TimeQuest Timing Analyzer report for master_example
Mon Apr 20 11:13:24 2015
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 14. Slow 1200mV 85C Model Setup: 'clock_50_1'
 15. Slow 1200mV 85C Model Setup: 'n/a'
 16. Slow 1200mV 85C Model Hold: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 17. Slow 1200mV 85C Model Hold: 'clock_50_1'
 18. Slow 1200mV 85C Model Hold: 'n/a'
 19. Slow 1200mV 85C Model Recovery: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 20. Slow 1200mV 85C Model Recovery: 'clock_50_1'
 21. Slow 1200mV 85C Model Removal: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 22. Slow 1200mV 85C Model Removal: 'clock_50_1'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'pcie_ref_clk'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_50_1'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Propagation Delay
 34. Minimum Propagation Delay
 35. Output Enable Times
 36. Minimum Output Enable Times
 37. Output Disable Times
 38. Minimum Output Disable Times
 39. MTBF Summary
 40. Synchronizer Summary
 41. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 42. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 43. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 44. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 45. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 46. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 47. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 48. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 49. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 50. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 51. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 52. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 53. Slow 1200mV 0C Model Fmax Summary
 54. Slow 1200mV 0C Model Setup Summary
 55. Slow 1200mV 0C Model Hold Summary
 56. Slow 1200mV 0C Model Recovery Summary
 57. Slow 1200mV 0C Model Removal Summary
 58. Slow 1200mV 0C Model Minimum Pulse Width Summary
 59. Slow 1200mV 0C Model Setup: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 60. Slow 1200mV 0C Model Setup: 'clock_50_1'
 61. Slow 1200mV 0C Model Setup: 'n/a'
 62. Slow 1200mV 0C Model Hold: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 63. Slow 1200mV 0C Model Hold: 'clock_50_1'
 64. Slow 1200mV 0C Model Hold: 'n/a'
 65. Slow 1200mV 0C Model Recovery: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 66. Slow 1200mV 0C Model Recovery: 'clock_50_1'
 67. Slow 1200mV 0C Model Removal: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 68. Slow 1200mV 0C Model Removal: 'clock_50_1'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 72. Slow 1200mV 0C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'
 73. Slow 1200mV 0C Model Minimum Pulse Width: 'pcie_ref_clk'
 74. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_50_1'
 75. Setup Times
 76. Hold Times
 77. Clock to Output Times
 78. Minimum Clock to Output Times
 79. Propagation Delay
 80. Minimum Propagation Delay
 81. Output Enable Times
 82. Minimum Output Enable Times
 83. Output Disable Times
 84. Minimum Output Disable Times
 85. MTBF Summary
 86. Synchronizer Summary
 87. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 88. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 89. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 90. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 91. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 92. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 93. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 94. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 95. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 96. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 97. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 98. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 99. Fast 1200mV 0C Model Setup Summary
100. Fast 1200mV 0C Model Hold Summary
101. Fast 1200mV 0C Model Recovery Summary
102. Fast 1200mV 0C Model Removal Summary
103. Fast 1200mV 0C Model Minimum Pulse Width Summary
104. Fast 1200mV 0C Model Setup: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
105. Fast 1200mV 0C Model Setup: 'clock_50_1'
106. Fast 1200mV 0C Model Setup: 'n/a'
107. Fast 1200mV 0C Model Hold: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
108. Fast 1200mV 0C Model Hold: 'clock_50_1'
109. Fast 1200mV 0C Model Hold: 'n/a'
110. Fast 1200mV 0C Model Recovery: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
111. Fast 1200mV 0C Model Recovery: 'clock_50_1'
112. Fast 1200mV 0C Model Removal: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
113. Fast 1200mV 0C Model Removal: 'clock_50_1'
114. Fast 1200mV 0C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout'
115. Fast 1200mV 0C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout'
116. Fast 1200mV 0C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
117. Fast 1200mV 0C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'
118. Fast 1200mV 0C Model Minimum Pulse Width: 'pcie_ref_clk'
119. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_50_1'
120. Setup Times
121. Hold Times
122. Clock to Output Times
123. Minimum Clock to Output Times
124. Propagation Delay
125. Minimum Propagation Delay
126. Output Enable Times
127. Minimum Output Enable Times
128. Output Disable Times
129. Minimum Output Disable Times
130. MTBF Summary
131. Synchronizer Summary
132. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
133. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
134. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
135. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
136. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
140. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
141. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
143. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
144. Multicorner Timing Analysis Summary
145. Setup Times
146. Hold Times
147. Clock to Output Times
148. Minimum Clock to Output Times
149. Progagation Delay
150. Minimum Progagation Delay
151. Board Trace Model Assignments
152. Input Transition Times
153. Signal Integrity Metrics (Slow 1200mv 0c Model)
154. Signal Integrity Metrics (Slow 1200mv 85c Model)
155. Signal Integrity Metrics (Fast 1200mv 0c Model)
156. Setup Transfers
157. Hold Transfers
158. Recovery Transfers
159. Removal Transfers
160. Report TCCS
161. Report RSKM
162. Unconstrained Paths
163. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; master_example                                                     ;
; Device Family      ; Cyclone IV GX                                                      ;
; Device Name        ; EP4CGX150DF31C7                                                    ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.55        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  18.2%      ;
;     Processors 3-4         ;   9.1%      ;
;     Processors 5-8         ;   4.5%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                  ;
+----------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                              ; Status ; Read at                  ;
+----------------------------------------------------------------------------+--------+--------------------------+
; amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Mon Apr 20 11:13:04 2015 ;
; amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc      ; OK     ; Mon Apr 20 11:13:04 2015 ;
; master_example.sdc                                                         ; OK     ; Mon Apr 20 11:13:04 2015 ;
+----------------------------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                                                                                            ; Source                                                                                                                                             ; Targets                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; amm_master_inst|altpll_qsys|sd1|pll7|clk[3]                                                                                                       ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clock_50_1                                                                                                                                        ; amm_master_inst|altpll_qsys|sd1|pll7|inclk[0]                                                                                                      ; { amm_master_inst|altpll_qsys|sd1|pll7|clk[3] }                                                                                                       ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[0]  ; Generated ; 0.800  ; 1250.0 MHz ; 0.000 ; 0.400  ; 50.00      ; 2         ; 25          ;       ;        ;           ;            ; false    ; pcie_ref_clk                                                                                                                                      ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0] ; { amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[0] }  ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]  ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; pcie_ref_clk                                                                                                                                      ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0] ; { amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1] }  ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[2]  ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 0.800  ; 20.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; pcie_ref_clk                                                                                                                                      ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0] ; { amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[2] }  ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk ; Generated ; 0.800  ; 1250.0 MHz ; 0.000 ; 0.400  ; 50.00      ; 2         ; 25          ;       ;        ;           ;            ; false    ; pcie_ref_clk                                                                                                                                      ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0] ; { amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk } ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pma0|clockout            ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk  ; { amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pma0|clockout }            ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout        ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout           ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|localrefclk         ; { amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout }        ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout           ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]  ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]   ; { amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout }           ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                          ; Generated ; 8.000  ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                              ; { amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout }                                                          ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                             ; Generated ; 8.000  ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout        ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout         ; { amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 }                                                             ;
; clock_50_1                                                                                                                                        ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                   ;                                                                                                                                                    ; { CLOCK_50 }                                                                                                                                          ;
; pcie_ref_clk                                                                                                                                      ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                                                   ;                                                                                                                                                    ; { PCIE_REFCLK_P }                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                             ;
+------------+-----------------+------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                               ; Note ;
+------------+-----------------+------------------------------------------------------------------------------------------+------+
; 87.03 MHz  ; 87.03 MHz       ; clock_50_1                                                                               ;      ;
; 114.98 MHz ; 114.98 MHz      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;      ;
+------------+-----------------+------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                               ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; -0.697 ; -4.186        ;
; clock_50_1                                                                               ; 8.510  ; 0.000         ;
; n/a                                                                                      ; 14.116 ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                               ;
+------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------+-------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.264 ; 0.000         ;
; clock_50_1                                                                               ; 0.377 ; 0.000         ;
; n/a                                                                                      ; 5.132 ; 0.000         ;
+------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                            ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.462  ; 0.000         ;
; clock_50_1                                                                               ; 13.855 ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                            ;
+------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------+-------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.031 ; 0.000         ;
; clock_50_1                                                                               ; 4.337 ; 0.000         ;
+------------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                      ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ; 2.000 ; 0.000         ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout    ; 2.000 ; 0.000         ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                   ; 3.585 ; 0.000         ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                      ; 3.977 ; 0.000         ;
; pcie_ref_clk                                                                                                                               ; 4.980 ; 0.000         ;
; clock_50_1                                                                                                                                 ; 9.722 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                    ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.697 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 9.006      ;
; -0.688 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.330      ; 9.016      ;
; -0.676 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.985      ;
; -0.657 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.330      ; 8.985      ;
; -0.599 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[27]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.908      ;
; -0.597 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.329      ; 8.924      ;
; -0.569 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[30]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.878      ;
; -0.565 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.874      ;
; -0.556 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.330      ; 8.884      ;
; -0.546 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.855      ;
; -0.544 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.853      ;
; -0.537 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.330      ; 8.865      ;
; -0.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.330      ; 8.853      ;
; -0.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.834      ;
; -0.506 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.330      ; 8.834      ;
; -0.479 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[107]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.330      ; 8.807      ;
; -0.468 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[28]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.777      ;
; -0.467 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[27]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.776      ;
; -0.465 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.329      ; 8.792      ;
; -0.448 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[27]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.757      ;
; -0.446 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.329      ; 8.773      ;
; -0.437 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[30]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.746      ;
; -0.433 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.742      ;
; -0.424 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.330      ; 8.752      ;
; -0.418 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[30]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.727      ;
; -0.414 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.723      ;
; -0.412 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.721      ;
; -0.405 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.330      ; 8.733      ;
; -0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.330      ; 8.721      ;
; -0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.702      ;
; -0.374 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.330      ; 8.702      ;
; -0.371 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[31]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.680      ;
; -0.358 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[31]                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.667      ;
; -0.355 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[27]                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.664      ;
; -0.353 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_beginbursttransfer                                                                                                                                                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.662      ;
; -0.347 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[107]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.330      ; 8.675      ;
; -0.336 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[28]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.645      ;
; -0.335 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[30]                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.644      ;
; -0.335 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[27]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.644      ;
; -0.333 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.329      ; 8.660      ;
; -0.332 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[26]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.641      ;
; -0.328 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[107]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.330      ; 8.656      ;
; -0.317 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[28]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.626      ;
; -0.316 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[27]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.625      ;
; -0.314 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.329      ; 8.641      ;
; -0.305 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[30]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.614      ;
; -0.301 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[8]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.610      ;
; -0.297 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|source_stream_endofpacket_hold                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 8.618      ;
; -0.292 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[8]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.330      ; 8.620      ;
; -0.290 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[67] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.028      ; 8.316      ;
; -0.286 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[30]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.595      ;
; -0.282 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[9]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.591      ;
; -0.280 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[8]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.589      ;
; -0.278 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|source_stream_endofpacket_hold                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 8.599      ;
; -0.274 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[67] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.028      ; 8.300      ;
; -0.273 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[9]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.330      ; 8.601      ;
; -0.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[8]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.330      ; 8.589      ;
; -0.261 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[9]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.570      ;
; -0.242 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[9]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.330      ; 8.570      ;
; -0.239 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[31]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.548      ;
; -0.226 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[31]                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.535      ;
; -0.223 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[27]                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.532      ;
; -0.223 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[28]                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.532      ;
; -0.221 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_beginbursttransfer                                                                                                                                                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.530      ;
; -0.220 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[31]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.529      ;
; -0.215 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[107]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.330      ; 8.543      ;
; -0.207 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[31]                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.516      ;
; -0.204 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[27]                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.513      ;
; -0.204 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[28]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.513      ;
; -0.203 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[30]                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.512      ;
; -0.203 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[27]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[8]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.512      ;
; -0.202 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_beginbursttransfer                                                                                                                                                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.511      ;
; -0.201 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[8]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.329      ; 8.528      ;
; -0.200 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[26]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.509      ;
; -0.196 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[107]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.330      ; 8.524      ;
; -0.185 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[28]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.494      ;
; -0.184 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[30]                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.493      ;
; -0.184 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[27]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[9]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.493      ;
; -0.182 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[9]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.329      ; 8.509      ;
; -0.181 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[26]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.490      ;
; -0.173 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[30]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[8]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.482      ;
; -0.169 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[6]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.478      ;
; -0.165 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|source_stream_endofpacket_hold                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 8.486      ;
; -0.163 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[29]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.472      ;
; -0.160 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[6]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.330      ; 8.488      ;
; -0.158 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[67] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.028      ; 8.184      ;
; -0.154 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[30]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[9]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.463      ;
; -0.150 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[7]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.459      ;
; -0.148 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[6]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.457      ;
; -0.146 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|source_stream_endofpacket_hold                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.323      ; 8.467      ;
; -0.142 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[67] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.028      ; 8.168      ;
; -0.141 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[7]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.330      ; 8.469      ;
; -0.134 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.330      ; 8.462      ;
; -0.129 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[6]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.330      ; 8.457      ;
; -0.129 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[7]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.438      ;
; -0.125 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_read_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|m_read_state[6]          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 8.008      ;
; -0.110 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[7]  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.330      ; 8.438      ;
; -0.107 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[31]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.416      ;
; -0.099 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[26]                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.408      ;
; -0.094 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[31]                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.403      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.510 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 11.425     ;
; 8.942 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[28]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.081     ; 10.975     ;
; 8.958 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[0]                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.076     ; 10.848     ;
; 8.978 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[13]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 10.957     ;
; 8.988 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 10.955     ;
; 8.991 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[21]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.076     ; 10.931     ;
; 9.047 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[29]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.081     ; 10.870     ;
; 9.057 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 10.886     ;
; 9.063 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[27]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.081     ; 10.854     ;
; 9.109 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[12]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 10.826     ;
; 9.124 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[3]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 10.811     ;
; 9.129 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[4]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.060     ; 10.809     ;
; 9.135 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[9]                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.092     ; 10.655     ;
; 9.159 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.052     ; 10.787     ;
; 9.171 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[31]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.084     ; 10.743     ;
; 9.217 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[2]                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.078     ; 10.587     ;
; 9.217 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 10.726     ;
; 9.297 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[7]                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.071     ; 10.514     ;
; 9.298 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[8]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 10.637     ;
; 9.316 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][111]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.053     ; 10.629     ;
; 9.332 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[11]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 10.603     ;
; 9.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[3]                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.078     ; 10.460     ;
; 9.346 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[23]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.081     ; 10.571     ;
; 9.351 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[26]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.081     ; 10.566     ;
; 9.375 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 10.568     ;
; 9.405 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[14]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 10.530     ;
; 9.405 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[7]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 10.530     ;
; 9.411 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[5]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.060     ; 10.527     ;
; 9.419 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.060     ; 10.519     ;
; 9.420 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[28]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.073     ; 10.505     ;
; 9.425 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[25]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.081     ; 10.492     ;
; 9.429 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[1]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.060     ; 10.509     ;
; 9.456 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[13]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 10.487     ;
; 9.469 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[21]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.068     ; 10.461     ;
; 9.489 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[28]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.073     ; 10.436     ;
; 9.520 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[20]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.076     ; 10.402     ;
; 9.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[29]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.073     ; 10.400     ;
; 9.525 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[13]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 10.418     ;
; 9.531 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.060     ; 10.407     ;
; 9.534 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[1]                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.075     ; 10.273     ;
; 9.538 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[21]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.068     ; 10.392     ;
; 9.539 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[24]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.081     ; 10.378     ;
; 9.541 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[30]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.084     ; 10.373     ;
; 9.541 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[27]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.073     ; 10.384     ;
; 9.552 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[22]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.076     ; 10.370     ;
; 9.587 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[12]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 10.356     ;
; 9.587 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy            ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 10.356     ;
; 9.591 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[28]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.070     ; 10.337     ;
; 9.594 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[6]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.060     ; 10.344     ;
; 9.594 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[29]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.073     ; 10.331     ;
; 9.596 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[2]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.060     ; 10.342     ;
; 9.602 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[3]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 10.341     ;
; 9.604 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[0]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.060     ; 10.334     ;
; 9.607 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[4]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.052     ; 10.339     ;
; 9.608 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.070     ; 10.320     ;
; 9.608 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.070     ; 10.320     ;
; 9.608 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.070     ; 10.320     ;
; 9.608 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.070     ; 10.320     ;
; 9.608 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.070     ; 10.320     ;
; 9.608 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.070     ; 10.320     ;
; 9.610 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[27]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.073     ; 10.315     ;
; 9.627 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[13]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.052     ; 10.319     ;
; 9.632 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[10]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 10.303     ;
; 9.640 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[21]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.065     ; 10.293     ;
; 9.649 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[31]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.076     ; 10.273     ;
; 9.649 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[28]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.073     ; 10.276     ;
; 9.655 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[16]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.076     ; 10.267     ;
; 9.656 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[12]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 10.287     ;
; 9.661 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_TRANS ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.098     ; 10.239     ;
; 9.665 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.071     ; 10.146     ;
; 9.671 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[3]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 10.272     ;
; 9.676 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[4]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.052     ; 10.270     ;
; 9.677 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.098     ; 10.223     ;
; 9.685 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.060     ; 10.253     ;
; 9.685 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[13]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 10.258     ;
; 9.696 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[29]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.070     ; 10.232     ;
; 9.698 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[21]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.068     ; 10.232     ;
; 9.701 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.070     ; 10.227     ;
; 9.701 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.070     ; 10.227     ;
; 9.701 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.070     ; 10.227     ;
; 9.701 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.070     ; 10.227     ;
; 9.701 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.070     ; 10.227     ;
; 9.701 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.070     ; 10.227     ;
; 9.712 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[27]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.070     ; 10.216     ;
; 9.718 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[31]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.076     ; 10.204     ;
; 9.719 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.060     ; 10.219     ;
; 9.737 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[8]                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.094     ; 10.051     ;
; 9.748 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][111]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[28]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.071     ; 10.179     ;
; 9.754 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[29]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.073     ; 10.171     ;
; 9.754 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_TRANS ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.098     ; 10.146     ;
; 9.758 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[12]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.052     ; 10.188     ;
; 9.770 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[27]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.073     ; 10.155     ;
; 9.770 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.098     ; 10.130     ;
; 9.773 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[3]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.052     ; 10.173     ;
; 9.775 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.052     ; 10.171     ;
; 9.776 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[8]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 10.167     ;
; 9.778 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[4]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.049     ; 10.171     ;
; 9.784 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][111]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[13]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.053     ; 10.161     ;
; 9.797 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][111]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[21]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.066     ; 10.135     ;
; 9.804 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[0]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.071     ; 10.123     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 14.116 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.715     ; 1.169      ;
; 14.595 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.722     ; 0.683      ;
; 14.595 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.722     ; 0.683      ;
; 14.595 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.722     ; 0.683      ;
; 14.595 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.722     ; 0.683      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.264 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_tag_reg[1]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.463      ; 0.949      ;
; 0.292 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[61]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.464      ; 0.978      ;
; 0.299 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[8]                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.467      ; 0.988      ;
; 0.305 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[50]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.464      ; 0.991      ;
; 0.306 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[3]                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.467      ; 0.995      ;
; 0.306 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[49]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.464      ; 0.992      ;
; 0.306 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[62]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.464      ; 0.992      ;
; 0.308 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[45]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.469      ; 0.999      ;
; 0.309 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[52]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.464      ; 0.995      ;
; 0.310 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[1]                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.465      ; 0.997      ;
; 0.310 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[14]                                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.464      ; 0.996      ;
; 0.314 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[21]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.464      ; 1.000      ;
; 0.314 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[39]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 0.988      ;
; 0.314 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[31]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 0.992      ;
; 0.315 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[0]                                                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 0.990      ;
; 0.316 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[55]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.464      ; 1.002      ;
; 0.316 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[60]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.464      ; 1.002      ;
; 0.317 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[16]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 0.988      ;
; 0.317 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[19]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 0.996      ;
; 0.318 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[3]                                                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 0.993      ;
; 0.318 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[59]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.464      ; 1.004      ;
; 0.319 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[12]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 0.994      ;
; 0.319 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[57]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.464      ; 1.005      ;
; 0.320 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[9]                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.467      ; 1.009      ;
; 0.320 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.004      ;
; 0.320 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.004      ;
; 0.320 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[16]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 0.998      ;
; 0.322 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.006      ;
; 0.322 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[17]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.000      ;
; 0.324 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[43]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.455      ; 1.001      ;
; 0.324 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.008      ;
; 0.325 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[77]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 0.998      ;
; 0.326 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[7]                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.467      ; 1.015      ;
; 0.326 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[51]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.464      ; 1.012      ;
; 0.326 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[32]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.000      ;
; 0.327 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[33]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.455      ; 1.004      ;
; 0.327 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.011      ;
; 0.329 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[55]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.003      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[48]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.464      ; 1.016      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0]                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.460      ; 1.012      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[35]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.455      ; 1.007      ;
; 0.331 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[41]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.005      ;
; 0.332 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[53]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.464      ; 1.018      ;
; 0.332 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[28]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 1.005      ;
; 0.332 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[73]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.003      ;
; 0.333 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[48]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.007      ;
; 0.334 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[18]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 1.007      ;
; 0.334 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[21]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 1.007      ;
; 0.334 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[29]                                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.018      ;
; 0.335 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[62]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.009      ;
; 0.336 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[0]                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_52e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 1.005      ;
; 0.336 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[4]                                                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 1.011      ;
; 0.336 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[82]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 1.009      ;
; 0.336 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0]                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a18~porta_address_reg0                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.469      ; 1.027      ;
; 0.337 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[2]                                                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 1.012      ;
; 0.337 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[75]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.449      ; 1.008      ;
; 0.337 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[21]                                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.464      ; 1.023      ;
; 0.337 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[15]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 1.016      ;
; 0.337 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[25]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.015      ;
; 0.337 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[28]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.015      ;
; 0.338 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|cntr_mrb:wr_ptr|counter_reg_bit[0]                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a64~porta_address_reg0                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.471      ; 1.031      ;
; 0.338 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[6]                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.467      ; 1.027      ;
; 0.338 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[31]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 1.007      ;
; 0.338 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[24]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 1.011      ;
; 0.339 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[9]                                                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 1.014      ;
; 0.339 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[21]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.017      ;
; 0.339 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[24]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.017      ;
; 0.340 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[26]                                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.024      ;
; 0.340 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[22]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.018      ;
; 0.341 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr[1]                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 1.020      ;
; 0.341 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[22]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.464      ; 1.027      ;
; 0.341 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[17]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 1.014      ;
; 0.341 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[0]                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|ram_block1a34~porta_address_reg0                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.446      ; 1.009      ;
; 0.342 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[13]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.459      ; 1.023      ;
; 0.342 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[52]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 1.017      ;
; 0.342 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[29]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.020      ;
; 0.343 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[5]                                                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 1.018      ;
; 0.343 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[25]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 1.012      ;
; 0.343 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[40]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.017      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[1]                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.445      ; 1.011      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[13]                                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.029      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|cntr_qrb:wr_ptr|counter_reg_bit[2] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_address_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 1.015      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[8]                                                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 1.021      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[10]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 1.021      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[65]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 1.021      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[50]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.452      ; 1.020      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3]                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a18~porta_address_reg0                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.469      ; 1.037      ;
; 0.346 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[23]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.024      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|cntr_mrb:wr_ptr|counter_reg_bit[0]                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a12~porta_address_reg0                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.484      ; 1.053      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[20]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 1.020      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.460      ; 1.029      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[26]                                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.462      ; 1.031      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[4]                                                                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.464      ; 1.033      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[54]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 1.022      ;
; 0.347 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[56]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 1.022      ;
; 0.348 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[0]                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.467      ; 1.037      ;
; 0.349 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[11]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.453      ; 1.024      ;
; 0.350 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[1]                                                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.459      ; 1.031      ;
; 0.350 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[16]                                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.465      ; 1.037      ;
; 0.351 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[3]                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.444      ; 1.017      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.377 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|use_reg                                                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|use_reg                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.106      ; 0.669      ;
; 0.377 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|count[0]                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|count[0]                                                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.106      ; 0.669      ;
; 0.377 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.106      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy            ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[0]                                   ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[0]                                   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2] ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][107]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][107]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                                    ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|active_cs_n                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|active_cs_n                                                                                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[0]                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[0]                                                                                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[1]                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[1]                                                                                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.091      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:custom_module_avalon_slave_translator|wait_latency_counter[1]                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:custom_module_avalon_slave_translator|wait_latency_counter[1]                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[2]                                    ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[2]                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1]                                    ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1]                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]                                    ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5]                                    ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5]                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6]                                    ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6]                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.000                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.000                                                                                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.000                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.000                                                                                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[0]                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[0]                                                                                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[1]                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[1]                                                                                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[0]                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[0]                                                                                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[1]                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[1]                                                                                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[2]                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[2]                                                                                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[2]                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[2]                                                                                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.101                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.101                                                                                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.101                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.101                                                                                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|init_done                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|init_done                                                                                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000100000                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000100000                                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000000001                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000000001                                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.010000000                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.010000000                                                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|ack_refresh_request                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|ack_refresh_request                                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_request                                                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_request                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[2]                                                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[2]                                                                                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[1]                                                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[1]                                                                                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[3]                                                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[3]                                                                                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                         ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.089      ; 0.669      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 5.132 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.500     ; 0.632      ;
; 5.132 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.500     ; 0.632      ;
; 5.132 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.500     ; 0.632      ;
; 5.132 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.500     ; 0.632      ;
; 5.614 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.494     ; 1.120      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 3.462 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rxcpl_state[0]                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.151     ; 4.385      ;
; 3.462 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rxcpl_state[2]                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.151     ; 4.385      ;
; 3.462 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rxcpl_state[1]                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.151     ; 4.385      ;
; 3.462 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[0]                                                                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.151     ; 4.385      ;
; 3.462 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[1]                                                                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.151     ; 4.385      ;
; 3.462 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[2]                                                                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.151     ; 4.385      ;
; 3.462 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[3]                                                                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.151     ; 4.385      ;
; 3.462 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[4]                                                                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.151     ; 4.385      ;
; 3.462 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[5]                                                                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.151     ; 4.385      ;
; 3.462 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|rxcplbuff_free_reg                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.151     ; 4.385      ;
; 3.473 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_prmcsr[2]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 4.441      ;
; 3.473 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[0]                                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 4.441      ;
; 3.473 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddrVld_o                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 4.441      ;
; 3.473 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[2]                                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 4.441      ;
; 3.473 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|reads_cntr[1]                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 4.441      ;
; 3.473 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|reads_cntr[2]                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 4.441      ;
; 3.473 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|reads_cntr[3]                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 4.441      ;
; 3.473 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rxm_irq_sreg                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 4.441      ;
; 3.473 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[9]                                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.084     ; 4.441      ;
; 3.475 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[0]                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 4.378      ;
; 3.475 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[1]                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 4.378      ;
; 3.475 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[2]                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 4.378      ;
; 3.475 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[3]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 4.378      ;
; 3.503 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|low_addressa[4]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.144     ; 4.351      ;
; 3.503 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|low_addressa[3]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.144     ; 4.351      ;
; 3.503 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|low_addressa[2]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.144     ; 4.351      ;
; 3.598 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_r                                                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 4.277      ;
; 3.598 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr                                                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 4.277      ;
; 3.636 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[54]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 4.235      ;
; 3.636 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[42]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 4.235      ;
; 3.636 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[23]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 4.235      ;
; 3.636 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[22]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 4.235      ;
; 3.636 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[21]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 4.235      ;
; 3.636 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[20]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 4.235      ;
; 3.636 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[8]                                                                                                                                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 4.235      ;
; 3.636 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[7]                                                                                                                                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 4.235      ;
; 3.637 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[47]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.235      ;
; 3.637 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[46]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.235      ;
; 3.637 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[45]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.235      ;
; 3.637 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[44]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.235      ;
; 3.637 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[41]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.235      ;
; 3.637 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[38]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.235      ;
; 3.637 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[14]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.235      ;
; 3.637 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[12]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.235      ;
; 3.666 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_grabber:the_amm_master_qsys_with_pcie_sgdma_command_grabber|write_command_data[12]                                                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.118     ; 4.214      ;
; 3.666 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_grabber:the_amm_master_qsys_with_pcie_sgdma_command_grabber|read_command_data[20]                                                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.118     ; 4.214      ;
; 3.666 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_grabber:the_amm_master_qsys_with_pcie_sgdma_command_grabber|read_command_data[21]                                                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.118     ; 4.214      ;
; 3.666 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.118     ; 4.214      ;
; 3.666 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_grabber:the_amm_master_qsys_with_pcie_sgdma_command_grabber|read_command_data[29]                                                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.118     ; 4.214      ;
; 3.669 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[63]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.128     ; 4.201      ;
; 3.669 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[61]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.130     ; 4.199      ;
; 3.669 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[58]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.130     ; 4.199      ;
; 3.669 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[57]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.130     ; 4.199      ;
; 3.669 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[56]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.130     ; 4.199      ;
; 3.669 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[55]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.128     ; 4.201      ;
; 3.669 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[53]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.128     ; 4.201      ;
; 3.669 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[52]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.130     ; 4.199      ;
; 3.669 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[51]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.128     ; 4.201      ;
; 3.669 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[50]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.130     ; 4.199      ;
; 3.669 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[26]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.128     ; 4.201      ;
; 3.669 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[25]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.130     ; 4.199      ;
; 3.669 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[24]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.130     ; 4.199      ;
; 3.669 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[19]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.130     ; 4.199      ;
; 3.669 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[9]                                                                                                                                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.128     ; 4.201      ;
; 3.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[19]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.139     ; 4.189      ;
; 3.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[17]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.139     ; 4.189      ;
; 3.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[0] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.208      ;
; 3.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[1] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.208      ;
; 3.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[2] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.208      ;
; 3.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[3] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.208      ;
; 3.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[4] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.208      ;
; 3.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[5] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.208      ;
; 3.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[6] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.208      ;
; 3.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[7] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.208      ;
; 3.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[8] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 4.208      ;
; 3.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[36]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.139     ; 4.189      ;
; 3.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[62]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.130     ; 4.198      ;
; 3.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[60]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 4.197      ;
; 3.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[59]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.132     ; 4.196      ;
; 3.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[49]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.130     ; 4.198      ;
; 3.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[37]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 4.199      ;
; 3.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[34]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 4.199      ;
; 3.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[29]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 4.199      ;
; 3.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[28]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 4.199      ;
; 3.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[27]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.132     ; 4.196      ;
; 3.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[4]                                                                                                                                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 4.199      ;
; 3.688 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                                                                                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.126     ; 4.184      ;
; 3.689 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4]                                                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.123     ; 4.186      ;
; 3.689 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5]                                                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 4.197      ;
; 3.689 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[5]                                                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 4.197      ;
; 3.689 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[29]                                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 4.197      ;
; 3.689 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[29]                                                                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 4.197      ;
; 3.705 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|q_a[31]                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.189      ; 4.406      ;
; 3.705 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|q_a[30]                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.189      ; 4.406      ;
; 3.705 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|q_a[29]                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.189      ; 4.406      ;
; 3.705 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|q_a[28]                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.189      ; 4.406      ;
; 3.705 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|q_a[27]                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.189      ; 4.406      ;
; 3.705 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|q_a[26]                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.189      ; 4.406      ;
; 3.705 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|q_a[25]                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.189      ; 4.406      ;
; 3.705 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|q_a[24]                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.189      ; 4.406      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.855 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.033     ; 6.110      ;
; 13.855 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.033     ; 6.110      ;
; 13.855 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.033     ; 6.110      ;
; 13.855 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.033     ; 6.110      ;
; 13.855 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.033     ; 6.110      ;
; 13.855 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.039     ; 6.104      ;
; 13.855 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.033     ; 6.110      ;
; 13.855 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.039     ; 6.104      ;
; 13.855 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.039     ; 6.104      ;
; 13.855 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.039     ; 6.104      ;
; 13.855 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.039     ; 6.104      ;
; 13.855 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.042     ; 6.101      ;
; 13.855 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.039     ; 6.104      ;
; 13.855 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.039     ; 6.104      ;
; 13.855 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.039     ; 6.104      ;
; 13.855 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.039     ; 6.104      ;
; 13.856 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|endofpacket_reg                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.035     ; 6.107      ;
; 13.856 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.019     ; 6.123      ;
; 13.856 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.035     ; 6.107      ;
; 13.856 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.029     ; 6.113      ;
; 13.856 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.035     ; 6.107      ;
; 13.856 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.035     ; 6.107      ;
; 13.856 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.029     ; 6.113      ;
; 13.856 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.029     ; 6.113      ;
; 13.856 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.029     ; 6.113      ;
; 13.856 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.029     ; 6.113      ;
; 13.856 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.029     ; 6.113      ;
; 13.856 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.035     ; 6.107      ;
; 13.856 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.043     ; 6.099      ;
; 13.856 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.029     ; 6.113      ;
; 13.856 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.029     ; 6.113      ;
; 13.856 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.029     ; 6.113      ;
; 13.856 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.029     ; 6.113      ;
; 13.856 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.029     ; 6.113      ;
; 13.856 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.035     ; 6.107      ;
; 13.856 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.029     ; 6.113      ;
; 13.856 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.029     ; 6.113      ;
; 13.856 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.035     ; 6.107      ;
; 13.857 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.056     ; 6.085      ;
; 13.857 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.056     ; 6.085      ;
; 13.857 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.056     ; 6.085      ;
; 13.857 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.067     ; 6.074      ;
; 13.857 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.067     ; 6.074      ;
; 13.857 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.067     ; 6.074      ;
; 13.857 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.056     ; 6.085      ;
; 13.857 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.067     ; 6.074      ;
; 13.888 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.040     ; 6.070      ;
; 13.888 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.040     ; 6.070      ;
; 13.888 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.040     ; 6.070      ;
; 13.888 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.040     ; 6.070      ;
; 13.888 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.040     ; 6.070      ;
; 13.891 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 6.044      ;
; 14.022 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[4]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.181     ; 5.672      ;
; 14.022 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[3]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.181     ; 5.672      ;
; 14.023 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[28]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.186     ; 5.666      ;
; 14.023 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[27]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.185     ; 5.667      ;
; 14.023 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[25]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.182     ; 5.670      ;
; 14.023 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[23]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.185     ; 5.667      ;
; 14.023 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[22]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.185     ; 5.667      ;
; 14.023 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[21]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.197     ; 5.655      ;
; 14.023 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[20]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.197     ; 5.655      ;
; 14.023 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[19]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.199     ; 5.653      ;
; 14.023 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[18]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.199     ; 5.653      ;
; 14.023 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[17]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.199     ; 5.653      ;
; 14.023 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[15]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.181     ; 5.671      ;
; 14.023 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[14]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.197     ; 5.655      ;
; 14.023 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[13]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.197     ; 5.655      ;
; 14.023 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[12]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.188     ; 5.664      ;
; 14.023 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[8]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.188     ; 5.664      ;
; 14.023 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[7]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.181     ; 5.671      ;
; 14.023 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[6]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.181     ; 5.671      ;
; 14.023 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[5]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.181     ; 5.671      ;
; 14.023 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[2]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.181     ; 5.671      ;
; 14.023 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[1]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.187     ; 5.665      ;
; 14.023 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[0]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.187     ; 5.665      ;
; 14.024 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[31]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.200     ; 5.651      ;
; 14.024 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[30]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.200     ; 5.651      ;
; 14.024 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[29]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.200     ; 5.651      ;
; 14.024 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[26]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.204     ; 5.647      ;
; 14.024 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[24]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.202     ; 5.649      ;
; 14.024 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[16]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.201     ; 5.650      ;
; 14.024 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[11]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.202     ; 5.649      ;
; 14.024 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[10]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.202     ; 5.649      ;
; 14.024 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[9]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.204     ; 5.647      ;
; 14.058 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.118     ; 5.822      ;
; 14.084 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[4]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.101     ; 5.697      ;
; 14.084 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[5]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.101     ; 5.697      ;
; 14.089 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.119     ; 5.790      ;
; 14.089 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.119     ; 5.790      ;
; 14.089 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.119     ; 5.790      ;
; 14.090 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.099     ; 5.809      ;
; 14.090 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.099     ; 5.809      ;
; 14.090 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.099     ; 5.809      ;
; 14.105 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[3]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.079     ; 5.698      ;
; 14.105 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[4]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.079     ; 5.698      ;
; 14.106 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[0]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.084     ; 5.692      ;
; 14.106 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[1]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.083     ; 5.693      ;
; 14.106 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[2]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.086     ; 5.690      ;
; 14.106 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[3]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.086     ; 5.690      ;
; 14.106 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[6]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.079     ; 5.697      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.031 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[1]                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[2]                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[0]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[1]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[2]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[3]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[4]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[5]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[6]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_stable                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.163 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[1]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.437      ;
; 1.163 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[2]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.437      ;
; 1.163 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[3]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.437      ;
; 1.163 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[4]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.437      ;
; 1.163 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[5]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.437      ;
; 1.163 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[16]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.437      ;
; 1.399 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[0]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.673      ;
; 1.399 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[6]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.673      ;
; 1.399 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[7]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.673      ;
; 1.399 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[8]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.673      ;
; 1.399 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[9]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.673      ;
; 1.475 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[15]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.756      ;
; 1.475 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[17]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.756      ;
; 1.475 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[19]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.756      ;
; 1.475 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ws_tmr_eq_0                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.756      ;
; 1.544 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[0]                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.825      ;
; 1.544 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[2]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.825      ;
; 1.544 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[0]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.825      ;
; 1.544 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[1]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.825      ;
; 1.544 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_sync_r                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.825      ;
; 1.544 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~4                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.825      ;
; 1.544 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[0]                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.825      ;
; 1.544 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[1]                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.825      ;
; 1.544 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[2]                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.825      ;
; 1.544 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|busy_altgxb_reconfig_r[0]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.825      ;
; 1.544 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_r[1]                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.825      ;
; 1.544 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr_short                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.825      ;
; 1.544 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.825      ;
; 1.544 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~5                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.825      ;
; 1.544 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.825      ;
; 1.544 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.095      ; 1.825      ;
; 1.682 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[10]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 1.962      ;
; 1.682 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[11]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 1.962      ;
; 1.682 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[12]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 1.962      ;
; 1.682 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[13]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 1.962      ;
; 1.682 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[14]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 1.962      ;
; 1.682 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[18]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.094      ; 1.962      ;
; 1.859 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a7 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 2.454      ;
; 1.859 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a6 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 2.454      ;
; 1.859 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a5 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 2.454      ;
; 1.859 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a4 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 2.454      ;
; 1.859 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a3 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 2.454      ;
; 1.859 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a2 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 2.454      ;
; 1.859 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a1 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 2.454      ;
; 1.859 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.409      ; 2.454      ;
; 2.250 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[2]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.132      ; 2.568      ;
; 2.250 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[3]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.132      ; 2.568      ;
; 2.250 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[4]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.132      ; 2.568      ;
; 2.250 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[1]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.132      ; 2.568      ;
; 2.250 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|exits_r                                                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.132      ; 2.568      ;
; 2.250 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn0                                                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.132      ; 2.568      ;
; 2.250 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn                                                                                                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.132      ; 2.568      ;
; 2.250 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst0                                                                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.132      ; 2.568      ;
; 2.250 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.132      ; 2.568      ;
; 2.291 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dlup_exit_r                                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.124      ; 2.601      ;
; 2.291 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|l2_exit_r                                                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.124      ; 2.601      ;
; 2.291 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|hotrst_exit_r                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.124      ; 2.601      ;
; 2.291 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[0]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.124      ; 2.601      ;
; 2.291 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_unitialized                                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.124      ; 2.601      ;
; 2.291 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_alloc_1cred                                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.124      ; 2.601      ;
; 2.444 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[0]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.132      ; 2.762      ;
; 2.444 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[1]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.132      ; 2.762      ;
; 2.444 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[2]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.132      ; 2.762      ;
; 2.444 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[3]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.132      ; 2.762      ;
; 2.444 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[4]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.132      ; 2.762      ;
; 2.444 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[5]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.132      ; 2.762      ;
; 2.444 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[6]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.132      ; 2.762      ;
; 2.444 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[7]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.132      ; 2.762      ;
; 2.444 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[8]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.132      ; 2.762      ;
; 2.444 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[9]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.132      ; 2.762      ;
; 2.444 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[10]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.132      ; 2.762      ;
; 2.743 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.516      ; 3.445      ;
; 2.743 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.516      ; 3.445      ;
; 2.743 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[3]                                                                                                                                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.516      ; 3.445      ;
; 2.743 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                                                                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.516      ; 3.445      ;
; 2.785 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[0]                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.563      ; 3.534      ;
; 2.785 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[1]                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.563      ; 3.534      ;
; 2.785 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[2]                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.563      ; 3.534      ;
; 2.785 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[3]                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.563      ; 3.534      ;
; 2.785 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[5]                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.563      ; 3.534      ;
; 2.785 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[6]                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.563      ; 3.534      ;
; 2.785 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[7]                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.563      ; 3.534      ;
; 2.785 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[8]                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.563      ; 3.534      ;
; 2.785 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[9]                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.563      ; 3.534      ;
; 2.785 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[5]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.563      ; 3.534      ;
; 2.785 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[0]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.563      ; 3.534      ;
; 2.785 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[1]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.563      ; 3.534      ;
; 2.785 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[2]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.563      ; 3.534      ;
; 2.785 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[4]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.563      ; 3.534      ;
; 2.785 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[3]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.563      ; 3.534      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.337 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_003:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.460      ; 4.983      ;
; 4.337 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_003:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.460      ; 4.983      ;
; 4.337 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_003:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.460      ; 4.983      ;
; 4.530 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.604      ; 5.320      ;
; 4.530 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.604      ; 5.320      ;
; 4.530 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.604      ; 5.320      ;
; 4.530 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.604      ; 5.320      ;
; 4.530 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.604      ; 5.320      ;
; 4.556 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.588      ; 5.330      ;
; 4.556 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.588      ; 5.330      ;
; 4.556 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.588      ; 5.330      ;
; 4.556 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.588      ; 5.330      ;
; 4.556 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.588      ; 5.330      ;
; 4.556 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37]                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.588      ; 5.330      ;
; 4.556 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][107]                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.588      ; 5.330      ;
; 4.578 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[104]                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.554      ; 5.318      ;
; 4.578 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.554      ; 5.318      ;
; 4.578 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|use_reg                                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.554      ; 5.318      ;
; 4.578 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|count[0]                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.554      ; 5.318      ;
; 4.578 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.554      ; 5.318      ;
; 4.578 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.557      ; 5.321      ;
; 4.578 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.557      ; 5.321      ;
; 4.578 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.557      ; 5.321      ;
; 4.578 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.557      ; 5.321      ;
; 4.578 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.557      ; 5.321      ;
; 4.578 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.557      ; 5.321      ;
; 4.578 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.557      ; 5.321      ;
; 4.578 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.557      ; 5.321      ;
; 4.578 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.557      ; 5.321      ;
; 4.578 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.557      ; 5.321      ;
; 4.578 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.557      ; 5.321      ;
; 4.578 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.557      ; 5.321      ;
; 4.578 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.557      ; 5.321      ;
; 4.578 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.557      ; 5.321      ;
; 4.578 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.557      ; 5.321      ;
; 4.578 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.557      ; 5.321      ;
; 4.578 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.557      ; 5.321      ;
; 4.578 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_013|data_reg[5]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.557      ; 5.321      ;
; 4.578 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_013|data_reg[4]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.557      ; 5.321      ;
; 4.578 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_013|data_reg[3]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.557      ; 5.321      ;
; 4.578 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_013|data_reg[2]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.557      ; 5.321      ;
; 4.578 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_013|data_reg[1]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.557      ; 5.321      ;
; 4.578 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_013|data_reg[0]                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.557      ; 5.321      ;
; 4.750 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 5.018      ;
; 4.750 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|f_pop                                                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 5.026      ;
; 4.750 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.000010000                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.092      ; 5.028      ;
; 4.750 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000010000                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.092      ; 5.028      ;
; 4.750 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000000010                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 5.026      ;
; 4.750 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.000001000                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.092      ; 5.028      ;
; 4.750 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000001000                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.092      ; 5.028      ;
; 4.750 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.100000000                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 5.026      ;
; 4.750 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 5.018      ;
; 4.751 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000000100                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.088      ; 5.025      ;
; 4.751 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000100000                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.088      ; 5.025      ;
; 4.751 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.000000001                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.088      ; 5.025      ;
; 4.751 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000000001                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.088      ; 5.025      ;
; 4.751 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.010000000                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.088      ; 5.025      ;
; 4.751 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.010000000                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.088      ; 5.025      ;
; 4.762 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[1]~_Duplicate_1                                                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.086      ; 5.034      ;
; 4.762 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[3]~_Duplicate_1                                                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.088      ; 5.036      ;
; 4.762 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[4]~_Duplicate_1                                                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.086      ; 5.034      ;
; 4.762 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[5]~_Duplicate_1                                                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.088      ; 5.036      ;
; 4.762 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[6]~_Duplicate_1                                                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.088      ; 5.036      ;
; 4.762 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[7]~_Duplicate_1                                                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.086      ; 5.034      ;
; 4.762 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[8]~_Duplicate_1                                                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.086      ; 5.034      ;
; 4.762 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[9]~_Duplicate_1                                                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.088      ; 5.036      ;
; 4.762 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[15]~_Duplicate_1                                                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.086      ; 5.034      ;
; 4.762 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[16]~_Duplicate_1                                                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.086      ; 5.034      ;
; 4.762 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[18]~_Duplicate_1                                                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.088      ; 5.036      ;
; 4.762 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[20]~_Duplicate_1                                                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.088      ; 5.036      ;
; 4.762 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[22]~_Duplicate_1                                                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 5.038      ;
; 4.762 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[23]~_Duplicate_1                                                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 5.038      ;
; 4.762 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[24]~_Duplicate_1                                                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 5.038      ;
; 4.762 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[25]~_Duplicate_1                                                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 5.038      ;
; 4.762 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[26]~_Duplicate_1                                                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.090      ; 5.038      ;
; 4.763 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.040      ; 4.989      ;
; 4.763 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.043      ; 4.992      ;
; 4.763 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.040      ; 4.989      ;
; 4.763 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.043      ; 4.992      ;
; 4.763 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.043      ; 4.992      ;
; 4.763 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.040      ; 4.989      ;
; 4.763 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.043      ; 4.992      ;
; 4.763 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.043      ; 4.992      ;
; 4.763 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][81]                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.040      ; 4.989      ;
; 4.763 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.043      ; 4.992      ;
; 4.763 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.043      ; 4.992      ;
; 4.763 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.043      ; 4.992      ;
; 4.763 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][79]                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.040      ; 4.989      ;
; 4.763 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.043      ; 4.992      ;
; 4.763 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.043      ; 4.992      ;
; 4.763 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 5.031      ;
; 4.763 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 5.031      ;
; 4.763 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 5.031      ;
; 4.763 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 5.031      ;
; 4.763 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 5.031      ;
; 4.763 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 5.031      ;
; 4.763 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 5.031      ;
; 4.763 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 5.031      ;
; 4.763 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 5.031      ;
; 4.763 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 5.031      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout'                                                                                                                    ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                                      ; Clock Edge ; Target                                                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout'                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                                   ; Clock Edge ; Target                                                                                                                                     ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|localrefclk ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|localrefclk ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                    ; Clock Edge ; Target                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                  ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                  ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                                                  ;
; 3.585 ; 3.805        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[3]                                                                                                                  ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[10]                                                                            ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[13]                                                                            ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[1]                                                                             ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[21]                                                                            ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[2]                                                                             ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[3]                                                                             ;
; 3.586 ; 3.806        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[4]                                                                             ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                           ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                          ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                         ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[0]    ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[11]   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[12]   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[14]   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[16]   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[17]   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[1]    ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[20]   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[21]   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[26]   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[29]   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[30]   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[32]   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[35]   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[37]   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[39]   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[41]   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[45]   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[46]   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[49]   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[50]   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[54]   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[55]   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[56]   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[59]   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[60]   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[61]   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[62]   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[63]   ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[6]    ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[8]    ;
; 3.587 ; 3.807        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[9]    ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[104]                                                                                                                 ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                                                                 ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[113]                                                                                                                 ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[114]                                                                                                                 ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[115]                                                                                                                 ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[116]                                                                                                                 ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[117]                                                                                                                 ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[118]                                                                                                                 ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[119]                                                                                                                 ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[142]                                                                                                                 ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                   ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[2]                                                                             ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[3]                                                                             ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[4]                                                                             ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[5]                                                                             ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_002|endofpacket_reg                                                                                                                                                                 ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|busy_altgxb_reconfig_r[0]                                                              ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr                                                                              ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr_short                                                                        ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[0]                                                                        ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[1]                                                                        ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[2]                                                                        ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[0]                                                              ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[1]                                                              ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[2]                                                              ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[0]                                                                ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_sync_r                                                              ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r                                                                       ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~4                                                                     ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~5                                                                     ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r                                                                       ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[0]                                                                     ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[15]                                                                    ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[17]                                                                    ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[19]                                                                    ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[6]                                                                     ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[7]                                                                     ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[8]                                                                     ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[9]                                                                     ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ws_tmr_eq_0                                                                            ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[0]                                                                                                        ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dlup_exit_r                                                                                                          ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|hotrst_exit_r                                                                                                        ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|l2_exit_r                                                                                                            ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_r[1]                                                 ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_alloc_1cred                                                                                       ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_unitialized                                                                                       ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[105] ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[107] ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[108] ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[75]  ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[76]  ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[11]    ;
; 3.588 ; 3.808        ; 0.220          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[16]    ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                 ; Clock Edge ; Target                                                                                                                                            ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.977 ; 3.977        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                          ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[0]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[10] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[11] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[12] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[13] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[14] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[15] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[16] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[17] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[18] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[19] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[1]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[20] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[21] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[22] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[23] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[24] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[25] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[26] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[27] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[28] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[29] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[2]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[30] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[31] ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[3]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[4]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[5]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[6]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[7]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[8]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[9]  ;
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[0]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[10] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[11] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[12] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[13] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[14] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[15] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[16] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[17] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[18] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[19] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[1]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[20] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[21] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[22] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[23] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[24] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[25] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[26] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[27] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[28] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[29] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[2]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[30] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[31] ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[3]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[4]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[5]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[6]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[7]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[8]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[9]  ;
; 4.005 ; 4.005        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip  ;
; 4.020 ; 4.020        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pcie_ref_clk'                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                                                                                                                                     ;
+-------+--------------+----------------+------------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.980 ; 4.980        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|o                                                                                                                                      ;
; 4.983 ; 4.983        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[0]           ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]           ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[2]           ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk          ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|i                                                                                                                                      ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|i                                                                                                                                      ;
; 5.006 ; 5.006        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[0]           ;
; 5.006 ; 5.006        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]           ;
; 5.006 ; 5.006        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[2]           ;
; 5.006 ; 5.006        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk          ;
; 5.006 ; 5.006        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.017 ; 5.017        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 5.020 ; 5.020        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|o                                                                                                                                      ;
; 7.519 ; 10.000       ; 2.481          ; Port Rate        ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P                                                                                                                                              ;
+-------+--------------+----------------+------------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_50_1'                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                 ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[104]                                   ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|count[0]                                                                                           ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|use_reg                                                                                            ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_013|data_reg[0]                                                                                        ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_013|data_reg[1]                                                                                        ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_013|data_reg[2]                                                                                        ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_013|data_reg[3]                                                                                        ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_013|data_reg[4]                                                                                        ;
; 9.722 ; 9.942        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_013|data_reg[5]                                                                                        ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                 ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                 ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                 ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                 ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                 ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                 ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                 ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                 ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                 ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                 ;
; 9.723 ; 9.943        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                 ;
; 9.726 ; 9.946        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~11                                                       ;
; 9.726 ; 9.946        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~12                                                       ;
; 9.726 ; 9.946        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~13                                                       ;
; 9.726 ; 9.946        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~7                                                        ;
; 9.730 ; 9.950        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169                                                      ;
; 9.730 ; 9.950        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~176                                                      ;
; 9.730 ; 9.950        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~177                                                      ;
; 9.730 ; 9.950        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~178                                                      ;
; 9.730 ; 9.950        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~179                                                      ;
; 9.730 ; 9.950        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~180                                                      ;
; 9.730 ; 9.950        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~181                                                      ;
; 9.730 ; 9.950        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~182                                                      ;
; 9.730 ; 9.950        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~183                                                      ;
; 9.730 ; 9.950        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~184                                                      ;
; 9.730 ; 9.950        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~185                                                      ;
; 9.730 ; 9.950        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~186                                                      ;
; 9.730 ; 9.950        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~187                                                      ;
; 9.730 ; 9.950        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~188                                                      ;
; 9.730 ; 9.950        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~189                                                      ;
; 9.731 ; 9.951        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~14                                                       ;
; 9.731 ; 9.951        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~15                                                       ;
; 9.731 ; 9.951        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~21                                                       ;
; 9.731 ; 9.951        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~22                                                       ;
; 9.731 ; 9.951        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~27                                                       ;
; 9.731 ; 9.951        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~28                                                       ;
; 9.731 ; 9.951        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~29                                                       ;
; 9.731 ; 9.951        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~30                                                       ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[0]                                               ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[1]                                               ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[2]                                               ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[30]                                              ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[3]                                               ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                  ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[106]                                ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                  ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                  ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                 ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                 ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                 ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                 ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                  ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                  ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                  ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                    ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_003:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                     ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_003:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                     ;
; 9.732 ; 9.952        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_003:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[2]                                     ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                  ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                 ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                 ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                 ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                  ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                 ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                 ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                 ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                  ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[23]                                     ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[24]                                     ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[25]                                     ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[26]                                     ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[27]                                     ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[28]                                     ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[29]                                     ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[30]                                     ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[31]                                     ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~100                                                      ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~101                                                      ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~102                                                      ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~104                                                      ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~105                                                      ;
; 9.733 ; 9.953        ; 0.220          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~106                                                      ;
+-------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; -1.807 ; -1.704 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; -1.870 ; -1.767 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; -1.870 ; -1.767 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; -1.906 ; -1.803 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; -1.906 ; -1.803 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; -1.896 ; -1.793 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; -1.886 ; -1.783 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; -1.876 ; -1.773 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; -1.896 ; -1.793 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; -1.869 ; -1.766 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; -1.853 ; -1.750 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; -1.865 ; -1.762 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; -1.845 ; -1.742 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; -1.879 ; -1.776 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; -1.850 ; -1.747 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; -1.870 ; -1.767 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; -1.876 ; -1.773 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; -1.846 ; -1.743 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; -1.868 ; -1.765 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; -1.858 ; -1.755 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; -1.868 ; -1.765 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; -1.860 ; -1.757 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; -1.860 ; -1.757 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; -1.902 ; -1.799 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; -1.882 ; -1.779 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; -1.845 ; -1.742 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; -1.815 ; -1.712 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; -1.843 ; -1.740 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; -1.812 ; -1.709 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; -1.811 ; -1.708 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; -1.817 ; -1.714 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; -1.817 ; -1.714 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; -1.807 ; -1.704 ; Rise       ; clock_50_1      ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; 2.196 ; 2.093 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; 2.159 ; 2.056 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; 2.159 ; 2.056 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; 2.195 ; 2.092 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; 2.196 ; 2.093 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; 2.186 ; 2.083 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; 2.176 ; 2.073 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; 2.166 ; 2.063 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; 2.185 ; 2.082 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; 2.158 ; 2.055 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; 2.141 ; 2.038 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; 2.153 ; 2.050 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; 2.133 ; 2.030 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; 2.168 ; 2.065 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; 2.139 ; 2.036 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; 2.159 ; 2.056 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; 2.165 ; 2.062 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; 2.134 ; 2.031 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; 2.157 ; 2.054 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; 2.147 ; 2.044 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; 2.157 ; 2.054 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; 2.149 ; 2.046 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; 2.149 ; 2.046 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; 2.192 ; 2.089 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; 2.172 ; 2.069 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; 2.133 ; 2.030 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; 2.104 ; 2.001 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; 2.131 ; 2.028 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; 2.102 ; 1.999 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; 2.100 ; 1.997 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; 2.105 ; 2.002 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; 2.105 ; 2.002 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; 2.095 ; 1.992 ; Rise       ; clock_50_1      ;
+--------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                                                                                            ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------------------------------------------+
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_ref_clk ; 5.872  ; 5.884  ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_ref_clk ; 5.371  ; 5.405  ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_ref_clk ; 5.371  ; 5.405  ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_ref_clk ; 5.371  ; 5.405  ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_ref_clk ; 5.371  ; 5.405  ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; DRAM_ADDR[*]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 7.820  ; 7.868  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.539  ; 6.483  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.551  ; 6.495  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.517  ; 6.461  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.517  ; 6.461  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.484  ; 6.428  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.485  ; 6.429  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.504  ; 6.448  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.484  ; 6.428  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.470  ; 6.414  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.472  ; 6.416  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                       ; clock_50_1   ; 6.513  ; 6.457  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                       ; clock_50_1   ; 7.820  ; 7.868  ; Rise       ; clock_50_1                                                                               ;
; DRAM_BA[*]                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 6.515  ; 6.459  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_BA[0]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.515  ; 6.459  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_BA[1]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.495  ; 6.439  ; Rise       ; clock_50_1                                                                               ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 6.535  ; 6.479  ; Rise       ; clock_50_1                                                                               ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.627  ; 5.691  ; Rise       ; clock_50_1                                                                               ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                                                            ; clock_50_1   ; 6.505  ; 6.449  ; Rise       ; clock_50_1                                                                               ;
; DRAM_DQ[*]                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 7.828  ; 7.876  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.488  ; 6.432  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.488  ; 6.432  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.464  ; 6.408  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.465  ; 6.409  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.475  ; 6.419  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.485  ; 6.429  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.495  ; 6.439  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.474  ; 6.418  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.487  ; 6.431  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.470  ; 6.414  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.462  ; 6.406  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.482  ; 6.426  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.477  ; 6.421  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.488  ; 6.432  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.468  ; 6.412  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.494  ; 6.438  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[16]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.483  ; 6.427  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[17]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 7.828  ; 7.876  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[18]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.476  ; 6.420  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[19]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.466  ; 6.410  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[20]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.478  ; 6.422  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[21]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.478  ; 6.422  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[22]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.461  ; 6.405  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[23]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.481  ; 6.425  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[24]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.482  ; 6.426  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[25]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.553  ; 6.497  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[26]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.480  ; 6.424  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[27]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.551  ; 6.495  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[28]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.549  ; 6.493  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[29]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.514  ; 6.458  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[30]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.514  ; 6.458  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[31]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.524  ; 6.468  ; Rise       ; clock_50_1                                                                               ;
; DRAM_DQM[*]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.504  ; 6.448  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[0]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.472  ; 6.416  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[1]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.504  ; 6.448  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[2]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.499  ; 6.443  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[3]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.480  ; 6.424  ; Rise       ; clock_50_1                                                                               ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 6.543  ; 6.487  ; Rise       ; clock_50_1                                                                               ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                                                            ; clock_50_1   ; 6.543  ; 6.487  ; Rise       ; clock_50_1                                                                               ;
; HEX0[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 18.603 ; 18.565 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.590 ; 15.566 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 18.189 ; 18.111 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.792 ; 17.016 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.535 ; 15.546 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.099 ; 16.158 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 18.603 ; 18.565 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.159 ; 15.170 ; Rise       ; clock_50_1                                                                               ;
; HEX1[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 18.547 ; 18.481 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.247 ; 15.203 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 18.547 ; 18.481 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 14.579 ; 14.502 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.773 ; 15.749 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 14.747 ; 14.801 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.456 ; 16.586 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.884 ; 15.798 ; Rise       ; clock_50_1                                                                               ;
; HEX2[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 21.055 ; 21.018 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.673 ; 15.774 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 20.040 ; 19.906 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 21.055 ; 21.018 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 14.922 ; 14.993 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 17.591 ; 17.600 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.115 ; 16.140 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.355 ; 16.246 ; Rise       ; clock_50_1                                                                               ;
; HEX3[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 18.979 ; 19.147 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.174 ; 16.169 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.205 ; 16.262 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.219 ; 16.240 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.860 ; 15.908 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.781 ; 16.840 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.941 ; 16.875 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 18.979 ; 19.147 ; Rise       ; clock_50_1                                                                               ;
; HEX4[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 19.197 ; 19.137 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.519 ; 16.592 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.058 ; 16.043 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.937 ; 16.972 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.674 ; 16.694 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.040 ; 16.054 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 19.197 ; 19.137 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.216 ; 16.181 ; Rise       ; clock_50_1                                                                               ;
; HEX5[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 18.398 ; 18.200 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.745 ; 15.788 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.520 ; 16.496 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 17.681 ; 17.695 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.677 ; 15.760 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.522 ; 16.598 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 18.398 ; 18.200 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 17.340 ; 17.291 ; Rise       ; clock_50_1                                                                               ;
; HEX6[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 19.402 ; 19.212 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.179 ; 16.272 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.141 ; 15.171 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 17.610 ; 17.693 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 19.402 ; 19.212 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.952 ; 16.062 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 17.029 ; 17.082 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.026 ; 15.981 ; Rise       ; clock_50_1                                                                               ;
; HEX7[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 20.794 ; 20.682 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 20.250 ; 20.215 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 19.252 ; 19.256 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 20.794 ; 20.682 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 18.355 ; 18.398 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 18.848 ; 18.886 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 18.868 ; 18.809 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 19.020 ; 19.093 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.627  ; 5.691  ; Fall       ; clock_50_1                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                                                                                            ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------------------------------------------+
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_ref_clk ; 5.614  ; 5.626  ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_ref_clk ; 5.132  ; 5.165  ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_ref_clk ; 5.132  ; 5.165  ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_ref_clk ; 5.132  ; 5.165  ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_ref_clk ; 5.132  ; 5.165  ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; DRAM_ADDR[*]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.341  ; 6.286  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.409  ; 6.354  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.420  ; 6.365  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.387  ; 6.332  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.387  ; 6.332  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.354  ; 6.299  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.354  ; 6.299  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.374  ; 6.319  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.354  ; 6.299  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.341  ; 6.286  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.343  ; 6.288  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                       ; clock_50_1   ; 6.383  ; 6.328  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                       ; clock_50_1   ; 7.690  ; 7.739  ; Rise       ; clock_50_1                                                                               ;
; DRAM_BA[*]                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 6.364  ; 6.309  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_BA[0]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.385  ; 6.330  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_BA[1]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.364  ; 6.309  ; Rise       ; clock_50_1                                                                               ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 6.405  ; 6.350  ; Rise       ; clock_50_1                                                                               ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.469  ; 5.534  ; Rise       ; clock_50_1                                                                               ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                                                            ; clock_50_1   ; 6.375  ; 6.320  ; Rise       ; clock_50_1                                                                               ;
; DRAM_DQ[*]                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 6.330  ; 6.275  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.358  ; 6.303  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.358  ; 6.303  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.334  ; 6.279  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.334  ; 6.279  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.344  ; 6.289  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.354  ; 6.299  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.364  ; 6.309  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.344  ; 6.289  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.357  ; 6.302  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.341  ; 6.286  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.333  ; 6.278  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.353  ; 6.298  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.347  ; 6.292  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.358  ; 6.303  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.338  ; 6.283  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.364  ; 6.309  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[16]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.354  ; 6.299  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[17]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 7.698  ; 7.747  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[18]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.346  ; 6.291  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[19]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.336  ; 6.281  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[20]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.348  ; 6.293  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[21]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.348  ; 6.293  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[22]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.330  ; 6.275  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[23]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.350  ; 6.295  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[24]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.353  ; 6.298  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[25]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.423  ; 6.368  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[26]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.351  ; 6.296  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[27]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.420  ; 6.365  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[28]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.419  ; 6.364  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[29]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.385  ; 6.330  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[30]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.385  ; 6.330  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[31]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.395  ; 6.340  ; Rise       ; clock_50_1                                                                               ;
; DRAM_DQM[*]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.342  ; 6.287  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[0]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.342  ; 6.287  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[1]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.374  ; 6.319  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[2]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.368  ; 6.313  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[3]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.351  ; 6.296  ; Rise       ; clock_50_1                                                                               ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 6.413  ; 6.358  ; Rise       ; clock_50_1                                                                               ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                                                            ; clock_50_1   ; 6.413  ; 6.358  ; Rise       ; clock_50_1                                                                               ;
; HEX0[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 11.235 ; 11.232 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 11.635 ; 11.625 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 14.130 ; 14.070 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 12.862 ; 13.097 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 11.607 ; 11.607 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 12.150 ; 12.220 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 14.545 ; 14.532 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 11.235 ; 11.232 ; Rise       ; clock_50_1                                                                               ;
; HEX1[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 10.945 ; 10.945 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 11.573 ; 11.559 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 14.788 ; 14.750 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.945 ; 10.945 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 12.077 ; 12.051 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 11.201 ; 11.187 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 12.839 ; 12.859 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 12.182 ; 12.096 ; Rise       ; clock_50_1                                                                               ;
; HEX2[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 10.498 ; 10.557 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 11.238 ; 11.304 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.454 ; 15.251 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.430 ; 16.368 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.498 ; 10.557 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 13.109 ; 13.057 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 11.665 ; 11.662 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 11.859 ; 11.748 ; Rise       ; clock_50_1                                                                               ;
; HEX3[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 11.292 ; 11.328 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 11.612 ; 11.579 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 11.657 ; 11.649 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 11.665 ; 11.640 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 11.292 ; 11.328 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 12.194 ; 12.260 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 12.314 ; 12.282 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 14.276 ; 14.467 ; Rise       ; clock_50_1                                                                               ;
; HEX4[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 11.437 ; 11.400 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 11.875 ; 11.940 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 11.451 ; 11.400 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 12.274 ; 12.279 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 12.032 ; 12.020 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 11.437 ; 11.427 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 14.445 ; 14.359 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 11.588 ; 11.558 ; Rise       ; clock_50_1                                                                               ;
; HEX5[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 10.515 ; 10.539 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.576 ; 10.602 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 11.337 ; 11.295 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 12.391 ; 12.436 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.515 ; 10.539 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 11.349 ; 11.381 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 13.106 ; 12.886 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 12.077 ; 12.067 ; Rise       ; clock_50_1                                                                               ;
; HEX6[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 10.726 ; 10.724 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 11.722 ; 11.781 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.726 ; 10.724 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 13.150 ; 13.244 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 14.816 ; 14.602 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 11.515 ; 11.605 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 12.551 ; 12.586 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 11.545 ; 11.531 ; Rise       ; clock_50_1                                                                               ;
; HEX7[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 12.796 ; 12.746 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 14.595 ; 14.490 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 13.626 ; 13.582 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.226 ; 15.019 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 12.796 ; 12.746 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 13.280 ; 13.376 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 13.267 ; 13.331 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 13.352 ; 13.458 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.469  ; 5.534  ; Fall       ; clock_50_1                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; HEX0[0]     ; 18.032 ; 18.008 ; 18.509 ; 18.485 ;
; SW[0]      ; HEX0[1]     ; 20.631 ; 20.553 ; 21.108 ; 21.030 ;
; SW[0]      ; HEX0[2]     ; 19.234 ; 19.458 ; 19.719 ; 19.935 ;
; SW[0]      ; HEX0[3]     ; 17.977 ; 17.988 ; 18.454 ; 18.465 ;
; SW[0]      ; HEX0[4]     ; 18.541 ; 18.600 ; 19.018 ; 19.085 ;
; SW[0]      ; HEX0[5]     ; 21.045 ; 21.007 ; 21.522 ; 21.492 ;
; SW[0]      ; HEX0[6]     ; 17.601 ; 17.612 ; 18.078 ; 18.089 ;
; SW[0]      ; HEX1[0]     ; 17.254 ; 17.218 ; 17.766 ; 17.730 ;
; SW[0]      ; HEX1[1]     ; 20.556 ; 20.493 ; 21.068 ; 21.005 ;
; SW[0]      ; HEX1[2]     ; 16.587 ; 16.584 ; 17.099 ; 17.096 ;
; SW[0]      ; HEX1[3]     ; 17.781 ; 17.765 ; 18.293 ; 18.277 ;
; SW[0]      ; HEX1[4]     ; 16.829 ; 16.815 ; 17.341 ; 17.327 ;
; SW[0]      ; HEX1[5]     ; 18.538 ; 18.602 ; 19.050 ; 19.114 ;
; SW[0]      ; HEX1[6]     ; 17.902 ; 17.808 ; 18.414 ; 18.320 ;
; SW[0]      ; HEX2[0]     ; 17.771 ; 17.872 ; 18.316 ; 18.417 ;
; SW[0]      ; HEX2[1]     ; 22.135 ; 22.004 ; 22.646 ; 22.549 ;
; SW[0]      ; HEX2[2]     ; 23.150 ; 23.116 ; 23.683 ; 23.661 ;
; SW[0]      ; HEX2[3]     ; 17.020 ; 17.091 ; 17.565 ; 17.636 ;
; SW[0]      ; HEX2[4]     ; 19.689 ; 19.698 ; 20.234 ; 20.243 ;
; SW[0]      ; HEX2[5]     ; 18.213 ; 18.238 ; 18.758 ; 18.783 ;
; SW[0]      ; HEX2[6]     ; 18.453 ; 18.344 ; 18.998 ; 18.889 ;
; SW[0]      ; HEX3[0]     ; 18.505 ; 18.500 ; 19.015 ; 19.010 ;
; SW[0]      ; HEX3[1]     ; 18.536 ; 18.593 ; 19.046 ; 19.103 ;
; SW[0]      ; HEX3[2]     ; 18.550 ; 18.571 ; 19.060 ; 19.081 ;
; SW[0]      ; HEX3[3]     ; 18.191 ; 18.239 ; 18.701 ; 18.749 ;
; SW[0]      ; HEX3[4]     ; 19.112 ; 19.171 ; 19.622 ; 19.681 ;
; SW[0]      ; HEX3[5]     ; 19.272 ; 19.206 ; 19.782 ; 19.716 ;
; SW[0]      ; HEX3[6]     ; 21.310 ; 21.478 ; 21.820 ; 21.988 ;
; SW[0]      ; HEX4[0]     ; 18.052 ; 18.125 ; 18.567 ; 18.640 ;
; SW[0]      ; HEX4[1]     ; 17.591 ; 17.576 ; 18.106 ; 18.091 ;
; SW[0]      ; HEX4[2]     ; 18.470 ; 18.505 ; 18.985 ; 19.020 ;
; SW[0]      ; HEX4[3]     ; 18.207 ; 18.227 ; 18.722 ; 18.742 ;
; SW[0]      ; HEX4[4]     ; 17.573 ; 17.587 ; 18.088 ; 18.102 ;
; SW[0]      ; HEX4[5]     ; 20.730 ; 20.670 ; 21.245 ; 21.185 ;
; SW[0]      ; HEX4[6]     ; 17.749 ; 17.714 ; 18.264 ; 18.229 ;
; SW[0]      ; HEX5[0]     ; 16.883 ; 16.958 ; 17.395 ; 17.470 ;
; SW[0]      ; HEX5[1]     ; 17.674 ; 17.680 ; 18.186 ; 18.192 ;
; SW[0]      ; HEX5[2]     ; 18.780 ; 18.838 ; 19.292 ; 19.350 ;
; SW[0]      ; HEX5[3]     ; 16.828 ; 16.898 ; 17.340 ; 17.410 ;
; SW[0]      ; HEX5[4]     ; 17.662 ; 17.769 ; 18.174 ; 18.281 ;
; SW[0]      ; HEX5[5]     ; 19.495 ; 19.342 ; 20.007 ; 19.854 ;
; SW[0]      ; HEX5[6]     ; 18.501 ; 18.444 ; 19.013 ; 18.956 ;
; SW[0]      ; HEX6[0]     ; 18.207 ; 18.300 ; 18.705 ; 18.788 ;
; SW[0]      ; HEX6[1]     ; 17.169 ; 17.199 ; 17.668 ; 17.687 ;
; SW[0]      ; HEX6[2]     ; 19.638 ; 19.721 ; 20.126 ; 20.228 ;
; SW[0]      ; HEX6[3]     ; 21.430 ; 21.240 ; 21.930 ; 21.728 ;
; SW[0]      ; HEX6[4]     ; 17.980 ; 18.090 ; 18.487 ; 18.578 ;
; SW[0]      ; HEX6[5]     ; 19.057 ; 19.110 ; 19.564 ; 19.598 ;
; SW[0]      ; HEX6[6]     ; 18.054 ; 18.009 ; 18.542 ; 18.507 ;
; SW[0]      ; HEX7[0]     ; 20.612 ; 20.535 ; 21.097 ; 21.020 ;
; SW[0]      ; HEX7[1]     ; 19.493 ; 19.612 ; 19.984 ; 20.097 ;
; SW[0]      ; HEX7[2]     ; 21.108 ; 21.108 ; 21.593 ; 21.593 ;
; SW[0]      ; HEX7[3]     ; 18.765 ; 18.713 ; 19.250 ; 19.198 ;
; SW[0]      ; HEX7[4]     ; 19.275 ; 19.216 ; 19.760 ; 19.701 ;
; SW[0]      ; HEX7[5]     ; 19.229 ; 19.158 ; 19.714 ; 19.643 ;
; SW[0]      ; HEX7[6]     ; 19.346 ; 19.476 ; 19.831 ; 19.961 ;
; SW[1]      ; HEX0[0]     ; 17.519 ; 17.495 ; 18.043 ; 18.019 ;
; SW[1]      ; HEX0[1]     ; 20.118 ; 20.040 ; 20.642 ; 20.564 ;
; SW[1]      ; HEX0[2]     ; 18.721 ; 18.945 ; 19.253 ; 19.469 ;
; SW[1]      ; HEX0[3]     ; 17.464 ; 17.475 ; 17.988 ; 17.999 ;
; SW[1]      ; HEX0[4]     ; 18.028 ; 18.087 ; 18.552 ; 18.619 ;
; SW[1]      ; HEX0[5]     ; 20.532 ; 20.494 ; 21.056 ; 21.026 ;
; SW[1]      ; HEX0[6]     ; 17.088 ; 17.099 ; 17.612 ; 17.623 ;
; SW[1]      ; HEX1[0]     ; 17.056 ; 17.012 ; 17.582 ; 17.538 ;
; SW[1]      ; HEX1[1]     ; 20.356 ; 20.290 ; 20.882 ; 20.816 ;
; SW[1]      ; HEX1[2]     ; 16.388 ; 16.310 ; 16.914 ; 16.836 ;
; SW[1]      ; HEX1[3]     ; 17.582 ; 17.558 ; 18.108 ; 18.084 ;
; SW[1]      ; HEX1[4]     ; 16.553 ; 16.610 ; 17.079 ; 17.136 ;
; SW[1]      ; HEX1[5]     ; 18.261 ; 18.395 ; 18.787 ; 18.921 ;
; SW[1]      ; HEX1[6]     ; 17.693 ; 17.607 ; 18.219 ; 18.133 ;
; SW[1]      ; HEX2[0]     ; 17.447 ; 17.548 ; 17.994 ; 18.095 ;
; SW[1]      ; HEX2[1]     ; 21.803 ; 21.680 ; 22.324 ; 22.227 ;
; SW[1]      ; HEX2[2]     ; 22.818 ; 22.792 ; 23.361 ; 23.339 ;
; SW[1]      ; HEX2[3]     ; 16.696 ; 16.767 ; 17.243 ; 17.314 ;
; SW[1]      ; HEX2[4]     ; 19.365 ; 19.374 ; 19.912 ; 19.921 ;
; SW[1]      ; HEX2[5]     ; 17.889 ; 17.914 ; 18.436 ; 18.461 ;
; SW[1]      ; HEX2[6]     ; 18.129 ; 18.020 ; 18.676 ; 18.567 ;
; SW[1]      ; HEX3[0]     ; 18.262 ; 18.257 ; 18.790 ; 18.786 ;
; SW[1]      ; HEX3[1]     ; 18.293 ; 18.350 ; 18.821 ; 18.879 ;
; SW[1]      ; HEX3[2]     ; 18.307 ; 18.328 ; 18.836 ; 18.856 ;
; SW[1]      ; HEX3[3]     ; 17.948 ; 17.996 ; 18.477 ; 18.525 ;
; SW[1]      ; HEX3[4]     ; 18.869 ; 18.928 ; 19.397 ; 19.457 ;
; SW[1]      ; HEX3[5]     ; 19.029 ; 18.963 ; 19.558 ; 19.491 ;
; SW[1]      ; HEX3[6]     ; 21.067 ; 21.235 ; 21.596 ; 21.763 ;
; SW[1]      ; HEX4[0]     ; 18.340 ; 18.413 ; 18.848 ; 18.921 ;
; SW[1]      ; HEX4[1]     ; 17.879 ; 17.864 ; 18.387 ; 18.372 ;
; SW[1]      ; HEX4[2]     ; 18.758 ; 18.793 ; 19.266 ; 19.301 ;
; SW[1]      ; HEX4[3]     ; 18.495 ; 18.515 ; 19.003 ; 19.023 ;
; SW[1]      ; HEX4[4]     ; 17.861 ; 17.875 ; 18.369 ; 18.383 ;
; SW[1]      ; HEX4[5]     ; 21.018 ; 20.958 ; 21.526 ; 21.466 ;
; SW[1]      ; HEX4[6]     ; 18.037 ; 18.002 ; 18.545 ; 18.510 ;
; SW[1]      ; HEX5[0]     ; 16.899 ; 16.974 ; 17.409 ; 17.484 ;
; SW[1]      ; HEX5[1]     ; 17.690 ; 17.696 ; 18.200 ; 18.206 ;
; SW[1]      ; HEX5[2]     ; 18.796 ; 18.854 ; 19.306 ; 19.364 ;
; SW[1]      ; HEX5[3]     ; 16.844 ; 16.914 ; 17.354 ; 17.424 ;
; SW[1]      ; HEX5[4]     ; 17.678 ; 17.785 ; 18.188 ; 18.295 ;
; SW[1]      ; HEX5[5]     ; 19.511 ; 19.358 ; 20.021 ; 19.868 ;
; SW[1]      ; HEX5[6]     ; 18.517 ; 18.460 ; 19.027 ; 18.970 ;
; SW[1]      ; HEX6[0]     ; 18.202 ; 18.295 ; 18.703 ; 18.786 ;
; SW[1]      ; HEX6[1]     ; 17.164 ; 17.194 ; 17.666 ; 17.685 ;
; SW[1]      ; HEX6[2]     ; 19.633 ; 19.716 ; 20.124 ; 20.226 ;
; SW[1]      ; HEX6[3]     ; 21.425 ; 21.235 ; 21.928 ; 21.726 ;
; SW[1]      ; HEX6[4]     ; 17.975 ; 18.085 ; 18.485 ; 18.576 ;
; SW[1]      ; HEX6[5]     ; 19.052 ; 19.105 ; 19.562 ; 19.596 ;
; SW[1]      ; HEX6[6]     ; 18.049 ; 18.004 ; 18.540 ; 18.505 ;
; SW[1]      ; HEX7[0]     ; 21.471 ; 21.394 ; 21.931 ; 21.854 ;
; SW[1]      ; HEX7[1]     ; 20.274 ; 20.471 ; 20.760 ; 20.931 ;
; SW[1]      ; HEX7[2]     ; 21.967 ; 21.967 ; 22.427 ; 22.427 ;
; SW[1]      ; HEX7[3]     ; 19.624 ; 19.572 ; 20.084 ; 20.032 ;
; SW[1]      ; HEX7[4]     ; 20.134 ; 20.075 ; 20.594 ; 20.535 ;
; SW[1]      ; HEX7[5]     ; 20.088 ; 20.017 ; 20.548 ; 20.477 ;
; SW[1]      ; HEX7[6]     ; 20.205 ; 20.335 ; 20.665 ; 20.795 ;
; SW[2]      ; HEX0[0]     ; 16.939 ; 16.935 ; 17.421 ; 17.417 ;
; SW[2]      ; HEX0[1]     ; 19.543 ; 19.452 ; 20.025 ; 19.934 ;
; SW[2]      ; HEX0[2]     ; 18.198 ; 18.423 ; 18.680 ; 18.905 ;
; SW[2]      ; HEX0[3]     ; 16.886 ; 16.943 ; 17.368 ; 17.425 ;
; SW[2]      ; HEX0[4]     ; 17.447 ; 17.553 ; 17.929 ; 18.035 ;
; SW[2]      ; HEX0[5]     ; 19.988 ; 20.000 ; 20.470 ; 20.482 ;
; SW[2]      ; HEX0[6]     ; 16.537 ; 16.542 ; 17.019 ; 17.024 ;
; SW[2]      ; HEX1[0]     ; 17.107 ; 17.054 ; 17.590 ; 17.537 ;
; SW[2]      ; HEX1[1]     ; 20.368 ; 20.333 ; 20.851 ; 20.816 ;
; SW[2]      ; HEX1[2]     ; 16.474 ; 16.462 ; 16.957 ; 16.945 ;
; SW[2]      ; HEX1[3]     ; 17.630 ; 17.664 ; 18.113 ; 18.147 ;
; SW[2]      ; HEX1[4]     ; 16.685 ; 16.653 ; 17.168 ; 17.136 ;
; SW[2]      ; HEX1[5]     ; 18.432 ; 18.479 ; 18.915 ; 18.962 ;
; SW[2]      ; HEX1[6]     ; 17.774 ; 17.650 ; 18.257 ; 18.133 ;
; SW[2]      ; HEX2[0]     ; 17.397 ; 17.506 ; 17.880 ; 17.989 ;
; SW[2]      ; HEX2[1]     ; 21.777 ; 21.613 ; 22.260 ; 22.096 ;
; SW[2]      ; HEX2[2]     ; 22.794 ; 22.702 ; 23.277 ; 23.185 ;
; SW[2]      ; HEX2[3]     ; 16.623 ; 16.723 ; 17.106 ; 17.206 ;
; SW[2]      ; HEX2[4]     ; 19.303 ; 19.340 ; 19.786 ; 19.823 ;
; SW[2]      ; HEX2[5]     ; 17.804 ; 17.841 ; 18.287 ; 18.324 ;
; SW[2]      ; HEX2[6]     ; 18.095 ; 17.941 ; 18.578 ; 18.424 ;
; SW[2]      ; HEX3[0]     ; 17.230 ; 17.199 ; 17.682 ; 17.651 ;
; SW[2]      ; HEX3[1]     ; 17.281 ; 17.274 ; 17.733 ; 17.726 ;
; SW[2]      ; HEX3[2]     ; 17.241 ; 17.258 ; 17.693 ; 17.710 ;
; SW[2]      ; HEX3[3]     ; 16.899 ; 16.935 ; 17.351 ; 17.387 ;
; SW[2]      ; HEX3[4]     ; 17.766 ; 17.873 ; 18.244 ; 18.325 ;
; SW[2]      ; HEX3[5]     ; 17.964 ; 17.898 ; 18.416 ; 18.350 ;
; SW[2]      ; HEX3[6]     ; 20.006 ; 20.206 ; 20.458 ; 20.658 ;
; SW[2]      ; HEX4[0]     ; 18.283 ; 18.374 ; 18.734 ; 18.825 ;
; SW[2]      ; HEX4[1]     ; 17.802 ; 17.787 ; 18.253 ; 18.238 ;
; SW[2]      ; HEX4[2]     ; 18.672 ; 18.680 ; 19.123 ; 19.131 ;
; SW[2]      ; HEX4[3]     ; 18.439 ; 18.452 ; 18.890 ; 18.903 ;
; SW[2]      ; HEX4[4]     ; 17.805 ; 17.836 ; 18.256 ; 18.287 ;
; SW[2]      ; HEX4[5]     ; 20.931 ; 20.846 ; 21.382 ; 21.297 ;
; SW[2]      ; HEX4[6]     ; 17.960 ; 17.925 ; 18.411 ; 18.376 ;
; SW[2]      ; HEX5[0]     ; 17.150 ; 17.186 ; 17.604 ; 17.647 ;
; SW[2]      ; HEX5[1]     ; 17.918 ; 17.901 ; 18.379 ; 18.355 ;
; SW[2]      ; HEX5[2]     ; 19.086 ; 19.093 ; 19.540 ; 19.554 ;
; SW[2]      ; HEX5[3]     ; 17.082 ; 17.165 ; 17.536 ; 17.619 ;
; SW[2]      ; HEX5[4]     ; 17.927 ; 17.996 ; 18.381 ; 18.457 ;
; SW[2]      ; HEX5[5]     ; 19.803 ; 19.598 ; 20.257 ; 20.059 ;
; SW[2]      ; HEX5[6]     ; 18.745 ; 18.696 ; 19.199 ; 19.150 ;
; SW[2]      ; HEX6[0]     ; 17.927 ; 18.000 ; 18.388 ; 18.461 ;
; SW[2]      ; HEX6[1]     ; 16.850 ; 16.895 ; 17.311 ; 17.356 ;
; SW[2]      ; HEX6[2]     ; 19.361 ; 19.485 ; 19.822 ; 19.946 ;
; SW[2]      ; HEX6[3]     ; 21.190 ; 20.982 ; 21.651 ; 21.443 ;
; SW[2]      ; HEX6[4]     ; 17.736 ; 17.797 ; 18.197 ; 18.258 ;
; SW[2]      ; HEX6[5]     ; 18.792 ; 18.835 ; 19.253 ; 19.296 ;
; SW[2]      ; HEX6[6]     ; 17.771 ; 17.730 ; 18.232 ; 18.191 ;
; SW[2]      ; HEX7[0]     ; 21.506 ; 21.471 ; 21.969 ; 21.934 ;
; SW[2]      ; HEX7[1]     ; 20.508 ; 20.512 ; 20.971 ; 20.975 ;
; SW[2]      ; HEX7[2]     ; 22.050 ; 21.938 ; 22.513 ; 22.401 ;
; SW[2]      ; HEX7[3]     ; 19.611 ; 19.654 ; 20.074 ; 20.117 ;
; SW[2]      ; HEX7[4]     ; 20.104 ; 20.142 ; 20.567 ; 20.605 ;
; SW[2]      ; HEX7[5]     ; 20.124 ; 20.065 ; 20.587 ; 20.528 ;
; SW[2]      ; HEX7[6]     ; 20.276 ; 20.349 ; 20.739 ; 20.812 ;
; SW[3]      ; HEX0[0]     ; 18.313 ; 18.365 ; 18.873 ; 18.925 ;
; SW[3]      ; HEX0[1]     ; 20.964 ; 20.861 ; 21.524 ; 21.421 ;
; SW[3]      ; HEX0[2]     ; 19.604 ; 19.767 ; 20.164 ; 20.327 ;
; SW[3]      ; HEX0[3]     ; 18.311 ; 18.345 ; 18.871 ; 18.905 ;
; SW[3]      ; HEX0[4]     ; 18.822 ; 18.985 ; 19.382 ; 19.545 ;
; SW[3]      ; HEX0[5]     ; 21.394 ; 21.369 ; 21.954 ; 21.929 ;
; SW[3]      ; HEX0[6]     ; 17.911 ; 17.962 ; 18.471 ; 18.522 ;
; SW[3]      ; HEX1[0]     ; 18.278 ; 18.225 ; 18.844 ; 18.791 ;
; SW[3]      ; HEX1[1]     ; 21.539 ; 21.504 ; 22.105 ; 22.070 ;
; SW[3]      ; HEX1[2]     ; 17.645 ; 17.633 ; 18.211 ; 18.199 ;
; SW[3]      ; HEX1[3]     ; 18.801 ; 18.835 ; 19.367 ; 19.401 ;
; SW[3]      ; HEX1[4]     ; 17.856 ; 17.824 ; 18.422 ; 18.390 ;
; SW[3]      ; HEX1[5]     ; 19.603 ; 19.650 ; 20.169 ; 20.216 ;
; SW[3]      ; HEX1[6]     ; 18.945 ; 18.821 ; 19.511 ; 19.387 ;
; SW[3]      ; HEX2[0]     ; 18.565 ; 18.674 ; 19.131 ; 19.240 ;
; SW[3]      ; HEX2[1]     ; 22.945 ; 22.781 ; 23.511 ; 23.347 ;
; SW[3]      ; HEX2[2]     ; 23.962 ; 23.870 ; 24.528 ; 24.436 ;
; SW[3]      ; HEX2[3]     ; 17.791 ; 17.891 ; 18.357 ; 18.457 ;
; SW[3]      ; HEX2[4]     ; 20.471 ; 20.508 ; 21.037 ; 21.074 ;
; SW[3]      ; HEX2[5]     ; 18.972 ; 19.009 ; 19.538 ; 19.575 ;
; SW[3]      ; HEX2[6]     ; 19.263 ; 19.109 ; 19.829 ; 19.675 ;
; SW[3]      ; HEX3[0]     ; 18.570 ; 18.539 ; 19.124 ; 19.093 ;
; SW[3]      ; HEX3[1]     ; 18.621 ; 18.614 ; 19.175 ; 19.168 ;
; SW[3]      ; HEX3[2]     ; 18.581 ; 18.598 ; 19.135 ; 19.152 ;
; SW[3]      ; HEX3[3]     ; 18.239 ; 18.275 ; 18.793 ; 18.829 ;
; SW[3]      ; HEX3[4]     ; 19.098 ; 19.213 ; 19.686 ; 19.767 ;
; SW[3]      ; HEX3[5]     ; 19.304 ; 19.238 ; 19.858 ; 19.792 ;
; SW[3]      ; HEX3[6]     ; 21.346 ; 21.546 ; 21.900 ; 22.100 ;
; SW[3]      ; HEX4[0]     ; 19.369 ; 19.464 ; 19.957 ; 20.020 ;
; SW[3]      ; HEX4[1]     ; 18.892 ; 18.873 ; 19.462 ; 19.461 ;
; SW[3]      ; HEX4[2]     ; 19.762 ; 19.766 ; 20.318 ; 20.354 ;
; SW[3]      ; HEX4[3]     ; 19.525 ; 19.542 ; 20.113 ; 20.098 ;
; SW[3]      ; HEX4[4]     ; 18.891 ; 18.926 ; 19.479 ; 19.482 ;
; SW[3]      ; HEX4[5]     ; 22.021 ; 21.932 ; 22.577 ; 22.520 ;
; SW[3]      ; HEX4[6]     ; 19.046 ; 19.015 ; 19.634 ; 19.571 ;
; SW[3]      ; HEX5[0]     ; 18.531 ; 18.574 ; 19.079 ; 19.122 ;
; SW[3]      ; HEX5[1]     ; 19.306 ; 19.282 ; 19.854 ; 19.830 ;
; SW[3]      ; HEX5[2]     ; 20.467 ; 20.481 ; 21.015 ; 21.029 ;
; SW[3]      ; HEX5[3]     ; 18.463 ; 18.546 ; 19.011 ; 19.094 ;
; SW[3]      ; HEX5[4]     ; 19.308 ; 19.384 ; 19.856 ; 19.932 ;
; SW[3]      ; HEX5[5]     ; 21.184 ; 20.986 ; 21.732 ; 21.534 ;
; SW[3]      ; HEX5[6]     ; 20.126 ; 20.077 ; 20.674 ; 20.625 ;
; SW[3]      ; HEX6[0]     ; 18.676 ; 18.749 ; 19.259 ; 19.332 ;
; SW[3]      ; HEX6[1]     ; 17.599 ; 17.644 ; 18.182 ; 18.227 ;
; SW[3]      ; HEX6[2]     ; 20.110 ; 20.234 ; 20.693 ; 20.817 ;
; SW[3]      ; HEX6[3]     ; 21.939 ; 21.731 ; 22.522 ; 22.314 ;
; SW[3]      ; HEX6[4]     ; 18.485 ; 18.546 ; 19.068 ; 19.129 ;
; SW[3]      ; HEX6[5]     ; 19.541 ; 19.584 ; 20.124 ; 20.167 ;
; SW[3]      ; HEX6[6]     ; 18.520 ; 18.479 ; 19.103 ; 19.062 ;
; SW[3]      ; HEX7[0]     ; 22.358 ; 22.323 ; 22.919 ; 22.884 ;
; SW[3]      ; HEX7[1]     ; 21.360 ; 21.364 ; 21.921 ; 21.925 ;
; SW[3]      ; HEX7[2]     ; 22.902 ; 22.790 ; 23.463 ; 23.351 ;
; SW[3]      ; HEX7[3]     ; 20.466 ; 20.506 ; 21.024 ; 21.067 ;
; SW[3]      ; HEX7[4]     ; 20.959 ; 20.994 ; 21.517 ; 21.555 ;
; SW[3]      ; HEX7[5]     ; 20.976 ; 20.917 ; 21.537 ; 21.478 ;
; SW[3]      ; HEX7[6]     ; 21.128 ; 21.201 ; 21.689 ; 21.762 ;
; SW[16]     ; HEX0[0]     ; 13.882 ; 13.848 ; 14.470 ; 14.425 ;
; SW[16]     ; HEX0[1]     ; 16.456 ; 16.395 ; 17.027 ; 16.983 ;
; SW[16]     ; HEX0[2]     ; 15.141 ; 15.336 ; 15.729 ; 15.920 ;
; SW[16]     ; HEX0[3]     ; 13.826 ; 13.886 ; 14.414 ; 14.474 ;
; SW[16]     ; HEX0[4]     ; 14.390 ; 14.466 ; 14.978 ; 15.016 ;
; SW[16]     ; HEX0[5]     ; 16.931 ; 16.913 ; 17.519 ; 17.491 ;
; SW[16]     ; HEX0[6]     ; 13.480 ; 13.462 ; 14.068 ; 14.050 ;
; SW[16]     ; HEX1[0]     ; 14.612 ; 14.603 ; 15.268 ; 15.212 ;
; SW[16]     ; HEX1[1]     ; 17.917 ; 17.838 ; 18.517 ; 18.494 ;
; SW[16]     ; HEX1[2]     ; 13.979 ; 14.009 ; 14.635 ; 14.623 ;
; SW[16]     ; HEX1[3]     ; 15.146 ; 15.169 ; 15.791 ; 15.825 ;
; SW[16]     ; HEX1[4]     ; 14.190 ; 14.202 ; 14.846 ; 14.747 ;
; SW[16]     ; HEX1[5]     ; 15.937 ; 16.028 ; 16.593 ; 16.573 ;
; SW[16]     ; HEX1[6]     ; 15.279 ; 15.187 ; 15.935 ; 15.811 ;
; SW[16]     ; HEX2[0]     ; 14.179 ; 14.287 ; 14.799 ; 14.900 ;
; SW[16]     ; HEX2[1]     ; 18.578 ; 18.405 ; 19.177 ; 19.032 ;
; SW[16]     ; HEX2[2]     ; 19.599 ; 19.493 ; 20.166 ; 20.144 ;
; SW[16]     ; HEX2[3]     ; 13.404 ; 13.503 ; 14.048 ; 14.119 ;
; SW[16]     ; HEX2[4]     ; 16.066 ; 16.124 ; 16.717 ; 16.726 ;
; SW[16]     ; HEX2[5]     ; 14.590 ; 14.655 ; 15.241 ; 15.266 ;
; SW[16]     ; HEX2[6]     ; 14.879 ; 14.725 ; 15.481 ; 15.372 ;
; SW[16]     ; HEX3[0]     ; 14.711 ; 14.686 ; 15.321 ; 15.294 ;
; SW[16]     ; HEX3[1]     ; 14.722 ; 14.779 ; 15.332 ; 15.387 ;
; SW[16]     ; HEX3[2]     ; 14.736 ; 14.747 ; 15.344 ; 15.352 ;
; SW[16]     ; HEX3[3]     ; 14.385 ; 14.425 ; 14.995 ; 15.033 ;
; SW[16]     ; HEX3[4]     ; 15.334 ; 15.357 ; 15.944 ; 15.965 ;
; SW[16]     ; HEX3[5]     ; 15.458 ; 15.382 ; 16.066 ; 15.984 ;
; SW[16]     ; HEX3[6]     ; 17.496 ; 17.663 ; 18.104 ; 18.271 ;
; SW[16]     ; HEX4[0]     ; 15.065 ; 15.165 ; 15.661 ; 15.778 ;
; SW[16]     ; HEX4[1]     ; 14.604 ; 14.616 ; 15.189 ; 15.229 ;
; SW[16]     ; HEX4[2]     ; 15.510 ; 15.518 ; 16.123 ; 16.118 ;
; SW[16]     ; HEX4[3]     ; 15.239 ; 15.240 ; 15.852 ; 15.853 ;
; SW[16]     ; HEX4[4]     ; 14.586 ; 14.627 ; 15.171 ; 15.240 ;
; SW[16]     ; HEX4[5]     ; 17.770 ; 17.683 ; 18.383 ; 18.268 ;
; SW[16]     ; HEX4[6]     ; 14.789 ; 14.727 ; 15.402 ; 15.338 ;
; SW[16]     ; HEX5[0]     ; 14.224 ; 14.256 ; 14.786 ; 14.804 ;
; SW[16]     ; HEX5[1]     ; 14.995 ; 14.977 ; 15.536 ; 15.537 ;
; SW[16]     ; HEX5[2]     ; 16.157 ; 16.171 ; 16.722 ; 16.731 ;
; SW[16]     ; HEX5[3]     ; 14.168 ; 14.251 ; 14.728 ; 14.811 ;
; SW[16]     ; HEX5[4]     ; 15.001 ; 15.066 ; 15.563 ; 15.593 ;
; SW[16]     ; HEX5[5]     ; 16.874 ; 16.676 ; 17.439 ; 17.236 ;
; SW[16]     ; HEX5[6]     ; 15.833 ; 15.776 ; 16.393 ; 16.332 ;
; SW[16]     ; HEX6[0]     ; 15.228 ; 15.301 ; 15.852 ; 15.925 ;
; SW[16]     ; HEX6[1]     ; 14.166 ; 14.196 ; 14.768 ; 14.820 ;
; SW[16]     ; HEX6[2]     ; 16.677 ; 16.786 ; 17.188 ; 17.410 ;
; SW[16]     ; HEX6[3]     ; 18.491 ; 18.283 ; 19.115 ; 18.907 ;
; SW[16]     ; HEX6[4]     ; 15.037 ; 15.113 ; 15.661 ; 15.624 ;
; SW[16]     ; HEX6[5]     ; 16.108 ; 16.136 ; 16.715 ; 16.760 ;
; SW[16]     ; HEX6[6]     ; 15.072 ; 15.046 ; 15.696 ; 15.618 ;
; SW[16]     ; HEX7[0]     ; 12.493 ; 12.442 ; 13.037 ; 12.919 ;
; SW[16]     ; HEX7[1]     ; 11.479 ; 11.483 ; 12.008 ; 11.993 ;
; SW[16]     ; HEX7[2]     ; 13.021 ; 12.909 ; 13.486 ; 13.486 ;
; SW[16]     ; HEX7[3]     ; 10.617 ; 10.625 ; 11.164 ; 11.085 ;
; SW[16]     ; HEX7[4]     ; 11.127 ; 11.113 ; 11.657 ; 11.588 ;
; SW[16]     ; HEX7[5]     ; 11.095 ; 11.036 ; 11.618 ; 11.555 ;
; SW[16]     ; HEX7[6]     ; 11.247 ; 11.320 ; 11.727 ; 11.848 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; HEX0[0]     ; 13.553 ; 13.531 ; 14.012 ; 14.025 ;
; SW[0]      ; HEX0[1]     ; 16.048 ; 16.001 ; 16.507 ; 16.460 ;
; SW[0]      ; HEX0[2]     ; 14.780 ; 15.009 ; 15.239 ; 15.503 ;
; SW[0]      ; HEX0[3]     ; 13.553 ; 13.579 ; 14.015 ; 14.038 ;
; SW[0]      ; HEX0[4]     ; 14.053 ; 14.151 ; 14.547 ; 14.610 ;
; SW[0]      ; HEX0[5]     ; 16.456 ; 16.437 ; 16.922 ; 16.929 ;
; SW[0]      ; HEX0[6]     ; 13.148 ; 13.150 ; 13.642 ; 13.609 ;
; SW[0]      ; HEX1[0]     ; 14.095 ; 14.051 ; 14.556 ; 14.520 ;
; SW[0]      ; HEX1[1]     ; 17.318 ; 17.256 ; 17.779 ; 17.725 ;
; SW[0]      ; HEX1[2]     ; 13.455 ; 13.458 ; 13.974 ; 13.913 ;
; SW[0]      ; HEX1[3]     ; 14.601 ; 14.576 ; 15.062 ; 15.045 ;
; SW[0]      ; HEX1[4]     ; 13.693 ; 13.666 ; 14.148 ; 14.185 ;
; SW[0]      ; HEX1[5]     ; 15.334 ; 15.379 ; 15.789 ; 15.898 ;
; SW[0]      ; HEX1[6]     ; 14.705 ; 14.625 ; 15.174 ; 15.086 ;
; SW[0]      ; HEX2[0]     ; 13.428 ; 13.528 ; 13.905 ; 14.005 ;
; SW[0]      ; HEX2[1]     ; 17.650 ; 17.482 ; 18.127 ; 17.959 ;
; SW[0]      ; HEX2[2]     ; 18.629 ; 18.569 ; 19.106 ; 19.054 ;
; SW[0]      ; HEX2[3]     ; 12.683 ; 12.777 ; 13.160 ; 13.254 ;
; SW[0]      ; HEX2[4]     ; 15.310 ; 15.294 ; 15.795 ; 15.771 ;
; SW[0]      ; HEX2[5]     ; 13.903 ; 13.884 ; 14.388 ; 14.361 ;
; SW[0]      ; HEX2[6]     ; 14.098 ; 13.952 ; 14.575 ; 14.429 ;
; SW[0]      ; HEX3[0]     ; 13.874 ; 13.877 ; 14.352 ; 14.355 ;
; SW[0]      ; HEX3[1]     ; 13.919 ; 13.946 ; 14.397 ; 14.424 ;
; SW[0]      ; HEX3[2]     ; 13.885 ; 13.937 ; 14.363 ; 14.415 ;
; SW[0]      ; HEX3[3]     ; 13.556 ; 13.626 ; 14.034 ; 14.104 ;
; SW[0]      ; HEX3[4]     ; 14.457 ; 14.542 ; 14.935 ; 15.028 ;
; SW[0]      ; HEX3[5]     ; 14.579 ; 14.548 ; 15.057 ; 15.026 ;
; SW[0]      ; HEX3[6]     ; 16.575 ; 16.732 ; 17.053 ; 17.210 ;
; SW[0]      ; HEX4[0]     ; 13.746 ; 13.811 ; 14.223 ; 14.325 ;
; SW[0]      ; HEX4[1]     ; 13.322 ; 13.271 ; 13.800 ; 13.782 ;
; SW[0]      ; HEX4[2]     ; 14.145 ; 14.150 ; 14.624 ; 14.664 ;
; SW[0]      ; HEX4[3]     ; 13.903 ; 13.891 ; 14.381 ; 14.406 ;
; SW[0]      ; HEX4[4]     ; 13.374 ; 13.298 ; 13.767 ; 13.856 ;
; SW[0]      ; HEX4[5]     ; 16.316 ; 16.230 ; 16.794 ; 16.745 ;
; SW[0]      ; HEX4[6]     ; 13.459 ; 13.429 ; 13.974 ; 13.909 ;
; SW[0]      ; HEX5[0]     ; 13.138 ; 13.210 ; 13.618 ; 13.643 ;
; SW[0]      ; HEX5[1]     ; 13.898 ; 13.899 ; 14.379 ; 14.361 ;
; SW[0]      ; HEX5[2]     ; 14.953 ; 15.077 ; 15.492 ; 15.465 ;
; SW[0]      ; HEX5[3]     ; 13.132 ; 13.186 ; 13.593 ; 13.673 ;
; SW[0]      ; HEX5[4]     ; 13.976 ; 13.985 ; 14.364 ; 14.524 ;
; SW[0]      ; HEX5[5]     ; 15.658 ; 15.492 ; 16.119 ; 15.925 ;
; SW[0]      ; HEX5[6]     ; 14.723 ; 14.628 ; 15.120 ; 15.144 ;
; SW[0]      ; HEX6[0]     ; 13.820 ; 13.889 ; 14.290 ; 14.360 ;
; SW[0]      ; HEX6[1]     ; 12.805 ; 12.824 ; 13.275 ; 13.294 ;
; SW[0]      ; HEX6[2]     ; 15.235 ; 15.368 ; 15.705 ; 15.887 ;
; SW[0]      ; HEX6[3]     ; 16.947 ; 16.720 ; 17.429 ; 17.190 ;
; SW[0]      ; HEX6[4]     ; 13.629 ; 13.677 ; 14.148 ; 14.147 ;
; SW[0]      ; HEX6[5]     ; 14.652 ; 14.677 ; 15.122 ; 15.169 ;
; SW[0]      ; HEX6[6]     ; 13.657 ; 13.615 ; 14.127 ; 14.085 ;
; SW[0]      ; HEX7[0]     ; 16.979 ; 16.874 ; 17.445 ; 17.340 ;
; SW[0]      ; HEX7[1]     ; 16.010 ; 15.966 ; 16.476 ; 16.432 ;
; SW[0]      ; HEX7[2]     ; 17.594 ; 17.403 ; 18.109 ; 17.869 ;
; SW[0]      ; HEX7[3]     ; 15.180 ; 15.130 ; 15.646 ; 15.596 ;
; SW[0]      ; HEX7[4]     ; 15.664 ; 15.744 ; 16.130 ; 16.259 ;
; SW[0]      ; HEX7[5]     ; 15.651 ; 15.699 ; 16.117 ; 16.214 ;
; SW[0]      ; HEX7[6]     ; 15.736 ; 15.842 ; 16.202 ; 16.308 ;
; SW[1]      ; HEX0[0]     ; 13.275 ; 13.285 ; 13.752 ; 13.765 ;
; SW[1]      ; HEX0[1]     ; 15.772 ; 15.724 ; 16.249 ; 16.207 ;
; SW[1]      ; HEX0[2]     ; 14.506 ; 14.730 ; 14.983 ; 15.242 ;
; SW[1]      ; HEX0[3]     ; 13.227 ; 13.236 ; 13.704 ; 13.747 ;
; SW[1]      ; HEX0[4]     ; 13.815 ; 13.897 ; 14.327 ; 14.374 ;
; SW[1]      ; HEX0[5]     ; 16.188 ; 16.161 ; 16.665 ; 16.673 ;
; SW[1]      ; HEX0[6]     ; 12.872 ; 12.886 ; 13.372 ; 13.366 ;
; SW[1]      ; HEX1[0]     ; 13.195 ; 13.197 ; 13.708 ; 13.694 ;
; SW[1]      ; HEX1[1]     ; 16.411 ; 16.392 ; 16.923 ; 16.885 ;
; SW[1]      ; HEX1[2]     ; 12.556 ; 12.684 ; 13.103 ; 13.080 ;
; SW[1]      ; HEX1[3]     ; 13.702 ; 13.720 ; 14.212 ; 14.186 ;
; SW[1]      ; HEX1[4]     ; 12.944 ; 12.827 ; 13.340 ; 13.374 ;
; SW[1]      ; HEX1[5]     ; 14.450 ; 14.549 ; 14.979 ; 14.994 ;
; SW[1]      ; HEX1[6]     ; 13.842 ; 13.736 ; 14.317 ; 14.231 ;
; SW[1]      ; HEX2[0]     ; 12.722 ; 12.782 ; 13.165 ; 13.231 ;
; SW[1]      ; HEX2[1]     ; 16.938 ; 16.729 ; 17.381 ; 17.178 ;
; SW[1]      ; HEX2[2]     ; 17.914 ; 17.797 ; 18.357 ; 18.304 ;
; SW[1]      ; HEX2[3]     ; 11.982 ; 12.034 ; 12.425 ; 12.484 ;
; SW[1]      ; HEX2[4]     ; 14.543 ; 14.541 ; 15.050 ; 14.984 ;
; SW[1]      ; HEX2[5]     ; 13.149 ; 13.139 ; 13.592 ; 13.589 ;
; SW[1]      ; HEX2[6]     ; 13.335 ; 13.232 ; 13.786 ; 13.675 ;
; SW[1]      ; HEX3[0]     ; 13.903 ; 13.861 ; 14.403 ; 14.361 ;
; SW[1]      ; HEX3[1]     ; 13.950 ; 13.946 ; 14.458 ; 14.446 ;
; SW[1]      ; HEX3[2]     ; 13.906 ; 13.950 ; 14.414 ; 14.450 ;
; SW[1]      ; HEX3[3]     ; 13.576 ; 13.642 ; 14.084 ; 14.142 ;
; SW[1]      ; HEX3[4]     ; 14.501 ; 14.551 ; 15.001 ; 15.059 ;
; SW[1]      ; HEX3[5]     ; 14.612 ; 14.581 ; 15.120 ; 15.081 ;
; SW[1]      ; HEX3[6]     ; 16.579 ; 16.774 ; 17.079 ; 17.282 ;
; SW[1]      ; HEX4[0]     ; 14.283 ; 14.348 ; 14.779 ; 14.844 ;
; SW[1]      ; HEX4[1]     ; 13.859 ; 13.808 ; 14.355 ; 14.304 ;
; SW[1]      ; HEX4[2]     ; 14.682 ; 14.687 ; 15.178 ; 15.183 ;
; SW[1]      ; HEX4[3]     ; 14.440 ; 14.428 ; 14.936 ; 14.924 ;
; SW[1]      ; HEX4[4]     ; 13.874 ; 13.835 ; 14.326 ; 14.331 ;
; SW[1]      ; HEX4[5]     ; 16.853 ; 16.767 ; 17.349 ; 17.263 ;
; SW[1]      ; HEX4[6]     ; 13.996 ; 13.966 ; 14.492 ; 14.462 ;
; SW[1]      ; HEX5[0]     ; 13.381 ; 13.415 ; 13.806 ; 13.840 ;
; SW[1]      ; HEX5[1]     ; 14.142 ; 14.108 ; 14.567 ; 14.533 ;
; SW[1]      ; HEX5[2]     ; 15.215 ; 15.215 ; 15.664 ; 15.640 ;
; SW[1]      ; HEX5[3]     ; 13.321 ; 13.353 ; 13.746 ; 13.778 ;
; SW[1]      ; HEX5[4]     ; 14.128 ; 14.205 ; 14.553 ; 14.654 ;
; SW[1]      ; HEX5[5]     ; 15.885 ; 15.710 ; 16.310 ; 16.159 ;
; SW[1]      ; HEX5[6]     ; 14.890 ; 14.872 ; 15.315 ; 15.297 ;
; SW[1]      ; HEX6[0]     ; 14.528 ; 14.600 ; 14.993 ; 15.062 ;
; SW[1]      ; HEX6[1]     ; 13.514 ; 13.517 ; 13.976 ; 13.997 ;
; SW[1]      ; HEX6[2]     ; 15.950 ; 16.069 ; 16.408 ; 16.555 ;
; SW[1]      ; HEX6[3]     ; 17.617 ; 17.402 ; 18.079 ; 17.893 ;
; SW[1]      ; HEX6[4]     ; 14.312 ; 14.393 ; 14.816 ; 14.850 ;
; SW[1]      ; HEX6[5]     ; 15.364 ; 15.360 ; 15.825 ; 15.864 ;
; SW[1]      ; HEX6[6]     ; 14.365 ; 14.324 ; 14.827 ; 14.786 ;
; SW[1]      ; HEX7[0]     ; 17.168 ; 17.064 ; 17.660 ; 17.556 ;
; SW[1]      ; HEX7[1]     ; 16.201 ; 16.158 ; 16.693 ; 16.650 ;
; SW[1]      ; HEX7[2]     ; 17.685 ; 17.674 ; 18.177 ; 18.158 ;
; SW[1]      ; HEX7[3]     ; 15.368 ; 15.319 ; 15.860 ; 15.811 ;
; SW[1]      ; HEX7[4]     ; 15.942 ; 15.800 ; 16.426 ; 16.292 ;
; SW[1]      ; HEX7[5]     ; 15.841 ; 15.754 ; 16.333 ; 16.246 ;
; SW[1]      ; HEX7[6]     ; 15.925 ; 16.031 ; 16.417 ; 16.523 ;
; SW[2]      ; HEX0[0]     ; 13.195 ; 13.172 ; 13.617 ; 13.627 ;
; SW[2]      ; HEX0[1]     ; 15.690 ; 15.684 ; 16.229 ; 16.072 ;
; SW[2]      ; HEX0[2]     ; 14.421 ; 14.618 ; 14.846 ; 15.078 ;
; SW[2]      ; HEX0[3]     ; 13.143 ; 13.150 ; 13.566 ; 13.609 ;
; SW[2]      ; HEX0[4]     ; 13.684 ; 13.766 ; 14.106 ; 14.223 ;
; SW[2]      ; HEX0[5]     ; 16.087 ; 16.075 ; 16.510 ; 16.535 ;
; SW[2]      ; HEX0[6]     ; 12.778 ; 12.791 ; 13.238 ; 13.215 ;
; SW[2]      ; HEX1[0]     ; 12.826 ; 12.825 ; 13.306 ; 13.272 ;
; SW[2]      ; HEX1[1]     ; 16.100 ; 16.034 ; 16.531 ; 16.529 ;
; SW[2]      ; HEX1[2]     ; 12.188 ; 12.220 ; 12.666 ; 12.663 ;
; SW[2]      ; HEX1[3]     ; 13.333 ; 13.351 ; 13.812 ; 13.794 ;
; SW[2]      ; HEX1[4]     ; 12.417 ; 12.438 ; 12.899 ; 12.885 ;
; SW[2]      ; HEX1[5]     ; 14.057 ; 14.152 ; 14.540 ; 14.598 ;
; SW[2]      ; HEX1[6]     ; 13.483 ; 13.360 ; 13.925 ; 13.838 ;
; SW[2]      ; HEX2[0]     ; 13.112 ; 13.212 ; 13.545 ; 13.645 ;
; SW[2]      ; HEX2[1]     ; 17.334 ; 17.166 ; 17.767 ; 17.599 ;
; SW[2]      ; HEX2[2]     ; 18.313 ; 18.238 ; 18.746 ; 18.679 ;
; SW[2]      ; HEX2[3]     ; 12.367 ; 12.461 ; 12.800 ; 12.894 ;
; SW[2]      ; HEX2[4]     ; 14.979 ; 14.978 ; 15.420 ; 15.411 ;
; SW[2]      ; HEX2[5]     ; 13.572 ; 13.568 ; 14.013 ; 14.001 ;
; SW[2]      ; HEX2[6]     ; 13.782 ; 13.636 ; 14.215 ; 14.069 ;
; SW[2]      ; HEX3[0]     ; 13.324 ; 13.291 ; 13.747 ; 13.706 ;
; SW[2]      ; HEX3[1]     ; 13.369 ; 13.361 ; 13.792 ; 13.777 ;
; SW[2]      ; HEX3[2]     ; 13.342 ; 13.352 ; 13.757 ; 13.775 ;
; SW[2]      ; HEX3[3]     ; 13.004 ; 13.040 ; 13.427 ; 13.456 ;
; SW[2]      ; HEX3[4]     ; 13.906 ; 13.937 ; 14.329 ; 14.352 ;
; SW[2]      ; HEX3[5]     ; 14.026 ; 13.959 ; 14.449 ; 14.374 ;
; SW[2]      ; HEX3[6]     ; 15.988 ; 16.179 ; 16.405 ; 16.602 ;
; SW[2]      ; HEX4[0]     ; 13.822 ; 13.887 ; 14.283 ; 14.367 ;
; SW[2]      ; HEX4[1]     ; 13.398 ; 13.347 ; 13.860 ; 13.827 ;
; SW[2]      ; HEX4[2]     ; 14.221 ; 14.226 ; 14.684 ; 14.706 ;
; SW[2]      ; HEX4[3]     ; 13.979 ; 13.967 ; 14.441 ; 14.447 ;
; SW[2]      ; HEX4[4]     ; 13.412 ; 13.374 ; 13.827 ; 13.854 ;
; SW[2]      ; HEX4[5]     ; 16.392 ; 16.306 ; 16.854 ; 16.786 ;
; SW[2]      ; HEX4[6]     ; 13.535 ; 13.505 ; 14.015 ; 13.969 ;
; SW[2]      ; HEX5[0]     ; 12.489 ; 12.523 ; 12.938 ; 12.972 ;
; SW[2]      ; HEX5[1]     ; 13.250 ; 13.216 ; 13.699 ; 13.665 ;
; SW[2]      ; HEX5[2]     ; 14.312 ; 14.323 ; 14.786 ; 14.772 ;
; SW[2]      ; HEX5[3]     ; 12.429 ; 12.460 ; 12.878 ; 12.910 ;
; SW[2]      ; HEX5[4]     ; 13.236 ; 13.302 ; 13.685 ; 13.776 ;
; SW[2]      ; HEX5[5]     ; 14.993 ; 14.807 ; 15.442 ; 15.281 ;
; SW[2]      ; HEX5[6]     ; 13.998 ; 13.980 ; 14.447 ; 14.429 ;
; SW[2]      ; HEX6[0]     ; 13.383 ; 13.435 ; 13.867 ; 13.911 ;
; SW[2]      ; HEX6[1]     ; 12.384 ; 12.419 ; 12.897 ; 12.851 ;
; SW[2]      ; HEX6[2]     ; 14.819 ; 14.908 ; 15.303 ; 15.384 ;
; SW[2]      ; HEX6[3]     ; 16.487 ; 16.267 ; 16.970 ; 16.742 ;
; SW[2]      ; HEX6[4]     ; 13.169 ; 13.229 ; 13.652 ; 13.704 ;
; SW[2]      ; HEX6[5]     ; 14.217 ; 14.225 ; 14.700 ; 14.700 ;
; SW[2]      ; HEX6[6]     ; 13.203 ; 13.197 ; 13.679 ; 13.681 ;
; SW[2]      ; HEX7[0]     ; 17.219 ; 17.129 ; 17.712 ; 17.622 ;
; SW[2]      ; HEX7[1]     ; 16.207 ; 16.423 ; 16.700 ; 16.765 ;
; SW[2]      ; HEX7[2]     ; 17.691 ; 17.640 ; 18.184 ; 18.133 ;
; SW[2]      ; HEX7[3]     ; 15.377 ; 15.376 ; 15.870 ; 15.869 ;
; SW[2]      ; HEX7[4]     ; 15.936 ; 15.912 ; 16.429 ; 16.405 ;
; SW[2]      ; HEX7[5]     ; 15.891 ; 15.797 ; 16.384 ; 16.290 ;
; SW[2]      ; HEX7[6]     ; 15.966 ; 16.095 ; 16.459 ; 16.588 ;
; SW[3]      ; HEX0[0]     ; 14.610 ; 14.585 ; 15.142 ; 15.109 ;
; SW[3]      ; HEX0[1]     ; 17.107 ; 17.030 ; 17.639 ; 17.554 ;
; SW[3]      ; HEX0[2]     ; 15.861 ; 16.036 ; 16.370 ; 16.610 ;
; SW[3]      ; HEX0[3]     ; 14.559 ; 14.567 ; 15.091 ; 15.091 ;
; SW[3]      ; HEX0[4]     ; 15.099 ; 15.195 ; 15.673 ; 15.704 ;
; SW[3]      ; HEX0[5]     ; 17.504 ; 17.507 ; 18.078 ; 18.016 ;
; SW[3]      ; HEX0[6]     ; 14.195 ; 14.207 ; 14.719 ; 14.739 ;
; SW[3]      ; HEX1[0]     ; 13.967 ; 13.931 ; 14.506 ; 14.470 ;
; SW[3]      ; HEX1[1]     ; 17.190 ; 17.136 ; 17.729 ; 17.675 ;
; SW[3]      ; HEX1[2]     ; 13.360 ; 13.324 ; 13.934 ; 13.863 ;
; SW[3]      ; HEX1[3]     ; 14.473 ; 14.456 ; 15.012 ; 14.995 ;
; SW[3]      ; HEX1[4]     ; 13.559 ; 13.571 ; 14.098 ; 14.145 ;
; SW[3]      ; HEX1[5]     ; 15.200 ; 15.284 ; 15.739 ; 15.858 ;
; SW[3]      ; HEX1[6]     ; 14.585 ; 14.497 ; 15.124 ; 15.036 ;
; SW[3]      ; HEX2[0]     ; 13.819 ; 13.919 ; 14.365 ; 14.430 ;
; SW[3]      ; HEX2[1]     ; 18.041 ; 17.873 ; 18.587 ; 18.384 ;
; SW[3]      ; HEX2[2]     ; 19.020 ; 18.945 ; 19.566 ; 19.456 ;
; SW[3]      ; HEX2[3]     ; 13.074 ; 13.168 ; 13.620 ; 13.679 ;
; SW[3]      ; HEX2[4]     ; 15.686 ; 15.685 ; 16.197 ; 16.231 ;
; SW[3]      ; HEX2[5]     ; 14.279 ; 14.275 ; 14.790 ; 14.821 ;
; SW[3]      ; HEX2[6]     ; 14.489 ; 14.343 ; 15.003 ; 14.889 ;
; SW[3]      ; HEX3[0]     ; 13.970 ; 13.937 ; 14.506 ; 14.473 ;
; SW[3]      ; HEX3[1]     ; 14.015 ; 14.007 ; 14.551 ; 14.543 ;
; SW[3]      ; HEX3[2]     ; 13.988 ; 13.998 ; 14.559 ; 14.534 ;
; SW[3]      ; HEX3[3]     ; 13.650 ; 13.686 ; 14.186 ; 14.222 ;
; SW[3]      ; HEX3[4]     ; 14.552 ; 14.583 ; 15.088 ; 15.154 ;
; SW[3]      ; HEX3[5]     ; 14.672 ; 14.605 ; 15.208 ; 15.176 ;
; SW[3]      ; HEX3[6]     ; 16.634 ; 16.825 ; 17.170 ; 17.361 ;
; SW[3]      ; HEX4[0]     ; 15.489 ; 15.555 ; 16.029 ; 16.087 ;
; SW[3]      ; HEX4[1]     ; 15.066 ; 15.013 ; 15.608 ; 15.547 ;
; SW[3]      ; HEX4[2]     ; 15.918 ; 15.896 ; 16.432 ; 16.502 ;
; SW[3]      ; HEX4[3]     ; 15.646 ; 15.637 ; 16.189 ; 16.172 ;
; SW[3]      ; HEX4[4]     ; 15.032 ; 15.062 ; 15.638 ; 15.576 ;
; SW[3]      ; HEX4[5]     ; 18.062 ; 17.996 ; 18.668 ; 18.510 ;
; SW[3]      ; HEX4[6]     ; 15.205 ; 15.174 ; 15.739 ; 15.716 ;
; SW[3]      ; HEX5[0]     ; 13.363 ; 13.397 ; 13.938 ; 13.964 ;
; SW[3]      ; HEX5[1]     ; 14.124 ; 14.090 ; 14.699 ; 14.657 ;
; SW[3]      ; HEX5[2]     ; 15.267 ; 15.197 ; 15.753 ; 15.781 ;
; SW[3]      ; HEX5[3]     ; 13.303 ; 13.335 ; 13.877 ; 13.901 ;
; SW[3]      ; HEX5[4]     ; 14.110 ; 14.257 ; 14.694 ; 14.743 ;
; SW[3]      ; HEX5[5]     ; 15.867 ; 15.762 ; 16.451 ; 16.248 ;
; SW[3]      ; HEX5[6]     ; 14.872 ; 14.854 ; 15.439 ; 15.429 ;
; SW[3]      ; HEX6[0]     ; 15.122 ; 15.182 ; 15.626 ; 15.680 ;
; SW[3]      ; HEX6[1]     ; 14.126 ; 14.125 ; 14.630 ; 14.623 ;
; SW[3]      ; HEX6[2]     ; 16.550 ; 16.645 ; 17.085 ; 17.143 ;
; SW[3]      ; HEX6[3]     ; 18.216 ; 18.003 ; 18.722 ; 18.501 ;
; SW[3]      ; HEX6[4]     ; 14.916 ; 15.005 ; 15.414 ; 15.540 ;
; SW[3]      ; HEX6[5]     ; 15.952 ; 15.986 ; 16.450 ; 16.521 ;
; SW[3]      ; HEX6[6]     ; 14.946 ; 14.931 ; 15.444 ; 15.436 ;
; SW[3]      ; HEX7[0]     ; 17.113 ; 17.008 ; 17.634 ; 17.529 ;
; SW[3]      ; HEX7[1]     ; 16.144 ; 16.100 ; 16.665 ; 16.621 ;
; SW[3]      ; HEX7[2]     ; 17.750 ; 17.537 ; 18.306 ; 18.058 ;
; SW[3]      ; HEX7[3]     ; 15.314 ; 15.264 ; 15.835 ; 15.785 ;
; SW[3]      ; HEX7[4]     ; 15.798 ; 15.900 ; 16.319 ; 16.456 ;
; SW[3]      ; HEX7[5]     ; 15.785 ; 15.855 ; 16.306 ; 16.411 ;
; SW[3]      ; HEX7[6]     ; 15.870 ; 15.976 ; 16.391 ; 16.497 ;
; SW[16]     ; HEX0[0]     ; 13.070 ; 13.045 ; 13.663 ; 13.630 ;
; SW[16]     ; HEX0[1]     ; 15.567 ; 15.490 ; 16.160 ; 16.075 ;
; SW[16]     ; HEX0[2]     ; 14.427 ; 14.496 ; 14.891 ; 15.160 ;
; SW[16]     ; HEX0[3]     ; 13.019 ; 13.027 ; 13.612 ; 13.612 ;
; SW[16]     ; HEX0[4]     ; 13.559 ; 13.772 ; 14.226 ; 14.225 ;
; SW[16]     ; HEX0[5]     ; 15.964 ; 16.081 ; 16.629 ; 16.537 ;
; SW[16]     ; HEX0[6]     ; 12.655 ; 12.667 ; 13.240 ; 13.260 ;
; SW[16]     ; HEX1[0]     ; 13.592 ; 13.558 ; 14.178 ; 14.177 ;
; SW[16]     ; HEX1[1]     ; 16.817 ; 16.884 ; 17.437 ; 17.386 ;
; SW[16]     ; HEX1[2]     ; 12.952 ; 12.949 ; 13.540 ; 13.569 ;
; SW[16]     ; HEX1[3]     ; 14.098 ; 14.080 ; 14.685 ; 14.700 ;
; SW[16]     ; HEX1[4]     ; 13.185 ; 13.171 ; 13.769 ; 13.790 ;
; SW[16]     ; HEX1[5]     ; 14.826 ; 14.884 ; 15.409 ; 15.504 ;
; SW[16]     ; HEX1[6]     ; 14.211 ; 14.124 ; 14.831 ; 14.712 ;
; SW[16]     ; HEX2[0]     ; 13.291 ; 13.357 ; 13.892 ; 13.950 ;
; SW[16]     ; HEX2[1]     ; 17.507 ; 17.304 ; 18.108 ; 17.897 ;
; SW[16]     ; HEX2[2]     ; 18.483 ; 18.462 ; 19.108 ; 18.965 ;
; SW[16]     ; HEX2[3]     ; 12.551 ; 12.610 ; 13.151 ; 13.202 ;
; SW[16]     ; HEX2[4]     ; 15.208 ; 15.110 ; 15.711 ; 15.735 ;
; SW[16]     ; HEX2[5]     ; 13.718 ; 13.715 ; 14.318 ; 14.307 ;
; SW[16]     ; HEX2[6]     ; 13.912 ; 13.801 ; 14.503 ; 14.400 ;
; SW[16]     ; HEX3[0]     ; 13.846 ; 13.813 ; 14.407 ; 14.374 ;
; SW[16]     ; HEX3[1]     ; 13.891 ; 13.883 ; 14.452 ; 14.444 ;
; SW[16]     ; HEX3[2]     ; 13.872 ; 13.874 ; 14.469 ; 14.435 ;
; SW[16]     ; HEX3[3]     ; 13.526 ; 13.562 ; 14.087 ; 14.123 ;
; SW[16]     ; HEX3[4]     ; 14.428 ; 14.467 ; 14.989 ; 15.064 ;
; SW[16]     ; HEX3[5]     ; 14.548 ; 14.489 ; 15.109 ; 15.086 ;
; SW[16]     ; HEX3[6]     ; 16.510 ; 16.701 ; 17.071 ; 17.262 ;
; SW[16]     ; HEX4[0]     ; 14.062 ; 14.128 ; 14.626 ; 14.692 ;
; SW[16]     ; HEX4[1]     ; 13.639 ; 13.586 ; 14.203 ; 14.150 ;
; SW[16]     ; HEX4[2]     ; 14.482 ; 14.469 ; 15.081 ; 15.033 ;
; SW[16]     ; HEX4[3]     ; 14.219 ; 14.210 ; 14.783 ; 14.774 ;
; SW[16]     ; HEX4[4]     ; 13.605 ; 13.626 ; 14.169 ; 14.225 ;
; SW[16]     ; HEX4[5]     ; 16.635 ; 16.560 ; 17.199 ; 17.159 ;
; SW[16]     ; HEX4[6]     ; 13.778 ; 13.747 ; 14.342 ; 14.311 ;
; SW[16]     ; HEX5[0]     ; 13.451 ; 13.499 ; 14.027 ; 14.063 ;
; SW[16]     ; HEX5[1]     ; 14.225 ; 14.214 ; 14.789 ; 14.771 ;
; SW[16]     ; HEX5[2]     ; 15.272 ; 15.301 ; 15.847 ; 15.865 ;
; SW[16]     ; HEX5[3]     ; 13.398 ; 13.440 ; 13.973 ; 14.004 ;
; SW[16]     ; HEX5[4]     ; 14.199 ; 14.279 ; 14.777 ; 14.843 ;
; SW[16]     ; HEX5[5]     ; 15.959 ; 15.785 ; 16.535 ; 16.349 ;
; SW[16]     ; HEX5[6]     ; 14.978 ; 14.950 ; 15.542 ; 15.525 ;
; SW[16]     ; HEX6[0]     ; 14.117 ; 14.169 ; 14.662 ; 14.714 ;
; SW[16]     ; HEX6[1]     ; 13.118 ; 13.120 ; 13.663 ; 13.657 ;
; SW[16]     ; HEX6[2]     ; 15.553 ; 15.642 ; 16.098 ; 16.187 ;
; SW[16]     ; HEX6[3]     ; 17.221 ; 17.001 ; 17.766 ; 17.546 ;
; SW[16]     ; HEX6[4]     ; 13.903 ; 13.963 ; 14.448 ; 14.508 ;
; SW[16]     ; HEX6[5]     ; 14.951 ; 14.959 ; 15.496 ; 15.504 ;
; SW[16]     ; HEX6[6]     ; 13.937 ; 13.931 ; 14.482 ; 14.476 ;
; SW[16]     ; HEX7[0]     ; 11.758 ; 11.654 ; 12.247 ; 12.135 ;
; SW[16]     ; HEX7[1]     ; 10.791 ; 10.748 ; 11.280 ; 11.229 ;
; SW[16]     ; HEX7[2]     ; 12.275 ; 12.312 ; 12.880 ; 12.666 ;
; SW[16]     ; HEX7[3]     ; 9.958  ; 9.909  ; 10.447 ; 10.390 ;
; SW[16]     ; HEX7[4]     ; 10.573 ; 10.390 ; 10.934 ; 11.030 ;
; SW[16]     ; HEX7[5]     ; 10.431 ; 10.344 ; 10.919 ; 10.824 ;
; SW[16]     ; HEX7[6]     ; 10.515 ; 10.621 ; 10.995 ; 11.109 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; 6.344 ; 6.247 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; 6.362 ; 6.265 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; 6.362 ; 6.265 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; 6.368 ; 6.271 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; 6.369 ; 6.272 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; 6.369 ; 6.272 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; 6.369 ; 6.272 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; 6.369 ; 6.272 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; 6.368 ; 6.271 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; 6.361 ; 6.264 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; 6.344 ; 6.247 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; 6.346 ; 6.249 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; 6.346 ; 6.249 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; 6.361 ; 6.264 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; 6.352 ; 6.255 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; 6.352 ; 6.255 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; 6.368 ; 6.271 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; 6.347 ; 6.250 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; 7.711 ; 7.715 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; 6.350 ; 6.253 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; 6.350 ; 6.253 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; 6.352 ; 6.255 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; 6.352 ; 6.255 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; 6.365 ; 6.268 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; 6.365 ; 6.268 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; 6.346 ; 6.249 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; 6.367 ; 6.270 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; 6.344 ; 6.247 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; 6.365 ; 6.268 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; 6.363 ; 6.266 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; 6.348 ; 6.251 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; 6.348 ; 6.251 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; 6.348 ; 6.251 ; Rise       ; clock_50_1      ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; 6.218 ; 6.121 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; 6.235 ; 6.138 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; 6.235 ; 6.138 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; 6.241 ; 6.144 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; 6.241 ; 6.144 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; 6.241 ; 6.144 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; 6.241 ; 6.144 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; 6.241 ; 6.144 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; 6.241 ; 6.144 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; 6.234 ; 6.137 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; 6.218 ; 6.121 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; 6.220 ; 6.123 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; 6.220 ; 6.123 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; 6.234 ; 6.137 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; 6.225 ; 6.128 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; 6.225 ; 6.128 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; 6.241 ; 6.144 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; 6.221 ; 6.124 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; 7.584 ; 7.588 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; 6.223 ; 6.126 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; 6.223 ; 6.126 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; 6.225 ; 6.128 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; 6.225 ; 6.128 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; 6.237 ; 6.140 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; 6.237 ; 6.140 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; 6.220 ; 6.123 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; 6.240 ; 6.143 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; 6.218 ; 6.121 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; 6.237 ; 6.140 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; 6.236 ; 6.139 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; 6.222 ; 6.125 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; 6.222 ; 6.125 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; 6.222 ; 6.125 ; Rise       ; clock_50_1      ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; 6.273     ; 6.370     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; 6.291     ; 6.388     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; 6.291     ; 6.388     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; 6.297     ; 6.394     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; 6.298     ; 6.395     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; 6.298     ; 6.395     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; 6.298     ; 6.395     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; 6.298     ; 6.395     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; 6.297     ; 6.394     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; 6.290     ; 6.387     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; 6.273     ; 6.370     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; 6.275     ; 6.372     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; 6.275     ; 6.372     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; 6.290     ; 6.387     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; 6.281     ; 6.378     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; 6.281     ; 6.378     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; 6.297     ; 6.394     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; 6.276     ; 6.373     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; 7.741     ; 7.737     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; 6.279     ; 6.376     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; 6.279     ; 6.376     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; 6.281     ; 6.378     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; 6.281     ; 6.378     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; 6.294     ; 6.391     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; 6.294     ; 6.391     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; 6.275     ; 6.372     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; 6.296     ; 6.393     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; 6.273     ; 6.370     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; 6.294     ; 6.391     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; 6.292     ; 6.389     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; 6.277     ; 6.374     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; 6.277     ; 6.374     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; 6.277     ; 6.374     ; Rise       ; clock_50_1      ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; 6.145     ; 6.242     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; 6.162     ; 6.259     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; 6.162     ; 6.259     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; 6.168     ; 6.265     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; 6.168     ; 6.265     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; 6.168     ; 6.265     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; 6.168     ; 6.265     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; 6.168     ; 6.265     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; 6.168     ; 6.265     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; 6.161     ; 6.258     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; 6.145     ; 6.242     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; 6.147     ; 6.244     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; 6.147     ; 6.244     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; 6.161     ; 6.258     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; 6.152     ; 6.249     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; 6.152     ; 6.249     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; 6.168     ; 6.265     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; 6.148     ; 6.245     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; 7.612     ; 7.608     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; 6.150     ; 6.247     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; 6.150     ; 6.247     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; 6.152     ; 6.249     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; 6.152     ; 6.249     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; 6.164     ; 6.261     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; 6.164     ; 6.261     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; 6.147     ; 6.244     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; 6.167     ; 6.264     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; 6.145     ; 6.242     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; 6.164     ; 6.261     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; 6.163     ; 6.260     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; 6.149     ; 6.246     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; 6.149     ; 6.246     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; 6.149     ; 6.246     ; Rise       ; clock_50_1      ;
+--------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                                                                                     ; Synchronization Node                                                                                                                                                                          ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Not Calculated       ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Not Calculated       ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Not Calculated       ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1     ; Not Calculated       ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Not Calculated       ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Not Calculated       ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Not Calculated       ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Not Calculated       ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Not Calculated       ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Not Calculated       ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1     ; Not Calculated       ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 5.688          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                           ;                ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                             ;                ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                ;              ;                  ; 5.762        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                ;              ;                  ; -0.074       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 8.030          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                           ;                ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                             ;                ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                ;              ;                  ; 7.126        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                ;              ;                  ; 0.904        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 9.311          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                           ;                ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                             ;                ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                ;              ;                  ; 7.122        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                ;              ;                  ; 2.189        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 10.487         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                       ;                ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                   ;                ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                ;              ;                  ; 6.948        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                ;              ;                  ; 3.539        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 11.482         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                           ;                ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                             ;                ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                ;              ;                  ; 6.945        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                ;              ;                  ; 4.537        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 14.255         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                           ;                ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                             ;                ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                ;              ;                  ; 7.128        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                ;              ;                  ; 7.127        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 32.606         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 15.62          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                           ;                ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                             ;                ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                ;              ;                  ; 18.947       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                ;              ;                  ; 13.659       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 33.210         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 15.62          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                           ;                ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                             ;                ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                ;              ;                  ; 18.949       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                ;              ;                  ; 14.261       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 34.985         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 15.62          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                           ;                ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                             ;                ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                ;              ;                  ; 18.948       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                ;              ;                  ; 16.037       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 35.194         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 15.62          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                           ;                ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                             ;                ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                ;              ;                  ; 18.769       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                ;              ;                  ; 16.425       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 35.417         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 15.62          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                   ;                ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                         ;                ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                ;              ;                  ; 18.930       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                ;              ;                  ; 16.487       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 35.660         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 15.62          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                           ;                ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                             ;                ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                ;              ;                  ; 18.579       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                ;              ;                  ; 17.081       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                             ;
+-----------+-----------------+------------------------------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                                               ; Note ;
+-----------+-----------------+------------------------------------------------------------------------------------------+------+
; 94.56 MHz ; 94.56 MHz       ; clock_50_1                                                                               ;      ;
; 126.5 MHz ; 126.5 MHz       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;      ;
+-----------+-----------------+------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.095  ; 0.000         ;
; clock_50_1                                                                               ; 9.425  ; 0.000         ;
; n/a                                                                                      ; 14.606 ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                ;
+------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------+-------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.270 ; 0.000         ;
; clock_50_1                                                                               ; 0.330 ; 0.000         ;
; n/a                                                                                      ; 4.703 ; 0.000         ;
+------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                             ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.897  ; 0.000         ;
; clock_50_1                                                                               ; 14.392 ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                             ;
+------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------+-------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.938 ; 0.000         ;
; clock_50_1                                                                               ; 3.868 ; 0.000         ;
+------------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                      ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ; 2.000 ; 0.000         ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout    ; 2.000 ; 0.000         ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                   ; 3.531 ; 0.000         ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                      ; 3.971 ; 0.000         ;
; pcie_ref_clk                                                                                                                               ; 4.975 ; 0.000         ;
; clock_50_1                                                                                                                                 ; 9.708 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.095 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 8.194      ;
; 0.110 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.200      ;
; 0.113 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 8.176      ;
; 0.138 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.172      ;
; 0.164 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.310      ; 8.145      ;
; 0.200 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[27]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 8.089      ;
; 0.211 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 8.078      ;
; 0.222 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[30]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 8.067      ;
; 0.226 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.084      ;
; 0.229 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 8.060      ;
; 0.240 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 8.049      ;
; 0.254 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.056      ;
; 0.255 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.055      ;
; 0.258 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 8.031      ;
; 0.268 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[107]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.042      ;
; 0.280 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.310      ; 8.029      ;
; 0.283 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 8.027      ;
; 0.309 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.310      ; 8.000      ;
; 0.315 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[28]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.974      ;
; 0.316 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[27]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.973      ;
; 0.327 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.962      ;
; 0.338 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[30]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.951      ;
; 0.342 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 7.968      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[27]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.944      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.944      ;
; 0.356 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.933      ;
; 0.367 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[30]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.922      ;
; 0.370 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 7.940      ;
; 0.371 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 7.939      ;
; 0.374 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.915      ;
; 0.384 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[107]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 7.926      ;
; 0.386 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[31]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.903      ;
; 0.396 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.310      ; 7.913      ;
; 0.398 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_beginbursttransfer                                                                                                                                                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.891      ;
; 0.399 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 7.911      ;
; 0.405 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[31]                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.884      ;
; 0.413 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[107]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 7.897      ;
; 0.425 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.310      ; 7.884      ;
; 0.428 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[67] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.044      ; 7.615      ;
; 0.431 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[28]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.858      ;
; 0.432 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[30]                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.857      ;
; 0.432 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[27]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.857      ;
; 0.438 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|source_stream_endofpacket_hold                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.304      ; 7.865      ;
; 0.439 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[26]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.850      ;
; 0.441 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[27]                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.848      ;
; 0.443 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[8]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.846      ;
; 0.454 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[30]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.835      ;
; 0.458 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[8]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 7.852      ;
; 0.460 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[28]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.829      ;
; 0.461 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[27]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.828      ;
; 0.461 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[8]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.828      ;
; 0.472 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[9]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.817      ;
; 0.483 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[30]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.806      ;
; 0.486 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[8]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 7.824      ;
; 0.487 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[9]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 7.823      ;
; 0.490 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[9]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.799      ;
; 0.500 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[107]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 7.810      ;
; 0.502 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[31]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.787      ;
; 0.512 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[8]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.310      ; 7.797      ;
; 0.514 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_beginbursttransfer                                                                                                                                                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.775      ;
; 0.515 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[9]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 7.795      ;
; 0.521 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[31]                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.768      ;
; 0.529 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[107]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 7.781      ;
; 0.531 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[31]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.758      ;
; 0.533 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[28]                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.756      ;
; 0.541 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[9]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.310      ; 7.768      ;
; 0.543 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_beginbursttransfer                                                                                                                                                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.746      ;
; 0.544 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[67] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.044      ; 7.499      ;
; 0.545 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_read_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|m_read_state[6]                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.103     ; 7.351      ;
; 0.547 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[28]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.742      ;
; 0.548 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[30]                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.741      ;
; 0.548 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[27]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[8]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.741      ;
; 0.550 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[31]                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.739      ;
; 0.554 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|source_stream_endofpacket_hold                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.304      ; 7.749      ;
; 0.555 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[26]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.734      ;
; 0.557 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[27]                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.732      ;
; 0.559 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[6]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.730      ;
; 0.570 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[30]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[8]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.719      ;
; 0.573 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[67] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.044      ; 7.470      ;
; 0.574 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[6]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 7.736      ;
; 0.576 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[28]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.713      ;
; 0.577 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[30]                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.712      ;
; 0.577 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[27]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[9]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.712      ;
; 0.577 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[6]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.712      ;
; 0.583 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|source_stream_endofpacket_hold                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.304      ; 7.720      ;
; 0.584 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[26]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.705      ;
; 0.586 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[27]                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.703      ;
; 0.588 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 7.722      ;
; 0.588 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[7]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.701      ;
; 0.589 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[29]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.700      ;
; 0.599 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[30]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[9]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.690      ;
; 0.602 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[6]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 7.708      ;
; 0.603 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[7]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 7.707      ;
; 0.606 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[7]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.290      ; 7.683      ;
; 0.607 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_read_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 7.304      ;
; 0.616 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[107]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[8]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.311      ; 7.694      ;
; 0.616 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[0] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 7.307      ;
; 0.616 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[1] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 7.307      ;
; 0.616 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[2] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 7.307      ;
; 0.616 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[3] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 7.307      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.425  ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.058     ; 10.516     ;
; 9.744  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[0]                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.071     ; 10.072     ;
; 9.810  ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[13]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.058     ; 10.131     ;
; 9.833  ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[21]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.069     ; 10.097     ;
; 9.850  ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[28]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.074     ; 10.075     ;
; 9.889  ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[27]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.074     ; 10.036     ;
; 9.911  ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[29]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.074     ; 10.014     ;
; 9.923  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.047     ; 10.029     ;
; 9.954  ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[12]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.058     ; 9.987      ;
; 9.972  ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[3]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.058     ; 9.969      ;
; 9.977  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[2]                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.073     ; 9.837      ;
; 9.982  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.047     ; 9.970      ;
; 9.987  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[9]                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.087     ; 9.813      ;
; 10.009 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[4]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.054     ; 9.936      ;
; 10.013 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[31]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.077     ; 9.909      ;
; 10.030 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.046     ; 9.923      ;
; 10.079 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[7]                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.065     ; 9.743      ;
; 10.113 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[8]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.058     ; 9.828      ;
; 10.118 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.047     ; 9.834      ;
; 10.156 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[3]                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.073     ; 9.658      ;
; 10.160 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[23]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.074     ; 9.765      ;
; 10.162 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[26]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.074     ; 9.763      ;
; 10.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][111]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.046     ; 9.778      ;
; 10.197 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[11]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.058     ; 9.744      ;
; 10.201 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[14]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.058     ; 9.740      ;
; 10.227 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[7]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.058     ; 9.714      ;
; 10.229 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[25]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.074     ; 9.696      ;
; 10.260 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.047     ; 9.692      ;
; 10.268 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[5]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.054     ; 9.677      ;
; 10.288 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[1]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.054     ; 9.657      ;
; 10.302 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[20]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.069     ; 9.628      ;
; 10.308 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[13]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.047     ; 9.644      ;
; 10.309 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.053     ; 9.637      ;
; 10.322 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[24]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.074     ; 9.603      ;
; 10.326 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[1]                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.069     ; 9.492      ;
; 10.331 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[21]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.058     ; 9.610      ;
; 10.334 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[30]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.077     ; 9.588      ;
; 10.348 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[22]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.069     ; 9.582      ;
; 10.348 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[28]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 9.588      ;
; 10.367 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[13]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.047     ; 9.585      ;
; 10.373 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.061     ; 9.565      ;
; 10.373 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.061     ; 9.565      ;
; 10.373 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.061     ; 9.565      ;
; 10.373 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.061     ; 9.565      ;
; 10.373 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.061     ; 9.565      ;
; 10.373 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.061     ; 9.565      ;
; 10.387 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[27]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 9.549      ;
; 10.390 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[21]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.058     ; 9.551      ;
; 10.407 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[28]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 9.529      ;
; 10.408 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.053     ; 9.538      ;
; 10.409 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[29]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 9.527      ;
; 10.415 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[13]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.046     ; 9.538      ;
; 10.418 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[6]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.054     ; 9.527      ;
; 10.422 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[2]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.054     ; 9.523      ;
; 10.425 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[16]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.069     ; 9.505      ;
; 10.425 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[0]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.054     ; 9.520      ;
; 10.438 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[21]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.057     ; 9.504      ;
; 10.446 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[27]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 9.490      ;
; 10.448 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[10]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.058     ; 9.493      ;
; 10.449 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.061     ; 9.489      ;
; 10.449 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.061     ; 9.489      ;
; 10.449 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.061     ; 9.489      ;
; 10.449 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.061     ; 9.489      ;
; 10.449 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.061     ; 9.489      ;
; 10.449 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.061     ; 9.489      ;
; 10.452 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[12]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.047     ; 9.500      ;
; 10.455 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[28]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.062     ; 9.482      ;
; 10.463 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.091     ; 9.445      ;
; 10.463 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy            ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.047     ; 9.489      ;
; 10.468 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[29]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 9.468      ;
; 10.470 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[3]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.047     ; 9.482      ;
; 10.491 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.065     ; 9.331      ;
; 10.494 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[27]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.062     ; 9.443      ;
; 10.497 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_TRANS ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.091     ; 9.411      ;
; 10.503 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[13]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.047     ; 9.449      ;
; 10.507 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[4]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.043     ; 9.449      ;
; 10.511 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[31]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.066     ; 9.422      ;
; 10.511 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[12]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.047     ; 9.441      ;
; 10.516 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[29]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.062     ; 9.421      ;
; 10.525 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[8]                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 9.273      ;
; 10.526 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[21]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.058     ; 9.415      ;
; 10.529 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[3]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.047     ; 9.423      ;
; 10.539 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.091     ; 9.369      ;
; 10.543 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[28]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 9.393      ;
; 10.553 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[46] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[0]                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.053     ; 9.281      ;
; 10.559 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[12]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.046     ; 9.394      ;
; 10.560 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][111]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[13]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.046     ; 9.393      ;
; 10.566 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.053     ; 9.380      ;
; 10.566 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[4]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.043     ; 9.390      ;
; 10.569 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[0]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.062     ; 9.368      ;
; 10.569 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[0]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.062     ; 9.368      ;
; 10.569 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[0]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.062     ; 9.368      ;
; 10.569 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[0]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.062     ; 9.368      ;
; 10.569 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[0]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.062     ; 9.368      ;
; 10.569 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[0]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.062     ; 9.368      ;
; 10.570 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[31]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.066     ; 9.363      ;
; 10.573 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_TRANS ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.091     ; 9.335      ;
; 10.577 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[3]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.046     ; 9.376      ;
; 10.578 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][83]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.053     ; 9.368      ;
; 10.582 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[27]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.063     ; 9.354      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 14.606 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.314     ; 1.080      ;
; 15.063 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.321     ; 0.616      ;
; 15.063 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.321     ; 0.616      ;
; 15.063 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.321     ; 0.616      ;
; 15.063 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.321     ; 0.616      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.270 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_tag_reg[1]                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.418      ; 0.889      ;
; 0.294 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                                                                                                                                                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.908      ;
; 0.296 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.910      ;
; 0.296 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.910      ;
; 0.298 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.912      ;
; 0.301 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[61]                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.415      ; 0.917      ;
; 0.302 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.916      ;
; 0.305 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[8]                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.420      ; 0.926      ;
; 0.308 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[1]                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.418      ; 0.927      ;
; 0.311 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[45]                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.422      ; 0.934      ;
; 0.311 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[3]                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.420      ; 0.932      ;
; 0.311 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[50]                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.415      ; 0.927      ;
; 0.311 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[14]                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.928      ;
; 0.312 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[49]                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.415      ; 0.928      ;
; 0.314 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[62]                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.415      ; 0.930      ;
; 0.316 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[52]                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.415      ; 0.932      ;
; 0.317 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[31]                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.407      ; 0.925      ;
; 0.318 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[59]                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.415      ; 0.934      ;
; 0.318 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[60]                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.415      ; 0.934      ;
; 0.319 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[55]                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.415      ; 0.935      ;
; 0.320 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[21]                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.415      ; 0.936      ;
; 0.321 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[57]                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.415      ; 0.937      ;
; 0.321 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[39]                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.926      ;
; 0.322 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[16]                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.407      ; 0.930      ;
; 0.322 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[19]                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.410      ; 0.933      ;
; 0.323 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[0]                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.928      ;
; 0.324 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[17]                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.407      ; 0.932      ;
; 0.325 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[3]                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.930      ;
; 0.325 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[16]                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.400      ; 0.926      ;
; 0.326 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0]                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.414      ; 0.941      ;
; 0.327 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[0]                                                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[0]                                                                                                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 0.597      ;
; 0.327 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[1]                                                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[1]                                                                                                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 0.597      ;
; 0.327 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[2]                                                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[2]                                                                                                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 0.597      ;
; 0.327 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[8]                                                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[8]                                                                                                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 0.597      ;
; 0.327 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[12]                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.932      ;
; 0.327 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[9]                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.420      ; 0.948      ;
; 0.327 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[77]                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.403      ; 0.931      ;
; 0.329 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[10]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[10]                                                                                                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[11]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[11]                                                                                                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[12]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[12]                                                                                                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[13]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[13]                                                                                                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[14]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[14]                                                                                                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[15]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[15]                                                                                                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[32]                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.934      ;
; 0.329 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[43]                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.934      ;
; 0.331 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[7]                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.420      ; 0.952      ;
; 0.331 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[28]                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.403      ; 0.935      ;
; 0.331 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0]                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a18~porta_address_reg0                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.424      ; 0.956      ;
; 0.332 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[55]                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.937      ;
; 0.333 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[82]                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.403      ; 0.937      ;
; 0.333 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[41]                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.938      ;
; 0.333 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[25]                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.407      ; 0.941      ;
; 0.334 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[51]                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.415      ; 0.950      ;
; 0.334 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[21]                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.937      ;
; 0.334 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[48]                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.939      ;
; 0.334 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[22]                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.407      ; 0.942      ;
; 0.335 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[62]                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.940      ;
; 0.335 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[33]                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.940      ;
; 0.336 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[21]                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.416      ; 0.953      ;
; 0.337 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|cntr_mrb:wr_ptr|counter_reg_bit[0]                                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a64~porta_address_reg0                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.419      ; 0.957      ;
; 0.337 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[0]                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_52e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.399      ; 0.937      ;
; 0.337 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[48]                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.415      ; 0.953      ;
; 0.337 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[73]                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.400      ; 0.938      ;
; 0.337 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[24]                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.407      ; 0.945      ;
; 0.338 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr[1]                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.411      ; 0.950      ;
; 0.338 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[4]                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.943      ;
; 0.338 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[53]                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.415      ; 0.954      ;
; 0.338 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[29]                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.413      ; 0.952      ;
; 0.338 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[0]                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|ram_block1a34~porta_address_reg0                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.400      ; 0.939      ;
; 0.339 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[35]                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.944      ;
; 0.339 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[28]                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.407      ; 0.947      ;
; 0.340 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[18]                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.943      ;
; 0.340 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3]                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a18~porta_address_reg0                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.424      ; 0.965      ;
; 0.341 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[2]                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.946      ;
; 0.341 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[65]                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.404      ; 0.946      ;
; 0.341 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[1]                                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.397      ; 0.939      ;
; 0.341 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[17]                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.403      ; 0.945      ;
; 0.341 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[24]                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.403      ; 0.945      ;
; 0.341 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]                                                                                                            ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.414      ; 0.956      ;
; 0.342 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[6]                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.420      ; 0.963      ;
; 0.342 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[75]                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.399      ; 0.942      ;
; 0.342 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[21]                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.407      ; 0.950      ;
; 0.343 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|eop_reg                                                                                                                                                                                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|eop_reg                                                                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_read_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_read_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[31]                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.398      ; 0.942      ;
; 0.343 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[25]                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.397      ; 0.941      ;
; 0.343 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[15]                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.410      ; 0.954      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|full_dff ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|full_dff                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|pause_till_eop_out                                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|pause_till_eop_out                                                                                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|full_dff                                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|full_dff                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|usedw_is_0_dff                                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|usedw_is_0_dff                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|usedw_is_1_dff                                                                                                   ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|usedw_is_1_dff                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|received_desc_counter[0]                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|received_desc_counter[0]                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|received_desc_counter[1]                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|received_desc_counter[1]                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|received_desc_counter[2]                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|received_desc_counter[2]                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|received_desc_counter[3]                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|received_desc_counter[3]                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|usedw_is_0_dff                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|usedw_is_0_dff                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|usedw_is_1_dff                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|usedw_is_1_dff                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|full_dff                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|full_dff                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|posted_read_queued                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|posted_read_queued                                                                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 0.597      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|use_reg                                                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|use_reg                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|count[0]                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|count[0]                                                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.096      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy            ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[0]                                   ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[0]                                   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2] ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][107]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][107]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                                    ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.000                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.000                                                                                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.000                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.000                                                                                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[0]                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[0]                                                                                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[1]                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[1]                                                                                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[0]                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[0]                                                                                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[1]                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[1]                                                                                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[2]                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[2]                                                                                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[2]                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[2]                                                                                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.101                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.101                                                                                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.101                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.101                                                                                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|active_cs_n                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|active_cs_n                                                                                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[2]                                                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[2]                                                                                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[1]                                                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[1]                                                                                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[3]                                                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[3]                                                                                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.082      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:custom_module_avalon_slave_translator|wait_latency_counter[1]                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:custom_module_avalon_slave_translator|wait_latency_counter[1]                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[2]                                    ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[2]                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1]                                    ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1]                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]                                    ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5]                                    ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5]                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6]                                    ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6]                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|init_done                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|init_done                                                                                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|wr_address                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|wr_address                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[13]                                   ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[13]                                   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[19]                                   ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[19]                                   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[23]                                   ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[23]                                   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000100000                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000100000                                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000000001                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000000001                                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[0]                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[0]                                                                                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[1]                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[1]                                                                                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.010000000                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.010000000                                                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|ack_refresh_request                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|ack_refresh_request                                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_request                                                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_request                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][95]                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][95]                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[0]                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[0]                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[1]                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[1]                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][97]                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][97]                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][87]                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.081      ; 0.597      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 4.703 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.117     ; 0.586      ;
; 4.703 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.117     ; 0.586      ;
; 4.703 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.117     ; 0.586      ;
; 4.703 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.117     ; 0.586      ;
; 5.127 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.110     ; 1.017      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 3.897 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rxcpl_state[0]                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.137     ; 3.965      ;
; 3.897 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rxcpl_state[2]                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.137     ; 3.965      ;
; 3.897 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rxcpl_state[1]                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.137     ; 3.965      ;
; 3.897 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[0]                                                                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.137     ; 3.965      ;
; 3.897 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[1]                                                                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.137     ; 3.965      ;
; 3.897 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[2]                                                                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.137     ; 3.965      ;
; 3.897 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[3]                                                                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.137     ; 3.965      ;
; 3.897 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[4]                                                                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.137     ; 3.965      ;
; 3.897 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[5]                                                                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.137     ; 3.965      ;
; 3.897 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|rxcplbuff_free_reg                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.137     ; 3.965      ;
; 3.903 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_prmcsr[2]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 4.020      ;
; 3.903 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[0]                                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 4.020      ;
; 3.903 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddrVld_o                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 4.020      ;
; 3.903 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[2]                                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 4.020      ;
; 3.903 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|reads_cntr[1]                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 4.020      ;
; 3.903 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|reads_cntr[2]                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 4.020      ;
; 3.903 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|reads_cntr[3]                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 4.020      ;
; 3.903 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rxm_irq_sreg                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 4.020      ;
; 3.903 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[9]                                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 4.020      ;
; 3.904 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[0]                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 3.962      ;
; 3.904 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[1]                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 3.962      ;
; 3.904 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[2]                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 3.962      ;
; 3.904 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[3]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 3.962      ;
; 3.930 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|low_addressa[4]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 3.936      ;
; 3.930 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|low_addressa[3]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 3.936      ;
; 3.930 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|low_addressa[2]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 3.936      ;
; 4.045 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_r                                                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.111     ; 3.843      ;
; 4.045 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr                                                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.111     ; 3.843      ;
; 4.053 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[47]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.831      ;
; 4.053 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[46]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.831      ;
; 4.053 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[45]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.831      ;
; 4.053 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[44]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.831      ;
; 4.053 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[41]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.831      ;
; 4.053 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[38]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.831      ;
; 4.053 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[14]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.831      ;
; 4.053 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[12]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.831      ;
; 4.054 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[54]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.116     ; 3.829      ;
; 4.054 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[42]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.116     ; 3.829      ;
; 4.054 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[23]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.116     ; 3.829      ;
; 4.054 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[22]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.116     ; 3.829      ;
; 4.054 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[21]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.116     ; 3.829      ;
; 4.054 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[20]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.116     ; 3.829      ;
; 4.054 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[8]                                                                                                                                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.116     ; 3.829      ;
; 4.054 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[7]                                                                                                                                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.116     ; 3.829      ;
; 4.080 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_grabber:the_amm_master_qsys_with_pcie_sgdma_command_grabber|write_command_data[12]                                                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 3.813      ;
; 4.080 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_grabber:the_amm_master_qsys_with_pcie_sgdma_command_grabber|read_command_data[20]                                                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 3.813      ;
; 4.080 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_grabber:the_amm_master_qsys_with_pcie_sgdma_command_grabber|read_command_data[21]                                                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 3.813      ;
; 4.080 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 3.813      ;
; 4.080 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_grabber:the_amm_master_qsys_with_pcie_sgdma_command_grabber|read_command_data[29]                                                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 3.813      ;
; 4.084 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[63]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.119     ; 3.796      ;
; 4.084 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[62]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 3.795      ;
; 4.084 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[61]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 3.795      ;
; 4.084 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[58]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 3.795      ;
; 4.084 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[57]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 3.795      ;
; 4.084 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[56]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 3.795      ;
; 4.084 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[55]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.119     ; 3.796      ;
; 4.084 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[53]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.119     ; 3.796      ;
; 4.084 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[52]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 3.795      ;
; 4.084 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[51]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.119     ; 3.796      ;
; 4.084 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[50]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 3.795      ;
; 4.084 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[49]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 3.795      ;
; 4.084 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[37]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.119     ; 3.796      ;
; 4.084 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[34]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.119     ; 3.796      ;
; 4.084 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[29]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.119     ; 3.796      ;
; 4.084 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[28]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.119     ; 3.796      ;
; 4.084 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[26]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.119     ; 3.796      ;
; 4.084 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[25]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 3.795      ;
; 4.084 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[24]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 3.795      ;
; 4.084 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[19]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 3.795      ;
; 4.084 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[9]                                                                                                                                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.119     ; 3.796      ;
; 4.084 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[4]                                                                                                                                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.119     ; 3.796      ;
; 4.085 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[19]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 3.785      ;
; 4.085 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[17]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 3.785      ;
; 4.085 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[0] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 3.805      ;
; 4.085 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[1] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 3.805      ;
; 4.085 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[2] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 3.805      ;
; 4.085 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[3] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 3.805      ;
; 4.085 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[4] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 3.805      ;
; 4.085 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[5] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 3.805      ;
; 4.085 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[6] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 3.805      ;
; 4.085 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[7] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 3.805      ;
; 4.085 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[8] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 3.805      ;
; 4.085 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[36]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.129     ; 3.785      ;
; 4.085 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[60]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.120     ; 3.794      ;
; 4.085 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[59]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 3.792      ;
; 4.085 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[27]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 3.792      ;
; 4.104 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                                                                                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.112     ; 3.783      ;
; 4.104 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4]                                                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.785      ;
; 4.106 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5]                                                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 3.795      ;
; 4.106 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[5]                                                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 3.795      ;
; 4.106 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[29]                                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 3.795      ;
; 4.106 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[29]                                                                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.098     ; 3.795      ;
; 4.125 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[133]                                                                                                                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 3.768      ;
; 4.125 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[42]                                                                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 3.768      ;
; 4.125 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[10]                                                                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.106     ; 3.768      ;
; 4.126 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[2]                                                                                                                                                                                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.135     ; 3.738      ;
; 4.126 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[3]                                                                                                                                                                                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.135     ; 3.738      ;
; 4.126 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[4]                                                                                                                                                                                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.135     ; 3.738      ;
; 4.126 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[5]                                                                                                                                                                                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.135     ; 3.738      ;
; 4.126 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[6]                                                                                                                                                                                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.135     ; 3.738      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.027     ; 5.580      ;
; 14.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.027     ; 5.580      ;
; 14.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.027     ; 5.580      ;
; 14.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.027     ; 5.580      ;
; 14.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.027     ; 5.580      ;
; 14.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|endofpacket_reg                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.027     ; 5.580      ;
; 14.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.013     ; 5.594      ;
; 14.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.029     ; 5.578      ;
; 14.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.024     ; 5.583      ;
; 14.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.029     ; 5.578      ;
; 14.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.029     ; 5.578      ;
; 14.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.024     ; 5.583      ;
; 14.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.027     ; 5.580      ;
; 14.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.024     ; 5.583      ;
; 14.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.024     ; 5.583      ;
; 14.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.024     ; 5.583      ;
; 14.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.024     ; 5.583      ;
; 14.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.029     ; 5.578      ;
; 14.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.036     ; 5.571      ;
; 14.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.024     ; 5.583      ;
; 14.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.024     ; 5.583      ;
; 14.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.024     ; 5.583      ;
; 14.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.024     ; 5.583      ;
; 14.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.024     ; 5.583      ;
; 14.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.029     ; 5.578      ;
; 14.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.024     ; 5.583      ;
; 14.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.024     ; 5.583      ;
; 14.392 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.029     ; 5.578      ;
; 14.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.034     ; 5.572      ;
; 14.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.034     ; 5.572      ;
; 14.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.034     ; 5.572      ;
; 14.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.034     ; 5.572      ;
; 14.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.034     ; 5.572      ;
; 14.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.037     ; 5.569      ;
; 14.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.034     ; 5.572      ;
; 14.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.034     ; 5.572      ;
; 14.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.034     ; 5.572      ;
; 14.393 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.034     ; 5.572      ;
; 14.394 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 5.554      ;
; 14.394 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 5.554      ;
; 14.394 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.051     ; 5.554      ;
; 14.395 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.060     ; 5.544      ;
; 14.395 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.060     ; 5.544      ;
; 14.395 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.060     ; 5.544      ;
; 14.395 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.060     ; 5.544      ;
; 14.396 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.052     ; 5.551      ;
; 14.425 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.035     ; 5.539      ;
; 14.425 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.035     ; 5.539      ;
; 14.425 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.035     ; 5.539      ;
; 14.425 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.035     ; 5.539      ;
; 14.425 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.035     ; 5.539      ;
; 14.428 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.059     ; 5.512      ;
; 14.532 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[28]                                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.174     ; 5.173      ;
; 14.532 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[25]                                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.170     ; 5.177      ;
; 14.532 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[12]                                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.176     ; 5.171      ;
; 14.532 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[8]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.176     ; 5.171      ;
; 14.532 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[6]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.168     ; 5.179      ;
; 14.532 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[5]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.168     ; 5.179      ;
; 14.532 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[4]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.168     ; 5.179      ;
; 14.532 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[3]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.168     ; 5.179      ;
; 14.532 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[1]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.175     ; 5.172      ;
; 14.532 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[0]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.175     ; 5.172      ;
; 14.533 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[31]                                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.187     ; 5.159      ;
; 14.533 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[30]                                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.187     ; 5.159      ;
; 14.533 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[29]                                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.187     ; 5.159      ;
; 14.533 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[27]                                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.172     ; 5.174      ;
; 14.533 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[26]                                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.192     ; 5.154      ;
; 14.533 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[24]                                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.190     ; 5.156      ;
; 14.533 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[23]                                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.172     ; 5.174      ;
; 14.533 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[22]                                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.172     ; 5.174      ;
; 14.533 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[21]                                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.183     ; 5.163      ;
; 14.533 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[20]                                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.183     ; 5.163      ;
; 14.533 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[19]                                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.186     ; 5.160      ;
; 14.533 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[18]                                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.186     ; 5.160      ;
; 14.533 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[17]                                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.186     ; 5.160      ;
; 14.533 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[16]                                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.188     ; 5.158      ;
; 14.533 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[15]                                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.168     ; 5.178      ;
; 14.533 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[14]                                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.183     ; 5.163      ;
; 14.533 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[13]                                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.183     ; 5.163      ;
; 14.533 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[11]                                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.190     ; 5.156      ;
; 14.533 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[10]                                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.190     ; 5.156      ;
; 14.533 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[9]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.192     ; 5.154      ;
; 14.533 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[7]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.168     ; 5.178      ;
; 14.533 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[2]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.168     ; 5.178      ;
; 14.585 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.104     ; 5.310      ;
; 14.596 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[5]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 5.202      ;
; 14.597 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[4]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 5.201      ;
; 14.615 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[0]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.076     ; 5.196      ;
; 14.615 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[2]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.078     ; 5.194      ;
; 14.615 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[3]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.078     ; 5.194      ;
; 14.615 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[0]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.077     ; 5.195      ;
; 14.615 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[1]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.077     ; 5.195      ;
; 14.615 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[3]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.070     ; 5.202      ;
; 14.615 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[4]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.070     ; 5.202      ;
; 14.615 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[5]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.070     ; 5.202      ;
; 14.615 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[6]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.070     ; 5.202      ;
; 14.615 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[8]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.078     ; 5.194      ;
; 14.615 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[12]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.078     ; 5.194      ;
; 14.615 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[25]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.072     ; 5.200      ;
; 14.615 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[28]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.076     ; 5.196      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.938 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[1]                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.189      ;
; 0.938 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[2]                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.189      ;
; 0.938 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[0]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.189      ;
; 0.938 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[1]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.189      ;
; 0.938 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[2]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.189      ;
; 0.938 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[3]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.189      ;
; 0.938 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[4]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.189      ;
; 0.938 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[5]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.189      ;
; 0.938 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[6]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.189      ;
; 0.938 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_stable                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.189      ;
; 1.064 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[1]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.315      ;
; 1.064 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[2]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.315      ;
; 1.064 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[3]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.315      ;
; 1.064 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[4]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.315      ;
; 1.064 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[5]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.315      ;
; 1.064 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[16]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.080      ; 1.315      ;
; 1.265 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[0]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.515      ;
; 1.265 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[6]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.515      ;
; 1.265 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[7]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.515      ;
; 1.265 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[8]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.515      ;
; 1.265 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[9]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.515      ;
; 1.333 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[15]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.591      ;
; 1.333 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[17]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.591      ;
; 1.333 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[19]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.591      ;
; 1.333 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ws_tmr_eq_0                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.591      ;
; 1.418 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[0]                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.676      ;
; 1.418 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[2]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.676      ;
; 1.418 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[0]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.676      ;
; 1.418 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[1]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.676      ;
; 1.418 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_sync_r                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.676      ;
; 1.418 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~4                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.676      ;
; 1.418 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[0]                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.676      ;
; 1.418 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[1]                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.676      ;
; 1.418 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[2]                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.676      ;
; 1.418 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|busy_altgxb_reconfig_r[0]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.676      ;
; 1.418 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_r[1]                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.676      ;
; 1.418 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr_short                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.676      ;
; 1.418 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.676      ;
; 1.418 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~5                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.676      ;
; 1.418 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.676      ;
; 1.418 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.676      ;
; 1.501 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[10]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.759      ;
; 1.501 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[11]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.759      ;
; 1.501 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[12]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.759      ;
; 1.501 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[13]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.759      ;
; 1.501 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[14]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.759      ;
; 1.501 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[18]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.087      ; 1.759      ;
; 1.675 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a7 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.367      ; 2.210      ;
; 1.675 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a6 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.367      ; 2.210      ;
; 1.675 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a5 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.367      ; 2.210      ;
; 1.675 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a4 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.367      ; 2.210      ;
; 1.675 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a3 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.367      ; 2.210      ;
; 1.675 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a2 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.367      ; 2.210      ;
; 1.675 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a1 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.367      ; 2.210      ;
; 1.675 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.367      ; 2.210      ;
; 2.012 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[2]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.308      ;
; 2.012 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[3]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.308      ;
; 2.012 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[4]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.308      ;
; 2.012 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[1]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.308      ;
; 2.012 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|exits_r                                                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.308      ;
; 2.012 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn0                                                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.308      ;
; 2.012 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn                                                                                                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.308      ;
; 2.012 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst0                                                                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.308      ;
; 2.012 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.308      ;
; 2.053 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dlup_exit_r                                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.114      ; 2.338      ;
; 2.053 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|l2_exit_r                                                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.114      ; 2.338      ;
; 2.053 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|hotrst_exit_r                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.114      ; 2.338      ;
; 2.053 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[0]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.114      ; 2.338      ;
; 2.053 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_unitialized                                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.114      ; 2.338      ;
; 2.053 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_alloc_1cred                                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.114      ; 2.338      ;
; 2.185 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[0]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.481      ;
; 2.185 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[1]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.481      ;
; 2.185 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[2]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.481      ;
; 2.185 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[3]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.481      ;
; 2.185 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[4]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.481      ;
; 2.185 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[5]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.481      ;
; 2.185 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[6]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.481      ;
; 2.185 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[7]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.481      ;
; 2.185 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[8]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.481      ;
; 2.185 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[9]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.481      ;
; 2.185 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[10]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.125      ; 2.481      ;
; 2.443 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.470      ; 3.084      ;
; 2.443 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.470      ; 3.084      ;
; 2.443 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[3]                                                                                                                                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.470      ; 3.084      ;
; 2.443 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                                                                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.470      ; 3.084      ;
; 2.480 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[3]                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.513      ; 3.164      ;
; 2.480 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[5]                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.513      ; 3.164      ;
; 2.480 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[6]                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.513      ; 3.164      ;
; 2.480 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[7]                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.513      ; 3.164      ;
; 2.480 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[8]                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.513      ; 3.164      ;
; 2.480 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[9]                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.513      ; 3.164      ;
; 2.481 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[0]                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.513      ; 3.165      ;
; 2.481 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[1]                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.513      ; 3.165      ;
; 2.481 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[2]                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.513      ; 3.165      ;
; 2.481 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[5]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.513      ; 3.165      ;
; 2.481 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[0]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.513      ; 3.165      ;
; 2.481 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[1]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.513      ; 3.165      ;
; 2.481 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[2]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.513      ; 3.165      ;
; 2.481 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[4]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.513      ; 3.165      ;
; 2.481 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[3]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.513      ; 3.165      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.868 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_003:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.419      ; 4.458      ;
; 3.868 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_003:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[2]                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.419      ; 4.458      ;
; 3.868 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_003:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.419      ; 4.458      ;
; 4.022 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.561      ; 4.754      ;
; 4.022 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.561      ; 4.754      ;
; 4.022 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.561      ; 4.754      ;
; 4.022 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.561      ; 4.754      ;
; 4.022 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.561      ; 4.754      ;
; 4.047 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.543      ; 4.761      ;
; 4.047 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.543      ; 4.761      ;
; 4.047 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.543      ; 4.761      ;
; 4.047 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.543      ; 4.761      ;
; 4.047 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.543      ; 4.761      ;
; 4.047 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37]                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.543      ; 4.761      ;
; 4.047 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][107]                                   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.543      ; 4.761      ;
; 4.072 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[104]                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.507      ; 4.750      ;
; 4.072 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.507      ; 4.750      ;
; 4.072 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|use_reg                                                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.507      ; 4.750      ;
; 4.072 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|count[0]                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.507      ; 4.750      ;
; 4.072 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.507      ; 4.750      ;
; 4.072 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.510      ; 4.753      ;
; 4.072 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.510      ; 4.753      ;
; 4.072 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.510      ; 4.753      ;
; 4.072 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.510      ; 4.753      ;
; 4.072 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.510      ; 4.753      ;
; 4.072 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.510      ; 4.753      ;
; 4.072 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.510      ; 4.753      ;
; 4.072 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.510      ; 4.753      ;
; 4.072 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.510      ; 4.753      ;
; 4.072 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.510      ; 4.753      ;
; 4.072 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.510      ; 4.753      ;
; 4.072 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.510      ; 4.753      ;
; 4.072 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.510      ; 4.753      ;
; 4.072 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.510      ; 4.753      ;
; 4.072 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.510      ; 4.753      ;
; 4.072 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.510      ; 4.753      ;
; 4.072 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.510      ; 4.753      ;
; 4.072 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_013|data_reg[5]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.510      ; 4.753      ;
; 4.072 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_013|data_reg[4]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.510      ; 4.753      ;
; 4.072 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_013|data_reg[3]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.510      ; 4.753      ;
; 4.072 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_013|data_reg[2]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.510      ; 4.753      ;
; 4.072 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_013|data_reg[1]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.510      ; 4.753      ;
; 4.072 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_013|data_reg[0]                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.510      ; 4.753      ;
; 4.245 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.000010000                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.083      ; 4.499      ;
; 4.245 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000010000                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.083      ; 4.499      ;
; 4.245 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.000001000                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.083      ; 4.499      ;
; 4.245 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000001000                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.083      ; 4.499      ;
; 4.246 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.073      ; 4.490      ;
; 4.246 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|f_pop                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.080      ; 4.497      ;
; 4.246 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000000100                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.079      ; 4.496      ;
; 4.246 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000100000                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.079      ; 4.496      ;
; 4.246 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.000000001                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.079      ; 4.496      ;
; 4.246 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000000001                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.079      ; 4.496      ;
; 4.246 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000000010                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.080      ; 4.497      ;
; 4.246 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.100000000                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.080      ; 4.497      ;
; 4.246 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.010000000                                                                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.079      ; 4.496      ;
; 4.246 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.010000000                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.079      ; 4.496      ;
; 4.246 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.073      ; 4.490      ;
; 4.255 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.071      ; 4.497      ;
; 4.255 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.071      ; 4.497      ;
; 4.255 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.071      ; 4.497      ;
; 4.255 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.071      ; 4.497      ;
; 4.255 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.071      ; 4.497      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.000                                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.067      ; 4.494      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.000                                                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.067      ; 4.494      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[0]                                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.068      ; 4.495      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[1]                                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.068      ; 4.495      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.111                                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.068      ; 4.495      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.111                                                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.068      ; 4.495      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[2]                                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.068      ; 4.495      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.001                                                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.067      ; 4.494      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.010                                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.068      ; 4.495      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.010                                                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.068      ; 4.495      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.011                                                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.068      ; 4.495      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.101                                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.067      ; 4.494      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.101                                                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.067      ; 4.494      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[17]       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.042      ; 4.469      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[0] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.019      ; 4.446      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[8]        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.019      ; 4.446      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[8]    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.019      ; 4.446      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[9]    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.019      ; 4.446      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[10]       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.019      ; 4.446      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[10]   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.019      ; 4.446      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[13]       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.040      ; 4.467      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[13]   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.040      ; 4.467      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.077      ; 4.504      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.077      ; 4.504      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[14]       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.042      ; 4.469      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[14]   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.042      ; 4.469      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[15]       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.042      ; 4.469      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.077      ; 4.504      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.077      ; 4.504      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[15]   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.042      ; 4.469      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.077      ; 4.504      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.077      ; 4.504      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.077      ; 4.504      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.077      ; 4.504      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[17]   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.042      ; 4.469      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.077      ; 4.504      ;
; 4.256 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54]                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.077      ; 4.504      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout'                                                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                                      ; Clock Edge ; Target                                                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout'                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                                   ; Clock Edge ; Target                                                                                                                                     ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|localrefclk ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|localrefclk ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                    ; Clock Edge ; Target                                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.531 ; 3.749        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                            ;
; 3.531 ; 3.749        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                            ;
; 3.531 ; 3.749        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                                                            ;
; 3.531 ; 3.749        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[3]                                                                                                                            ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|transactions_in_queue[3]                                                                                        ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|transactions_in_queue[4]                                                                                        ;
; 3.532 ; 3.750        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|transactions_in_queue[5]                                                                                        ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|outstanding_tag_cntr[0]        ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|outstanding_tag_cntr[1]        ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|outstanding_tag_cntr[2]        ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|outstanding_tag_cntr[3]        ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|outstanding_tag_cntr[4]        ;
; 3.534 ; 3.752        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|outstanding_tag_cntr[5]        ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_grabber:the_amm_master_qsys_with_pcie_sgdma_command_grabber|read_command_data[43]                                                                         ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|burst_size[6]                                                                                                 ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|burst_size[7]                                                                                                 ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[0]                                                                                                    ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[1]                                                                                                    ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[2]                                                                                                    ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[3]                                                                                                    ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[5]                                                                                                    ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[6]                                                                                                    ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[7]                                                                                                    ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[8]                                                                                                    ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[9]                                                                                                    ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|delayed_write_command_valid                                                                                   ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[0]                                                                                         ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                        ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                        ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                        ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                        ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                        ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[1]                                                                                         ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[2]                                                                                         ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[3]                                                                                         ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[4]                                                                                         ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[5]                                                                                         ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[6]                                                                                         ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[7]                                                                                         ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[8]                                                                                         ;
; 3.538 ; 3.756        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[9]                                                                                         ;
; 3.539 ; 3.757        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[10]                                                                                                   ;
; 3.539 ; 3.757        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[11]                                                                                                   ;
; 3.539 ; 3.757        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[12]                                                                                                   ;
; 3.539 ; 3.757        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[13]                                                                                                   ;
; 3.539 ; 3.757        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[14]                                                                                                   ;
; 3.539 ; 3.757        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[15]                                                                                                   ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                        ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[0]                                                                                ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[1]                                                                                ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[2]                                                                                ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[3]                                                                                ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[4]                                                                                ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[5]                                                                                ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[6]                                                                                ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_stable                                                                                ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[1]                                                                          ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[2]                                                                          ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[16]                                                                              ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[1]                                                                               ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[2]                                                                               ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[3]                                                                               ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[4]                                                                               ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[5]                                                                               ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_r                                                                                                                      ;
; 3.543 ; 3.761        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                     ;
; 3.544 ; 3.762        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[0]                                                                               ;
; 3.544 ; 3.762        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[6]                                                                               ;
; 3.544 ; 3.762        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[7]                                                                               ;
; 3.544 ; 3.762        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[8]                                                                               ;
; 3.544 ; 3.762        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[9]                                                                               ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[44] ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|input_fifo_datain_reg[45] ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[10]             ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[12]             ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[18]             ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[19]             ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[1]              ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[20]             ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[21]             ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[22]             ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[23]             ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[24]             ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[25]             ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[34]             ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[35]             ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[37]             ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[38]             ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[39]             ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[41]             ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[42]             ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[44]             ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[47]             ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[48]             ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[49]             ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[50]             ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[51]             ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[54]             ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[58]             ;
; 3.545 ; 3.763        ; 0.218          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_tlp_out_reg[59]             ;
+-------+--------------+----------------+------------------+------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                 ; Clock Edge ; Target                                                                                                                                            ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.971 ; 3.971        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                          ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[0]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[10] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[11] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[12] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[13] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[14] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[15] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[16] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[17] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[18] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[19] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[1]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[20] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[21] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[22] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[23] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[24] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[25] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[26] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[27] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[28] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[29] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[2]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[30] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[31] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[3]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[4]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[5]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[6]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[7]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[8]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[9]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[0]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[10] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[11] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[12] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[13] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[14] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[15] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[16] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[17] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[18] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[19] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[1]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[20] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[21] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[22] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[23] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[24] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[25] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[26] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[27] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[28] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[29] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[2]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[30] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[31] ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[3]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[4]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[5]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[6]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[7]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[8]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[9]  ;
; 4.002 ; 4.002        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip  ;
; 4.023 ; 4.023        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pcie_ref_clk'                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                                                                                                                                     ;
+-------+--------------+----------------+------------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.975 ; 4.975        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|o                                                                                                                                      ;
; 4.979 ; 4.979        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[0]           ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]           ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[2]           ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk          ;
; 4.988 ; 4.988        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|i                                                                                                                                      ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|i                                                                                                                                      ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[0]           ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]           ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[2]           ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk          ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|observablevcoout ;
; 5.019 ; 5.019        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 5.023 ; 5.023        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|o                                                                                                                                      ;
; 7.519 ; 10.000       ; 2.481          ; Port Rate        ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P                                                                                                                                              ;
+-------+--------------+----------------+------------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_50_1'                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                  ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                 ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                 ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                 ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                 ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                 ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                  ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                 ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                 ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                 ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                 ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                 ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                 ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                 ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                 ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                 ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                  ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~11                                                       ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~12                                                       ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~13                                                       ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~7                                                        ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[104]                                   ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|count[0]                                                                                           ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|use_reg                                                                                            ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_013|data_reg[0]                                                                                        ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_013|data_reg[1]                                                                                        ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_013|data_reg[2]                                                                                        ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_013|data_reg[3]                                                                                        ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_013|data_reg[4]                                                                                        ;
; 9.708 ; 9.926        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_013|data_reg[5]                                                                                        ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~176                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~177                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~178                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~179                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~180                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~181                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~182                                                      ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~160                                                      ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~161                                                      ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~162                                                      ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~164                                                      ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~165                                                      ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~166                                                      ;
; 9.712 ; 9.930        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~167                                                      ;
; 9.713 ; 9.931        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][107]                                  ;
; 9.713 ; 9.931        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                   ;
; 9.713 ; 9.931        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37]                                   ;
; 9.713 ; 9.931        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                   ;
; 9.713 ; 9.931        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                   ;
; 9.713 ; 9.931        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]                                   ;
; 9.713 ; 9.931        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                   ;
; 9.713 ; 9.931        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_003:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                     ;
; 9.713 ; 9.931        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_003:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                     ;
; 9.713 ; 9.931        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_003:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[2]                                     ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                  ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                  ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                  ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                  ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                  ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~128                                                      ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~129                                                      ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~130                                                      ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~131                                                      ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~132                                                      ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~133                                                      ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~134                                                      ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~135                                                      ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~169                                                      ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~183                                                      ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~184                                                      ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~185                                                      ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~186                                                      ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~187                                                      ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~188                                                      ;
; 9.714 ; 9.932        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~189                                                      ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~14                                                       ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~15                                                       ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~192                                                      ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~193                                                      ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~194                                                      ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~195                                                      ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~196                                                      ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~197                                                      ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~198                                                      ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~199                                                      ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~21                                                       ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~22                                                       ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~27                                                       ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~28                                                       ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~29                                                       ;
; 9.715 ; 9.933        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~30                                                       ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~163                                                      ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170                                                      ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171                                                      ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172                                                      ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173                                                      ;
; 9.716 ; 9.934        ; 0.218          ; High Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174                                                      ;
+-------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; -1.589 ; -1.503 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; -1.651 ; -1.565 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; -1.651 ; -1.565 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; -1.688 ; -1.602 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; -1.688 ; -1.602 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; -1.678 ; -1.592 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; -1.668 ; -1.582 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; -1.658 ; -1.572 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; -1.678 ; -1.592 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; -1.650 ; -1.564 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; -1.634 ; -1.548 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; -1.646 ; -1.560 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; -1.626 ; -1.540 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; -1.660 ; -1.574 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; -1.633 ; -1.547 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; -1.653 ; -1.567 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; -1.658 ; -1.572 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; -1.628 ; -1.542 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; -1.650 ; -1.564 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; -1.640 ; -1.554 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; -1.650 ; -1.564 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; -1.643 ; -1.557 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; -1.643 ; -1.557 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; -1.684 ; -1.598 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; -1.664 ; -1.578 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; -1.626 ; -1.540 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; -1.596 ; -1.510 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; -1.624 ; -1.538 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; -1.594 ; -1.508 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; -1.592 ; -1.506 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; -1.599 ; -1.513 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; -1.599 ; -1.513 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; -1.589 ; -1.503 ; Rise       ; clock_50_1      ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; 1.952 ; 1.867 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; 1.915 ; 1.830 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; 1.915 ; 1.830 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; 1.952 ; 1.867 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; 1.952 ; 1.867 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; 1.942 ; 1.857 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; 1.932 ; 1.847 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; 1.922 ; 1.837 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; 1.942 ; 1.857 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; 1.915 ; 1.830 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; 1.897 ; 1.812 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; 1.910 ; 1.825 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; 1.890 ; 1.805 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; 1.925 ; 1.840 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; 1.897 ; 1.812 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; 1.917 ; 1.832 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; 1.922 ; 1.837 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; 1.891 ; 1.806 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; 1.914 ; 1.829 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; 1.904 ; 1.819 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; 1.914 ; 1.829 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; 1.907 ; 1.822 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; 1.907 ; 1.822 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; 1.948 ; 1.863 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; 1.928 ; 1.843 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; 1.890 ; 1.805 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; 1.861 ; 1.776 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; 1.887 ; 1.802 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; 1.858 ; 1.773 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; 1.856 ; 1.771 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; 1.862 ; 1.777 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; 1.862 ; 1.777 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; 1.852 ; 1.767 ; Rise       ; clock_50_1      ;
+--------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                                                                                            ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------------------------------------------+
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_ref_clk ; 5.394  ; 5.365  ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_ref_clk ; 4.923  ; 4.937  ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_ref_clk ; 4.923  ; 4.937  ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_ref_clk ; 4.923  ; 4.937  ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_ref_clk ; 4.923  ; 4.937  ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; DRAM_ADDR[*]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.963  ; 6.989  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.851  ; 5.819  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.863  ; 5.831  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.830  ; 5.798  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.830  ; 5.798  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.797  ; 5.765  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.797  ; 5.765  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.817  ; 5.785  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.797  ; 5.765  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.782  ; 5.750  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.785  ; 5.753  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                       ; clock_50_1   ; 5.825  ; 5.793  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                       ; clock_50_1   ; 6.963  ; 6.989  ; Rise       ; clock_50_1                                                                               ;
; DRAM_BA[*]                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 5.827  ; 5.795  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_BA[0]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.827  ; 5.795  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_BA[1]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.807  ; 5.775  ; Rise       ; clock_50_1                                                                               ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 5.847  ; 5.815  ; Rise       ; clock_50_1                                                                               ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.041  ; 5.193  ; Rise       ; clock_50_1                                                                               ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                                                            ; clock_50_1   ; 5.817  ; 5.785  ; Rise       ; clock_50_1                                                                               ;
; DRAM_DQ[*]                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 6.972  ; 6.998  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.800  ; 5.768  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.800  ; 5.768  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.777  ; 5.745  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.777  ; 5.745  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.787  ; 5.755  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.797  ; 5.765  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.807  ; 5.775  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.787  ; 5.755  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.800  ; 5.768  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.782  ; 5.750  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.775  ; 5.743  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.795  ; 5.763  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.790  ; 5.758  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.802  ; 5.770  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.782  ; 5.750  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.807  ; 5.775  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[16]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.796  ; 5.764  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[17]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.972  ; 6.998  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[18]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.789  ; 5.757  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[19]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.779  ; 5.747  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[20]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.792  ; 5.760  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[21]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.792  ; 5.760  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[22]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.773  ; 5.741  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[23]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.793  ; 5.761  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[24]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.795  ; 5.763  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[25]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.866  ; 5.834  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[26]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.792  ; 5.760  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[27]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.863  ; 5.831  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[28]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.861  ; 5.829  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[29]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.827  ; 5.795  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[30]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.827  ; 5.795  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[31]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.837  ; 5.805  ; Rise       ; clock_50_1                                                                               ;
; DRAM_DQM[*]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.817  ; 5.785  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[0]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.785  ; 5.753  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[1]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.817  ; 5.785  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[2]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.811  ; 5.779  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[3]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.792  ; 5.760  ; Rise       ; clock_50_1                                                                               ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 5.855  ; 5.823  ; Rise       ; clock_50_1                                                                               ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                                                            ; clock_50_1   ; 5.855  ; 5.823  ; Rise       ; clock_50_1                                                                               ;
; HEX0[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 17.109 ; 16.801 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 14.306 ; 14.181 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.757 ; 16.460 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.280 ; 15.412 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 14.277 ; 14.153 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 14.780 ; 14.619 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 17.109 ; 16.801 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 13.810 ; 13.924 ; Rise       ; clock_50_1                                                                               ;
; HEX1[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 16.926 ; 16.652 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 13.922 ; 13.785 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.926 ; 16.652 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 13.318 ; 13.206 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 14.441 ; 14.252 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 13.549 ; 13.416 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.140 ; 15.013 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 14.384 ; 14.460 ; Rise       ; clock_50_1                                                                               ;
; HEX2[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 19.392 ; 18.983 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 14.375 ; 14.314 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 18.458 ; 17.976 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 19.392 ; 18.983 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 13.670 ; 13.649 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.168 ; 15.973 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 14.762 ; 14.648 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 14.864 ; 14.869 ; Rise       ; clock_50_1                                                                               ;
; HEX3[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 17.246 ; 17.641 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 14.892 ; 14.677 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 14.912 ; 14.720 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 14.871 ; 14.792 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 14.573 ; 14.484 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.456 ; 15.263 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.525 ; 15.349 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 17.246 ; 17.641 ; Rise       ; clock_50_1                                                                               ;
; HEX4[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 17.633 ; 17.419 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.198 ; 15.073 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 14.759 ; 14.551 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.578 ; 15.436 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.359 ; 15.196 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 14.757 ; 14.575 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 17.633 ; 17.419 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 14.775 ; 14.898 ; Rise       ; clock_50_1                                                                               ;
; HEX5[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 16.872 ; 16.584 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 14.417 ; 14.403 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.189 ; 15.015 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.220 ; 16.113 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 14.386 ; 14.335 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.138 ; 15.135 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.872 ; 16.584 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.772 ; 15.907 ; Rise       ; clock_50_1                                                                               ;
; HEX6[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 17.870 ; 17.413 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 14.856 ; 14.749 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 13.895 ; 13.770 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.023 ; 16.001 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 17.870 ; 17.413 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 14.653 ; 14.497 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.662 ; 15.422 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 14.533 ; 14.675 ; Rise       ; clock_50_1                                                                               ;
; HEX7[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 19.185 ; 18.951 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 18.677 ; 18.524 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 17.740 ; 17.669 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 19.185 ; 18.951 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.895 ; 16.908 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 17.154 ; 17.335 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 17.376 ; 17.279 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 17.454 ; 17.589 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.041  ; 5.193  ; Fall       ; clock_50_1                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                                                                                            ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------------------------------------------+
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_ref_clk ; 5.156  ; 5.127  ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_ref_clk ; 4.703  ; 4.717  ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_ref_clk ; 4.703  ; 4.717  ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_ref_clk ; 4.703  ; 4.717  ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_ref_clk ; 4.703  ; 4.717  ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; DRAM_ADDR[*]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.665  ; 5.634  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.733  ; 5.702  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.745  ; 5.714  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.711  ; 5.680  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.711  ; 5.680  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.679  ; 5.648  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.679  ; 5.648  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.699  ; 5.668  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.679  ; 5.648  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.665  ; 5.634  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 5.667  ; 5.636  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                       ; clock_50_1   ; 5.707  ; 5.676  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                       ; clock_50_1   ; 6.845  ; 6.872  ; Rise       ; clock_50_1                                                                               ;
; DRAM_BA[*]                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 5.689  ; 5.658  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_BA[0]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.709  ; 5.678  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_BA[1]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.689  ; 5.658  ; Rise       ; clock_50_1                                                                               ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 5.729  ; 5.698  ; Rise       ; clock_50_1                                                                               ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 4.890  ; 5.039  ; Rise       ; clock_50_1                                                                               ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                                                            ; clock_50_1   ; 5.699  ; 5.668  ; Rise       ; clock_50_1                                                                               ;
; DRAM_DQ[*]                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 5.655  ; 5.624  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.682  ; 5.651  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.682  ; 5.651  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.659  ; 5.628  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.659  ; 5.628  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.669  ; 5.638  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.679  ; 5.648  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.689  ; 5.658  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.669  ; 5.638  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.681  ; 5.650  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.665  ; 5.634  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.657  ; 5.626  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.677  ; 5.646  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.671  ; 5.640  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.684  ; 5.653  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.664  ; 5.633  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.689  ; 5.658  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[16]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.679  ; 5.648  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[17]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.854  ; 6.881  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[18]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.671  ; 5.640  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[19]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.661  ; 5.630  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[20]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.674  ; 5.643  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[21]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.674  ; 5.643  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[22]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.655  ; 5.624  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[23]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.675  ; 5.644  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[24]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.677  ; 5.646  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[25]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.747  ; 5.716  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[26]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.675  ; 5.644  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[27]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.745  ; 5.714  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[28]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.743  ; 5.712  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[29]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.710  ; 5.679  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[30]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.710  ; 5.679  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[31]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.720  ; 5.689  ; Rise       ; clock_50_1                                                                               ;
; DRAM_DQM[*]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 5.667  ; 5.636  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[0]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.667  ; 5.636  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[1]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.699  ; 5.668  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[2]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.693  ; 5.662  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[3]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 5.675  ; 5.644  ; Rise       ; clock_50_1                                                                               ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 5.737  ; 5.706  ; Rise       ; clock_50_1                                                                               ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                                                            ; clock_50_1   ; 5.737  ; 5.706  ; Rise       ; clock_50_1                                                                               ;
; HEX0[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 10.053 ; 10.169 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.535 ; 10.409 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 12.888 ; 12.596 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 11.613 ; 11.666 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.508 ; 10.383 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.991 ; 10.930 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 13.224 ; 13.025 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.053 ; 10.169 ; Rise       ; clock_50_1                                                                               ;
; HEX1[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 9.961  ; 9.788  ; Rise       ; clock_50_1                                                                               ;
;  HEX1[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.458 ; 10.349 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 13.382 ; 13.167 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 9.961  ; 9.788  ; Rise       ; clock_50_1                                                                               ;
;  HEX1[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.953 ; 10.768 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.136 ; 10.091 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 11.666 ; 11.506 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.894 ; 10.966 ; Rise       ; clock_50_1                                                                               ;
; HEX2[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 9.513  ; 9.495  ; Rise       ; clock_50_1                                                                               ;
;  HEX2[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.192 ; 10.159 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 14.130 ; 13.742 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.037 ; 14.688 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 9.513  ; 9.495  ; Rise       ; clock_50_1                                                                               ;
;  HEX2[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 11.961 ; 11.739 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.651 ; 10.481 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.670 ; 10.679 ; Rise       ; clock_50_1                                                                               ;
; HEX3[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 10.287 ; 10.169 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.592 ; 10.396 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.624 ; 10.454 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.586 ; 10.492 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.287 ; 10.169 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 11.162 ; 10.979 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 11.277 ; 10.993 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 12.843 ; 13.232 ; Rise       ; clock_50_1                                                                               ;
; HEX4[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 10.383 ; 10.246 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.804 ; 10.719 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.398 ; 10.246 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 11.189 ; 11.025 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.967 ; 10.800 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.383 ; 10.263 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 13.202 ; 12.933 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.420 ; 10.525 ; Rise       ; clock_50_1                                                                               ;
; HEX5[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 9.517  ; 9.432  ; Rise       ; clock_50_1                                                                               ;
;  HEX5[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 9.573  ; 9.493  ; Rise       ; clock_50_1                                                                               ;
;  HEX5[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.279 ; 10.124 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 11.270 ; 11.195 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 9.517  ; 9.432  ; Rise       ; clock_50_1                                                                               ;
;  HEX5[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.348 ; 10.197 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 11.974 ; 11.565 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.813 ; 10.962 ; Rise       ; clock_50_1                                                                               ;
; HEX6[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 9.719  ; 9.631  ; Rise       ; clock_50_1                                                                               ;
;  HEX6[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.642 ; 10.571 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 9.719  ; 9.631  ; Rise       ; clock_50_1                                                                               ;
;  HEX6[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 11.904 ; 11.874 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 13.534 ; 13.126 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.528 ; 10.390 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 11.499 ; 11.279 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.362 ; 10.468 ; Rise       ; clock_50_1                                                                               ;
; HEX7[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 11.577 ; 11.537 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 13.272 ; 13.091 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 12.363 ; 12.278 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 13.754 ; 13.644 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 11.577 ; 11.537 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 12.138 ; 11.957 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 12.127 ; 11.922 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 12.068 ; 12.200 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 4.890  ; 5.039  ; Fall       ; clock_50_1                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; HEX0[0]     ; 16.477 ; 16.352 ; 16.745 ; 16.620 ;
; SW[0]      ; HEX0[1]     ; 18.928 ; 18.631 ; 19.196 ; 18.899 ;
; SW[0]      ; HEX0[2]     ; 17.451 ; 17.583 ; 17.719 ; 17.851 ;
; SW[0]      ; HEX0[3]     ; 16.448 ; 16.324 ; 16.716 ; 16.592 ;
; SW[0]      ; HEX0[4]     ; 16.951 ; 16.790 ; 17.219 ; 17.058 ;
; SW[0]      ; HEX0[5]     ; 19.280 ; 18.972 ; 19.548 ; 19.240 ;
; SW[0]      ; HEX0[6]     ; 15.981 ; 16.095 ; 16.249 ; 16.363 ;
; SW[0]      ; HEX1[0]     ; 15.755 ; 15.618 ; 16.051 ; 15.914 ;
; SW[0]      ; HEX1[1]     ; 18.759 ; 18.457 ; 19.055 ; 18.753 ;
; SW[0]      ; HEX1[2]     ; 15.151 ; 15.039 ; 15.447 ; 15.335 ;
; SW[0]      ; HEX1[3]     ; 16.274 ; 16.085 ; 16.570 ; 16.381 ;
; SW[0]      ; HEX1[4]     ; 15.382 ; 15.249 ; 15.678 ; 15.545 ;
; SW[0]      ; HEX1[5]     ; 16.973 ; 16.846 ; 17.269 ; 17.142 ;
; SW[0]      ; HEX1[6]     ; 16.217 ; 16.293 ; 16.513 ; 16.589 ;
; SW[0]      ; HEX2[0]     ; 16.228 ; 16.167 ; 16.524 ; 16.463 ;
; SW[0]      ; HEX2[1]     ; 20.311 ; 19.829 ; 20.607 ; 20.125 ;
; SW[0]      ; HEX2[2]     ; 21.245 ; 20.836 ; 21.541 ; 21.132 ;
; SW[0]      ; HEX2[3]     ; 15.523 ; 15.502 ; 15.819 ; 15.798 ;
; SW[0]      ; HEX2[4]     ; 18.021 ; 17.826 ; 18.317 ; 18.122 ;
; SW[0]      ; HEX2[5]     ; 16.615 ; 16.501 ; 16.911 ; 16.797 ;
; SW[0]      ; HEX2[6]     ; 16.717 ; 16.722 ; 17.013 ; 17.018 ;
; SW[0]      ; HEX3[0]     ; 16.964 ; 16.749 ; 17.258 ; 17.043 ;
; SW[0]      ; HEX3[1]     ; 16.984 ; 16.792 ; 17.278 ; 17.086 ;
; SW[0]      ; HEX3[2]     ; 16.943 ; 16.864 ; 17.237 ; 17.158 ;
; SW[0]      ; HEX3[3]     ; 16.645 ; 16.556 ; 16.939 ; 16.850 ;
; SW[0]      ; HEX3[4]     ; 17.528 ; 17.335 ; 17.822 ; 17.629 ;
; SW[0]      ; HEX3[5]     ; 17.597 ; 17.421 ; 17.891 ; 17.715 ;
; SW[0]      ; HEX3[6]     ; 19.318 ; 19.713 ; 19.612 ; 20.007 ;
; SW[0]      ; HEX4[0]     ; 16.559 ; 16.434 ; 16.877 ; 16.752 ;
; SW[0]      ; HEX4[1]     ; 16.120 ; 15.912 ; 16.438 ; 16.230 ;
; SW[0]      ; HEX4[2]     ; 16.939 ; 16.797 ; 17.257 ; 17.115 ;
; SW[0]      ; HEX4[3]     ; 16.720 ; 16.557 ; 17.038 ; 16.875 ;
; SW[0]      ; HEX4[4]     ; 16.118 ; 15.936 ; 16.436 ; 16.254 ;
; SW[0]      ; HEX4[5]     ; 18.994 ; 18.780 ; 19.312 ; 19.098 ;
; SW[0]      ; HEX4[6]     ; 16.136 ; 16.259 ; 16.454 ; 16.577 ;
; SW[0]      ; HEX5[0]     ; 15.436 ; 15.358 ; 15.711 ; 15.633 ;
; SW[0]      ; HEX5[1]     ; 16.171 ; 15.957 ; 16.446 ; 16.232 ;
; SW[0]      ; HEX5[2]     ; 17.208 ; 17.049 ; 17.483 ; 17.324 ;
; SW[0]      ; HEX5[3]     ; 15.382 ; 15.300 ; 15.657 ; 15.575 ;
; SW[0]      ; HEX5[4]     ; 16.164 ; 16.091 ; 16.439 ; 16.366 ;
; SW[0]      ; HEX5[5]     ; 17.860 ; 17.521 ; 18.135 ; 17.796 ;
; SW[0]      ; HEX5[6]     ; 16.739 ; 16.888 ; 17.014 ; 17.163 ;
; SW[0]      ; HEX6[0]     ; 16.652 ; 16.545 ; 16.911 ; 16.804 ;
; SW[0]      ; HEX6[1]     ; 15.691 ; 15.566 ; 15.950 ; 15.825 ;
; SW[0]      ; HEX6[2]     ; 17.819 ; 17.797 ; 18.078 ; 18.056 ;
; SW[0]      ; HEX6[3]     ; 19.666 ; 19.209 ; 19.925 ; 19.468 ;
; SW[0]      ; HEX6[4]     ; 16.449 ; 16.293 ; 16.708 ; 16.552 ;
; SW[0]      ; HEX6[5]     ; 17.458 ; 17.218 ; 17.717 ; 17.477 ;
; SW[0]      ; HEX6[6]     ; 16.329 ; 16.471 ; 16.588 ; 16.730 ;
; SW[0]      ; HEX7[0]     ; 18.758 ; 18.551 ; 19.035 ; 18.828 ;
; SW[0]      ; HEX7[1]     ; 17.803 ; 17.674 ; 18.080 ; 17.951 ;
; SW[0]      ; HEX7[2]     ; 19.247 ; 19.020 ; 19.524 ; 19.297 ;
; SW[0]      ; HEX7[3]     ; 16.991 ; 16.951 ; 17.268 ; 17.228 ;
; SW[0]      ; HEX7[4]     ; 17.472 ; 17.395 ; 17.749 ; 17.672 ;
; SW[0]      ; HEX7[5]     ; 17.426 ; 17.334 ; 17.703 ; 17.611 ;
; SW[0]      ; HEX7[6]     ; 17.513 ; 17.644 ; 17.790 ; 17.921 ;
; SW[1]      ; HEX0[0]     ; 16.003 ; 15.878 ; 16.323 ; 16.198 ;
; SW[1]      ; HEX0[1]     ; 18.454 ; 18.157 ; 18.774 ; 18.477 ;
; SW[1]      ; HEX0[2]     ; 16.977 ; 17.109 ; 17.297 ; 17.429 ;
; SW[1]      ; HEX0[3]     ; 15.974 ; 15.850 ; 16.294 ; 16.170 ;
; SW[1]      ; HEX0[4]     ; 16.477 ; 16.316 ; 16.797 ; 16.636 ;
; SW[1]      ; HEX0[5]     ; 18.806 ; 18.498 ; 19.126 ; 18.818 ;
; SW[1]      ; HEX0[6]     ; 15.507 ; 15.621 ; 15.827 ; 15.941 ;
; SW[1]      ; HEX1[0]     ; 15.516 ; 15.375 ; 15.836 ; 15.695 ;
; SW[1]      ; HEX1[1]     ; 18.518 ; 18.273 ; 18.838 ; 18.593 ;
; SW[1]      ; HEX1[2]     ; 14.912 ; 14.779 ; 15.232 ; 15.099 ;
; SW[1]      ; HEX1[3]     ; 16.034 ; 15.841 ; 16.354 ; 16.161 ;
; SW[1]      ; HEX1[4]     ; 15.120 ; 15.007 ; 15.440 ; 15.327 ;
; SW[1]      ; HEX1[5]     ; 16.714 ; 16.605 ; 17.034 ; 16.925 ;
; SW[1]      ; HEX1[6]     ; 15.971 ; 16.051 ; 16.291 ; 16.371 ;
; SW[1]      ; HEX2[0]     ; 15.925 ; 15.864 ; 16.235 ; 16.174 ;
; SW[1]      ; HEX2[1]     ; 20.008 ; 19.526 ; 20.318 ; 19.836 ;
; SW[1]      ; HEX2[2]     ; 20.942 ; 20.533 ; 21.252 ; 20.843 ;
; SW[1]      ; HEX2[3]     ; 15.220 ; 15.199 ; 15.530 ; 15.509 ;
; SW[1]      ; HEX2[4]     ; 17.718 ; 17.523 ; 18.028 ; 17.833 ;
; SW[1]      ; HEX2[5]     ; 16.312 ; 16.198 ; 16.622 ; 16.508 ;
; SW[1]      ; HEX2[6]     ; 16.414 ; 16.419 ; 16.724 ; 16.729 ;
; SW[1]      ; HEX3[0]     ; 16.729 ; 16.514 ; 17.043 ; 16.828 ;
; SW[1]      ; HEX3[1]     ; 16.749 ; 16.557 ; 17.063 ; 16.871 ;
; SW[1]      ; HEX3[2]     ; 16.708 ; 16.629 ; 17.022 ; 16.943 ;
; SW[1]      ; HEX3[3]     ; 16.410 ; 16.321 ; 16.724 ; 16.635 ;
; SW[1]      ; HEX3[4]     ; 17.293 ; 17.100 ; 17.607 ; 17.414 ;
; SW[1]      ; HEX3[5]     ; 17.362 ; 17.186 ; 17.676 ; 17.500 ;
; SW[1]      ; HEX3[6]     ; 19.083 ; 19.478 ; 19.397 ; 19.792 ;
; SW[1]      ; HEX4[0]     ; 16.812 ; 16.687 ; 17.126 ; 17.001 ;
; SW[1]      ; HEX4[1]     ; 16.373 ; 16.165 ; 16.687 ; 16.479 ;
; SW[1]      ; HEX4[2]     ; 17.192 ; 17.050 ; 17.506 ; 17.364 ;
; SW[1]      ; HEX4[3]     ; 16.973 ; 16.810 ; 17.287 ; 17.124 ;
; SW[1]      ; HEX4[4]     ; 16.371 ; 16.189 ; 16.685 ; 16.503 ;
; SW[1]      ; HEX4[5]     ; 19.247 ; 19.033 ; 19.561 ; 19.347 ;
; SW[1]      ; HEX4[6]     ; 16.389 ; 16.512 ; 16.703 ; 16.826 ;
; SW[1]      ; HEX5[0]     ; 15.461 ; 15.383 ; 15.724 ; 15.646 ;
; SW[1]      ; HEX5[1]     ; 16.196 ; 15.982 ; 16.459 ; 16.245 ;
; SW[1]      ; HEX5[2]     ; 17.233 ; 17.074 ; 17.496 ; 17.337 ;
; SW[1]      ; HEX5[3]     ; 15.407 ; 15.325 ; 15.670 ; 15.588 ;
; SW[1]      ; HEX5[4]     ; 16.189 ; 16.116 ; 16.452 ; 16.379 ;
; SW[1]      ; HEX5[5]     ; 17.885 ; 17.546 ; 18.148 ; 17.809 ;
; SW[1]      ; HEX5[6]     ; 16.764 ; 16.913 ; 17.027 ; 17.176 ;
; SW[1]      ; HEX6[0]     ; 16.643 ; 16.536 ; 16.914 ; 16.807 ;
; SW[1]      ; HEX6[1]     ; 15.682 ; 15.557 ; 15.953 ; 15.828 ;
; SW[1]      ; HEX6[2]     ; 17.890 ; 17.788 ; 18.081 ; 18.059 ;
; SW[1]      ; HEX6[3]     ; 19.657 ; 19.200 ; 19.928 ; 19.471 ;
; SW[1]      ; HEX6[4]     ; 16.440 ; 16.321 ; 16.711 ; 16.555 ;
; SW[1]      ; HEX6[5]     ; 17.449 ; 17.260 ; 17.720 ; 17.480 ;
; SW[1]      ; HEX6[6]     ; 16.320 ; 16.462 ; 16.591 ; 16.733 ;
; SW[1]      ; HEX7[0]     ; 19.523 ; 19.316 ; 19.779 ; 19.572 ;
; SW[1]      ; HEX7[1]     ; 18.568 ; 18.439 ; 18.824 ; 18.695 ;
; SW[1]      ; HEX7[2]     ; 20.012 ; 19.785 ; 20.268 ; 20.041 ;
; SW[1]      ; HEX7[3]     ; 17.756 ; 17.716 ; 18.012 ; 17.972 ;
; SW[1]      ; HEX7[4]     ; 18.237 ; 18.160 ; 18.493 ; 18.416 ;
; SW[1]      ; HEX7[5]     ; 18.191 ; 18.099 ; 18.447 ; 18.355 ;
; SW[1]      ; HEX7[6]     ; 18.278 ; 18.409 ; 18.534 ; 18.665 ;
; SW[2]      ; HEX0[0]     ; 15.437 ; 15.368 ; 15.739 ; 15.670 ;
; SW[2]      ; HEX0[1]     ; 17.925 ; 17.603 ; 18.227 ; 17.905 ;
; SW[2]      ; HEX0[2]     ; 16.547 ; 16.625 ; 16.849 ; 16.927 ;
; SW[2]      ; HEX0[3]     ; 15.436 ; 15.338 ; 15.738 ; 15.640 ;
; SW[2]      ; HEX0[4]     ; 15.874 ; 15.909 ; 16.176 ; 16.211 ;
; SW[2]      ; HEX0[5]     ; 18.237 ; 18.119 ; 18.539 ; 18.421 ;
; SW[2]      ; HEX0[6]     ; 14.996 ; 15.106 ; 15.298 ; 15.408 ;
; SW[2]      ; HEX1[0]     ; 15.559 ; 15.479 ; 15.863 ; 15.783 ;
; SW[2]      ; HEX1[1]     ; 18.591 ; 18.326 ; 18.895 ; 18.630 ;
; SW[2]      ; HEX1[2]     ; 14.991 ; 14.928 ; 15.295 ; 15.232 ;
; SW[2]      ; HEX1[3]     ; 16.104 ; 15.942 ; 16.408 ; 16.246 ;
; SW[2]      ; HEX1[4]     ; 15.174 ; 15.112 ; 15.478 ; 15.416 ;
; SW[2]      ; HEX1[5]     ; 16.801 ; 16.739 ; 17.105 ; 17.043 ;
; SW[2]      ; HEX1[6]     ; 16.068 ; 16.139 ; 16.372 ; 16.443 ;
; SW[2]      ; HEX2[0]     ; 15.888 ; 15.890 ; 16.192 ; 16.194 ;
; SW[2]      ; HEX2[1]     ; 20.001 ; 19.615 ; 20.305 ; 19.919 ;
; SW[2]      ; HEX2[2]     ; 20.946 ; 20.533 ; 21.250 ; 20.837 ;
; SW[2]      ; HEX2[3]     ; 15.158 ; 15.199 ; 15.462 ; 15.503 ;
; SW[2]      ; HEX2[4]     ; 17.637 ; 17.532 ; 17.941 ; 17.836 ;
; SW[2]      ; HEX2[5]     ; 16.309 ; 16.200 ; 16.613 ; 16.504 ;
; SW[2]      ; HEX2[6]     ; 16.419 ; 16.420 ; 16.723 ; 16.724 ;
; SW[2]      ; HEX3[0]     ; 15.776 ; 15.579 ; 16.044 ; 15.847 ;
; SW[2]      ; HEX3[1]     ; 15.813 ; 15.642 ; 16.081 ; 15.910 ;
; SW[2]      ; HEX3[2]     ; 15.770 ; 15.642 ; 16.038 ; 15.910 ;
; SW[2]      ; HEX3[3]     ; 15.460 ; 15.340 ; 15.728 ; 15.608 ;
; SW[2]      ; HEX3[4]     ; 16.202 ; 16.187 ; 16.456 ; 16.455 ;
; SW[2]      ; HEX3[5]     ; 16.461 ; 16.203 ; 16.729 ; 16.471 ;
; SW[2]      ; HEX3[6]     ; 18.126 ; 18.528 ; 18.394 ; 18.796 ;
; SW[2]      ; HEX4[0]     ; 16.673 ; 16.652 ; 16.927 ; 16.906 ;
; SW[2]      ; HEX4[1]     ; 16.280 ; 16.095 ; 16.534 ; 16.349 ;
; SW[2]      ; HEX4[2]     ; 17.117 ; 16.836 ; 17.371 ; 17.090 ;
; SW[2]      ; HEX4[3]     ; 16.873 ; 16.731 ; 17.127 ; 16.985 ;
; SW[2]      ; HEX4[4]     ; 16.200 ; 16.175 ; 16.454 ; 16.429 ;
; SW[2]      ; HEX4[5]     ; 19.211 ; 18.899 ; 19.465 ; 19.153 ;
; SW[2]      ; HEX4[6]     ; 16.274 ; 16.424 ; 16.528 ; 16.678 ;
; SW[2]      ; HEX5[0]     ; 15.607 ; 15.593 ; 15.905 ; 15.891 ;
; SW[2]      ; HEX5[1]     ; 16.379 ; 16.205 ; 16.677 ; 16.503 ;
; SW[2]      ; HEX5[2]     ; 17.410 ; 17.303 ; 17.708 ; 17.601 ;
; SW[2]      ; HEX5[3]     ; 15.576 ; 15.525 ; 15.874 ; 15.823 ;
; SW[2]      ; HEX5[4]     ; 16.328 ; 16.325 ; 16.626 ; 16.623 ;
; SW[2]      ; HEX5[5]     ; 18.062 ; 17.774 ; 18.360 ; 18.072 ;
; SW[2]      ; HEX5[6]     ; 16.962 ; 17.097 ; 17.260 ; 17.395 ;
; SW[2]      ; HEX6[0]     ; 16.362 ; 16.299 ; 16.598 ; 16.535 ;
; SW[2]      ; HEX6[1]     ; 15.397 ; 15.272 ; 15.633 ; 15.508 ;
; SW[2]      ; HEX6[2]     ; 17.668 ; 17.497 ; 17.904 ; 17.733 ;
; SW[2]      ; HEX6[3]     ; 19.398 ; 18.992 ; 19.634 ; 19.228 ;
; SW[2]      ; HEX6[4]     ; 16.133 ; 16.131 ; 16.369 ; 16.367 ;
; SW[2]      ; HEX6[5]     ; 17.210 ; 17.025 ; 17.446 ; 17.261 ;
; SW[2]      ; HEX6[6]     ; 16.044 ; 16.218 ; 16.280 ; 16.454 ;
; SW[2]      ; HEX7[0]     ; 19.724 ; 19.571 ; 20.044 ; 19.891 ;
; SW[2]      ; HEX7[1]     ; 18.787 ; 18.716 ; 19.107 ; 19.036 ;
; SW[2]      ; HEX7[2]     ; 20.232 ; 19.998 ; 20.552 ; 20.318 ;
; SW[2]      ; HEX7[3]     ; 17.942 ; 17.955 ; 18.262 ; 18.275 ;
; SW[2]      ; HEX7[4]     ; 18.201 ; 18.382 ; 18.521 ; 18.702 ;
; SW[2]      ; HEX7[5]     ; 18.423 ; 18.326 ; 18.743 ; 18.646 ;
; SW[2]      ; HEX7[6]     ; 18.501 ; 18.636 ; 18.821 ; 18.956 ;
; SW[3]      ; HEX0[0]     ; 16.763 ; 16.721 ; 17.073 ; 17.031 ;
; SW[3]      ; HEX0[1]     ; 19.272 ; 18.956 ; 19.582 ; 19.266 ;
; SW[3]      ; HEX0[2]     ; 17.907 ; 17.779 ; 18.217 ; 18.089 ;
; SW[3]      ; HEX0[3]     ; 16.787 ; 16.693 ; 17.097 ; 17.003 ;
; SW[3]      ; HEX0[4]     ; 17.116 ; 17.265 ; 17.426 ; 17.575 ;
; SW[3]      ; HEX0[5]     ; 19.636 ; 19.420 ; 19.946 ; 19.730 ;
; SW[3]      ; HEX0[6]     ; 16.306 ; 16.451 ; 16.616 ; 16.761 ;
; SW[3]      ; HEX1[0]     ; 16.656 ; 16.576 ; 16.977 ; 16.897 ;
; SW[3]      ; HEX1[1]     ; 19.688 ; 19.423 ; 20.009 ; 19.744 ;
; SW[3]      ; HEX1[2]     ; 16.088 ; 16.025 ; 16.409 ; 16.346 ;
; SW[3]      ; HEX1[3]     ; 17.201 ; 17.039 ; 17.522 ; 17.360 ;
; SW[3]      ; HEX1[4]     ; 16.271 ; 16.209 ; 16.592 ; 16.530 ;
; SW[3]      ; HEX1[5]     ; 17.898 ; 17.836 ; 18.219 ; 18.157 ;
; SW[3]      ; HEX1[6]     ; 17.165 ; 17.236 ; 17.486 ; 17.557 ;
; SW[3]      ; HEX2[0]     ; 16.982 ; 16.984 ; 17.303 ; 17.305 ;
; SW[3]      ; HEX2[1]     ; 21.095 ; 20.709 ; 21.416 ; 21.030 ;
; SW[3]      ; HEX2[2]     ; 22.040 ; 21.627 ; 22.361 ; 21.948 ;
; SW[3]      ; HEX2[3]     ; 16.252 ; 16.293 ; 16.573 ; 16.614 ;
; SW[3]      ; HEX2[4]     ; 18.731 ; 18.626 ; 19.052 ; 18.947 ;
; SW[3]      ; HEX2[5]     ; 17.403 ; 17.294 ; 17.724 ; 17.615 ;
; SW[3]      ; HEX2[6]     ; 17.513 ; 17.514 ; 17.834 ; 17.835 ;
; SW[3]      ; HEX3[0]     ; 17.039 ; 16.842 ; 17.333 ; 17.136 ;
; SW[3]      ; HEX3[1]     ; 17.076 ; 16.905 ; 17.370 ; 17.199 ;
; SW[3]      ; HEX3[2]     ; 17.033 ; 16.905 ; 17.327 ; 17.199 ;
; SW[3]      ; HEX3[3]     ; 16.723 ; 16.603 ; 17.017 ; 16.897 ;
; SW[3]      ; HEX3[4]     ; 17.415 ; 17.450 ; 17.709 ; 17.744 ;
; SW[3]      ; HEX3[5]     ; 17.724 ; 17.466 ; 18.018 ; 17.760 ;
; SW[3]      ; HEX3[6]     ; 19.389 ; 19.791 ; 19.683 ; 20.085 ;
; SW[3]      ; HEX4[0]     ; 17.695 ; 17.674 ; 17.989 ; 17.968 ;
; SW[3]      ; HEX4[1]     ; 17.302 ; 17.117 ; 17.596 ; 17.411 ;
; SW[3]      ; HEX4[2]     ; 18.139 ; 17.791 ; 18.433 ; 18.091 ;
; SW[3]      ; HEX4[3]     ; 17.895 ; 17.753 ; 18.189 ; 18.047 ;
; SW[3]      ; HEX4[4]     ; 17.155 ; 17.197 ; 17.455 ; 17.491 ;
; SW[3]      ; HEX4[5]     ; 20.233 ; 19.921 ; 20.527 ; 20.215 ;
; SW[3]      ; HEX4[6]     ; 17.296 ; 17.446 ; 17.590 ; 17.740 ;
; SW[3]      ; HEX5[0]     ; 16.935 ; 16.921 ; 17.232 ; 17.218 ;
; SW[3]      ; HEX5[1]     ; 17.707 ; 17.533 ; 18.004 ; 17.830 ;
; SW[3]      ; HEX5[2]     ; 18.738 ; 18.631 ; 19.035 ; 18.928 ;
; SW[3]      ; HEX5[3]     ; 16.904 ; 16.853 ; 17.201 ; 17.150 ;
; SW[3]      ; HEX5[4]     ; 17.656 ; 17.653 ; 17.953 ; 17.950 ;
; SW[3]      ; HEX5[5]     ; 19.390 ; 19.102 ; 19.687 ; 19.399 ;
; SW[3]      ; HEX5[6]     ; 18.290 ; 18.425 ; 18.587 ; 18.722 ;
; SW[3]      ; HEX6[0]     ; 17.082 ; 17.019 ; 17.375 ; 17.312 ;
; SW[3]      ; HEX6[1]     ; 16.117 ; 15.992 ; 16.410 ; 16.285 ;
; SW[3]      ; HEX6[2]     ; 18.388 ; 18.217 ; 18.681 ; 18.510 ;
; SW[3]      ; HEX6[3]     ; 20.118 ; 19.712 ; 20.411 ; 20.005 ;
; SW[3]      ; HEX6[4]     ; 16.853 ; 16.851 ; 17.146 ; 17.144 ;
; SW[3]      ; HEX6[5]     ; 17.930 ; 17.745 ; 18.223 ; 18.038 ;
; SW[3]      ; HEX6[6]     ; 16.764 ; 16.938 ; 17.057 ; 17.231 ;
; SW[3]      ; HEX7[0]     ; 20.540 ; 20.387 ; 20.824 ; 20.671 ;
; SW[3]      ; HEX7[1]     ; 19.603 ; 19.532 ; 19.887 ; 19.816 ;
; SW[3]      ; HEX7[2]     ; 21.048 ; 20.814 ; 21.332 ; 21.098 ;
; SW[3]      ; HEX7[3]     ; 18.758 ; 18.771 ; 19.042 ; 19.055 ;
; SW[3]      ; HEX7[4]     ; 19.017 ; 19.198 ; 19.301 ; 19.482 ;
; SW[3]      ; HEX7[5]     ; 19.239 ; 19.142 ; 19.523 ; 19.426 ;
; SW[3]      ; HEX7[6]     ; 19.317 ; 19.452 ; 19.601 ; 19.736 ;
; SW[16]     ; HEX0[0]     ; 12.603 ; 12.499 ; 12.952 ; 12.813 ;
; SW[16]     ; HEX0[1]     ; 15.055 ; 14.754 ; 15.370 ; 15.103 ;
; SW[16]     ; HEX0[2]     ; 13.707 ; 13.755 ; 14.056 ; 14.082 ;
; SW[16]     ; HEX0[3]     ; 12.572 ; 12.495 ; 12.921 ; 12.844 ;
; SW[16]     ; HEX0[4]     ; 13.075 ; 13.043 ; 13.424 ; 13.354 ;
; SW[16]     ; HEX0[5]     ; 15.436 ; 15.249 ; 15.785 ; 15.573 ;
; SW[16]     ; HEX0[6]     ; 12.136 ; 12.236 ; 12.485 ; 12.569 ;
; SW[16]     ; HEX1[0]     ; 13.271 ; 13.191 ; 13.662 ; 13.510 ;
; SW[16]     ; HEX1[1]     ; 16.303 ; 16.038 ; 16.617 ; 16.413 ;
; SW[16]     ; HEX1[2]     ; 12.703 ; 12.640 ; 13.088 ; 12.973 ;
; SW[16]     ; HEX1[3]     ; 13.816 ; 13.654 ; 14.177 ; 14.036 ;
; SW[16]     ; HEX1[4]     ; 12.889 ; 12.824 ; 13.292 ; 13.133 ;
; SW[16]     ; HEX1[5]     ; 14.516 ; 14.451 ; 14.919 ; 14.760 ;
; SW[16]     ; HEX1[6]     ; 13.780 ; 13.851 ; 14.144 ; 14.189 ;
; SW[16]     ; HEX2[0]     ; 12.892 ; 12.859 ; 13.276 ; 13.227 ;
; SW[16]     ; HEX2[1]     ; 16.994 ; 16.591 ; 17.378 ; 16.970 ;
; SW[16]     ; HEX2[2]     ; 17.939 ; 17.549 ; 18.262 ; 17.949 ;
; SW[16]     ; HEX2[3]     ; 12.187 ; 12.168 ; 12.577 ; 12.538 ;
; SW[16]     ; HEX2[4]     ; 14.685 ; 14.505 ; 15.080 ; 14.862 ;
; SW[16]     ; HEX2[5]     ; 13.284 ; 13.193 ; 13.697 ; 13.559 ;
; SW[16]     ; HEX2[6]     ; 13.392 ; 13.397 ; 13.748 ; 13.789 ;
; SW[16]     ; HEX3[0]     ; 13.397 ; 13.214 ; 13.770 ; 13.582 ;
; SW[16]     ; HEX3[1]     ; 13.415 ; 13.289 ; 13.769 ; 13.661 ;
; SW[16]     ; HEX3[2]     ; 13.403 ; 13.295 ; 13.775 ; 13.644 ;
; SW[16]     ; HEX3[3]     ; 13.085 ; 12.987 ; 13.458 ; 13.345 ;
; SW[16]     ; HEX3[4]     ; 13.975 ; 13.834 ; 14.348 ; 14.189 ;
; SW[16]     ; HEX3[5]     ; 14.094 ; 13.852 ; 14.466 ; 14.204 ;
; SW[16]     ; HEX3[6]     ; 15.758 ; 16.144 ; 16.130 ; 16.499 ;
; SW[16]     ; HEX4[0]     ; 13.744 ; 13.639 ; 14.071 ; 14.002 ;
; SW[16]     ; HEX4[1]     ; 13.305 ; 13.159 ; 13.632 ; 13.522 ;
; SW[16]     ; HEX4[2]     ; 14.143 ; 13.982 ; 14.506 ; 14.312 ;
; SW[16]     ; HEX4[3]     ; 13.905 ; 13.742 ; 14.261 ; 14.080 ;
; SW[16]     ; HEX4[4]     ; 13.303 ; 13.162 ; 13.630 ; 13.525 ;
; SW[16]     ; HEX4[5]     ; 16.237 ; 15.965 ; 16.600 ; 16.292 ;
; SW[16]     ; HEX4[6]     ; 13.321 ; 13.444 ; 13.683 ; 13.780 ;
; SW[16]     ; HEX5[0]     ; 12.946 ; 12.897 ; 13.244 ; 13.164 ;
; SW[16]     ; HEX5[1]     ; 13.684 ; 13.525 ; 13.950 ; 13.822 ;
; SW[16]     ; HEX5[2]     ; 14.749 ; 14.607 ; 15.050 ; 14.888 ;
; SW[16]     ; HEX5[3]     ; 12.891 ; 12.857 ; 13.188 ; 13.154 ;
; SW[16]     ; HEX5[4]     ; 13.674 ; 13.629 ; 13.971 ; 13.896 ;
; SW[16]     ; HEX5[5]     ; 15.404 ; 15.078 ; 15.705 ; 15.358 ;
; SW[16]     ; HEX5[6]     ; 14.278 ; 14.413 ; 14.575 ; 14.685 ;
; SW[16]     ; HEX6[0]     ; 13.881 ; 13.818 ; 14.228 ; 14.140 ;
; SW[16]     ; HEX6[1]     ; 12.916 ; 12.810 ; 13.225 ; 13.157 ;
; SW[16]     ; HEX6[2]     ; 15.187 ; 15.065 ; 15.435 ; 15.412 ;
; SW[16]     ; HEX6[3]     ; 16.931 ; 16.511 ; 17.278 ; 16.842 ;
; SW[16]     ; HEX6[4]     ; 13.701 ; 13.650 ; 14.048 ; 13.898 ;
; SW[16]     ; HEX6[5]     ; 14.729 ; 14.558 ; 15.040 ; 14.905 ;
; SW[16]     ; HEX6[6]     ; 13.594 ; 13.737 ; 13.941 ; 14.016 ;
; SW[16]     ; HEX7[0]     ; 11.340 ; 11.166 ; 11.684 ; 11.458 ;
; SW[16]     ; HEX7[1]     ; 10.385 ; 10.311 ; 10.722 ; 10.628 ;
; SW[16]     ; HEX7[2]     ; 11.829 ; 11.593 ; 12.108 ; 11.970 ;
; SW[16]     ; HEX7[3]     ; 9.573  ; 9.550  ; 9.921  ; 9.827  ;
; SW[16]     ; HEX7[4]     ; 10.054 ; 9.977  ; 10.385 ; 10.272 ;
; SW[16]     ; HEX7[5]     ; 10.018 ; 9.921  ; 10.350 ; 10.242 ;
; SW[16]     ; HEX7[6]     ; 10.096 ; 10.231 ; 10.391 ; 10.565 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; HEX0[0]     ; 12.266 ; 12.142 ; 12.563 ; 12.439 ;
; SW[0]      ; HEX0[1]     ; 14.621 ; 14.354 ; 14.918 ; 14.651 ;
; SW[0]      ; HEX0[2]     ; 13.393 ; 13.396 ; 13.659 ; 13.693 ;
; SW[0]      ; HEX0[3]     ; 12.277 ; 12.202 ; 12.574 ; 12.499 ;
; SW[0]      ; HEX0[4]     ; 12.721 ; 12.751 ; 13.018 ; 13.017 ;
; SW[0]      ; HEX0[5]     ; 14.954 ; 14.755 ; 15.251 ; 15.052 ;
; SW[0]      ; HEX0[6]     ; 11.790 ; 11.937 ; 12.087 ; 12.216 ;
; SW[0]      ; HEX1[0]     ; 12.735 ; 12.598 ; 13.056 ; 12.919 ;
; SW[0]      ; HEX1[1]     ; 15.666 ; 15.430 ; 15.987 ; 15.751 ;
; SW[0]      ; HEX1[2]     ; 12.156 ; 12.138 ; 12.477 ; 12.402 ;
; SW[0]      ; HEX1[3]     ; 13.233 ; 13.046 ; 13.554 ; 13.367 ;
; SW[0]      ; HEX1[4]     ; 12.467 ; 12.245 ; 12.731 ; 12.566 ;
; SW[0]      ; HEX1[5]     ; 13.997 ; 13.778 ; 14.261 ; 14.099 ;
; SW[0]      ; HEX1[6]     ; 13.171 ; 13.249 ; 13.492 ; 13.570 ;
; SW[0]      ; HEX2[0]     ; 12.149 ; 12.116 ; 12.439 ; 12.406 ;
; SW[0]      ; HEX2[1]     ; 16.087 ; 15.699 ; 16.377 ; 15.989 ;
; SW[0]      ; HEX2[2]     ; 16.994 ; 16.726 ; 17.284 ; 17.021 ;
; SW[0]      ; HEX2[3]     ; 11.470 ; 11.452 ; 11.760 ; 11.742 ;
; SW[0]      ; HEX2[4]     ; 13.995 ; 13.696 ; 14.290 ; 13.986 ;
; SW[0]      ; HEX2[5]     ; 12.670 ; 12.438 ; 12.965 ; 12.728 ;
; SW[0]      ; HEX2[6]     ; 12.629 ; 12.636 ; 12.919 ; 12.926 ;
; SW[0]      ; HEX3[0]     ; 12.589 ; 12.431 ; 12.888 ; 12.730 ;
; SW[0]      ; HEX3[1]     ; 12.624 ; 12.491 ; 12.923 ; 12.790 ;
; SW[0]      ; HEX3[2]     ; 12.584 ; 12.494 ; 12.883 ; 12.793 ;
; SW[0]      ; HEX3[3]     ; 12.286 ; 12.204 ; 12.585 ; 12.503 ;
; SW[0]      ; HEX3[4]     ; 13.133 ; 13.101 ; 13.432 ; 13.405 ;
; SW[0]      ; HEX3[5]     ; 13.249 ; 13.031 ; 13.548 ; 13.330 ;
; SW[0]      ; HEX3[6]     ; 14.879 ; 15.232 ; 15.178 ; 15.531 ;
; SW[0]      ; HEX4[0]     ; 12.507 ; 12.404 ; 12.771 ; 12.700 ;
; SW[0]      ; HEX4[1]     ; 12.102 ; 11.931 ; 12.365 ; 12.223 ;
; SW[0]      ; HEX4[2]     ; 12.891 ; 12.710 ; 13.156 ; 13.005 ;
; SW[0]      ; HEX4[3]     ; 12.671 ; 12.485 ; 12.934 ; 12.780 ;
; SW[0]      ; HEX4[4]     ; 12.141 ; 11.948 ; 12.350 ; 12.305 ;
; SW[0]      ; HEX4[5]     ; 14.906 ; 14.618 ; 15.169 ; 14.913 ;
; SW[0]      ; HEX4[6]     ; 12.105 ; 12.228 ; 12.399 ; 12.492 ;
; SW[0]      ; HEX5[0]     ; 11.945 ; 11.887 ; 12.168 ; 12.090 ;
; SW[0]      ; HEX5[1]     ; 12.650 ; 12.538 ; 12.875 ; 12.741 ;
; SW[0]      ; HEX5[2]     ; 13.641 ; 13.525 ; 13.940 ; 13.728 ;
; SW[0]      ; HEX5[3]     ; 11.937 ; 11.887 ; 12.147 ; 12.112 ;
; SW[0]      ; HEX5[4]     ; 12.665 ; 12.612 ; 12.868 ; 12.953 ;
; SW[0]      ; HEX5[5]     ; 14.288 ; 13.957 ; 14.491 ; 14.160 ;
; SW[0]      ; HEX5[6]     ; 13.208 ; 13.332 ; 13.411 ; 13.592 ;
; SW[0]      ; HEX6[0]     ; 12.555 ; 12.449 ; 12.843 ; 12.760 ;
; SW[0]      ; HEX6[1]     ; 11.617 ; 11.512 ; 11.896 ; 11.811 ;
; SW[0]      ; HEX6[2]     ; 13.809 ; 13.710 ; 14.088 ; 14.031 ;
; SW[0]      ; HEX6[3]     ; 15.453 ; 15.042 ; 15.769 ; 15.321 ;
; SW[0]      ; HEX6[4]     ; 12.355 ; 12.292 ; 12.676 ; 12.571 ;
; SW[0]      ; HEX6[5]     ; 13.344 ; 13.166 ; 13.623 ; 13.487 ;
; SW[0]      ; HEX6[6]     ; 12.267 ; 12.372 ; 12.553 ; 12.651 ;
; SW[0]      ; HEX7[0]     ; 15.415 ; 15.234 ; 15.735 ; 15.554 ;
; SW[0]      ; HEX7[1]     ; 14.506 ; 14.421 ; 14.826 ; 14.741 ;
; SW[0]      ; HEX7[2]     ; 15.897 ; 15.792 ; 16.217 ; 16.070 ;
; SW[0]      ; HEX7[3]     ; 13.720 ; 13.680 ; 14.040 ; 14.000 ;
; SW[0]      ; HEX7[4]     ; 14.286 ; 14.100 ; 14.564 ; 14.420 ;
; SW[0]      ; HEX7[5]     ; 14.275 ; 14.065 ; 14.553 ; 14.385 ;
; SW[0]      ; HEX7[6]     ; 14.211 ; 14.343 ; 14.531 ; 14.663 ;
; SW[1]      ; HEX0[0]     ; 12.017 ; 11.919 ; 12.336 ; 12.238 ;
; SW[1]      ; HEX0[1]     ; 14.373 ; 14.102 ; 14.692 ; 14.421 ;
; SW[1]      ; HEX0[2]     ; 13.151 ; 13.146 ; 13.439 ; 13.465 ;
; SW[1]      ; HEX0[3]     ; 11.992 ; 11.869 ; 12.311 ; 12.188 ;
; SW[1]      ; HEX0[4]     ; 12.505 ; 12.519 ; 12.824 ; 12.807 ;
; SW[1]      ; HEX0[5]     ; 14.741 ; 14.510 ; 15.060 ; 14.829 ;
; SW[1]      ; HEX0[6]     ; 11.543 ; 11.653 ; 11.862 ; 11.972 ;
; SW[1]      ; HEX1[0]     ; 11.970 ; 11.877 ; 12.252 ; 12.143 ;
; SW[1]      ; HEX1[1]     ; 14.893 ; 14.701 ; 15.176 ; 14.961 ;
; SW[1]      ; HEX1[2]     ; 11.390 ; 11.373 ; 11.737 ; 11.582 ;
; SW[1]      ; HEX1[3]     ; 12.467 ; 12.322 ; 12.747 ; 12.562 ;
; SW[1]      ; HEX1[4]     ; 11.721 ; 11.533 ; 11.930 ; 11.880 ;
; SW[1]      ; HEX1[5]     ; 13.165 ; 13.077 ; 13.460 ; 13.300 ;
; SW[1]      ; HEX1[6]     ; 12.443 ; 12.494 ; 12.688 ; 12.760 ;
; SW[1]      ; HEX2[0]     ; 11.529 ; 11.460 ; 11.802 ; 11.738 ;
; SW[1]      ; HEX2[1]     ; 15.460 ; 15.035 ; 15.733 ; 15.313 ;
; SW[1]      ; HEX2[2]     ; 16.380 ; 15.974 ; 16.636 ; 16.287 ;
; SW[1]      ; HEX2[3]     ; 10.855 ; 10.800 ; 11.128 ; 11.078 ;
; SW[1]      ; HEX2[4]     ; 13.247 ; 13.048 ; 13.560 ; 13.304 ;
; SW[1]      ; HEX2[5]     ; 11.937 ; 11.784 ; 12.210 ; 12.062 ;
; SW[1]      ; HEX2[6]     ; 11.956 ; 12.000 ; 12.234 ; 12.273 ;
; SW[1]      ; HEX3[0]     ; 12.620 ; 12.426 ; 12.927 ; 12.733 ;
; SW[1]      ; HEX3[1]     ; 12.697 ; 12.497 ; 13.004 ; 12.804 ;
; SW[1]      ; HEX3[2]     ; 12.667 ; 12.512 ; 12.979 ; 12.819 ;
; SW[1]      ; HEX3[3]     ; 12.321 ; 12.225 ; 12.628 ; 12.532 ;
; SW[1]      ; HEX3[4]     ; 13.177 ; 13.114 ; 13.484 ; 13.426 ;
; SW[1]      ; HEX3[5]     ; 13.329 ; 13.069 ; 13.636 ; 13.376 ;
; SW[1]      ; HEX3[6]     ; 14.890 ; 15.304 ; 15.197 ; 15.611 ;
; SW[1]      ; HEX4[0]     ; 12.996 ; 12.893 ; 13.271 ; 13.199 ;
; SW[1]      ; HEX4[1]     ; 12.591 ; 12.420 ; 12.865 ; 12.723 ;
; SW[1]      ; HEX4[2]     ; 13.380 ; 13.199 ; 13.656 ; 13.505 ;
; SW[1]      ; HEX4[3]     ; 13.160 ; 12.974 ; 13.434 ; 13.280 ;
; SW[1]      ; HEX4[4]     ; 12.584 ; 12.437 ; 12.850 ; 12.743 ;
; SW[1]      ; HEX4[5]     ; 15.395 ; 15.107 ; 15.669 ; 15.413 ;
; SW[1]      ; HEX4[6]     ; 12.594 ; 12.717 ; 12.899 ; 12.992 ;
; SW[1]      ; HEX5[0]     ; 12.128 ; 12.053 ; 12.375 ; 12.300 ;
; SW[1]      ; HEX5[1]     ; 12.834 ; 12.684 ; 13.081 ; 12.931 ;
; SW[1]      ; HEX5[2]     ; 13.839 ; 13.674 ; 14.086 ; 13.921 ;
; SW[1]      ; HEX5[3]     ; 12.072 ; 11.992 ; 12.319 ; 12.239 ;
; SW[1]      ; HEX5[4]     ; 12.827 ; 12.766 ; 13.074 ; 13.013 ;
; SW[1]      ; HEX5[5]     ; 14.453 ; 14.134 ; 14.700 ; 14.381 ;
; SW[1]      ; HEX5[6]     ; 13.373 ; 13.517 ; 13.620 ; 13.764 ;
; SW[1]      ; HEX6[0]     ; 13.164 ; 13.116 ; 13.472 ; 13.379 ;
; SW[1]      ; HEX6[1]     ; 12.238 ; 12.119 ; 12.543 ; 12.427 ;
; SW[1]      ; HEX6[2]     ; 14.477 ; 14.336 ; 14.735 ; 14.640 ;
; SW[1]      ; HEX6[3]     ; 16.065 ; 15.622 ; 16.373 ; 15.930 ;
; SW[1]      ; HEX6[4]     ; 12.963 ; 12.960 ; 13.271 ; 13.218 ;
; SW[1]      ; HEX6[5]     ; 13.981 ; 13.779 ; 14.270 ; 14.087 ;
; SW[1]      ; HEX6[6]     ; 12.879 ; 12.996 ; 13.187 ; 13.298 ;
; SW[1]      ; HEX7[0]     ; 15.590 ; 15.373 ; 15.890 ; 15.673 ;
; SW[1]      ; HEX7[1]     ; 14.683 ; 14.561 ; 14.983 ; 14.861 ;
; SW[1]      ; HEX7[2]     ; 16.207 ; 15.853 ; 16.512 ; 16.153 ;
; SW[1]      ; HEX7[3]     ; 13.895 ; 13.818 ; 14.195 ; 14.118 ;
; SW[1]      ; HEX7[4]     ; 14.354 ; 14.379 ; 14.654 ; 14.684 ;
; SW[1]      ; HEX7[5]     ; 14.340 ; 14.204 ; 14.640 ; 14.504 ;
; SW[1]      ; HEX7[6]     ; 14.351 ; 14.520 ; 14.651 ; 14.820 ;
; SW[2]      ; HEX0[0]     ; 11.946 ; 11.857 ; 12.172 ; 12.083 ;
; SW[2]      ; HEX0[1]     ; 14.334 ; 14.046 ; 14.698 ; 14.272 ;
; SW[2]      ; HEX0[2]     ; 13.026 ; 13.089 ; 13.252 ; 13.315 ;
; SW[2]      ; HEX0[3]     ; 11.921 ; 11.833 ; 12.147 ; 12.059 ;
; SW[2]      ; HEX0[4]     ; 12.402 ; 12.380 ; 12.628 ; 12.606 ;
; SW[2]      ; HEX0[5]     ; 14.638 ; 14.475 ; 14.864 ; 14.701 ;
; SW[2]      ; HEX0[6]     ; 11.502 ; 11.581 ; 11.728 ; 11.807 ;
; SW[2]      ; HEX1[0]     ; 11.576 ; 11.476 ; 11.913 ; 11.813 ;
; SW[2]      ; HEX1[1]     ; 14.603 ; 14.313 ; 14.883 ; 14.650 ;
; SW[2]      ; HEX1[2]     ; 11.000 ; 10.925 ; 11.337 ; 11.262 ;
; SW[2]      ; HEX1[3]     ; 12.076 ; 11.926 ; 12.413 ; 12.263 ;
; SW[2]      ; HEX1[4]     ; 11.219 ; 11.122 ; 11.556 ; 11.459 ;
; SW[2]      ; HEX1[5]     ; 12.748 ; 12.656 ; 13.085 ; 12.993 ;
; SW[2]      ; HEX1[6]     ; 12.053 ; 12.094 ; 12.390 ; 12.431 ;
; SW[2]      ; HEX2[0]     ; 11.871 ; 11.838 ; 12.123 ; 12.090 ;
; SW[2]      ; HEX2[1]     ; 15.809 ; 15.421 ; 16.061 ; 15.673 ;
; SW[2]      ; HEX2[2]     ; 16.716 ; 16.406 ; 16.968 ; 16.663 ;
; SW[2]      ; HEX2[3]     ; 11.192 ; 11.174 ; 11.444 ; 11.426 ;
; SW[2]      ; HEX2[4]     ; 13.675 ; 13.418 ; 13.932 ; 13.670 ;
; SW[2]      ; HEX2[5]     ; 12.350 ; 12.160 ; 12.607 ; 12.412 ;
; SW[2]      ; HEX2[6]     ; 12.351 ; 12.358 ; 12.603 ; 12.610 ;
; SW[2]      ; HEX3[0]     ; 12.101 ; 11.905 ; 12.349 ; 12.153 ;
; SW[2]      ; HEX3[1]     ; 12.133 ; 11.963 ; 12.381 ; 12.211 ;
; SW[2]      ; HEX3[2]     ; 12.095 ; 11.990 ; 12.343 ; 12.243 ;
; SW[2]      ; HEX3[3]     ; 11.796 ; 11.678 ; 12.044 ; 11.926 ;
; SW[2]      ; HEX3[4]     ; 12.660 ; 12.488 ; 12.913 ; 12.736 ;
; SW[2]      ; HEX3[5]     ; 12.775 ; 12.502 ; 13.028 ; 12.750 ;
; SW[2]      ; HEX3[6]     ; 14.352 ; 14.741 ; 14.600 ; 14.989 ;
; SW[2]      ; HEX4[0]     ; 12.568 ; 12.465 ; 12.831 ; 12.760 ;
; SW[2]      ; HEX4[1]     ; 12.163 ; 11.992 ; 12.425 ; 12.283 ;
; SW[2]      ; HEX4[2]     ; 12.952 ; 12.771 ; 13.216 ; 13.065 ;
; SW[2]      ; HEX4[3]     ; 12.732 ; 12.546 ; 12.994 ; 12.840 ;
; SW[2]      ; HEX4[4]     ; 12.153 ; 12.009 ; 12.410 ; 12.318 ;
; SW[2]      ; HEX4[5]     ; 14.967 ; 14.679 ; 15.229 ; 14.973 ;
; SW[2]      ; HEX4[6]     ; 12.166 ; 12.289 ; 12.459 ; 12.552 ;
; SW[2]      ; HEX5[0]     ; 11.308 ; 11.228 ; 11.601 ; 11.526 ;
; SW[2]      ; HEX5[1]     ; 12.014 ; 11.859 ; 12.307 ; 12.157 ;
; SW[2]      ; HEX5[2]     ; 13.005 ; 12.870 ; 13.310 ; 13.147 ;
; SW[2]      ; HEX5[3]     ; 11.252 ; 11.167 ; 11.545 ; 11.465 ;
; SW[2]      ; HEX5[4]     ; 12.023 ; 11.932 ; 12.300 ; 12.237 ;
; SW[2]      ; HEX5[5]     ; 13.649 ; 13.300 ; 13.926 ; 13.605 ;
; SW[2]      ; HEX5[6]     ; 12.548 ; 12.697 ; 12.846 ; 12.990 ;
; SW[2]      ; HEX6[0]     ; 12.165 ; 12.057 ; 12.439 ; 12.331 ;
; SW[2]      ; HEX6[1]     ; 11.248 ; 11.113 ; 11.587 ; 11.387 ;
; SW[2]      ; HEX6[2]     ; 13.435 ; 13.314 ; 13.709 ; 13.588 ;
; SW[2]      ; HEX6[3]     ; 15.065 ; 14.620 ; 15.339 ; 14.894 ;
; SW[2]      ; HEX6[4]     ; 11.965 ; 11.874 ; 12.239 ; 12.148 ;
; SW[2]      ; HEX6[5]     ; 12.949 ; 12.777 ; 13.223 ; 13.051 ;
; SW[2]      ; HEX6[6]     ; 11.851 ; 11.995 ; 12.125 ; 12.269 ;
; SW[2]      ; HEX7[0]     ; 15.764 ; 15.570 ; 15.929 ; 15.742 ;
; SW[2]      ; HEX7[1]     ; 14.818 ; 14.715 ; 15.117 ; 14.876 ;
; SW[2]      ; HEX7[2]     ; 16.211 ; 16.022 ; 16.383 ; 16.183 ;
; SW[2]      ; HEX7[3]     ; 14.032 ; 13.966 ; 14.234 ; 14.127 ;
; SW[2]      ; HEX7[4]     ; 14.557 ; 14.461 ; 14.726 ; 14.622 ;
; SW[2]      ; HEX7[5]     ; 14.485 ; 14.382 ; 14.646 ; 14.572 ;
; SW[2]      ; HEX7[6]     ; 14.530 ; 14.667 ; 14.700 ; 14.828 ;
; SW[3]      ; HEX0[0]     ; 13.263 ; 13.137 ; 13.533 ; 13.407 ;
; SW[3]      ; HEX0[1]     ; 15.616 ; 15.324 ; 15.886 ; 15.594 ;
; SW[3]      ; HEX0[2]     ; 14.341 ; 14.428 ; 14.611 ; 14.750 ;
; SW[3]      ; HEX0[3]     ; 13.236 ; 13.111 ; 13.506 ; 13.381 ;
; SW[3]      ; HEX0[4]     ; 13.773 ; 13.658 ; 14.095 ; 13.928 ;
; SW[3]      ; HEX0[5]     ; 16.009 ; 15.753 ; 16.331 ; 16.023 ;
; SW[3]      ; HEX0[6]     ; 12.781 ; 12.897 ; 13.051 ; 13.167 ;
; SW[3]      ; HEX1[0]     ; 12.681 ; 12.544 ; 13.018 ; 12.886 ;
; SW[3]      ; HEX1[1]     ; 15.612 ; 15.376 ; 15.948 ; 15.717 ;
; SW[3]      ; HEX1[2]     ; 12.102 ; 12.015 ; 12.449 ; 12.332 ;
; SW[3]      ; HEX1[3]     ; 13.179 ; 12.992 ; 13.515 ; 13.333 ;
; SW[3]      ; HEX1[4]     ; 12.344 ; 12.191 ; 12.661 ; 12.538 ;
; SW[3]      ; HEX1[5]     ; 13.874 ; 13.724 ; 14.191 ; 14.071 ;
; SW[3]      ; HEX1[6]     ; 13.117 ; 13.195 ; 13.458 ; 13.531 ;
; SW[3]      ; HEX2[0]     ; 12.549 ; 12.516 ; 12.862 ; 12.829 ;
; SW[3]      ; HEX2[1]     ; 16.487 ; 16.099 ; 16.800 ; 16.412 ;
; SW[3]      ; HEX2[2]     ; 17.394 ; 17.083 ; 17.707 ; 17.365 ;
; SW[3]      ; HEX2[3]     ; 11.870 ; 11.852 ; 12.183 ; 12.165 ;
; SW[3]      ; HEX2[4]     ; 14.352 ; 14.096 ; 14.634 ; 14.409 ;
; SW[3]      ; HEX2[5]     ; 13.027 ; 12.838 ; 13.309 ; 13.151 ;
; SW[3]      ; HEX2[6]     ; 13.029 ; 13.036 ; 13.342 ; 13.349 ;
; SW[3]      ; HEX3[0]     ; 12.723 ; 12.527 ; 13.054 ; 12.863 ;
; SW[3]      ; HEX3[1]     ; 12.755 ; 12.585 ; 13.086 ; 12.921 ;
; SW[3]      ; HEX3[2]     ; 12.717 ; 12.611 ; 13.063 ; 12.926 ;
; SW[3]      ; HEX3[3]     ; 12.418 ; 12.300 ; 12.749 ; 12.636 ;
; SW[3]      ; HEX3[4]     ; 13.281 ; 13.110 ; 13.596 ; 13.456 ;
; SW[3]      ; HEX3[5]     ; 13.396 ; 13.124 ; 13.711 ; 13.470 ;
; SW[3]      ; HEX3[6]     ; 14.974 ; 15.363 ; 15.310 ; 15.694 ;
; SW[3]      ; HEX4[0]     ; 14.115 ; 14.006 ; 14.381 ; 14.272 ;
; SW[3]      ; HEX4[1]     ; 13.710 ; 13.531 ; 13.976 ; 13.797 ;
; SW[3]      ; HEX4[2]     ; 14.502 ; 14.353 ; 14.768 ; 14.711 ;
; SW[3]      ; HEX4[3]     ; 14.279 ; 14.089 ; 14.545 ; 14.355 ;
; SW[3]      ; HEX4[4]     ; 13.729 ; 13.550 ; 14.087 ; 13.816 ;
; SW[3]      ; HEX4[5]     ; 16.550 ; 16.223 ; 16.908 ; 16.489 ;
; SW[3]      ; HEX4[6]     ; 13.708 ; 13.837 ; 13.974 ; 14.103 ;
; SW[3]      ; HEX5[0]     ; 12.155 ; 12.080 ; 12.469 ; 12.389 ;
; SW[3]      ; HEX5[1]     ; 12.861 ; 12.711 ; 13.175 ; 13.020 ;
; SW[3]      ; HEX5[2]     ; 13.916 ; 13.701 ; 14.166 ; 14.048 ;
; SW[3]      ; HEX5[3]     ; 12.099 ; 12.019 ; 12.413 ; 12.328 ;
; SW[3]      ; HEX5[4]     ; 12.854 ; 12.843 ; 13.201 ; 13.093 ;
; SW[3]      ; HEX5[5]     ; 14.480 ; 14.211 ; 14.827 ; 14.461 ;
; SW[3]      ; HEX5[6]     ; 13.400 ; 13.544 ; 13.709 ; 13.858 ;
; SW[3]      ; HEX6[0]     ; 13.730 ; 13.659 ; 14.039 ; 13.968 ;
; SW[3]      ; HEX6[1]     ; 12.807 ; 12.719 ; 13.116 ; 13.028 ;
; SW[3]      ; HEX6[2]     ; 14.992 ; 14.953 ; 15.301 ; 15.230 ;
; SW[3]      ; HEX6[3]     ; 16.622 ; 16.214 ; 16.931 ; 16.523 ;
; SW[3]      ; HEX6[4]     ; 13.607 ; 13.478 ; 13.884 ; 13.787 ;
; SW[3]      ; HEX6[5]     ; 14.578 ; 14.367 ; 14.855 ; 14.676 ;
; SW[3]      ; HEX6[6]     ; 13.450 ; 13.556 ; 13.759 ; 13.865 ;
; SW[3]      ; HEX7[0]     ; 15.582 ; 15.401 ; 15.917 ; 15.736 ;
; SW[3]      ; HEX7[1]     ; 14.673 ; 14.588 ; 15.008 ; 14.923 ;
; SW[3]      ; HEX7[2]     ; 16.064 ; 15.935 ; 16.399 ; 16.240 ;
; SW[3]      ; HEX7[3]     ; 13.887 ; 13.847 ; 14.222 ; 14.182 ;
; SW[3]      ; HEX7[4]     ; 14.429 ; 14.267 ; 14.734 ; 14.602 ;
; SW[3]      ; HEX7[5]     ; 14.418 ; 14.232 ; 14.723 ; 14.567 ;
; SW[3]      ; HEX7[6]     ; 14.378 ; 14.510 ; 14.713 ; 14.845 ;
; SW[16]     ; HEX0[0]     ; 11.878 ; 11.757 ; 12.223 ; 12.097 ;
; SW[16]     ; HEX0[1]     ; 14.233 ; 13.946 ; 14.576 ; 14.284 ;
; SW[16]     ; HEX0[2]     ; 13.070 ; 12.989 ; 13.301 ; 13.418 ;
; SW[16]     ; HEX0[3]     ; 11.852 ; 11.732 ; 12.196 ; 12.071 ;
; SW[16]     ; HEX0[4]     ; 12.334 ; 12.402 ; 12.764 ; 12.618 ;
; SW[16]     ; HEX0[5]     ; 14.570 ; 14.494 ; 14.998 ; 14.713 ;
; SW[16]     ; HEX0[6]     ; 11.401 ; 11.512 ; 11.741 ; 11.857 ;
; SW[16]     ; HEX1[0]     ; 12.353 ; 12.224 ; 12.684 ; 12.584 ;
; SW[16]     ; HEX1[1]     ; 15.287 ; 15.161 ; 15.665 ; 15.421 ;
; SW[16]     ; HEX1[2]     ; 11.774 ; 11.669 ; 12.108 ; 12.033 ;
; SW[16]     ; HEX1[3]     ; 12.852 ; 12.671 ; 13.184 ; 13.034 ;
; SW[16]     ; HEX1[4]     ; 11.998 ; 11.870 ; 12.327 ; 12.230 ;
; SW[16]     ; HEX1[5]     ; 13.525 ; 13.401 ; 13.856 ; 13.764 ;
; SW[16]     ; HEX1[6]     ; 12.797 ; 12.869 ; 13.161 ; 13.202 ;
; SW[16]     ; HEX2[0]     ; 12.093 ; 12.029 ; 12.443 ; 12.374 ;
; SW[16]     ; HEX2[1]     ; 16.024 ; 15.604 ; 16.374 ; 15.949 ;
; SW[16]     ; HEX2[2]     ; 16.927 ; 16.620 ; 17.313 ; 16.888 ;
; SW[16]     ; HEX2[3]     ; 11.419 ; 11.369 ; 11.769 ; 11.714 ;
; SW[16]     ; HEX2[4]     ; 13.893 ; 13.595 ; 14.161 ; 13.981 ;
; SW[16]     ; HEX2[5]     ; 12.501 ; 12.353 ; 12.851 ; 12.698 ;
; SW[16]     ; HEX2[6]     ; 12.525 ; 12.564 ; 12.870 ; 12.914 ;
; SW[16]     ; HEX3[0]     ; 12.625 ; 12.431 ; 12.961 ; 12.770 ;
; SW[16]     ; HEX3[1]     ; 12.657 ; 12.489 ; 12.993 ; 12.828 ;
; SW[16]     ; HEX3[2]     ; 12.621 ; 12.497 ; 12.988 ; 12.833 ;
; SW[16]     ; HEX3[3]     ; 12.320 ; 12.204 ; 12.656 ; 12.543 ;
; SW[16]     ; HEX3[4]     ; 13.167 ; 13.014 ; 13.503 ; 13.381 ;
; SW[16]     ; HEX3[5]     ; 13.282 ; 13.028 ; 13.618 ; 13.395 ;
; SW[16]     ; HEX3[6]     ; 14.878 ; 15.265 ; 15.217 ; 15.601 ;
; SW[16]     ; HEX4[0]     ; 12.819 ; 12.713 ; 13.149 ; 13.045 ;
; SW[16]     ; HEX4[1]     ; 12.415 ; 12.238 ; 12.745 ; 12.571 ;
; SW[16]     ; HEX4[2]     ; 13.209 ; 13.024 ; 13.570 ; 13.354 ;
; SW[16]     ; HEX4[3]     ; 12.983 ; 12.796 ; 13.313 ; 13.128 ;
; SW[16]     ; HEX4[4]     ; 12.400 ; 12.257 ; 12.730 ; 12.618 ;
; SW[16]     ; HEX4[5]     ; 15.221 ; 14.930 ; 15.551 ; 15.291 ;
; SW[16]     ; HEX4[6]     ; 12.415 ; 12.541 ; 12.747 ; 12.871 ;
; SW[16]     ; HEX5[0]     ; 12.214 ; 12.171 ; 12.575 ; 12.497 ;
; SW[16]     ; HEX5[1]     ; 12.973 ; 12.803 ; 13.283 ; 13.128 ;
; SW[16]     ; HEX5[2]     ; 13.917 ; 13.797 ; 14.274 ; 14.149 ;
; SW[16]     ; HEX5[3]     ; 12.166 ; 12.118 ; 12.521 ; 12.436 ;
; SW[16]     ; HEX5[4]     ; 12.915 ; 12.876 ; 13.276 ; 13.201 ;
; SW[16]     ; HEX5[5]     ; 14.544 ; 14.249 ; 14.905 ; 14.569 ;
; SW[16]     ; HEX5[6]     ; 13.499 ; 13.611 ; 13.817 ; 13.966 ;
; SW[16]     ; HEX6[0]     ; 12.883 ; 12.776 ; 13.167 ; 13.059 ;
; SW[16]     ; HEX6[1]     ; 11.956 ; 11.832 ; 12.244 ; 12.115 ;
; SW[16]     ; HEX6[2]     ; 14.152 ; 14.033 ; 14.437 ; 14.316 ;
; SW[16]     ; HEX6[3]     ; 15.783 ; 15.339 ; 16.067 ; 15.622 ;
; SW[16]     ; HEX6[4]     ; 12.682 ; 12.593 ; 12.967 ; 12.876 ;
; SW[16]     ; HEX6[5]     ; 13.666 ; 13.496 ; 13.951 ; 13.779 ;
; SW[16]     ; HEX6[6]     ; 12.570 ; 12.713 ; 12.853 ; 12.997 ;
; SW[16]     ; HEX7[0]     ; 10.662 ; 10.450 ; 10.973 ; 10.756 ;
; SW[16]     ; HEX7[1]     ; 9.755  ; 9.638  ; 10.066 ; 9.944  ;
; SW[16]     ; HEX7[2]     ; 11.146 ; 11.048 ; 11.565 ; 11.236 ;
; SW[16]     ; HEX7[3]     ; 8.967  ; 8.895  ; 9.278  ; 9.201  ;
; SW[16]     ; HEX7[4]     ; 9.542  ; 9.318  ; 9.737  ; 9.768  ;
; SW[16]     ; HEX7[5]     ; 9.411  ; 9.280  ; 9.723  ; 9.587  ;
; SW[16]     ; HEX7[6]     ; 9.427  ; 9.591  ; 9.734  ; 9.903  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; 5.666 ; 5.597 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; 5.684 ; 5.615 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; 5.684 ; 5.615 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; 5.691 ; 5.622 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; 5.691 ; 5.622 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; 5.691 ; 5.622 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; 5.691 ; 5.622 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; 5.691 ; 5.622 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; 5.691 ; 5.622 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; 5.684 ; 5.615 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; 5.666 ; 5.597 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; 5.669 ; 5.600 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; 5.669 ; 5.600 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; 5.684 ; 5.615 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; 5.676 ; 5.607 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; 5.676 ; 5.607 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; 5.691 ; 5.622 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; 5.670 ; 5.601 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; 6.864 ; 6.848 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; 5.673 ; 5.604 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; 5.673 ; 5.604 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; 5.676 ; 5.607 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; 5.676 ; 5.607 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; 5.687 ; 5.618 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; 5.687 ; 5.618 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; 5.669 ; 5.600 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; 5.690 ; 5.621 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; 5.666 ; 5.597 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; 5.687 ; 5.618 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; 5.685 ; 5.616 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; 5.671 ; 5.602 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; 5.671 ; 5.602 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; 5.671 ; 5.602 ; Rise       ; clock_50_1      ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; 5.552 ; 5.483 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; 5.569 ; 5.500 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; 5.569 ; 5.500 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; 5.576 ; 5.507 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; 5.576 ; 5.507 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; 5.576 ; 5.507 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; 5.576 ; 5.507 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; 5.576 ; 5.507 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; 5.576 ; 5.507 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; 5.568 ; 5.499 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; 5.552 ; 5.483 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; 5.554 ; 5.485 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; 5.554 ; 5.485 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; 5.568 ; 5.499 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; 5.561 ; 5.492 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; 5.561 ; 5.492 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; 5.576 ; 5.507 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; 5.556 ; 5.487 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; 6.749 ; 6.733 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; 5.558 ; 5.489 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; 5.558 ; 5.489 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; 5.561 ; 5.492 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; 5.561 ; 5.492 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; 5.572 ; 5.503 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; 5.572 ; 5.503 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; 5.554 ; 5.485 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; 5.574 ; 5.505 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; 5.552 ; 5.483 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; 5.572 ; 5.503 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; 5.570 ; 5.501 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; 5.557 ; 5.488 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; 5.557 ; 5.488 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; 5.557 ; 5.488 ; Rise       ; clock_50_1      ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; 5.615     ; 5.684     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; 5.633     ; 5.702     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; 5.633     ; 5.702     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; 5.640     ; 5.709     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; 5.640     ; 5.709     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; 5.640     ; 5.709     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; 5.640     ; 5.709     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; 5.640     ; 5.709     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; 5.640     ; 5.709     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; 5.633     ; 5.702     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; 5.615     ; 5.684     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; 5.618     ; 5.687     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; 5.618     ; 5.687     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; 5.633     ; 5.702     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; 5.625     ; 5.694     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; 5.625     ; 5.694     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; 5.640     ; 5.709     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; 5.619     ; 5.688     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; 6.866     ; 6.882     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; 5.622     ; 5.691     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; 5.622     ; 5.691     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; 5.625     ; 5.694     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; 5.625     ; 5.694     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; 5.636     ; 5.705     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; 5.636     ; 5.705     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; 5.618     ; 5.687     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; 5.639     ; 5.708     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; 5.615     ; 5.684     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; 5.636     ; 5.705     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; 5.634     ; 5.703     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; 5.620     ; 5.689     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; 5.620     ; 5.689     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; 5.620     ; 5.689     ; Rise       ; clock_50_1      ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; 5.500     ; 5.569     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; 5.517     ; 5.586     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; 5.517     ; 5.586     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; 5.524     ; 5.593     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; 5.524     ; 5.593     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; 5.524     ; 5.593     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; 5.524     ; 5.593     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; 5.524     ; 5.593     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; 5.524     ; 5.593     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; 5.516     ; 5.585     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; 5.500     ; 5.569     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; 5.502     ; 5.571     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; 5.502     ; 5.571     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; 5.516     ; 5.585     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; 5.509     ; 5.578     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; 5.509     ; 5.578     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; 5.524     ; 5.593     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; 5.504     ; 5.573     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; 6.750     ; 6.766     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; 5.506     ; 5.575     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; 5.506     ; 5.575     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; 5.509     ; 5.578     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; 5.509     ; 5.578     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; 5.520     ; 5.589     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; 5.520     ; 5.589     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; 5.502     ; 5.571     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; 5.522     ; 5.591     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; 5.500     ; 5.569     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; 5.520     ; 5.589     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; 5.518     ; 5.587     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; 5.505     ; 5.574     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; 5.505     ; 5.574     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; 5.505     ; 5.574     ; Rise       ; clock_50_1      ;
+--------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 12
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 6.587 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                     ; Synchronization Node                                                                                                                                                                          ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1     ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1     ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 6.587                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 5.922        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 0.665        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 8.730                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 7.216        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 1.514        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 9.855                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 7.213        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 2.642        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 10.970                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                   ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 7.043        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 3.927        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 11.820                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 7.042        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 4.778        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 14.435                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 7.218        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 7.217        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 33.284                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.043       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 14.241       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 33.781                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.045       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 14.736       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 35.390                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.044       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.346       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 35.635                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 18.890       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.745       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 35.791                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                   ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.027       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 16.764       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 36.025                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 18.707       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.318       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.685  ; 0.000         ;
; clock_50_1                                                                               ; 14.188 ; 0.000         ;
; n/a                                                                                      ; 16.977 ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                ;
+------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------+-------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.087 ; 0.000         ;
; clock_50_1                                                                               ; 0.168 ; 0.000         ;
; n/a                                                                                      ; 2.603 ; 0.000         ;
+------------------------------------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                             ;
+------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------+--------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 5.575  ; 0.000         ;
; clock_50_1                                                                               ; 16.712 ; 0.000         ;
+------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                             ;
+------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------+-------+---------------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.491 ; 0.000         ;
; clock_50_1                                                                               ; 2.312 ; 0.000         ;
+------------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                      ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ; 2.000 ; 0.000         ;
; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout    ; 2.000 ; 0.000         ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                   ; 3.682 ; 0.000         ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                      ; 3.994 ; 0.000         ;
; pcie_ref_clk                                                                                                                               ; 4.989 ; 0.000         ;
; clock_50_1                                                                                                                                 ; 9.454 ; 0.000         ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 3.685 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.434      ;
; 3.699 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.420      ;
; 3.707 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.149      ; 4.429      ;
; 3.711 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.408      ;
; 3.716 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[27]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.403      ;
; 3.722 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.149      ; 4.414      ;
; 3.725 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.394      ;
; 3.733 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.149      ; 4.403      ;
; 3.742 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[27]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.377      ;
; 3.748 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.149      ; 4.388      ;
; 3.753 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.366      ;
; 3.767 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.352      ;
; 3.775 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.149      ; 4.361      ;
; 3.779 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.340      ;
; 3.784 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[27]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.335      ;
; 3.790 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.149      ; 4.346      ;
; 3.793 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|source_stream_endofpacket_hold                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.143      ; 4.337      ;
; 3.793 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.326      ;
; 3.797 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|source_stream_endofpacket_hold                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.143      ; 4.333      ;
; 3.798 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[67] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.007     ; 4.182      ;
; 3.801 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.149      ; 4.335      ;
; 3.802 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[67] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.007     ; 4.178      ;
; 3.810 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[27]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.309      ;
; 3.812 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[107]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.149      ; 4.324      ;
; 3.816 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.149      ; 4.320      ;
; 3.821 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.298      ;
; 3.823 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.148      ; 4.312      ;
; 3.835 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.284      ;
; 3.837 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[30]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.282      ;
; 3.838 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[107]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.149      ; 4.298      ;
; 3.843 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.149      ; 4.293      ;
; 3.847 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[9]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.272      ;
; 3.848 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[27]                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.271      ;
; 3.849 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.148      ; 4.286      ;
; 3.852 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[27]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.267      ;
; 3.858 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.149      ; 4.278      ;
; 3.861 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|source_stream_endofpacket_hold                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.143      ; 4.269      ;
; 3.861 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[9]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.258      ;
; 3.862 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_beginbursttransfer                                                                                                                                                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.257      ;
; 3.863 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[30]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.256      ;
; 3.865 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|source_stream_endofpacket_hold                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.143      ; 4.265      ;
; 3.866 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[67] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.007     ; 4.114      ;
; 3.869 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[9]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.149      ; 4.267      ;
; 3.870 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[67] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.007     ; 4.110      ;
; 3.874 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[27]                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.245      ;
; 3.878 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[27]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[9]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.241      ;
; 3.880 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[107]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.149      ; 4.256      ;
; 3.884 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[9]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.149      ; 4.252      ;
; 3.885 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[31]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.234      ;
; 3.888 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_beginbursttransfer                                                                                                                                                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.231      ;
; 3.889 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[8]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.230      ;
; 3.891 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.148      ; 4.244      ;
; 3.895 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[31]                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.224      ;
; 3.896 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[28]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.223      ;
; 3.903 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[8]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.216      ;
; 3.905 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[30]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.214      ;
; 3.906 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[107]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.149      ; 4.230      ;
; 3.911 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[8]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.149      ; 4.225      ;
; 3.911 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[31]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.208      ;
; 3.915 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[7]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.204      ;
; 3.916 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[27]                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.203      ;
; 3.917 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.148      ; 4.218      ;
; 3.920 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[27]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[8]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.199      ;
; 3.921 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[31]                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.198      ;
; 3.922 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[28]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.197      ;
; 3.926 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[8]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.149      ; 4.210      ;
; 3.926 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[64] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[15]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.007     ; 4.054      ;
; 3.929 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[7]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.190      ;
; 3.930 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|end_beginbursttransfer                                                                                                                                                                                                                                                                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.189      ;
; 3.930 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[64] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[13]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.007     ; 4.050      ;
; 3.930 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|m_read_burstcount[0]                                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 3.992      ;
; 3.931 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[30]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.188      ;
; 3.932 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|source_stream_endofpacket_hold                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.143      ; 4.198      ;
; 3.936 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|source_stream_endofpacket_hold                                                                                                                                                                                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[9]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.143      ; 4.194      ;
; 3.937 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[7]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.149      ; 4.199      ;
; 3.937 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[67] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.007     ; 4.043      ;
; 3.941 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[67] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[9]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.007     ; 4.039      ;
; 3.942 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_address[27]                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[11]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.177      ;
; 3.946 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[27]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[7]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.173      ;
; 3.946 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_agent:sgdma_m_write_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[0] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.086     ; 3.955      ;
; 3.946 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_agent:sgdma_m_write_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[1] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.086     ; 3.955      ;
; 3.946 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_agent:sgdma_m_write_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[2] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.086     ; 3.955      ;
; 3.946 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_agent:sgdma_m_write_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_5s7:usedw_counter|counter_reg_bit[3] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.086     ; 3.955      ;
; 3.948 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[107]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[10]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.149      ; 4.188      ;
; 3.948 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|m_read_read                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.052     ; 3.987      ;
; 3.952 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[104]                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[7]                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.149      ; 4.184      ;
; 3.952 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_read_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|transactions_left_to_post[1]                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.063     ; 3.972      ;
; 3.952 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_read_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|transactions_left_to_post[2]                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.063     ; 3.972      ;
; 3.952 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_read_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|transactions_left_to_post[0]                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.063     ; 3.972      ;
; 3.952 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_read_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|transactions_left_to_post[3]                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.063     ; 3.972      ;
; 3.953 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_translator:sgdma_m_write_translator|address_register[31]                                                                                                                                                                                                                                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[12]                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.132      ; 4.166      ;
; 3.953 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|m_read_read                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|transactions_left_to_post[1]                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.063     ; 3.971      ;
; 3.953 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|m_read_read                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|transactions_left_to_post[2]                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.063     ; 3.971      ;
; 3.953 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|m_read_read                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|transactions_left_to_post[0]                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.063     ; 3.971      ;
; 3.953 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|m_read_read                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_read:the_amm_master_qsys_with_pcie_sgdma_m_read|transactions_left_to_post[3]                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.063     ; 3.971      ;
; 3.955 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_agent:sgdma_m_write_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[63]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.062      ; 4.062      ;
; 3.955 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_agent:sgdma_m_write_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[62]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.062      ; 4.062      ;
; 3.955 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_agent:sgdma_m_write_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[61]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.062      ; 4.062      ;
; 3.955 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_agent:sgdma_m_write_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[60]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.062      ; 4.062      ;
; 3.955 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_master_agent:sgdma_m_write_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|q_b[59]           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.062      ; 4.062      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.188 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.030     ; 5.769      ;
; 14.312 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[0]                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.039     ; 5.588      ;
; 14.398 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[28]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.042     ; 5.547      ;
; 14.407 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[21]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.037     ; 5.543      ;
; 14.431 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[9]                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 5.453      ;
; 14.438 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[13]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.030     ; 5.519      ;
; 14.446 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[29]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.042     ; 5.499      ;
; 14.464 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[2]                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.041     ; 5.434      ;
; 14.466 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[27]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.042     ; 5.479      ;
; 14.489 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[7]                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.035     ; 5.415      ;
; 14.498 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[31]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.045     ; 5.444      ;
; 14.531 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[12]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.030     ; 5.426      ;
; 14.534 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[3]                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.041     ; 5.364      ;
; 14.543 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.019     ; 5.425      ;
; 14.545 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.017     ; 5.425      ;
; 14.547 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[3]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.030     ; 5.410      ;
; 14.557 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[4]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.027     ; 5.403      ;
; 14.567 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.019     ; 5.401      ;
; 14.601 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[23]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.042     ; 5.344      ;
; 14.604 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[26]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.042     ; 5.341      ;
; 14.613 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[14]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.030     ; 5.344      ;
; 14.616 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[1]                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.038     ; 5.285      ;
; 14.627 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[11]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.030     ; 5.330      ;
; 14.630 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[8]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.030     ; 5.327      ;
; 14.638 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][111]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.017     ; 5.332      ;
; 14.645 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[25]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.042     ; 5.300      ;
; 14.651 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.019     ; 5.317      ;
; 14.660 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.057     ; 5.270      ;
; 14.670 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_bank[1]                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.034     ; 5.235      ;
; 14.691 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[7]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.030     ; 5.266      ;
; 14.693 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[30]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.045     ; 5.249      ;
; 14.693 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[20]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.037     ; 5.257      ;
; 14.696 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[8]                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.057     ; 5.186      ;
; 14.697 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[5]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.027     ; 5.263      ;
; 14.698 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[24]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.042     ; 5.247      ;
; 14.702 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_TRANS ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.057     ; 5.228      ;
; 14.703 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[1]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.027     ; 5.257      ;
; 14.710 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.057     ; 5.220      ;
; 14.721 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.019     ; 5.247      ;
; 14.742 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[0]                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.040     ; 5.157      ;
; 14.749 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.024     ; 5.214      ;
; 14.752 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_TRANS ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.057     ; 5.178      ;
; 14.753 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[28]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.031     ; 5.203      ;
; 14.755 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[0]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.058     ; 5.174      ;
; 14.755 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[28]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.029     ; 5.203      ;
; 14.760 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.028     ; 5.199      ;
; 14.760 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.028     ; 5.199      ;
; 14.760 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.028     ; 5.199      ;
; 14.760 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.028     ; 5.199      ;
; 14.760 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.028     ; 5.199      ;
; 14.760 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.028     ; 5.199      ;
; 14.762 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[21]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.026     ; 5.199      ;
; 14.763 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[22]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.037     ; 5.187      ;
; 14.764 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[21]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.024     ; 5.199      ;
; 14.765 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[16]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.037     ; 5.185      ;
; 14.772 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[10]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.030     ; 5.185      ;
; 14.774 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_dqm[3]                                                                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.057     ; 5.108      ;
; 14.777 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[6]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.027     ; 5.183      ;
; 14.777 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[28]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.031     ; 5.179      ;
; 14.779 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[0]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.027     ; 5.181      ;
; 14.779 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_dqm[0]                                                                                               ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.036     ; 5.124      ;
; 14.786 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[2]                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.027     ; 5.174      ;
; 14.786 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[21]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.026     ; 5.175      ;
; 14.792 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[2]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg         ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.058     ; 5.137      ;
; 14.793 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[13]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.019     ; 5.175      ;
; 14.795 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[13]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.017     ; 5.175      ;
; 14.797 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[0]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_TRANS ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.058     ; 5.132      ;
; 14.801 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[14]                                                                                             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.049     ; 5.089      ;
; 14.801 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[29]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.031     ; 5.155      ;
; 14.803 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[29]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.029     ; 5.155      ;
; 14.804 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][80]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[15]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.024     ; 5.159      ;
; 14.805 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[16]                                                                                             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.054     ; 5.080      ;
; 14.810 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.028     ; 5.149      ;
; 14.810 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.028     ; 5.149      ;
; 14.810 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.028     ; 5.149      ;
; 14.810 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.028     ; 5.149      ;
; 14.810 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.028     ; 5.149      ;
; 14.810 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.028     ; 5.149      ;
; 14.814 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_2                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.036     ; 5.078      ;
; 14.814 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_7                                                                                        ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.036     ; 5.078      ;
; 14.815 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entry_0[46] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[0]                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.021     ; 5.103      ;
; 14.817 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[13]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.019     ; 5.151      ;
; 14.821 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[27]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.031     ; 5.135      ;
; 14.823 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[27]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.029     ; 5.135      ;
; 14.825 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[29]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.031     ; 5.131      ;
; 14.826 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[3]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.057     ; 5.104      ;
; 14.833 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[10]                                                                                             ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.055     ; 5.051      ;
; 14.834 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[2]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_TRANS ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.058     ; 5.095      ;
; 14.845 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[27]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.031     ; 5.111      ;
; 14.848 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][111]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[28]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.029     ; 5.110      ;
; 14.853 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7] ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[31]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.034     ; 5.100      ;
; 14.855 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[0]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.029     ; 5.103      ;
; 14.855 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[0]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.029     ; 5.103      ;
; 14.855 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[0]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.029     ; 5.103      ;
; 14.855 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[0]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.029     ; 5.103      ;
; 14.855 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[0]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.029     ; 5.103      ;
; 14.855 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[0]                     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.029     ; 5.103      ;
; 14.855 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[31]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.032     ; 5.100      ;
; 14.856 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address  ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[9]                                                                                              ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.057     ; 5.026      ;
; 14.857 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][111]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_payload[21]                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.024     ; 5.106      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 16.977 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.428     ; 0.595      ;
; 17.238 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.435     ; 0.327      ;
; 17.238 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.435     ; 0.327      ;
; 17.238 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.435     ; 0.327      ;
; 17.238 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.435     ; 0.327      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.087 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_tag_reg[1]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.439      ;
; 0.109 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[61]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.456      ;
; 0.110 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[8]                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.462      ;
; 0.113 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[14]                                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.244      ; 0.461      ;
; 0.115 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[3]                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.467      ;
; 0.115 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.461      ;
; 0.116 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[45]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.250      ; 0.470      ;
; 0.116 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[49]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.463      ;
; 0.116 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[50]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.463      ;
; 0.116 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[62]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.463      ;
; 0.116 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.462      ;
; 0.117 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[1]                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.246      ; 0.467      ;
; 0.117 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.462      ;
; 0.117 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.463      ;
; 0.117 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                                                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_ish1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.463      ;
; 0.118 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[52]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.465      ;
; 0.120 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[60]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.467      ;
; 0.121 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[9]                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.473      ;
; 0.121 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[21]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.468      ;
; 0.122 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[55]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.469      ;
; 0.122 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[57]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.469      ;
; 0.123 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[7]                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.475      ;
; 0.123 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[59]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.470      ;
; 0.123 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[29]                                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.468      ;
; 0.123 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[19]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.238      ; 0.465      ;
; 0.123 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[31]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.463      ;
; 0.124 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0]                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.244      ; 0.472      ;
; 0.125 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[51]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.472      ;
; 0.126 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[48]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.473      ;
; 0.126 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[21]                                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.244      ; 0.474      ;
; 0.126 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[39]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.462      ;
; 0.127 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[0]                                                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.463      ;
; 0.128 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[3]                                                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.464      ;
; 0.128 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[53]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.475      ;
; 0.128 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[26]                                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.473      ;
; 0.128 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[4]                                                                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.244      ; 0.476      ;
; 0.129 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[12]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.465      ;
; 0.129 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[16]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.227      ; 0.460      ;
; 0.129 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[13]                                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.474      ;
; 0.129 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[16]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.469      ;
; 0.129 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[17]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.469      ;
; 0.130 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[6]                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.482      ;
; 0.130 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[43]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.467      ;
; 0.131 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[18]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.464      ;
; 0.131 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[77]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.231      ; 0.466      ;
; 0.131 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[32]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.467      ;
; 0.131 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0]                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a18~porta_address_reg0                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.252      ; 0.487      ;
; 0.132 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[22]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.479      ;
; 0.132 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[15]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.238      ; 0.474      ;
; 0.132 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[28]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.472      ;
; 0.133 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[33]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.470      ;
; 0.133 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[22]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.473      ;
; 0.134 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[0]                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.247      ; 0.485      ;
; 0.134 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_dwlen_reg[5]                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.248      ; 0.486      ;
; 0.134 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.244      ; 0.482      ;
; 0.134 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[55]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.470      ;
; 0.134 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[35]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.471      ;
; 0.134 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[41]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.470      ;
; 0.135 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|cntr_mrb:wr_ptr|counter_reg_bit[0]                                                                                                                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a64~porta_address_reg0                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.482      ;
; 0.135 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[62]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.471      ;
; 0.135 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[48]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.471      ;
; 0.136 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[13]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.238      ; 0.478      ;
; 0.136 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[24]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.231      ; 0.471      ;
; 0.136 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[21]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.476      ;
; 0.137 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr[1]                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.241      ; 0.482      ;
; 0.137 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[4]                                                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.473      ;
; 0.137 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[9]                                                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.473      ;
; 0.137 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[28]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.231      ; 0.472      ;
; 0.137 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3]                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a18~porta_address_reg0                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.252      ; 0.493      ;
; 0.137 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[25]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.477      ;
; 0.137 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[29]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.477      ;
; 0.137 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[0]                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_s2e1:FIFOram|ram_block1a34~porta_address_reg0                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.471      ;
; 0.138 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[2]                                                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.474      ;
; 0.138 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[65]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.474      ;
; 0.138 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[73]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.227      ; 0.469      ;
; 0.138 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[19]                                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.245      ; 0.487      ;
; 0.138 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[16]                                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.245      ; 0.487      ;
; 0.138 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[26]                                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.482      ;
; 0.139 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[0]                                                                                          ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_52e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.231      ; 0.474      ;
; 0.139 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[5]                                                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.475      ;
; 0.139 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[82]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.231      ; 0.474      ;
; 0.139 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[23]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.479      ;
; 0.139 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[24]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.479      ;
; 0.140 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[8]                                                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.476      ;
; 0.140 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[40]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.250      ; 0.494      ;
; 0.140 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[21]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.473      ;
; 0.140 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[10]                                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.240      ; 0.484      ;
; 0.140 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[50]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a50~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.476      ;
; 0.141 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|cntr_qrb:wr_ptr|counter_reg_bit[2] ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a0~porta_address_reg0          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.474      ;
; 0.141 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[1]                                                                                                                                                                                                                                                      ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.238      ; 0.483      ;
; 0.141 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[10]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.477      ;
; 0.141 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[41]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.250      ; 0.495      ;
; 0.141 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[54]                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.243      ; 0.488      ;
; 0.141 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[17]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.231      ; 0.476      ;
; 0.141 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[23]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.474      ;
; 0.141 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[19]                                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_1sc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.244      ; 0.489      ;
; 0.141 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[40]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a32~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.477      ;
; 0.141 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[14]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a14~porta_datain_reg0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.237      ; 0.482      ;
; 0.142 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|m_writefifo_data[11]                                                                                                                                                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~porta_datain_reg0  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.478      ;
; 0.142 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[75]                                                                                                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.226      ; 0.472      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.168 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|use_reg                                                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|use_reg                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|count[0]                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|count[0]                                                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.055      ; 0.307      ;
; 0.168 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.055      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][81]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][82]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][83]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy            ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[0]                                   ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[0]                                   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2] ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2] ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][107]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][107]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[0]                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[0]                                                                                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[1]                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[1]                                                                                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:custom_module_avalon_slave_translator|wait_latency_counter[1]                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:custom_module_avalon_slave_translator|wait_latency_counter[1]                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                                    ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                          ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[2]                                    ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[2]                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1]                                    ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1]                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][106]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]                                    ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5]                                    ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5]                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6]                                    ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_004|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6]                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.000                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.000                                                                                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.000                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.000                                                                                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[0]                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[0]                                                                                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[1]                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[1]                                                                                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[0]                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[0]                                                                                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[1]                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[1]                                                                                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[2]                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_refs[2]                                                                                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[2]                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[2]                                                                                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.101                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.101                                                                                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.101                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.101                                                                                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|init_done                                                                                                                               ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|init_done                                                                                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|wr_address                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|wr_address                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|active_cs_n                                                                                                                             ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|active_cs_n                                                                                                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000100000                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000100000                                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000000001                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000000001                                                                                                                       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.010000000                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.010000000                                                                                                                        ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|ack_refresh_request                                                                                                                     ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|ack_refresh_request                                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_request                                                                                                                         ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_request                                                                                                                         ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[2]                                                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[2]                                                                                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[1]                                                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[1]                                                                                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                 ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[0]                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[0]                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[1]                    ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|entries[1]                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                               ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[3]                                                                                                                                ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_cmd[3]                                                                                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]                                                                                  ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                              ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock                                                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 2.603 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.321     ; 0.282      ;
; 2.603 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.321     ; 0.282      ;
; 2.603 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.321     ; 0.282      ;
; 2.603 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.321     ; 0.282      ;
; 2.827 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.315     ; 0.512      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                     ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 5.575 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_r                                                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.063     ; 2.349      ;
; 5.575 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr                                                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.063     ; 2.349      ;
; 5.619 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_prmcsr[2]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.050     ; 2.318      ;
; 5.619 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[0]                                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.050     ; 2.318      ;
; 5.619 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddrVld_o                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.050     ; 2.318      ;
; 5.619 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[2]                                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.050     ; 2.318      ;
; 5.619 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|reads_cntr[1]                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.050     ; 2.318      ;
; 5.619 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|reads_cntr[2]                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.050     ; 2.318      ;
; 5.619 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|reads_cntr[3]                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.050     ; 2.318      ;
; 5.619 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rxm_irq_sreg                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.050     ; 2.318      ;
; 5.619 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[9]                                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.050     ; 2.318      ;
; 5.621 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rxcpl_state[0]                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.103     ; 2.263      ;
; 5.621 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rxcpl_state[2]                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.103     ; 2.263      ;
; 5.621 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rxcpl_state[1]                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.103     ; 2.263      ;
; 5.621 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[0]                                                                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.103     ; 2.263      ;
; 5.621 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[1]                                                                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.103     ; 2.263      ;
; 5.621 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[2]                                                                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.103     ; 2.263      ;
; 5.621 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[3]                                                                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.103     ; 2.263      ;
; 5.621 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[4]                                                                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.103     ; 2.263      ;
; 5.621 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[5]                                                                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.103     ; 2.263      ;
; 5.621 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|rxcplbuff_free_reg                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.103     ; 2.263      ;
; 5.630 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[0]                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 2.253      ;
; 5.630 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[1]                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 2.253      ;
; 5.630 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_orb:rd_ptr_msb|counter_reg_bit[2]                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 2.253      ;
; 5.630 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[3]                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.104     ; 2.253      ;
; 5.651 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|low_addressa[4]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.103     ; 2.233      ;
; 5.651 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|low_addressa[3]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.103     ; 2.233      ;
; 5.651 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|low_addressa[2]                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.103     ; 2.233      ;
; 5.692 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[54]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 2.220      ;
; 5.692 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[42]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 2.220      ;
; 5.692 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[23]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 2.220      ;
; 5.692 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[22]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 2.220      ;
; 5.692 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[21]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 2.220      ;
; 5.692 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[20]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 2.220      ;
; 5.692 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[8]                                                                                                                                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 2.220      ;
; 5.692 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[7]                                                                                                                                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 2.220      ;
; 5.694 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[47]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.220      ;
; 5.694 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[46]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.220      ;
; 5.694 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[45]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.220      ;
; 5.694 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[44]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.220      ;
; 5.694 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[41]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.220      ;
; 5.694 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[38]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.220      ;
; 5.694 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[14]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.220      ;
; 5.694 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[12]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.220      ;
; 5.707 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_grabber:the_amm_master_qsys_with_pcie_sgdma_command_grabber|write_command_data[12]                                                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 2.215      ;
; 5.707 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_grabber:the_amm_master_qsys_with_pcie_sgdma_command_grabber|read_command_data[20]                                                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 2.215      ;
; 5.707 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_grabber:the_amm_master_qsys_with_pcie_sgdma_command_grabber|read_command_data[21]                                                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 2.215      ;
; 5.707 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_write                                                                                                                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 2.215      ;
; 5.707 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_grabber:the_amm_master_qsys_with_pcie_sgdma_command_grabber|read_command_data[29]                                                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 2.215      ;
; 5.712 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[63]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 2.199      ;
; 5.712 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[62]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 2.197      ;
; 5.712 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[60]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.079     ; 2.196      ;
; 5.712 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[55]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 2.199      ;
; 5.712 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[53]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 2.199      ;
; 5.712 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[51]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 2.199      ;
; 5.712 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[49]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 2.197      ;
; 5.712 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[26]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 2.199      ;
; 5.712 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[9]                                                                                                                                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 2.199      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[19]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 2.186      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[17]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 2.186      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[0] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.069     ; 2.205      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[1] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.069     ; 2.205      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[2] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.069     ; 2.205      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[3] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.069     ; 2.205      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[4] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.069     ; 2.205      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[5] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.069     ; 2.205      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[6] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.069     ; 2.205      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[7] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.069     ; 2.205      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|cntr_urb:wr_ptr|counter_reg_bit[8] ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.069     ; 2.205      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_readfifo:the_amm_master_qsys_with_pcie_sgdma_m_readfifo|m_readfifo_data[36]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 2.186      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[61]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 2.196      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[59]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 2.194      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[58]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 2.196      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[57]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 2.196      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[56]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 2.196      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[52]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 2.196      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[50]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 2.196      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[37]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 2.197      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[34]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 2.197      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[29]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 2.197      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[28]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 2.197      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[27]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.080     ; 2.194      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[25]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 2.196      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[24]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 2.196      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[19]                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 2.196      ;
; 5.713 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|m_write_writedata_reg[4]                                                                                                                                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 2.197      ;
; 5.723 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5]                                                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 2.199      ;
; 5.723 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[5]                                                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 2.199      ;
; 5.723 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[29]                                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 2.199      ;
; 5.723 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[29]                                                                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 2.199      ;
; 5.724 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                                                                                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.079     ; 2.184      ;
; 5.725 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4]                                                                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.075     ; 2.187      ;
; 5.730 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[133]                                                                                                                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.185      ;
; 5.730 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[42]                                                                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.185      ;
; 5.730 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[10]                                                                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.072     ; 2.185      ;
; 5.731 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:pcie_ip_cra_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 2.167      ;
; 5.731 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]                                                                                                                                                                                                                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 2.167      ;
; 5.731 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_slave_translator:pcie_ip_cra_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                                                                                                           ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 2.167      ;
; 5.731 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]                                                                                                                                                                                                                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 2.167      ;
; 5.731 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                                                                                                                                                                                                                                                   ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.089     ; 2.167      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.712 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.001     ; 3.274      ;
; 16.712 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.001     ; 3.274      ;
; 16.712 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.001     ; 3.274      ;
; 16.712 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.001     ; 3.274      ;
; 16.712 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.001     ; 3.274      ;
; 16.712 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.001     ; 3.274      ;
; 16.712 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.001     ; 3.274      ;
; 16.712 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.001     ; 3.274      ;
; 16.712 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.001     ; 3.274      ;
; 16.713 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56]     ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.010      ; 3.284      ;
; 16.713 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.010      ; 3.284      ;
; 16.713 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]     ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.010      ; 3.284      ;
; 16.713 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]     ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.010      ; 3.284      ;
; 16.713 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]     ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.010      ; 3.284      ;
; 16.713 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]     ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.010      ; 3.284      ;
; 16.713 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.004     ; 3.270      ;
; 16.713 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]     ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.010      ; 3.284      ;
; 16.713 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]     ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.010      ; 3.284      ;
; 16.713 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]     ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.010      ; 3.284      ;
; 16.713 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]     ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.010      ; 3.284      ;
; 16.713 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]     ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.010      ; 3.284      ;
; 16.713 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]     ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.010      ; 3.284      ;
; 16.713 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]     ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.010      ; 3.284      ;
; 16.714 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|endofpacket_reg                                                     ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.008      ; 3.281      ;
; 16.714 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]    ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.021      ; 3.294      ;
; 16.714 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]     ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.004      ; 3.277      ;
; 16.714 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]     ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.004      ; 3.277      ;
; 16.714 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]     ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.004      ; 3.277      ;
; 16.714 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]     ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.004      ; 3.277      ;
; 16.714 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]     ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.004      ; 3.277      ;
; 16.714 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]     ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.004      ; 3.277      ;
; 16.715 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]     ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.008      ; 3.280      ;
; 16.715 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]     ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.008      ; 3.280      ;
; 16.715 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]     ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.008      ; 3.280      ;
; 16.715 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.017     ; 3.255      ;
; 16.715 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]     ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.008      ; 3.280      ;
; 16.715 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.017     ; 3.255      ;
; 16.715 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]     ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.008      ; 3.280      ;
; 16.715 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.017     ; 3.255      ;
; 16.715 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.025     ; 3.247      ;
; 16.715 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]      ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.008      ; 3.280      ;
; 16.715 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.025     ; 3.247      ;
; 16.715 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.025     ; 3.247      ;
; 16.715 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.018     ; 3.254      ;
; 16.715 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]      ; clock_50_1   ; clock_50_1  ; 20.000       ; 0.000      ; 3.272      ;
; 16.715 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]      ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.025     ; 3.247      ;
; 16.735 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.002     ; 3.250      ;
; 16.735 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.002     ; 3.250      ;
; 16.735 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.002     ; 3.250      ;
; 16.735 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.002     ; 3.250      ;
; 16.735 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.002     ; 3.250      ;
; 16.737 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]     ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.025     ; 3.225      ;
; 16.771 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[25]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.089     ; 3.078      ;
; 16.771 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[15]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.088     ; 3.079      ;
; 16.771 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[6]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.087     ; 3.080      ;
; 16.771 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[5]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.087     ; 3.080      ;
; 16.771 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[4]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.087     ; 3.080      ;
; 16.771 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[3]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.087     ; 3.080      ;
; 16.772 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[27]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.091     ; 3.075      ;
; 16.772 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[23]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.091     ; 3.075      ;
; 16.772 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[22]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.091     ; 3.075      ;
; 16.772 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[12]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.094     ; 3.072      ;
; 16.772 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[8]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.094     ; 3.072      ;
; 16.772 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[7]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.087     ; 3.079      ;
; 16.772 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[2]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.087     ; 3.079      ;
; 16.773 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[31]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.106     ; 3.059      ;
; 16.773 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[30]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.106     ; 3.059      ;
; 16.773 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[29]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.106     ; 3.059      ;
; 16.773 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[28]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.092     ; 3.073      ;
; 16.773 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[26]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.110     ; 3.055      ;
; 16.773 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[24]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.108     ; 3.057      ;
; 16.773 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[21]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.102     ; 3.063      ;
; 16.773 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[20]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.102     ; 3.063      ;
; 16.773 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[19]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.104     ; 3.061      ;
; 16.773 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[18]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.104     ; 3.061      ;
; 16.773 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[17]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.104     ; 3.061      ;
; 16.773 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[16]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.107     ; 3.058      ;
; 16.773 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[14]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.102     ; 3.063      ;
; 16.773 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[13]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.102     ; 3.063      ;
; 16.773 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[11]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.108     ; 3.057      ;
; 16.773 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[10]                                                                 ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.108     ; 3.057      ;
; 16.773 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[9]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.110     ; 3.055      ;
; 16.773 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[1]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.093     ; 3.072      ;
; 16.773 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[0]                                                                  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.093     ; 3.072      ;
; 16.788 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]  ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.065     ; 3.134      ;
; 16.802 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.068     ; 3.117      ;
; 16.802 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.068     ; 3.117      ;
; 16.802 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.068     ; 3.117      ;
; 16.809 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[5]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.047     ; 3.083      ;
; 16.809 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.050     ; 3.128      ;
; 16.809 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.050     ; 3.128      ;
; 16.809 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45] ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.050     ; 3.128      ;
; 16.810 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[4]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.047     ; 3.082      ;
; 16.821 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_dqm[2]                                                                    ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.031     ; 3.087      ;
; 16.822 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[6]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.035     ; 3.082      ;
; 16.822 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_addr[7]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.035     ; 3.082      ;
; 16.822 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[3]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.034     ; 3.083      ;
; 16.822 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[4]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.034     ; 3.083      ;
; 16.822 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[5]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.034     ; 3.083      ;
; 16.822 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[6]                                                                   ; clock_50_1   ; clock_50_1  ; 20.000       ; -0.034     ; 3.083      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                                             ; Latch Clock                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.491 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[1]                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.620      ;
; 0.491 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[2]                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.620      ;
; 0.491 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[0]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.620      ;
; 0.491 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[1]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.620      ;
; 0.491 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[2]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.620      ;
; 0.491 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[3]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.620      ;
; 0.491 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[4]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.620      ;
; 0.491 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[5]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.620      ;
; 0.491 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[6]                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.620      ;
; 0.491 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_stable                                                                                                                                                                                                                      ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.620      ;
; 0.545 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[1]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.674      ;
; 0.545 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[2]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.674      ;
; 0.545 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[3]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.674      ;
; 0.545 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[4]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.674      ;
; 0.545 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[5]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.674      ;
; 0.545 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[16]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.674      ;
; 0.652 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[0]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.781      ;
; 0.652 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[6]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.781      ;
; 0.652 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[7]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.781      ;
; 0.652 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[8]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.781      ;
; 0.652 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[9]                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.781      ;
; 0.690 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[15]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.826      ;
; 0.690 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[17]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.826      ;
; 0.690 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[19]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.826      ;
; 0.690 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ws_tmr_eq_0                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.826      ;
; 0.723 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[0]                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.859      ;
; 0.723 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[2]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.859      ;
; 0.723 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[0]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.859      ;
; 0.723 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[1]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.859      ;
; 0.723 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_sync_r                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.859      ;
; 0.723 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~4                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.859      ;
; 0.723 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[0]                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.859      ;
; 0.723 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[1]                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.859      ;
; 0.723 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[2]                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.859      ;
; 0.723 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|busy_altgxb_reconfig_r[0]                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.859      ;
; 0.723 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_r[1]                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.859      ;
; 0.723 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr_short                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.859      ;
; 0.723 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.859      ;
; 0.723 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~5                                                                                                                                                                                                                     ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.859      ;
; 0.723 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.859      ;
; 0.723 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.052      ; 0.859      ;
; 0.787 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[10]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.051      ; 0.922      ;
; 0.787 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[11]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.051      ; 0.922      ;
; 0.787 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[12]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.051      ; 0.922      ;
; 0.787 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[13]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.051      ; 0.922      ;
; 0.787 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[14]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.051      ; 0.922      ;
; 0.787 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                                                                           ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[18]                                                                                                                                                                                                                    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.051      ; 0.922      ;
; 0.910 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a7 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.215      ; 1.215      ;
; 0.910 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a6 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.215      ; 1.215      ;
; 0.910 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a5 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.215      ; 1.215      ;
; 0.910 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a4 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.215      ; 1.215      ;
; 0.910 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a3 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.215      ; 1.215      ;
; 0.910 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a2 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.215      ; 1.215      ;
; 0.910 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a1 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.215      ; 1.215      ;
; 0.910 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_chain:the_amm_master_qsys_with_pcie_sgdma_chain|descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma:the_descriptor_read_which_resides_within_amm_master_qsys_with_pcie_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a0 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.215      ; 1.215      ;
; 1.072 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[2]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 1.247      ;
; 1.072 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[3]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 1.247      ;
; 1.072 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[4]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 1.247      ;
; 1.072 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[1]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 1.247      ;
; 1.072 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|exits_r                                                                                                                                                                                                                                                              ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 1.247      ;
; 1.072 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn0                                                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 1.247      ;
; 1.072 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|app_rstn                                                                                                                                                                                                                                                             ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 1.247      ;
; 1.072 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst0                                                                                                                                                                                                                                                                ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 1.247      ;
; 1.072 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|srst                                                                                                                                                                                                                                                                 ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 1.247      ;
; 1.095 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dlup_exit_r                                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.260      ;
; 1.095 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|l2_exit_r                                                                                                                                                                                                                                                            ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.260      ;
; 1.095 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|hotrst_exit_r                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.260      ;
; 1.095 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|dl_ltssm_r[0]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.260      ;
; 1.095 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_unitialized                                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.260      ;
; 1.095 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_alloc_1cred                                                                                                                                                                                                                                       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.081      ; 1.260      ;
; 1.171 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[0]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 1.346      ;
; 1.171 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[1]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 1.346      ;
; 1.171 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[2]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 1.346      ;
; 1.171 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[3]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 1.346      ;
; 1.171 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[4]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 1.346      ;
; 1.171 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[5]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 1.346      ;
; 1.171 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[6]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 1.346      ;
; 1.171 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[7]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 1.346      ;
; 1.171 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[8]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 1.346      ;
; 1.171 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[9]                                                                                                                                                                                                                                                         ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 1.346      ;
; 1.171 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                                                                        ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[10]                                                                                                                                                                                                                                                        ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.091      ; 1.346      ;
; 1.511 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.252      ; 1.847      ;
; 1.511 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.252      ; 1.847      ;
; 1.511 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[3]                                                                                                                                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.252      ; 1.847      ;
; 1.511 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_002:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                                                                                                                                                                                                  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.252      ; 1.847      ;
; 1.530 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[3]                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.267      ; 1.881      ;
; 1.530 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[5]                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.267      ; 1.881      ;
; 1.530 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[6]                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.267      ; 1.881      ;
; 1.530 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[7]                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.267      ; 1.881      ;
; 1.530 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[8]                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.267      ; 1.881      ;
; 1.530 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[9]                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.267      ; 1.881      ;
; 1.531 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[0]                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.267      ; 1.882      ;
; 1.531 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[1]                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.267      ; 1.882      ;
; 1.531 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|counter[2]                                                                                                                                                                                                                                          ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.267      ; 1.882      ;
; 1.531 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[5]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.267      ; 1.882      ;
; 1.531 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[0]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.267      ; 1.882      ;
; 1.531 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[1]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.267      ; 1.882      ;
; 1.531 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[2]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.267      ; 1.882      ;
; 1.531 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[4]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.267      ; 1.882      ;
; 1.531 ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|reset_n                                                                                                                                                                                                                                                                                              ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_write:the_amm_master_qsys_with_pcie_sgdma_m_write|transfer_remaining[3]                                                                                                                                                                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.267      ; 1.882      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clock_50_1'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.312 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_003:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.196      ; 2.592      ;
; 2.312 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_003:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[2]                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.196      ; 2.592      ;
; 2.312 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_cmd_xbar_mux_003:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.196      ; 2.592      ;
; 2.358 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.325      ; 2.767      ;
; 2.358 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.325      ; 2.767      ;
; 2.358 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.325      ; 2.767      ;
; 2.358 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.325      ; 2.767      ;
; 2.358 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.325      ; 2.767      ;
; 2.368 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.323      ; 2.775      ;
; 2.368 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][82]                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.323      ; 2.775      ;
; 2.368 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.323      ; 2.775      ;
; 2.368 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.323      ; 2.775      ;
; 2.368 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.323      ; 2.775      ;
; 2.368 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37]                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.323      ; 2.775      ;
; 2.368 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][107]                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.323      ; 2.775      ;
; 2.383 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.302      ; 2.769      ;
; 2.383 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.302      ; 2.769      ;
; 2.383 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.302      ; 2.769      ;
; 2.383 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.302      ; 2.769      ;
; 2.383 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.302      ; 2.769      ;
; 2.383 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.302      ; 2.769      ;
; 2.383 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.302      ; 2.769      ;
; 2.383 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.302      ; 2.769      ;
; 2.383 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.302      ; 2.769      ;
; 2.383 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.302      ; 2.769      ;
; 2.383 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.302      ; 2.769      ;
; 2.383 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.302      ; 2.769      ;
; 2.383 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.302      ; 2.769      ;
; 2.383 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.302      ; 2.769      ;
; 2.383 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.302      ; 2.769      ;
; 2.383 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.302      ; 2.769      ;
; 2.383 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:custom_module_avalon_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                            ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.302      ; 2.769      ;
; 2.383 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_013|data_reg[5]                                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.302      ; 2.769      ;
; 2.383 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_013|data_reg[4]                                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.302      ; 2.769      ;
; 2.383 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_013|data_reg[3]                                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.302      ; 2.769      ;
; 2.383 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_013|data_reg[2]                                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.302      ; 2.769      ;
; 2.383 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_013|data_reg[1]                                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.302      ; 2.769      ;
; 2.383 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_013|data_reg[0]                                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.302      ; 2.769      ;
; 2.384 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[104]                                             ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.298      ; 2.766      ;
; 2.384 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.298      ; 2.766      ;
; 2.384 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|use_reg                                                                                                      ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.298      ; 2.766      ;
; 2.384 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_merlin_width_adapter:width_adapter_012|count[0]                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.298      ; 2.766      ;
; 2.384 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.298      ; 2.766      ;
; 2.503 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.000010000                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.050      ; 2.637      ;
; 2.503 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000010000                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.050      ; 2.637      ;
; 2.503 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.000001000                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.050      ; 2.637      ;
; 2.503 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000001000                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.050      ; 2.637      ;
; 2.504 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.039      ; 2.627      ;
; 2.504 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|f_pop                                                                                                                ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 2.635      ;
; 2.504 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000000100                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.046      ; 2.634      ;
; 2.504 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000100000                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.046      ; 2.634      ;
; 2.504 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.000000001                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.046      ; 2.634      ;
; 2.504 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000000001                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.046      ; 2.634      ;
; 2.504 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.000000010                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 2.635      ;
; 2.504 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.100000000                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.047      ; 2.635      ;
; 2.504 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_next.010000000                                                                                                     ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.046      ; 2.634      ;
; 2.504 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.010000000                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.046      ; 2.634      ;
; 2.504 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.039      ; 2.627      ;
; 2.509 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|amm_master_qsys_with_pcie_sdram_input_efifo_module:the_amm_master_qsys_with_pcie_sdram_input_efifo_module|rd_address ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 2.641      ;
; 2.509 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[0]                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.045      ; 2.638      ;
; 2.509 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_count[1]                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.045      ; 2.638      ;
; 2.509 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_state.001000000                                                                                                    ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.045      ; 2.638      ;
; 2.509 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[2]~_Duplicate_1                                                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 2.641      ;
; 2.509 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[3]~_Duplicate_1                                                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.052      ; 2.645      ;
; 2.509 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[5]~_Duplicate_1                                                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.052      ; 2.645      ;
; 2.509 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[6]~_Duplicate_1                                                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.052      ; 2.645      ;
; 2.509 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[9]~_Duplicate_1                                                                                               ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.052      ; 2.645      ;
; 2.509 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[12]~_Duplicate_1                                                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 2.641      ;
; 2.509 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[17]~_Duplicate_1                                                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 2.641      ;
; 2.509 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[18]~_Duplicate_1                                                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.052      ; 2.645      ;
; 2.509 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[20]~_Duplicate_1                                                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.052      ; 2.645      ;
; 2.509 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|m_data[29]~_Duplicate_1                                                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.048      ; 2.641      ;
; 2.510 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]       ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.018      ; 2.612      ;
; 2.510 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                              ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.018      ; 2.612      ;
; 2.510 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.000                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.037      ; 2.631      ;
; 2.510 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[0]                                                                                                   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.035      ; 2.629      ;
; 2.510 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[1]                                                                                                   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.036      ; 2.630      ;
; 2.510 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[2]                                                                                                   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.035      ; 2.629      ;
; 2.510 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[3]                                                                                                   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.035      ; 2.629      ;
; 2.510 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[4]                                                                                                   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.036      ; 2.630      ;
; 2.510 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[5]                                                                                                   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.036      ; 2.630      ;
; 2.510 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[6]                                                                                                   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.036      ; 2.630      ;
; 2.510 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[7]                                                                                                   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.036      ; 2.630      ;
; 2.510 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[8]                                                                                                   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.035      ; 2.629      ;
; 2.510 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[9]                                                                                                   ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.035      ; 2.629      ;
; 2.510 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[10]                                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.036      ; 2.630      ;
; 2.510 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[11]                                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.036      ; 2.630      ;
; 2.510 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|refresh_counter[12]                                                                                                  ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.036      ; 2.630      ;
; 2.510 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.000                                                                                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.037      ; 2.631      ;
; 2.510 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[0]                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.038      ; 2.632      ;
; 2.510 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[1]                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.038      ; 2.632      ;
; 2.510 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.111                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.038      ; 2.632      ;
; 2.510 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.111                                                                                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.038      ; 2.632      ;
; 2.510 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_count[2]                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.038      ; 2.632      ;
; 2.510 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.001                                                                                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.037      ; 2.631      ;
; 2.510 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.010                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.038      ; 2.632      ;
; 2.510 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.010                                                                                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.038      ; 2.632      ;
; 2.510 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.011                                                                                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.038      ; 2.632      ;
; 2.510 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_next.101                                                                                                           ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.037      ; 2.631      ;
; 2.510 ; amm_master_qsys_with_pcie:amm_master_inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|i_state.101                                                                                                          ; clock_50_1   ; clock_50_1  ; 0.000        ; 0.037      ; 2.631      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout'                                                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                                      ; Clock Edge ; Target                                                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout'                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                                   ; Clock Edge ; Target                                                                                                                                     ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ;
; 2.000 ; 2.000        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|localrefclk ;
; 2.000 ; 2.000        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|localrefclk ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                                    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                                                                                                                              ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                                                                                                                                                    ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                                                                                                                                                              ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a29~porta_we_reg                                                                                                                                                                                                                                                                    ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|q_b[64]                                                                                                                                                     ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|q_b[65]                                                                                                                                                     ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|q_b[66]                                                                                                                                                     ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|q_b[67]                                                                                                                                                     ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a64~porta_address_reg0                                                                                                                            ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a64~porta_we_reg                                                                                                                                  ;
; 3.682 ; 3.912        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a64~portb_address_reg0                                                                                                                            ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                                                                                                                                                               ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a12~portb_address_reg0                                                                                                                                                                                                                                                              ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a29~porta_datain_reg0                                                                                                                                                                                                                                                               ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a29~portb_address_reg0                                                                                                                                                                                                                                                              ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a47~porta_address_reg0                                                                                                                                                                                                                                                              ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a47~porta_we_reg                                                                                                                                                                                                                                                                    ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                                                                                                                   ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                                                                                                                   ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                                                                                                                   ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                                                                                                                   ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[16]                                                                                                                                                                                                                                                                                                                                   ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[17]                                                                                                                                                                                                                                                                                                                                   ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[18]                                                                                                                                                                                                                                                                                                                                   ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[29]                                                                                                                                                                                                                                                                                                                                   ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[30]                                                                                                                                                                                                                                                                                                                                   ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[32]                                                                                                                                                                                                                                                                                                                                   ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[33]                                                                                                                                                                                                                                                                                                                                   ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[34]                                                                                                                                                                                                                                                                                                                                   ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[35]                                                                                                                                                                                                                                                                                                                                   ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[36]                                                                                                                                                                                                                                                                                                                                   ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[37]                                                                                                                                                                                                                                                                                                                                   ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[48]                                                                                                                                                                                                                                                                                                                                   ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[49]                                                                                                                                                                                                                                                                                                                                   ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[62]                                                                                                                                                                                                                                                                                                                                   ;
; 3.683 ; 3.913        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_command_fifo:the_amm_master_qsys_with_pcie_sgdma_command_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a64~porta_datain_reg0                                                                                                                             ;
; 3.684 ; 3.914        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                               ;
; 3.684 ; 3.914        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                                                                     ;
; 3.684 ; 3.914        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                                                                                                                                              ;
; 3.684 ; 3.914        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a23~porta_we_reg                                                                                                                                                                                                                                                                    ;
; 3.684 ; 3.914        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a47~portb_address_reg0                                                                                                                                                                                                                                                              ;
; 3.684 ; 3.914        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[47]                                                                                                                                                                                                                                                                                                                                   ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                                                                                               ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a23~porta_datain_reg0                                                                                                                                                                                                                                                               ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a23~portb_address_reg0                                                                                                                                                                                                                                                              ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_e9h1:auto_generated|ram_block1a47~porta_datain_reg0                                                                                                                                                                                                                                                               ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                                                                                                                    ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                                                                                                                    ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[23]                                                                                                                                                                                                                                                                                                                                   ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[24]                                                                                                                                                                                                                                                                                                                                   ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[25]                                                                                                                                                                                                                                                                                                                                   ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[26]                                                                                                                                                                                                                                                                                                                                   ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[27]                                                                                                                                                                                                                                                                                                                                   ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[28]                                                                                                                                                                                                                                                                                                                                   ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                                                                                                                    ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[31]                                                                                                                                                                                                                                                                                                                                   ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[55]                                                                                                                                                                                                                                                                                                                                   ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[56]                                                                                                                                                                                                                                                                                                                                   ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[57]                                                                                                                                                                                                                                                                                                                                   ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[58]                                                                                                                                                                                                                                                                                                                                   ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[59]                                                                                                                                                                                                                                                                                                                                   ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[60]                                                                                                                                                                                                                                                                                                                                   ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[61]                                                                                                                                                                                                                                                                                                                                   ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[63]                                                                                                                                                                                                                                                                                                                                   ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_52e1:FIFOram|q_b[0]                                                                                                                            ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_52e1:FIFOram|q_b[1]                                                                                                                            ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_52e1:FIFOram|q_b[2]                                                                                                                            ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_52e1:FIFOram|q_b[3]                                                                                                                            ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_52e1:FIFOram|q_b[4]                                                                                                                            ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_52e1:FIFOram|q_b[5]                                                                                                                            ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_52e1:FIFOram|q_b[6]                                                                                                                            ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_52e1:FIFOram|q_b[7]                                                                                                                            ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_52e1:FIFOram|q_b[8]                                                                                                                            ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_52e1:FIFOram|q_b[9]                                                                                                                            ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_52e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                   ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_52e1:FIFOram|ram_block1a0~porta_we_reg                                                                                                         ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|altsyncram_52e1:FIFOram|ram_block1a0~portb_address_reg0                                                                                                   ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[0]                          ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[10]                         ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[11]                         ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[12]                         ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[13]                         ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[1]                          ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[2]                          ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[3]                          ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[4]                          ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[5]                          ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[64]                         ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[65]                         ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[66]                         ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[67]                         ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[6]                          ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[7]                          ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[8]                          ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|q_b[9]                          ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo|amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo:the_amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo|scfifo:amm_master_qsys_with_pcie_sgdma_m_writefifo_m_writefifo_m_writefifo|scfifo_q541:auto_generated|a_dpfifo_1c41:dpfifo|altsyncram_d6e1:FIFOram|ram_block1a0~portb_address_reg0 ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_vud1:FIFOram|q_b[0]                                                                                                                                  ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_vud1:FIFOram|q_b[10]                                                                                                                                 ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_vud1:FIFOram|q_b[11]                                                                                                                                 ;
; 3.685 ; 3.915        ; 0.230          ; Low Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sgdma:sgdma|amm_master_qsys_with_pcie_sgdma_status_token_fifo:the_amm_master_qsys_with_pcie_sgdma_status_token_fifo|scfifo:amm_master_qsys_with_pcie_sgdma_status_token_fifo_status_token_fifo|scfifo_pi31:auto_generated|a_dpfifo_0p31:dpfifo|altsyncram_vud1:FIFOram|q_b[12]                                                                                                                                 ;
+-------+--------------+----------------+-----------------+------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0'                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                                 ; Clock Edge ; Target                                                                                                                                            ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.994 ; 3.994        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                          ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[0]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[10] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[11] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[12] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[13] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[14] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[15] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[16] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[17] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[18] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[19] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[1]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[20] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[21] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[22] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[23] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[24] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[25] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[26] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[27] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[28] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[29] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[2]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[30] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[31] ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[3]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[4]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[5]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[6]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[7]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[8]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[9]  ;
; 3.997 ; 3.997        ; 0.000          ; High Pulse Width ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[0]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[10] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[11] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[12] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[13] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[14] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[15] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[16] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[17] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[18] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[19] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[1]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[20] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[21] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[22] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[23] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[24] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[25] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[26] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[27] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[28] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[29] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[2]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[30] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[31] ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[3]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[4]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[5]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[6]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[7]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[8]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_hip[9]  ;
; 4.003 ; 4.003        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip  ;
; 4.006 ; 4.006        ; 0.000          ; Low Pulse Width  ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pcie_ref_clk'                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                                                                                                                                     ;
+-------+--------------+----------------+------------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[0]           ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]           ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[2]           ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk          ;
; 4.989 ; 4.989        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|observablevcoout ;
; 4.990 ; 4.990        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 4.993 ; 4.993        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|o                                                                                                                                      ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|i                                                                                                                                      ;
; 5.000 ; 5.000        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|i                                                                                                                                      ;
; 5.007 ; 5.007        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P~input|o                                                                                                                                      ;
; 5.010 ; 5.010        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]         ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[0]           ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]           ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[2]           ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk          ;
; 5.011 ; 5.011        ; 0.000          ; Low Pulse Width  ; pcie_ref_clk ; Rise       ; amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|observablevcoout ;
; 7.717 ; 10.000       ; 2.283          ; Port Rate        ; pcie_ref_clk ; Rise       ; PCIE_REFCLK_P                                                                                                                                              ;
+-------+--------------+----------------+------------------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_50_1'                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock      ; Clock Edge ; Target                                                                                                                                ;
+-------+--------------+----------------+-----------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; 9.454 ; 9.609        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_15                                      ;
; 9.454 ; 9.609        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_25                                      ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe                                                    ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_1                                       ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_10                                      ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_11                                      ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_12                                      ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_13                                      ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_14                                      ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_16                                      ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_17                                      ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_18                                      ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_19                                      ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_2                                       ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_20                                      ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_21                                      ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_22                                      ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_23                                      ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_24                                      ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_26                                      ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_27                                      ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_28                                      ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_29                                      ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_3                                       ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_30                                      ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_31                                      ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_4                                       ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_5                                       ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_6                                       ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_7                                       ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_8                                       ;
; 9.455 ; 9.610        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|oe~_Duplicate_9                                       ;
; 9.457 ; 9.641        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~192 ;
; 9.457 ; 9.641        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~193 ;
; 9.457 ; 9.641        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~194 ;
; 9.457 ; 9.641        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~195 ;
; 9.457 ; 9.641        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~196 ;
; 9.457 ; 9.641        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~197 ;
; 9.457 ; 9.641        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~198 ;
; 9.457 ; 9.641        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~199 ;
; 9.458 ; 9.642        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~163 ;
; 9.458 ; 9.642        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~170 ;
; 9.458 ; 9.642        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~171 ;
; 9.458 ; 9.642        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~172 ;
; 9.458 ; 9.642        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~173 ;
; 9.458 ; 9.642        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~174 ;
; 9.458 ; 9.642        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~175 ;
; 9.461 ; 9.645        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~46  ;
; 9.461 ; 9.645        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~47  ;
; 9.461 ; 9.645        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~53  ;
; 9.461 ; 9.645        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~54  ;
; 9.461 ; 9.645        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~59  ;
; 9.461 ; 9.645        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~60  ;
; 9.461 ; 9.645        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~61  ;
; 9.461 ; 9.645        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~62  ;
; 9.462 ; 9.617        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[15]                                           ;
; 9.462 ; 9.617        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[25]                                           ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[0]                                            ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[10]                                           ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[11]                                           ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[12]                                           ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[13]                                           ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[14]                                           ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[16]                                           ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[17]                                           ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[18]                                           ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[19]                                           ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[1]                                            ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[20]                                           ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[21]                                           ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[22]                                           ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[23]                                           ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[24]                                           ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[26]                                           ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[27]                                           ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[28]                                           ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[29]                                           ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[2]                                            ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[30]                                           ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[31]                                           ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[3]                                            ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[4]                                            ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[5]                                            ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[6]                                            ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[7]                                            ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[8]                                            ;
; 9.463 ; 9.618        ; 0.155          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_sdram:sdram|za_data[9]                                            ;
; 9.464 ; 9.648        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~128 ;
; 9.464 ; 9.648        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~129 ;
; 9.464 ; 9.648        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~130 ;
; 9.464 ; 9.648        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~131 ;
; 9.464 ; 9.648        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~132 ;
; 9.464 ; 9.648        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~133 ;
; 9.464 ; 9.648        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~134 ;
; 9.464 ; 9.648        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~135 ;
; 9.466 ; 9.650        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~160 ;
; 9.466 ; 9.650        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~161 ;
; 9.466 ; 9.650        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~162 ;
; 9.466 ; 9.650        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~164 ;
; 9.466 ; 9.650        ; 0.184          ; Low Pulse Width ; clock_50_1 ; Rise       ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~165 ;
+-------+--------------+----------------+-----------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; -1.001 ; -0.626 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; -1.064 ; -0.689 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; -1.064 ; -0.689 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; -1.100 ; -0.725 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; -1.100 ; -0.725 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; -1.090 ; -0.715 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; -1.080 ; -0.705 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; -1.070 ; -0.695 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; -1.090 ; -0.715 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; -1.063 ; -0.688 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; -1.047 ; -0.672 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; -1.059 ; -0.684 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; -1.039 ; -0.664 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; -1.073 ; -0.698 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; -1.045 ; -0.670 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; -1.065 ; -0.690 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; -1.069 ; -0.694 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; -1.040 ; -0.665 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; -1.063 ; -0.688 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; -1.053 ; -0.678 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; -1.063 ; -0.688 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; -1.055 ; -0.680 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; -1.055 ; -0.680 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; -1.096 ; -0.721 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; -1.076 ; -0.701 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; -1.039 ; -0.664 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; -1.008 ; -0.633 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; -1.037 ; -0.662 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; -1.006 ; -0.631 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; -1.005 ; -0.630 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; -1.011 ; -0.636 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; -1.011 ; -0.636 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; -1.001 ; -0.626 ; Rise       ; clock_50_1      ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; 1.239 ; 0.864 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; 1.202 ; 0.827 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; 1.202 ; 0.827 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; 1.239 ; 0.864 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; 1.239 ; 0.864 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; 1.229 ; 0.854 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; 1.219 ; 0.844 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; 1.209 ; 0.834 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; 1.229 ; 0.854 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; 1.201 ; 0.826 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; 1.184 ; 0.809 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; 1.197 ; 0.822 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; 1.177 ; 0.802 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; 1.211 ; 0.836 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; 1.183 ; 0.808 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; 1.203 ; 0.828 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; 1.208 ; 0.833 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; 1.178 ; 0.803 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; 1.201 ; 0.826 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; 1.191 ; 0.816 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; 1.201 ; 0.826 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; 1.193 ; 0.818 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; 1.193 ; 0.818 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; 1.235 ; 0.860 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; 1.215 ; 0.840 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; 1.177 ; 0.802 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; 1.147 ; 0.772 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; 1.174 ; 0.799 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; 1.145 ; 0.770 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; 1.143 ; 0.768 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; 1.149 ; 0.774 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; 1.149 ; 0.774 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; 1.139 ; 0.764 ; Rise       ; clock_50_1      ;
+--------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                                                                                            ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------------------------------------------+
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_ref_clk ; 2.957  ; 3.023  ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_ref_clk ; 2.724  ; 2.762  ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_ref_clk ; 2.724  ; 2.762  ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_ref_clk ; 2.724  ; 2.762  ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_ref_clk ; 2.724  ; 2.762  ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; DRAM_ADDR[*]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 4.421  ; 4.471  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.569  ; 3.563  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.581  ; 3.575  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.547  ; 3.541  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.547  ; 3.541  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.515  ; 3.509  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.515  ; 3.509  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.534  ; 3.528  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.514  ; 3.508  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.500  ; 3.494  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.503  ; 3.497  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                       ; clock_50_1   ; 3.544  ; 3.538  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                       ; clock_50_1   ; 4.421  ; 4.471  ; Rise       ; clock_50_1                                                                               ;
; DRAM_BA[*]                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 3.546  ; 3.540  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_BA[0]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.546  ; 3.540  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_BA[1]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.525  ; 3.519  ; Rise       ; clock_50_1                                                                               ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 3.566  ; 3.560  ; Rise       ; clock_50_1                                                                               ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 3.066  ; 3.337  ; Rise       ; clock_50_1                                                                               ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                                                            ; clock_50_1   ; 3.536  ; 3.530  ; Rise       ; clock_50_1                                                                               ;
; DRAM_DQ[*]                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 4.430  ; 4.480  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.518  ; 3.512  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.518  ; 3.512  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.495  ; 3.489  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.495  ; 3.489  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.505  ; 3.499  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.515  ; 3.509  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.525  ; 3.519  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.505  ; 3.499  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.517  ; 3.511  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.500  ; 3.494  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.493  ; 3.487  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.513  ; 3.507  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.507  ; 3.501  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.519  ; 3.513  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.499  ; 3.493  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.524  ; 3.518  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[16]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.514  ; 3.508  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[17]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 4.430  ; 4.480  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[18]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.507  ; 3.501  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[19]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.497  ; 3.491  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[20]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.509  ; 3.503  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[21]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.509  ; 3.503  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[22]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.491  ; 3.485  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[23]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.511  ; 3.505  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[24]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.513  ; 3.507  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[25]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.583  ; 3.577  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[26]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.510  ; 3.504  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[27]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.581  ; 3.575  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[28]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.579  ; 3.573  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[29]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.545  ; 3.539  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[30]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.545  ; 3.539  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[31]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.555  ; 3.549  ; Rise       ; clock_50_1                                                                               ;
; DRAM_DQM[*]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.534  ; 3.528  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[0]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.502  ; 3.496  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[1]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.534  ; 3.528  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[2]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.528  ; 3.522  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[3]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.510  ; 3.504  ; Rise       ; clock_50_1                                                                               ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 3.574  ; 3.568  ; Rise       ; clock_50_1                                                                               ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                                                            ; clock_50_1   ; 3.574  ; 3.568  ; Rise       ; clock_50_1                                                                               ;
; HEX0[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 9.549  ; 10.088 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 8.088  ; 8.305  ; Rise       ; clock_50_1                                                                               ;
;  HEX0[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 9.378  ; 9.762  ; Rise       ; clock_50_1                                                                               ;
;  HEX0[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 8.986  ; 9.166  ; Rise       ; clock_50_1                                                                               ;
;  HEX0[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 8.064  ; 8.277  ; Rise       ; clock_50_1                                                                               ;
;  HEX0[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 8.255  ; 8.644  ; Rise       ; clock_50_1                                                                               ;
;  HEX0[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 9.549  ; 10.088 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 8.067  ; 7.885  ; Rise       ; clock_50_1                                                                               ;
; HEX1[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 9.836  ; 10.235 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 7.898  ; 8.124  ; Rise       ; clock_50_1                                                                               ;
;  HEX1[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 9.836  ; 10.235 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 7.575  ; 7.731  ; Rise       ; clock_50_1                                                                               ;
;  HEX1[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 8.128  ; 8.385  ; Rise       ; clock_50_1                                                                               ;
;  HEX1[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 7.633  ; 7.879  ; Rise       ; clock_50_1                                                                               ;
;  HEX1[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 8.519  ; 8.908  ; Rise       ; clock_50_1                                                                               ;
;  HEX1[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 8.484  ; 8.190  ; Rise       ; clock_50_1                                                                               ;
; HEX2[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 10.838 ; 11.464 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 8.155  ; 8.397  ; Rise       ; clock_50_1                                                                               ;
;  HEX2[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.229 ; 10.852 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.838 ; 11.464 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 7.812  ; 8.006  ; Rise       ; clock_50_1                                                                               ;
;  HEX2[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 9.105  ; 9.445  ; Rise       ; clock_50_1                                                                               ;
;  HEX2[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 8.369  ; 8.621  ; Rise       ; clock_50_1                                                                               ;
;  HEX2[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 8.736  ; 8.466  ; Rise       ; clock_50_1                                                                               ;
; HEX3[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 10.363 ; 9.920  ; Rise       ; clock_50_1                                                                               ;
;  HEX3[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 8.390  ; 8.658  ; Rise       ; clock_50_1                                                                               ;
;  HEX3[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 8.322  ; 8.702  ; Rise       ; clock_50_1                                                                               ;
;  HEX3[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 8.474  ; 8.732  ; Rise       ; clock_50_1                                                                               ;
;  HEX3[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 8.276  ; 8.519  ; Rise       ; clock_50_1                                                                               ;
;  HEX3[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 8.726  ; 9.063  ; Rise       ; clock_50_1                                                                               ;
;  HEX3[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 8.785  ; 9.024  ; Rise       ; clock_50_1                                                                               ;
;  HEX3[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.363 ; 9.920  ; Rise       ; clock_50_1                                                                               ;
; HEX4[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 9.956  ; 10.379 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 8.540  ; 8.850  ; Rise       ; clock_50_1                                                                               ;
;  HEX4[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 8.216  ; 8.555  ; Rise       ; clock_50_1                                                                               ;
;  HEX4[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 8.748  ; 9.045  ; Rise       ; clock_50_1                                                                               ;
;  HEX4[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 8.629  ; 8.912  ; Rise       ; clock_50_1                                                                               ;
;  HEX4[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 8.270  ; 8.549  ; Rise       ; clock_50_1                                                                               ;
;  HEX4[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 9.956  ; 10.379 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 8.677  ; 8.402  ; Rise       ; clock_50_1                                                                               ;
; HEX5[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 9.530  ; 9.811  ; Rise       ; clock_50_1                                                                               ;
;  HEX5[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 8.196  ; 8.392  ; Rise       ; clock_50_1                                                                               ;
;  HEX5[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 8.569  ; 8.835  ; Rise       ; clock_50_1                                                                               ;
;  HEX5[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 9.171  ; 9.495  ; Rise       ; clock_50_1                                                                               ;
;  HEX5[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 8.155  ; 8.374  ; Rise       ; clock_50_1                                                                               ;
;  HEX5[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 8.613  ; 8.829  ; Rise       ; clock_50_1                                                                               ;
;  HEX5[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 9.530  ; 9.811  ; Rise       ; clock_50_1                                                                               ;
;  HEX5[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 9.278  ; 8.960  ; Rise       ; clock_50_1                                                                               ;
; HEX6[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 9.953  ; 10.424 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 8.383  ; 8.678  ; Rise       ; clock_50_1                                                                               ;
;  HEX6[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 7.850  ; 8.057  ; Rise       ; clock_50_1                                                                               ;
;  HEX6[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 9.322  ; 9.533  ; Rise       ; clock_50_1                                                                               ;
;  HEX6[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 9.953  ; 10.424 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 8.164  ; 8.555  ; Rise       ; clock_50_1                                                                               ;
;  HEX6[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 8.708  ; 9.165  ; Rise       ; clock_50_1                                                                               ;
;  HEX6[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 8.533  ; 8.264  ; Rise       ; clock_50_1                                                                               ;
; HEX7[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 10.964 ; 11.237 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.750 ; 10.919 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.248 ; 10.378 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.964 ; 11.237 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 9.842  ; 9.864  ; Rise       ; clock_50_1                                                                               ;
;  HEX7[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.064 ; 9.789  ; Rise       ; clock_50_1                                                                               ;
;  HEX7[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.046 ; 10.147 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 10.218 ; 10.125 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 3.066  ; 3.337  ; Fall       ; clock_50_1                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                                                                                            ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_ref_clk ; 2.827 ; 2.891 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_ref_clk ; 2.603 ; 2.639 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_ref_clk ; 2.603 ; 2.639 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_ref_clk ; 2.603 ; 2.639 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_ref_clk ; 2.603 ; 2.639 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; DRAM_ADDR[*]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.432 ; 3.425 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.500 ; 3.493 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.511 ; 3.504 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.478 ; 3.471 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.478 ; 3.471 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.445 ; 3.438 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.445 ; 3.438 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.464 ; 3.457 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.444 ; 3.437 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.432 ; 3.425 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.434 ; 3.427 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                       ; clock_50_1   ; 3.474 ; 3.467 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                       ; clock_50_1   ; 4.352 ; 4.401 ; Rise       ; clock_50_1                                                                               ;
; DRAM_BA[*]                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 3.455 ; 3.448 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_BA[0]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.476 ; 3.469 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_BA[1]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.455 ; 3.448 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 3.496 ; 3.489 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 2.976 ; 3.252 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                                                            ; clock_50_1   ; 3.466 ; 3.459 ; Rise       ; clock_50_1                                                                               ;
; DRAM_DQ[*]                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 3.421 ; 3.414 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.449 ; 3.442 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.449 ; 3.442 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.425 ; 3.418 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.425 ; 3.418 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.435 ; 3.428 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.445 ; 3.438 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.455 ; 3.448 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.435 ; 3.428 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.448 ; 3.441 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.432 ; 3.425 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.424 ; 3.417 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.444 ; 3.437 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.438 ; 3.431 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.450 ; 3.443 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.430 ; 3.423 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.454 ; 3.447 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[16]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.445 ; 3.438 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[17]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 4.361 ; 4.410 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[18]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.438 ; 3.431 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[19]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.428 ; 3.421 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[20]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.440 ; 3.433 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[21]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.440 ; 3.433 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[22]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.421 ; 3.414 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[23]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.441 ; 3.434 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[24]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.444 ; 3.437 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[25]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.513 ; 3.506 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[26]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.442 ; 3.435 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[27]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.511 ; 3.504 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[28]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.510 ; 3.503 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[29]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.476 ; 3.469 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[30]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.476 ; 3.469 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[31]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.486 ; 3.479 ; Rise       ; clock_50_1                                                                               ;
; DRAM_DQM[*]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.433 ; 3.426 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[0]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.433 ; 3.426 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[1]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.464 ; 3.457 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[2]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.458 ; 3.451 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[3]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.442 ; 3.435 ; Rise       ; clock_50_1                                                                               ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 3.504 ; 3.497 ; Rise       ; clock_50_1                                                                               ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                                                            ; clock_50_1   ; 3.504 ; 3.497 ; Rise       ; clock_50_1                                                                               ;
; HEX0[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 5.930 ; 5.752 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.949 ; 6.173 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 7.187 ; 7.568 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.847 ; 7.154 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.930 ; 6.150 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.239 ; 6.494 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 7.469 ; 7.883 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.947 ; 5.752 ; Rise       ; clock_50_1                                                                               ;
; HEX1[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 5.614 ; 5.834 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.923 ; 6.155 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 7.815 ; 8.216 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.614 ; 5.834 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.143 ; 6.405 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.758 ; 5.932 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.573 ; 6.923 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.496 ; 6.204 ; Rise       ; clock_50_1                                                                               ;
; HEX2[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 5.444 ; 5.637 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.785 ; 6.011 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 7.883 ; 8.363 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 8.392 ; 8.953 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.444 ; 5.637 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.695 ; 7.031 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.992 ; 6.245 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.348 ; 6.072 ; Rise       ; clock_50_1                                                                               ;
; HEX3[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 5.824 ; 6.068 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.950 ; 6.200 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.980 ; 6.233 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.098 ; 6.272 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.824 ; 6.068 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.288 ; 6.690 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.304 ; 6.686 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 7.840 ; 7.416 ; Rise       ; clock_50_1                                                                               ;
; HEX4[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 5.866 ; 5.965 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.096 ; 6.381 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.866 ; 6.091 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.277 ; 6.575 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.169 ; 6.448 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.910 ; 6.096 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 7.438 ; 7.892 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.222 ; 5.965 ; Rise       ; clock_50_1                                                                               ;
; HEX5[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 5.438 ; 5.632 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.472 ; 5.673 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.852 ; 6.098 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.445 ; 6.719 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.438 ; 5.632 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.873 ; 6.195 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.727 ; 7.113 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.516 ; 6.213 ; Rise       ; clock_50_1                                                                               ;
; HEX6[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 5.523 ; 5.704 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.035 ; 6.300 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.523 ; 5.704 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 7.077 ; 7.283 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 7.542 ; 7.975 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.927 ; 6.305 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.448 ; 6.891 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.160 ; 5.920 ; Rise       ; clock_50_1                                                                               ;
; HEX7[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 6.557 ; 6.624 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 7.429 ; 7.605 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.958 ; 7.078 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 7.929 ; 7.906 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.557 ; 6.624 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.781 ; 7.170 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.772 ; 7.119 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.939 ; 6.835 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 2.976 ; 3.252 ; Fall       ; clock_50_1                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; HEX0[0]     ; 9.333  ; 9.550  ; 10.145 ; 10.362 ;
; SW[0]      ; HEX0[1]     ; 10.623 ; 11.007 ; 11.435 ; 11.819 ;
; SW[0]      ; HEX0[2]     ; 10.231 ; 10.411 ; 11.043 ; 11.223 ;
; SW[0]      ; HEX0[3]     ; 9.309  ; 9.522  ; 10.121 ; 10.334 ;
; SW[0]      ; HEX0[4]     ; 9.500  ; 9.889  ; 10.312 ; 10.701 ;
; SW[0]      ; HEX0[5]     ; 10.794 ; 11.333 ; 11.606 ; 12.145 ;
; SW[0]      ; HEX0[6]     ; 9.312  ; 9.130  ; 10.124 ; 9.942  ;
; SW[0]      ; HEX1[0]     ; 8.884  ; 9.133  ; 9.689  ; 9.938  ;
; SW[0]      ; HEX1[1]     ; 10.789 ; 11.246 ; 11.594 ; 12.051 ;
; SW[0]      ; HEX1[2]     ; 8.562  ; 8.762  ; 9.367  ; 9.567  ;
; SW[0]      ; HEX1[3]     ; 9.116  ; 9.395  ; 9.921  ; 10.200 ;
; SW[0]      ; HEX1[4]     ; 8.664  ; 8.887  ; 9.469  ; 9.692  ;
; SW[0]      ; HEX1[5]     ; 9.550  ; 9.915  ; 10.355 ; 10.720 ;
; SW[0]      ; HEX1[6]     ; 9.495  ; 9.179  ; 10.300 ; 9.984  ;
; SW[0]      ; HEX2[0]     ; 9.186  ; 9.428  ; 9.991  ; 10.233 ;
; SW[0]      ; HEX2[1]     ; 11.220 ; 11.883 ; 12.025 ; 12.688 ;
; SW[0]      ; HEX2[2]     ; 11.869 ; 12.495 ; 12.674 ; 13.300 ;
; SW[0]      ; HEX2[3]     ; 8.843  ; 9.037  ; 9.648  ; 9.842  ;
; SW[0]      ; HEX2[4]     ; 10.136 ; 10.476 ; 10.941 ; 11.281 ;
; SW[0]      ; HEX2[5]     ; 9.400  ; 9.652  ; 10.205 ; 10.457 ;
; SW[0]      ; HEX2[6]     ; 9.767  ; 9.497  ; 10.572 ; 10.302 ;
; SW[0]      ; HEX3[0]     ; 9.507  ; 9.775  ; 10.310 ; 10.578 ;
; SW[0]      ; HEX3[1]     ; 9.439  ; 9.819  ; 10.242 ; 10.622 ;
; SW[0]      ; HEX3[2]     ; 9.591  ; 9.849  ; 10.394 ; 10.652 ;
; SW[0]      ; HEX3[3]     ; 9.393  ; 9.636  ; 10.196 ; 10.439 ;
; SW[0]      ; HEX3[4]     ; 9.843  ; 10.180 ; 10.646 ; 10.983 ;
; SW[0]      ; HEX3[5]     ; 9.902  ; 10.141 ; 10.705 ; 10.944 ;
; SW[0]      ; HEX3[6]     ; 11.480 ; 11.037 ; 12.283 ; 11.840 ;
; SW[0]      ; HEX4[0]     ; 9.313  ; 9.623  ; 10.071 ; 10.381 ;
; SW[0]      ; HEX4[1]     ; 8.989  ; 9.328  ; 9.747  ; 10.086 ;
; SW[0]      ; HEX4[2]     ; 9.521  ; 9.818  ; 10.279 ; 10.576 ;
; SW[0]      ; HEX4[3]     ; 9.402  ; 9.685  ; 10.160 ; 10.443 ;
; SW[0]      ; HEX4[4]     ; 9.043  ; 9.322  ; 9.801  ; 10.080 ;
; SW[0]      ; HEX4[5]     ; 10.729 ; 11.152 ; 11.487 ; 11.910 ;
; SW[0]      ; HEX4[6]     ; 9.450  ; 9.175  ; 10.208 ; 9.933  ;
; SW[0]      ; HEX5[0]     ; 8.765  ; 8.990  ; 9.571  ; 9.796  ;
; SW[0]      ; HEX5[1]     ; 9.048  ; 9.434  ; 9.854  ; 10.240 ;
; SW[0]      ; HEX5[2]     ; 9.722  ; 10.085 ; 10.528 ; 10.891 ;
; SW[0]      ; HEX5[3]     ; 8.737  ; 8.953  ; 9.543  ; 9.759  ;
; SW[0]      ; HEX5[4]     ; 9.183  ; 9.476  ; 9.989  ; 10.282 ;
; SW[0]      ; HEX5[5]     ; 10.079 ; 10.436 ; 10.885 ; 11.242 ;
; SW[0]      ; HEX5[6]     ; 9.874  ; 9.544  ; 10.680 ; 10.350 ;
; SW[0]      ; HEX6[0]     ; 9.392  ; 9.687  ; 10.185 ; 10.480 ;
; SW[0]      ; HEX6[1]     ; 8.859  ; 9.066  ; 9.652  ; 9.859  ;
; SW[0]      ; HEX6[2]     ; 10.331 ; 10.539 ; 11.124 ; 11.346 ;
; SW[0]      ; HEX6[3]     ; 10.962 ; 11.433 ; 11.755 ; 12.226 ;
; SW[0]      ; HEX6[4]     ; 9.161  ; 9.564  ; 9.968  ; 10.357 ;
; SW[0]      ; HEX6[5]     ; 9.718  ; 10.174 ; 10.525 ; 10.967 ;
; SW[0]      ; HEX6[6]     ; 9.542  ; 9.273  ; 10.335 ; 10.066 ;
; SW[0]      ; HEX7[0]     ; 10.803 ; 10.994 ; 11.559 ; 11.750 ;
; SW[0]      ; HEX7[1]     ; 10.234 ; 10.463 ; 11.028 ; 11.219 ;
; SW[0]      ; HEX7[2]     ; 11.047 ; 11.325 ; 11.803 ; 12.081 ;
; SW[0]      ; HEX7[3]     ; 9.910  ; 9.967  ; 10.666 ; 10.723 ;
; SW[0]      ; HEX7[4]     ; 10.150 ; 10.236 ; 10.906 ; 10.992 ;
; SW[0]      ; HEX7[5]     ; 10.119 ; 10.221 ; 10.875 ; 10.977 ;
; SW[0]      ; HEX7[6]     ; 10.300 ; 10.214 ; 11.056 ; 10.970 ;
; SW[1]      ; HEX0[0]     ; 9.085  ; 9.302  ; 9.871  ; 10.088 ;
; SW[1]      ; HEX0[1]     ; 10.375 ; 10.759 ; 11.161 ; 11.545 ;
; SW[1]      ; HEX0[2]     ; 9.983  ; 10.163 ; 10.769 ; 10.949 ;
; SW[1]      ; HEX0[3]     ; 9.061  ; 9.274  ; 9.847  ; 10.060 ;
; SW[1]      ; HEX0[4]     ; 9.252  ; 9.641  ; 10.038 ; 10.427 ;
; SW[1]      ; HEX0[5]     ; 10.546 ; 11.085 ; 11.332 ; 11.871 ;
; SW[1]      ; HEX0[6]     ; 9.064  ; 8.882  ; 9.850  ; 9.668  ;
; SW[1]      ; HEX1[0]     ; 8.818  ; 9.044  ; 9.605  ; 9.831  ;
; SW[1]      ; HEX1[1]     ; 10.756 ; 11.155 ; 11.543 ; 11.942 ;
; SW[1]      ; HEX1[2]     ; 8.495  ; 8.610  ; 9.282  ; 9.391  ;
; SW[1]      ; HEX1[3]     ; 9.048  ; 9.305  ; 9.835  ; 10.092 ;
; SW[1]      ; HEX1[4]     ; 8.512  ; 8.799  ; 9.299  ; 9.586  ;
; SW[1]      ; HEX1[5]     ; 9.398  ; 9.828  ; 10.184 ; 10.615 ;
; SW[1]      ; HEX1[6]     ; 9.404  ; 9.110  ; 10.191 ; 9.897  ;
; SW[1]      ; HEX2[0]     ; 9.034  ; 9.276  ; 9.815  ; 10.057 ;
; SW[1]      ; HEX2[1]     ; 11.068 ; 11.731 ; 11.849 ; 12.512 ;
; SW[1]      ; HEX2[2]     ; 11.717 ; 12.343 ; 12.498 ; 13.124 ;
; SW[1]      ; HEX2[3]     ; 8.691  ; 8.885  ; 9.472  ; 9.666  ;
; SW[1]      ; HEX2[4]     ; 9.984  ; 10.324 ; 10.765 ; 11.105 ;
; SW[1]      ; HEX2[5]     ; 9.248  ; 9.500  ; 10.029 ; 10.281 ;
; SW[1]      ; HEX2[6]     ; 9.615  ; 9.345  ; 10.396 ; 10.126 ;
; SW[1]      ; HEX3[0]     ; 9.487  ; 9.755  ; 10.262 ; 10.530 ;
; SW[1]      ; HEX3[1]     ; 9.419  ; 9.799  ; 10.194 ; 10.574 ;
; SW[1]      ; HEX3[2]     ; 9.571  ; 9.829  ; 10.346 ; 10.604 ;
; SW[1]      ; HEX3[3]     ; 9.373  ; 9.616  ; 10.148 ; 10.391 ;
; SW[1]      ; HEX3[4]     ; 9.823  ; 10.160 ; 10.598 ; 10.935 ;
; SW[1]      ; HEX3[5]     ; 9.882  ; 10.121 ; 10.657 ; 10.896 ;
; SW[1]      ; HEX3[6]     ; 11.460 ; 11.017 ; 12.235 ; 11.792 ;
; SW[1]      ; HEX4[0]     ; 9.467  ; 9.777  ; 10.242 ; 10.552 ;
; SW[1]      ; HEX4[1]     ; 9.143  ; 9.482  ; 9.918  ; 10.257 ;
; SW[1]      ; HEX4[2]     ; 9.675  ; 9.972  ; 10.450 ; 10.747 ;
; SW[1]      ; HEX4[3]     ; 9.556  ; 9.839  ; 10.331 ; 10.614 ;
; SW[1]      ; HEX4[4]     ; 9.197  ; 9.476  ; 9.972  ; 10.251 ;
; SW[1]      ; HEX4[5]     ; 10.883 ; 11.306 ; 11.658 ; 12.081 ;
; SW[1]      ; HEX4[6]     ; 9.604  ; 9.329  ; 10.379 ; 10.104 ;
; SW[1]      ; HEX5[0]     ; 8.785  ; 9.010  ; 9.590  ; 9.815  ;
; SW[1]      ; HEX5[1]     ; 9.068  ; 9.454  ; 9.873  ; 10.259 ;
; SW[1]      ; HEX5[2]     ; 9.742  ; 10.105 ; 10.547 ; 10.910 ;
; SW[1]      ; HEX5[3]     ; 8.757  ; 8.973  ; 9.562  ; 9.778  ;
; SW[1]      ; HEX5[4]     ; 9.203  ; 9.496  ; 10.008 ; 10.301 ;
; SW[1]      ; HEX5[5]     ; 10.099 ; 10.456 ; 10.904 ; 11.261 ;
; SW[1]      ; HEX5[6]     ; 9.894  ; 9.564  ; 10.699 ; 10.369 ;
; SW[1]      ; HEX6[0]     ; 9.395  ; 9.690  ; 10.211 ; 10.483 ;
; SW[1]      ; HEX6[1]     ; 8.862  ; 9.069  ; 9.654  ; 9.861  ;
; SW[1]      ; HEX6[2]     ; 10.334 ; 10.642 ; 11.157 ; 11.475 ;
; SW[1]      ; HEX6[3]     ; 10.965 ; 11.436 ; 11.790 ; 12.239 ;
; SW[1]      ; HEX6[4]     ; 9.264  ; 9.567  ; 10.097 ; 10.359 ;
; SW[1]      ; HEX6[5]     ; 9.821  ; 10.177 ; 10.654 ; 10.983 ;
; SW[1]      ; HEX6[6]     ; 9.545  ; 9.276  ; 10.343 ; 10.097 ;
; SW[1]      ; HEX7[0]     ; 11.221 ; 11.412 ; 11.990 ; 12.181 ;
; SW[1]      ; HEX7[1]     ; 10.419 ; 10.881 ; 11.261 ; 11.650 ;
; SW[1]      ; HEX7[2]     ; 11.465 ; 11.743 ; 12.234 ; 12.512 ;
; SW[1]      ; HEX7[3]     ; 10.328 ; 10.385 ; 11.097 ; 11.154 ;
; SW[1]      ; HEX7[4]     ; 10.568 ; 10.654 ; 11.337 ; 11.423 ;
; SW[1]      ; HEX7[5]     ; 10.537 ; 10.639 ; 11.306 ; 11.408 ;
; SW[1]      ; HEX7[6]     ; 10.718 ; 10.632 ; 11.487 ; 11.401 ;
; SW[2]      ; HEX0[0]     ; 8.790  ; 8.997  ; 9.554  ; 9.761  ;
; SW[2]      ; HEX0[1]     ; 10.057 ; 10.457 ; 10.821 ; 11.221 ;
; SW[2]      ; HEX0[2]     ; 9.706  ; 9.984  ; 10.470 ; 10.748 ;
; SW[2]      ; HEX0[3]     ; 8.763  ; 8.997  ; 9.527  ; 9.761  ;
; SW[2]      ; HEX0[4]     ; 9.070  ; 9.279  ; 9.834  ; 10.043 ;
; SW[2]      ; HEX0[5]     ; 10.385 ; 10.761 ; 11.149 ; 11.525 ;
; SW[2]      ; HEX0[6]     ; 8.775  ; 8.583  ; 9.539  ; 9.347  ;
; SW[2]      ; HEX1[0]     ; 8.863  ; 9.079  ; 9.628  ; 9.844  ;
; SW[2]      ; HEX1[1]     ; 10.772 ; 11.187 ; 11.537 ; 11.952 ;
; SW[2]      ; HEX1[2]     ; 8.559  ; 8.726  ; 9.324  ; 9.491  ;
; SW[2]      ; HEX1[3]     ; 9.091  ; 9.369  ; 9.856  ; 10.134 ;
; SW[2]      ; HEX1[4]     ; 8.647  ; 8.748  ; 9.412  ; 9.513  ;
; SW[2]      ; HEX1[5]     ; 9.554  ; 9.850  ; 10.319 ; 10.615 ;
; SW[2]      ; HEX1[6]     ; 9.451  ; 9.147  ; 10.216 ; 9.912  ;
; SW[2]      ; HEX2[0]     ; 9.018  ; 9.233  ; 9.784  ; 9.999  ;
; SW[2]      ; HEX2[1]     ; 11.194 ; 11.696 ; 11.960 ; 12.462 ;
; SW[2]      ; HEX2[2]     ; 11.679 ; 12.310 ; 12.445 ; 13.076 ;
; SW[2]      ; HEX2[3]     ; 8.660  ; 8.805  ; 9.426  ; 9.571  ;
; SW[2]      ; HEX2[4]     ; 9.963  ; 10.228 ; 10.729 ; 10.994 ;
; SW[2]      ; HEX2[5]     ; 9.203  ; 9.456  ; 9.969  ; 10.222 ;
; SW[2]      ; HEX2[6]     ; 9.579  ; 9.316  ; 10.345 ; 10.082 ;
; SW[2]      ; HEX3[0]     ; 8.892  ; 9.166  ; 9.671  ; 9.945  ;
; SW[2]      ; HEX3[1]     ; 8.921  ; 9.199  ; 9.700  ; 9.978  ;
; SW[2]      ; HEX3[2]     ; 8.949  ; 9.240  ; 9.728  ; 10.019 ;
; SW[2]      ; HEX3[3]     ; 8.758  ; 9.026  ; 9.537  ; 9.805  ;
; SW[2]      ; HEX3[4]     ; 9.243  ; 9.428  ; 10.022 ; 10.207 ;
; SW[2]      ; HEX3[5]     ; 9.262  ; 9.570  ; 10.041 ; 10.349 ;
; SW[2]      ; HEX3[6]     ; 10.871 ; 10.416 ; 11.650 ; 11.195 ;
; SW[2]      ; HEX4[0]     ; 9.478  ; 9.718  ; 10.256 ; 10.496 ;
; SW[2]      ; HEX4[1]     ; 9.207  ; 9.462  ; 9.985  ; 10.240 ;
; SW[2]      ; HEX4[2]     ; 9.510  ; 9.951  ; 10.288 ; 10.729 ;
; SW[2]      ; HEX4[3]     ; 9.549  ; 9.802  ; 10.327 ; 10.580 ;
; SW[2]      ; HEX4[4]     ; 9.222  ; 9.342  ; 10.000 ; 10.120 ;
; SW[2]      ; HEX4[5]     ; 10.840 ; 11.320 ; 11.618 ; 12.098 ;
; SW[2]      ; HEX4[6]     ; 9.583  ; 9.308  ; 10.361 ; 10.086 ;
; SW[2]      ; HEX5[0]     ; 8.913  ; 9.109  ; 9.602  ; 9.798  ;
; SW[2]      ; HEX5[1]     ; 9.286  ; 9.552  ; 9.975  ; 10.241 ;
; SW[2]      ; HEX5[2]     ; 9.888  ; 10.212 ; 10.577 ; 10.901 ;
; SW[2]      ; HEX5[3]     ; 8.872  ; 9.091  ; 9.561  ; 9.780  ;
; SW[2]      ; HEX5[4]     ; 9.330  ; 9.546  ; 10.019 ; 10.235 ;
; SW[2]      ; HEX5[5]     ; 10.247 ; 10.528 ; 10.936 ; 11.233 ;
; SW[2]      ; HEX5[6]     ; 9.995  ; 9.677  ; 10.684 ; 10.366 ;
; SW[2]      ; HEX6[0]     ; 9.263  ; 9.546  ; 10.038 ; 10.321 ;
; SW[2]      ; HEX6[1]     ; 8.703  ; 8.920  ; 9.478  ; 9.695  ;
; SW[2]      ; HEX6[2]     ; 10.107 ; 10.537 ; 10.882 ; 11.312 ;
; SW[2]      ; HEX6[3]     ; 10.861 ; 11.315 ; 11.636 ; 12.090 ;
; SW[2]      ; HEX6[4]     ; 9.168  ; 9.325  ; 9.943  ; 10.100 ;
; SW[2]      ; HEX6[5]     ; 9.706  ; 10.045 ; 10.481 ; 10.820 ;
; SW[2]      ; HEX6[6]     ; 9.405  ; 9.127  ; 10.180 ; 9.902  ;
; SW[2]      ; HEX7[0]     ; 11.399 ; 11.568 ; 12.103 ; 12.272 ;
; SW[2]      ; HEX7[1]     ; 10.897 ; 11.027 ; 11.601 ; 11.731 ;
; SW[2]      ; HEX7[2]     ; 11.613 ; 11.886 ; 12.317 ; 12.590 ;
; SW[2]      ; HEX7[3]     ; 10.491 ; 10.513 ; 11.195 ; 11.217 ;
; SW[2]      ; HEX7[4]     ; 10.713 ; 10.438 ; 11.417 ; 11.142 ;
; SW[2]      ; HEX7[5]     ; 10.695 ; 10.796 ; 11.399 ; 11.500 ;
; SW[2]      ; HEX7[6]     ; 10.867 ; 10.774 ; 11.571 ; 11.478 ;
; SW[3]      ; HEX0[0]     ; 9.577  ; 9.788  ; 10.431 ; 10.642 ;
; SW[3]      ; HEX0[1]     ; 10.845 ; 11.246 ; 11.699 ; 12.100 ;
; SW[3]      ; HEX0[2]     ; 10.344 ; 10.773 ; 11.192 ; 11.627 ;
; SW[3]      ; HEX0[3]     ; 9.554  ; 9.791  ; 10.408 ; 10.645 ;
; SW[3]      ; HEX0[4]     ; 9.860  ; 9.966  ; 10.714 ; 10.820 ;
; SW[3]      ; HEX0[5]     ; 11.154 ; 11.587 ; 12.008 ; 12.441 ;
; SW[3]      ; HEX0[6]     ; 9.566  ; 9.351  ; 10.420 ; 10.205 ;
; SW[3]      ; HEX1[0]     ; 9.496  ; 9.712  ; 10.344 ; 10.560 ;
; SW[3]      ; HEX1[1]     ; 11.405 ; 11.820 ; 12.253 ; 12.668 ;
; SW[3]      ; HEX1[2]     ; 9.192  ; 9.359  ; 10.040 ; 10.207 ;
; SW[3]      ; HEX1[3]     ; 9.724  ; 10.002 ; 10.572 ; 10.850 ;
; SW[3]      ; HEX1[4]     ; 9.280  ; 9.381  ; 10.128 ; 10.229 ;
; SW[3]      ; HEX1[5]     ; 10.187 ; 10.483 ; 11.035 ; 11.331 ;
; SW[3]      ; HEX1[6]     ; 10.084 ; 9.780  ; 10.932 ; 10.628 ;
; SW[3]      ; HEX2[0]     ; 9.649  ; 9.864  ; 10.497 ; 10.712 ;
; SW[3]      ; HEX2[1]     ; 11.825 ; 12.327 ; 12.673 ; 13.175 ;
; SW[3]      ; HEX2[2]     ; 12.310 ; 12.941 ; 13.158 ; 13.789 ;
; SW[3]      ; HEX2[3]     ; 9.291  ; 9.436  ; 10.139 ; 10.284 ;
; SW[3]      ; HEX2[4]     ; 10.594 ; 10.859 ; 11.442 ; 11.707 ;
; SW[3]      ; HEX2[5]     ; 9.834  ; 10.087 ; 10.682 ; 10.935 ;
; SW[3]      ; HEX2[6]     ; 10.210 ; 9.947  ; 11.058 ; 10.795 ;
; SW[3]      ; HEX3[0]     ; 9.614  ; 9.888  ; 10.502 ; 10.776 ;
; SW[3]      ; HEX3[1]     ; 9.643  ; 9.921  ; 10.531 ; 10.809 ;
; SW[3]      ; HEX3[2]     ; 9.671  ; 9.962  ; 10.559 ; 10.850 ;
; SW[3]      ; HEX3[3]     ; 9.480  ; 9.748  ; 10.368 ; 10.636 ;
; SW[3]      ; HEX3[4]     ; 9.965  ; 10.146 ; 10.853 ; 11.034 ;
; SW[3]      ; HEX3[5]     ; 9.984  ; 10.292 ; 10.872 ; 11.180 ;
; SW[3]      ; HEX3[6]     ; 11.593 ; 11.138 ; 12.481 ; 12.026 ;
; SW[3]      ; HEX4[0]     ; 10.080 ; 10.320 ; 10.969 ; 11.209 ;
; SW[3]      ; HEX4[1]     ; 9.809  ; 10.064 ; 10.698 ; 10.953 ;
; SW[3]      ; HEX4[2]     ; 10.073 ; 10.553 ; 10.962 ; 11.442 ;
; SW[3]      ; HEX4[3]     ; 10.151 ; 10.404 ; 11.040 ; 11.293 ;
; SW[3]      ; HEX4[4]     ; 9.824  ; 9.905  ; 10.713 ; 10.794 ;
; SW[3]      ; HEX4[5]     ; 11.442 ; 11.922 ; 12.331 ; 12.811 ;
; SW[3]      ; HEX4[6]     ; 10.185 ; 9.910  ; 11.074 ; 10.799 ;
; SW[3]      ; HEX5[0]     ; 9.664  ; 9.860  ; 10.506 ; 10.702 ;
; SW[3]      ; HEX5[1]     ; 10.037 ; 10.303 ; 10.879 ; 11.145 ;
; SW[3]      ; HEX5[2]     ; 10.639 ; 10.963 ; 11.481 ; 11.805 ;
; SW[3]      ; HEX5[3]     ; 9.623  ; 9.842  ; 10.465 ; 10.684 ;
; SW[3]      ; HEX5[4]     ; 10.081 ; 10.297 ; 10.923 ; 11.139 ;
; SW[3]      ; HEX5[5]     ; 10.998 ; 11.279 ; 11.840 ; 12.121 ;
; SW[3]      ; HEX5[6]     ; 10.746 ; 10.428 ; 11.588 ; 11.270 ;
; SW[3]      ; HEX6[0]     ; 9.697  ; 9.980  ; 10.552 ; 10.835 ;
; SW[3]      ; HEX6[1]     ; 9.137  ; 9.354  ; 9.992  ; 10.209 ;
; SW[3]      ; HEX6[2]     ; 10.558 ; 10.971 ; 11.425 ; 11.826 ;
; SW[3]      ; HEX6[3]     ; 11.295 ; 11.749 ; 12.150 ; 12.604 ;
; SW[3]      ; HEX6[4]     ; 9.602  ; 9.759  ; 10.457 ; 10.614 ;
; SW[3]      ; HEX6[5]     ; 10.140 ; 10.479 ; 10.995 ; 11.334 ;
; SW[3]      ; HEX6[6]     ; 9.839  ; 9.561  ; 10.694 ; 10.416 ;
; SW[3]      ; HEX7[0]     ; 11.822 ; 11.991 ; 12.689 ; 12.858 ;
; SW[3]      ; HEX7[1]     ; 11.320 ; 11.450 ; 12.187 ; 12.317 ;
; SW[3]      ; HEX7[2]     ; 12.036 ; 12.309 ; 12.903 ; 13.176 ;
; SW[3]      ; HEX7[3]     ; 10.914 ; 10.936 ; 11.781 ; 11.803 ;
; SW[3]      ; HEX7[4]     ; 11.136 ; 10.861 ; 12.003 ; 11.728 ;
; SW[3]      ; HEX7[5]     ; 11.118 ; 11.219 ; 11.985 ; 12.086 ;
; SW[3]      ; HEX7[6]     ; 11.290 ; 11.197 ; 12.157 ; 12.064 ;
; SW[16]     ; HEX0[0]     ; 7.259  ; 7.466  ; 8.081  ; 8.288  ;
; SW[16]     ; HEX0[1]     ; 8.526  ; 8.926  ; 9.348  ; 9.748  ;
; SW[16]     ; HEX0[2]     ; 8.175  ; 8.453  ; 8.997  ; 9.275  ;
; SW[16]     ; HEX0[3]     ; 7.232  ; 7.466  ; 8.054  ; 8.288  ;
; SW[16]     ; HEX0[4]     ; 7.539  ; 7.784  ; 8.361  ; 8.587  ;
; SW[16]     ; HEX0[5]     ; 8.854  ; 9.251  ; 9.676  ; 10.083 ;
; SW[16]     ; HEX0[6]     ; 7.244  ; 7.052  ; 8.066  ; 7.874  ;
; SW[16]     ; HEX1[0]     ; 7.646  ; 7.862  ; 8.524  ; 8.740  ;
; SW[16]     ; HEX1[1]     ; 9.555  ; 9.970  ; 10.433 ; 10.848 ;
; SW[16]     ; HEX1[2]     ; 7.342  ; 7.509  ; 8.220  ; 8.387  ;
; SW[16]     ; HEX1[3]     ; 7.874  ; 8.152  ; 8.752  ; 9.030  ;
; SW[16]     ; HEX1[4]     ; 7.430  ; 7.596  ; 8.308  ; 8.419  ;
; SW[16]     ; HEX1[5]     ; 8.337  ; 8.648  ; 9.215  ; 9.511  ;
; SW[16]     ; HEX1[6]     ; 8.234  ; 7.930  ; 9.112  ; 8.808  ;
; SW[16]     ; HEX2[0]     ; 7.437  ; 7.691  ; 8.295  ; 8.537  ;
; SW[16]     ; HEX2[1]     ; 9.623  ; 10.142 ; 10.441 ; 10.992 ;
; SW[16]     ; HEX2[2]     ; 10.151 ; 10.734 ; 10.978 ; 11.604 ;
; SW[16]     ; HEX2[3]     ; 7.082  ; 7.297  ; 7.952  ; 8.146  ;
; SW[16]     ; HEX2[4]     ; 8.375  ; 8.749  ; 9.245  ; 9.585  ;
; SW[16]     ; HEX2[5]     ; 7.639  ; 7.914  ; 8.509  ; 8.761  ;
; SW[16]     ; HEX2[6]     ; 8.042  ; 7.738  ; 8.876  ; 8.606  ;
; SW[16]     ; HEX3[0]     ; 7.677  ; 7.933  ; 8.523  ; 8.778  ;
; SW[16]     ; HEX3[1]     ; 7.694  ; 7.977  ; 8.540  ; 8.822  ;
; SW[16]     ; HEX3[2]     ; 7.749  ; 8.007  ; 8.594  ; 8.852  ;
; SW[16]     ; HEX3[3]     ; 7.551  ; 7.794  ; 8.397  ; 8.639  ;
; SW[16]     ; HEX3[4]     ; 8.042  ; 8.338  ; 8.888  ; 9.183  ;
; SW[16]     ; HEX3[5]     ; 8.060  ; 8.333  ; 8.905  ; 9.179  ;
; SW[16]     ; HEX3[6]     ; 9.638  ; 9.195  ; 10.483 ; 10.040 ;
; SW[16]     ; HEX4[0]     ; 7.877  ; 8.187  ; 8.725  ; 9.035  ;
; SW[16]     ; HEX4[1]     ; 7.613  ; 7.892  ; 8.449  ; 8.740  ;
; SW[16]     ; HEX4[2]     ; 8.085  ; 8.382  ; 8.933  ; 9.230  ;
; SW[16]     ; HEX4[3]     ; 7.966  ; 8.249  ; 8.814  ; 9.097  ;
; SW[16]     ; HEX4[4]     ; 7.607  ; 7.886  ; 8.455  ; 8.734  ;
; SW[16]     ; HEX4[5]     ; 9.293  ; 9.743  ; 10.141 ; 10.579 ;
; SW[16]     ; HEX4[6]     ; 8.014  ; 7.739  ; 8.862  ; 8.587  ;
; SW[16]     ; HEX5[0]     ; 7.467  ; 7.663  ; 8.321  ; 8.517  ;
; SW[16]     ; HEX5[1]     ; 7.841  ; 8.106  ; 8.695  ; 8.960  ;
; SW[16]     ; HEX5[2]     ; 8.442  ; 8.769  ; 9.296  ; 9.623  ;
; SW[16]     ; HEX5[3]     ; 7.434  ; 7.649  ; 8.288  ; 8.503  ;
; SW[16]     ; HEX5[4]     ; 7.884  ; 8.125  ; 8.738  ; 8.960  ;
; SW[16]     ; HEX5[5]     ; 8.801  ; 9.121  ; 9.655  ; 9.975  ;
; SW[16]     ; HEX5[6]     ; 8.559  ; 8.231  ; 9.413  ; 9.085  ;
; SW[16]     ; HEX6[0]     ; 7.947  ; 8.230  ; 8.838  ; 9.121  ;
; SW[16]     ; HEX6[1]     ; 7.387  ; 7.604  ; 8.278  ; 8.495  ;
; SW[16]     ; HEX6[2]     ; 8.880  ; 9.221  ; 9.710  ; 10.112 ;
; SW[16]     ; HEX6[3]     ; 9.545  ; 9.999  ; 10.436 ; 10.890 ;
; SW[16]     ; HEX6[4]     ; 7.852  ; 8.098  ; 8.743  ; 8.928  ;
; SW[16]     ; HEX6[5]     ; 8.390  ; 8.729  ; 9.281  ; 9.620  ;
; SW[16]     ; HEX6[6]     ; 8.089  ; 7.820  ; 8.980  ; 8.702  ;
; SW[16]     ; HEX7[0]     ; 6.489  ; 6.704  ; 7.270  ; 7.439  ;
; SW[16]     ; HEX7[1]     ; 6.002  ; 6.148  ; 6.768  ; 6.898  ;
; SW[16]     ; HEX7[2]     ; 6.753  ; 6.969  ; 7.484  ; 7.759  ;
; SW[16]     ; HEX7[3]     ; 5.576  ; 5.683  ; 6.362  ; 6.401  ;
; SW[16]     ; HEX7[4]     ; 5.814  ; 5.935  ; 6.584  ; 6.670  ;
; SW[16]     ; HEX7[5]     ; 5.806  ; 5.909  ; 6.566  ; 6.667  ;
; SW[16]     ; HEX7[6]     ; 6.003  ; 5.878  ; 6.738  ; 6.648  ;
+------------+-------------+--------+--------+--------+--------+


+-------------------------------------------------------------+
; Minimum Propagation Delay                                   ;
+------------+-------------+-------+--------+--------+--------+
; Input Port ; Output Port ; RR    ; RF     ; FR     ; FF     ;
+------------+-------------+-------+--------+--------+--------+
; SW[0]      ; HEX0[0]     ; 6.983 ; 7.207  ; 7.720  ; 7.944  ;
; SW[0]      ; HEX0[1]     ; 8.221 ; 8.602  ; 8.958  ; 9.339  ;
; SW[0]      ; HEX0[2]     ; 7.881 ; 8.215  ; 8.618  ; 8.952  ;
; SW[0]      ; HEX0[3]     ; 6.987 ; 7.197  ; 7.724  ; 7.934  ;
; SW[0]      ; HEX0[4]     ; 7.333 ; 7.528  ; 8.089  ; 8.265  ;
; SW[0]      ; HEX0[5]     ; 8.503 ; 8.917  ; 9.240  ; 9.654  ;
; SW[0]      ; HEX0[6]     ; 6.994 ; 6.786  ; 7.731  ; 7.523  ;
; SW[0]      ; HEX1[0]     ; 7.208 ; 7.432  ; 7.933  ; 8.157  ;
; SW[0]      ; HEX1[1]     ; 9.107 ; 9.500  ; 9.832  ; 10.225 ;
; SW[0]      ; HEX1[2]     ; 6.977 ; 7.078  ; 7.752  ; 7.803  ;
; SW[0]      ; HEX1[3]     ; 7.430 ; 7.685  ; 8.155  ; 8.410  ;
; SW[0]      ; HEX1[4]     ; 6.999 ; 7.295  ; 7.724  ; 8.059  ;
; SW[0]      ; HEX1[5]     ; 7.850 ; 8.281  ; 8.575  ; 9.045  ;
; SW[0]      ; HEX1[6]     ; 7.779 ; 7.489  ; 8.504  ; 8.214  ;
; SW[0]      ; HEX2[0]     ; 6.919 ; 7.145  ; 7.657  ; 7.883  ;
; SW[0]      ; HEX2[1]     ; 9.017 ; 9.497  ; 9.755  ; 10.235 ;
; SW[0]      ; HEX2[2]     ; 9.580 ; 10.087 ; 10.311 ; 10.825 ;
; SW[0]      ; HEX2[3]     ; 6.578 ; 6.771  ; 7.316  ; 7.509  ;
; SW[0]      ; HEX2[4]     ; 7.829 ; 8.237  ; 8.567  ; 8.968  ;
; SW[0]      ; HEX2[5]     ; 7.126 ; 7.436  ; 7.864  ; 8.167  ;
; SW[0]      ; HEX2[6]     ; 7.482 ; 7.209  ; 8.220  ; 7.947  ;
; SW[0]      ; HEX3[0]     ; 7.158 ; 7.403  ; 7.887  ; 8.132  ;
; SW[0]      ; HEX3[1]     ; 7.189 ; 7.438  ; 7.918  ; 8.167  ;
; SW[0]      ; HEX3[2]     ; 7.214 ; 7.475  ; 7.943  ; 8.204  ;
; SW[0]      ; HEX3[3]     ; 7.032 ; 7.271  ; 7.761  ; 8.000  ;
; SW[0]      ; HEX3[4]     ; 7.562 ; 7.794  ; 8.284  ; 8.523  ;
; SW[0]      ; HEX3[5]     ; 7.516 ; 7.793  ; 8.245  ; 8.522  ;
; SW[0]      ; HEX3[6]     ; 9.043 ; 8.624  ; 9.772  ; 9.353  ;
; SW[0]      ; HEX4[0]     ; 7.120 ; 7.405  ; 7.874  ; 8.179  ;
; SW[0]      ; HEX4[1]     ; 6.890 ; 7.115  ; 7.644  ; 7.888  ;
; SW[0]      ; HEX4[2]     ; 7.301 ; 7.599  ; 8.057  ; 8.374  ;
; SW[0]      ; HEX4[3]     ; 7.193 ; 7.472  ; 7.949  ; 8.247  ;
; SW[0]      ; HEX4[4]     ; 6.944 ; 7.120  ; 7.632  ; 7.895  ;
; SW[0]      ; HEX4[5]     ; 8.462 ; 8.916  ; 9.217  ; 9.691  ;
; SW[0]      ; HEX4[6]     ; 7.246 ; 6.989  ; 8.021  ; 7.745  ;
; SW[0]      ; HEX5[0]     ; 6.798 ; 7.007  ; 7.572  ; 7.781  ;
; SW[0]      ; HEX5[1]     ; 7.178 ; 7.432  ; 7.952  ; 8.206  ;
; SW[0]      ; HEX5[2]     ; 7.709 ; 8.091  ; 8.483  ; 8.862  ;
; SW[0]      ; HEX5[3]     ; 6.790 ; 6.983  ; 7.564  ; 7.757  ;
; SW[0]      ; HEX5[4]     ; 7.317 ; 7.474  ; 8.012  ; 8.248  ;
; SW[0]      ; HEX5[5]     ; 8.060 ; 8.391  ; 8.834  ; 9.165  ;
; SW[0]      ; HEX5[6]     ; 7.866 ; 7.536  ; 8.640  ; 8.310  ;
; SW[0]      ; HEX6[0]     ; 7.151 ; 7.420  ; 7.882  ; 8.151  ;
; SW[0]      ; HEX6[1]     ; 6.631 ; 6.821  ; 7.362  ; 7.552  ;
; SW[0]      ; HEX6[2]     ; 8.087 ; 8.445  ; 8.818  ; 9.180  ;
; SW[0]      ; HEX6[3]     ; 8.687 ; 9.104  ; 9.418  ; 9.835  ;
; SW[0]      ; HEX6[4]     ; 7.085 ; 7.298  ; 7.842  ; 8.029  ;
; SW[0]      ; HEX6[5]     ; 7.575 ; 7.913  ; 8.306  ; 8.644  ;
; SW[0]      ; HEX6[6]     ; 7.284 ; 7.033  ; 8.015  ; 7.764  ;
; SW[0]      ; HEX7[0]     ; 8.690 ; 8.866  ; 9.409  ; 9.585  ;
; SW[0]      ; HEX7[1]     ; 8.219 ; 8.339  ; 8.938  ; 9.058  ;
; SW[0]      ; HEX7[2]     ; 9.245 ; 9.167  ; 10.007 ; 9.886  ;
; SW[0]      ; HEX7[3]     ; 7.818 ; 7.885  ; 8.537  ; 8.604  ;
; SW[0]      ; HEX7[4]     ; 8.042 ; 8.447  ; 8.761  ; 9.220  ;
; SW[0]      ; HEX7[5]     ; 8.033 ; 8.443  ; 8.752  ; 9.206  ;
; SW[0]      ; HEX7[6]     ; 8.200 ; 8.096  ; 8.919  ; 8.815  ;
; SW[1]      ; HEX0[0]     ; 6.844 ; 7.068  ; 7.575  ; 7.799  ;
; SW[1]      ; HEX0[1]     ; 8.083 ; 8.466  ; 8.814  ; 9.197  ;
; SW[1]      ; HEX0[2]     ; 7.743 ; 8.116  ; 8.474  ; 8.866  ;
; SW[1]      ; HEX0[3]     ; 6.821 ; 7.041  ; 7.552  ; 7.772  ;
; SW[1]      ; HEX0[4]     ; 7.217 ; 7.401  ; 7.967  ; 8.132  ;
; SW[1]      ; HEX0[5]     ; 8.364 ; 8.792  ; 9.095  ; 9.523  ;
; SW[1]      ; HEX0[6]     ; 6.838 ; 6.653  ; 7.569  ; 7.384  ;
; SW[1]      ; HEX1[0]     ; 6.818 ; 7.050  ; 7.594  ; 7.826  ;
; SW[1]      ; HEX1[1]     ; 8.710 ; 9.111  ; 9.486  ; 9.887  ;
; SW[1]      ; HEX1[2]     ; 6.509 ; 6.786  ; 7.285  ; 7.483  ;
; SW[1]      ; HEX1[3]     ; 7.038 ; 7.300  ; 7.814  ; 8.072  ;
; SW[1]      ; HEX1[4]     ; 6.726 ; 6.827  ; 7.423  ; 7.603  ;
; SW[1]      ; HEX1[5]     ; 7.468 ; 7.818  ; 8.244  ; 8.577  ;
; SW[1]      ; HEX1[6]     ; 7.391 ; 7.099  ; 8.163  ; 7.875  ;
; SW[1]      ; HEX2[0]     ; 6.594 ; 6.825  ; 7.312  ; 7.543  ;
; SW[1]      ; HEX2[1]     ; 8.686 ; 9.171  ; 9.404  ; 9.889  ;
; SW[1]      ; HEX2[2]     ; 9.189 ; 9.779  ; 9.907  ; 10.536 ;
; SW[1]      ; HEX2[3]     ; 6.256 ; 6.454  ; 6.974  ; 7.172  ;
; SW[1]      ; HEX2[4]     ; 7.521 ; 7.828  ; 8.278  ; 8.546  ;
; SW[1]      ; HEX2[5]     ; 6.802 ; 7.042  ; 7.520  ; 7.760  ;
; SW[1]      ; HEX2[6]     ; 7.146 ; 6.869  ; 7.864  ; 7.587  ;
; SW[1]      ; HEX3[0]     ; 7.167 ; 7.418  ; 7.921  ; 8.172  ;
; SW[1]      ; HEX3[1]     ; 7.202 ; 7.471  ; 7.956  ; 8.225  ;
; SW[1]      ; HEX3[2]     ; 7.219 ; 7.579  ; 7.973  ; 8.326  ;
; SW[1]      ; HEX3[3]     ; 7.039 ; 7.291  ; 7.793  ; 8.045  ;
; SW[1]      ; HEX3[4]     ; 7.597 ; 7.821  ; 8.348  ; 8.575  ;
; SW[1]      ; HEX3[5]     ; 7.532 ; 7.835  ; 8.286  ; 8.589  ;
; SW[1]      ; HEX3[6]     ; 9.077 ; 8.642  ; 9.831  ; 9.396  ;
; SW[1]      ; HEX4[0]     ; 7.376 ; 7.661  ; 8.110  ; 8.395  ;
; SW[1]      ; HEX4[1]     ; 7.146 ; 7.371  ; 7.880  ; 8.105  ;
; SW[1]      ; HEX4[2]     ; 7.557 ; 7.855  ; 8.291  ; 8.589  ;
; SW[1]      ; HEX4[3]     ; 7.449 ; 7.728  ; 8.183  ; 8.462  ;
; SW[1]      ; HEX4[4]     ; 7.195 ; 7.376  ; 7.912  ; 8.110  ;
; SW[1]      ; HEX4[5]     ; 8.718 ; 9.172  ; 9.452  ; 9.906  ;
; SW[1]      ; HEX4[6]     ; 7.502 ; 7.245  ; 8.236  ; 7.979  ;
; SW[1]      ; HEX5[0]     ; 6.908 ; 7.109  ; 7.646  ; 7.847  ;
; SW[1]      ; HEX5[1]     ; 7.288 ; 7.534  ; 8.026  ; 8.272  ;
; SW[1]      ; HEX5[2]     ; 7.856 ; 8.155  ; 8.603  ; 8.893  ;
; SW[1]      ; HEX5[3]     ; 6.874 ; 7.068  ; 7.612  ; 7.806  ;
; SW[1]      ; HEX5[4]     ; 7.309 ; 7.606  ; 8.047  ; 8.353  ;
; SW[1]      ; HEX5[5]     ; 8.163 ; 8.524  ; 8.901  ; 9.271  ;
; SW[1]      ; HEX5[6]     ; 7.952 ; 7.649  ; 8.690  ; 8.387  ;
; SW[1]      ; HEX6[0]     ; 7.481 ; 7.750  ; 8.226  ; 8.482  ;
; SW[1]      ; HEX6[1]     ; 6.961 ; 7.151  ; 7.690  ; 7.882  ;
; SW[1]      ; HEX6[2]     ; 8.417 ; 8.779  ; 9.151  ; 9.530  ;
; SW[1]      ; HEX6[3]     ; 8.994 ; 9.434  ; 9.721  ; 10.166 ;
; SW[1]      ; HEX6[4]     ; 7.431 ; 7.628  ; 8.182  ; 8.360  ;
; SW[1]      ; HEX6[5]     ; 7.905 ; 8.243  ; 8.636  ; 8.974  ;
; SW[1]      ; HEX6[6]     ; 7.614 ; 7.363  ; 8.346  ; 8.094  ;
; SW[1]      ; HEX7[0]     ; 8.808 ; 8.989  ; 9.550  ; 9.731  ;
; SW[1]      ; HEX7[1]     ; 8.338 ; 8.463  ; 9.080  ; 9.205  ;
; SW[1]      ; HEX7[2]     ; 9.063 ; 9.557  ; 9.805  ; 10.301 ;
; SW[1]      ; HEX7[3]     ; 7.934 ; 8.006  ; 8.676  ; 8.748  ;
; SW[1]      ; HEX7[4]     ; 8.434 ; 8.261  ; 9.198  ; 9.003  ;
; SW[1]      ; HEX7[5]     ; 8.151 ; 8.246  ; 8.893  ; 8.988  ;
; SW[1]      ; HEX7[6]     ; 8.323 ; 8.215  ; 9.065  ; 8.957  ;
; SW[2]      ; HEX0[0]     ; 6.774 ; 6.986  ; 7.526  ; 7.738  ;
; SW[2]      ; HEX0[1]     ; 8.013 ; 8.503  ; 8.765  ; 9.176  ;
; SW[2]      ; HEX0[2]     ; 7.672 ; 7.955  ; 8.424  ; 8.707  ;
; SW[2]      ; HEX0[3]     ; 6.750 ; 6.958  ; 7.502  ; 7.710  ;
; SW[2]      ; HEX0[4]     ; 7.045 ; 7.310  ; 7.797  ; 8.062  ;
; SW[2]      ; HEX0[5]     ; 8.287 ; 8.696  ; 9.039  ; 9.448  ;
; SW[2]      ; HEX0[6]     ; 6.755 ; 6.577  ; 7.507  ; 7.329  ;
; SW[2]      ; HEX1[0]     ; 6.623 ; 6.843  ; 7.308  ; 7.528  ;
; SW[2]      ; HEX1[1]     ; 8.525 ; 8.962  ; 9.210  ; 9.686  ;
; SW[2]      ; HEX1[2]     ; 6.316 ; 6.489  ; 7.001  ; 7.174  ;
; SW[2]      ; HEX1[3]     ; 6.847 ; 7.097  ; 7.532  ; 7.782  ;
; SW[2]      ; HEX1[4]     ; 6.413 ; 6.609  ; 7.098  ; 7.294  ;
; SW[2]      ; HEX1[5]     ; 7.263 ; 7.594  ; 7.948  ; 8.279  ;
; SW[2]      ; HEX1[6]     ; 7.192 ; 6.907  ; 7.877  ; 7.592  ;
; SW[2]      ; HEX2[0]     ; 6.748 ; 6.974  ; 7.472  ; 7.698  ;
; SW[2]      ; HEX2[1]     ; 8.846 ; 9.326  ; 9.570  ; 10.050 ;
; SW[2]      ; HEX2[2]     ; 9.386 ; 9.916  ; 10.099 ; 10.640 ;
; SW[2]      ; HEX2[3]     ; 6.407 ; 6.600  ; 7.131  ; 7.324  ;
; SW[2]      ; HEX2[4]     ; 7.658 ; 8.043  ; 8.382  ; 8.767  ;
; SW[2]      ; HEX2[5]     ; 6.955 ; 7.242  ; 7.679  ; 7.958  ;
; SW[2]      ; HEX2[6]     ; 7.311 ; 7.038  ; 8.035  ; 7.762  ;
; SW[2]      ; HEX3[0]     ; 6.815 ; 7.065  ; 7.527  ; 7.777  ;
; SW[2]      ; HEX3[1]     ; 6.845 ; 7.098  ; 7.557  ; 7.810  ;
; SW[2]      ; HEX3[2]     ; 6.913 ; 7.137  ; 7.625  ; 7.849  ;
; SW[2]      ; HEX3[3]     ; 6.689 ; 6.933  ; 7.401  ; 7.645  ;
; SW[2]      ; HEX3[4]     ; 7.153 ; 7.490  ; 7.865  ; 8.202  ;
; SW[2]      ; HEX3[5]     ; 7.169 ; 7.486  ; 7.881  ; 8.198  ;
; SW[2]      ; HEX3[6]     ; 8.705 ; 8.281  ; 9.417  ; 8.993  ;
; SW[2]      ; HEX4[0]     ; 7.108 ; 7.393  ; 7.837  ; 8.122  ;
; SW[2]      ; HEX4[1]     ; 6.878 ; 7.103  ; 7.607  ; 7.832  ;
; SW[2]      ; HEX4[2]     ; 7.289 ; 7.587  ; 8.018  ; 8.316  ;
; SW[2]      ; HEX4[3]     ; 7.181 ; 7.460  ; 7.910  ; 8.189  ;
; SW[2]      ; HEX4[4]     ; 6.928 ; 7.108  ; 7.620  ; 7.837  ;
; SW[2]      ; HEX4[5]     ; 8.450 ; 8.904  ; 9.179  ; 9.633  ;
; SW[2]      ; HEX4[6]     ; 7.234 ; 6.977  ; 7.963  ; 7.706  ;
; SW[2]      ; HEX5[0]     ; 6.460 ; 6.661  ; 7.175  ; 7.376  ;
; SW[2]      ; HEX5[1]     ; 6.840 ; 7.086  ; 7.555  ; 7.801  ;
; SW[2]      ; HEX5[2]     ; 7.408 ; 7.707  ; 8.127  ; 8.422  ;
; SW[2]      ; HEX5[3]     ; 6.426 ; 6.620  ; 7.141  ; 7.335  ;
; SW[2]      ; HEX5[4]     ; 6.861 ; 7.158  ; 7.576  ; 7.877  ;
; SW[2]      ; HEX5[5]     ; 7.715 ; 8.076  ; 8.430  ; 8.795  ;
; SW[2]      ; HEX5[6]     ; 7.504 ; 7.201  ; 8.219  ; 7.916  ;
; SW[2]      ; HEX6[0]     ; 6.901 ; 7.170  ; 7.638  ; 7.907  ;
; SW[2]      ; HEX6[1]     ; 6.385 ; 6.657  ; 7.122  ; 7.349  ;
; SW[2]      ; HEX6[2]     ; 7.845 ; 8.160  ; 8.582  ; 8.897  ;
; SW[2]      ; HEX6[3]     ; 8.416 ; 8.854  ; 9.153  ; 9.591  ;
; SW[2]      ; HEX6[4]     ; 6.790 ; 7.048  ; 7.527  ; 7.785  ;
; SW[2]      ; HEX6[5]     ; 7.324 ; 7.648  ; 8.061  ; 8.385  ;
; SW[2]      ; HEX6[6]     ; 7.033 ; 6.789  ; 7.770  ; 7.526  ;
; SW[2]      ; HEX7[0]     ; 8.779 ; 8.960  ; 9.565  ; 9.746  ;
; SW[2]      ; HEX7[1]     ; 8.289 ; 8.578  ; 9.075  ; 9.371  ;
; SW[2]      ; HEX7[2]     ; 9.014 ; 9.250  ; 9.800  ; 10.036 ;
; SW[2]      ; HEX7[3]     ; 7.885 ; 7.973  ; 8.671  ; 8.759  ;
; SW[2]      ; HEX7[4]     ; 8.147 ; 8.255  ; 8.933  ; 9.041  ;
; SW[2]      ; HEX7[5]     ; 8.122 ; 8.204  ; 8.908  ; 8.990  ;
; SW[2]      ; HEX7[6]     ; 8.281 ; 8.192  ; 9.067  ; 8.978  ;
; SW[3]      ; HEX0[0]     ; 7.547 ; 7.763  ; 8.382  ; 8.598  ;
; SW[3]      ; HEX0[1]     ; 8.788 ; 9.163  ; 9.623  ; 9.998  ;
; SW[3]      ; HEX0[2]     ; 8.556 ; 8.734  ; 9.354  ; 9.569  ;
; SW[3]      ; HEX0[3]     ; 7.525 ; 7.738  ; 8.360  ; 8.573  ;
; SW[3]      ; HEX0[4]     ; 7.819 ; 8.191  ; 8.654  ; 8.989  ;
; SW[3]      ; HEX0[5]     ; 9.061 ; 9.578  ; 9.896  ; 10.376 ;
; SW[3]      ; HEX0[6]     ; 7.534 ; 7.351  ; 8.369  ; 8.186  ;
; SW[3]      ; HEX1[0]     ; 7.236 ; 7.460  ; 8.032  ; 8.256  ;
; SW[3]      ; HEX1[1]     ; 9.135 ; 9.528  ; 9.931  ; 10.324 ;
; SW[3]      ; HEX1[2]     ; 7.004 ; 7.106  ; 7.819  ; 7.902  ;
; SW[3]      ; HEX1[3]     ; 7.458 ; 7.713  ; 8.254  ; 8.509  ;
; SW[3]      ; HEX1[4]     ; 7.027 ; 7.296  ; 7.823  ; 8.111  ;
; SW[3]      ; HEX1[5]     ; 7.878 ; 8.282  ; 8.674  ; 9.097  ;
; SW[3]      ; HEX1[6]     ; 7.807 ; 7.517  ; 8.603  ; 8.313  ;
; SW[3]      ; HEX2[0]     ; 7.195 ; 7.421  ; 7.989  ; 8.215  ;
; SW[3]      ; HEX2[1]     ; 9.293 ; 9.773  ; 10.087 ; 10.567 ;
; SW[3]      ; HEX2[2]     ; 9.829 ; 10.363 ; 10.642 ; 11.157 ;
; SW[3]      ; HEX2[3]     ; 6.854 ; 7.047  ; 7.648  ; 7.841  ;
; SW[3]      ; HEX2[4]     ; 8.105 ; 8.486  ; 8.899  ; 9.299  ;
; SW[3]      ; HEX2[5]     ; 7.402 ; 7.685  ; 8.196  ; 8.498  ;
; SW[3]      ; HEX2[6]     ; 7.758 ; 7.485  ; 8.552  ; 8.279  ;
; SW[3]      ; HEX3[0]     ; 7.244 ; 7.494  ; 8.039  ; 8.289  ;
; SW[3]      ; HEX3[1]     ; 7.274 ; 7.527  ; 8.069  ; 8.322  ;
; SW[3]      ; HEX3[2]     ; 7.338 ; 7.566  ; 8.152  ; 8.361  ;
; SW[3]      ; HEX3[3]     ; 7.118 ; 7.362  ; 7.913  ; 8.157  ;
; SW[3]      ; HEX3[4]     ; 7.582 ; 7.915  ; 8.377  ; 8.729  ;
; SW[3]      ; HEX3[5]     ; 7.598 ; 7.911  ; 8.393  ; 8.725  ;
; SW[3]      ; HEX3[6]     ; 9.134 ; 8.710  ; 9.929  ; 9.505  ;
; SW[3]      ; HEX4[0]     ; 7.999 ; 8.289  ; 8.847  ; 9.137  ;
; SW[3]      ; HEX4[1]     ; 7.771 ; 8.000  ; 8.619  ; 8.848  ;
; SW[3]      ; HEX4[2]     ; 8.235 ; 8.486  ; 9.049  ; 9.334  ;
; SW[3]      ; HEX4[3]     ; 8.075 ; 8.359  ; 8.923  ; 9.207  ;
; SW[3]      ; HEX4[4]     ; 7.759 ; 8.054  ; 8.607  ; 8.868  ;
; SW[3]      ; HEX4[5]     ; 9.344 ; 9.850  ; 10.192 ; 10.664 ;
; SW[3]      ; HEX4[6]     ; 8.133 ; 7.871  ; 8.981  ; 8.719  ;
; SW[3]      ; HEX5[0]     ; 6.978 ; 7.179  ; 7.820  ; 8.021  ;
; SW[3]      ; HEX5[1]     ; 7.358 ; 7.604  ; 8.200  ; 8.446  ;
; SW[3]      ; HEX5[2]     ; 7.959 ; 8.225  ; 8.759  ; 9.067  ;
; SW[3]      ; HEX5[3]     ; 6.944 ; 7.138  ; 7.786  ; 7.980  ;
; SW[3]      ; HEX5[4]     ; 7.379 ; 7.709  ; 8.221  ; 8.509  ;
; SW[3]      ; HEX5[5]     ; 8.233 ; 8.627  ; 9.075  ; 9.427  ;
; SW[3]      ; HEX5[6]     ; 8.022 ; 7.719  ; 8.864  ; 8.561  ;
; SW[3]      ; HEX6[0]     ; 7.818 ; 8.083  ; 8.598  ; 8.863  ;
; SW[3]      ; HEX6[1]     ; 7.306 ; 7.487  ; 8.086  ; 8.267  ;
; SW[3]      ; HEX6[2]     ; 8.837 ; 9.066  ; 9.637  ; 9.846  ;
; SW[3]      ; HEX6[3]     ; 9.325 ; 9.758  ; 10.105 ; 10.538 ;
; SW[3]      ; HEX6[4]     ; 7.710 ; 8.063  ; 8.490  ; 8.865  ;
; SW[3]      ; HEX6[5]     ; 8.231 ; 8.651  ; 9.011  ; 9.451  ;
; SW[3]      ; HEX6[6]     ; 7.943 ; 7.703  ; 8.723  ; 8.483  ;
; SW[3]      ; HEX7[0]     ; 8.805 ; 8.981  ; 9.580  ; 9.756  ;
; SW[3]      ; HEX7[1]     ; 8.334 ; 8.454  ; 9.109  ; 9.229  ;
; SW[3]      ; HEX7[2]     ; 9.376 ; 9.282  ; 10.170 ; 10.057 ;
; SW[3]      ; HEX7[3]     ; 7.933 ; 8.000  ; 8.708  ; 8.775  ;
; SW[3]      ; HEX7[4]     ; 8.157 ; 8.589  ; 8.932  ; 9.383  ;
; SW[3]      ; HEX7[5]     ; 8.148 ; 8.575  ; 8.923  ; 9.369  ;
; SW[3]      ; HEX7[6]     ; 8.315 ; 8.211  ; 9.090  ; 8.986  ;
; SW[16]     ; HEX0[0]     ; 6.818 ; 7.034  ; 7.653  ; 7.862  ;
; SW[16]     ; HEX0[1]     ; 8.059 ; 8.434  ; 8.893  ; 9.261  ;
; SW[16]     ; HEX0[2]     ; 7.781 ; 8.005  ; 8.552  ; 8.853  ;
; SW[16]     ; HEX0[3]     ; 6.796 ; 7.009  ; 7.630  ; 7.836  ;
; SW[16]     ; HEX0[4]     ; 7.090 ; 7.419  ; 7.943  ; 8.187  ;
; SW[16]     ; HEX0[5]     ; 8.332 ; 8.805  ; 9.185  ; 9.574  ;
; SW[16]     ; HEX0[6]     ; 6.805 ; 6.622  ; 7.633  ; 7.457  ;
; SW[16]     ; HEX1[0]     ; 7.097 ; 7.317  ; 7.925  ; 8.157  ;
; SW[16]     ; HEX1[1]     ; 8.999 ; 9.438  ; 9.839  ; 10.234 ;
; SW[16]     ; HEX1[2]     ; 6.790 ; 6.963  ; 7.617  ; 7.803  ;
; SW[16]     ; HEX1[3]     ; 7.321 ; 7.571  ; 8.147  ; 8.411  ;
; SW[16]     ; HEX1[4]     ; 6.887 ; 7.083  ; 7.714  ; 7.923  ;
; SW[16]     ; HEX1[5]     ; 7.737 ; 8.068  ; 8.564  ; 8.908  ;
; SW[16]     ; HEX1[6]     ; 7.666 ; 7.381  ; 8.506  ; 8.207  ;
; SW[16]     ; HEX2[0]     ; 6.970 ; 7.201  ; 7.815  ; 8.039  ;
; SW[16]     ; HEX2[1]     ; 9.062 ; 9.547  ; 9.906  ; 10.384 ;
; SW[16]     ; HEX2[2]     ; 9.565 ; 10.183 ; 10.411 ; 10.970 ;
; SW[16]     ; HEX2[3]     ; 6.632 ; 6.830  ; 7.477  ; 7.668  ;
; SW[16]     ; HEX2[4]     ; 7.925 ; 8.204  ; 8.712  ; 9.050  ;
; SW[16]     ; HEX2[5]     ; 7.178 ; 7.418  ; 8.023  ; 8.256  ;
; SW[16]     ; HEX2[6]     ; 7.522 ; 7.245  ; 8.359  ; 8.089  ;
; SW[16]     ; HEX3[0]     ; 7.216 ; 7.466  ; 8.028  ; 8.278  ;
; SW[16]     ; HEX3[1]     ; 7.246 ; 7.499  ; 8.058  ; 8.311  ;
; SW[16]     ; HEX3[2]     ; 7.297 ; 7.538  ; 8.128  ; 8.350  ;
; SW[16]     ; HEX3[3]     ; 7.090 ; 7.334  ; 7.902  ; 8.146  ;
; SW[16]     ; HEX3[4]     ; 7.554 ; 7.874  ; 8.366  ; 8.705  ;
; SW[16]     ; HEX3[5]     ; 7.570 ; 7.870  ; 8.382  ; 8.701  ;
; SW[16]     ; HEX3[6]     ; 9.106 ; 8.682  ; 9.918  ; 9.494  ;
; SW[16]     ; HEX4[0]     ; 7.350 ; 7.640  ; 8.155  ; 8.445  ;
; SW[16]     ; HEX4[1]     ; 7.122 ; 7.351  ; 7.927  ; 8.156  ;
; SW[16]     ; HEX4[2]     ; 7.560 ; 7.837  ; 8.384  ; 8.642  ;
; SW[16]     ; HEX4[3]     ; 7.426 ; 7.710  ; 8.231  ; 8.515  ;
; SW[16]     ; HEX4[4]     ; 7.110 ; 7.376  ; 7.915  ; 8.200  ;
; SW[16]     ; HEX4[5]     ; 8.695 ; 9.173  ; 9.500  ; 9.997  ;
; SW[16]     ; HEX4[6]     ; 7.484 ; 7.222  ; 8.289  ; 8.027  ;
; SW[16]     ; HEX5[0]     ; 7.051 ; 7.248  ; 7.856  ; 8.053  ;
; SW[16]     ; HEX5[1]     ; 7.431 ; 7.701  ; 8.236  ; 8.548  ;
; SW[16]     ; HEX5[2]     ; 7.966 ; 8.297  ; 8.771  ; 9.102  ;
; SW[16]     ; HEX5[3]     ; 7.022 ; 7.211  ; 7.827  ; 8.016  ;
; SW[16]     ; HEX5[4]     ; 7.452 ; 7.715  ; 8.257  ; 8.520  ;
; SW[16]     ; HEX5[5]     ; 8.310 ; 8.635  ; 9.115  ; 9.440  ;
; SW[16]     ; HEX5[6]     ; 8.096 ; 7.798  ; 8.901  ; 8.603  ;
; SW[16]     ; HEX6[0]     ; 7.370 ; 7.639  ; 8.205  ; 8.474  ;
; SW[16]     ; HEX6[1]     ; 6.854 ; 7.062  ; 7.689  ; 7.890  ;
; SW[16]     ; HEX6[2]     ; 8.314 ; 8.629  ; 9.149  ; 9.464  ;
; SW[16]     ; HEX6[3]     ; 8.885 ; 9.323  ; 9.720  ; 10.158 ;
; SW[16]     ; HEX6[4]     ; 7.259 ; 7.517  ; 8.094  ; 8.352  ;
; SW[16]     ; HEX6[5]     ; 7.793 ; 8.117  ; 8.628  ; 8.952  ;
; SW[16]     ; HEX6[6]     ; 7.502 ; 7.258  ; 8.337  ; 8.093  ;
; SW[16]     ; HEX7[0]     ; 6.115 ; 6.296  ; 6.851  ; 7.025  ;
; SW[16]     ; HEX7[1]     ; 5.645 ; 5.770  ; 6.382  ; 6.500  ;
; SW[16]     ; HEX7[2]     ; 6.370 ; 6.656  ; 7.158  ; 7.328  ;
; SW[16]     ; HEX7[3]     ; 5.241 ; 5.313  ; 5.977  ; 6.042  ;
; SW[16]     ; HEX7[4]     ; 5.531 ; 5.568  ; 6.204  ; 6.371  ;
; SW[16]     ; HEX7[5]     ; 5.458 ; 5.553  ; 6.194  ; 6.282  ;
; SW[16]     ; HEX7[6]     ; 5.630 ; 5.522  ; 6.359  ; 6.258  ;
+------------+-------------+-------+--------+--------+--------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; 3.435 ; 3.421 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; 3.453 ; 3.439 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; 3.453 ; 3.439 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; 3.460 ; 3.446 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; 3.460 ; 3.446 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; 3.460 ; 3.446 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; 3.460 ; 3.446 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; 3.460 ; 3.446 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; 3.460 ; 3.446 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; 3.452 ; 3.438 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; 3.435 ; 3.421 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; 3.438 ; 3.424 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; 3.438 ; 3.424 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; 3.452 ; 3.438 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; 3.444 ; 3.430 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; 3.444 ; 3.430 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; 3.459 ; 3.445 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; 3.439 ; 3.425 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; 4.376 ; 4.411 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; 3.442 ; 3.428 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; 3.442 ; 3.428 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; 3.444 ; 3.430 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; 3.444 ; 3.430 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; 3.456 ; 3.442 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; 3.456 ; 3.442 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; 3.438 ; 3.424 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; 3.458 ; 3.444 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; 3.435 ; 3.421 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; 3.456 ; 3.442 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; 3.454 ; 3.440 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; 3.440 ; 3.426 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; 3.440 ; 3.426 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; 3.440 ; 3.426 ; Rise       ; clock_50_1      ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Output Enable Times                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; 3.368 ; 3.354 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; 3.385 ; 3.371 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; 3.385 ; 3.371 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; 3.391 ; 3.377 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; 3.391 ; 3.377 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; 3.391 ; 3.377 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; 3.391 ; 3.377 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; 3.391 ; 3.377 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; 3.391 ; 3.377 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; 3.384 ; 3.370 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; 3.368 ; 3.354 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; 3.370 ; 3.356 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; 3.370 ; 3.356 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; 3.384 ; 3.370 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; 3.376 ; 3.362 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; 3.376 ; 3.362 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; 3.390 ; 3.376 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; 3.371 ; 3.357 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; 4.308 ; 4.343 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; 3.374 ; 3.360 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; 3.374 ; 3.360 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; 3.376 ; 3.362 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; 3.376 ; 3.362 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; 3.387 ; 3.373 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; 3.387 ; 3.373 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; 3.370 ; 3.356 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; 3.389 ; 3.375 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; 3.368 ; 3.354 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; 3.387 ; 3.373 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; 3.386 ; 3.372 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; 3.372 ; 3.358 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; 3.372 ; 3.358 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; 3.372 ; 3.358 ; Rise       ; clock_50_1      ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; 3.435     ; 3.449     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; 3.453     ; 3.467     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; 3.453     ; 3.467     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; 3.460     ; 3.474     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; 3.460     ; 3.474     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; 3.460     ; 3.474     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; 3.460     ; 3.474     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; 3.460     ; 3.474     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; 3.460     ; 3.474     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; 3.452     ; 3.466     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; 3.435     ; 3.449     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; 3.438     ; 3.452     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; 3.438     ; 3.452     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; 3.452     ; 3.466     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; 3.444     ; 3.458     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; 3.444     ; 3.458     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; 3.459     ; 3.473     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; 3.439     ; 3.453     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; 4.425     ; 4.390     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; 3.442     ; 3.456     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; 3.442     ; 3.456     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; 3.444     ; 3.458     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; 3.444     ; 3.458     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; 3.456     ; 3.470     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; 3.456     ; 3.470     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; 3.438     ; 3.452     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; 3.458     ; 3.472     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; 3.435     ; 3.449     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; 3.456     ; 3.470     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; 3.454     ; 3.468     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; 3.440     ; 3.454     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; 3.440     ; 3.454     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; 3.440     ; 3.454     ; Rise       ; clock_50_1      ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; 3.367     ; 3.381     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; 3.384     ; 3.398     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; 3.384     ; 3.398     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; 3.390     ; 3.404     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; 3.390     ; 3.404     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; 3.390     ; 3.404     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; 3.390     ; 3.404     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; 3.390     ; 3.404     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; 3.390     ; 3.404     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; 3.383     ; 3.397     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; 3.367     ; 3.381     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; 3.369     ; 3.383     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; 3.369     ; 3.383     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; 3.383     ; 3.397     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; 3.375     ; 3.389     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; 3.375     ; 3.389     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; 3.389     ; 3.403     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; 3.370     ; 3.384     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; 4.356     ; 4.321     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; 3.373     ; 3.387     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; 3.373     ; 3.387     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; 3.375     ; 3.389     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; 3.375     ; 3.389     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; 3.386     ; 3.400     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; 3.386     ; 3.400     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; 3.369     ; 3.383     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; 3.388     ; 3.402     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; 3.367     ; 3.381     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; 3.386     ; 3.400     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; 3.385     ; 3.399     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; 3.371     ; 3.385     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; 3.371     ; 3.385     ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; 3.371     ; 3.385     ; Rise       ; clock_50_1      ;
+--------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 12
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 10.866 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                     ; Synchronization Node                                                                                                                                                                          ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1     ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle              ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1     ; Greater than 1 Billion ; Yes                     ;
; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 10.866                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 6.853        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 4.013        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 11.999                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 7.568        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 4.431        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 12.672                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 7.565        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 5.107        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 13.368                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                   ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 7.503        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 5.865        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 13.661                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 7.501        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 6.160        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 15.140                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 7.570        ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 7.570        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 36.275                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.501       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 16.774       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 36.578                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.502       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.076       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 37.534                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.503       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 18.031       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 37.600                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.407       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 18.193       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                    ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                       ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                ; 37.773                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                   ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                   ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.494       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 18.279       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                    ; 37.829                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                       ; 15.62                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  clock_50_1                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.295       ;
;  amm_master_qsys_with_pcie:amm_master_inst|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 18.534       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                                                                                       ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                                                                            ; -0.697 ; 0.087 ; 3.462    ; 0.491   ; 2.000               ;
;  amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ; N/A    ; N/A   ; N/A      ; N/A     ; 2.000               ;
;  amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout    ; N/A    ; N/A   ; N/A      ; N/A     ; 2.000               ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                   ; -0.697 ; 0.087 ; 3.462    ; 0.491   ; 3.531               ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 3.971               ;
;  clock_50_1                                                                                                                                 ; 8.510  ; 0.168 ; 13.855   ; 2.312   ; 9.454               ;
;  n/a                                                                                                                                        ; 14.116 ; 2.603 ; N/A      ; N/A     ; N/A                 ;
;  pcie_ref_clk                                                                                                                               ; N/A    ; N/A   ; N/A      ; N/A     ; 4.975               ;
; Design-wide TNS                                                                                                                             ; -4.186 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout    ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                                   ; -4.186 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clock_50_1                                                                                                                                 ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  n/a                                                                                                                                        ; 0.000  ; 0.000 ; N/A      ; N/A     ; N/A                 ;
;  pcie_ref_clk                                                                                                                               ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; -1.001 ; -0.626 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; -1.064 ; -0.689 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; -1.064 ; -0.689 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; -1.100 ; -0.725 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; -1.100 ; -0.725 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; -1.090 ; -0.715 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; -1.080 ; -0.705 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; -1.070 ; -0.695 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; -1.090 ; -0.715 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; -1.063 ; -0.688 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; -1.047 ; -0.672 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; -1.059 ; -0.684 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; -1.039 ; -0.664 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; -1.073 ; -0.698 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; -1.045 ; -0.670 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; -1.065 ; -0.690 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; -1.069 ; -0.694 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; -1.040 ; -0.665 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; -1.063 ; -0.688 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; -1.053 ; -0.678 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; -1.063 ; -0.688 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; -1.055 ; -0.680 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; -1.055 ; -0.680 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; -1.096 ; -0.721 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; -1.076 ; -0.701 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; -1.039 ; -0.664 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; -1.008 ; -0.633 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; -1.037 ; -0.662 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; -1.006 ; -0.631 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; -1.005 ; -0.630 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; -1.011 ; -0.636 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; -1.011 ; -0.636 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; -1.001 ; -0.626 ; Rise       ; clock_50_1      ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DRAM_DQ[*]   ; clock_50_1 ; 2.196 ; 2.093 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[0]  ; clock_50_1 ; 2.159 ; 2.056 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[1]  ; clock_50_1 ; 2.159 ; 2.056 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[2]  ; clock_50_1 ; 2.195 ; 2.092 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[3]  ; clock_50_1 ; 2.196 ; 2.093 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[4]  ; clock_50_1 ; 2.186 ; 2.083 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[5]  ; clock_50_1 ; 2.176 ; 2.073 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[6]  ; clock_50_1 ; 2.166 ; 2.063 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[7]  ; clock_50_1 ; 2.185 ; 2.082 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[8]  ; clock_50_1 ; 2.158 ; 2.055 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[9]  ; clock_50_1 ; 2.141 ; 2.038 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[10] ; clock_50_1 ; 2.153 ; 2.050 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[11] ; clock_50_1 ; 2.133 ; 2.030 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[12] ; clock_50_1 ; 2.168 ; 2.065 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[13] ; clock_50_1 ; 2.139 ; 2.036 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[14] ; clock_50_1 ; 2.159 ; 2.056 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[15] ; clock_50_1 ; 2.165 ; 2.062 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[16] ; clock_50_1 ; 2.134 ; 2.031 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[17] ; clock_50_1 ; 2.157 ; 2.054 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[18] ; clock_50_1 ; 2.147 ; 2.044 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[19] ; clock_50_1 ; 2.157 ; 2.054 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[20] ; clock_50_1 ; 2.149 ; 2.046 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[21] ; clock_50_1 ; 2.149 ; 2.046 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[22] ; clock_50_1 ; 2.192 ; 2.089 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[23] ; clock_50_1 ; 2.172 ; 2.069 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[24] ; clock_50_1 ; 2.133 ; 2.030 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[25] ; clock_50_1 ; 2.104 ; 2.001 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[26] ; clock_50_1 ; 2.131 ; 2.028 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[27] ; clock_50_1 ; 2.102 ; 1.999 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[28] ; clock_50_1 ; 2.100 ; 1.997 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[29] ; clock_50_1 ; 2.105 ; 2.002 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[30] ; clock_50_1 ; 2.105 ; 2.002 ; Rise       ; clock_50_1      ;
;  DRAM_DQ[31] ; clock_50_1 ; 2.095 ; 1.992 ; Rise       ; clock_50_1      ;
+--------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                                                                                            ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------------------------------------------+
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_ref_clk ; 5.872  ; 5.884  ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_ref_clk ; 5.371  ; 5.405  ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_ref_clk ; 5.371  ; 5.405  ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_ref_clk ; 5.371  ; 5.405  ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_ref_clk ; 5.371  ; 5.405  ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; DRAM_ADDR[*]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 7.820  ; 7.868  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.539  ; 6.483  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.551  ; 6.495  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.517  ; 6.461  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.517  ; 6.461  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.484  ; 6.428  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.485  ; 6.429  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.504  ; 6.448  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.484  ; 6.428  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.470  ; 6.414  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 6.472  ; 6.416  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                       ; clock_50_1   ; 6.513  ; 6.457  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                       ; clock_50_1   ; 7.820  ; 7.868  ; Rise       ; clock_50_1                                                                               ;
; DRAM_BA[*]                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 6.515  ; 6.459  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_BA[0]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.515  ; 6.459  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_BA[1]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.495  ; 6.439  ; Rise       ; clock_50_1                                                                               ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 6.535  ; 6.479  ; Rise       ; clock_50_1                                                                               ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.627  ; 5.691  ; Rise       ; clock_50_1                                                                               ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                                                            ; clock_50_1   ; 6.505  ; 6.449  ; Rise       ; clock_50_1                                                                               ;
; DRAM_DQ[*]                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 7.828  ; 7.876  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.488  ; 6.432  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.488  ; 6.432  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.464  ; 6.408  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.465  ; 6.409  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.475  ; 6.419  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.485  ; 6.429  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.495  ; 6.439  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.474  ; 6.418  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.487  ; 6.431  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.470  ; 6.414  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.462  ; 6.406  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.482  ; 6.426  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.477  ; 6.421  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.488  ; 6.432  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.468  ; 6.412  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.494  ; 6.438  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[16]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.483  ; 6.427  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[17]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 7.828  ; 7.876  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[18]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.476  ; 6.420  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[19]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.466  ; 6.410  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[20]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.478  ; 6.422  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[21]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.478  ; 6.422  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[22]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.461  ; 6.405  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[23]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.481  ; 6.425  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[24]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.482  ; 6.426  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[25]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.553  ; 6.497  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[26]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.480  ; 6.424  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[27]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.551  ; 6.495  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[28]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.549  ; 6.493  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[29]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.514  ; 6.458  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[30]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.514  ; 6.458  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[31]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.524  ; 6.468  ; Rise       ; clock_50_1                                                                               ;
; DRAM_DQM[*]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 6.504  ; 6.448  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[0]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.472  ; 6.416  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[1]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.504  ; 6.448  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[2]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.499  ; 6.443  ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[3]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 6.480  ; 6.424  ; Rise       ; clock_50_1                                                                               ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 6.543  ; 6.487  ; Rise       ; clock_50_1                                                                               ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                                                            ; clock_50_1   ; 6.543  ; 6.487  ; Rise       ; clock_50_1                                                                               ;
; HEX0[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 18.603 ; 18.565 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.590 ; 15.566 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 18.189 ; 18.111 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.792 ; 17.016 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.535 ; 15.546 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.099 ; 16.158 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 18.603 ; 18.565 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.159 ; 15.170 ; Rise       ; clock_50_1                                                                               ;
; HEX1[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 18.547 ; 18.481 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.247 ; 15.203 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 18.547 ; 18.481 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 14.579 ; 14.502 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.773 ; 15.749 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 14.747 ; 14.801 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.456 ; 16.586 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.884 ; 15.798 ; Rise       ; clock_50_1                                                                               ;
; HEX2[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 21.055 ; 21.018 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.673 ; 15.774 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 20.040 ; 19.906 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 21.055 ; 21.018 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 14.922 ; 14.993 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 17.591 ; 17.600 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.115 ; 16.140 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.355 ; 16.246 ; Rise       ; clock_50_1                                                                               ;
; HEX3[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 18.979 ; 19.147 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.174 ; 16.169 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.205 ; 16.262 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.219 ; 16.240 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.860 ; 15.908 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.781 ; 16.840 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.941 ; 16.875 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 18.979 ; 19.147 ; Rise       ; clock_50_1                                                                               ;
; HEX4[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 19.197 ; 19.137 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.519 ; 16.592 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.058 ; 16.043 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.937 ; 16.972 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.674 ; 16.694 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.040 ; 16.054 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 19.197 ; 19.137 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.216 ; 16.181 ; Rise       ; clock_50_1                                                                               ;
; HEX5[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 18.398 ; 18.200 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.745 ; 15.788 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.520 ; 16.496 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 17.681 ; 17.695 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.677 ; 15.760 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.522 ; 16.598 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 18.398 ; 18.200 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 17.340 ; 17.291 ; Rise       ; clock_50_1                                                                               ;
; HEX6[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 19.402 ; 19.212 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.179 ; 16.272 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.141 ; 15.171 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 17.610 ; 17.693 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 19.402 ; 19.212 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 15.952 ; 16.062 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 17.029 ; 17.082 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 16.026 ; 15.981 ; Rise       ; clock_50_1                                                                               ;
; HEX7[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 20.794 ; 20.682 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 20.250 ; 20.215 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 19.252 ; 19.256 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 20.794 ; 20.682 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 18.355 ; 18.398 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 18.848 ; 18.886 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 18.868 ; 18.809 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 19.020 ; 19.093 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.627  ; 5.691  ; Fall       ; clock_50_1                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------+--------+------------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; Data Port                                                                                                                                                                                                                                                                                                                            ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------------------------------------------+
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; pcie_ref_clk ; 2.827 ; 2.891 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; pcie_ref_clk ; 2.603 ; 2.639 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; pcie_ref_clk ; 2.603 ; 2.639 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; pcie_ref_clk ; 2.603 ; 2.639 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; pcie_ref_clk ; 2.603 ; 2.639 ; Rise       ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;
; DRAM_ADDR[*]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.432 ; 3.425 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.500 ; 3.493 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.511 ; 3.504 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.478 ; 3.471 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.478 ; 3.471 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.445 ; 3.438 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.445 ; 3.438 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.464 ; 3.457 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.444 ; 3.437 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.432 ; 3.425 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                        ; clock_50_1   ; 3.434 ; 3.427 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                       ; clock_50_1   ; 3.474 ; 3.467 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                       ; clock_50_1   ; 4.352 ; 4.401 ; Rise       ; clock_50_1                                                                               ;
; DRAM_BA[*]                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 3.455 ; 3.448 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_BA[0]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.476 ; 3.469 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_BA[1]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.455 ; 3.448 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 3.496 ; 3.489 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 2.976 ; 3.252 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                                                            ; clock_50_1   ; 3.466 ; 3.459 ; Rise       ; clock_50_1                                                                               ;
; DRAM_DQ[*]                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 3.421 ; 3.414 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.449 ; 3.442 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.449 ; 3.442 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.425 ; 3.418 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.425 ; 3.418 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.435 ; 3.428 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.445 ; 3.438 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.455 ; 3.448 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.435 ; 3.428 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.448 ; 3.441 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.432 ; 3.425 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.424 ; 3.417 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.444 ; 3.437 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.438 ; 3.431 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.450 ; 3.443 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.430 ; 3.423 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.454 ; 3.447 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[16]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.445 ; 3.438 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[17]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 4.361 ; 4.410 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[18]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.438 ; 3.431 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[19]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.428 ; 3.421 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[20]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.440 ; 3.433 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[21]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.440 ; 3.433 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[22]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.421 ; 3.414 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[23]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.441 ; 3.434 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[24]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.444 ; 3.437 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[25]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.513 ; 3.506 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[26]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.442 ; 3.435 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[27]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.511 ; 3.504 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[28]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.510 ; 3.503 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[29]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.476 ; 3.469 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[30]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.476 ; 3.469 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQ[31]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.486 ; 3.479 ; Rise       ; clock_50_1                                                                               ;
; DRAM_DQM[*]                                                                                                                                                                                                                                                                                                                          ; clock_50_1   ; 3.433 ; 3.426 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[0]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.433 ; 3.426 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[1]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.464 ; 3.457 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[2]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.458 ; 3.451 ; Rise       ; clock_50_1                                                                               ;
;  DRAM_DQM[3]                                                                                                                                                                                                                                                                                                                         ; clock_50_1   ; 3.442 ; 3.435 ; Rise       ; clock_50_1                                                                               ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                                                           ; clock_50_1   ; 3.504 ; 3.497 ; Rise       ; clock_50_1                                                                               ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                                                            ; clock_50_1   ; 3.504 ; 3.497 ; Rise       ; clock_50_1                                                                               ;
; HEX0[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 5.930 ; 5.752 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.949 ; 6.173 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 7.187 ; 7.568 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.847 ; 7.154 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.930 ; 6.150 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.239 ; 6.494 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 7.469 ; 7.883 ; Rise       ; clock_50_1                                                                               ;
;  HEX0[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.947 ; 5.752 ; Rise       ; clock_50_1                                                                               ;
; HEX1[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 5.614 ; 5.834 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.923 ; 6.155 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 7.815 ; 8.216 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.614 ; 5.834 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.143 ; 6.405 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.758 ; 5.932 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.573 ; 6.923 ; Rise       ; clock_50_1                                                                               ;
;  HEX1[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.496 ; 6.204 ; Rise       ; clock_50_1                                                                               ;
; HEX2[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 5.444 ; 5.637 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.785 ; 6.011 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 7.883 ; 8.363 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 8.392 ; 8.953 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.444 ; 5.637 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.695 ; 7.031 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.992 ; 6.245 ; Rise       ; clock_50_1                                                                               ;
;  HEX2[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.348 ; 6.072 ; Rise       ; clock_50_1                                                                               ;
; HEX3[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 5.824 ; 6.068 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.950 ; 6.200 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.980 ; 6.233 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.098 ; 6.272 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.824 ; 6.068 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.288 ; 6.690 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.304 ; 6.686 ; Rise       ; clock_50_1                                                                               ;
;  HEX3[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 7.840 ; 7.416 ; Rise       ; clock_50_1                                                                               ;
; HEX4[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 5.866 ; 5.965 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.096 ; 6.381 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.866 ; 6.091 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.277 ; 6.575 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.169 ; 6.448 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.910 ; 6.096 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 7.438 ; 7.892 ; Rise       ; clock_50_1                                                                               ;
;  HEX4[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.222 ; 5.965 ; Rise       ; clock_50_1                                                                               ;
; HEX5[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 5.438 ; 5.632 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.472 ; 5.673 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.852 ; 6.098 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.445 ; 6.719 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.438 ; 5.632 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.873 ; 6.195 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.727 ; 7.113 ; Rise       ; clock_50_1                                                                               ;
;  HEX5[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.516 ; 6.213 ; Rise       ; clock_50_1                                                                               ;
; HEX6[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 5.523 ; 5.704 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.035 ; 6.300 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.523 ; 5.704 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 7.077 ; 7.283 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 7.542 ; 7.975 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 5.927 ; 6.305 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.448 ; 6.891 ; Rise       ; clock_50_1                                                                               ;
;  HEX6[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.160 ; 5.920 ; Rise       ; clock_50_1                                                                               ;
; HEX7[*]                                                                                                                                                                                                                                                                                                                              ; clock_50_1   ; 6.557 ; 6.624 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[0]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 7.429 ; 7.605 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[1]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.958 ; 7.078 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[2]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 7.929 ; 7.906 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[3]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.557 ; 6.624 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[4]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.781 ; 7.170 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[5]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.772 ; 7.119 ; Rise       ; clock_50_1                                                                               ;
;  HEX7[6]                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 6.939 ; 6.835 ; Rise       ; clock_50_1                                                                               ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                             ; clock_50_1   ; 2.976 ; 3.252 ; Fall       ; clock_50_1                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------+-------+------------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; HEX0[0]     ; 18.032 ; 18.008 ; 18.509 ; 18.485 ;
; SW[0]      ; HEX0[1]     ; 20.631 ; 20.553 ; 21.108 ; 21.030 ;
; SW[0]      ; HEX0[2]     ; 19.234 ; 19.458 ; 19.719 ; 19.935 ;
; SW[0]      ; HEX0[3]     ; 17.977 ; 17.988 ; 18.454 ; 18.465 ;
; SW[0]      ; HEX0[4]     ; 18.541 ; 18.600 ; 19.018 ; 19.085 ;
; SW[0]      ; HEX0[5]     ; 21.045 ; 21.007 ; 21.522 ; 21.492 ;
; SW[0]      ; HEX0[6]     ; 17.601 ; 17.612 ; 18.078 ; 18.089 ;
; SW[0]      ; HEX1[0]     ; 17.254 ; 17.218 ; 17.766 ; 17.730 ;
; SW[0]      ; HEX1[1]     ; 20.556 ; 20.493 ; 21.068 ; 21.005 ;
; SW[0]      ; HEX1[2]     ; 16.587 ; 16.584 ; 17.099 ; 17.096 ;
; SW[0]      ; HEX1[3]     ; 17.781 ; 17.765 ; 18.293 ; 18.277 ;
; SW[0]      ; HEX1[4]     ; 16.829 ; 16.815 ; 17.341 ; 17.327 ;
; SW[0]      ; HEX1[5]     ; 18.538 ; 18.602 ; 19.050 ; 19.114 ;
; SW[0]      ; HEX1[6]     ; 17.902 ; 17.808 ; 18.414 ; 18.320 ;
; SW[0]      ; HEX2[0]     ; 17.771 ; 17.872 ; 18.316 ; 18.417 ;
; SW[0]      ; HEX2[1]     ; 22.135 ; 22.004 ; 22.646 ; 22.549 ;
; SW[0]      ; HEX2[2]     ; 23.150 ; 23.116 ; 23.683 ; 23.661 ;
; SW[0]      ; HEX2[3]     ; 17.020 ; 17.091 ; 17.565 ; 17.636 ;
; SW[0]      ; HEX2[4]     ; 19.689 ; 19.698 ; 20.234 ; 20.243 ;
; SW[0]      ; HEX2[5]     ; 18.213 ; 18.238 ; 18.758 ; 18.783 ;
; SW[0]      ; HEX2[6]     ; 18.453 ; 18.344 ; 18.998 ; 18.889 ;
; SW[0]      ; HEX3[0]     ; 18.505 ; 18.500 ; 19.015 ; 19.010 ;
; SW[0]      ; HEX3[1]     ; 18.536 ; 18.593 ; 19.046 ; 19.103 ;
; SW[0]      ; HEX3[2]     ; 18.550 ; 18.571 ; 19.060 ; 19.081 ;
; SW[0]      ; HEX3[3]     ; 18.191 ; 18.239 ; 18.701 ; 18.749 ;
; SW[0]      ; HEX3[4]     ; 19.112 ; 19.171 ; 19.622 ; 19.681 ;
; SW[0]      ; HEX3[5]     ; 19.272 ; 19.206 ; 19.782 ; 19.716 ;
; SW[0]      ; HEX3[6]     ; 21.310 ; 21.478 ; 21.820 ; 21.988 ;
; SW[0]      ; HEX4[0]     ; 18.052 ; 18.125 ; 18.567 ; 18.640 ;
; SW[0]      ; HEX4[1]     ; 17.591 ; 17.576 ; 18.106 ; 18.091 ;
; SW[0]      ; HEX4[2]     ; 18.470 ; 18.505 ; 18.985 ; 19.020 ;
; SW[0]      ; HEX4[3]     ; 18.207 ; 18.227 ; 18.722 ; 18.742 ;
; SW[0]      ; HEX4[4]     ; 17.573 ; 17.587 ; 18.088 ; 18.102 ;
; SW[0]      ; HEX4[5]     ; 20.730 ; 20.670 ; 21.245 ; 21.185 ;
; SW[0]      ; HEX4[6]     ; 17.749 ; 17.714 ; 18.264 ; 18.229 ;
; SW[0]      ; HEX5[0]     ; 16.883 ; 16.958 ; 17.395 ; 17.470 ;
; SW[0]      ; HEX5[1]     ; 17.674 ; 17.680 ; 18.186 ; 18.192 ;
; SW[0]      ; HEX5[2]     ; 18.780 ; 18.838 ; 19.292 ; 19.350 ;
; SW[0]      ; HEX5[3]     ; 16.828 ; 16.898 ; 17.340 ; 17.410 ;
; SW[0]      ; HEX5[4]     ; 17.662 ; 17.769 ; 18.174 ; 18.281 ;
; SW[0]      ; HEX5[5]     ; 19.495 ; 19.342 ; 20.007 ; 19.854 ;
; SW[0]      ; HEX5[6]     ; 18.501 ; 18.444 ; 19.013 ; 18.956 ;
; SW[0]      ; HEX6[0]     ; 18.207 ; 18.300 ; 18.705 ; 18.788 ;
; SW[0]      ; HEX6[1]     ; 17.169 ; 17.199 ; 17.668 ; 17.687 ;
; SW[0]      ; HEX6[2]     ; 19.638 ; 19.721 ; 20.126 ; 20.228 ;
; SW[0]      ; HEX6[3]     ; 21.430 ; 21.240 ; 21.930 ; 21.728 ;
; SW[0]      ; HEX6[4]     ; 17.980 ; 18.090 ; 18.487 ; 18.578 ;
; SW[0]      ; HEX6[5]     ; 19.057 ; 19.110 ; 19.564 ; 19.598 ;
; SW[0]      ; HEX6[6]     ; 18.054 ; 18.009 ; 18.542 ; 18.507 ;
; SW[0]      ; HEX7[0]     ; 20.612 ; 20.535 ; 21.097 ; 21.020 ;
; SW[0]      ; HEX7[1]     ; 19.493 ; 19.612 ; 19.984 ; 20.097 ;
; SW[0]      ; HEX7[2]     ; 21.108 ; 21.108 ; 21.593 ; 21.593 ;
; SW[0]      ; HEX7[3]     ; 18.765 ; 18.713 ; 19.250 ; 19.198 ;
; SW[0]      ; HEX7[4]     ; 19.275 ; 19.216 ; 19.760 ; 19.701 ;
; SW[0]      ; HEX7[5]     ; 19.229 ; 19.158 ; 19.714 ; 19.643 ;
; SW[0]      ; HEX7[6]     ; 19.346 ; 19.476 ; 19.831 ; 19.961 ;
; SW[1]      ; HEX0[0]     ; 17.519 ; 17.495 ; 18.043 ; 18.019 ;
; SW[1]      ; HEX0[1]     ; 20.118 ; 20.040 ; 20.642 ; 20.564 ;
; SW[1]      ; HEX0[2]     ; 18.721 ; 18.945 ; 19.253 ; 19.469 ;
; SW[1]      ; HEX0[3]     ; 17.464 ; 17.475 ; 17.988 ; 17.999 ;
; SW[1]      ; HEX0[4]     ; 18.028 ; 18.087 ; 18.552 ; 18.619 ;
; SW[1]      ; HEX0[5]     ; 20.532 ; 20.494 ; 21.056 ; 21.026 ;
; SW[1]      ; HEX0[6]     ; 17.088 ; 17.099 ; 17.612 ; 17.623 ;
; SW[1]      ; HEX1[0]     ; 17.056 ; 17.012 ; 17.582 ; 17.538 ;
; SW[1]      ; HEX1[1]     ; 20.356 ; 20.290 ; 20.882 ; 20.816 ;
; SW[1]      ; HEX1[2]     ; 16.388 ; 16.310 ; 16.914 ; 16.836 ;
; SW[1]      ; HEX1[3]     ; 17.582 ; 17.558 ; 18.108 ; 18.084 ;
; SW[1]      ; HEX1[4]     ; 16.553 ; 16.610 ; 17.079 ; 17.136 ;
; SW[1]      ; HEX1[5]     ; 18.261 ; 18.395 ; 18.787 ; 18.921 ;
; SW[1]      ; HEX1[6]     ; 17.693 ; 17.607 ; 18.219 ; 18.133 ;
; SW[1]      ; HEX2[0]     ; 17.447 ; 17.548 ; 17.994 ; 18.095 ;
; SW[1]      ; HEX2[1]     ; 21.803 ; 21.680 ; 22.324 ; 22.227 ;
; SW[1]      ; HEX2[2]     ; 22.818 ; 22.792 ; 23.361 ; 23.339 ;
; SW[1]      ; HEX2[3]     ; 16.696 ; 16.767 ; 17.243 ; 17.314 ;
; SW[1]      ; HEX2[4]     ; 19.365 ; 19.374 ; 19.912 ; 19.921 ;
; SW[1]      ; HEX2[5]     ; 17.889 ; 17.914 ; 18.436 ; 18.461 ;
; SW[1]      ; HEX2[6]     ; 18.129 ; 18.020 ; 18.676 ; 18.567 ;
; SW[1]      ; HEX3[0]     ; 18.262 ; 18.257 ; 18.790 ; 18.786 ;
; SW[1]      ; HEX3[1]     ; 18.293 ; 18.350 ; 18.821 ; 18.879 ;
; SW[1]      ; HEX3[2]     ; 18.307 ; 18.328 ; 18.836 ; 18.856 ;
; SW[1]      ; HEX3[3]     ; 17.948 ; 17.996 ; 18.477 ; 18.525 ;
; SW[1]      ; HEX3[4]     ; 18.869 ; 18.928 ; 19.397 ; 19.457 ;
; SW[1]      ; HEX3[5]     ; 19.029 ; 18.963 ; 19.558 ; 19.491 ;
; SW[1]      ; HEX3[6]     ; 21.067 ; 21.235 ; 21.596 ; 21.763 ;
; SW[1]      ; HEX4[0]     ; 18.340 ; 18.413 ; 18.848 ; 18.921 ;
; SW[1]      ; HEX4[1]     ; 17.879 ; 17.864 ; 18.387 ; 18.372 ;
; SW[1]      ; HEX4[2]     ; 18.758 ; 18.793 ; 19.266 ; 19.301 ;
; SW[1]      ; HEX4[3]     ; 18.495 ; 18.515 ; 19.003 ; 19.023 ;
; SW[1]      ; HEX4[4]     ; 17.861 ; 17.875 ; 18.369 ; 18.383 ;
; SW[1]      ; HEX4[5]     ; 21.018 ; 20.958 ; 21.526 ; 21.466 ;
; SW[1]      ; HEX4[6]     ; 18.037 ; 18.002 ; 18.545 ; 18.510 ;
; SW[1]      ; HEX5[0]     ; 16.899 ; 16.974 ; 17.409 ; 17.484 ;
; SW[1]      ; HEX5[1]     ; 17.690 ; 17.696 ; 18.200 ; 18.206 ;
; SW[1]      ; HEX5[2]     ; 18.796 ; 18.854 ; 19.306 ; 19.364 ;
; SW[1]      ; HEX5[3]     ; 16.844 ; 16.914 ; 17.354 ; 17.424 ;
; SW[1]      ; HEX5[4]     ; 17.678 ; 17.785 ; 18.188 ; 18.295 ;
; SW[1]      ; HEX5[5]     ; 19.511 ; 19.358 ; 20.021 ; 19.868 ;
; SW[1]      ; HEX5[6]     ; 18.517 ; 18.460 ; 19.027 ; 18.970 ;
; SW[1]      ; HEX6[0]     ; 18.202 ; 18.295 ; 18.703 ; 18.786 ;
; SW[1]      ; HEX6[1]     ; 17.164 ; 17.194 ; 17.666 ; 17.685 ;
; SW[1]      ; HEX6[2]     ; 19.633 ; 19.716 ; 20.124 ; 20.226 ;
; SW[1]      ; HEX6[3]     ; 21.425 ; 21.235 ; 21.928 ; 21.726 ;
; SW[1]      ; HEX6[4]     ; 17.975 ; 18.085 ; 18.485 ; 18.576 ;
; SW[1]      ; HEX6[5]     ; 19.052 ; 19.105 ; 19.562 ; 19.596 ;
; SW[1]      ; HEX6[6]     ; 18.049 ; 18.004 ; 18.540 ; 18.505 ;
; SW[1]      ; HEX7[0]     ; 21.471 ; 21.394 ; 21.931 ; 21.854 ;
; SW[1]      ; HEX7[1]     ; 20.274 ; 20.471 ; 20.760 ; 20.931 ;
; SW[1]      ; HEX7[2]     ; 21.967 ; 21.967 ; 22.427 ; 22.427 ;
; SW[1]      ; HEX7[3]     ; 19.624 ; 19.572 ; 20.084 ; 20.032 ;
; SW[1]      ; HEX7[4]     ; 20.134 ; 20.075 ; 20.594 ; 20.535 ;
; SW[1]      ; HEX7[5]     ; 20.088 ; 20.017 ; 20.548 ; 20.477 ;
; SW[1]      ; HEX7[6]     ; 20.205 ; 20.335 ; 20.665 ; 20.795 ;
; SW[2]      ; HEX0[0]     ; 16.939 ; 16.935 ; 17.421 ; 17.417 ;
; SW[2]      ; HEX0[1]     ; 19.543 ; 19.452 ; 20.025 ; 19.934 ;
; SW[2]      ; HEX0[2]     ; 18.198 ; 18.423 ; 18.680 ; 18.905 ;
; SW[2]      ; HEX0[3]     ; 16.886 ; 16.943 ; 17.368 ; 17.425 ;
; SW[2]      ; HEX0[4]     ; 17.447 ; 17.553 ; 17.929 ; 18.035 ;
; SW[2]      ; HEX0[5]     ; 19.988 ; 20.000 ; 20.470 ; 20.482 ;
; SW[2]      ; HEX0[6]     ; 16.537 ; 16.542 ; 17.019 ; 17.024 ;
; SW[2]      ; HEX1[0]     ; 17.107 ; 17.054 ; 17.590 ; 17.537 ;
; SW[2]      ; HEX1[1]     ; 20.368 ; 20.333 ; 20.851 ; 20.816 ;
; SW[2]      ; HEX1[2]     ; 16.474 ; 16.462 ; 16.957 ; 16.945 ;
; SW[2]      ; HEX1[3]     ; 17.630 ; 17.664 ; 18.113 ; 18.147 ;
; SW[2]      ; HEX1[4]     ; 16.685 ; 16.653 ; 17.168 ; 17.136 ;
; SW[2]      ; HEX1[5]     ; 18.432 ; 18.479 ; 18.915 ; 18.962 ;
; SW[2]      ; HEX1[6]     ; 17.774 ; 17.650 ; 18.257 ; 18.133 ;
; SW[2]      ; HEX2[0]     ; 17.397 ; 17.506 ; 17.880 ; 17.989 ;
; SW[2]      ; HEX2[1]     ; 21.777 ; 21.613 ; 22.260 ; 22.096 ;
; SW[2]      ; HEX2[2]     ; 22.794 ; 22.702 ; 23.277 ; 23.185 ;
; SW[2]      ; HEX2[3]     ; 16.623 ; 16.723 ; 17.106 ; 17.206 ;
; SW[2]      ; HEX2[4]     ; 19.303 ; 19.340 ; 19.786 ; 19.823 ;
; SW[2]      ; HEX2[5]     ; 17.804 ; 17.841 ; 18.287 ; 18.324 ;
; SW[2]      ; HEX2[6]     ; 18.095 ; 17.941 ; 18.578 ; 18.424 ;
; SW[2]      ; HEX3[0]     ; 17.230 ; 17.199 ; 17.682 ; 17.651 ;
; SW[2]      ; HEX3[1]     ; 17.281 ; 17.274 ; 17.733 ; 17.726 ;
; SW[2]      ; HEX3[2]     ; 17.241 ; 17.258 ; 17.693 ; 17.710 ;
; SW[2]      ; HEX3[3]     ; 16.899 ; 16.935 ; 17.351 ; 17.387 ;
; SW[2]      ; HEX3[4]     ; 17.766 ; 17.873 ; 18.244 ; 18.325 ;
; SW[2]      ; HEX3[5]     ; 17.964 ; 17.898 ; 18.416 ; 18.350 ;
; SW[2]      ; HEX3[6]     ; 20.006 ; 20.206 ; 20.458 ; 20.658 ;
; SW[2]      ; HEX4[0]     ; 18.283 ; 18.374 ; 18.734 ; 18.825 ;
; SW[2]      ; HEX4[1]     ; 17.802 ; 17.787 ; 18.253 ; 18.238 ;
; SW[2]      ; HEX4[2]     ; 18.672 ; 18.680 ; 19.123 ; 19.131 ;
; SW[2]      ; HEX4[3]     ; 18.439 ; 18.452 ; 18.890 ; 18.903 ;
; SW[2]      ; HEX4[4]     ; 17.805 ; 17.836 ; 18.256 ; 18.287 ;
; SW[2]      ; HEX4[5]     ; 20.931 ; 20.846 ; 21.382 ; 21.297 ;
; SW[2]      ; HEX4[6]     ; 17.960 ; 17.925 ; 18.411 ; 18.376 ;
; SW[2]      ; HEX5[0]     ; 17.150 ; 17.186 ; 17.604 ; 17.647 ;
; SW[2]      ; HEX5[1]     ; 17.918 ; 17.901 ; 18.379 ; 18.355 ;
; SW[2]      ; HEX5[2]     ; 19.086 ; 19.093 ; 19.540 ; 19.554 ;
; SW[2]      ; HEX5[3]     ; 17.082 ; 17.165 ; 17.536 ; 17.619 ;
; SW[2]      ; HEX5[4]     ; 17.927 ; 17.996 ; 18.381 ; 18.457 ;
; SW[2]      ; HEX5[5]     ; 19.803 ; 19.598 ; 20.257 ; 20.059 ;
; SW[2]      ; HEX5[6]     ; 18.745 ; 18.696 ; 19.199 ; 19.150 ;
; SW[2]      ; HEX6[0]     ; 17.927 ; 18.000 ; 18.388 ; 18.461 ;
; SW[2]      ; HEX6[1]     ; 16.850 ; 16.895 ; 17.311 ; 17.356 ;
; SW[2]      ; HEX6[2]     ; 19.361 ; 19.485 ; 19.822 ; 19.946 ;
; SW[2]      ; HEX6[3]     ; 21.190 ; 20.982 ; 21.651 ; 21.443 ;
; SW[2]      ; HEX6[4]     ; 17.736 ; 17.797 ; 18.197 ; 18.258 ;
; SW[2]      ; HEX6[5]     ; 18.792 ; 18.835 ; 19.253 ; 19.296 ;
; SW[2]      ; HEX6[6]     ; 17.771 ; 17.730 ; 18.232 ; 18.191 ;
; SW[2]      ; HEX7[0]     ; 21.506 ; 21.471 ; 21.969 ; 21.934 ;
; SW[2]      ; HEX7[1]     ; 20.508 ; 20.512 ; 20.971 ; 20.975 ;
; SW[2]      ; HEX7[2]     ; 22.050 ; 21.938 ; 22.513 ; 22.401 ;
; SW[2]      ; HEX7[3]     ; 19.611 ; 19.654 ; 20.074 ; 20.117 ;
; SW[2]      ; HEX7[4]     ; 20.104 ; 20.142 ; 20.567 ; 20.605 ;
; SW[2]      ; HEX7[5]     ; 20.124 ; 20.065 ; 20.587 ; 20.528 ;
; SW[2]      ; HEX7[6]     ; 20.276 ; 20.349 ; 20.739 ; 20.812 ;
; SW[3]      ; HEX0[0]     ; 18.313 ; 18.365 ; 18.873 ; 18.925 ;
; SW[3]      ; HEX0[1]     ; 20.964 ; 20.861 ; 21.524 ; 21.421 ;
; SW[3]      ; HEX0[2]     ; 19.604 ; 19.767 ; 20.164 ; 20.327 ;
; SW[3]      ; HEX0[3]     ; 18.311 ; 18.345 ; 18.871 ; 18.905 ;
; SW[3]      ; HEX0[4]     ; 18.822 ; 18.985 ; 19.382 ; 19.545 ;
; SW[3]      ; HEX0[5]     ; 21.394 ; 21.369 ; 21.954 ; 21.929 ;
; SW[3]      ; HEX0[6]     ; 17.911 ; 17.962 ; 18.471 ; 18.522 ;
; SW[3]      ; HEX1[0]     ; 18.278 ; 18.225 ; 18.844 ; 18.791 ;
; SW[3]      ; HEX1[1]     ; 21.539 ; 21.504 ; 22.105 ; 22.070 ;
; SW[3]      ; HEX1[2]     ; 17.645 ; 17.633 ; 18.211 ; 18.199 ;
; SW[3]      ; HEX1[3]     ; 18.801 ; 18.835 ; 19.367 ; 19.401 ;
; SW[3]      ; HEX1[4]     ; 17.856 ; 17.824 ; 18.422 ; 18.390 ;
; SW[3]      ; HEX1[5]     ; 19.603 ; 19.650 ; 20.169 ; 20.216 ;
; SW[3]      ; HEX1[6]     ; 18.945 ; 18.821 ; 19.511 ; 19.387 ;
; SW[3]      ; HEX2[0]     ; 18.565 ; 18.674 ; 19.131 ; 19.240 ;
; SW[3]      ; HEX2[1]     ; 22.945 ; 22.781 ; 23.511 ; 23.347 ;
; SW[3]      ; HEX2[2]     ; 23.962 ; 23.870 ; 24.528 ; 24.436 ;
; SW[3]      ; HEX2[3]     ; 17.791 ; 17.891 ; 18.357 ; 18.457 ;
; SW[3]      ; HEX2[4]     ; 20.471 ; 20.508 ; 21.037 ; 21.074 ;
; SW[3]      ; HEX2[5]     ; 18.972 ; 19.009 ; 19.538 ; 19.575 ;
; SW[3]      ; HEX2[6]     ; 19.263 ; 19.109 ; 19.829 ; 19.675 ;
; SW[3]      ; HEX3[0]     ; 18.570 ; 18.539 ; 19.124 ; 19.093 ;
; SW[3]      ; HEX3[1]     ; 18.621 ; 18.614 ; 19.175 ; 19.168 ;
; SW[3]      ; HEX3[2]     ; 18.581 ; 18.598 ; 19.135 ; 19.152 ;
; SW[3]      ; HEX3[3]     ; 18.239 ; 18.275 ; 18.793 ; 18.829 ;
; SW[3]      ; HEX3[4]     ; 19.098 ; 19.213 ; 19.686 ; 19.767 ;
; SW[3]      ; HEX3[5]     ; 19.304 ; 19.238 ; 19.858 ; 19.792 ;
; SW[3]      ; HEX3[6]     ; 21.346 ; 21.546 ; 21.900 ; 22.100 ;
; SW[3]      ; HEX4[0]     ; 19.369 ; 19.464 ; 19.957 ; 20.020 ;
; SW[3]      ; HEX4[1]     ; 18.892 ; 18.873 ; 19.462 ; 19.461 ;
; SW[3]      ; HEX4[2]     ; 19.762 ; 19.766 ; 20.318 ; 20.354 ;
; SW[3]      ; HEX4[3]     ; 19.525 ; 19.542 ; 20.113 ; 20.098 ;
; SW[3]      ; HEX4[4]     ; 18.891 ; 18.926 ; 19.479 ; 19.482 ;
; SW[3]      ; HEX4[5]     ; 22.021 ; 21.932 ; 22.577 ; 22.520 ;
; SW[3]      ; HEX4[6]     ; 19.046 ; 19.015 ; 19.634 ; 19.571 ;
; SW[3]      ; HEX5[0]     ; 18.531 ; 18.574 ; 19.079 ; 19.122 ;
; SW[3]      ; HEX5[1]     ; 19.306 ; 19.282 ; 19.854 ; 19.830 ;
; SW[3]      ; HEX5[2]     ; 20.467 ; 20.481 ; 21.015 ; 21.029 ;
; SW[3]      ; HEX5[3]     ; 18.463 ; 18.546 ; 19.011 ; 19.094 ;
; SW[3]      ; HEX5[4]     ; 19.308 ; 19.384 ; 19.856 ; 19.932 ;
; SW[3]      ; HEX5[5]     ; 21.184 ; 20.986 ; 21.732 ; 21.534 ;
; SW[3]      ; HEX5[6]     ; 20.126 ; 20.077 ; 20.674 ; 20.625 ;
; SW[3]      ; HEX6[0]     ; 18.676 ; 18.749 ; 19.259 ; 19.332 ;
; SW[3]      ; HEX6[1]     ; 17.599 ; 17.644 ; 18.182 ; 18.227 ;
; SW[3]      ; HEX6[2]     ; 20.110 ; 20.234 ; 20.693 ; 20.817 ;
; SW[3]      ; HEX6[3]     ; 21.939 ; 21.731 ; 22.522 ; 22.314 ;
; SW[3]      ; HEX6[4]     ; 18.485 ; 18.546 ; 19.068 ; 19.129 ;
; SW[3]      ; HEX6[5]     ; 19.541 ; 19.584 ; 20.124 ; 20.167 ;
; SW[3]      ; HEX6[6]     ; 18.520 ; 18.479 ; 19.103 ; 19.062 ;
; SW[3]      ; HEX7[0]     ; 22.358 ; 22.323 ; 22.919 ; 22.884 ;
; SW[3]      ; HEX7[1]     ; 21.360 ; 21.364 ; 21.921 ; 21.925 ;
; SW[3]      ; HEX7[2]     ; 22.902 ; 22.790 ; 23.463 ; 23.351 ;
; SW[3]      ; HEX7[3]     ; 20.466 ; 20.506 ; 21.024 ; 21.067 ;
; SW[3]      ; HEX7[4]     ; 20.959 ; 20.994 ; 21.517 ; 21.555 ;
; SW[3]      ; HEX7[5]     ; 20.976 ; 20.917 ; 21.537 ; 21.478 ;
; SW[3]      ; HEX7[6]     ; 21.128 ; 21.201 ; 21.689 ; 21.762 ;
; SW[16]     ; HEX0[0]     ; 13.882 ; 13.848 ; 14.470 ; 14.425 ;
; SW[16]     ; HEX0[1]     ; 16.456 ; 16.395 ; 17.027 ; 16.983 ;
; SW[16]     ; HEX0[2]     ; 15.141 ; 15.336 ; 15.729 ; 15.920 ;
; SW[16]     ; HEX0[3]     ; 13.826 ; 13.886 ; 14.414 ; 14.474 ;
; SW[16]     ; HEX0[4]     ; 14.390 ; 14.466 ; 14.978 ; 15.016 ;
; SW[16]     ; HEX0[5]     ; 16.931 ; 16.913 ; 17.519 ; 17.491 ;
; SW[16]     ; HEX0[6]     ; 13.480 ; 13.462 ; 14.068 ; 14.050 ;
; SW[16]     ; HEX1[0]     ; 14.612 ; 14.603 ; 15.268 ; 15.212 ;
; SW[16]     ; HEX1[1]     ; 17.917 ; 17.838 ; 18.517 ; 18.494 ;
; SW[16]     ; HEX1[2]     ; 13.979 ; 14.009 ; 14.635 ; 14.623 ;
; SW[16]     ; HEX1[3]     ; 15.146 ; 15.169 ; 15.791 ; 15.825 ;
; SW[16]     ; HEX1[4]     ; 14.190 ; 14.202 ; 14.846 ; 14.747 ;
; SW[16]     ; HEX1[5]     ; 15.937 ; 16.028 ; 16.593 ; 16.573 ;
; SW[16]     ; HEX1[6]     ; 15.279 ; 15.187 ; 15.935 ; 15.811 ;
; SW[16]     ; HEX2[0]     ; 14.179 ; 14.287 ; 14.799 ; 14.900 ;
; SW[16]     ; HEX2[1]     ; 18.578 ; 18.405 ; 19.177 ; 19.032 ;
; SW[16]     ; HEX2[2]     ; 19.599 ; 19.493 ; 20.166 ; 20.144 ;
; SW[16]     ; HEX2[3]     ; 13.404 ; 13.503 ; 14.048 ; 14.119 ;
; SW[16]     ; HEX2[4]     ; 16.066 ; 16.124 ; 16.717 ; 16.726 ;
; SW[16]     ; HEX2[5]     ; 14.590 ; 14.655 ; 15.241 ; 15.266 ;
; SW[16]     ; HEX2[6]     ; 14.879 ; 14.725 ; 15.481 ; 15.372 ;
; SW[16]     ; HEX3[0]     ; 14.711 ; 14.686 ; 15.321 ; 15.294 ;
; SW[16]     ; HEX3[1]     ; 14.722 ; 14.779 ; 15.332 ; 15.387 ;
; SW[16]     ; HEX3[2]     ; 14.736 ; 14.747 ; 15.344 ; 15.352 ;
; SW[16]     ; HEX3[3]     ; 14.385 ; 14.425 ; 14.995 ; 15.033 ;
; SW[16]     ; HEX3[4]     ; 15.334 ; 15.357 ; 15.944 ; 15.965 ;
; SW[16]     ; HEX3[5]     ; 15.458 ; 15.382 ; 16.066 ; 15.984 ;
; SW[16]     ; HEX3[6]     ; 17.496 ; 17.663 ; 18.104 ; 18.271 ;
; SW[16]     ; HEX4[0]     ; 15.065 ; 15.165 ; 15.661 ; 15.778 ;
; SW[16]     ; HEX4[1]     ; 14.604 ; 14.616 ; 15.189 ; 15.229 ;
; SW[16]     ; HEX4[2]     ; 15.510 ; 15.518 ; 16.123 ; 16.118 ;
; SW[16]     ; HEX4[3]     ; 15.239 ; 15.240 ; 15.852 ; 15.853 ;
; SW[16]     ; HEX4[4]     ; 14.586 ; 14.627 ; 15.171 ; 15.240 ;
; SW[16]     ; HEX4[5]     ; 17.770 ; 17.683 ; 18.383 ; 18.268 ;
; SW[16]     ; HEX4[6]     ; 14.789 ; 14.727 ; 15.402 ; 15.338 ;
; SW[16]     ; HEX5[0]     ; 14.224 ; 14.256 ; 14.786 ; 14.804 ;
; SW[16]     ; HEX5[1]     ; 14.995 ; 14.977 ; 15.536 ; 15.537 ;
; SW[16]     ; HEX5[2]     ; 16.157 ; 16.171 ; 16.722 ; 16.731 ;
; SW[16]     ; HEX5[3]     ; 14.168 ; 14.251 ; 14.728 ; 14.811 ;
; SW[16]     ; HEX5[4]     ; 15.001 ; 15.066 ; 15.563 ; 15.593 ;
; SW[16]     ; HEX5[5]     ; 16.874 ; 16.676 ; 17.439 ; 17.236 ;
; SW[16]     ; HEX5[6]     ; 15.833 ; 15.776 ; 16.393 ; 16.332 ;
; SW[16]     ; HEX6[0]     ; 15.228 ; 15.301 ; 15.852 ; 15.925 ;
; SW[16]     ; HEX6[1]     ; 14.166 ; 14.196 ; 14.768 ; 14.820 ;
; SW[16]     ; HEX6[2]     ; 16.677 ; 16.786 ; 17.188 ; 17.410 ;
; SW[16]     ; HEX6[3]     ; 18.491 ; 18.283 ; 19.115 ; 18.907 ;
; SW[16]     ; HEX6[4]     ; 15.037 ; 15.113 ; 15.661 ; 15.624 ;
; SW[16]     ; HEX6[5]     ; 16.108 ; 16.136 ; 16.715 ; 16.760 ;
; SW[16]     ; HEX6[6]     ; 15.072 ; 15.046 ; 15.696 ; 15.618 ;
; SW[16]     ; HEX7[0]     ; 12.493 ; 12.442 ; 13.037 ; 12.919 ;
; SW[16]     ; HEX7[1]     ; 11.479 ; 11.483 ; 12.008 ; 11.993 ;
; SW[16]     ; HEX7[2]     ; 13.021 ; 12.909 ; 13.486 ; 13.486 ;
; SW[16]     ; HEX7[3]     ; 10.617 ; 10.625 ; 11.164 ; 11.085 ;
; SW[16]     ; HEX7[4]     ; 11.127 ; 11.113 ; 11.657 ; 11.588 ;
; SW[16]     ; HEX7[5]     ; 11.095 ; 11.036 ; 11.618 ; 11.555 ;
; SW[16]     ; HEX7[6]     ; 11.247 ; 11.320 ; 11.727 ; 11.848 ;
+------------+-------------+--------+--------+--------+--------+


+-------------------------------------------------------------+
; Minimum Progagation Delay                                   ;
+------------+-------------+-------+--------+--------+--------+
; Input Port ; Output Port ; RR    ; RF     ; FR     ; FF     ;
+------------+-------------+-------+--------+--------+--------+
; SW[0]      ; HEX0[0]     ; 6.983 ; 7.207  ; 7.720  ; 7.944  ;
; SW[0]      ; HEX0[1]     ; 8.221 ; 8.602  ; 8.958  ; 9.339  ;
; SW[0]      ; HEX0[2]     ; 7.881 ; 8.215  ; 8.618  ; 8.952  ;
; SW[0]      ; HEX0[3]     ; 6.987 ; 7.197  ; 7.724  ; 7.934  ;
; SW[0]      ; HEX0[4]     ; 7.333 ; 7.528  ; 8.089  ; 8.265  ;
; SW[0]      ; HEX0[5]     ; 8.503 ; 8.917  ; 9.240  ; 9.654  ;
; SW[0]      ; HEX0[6]     ; 6.994 ; 6.786  ; 7.731  ; 7.523  ;
; SW[0]      ; HEX1[0]     ; 7.208 ; 7.432  ; 7.933  ; 8.157  ;
; SW[0]      ; HEX1[1]     ; 9.107 ; 9.500  ; 9.832  ; 10.225 ;
; SW[0]      ; HEX1[2]     ; 6.977 ; 7.078  ; 7.752  ; 7.803  ;
; SW[0]      ; HEX1[3]     ; 7.430 ; 7.685  ; 8.155  ; 8.410  ;
; SW[0]      ; HEX1[4]     ; 6.999 ; 7.295  ; 7.724  ; 8.059  ;
; SW[0]      ; HEX1[5]     ; 7.850 ; 8.281  ; 8.575  ; 9.045  ;
; SW[0]      ; HEX1[6]     ; 7.779 ; 7.489  ; 8.504  ; 8.214  ;
; SW[0]      ; HEX2[0]     ; 6.919 ; 7.145  ; 7.657  ; 7.883  ;
; SW[0]      ; HEX2[1]     ; 9.017 ; 9.497  ; 9.755  ; 10.235 ;
; SW[0]      ; HEX2[2]     ; 9.580 ; 10.087 ; 10.311 ; 10.825 ;
; SW[0]      ; HEX2[3]     ; 6.578 ; 6.771  ; 7.316  ; 7.509  ;
; SW[0]      ; HEX2[4]     ; 7.829 ; 8.237  ; 8.567  ; 8.968  ;
; SW[0]      ; HEX2[5]     ; 7.126 ; 7.436  ; 7.864  ; 8.167  ;
; SW[0]      ; HEX2[6]     ; 7.482 ; 7.209  ; 8.220  ; 7.947  ;
; SW[0]      ; HEX3[0]     ; 7.158 ; 7.403  ; 7.887  ; 8.132  ;
; SW[0]      ; HEX3[1]     ; 7.189 ; 7.438  ; 7.918  ; 8.167  ;
; SW[0]      ; HEX3[2]     ; 7.214 ; 7.475  ; 7.943  ; 8.204  ;
; SW[0]      ; HEX3[3]     ; 7.032 ; 7.271  ; 7.761  ; 8.000  ;
; SW[0]      ; HEX3[4]     ; 7.562 ; 7.794  ; 8.284  ; 8.523  ;
; SW[0]      ; HEX3[5]     ; 7.516 ; 7.793  ; 8.245  ; 8.522  ;
; SW[0]      ; HEX3[6]     ; 9.043 ; 8.624  ; 9.772  ; 9.353  ;
; SW[0]      ; HEX4[0]     ; 7.120 ; 7.405  ; 7.874  ; 8.179  ;
; SW[0]      ; HEX4[1]     ; 6.890 ; 7.115  ; 7.644  ; 7.888  ;
; SW[0]      ; HEX4[2]     ; 7.301 ; 7.599  ; 8.057  ; 8.374  ;
; SW[0]      ; HEX4[3]     ; 7.193 ; 7.472  ; 7.949  ; 8.247  ;
; SW[0]      ; HEX4[4]     ; 6.944 ; 7.120  ; 7.632  ; 7.895  ;
; SW[0]      ; HEX4[5]     ; 8.462 ; 8.916  ; 9.217  ; 9.691  ;
; SW[0]      ; HEX4[6]     ; 7.246 ; 6.989  ; 8.021  ; 7.745  ;
; SW[0]      ; HEX5[0]     ; 6.798 ; 7.007  ; 7.572  ; 7.781  ;
; SW[0]      ; HEX5[1]     ; 7.178 ; 7.432  ; 7.952  ; 8.206  ;
; SW[0]      ; HEX5[2]     ; 7.709 ; 8.091  ; 8.483  ; 8.862  ;
; SW[0]      ; HEX5[3]     ; 6.790 ; 6.983  ; 7.564  ; 7.757  ;
; SW[0]      ; HEX5[4]     ; 7.317 ; 7.474  ; 8.012  ; 8.248  ;
; SW[0]      ; HEX5[5]     ; 8.060 ; 8.391  ; 8.834  ; 9.165  ;
; SW[0]      ; HEX5[6]     ; 7.866 ; 7.536  ; 8.640  ; 8.310  ;
; SW[0]      ; HEX6[0]     ; 7.151 ; 7.420  ; 7.882  ; 8.151  ;
; SW[0]      ; HEX6[1]     ; 6.631 ; 6.821  ; 7.362  ; 7.552  ;
; SW[0]      ; HEX6[2]     ; 8.087 ; 8.445  ; 8.818  ; 9.180  ;
; SW[0]      ; HEX6[3]     ; 8.687 ; 9.104  ; 9.418  ; 9.835  ;
; SW[0]      ; HEX6[4]     ; 7.085 ; 7.298  ; 7.842  ; 8.029  ;
; SW[0]      ; HEX6[5]     ; 7.575 ; 7.913  ; 8.306  ; 8.644  ;
; SW[0]      ; HEX6[6]     ; 7.284 ; 7.033  ; 8.015  ; 7.764  ;
; SW[0]      ; HEX7[0]     ; 8.690 ; 8.866  ; 9.409  ; 9.585  ;
; SW[0]      ; HEX7[1]     ; 8.219 ; 8.339  ; 8.938  ; 9.058  ;
; SW[0]      ; HEX7[2]     ; 9.245 ; 9.167  ; 10.007 ; 9.886  ;
; SW[0]      ; HEX7[3]     ; 7.818 ; 7.885  ; 8.537  ; 8.604  ;
; SW[0]      ; HEX7[4]     ; 8.042 ; 8.447  ; 8.761  ; 9.220  ;
; SW[0]      ; HEX7[5]     ; 8.033 ; 8.443  ; 8.752  ; 9.206  ;
; SW[0]      ; HEX7[6]     ; 8.200 ; 8.096  ; 8.919  ; 8.815  ;
; SW[1]      ; HEX0[0]     ; 6.844 ; 7.068  ; 7.575  ; 7.799  ;
; SW[1]      ; HEX0[1]     ; 8.083 ; 8.466  ; 8.814  ; 9.197  ;
; SW[1]      ; HEX0[2]     ; 7.743 ; 8.116  ; 8.474  ; 8.866  ;
; SW[1]      ; HEX0[3]     ; 6.821 ; 7.041  ; 7.552  ; 7.772  ;
; SW[1]      ; HEX0[4]     ; 7.217 ; 7.401  ; 7.967  ; 8.132  ;
; SW[1]      ; HEX0[5]     ; 8.364 ; 8.792  ; 9.095  ; 9.523  ;
; SW[1]      ; HEX0[6]     ; 6.838 ; 6.653  ; 7.569  ; 7.384  ;
; SW[1]      ; HEX1[0]     ; 6.818 ; 7.050  ; 7.594  ; 7.826  ;
; SW[1]      ; HEX1[1]     ; 8.710 ; 9.111  ; 9.486  ; 9.887  ;
; SW[1]      ; HEX1[2]     ; 6.509 ; 6.786  ; 7.285  ; 7.483  ;
; SW[1]      ; HEX1[3]     ; 7.038 ; 7.300  ; 7.814  ; 8.072  ;
; SW[1]      ; HEX1[4]     ; 6.726 ; 6.827  ; 7.423  ; 7.603  ;
; SW[1]      ; HEX1[5]     ; 7.468 ; 7.818  ; 8.244  ; 8.577  ;
; SW[1]      ; HEX1[6]     ; 7.391 ; 7.099  ; 8.163  ; 7.875  ;
; SW[1]      ; HEX2[0]     ; 6.594 ; 6.825  ; 7.312  ; 7.543  ;
; SW[1]      ; HEX2[1]     ; 8.686 ; 9.171  ; 9.404  ; 9.889  ;
; SW[1]      ; HEX2[2]     ; 9.189 ; 9.779  ; 9.907  ; 10.536 ;
; SW[1]      ; HEX2[3]     ; 6.256 ; 6.454  ; 6.974  ; 7.172  ;
; SW[1]      ; HEX2[4]     ; 7.521 ; 7.828  ; 8.278  ; 8.546  ;
; SW[1]      ; HEX2[5]     ; 6.802 ; 7.042  ; 7.520  ; 7.760  ;
; SW[1]      ; HEX2[6]     ; 7.146 ; 6.869  ; 7.864  ; 7.587  ;
; SW[1]      ; HEX3[0]     ; 7.167 ; 7.418  ; 7.921  ; 8.172  ;
; SW[1]      ; HEX3[1]     ; 7.202 ; 7.471  ; 7.956  ; 8.225  ;
; SW[1]      ; HEX3[2]     ; 7.219 ; 7.579  ; 7.973  ; 8.326  ;
; SW[1]      ; HEX3[3]     ; 7.039 ; 7.291  ; 7.793  ; 8.045  ;
; SW[1]      ; HEX3[4]     ; 7.597 ; 7.821  ; 8.348  ; 8.575  ;
; SW[1]      ; HEX3[5]     ; 7.532 ; 7.835  ; 8.286  ; 8.589  ;
; SW[1]      ; HEX3[6]     ; 9.077 ; 8.642  ; 9.831  ; 9.396  ;
; SW[1]      ; HEX4[0]     ; 7.376 ; 7.661  ; 8.110  ; 8.395  ;
; SW[1]      ; HEX4[1]     ; 7.146 ; 7.371  ; 7.880  ; 8.105  ;
; SW[1]      ; HEX4[2]     ; 7.557 ; 7.855  ; 8.291  ; 8.589  ;
; SW[1]      ; HEX4[3]     ; 7.449 ; 7.728  ; 8.183  ; 8.462  ;
; SW[1]      ; HEX4[4]     ; 7.195 ; 7.376  ; 7.912  ; 8.110  ;
; SW[1]      ; HEX4[5]     ; 8.718 ; 9.172  ; 9.452  ; 9.906  ;
; SW[1]      ; HEX4[6]     ; 7.502 ; 7.245  ; 8.236  ; 7.979  ;
; SW[1]      ; HEX5[0]     ; 6.908 ; 7.109  ; 7.646  ; 7.847  ;
; SW[1]      ; HEX5[1]     ; 7.288 ; 7.534  ; 8.026  ; 8.272  ;
; SW[1]      ; HEX5[2]     ; 7.856 ; 8.155  ; 8.603  ; 8.893  ;
; SW[1]      ; HEX5[3]     ; 6.874 ; 7.068  ; 7.612  ; 7.806  ;
; SW[1]      ; HEX5[4]     ; 7.309 ; 7.606  ; 8.047  ; 8.353  ;
; SW[1]      ; HEX5[5]     ; 8.163 ; 8.524  ; 8.901  ; 9.271  ;
; SW[1]      ; HEX5[6]     ; 7.952 ; 7.649  ; 8.690  ; 8.387  ;
; SW[1]      ; HEX6[0]     ; 7.481 ; 7.750  ; 8.226  ; 8.482  ;
; SW[1]      ; HEX6[1]     ; 6.961 ; 7.151  ; 7.690  ; 7.882  ;
; SW[1]      ; HEX6[2]     ; 8.417 ; 8.779  ; 9.151  ; 9.530  ;
; SW[1]      ; HEX6[3]     ; 8.994 ; 9.434  ; 9.721  ; 10.166 ;
; SW[1]      ; HEX6[4]     ; 7.431 ; 7.628  ; 8.182  ; 8.360  ;
; SW[1]      ; HEX6[5]     ; 7.905 ; 8.243  ; 8.636  ; 8.974  ;
; SW[1]      ; HEX6[6]     ; 7.614 ; 7.363  ; 8.346  ; 8.094  ;
; SW[1]      ; HEX7[0]     ; 8.808 ; 8.989  ; 9.550  ; 9.731  ;
; SW[1]      ; HEX7[1]     ; 8.338 ; 8.463  ; 9.080  ; 9.205  ;
; SW[1]      ; HEX7[2]     ; 9.063 ; 9.557  ; 9.805  ; 10.301 ;
; SW[1]      ; HEX7[3]     ; 7.934 ; 8.006  ; 8.676  ; 8.748  ;
; SW[1]      ; HEX7[4]     ; 8.434 ; 8.261  ; 9.198  ; 9.003  ;
; SW[1]      ; HEX7[5]     ; 8.151 ; 8.246  ; 8.893  ; 8.988  ;
; SW[1]      ; HEX7[6]     ; 8.323 ; 8.215  ; 9.065  ; 8.957  ;
; SW[2]      ; HEX0[0]     ; 6.774 ; 6.986  ; 7.526  ; 7.738  ;
; SW[2]      ; HEX0[1]     ; 8.013 ; 8.503  ; 8.765  ; 9.176  ;
; SW[2]      ; HEX0[2]     ; 7.672 ; 7.955  ; 8.424  ; 8.707  ;
; SW[2]      ; HEX0[3]     ; 6.750 ; 6.958  ; 7.502  ; 7.710  ;
; SW[2]      ; HEX0[4]     ; 7.045 ; 7.310  ; 7.797  ; 8.062  ;
; SW[2]      ; HEX0[5]     ; 8.287 ; 8.696  ; 9.039  ; 9.448  ;
; SW[2]      ; HEX0[6]     ; 6.755 ; 6.577  ; 7.507  ; 7.329  ;
; SW[2]      ; HEX1[0]     ; 6.623 ; 6.843  ; 7.308  ; 7.528  ;
; SW[2]      ; HEX1[1]     ; 8.525 ; 8.962  ; 9.210  ; 9.686  ;
; SW[2]      ; HEX1[2]     ; 6.316 ; 6.489  ; 7.001  ; 7.174  ;
; SW[2]      ; HEX1[3]     ; 6.847 ; 7.097  ; 7.532  ; 7.782  ;
; SW[2]      ; HEX1[4]     ; 6.413 ; 6.609  ; 7.098  ; 7.294  ;
; SW[2]      ; HEX1[5]     ; 7.263 ; 7.594  ; 7.948  ; 8.279  ;
; SW[2]      ; HEX1[6]     ; 7.192 ; 6.907  ; 7.877  ; 7.592  ;
; SW[2]      ; HEX2[0]     ; 6.748 ; 6.974  ; 7.472  ; 7.698  ;
; SW[2]      ; HEX2[1]     ; 8.846 ; 9.326  ; 9.570  ; 10.050 ;
; SW[2]      ; HEX2[2]     ; 9.386 ; 9.916  ; 10.099 ; 10.640 ;
; SW[2]      ; HEX2[3]     ; 6.407 ; 6.600  ; 7.131  ; 7.324  ;
; SW[2]      ; HEX2[4]     ; 7.658 ; 8.043  ; 8.382  ; 8.767  ;
; SW[2]      ; HEX2[5]     ; 6.955 ; 7.242  ; 7.679  ; 7.958  ;
; SW[2]      ; HEX2[6]     ; 7.311 ; 7.038  ; 8.035  ; 7.762  ;
; SW[2]      ; HEX3[0]     ; 6.815 ; 7.065  ; 7.527  ; 7.777  ;
; SW[2]      ; HEX3[1]     ; 6.845 ; 7.098  ; 7.557  ; 7.810  ;
; SW[2]      ; HEX3[2]     ; 6.913 ; 7.137  ; 7.625  ; 7.849  ;
; SW[2]      ; HEX3[3]     ; 6.689 ; 6.933  ; 7.401  ; 7.645  ;
; SW[2]      ; HEX3[4]     ; 7.153 ; 7.490  ; 7.865  ; 8.202  ;
; SW[2]      ; HEX3[5]     ; 7.169 ; 7.486  ; 7.881  ; 8.198  ;
; SW[2]      ; HEX3[6]     ; 8.705 ; 8.281  ; 9.417  ; 8.993  ;
; SW[2]      ; HEX4[0]     ; 7.108 ; 7.393  ; 7.837  ; 8.122  ;
; SW[2]      ; HEX4[1]     ; 6.878 ; 7.103  ; 7.607  ; 7.832  ;
; SW[2]      ; HEX4[2]     ; 7.289 ; 7.587  ; 8.018  ; 8.316  ;
; SW[2]      ; HEX4[3]     ; 7.181 ; 7.460  ; 7.910  ; 8.189  ;
; SW[2]      ; HEX4[4]     ; 6.928 ; 7.108  ; 7.620  ; 7.837  ;
; SW[2]      ; HEX4[5]     ; 8.450 ; 8.904  ; 9.179  ; 9.633  ;
; SW[2]      ; HEX4[6]     ; 7.234 ; 6.977  ; 7.963  ; 7.706  ;
; SW[2]      ; HEX5[0]     ; 6.460 ; 6.661  ; 7.175  ; 7.376  ;
; SW[2]      ; HEX5[1]     ; 6.840 ; 7.086  ; 7.555  ; 7.801  ;
; SW[2]      ; HEX5[2]     ; 7.408 ; 7.707  ; 8.127  ; 8.422  ;
; SW[2]      ; HEX5[3]     ; 6.426 ; 6.620  ; 7.141  ; 7.335  ;
; SW[2]      ; HEX5[4]     ; 6.861 ; 7.158  ; 7.576  ; 7.877  ;
; SW[2]      ; HEX5[5]     ; 7.715 ; 8.076  ; 8.430  ; 8.795  ;
; SW[2]      ; HEX5[6]     ; 7.504 ; 7.201  ; 8.219  ; 7.916  ;
; SW[2]      ; HEX6[0]     ; 6.901 ; 7.170  ; 7.638  ; 7.907  ;
; SW[2]      ; HEX6[1]     ; 6.385 ; 6.657  ; 7.122  ; 7.349  ;
; SW[2]      ; HEX6[2]     ; 7.845 ; 8.160  ; 8.582  ; 8.897  ;
; SW[2]      ; HEX6[3]     ; 8.416 ; 8.854  ; 9.153  ; 9.591  ;
; SW[2]      ; HEX6[4]     ; 6.790 ; 7.048  ; 7.527  ; 7.785  ;
; SW[2]      ; HEX6[5]     ; 7.324 ; 7.648  ; 8.061  ; 8.385  ;
; SW[2]      ; HEX6[6]     ; 7.033 ; 6.789  ; 7.770  ; 7.526  ;
; SW[2]      ; HEX7[0]     ; 8.779 ; 8.960  ; 9.565  ; 9.746  ;
; SW[2]      ; HEX7[1]     ; 8.289 ; 8.578  ; 9.075  ; 9.371  ;
; SW[2]      ; HEX7[2]     ; 9.014 ; 9.250  ; 9.800  ; 10.036 ;
; SW[2]      ; HEX7[3]     ; 7.885 ; 7.973  ; 8.671  ; 8.759  ;
; SW[2]      ; HEX7[4]     ; 8.147 ; 8.255  ; 8.933  ; 9.041  ;
; SW[2]      ; HEX7[5]     ; 8.122 ; 8.204  ; 8.908  ; 8.990  ;
; SW[2]      ; HEX7[6]     ; 8.281 ; 8.192  ; 9.067  ; 8.978  ;
; SW[3]      ; HEX0[0]     ; 7.547 ; 7.763  ; 8.382  ; 8.598  ;
; SW[3]      ; HEX0[1]     ; 8.788 ; 9.163  ; 9.623  ; 9.998  ;
; SW[3]      ; HEX0[2]     ; 8.556 ; 8.734  ; 9.354  ; 9.569  ;
; SW[3]      ; HEX0[3]     ; 7.525 ; 7.738  ; 8.360  ; 8.573  ;
; SW[3]      ; HEX0[4]     ; 7.819 ; 8.191  ; 8.654  ; 8.989  ;
; SW[3]      ; HEX0[5]     ; 9.061 ; 9.578  ; 9.896  ; 10.376 ;
; SW[3]      ; HEX0[6]     ; 7.534 ; 7.351  ; 8.369  ; 8.186  ;
; SW[3]      ; HEX1[0]     ; 7.236 ; 7.460  ; 8.032  ; 8.256  ;
; SW[3]      ; HEX1[1]     ; 9.135 ; 9.528  ; 9.931  ; 10.324 ;
; SW[3]      ; HEX1[2]     ; 7.004 ; 7.106  ; 7.819  ; 7.902  ;
; SW[3]      ; HEX1[3]     ; 7.458 ; 7.713  ; 8.254  ; 8.509  ;
; SW[3]      ; HEX1[4]     ; 7.027 ; 7.296  ; 7.823  ; 8.111  ;
; SW[3]      ; HEX1[5]     ; 7.878 ; 8.282  ; 8.674  ; 9.097  ;
; SW[3]      ; HEX1[6]     ; 7.807 ; 7.517  ; 8.603  ; 8.313  ;
; SW[3]      ; HEX2[0]     ; 7.195 ; 7.421  ; 7.989  ; 8.215  ;
; SW[3]      ; HEX2[1]     ; 9.293 ; 9.773  ; 10.087 ; 10.567 ;
; SW[3]      ; HEX2[2]     ; 9.829 ; 10.363 ; 10.642 ; 11.157 ;
; SW[3]      ; HEX2[3]     ; 6.854 ; 7.047  ; 7.648  ; 7.841  ;
; SW[3]      ; HEX2[4]     ; 8.105 ; 8.486  ; 8.899  ; 9.299  ;
; SW[3]      ; HEX2[5]     ; 7.402 ; 7.685  ; 8.196  ; 8.498  ;
; SW[3]      ; HEX2[6]     ; 7.758 ; 7.485  ; 8.552  ; 8.279  ;
; SW[3]      ; HEX3[0]     ; 7.244 ; 7.494  ; 8.039  ; 8.289  ;
; SW[3]      ; HEX3[1]     ; 7.274 ; 7.527  ; 8.069  ; 8.322  ;
; SW[3]      ; HEX3[2]     ; 7.338 ; 7.566  ; 8.152  ; 8.361  ;
; SW[3]      ; HEX3[3]     ; 7.118 ; 7.362  ; 7.913  ; 8.157  ;
; SW[3]      ; HEX3[4]     ; 7.582 ; 7.915  ; 8.377  ; 8.729  ;
; SW[3]      ; HEX3[5]     ; 7.598 ; 7.911  ; 8.393  ; 8.725  ;
; SW[3]      ; HEX3[6]     ; 9.134 ; 8.710  ; 9.929  ; 9.505  ;
; SW[3]      ; HEX4[0]     ; 7.999 ; 8.289  ; 8.847  ; 9.137  ;
; SW[3]      ; HEX4[1]     ; 7.771 ; 8.000  ; 8.619  ; 8.848  ;
; SW[3]      ; HEX4[2]     ; 8.235 ; 8.486  ; 9.049  ; 9.334  ;
; SW[3]      ; HEX4[3]     ; 8.075 ; 8.359  ; 8.923  ; 9.207  ;
; SW[3]      ; HEX4[4]     ; 7.759 ; 8.054  ; 8.607  ; 8.868  ;
; SW[3]      ; HEX4[5]     ; 9.344 ; 9.850  ; 10.192 ; 10.664 ;
; SW[3]      ; HEX4[6]     ; 8.133 ; 7.871  ; 8.981  ; 8.719  ;
; SW[3]      ; HEX5[0]     ; 6.978 ; 7.179  ; 7.820  ; 8.021  ;
; SW[3]      ; HEX5[1]     ; 7.358 ; 7.604  ; 8.200  ; 8.446  ;
; SW[3]      ; HEX5[2]     ; 7.959 ; 8.225  ; 8.759  ; 9.067  ;
; SW[3]      ; HEX5[3]     ; 6.944 ; 7.138  ; 7.786  ; 7.980  ;
; SW[3]      ; HEX5[4]     ; 7.379 ; 7.709  ; 8.221  ; 8.509  ;
; SW[3]      ; HEX5[5]     ; 8.233 ; 8.627  ; 9.075  ; 9.427  ;
; SW[3]      ; HEX5[6]     ; 8.022 ; 7.719  ; 8.864  ; 8.561  ;
; SW[3]      ; HEX6[0]     ; 7.818 ; 8.083  ; 8.598  ; 8.863  ;
; SW[3]      ; HEX6[1]     ; 7.306 ; 7.487  ; 8.086  ; 8.267  ;
; SW[3]      ; HEX6[2]     ; 8.837 ; 9.066  ; 9.637  ; 9.846  ;
; SW[3]      ; HEX6[3]     ; 9.325 ; 9.758  ; 10.105 ; 10.538 ;
; SW[3]      ; HEX6[4]     ; 7.710 ; 8.063  ; 8.490  ; 8.865  ;
; SW[3]      ; HEX6[5]     ; 8.231 ; 8.651  ; 9.011  ; 9.451  ;
; SW[3]      ; HEX6[6]     ; 7.943 ; 7.703  ; 8.723  ; 8.483  ;
; SW[3]      ; HEX7[0]     ; 8.805 ; 8.981  ; 9.580  ; 9.756  ;
; SW[3]      ; HEX7[1]     ; 8.334 ; 8.454  ; 9.109  ; 9.229  ;
; SW[3]      ; HEX7[2]     ; 9.376 ; 9.282  ; 10.170 ; 10.057 ;
; SW[3]      ; HEX7[3]     ; 7.933 ; 8.000  ; 8.708  ; 8.775  ;
; SW[3]      ; HEX7[4]     ; 8.157 ; 8.589  ; 8.932  ; 9.383  ;
; SW[3]      ; HEX7[5]     ; 8.148 ; 8.575  ; 8.923  ; 9.369  ;
; SW[3]      ; HEX7[6]     ; 8.315 ; 8.211  ; 9.090  ; 8.986  ;
; SW[16]     ; HEX0[0]     ; 6.818 ; 7.034  ; 7.653  ; 7.862  ;
; SW[16]     ; HEX0[1]     ; 8.059 ; 8.434  ; 8.893  ; 9.261  ;
; SW[16]     ; HEX0[2]     ; 7.781 ; 8.005  ; 8.552  ; 8.853  ;
; SW[16]     ; HEX0[3]     ; 6.796 ; 7.009  ; 7.630  ; 7.836  ;
; SW[16]     ; HEX0[4]     ; 7.090 ; 7.419  ; 7.943  ; 8.187  ;
; SW[16]     ; HEX0[5]     ; 8.332 ; 8.805  ; 9.185  ; 9.574  ;
; SW[16]     ; HEX0[6]     ; 6.805 ; 6.622  ; 7.633  ; 7.457  ;
; SW[16]     ; HEX1[0]     ; 7.097 ; 7.317  ; 7.925  ; 8.157  ;
; SW[16]     ; HEX1[1]     ; 8.999 ; 9.438  ; 9.839  ; 10.234 ;
; SW[16]     ; HEX1[2]     ; 6.790 ; 6.963  ; 7.617  ; 7.803  ;
; SW[16]     ; HEX1[3]     ; 7.321 ; 7.571  ; 8.147  ; 8.411  ;
; SW[16]     ; HEX1[4]     ; 6.887 ; 7.083  ; 7.714  ; 7.923  ;
; SW[16]     ; HEX1[5]     ; 7.737 ; 8.068  ; 8.564  ; 8.908  ;
; SW[16]     ; HEX1[6]     ; 7.666 ; 7.381  ; 8.506  ; 8.207  ;
; SW[16]     ; HEX2[0]     ; 6.970 ; 7.201  ; 7.815  ; 8.039  ;
; SW[16]     ; HEX2[1]     ; 9.062 ; 9.547  ; 9.906  ; 10.384 ;
; SW[16]     ; HEX2[2]     ; 9.565 ; 10.183 ; 10.411 ; 10.970 ;
; SW[16]     ; HEX2[3]     ; 6.632 ; 6.830  ; 7.477  ; 7.668  ;
; SW[16]     ; HEX2[4]     ; 7.925 ; 8.204  ; 8.712  ; 9.050  ;
; SW[16]     ; HEX2[5]     ; 7.178 ; 7.418  ; 8.023  ; 8.256  ;
; SW[16]     ; HEX2[6]     ; 7.522 ; 7.245  ; 8.359  ; 8.089  ;
; SW[16]     ; HEX3[0]     ; 7.216 ; 7.466  ; 8.028  ; 8.278  ;
; SW[16]     ; HEX3[1]     ; 7.246 ; 7.499  ; 8.058  ; 8.311  ;
; SW[16]     ; HEX3[2]     ; 7.297 ; 7.538  ; 8.128  ; 8.350  ;
; SW[16]     ; HEX3[3]     ; 7.090 ; 7.334  ; 7.902  ; 8.146  ;
; SW[16]     ; HEX3[4]     ; 7.554 ; 7.874  ; 8.366  ; 8.705  ;
; SW[16]     ; HEX3[5]     ; 7.570 ; 7.870  ; 8.382  ; 8.701  ;
; SW[16]     ; HEX3[6]     ; 9.106 ; 8.682  ; 9.918  ; 9.494  ;
; SW[16]     ; HEX4[0]     ; 7.350 ; 7.640  ; 8.155  ; 8.445  ;
; SW[16]     ; HEX4[1]     ; 7.122 ; 7.351  ; 7.927  ; 8.156  ;
; SW[16]     ; HEX4[2]     ; 7.560 ; 7.837  ; 8.384  ; 8.642  ;
; SW[16]     ; HEX4[3]     ; 7.426 ; 7.710  ; 8.231  ; 8.515  ;
; SW[16]     ; HEX4[4]     ; 7.110 ; 7.376  ; 7.915  ; 8.200  ;
; SW[16]     ; HEX4[5]     ; 8.695 ; 9.173  ; 9.500  ; 9.997  ;
; SW[16]     ; HEX4[6]     ; 7.484 ; 7.222  ; 8.289  ; 8.027  ;
; SW[16]     ; HEX5[0]     ; 7.051 ; 7.248  ; 7.856  ; 8.053  ;
; SW[16]     ; HEX5[1]     ; 7.431 ; 7.701  ; 8.236  ; 8.548  ;
; SW[16]     ; HEX5[2]     ; 7.966 ; 8.297  ; 8.771  ; 9.102  ;
; SW[16]     ; HEX5[3]     ; 7.022 ; 7.211  ; 7.827  ; 8.016  ;
; SW[16]     ; HEX5[4]     ; 7.452 ; 7.715  ; 8.257  ; 8.520  ;
; SW[16]     ; HEX5[5]     ; 8.310 ; 8.635  ; 9.115  ; 9.440  ;
; SW[16]     ; HEX5[6]     ; 8.096 ; 7.798  ; 8.901  ; 8.603  ;
; SW[16]     ; HEX6[0]     ; 7.370 ; 7.639  ; 8.205  ; 8.474  ;
; SW[16]     ; HEX6[1]     ; 6.854 ; 7.062  ; 7.689  ; 7.890  ;
; SW[16]     ; HEX6[2]     ; 8.314 ; 8.629  ; 9.149  ; 9.464  ;
; SW[16]     ; HEX6[3]     ; 8.885 ; 9.323  ; 9.720  ; 10.158 ;
; SW[16]     ; HEX6[4]     ; 7.259 ; 7.517  ; 8.094  ; 8.352  ;
; SW[16]     ; HEX6[5]     ; 7.793 ; 8.117  ; 8.628  ; 8.952  ;
; SW[16]     ; HEX6[6]     ; 7.502 ; 7.258  ; 8.337  ; 8.093  ;
; SW[16]     ; HEX7[0]     ; 6.115 ; 6.296  ; 6.851  ; 7.025  ;
; SW[16]     ; HEX7[1]     ; 5.645 ; 5.770  ; 6.382  ; 6.500  ;
; SW[16]     ; HEX7[2]     ; 6.370 ; 6.656  ; 7.158  ; 7.328  ;
; SW[16]     ; HEX7[3]     ; 5.241 ; 5.313  ; 5.977  ; 6.042  ;
; SW[16]     ; HEX7[4]     ; 5.531 ; 5.568  ; 6.204  ; 6.371  ;
; SW[16]     ; HEX7[5]     ; 5.458 ; 5.553  ; 6.194  ; 6.282  ;
; SW[16]     ; HEX7[6]     ; 5.630 ; 5.522  ; 6.359  ; 6.258  ;
+------------+-------------+-------+--------+--------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PCIE_WAKE_N   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FAN_CTRL      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; SW[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[16]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[17]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[18]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[19]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[20]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[21]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[22]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[23]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[24]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[25]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[26]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[27]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[28]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[29]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[30]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[31]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FAN_CTRL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCIE_PERST_N        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCIE_REFCLK_P       ; LVDS         ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCIE_REFCLK_P(n)    ; LVDS         ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; PCIE_WAKE_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FAN_CTRL      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; PCIE_WAKE_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FAN_CTRL      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PCIE_WAKE_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; DRAM_DQ[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FAN_CTRL      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                               ; To Clock                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 437391   ; 0        ; 0        ; 0        ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 33       ; 0        ; 0        ; 0        ;
; clock_50_1                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 137      ; 0        ; 0        ; 0        ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clock_50_1                                                                               ; 211      ; 0        ; 0        ; 0        ;
; clock_50_1                                                                               ; clock_50_1                                                                               ; 151412   ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                               ; To Clock                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 437391   ; 0        ; 0        ; 0        ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 33       ; 0        ; 0        ; 0        ;
; clock_50_1                                                                               ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 137      ; 0        ; 0        ; 0        ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clock_50_1                                                                               ; 211      ; 0        ; 0        ; 0        ;
; clock_50_1                                                                               ; clock_50_1                                                                               ; 151412   ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                               ; To Clock                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 4615     ; 0        ; 0        ; 0        ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clock_50_1                                                                               ; 3        ; 0        ; 0        ; 0        ;
; clock_50_1                                                                               ; clock_50_1                                                                               ; 1314     ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                               ; To Clock                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 4615     ; 0        ; 0        ; 0        ;
; amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; clock_50_1                                                                               ; 3        ; 0        ; 0        ; 0        ;
; clock_50_1                                                                               ; clock_50_1                                                                               ; 1314     ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 39    ; 39   ;
; Unconstrained Input Port Paths  ; 316   ; 316  ;
; Unconstrained Output Ports      ; 111   ; 111  ;
; Unconstrained Output Port Paths ; 4133  ; 4133 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Apr 20 11:12:57 2015
Info: Command: quartus_sta master_example -c master_example
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (332104): Reading SDC File: 'amm_master_qsys_with_pcie/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'amm_master_qsys_with_pcie/synthesis/submodules/altera_pci_express.sdc'
Warning (332174): Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net
Warning (332049): Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID
    Info (332050): create_clock -period "100 MHz" -name {refclk_pci_express} {*refclk_export}
Warning (332174): Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c[0] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID
    Info (332050): set_false_path -to {*tx_digitalreset_reg0c[0]}
Warning (332174): Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c[0] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID
    Info (332050): set_false_path -to {*rx_digitalreset_reg0c[0]}
Warning (332174): Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock
Warning (332174): Ignored filter at altera_pci_express.sdc(18): *_hssi_pcie_hip* could not be matched with a clock
Info (332104): Reading SDC File: 'master_example.sdc'
Warning (332174): Ignored filter at master_example.sdc(4): *central_clk_div0* could not be matched with a clock
Warning (332174): Ignored filter at master_example.sdc(4): *_hssi_pcie_hip* could not be matched with a clock
Warning (332174): Ignored filter at master_example.sdc(5): refclk*clkout could not be matched with a clock
Warning (332174): Ignored filter at master_example.sdc(5): *div0*coreclkout could not be matched with a clock
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|localrefclk} -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout}
    Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout} -divide_by 2 -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} {amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0}
    Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout} {amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout}
    Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]} -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout}
    Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk} -divide_by 5 -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pma0|clockout} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pma0|clockout}
    Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|icdrclk}
    Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[0]} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[2]} {amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {amm_master_inst|altpll_qsys|sd1|pll7|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {amm_master_inst|altpll_qsys|sd1|pll7|clk[3]} {amm_master_inst|altpll_qsys|sd1|pll7|clk[3]}
    Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|amm_master_qsys_with_pcie_pcie_ip_altgx_internal:altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8:amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip
    Info (332098): From: amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.697
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.697        -4.186 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     8.510         0.000 clock_50_1 
    Info (332119):    14.116         0.000 n/a 
Info (332146): Worst-case hold slack is 0.264
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.264         0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.377         0.000 clock_50_1 
    Info (332119):     5.132         0.000 n/a 
Info (332146): Worst-case recovery slack is 3.462
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.462         0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    13.855         0.000 clock_50_1 
Info (332146): Worst-case removal slack is 1.031
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.031         0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     4.337         0.000 clock_50_1 
Info (332146): Worst-case minimum pulse width slack is 2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.000         0.000 amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000         0.000 amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout 
    Info (332119):     3.585         0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.977         0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.980         0.000 pcie_ref_clk 
    Info (332119):     9.722         0.000 clock_50_1 
Info (332114): Report Metastability: Found 12 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip
    Info (332098): From: amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.095
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.095         0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     9.425         0.000 clock_50_1 
    Info (332119):    14.606         0.000 n/a 
Info (332146): Worst-case hold slack is 0.270
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.270         0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.330         0.000 clock_50_1 
    Info (332119):     4.703         0.000 n/a 
Info (332146): Worst-case recovery slack is 3.897
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.897         0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    14.392         0.000 clock_50_1 
Info (332146): Worst-case removal slack is 0.938
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.938         0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.868         0.000 clock_50_1 
Info (332146): Worst-case minimum pulse width slack is 2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.000         0.000 amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000         0.000 amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout 
    Info (332119):     3.531         0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.971         0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.975         0.000 pcie_ref_clk 
    Info (332119):     9.708         0.000 clock_50_1 
Info (332114): Report Metastability: Found 12 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 12
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 6.587 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip
    Info (332098): From: amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: amm_master_qsys_with_pcie:amm_master_inst|amm_master_qsys_with_pcie_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.685
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.685         0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    14.188         0.000 clock_50_1 
    Info (332119):    16.977         0.000 n/a 
Info (332146): Worst-case hold slack is 0.087
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.087         0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.168         0.000 clock_50_1 
    Info (332119):     2.603         0.000 n/a 
Info (332146): Worst-case recovery slack is 5.575
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.575         0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    16.712         0.000 clock_50_1 
Info (332146): Worst-case removal slack is 0.491
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.491         0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     2.312         0.000 clock_50_1 
Info (332146): Worst-case minimum pulse width slack is 2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.000         0.000 amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000         0.000 amm_master_inst|pcie_ip|altgx_internal|amm_master_qsys_with_pcie_pcie_ip_altgx_internal_alt_c3gxb_6ni8_component|transmit_pma0|clockout 
    Info (332119):     3.682         0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.994         0.000 amm_master_inst|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.989         0.000 pcie_ref_clk 
    Info (332119):     9.454         0.000 clock_50_1 
Info (332114): Report Metastability: Found 12 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 12
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 10.866 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 658 megabytes
    Info: Processing ended: Mon Apr 20 11:13:24 2015
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:30


