// Seed: 614982450
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_5 = 32'd64
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  input wire _id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0][id_5 : 1] id_6;
  wire id_7;
  assign id_6[1+:1'b0-1] = id_4 ? 1 : id_6;
  wire id_8 = 1'b0;
  wire id_9;
  logic [1 : ~  1] id_10;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_10
  );
  wire id_11;
  wire id_12;
endmodule
