<DOC>
<DOCNO>EP-0646952</DOCNO> 
<TEXT>
<INVENTION-TITLE>
Semiconductor bipolar device and method of manufacturing the same
</INVENTION-TITLE>
<CLASSIFICATIONS>H01L2170	H01L29732	H01L2706	H01L21331	H01L2973	H01L2940	H01L2102	H01L2966	H01L2706	H01L29417	H01L218249	</CLASSIFICATIONS>
<CLASSIFICATIONS-THIRD>H01L	H01L	H01L	H01L	H01L	H01L	H01L	H01L	H01L	H01L	H01L	</CLASSIFICATIONS-THIRD>
<CLASSIFICATIONS-FOURTH>H01L21	H01L29	H01L27	H01L21	H01L29	H01L29	H01L21	H01L29	H01L27	H01L29	H01L21	</CLASSIFICATIONS-FOURTH>
<ABSTRACT>
An n⁺ buried layer (3) is formed on a surface of p⁻ 
semiconductor substrate (1). An n⁻ epitaxial growth layer 

(5) and an n⁺ diffusion layer (13) are formed on a surface 
of n⁺ buried layer (3). A p⁻ base region (7) and p⁺ 

external base region (11) adjoining to each other are 
formed on a surface of n⁻ epitaxial growth layer (5). An 

n⁺ emitter region (9) is formed at a surface of p⁻ base 
region (7). An emitter electrode (15) is formed 

adjacently to n⁺ emitter region (9). Emitter electrode 
(15) is made of polycrystalline silicon doped with 

phosphorus at a concentration from 1x10²⁰cm⁻³ to 6x10²⁰cm⁻³. 

</ABSTRACT>
<APPLICANTS>
<APPLICANT-NAME>
MITSUBISHI ELECTRIC CORP
</APPLICANT-NAME>
<APPLICANT-NAME>
MITSUBISHI DENKI KABUSHIKI KAISHA
</APPLICANT-NAME>
</APPLICANTS>
<INVENTORS>
<INVENTOR-NAME>
HONDA HIROKI
</INVENTOR-NAME>
<INVENTOR-NAME>
ISHIDA MASAHIRO
</INVENTOR-NAME>
<INVENTOR-NAME>
ISHIGAKI YOSHIYUKI
</INVENTOR-NAME>
<INVENTOR-NAME>
UGA KIMIHARU
</INVENTOR-NAME>
<INVENTOR-NAME>
HONDA, HIROKI
</INVENTOR-NAME>
<INVENTOR-NAME>
ISHIDA, MASAHIRO
</INVENTOR-NAME>
<INVENTOR-NAME>
ISHIGAKI, YOSHIYUKI
</INVENTOR-NAME>
<INVENTOR-NAME>
UGA,KIMIHARU
</INVENTOR-NAME>
</INVENTORS>
<DESCRIPTION>
The present invention relates to a semiconductor
device according to the preamble of claim 10 and a method of manufacturing the same, and in
particular to a semiconductor device including bipolar
transistors and a method of manufacturing the same.In recent years, performance of industrial equipments
such as computers has been remarkably improved. A Bi-CMOS
(Bipolar Complementary Metal Oxide Semiconductor)
structure in which a bipolar transistor and a CMOS
transistor are formed on the same semiconductor substrate
has attracted the attention from the aspect of complying
with the aforementioned remarkable performance. The Bi-CMOS
structure can achieve high-speed operation, i.e.,
feature of the bipolar transistor, as well as high
integration and low power consumption, i.e., feature of
the CMOS transistor.A conventional semiconductor device will be described
below particularly in connection with the structure of Bi-CMOS
structure including bipolar transistors.Fig. 62 is a cross section schematically showing a 
structure of the conventional semiconductor device.
Referring to Fig. 62, the Bi-CMOS structure has a bipolar
transistor region 510, an nMOS transistor region 520 and a
pMOS transistor region 540.In bipolar transistor region 510, an n+ buried layer
503 is formed on a surface of a p- semiconductor substrate
501. An n- epitaxial growth layer 505 and an n+ diffusion
layer 513 for leading out a collector are formed on the
surface of n+ buried layer 503.A p- base region 507 and a p+ external base region 511
adjoining to each other are formed on the surface of n-
epitaxial growth layer 505. An n+ emitter region 509 is
formed on p- base region 507.A first interlayer insulating film 563 is formed over
the surface of bipolar transistor 510. First interlayer
insulating film 563 is provided with a contact hole 563a
reaching n+ emitter region 509. An emitter electrode 515
is formed on the surface of first interlayer insulating
film 563 and is in contact with n+ emitter region 509
through contact hole 563a. Emitter electrode 515 is made
of polycrystalline silicon doped with arsenic (As).Emitter electrode 515 is covered with a second
interlayer insulating film 565 formed on the surface of
first interlayer insulating film 563. Second interlayer
insulating film 565 is provided with a contact hole 565a 
reaching emitter electrode 515. A conductive layer 571a
is in contact with emitter electrode 515 through contact
hole 565a.First and second interlayer insulating films 563 and
565 are provided with contact holes 565b
</DESCRIPTION>
<CLAIMS>
A method of manufacturing a semiconductor device,
comprising the steps of:


forming a collector impurity region (3, 5, 13) of a
first conductivity type at a main surface of a

semiconductor substrate (1);
forming a base impurity region (7, 11; 207, 211) of a
second conductivity type at the main surface of said

semiconductor substrate within said collector impurity
region;
forming an emitter impurity region (9; 209) of the
first conductivity type at the main surface of said

semiconductor substrate within said base impurity region;
and
forming on said emitter impurity region a polycrystalline silicon layer (15; 15b;
215; 215b), which is uniformly doped with phosphorus and

adjoins to said emitter impurity region, by a vapor
deposition method, wherein phosphorus is introduced into said polysilicon layer simultanously with the vapor deposition step for said polysilicon layer.
The method of manufacturing the semiconductor
device according to claim 1, wherein

   said step of forming said emitter impurity region (9:
209) includes the step of ion-implanting impurity of the

first conductivity type into said base impurity region (7, 
11: 207, 211).
The method of manufacturing the semiconductor
device according to claim 1 or 2, wherein

   said vapor deposition method for forming said
polycrystalline silicon layer (15: 15b: 215: 215b) is

executed in an atmosphere containing phosphorus.
The method of manufacturing the semiconductor
device according to claim 3, wherein

   said vapor deposition method for forming said
polycrystalline silicon layer (15: 15b: 215: 215b) is

executed in an atmosphere containing silane (SiH
4
) and
phosphine (PH
3
).
The method of manufacturing the semiconductor
device according to one of claims 1 to 4, further comprising the

step of forming a silicide layer (15c: 215c) on said
polycrystalline silicon layer (15b: 215b) to be in contact

with said polycrystalline silicon layer.
The method of manufacturing the semiconductor
device according to one of claims 1 to 5, further comprising the

steps of:

forming a first insulating layer (101) on the main 
surface of said semiconductor substrate (1);
forming on said first insulating layer a second
insulating layer (103) having different etch

characteristic than that of said first insulating layer;
forming on said second insulating layer a third
insulating film layer (63) having different etch

characteristic than said second insulating layer; and
etching said first, second and third insulating
layers to form in said first, second and third insulating

layers an aperture (163a
2
: 263d) reaching said emitter
impurity region (9: 209); wherein
said polycrystalline silicon layer (15: 15b: 215:
215b) is formed to be in contact with said emitter

impurity region through said aperture.
The method of manufacturing the semiconductor
device according to claim 6, wherein

   each of said first and third insulating layers (101,
63) includes a silicon oxide film, and said second

insulating layer (103) includes a silicon nitride film.
The method of manufacturing the semiconductor
device according to one of claims 1 to 7, wherein


said base impurity region (207, 211) has a first
impurity region (207) and a second impurity region (211) 

of which impurity concentration is higher than that of
said first impurity region,
said first and second impurity regions are formed at
the main surface of said semiconductor substrate (1) such

that said second impurity region surrounds a side surface
of said first impurity region, and
said emitter impurity region (209) is formed within
said first impurity region.
The method according to one of claims 1 to 8,
wherein

   said emitter impurity region (9; 209) is formed
such that it contains arsenic. 
A semiconductor device comprising:

a semiconductor substrate (1) having a main surface;
a collector impurity region (3, 5, 13) of a first
conductivity type formed at the main surface of said

semiconductor substrate;
a base impurity region (7, 11; 207, 211) of a second
conductivity type formed at the main surface of said

semiconductor substrate within said collector impurity
region;
an emitter impurity region (9; 209) of the first
conductivity type doped with arsenic and formed at the main surface of said

semiconductor substrate within said base impurity region;
and
a conductive layer (15; 15a; 215; 215a) adjoining to
said emitter impurity region,
said conductive layer having a polycrystalline 
silicon layer (15; 15b; 215; 215b), characterized in that said polycrystalline silicon layer is substantially uniformly

doped with phosphorus at a concentration of at least
1x10
20
cm
-3
.
The semiconductor device according to claim 10,
wherein said conductive layer (15; 215) is formed of a

polycrystalline silicon layer doped with phosphorus, and

   said phosphorus is contained in said polycrystalline
silicon layer at a concentration of at most 6x10
20
cm
-3
.
The semiconductor device according to claim 10,
wherein said conducive layer (15a; 215a) has a

polycrystalline silicon layer (15b; 215b) doped with
phosphorus and a silicide layer (15c; 215c) formed on said

polycrystalline silicon layer, and

   said phosphorus is contained in said polycrystalline
silicon layer at a concentration of at most 1x10
21
cm
-3
.
The semiconductor device according to one of claims
10 to 12, further comprising:


a first insulating layer (101) formed on the main
surface of said semiconductor substrate (1);
a second insulating layer (103) formed on said first
insulating layer and having different etch characteristic

than said first insulating layer; and 
a third insulating layer (63) formed on said second
insulating layer having different etch characteristic than

said second insulating layer; wherein
said first, second and third insulating layers have
an aperture (163a
2
; 262d) reaching said emitter impurity
region (9: 209), and
said conductive layer (15; 15a; 215; 215a) is in
contact with said emitter impurity region through said

aperture.
The semiconductor device according to claim 13,
wherein

   said first and third insulating layers (101, 63) each
include a silicon oxide film, and said second insulating

layer (103) includes a silicon nitride film.
</CLAIMS>
</TEXT>
</DOC>
