# //  Questa Sim-64
# //  Version 2024.2 linux_x86_64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 12:38:43 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(12): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Compiling entity tb_Pipelines
# -- Compiling architecture mixed of tb_Pipelines
# End time: 12:38:43 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 12:38:58 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Pipeline_EX_MEM
# -- Compiling architecture structural of Pipeline_EX_MEM
# -- Compiling entity Pipeline_ID_EX
# -- Compiling architecture structural of Pipeline_ID_EX
# -- Compiling entity Pipeline_IF_ID
# -- Compiling architecture structural of Pipeline_IF_ID
# -- Compiling entity Pipeline_MEM_WB
# -- Compiling architecture structural of Pipeline_MEM_WB
# End time: 12:38:58 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 12:38:59 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Pipeline_EX_MEM
# -- Compiling architecture structural of Pipeline_EX_MEM
# -- Compiling entity Pipeline_ID_EX
# -- Compiling architecture structural of Pipeline_ID_EX
# -- Compiling entity Pipeline_IF_ID
# -- Compiling architecture structural of Pipeline_IF_ID
# -- Compiling entity Pipeline_MEM_WB
# -- Compiling architecture structural of Pipeline_MEM_WB
# ** Error: (vcom-11) Could not find work.mips_types.
# ** Error (suppressible): /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd(21): (vcom-1195) Cannot find expanded name "work.MIPS_types".
# ** Error: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd(21): Unknown expanded name.
# ** Note: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd(23): VHDL Compiler exiting
# End time: 12:38:59 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 12:39:17 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Pipeline_EX_MEM
# -- Compiling architecture structural of Pipeline_EX_MEM
# -- Compiling entity Pipeline_ID_EX
# -- Compiling architecture structural of Pipeline_ID_EX
# -- Compiling entity Pipeline_IF_ID
# -- Compiling architecture structural of Pipeline_IF_ID
# -- Compiling entity Pipeline_MEM_WB
# -- Compiling architecture structural of Pipeline_MEM_WB
# ** Error: (vcom-11) Could not find work.mips_types.
# ** Error (suppressible): /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd(21): (vcom-1195) Cannot find expanded name "work.MIPS_types".
# ** Error: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd(21): Unknown expanded name.
# ** Note: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd(23): VHDL Compiler exiting
# End time: 12:39:17 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/src/MIPS_types.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 12:39:29 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/src/MIPS_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package MIPS_types
# -- Compiling package body MIPS_types
# -- Loading package MIPS_types
# End time: 12:39:29 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 12:39:34 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# -- Compiling entity Pipeline_EX_MEM
# -- Compiling architecture structural of Pipeline_EX_MEM
# -- Compiling entity Pipeline_ID_EX
# -- Compiling architecture structural of Pipeline_ID_EX
# -- Compiling entity Pipeline_IF_ID
# -- Compiling architecture structural of Pipeline_IF_ID
# -- Compiling entity Pipeline_MEM_WB
# -- Compiling architecture structural of Pipeline_MEM_WB
# End time: 12:39:34 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_pipelines -voptargs=+acc
# vsim work.tb_pipelines -voptargs="+acc" 
# Start time: 12:39:48 on Apr 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd(42): (vopt-3473) Component instance "reg1 : reg_N" is not bound.
#         Region: /tb_Pipelines/IF_ID_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd(49): (vopt-3473) Component instance "reg2 : reg_N" is not bound.
#         Region: /tb_Pipelines/IF_ID_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(89): (vopt-3473) Component instance "memToReg : reg_N" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(97): (vopt-3473) Component instance "regWr : dffg" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(104): (vopt-3473) Component instance "regDst : reg_N" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(112): (vopt-3473) Component instance "lui : reg_N" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(120): (vopt-3473) Component instance "halt : dffg" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(127): (vopt-3473) Component instance "signedLoad : dffg" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(134): (vopt-3473) Component instance "DmemWr : dffg" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(141): (vopt-3473) Component instance "ALUControl : reg_N" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(149): (vopt-3473) Component instance "checkOvFl : dffg" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(156): (vopt-3473) Component instance "regShift : dffg" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(163): (vopt-3473) Component instance "shamt : reg_N" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(171): (vopt-3473) Component instance "RsAddr : reg_N" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(179): (vopt-3473) Component instance "RtAddr : reg_N" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(187): (vopt-3473) Component instance "RdAddr : reg_N" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(195): (vopt-3473) Component instance "extImm : reg_N" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(203): (vopt-3473) Component instance "RtVal : reg_N" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(211): (vopt-3473) Component instance "RsVal : reg_N" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(219): (vopt-3473) Component instance "luiValue : reg_N" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(227): (vopt-3473) Component instance "PCAdd4 : reg_N" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(235): (vopt-3473) Component instance "ALUInB : reg_N" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd(76): (vopt-3473) Component instance "memToReg : reg_N" is not bound.
#         Region: /tb_Pipelines/EX_MEM_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd(84): (vopt-3473) Component instance "regWr : dffg" is not bound.
#         Region: /tb_Pipelines/EX_MEM_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd(91): (vopt-3473) Component instance "regDst : reg_N" is not bound.
#         Region: /tb_Pipelines/EX_MEM_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd(99): (vopt-3473) Component instance "lui : reg_N" is not bound.
#         Region: /tb_Pipelines/EX_MEM_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd(107): (vopt-3473) Component instance "halt : dffg" is not bound.
#         Region: /tb_Pipelines/EX_MEM_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd(114): (vopt-3473) Component instance "signedLoad : dffg" is not bound.
#         Region: /tb_Pipelines/EX_MEM_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd(121): (vopt-3473) Component instance "DmemWr : dffg" is not bound.
#         Region: /tb_Pipelines/EX_MEM_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd(128): (vopt-3473) Component instance "Rt_Rd_Addr : reg_N" is not bound.
#         Region: /tb_Pipelines/EX_MEM_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd(136): (vopt-3473) Component instance "ALUout : reg_N" is not bound.
#         Region: /tb_Pipelines/EX_MEM_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd(144): (vopt-3473) Component instance "ForwardB : reg_N" is not bound.
#         Region: /tb_Pipelines/EX_MEM_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd(152): (vopt-3473) Component instance "luiValue : reg_N" is not bound.
#         Region: /tb_Pipelines/EX_MEM_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd(160): (vopt-3473) Component instance "PCAdd4 : reg_N" is not bound.
#         Region: /tb_Pipelines/EX_MEM_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd(168): (vopt-3473) Component instance "RtVal : reg_N" is not bound.
#         Region: /tb_Pipelines/EX_MEM_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd(72): (vopt-3473) Component instance "memToReg : reg_N" is not bound.
#         Region: /tb_Pipelines/MEM_WB_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd(80): (vopt-3473) Component instance "regWr : dffg" is not bound.
#         Region: /tb_Pipelines/MEM_WB_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd(87): (vopt-3473) Component instance "regDst : reg_N" is not bound.
#         Region: /tb_Pipelines/MEM_WB_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd(95): (vopt-3473) Component instance "lui : reg_N" is not bound.
#         Region: /tb_Pipelines/MEM_WB_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd(103): (vopt-3473) Component instance "halt : dffg" is not bound.
#         Region: /tb_Pipelines/MEM_WB_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd(110): (vopt-3473) Component instance "signedLoad : dffg" is not bound.
#         Region: /tb_Pipelines/MEM_WB_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd(117): (vopt-3473) Component instance "Rt_Rd_Addr : reg_N" is not bound.
#         Region: /tb_Pipelines/MEM_WB_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd(125): (vopt-3473) Component instance "ALUout : reg_N" is not bound.
#         Region: /tb_Pipelines/MEM_WB_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd(133): (vopt-3473) Component instance "MemOut : reg_N" is not bound.
#         Region: /tb_Pipelines/MEM_WB_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd(141): (vopt-3473) Component instance "luiValue : reg_N" is not bound.
#         Region: /tb_Pipelines/MEM_WB_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd(149): (vopt-3473) Component instance "PCAdd4 : reg_N" is not bound.
#         Region: /tb_Pipelines/MEM_WB_reg
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=47.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_pipelines(mixed)#1
# Loading work.pipeline_if_id(structural)#1
# ** Warning: (vsim-3473) Component instance "reg1 : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/IF_ID_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd
# ** Warning: (vsim-3473) Component instance "reg2 : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/IF_ID_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd
# Loading work.pipeline_id_ex(structural)#1
# ** Warning: (vsim-3473) Component instance "memToReg : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "regWr : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "regDst : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "lui : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "halt : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "signedLoad : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "DmemWr : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "ALUControl : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "checkOvFl : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "regShift : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "shamt : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "RsAddr : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "RtAddr : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "RdAddr : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "extImm : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "RtVal : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "RsVal : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "luiValue : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "PCAdd4 : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "ALUInB : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# Loading work.pipeline_ex_mem(structural)#1
# ** Warning: (vsim-3473) Component instance "memToReg : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "regWr : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "regDst : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "lui : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "halt : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "signedLoad : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "DmemWr : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "Rt_Rd_Addr : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "ALUout : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "ForwardB : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "luiValue : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "PCAdd4 : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "RtVal : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# Loading work.pipeline_mem_wb(structural)#1
# ** Warning: (vsim-3473) Component instance "memToReg : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "regWr : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "regDst : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "lui : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "halt : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "signedLoad : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "Rt_Rd_Addr : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "ALUout : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "MemOut : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "luiValue : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "PCAdd4 : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/IF_ID_reg/o_PCAdd4, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_PCAdd4_ID.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/IF_ID_reg/o_Inst(31 downto 26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Inst_ID(31 downto 26).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/IF_ID_reg/o_Inst(25 downto 21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Inst_ID(25 downto 21).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/IF_ID_reg/o_Inst(20 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Inst_ID(20 downto 16).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/IF_ID_reg/o_Inst(15 downto 11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Inst_ID(15 downto 11).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/IF_ID_reg/o_Inst(10 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Inst_ID(10 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/IF_ID_reg/o_Inst(5 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Inst_ID(5 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_MemToReg, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_MemToReg_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_RegWrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RegWrite_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_RegDst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RegDst_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_luiSelect, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_luiSelect_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_halt, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_halt_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_signedLoad, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_signedLoad_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_DMemWr, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_DMemWr_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_ALUControl, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_ALUControl_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_checkOvFl, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_checkOvFl_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_regShift, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_regShift_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_shamt, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_shamt_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_RsAddr, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RsAddr_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_RtAddr, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RtAddr_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_RdAddr, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RdAddr_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_extImm, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_extImm_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_RtVal, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RtVal_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_RsVal, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RsVal_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_luiValue, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_luiValue_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_PCAdd4, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_PCAdd4_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_ALUInB, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_ALUInB_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_MemToReg, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_MemToReg_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_RegWrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RegWrite_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_RegDst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RegDst_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_luiSelect, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_luiSelect_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_halt, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_halt_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_signedLoad, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_signedLoad_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_DMemWr, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_DMemWr.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_Rt_Rd_Addr, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Rt_Rd_Addr_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_ALUout, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_ALUout_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_ForwardB, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_ForwardB_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_luiValue, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_luiValue_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_PCAdd4, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_PCAdd4_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_RtVal, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RtVal_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_MemToReg, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_MemToReg_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_RegWrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RegWrite_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_RegDst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RegDst_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_luiSelect, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_luiSelect_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_halt, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Halt.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_signedLoad, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_signedLoad_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_Rt_Rd_Addr, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Rt_Rd_Addr_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_ALUout, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_ALUout_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_MemOut, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_MemOut_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_luiValue, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_luiValue_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_PCAdd4, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_PCAdd4_WB.
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=47.
# ** Warning: (vsim-3473) Component instance "reg1 : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/IF_ID_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd
# ** Warning: (vsim-3473) Component instance "reg2 : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/IF_ID_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd
# ** Warning: (vsim-3473) Component instance "memToReg : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "regWr : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "regDst : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "lui : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "halt : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "signedLoad : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "DmemWr : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "ALUControl : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "checkOvFl : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "regShift : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "shamt : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "RsAddr : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "RtAddr : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "RdAddr : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "extImm : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "RtVal : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "RsVal : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "luiValue : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "PCAdd4 : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "ALUInB : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "memToReg : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "regWr : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "regDst : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "lui : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "halt : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "signedLoad : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "DmemWr : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "Rt_Rd_Addr : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "ALUout : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "ForwardB : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "luiValue : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "PCAdd4 : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "RtVal : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "memToReg : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "regWr : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "regDst : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "lui : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "halt : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "signedLoad : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "Rt_Rd_Addr : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "ALUout : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "MemOut : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "luiValue : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "PCAdd4 : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/IF_ID_reg/o_PCAdd4, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_PCAdd4_ID.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/IF_ID_reg/o_Inst(31 downto 26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Inst_ID(31 downto 26).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/IF_ID_reg/o_Inst(25 downto 21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Inst_ID(25 downto 21).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/IF_ID_reg/o_Inst(20 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Inst_ID(20 downto 16).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/IF_ID_reg/o_Inst(15 downto 11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Inst_ID(15 downto 11).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/IF_ID_reg/o_Inst(10 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Inst_ID(10 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/IF_ID_reg/o_Inst(5 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Inst_ID(5 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_MemToReg, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_MemToReg_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_RegWrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RegWrite_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_RegDst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RegDst_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_luiSelect, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_luiSelect_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_halt, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_halt_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_signedLoad, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_signedLoad_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_DMemWr, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_DMemWr_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_ALUControl, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_ALUControl_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_checkOvFl, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_checkOvFl_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_regShift, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_regShift_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_shamt, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_shamt_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_RsAddr, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RsAddr_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_RtAddr, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RtAddr_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_RdAddr, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RdAddr_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_extImm, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_extImm_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_RtVal, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RtVal_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_RsVal, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RsVal_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_luiValue, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_luiValue_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_PCAdd4, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_PCAdd4_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_ALUInB, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_ALUInB_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_MemToReg, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_MemToReg_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_RegWrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RegWrite_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_RegDst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RegDst_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_luiSelect, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_luiSelect_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_halt, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_halt_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_signedLoad, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_signedLoad_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_DMemWr, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_DMemWr.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_Rt_Rd_Addr, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Rt_Rd_Addr_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_ALUout, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_ALUout_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_ForwardB, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_ForwardB_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_luiValue, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_luiValue_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_PCAdd4, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_PCAdd4_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_RtVal, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RtVal_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_MemToReg, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_MemToReg_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_RegWrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RegWrite_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_RegDst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RegDst_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_luiSelect, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_luiSelect_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_halt, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Halt.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_signedLoad, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_signedLoad_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_Rt_Rd_Addr, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Rt_Rd_Addr_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_ALUout, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_ALUout_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_MemOut, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_MemOut_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_luiValue, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_luiValue_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_PCAdd4, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_PCAdd4_WB.
run
run
add wave -position end  sim:/tb_pipelines/s_DMemWr
add wave -position end  sim:/tb_pipelines/s_DMemAddr
add wave -position end  sim:/tb_pipelines/s_DMemData
add wave -position end  sim:/tb_pipelines/s_DMemOut
add wave -position end  sim:/tb_pipelines/s_RegWr
add wave -position end  sim:/tb_pipelines/s_RegWrAddr
add wave -position end  sim:/tb_pipelines/s_RegWrData
add wave -position end  sim:/tb_pipelines/s_IMemAddr
add wave -position end  sim:/tb_pipelines/s_NextInstAddr
add wave -position end  sim:/tb_pipelines/s_Inst
add wave -position end  sim:/tb_pipelines/s_Halt
add wave -position end  sim:/tb_pipelines/s_Ovfl
add wave -position end  sim:/tb_pipelines/s_flush_IF
add wave -position end  sim:/tb_pipelines/s_PCAdd4_IF
add wave -position end  sim:/tb_pipelines/s_PCAdd4_ID
add wave -position end  sim:/tb_pipelines/s_Inst_ID
add wave -position end  sim:/tb_pipelines/s_clock
add wave -position end  sim:/tb_pipelines/s_reset
add wave -position end  sim:/tb_pipelines/s_flush_ID
add wave -position end  sim:/tb_pipelines/s_MemToReg_ID
add wave -position end  sim:/tb_pipelines/s_RegWrite_ID
add wave -position end  sim:/tb_pipelines/s_RegDst_ID
add wave -position end  sim:/tb_pipelines/s_luiSelect_ID
add wave -position end  sim:/tb_pipelines/s_halt_ID
add wave -position end  sim:/tb_pipelines/s_signedLoad_ID
add wave -position end  sim:/tb_pipelines/s_DMemWr_ID
add wave -position end  sim:/tb_pipelines/s_ALUControl_ID
add wave -position end  sim:/tb_pipelines/s_ALUSrc_ID
add wave -position end  sim:/tb_pipelines/s_checkOvFl_ID
add wave -position end  sim:/tb_pipelines/s_regShift_ID
add wave -position end  sim:/tb_pipelines/s_extImm_ID
add wave -position end  sim:/tb_pipelines/s_RtVal_ID
add wave -position end  sim:/tb_pipelines/s_RsVal_ID
add wave -position end  sim:/tb_pipelines/s_luiValue_ID
add wave -position end  sim:/tb_pipelines/s_ALUInB_ID
add wave -position end  sim:/tb_pipelines/s_MemToReg_EX
add wave -position end  sim:/tb_pipelines/s_RegWrite_EX
add wave -position end  sim:/tb_pipelines/s_RegDst_EX
add wave -position end  sim:/tb_pipelines/s_luiSelect_EX
add wave -position end  sim:/tb_pipelines/s_halt_EX
add wave -position end  sim:/tb_pipelines/s_signedLoad_EX
add wave -position end  sim:/tb_pipelines/s_DMemWr_EX
add wave -position end  sim:/tb_pipelines/s_ALUControl_EX
add wave -position end  sim:/tb_pipelines/s_checkOvFl_EX
add wave -position end  sim:/tb_pipelines/s_regShift_EX
add wave -position end  sim:/tb_pipelines/s_shamt_EX
add wave -position end  sim:/tb_pipelines/s_RsAddr_EX
add wave -position end  sim:/tb_pipelines/s_RtAddr_EX
add wave -position end  sim:/tb_pipelines/s_RdAddr_EX
add wave -position end  sim:/tb_pipelines/s_extImm_EX
add wave -position end  sim:/tb_pipelines/s_RtVal_EX
add wave -position end  sim:/tb_pipelines/s_RsVal_EX
add wave -position end  sim:/tb_pipelines/s_luiValue_EX
add wave -position end  sim:/tb_pipelines/s_PCAdd4_EX
add wave -position end  sim:/tb_pipelines/s_ALUInB_EX
add wave -position end  sim:/tb_pipelines/s_flush_EX
add wave -position end  sim:/tb_pipelines/s_Rt_Rd_Addr_EX
add wave -position end  sim:/tb_pipelines/s_ALUout_EX
add wave -position end  sim:/tb_pipelines/s_ForwardB_EX
add wave -position end  sim:/tb_pipelines/s_MemToReg_MEM
add wave -position end  sim:/tb_pipelines/s_RegWrite_MEM
add wave -position end  sim:/tb_pipelines/s_RegDst_MEM
add wave -position end  sim:/tb_pipelines/s_luiSelect_MEM
add wave -position end  sim:/tb_pipelines/s_halt_MEM
add wave -position end  sim:/tb_pipelines/s_signedLoad_MEM
add wave -position end  sim:/tb_pipelines/s_Rt_Rd_Addr_MEM
add wave -position end  sim:/tb_pipelines/s_ALUout_MEM
add wave -position end  sim:/tb_pipelines/s_ForwardB_MEM
add wave -position end  sim:/tb_pipelines/s_luiValue_MEM
add wave -position end  sim:/tb_pipelines/s_PCAdd4_MEM
add wave -position end  sim:/tb_pipelines/s_RtVal_MEM
add wave -position end  sim:/tb_pipelines/s_flush_MEM
add wave -position end  sim:/tb_pipelines/s_MemOut_MEM
add wave -position end  sim:/tb_pipelines/s_MemToReg_WB
add wave -position end  sim:/tb_pipelines/s_RegWrite_WB
add wave -position end  sim:/tb_pipelines/s_RegDst_WB
add wave -position end  sim:/tb_pipelines/s_luiSelect_WB
add wave -position end  sim:/tb_pipelines/s_signedLoad_WB
add wave -position end  sim:/tb_pipelines/s_Rt_Rd_Addr_WB
add wave -position end  sim:/tb_pipelines/s_ALUout_WB
add wave -position end  sim:/tb_pipelines/s_MemOut_WB
add wave -position end  sim:/tb_pipelines/s_luiValue_WB
add wave -position end  sim:/tb_pipelines/s_PCAdd4_WB
add wave -position end  sim:/tb_pipelines/N
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=47.
# ** Warning: (vsim-3473) Component instance "reg1 : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/IF_ID_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd
# ** Warning: (vsim-3473) Component instance "reg2 : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/IF_ID_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd
# ** Warning: (vsim-3473) Component instance "memToReg : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "regWr : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "regDst : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "lui : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "halt : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "signedLoad : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "DmemWr : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "ALUControl : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "checkOvFl : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "regShift : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "shamt : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "RsAddr : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "RtAddr : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "RdAddr : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "extImm : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "RtVal : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "RsVal : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "luiValue : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "PCAdd4 : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "ALUInB : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "memToReg : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "regWr : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "regDst : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "lui : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "halt : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "signedLoad : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "DmemWr : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "Rt_Rd_Addr : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "ALUout : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "ForwardB : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "luiValue : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "PCAdd4 : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "RtVal : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "memToReg : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "regWr : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "regDst : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "lui : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "halt : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "signedLoad : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "Rt_Rd_Addr : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "ALUout : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "MemOut : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "luiValue : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "PCAdd4 : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/IF_ID_reg/o_PCAdd4, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_PCAdd4_ID.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/IF_ID_reg/o_Inst(31 downto 26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Inst_ID(31 downto 26).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/IF_ID_reg/o_Inst(25 downto 21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Inst_ID(25 downto 21).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/IF_ID_reg/o_Inst(20 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Inst_ID(20 downto 16).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/IF_ID_reg/o_Inst(15 downto 11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Inst_ID(15 downto 11).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/IF_ID_reg/o_Inst(10 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Inst_ID(10 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/IF_ID_reg/o_Inst(5 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Inst_ID(5 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_MemToReg, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_MemToReg_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_RegWrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RegWrite_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_RegDst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RegDst_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_luiSelect, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_luiSelect_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_halt, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_halt_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_signedLoad, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_signedLoad_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_DMemWr, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_DMemWr_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_ALUControl, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_ALUControl_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_checkOvFl, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_checkOvFl_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_regShift, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_regShift_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_shamt, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_shamt_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_RsAddr, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RsAddr_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_RtAddr, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RtAddr_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_RdAddr, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RdAddr_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_extImm, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_extImm_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_RtVal, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RtVal_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_RsVal, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RsVal_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_luiValue, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_luiValue_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_PCAdd4, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_PCAdd4_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_ALUInB, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_ALUInB_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_MemToReg, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_MemToReg_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_RegWrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RegWrite_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_RegDst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RegDst_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_luiSelect, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_luiSelect_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_halt, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_halt_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_signedLoad, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_signedLoad_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_DMemWr, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_DMemWr.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_Rt_Rd_Addr, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Rt_Rd_Addr_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_ALUout, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_ALUout_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_ForwardB, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_ForwardB_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_luiValue, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_luiValue_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_PCAdd4, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_PCAdd4_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_RtVal, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RtVal_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_MemToReg, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_MemToReg_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_RegWrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RegWrite_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_RegDst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RegDst_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_luiSelect, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_luiSelect_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_halt, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Halt.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_signedLoad, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_signedLoad_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_Rt_Rd_Addr, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Rt_Rd_Addr_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_ALUout, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_ALUout_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_MemOut, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_MemOut_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_luiValue, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_luiValue_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_PCAdd4, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_PCAdd4_WB.
run
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 12:41:50 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(12): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Compiling entity tb_Pipelines
# -- Compiling architecture mixed of tb_Pipelines
# End time: 12:41:50 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd(42): (vopt-3473) Component instance "reg1 : reg_N" is not bound.
#         Region: /tb_Pipelines/IF_ID_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd(49): (vopt-3473) Component instance "reg2 : reg_N" is not bound.
#         Region: /tb_Pipelines/IF_ID_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(89): (vopt-3473) Component instance "memToReg : reg_N" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(97): (vopt-3473) Component instance "regWr : dffg" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(104): (vopt-3473) Component instance "regDst : reg_N" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(112): (vopt-3473) Component instance "lui : reg_N" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(120): (vopt-3473) Component instance "halt : dffg" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(127): (vopt-3473) Component instance "signedLoad : dffg" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(134): (vopt-3473) Component instance "DmemWr : dffg" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(141): (vopt-3473) Component instance "ALUControl : reg_N" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(149): (vopt-3473) Component instance "checkOvFl : dffg" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(156): (vopt-3473) Component instance "regShift : dffg" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(163): (vopt-3473) Component instance "shamt : reg_N" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(171): (vopt-3473) Component instance "RsAddr : reg_N" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(179): (vopt-3473) Component instance "RtAddr : reg_N" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(187): (vopt-3473) Component instance "RdAddr : reg_N" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(195): (vopt-3473) Component instance "extImm : reg_N" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(203): (vopt-3473) Component instance "RtVal : reg_N" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(211): (vopt-3473) Component instance "RsVal : reg_N" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(219): (vopt-3473) Component instance "luiValue : reg_N" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(227): (vopt-3473) Component instance "PCAdd4 : reg_N" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(235): (vopt-3473) Component instance "ALUInB : reg_N" is not bound.
#         Region: /tb_Pipelines/ID_EX_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd(76): (vopt-3473) Component instance "memToReg : reg_N" is not bound.
#         Region: /tb_Pipelines/EX_MEM_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd(84): (vopt-3473) Component instance "regWr : dffg" is not bound.
#         Region: /tb_Pipelines/EX_MEM_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd(91): (vopt-3473) Component instance "regDst : reg_N" is not bound.
#         Region: /tb_Pipelines/EX_MEM_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd(99): (vopt-3473) Component instance "lui : reg_N" is not bound.
#         Region: /tb_Pipelines/EX_MEM_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd(107): (vopt-3473) Component instance "halt : dffg" is not bound.
#         Region: /tb_Pipelines/EX_MEM_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd(114): (vopt-3473) Component instance "signedLoad : dffg" is not bound.
#         Region: /tb_Pipelines/EX_MEM_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd(121): (vopt-3473) Component instance "DmemWr : dffg" is not bound.
#         Region: /tb_Pipelines/EX_MEM_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd(128): (vopt-3473) Component instance "Rt_Rd_Addr : reg_N" is not bound.
#         Region: /tb_Pipelines/EX_MEM_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd(136): (vopt-3473) Component instance "ALUout : reg_N" is not bound.
#         Region: /tb_Pipelines/EX_MEM_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd(144): (vopt-3473) Component instance "ForwardB : reg_N" is not bound.
#         Region: /tb_Pipelines/EX_MEM_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd(152): (vopt-3473) Component instance "luiValue : reg_N" is not bound.
#         Region: /tb_Pipelines/EX_MEM_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd(160): (vopt-3473) Component instance "PCAdd4 : reg_N" is not bound.
#         Region: /tb_Pipelines/EX_MEM_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd(168): (vopt-3473) Component instance "RtVal : reg_N" is not bound.
#         Region: /tb_Pipelines/EX_MEM_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd(72): (vopt-3473) Component instance "memToReg : reg_N" is not bound.
#         Region: /tb_Pipelines/MEM_WB_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd(80): (vopt-3473) Component instance "regWr : dffg" is not bound.
#         Region: /tb_Pipelines/MEM_WB_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd(87): (vopt-3473) Component instance "regDst : reg_N" is not bound.
#         Region: /tb_Pipelines/MEM_WB_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd(95): (vopt-3473) Component instance "lui : reg_N" is not bound.
#         Region: /tb_Pipelines/MEM_WB_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd(103): (vopt-3473) Component instance "halt : dffg" is not bound.
#         Region: /tb_Pipelines/MEM_WB_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd(110): (vopt-3473) Component instance "signedLoad : dffg" is not bound.
#         Region: /tb_Pipelines/MEM_WB_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd(117): (vopt-3473) Component instance "Rt_Rd_Addr : reg_N" is not bound.
#         Region: /tb_Pipelines/MEM_WB_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd(125): (vopt-3473) Component instance "ALUout : reg_N" is not bound.
#         Region: /tb_Pipelines/MEM_WB_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd(133): (vopt-3473) Component instance "MemOut : reg_N" is not bound.
#         Region: /tb_Pipelines/MEM_WB_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd(141): (vopt-3473) Component instance "luiValue : reg_N" is not bound.
#         Region: /tb_Pipelines/MEM_WB_reg
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd(149): (vopt-3473) Component instance "PCAdd4 : reg_N" is not bound.
#         Region: /tb_Pipelines/MEM_WB_reg
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=47.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_pipelines(mixed)#1
# Loading work.pipeline_if_id(structural)#1
# ** Warning: (vsim-3473) Component instance "reg1 : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/IF_ID_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd
# ** Warning: (vsim-3473) Component instance "reg2 : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/IF_ID_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd
# Loading work.pipeline_id_ex(structural)#1
# ** Warning: (vsim-3473) Component instance "memToReg : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "regWr : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "regDst : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "lui : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "halt : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "signedLoad : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "DmemWr : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "ALUControl : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "checkOvFl : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "regShift : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "shamt : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "RsAddr : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "RtAddr : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "RdAddr : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "extImm : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "RtVal : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "RsVal : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "luiValue : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "PCAdd4 : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# ** Warning: (vsim-3473) Component instance "ALUInB : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/ID_EX_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd
# Loading work.pipeline_ex_mem(structural)#1
# ** Warning: (vsim-3473) Component instance "memToReg : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "regWr : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "regDst : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "lui : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "halt : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "signedLoad : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "DmemWr : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "Rt_Rd_Addr : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "ALUout : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "ForwardB : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "luiValue : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "PCAdd4 : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# ** Warning: (vsim-3473) Component instance "RtVal : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/EX_MEM_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd
# Loading work.pipeline_mem_wb(structural)#1
# ** Warning: (vsim-3473) Component instance "memToReg : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "regWr : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "regDst : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "lui : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "halt : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "signedLoad : dffg" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "Rt_Rd_Addr : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "ALUout : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "MemOut : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "luiValue : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-3473) Component instance "PCAdd4 : reg_N" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_pipelines/MEM_WB_reg File: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/IF_ID_reg/o_PCAdd4, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_PCAdd4_ID.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/IF_ID_reg/o_Inst(31 downto 26), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Inst_ID(31 downto 26).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/IF_ID_reg/o_Inst(25 downto 21), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Inst_ID(25 downto 21).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/IF_ID_reg/o_Inst(20 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Inst_ID(20 downto 16).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/IF_ID_reg/o_Inst(15 downto 11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Inst_ID(15 downto 11).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/IF_ID_reg/o_Inst(10 downto 6), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Inst_ID(10 downto 6).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/IF_ID_reg/o_Inst(5 downto 0), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Inst_ID(5 downto 0).
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_MemToReg, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_MemToReg_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_RegWrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RegWrite_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_RegDst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RegDst_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_luiSelect, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_luiSelect_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_halt, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_halt_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_signedLoad, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_signedLoad_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_DMemWr, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_DMemWr_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_ALUControl, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_ALUControl_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_checkOvFl, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_checkOvFl_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_regShift, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_regShift_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_shamt, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_shamt_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_RsAddr, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RsAddr_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_RtAddr, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RtAddr_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_RdAddr, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RdAddr_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_extImm, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_extImm_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_RtVal, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RtVal_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_RsVal, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RsVal_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_luiValue, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_luiValue_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_PCAdd4, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_PCAdd4_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/ID_EX_reg/o_ALUInB, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_ALUInB_EX.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_MemToReg, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_MemToReg_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_RegWrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RegWrite_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_RegDst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RegDst_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_luiSelect, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_luiSelect_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_halt, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_halt_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_signedLoad, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_signedLoad_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_DMemWr, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_DMemWr.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_Rt_Rd_Addr, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Rt_Rd_Addr_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_ALUout, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_ALUout_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_ForwardB, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_ForwardB_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_luiValue, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_luiValue_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_PCAdd4, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_PCAdd4_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/EX_MEM_reg/o_RtVal, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RtVal_MEM.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_MemToReg, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_MemToReg_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_RegWrite, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RegWrite_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_RegDst, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_RegDst_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_luiSelect, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_luiSelect_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_halt, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Halt.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_signedLoad, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_signedLoad_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_Rt_Rd_Addr, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_Rt_Rd_Addr_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_ALUout, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_ALUout_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_MemOut, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_MemOut_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_luiValue, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_luiValue_WB.
# ** Warning: (vsim-8684) No drivers exist on out port /tb_pipelines/MEM_WB_reg/o_PCAdd4, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_pipelines/s_PCAdd4_WB.
run
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_Pipeline_ID_IF.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_decoder_5t32.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_ControlUnit.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_barrelShifter_32.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_ALUController.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_ALU_full.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_add_sub.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_reg_N_Flush.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_regFile.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_ShiftLeft2_N.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:22:21 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_Pipeline_ID_IF.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_decoder_5t32.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_ControlUnit.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_barrelShifter_32.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_ALUController.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_ALU_full.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_add_sub.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_reg_N_Flush.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_regFile.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_ShiftLeft2_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Pipelines
# -- Compiling architecture test of tb_Pipelines
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(257): (vcom-1136) Unknown identifier "s_Inst_ID".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(258): (vcom-1136) Unknown identifier "s_Inst_ID".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(259): (vcom-1136) Unknown identifier "s_Inst_ID".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(260): (vcom-1136) Unknown identifier "s_Inst_ID".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(265): (vcom-1136) Unknown identifier "s_PCAdd4_ID".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(257): (vcom-1436) Actual expression (slice name) of formal "i_shamt" is not globally static.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(258): (vcom-1436) Actual expression (slice name) of formal "i_RsAddr" is not globally static.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(259): (vcom-1436) Actual expression (slice name) of formal "i_RtAddr" is not globally static.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(260): (vcom-1436) Actual expression (slice name) of formal "i_RdAddr" is not globally static.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(313): (vcom-1136) Unknown identifier "s_DMemWr".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(334): (vcom-1136) Unknown identifier "s_DMemOut".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(341): (vcom-1136) Unknown identifier "s_Halt".
# ** Note: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(399): VHDL Compiler exiting
# End time: 13:22:21 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/src/MIPS_types.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:22:29 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/src/MIPS_types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package MIPS_types
# -- Compiling package body MIPS_types
# -- Loading package MIPS_types
# End time: 13:22:29 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALUController.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ControlUnit.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/extender8t32.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/extender_16to32.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/PC_reg.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/mem.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ShiftLeft2_N.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:22:36 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALUController.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ControlUnit.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/extender8t32.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/extender_16to32.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/PC_reg.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/mem.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ShiftLeft2_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALUController
# -- Compiling architecture dataflow of ALUController
# -- Compiling entity ControlUnit
# -- Compiling architecture dataflow of ControlUnit
# -- Compiling entity extender8t32
# -- Compiling architecture dataflow of extender8t32
# -- Compiling entity extender_16to32
# -- Compiling architecture dataflow of extender_16to32
# -- Compiling entity Pipeline_MEM_WB
# -- Compiling architecture structural of Pipeline_MEM_WB
# -- Compiling entity Pipeline_IF_ID
# -- Compiling architecture structural of Pipeline_IF_ID
# -- Compiling entity Pipeline_ID_EX
# -- Compiling architecture structural of Pipeline_ID_EX
# -- Compiling entity Pipeline_EX_MEM
# -- Compiling architecture structural of Pipeline_EX_MEM
# -- Compiling entity PC_reg
# -- Compiling architecture structural of PC_reg
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity ShiftLeft2_N
# -- Compiling architecture dataflow of ShiftLeft2_N
# End time: 13:22:36 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/add_sub.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/add_sub.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/ALU_full.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/barrelShifter_32.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/full_adder.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/onescomp.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/ripple_carry_adder.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:22:44 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/add_sub.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/add_sub.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/ALU_full.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/barrelShifter_32.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/full_adder.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/onescomp.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/ripple_carry_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity add_sub
# -- Compiling architecture structural of add_sub
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/add_sub.vhd(4): (vcom-1615) Existing entity 'add_sub' at line 4 will be overwritten.
# -- Compiling entity add_sub
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/add_sub.vhd(14): (vcom-1615) Existing architecture 'add_sub(structural)' at line 14 will be overwritten.
# -- Compiling architecture structural of add_sub
# -- Compiling entity ALU_full
# -- Compiling architecture mixed of ALU_full
# -- Compiling entity barrelShifter_32
# -- Compiling architecture dataflow of barrelShifter_32
# -- Compiling entity full_adder
# -- Compiling architecture dataflow of full_adder
# -- Compiling entity onescomp
# -- Compiling architecture structural of onescomp
# -- Compiling entity ripple_carry_adder
# -- Compiling architecture structural of ripple_carry_adder
# End time: 13:22:44 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux2t1_dataflow.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux2t1_N.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux4t1_N.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux8t1_N.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:22:49 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux2t1_dataflow.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux2t1_N.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux4t1_N.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux8t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2t1_dataflow
# -- Compiling architecture dataflow of mux2t1_dataflow
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux4t1_N
# -- Compiling architecture dataflow of mux4t1_N
# -- Compiling entity mux8t1_N
# -- Compiling architecture dataflow of mux8t1_N
# End time: 13:22:49 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/decoder_5t32.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/dffg.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/mux_32t1_n.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg29_N.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg_N.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg_N_flush.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/regFile.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:22:55 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/decoder_5t32.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/dffg.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/mux_32t1_n.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg29_N.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg_N.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg_N_flush.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/regFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_5t32
# -- Compiling architecture dataflow of decoder_5t32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity mux_32t1_n
# -- Compiling architecture dataflow of mux_32t1_n
# -- Compiling entity reg29_N
# -- Compiling architecture structural of reg29_N
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity reg_N_flush
# -- Compiling architecture mixed of reg_N_flush
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# End time: 13:22:55 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_pipelines
# End time: 13:23:08 on Apr 26,2025, Elapsed time: 0:43:20
# Errors: 0, Warnings: 144
# vsim -voptargs="+acc" work.tb_pipelines 
# Start time: 13:23:08 on Apr 26,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: (vopt-13) Recompile work.tb_pipelines(mixed) because work.tb_pipelines has changed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_pipelines(mixed)#1
# Loading work.pipeline_if_id(structural)#1
# Loading work.reg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.pipeline_id_ex(structural)#1
# Loading work.reg_n(structural)#2
# Loading work.reg_n(structural)#3
# Loading work.reg_n(structural)#4
# Loading work.pipeline_ex_mem(structural)#1
# Loading work.pipeline_mem_wb(structural)#1
add wave -position end  sim:/tb_pipelines/s_DMemWr
add wave -position end  sim:/tb_pipelines/s_DMemAddr
add wave -position end  sim:/tb_pipelines/s_DMemData
add wave -position end  sim:/tb_pipelines/s_DMemOut
add wave -position end  sim:/tb_pipelines/s_RegWr
add wave -position end  sim:/tb_pipelines/s_RegWrAddr
add wave -position end  sim:/tb_pipelines/s_RegWrData
add wave -position end  sim:/tb_pipelines/s_IMemAddr
add wave -position end  sim:/tb_pipelines/s_NextInstAddr
add wave -position end  sim:/tb_pipelines/s_Inst
add wave -position end  sim:/tb_pipelines/s_Halt
add wave -position end  sim:/tb_pipelines/s_Ovfl
add wave -position end  sim:/tb_pipelines/s_flush_IF
add wave -position end  sim:/tb_pipelines/s_PCAdd4_IF
add wave -position end  sim:/tb_pipelines/s_PCAdd4_ID
add wave -position end  sim:/tb_pipelines/s_Inst_ID
add wave -position end  sim:/tb_pipelines/s_clock
add wave -position end  sim:/tb_pipelines/s_reset
add wave -position end  sim:/tb_pipelines/s_flush_ID
add wave -position end  sim:/tb_pipelines/s_MemToReg_ID
add wave -position end  sim:/tb_pipelines/s_RegWrite_ID
add wave -position end  sim:/tb_pipelines/s_RegDst_ID
add wave -position end  sim:/tb_pipelines/s_luiSelect_ID
add wave -position end  sim:/tb_pipelines/s_halt_ID
add wave -position end  sim:/tb_pipelines/s_signedLoad_ID
add wave -position end  sim:/tb_pipelines/s_DMemWr_ID
add wave -position end  sim:/tb_pipelines/s_ALUControl_ID
add wave -position end  sim:/tb_pipelines/s_ALUSrc_ID
add wave -position end  sim:/tb_pipelines/s_checkOvFl_ID
add wave -position end  sim:/tb_pipelines/s_regShift_ID
add wave -position end  sim:/tb_pipelines/s_extImm_ID
add wave -position end  sim:/tb_pipelines/s_RtVal_ID
add wave -position end  sim:/tb_pipelines/s_RsVal_ID
add wave -position end  sim:/tb_pipelines/s_luiValue_ID
add wave -position end  sim:/tb_pipelines/s_ALUInB_ID
add wave -position end  sim:/tb_pipelines/s_MemToReg_EX
add wave -position end  sim:/tb_pipelines/s_RegWrite_EX
add wave -position end  sim:/tb_pipelines/s_RegDst_EX
add wave -position end  sim:/tb_pipelines/s_luiSelect_EX
add wave -position end  sim:/tb_pipelines/s_halt_EX
add wave -position end  sim:/tb_pipelines/s_signedLoad_EX
add wave -position end  sim:/tb_pipelines/s_DMemWr_EX
add wave -position end  sim:/tb_pipelines/s_ALUControl_EX
add wave -position end  sim:/tb_pipelines/s_checkOvFl_EX
add wave -position end  sim:/tb_pipelines/s_regShift_EX
add wave -position end  sim:/tb_pipelines/s_shamt_EX
add wave -position end  sim:/tb_pipelines/s_RsAddr_EX
add wave -position end  sim:/tb_pipelines/s_RtAddr_EX
add wave -position end  sim:/tb_pipelines/s_RdAddr_EX
add wave -position end  sim:/tb_pipelines/s_extImm_EX
add wave -position end  sim:/tb_pipelines/s_RtVal_EX
add wave -position end  sim:/tb_pipelines/s_RsVal_EX
add wave -position end  sim:/tb_pipelines/s_luiValue_EX
add wave -position end  sim:/tb_pipelines/s_PCAdd4_EX
add wave -position end  sim:/tb_pipelines/s_ALUInB_EX
add wave -position end  sim:/tb_pipelines/s_flush_EX
add wave -position end  sim:/tb_pipelines/s_Rt_Rd_Addr_EX
add wave -position end  sim:/tb_pipelines/s_ALUout_EX
add wave -position end  sim:/tb_pipelines/s_ForwardB_EX
add wave -position end  sim:/tb_pipelines/s_MemToReg_MEM
add wave -position end  sim:/tb_pipelines/s_RegWrite_MEM
add wave -position end  sim:/tb_pipelines/s_RegDst_MEM
add wave -position end  sim:/tb_pipelines/s_luiSelect_MEM
add wave -position end  sim:/tb_pipelines/s_halt_MEM
add wave -position end  sim:/tb_pipelines/s_signedLoad_MEM
add wave -position end  sim:/tb_pipelines/s_Rt_Rd_Addr_MEM
add wave -position end  sim:/tb_pipelines/s_ALUout_MEM
add wave -position end  sim:/tb_pipelines/s_ForwardB_MEM
add wave -position end  sim:/tb_pipelines/s_luiValue_MEM
add wave -position end  sim:/tb_pipelines/s_PCAdd4_MEM
add wave -position end  sim:/tb_pipelines/s_RtVal_MEM
add wave -position end  sim:/tb_pipelines/s_flush_MEM
add wave -position end  sim:/tb_pipelines/s_MemOut_MEM
add wave -position end  sim:/tb_pipelines/s_MemToReg_WB
add wave -position end  sim:/tb_pipelines/s_RegWrite_WB
add wave -position end  sim:/tb_pipelines/s_RegDst_WB
add wave -position end  sim:/tb_pipelines/s_luiSelect_WB
add wave -position end  sim:/tb_pipelines/s_signedLoad_WB
add wave -position end  sim:/tb_pipelines/s_Rt_Rd_Addr_WB
add wave -position end  sim:/tb_pipelines/s_ALUout_WB
add wave -position end  sim:/tb_pipelines/s_MemOut_WB
add wave -position end  sim:/tb_pipelines/s_luiValue_WB
add wave -position end  sim:/tb_pipelines/s_PCAdd4_WB
add wave -position end  sim:/tb_pipelines/N
run
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALUController.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ControlUnit.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/extender8t32.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/extender_16to32.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/mem.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/PC_reg.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ShiftLeft2_N.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:24:19 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALUController.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ControlUnit.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/extender8t32.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/extender_16to32.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/mem.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/PC_reg.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ShiftLeft2_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALUController
# -- Compiling architecture dataflow of ALUController
# -- Compiling entity ControlUnit
# -- Compiling architecture dataflow of ControlUnit
# -- Compiling entity extender8t32
# -- Compiling architecture dataflow of extender8t32
# -- Compiling entity extender_16to32
# -- Compiling architecture dataflow of extender_16to32
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# -- Compiling entity PC_reg
# -- Compiling architecture structural of PC_reg
# -- Compiling entity Pipeline_ID_EX
# -- Compiling architecture structural of Pipeline_ID_EX
# -- Compiling entity Pipeline_EX_MEM
# -- Compiling architecture structural of Pipeline_EX_MEM
# -- Compiling entity Pipeline_IF_ID
# -- Compiling architecture structural of Pipeline_IF_ID
# -- Compiling entity Pipeline_MEM_WB
# -- Compiling architecture structural of Pipeline_MEM_WB
# -- Compiling entity ShiftLeft2_N
# -- Compiling architecture dataflow of ShiftLeft2_N
# End time: 13:24:19 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/add_sub.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/ALU_full.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/barrelShifter_32.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/full_adder.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/onescomp.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/ripple_carry_adder.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:24:25 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/add_sub.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/ALU_full.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/barrelShifter_32.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/full_adder.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/onescomp.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/ALU_Adders/ripple_carry_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity add_sub
# -- Compiling architecture structural of add_sub
# -- Compiling entity ALU_full
# -- Compiling architecture mixed of ALU_full
# -- Compiling entity barrelShifter_32
# -- Compiling architecture dataflow of barrelShifter_32
# -- Compiling entity full_adder
# -- Compiling architecture dataflow of full_adder
# -- Compiling entity onescomp
# -- Compiling architecture structural of onescomp
# -- Compiling entity ripple_carry_adder
# -- Compiling architecture structural of ripple_carry_adder
# End time: 13:24:25 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux2t1_dataflow.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux2t1_N.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux4t1_N.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux8t1_N.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:24:29 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux2t1_dataflow.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux2t1_N.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux4t1_N.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MUXs/mux8t1_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2t1_dataflow
# -- Compiling architecture dataflow of mux2t1_dataflow
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# -- Compiling entity mux4t1_N
# -- Compiling architecture dataflow of mux4t1_N
# -- Compiling entity mux8t1_N
# -- Compiling architecture dataflow of mux8t1_N
# End time: 13:24:30 on Apr 26,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/decoder_5t32.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/dffg.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/mux_32t1_n.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg29_N.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg_N.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg_N_flush.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/regFile.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:24:34 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/decoder_5t32.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/dffg.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/mux_32t1_n.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg29_N.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg_N.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/reg_N_flush.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/RegFile/regFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder_5t32
# -- Compiling architecture dataflow of decoder_5t32
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity mux_32t1_n
# -- Compiling architecture dataflow of mux_32t1_n
# -- Compiling entity reg29_N
# -- Compiling architecture structural of reg29_N
# -- Compiling entity reg_N
# -- Compiling architecture structural of reg_N
# -- Compiling entity reg_N_flush
# -- Compiling architecture mixed of reg_N_flush
# -- Compiling entity regFile
# -- Compiling architecture structural of regFile
# End time: 13:24:34 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_add_sub.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_ALU_full.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_ALUController.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_barrelShifter_32.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_ControlUnit.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_ControlUnit.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_decoder_5t32.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_Pipeline_ID_IF.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_reg_N_Flush.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_regFile.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_ShiftLeft2_N.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:24:45 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_add_sub.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_ALU_full.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_ALUController.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_barrelShifter_32.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_ControlUnit.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_ControlUnit.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_decoder_5t32.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_Pipeline_ID_IF.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_reg_N_Flush.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_regFile.vhd /home/dhiman/CPRE381/381_project/proj/test/tb_ShiftLeft2_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_add_sub
# -- Compiling architecture testbench of tb_add_sub
# -- Compiling entity tb_ALU_full
# -- Compiling architecture mixed of tb_ALU_full
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/dhiman/CPRE381/381_project/proj/test/tb_ALUController.vhd(12): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Compiling entity tb_ALUController
# -- Compiling architecture mixed of tb_ALUController
# -- Compiling entity tb_barrelShifter_32
# -- Compiling architecture mixed of tb_barrelShifter_32
# ** Warning: /home/dhiman/CPRE381/381_project/proj/test/tb_ControlUnit.vhd(12): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Compiling entity tb_ControlUnit
# -- Compiling architecture mixed of tb_ControlUnit
# ** Warning: /home/dhiman/CPRE381/381_project/proj/test/tb_ControlUnit.vhd(12): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# ** Warning: /home/dhiman/CPRE381/381_project/proj/test/tb_ControlUnit.vhd(15): (vcom-1615) Existing entity 'tb_ControlUnit' at line 15 will be overwritten.
# -- Compiling entity tb_ControlUnit
# ** Warning: /home/dhiman/CPRE381/381_project/proj/test/tb_ControlUnit.vhd(20): (vcom-1615) Existing architecture 'tb_ControlUnit(mixed)' at line 20 will be overwritten.
# -- Compiling architecture mixed of tb_ControlUnit
# -- Compiling entity tb_decoder_5t32
# -- Compiling architecture test of tb_decoder_5t32
# -- Compiling entity tb_Pipeline_IF_ID
# -- Compiling architecture test of tb_Pipeline_IF_ID
# -- Compiling entity tb_Pipelines
# -- Compiling architecture test of tb_Pipelines
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(257): (vcom-1136) Unknown identifier "s_Inst_ID".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(258): (vcom-1136) Unknown identifier "s_Inst_ID".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(259): (vcom-1136) Unknown identifier "s_Inst_ID".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(260): (vcom-1136) Unknown identifier "s_Inst_ID".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(265): (vcom-1136) Unknown identifier "s_PCAdd4_ID".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(257): (vcom-1436) Actual expression (slice name) of formal "i_shamt" is not globally static.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(258): (vcom-1436) Actual expression (slice name) of formal "i_RsAddr" is not globally static.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(259): (vcom-1436) Actual expression (slice name) of formal "i_RtAddr" is not globally static.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(260): (vcom-1436) Actual expression (slice name) of formal "i_RdAddr" is not globally static.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(313): (vcom-1136) Unknown identifier "s_DMemWr".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(334): (vcom-1136) Unknown identifier "s_DMemOut".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(341): (vcom-1136) Unknown identifier "s_Halt".
# ** Note: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(399): VHDL Compiler exiting
# End time: 13:24:45 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 12, Warnings: 5
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:24:56 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Pipelines
# -- Compiling architecture test of tb_Pipelines
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(257): (vcom-1136) Unknown identifier "s_Inst_ID".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(258): (vcom-1136) Unknown identifier "s_Inst_ID".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(259): (vcom-1136) Unknown identifier "s_Inst_ID".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(260): (vcom-1136) Unknown identifier "s_Inst_ID".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(265): (vcom-1136) Unknown identifier "s_PCAdd4_ID".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(257): (vcom-1436) Actual expression (slice name) of formal "i_shamt" is not globally static.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(258): (vcom-1436) Actual expression (slice name) of formal "i_RsAddr" is not globally static.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(259): (vcom-1436) Actual expression (slice name) of formal "i_RtAddr" is not globally static.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(260): (vcom-1436) Actual expression (slice name) of formal "i_RdAddr" is not globally static.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(313): (vcom-1136) Unknown identifier "s_DMemWr".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(334): (vcom-1136) Unknown identifier "s_DMemOut".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(341): (vcom-1136) Unknown identifier "s_Halt".
# ** Note: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(399): VHDL Compiler exiting
# End time: 13:24:56 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:28:59 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Pipelines
# -- Compiling architecture test of tb_Pipelines
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(238): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(240): (vcom-1136) Unknown identifier "s_o_PCAdd4".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(241): (vcom-1136) Unknown identifier "s_o_Inst".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(313): (vcom-1136) Unknown identifier "s_DMemWr".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(334): (vcom-1136) Unknown identifier "s_DMemOut".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(341): (vcom-1136) Unknown identifier "s_Halt".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(361): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(361): (vcom-1136) Unknown identifier "s_flush".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(369): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(369): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(374): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(374): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(379): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(379): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(382): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(382): (vcom-1136) Unknown identifier "s_flush".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(384): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(384): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(387): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(387): (vcom-1136) Unknown identifier "s_flush".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(389): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(389): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(392): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(392): (vcom-1136) Unknown identifier "s_flush".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(394): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(394): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Note: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(399): VHDL Compiler exiting
# End time: 13:28:59 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 26, Warnings: 0
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:30:04 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Pipelines
# -- Compiling architecture test of tb_Pipelines
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(313): (vcom-1136) Unknown identifier "s_DMemWr".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(334): (vcom-1136) Unknown identifier "s_DMemOut".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(341): (vcom-1136) Unknown identifier "s_Halt".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(361): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(361): (vcom-1136) Unknown identifier "s_flush".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(369): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(369): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(374): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(374): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(379): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(379): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(382): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(382): (vcom-1136) Unknown identifier "s_flush".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(384): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(384): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(387): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(387): (vcom-1136) Unknown identifier "s_flush".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(389): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(389): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(392): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(392): (vcom-1136) Unknown identifier "s_flush".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(394): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(394): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Note: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(399): VHDL Compiler exiting
# End time: 13:30:04 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 23, Warnings: 0
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:31:15 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Pipelines
# -- Compiling architecture test of tb_Pipelines
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(14): (vcom-1136) Unknown identifier "N".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(14): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(14): Type error in range expression.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(15): (vcom-1136) Unknown identifier "N".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(15): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(15): Type error in range expression.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(16): (vcom-1136) Unknown identifier "N".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(16): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(16): Type error in range expression.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(21): (vcom-1136) Unknown identifier "N".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(21): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(21): Type error in range expression.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(24): (vcom-1136) Unknown identifier "N".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(24): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(24): Type error in range expression.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(25): (vcom-1136) Unknown identifier "N".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(25): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(25): Type error in range expression.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(26): (vcom-1136) Unknown identifier "N".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(26): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(26): Type error in range expression.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(385): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(385): (vcom-1136) Unknown identifier "s_flush".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(393): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(393): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(398): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(398): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(403): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(403): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(406): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(406): (vcom-1136) Unknown identifier "s_flush".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(408): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(408): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(411): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(411): (vcom-1136) Unknown identifier "s_flush".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(413): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(413): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(416): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(416): (vcom-1136) Unknown identifier "s_flush".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(418): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(418): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Note: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(423): VHDL Compiler exiting
# End time: 13:31:15 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 41, Warnings: 0
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:31:58 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Pipelines
# -- Compiling architecture test of tb_Pipelines
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(385): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(385): (vcom-1136) Unknown identifier "s_flush".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(393): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(393): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(398): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(398): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(403): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(403): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(406): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(406): (vcom-1136) Unknown identifier "s_flush".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(408): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(408): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(411): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(411): (vcom-1136) Unknown identifier "s_flush".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(413): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(413): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(416): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(416): (vcom-1136) Unknown identifier "s_flush".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(418): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(418): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Note: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(423): VHDL Compiler exiting
# End time: 13:31:58 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 20, Warnings: 0
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:33:08 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Pipelines
# -- Compiling architecture test of tb_Pipelines
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(397): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(397): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(402): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(402): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(407): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(407): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(410): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(410): (vcom-1136) Unknown identifier "s_flush".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(412): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(412): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(415): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(415): (vcom-1136) Unknown identifier "s_flush".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(417): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(417): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(420): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(420): (vcom-1136) Unknown identifier "s_flush".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(422): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(422): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Note: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(427): VHDL Compiler exiting
# End time: 13:33:08 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 18, Warnings: 0
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:33:13 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Pipelines
# -- Compiling architecture test of tb_Pipelines
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(397): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(397): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(402): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(402): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(407): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(407): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(410): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(410): (vcom-1136) Unknown identifier "s_flush".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(412): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(412): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(415): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(415): (vcom-1136) Unknown identifier "s_flush".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(417): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(417): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(420): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(420): (vcom-1136) Unknown identifier "s_flush".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(422): Illegal target for signal assignment.
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(422): (vcom-1136) Unknown identifier "s_i_PCAdd4".
# ** Note: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(427): VHDL Compiler exiting
# End time: 13:33:13 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 18, Warnings: 0
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:34:16 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Pipelines
# -- Compiling architecture test of tb_Pipelines
# End time: 13:34:16 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_pipelines
# End time: 13:34:36 on Apr 26,2025, Elapsed time: 0:11:28
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_pipelines 
# Start time: 13:34:36 on Apr 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_pipelines(test)#1
# Loading work.pipeline_if_id(structural)#1
# Loading work.reg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.pipeline_id_ex(structural)#1
# Loading work.reg_n(structural)#2
# Loading work.reg_n(structural)#3
# Loading work.reg_n(structural)#4
# Loading work.pipeline_ex_mem(structural)#1
# Loading work.pipeline_mem_wb(structural)#1
add wave -position end  sim:/tb_pipelines/s_DMemWr
add wave -position end  sim:/tb_pipelines/s_DMemAddr
add wave -position end  sim:/tb_pipelines/s_DMemData
add wave -position end  sim:/tb_pipelines/s_DMemOut
add wave -position end  sim:/tb_pipelines/s_RegWr
add wave -position end  sim:/tb_pipelines/s_RegWrAddr
add wave -position end  sim:/tb_pipelines/s_RegWrData
add wave -position end  sim:/tb_pipelines/s_IMemAddr
add wave -position end  sim:/tb_pipelines/s_NextInstAddr
add wave -position end  sim:/tb_pipelines/s_Inst
add wave -position end  sim:/tb_pipelines/s_Halt
add wave -position end  sim:/tb_pipelines/s_Ovfl
add wave -position end  sim:/tb_pipelines/s_CLK
add wave -position end  sim:/tb_pipelines/s_RST
add wave -position end  sim:/tb_pipelines/s_i_Inst
add wave -position end  sim:/tb_pipelines/s_flush_IF
add wave -position end  sim:/tb_pipelines/s_PCAdd4_IF
add wave -position end  sim:/tb_pipelines/s_PCAdd4_ID
add wave -position end  sim:/tb_pipelines/s_Inst_ID
add wave -position end  sim:/tb_pipelines/s_flush_ID
add wave -position end  sim:/tb_pipelines/s_MemToReg_ID
add wave -position end  sim:/tb_pipelines/s_RegWrite_ID
add wave -position end  sim:/tb_pipelines/s_RegDst_ID
add wave -position end  sim:/tb_pipelines/s_luiSelect_ID
add wave -position end  sim:/tb_pipelines/s_halt_ID
add wave -position end  sim:/tb_pipelines/s_signedLoad_ID
add wave -position end  sim:/tb_pipelines/s_DMemWr_ID
add wave -position end  sim:/tb_pipelines/s_ALUControl_ID
add wave -position end  sim:/tb_pipelines/s_ALUSrc_ID
add wave -position end  sim:/tb_pipelines/s_checkOvFl_ID
add wave -position end  sim:/tb_pipelines/s_regShift_ID
add wave -position end  sim:/tb_pipelines/s_extImm_ID
add wave -position end  sim:/tb_pipelines/s_RtVal_ID
add wave -position end  sim:/tb_pipelines/s_RsVal_ID
add wave -position end  sim:/tb_pipelines/s_luiValue_ID
add wave -position end  sim:/tb_pipelines/s_ALUInB_ID
add wave -position end  sim:/tb_pipelines/s_MemToReg_EX
add wave -position end  sim:/tb_pipelines/s_RegWrite_EX
add wave -position end  sim:/tb_pipelines/s_RegDst_EX
add wave -position end  sim:/tb_pipelines/s_luiSelect_EX
add wave -position end  sim:/tb_pipelines/s_halt_EX
add wave -position end  sim:/tb_pipelines/s_signedLoad_EX
add wave -position end  sim:/tb_pipelines/s_DMemWr_EX
add wave -position end  sim:/tb_pipelines/s_ALUControl_EX
add wave -position end  sim:/tb_pipelines/s_checkOvFl_EX
add wave -position end  sim:/tb_pipelines/s_regShift_EX
add wave -position end  sim:/tb_pipelines/s_shamt_EX
add wave -position end  sim:/tb_pipelines/s_RsAddr_EX
add wave -position end  sim:/tb_pipelines/s_RtAddr_EX
add wave -position end  sim:/tb_pipelines/s_RdAddr_EX
add wave -position end  sim:/tb_pipelines/s_extImm_EX
add wave -position end  sim:/tb_pipelines/s_RtVal_EX
add wave -position end  sim:/tb_pipelines/s_RsVal_EX
add wave -position end  sim:/tb_pipelines/s_luiValue_EX
add wave -position end  sim:/tb_pipelines/s_PCAdd4_EX
add wave -position end  sim:/tb_pipelines/s_ALUInB_EX
add wave -position end  sim:/tb_pipelines/s_flush_EX
add wave -position end  sim:/tb_pipelines/s_Rt_Rd_Addr_EX
add wave -position end  sim:/tb_pipelines/s_ALUout_EX
add wave -position end  sim:/tb_pipelines/s_ForwardB_EX
add wave -position end  sim:/tb_pipelines/s_MemToReg_MEM
add wave -position end  sim:/tb_pipelines/s_RegWrite_MEM
add wave -position end  sim:/tb_pipelines/s_RegDst_MEM
add wave -position end  sim:/tb_pipelines/s_luiSelect_MEM
add wave -position end  sim:/tb_pipelines/s_halt_MEM
add wave -position end  sim:/tb_pipelines/s_signedLoad_MEM
add wave -position end  sim:/tb_pipelines/s_Rt_Rd_Addr_MEM
add wave -position end  sim:/tb_pipelines/s_ALUout_MEM
add wave -position end  sim:/tb_pipelines/s_ForwardB_MEM
add wave -position end  sim:/tb_pipelines/s_luiValue_MEM
add wave -position end  sim:/tb_pipelines/s_PCAdd4_MEM
add wave -position end  sim:/tb_pipelines/s_RtVal_MEM
add wave -position end  sim:/tb_pipelines/s_flush_MEM
add wave -position end  sim:/tb_pipelines/s_MemOut_MEM
add wave -position end  sim:/tb_pipelines/s_MemToReg_WB
add wave -position end  sim:/tb_pipelines/s_RegWrite_WB
add wave -position end  sim:/tb_pipelines/s_RegDst_WB
add wave -position end  sim:/tb_pipelines/s_luiSelect_WB
add wave -position end  sim:/tb_pipelines/s_signedLoad_WB
add wave -position end  sim:/tb_pipelines/s_Rt_Rd_Addr_WB
add wave -position end  sim:/tb_pipelines/s_ALUout_WB
add wave -position end  sim:/tb_pipelines/s_MemOut_WB
add wave -position end  sim:/tb_pipelines/s_luiValue_WB
add wave -position end  sim:/tb_pipelines/s_PCAdd4_WB
run
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:35:21 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Pipelines
# -- Compiling architecture test of tb_Pipelines
# End time: 13:35:21 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:40:29 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Pipelines
# -- Compiling architecture test of tb_Pipelines
# End time: 13:40:29 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_pipelines(test)#1
# Loading work.pipeline_if_id(structural)#1
# Loading work.reg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.pipeline_id_ex(structural)#1
# Loading work.reg_n(structural)#2
# Loading work.reg_n(structural)#3
# Loading work.reg_n(structural)#4
# Loading work.pipeline_ex_mem(structural)#1
# Loading work.pipeline_mem_wb(structural)#1
run
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:53:45 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Pipelines
# -- Compiling architecture test of tb_Pipelines
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(109): near "'": syntax error
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(111): near "'": syntax error
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(112): near "'": syntax error
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(116): near "'": syntax error
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(187): near "'": syntax error
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(271): (vcom-1136) Unknown identifier "s_MemToReg_ID".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(273): (vcom-1136) Unknown identifier "s_RegDst_ID".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(274): (vcom-1136) Unknown identifier "s_luiSelect_ID".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(278): (vcom-1136) Unknown identifier "s_ALUControl_ID".
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(325): (vcom-1136) Unknown identifier "s_Rt_Rd_Addr_EX".
# ** Note: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(448): VHDL Compiler exiting
# End time: 13:53:45 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:54:42 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Pipelines
# -- Compiling architecture test of tb_Pipelines
# End time: 13:54:42 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_pipelines(test)#1
# Loading work.pipeline_if_id(structural)#1
# Loading work.reg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.pipeline_id_ex(structural)#1
# Loading work.reg_n(structural)#2
# Loading work.reg_n(structural)#3
# Loading work.reg_n(structural)#4
# Loading work.pipeline_ex_mem(structural)#1
# Loading work.pipeline_mem_wb(structural)#1
run
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:56:25 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Pipelines
# -- Compiling architecture test of tb_Pipelines
# End time: 13:56:25 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_pipelines(test)#1
# Loading work.pipeline_if_id(structural)#1
# Loading work.reg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.pipeline_id_ex(structural)#1
# Loading work.reg_n(structural)#2
# Loading work.reg_n(structural)#3
# Loading work.reg_n(structural)#4
# Loading work.pipeline_ex_mem(structural)#1
# Loading work.pipeline_mem_wb(structural)#1
run
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 13:56:50 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Pipelines
# -- Compiling architecture test of tb_Pipelines
# End time: 13:56:50 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_pipelines(test)#1
# Loading work.pipeline_if_id(structural)#1
# Loading work.reg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.pipeline_id_ex(structural)#1
# Loading work.reg_n(structural)#2
# Loading work.reg_n(structural)#3
# Loading work.reg_n(structural)#4
# Loading work.pipeline_ex_mem(structural)#1
# Loading work.pipeline_mem_wb(structural)#1
run
add wave -position end  sim:/tb_pipelines/s_CLK
add wave -position end  sim:/tb_pipelines/s_RST
add wave -position end  sim:/tb_pipelines/s_PCAdd4_IF
add wave -position end  sim:/tb_pipelines/s_PCAdd4_ID
add wave -position end  sim:/tb_pipelines/s_PCAdd4_EX
add wave -position end  sim:/tb_pipelines/s_PCAdd4_MEM
add wave -position end  sim:/tb_pipelines/s_PCAdd4_WB
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:20:14 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Pipelines
# -- Compiling architecture test of tb_Pipelines
# End time: 14:20:14 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:45:48 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Pipelines
# -- Compiling architecture test of tb_Pipelines
# End time: 14:45:48 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(266): (vopt-1270) Bad default binding for component instance "IF_ID_reg: Pipeline_IF_ID".
#  (Component port "i_stall" is not on the entity "work.Pipeline_IF_ID".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# ** Error (suppressible): /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(276): (vopt-1270) Bad default binding for component instance "ID_EX_reg: Pipeline_ID_EX".
#  (Component port "i_stall" is not on the entity "work.Pipeline_ID_EX".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# ** Error (suppressible): /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(324): (vopt-1270) Bad default binding for component instance "EX_MEM_reg: Pipeline_EX_MEM".
#  (Component port "i_stall" is not on the entity "work.Pipeline_EX_MEM".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# ** Error (suppressible): /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(357): (vopt-1270) Bad default binding for component instance "MEM_WB_reg: Pipeline_MEM_WB".
#  (Component port "i_stall" is not on the entity "work.Pipeline_MEM_WB".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=1.
# Load canceled
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:46:19 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# End time: 14:46:19 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_pipelines
# vsim -voptargs="+acc" work.tb_pipelines 
# Start time: 13:34:36 on Apr 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(266): (vopt-1270) Bad default binding for component instance "IF_ID_reg: Pipeline_IF_ID".
#  (Component port "i_stall" is not on the entity "work.Pipeline_IF_ID".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# ** Error (suppressible): /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(276): (vopt-1270) Bad default binding for component instance "ID_EX_reg: Pipeline_ID_EX".
#  (Component port "i_stall" is not on the entity "work.Pipeline_ID_EX".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# ** Error (suppressible): /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(324): (vopt-1270) Bad default binding for component instance "EX_MEM_reg: Pipeline_EX_MEM".
#  (Component port "i_stall" is not on the entity "work.Pipeline_EX_MEM".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# ** Error (suppressible): /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(357): (vopt-1270) Bad default binding for component instance "MEM_WB_reg: Pipeline_MEM_WB".
#  (Component port "i_stall" is not on the entity "work.Pipeline_MEM_WB".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=8, Warnings=2.
# Error loading design
# End time: 14:46:27 on Apr 26,2025, Elapsed time: 1:11:51
# Errors: 8, Warnings: 2
# A time value could not be extracted from the current line
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:46:51 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_EX_MEM.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_IF_ID.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_MEM_WB.vhd /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MIPS_types
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# -- Compiling entity Pipeline_EX_MEM
# -- Compiling architecture structural of Pipeline_EX_MEM
# -- Compiling entity Pipeline_ID_EX
# -- Compiling architecture structural of Pipeline_ID_EX
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(4): (vcom-1615) Existing entity 'Pipeline_ID_EX' at line 4 will be overwritten.
# -- Compiling entity Pipeline_ID_EX
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/Pipeline_ID_EX.vhd(59): (vcom-1615) Existing architecture 'Pipeline_ID_EX(structural)' at line 59 will be overwritten.
# -- Compiling architecture structural of Pipeline_ID_EX
# -- Compiling entity Pipeline_IF_ID
# -- Compiling architecture structural of Pipeline_IF_ID
# -- Compiling entity Pipeline_MEM_WB
# -- Compiling architecture structural of Pipeline_MEM_WB
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd(23): (vcom-1615) Existing entity 'MIPS_Processor' at line 23 will be overwritten.
# -- Compiling entity MIPS_Processor
# ** Warning: /home/dhiman/CPRE381/381_project/proj/src/TopLevel/MIPS_Processor.vhd(35): (vcom-1615) Existing architecture 'MIPS_Processor(structure)' at line 35 will be overwritten.
# -- Compiling architecture structure of MIPS_Processor
# End time: 14:46:51 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:47:00 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Pipelines
# -- Compiling architecture test of tb_Pipelines
# End time: 14:47:00 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_pipelines
# vsim -voptargs="+acc" work.tb_pipelines 
# Start time: 14:47:17 on Apr 26,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_pipelines(test)#1
# Loading work.pipeline_if_id(structural)#1
# Loading work.reg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.pipeline_id_ex(structural)#1
# Loading work.reg_n(structural)#2
# Loading work.reg_n(structural)#3
# Loading work.reg_n(structural)#4
# Loading work.pipeline_ex_mem(structural)#1
# Loading work.pipeline_mem_wb(structural)#1
run
add wave -position end  sim:/tb_pipelines/s_flush_IF
add wave -position end  sim:/tb_pipelines/s_stall_IF
add wave -position end  sim:/tb_pipelines/s_stall_ID
add wave -position end  sim:/tb_pipelines/s_flush_ID
add wave -position end  sim:/tb_pipelines/s_stall_EX
add wave -position end  sim:/tb_pipelines/s_flush_EX
add wave -position end  sim:/tb_pipelines/s_stall_MEM
add wave -position end  sim:/tb_pipelines/s_flush_MEM
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
run
run
run
run
run
run
run
run
run
run
run
# Causality operation skipped due to absence of debug database file
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:55:19 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Pipelines
# -- Compiling architecture test of tb_Pipelines
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(499): near "wait": (vcom-1576) expecting ';'.
# ** Note: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(503): VHDL Compiler exiting
# End time: 14:55:19 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:56:30 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Pipelines
# -- Compiling architecture test of tb_Pipelines
# End time: 14:56:30 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_pipelines(test)#1
# Loading work.pipeline_if_id(structural)#1
# Loading work.reg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.pipeline_id_ex(structural)#1
# Loading work.reg_n(structural)#2
# Loading work.reg_n(structural)#3
# Loading work.reg_n(structural)#4
# Loading work.pipeline_ex_mem(structural)#1
# Loading work.pipeline_mem_wb(structural)#1
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
run
run
run
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:59:12 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Pipelines
# -- Compiling architecture test of tb_Pipelines
# End time: 14:59:12 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:59:33 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Pipelines
# -- Compiling architecture test of tb_Pipelines
# End time: 14:59:33 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_pipelines(test)#1
# Loading work.pipeline_if_id(structural)#1
# Loading work.reg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.pipeline_id_ex(structural)#1
# Loading work.reg_n(structural)#2
# Loading work.reg_n(structural)#3
# Loading work.reg_n(structural)#4
# Loading work.pipeline_ex_mem(structural)#1
# Loading work.pipeline_mem_wb(structural)#1
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
run
run
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:01:08 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Pipelines
# -- Compiling architecture test of tb_Pipelines
# End time: 15:01:08 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_pipelines(test)#1
# Loading work.pipeline_if_id(structural)#1
# Loading work.reg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.pipeline_id_ex(structural)#1
# Loading work.reg_n(structural)#2
# Loading work.reg_n(structural)#3
# Loading work.reg_n(structural)#4
# Loading work.pipeline_ex_mem(structural)#1
# Loading work.pipeline_mem_wb(structural)#1
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
run
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:29:29 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Pipelines
# -- Compiling architecture test of tb_Pipelines
# ** Error: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(424): near "wait": (vcom-1576) expecting ';'.
# ** Note: /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd(516): VHDL Compiler exiting
# End time: 15:29:29 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:30:12 on Apr 26,2025
# vcom -reportprogress 300 -work work /home/dhiman/CPRE381/381_project/proj/test/tb_Pipelines.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Pipelines
# -- Compiling architecture test of tb_Pipelines
# End time: 15:30:12 on Apr 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_pipelines(test)#1
# Loading work.pipeline_if_id(structural)#1
# Loading work.reg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.pipeline_id_ex(structural)#1
# Loading work.reg_n(structural)#2
# Loading work.reg_n(structural)#3
# Loading work.reg_n(structural)#4
# Loading work.pipeline_ex_mem(structural)#1
# Loading work.pipeline_mem_wb(structural)#1
run
add wave -position end  sim:/tb_pipelines/s_MemToReg_ID
add wave -position end  sim:/tb_pipelines/s_ALUout_EX
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
run
add wave -position 5  sim:/tb_pipelines/s_MemToReg_EX
add wave -position 6  sim:/tb_pipelines/s_MemToReg_MEM
add wave -position 7  sim:/tb_pipelines/s_MemToReg_WB
add wave -position 12  sim:/tb_pipelines/s_ALUout_MEM
add wave -position 13  sim:/tb_pipelines/s_ALUout_WB
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
run
