<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/University Program/Audio &amp; Video/Video,Library/University Program,Library/Memory Interfaces and Controllers/SDRAM,Library/Low Power,Library/University Program/Communications,Library/Qsys Interconnect,Library/Interface Protocols,Library/Memory Interfaces and Controllers/Memory Interfaces with ALTMEMPHY,Library/Processors and Peripherals/Hard Processor Components,Library/University Program/Generic IO,Library/University Program/Bridges,Library/Qsys Interconnect/Tri-State Components,Library/Processors and Peripherals/Hard Processor Systems,Library/Processors and Peripherals/Inter-Process Communication,Library/University Program/Memory,Library/Memory Interfaces and Controllers/Memory Interfaces with UniPHY,Library/Basic Functions,Project,Library/Qsys Interconnect/Memory-Mapped Alpha,Library/Tri-State Components,Library/Processors and Peripherals/Peripherals,Library/Qsys Interconnect/Interrupt,Library/Processors and Peripherals,Library/Qsys Interconnect/Memory-Mapped,Library,Library/University Program/Audio &amp; Video,Library/Memory Interfaces and Controllers,Library/Processors and Peripherals/Embedded Processors,Library/University Program/Clock,Library/Memory Interfaces and Controllers/Flash" />
 <window width="1920" height="1051" x="0" y="29" />
 <generation synthesis="VHDL" path="_PROJECT_NAME_" />
</preferences>
