`timescale 1ns / 1ps module ENC8DF( input [7:0] d, output a,
output b, output c
);
assign a=d[4]|d[5]|d[6]|d[7];
assign b=(~d[4]&(~d[5]&(d[3]|d[2])))|d[6]|d[7];
assign c=(~d[6]&(d[5]|(~d[4]&d[3])|((~d[4])&(~d[2])&d[1])|d[7])); 
endmodule
