<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>HEXIWEAR MK64 Firmware Reference Manual: ENET_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="hexiweare_logo_main_black.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">HEXIWEAR MK64 Firmware Reference Manual
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_e_n_e_t___type.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">ENET_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___e_n_e_t___peripheral___access___layer.html">ENET Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a2ff7649428a079dfb1cc80b9dd6ef26b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a2ff7649428a079dfb1cc80b9dd6ef26b">EIR</a></td></tr>
<tr class="separator:a2ff7649428a079dfb1cc80b9dd6ef26b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8ca6627a6219451b62a04a55177367b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#ac8ca6627a6219451b62a04a55177367b">EIMR</a></td></tr>
<tr class="separator:ac8ca6627a6219451b62a04a55177367b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafd4d2fcc9b52fe5e9fb671cb3cbe8f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#aafd4d2fcc9b52fe5e9fb671cb3cbe8f7">RDAR</a></td></tr>
<tr class="separator:aafd4d2fcc9b52fe5e9fb671cb3cbe8f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4673b3f5276bced67de7715389a098f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#aa4673b3f5276bced67de7715389a098f">TDAR</a></td></tr>
<tr class="separator:aa4673b3f5276bced67de7715389a098f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0280ca4dba07c6a76901229ce4c885da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a0280ca4dba07c6a76901229ce4c885da">ECR</a></td></tr>
<tr class="separator:a0280ca4dba07c6a76901229ce4c885da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a359c03ae606c4e68658d852e5c4e5e4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a359c03ae606c4e68658d852e5c4e5e4d">MMFR</a></td></tr>
<tr class="separator:a359c03ae606c4e68658d852e5c4e5e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1e3c9ce7694505cb969d1728c02b321"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#ac1e3c9ce7694505cb969d1728c02b321">MSCR</a></td></tr>
<tr class="separator:ac1e3c9ce7694505cb969d1728c02b321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75b6139ebf953cda87a5fe377df75307"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a75b6139ebf953cda87a5fe377df75307">MIBC</a></td></tr>
<tr class="separator:a75b6139ebf953cda87a5fe377df75307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e6a24a342870195d9f9efd0ed7a43bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a1e6a24a342870195d9f9efd0ed7a43bc">RCR</a></td></tr>
<tr class="separator:a1e6a24a342870195d9f9efd0ed7a43bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44766d369a9340a077907deed6107f78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a44766d369a9340a077907deed6107f78">TCR</a></td></tr>
<tr class="separator:a44766d369a9340a077907deed6107f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83047c76f6dab2c6bdd3cb7f8621deac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a83047c76f6dab2c6bdd3cb7f8621deac">PALR</a></td></tr>
<tr class="separator:a83047c76f6dab2c6bdd3cb7f8621deac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4008aa2e50b3cf079b32546db1054478"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a4008aa2e50b3cf079b32546db1054478">PAUR</a></td></tr>
<tr class="separator:a4008aa2e50b3cf079b32546db1054478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a0c4ff40dfd2da3f20f28f3f50b991f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a7a0c4ff40dfd2da3f20f28f3f50b991f">OPD</a></td></tr>
<tr class="separator:a7a0c4ff40dfd2da3f20f28f3f50b991f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad5d329ac44b5fc9a777d7e5c553d824"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#aad5d329ac44b5fc9a777d7e5c553d824">IAUR</a></td></tr>
<tr class="separator:aad5d329ac44b5fc9a777d7e5c553d824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb6f578ad2bcc9e083e832a77e513ed3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#acb6f578ad2bcc9e083e832a77e513ed3">IALR</a></td></tr>
<tr class="separator:acb6f578ad2bcc9e083e832a77e513ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b405b74d63c05ee1d49038985f486cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a3b405b74d63c05ee1d49038985f486cd">GAUR</a></td></tr>
<tr class="separator:a3b405b74d63c05ee1d49038985f486cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6467ea10354c07b7127d11367790de4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#ad6467ea10354c07b7127d11367790de4">GALR</a></td></tr>
<tr class="separator:ad6467ea10354c07b7127d11367790de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca4cd89cda56d27b449736abfdd69ee6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#aca4cd89cda56d27b449736abfdd69ee6">TFWR</a></td></tr>
<tr class="separator:aca4cd89cda56d27b449736abfdd69ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab84eeffd56da6b3e88467b83e883715f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#ab84eeffd56da6b3e88467b83e883715f">RDSR</a></td></tr>
<tr class="separator:ab84eeffd56da6b3e88467b83e883715f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa3290b03f8c1eeec24b72eccb514cef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#aaa3290b03f8c1eeec24b72eccb514cef">TDSR</a></td></tr>
<tr class="separator:aaa3290b03f8c1eeec24b72eccb514cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a481a8606d28f91888899edf2d452acf6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a481a8606d28f91888899edf2d452acf6">MRBR</a></td></tr>
<tr class="separator:a481a8606d28f91888899edf2d452acf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78e0c9198f7b28a5183ad00dc01d6dec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a78e0c9198f7b28a5183ad00dc01d6dec">RSFL</a></td></tr>
<tr class="separator:a78e0c9198f7b28a5183ad00dc01d6dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49cfa21fc1837cfd58a8f8d159286e46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a49cfa21fc1837cfd58a8f8d159286e46">RSEM</a></td></tr>
<tr class="separator:a49cfa21fc1837cfd58a8f8d159286e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4847e5abf286cd40f1473ea96b7c1e5f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a4847e5abf286cd40f1473ea96b7c1e5f">RAEM</a></td></tr>
<tr class="separator:a4847e5abf286cd40f1473ea96b7c1e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d267bf8a33801197a472cdaa463e9ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a0d267bf8a33801197a472cdaa463e9ef">RAFL</a></td></tr>
<tr class="separator:a0d267bf8a33801197a472cdaa463e9ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a832581c4ee3735edefec723badc44137"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a832581c4ee3735edefec723badc44137">TSEM</a></td></tr>
<tr class="separator:a832581c4ee3735edefec723badc44137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f774d8ca4919460b91e4fb11568a888"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a0f774d8ca4919460b91e4fb11568a888">TAEM</a></td></tr>
<tr class="separator:a0f774d8ca4919460b91e4fb11568a888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac673b821561ab611b0b1ba10ca44d885"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#ac673b821561ab611b0b1ba10ca44d885">TAFL</a></td></tr>
<tr class="separator:ac673b821561ab611b0b1ba10ca44d885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af21e05048bc2b786d0d17147bf57ec36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#af21e05048bc2b786d0d17147bf57ec36">TIPG</a></td></tr>
<tr class="separator:af21e05048bc2b786d0d17147bf57ec36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2a1600d156232df571e5ae8654f71c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#ad2a1600d156232df571e5ae8654f71c4">FTRL</a></td></tr>
<tr class="separator:ad2a1600d156232df571e5ae8654f71c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78e9161d922623a708995cda7f50d32c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a78e9161d922623a708995cda7f50d32c">TACC</a></td></tr>
<tr class="separator:a78e9161d922623a708995cda7f50d32c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f86336404b15e64e1dac59d0a5a6270"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a2f86336404b15e64e1dac59d0a5a6270">RACC</a></td></tr>
<tr class="separator:a2f86336404b15e64e1dac59d0a5a6270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfaeef016c09ca3c1ca7563bbdaffebe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#adfaeef016c09ca3c1ca7563bbdaffebe">RMON_T_PACKETS</a></td></tr>
<tr class="separator:adfaeef016c09ca3c1ca7563bbdaffebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67f008396a91b3162956b24f9ae72099"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a67f008396a91b3162956b24f9ae72099">RMON_T_BC_PKT</a></td></tr>
<tr class="separator:a67f008396a91b3162956b24f9ae72099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf4ed69234d69c690c1652275c4d4eab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#aaf4ed69234d69c690c1652275c4d4eab">RMON_T_MC_PKT</a></td></tr>
<tr class="separator:aaf4ed69234d69c690c1652275c4d4eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3c4f7f8c87f227a3f5651618222119d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#ac3c4f7f8c87f227a3f5651618222119d">RMON_T_CRC_ALIGN</a></td></tr>
<tr class="separator:ac3c4f7f8c87f227a3f5651618222119d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5607827f0ac776c6cb525620c0870ad4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a5607827f0ac776c6cb525620c0870ad4">RMON_T_UNDERSIZE</a></td></tr>
<tr class="separator:a5607827f0ac776c6cb525620c0870ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a365ff493cae68cd4ebcc047ef1fc6728"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a365ff493cae68cd4ebcc047ef1fc6728">RMON_T_OVERSIZE</a></td></tr>
<tr class="separator:a365ff493cae68cd4ebcc047ef1fc6728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c012520007c0432c76685da820eca6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a1c012520007c0432c76685da820eca6d">RMON_T_FRAG</a></td></tr>
<tr class="separator:a1c012520007c0432c76685da820eca6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2547c2d67722eb980a78348a8482ffbb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a2547c2d67722eb980a78348a8482ffbb">RMON_T_JAB</a></td></tr>
<tr class="separator:a2547c2d67722eb980a78348a8482ffbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fd59b7104097e11cbb184c4791ddec5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a8fd59b7104097e11cbb184c4791ddec5">RMON_T_COL</a></td></tr>
<tr class="separator:a8fd59b7104097e11cbb184c4791ddec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6c5df37a518e4a783d0ec74bc14b2cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#ad6c5df37a518e4a783d0ec74bc14b2cb">RMON_T_P64</a></td></tr>
<tr class="separator:ad6c5df37a518e4a783d0ec74bc14b2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f9b0875a6260dbe281033eceae709b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a6f9b0875a6260dbe281033eceae709b8">RMON_T_P65TO127</a></td></tr>
<tr class="separator:a6f9b0875a6260dbe281033eceae709b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69cc3fc0f4dd2c25058ad3647694e59a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a69cc3fc0f4dd2c25058ad3647694e59a">RMON_T_P128TO255</a></td></tr>
<tr class="separator:a69cc3fc0f4dd2c25058ad3647694e59a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a179dc81d006def74ca3366e6b3a6c34b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a179dc81d006def74ca3366e6b3a6c34b">RMON_T_P256TO511</a></td></tr>
<tr class="separator:a179dc81d006def74ca3366e6b3a6c34b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf766f375644d93ae5f495b0d3a5a734"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#adf766f375644d93ae5f495b0d3a5a734">RMON_T_P512TO1023</a></td></tr>
<tr class="separator:adf766f375644d93ae5f495b0d3a5a734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95db7c1c48c2b05c1d0cc7e838fcd301"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a95db7c1c48c2b05c1d0cc7e838fcd301">RMON_T_P1024TO2047</a></td></tr>
<tr class="separator:a95db7c1c48c2b05c1d0cc7e838fcd301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46092252ad8a22149589f62d8a3a1b28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a46092252ad8a22149589f62d8a3a1b28">RMON_T_P_GTE2048</a></td></tr>
<tr class="separator:a46092252ad8a22149589f62d8a3a1b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea3f181382dad01eb60af23c56a7d9d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#aea3f181382dad01eb60af23c56a7d9d4">RMON_T_OCTETS</a></td></tr>
<tr class="separator:aea3f181382dad01eb60af23c56a7d9d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f8e6f8a3d49643d3bd37a373c22831a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a4f8e6f8a3d49643d3bd37a373c22831a">IEEE_T_FRAME_OK</a></td></tr>
<tr class="separator:a4f8e6f8a3d49643d3bd37a373c22831a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac3cf634699556b77727deaab37dfb45"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#aac3cf634699556b77727deaab37dfb45">IEEE_T_1COL</a></td></tr>
<tr class="separator:aac3cf634699556b77727deaab37dfb45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2b7d941efa9d77ea45d685002071f29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#ad2b7d941efa9d77ea45d685002071f29">IEEE_T_MCOL</a></td></tr>
<tr class="separator:ad2b7d941efa9d77ea45d685002071f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00d5e8c4aad38410597664b71e208124"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a00d5e8c4aad38410597664b71e208124">IEEE_T_DEF</a></td></tr>
<tr class="separator:a00d5e8c4aad38410597664b71e208124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add5ce13dee894fc30de516f0d301ad15"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#add5ce13dee894fc30de516f0d301ad15">IEEE_T_LCOL</a></td></tr>
<tr class="separator:add5ce13dee894fc30de516f0d301ad15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3498eb631e0d715aadc2b1903ab53f69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a3498eb631e0d715aadc2b1903ab53f69">IEEE_T_EXCOL</a></td></tr>
<tr class="separator:a3498eb631e0d715aadc2b1903ab53f69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c45f8f12b14e155600283de3b926377"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a9c45f8f12b14e155600283de3b926377">IEEE_T_MACERR</a></td></tr>
<tr class="separator:a9c45f8f12b14e155600283de3b926377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75c410cfc59a8336a78d98e59130d9d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a75c410cfc59a8336a78d98e59130d9d1">IEEE_T_CSERR</a></td></tr>
<tr class="separator:a75c410cfc59a8336a78d98e59130d9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ed661eecdb53112ee10939cfb01ff71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a8ed661eecdb53112ee10939cfb01ff71">IEEE_T_FDXFC</a></td></tr>
<tr class="separator:a8ed661eecdb53112ee10939cfb01ff71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68650a3ad5621a93a624ebb033347707"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a68650a3ad5621a93a624ebb033347707">IEEE_T_OCTETS_OK</a></td></tr>
<tr class="separator:a68650a3ad5621a93a624ebb033347707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add3ce80ae1d16b160ca9ff190372f05b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#add3ce80ae1d16b160ca9ff190372f05b">RMON_R_PACKETS</a></td></tr>
<tr class="separator:add3ce80ae1d16b160ca9ff190372f05b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaea72d7da486ff03939eee6062ba9497"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#aaea72d7da486ff03939eee6062ba9497">RMON_R_BC_PKT</a></td></tr>
<tr class="separator:aaea72d7da486ff03939eee6062ba9497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac05a62272ea68439ef16c7e91213c94d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#ac05a62272ea68439ef16c7e91213c94d">RMON_R_MC_PKT</a></td></tr>
<tr class="separator:ac05a62272ea68439ef16c7e91213c94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a20623322c8412263dfdad72ff1b3b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a6a20623322c8412263dfdad72ff1b3b0">RMON_R_CRC_ALIGN</a></td></tr>
<tr class="separator:a6a20623322c8412263dfdad72ff1b3b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7e0f00fad0ca59e3ea781d0ec0e3a30"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#ad7e0f00fad0ca59e3ea781d0ec0e3a30">RMON_R_UNDERSIZE</a></td></tr>
<tr class="separator:ad7e0f00fad0ca59e3ea781d0ec0e3a30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93ea000c14e32486c6b115b1dc8772c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a93ea000c14e32486c6b115b1dc8772c3">RMON_R_OVERSIZE</a></td></tr>
<tr class="separator:a93ea000c14e32486c6b115b1dc8772c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a511924537260f67b727f2d99846c8cc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a511924537260f67b727f2d99846c8cc4">RMON_R_FRAG</a></td></tr>
<tr class="separator:a511924537260f67b727f2d99846c8cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0da030274992826fae35e8d53993793a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a0da030274992826fae35e8d53993793a">RMON_R_JAB</a></td></tr>
<tr class="separator:a0da030274992826fae35e8d53993793a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50ae272f0b3e37bc58b1a121adb7f121"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a50ae272f0b3e37bc58b1a121adb7f121">RMON_R_P64</a></td></tr>
<tr class="separator:a50ae272f0b3e37bc58b1a121adb7f121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b958e783198e7f0d8583215bdbb623e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a1b958e783198e7f0d8583215bdbb623e">RMON_R_P65TO127</a></td></tr>
<tr class="separator:a1b958e783198e7f0d8583215bdbb623e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab15081186bc033a90fb4e7504ffcdabf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#ab15081186bc033a90fb4e7504ffcdabf">RMON_R_P128TO255</a></td></tr>
<tr class="separator:ab15081186bc033a90fb4e7504ffcdabf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae75293961f394557a8b8e65268850ebf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#ae75293961f394557a8b8e65268850ebf">RMON_R_P256TO511</a></td></tr>
<tr class="separator:ae75293961f394557a8b8e65268850ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf5deb1871d50cc48366589db309bd16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#aaf5deb1871d50cc48366589db309bd16">RMON_R_P512TO1023</a></td></tr>
<tr class="separator:aaf5deb1871d50cc48366589db309bd16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf63beaa909de38a7ca243b3556755e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#adf63beaa909de38a7ca243b3556755e2">RMON_R_P1024TO2047</a></td></tr>
<tr class="separator:adf63beaa909de38a7ca243b3556755e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d372b1bd3eae8284c99a6edf897a024"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a8d372b1bd3eae8284c99a6edf897a024">RMON_R_P_GTE2048</a></td></tr>
<tr class="separator:a8d372b1bd3eae8284c99a6edf897a024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c550a933e0c2518bf9345140156101e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a5c550a933e0c2518bf9345140156101e">RMON_R_OCTETS</a></td></tr>
<tr class="separator:a5c550a933e0c2518bf9345140156101e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bef15c48d3a9cb1ff5d2c7bd5f99be2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a7bef15c48d3a9cb1ff5d2c7bd5f99be2">IEEE_R_DROP</a></td></tr>
<tr class="separator:a7bef15c48d3a9cb1ff5d2c7bd5f99be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaca53e5f20f5a14db3eda028dc4be6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#acaca53e5f20f5a14db3eda028dc4be6d">IEEE_R_FRAME_OK</a></td></tr>
<tr class="separator:acaca53e5f20f5a14db3eda028dc4be6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08098bd6302b0fe857141cdb2be182e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a08098bd6302b0fe857141cdb2be182e5">IEEE_R_CRC</a></td></tr>
<tr class="separator:a08098bd6302b0fe857141cdb2be182e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bf3ce3082a18ca4d39d81628b0c0758"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a1bf3ce3082a18ca4d39d81628b0c0758">IEEE_R_ALIGN</a></td></tr>
<tr class="separator:a1bf3ce3082a18ca4d39d81628b0c0758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb13d85ca55e430221dfa46d1c7fb11f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#abb13d85ca55e430221dfa46d1c7fb11f">IEEE_R_MACERR</a></td></tr>
<tr class="separator:abb13d85ca55e430221dfa46d1c7fb11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b362535b40637a533d3dc58bec2c41b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a2b362535b40637a533d3dc58bec2c41b">IEEE_R_FDXFC</a></td></tr>
<tr class="separator:a2b362535b40637a533d3dc58bec2c41b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00ba779131d741b1b78d4ddbea1349a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a00ba779131d741b1b78d4ddbea1349a3">IEEE_R_OCTETS_OK</a></td></tr>
<tr class="separator:a00ba779131d741b1b78d4ddbea1349a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeca43c3170448c5b52e3387a18ac9e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#abeca43c3170448c5b52e3387a18ac9e6">ATCR</a></td></tr>
<tr class="separator:abeca43c3170448c5b52e3387a18ac9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e96f893dbd384b9469847bf08c22e88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a3e96f893dbd384b9469847bf08c22e88">ATVR</a></td></tr>
<tr class="separator:a3e96f893dbd384b9469847bf08c22e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d884a3ad9e74534e6543dbb7bc957c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a7d884a3ad9e74534e6543dbb7bc957c5">ATOFF</a></td></tr>
<tr class="separator:a7d884a3ad9e74534e6543dbb7bc957c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9620a4a827db2cfd586c226a7174fabe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a9620a4a827db2cfd586c226a7174fabe">ATPER</a></td></tr>
<tr class="separator:a9620a4a827db2cfd586c226a7174fabe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a659e7687729f9e57fb36b6174eda7a62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a659e7687729f9e57fb36b6174eda7a62">ATCOR</a></td></tr>
<tr class="separator:a659e7687729f9e57fb36b6174eda7a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad73f5b3d70dbf900b7bb783cfe6998c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#ad73f5b3d70dbf900b7bb783cfe6998c1">ATINC</a></td></tr>
<tr class="separator:ad73f5b3d70dbf900b7bb783cfe6998c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d9cdc2cd314ee0d995cdf374744af6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a5d9cdc2cd314ee0d995cdf374744af6d">ATSTMP</a></td></tr>
<tr class="separator:a5d9cdc2cd314ee0d995cdf374744af6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a272b70e137ff861d88e01ede575cbd82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a272b70e137ff861d88e01ede575cbd82">TGSR</a></td></tr>
<tr class="separator:a272b70e137ff861d88e01ede575cbd82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a344e4cceb1173e0a567e912c33b50b23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a344e4cceb1173e0a567e912c33b50b23">TCSR</a></td></tr>
<tr class="separator:a344e4cceb1173e0a567e912c33b50b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0250ac5aaad7995bb08b2213c6e1719f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_n_e_t___type.html#a0250ac5aaad7995bb08b2213c6e1719f">TCCR</a></td></tr>
<tr class="separator:a0250ac5aaad7995bb08b2213c6e1719f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>ENET - Register Layout Typedef </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06626">6626</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a659e7687729f9e57fb36b6174eda7a62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::ATCOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer Correction Register, offset: 0x410 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06732">6732</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="abeca43c3170448c5b52e3387a18ac9e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::ATCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Adjustable Timer Control Register, offset: 0x400 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06728">6728</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad73f5b3d70dbf900b7bb783cfe6998c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::ATINC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Time-Stamping Clock Period Register, offset: 0x414 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06733">6733</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7d884a3ad9e74534e6543dbb7bc957c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::ATOFF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer Offset Register, offset: 0x408 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06730">6730</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9620a4a827db2cfd586c226a7174fabe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::ATPER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer Period Register, offset: 0x40C </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06731">6731</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5d9cdc2cd314ee0d995cdf374744af6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::ATSTMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timestamp of Last Transmitted Frame, offset: 0x418 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06734">6734</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3e96f893dbd384b9469847bf08c22e88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::ATVR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer Value Register, offset: 0x404 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06729">6729</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0280ca4dba07c6a76901229ce4c885da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::ECR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Ethernet Control Register, offset: 0x24 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06634">6634</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac8ca6627a6219451b62a04a55177367b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::EIMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Mask Register, offset: 0x8 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06629">6629</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2ff7649428a079dfb1cc80b9dd6ef26b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::EIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Event Register, offset: 0x4 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06628">6628</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad2a1600d156232df571e5ae8654f71c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::FTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frame Truncation Length, offset: 0x1B0 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06668">6668</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad6467ea10354c07b7127d11367790de4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::GALR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Descriptor Group Lower Address Register, offset: 0x124 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06652">6652</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3b405b74d63c05ee1d49038985f486cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::GAUR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Descriptor Group Upper Address Register, offset: 0x120 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06651">6651</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="acb6f578ad2bcc9e083e832a77e513ed3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::IALR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Descriptor Individual Lower Address Register, offset: 0x11C </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06650">6650</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="aad5d329ac44b5fc9a777d7e5c553d824"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::IAUR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Descriptor Individual Upper Address Register, offset: 0x118 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06649">6649</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1bf3ce3082a18ca4d39d81628b0c0758"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::IEEE_R_ALIGN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frames Received with Alignment Error Statistic Register, offset: 0x2D4 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06723">6723</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a08098bd6302b0fe857141cdb2be182e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::IEEE_R_CRC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frames Received with CRC Error Statistic Register, offset: 0x2D0 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06722">6722</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7bef15c48d3a9cb1ff5d2c7bd5f99be2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::IEEE_R_DROP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frames not Counted Correctly Statistic Register, offset: 0x2C8 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06720">6720</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2b362535b40637a533d3dc58bec2c41b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::IEEE_R_FDXFC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flow Control Pause Frames Received Statistic Register, offset: 0x2DC </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06725">6725</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="acaca53e5f20f5a14db3eda028dc4be6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::IEEE_R_FRAME_OK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frames Received OK Statistic Register, offset: 0x2CC </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06721">6721</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="abb13d85ca55e430221dfa46d1c7fb11f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::IEEE_R_MACERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO Overflow Count Statistic Register, offset: 0x2D8 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06724">6724</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a00ba779131d741b1b78d4ddbea1349a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::IEEE_R_OCTETS_OK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Octet Count for Frames Received without Error Statistic Register, offset: 0x2E0 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06726">6726</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="aac3cf634699556b77727deaab37dfb45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::IEEE_T_1COL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frames Transmitted with Single Collision Statistic Register, offset: 0x250 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06692">6692</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a75c410cfc59a8336a78d98e59130d9d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::IEEE_T_CSERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frames Transmitted with Carrier Sense Error Statistic Register, offset: 0x268 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06698">6698</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a00d5e8c4aad38410597664b71e208124"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::IEEE_T_DEF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frames Transmitted after Deferral Delay Statistic Register, offset: 0x258 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06694">6694</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3498eb631e0d715aadc2b1903ab53f69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::IEEE_T_EXCOL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frames Transmitted with Excessive Collisions Statistic Register, offset: 0x260 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06696">6696</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8ed661eecdb53112ee10939cfb01ff71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::IEEE_T_FDXFC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Flow Control Pause Frames Transmitted Statistic Register, offset: 0x270 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06700">6700</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4f8e6f8a3d49643d3bd37a373c22831a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::IEEE_T_FRAME_OK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frames Transmitted OK Statistic Register, offset: 0x24C </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06691">6691</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="add5ce13dee894fc30de516f0d301ad15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::IEEE_T_LCOL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frames Transmitted with Late Collision Statistic Register, offset: 0x25C </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06695">6695</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9c45f8f12b14e155600283de3b926377"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::IEEE_T_MACERR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frames Transmitted with Tx FIFO Underrun Statistic Register, offset: 0x264 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06697">6697</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad2b7d941efa9d77ea45d685002071f29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::IEEE_T_MCOL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Frames Transmitted with Multiple Collisions Statistic Register, offset: 0x254 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06693">6693</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a68650a3ad5621a93a624ebb033347707"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::IEEE_T_OCTETS_OK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Octet Count for Frames Transmitted w/o Error Statistic Register, offset: 0x274 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06701">6701</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a75b6139ebf953cda87a5fe377df75307"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::MIBC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MIB Control Register, offset: 0x64 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06639">6639</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a359c03ae606c4e68658d852e5c4e5e4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::MMFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MII Management Frame Register, offset: 0x40 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06636">6636</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a481a8606d28f91888899edf2d452acf6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::MRBR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Maximum Receive Buffer Size Register, offset: 0x188 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06658">6658</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac1e3c9ce7694505cb969d1728c02b321"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::MSCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MII Speed Control Register, offset: 0x44 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06637">6637</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7a0c4ff40dfd2da3f20f28f3f50b991f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::OPD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Opcode/Pause Duration Register, offset: 0xEC </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06647">6647</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a83047c76f6dab2c6bdd3cb7f8621deac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::PALR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Physical Address Lower Register, offset: 0xE4 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06645">6645</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4008aa2e50b3cf079b32546db1054478"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::PAUR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Physical Address Upper Register, offset: 0xE8 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06646">6646</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2f86336404b15e64e1dac59d0a5a6270"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::RACC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Accelerator Function Configuration, offset: 0x1C4 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06671">6671</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4847e5abf286cd40f1473ea96b7c1e5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::RAEM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO Almost Empty Threshold, offset: 0x198 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06662">6662</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0d267bf8a33801197a472cdaa463e9ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::RAFL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO Almost Full Threshold, offset: 0x19C </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06663">6663</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1e6a24a342870195d9f9efd0ed7a43bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::RCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Control Register, offset: 0x84 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06641">6641</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="aafd4d2fcc9b52fe5e9fb671cb3cbe8f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::RDAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Descriptor Active Register, offset: 0x10 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06631">6631</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab84eeffd56da6b3e88467b83e883715f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::RDSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive Descriptor Ring Start Register, offset: 0x180 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06656">6656</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaea72d7da486ff03939eee6062ba9497"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::RMON_R_BC_PKT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx Broadcast Packets Statistic Register, offset: 0x288 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06704">6704</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6a20623322c8412263dfdad72ff1b3b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::RMON_R_CRC_ALIGN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx Packets with CRC/Align Error Statistic Register, offset: 0x290 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06706">6706</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a511924537260f67b727f2d99846c8cc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::RMON_R_FRAG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx Packets Less Than 64 Bytes and Bad CRC Statistic Register, offset: 0x29C </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06709">6709</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0da030274992826fae35e8d53993793a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::RMON_R_JAB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx Packets Greater Than MAX_FL Bytes and Bad CRC Statistic Register, offset: 0x2A0 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06710">6710</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac05a62272ea68439ef16c7e91213c94d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::RMON_R_MC_PKT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx Multicast Packets Statistic Register, offset: 0x28C </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06705">6705</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5c550a933e0c2518bf9345140156101e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::RMON_R_OCTETS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx Octets Statistic Register, offset: 0x2C4 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06719">6719</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a93ea000c14e32486c6b115b1dc8772c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::RMON_R_OVERSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx Packets Greater Than MAX_FL and Good CRC Statistic Register, offset: 0x298 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06708">6708</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="adf63beaa909de38a7ca243b3556755e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::RMON_R_P1024TO2047</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx 1024- to 2047-Byte Packets Statistic Register, offset: 0x2BC </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06717">6717</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab15081186bc033a90fb4e7504ffcdabf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::RMON_R_P128TO255</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx 128- to 255-Byte Packets Statistic Register, offset: 0x2B0 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06714">6714</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae75293961f394557a8b8e65268850ebf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::RMON_R_P256TO511</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx 256- to 511-Byte Packets Statistic Register, offset: 0x2B4 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06715">6715</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaf5deb1871d50cc48366589db309bd16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::RMON_R_P512TO1023</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx 512- to 1023-Byte Packets Statistic Register, offset: 0x2B8 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06716">6716</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a50ae272f0b3e37bc58b1a121adb7f121"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::RMON_R_P64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx 64-Byte Packets Statistic Register, offset: 0x2A8 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06712">6712</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1b958e783198e7f0d8583215bdbb623e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::RMON_R_P65TO127</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx 65- to 127-Byte Packets Statistic Register, offset: 0x2AC </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06713">6713</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8d372b1bd3eae8284c99a6edf897a024"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::RMON_R_P_GTE2048</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx Packets Greater than 2048 Bytes Statistic Register, offset: 0x2C0 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06718">6718</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="add3ce80ae1d16b160ca9ff190372f05b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::RMON_R_PACKETS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx Packet Count Statistic Register, offset: 0x284 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06703">6703</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad7e0f00fad0ca59e3ea781d0ec0e3a30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::RMON_R_UNDERSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx Packets with Less Than 64 Bytes and Good CRC Statistic Register, offset: 0x294 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06707">6707</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a67f008396a91b3162956b24f9ae72099"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::RMON_T_BC_PKT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Broadcast Packets Statistic Register, offset: 0x208 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06674">6674</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8fd59b7104097e11cbb184c4791ddec5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::RMON_T_COL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Collision Count Statistic Register, offset: 0x224 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06681">6681</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac3c4f7f8c87f227a3f5651618222119d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::RMON_T_CRC_ALIGN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Packets with CRC/Align Error Statistic Register, offset: 0x210 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06676">6676</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1c012520007c0432c76685da820eca6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::RMON_T_FRAG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Packets Less Than 64 Bytes and Bad CRC Statistic Register, offset: 0x21C </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06679">6679</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2547c2d67722eb980a78348a8482ffbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::RMON_T_JAB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Packets Greater Than MAX_FL bytes and Bad CRC Statistic Register, offset: 0x220 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06680">6680</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaf4ed69234d69c690c1652275c4d4eab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::RMON_T_MC_PKT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Multicast Packets Statistic Register, offset: 0x20C </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06675">6675</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="aea3f181382dad01eb60af23c56a7d9d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::RMON_T_OCTETS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Octets Statistic Register, offset: 0x244 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06689">6689</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a365ff493cae68cd4ebcc047ef1fc6728"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::RMON_T_OVERSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Packets GT MAX_FL bytes and Good CRC Statistic Register, offset: 0x218 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06678">6678</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a95db7c1c48c2b05c1d0cc7e838fcd301"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::RMON_T_P1024TO2047</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx 1024- to 2047-byte Packets Statistic Register, offset: 0x23C </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06687">6687</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a69cc3fc0f4dd2c25058ad3647694e59a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::RMON_T_P128TO255</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx 128- to 255-byte Packets Statistic Register, offset: 0x230 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06684">6684</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a179dc81d006def74ca3366e6b3a6c34b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::RMON_T_P256TO511</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx 256- to 511-byte Packets Statistic Register, offset: 0x234 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06685">6685</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="adf766f375644d93ae5f495b0d3a5a734"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::RMON_T_P512TO1023</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx 512- to 1023-byte Packets Statistic Register, offset: 0x238 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06686">6686</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad6c5df37a518e4a783d0ec74bc14b2cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::RMON_T_P64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx 64-Byte Packets Statistic Register, offset: 0x228 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06682">6682</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6f9b0875a6260dbe281033eceae709b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::RMON_T_P65TO127</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx 65- to 127-byte Packets Statistic Register, offset: 0x22C </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06683">6683</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a46092252ad8a22149589f62d8a3a1b28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::RMON_T_P_GTE2048</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Packets Greater Than 2048 Bytes Statistic Register, offset: 0x240 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06688">6688</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="adfaeef016c09ca3c1ca7563bbdaffebe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::RMON_T_PACKETS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Packet Count Statistic Register, offset: 0x204 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06673">6673</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5607827f0ac776c6cb525620c0870ad4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ENET_Type::RMON_T_UNDERSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Packets Less Than Bytes and Good CRC Statistic Register, offset: 0x214 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06677">6677</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a49cfa21fc1837cfd58a8f8d159286e46"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::RSEM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO Section Empty Threshold, offset: 0x194 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06661">6661</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a78e0c9198f7b28a5183ad00dc01d6dec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::RSFL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Receive FIFO Section Full Threshold, offset: 0x190 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06660">6660</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a78e9161d922623a708995cda7f50d32c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::TACC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit Accelerator Function Configuration, offset: 0x1C0 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06670">6670</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0f774d8ca4919460b91e4fb11568a888"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::TAEM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO Almost Empty Threshold, offset: 0x1A4 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06665">6665</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac673b821561ab611b0b1ba10ca44d885"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::TAFL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO Almost Full Threshold, offset: 0x1A8 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06666">6666</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0250ac5aaad7995bb08b2213c6e1719f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::TCCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer Compare Capture Register, array offset: 0x60C, array step: 0x8 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06739">6739</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a44766d369a9340a077907deed6107f78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::TCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit Control Register, offset: 0xC4 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06643">6643</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a344e4cceb1173e0a567e912c33b50b23"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::TCSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>offset: 0x608, array step: 0x8 Timer Control Status Register, array offset: 0x608, array step: 0x8 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06738">6738</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa4673b3f5276bced67de7715389a098f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::TDAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit Descriptor Active Register, offset: 0x14 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06632">6632</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaa3290b03f8c1eeec24b72eccb514cef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::TDSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit Buffer Descriptor Ring Start Register, offset: 0x184 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06657">6657</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="aca4cd89cda56d27b449736abfdd69ee6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::TFWR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO Watermark Register, offset: 0x144 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06654">6654</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a272b70e137ff861d88e01ede575cbd82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::TGSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Timer Global Status Register, offset: 0x604 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06736">6736</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="af21e05048bc2b786d0d17147bf57ec36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::TIPG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit Inter-Packet Gap, offset: 0x1AC </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06667">6667</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a class="anchor" id="a832581c4ee3735edefec723badc44137"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ENET_Type::TSEM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO Section Empty Threshold, offset: 0x1A0 </p>

<p>Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l06664">6664</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>SDK/platform/devices/MK64F12/include/<a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_e_n_e_t___type.html">ENET_Type</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
