#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5b25634263c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5b256337d460 .scope module, "mux2" "mux2" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "e0";
    .port_info 1 /INPUT 4 "e1";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 4 "out";
o0x751ecc6b7018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5b2563425a00_0 .net "c", 0 0, o0x751ecc6b7018;  0 drivers
o0x751ecc6b7048 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x5b25634162e0_0 .net "e0", 3 0, o0x751ecc6b7048;  0 drivers
o0x751ecc6b7078 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x5b2563415bc0_0 .net "e1", 3 0, o0x751ecc6b7078;  0 drivers
v0x5b256337dde0_0 .var "out", 3 0;
E_0x5b256338dd10 .event anyedge, v0x5b2563425a00_0, v0x5b2563415bc0_0, v0x5b25634162e0_0;
S_0x5b256341eda0 .scope module, "test" "test" 4 1;
 .timescale 0 0;
L_0x5b2563462100 .functor BUFZ 8, v0x5b256345cfc0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5b2563463020 .functor BUFZ 8, v0x5b256345d640_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5b2563460410_0 .var "add_a_dir_test_failed", 0 0;
v0x5b25634604d0_0 .var "clk", 0 0;
v0x5b2563460590_0 .var "jeq_test_1_failed", 0 0;
v0x5b2563460660_0 .var "mem_sequence_test_failed", 0 0;
v0x5b2563460700_0 .net "regA_out", 7 0, L_0x5b2563462100;  1 drivers
v0x5b2563460830_0 .net "regB_out", 7 0, L_0x5b2563463020;  1 drivers
S_0x5b2563458030 .scope module, "Comp" "computer" 4 15, 5 3 0, S_0x5b256341eda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "alu_out_bus";
L_0x5b2563460af0 .functor BUFZ 8, L_0x5b2563460a00, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5b256345d790_0 .net "C", 0 0, v0x5b2563458820_0;  1 drivers
v0x5b256345d8a0_0 .var "IR", 14 0;
v0x5b256345d980_0 .net "LA", 0 0, v0x5b256345a270_0;  1 drivers
v0x5b256345da70_0 .net "LB", 0 0, v0x5b256345a310_0;  1 drivers
v0x5b256345db60_0 .net "LP", 0 0, v0x5b256345a3b0_0;  1 drivers
v0x5b256345dca0_0 .net "MA", 0 0, v0x5b256345a470_0;  1 drivers
v0x5b256345dd40_0 .net "MW", 0 0, v0x5b256345a580_0;  1 drivers
v0x5b256345de30_0 .net "N", 0 0, L_0x5b2563462f80;  1 drivers
v0x5b256345df20_0 .net "S", 3 0, v0x5b256345a6e0_0;  1 drivers
v0x5b256345dfc0_0 .net "SA", 1 0, v0x5b256345a780_0;  1 drivers
v0x5b256345e060_0 .net "SB", 1 0, v0x5b256345a840_0;  1 drivers
v0x5b256345e100_0 .net "V", 0 0, v0x5b2563458d70_0;  1 drivers
v0x5b256345e1f0_0 .net "WSEL", 1 0, v0x5b256345a9f0_0;  1 drivers
v0x5b256345e290_0 .net "Z", 0 0, L_0x5b2563462e90;  1 drivers
v0x5b256345e380_0 .net *"_ivl_10", 0 0, L_0x5b2563461100;  1 drivers
L_0x751ecc66e0a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5b256345e420_0 .net/2u *"_ivl_12", 1 0, L_0x751ecc66e0a8;  1 drivers
v0x5b256345e500_0 .net *"_ivl_14", 0 0, L_0x5b2563461270;  1 drivers
L_0x751ecc66e0f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5b256345e5c0_0 .net/2u *"_ivl_16", 1 0, L_0x751ecc66e0f0;  1 drivers
v0x5b256345e6a0_0 .net *"_ivl_18", 0 0, L_0x5b2563461360;  1 drivers
L_0x751ecc66e138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5b256345e760_0 .net/2u *"_ivl_20", 7 0, L_0x751ecc66e138;  1 drivers
v0x5b256345e840_0 .net *"_ivl_22", 7 0, L_0x5b2563461520;  1 drivers
v0x5b256345e920_0 .net *"_ivl_24", 7 0, L_0x5b2563461660;  1 drivers
L_0x751ecc66e1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b256345ea00_0 .net/2u *"_ivl_28", 1 0, L_0x751ecc66e1c8;  1 drivers
v0x5b256345eae0_0 .net *"_ivl_30", 0 0, L_0x5b2563461d00;  1 drivers
L_0x751ecc66e210 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5b256345eba0_0 .net/2u *"_ivl_32", 7 0, L_0x751ecc66e210;  1 drivers
L_0x751ecc66e258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5b256345ec80_0 .net/2u *"_ivl_34", 1 0, L_0x751ecc66e258;  1 drivers
v0x5b256345ed60_0 .net *"_ivl_36", 0 0, L_0x5b2563461f30;  1 drivers
L_0x751ecc66e2a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5b256345ee20_0 .net/2u *"_ivl_38", 1 0, L_0x751ecc66e2a0;  1 drivers
v0x5b256345ef00_0 .net *"_ivl_40", 0 0, L_0x5b2563461fd0;  1 drivers
L_0x751ecc66e2e8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5b256345efc0_0 .net/2u *"_ivl_42", 7 0, L_0x751ecc66e2e8;  1 drivers
v0x5b256345f0a0_0 .net *"_ivl_44", 7 0, L_0x5b2563462170;  1 drivers
v0x5b256345f180_0 .net *"_ivl_46", 7 0, L_0x5b25634622f0;  1 drivers
L_0x751ecc66e330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b256345f260_0 .net/2u *"_ivl_50", 1 0, L_0x751ecc66e330;  1 drivers
v0x5b256345f340_0 .net *"_ivl_52", 0 0, L_0x5b2563462640;  1 drivers
L_0x751ecc66e378 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5b256345f400_0 .net/2u *"_ivl_54", 1 0, L_0x751ecc66e378;  1 drivers
v0x5b256345f4e0_0 .net *"_ivl_56", 0 0, L_0x5b2563462810;  1 drivers
L_0x751ecc66e3c0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5b256345f5a0_0 .net/2u *"_ivl_58", 1 0, L_0x751ecc66e3c0;  1 drivers
v0x5b256345f680_0 .net *"_ivl_60", 0 0, L_0x5b2563462900;  1 drivers
v0x5b256345f740_0 .net *"_ivl_62", 7 0, L_0x5b2563462ad0;  1 drivers
v0x5b256345f820_0 .net *"_ivl_64", 7 0, L_0x5b2563462bc0;  1 drivers
L_0x751ecc66e060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b256345f900_0 .net/2u *"_ivl_8", 1 0, L_0x751ecc66e060;  1 drivers
v0x5b256345f9e0_0 .net "alu_out_bus", 7 0, v0x5b2563458ad0_0;  1 drivers
v0x5b256345faa0_0 .net "clk", 0 0, v0x5b25634604d0_0;  1 drivers
v0x5b256345fb40_0 .net "im_out_bus", 14 0, L_0x5b2563460e20;  1 drivers
v0x5b256345fc00_0 .net "literal", 7 0, L_0x5b2563460a00;  1 drivers
v0x5b256345fcc0_0 .net "mem_addr", 7 0, L_0x5b2563460f50;  1 drivers
v0x5b256345fd80_0 .net "mem_din", 7 0, L_0x5b2563461840;  1 drivers
v0x5b256345fe20_0 .net "mem_out_bus", 7 0, L_0x5b2563461bf0;  1 drivers
v0x5b256345fec0_0 .net "opcode", 6 0, L_0x5b2563460910;  1 drivers
v0x5b256345ff60_0 .net "pc_load_val", 7 0, L_0x5b2563460af0;  1 drivers
v0x5b2563460000_0 .net "pc_out_bus", 7 0, v0x5b256345c900_0;  1 drivers
v0x5b25634600a0_0 .net "regA_out_bus", 7 0, v0x5b256345cfc0_0;  1 drivers
v0x5b2563460160_0 .net "regB_out_bus", 7 0, v0x5b256345d640_0;  1 drivers
v0x5b2563460230_0 .net "srcA", 7 0, L_0x5b2563462460;  1 drivers
v0x5b2563460300_0 .net "srcB", 7 0, L_0x5b2563462a30;  1 drivers
L_0x5b2563460910 .part v0x5b256345d8a0_0, 8, 7;
L_0x5b2563460a00 .part v0x5b256345d8a0_0, 0, 8;
L_0x5b2563460f50 .functor MUXZ 8, L_0x5b2563460a00, v0x5b256345d640_0, v0x5b256345a470_0, C4<>;
L_0x5b2563461100 .cmp/eq 2, v0x5b256345a9f0_0, L_0x751ecc66e060;
L_0x5b2563461270 .cmp/eq 2, v0x5b256345a9f0_0, L_0x751ecc66e0a8;
L_0x5b2563461360 .cmp/eq 2, v0x5b256345a9f0_0, L_0x751ecc66e0f0;
L_0x5b2563461520 .functor MUXZ 8, L_0x751ecc66e138, v0x5b256345d640_0, L_0x5b2563461360, C4<>;
L_0x5b2563461660 .functor MUXZ 8, L_0x5b2563461520, v0x5b256345cfc0_0, L_0x5b2563461270, C4<>;
L_0x5b2563461840 .functor MUXZ 8, L_0x5b2563461660, v0x5b2563458ad0_0, L_0x5b2563461100, C4<>;
L_0x5b2563461d00 .cmp/eq 2, v0x5b256345a780_0, L_0x751ecc66e1c8;
L_0x5b2563461f30 .cmp/eq 2, v0x5b256345a780_0, L_0x751ecc66e258;
L_0x5b2563461fd0 .cmp/eq 2, v0x5b256345a780_0, L_0x751ecc66e2a0;
L_0x5b2563462170 .functor MUXZ 8, L_0x751ecc66e2e8, v0x5b256345d640_0, L_0x5b2563461fd0, C4<>;
L_0x5b25634622f0 .functor MUXZ 8, L_0x5b2563462170, v0x5b256345cfc0_0, L_0x5b2563461f30, C4<>;
L_0x5b2563462460 .functor MUXZ 8, L_0x5b25634622f0, L_0x751ecc66e210, L_0x5b2563461d00, C4<>;
L_0x5b2563462640 .cmp/eq 2, v0x5b256345a840_0, L_0x751ecc66e330;
L_0x5b2563462810 .cmp/eq 2, v0x5b256345a840_0, L_0x751ecc66e378;
L_0x5b2563462900 .cmp/eq 2, v0x5b256345a840_0, L_0x751ecc66e3c0;
L_0x5b2563462ad0 .functor MUXZ 8, L_0x5b2563461bf0, v0x5b256345cfc0_0, L_0x5b2563462900, C4<>;
L_0x5b2563462bc0 .functor MUXZ 8, L_0x5b2563462ad0, L_0x5b2563460a00, L_0x5b2563462810, C4<>;
L_0x5b2563462a30 .functor MUXZ 8, L_0x5b2563462bc0, v0x5b256345d640_0, L_0x5b2563462640, C4<>;
S_0x5b2563458200 .scope module, "ALU" "alu" 5 123, 6 6 0, S_0x5b2563458030;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 4 "s";
    .port_info 3 /OUTPUT 8 "out";
    .port_info 4 /OUTPUT 1 "z";
    .port_info 5 /OUTPUT 1 "n";
    .port_info 6 /OUTPUT 1 "c";
    .port_info 7 /OUTPUT 1 "v";
L_0x751ecc66e408 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5b2563458580_0 .net/2u *"_ivl_0", 7 0, L_0x751ecc66e408;  1 drivers
v0x5b2563458680_0 .net "a", 7 0, L_0x5b2563462460;  alias, 1 drivers
v0x5b2563458760_0 .net "b", 7 0, L_0x5b2563462a30;  alias, 1 drivers
v0x5b2563458820_0 .var "c", 0 0;
v0x5b25634588e0_0 .var "diff_ext", 8 0;
v0x5b2563458a10_0 .net "n", 0 0, L_0x5b2563462f80;  alias, 1 drivers
v0x5b2563458ad0_0 .var "out", 7 0;
v0x5b2563458bb0_0 .net "s", 3 0, v0x5b256345a6e0_0;  alias, 1 drivers
v0x5b2563458c90_0 .var "sum_ext", 8 0;
v0x5b2563458d70_0 .var "v", 0 0;
v0x5b2563458e30_0 .net "z", 0 0, L_0x5b2563462e90;  alias, 1 drivers
E_0x5b256338d110/0 .event anyedge, v0x5b2563458bb0_0, v0x5b2563458680_0, v0x5b2563458760_0, v0x5b2563458c90_0;
E_0x5b256338d110/1 .event anyedge, v0x5b2563458ad0_0, v0x5b25634588e0_0;
E_0x5b256338d110 .event/or E_0x5b256338d110/0, E_0x5b256338d110/1;
L_0x5b2563462e90 .cmp/eq 8, v0x5b2563458ad0_0, L_0x751ecc66e408;
L_0x5b2563462f80 .part v0x5b2563458ad0_0, 7, 1;
S_0x5b2563458ff0 .scope module, "CTRL" "control_unit" 5 68, 7 2 0, S_0x5b2563458030;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 1 "Z";
    .port_info 2 /INPUT 1 "N";
    .port_info 3 /INPUT 1 "C";
    .port_info 4 /INPUT 1 "V";
    .port_info 5 /OUTPUT 1 "LA";
    .port_info 6 /OUTPUT 1 "LB";
    .port_info 7 /OUTPUT 2 "SA";
    .port_info 8 /OUTPUT 2 "SB";
    .port_info 9 /OUTPUT 4 "S";
    .port_info 10 /OUTPUT 1 "MW";
    .port_info 11 /OUTPUT 1 "MA";
    .port_info 12 /OUTPUT 2 "WSEL";
    .port_info 13 /OUTPUT 1 "LP";
P_0x5b25634591a0 .param/l "ADD" 1 7 21, C4<0000>;
P_0x5b25634591e0 .param/l "AND_" 1 7 21, C4<0010>;
P_0x5b2563459220 .param/l "INC" 1 7 22, C4<1000>;
P_0x5b2563459260 .param/l "NOT_" 1 7 21, C4<0100>;
P_0x5b25634592a0 .param/l "OR_" 1 7 21, C4<0011>;
P_0x5b25634592e0 .param/l "SA_A" 1 7 16, C4<01>;
P_0x5b2563459320 .param/l "SA_B" 1 7 16, C4<10>;
P_0x5b2563459360 .param/l "SA_U" 1 7 16, C4<11>;
P_0x5b25634593a0 .param/l "SA_Z" 1 7 16, C4<00>;
P_0x5b25634593e0 .param/l "SB_A" 1 7 18, C4<10>;
P_0x5b2563459420 .param/l "SB_B" 1 7 18, C4<00>;
P_0x5b2563459460 .param/l "SB_L" 1 7 18, C4<01>;
P_0x5b25634594a0 .param/l "SB_M" 1 7 18, C4<11>;
P_0x5b25634594e0 .param/l "SHL" 1 7 22, C4<0110>;
P_0x5b2563459520 .param/l "SHR" 1 7 22, C4<0111>;
P_0x5b2563459560 .param/l "SUB" 1 7 21, C4<0001>;
P_0x5b25634595a0 .param/l "W_A" 1 7 25, C4<01>;
P_0x5b25634595e0 .param/l "W_ALU" 1 7 25, C4<00>;
P_0x5b2563459620 .param/l "W_B" 1 7 25, C4<10>;
P_0x5b2563459660 .param/l "W_Z" 1 7 25, C4<11>;
P_0x5b25634596a0 .param/l "XOR_" 1 7 22, C4<0101>;
v0x5b256345a1b0_0 .net "C", 0 0, v0x5b2563458820_0;  alias, 1 drivers
v0x5b256345a270_0 .var "LA", 0 0;
v0x5b256345a310_0 .var "LB", 0 0;
v0x5b256345a3b0_0 .var "LP", 0 0;
v0x5b256345a470_0 .var "MA", 0 0;
v0x5b256345a580_0 .var "MW", 0 0;
v0x5b256345a640_0 .net "N", 0 0, L_0x5b2563462f80;  alias, 1 drivers
v0x5b256345a6e0_0 .var "S", 3 0;
v0x5b256345a780_0 .var "SA", 1 0;
v0x5b256345a840_0 .var "SB", 1 0;
v0x5b256345a920_0 .net "V", 0 0, v0x5b2563458d70_0;  alias, 1 drivers
v0x5b256345a9f0_0 .var "WSEL", 1 0;
v0x5b256345aab0_0 .net "Z", 0 0, L_0x5b2563462e90;  alias, 1 drivers
v0x5b256345ab80_0 .net "opcode", 6 0, L_0x5b2563460910;  alias, 1 drivers
E_0x5b256336c940/0 .event anyedge, v0x5b256345ab80_0, v0x5b2563458e30_0, v0x5b2563458a10_0, v0x5b2563458820_0;
E_0x5b256336c940/1 .event anyedge, v0x5b2563458d70_0;
E_0x5b256336c940 .event/or E_0x5b256336c940/0, E_0x5b256336c940/1;
S_0x5b256345ae00 .scope module, "DM" "data_memory" 5 101, 8 2 0, S_0x5b2563458030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 8 "din";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /OUTPUT 8 "dout";
P_0x5b256345afc0 .param/l "AW" 0 8 2, +C4<00000000000000000000000000001000>;
L_0x5b2563461bf0 .functor BUFZ 8, L_0x5b2563461a60, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5b256345b170_0 .net *"_ivl_0", 7 0, L_0x5b2563461a60;  1 drivers
v0x5b256345b270_0 .net *"_ivl_2", 9 0, L_0x5b2563461b00;  1 drivers
L_0x751ecc66e180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b256345b350_0 .net *"_ivl_5", 1 0, L_0x751ecc66e180;  1 drivers
v0x5b256345b440_0 .net "addr", 7 0, L_0x5b2563460f50;  alias, 1 drivers
v0x5b256345b520_0 .net "clk", 0 0, v0x5b25634604d0_0;  alias, 1 drivers
v0x5b256345b630_0 .net "din", 7 0, L_0x5b2563461840;  alias, 1 drivers
v0x5b256345b710_0 .net "dout", 7 0, L_0x5b2563461bf0;  alias, 1 drivers
v0x5b256345b7f0 .array "mem", 255 0, 7 0;
v0x5b256345b8b0_0 .net "we", 0 0, v0x5b256345a580_0;  alias, 1 drivers
E_0x5b256343da20 .event posedge, v0x5b256345b520_0;
L_0x5b2563461a60 .array/port v0x5b256345b7f0, L_0x5b2563461b00;
L_0x5b2563461b00 .concat [ 8 2 0 0], L_0x5b2563460f50, L_0x751ecc66e180;
S_0x5b256345ba00 .scope module, "IM" "instruction_memory" 5 57, 9 1 0, S_0x5b2563458030;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /OUTPUT 15 "out";
P_0x5b256345bb90 .param/l "AW" 0 9 1, +C4<00000000000000000000000000001000>;
P_0x5b256345bbd0 .param/l "DW" 0 9 1, +C4<00000000000000000000000000001111>;
L_0x5b2563460e20 .functor BUFZ 15, L_0x5b2563460c20, C4<000000000000000>, C4<000000000000000>, C4<000000000000000>;
v0x5b256345bda0_0 .net *"_ivl_0", 14 0, L_0x5b2563460c20;  1 drivers
v0x5b256345bea0_0 .net *"_ivl_2", 9 0, L_0x5b2563460ce0;  1 drivers
L_0x751ecc66e018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b256345bf80_0 .net *"_ivl_5", 1 0, L_0x751ecc66e018;  1 drivers
v0x5b256345c070_0 .net "address", 7 0, v0x5b256345c900_0;  alias, 1 drivers
v0x5b256345c150 .array "mem", 255 0, 14 0;
v0x5b256345c260_0 .net "out", 14 0, L_0x5b2563460e20;  alias, 1 drivers
L_0x5b2563460c20 .array/port v0x5b256345c150, L_0x5b2563460ce0;
L_0x5b2563460ce0 .concat [ 8 2 0 0], v0x5b256345c900_0, L_0x751ecc66e018;
S_0x5b256345c3a0 .scope module, "PC" "pc" 5 49, 10 1 0, S_0x5b2563458030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 8 "din";
    .port_info 3 /OUTPUT 8 "pc";
P_0x5b256345c5d0 .param/l "N" 0 10 1, +C4<00000000000000000000000000001000>;
v0x5b256345c670_0 .net "clk", 0 0, v0x5b25634604d0_0;  alias, 1 drivers
v0x5b256345c740_0 .net "din", 7 0, L_0x5b2563460af0;  alias, 1 drivers
v0x5b256345c800_0 .net "load", 0 0, v0x5b256345a3b0_0;  alias, 1 drivers
v0x5b256345c900_0 .var "pc", 7 0;
S_0x5b256345ca40 .scope module, "regA" "register" 5 83, 11 1 0, S_0x5b2563458030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 8 "out";
P_0x5b256345cc20 .param/l "N" 0 11 1, +C4<00000000000000000000000000001000>;
v0x5b256345ccf0_0 .net "clk", 0 0, v0x5b25634604d0_0;  alias, 1 drivers
v0x5b256345ce00_0 .net "data", 7 0, v0x5b2563458ad0_0;  alias, 1 drivers
v0x5b256345cec0_0 .net "load", 0 0, v0x5b256345a270_0;  alias, 1 drivers
v0x5b256345cfc0_0 .var "out", 7 0;
S_0x5b256345d0f0 .scope module, "regB" "register" 5 87, 11 1 0, S_0x5b2563458030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /OUTPUT 8 "out";
P_0x5b256345d2d0 .param/l "N" 0 11 1, +C4<00000000000000000000000000001000>;
v0x5b256345d3a0_0 .net "clk", 0 0, v0x5b25634604d0_0;  alias, 1 drivers
v0x5b256345d460_0 .net "data", 7 0, v0x5b2563458ad0_0;  alias, 1 drivers
v0x5b256345d570_0 .net "load", 0 0, v0x5b256345a310_0;  alias, 1 drivers
v0x5b256345d640_0 .var "out", 7 0;
    .scope S_0x5b256337d460;
T_0 ;
    %wait E_0x5b256338dd10;
    %load/vec4 v0x5b2563425a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %load/vec4 v0x5b25634162e0_0;
    %store/vec4 v0x5b256337dde0_0, 0, 4;
    %jmp T_0.2;
T_0.1 ;
    %load/vec4 v0x5b2563415bc0_0;
    %store/vec4 v0x5b256337dde0_0, 0, 4;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5b256345c3a0;
T_1 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5b256345c900_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x5b256345c3a0;
T_2 ;
    %wait E_0x5b256343da20;
    %load/vec4 v0x5b256345c800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5b256345c740_0;
    %assign/vec4 v0x5b256345c900_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5b256345c900_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5b256345c900_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5b2563458ff0;
T_3 ;
    %wait E_0x5b256336c940;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b256345a270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b256345a310_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b256345a580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a9f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b256345a3b0_0, 0, 1;
    %load/vec4 v0x5b256345ab80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 7;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 7;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 7;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 7;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 7;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 7;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 7;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 7;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 7;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 7;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 7;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 7;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 7;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 7;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 7;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 7;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 7;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 7;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 7;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 7;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 7;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 7;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 7;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 7;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 7;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 7;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 7;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 7;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 7;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 7;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 7;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 7;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 7;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %pushi/vec4 46, 0, 7;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %dup/vec4;
    %pushi/vec4 47, 0, 7;
    %cmp/u;
    %jmp/1 T_3.47, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 7;
    %cmp/u;
    %jmp/1 T_3.48, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 7;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 7;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 7;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 7;
    %cmp/u;
    %jmp/1 T_3.53, 6;
    %dup/vec4;
    %pushi/vec4 54, 0, 7;
    %cmp/u;
    %jmp/1 T_3.54, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_3.55, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 7;
    %cmp/u;
    %jmp/1 T_3.56, 6;
    %dup/vec4;
    %pushi/vec4 57, 0, 7;
    %cmp/u;
    %jmp/1 T_3.57, 6;
    %dup/vec4;
    %pushi/vec4 58, 0, 7;
    %cmp/u;
    %jmp/1 T_3.58, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 7;
    %cmp/u;
    %jmp/1 T_3.59, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 7;
    %cmp/u;
    %jmp/1 T_3.60, 6;
    %dup/vec4;
    %pushi/vec4 61, 0, 7;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 62, 0, 7;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 7;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 7;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %dup/vec4;
    %pushi/vec4 65, 0, 7;
    %cmp/u;
    %jmp/1 T_3.65, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 7;
    %cmp/u;
    %jmp/1 T_3.66, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 7;
    %cmp/u;
    %jmp/1 T_3.67, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 7;
    %cmp/u;
    %jmp/1 T_3.68, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 7;
    %cmp/u;
    %jmp/1 T_3.69, 6;
    %dup/vec4;
    %pushi/vec4 70, 0, 7;
    %cmp/u;
    %jmp/1 T_3.70, 6;
    %dup/vec4;
    %pushi/vec4 71, 0, 7;
    %cmp/u;
    %jmp/1 T_3.71, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 7;
    %cmp/u;
    %jmp/1 T_3.72, 6;
    %dup/vec4;
    %pushi/vec4 73, 0, 7;
    %cmp/u;
    %jmp/1 T_3.73, 6;
    %dup/vec4;
    %pushi/vec4 74, 0, 7;
    %cmp/u;
    %jmp/1 T_3.74, 6;
    %dup/vec4;
    %pushi/vec4 75, 0, 7;
    %cmp/u;
    %jmp/1 T_3.75, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 7;
    %cmp/u;
    %jmp/1 T_3.76, 6;
    %dup/vec4;
    %pushi/vec4 77, 0, 7;
    %cmp/u;
    %jmp/1 T_3.77, 6;
    %dup/vec4;
    %pushi/vec4 78, 0, 7;
    %cmp/u;
    %jmp/1 T_3.78, 6;
    %dup/vec4;
    %pushi/vec4 79, 0, 7;
    %cmp/u;
    %jmp/1 T_3.79, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 7;
    %cmp/u;
    %jmp/1 T_3.80, 6;
    %dup/vec4;
    %pushi/vec4 81, 0, 7;
    %cmp/u;
    %jmp/1 T_3.81, 6;
    %dup/vec4;
    %pushi/vec4 82, 0, 7;
    %cmp/u;
    %jmp/1 T_3.82, 6;
    %dup/vec4;
    %pushi/vec4 83, 0, 7;
    %cmp/u;
    %jmp/1 T_3.83, 6;
    %dup/vec4;
    %pushi/vec4 84, 0, 7;
    %cmp/u;
    %jmp/1 T_3.84, 6;
    %dup/vec4;
    %pushi/vec4 85, 0, 7;
    %cmp/u;
    %jmp/1 T_3.85, 6;
    %dup/vec4;
    %pushi/vec4 86, 0, 7;
    %cmp/u;
    %jmp/1 T_3.86, 6;
    %dup/vec4;
    %pushi/vec4 87, 0, 7;
    %cmp/u;
    %jmp/1 T_3.87, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 7;
    %cmp/u;
    %jmp/1 T_3.88, 6;
    %dup/vec4;
    %pushi/vec4 89, 0, 7;
    %cmp/u;
    %jmp/1 T_3.89, 6;
    %dup/vec4;
    %pushi/vec4 90, 0, 7;
    %cmp/u;
    %jmp/1 T_3.90, 6;
    %dup/vec4;
    %pushi/vec4 91, 0, 7;
    %cmp/u;
    %jmp/1 T_3.91, 6;
    %jmp T_3.93;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a270_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a310_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a270_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a310_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a270_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a310_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a270_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a310_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a270_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a310_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a270_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a310_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a270_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a310_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a270_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a310_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a270_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a310_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a270_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a310_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a270_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a270_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a310_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a310_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a270_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a310_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a270_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a310_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a270_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a270_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a310_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a310_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a270_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a270_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a310_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a310_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a310_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.38 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.39 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.41 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a9f0_0, 0, 2;
    %jmp T_3.93;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b256345a9f0_0, 0, 2;
    %jmp T_3.93;
T_3.43 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a9f0_0, 0, 2;
    %jmp T_3.93;
T_3.44 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.45 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.46 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.47 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a9f0_0, 0, 2;
    %jmp T_3.93;
T_3.48 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.49 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.50 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.51 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a9f0_0, 0, 2;
    %jmp T_3.93;
T_3.52 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.53 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.54 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.55 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a9f0_0, 0, 2;
    %jmp T_3.93;
T_3.56 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.57 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.58 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.59 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a9f0_0, 0, 2;
    %jmp T_3.93;
T_3.60 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a9f0_0, 0, 2;
    %jmp T_3.93;
T_3.61 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a9f0_0, 0, 2;
    %jmp T_3.93;
T_3.62 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a9f0_0, 0, 2;
    %jmp T_3.93;
T_3.63 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.64 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.65 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.66 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a9f0_0, 0, 2;
    %jmp T_3.93;
T_3.67 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a9f0_0, 0, 2;
    %jmp T_3.93;
T_3.68 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a9f0_0, 0, 2;
    %jmp T_3.93;
T_3.69 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a9f0_0, 0, 2;
    %jmp T_3.93;
T_3.70 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a9f0_0, 0, 2;
    %jmp T_3.93;
T_3.71 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a9f0_0, 0, 2;
    %jmp T_3.93;
T_3.72 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a9f0_0, 0, 2;
    %jmp T_3.93;
T_3.73 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a9f0_0, 0, 2;
    %jmp T_3.93;
T_3.74 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a9f0_0, 0, 2;
    %jmp T_3.93;
T_3.75 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5b256345a9f0_0, 0, 2;
    %jmp T_3.93;
T_3.76 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5b256345a9f0_0, 0, 2;
    %jmp T_3.93;
T_3.77 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.78 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.79 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.81 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.82 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a470_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b256345a780_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5b256345a840_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5b256345a6e0_0, 0, 4;
    %jmp T_3.93;
T_3.83 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a3b0_0, 0, 1;
    %jmp T_3.93;
T_3.84 ;
    %load/vec4 v0x5b256345aab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.94, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a3b0_0, 0, 1;
T_3.94 ;
    %jmp T_3.93;
T_3.85 ;
    %load/vec4 v0x5b256345aab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.96, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a3b0_0, 0, 1;
T_3.96 ;
    %jmp T_3.93;
T_3.86 ;
    %load/vec4 v0x5b256345a640_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.100, 9;
    %load/vec4 v0x5b256345aab0_0;
    %nor/r;
    %and;
T_3.100;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.98, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a3b0_0, 0, 1;
T_3.98 ;
    %jmp T_3.93;
T_3.87 ;
    %load/vec4 v0x5b256345a640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.101, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a3b0_0, 0, 1;
T_3.101 ;
    %jmp T_3.93;
T_3.88 ;
    %load/vec4 v0x5b256345a640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.103, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a3b0_0, 0, 1;
T_3.103 ;
    %jmp T_3.93;
T_3.89 ;
    %load/vec4 v0x5b256345a640_0;
    %flag_set/vec4 8;
    %jmp/1 T_3.107, 8;
    %load/vec4 v0x5b256345aab0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_3.107;
    %jmp/0xz  T_3.105, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a3b0_0, 0, 1;
T_3.105 ;
    %jmp T_3.93;
T_3.90 ;
    %load/vec4 v0x5b256345a1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.108, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a3b0_0, 0, 1;
T_3.108 ;
    %jmp T_3.93;
T_3.91 ;
    %load/vec4 v0x5b256345a920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.110, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b256345a3b0_0, 0, 1;
T_3.110 ;
    %jmp T_3.93;
T_3.93 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5b256345ca40;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b256345cfc0_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0x5b256345ca40;
T_5 ;
    %wait E_0x5b256343da20;
    %load/vec4 v0x5b256345cec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5b256345ce00_0;
    %assign/vec4 v0x5b256345cfc0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5b256345d0f0;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b256345d640_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_0x5b256345d0f0;
T_7 ;
    %wait E_0x5b256343da20;
    %load/vec4 v0x5b256345d570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5b256345d460_0;
    %assign/vec4 v0x5b256345d640_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5b256345ae00;
T_8 ;
    %wait E_0x5b256343da20;
    %load/vec4 v0x5b256345b8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5b256345b630_0;
    %load/vec4 v0x5b256345b440_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b256345b7f0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5b2563458200;
T_9 ;
    %wait E_0x5b256338d110;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b2563458ad0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2563458820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2563458d70_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5b2563458c90_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5b25634588e0_0, 0, 9;
    %load/vec4 v0x5b2563458bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5b2563458ad0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2563458820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2563458d70_0, 0, 1;
    %jmp T_9.10;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5b2563458680_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5b2563458760_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x5b2563458c90_0, 0, 9;
    %load/vec4 v0x5b2563458c90_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5b2563458ad0_0, 0, 8;
    %load/vec4 v0x5b2563458c90_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x5b2563458820_0, 0, 1;
    %load/vec4 v0x5b2563458680_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5b2563458760_0;
    %parti/s 1, 7, 4;
    %xor;
    %inv;
    %load/vec4 v0x5b2563458ad0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5b2563458680_0;
    %parti/s 1, 7, 4;
    %xor;
    %and;
    %store/vec4 v0x5b2563458d70_0, 0, 1;
    %jmp T_9.10;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5b2563458680_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5b2563458760_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v0x5b25634588e0_0, 0, 9;
    %load/vec4 v0x5b25634588e0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5b2563458ad0_0, 0, 8;
    %load/vec4 v0x5b25634588e0_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x5b2563458820_0, 0, 1;
    %load/vec4 v0x5b2563458680_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5b2563458760_0;
    %parti/s 1, 7, 4;
    %xor;
    %load/vec4 v0x5b2563458ad0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5b2563458680_0;
    %parti/s 1, 7, 4;
    %xor;
    %and;
    %store/vec4 v0x5b2563458d70_0, 0, 1;
    %jmp T_9.10;
T_9.2 ;
    %load/vec4 v0x5b2563458680_0;
    %load/vec4 v0x5b2563458760_0;
    %and;
    %store/vec4 v0x5b2563458ad0_0, 0, 8;
    %jmp T_9.10;
T_9.3 ;
    %load/vec4 v0x5b2563458680_0;
    %load/vec4 v0x5b2563458760_0;
    %or;
    %store/vec4 v0x5b2563458ad0_0, 0, 8;
    %jmp T_9.10;
T_9.4 ;
    %load/vec4 v0x5b2563458680_0;
    %inv;
    %store/vec4 v0x5b2563458ad0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2563458820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2563458d70_0, 0, 1;
    %jmp T_9.10;
T_9.5 ;
    %load/vec4 v0x5b2563458680_0;
    %load/vec4 v0x5b2563458760_0;
    %xor;
    %store/vec4 v0x5b2563458ad0_0, 0, 8;
    %jmp T_9.10;
T_9.6 ;
    %load/vec4 v0x5b2563458680_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5b2563458ad0_0, 0, 8;
    %load/vec4 v0x5b2563458680_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x5b2563458820_0, 0, 1;
    %jmp T_9.10;
T_9.7 ;
    %load/vec4 v0x5b2563458680_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5b2563458ad0_0, 0, 8;
    %load/vec4 v0x5b2563458680_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5b2563458820_0, 0, 1;
    %jmp T_9.10;
T_9.8 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5b2563458680_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 9;
    %store/vec4 v0x5b2563458c90_0, 0, 9;
    %load/vec4 v0x5b2563458c90_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5b2563458ad0_0, 0, 8;
    %load/vec4 v0x5b2563458c90_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x5b2563458820_0, 0, 1;
    %load/vec4 v0x5b2563458680_0;
    %parti/s 1, 7, 4;
    %pushi/vec4 0, 0, 1;
    %xor;
    %inv;
    %load/vec4 v0x5b2563458ad0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5b2563458680_0;
    %parti/s 1, 7, 4;
    %xor;
    %and;
    %store/vec4 v0x5b2563458d70_0, 0, 1;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5b2563458030;
T_10 ;
    %wait E_0x5b256343da20;
    %load/vec4 v0x5b256345fb40_0;
    %assign/vec4 v0x5b256345d8a0_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5b256341eda0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b25634604d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2563460660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2563460410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b2563460590_0, 0, 1;
    %end;
    .thread T_11, $init;
    .scope S_0x5b256341eda0;
T_12 ;
    %vpi_call/w 4 29 "$dumpfile", "out/dump.vcd" {0 0 0};
    %vpi_call/w 4 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5b256341eda0 {0 0 0};
    %vpi_call/w 4 31 "$readmemb", "im_memory.dat", v0x5b256345c150 {0 0 0};
    %vpi_call/w 4 34 "$display", "\012----- STARTING TEST: Full Memory Sequence -----" {0 0 0};
    %vpi_call/w 4 37 "$display", "\012--- Part 1: Testing RegB -> Memory -> RegA ---" {0 0 0};
    %delay 2, 0;
    %vpi_call/w 4 41 "$display", "CHECK @ t=%0t: After MOV B, 99 -> regB = %d", $time, v0x5b2563460830_0 {0 0 0};
    %load/vec4 v0x5b2563460830_0;
    %cmpi/ne 99, 0, 8;
    %jmp/0xz  T_12.0, 6;
    %vpi_call/w 4 43 "$error", "FAIL [Part 1]: regB expected 99, got %d", v0x5b2563460830_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2563460660_0, 0, 1;
T_12.0 ;
    %delay 2, 0;
    %vpi_call/w 4 49 "$display", "CHECK @ t=%0t: After MOV (50), B -> DM[50] = %d", $time, &A<v0x5b256345b7f0, 50> {0 0 0};
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b256345b7f0, 4;
    %cmpi/ne 99, 0, 8;
    %jmp/0xz  T_12.2, 6;
    %vpi_call/w 4 51 "$error", "FAIL [Part 1]: DM[50] expected 99, got %d", &A<v0x5b256345b7f0, 50> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2563460660_0, 0, 1;
T_12.2 ;
    %delay 2, 0;
    %vpi_call/w 4 57 "$display", "CHECK @ t=%0t: After MOV A, (50) -> regA = %d", $time, v0x5b2563460700_0 {0 0 0};
    %load/vec4 v0x5b2563460700_0;
    %cmpi/ne 99, 0, 8;
    %jmp/0xz  T_12.4, 6;
    %vpi_call/w 4 59 "$error", "FAIL [Part 1]: regA expected 99, got %d", v0x5b2563460700_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2563460660_0, 0, 1;
T_12.4 ;
    %vpi_call/w 4 64 "$display", "\012--- Part 2: Testing RegA -> Memory -> RegB ---" {0 0 0};
    %delay 2, 0;
    %vpi_call/w 4 68 "$display", "CHECK @ t=%0t: After MOV A, 123 -> regA = %d", $time, v0x5b2563460700_0 {0 0 0};
    %load/vec4 v0x5b2563460700_0;
    %cmpi/ne 123, 0, 8;
    %jmp/0xz  T_12.6, 6;
    %vpi_call/w 4 70 "$error", "FAIL [Part 2]: regA expected 123, got %d", v0x5b2563460700_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2563460660_0, 0, 1;
T_12.6 ;
    %delay 2, 0;
    %vpi_call/w 4 76 "$display", "CHECK @ t=%0t: After MOV (51), A -> DM[51] = %d", $time, &A<v0x5b256345b7f0, 51> {0 0 0};
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b256345b7f0, 4;
    %cmpi/ne 123, 0, 8;
    %jmp/0xz  T_12.8, 6;
    %vpi_call/w 4 78 "$error", "FAIL [Part 2]: DM[51] expected 123, got %d", &A<v0x5b256345b7f0, 51> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2563460660_0, 0, 1;
T_12.8 ;
    %delay 2, 0;
    %vpi_call/w 4 84 "$display", "CHECK @ t=%0t: After MOV B, (51) -> regB = %d", $time, v0x5b2563460830_0 {0 0 0};
    %load/vec4 v0x5b2563460830_0;
    %cmpi/ne 123, 0, 8;
    %jmp/0xz  T_12.10, 6;
    %vpi_call/w 4 86 "$error", "FAIL [Part 2]: regB expected 123, got %d", v0x5b2563460830_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2563460660_0, 0, 1;
T_12.10 ;
    %vpi_call/w 4 91 "$display", "\012--- Part 3: Testing Overwrite and Edge Cases ---" {0 0 0};
    %delay 2, 0;
    %vpi_call/w 4 95 "$display", "CHECK @ t=%0t: After MOV A, 255 -> regA = %d", $time, v0x5b2563460700_0 {0 0 0};
    %load/vec4 v0x5b2563460700_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_12.12, 6;
    %vpi_call/w 4 97 "$error", "FAIL [Part 3]: regA expected 255, got %d", v0x5b2563460700_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2563460660_0, 0, 1;
T_12.12 ;
    %delay 2, 0;
    %vpi_call/w 4 103 "$display", "CHECK @ t=%0t: After MOV (50), A [Overwrite] -> DM[50] = %d", $time, &A<v0x5b256345b7f0, 50> {0 0 0};
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b256345b7f0, 4;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_12.14, 6;
    %vpi_call/w 4 105 "$error", "FAIL [Part 3]: DM[50] expected 255 after overwrite, got %d", &A<v0x5b256345b7f0, 50> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2563460660_0, 0, 1;
T_12.14 ;
    %delay 2, 0;
    %vpi_call/w 4 111 "$display", "CHECK @ t=%0t: After MOV A, 0 -> regA = %d", $time, v0x5b2563460700_0 {0 0 0};
    %load/vec4 v0x5b2563460700_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_12.16, 6;
    %vpi_call/w 4 113 "$error", "FAIL [Part 3]: regA expected 0, got %d", v0x5b2563460700_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2563460660_0, 0, 1;
T_12.16 ;
    %delay 2, 0;
    %vpi_call/w 4 119 "$display", "CHECK @ t=%0t: After MOV A, (50) [Read Overwritten Value] -> regA = %d", $time, v0x5b2563460700_0 {0 0 0};
    %load/vec4 v0x5b2563460700_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_12.18, 6;
    %vpi_call/w 4 121 "$error", "FAIL [Part 3]: Read of overwritten DM[50] expected 255, got %d", v0x5b2563460700_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2563460660_0, 0, 1;
T_12.18 ;
    %load/vec4 v0x5b2563460660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.20, 8;
    %vpi_call/w 4 127 "$display", ">>>>> ALL MEMORY SEQUENCE TESTS PASSED! <<<<< " {0 0 0};
    %jmp T_12.21;
T_12.20 ;
    %vpi_call/w 4 129 "$display", ">>>>> MEMORY SEQUENCE TEST FAILED! <<<<< " {0 0 0};
T_12.21 ;
    %vpi_call/w 4 133 "$display", "\012----- STARTING TEST: ADD A, (Dir) -----" {0 0 0};
    %delay 2, 0;
    %vpi_call/w 4 137 "$display", "CHECK @ t=%0t: After MOV A, 100 -> regA = %d", $time, v0x5b2563460700_0 {0 0 0};
    %load/vec4 v0x5b2563460700_0;
    %cmpi/ne 100, 0, 8;
    %jmp/0xz  T_12.22, 6;
    %vpi_call/w 4 139 "$error", "FAIL [ADD A, Dir]: regA expected 100, got %d", v0x5b2563460700_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2563460410_0, 0, 1;
T_12.22 ;
    %delay 2, 0;
    %vpi_call/w 4 145 "$display", "CHECK @ t=%0t: After MOV B, 50 -> regB = %d", $time, v0x5b2563460830_0 {0 0 0};
    %load/vec4 v0x5b2563460830_0;
    %cmpi/ne 50, 0, 8;
    %jmp/0xz  T_12.24, 6;
    %vpi_call/w 4 147 "$error", "FAIL [ADD A, Dir]: regB expected 50, got %d", v0x5b2563460830_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2563460410_0, 0, 1;
T_12.24 ;
    %delay 2, 0;
    %vpi_call/w 4 153 "$display", "CHECK @ t=%0t: After MOV (120), B -> DM[120] = %d", $time, &A<v0x5b256345b7f0, 120> {0 0 0};
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b256345b7f0, 4;
    %cmpi/ne 50, 0, 8;
    %jmp/0xz  T_12.26, 6;
    %vpi_call/w 4 155 "$error", "FAIL [ADD A, Dir]: DM[120] expected 50, got %d", &A<v0x5b256345b7f0, 120> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2563460410_0, 0, 1;
T_12.26 ;
    %delay 2, 0;
    %vpi_call/w 4 161 "$display", "CHECK @ t=%0t: After ADD A, (120) -> regA = %d", $time, v0x5b2563460700_0 {0 0 0};
    %load/vec4 v0x5b2563460700_0;
    %cmpi/ne 150, 0, 8;
    %jmp/0xz  T_12.28, 6;
    %vpi_call/w 4 163 "$error", "FAIL [ADD A, Dir]: regA expected 150, got %d", v0x5b2563460700_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2563460410_0, 0, 1;
T_12.28 ;
    %load/vec4 v0x5b2563460410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.30, 8;
    %vpi_call/w 4 169 "$display", ">>>>> ADD A, (Dir) TEST PASSED! <<<<< " {0 0 0};
    %jmp T_12.31;
T_12.30 ;
    %vpi_call/w 4 171 "$display", ">>>>> ADD A, (Dir) TEST FAILED! <<<<< " {0 0 0};
T_12.31 ;
    %vpi_call/w 4 175 "$display", "\012----- STARTING TEST: JEQ - Case 1 (A == B) -----" {0 0 0};
    %delay 16, 0;
    %vpi_call/w 4 179 "$display", "CHECK @ t=%0t: After IF/ELSE program (A==B) -> DM[100] = %d", $time, &A<v0x5b256345b7f0, 100> {0 0 0};
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5b256345b7f0, 4;
    %cmpi/ne 1, 0, 8;
    %jmp/0xz  T_12.32, 6;
    %vpi_call/w 4 181 "$error", "FAIL [JEQ Case 1]: DM[100] expected 1, got %d. The jump was likely not taken.", &A<v0x5b256345b7f0, 100> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b2563460590_0, 0, 1;
T_12.32 ;
    %load/vec4 v0x5b2563460590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.34, 8;
    %vpi_call/w 4 187 "$display", ">>>>> JEQ (A == B) TEST PASSED! <<<<< " {0 0 0};
    %jmp T_12.35;
T_12.34 ;
    %vpi_call/w 4 189 "$display", ">>>>> JEQ (A == B) TEST FAILED! <<<<< " {0 0 0};
T_12.35 ;
    %delay 2, 0;
    %vpi_call/w 4 193 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x5b256341eda0;
T_13 ;
    %delay 1, 0;
    %load/vec4 v0x5b25634604d0_0;
    %inv;
    %store/vec4 v0x5b25634604d0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "mux2.v";
    "testbench_memory.v";
    "computer.v";
    "alu.v";
    "control_unit.v";
    "data_memory.v";
    "instruction_memory.v";
    "pc.v";
    "register.v";
