INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/src/SwitzySpeedy_g/SwitzySpeedy_g.srcs/sources_1/new/button_debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/src/SwitzySpeedy_g/SwitzySpeedy_g.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/src/SwitzySpeedy_g/SwitzySpeedy_g.srcs/sources_1/new/fnd_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fnd_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/src/SwitzySpeedy_g/SwitzySpeedy_g.srcs/sources_1/new/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/src/SwitzySpeedy_g/SwitzySpeedy_g.srcs/sources_1/new/popcount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module popcount
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/src/SwitzySpeedy_g/SwitzySpeedy_g.srcs/sources_1/new/segment_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/src/SwitzySpeedy_g/SwitzySpeedy_g.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/FPGA/src/SwitzySpeedy_g/SwitzySpeedy_g.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
