# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Semana5-Trabalho1.srcs/sources_1/new/Trabalho1.vhd" \

# Do not sort compile order
nosort
