#include <string.h>
#include "Commands.h"

#define COMMANDS_COUNT 1029

const Compresssed_CommandInfo commandsTable[] = 
{
	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 1, 0, 3, 0, {0x00, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_REG, REG_TYPE_R8, 0}, {0, 0, 0}}, "ADD"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 1, 0, 3, 0, {0x01, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}}, "ADD"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 0, 0, 3, 0, {0x02, 0x00},{{OPERAND_REG, REG_TYPE_R8, 0}, {OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}}, "ADD"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 0, 0, 3, 0, {0x03, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}}, "ADD"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_AL, {0x04, 0x00},{{OPERAND_REG, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "ADD"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_EAX, {0x05, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM32, 1}, {0, 0, 0}}, "ADD"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_ES, {0x06, 0x00},{{OPERAND_REG, REG_TYPE_SREG, 0}, {0, 0, 0}, {0, 0, 0}}, "PUSH"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_ES, {0x07, 0x00},{{OPERAND_REG, REG_TYPE_SREG, 0}, {0, 0, 0}, {0, 0, 0}}, "POP"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 1, 0, 3, 0, {0x08, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_REG, REG_TYPE_R8, 0}, {0, 0, 0}}, "OR"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 1, 0, 3, 0, {0x09, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}}, "OR"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 0, 0, 3, 0, {0x0a, 0x00},{{OPERAND_REG, REG_TYPE_R8, 0}, {OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}}, "OR"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 0, 0, 3, 0, {0x0b, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}}, "OR"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_AL, {0x0c, 0x00},{{OPERAND_REG, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "OR"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_EAX, {0x0d, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM32, 1}, {0, 0, 0}}, "OR"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_CS, {0x0e, 0x00},{{OPERAND_REG, REG_TYPE_SREG, 0}, {0, 0, 0}, {0, 0, 0}}, "PUSH"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 1, 0, 3, 0, {0x10, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_REG, REG_TYPE_R8, 0}, {0, 0, 0}}, "ADC"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 1, 0, 3, 0, {0x11, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}}, "ADC"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 0, 0, 3, 0, {0x12, 0x00},{{OPERAND_REG, REG_TYPE_R8, 0}, {OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}}, "ADC"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 0, 0, 3, 0, {0x13, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}}, "ADC"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_AL, {0x14, 0x00},{{OPERAND_REG, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "ADC"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_EAX, {0x15, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM32, 1}, {0, 0, 0}}, "ADC"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_SS, {0x16, 0x00},{{OPERAND_REG, REG_TYPE_SREG, 0}, {0, 0, 0}, {0, 0, 0}}, "PUSH"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_SS, {0x17, 0x00},{{OPERAND_REG, REG_TYPE_SREG, 0}, {0, 0, 0}, {0, 0, 0}}, "POP"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 1, 0, 3, 0, {0x18, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_REG, REG_TYPE_R8, 0}, {0, 0, 0}}, "SBB"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 1, 0, 3, 0, {0x19, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}}, "SBB"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 0, 0, 3, 0, {0x1a, 0x00},{{OPERAND_REG, REG_TYPE_R8, 0}, {OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}}, "SBB"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 0, 0, 3, 0, {0x1b, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}}, "SBB"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_AL, {0x1c, 0x00},{{OPERAND_REG, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "SBB"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_EAX, {0x1d, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM32, 1}, {0, 0, 0}}, "SBB"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_DS, {0x1e, 0x00},{{OPERAND_REG, REG_TYPE_SREG, 0}, {0, 0, 0}, {0, 0, 0}}, "PUSH"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_DS, {0x1f, 0x00},{{OPERAND_REG, REG_TYPE_SREG, 0}, {0, 0, 0}, {0, 0, 0}}, "POP"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 1, 0, 3, 0, {0x20, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_REG, REG_TYPE_R8, 0}, {0, 0, 0}}, "AND"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 1, 0, 3, 0, {0x21, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}}, "AND"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 0, 0, 3, 0, {0x22, 0x00},{{OPERAND_REG, REG_TYPE_R8, 0}, {OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}}, "AND"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 0, 0, 3, 0, {0x23, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}}, "AND"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_AL, {0x24, 0x00},{{OPERAND_REG, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "AND"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_EAX, {0x25, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM32, 1}, {0, 0, 0}}, "AND"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0x27, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "DAA"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 1, 0, 3, 0, {0x28, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_REG, REG_TYPE_R8, 0}, {0, 0, 0}}, "SUB"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 1, 0, 3, 0, {0x29, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}}, "SUB"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 0, 0, 3, 0, {0x2a, 0x00},{{OPERAND_REG, REG_TYPE_R8, 0}, {OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}}, "SUB"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 0, 0, 3, 0, {0x2b, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}}, "SUB"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_AL, {0x2c, 0x00},{{OPERAND_REG, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "SUB"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_EAX, {0x2d, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM32, 1}, {0, 0, 0}}, "SUB"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0x2f, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "DAS"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 1, 0, 3, 0, {0x30, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_REG, REG_TYPE_R8, 0}, {0, 0, 0}}, "XOR"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 1, 0, 3, 0, {0x31, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}}, "XOR"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 0, 0, 3, 0, {0x32, 0x00},{{OPERAND_REG, REG_TYPE_R8, 0}, {OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}}, "XOR"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 0, 0, 3, 0, {0x33, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}}, "XOR"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_AL, {0x34, 0x00},{{OPERAND_REG, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "XOR"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_EAX, {0x35, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM32, 1}, {0, 0, 0}}, "XOR"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0x37, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "AAA"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 0, 0, 3, 0, {0x38, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_REG, REG_TYPE_R8, 0}, {0, 0, 0}}, "CMP"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 0, 0, 3, 0, {0x39, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}}, "CMP"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 0, 0, 3, 0, {0x3a, 0x00},{{OPERAND_REG, REG_TYPE_R8, 0}, {OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}}, "CMP"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 0, 0, 3, 0, {0x3b, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}}, "CMP"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_AL, {0x3c, 0x00},{{OPERAND_REG, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "CMP"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_EAX, {0x3d, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM32, 1}, {0, 0, 0}}, "CMP"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0x3f, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "AAS"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_EAX, {0x40, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "INC"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_ECX, {0x41, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "INC"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_EDX, {0x42, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "INC"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_EBX, {0x43, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "INC"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_ESP, {0x44, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "INC"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_EBP, {0x45, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "INC"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_ESI, {0x46, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "INC"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_EDI, {0x47, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "INC"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_EAX, {0x48, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "DEC"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_ECX, {0x49, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "DEC"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_EDX, {0x4a, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "DEC"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_EBX, {0x4b, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "DEC"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_ESP, {0x4c, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "DEC"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_EBP, {0x4d, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "DEC"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_ESI, {0x4e, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "DEC"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_EDI, {0x4f, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "DEC"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_EAX, {0x50, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "PUSH"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_ECX, {0x51, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "PUSH"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_EDX, {0x52, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "PUSH"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_EBX, {0x53, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "PUSH"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_ESP, {0x54, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "PUSH"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_EBP, {0x55, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "PUSH"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_ESI, {0x56, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "PUSH"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_EDI, {0x57, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "PUSH"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_EAX, {0x58, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "POP"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_ECX, {0x59, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "POP"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_EDX, {0x5a, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "POP"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_EBX, {0x5b, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "POP"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_ESP, {0x5c, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "POP"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_EBP, {0x5d, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "POP"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_ESI, {0x5e, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "POP"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, REG_EDI, {0x5f, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "POP"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_03, 0, 0, 0, 3, 0, {0x60, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "PUSHAD"},
	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_01, 0, 0, 0, 3, 0, {0x60, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "PUSHA"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_03, 0, 0, 0, 3, 0, {0x61, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "POPAD"},
	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_01, 0, 0, 0, 3, 0, {0x61, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "POPA"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_01, 2, 0, 0, 3, 0, {0x62, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_MEM, 0, 1}, {0, 0, 0}}, "BOUND"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_02, 2, 0, 0, 3, 0, {0x63, 0x00},{{OPERAND_RM, REG_TYPE_R16, 0}, {OPERAND_REG, REG_TYPE_R16, 0}, {0, 0, 0}}, "ARPL"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_01, 1, 0, 0, 3, 0, {0x68, 0x00},{{OPERAND_IMM, IMM32, 1}, {0, 0, 0}, {0, 0, 0}}, "PUSH"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_01, 3, 0, 0, 3, 0, {0x69, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM32, 1}}, "IMUL"},
	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_01, 1, 0, 0, 3, 0, {0x6a, 0x00},{{OPERAND_IMM, IMM8, 0}, {0, 0, 0}, {0, 0, 0}}, "PUSH"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_01, 3, 0, 0, 3, 0, {0x6b, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM8, 0}}, "IMUL"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_01, 0, 0, 0, 3, 0, {0x6c, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "INSB"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_03, 0, 0, 0, 3, 0, {0x6d, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "INSD"},
	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_01, 0, 0, 0, 3, 0, {0x6d, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "INSW"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_01, 0, 0, 0, 3, 0, {0x6e, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "OUTSB"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_03, 0, 0, 0, 3, 0, {0x6f, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "OUTSD"},
	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_01, 0, 0, 0, 3, 0, {0x6f, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "OUTSW"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 3, 0, {0x70, 0x00},{{OPERAND_OFFSET, OFF8, 0}, {0, 0, 0}, {0, 0, 0}}, "JO"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 3, 0, {0x71, 0x00},{{OPERAND_OFFSET, OFF8, 0}, {0, 0, 0}, {0, 0, 0}}, "JNO"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 3, 0, {0x72, 0x00},{{OPERAND_OFFSET, OFF8, 0}, {0, 0, 0}, {0, 0, 0}}, "JC"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 3, 0, {0x73, 0x00},{{OPERAND_OFFSET, OFF8, 0}, {0, 0, 0}, {0, 0, 0}}, "JNC"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 3, 0, {0x74, 0x00},{{OPERAND_OFFSET, OFF8, 0}, {0, 0, 0}, {0, 0, 0}}, "JZ"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 3, 0, {0x75, 0x00},{{OPERAND_OFFSET, OFF8, 0}, {0, 0, 0}, {0, 0, 0}}, "JNZ"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 3, 0, {0x76, 0x00},{{OPERAND_OFFSET, OFF8, 0}, {0, 0, 0}, {0, 0, 0}}, "JNA"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 3, 0, {0x77, 0x00},{{OPERAND_OFFSET, OFF8, 0}, {0, 0, 0}, {0, 0, 0}}, "JA"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 3, 0, {0x78, 0x00},{{OPERAND_OFFSET, OFF8, 0}, {0, 0, 0}, {0, 0, 0}}, "JS"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 3, 0, {0x79, 0x00},{{OPERAND_OFFSET, OFF8, 0}, {0, 0, 0}, {0, 0, 0}}, "JNS"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 3, 0, {0x7a, 0x00},{{OPERAND_OFFSET, OFF8, 0}, {0, 0, 0}, {0, 0, 0}}, "JP"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 3, 0, {0x7b, 0x00},{{OPERAND_OFFSET, OFF8, 0}, {0, 0, 0}, {0, 0, 0}}, "JNP"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 3, 0, {0x7c, 0x00},{{OPERAND_OFFSET, OFF8, 0}, {0, 0, 0}, {0, 0, 0}}, "JL"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 3, 0, {0x7d, 0x00},{{OPERAND_OFFSET, OFF8, 0}, {0, 0, 0}, {0, 0, 0}}, "JNL"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 3, 0, {0x7e, 0x00},{{OPERAND_OFFSET, OFF8, 0}, {0, 0, 0}, {0, 0, 0}}, "JNG"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 3, 0, {0x7f, 0x00},{{OPERAND_OFFSET, OFF8, 0}, {0, 0, 0}, {0, 0, 0}}, "JG"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 1, 0, 3, 0, {0x80, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "ADD"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 1, 1, 3, 0, {0x80, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "OR"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 1, 2, 3, 0, {0x80, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "ADC"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 1, 3, 3, 0, {0x80, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "SBB"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 1, 4, 3, 0, {0x80, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "AND"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 1, 5, 3, 0, {0x80, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "SUB"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 1, 6, 3, 0, {0x80, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "XOR"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 7, 3, 0, {0x80, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "CMP"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 1, 0, 3, 0, {0x81, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM32, 1}, {0, 0, 0}}, "ADD"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 1, 1, 3, 0, {0x81, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM32, 1}, {0, 0, 0}}, "OR"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 1, 2, 3, 0, {0x81, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM32, 1}, {0, 0, 0}}, "ADC"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 1, 3, 3, 0, {0x81, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM32, 1}, {0, 0, 0}}, "SBB"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 1, 4, 3, 0, {0x81, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM32, 1}, {0, 0, 0}}, "AND"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 1, 5, 3, 0, {0x81, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM32, 1}, {0, 0, 0}}, "SUB"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 1, 6, 3, 0, {0x81, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM32, 1}, {0, 0, 0}}, "XOR"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 7, 3, 0, {0x81, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM32, 1}, {0, 0, 0}}, "CMP"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 1, 0, 3, 0, {0x82, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "ADD"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 1, 1, 3, 0, {0x82, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "OR"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 1, 2, 3, 0, {0x82, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "ADC"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 1, 3, 3, 0, {0x82, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "SBB"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 1, 4, 3, 0, {0x82, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "AND"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 1, 5, 3, 0, {0x82, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "SUB"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 1, 6, 3, 0, {0x82, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "XOR"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 7, 3, 0, {0x82, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "CMP"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 1, 0, 3, 0, {0x83, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "ADD"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_03, 2, 1, 1, 3, 0, {0x83, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "OR"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 1, 2, 3, 0, {0x83, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "ADC"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 1, 3, 3, 0, {0x83, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "SBB"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_03, 2, 1, 4, 3, 0, {0x83, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "AND"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 1, 5, 3, 0, {0x83, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "SUB"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_03, 2, 1, 6, 3, 0, {0x83, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "XOR"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 7, 3, 0, {0x83, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "CMP"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 0, 0, 3, 0, {0x84, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_REG, REG_TYPE_R8, 0}, {0, 0, 0}}, "TEST"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 0, 0, 3, 0, {0x85, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}}, "TEST"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 1, 0, 3, 0, {0x86, 0x00},{{OPERAND_REG, REG_TYPE_R8, 0}, {OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}}, "XCHG"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 1, 0, 3, 0, {0x87, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}}, "XCHG"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 0, 0, 3, 0, {0x88, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_REG, REG_TYPE_R8, 0}, {0, 0, 0}}, "MOV"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 0, 0, 3, 0, {0x89, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}}, "MOV"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 0, 0, 3, 0, {0x8a, 0x00},{{OPERAND_REG, REG_TYPE_R8, 0}, {OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}}, "MOV"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 0, 0, 3, 0, {0x8b, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}}, "MOV"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 0, 0, 3, 0, {0x8c, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_SREG, 0}, {0, 0, 0}}, "MOV"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 0, 0, 3, 0, {0x8d, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_MEM, 0, 0}, {0, 0, 0}}, "LEA"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 0, 0, 3, 0, {0x8e, 0x00},{{OPERAND_REG, REG_TYPE_SREG, 0}, {OPERAND_RM, REG_TYPE_R16, 0}, {0, 0, 0}}, "MOV"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 0, 3, 0, {0x8f, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "POP"},

	{CMPRSD_PREFIX_REPZ, 0, 0, NO_MODRM,PROC_AFTER_P4, 0, 0, 0, 3, 0, {0x90, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "PAUSE"},
	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0x90, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "NOP"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 1, REG_ECX, {0x91, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}}, "XCHG"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 1, REG_EDX, {0x92, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}}, "XCHG"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 1, REG_EBX, {0x93, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}}, "XCHG"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 1, REG_ESP, {0x94, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}}, "XCHG"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 1, REG_EBP, {0x95, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}}, "XCHG"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 1, REG_ESI, {0x96, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}}, "XCHG"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 1, REG_EDI, {0x97, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}}, "XCHG"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_03, 0, 0, 0, 3, 0, {0x98, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "CWDE"},
	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0x98, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "CBW"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_03, 0, 0, 0, 3, 0, {0x99, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "CDQ"},
	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0x99, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "CWD"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 3, 0, {0x9a, 0x00},{{OPERAND_FARPTR, 0, 1}, {0, 0, 0}, {0, 0, 0}}, "CALLF"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_03, 0, 0, 0, 3, 0, {0x9c, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "PUSHFD"},
	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0x9c, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "PUSHF"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_03, 0, 0, 0, 3, 0, {0x9d, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "POPFD"},
	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0x9d, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "POPF"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0x9e, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "SAHF"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0x9f, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "LAHF"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_AL, {0xa0, 0x00},{{OPERAND_REG, REG_TYPE_R8, 0}, {OPERAND_MEM_OFFSET, MOFF8, 0}, {0, 0, 0}}, "MOV"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_EAX, {0xa1, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_MEM_OFFSET, MOFF32, 1}, {0, 0, 0}}, "MOV"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 1, REG_AL, {0xa2, 0x00},{{OPERAND_MEM_OFFSET, MOFF8, 0}, {OPERAND_REG, REG_TYPE_R8, 0}, {0, 0, 0}}, "MOV"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 1, REG_EAX, {0xa3, 0x00},{{OPERAND_MEM_OFFSET, MOFF32, 1}, {OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}}, "MOV"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0xa4, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "MOVSB"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_03, 0, 0, 0, 3, 0, {0xa5, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "MOVSD"},
	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0xa5, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "MOVSW"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0xa6, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "CMPSB"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_03, 0, 0, 0, 3, 0, {0xa7, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "CMPSD"},
	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0xa7, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "CMPSW"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_AL, {0xa8, 0x00},{{OPERAND_REG, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "TEST"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_EAX, {0xa9, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM32, 1}, {0, 0, 0}}, "TEST"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0xaa, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "STOSB"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_03, 0, 0, 0, 3, 0, {0xab, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "STOSD"},
	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0xab, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "STOSW"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0xac, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "LODSB"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_03, 0, 0, 0, 3, 0, {0xad, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "LODSD"},
	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0xad, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "LODSW"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0xae, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "SCASB"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_03, 0, 0, 0, 3, 0, {0xaf, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "SCASD"},
	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0xaf, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "SCASW"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_AL, {0xb0, 0x00},{{OPERAND_REG, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "MOV"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_CL, {0xb1, 0x00},{{OPERAND_REG, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "MOV"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_DL, {0xb2, 0x00},{{OPERAND_REG, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "MOV"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_BL, {0xb3, 0x00},{{OPERAND_REG, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "MOV"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_AH, {0xb4, 0x00},{{OPERAND_REG, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "MOV"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_CH, {0xb5, 0x00},{{OPERAND_REG, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "MOV"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_DH, {0xb6, 0x00},{{OPERAND_REG, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "MOV"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_BH, {0xb7, 0x00},{{OPERAND_REG, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "MOV"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_EAX, {0xb8, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM32, 1}, {0, 0, 0}}, "MOV"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_ECX, {0xb9, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM32, 1}, {0, 0, 0}}, "MOV"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_EDX, {0xba, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM32, 1}, {0, 0, 0}}, "MOV"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_EBX, {0xbb, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM32, 1}, {0, 0, 0}}, "MOV"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_ESP, {0xbc, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM32, 1}, {0, 0, 0}}, "MOV"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_EBP, {0xbd, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM32, 1}, {0, 0, 0}}, "MOV"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_ESI, {0xbe, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM32, 1}, {0, 0, 0}}, "MOV"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_EDI, {0xbf, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM32, 1}, {0, 0, 0}}, "MOV"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_01, 2, 0, 0, 3, 0, {0xc0, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "ROL"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_01, 2, 0, 1, 3, 0, {0xc0, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "ROR"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_01, 2, 0, 2, 3, 0, {0xc0, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "RCL"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_01, 2, 0, 3, 3, 0, {0xc0, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "RCR"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_01, 2, 0, 4, 3, 0, {0xc0, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "SHL"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_01, 2, 0, 5, 3, 0, {0xc0, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "SHR"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_01, 2, 0, 6, 3, 0, {0xc0, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "SAL"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_01, 2, 0, 7, 3, 0, {0xc0, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "SAR"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_01, 2, 0, 0, 3, 0, {0xc1, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "ROL"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_01, 2, 0, 1, 3, 0, {0xc1, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "ROR"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_01, 2, 0, 2, 3, 0, {0xc1, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "RCL"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_01, 2, 0, 3, 3, 0, {0xc1, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "RCR"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_01, 2, 0, 4, 3, 0, {0xc1, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "SHL"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_01, 2, 0, 5, 3, 0, {0xc1, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "SHR"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_01, 2, 0, 6, 3, 0, {0xc1, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "SAL"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_01, 2, 0, 7, 3, 0, {0xc1, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "SAR"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 3, 0, {0xc2, 0x00},{{OPERAND_IMM, IMM16, 0}, {0, 0, 0}, {0, 0, 0}}, "RETN"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0xc3, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "RETN"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 0, 0, 3, 0, {0xc4, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_MEM, REG_TYPE_R32, 1}, {0, 0, 0}}, "LES"},

	{CMPRSD_PREFIX_NONE, 0, 0, CONTAINS_MODRM,PROC_AFTER_00, 2, 0, 0, 3, 0, {0xc5, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_MEM, REG_TYPE_R32, 1}, {0, 0, 0}}, "LDS"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 0, 3, 0, {0xc6, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "MOV"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 0, 3, 0, {0xc7, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM32, 1}, {0, 0, 0}}, "MOV"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_01, 2, 0, 0, 3, 0, {0xc8, 0x00},{{OPERAND_IMM, IMM8, 0}, {OPERAND_IMM, IMM16, 0}, {0, 0, 0}}, "ENTER"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_01, 0, 0, 0, 3, 0, {0xc9, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "LEAVE"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 3, 0, {0xca, 0x00},{{OPERAND_IMM, IMM16, 0}, {0, 0, 0}, {0, 0, 0}}, "RETF"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0xcb, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "RETF"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 0, 3, {0xcc, 0x00},{{OPERAND_IMM, IMM8, 0}, {0, 0, 0}, {0, 0, 0}}, "INT"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 3, 0, {0xcd, 0x00},{{OPERAND_IMM, IMM8, 0}, {0, 0, 0}, {0, 0, 0}}, "INT"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0xce, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "INTO"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_03, 0, 0, 0, 3, 0, {0xcf, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "IRETD"},
	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0xcf, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "IRET"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 0, 1, 1, {0xd0, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "ROL"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 1, 1, 1, {0xd0, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "ROR"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 2, 1, 1, {0xd0, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "RCL"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 3, 1, 1, {0xd0, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "RCR"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 4, 1, 1, {0xd0, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "SHL"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 5, 1, 1, {0xd0, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "SHR"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 6, 1, 1, {0xd0, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "SAL"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 7, 1, 1, {0xd0, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "SAR"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 0, 1, 1, {0xd1, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "ROL"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 1, 1, 1, {0xd1, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "ROR"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 2, 1, 1, {0xd1, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "RCL"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 3, 1, 1, {0xd1, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "RCR"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 4, 1, 1, {0xd1, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "SHL"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 5, 1, 1, {0xd1, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "SHR"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 6, 1, 1, {0xd1, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "SAL"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 7, 1, 1, {0xd1, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "SAR"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 0, 1, REG_CL, {0xd2, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_REG, REG_TYPE_R8, 0}, {0, 0, 0}}, "ROL"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 1, 1, REG_CL, {0xd2, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_REG, REG_TYPE_R8, 0}, {0, 0, 0}}, "ROR"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 2, 1, REG_CL, {0xd2, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_REG, REG_TYPE_R8, 0}, {0, 0, 0}}, "RCL"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 3, 1, REG_CL, {0xd2, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_REG, REG_TYPE_R8, 0}, {0, 0, 0}}, "RCR"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 4, 1, REG_CL, {0xd2, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_REG, REG_TYPE_R8, 0}, {0, 0, 0}}, "SHL"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 5, 1, REG_CL, {0xd2, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_REG, REG_TYPE_R8, 0}, {0, 0, 0}}, "SHR"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 6, 1, REG_CL, {0xd2, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_REG, REG_TYPE_R8, 0}, {0, 0, 0}}, "SAL"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 7, 1, REG_CL, {0xd2, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_REG, REG_TYPE_R8, 0}, {0, 0, 0}}, "SAR"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 0, 1, REG_CL, {0xd3, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R8, 0}, {0, 0, 0}}, "ROL"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 1, 1, REG_CL, {0xd3, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R8, 0}, {0, 0, 0}}, "ROR"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 2, 1, REG_CL, {0xd3, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R8, 0}, {0, 0, 0}}, "RCL"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 3, 1, REG_CL, {0xd3, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R8, 0}, {0, 0, 0}}, "RCR"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 4, 1, REG_CL, {0xd3, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R8, 0}, {0, 0, 0}}, "SHL"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 5, 1, REG_CL, {0xd3, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R8, 0}, {0, 0, 0}}, "SHR"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 6, 1, REG_CL, {0xd3, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R8, 0}, {0, 0, 0}}, "SAL"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 7, 1, REG_CL, {0xd3, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R8, 0}, {0, 0, 0}}, "SAR"},

	{CMPRSD_PREFIX_NONE, 0, 1, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0xd4, 0x0a},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "AAM"},
	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 3, 0, {0xd4, 0x00},{{OPERAND_IMM, IMM8, 0}, {0, 0, 0}, {0, 0, 0}}, "AMX"},

	{CMPRSD_PREFIX_NONE, 0, 1, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0xd5, 0x0a},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "AAD"},
	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 3, 0, {0xd5, 0x00},{{OPERAND_IMM, IMM8, 0}, {0, 0, 0}, {0, 0, 0}}, "ADX"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_02, 0, 0, 0, 3, 0, {0xd6, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "SALC"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0xd7, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "XLATB"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 0, 0, REG_ST0, {0xd8, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {OPERAND_RM, REG_TYPE_ST, 0}, {0, 0, 0}}, "FADD"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 1, 0, REG_ST0, {0xd8, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {OPERAND_RM, REG_TYPE_ST, 0}, {0, 0, 0}}, "FMUL"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 2, 3, 0, {0xd8, 0x00},{{OPERAND_RM, REG_TYPE_ST, 0}, {0, 0, 0}, {0, 0, 0}}, "FCOM"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 3, 3, 0, {0xd8, 0x00},{{OPERAND_RM, REG_TYPE_ST, 0}, {0, 0, 0}, {0, 0, 0}}, "FCOMP"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 4, 0, REG_ST0, {0xd8, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {OPERAND_RM, REG_TYPE_ST, 0}, {0, 0, 0}}, "FSUB"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 5, 0, REG_ST0, {0xd8, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {OPERAND_RM, REG_TYPE_ST, 0}, {0, 0, 0}}, "FSUBR"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 6, 0, REG_ST0, {0xd8, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {OPERAND_RM, REG_TYPE_ST, 0}, {0, 0, 0}}, "FDIV"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 7, 0, REG_ST0, {0xd8, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {OPERAND_RM, REG_TYPE_ST, 0}, {0, 0, 0}}, "FDIVR"},



	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 0, 3, 0, {0xd9, 0x00},{{OPERAND_RM, REG_TYPE_ST, 0}, {0, 0, 0}, {0, 0, 0}}, "FLD"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 1, 3, 0, {0xd9, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}, {0, 0, 0}}, "FXCH"},

	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 2, 3, 0, {0xd9, 0xd0},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FNOP"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 2, 3, 0, {0xd9, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FST"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_03, 1, 0, 3, 3, 0, {0xd9, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}, {0, 0, 0}}, "FSTP1"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 3, 3, 0, {0xd9, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FSTP"},

	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 4, 3, 0, {0xd9, 0xe0},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FCHS"},
	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 4, 3, 0, {0xd9, 0xe1},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FABS"},
	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 4, 3, 0, {0xd9, 0xe4},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FTST"},
	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 4, 3, 0, {0xd9, 0xe5},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FXAM"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 4, 3, 0, {0xd9, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FLDENV"},

	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 5, 3, 0, {0xd9, 0xe8},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FLD1"},
	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 5, 3, 0, {0xd9, 0xe9},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FLDL2T"},
	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 5, 3, 0, {0xd9, 0xea},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FLDL2E"},
	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 5, 3, 0, {0xd9, 0xeb},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FLDPI"},
	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 5, 3, 0, {0xd9, 0xec},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FLDLG2"},
	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 5, 3, 0, {0xd9, 0xed},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FLDLN2"},
	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 5, 3, 0, {0xd9, 0xee},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FLDZ"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 5, 3, 0, {0xd9, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FLDCW"},

	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 6, 3, 0, {0xd9, 0xf0},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "F2XM1"},
	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 6, 3, 0, {0xd9, 0xf1},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FYL2X"},
	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 6, 3, 0, {0xd9, 0xf2},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FPTAN"},
	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 6, 3, 0, {0xd9, 0xf3},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FPATAN"},
	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 6, 3, 0, {0xd9, 0xf4},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FXTRACT"},
	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 6, 3, 0, {0xd9, 0xf5},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FPREM1"},
	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 6, 3, 0, {0xd9, 0xf6},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FDECSTP"},
	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 6, 3, 0, {0xd9, 0xf7},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FINCSTP"},
	{CMPRSD_PREFIX_WAIT, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 6, 3, 0, {0xd9, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FSTENV"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 6, 3, 0, {0xd9, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FNSTENV"},

	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 7, 3, 0, {0xd9, 0xf8},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FPREM"},
	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 7, 3, 0, {0xd9, 0xf9},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FYL2XP1"},
	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 7, 3, 0, {0xd9, 0xfa},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FSQRT"},
	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 7, 3, 0, {0xd9, 0xfb},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FSINCOS"},
	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 7, 3, 0, {0xd9, 0xfc},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FRNDINT"},
	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 7, 3, 0, {0xd9, 0xfd},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FSCALE"},
	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 7, 3, 0, {0xd9, 0xfe},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FSIN"},
	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 7, 3, 0, {0xd9, 0xff},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FCOS"},
	{CMPRSD_PREFIX_WAIT, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 7, 3, 0, {0xd9, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FSTCW"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 7, 3, 0, {0xd9, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FNSTCW"},



	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_03, 0, 0, 5, 3, 0, {0xda, 0xe9},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FUCOMPP"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_PP, 2, 0, 0, 0, REG_ST0, {0xda, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}}, "FCMOVB"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 0, 3, 0, {0xda, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FIADD"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_PP, 2, 0, 1, 0, REG_ST0, {0xda, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}}, "FCMOVE"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 1, 3, 0, {0xda, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FIMUL"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_PP, 2, 0, 2, 0, REG_ST0, {0xda, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}}, "FCMOVBE"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 2, 3, 0, {0xda, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FICOM"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_PP, 2, 0, 3, 0, REG_ST0, {0xda, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}}, "FCMOVU"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 3, 3, 0, {0xda, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FICOMP"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 4, 3, 0, {0xda, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FISUB"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 5, 3, 0, {0xda, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FISUBR"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 6, 3, 0, {0xda, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FIDIV"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 7, 3, 0, {0xda, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FIDIVR"},



	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_ONLY_00, 0, 0, 4, 3, 0, {0xdb, 0xe0},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FNENI"},
	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_01, 0, 0, 4, 3, 0, {0xdb, 0xe0},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FNOP"},

	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_ONLY_00, 0, 0, 4, 3, 0, {0xdb, 0xe1},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FNDISI"},
	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_01, 0, 0, 4, 3, 0, {0xdb, 0xe1},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FNOP"},

	{CMPRSD_PREFIX_WAIT, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 4, 3, 0, {0xdb, 0xe2},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FCLEX"},
	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 4, 3, 0, {0xdb, 0xe2},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FNCLEX"},

	{CMPRSD_PREFIX_WAIT, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 4, 3, 0, {0xdb, 0xe3},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FINIT"},
	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 4, 3, 0, {0xdb, 0xe3},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FNINIT"},

	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_ONLY_02, 0, 0, 4, 3, 0, {0xdb, 0xe4},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FNSETPM"},
	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_03, 0, 0, 4, 3, 0, {0xdb, 0xe4},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FNOP"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_PP, 2, 0, 0, 0, REG_ST0, {0xdb, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}}, "FCMOVNB"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 0, 3, 0, {0xdb, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FILD"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_PP, 2, 0, 1, 0, REG_ST0, {0xdb, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}}, "FCMOVNE"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_P4_LATER_REVISIONS, 1, 0, 1, 3, 0, {0xdb, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FISTTP"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_PP, 2, 0, 2, 0, REG_ST0, {0xdb, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}}, "FCMOVNBE"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 2, 3, 0, {0xdb, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FIST"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_PP, 2, 0, 3, 0, REG_ST0, {0xdb, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}}, "FCMOVNU"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 3, 3, 0, {0xdb, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FISTP"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_PP, 2, 0, 5, 0, REG_ST0, {0xdb, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}}, "FUCOMI"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 5, 3, 0, {0xdb, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FLD"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_PP, 2, 0, 6, 0, REG_ST0, {0xdb, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}}, "FCOMI"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 7, 3, 0, {0xdb, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FSTP"},



	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 0, 3, 0, {0xdc, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FADD"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 0, 0, REG_ST0, {0xdc, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}}, "FADD"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 1, 3, 0, {0xdc, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FMUL"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 1, 0, REG_ST0, {0xdc, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}}, "FMUL"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 2, 3, 0, {0xdc, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FCOM"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_03, 1, 0, 2, 3, 0, {0xdc, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}, {0, 0, 0}}, "FCOM2"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 3, 3, 0, {0xdc, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FCOMP"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_03, 1, 0, 3, 3, 0, {0xdc, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}, {0, 0, 0}}, "FCOMP3"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 4, 3, 0, {0xdc, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FSUB"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 4, 0, REG_ST0, {0xdc, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}}, "FSUBR"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 5, 3, 0, {0xdc, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FSUBR"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 5, 0, REG_ST0, {0xdc, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}}, "FSUB"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 6, 3, 0, {0xdc, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FDIV"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 6, 0, REG_ST0, {0xdc, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}}, "FDIVR"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 7, 3, 0, {0xdc, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FDIVR"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 7, 0, REG_ST0, {0xdc, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}}, "FDIV"},



	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 0, 3, 0, {0xdd, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FLD"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 0, 3, 0, {0xdd, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}, {0, 0, 0}}, "FFREE"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_P4_LATER_REVISIONS, 1, 0, 1, 3, 0, {0xdd, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FISTTP"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_03, 1, 0, 1, 3, 0, {0xdd, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}, {0, 0, 0}}, "FXCH4"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 2, 3, 0, {0xdd, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FST"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 2, 3, 0, {0xdd, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}, {0, 0, 0}}, "FST"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 3, 3, 0, {0xdd, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FSTP"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 3, 3, 0, {0xdd, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}, {0, 0, 0}}, "FSTP"},

	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_03, 0, 0, 4, 3, 0, {0xdd, 0xe1},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FUCOM"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 0, 0, 4, 3, 0, {0xdd, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FRSTOR"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_03, 1, 0, 4, 3, 0, {0xdd, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}, {0, 0, 0}}, "FUCOM"},

	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_03, 0, 0, 5, 3, 0, {0xdd, 0xe9},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FUCOMP"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_03, 1, 0, 5, 3, 0, {0xdd, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}, {0, 0, 0}}, "FUCOMP"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 6, 3, 0, {0xdd, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FNSAVE"},
	{CMPRSD_PREFIX_WAIT, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 6, 3, 0, {0xdd, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FSAVE"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 7, 3, 0, {0xdd, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FNSTSW"},
	{CMPRSD_PREFIX_WAIT, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 7, 3, 0, {0xdd, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FSTSW"},



	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 0, 3, 0, {0xde, 0xc1},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FADDP"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 0, 3, 0, {0xde, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FIADD"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 0, 1, REG_ST0, {0xde, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}}, "FADDP"},

	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 1, 3, 0, {0xde, 0xc9},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FMULP"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 1, 3, 0, {0xde, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FIMUL"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 1, 1, REG_ST0, {0xde, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}}, "FMULP"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 2, 3, 0, {0xde, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FICOM"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_03, 1, 0, 2, 3, 0, {0xde, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}, {0, 0, 0}}, "FCOMP5"},

	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 3, 3, 0, {0xde, 0xd9},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FCOMPP"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 3, 3, 0, {0xde, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FICOMP"},

	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 4, 3, 0, {0xde, 0xe1},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FSUBRP"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 4, 3, 0, {0xde, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FISUB"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 4, 1, REG_ST0, {0xde, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}}, "FSUBRP"},

	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 5, 3, 0, {0xde, 0xe9},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FSUBP"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 5, 3, 0, {0xde, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FISUBR"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 5, 0, REG_ST0, {0xde, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}}, "FSUBP"},

	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 6, 3, 0, {0xde, 0xf1},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FDIVRP"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 6, 3, 0, {0xde, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FIDIV"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 6, 0, REG_ST0, {0xde, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}}, "FDIVRP"},

	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_00, 0, 0, 7, 3, 0, {0xde, 0xf9},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FDIVP"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 7, 3, 0, {0xde, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FIDIVR"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 7, 1, REG_ST0, {0xde, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}}, "FDIVP"},



	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 0, 3, 0, {0xdf, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FILD"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 0, 3, 0, {0xdf, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}, {0, 0, 0}}, "FFREEP"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_P4_LATER_REVISIONS, 1, 0, 1, 3, 0, {0xdf, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FISTTP"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_03, 1, 0, 1, 3, 0, {0xdf, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}, {0, 0, 0}}, "FXCH7"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 2, 3, 0, {0xdf, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FIST"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_03, 1, 0, 2, 3, 0, {0xdf, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}, {0, 0, 0}}, "FSTP8"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 3, 3, 0, {0xdf, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FISTP"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_03, 1, 0, 3, 3, 0, {0xdf, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}, {0, 0, 0}}, "FSTP9"},

	{CMPRSD_PREFIX_WAIT, 0, 1, REG_OPCODE,PROC_AFTER_02, 1, 0, 4, 0, REG_AX, {0xdf, 0xe0},{{OPERAND_REG, REG_TYPE_R16, 0}, {0, 0, 0}, {0, 0, 0}}, "FSTSW"},
	{CMPRSD_PREFIX_NONE, 0, 1, REG_OPCODE,PROC_AFTER_02, 1, 0, 4, 0, REG_AX, {0xdf, 0xe0},{{OPERAND_REG, REG_TYPE_R16, 0}, {0, 0, 0}, {0, 0, 0}}, "FNSTSW"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 4, 3, 0, {0xdf, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FBLD"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 5, 3, 0, {0xdf, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FILD"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_PP, 2, 0, 5, 0, REG_ST0, {0xdf, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}}, "FUCOMIP"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 6, 3, 0, {0xdf, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FBSTP"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_PP, 2, 0, 6, 0, REG_ST0, {0xdf, 0x00},{{OPERAND_REG, REG_TYPE_ST, 0}, {OPERAND_REG, REG_TYPE_ST, 0}, {0, 0, 0}}, "FCOMIP"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 7, 3, 0, {0xdf, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FISTP"},



	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 3, 0, {0xe0, 0x00},{{OPERAND_OFFSET, OFF8, 0}, {0, 0, 0}, {0, 0, 0}}, "LOOPNZ"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 3, 0, {0xe1, 0x00},{{OPERAND_OFFSET, OFF8, 0}, {0, 0, 0}, {0, 0, 0}}, "LOOPZ"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 3, 0, {0xe2, 0x00},{{OPERAND_OFFSET, OFF8, 0}, {0, 0, 0}, {0, 0, 0}}, "LOOP"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_03, 1, 0, 0, 3, 0, {0xe3, 0x00},{{OPERAND_OFFSET, OFF8, 0}, {0, 0, 0}, {0, 0, 0}}, "JECXZ"},
	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 3, 0, {0xe3, 0x00},{{OPERAND_OFFSET, OFF8, 0}, {0, 0, 0}, {0, 0, 0}}, "JCXZ"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_AL, {0xe4, 0x00},{{OPERAND_REG, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "IN"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_EAX, {0xe5, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "IN"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 1, REG_AL, {0xe6, 0x00},{{OPERAND_IMM, IMM8, 0}, {OPERAND_REG, REG_TYPE_R8, 0}, {0, 0, 0}}, "OUT"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 1, REG_EAX, {0xe7, 0x00},{{OPERAND_IMM, IMM8, 0}, {OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}}, "OUT"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 3, 0, {0xe8, 0x00},{{OPERAND_OFFSET, OFF32, 1}, {0, 0, 0}, {0, 0, 0}}, "CALL"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 3, 0, {0xe9, 0x00},{{OPERAND_OFFSET, OFF32, 1}, {0, 0, 0}, {0, 0, 0}}, "JMP"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 3, 0, {0xea, 0x00},{{OPERAND_FARPTR, 0, 1}, {0, 0, 0}, {0, 0, 0}}, "JMPF"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 1, 0, 0, 3, 0, {0xeb, 0x00},{{OPERAND_OFFSET, OFF8, 0}, {0, 0, 0}, {0, 0, 0}}, "JMP"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_DX, {0xec, 0x00},{{OPERAND_REG, REG_TYPE_R16, 0}, {0, 0, 0}, {0, 0, 0}}, "IN AL,"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_03, 2, 0, 0, 0, REG_DX, {0xed, 0x00},{{OPERAND_REG, REG_TYPE_R16, 0}, {0, 0, 0}, {0, 0, 0}}, "IN EAX,"},
	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_DX, {0xed, 0x00},{{OPERAND_REG, REG_TYPE_R16, 0}, {0, 0, 0}, {0, 0, 0}}, "IN AX,"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_AL, {0xee, 0x00},{{OPERAND_REG, REG_TYPE_R16, 0}, {0, 0, 0}, {0, 0, 0}}, "OUT DX,"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 2, 0, 0, 0, REG_EAX, {0xef, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "OUT DX,"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_03, 0, 0, 0, 3, 0, {0xf1, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "INT1"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0xf4, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "HLT"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0xf5, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "CMC"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 0, 3, 0, {0xf6, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "TEST"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 1, 3, 0, {0xf6, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "TEST"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 1, 2, 3, 0, {0xf6, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}, {0, 0, 0}}, "NOT"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 1, 3, 3, 0, {0xf6, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}, {0, 0, 0}}, "NEG"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 4, 3, 0, {0xf6, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}, {0, 0, 0}}, "MUL"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 5, 3, 0, {0xf6, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}, {0, 0, 0}}, "IMUL"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 6, 3, 0, {0xf6, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}, {0, 0, 0}}, "DIV"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 7, 3, 0, {0xf6, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}, {0, 0, 0}}, "IDIV"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 0, 3, 0, {0xf7, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM32, 1}, {0, 0, 0}}, "TEST"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 2, 0, 1, 3, 0, {0xf7, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM32, 1}, {0, 0, 0}}, "TEST"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 1, 2, 3, 0, {0xf7, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "NOT"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 1, 3, 3, 0, {0xf7, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "NEG"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 4, 3, 0, {0xf7, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "MUL"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 5, 3, 0, {0xf7, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "IMUL"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 6, 3, 0, {0xf7, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "DIV"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 7, 3, 0, {0xf7, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "IDIV"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0xf8, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "CLC"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0xf9, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "STC"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0xfa, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "CLI"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0xfb, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "STI"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0xfc, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "CLD"},

	{CMPRSD_PREFIX_NONE, 0, 0, NO_MODRM,PROC_AFTER_00, 0, 0, 0, 3, 0, {0xfd, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "STD"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 1, 0, 3, 0, {0xfe, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}, {0, 0, 0}}, "INC"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 1, 1, 3, 0, {0xfe, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}, {0, 0, 0}}, "DEC"},

	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 1, 0, 3, 0, {0xff, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "INC"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 1, 1, 3, 0, {0xff, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "DEC"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 2, 3, 0, {0xff, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "CALL"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 3, 3, 0, {0xff, 0x00},{{OPERAND_MEM, 0, 1}, {0, 0, 0}, {0, 0, 0}}, "CALLF"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 4, 3, 0, {0xff, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "JMP"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 5, 3, 0, {0xff, 0x00},{{OPERAND_MEM, 0, 1}, {0, 0, 0}, {0, 0, 0}}, "JMPF"},
	{CMPRSD_PREFIX_NONE, 0, 0, REG_OPCODE,PROC_AFTER_00, 1, 0, 6, 3, 0, {0xff, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "PUSH"},

	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_02, 1, 0, 0, 3, 0, {0x00, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "SLDT"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_02, 1, 0, 1, 3, 0, {0x00, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "STR"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_02, 1, 0, 2, 3, 0, {0x00, 0x00},{{OPERAND_RM, REG_TYPE_R16, 0}, {0, 0, 0}, {0, 0, 0}}, "LLDT"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_02, 1, 0, 3, 3, 0, {0x00, 0x00},{{OPERAND_RM, REG_TYPE_R16, 0}, {0, 0, 0}, {0, 0, 0}}, "LTR"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_02, 1, 0, 4, 3, 0, {0x00, 0x00},{{OPERAND_RM, REG_TYPE_R16, 0}, {0, 0, 0}, {0, 0, 0}}, "VERR"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_02, 1, 0, 5, 3, 0, {0x00, 0x00},{{OPERAND_RM, REG_TYPE_R16, 0}, {0, 0, 0}, {0, 0, 0}}, "VERW"},



	{CMPRSD_PREFIX_NONE, 1, 1, REG_OPCODE,PROC_AFTER_P4_LATER_REVISIONS, 0, 0, 0, 3, 0, {0x01, 0xc1},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "VMCALL"},
	{CMPRSD_PREFIX_NONE, 1, 1, REG_OPCODE,PROC_AFTER_P4_LATER_REVISIONS, 0, 0, 0, 3, 0, {0x01, 0xc2},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "VMLAUNCH"},
	{CMPRSD_PREFIX_NONE, 1, 1, REG_OPCODE,PROC_AFTER_P4_LATER_REVISIONS, 0, 0, 0, 3, 0, {0x01, 0xc3},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "VMRESUME"},
	{CMPRSD_PREFIX_NONE, 1, 1, REG_OPCODE,PROC_AFTER_P4_LATER_REVISIONS, 0, 0, 0, 3, 0, {0x01, 0xc4},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "VMXOFF"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_02, 1, 0, 0, 3, 0, {0x01, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "SGDT"},

	{CMPRSD_PREFIX_NONE, 1, 1, REG_OPCODE,PROC_AFTER_P4_LATER_REVISIONS, 0, 0, 1, 3, 0, {0x01, 0xc8},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "MONITOR"},
	{CMPRSD_PREFIX_NONE, 1, 1, REG_OPCODE,PROC_AFTER_P4_LATER_REVISIONS, 0, 0, 1, 3, 0, {0x01, 0xc9},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "MWAIT"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_02, 1, 0, 1, 3, 0, {0x01, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "SIDT"},

	{CMPRSD_PREFIX_NONE, 1, 1, REG_OPCODE,PROC_AFTER_C2_LATER_REVISIONS, 0, 0, 2, 3, 0, {0x01, 0xd0},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "XGETBV"},
	{CMPRSD_PREFIX_NONE, 1, 1, REG_OPCODE,PROC_AFTER_C2_LATER_REVISIONS, 0, 0, 2, 3, 0, {0x01, 0xd1},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "XSETBV"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_02, 1, 0, 2, 3, 0, {0x01, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "LGDT"},

	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_02, 1, 0, 3, 3, 0, {0x01, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "LIDT"},

	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_02, 1, 0, 4, 3, 0, {0x01, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "SMSW"},

	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_02, 1, 0, 6, 3, 0, {0x01, 0x00},{{OPERAND_RM, REG_TYPE_R16, 0}, {0, 0, 0}, {0, 0, 0}}, "LMSW"},

	{CMPRSD_PREFIX_NONE, 1, 1, REG_OPCODE,PROC_AFTER_C7, 0, 0, 7, 3, 0, {0x01, 0xf9},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "RDTSCP"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_04, 1, 0, 7, 3, 0, {0x01, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "INVLPG"},



	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_02, 2, 0, 0, 3, 0, {0x02, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}}, "LAR"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_02, 2, 0, 0, 3, 0, {0x03, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}}, "LSL"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_02, 0, 0, 0, 3, 0, {0x06, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "CLTS"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_04, 0, 0, 0, 3, 0, {0x08, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "INVD"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_04, 0, 0, 0, 3, 0, {0x09, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "WBINVD"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_02, 0, 0, 0, 3, 0, {0x0b, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "UNDEFINED2"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_PP, 1, 0, 0, 3, 0, {0x0d, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "NOP"},

	{CMPRSD_PREFIX_REPZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x10, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MOVSS"},
	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x10, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MOVUPD"},
	{CMPRSD_PREFIX_REPNZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x10, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MOVSD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x10, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MOVUPS"},

	{CMPRSD_PREFIX_REPZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x11, 0x00},{{OPERAND_RM, REG_TYPE_XMM, 0}, {OPERAND_REG, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MOVSS"},
	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x11, 0x00},{{OPERAND_RM, REG_TYPE_XMM, 0}, {OPERAND_REG, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MOVUPD"},
	{CMPRSD_PREFIX_REPNZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x11, 0x00},{{OPERAND_RM, REG_TYPE_XMM, 0}, {OPERAND_REG, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MOVSD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x11, 0x00},{{OPERAND_RM, REG_TYPE_XMM, 0}, {OPERAND_REG, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MOVUPS"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x12, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_MEM, 0, 0}, {0, 0, 0}}, "MOVLPD"},
	{CMPRSD_PREFIX_REPNZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x12, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MOVDDUP"},
	{CMPRSD_PREFIX_REPZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x12, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MOVSLDUP"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x12, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_REG, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MOVHLPS"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x12, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_MEM, 0, 0}, {0, 0, 0}}, "MOVLPS"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x13, 0x00},{{OPERAND_MEM, 0, 0}, {OPERAND_REG, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MOVLPD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x13, 0x00},{{OPERAND_MEM, 0, 0}, {OPERAND_REG, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MOVLPS"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x14, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "UNPCKLPD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x14, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "UNPCKLPS"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x15, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "UNPCKHPD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x15, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "UNPCKHPS"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x16, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_MEM, 0, 0}, {0, 0, 0}}, "MOVHPD"},
	{CMPRSD_PREFIX_REPZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x16, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MOVSHDUP"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x16, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_REG, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MOVLHPS"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x16, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_MEM, 0, 0}, {0, 0, 0}}, "MOVHPS"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x17, 0x00},{{OPERAND_MEM, 0, 0}, {OPERAND_REG, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MOVHPD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x17, 0x00},{{OPERAND_MEM, 0, 0}, {OPERAND_REG, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MOVHPS"},

	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_P3, 1, 0, 0, 3, 0, {0x18, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "PREFETCHNTA"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_P3, 1, 0, 1, 3, 0, {0x18, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "PREFETCHT0"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_P3, 1, 0, 2, 3, 0, {0x18, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "PREFETCHT1"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_P3, 1, 0, 3, 3, 0, {0x18, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "PREFETCHT2"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_PP, 1, 0, 4, 3, 0, {0x18, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "HINT_NOP"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_PP, 1, 0, 5, 3, 0, {0x18, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "HINT_NOP"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_PP, 1, 0, 6, 3, 0, {0x18, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "HINT_NOP"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_PP, 1, 0, 7, 3, 0, {0x18, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "HINT_NOP"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_PP, 1, 0, 0, 3, 0, {0x19, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "HINT_NOP"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_PP, 1, 0, 0, 3, 0, {0x1a, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "HINT_NOP"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_PP, 1, 0, 0, 3, 0, {0x1b, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "HINT_NOP"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_PP, 1, 0, 0, 3, 0, {0x1c, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "HINT_NOP"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_PP, 1, 0, 0, 3, 0, {0x1d, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "HINT_NOP"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_PP, 1, 0, 0, 3, 0, {0x1e, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "HINT_NOP"},

	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_P4_LATER_REVISIONS, 1, 0, 0, 3, 0, {0x1f, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "NOP"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_PP, 1, 0, 1, 3, 0, {0x1f, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "HINT_NOP"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_PP, 1, 0, 2, 3, 0, {0x1f, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "HINT_NOP"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_PP, 1, 0, 3, 3, 0, {0x1f, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "HINT_NOP"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_PP, 1, 0, 4, 3, 0, {0x1f, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "HINT_NOP"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_PP, 1, 0, 5, 3, 0, {0x1f, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "HINT_NOP"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_PP, 1, 0, 6, 3, 0, {0x1f, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "HINT_NOP"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_PP, 1, 0, 7, 3, 0, {0x1f, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "HINT_NOP"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_03, 2, 0, 0, 3, 0, {0x20, 0x00},{{OPERAND_REG, REG_TYPE_R32, 0}, {OPERAND_REG, REG_TYPE_CREG, 0}, {0, 0, 0}}, "MOV"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_03, 2, 0, 0, 3, 0, {0x21, 0x00},{{OPERAND_REG, REG_TYPE_R32, 0}, {OPERAND_REG, REG_TYPE_DREG, 0}, {0, 0, 0}}, "MOV"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_03, 2, 0, 0, 3, 0, {0x22, 0x00},{{OPERAND_REG, REG_TYPE_CREG, 0}, {OPERAND_REG, REG_TYPE_R32, 0}, {0, 0, 0}}, "MOV"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_03, 2, 0, 0, 3, 0, {0x23, 0x00},{{OPERAND_REG, REG_TYPE_DREG, 0}, {OPERAND_REG, REG_TYPE_R32, 0}, {0, 0, 0}}, "MOV"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x28, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MOVAPD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x28, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MOVAPS"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x29, 0x00},{{OPERAND_RM, REG_TYPE_XMM, 0}, {OPERAND_REG, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MOVAPD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x29, 0x00},{{OPERAND_RM, REG_TYPE_XMM, 0}, {OPERAND_REG, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MOVAPS"},

	{CMPRSD_PREFIX_REPZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x2a, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_R32, 0}, {0, 0, 0}}, "CVTSI2SS"},
	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x2a, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "CVTPI2PD"},
	{CMPRSD_PREFIX_REPNZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x2a, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_R32, 0}, {0, 0, 0}}, "CVTSI2SD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x2a, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "CVTPI2PS"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x2b, 0x00},{{OPERAND_MEM, 0, 0}, {OPERAND_REG, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MOVNTPD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x2b, 0x00},{{OPERAND_MEM, 0, 0}, {OPERAND_REG, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MOVNTPS"},

	{CMPRSD_PREFIX_REPZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x2c, 0x00},{{OPERAND_REG, REG_TYPE_R32, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "CVTTSS2SI"},
	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x2c, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "CVTTPD2PI"},
	{CMPRSD_PREFIX_REPNZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x2c, 0x00},{{OPERAND_REG, REG_TYPE_R32, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "CVTTSD2SI"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x2c, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "CVTTPS2PI"},

	{CMPRSD_PREFIX_REPZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x2d, 0x00},{{OPERAND_REG, REG_TYPE_R32, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "CVTSS2SI"},
	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x2d, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "CVTPD2PI"},
	{CMPRSD_PREFIX_REPNZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x2d, 0x00},{{OPERAND_REG, REG_TYPE_R32, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "CVTSD2SI"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x2d, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "CVTPS2PI"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x2e, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "UCOMISD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x2e, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "UCOMISS"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x2f, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "COMISD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x2f, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "COMISS"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_P1, 0, 0, 0, 3, 0, {0x30, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "WRMSR"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_P1, 0, 0, 0, 3, 0, {0x31, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "RDTSC"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_P1, 0, 0, 0, 3, 0, {0x32, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "RDMSR"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_PX, 0, 0, 0, 3, 0, {0x33, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "RDPMC"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_P2, 0, 0, 0, 3, 0, {0x34, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "SYSENTER"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_P2, 0, 0, 0, 3, 0, {0x35, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "SYSEXIT"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 0, 0, 0, 3, 0, {0x37, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "GETSEC"},



	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2, 2, 0, 0, 3, 0, {0x38, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PSHUFB"},
	{CMPRSD_PREFIX_NONE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2, 2, 0, 0, 3, 0, {0x38, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PSHUFB"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2, 2, 0, 0, 3, 0, {0x38, 0x01},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PHADDW"},
	{CMPRSD_PREFIX_NONE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2, 2, 0, 0, 3, 0, {0x38, 0x01},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PHADDW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2, 2, 0, 0, 3, 0, {0x38, 0x02},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PHADDD"},
	{CMPRSD_PREFIX_NONE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2, 2, 0, 0, 3, 0, {0x38, 0x02},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PHADDD"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2, 2, 0, 0, 3, 0, {0x38, 0x03},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PHADDSW"},
	{CMPRSD_PREFIX_NONE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2, 2, 0, 0, 3, 0, {0x38, 0x03},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PHADDSW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2, 2, 0, 0, 3, 0, {0x38, 0x04},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PMADDUBSW"},
	{CMPRSD_PREFIX_NONE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2, 2, 0, 0, 3, 0, {0x38, 0x04},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PMADDUBSW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2, 2, 0, 0, 3, 0, {0x38, 0x05},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PHSUBW"},
	{CMPRSD_PREFIX_NONE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2, 2, 0, 0, 3, 0, {0x38, 0x05},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PHSUBW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2, 2, 0, 0, 3, 0, {0x38, 0x06},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PHSUBD"},
	{CMPRSD_PREFIX_NONE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2, 2, 0, 0, 3, 0, {0x38, 0x06},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PHSUBD"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2, 2, 0, 0, 3, 0, {0x38, 0x07},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PHSUBSW"},
	{CMPRSD_PREFIX_NONE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2, 2, 0, 0, 3, 0, {0x38, 0x07},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PHSUBSW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2, 2, 0, 0, 3, 0, {0x38, 0x08},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PSIGNB"},
	{CMPRSD_PREFIX_NONE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2, 2, 0, 0, 3, 0, {0x38, 0x08},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PSIGNB"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2, 2, 0, 0, 3, 0, {0x38, 0x09},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PSIGNW"},
	{CMPRSD_PREFIX_NONE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2, 2, 0, 0, 3, 0, {0x38, 0x09},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PSIGNW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2, 2, 0, 0, 3, 0, {0x38, 0x0a},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PSIGND"},
	{CMPRSD_PREFIX_NONE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2, 2, 0, 0, 3, 0, {0x38, 0x0a},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PSIGND"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2, 2, 0, 0, 3, 0, {0x38, 0x0b},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PMULHRSW"},
	{CMPRSD_PREFIX_NONE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2, 2, 0, 0, 3, 0, {0x38, 0x0b},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PMULHRSW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0x10},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PBLENDVB"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0x14},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "BLENDVPS"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0x15},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "BLENDVPD"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0x17},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PTEST"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2, 2, 0, 0, 3, 0, {0x38, 0x1c},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PABSB"},
	{CMPRSD_PREFIX_NONE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2, 2, 0, 0, 3, 0, {0x38, 0x1c},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PABSB"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2, 2, 0, 0, 3, 0, {0x38, 0x1d},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PABSW"},
	{CMPRSD_PREFIX_NONE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2, 2, 0, 0, 3, 0, {0x38, 0x1d},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PABSW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2, 2, 0, 0, 3, 0, {0x38, 0x1e},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PABSD"},
	{CMPRSD_PREFIX_NONE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2, 2, 0, 0, 3, 0, {0x38, 0x1e},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PABSD"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0x20},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PMOVSXBW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0x21},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PMOVSXBD"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0x22},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PMOVSXBQ"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0x23},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PMOVSXWD"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0x24},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PMOVSXWQ"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0x25},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PMOVSXDQ"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0x28},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PMULDQ"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0x29},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PCMPEQQ"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0x2a},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_MEM, 0, 0}, {0, 0, 0}}, "MOVNTDQA"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0x2b},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PACKUSDW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0x30},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PMOVZXBW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0x31},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PMOVZXBD"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0x32},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PMOVZXBQ"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0x33},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PMOVZXWD"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0x34},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PMOVZXWQ"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0x35},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PMOVZXDQ"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0x37},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PCMPGTQ"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0x38},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PMINSB"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0x39},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PMINSD"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0x3a},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PMINUW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0x3b},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PMINUD"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0x3c},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PMAXSB"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0x3d},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PMAXSD"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0x3e},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PMAXUW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0x3f},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PMAXUD"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0x40},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PMULLD"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0x41},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PHMINPOSUW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0x80},{{OPERAND_REG, REG_TYPE_R32, 0}, {OPERAND_MEM, 0, 0}, {0, 0, 0}}, "INVEPT"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0x81},{{OPERAND_REG, REG_TYPE_R32, 0}, {OPERAND_MEM, 0, 0}, {0, 0, 0}}, "INVVPID"},

	{CMPRSD_PREFIX_REPNZ, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0xf0},{{OPERAND_REG, REG_TYPE_R32, 0}, {OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}}, "CRC32"},
	{CMPRSD_PREFIX_NONE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0xf0},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_MEM, 0, 1}, {0, 0, 0}}, "MOVBE"},

	{CMPRSD_PREFIX_REPNZ, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0xf1},{{OPERAND_REG, REG_TYPE_R32, 0}, {OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}}, "CRC32"},
	{CMPRSD_PREFIX_NONE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x38, 0xf1},{{OPERAND_MEM, 0, 1}, {OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}}, "MOVBE"},



	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 3, 0, 0, 3, 0, {0x3a, 0x08},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}}, "ROUNDPS"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 3, 0, 0, 3, 0, {0x3a, 0x09},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}}, "ROUNDPD"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 3, 0, 0, 3, 0, {0x3a, 0x0a},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}}, "ROUNDSS"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 3, 0, 0, 3, 0, {0x3a, 0x0b},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}}, "ROUNDSD"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 3, 0, 0, 3, 0, {0x3a, 0x0c},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}}, "BLENDPS"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 3, 0, 0, 3, 0, {0x3a, 0x0d},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}}, "BLENDPD"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 3, 0, 0, 3, 0, {0x3a, 0x0e},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}}, "PBLENDW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2, 2, 0, 0, 3, 0, {0x3a, 0x0f},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PALIGNR"},
	{CMPRSD_PREFIX_NONE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2, 2, 0, 0, 3, 0, {0x3a, 0x0f},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PALIGNR"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 3, 0, 0, 3, 0, {0x3a, 0x14},{{OPERAND_RM, REG_TYPE_R32, 0}, {OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}}, "PEXTRB"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 3, 0, 0, 3, 0, {0x3a, 0x15},{{OPERAND_RM, REG_TYPE_R32, 0}, {OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}}, "PEXTRW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 3, 0, 0, 3, 0, {0x3a, 0x16},{{OPERAND_RM, REG_TYPE_R32, 0}, {OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}}, "PEXTRD"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 3, 0, 0, 3, 0, {0x3a, 0x17},{{OPERAND_RM, REG_TYPE_R32, 0}, {OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}}, "EXTRACTPS"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 3, 0, 0, 3, 0, {0x3a, 0x20},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_R32, 0}, {OPERAND_IMM, IMM8, 0}}, "PINSRB"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 3, 0, 0, 3, 0, {0x3a, 0x21},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}}, "INSERTPS"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 3, 0, 0, 3, 0, {0x3a, 0x22},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_R32, 0}, {OPERAND_IMM, IMM8, 0}}, "PINSRD"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x3a, 0x40},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "DPPS"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x3a, 0x41},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "DPPD"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 3, 0, 0, 3, 0, {0x3a, 0x42},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}}, "MPSADBW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x3a, 0x60},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PCMPESTRM"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x3a, 0x61},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PCMPESTRI"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 3, 0, 0, 3, 0, {0x3a, 0x62},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}}, "PCMPISTRM"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 1, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 3, 0, 0, 3, 0, {0x3a, 0x63},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}}, "PCMPISTRI"},



	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PP, 2, 0, 0, 3, 0, {0x40, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}}, "CMOVO"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PP, 2, 0, 0, 3, 0, {0x41, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}}, "CMOVNO"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PP, 2, 0, 0, 3, 0, {0x42, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}}, "CMOVC"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PP, 2, 0, 0, 3, 0, {0x43, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}}, "CMOVNC"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PP, 2, 0, 0, 3, 0, {0x44, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}}, "CMOVZ"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PP, 2, 0, 0, 3, 0, {0x45, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}}, "CMOVNZ"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PP, 2, 0, 0, 3, 0, {0x46, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}}, "CMOVNA"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PP, 2, 0, 0, 3, 0, {0x47, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}}, "CMOVA"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PP, 2, 0, 0, 3, 0, {0x48, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}}, "CMOVS"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PP, 2, 0, 0, 3, 0, {0x49, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}}, "CMOVNS"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PP, 2, 0, 0, 3, 0, {0x4a, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}}, "CMOVP"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PP, 2, 0, 0, 3, 0, {0x4b, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}}, "CMOVNP"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PP, 2, 0, 0, 3, 0, {0x4c, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}}, "CMOVL"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PP, 2, 0, 0, 3, 0, {0x4d, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}}, "CMOVNL"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PP, 2, 0, 0, 3, 0, {0x4e, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}}, "CMOVNG"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PP, 2, 0, 0, 3, 0, {0x4f, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}}, "CMOVG"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x50, 0x00},{{OPERAND_REG, REG_TYPE_R32, 0}, {OPERAND_REG, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MOVMSKPD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x50, 0x00},{{OPERAND_REG, REG_TYPE_R32, 0}, {OPERAND_REG, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MOVMSKPS"},

	{CMPRSD_PREFIX_REPZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x51, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "SQRTSS"},
	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x51, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "SQRTPD"},
	{CMPRSD_PREFIX_REPNZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x51, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "SQRTSD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x51, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "SQRTPS"},

	{CMPRSD_PREFIX_REPZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x52, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "RSQRTSS"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x52, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "RSQRTPS"},

	{CMPRSD_PREFIX_REPZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x53, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "RCPSS"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x53, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "RCPPS"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x54, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "ANDPD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x54, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "ANDPS"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x55, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "ANDNPD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x55, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "ANDNPS"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x56, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "ORPD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x56, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "ORPS"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x57, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "XORPD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x57, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "XORPS"},

	{CMPRSD_PREFIX_REPZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x58, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "ADDSS"},
	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x58, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "ADDPD"},
	{CMPRSD_PREFIX_REPNZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x58, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "ADDSD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x58, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "ADDPS"},

	{CMPRSD_PREFIX_REPZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x59, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MULSS"},
	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x59, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MULPD"},
	{CMPRSD_PREFIX_REPNZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x59, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MULSD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x59, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MULPS"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x5a, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "CVTPD2PS"},
	{CMPRSD_PREFIX_REPZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x5a, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "CVTSS2SD"},
	{CMPRSD_PREFIX_REPNZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x5a, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "CVTSD2SS"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x5a, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "CVTPS2PD"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x5b, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "CVTPS2DQ"},
	{CMPRSD_PREFIX_REPZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x5b, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "CVTTPS2DQ"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x5b, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "CVTDQ2PS"},

	{CMPRSD_PREFIX_REPZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x5c, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "SUBSS"},
	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x5c, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "SUBPD"},
	{CMPRSD_PREFIX_REPNZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x5c, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "SUBSD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x5c, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "SUBPS"},

	{CMPRSD_PREFIX_REPZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x5d, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MINSS"},
	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x5d, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MINPD"},
	{CMPRSD_PREFIX_REPNZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x5d, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MINSD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x5d, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MINPS"},

	{CMPRSD_PREFIX_REPZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x5e, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "DIVSS"},
	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x5e, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "DIVPD"},
	{CMPRSD_PREFIX_REPNZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x5e, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "DIVSD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x5e, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "DIVPS"},

	{CMPRSD_PREFIX_REPZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x5f, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MAXSS"},
	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x5f, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MAXPD"},
	{CMPRSD_PREFIX_REPNZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x5f, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MAXSD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0x5f, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MAXPS"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x60, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PUNPCKLBW"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0x60, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PUNPCKLBW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x61, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PUNPCKLWD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0x61, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PUNPCKLWD"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x62, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PUNPCKLDQ"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0x62, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PUNPCKLDQ"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x63, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PACKSSWB"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0x63, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PACKSSWB"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x64, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PCMPGTB"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0x64, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PCMPGTB"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x65, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PCMPGTW"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0x65, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PCMPGTW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x66, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PCMPGTD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0x66, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PCMPGTD"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x67, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PACKUSWB"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0x67, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PACKUSWB"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x68, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PUNPCKHBW"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0x68, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PUNPCKHBW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x69, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PUNPCKHWD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0x69, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PUNPCKHWD"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x6a, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PUNPCKHDQ"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0x6a, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PUNPCKHDQ"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x6b, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PACKSSDW"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0x6b, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PACKSSDW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x6c, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PUNPCKLQDQ"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x6d, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PUNPCKHQDQ"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x6e, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_R32, 0}, {0, 0, 0}}, "MOVD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0x6e, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_R32, 0}, {0, 0, 0}}, "MOVD"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x6f, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MOVDQA"},
	{CMPRSD_PREFIX_REPZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x6f, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MOVDQU"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0x6f, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "MOVQ"},

	{CMPRSD_PREFIX_REPNZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 3, 0, 0, 3, 0, {0x70, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}}, "PSHUFLW"},
	{CMPRSD_PREFIX_REPZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 3, 0, 0, 3, 0, {0x70, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}}, "PSHUFHW"},
	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 3, 0, 0, 3, 0, {0x70, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}}, "PSHUFD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 3, 0, 0, 3, 0, {0x70, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {OPERAND_IMM, IMM8, 0}}, "PSHUFW"},



	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, REG_OPCODE,PROC_AFTER_P4, 2, 0, 2, 3, 0, {0x71, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "PSRLW"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_PX, 2, 0, 2, 3, 0, {0x71, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "PSRLW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, REG_OPCODE,PROC_AFTER_P4, 2, 0, 4, 3, 0, {0x71, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "PSRAW"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_PX, 2, 0, 4, 3, 0, {0x71, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "PSRAW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, REG_OPCODE,PROC_AFTER_P4, 2, 0, 6, 3, 0, {0x71, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "PSLLW"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_PX, 2, 0, 6, 3, 0, {0x71, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "PSLLW"},



	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, REG_OPCODE,PROC_AFTER_P4, 2, 0, 2, 3, 0, {0x72, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "PSRLD"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_PX, 2, 0, 2, 3, 0, {0x72, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "PSRLD"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, REG_OPCODE,PROC_AFTER_P4, 2, 0, 4, 3, 0, {0x72, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "PSRAD"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_PX, 2, 0, 4, 3, 0, {0x72, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "PSRAD"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, REG_OPCODE,PROC_AFTER_P4, 2, 0, 6, 3, 0, {0x72, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "PSLLD"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_PX, 2, 0, 6, 3, 0, {0x72, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "PSLLD"},



	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, REG_OPCODE,PROC_AFTER_P4, 2, 0, 2, 3, 0, {0x73, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "PSRLQ"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_PX, 2, 0, 2, 3, 0, {0x73, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "PSRLQ"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, REG_OPCODE,PROC_AFTER_P4, 2, 0, 3, 3, 0, {0x73, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "PSRLDQ"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, REG_OPCODE,PROC_AFTER_P4, 2, 0, 6, 3, 0, {0x73, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "PSLLQ"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_PX, 2, 0, 6, 3, 0, {0x73, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "PSLLQ"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, REG_OPCODE,PROC_AFTER_P4, 2, 0, 7, 3, 0, {0x73, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "PSLLDQ"},



	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x74, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PCMPEQB"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0x74, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PCMPEQB"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x75, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PCMPEQW"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0x75, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PCMPEQW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x76, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PCMPEQD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0x76, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PCMPEQD"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_PX, 0, 0, 0, 3, 0, {0x77, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "EMMS"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x78, 0x00},{{OPERAND_RM, REG_TYPE_R32, 0}, {OPERAND_REG, REG_TYPE_R32, 0}, {0, 0, 0}}, "VMREAD"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x79, 0x00},{{OPERAND_REG, REG_TYPE_R32, 0}, {OPERAND_RM, REG_TYPE_R32, 0}, {0, 0, 0}}, "VMWRITE"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x7c, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "HADDPD"},
	{CMPRSD_PREFIX_REPNZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x7c, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "HADDPS"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x7d, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "HSUBPD"},
	{CMPRSD_PREFIX_REPNZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4_LATER_REVISIONS, 2, 0, 0, 3, 0, {0x7d, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "HSUBPS"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x7e, 0x00},{{OPERAND_RM, REG_TYPE_R32, 0}, {OPERAND_REG, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MOVD"},
	{CMPRSD_PREFIX_REPZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x7e, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MOVQ"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0x7e, 0x00},{{OPERAND_RM, REG_TYPE_R32, 0}, {OPERAND_REG, REG_TYPE_MM, 0}, {0, 0, 0}}, "MOVD"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x7f, 0x00},{{OPERAND_RM, REG_TYPE_XMM, 0}, {OPERAND_REG, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MOVDQA"},
	{CMPRSD_PREFIX_REPZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0x7f, 0x00},{{OPERAND_RM, REG_TYPE_XMM, 0}, {OPERAND_REG, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MOVDQU"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0x7f, 0x00},{{OPERAND_RM, REG_TYPE_MM, 0}, {OPERAND_REG, REG_TYPE_MM, 0}, {0, 0, 0}}, "MOVQ"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_03, 1, 0, 0, 3, 0, {0x80, 0x00},{{OPERAND_OFFSET, OFF32, 1}, {0, 0, 0}, {0, 0, 0}}, "JO"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_03, 1, 0, 0, 3, 0, {0x81, 0x00},{{OPERAND_OFFSET, OFF32, 1}, {0, 0, 0}, {0, 0, 0}}, "JNO"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_03, 1, 0, 0, 3, 0, {0x82, 0x00},{{OPERAND_OFFSET, OFF32, 1}, {0, 0, 0}, {0, 0, 0}}, "JC"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_03, 1, 0, 0, 3, 0, {0x83, 0x00},{{OPERAND_OFFSET, OFF32, 1}, {0, 0, 0}, {0, 0, 0}}, "JNC"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_03, 1, 0, 0, 3, 0, {0x84, 0x00},{{OPERAND_OFFSET, OFF32, 1}, {0, 0, 0}, {0, 0, 0}}, "JZ"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_03, 1, 0, 0, 3, 0, {0x85, 0x00},{{OPERAND_OFFSET, OFF32, 1}, {0, 0, 0}, {0, 0, 0}}, "JNZ"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_03, 1, 0, 0, 3, 0, {0x86, 0x00},{{OPERAND_OFFSET, OFF32, 1}, {0, 0, 0}, {0, 0, 0}}, "JNA"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_03, 1, 0, 0, 3, 0, {0x87, 0x00},{{OPERAND_OFFSET, OFF32, 1}, {0, 0, 0}, {0, 0, 0}}, "JA"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_03, 1, 0, 0, 3, 0, {0x88, 0x00},{{OPERAND_OFFSET, OFF32, 1}, {0, 0, 0}, {0, 0, 0}}, "JS"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_03, 1, 0, 0, 3, 0, {0x89, 0x00},{{OPERAND_OFFSET, OFF32, 1}, {0, 0, 0}, {0, 0, 0}}, "JNS"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_03, 1, 0, 0, 3, 0, {0x8a, 0x00},{{OPERAND_OFFSET, OFF32, 1}, {0, 0, 0}, {0, 0, 0}}, "JP"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_03, 1, 0, 0, 3, 0, {0x8b, 0x00},{{OPERAND_OFFSET, OFF32, 1}, {0, 0, 0}, {0, 0, 0}}, "JNP"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_03, 1, 0, 0, 3, 0, {0x8c, 0x00},{{OPERAND_OFFSET, OFF32, 1}, {0, 0, 0}, {0, 0, 0}}, "JL"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_03, 1, 0, 0, 3, 0, {0x8d, 0x00},{{OPERAND_OFFSET, OFF32, 1}, {0, 0, 0}, {0, 0, 0}}, "JNL"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_03, 1, 0, 0, 3, 0, {0x8e, 0x00},{{OPERAND_OFFSET, OFF32, 1}, {0, 0, 0}, {0, 0, 0}}, "JNG"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_03, 1, 0, 0, 3, 0, {0x8f, 0x00},{{OPERAND_OFFSET, OFF32, 1}, {0, 0, 0}, {0, 0, 0}}, "JG"},

	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_03, 1, 0, 0, 3, 0, {0x90, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}, {0, 0, 0}}, "SETO"},

	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_03, 1, 0, 0, 3, 0, {0x91, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}, {0, 0, 0}}, "SETNO"},

	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_03, 1, 0, 0, 3, 0, {0x92, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}, {0, 0, 0}}, "SETC"},

	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_03, 1, 0, 0, 3, 0, {0x93, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}, {0, 0, 0}}, "SETNC"},

	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_03, 1, 0, 0, 3, 0, {0x94, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}, {0, 0, 0}}, "SETZ"},

	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_03, 1, 0, 0, 3, 0, {0x95, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}, {0, 0, 0}}, "SETNZ"},

	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_03, 1, 0, 0, 3, 0, {0x96, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}, {0, 0, 0}}, "SETNA"},

	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_03, 1, 0, 0, 3, 0, {0x97, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}, {0, 0, 0}}, "SETA"},

	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_03, 1, 0, 0, 3, 0, {0x98, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}, {0, 0, 0}}, "SETS"},

	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_03, 1, 0, 0, 3, 0, {0x99, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}, {0, 0, 0}}, "SETNS"},

	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_03, 1, 0, 0, 3, 0, {0x9a, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}, {0, 0, 0}}, "SETP"},

	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_03, 1, 0, 0, 3, 0, {0x9b, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}, {0, 0, 0}}, "SETNP"},

	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_03, 1, 0, 0, 3, 0, {0x9c, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}, {0, 0, 0}}, "SETL"},

	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_03, 1, 0, 0, 3, 0, {0x9d, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}, {0, 0, 0}}, "SETNL"},

	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_03, 1, 0, 0, 3, 0, {0x9e, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}, {0, 0, 0}}, "SETNG"},

	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_03, 1, 0, 0, 3, 0, {0x9f, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}, {0, 0, 0}}, "SETG"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_03, 1, 0, 0, 0, REG_FS, {0xa0, 0x00},{{OPERAND_REG, REG_TYPE_SREG, 0}, {0, 0, 0}, {0, 0, 0}}, "PUSH"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_03, 1, 0, 0, 0, REG_FS, {0xa1, 0x00},{{OPERAND_REG, REG_TYPE_SREG, 0}, {0, 0, 0}, {0, 0, 0}}, "POP"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_04_LATER_REVISIONS, 0, 0, 0, 3, 0, {0xa2, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "CPUID"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_03, 2, 0, 0, 3, 0, {0xa3, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}}, "BT"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_03, 3, 0, 0, 3, 0, {0xa4, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM8, 0}}, "SHLD"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_03, 3, 0, 0, 3, REG_CL, {0xa5, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R8, 0}}, "SHLD"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_03, 1, 0, 0, 0, REG_GS, {0xa8, 0x00},{{OPERAND_REG, REG_TYPE_SREG, 0}, {0, 0, 0}, {0, 0, 0}}, "PUSH"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_03, 1, 0, 0, 0, REG_GS, {0xa9, 0x00},{{OPERAND_REG, REG_TYPE_SREG, 0}, {0, 0, 0}, {0, 0, 0}}, "POP"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM,PROC_AFTER_03_LATER_REVISIONS, 0, 0, 0, 3, 0, {0xaa, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "RSM"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_03, 2, 1, 0, 3, 0, {0xab, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}}, "BTS"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_03, 3, 0, 0, 3, 0, {0xac, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM8, 0}}, "SHRD"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_03, 3, 0, 0, 2, REG_CL, {0xad, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R8, 0}}, "SHRD"},



	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_P2_LATER_REVISIONS, 1, 0, 0, 3, 0, {0xae, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FXSAVE"},

	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_P2_LATER_REVISIONS, 0, 0, 1, 3, 0, {0xae, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "FXRSTOR"},

	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_P3, 1, 0, 2, 3, 0, {0xae, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "LDMXCSR"},

	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_P3, 1, 0, 3, 3, 0, {0xae, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "STMXCSR"},

	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_C2_LATER_REVISIONS, 1, 0, 4, 3, 0, {0xae, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "XSAVE"},

	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_C2_LATER_REVISIONS, 0, 0, 5, 3, 0, {0xae, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "XRSTOR"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_P4, 0, 0, 5, 3, 0, {0xae, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "LFENCE"},

	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_P4, 0, 0, 6, 3, 0, {0xae, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "MFENCE"},

	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_P4, 1, 0, 7, 3, 0, {0xae, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "CLFLUSH"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_P3, 0, 0, 7, 3, 0, {0xae, 0x00},{{0, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "SFENCE"},



	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_03, 2, 0, 0, 3, 0, {0xaf, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}}, "IMUL"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_04, 2, 1, 0, 3, 0, {0xb0, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}, {OPERAND_REG, REG_TYPE_R8, 0}}, "CMPXCHG"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_04, 2, 1, 0, 3, 0, {0xb1, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}}, "CMPXCHG"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_03, 2, 0, 0, 3, 0, {0xb2, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_MEM, 0, 0}, {0, 0, 0}}, "LSS"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_03, 2, 1, 0, 3, 0, {0xb3, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}}, "BTR"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_03, 2, 0, 0, 3, 0, {0xb4, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_MEM, 0, 0}, {0, 0, 0}}, "LFS"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_03, 2, 0, 0, 3, 0, {0xb5, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_MEM, 0, 0}, {0, 0, 0}}, "LGS"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_03, 2, 0, 0, 3, 0, {0xb6, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}}, "MOVZX"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_03, 2, 0, 0, 3, 0, {0xb7, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R16, 0}, {0, 0, 0}}, "MOVZX"},

	{CMPRSD_PREFIX_REPZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_C2_LATER_REVISIONS, 2, 0, 0, 3, 0, {0xb8, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}}, "POPCNT"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_02, 2, 0, 0, 3, 0, {0xb9, 0x00},{{OPERAND_REG, REG_TYPE_R32, 0}, {OPERAND_RM, REG_TYPE_R32, 0}, {0, 0, 0}}, "UNDEFINED"},

	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_03, 2, 0, 4, 3, 0, {0xba, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "BT"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_03, 2, 1, 5, 3, 0, {0xba, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "BTS"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_03, 2, 1, 6, 3, 0, {0xba, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "BTR"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_03, 2, 1, 7, 3, 0, {0xba, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_IMM, IMM8, 0}, {0, 0, 0}}, "BTC"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_03, 2, 1, 0, 3, 0, {0xbb, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}}, "BTC"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_03, 2, 0, 0, 3, 0, {0xbc, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}}, "BSF"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_03, 2, 0, 0, 3, 0, {0xbd, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R32, 1}, {0, 0, 0}}, "BSR"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_03, 2, 0, 0, 3, 0, {0xbe, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R8, 0}, {0, 0, 0}}, "MOVSX"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_03, 2, 0, 0, 3, 0, {0xbf, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {OPERAND_RM, REG_TYPE_R16, 0}, {0, 0, 0}}, "MOVSX"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_04, 2, 1, 0, 3, 0, {0xc0, 0x00},{{OPERAND_RM, REG_TYPE_R8, 0}, {OPERAND_REG, REG_TYPE_R8, 0}, {0, 0, 0}}, "XADD"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_04, 2, 1, 0, 3, 0, {0xc1, 0x00},{{OPERAND_RM, REG_TYPE_R32, 1}, {OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}}, "XADD"},

	{CMPRSD_PREFIX_REPZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 3, 0, 0, 3, 0, {0xc2, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}}, "CMPSS"},
	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 3, 0, 0, 3, 0, {0xc2, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}}, "CMPPD"},
	{CMPRSD_PREFIX_REPNZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 3, 0, 0, 3, 0, {0xc2, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}}, "CMPSD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 3, 0, 0, 3, 0, {0xc2, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}}, "CMPPS"},

	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xc3, 0x00},{{OPERAND_MEM, 0, 0}, {OPERAND_REG, REG_TYPE_R32, 0}, {0, 0, 0}}, "MOVNTI"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 3, 0, 0, 3, 0, {0xc4, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_R32, 0}, {OPERAND_IMM, IMM8, 0}}, "PINSRW"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 3, 0, 0, 3, 0, {0xc4, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_R32, 0}, {OPERAND_IMM, IMM8, 0}}, "PINSRW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 3, 0, 0, 3, 0, {0xc5, 0x00},{{OPERAND_REG, REG_TYPE_R32, 0}, {OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}}, "PEXTRW"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 3, 0, 0, 3, 0, {0xc5, 0x00},{{OPERAND_REG, REG_TYPE_R32, 0}, {OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_IMM, IMM8, 0}}, "PEXTRW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 3, 0, 0, 3, 0, {0xc6, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}}, "SHUFPD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 3, 0, 0, 3, 0, {0xc6, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {OPERAND_IMM, IMM8, 0}}, "SHUFPS"},



	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_P1, 1, 1, 1, 3, 0, {0xc7, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "CMPXCHG8B"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, REG_OPCODE,PROC_AFTER_P4_LATER_REVISIONS, 1, 0, 6, 3, 0, {0xc7, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "VMCLEAR"},
	{CMPRSD_PREFIX_REPZ, 1, 0, REG_OPCODE,PROC_AFTER_P4_LATER_REVISIONS, 1, 0, 6, 3, 0, {0xc7, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "VMXON"},
	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_P4_LATER_REVISIONS, 1, 0, 6, 3, 0, {0xc7, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "VMPTRLD"},

	{CMPRSD_PREFIX_NONE, 1, 0, REG_OPCODE,PROC_AFTER_P4_LATER_REVISIONS, 1, 0, 7, 3, 0, {0xc7, 0x00},{{OPERAND_MEM, 0, 0}, {0, 0, 0}, {0, 0, 0}}, "VMPTRST"},



	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM, PROC_AFTER_04, 1, 0, 0, 0, REG_EAX, {0xc8, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "BSWAP"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM, PROC_AFTER_04, 1, 0, 0, 0, REG_ECX, {0xc9, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "BSWAP"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM, PROC_AFTER_04, 1, 0, 0, 0, REG_EDX, {0xca, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "BSWAP"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM, PROC_AFTER_04, 1, 0, 0, 0, REG_EBX, {0xcb, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "BSWAP"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM, PROC_AFTER_04, 1, 0, 0, 0, REG_ESP, {0xcc, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "BSWAP"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM, PROC_AFTER_04, 1, 0, 0, 0, REG_EBP, {0xcd, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "BSWAP"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM, PROC_AFTER_04, 1, 0, 0, 0, REG_ESI, {0xce, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "BSWAP"},

	{CMPRSD_PREFIX_NONE, 1, 0, NO_MODRM, PROC_AFTER_04, 1, 0, 0, 0, REG_EDI, {0xcf, 0x00},{{OPERAND_REG, REG_TYPE_R32, 1}, {0, 0, 0}, {0, 0, 0}}, "BSWAP"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4_LATER_REVISIONS, 2, 0, 0, 3, 0, {0xd0, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "ADDSUBPD"},
	{CMPRSD_PREFIX_REPNZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4_LATER_REVISIONS, 2, 0, 0, 3, 0, {0xd0, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "ADDSUBPS"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xd1, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PSRLW"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0xd1, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PSRLW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xd2, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PSRLD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0xd2, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PSRLD"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xd3, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PSRLQ"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0xd3, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PSRLQ"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xd4, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PADDQ"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0xd4, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PADDQ"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xd5, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PMULLW"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0xd5, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PMULLW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xd6, 0x00},{{OPERAND_RM, REG_TYPE_XMM, 0}, {OPERAND_REG, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MOVQ"},
	{CMPRSD_PREFIX_REPZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xd6, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_REG, REG_TYPE_MM, 0}, {0, 0, 0}}, "MOVQ2DQ"},
	{CMPRSD_PREFIX_REPNZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xd6, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_REG, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MOVDQ2Q"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0xd7, 0x00},{{OPERAND_REG, REG_TYPE_R32, 0}, {OPERAND_REG, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PMOVMSKB"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0xd7, 0x00},{{OPERAND_REG, REG_TYPE_R32, 0}, {OPERAND_REG, REG_TYPE_MM, 0}, {0, 0, 0}}, "PMOVMSKB"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xd8, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PSUBUSB"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0xd8, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PSUBUSB"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0xd9, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PSUBUSW"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0xd9, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PSUBUSW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0xda, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PMINUB"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0xda, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PMINUB"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xdb, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PAND"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0xdb, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PAND"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xdc, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PADDUSB"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0xdc, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PADDUSB"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xdd, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PADDUSW"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0xdd, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PADDUSW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0xde, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PMAXUB"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0xde, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PMAXUB"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xdf, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PANDN"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0xdf, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PANDN"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0xe0, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PAVGB"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0xe0, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PAVGB"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xe1, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PSRAW"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0xe1, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PSRAW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xe2, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PSRAD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0xe2, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PSRAD"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0xe3, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PAVGW"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0xe3, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PAVGW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0xe4, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PMULHUW"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0xe4, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PMULHUW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xe5, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PMULHW"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0xe5, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PMULHW"},

	{CMPRSD_PREFIX_REPNZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xe6, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "CVTPD2DQ"},
	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xe6, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "CVTTPD2DQ"},
	{CMPRSD_PREFIX_REPZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xe6, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "CVTDQ2PD"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xe7, 0x00},{{OPERAND_MEM, 0, 0}, {OPERAND_REG, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MOVNTDQ"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0xe7, 0x00},{{OPERAND_MEM, 0, 0}, {OPERAND_REG, REG_TYPE_MM, 0}, {0, 0, 0}}, "MOVNTQ"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xe8, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PSUBSB"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0xe8, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PSUBSB"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xe9, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PSUBSW"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0xe9, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PSUBSW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0xea, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PMINSW"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0xea, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PMINSW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xeb, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "POR"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0xeb, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "POR"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xec, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PADDSB"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0xec, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PADDSB"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xed, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PADDSW"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0xed, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PADDSW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0xee, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PMAXSW"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0xee, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PMAXSW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xef, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PXOR"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0xef, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PXOR"},

	{CMPRSD_PREFIX_REPNZ, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4_LATER_REVISIONS, 2, 0, 0, 3, 0, {0xf0, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_MEM, 0, 0}, {0, 0, 0}}, "LDDQU"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xf1, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PSLLW"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0xf1, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PSLLW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xf2, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PSLLD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0xf2, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PSLLD"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xf3, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PSLLQ"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0xf3, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PSLLQ"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xf4, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PMULUDQ"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xf4, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PMULUDQ"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xf5, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PMADDWD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0xf5, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PMADDWD"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0xf6, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PSADBW"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0xf6, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PSADBW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xf7, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_REG, REG_TYPE_XMM, 0}, {0, 0, 0}}, "MASKMOVDQU"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P3, 2, 0, 0, 3, 0, {0xf7, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_REG, REG_TYPE_MM, 0}, {0, 0, 0}}, "MASKMOVQ"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xf8, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PSUBB"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0xf8, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PSUBB"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xf9, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PSUBW"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0xf9, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PSUBW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xfa, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PSUBD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0xfa, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PSUBD"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xfb, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PSUBQ"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xfb, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PSUBQ"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xfc, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PADDB"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0xfc, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PADDB"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xfd, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PADDW"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0xfd, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PADDW"},

	{CMPRSD_PREFIX_OVERRIDE_OPERAND_SIZE, 1, 0, CONTAINS_MODRM,PROC_AFTER_P4, 2, 0, 0, 3, 0, {0xfe, 0x00},{{OPERAND_REG, REG_TYPE_XMM, 0}, {OPERAND_RM, REG_TYPE_XMM, 0}, {0, 0, 0}}, "PADDD"},
	{CMPRSD_PREFIX_NONE, 1, 0, CONTAINS_MODRM,PROC_AFTER_PX, 2, 0, 0, 3, 0, {0xfe, 0x00},{{OPERAND_REG, REG_TYPE_MM, 0}, {OPERAND_RM, REG_TYPE_MM, 0}, {0, 0, 0}}, "PADDD"}
};

const int16_t groupPositions1[] =
{
      0, //0x0
      1, //0x1
      2, //0x2
      3, //0x3
      4, //0x4
      5, //0x5
      6, //0x6
      7, //0x7
      8, //0x8
      9, //0x9
     10, //0xA
     11, //0xB
     12, //0xC
     13, //0xD
     14, //0xE
      0, //0xF
     15, //0x10
     16, //0x11
     17, //0x12
     18, //0x13
     19, //0x14
     20, //0x15
     21, //0x16
     22, //0x17
     23, //0x18
     24, //0x19
     25, //0x1A
     26, //0x1B
     27, //0x1C
     28, //0x1D
     29, //0x1E
     30, //0x1F
     31, //0x20
     32, //0x21
     33, //0x22
     34, //0x23
     35, //0x24
     36, //0x25
      0, //0x26
     37, //0x27
     38, //0x28
     39, //0x29
     40, //0x2A
     41, //0x2B
     42, //0x2C
     43, //0x2D
      0, //0x2E
     44, //0x2F
     45, //0x30
     46, //0x31
     47, //0x32
     48, //0x33
     49, //0x34
     50, //0x35
      0, //0x36
     51, //0x37
     52, //0x38
     53, //0x39
     54, //0x3A
     55, //0x3B
     56, //0x3C
     57, //0x3D
      0, //0x3E
     58, //0x3F
     59, //0x40
     60, //0x41
     61, //0x42
     62, //0x43
     63, //0x44
     64, //0x45
     65, //0x46
     66, //0x47
     67, //0x48
     68, //0x49
     69, //0x4A
     70, //0x4B
     71, //0x4C
     72, //0x4D
     73, //0x4E
     74, //0x4F
     75, //0x50
     76, //0x51
     77, //0x52
     78, //0x53
     79, //0x54
     80, //0x55
     81, //0x56
     82, //0x57
     83, //0x58
     84, //0x59
     85, //0x5A
     86, //0x5B
     87, //0x5C
     88, //0x5D
     89, //0x5E
     90, //0x5F
     91, //0x60
     93, //0x61
     95, //0x62
     96, //0x63
      0, //0x64
      0, //0x65
      0, //0x66
      0, //0x67
     97, //0x68
     98, //0x69
     99, //0x6A
    100, //0x6B
    101, //0x6C
    102, //0x6D
    104, //0x6E
    105, //0x6F
    107, //0x70
    108, //0x71
    109, //0x72
    110, //0x73
    111, //0x74
    112, //0x75
    113, //0x76
    114, //0x77
    115, //0x78
    116, //0x79
    117, //0x7A
    118, //0x7B
    119, //0x7C
    120, //0x7D
    121, //0x7E
    122, //0x7F
    123, //0x80
    131, //0x81
    139, //0x82
    147, //0x83
    155, //0x84
    156, //0x85
    157, //0x86
    158, //0x87
    159, //0x88
    160, //0x89
    161, //0x8A
    162, //0x8B
    163, //0x8C
    164, //0x8D
    165, //0x8E
    166, //0x8F
    167, //0x90
    169, //0x91
    170, //0x92
    171, //0x93
    172, //0x94
    173, //0x95
    174, //0x96
    175, //0x97
    176, //0x98
    178, //0x99
    180, //0x9A
      0, //0x9B
    181, //0x9C
    183, //0x9D
    185, //0x9E
    186, //0x9F
    187, //0xA0
    188, //0xA1
    189, //0xA2
    190, //0xA3
    191, //0xA4
    192, //0xA5
    194, //0xA6
    195, //0xA7
    197, //0xA8
    198, //0xA9
    199, //0xAA
    200, //0xAB
    202, //0xAC
    203, //0xAD
    205, //0xAE
    206, //0xAF
    208, //0xB0
    209, //0xB1
    210, //0xB2
    211, //0xB3
    212, //0xB4
    213, //0xB5
    214, //0xB6
    215, //0xB7
    216, //0xB8
    217, //0xB9
    218, //0xBA
    219, //0xBB
    220, //0xBC
    221, //0xBD
    222, //0xBE
    223, //0xBF
    224, //0xC0
    232, //0xC1
    240, //0xC2
    241, //0xC3
    242, //0xC4
    243, //0xC5
    244, //0xC6
    245, //0xC7
    246, //0xC8
    247, //0xC9
    248, //0xCA
    249, //0xCB
    250, //0xCC
    251, //0xCD
    252, //0xCE
    253, //0xCF
    255, //0xD0
    263, //0xD1
    271, //0xD2
    279, //0xD3
    287, //0xD4
    289, //0xD5
    291, //0xD6
    292, //0xD7
    293, //0xD8
    301, //0xD9
    340, //0xDA
    353, //0xDB
    375, //0xDC
    391, //0xDD
    408, //0xDE
    430, //0xDF
    446, //0xE0
    447, //0xE1
    448, //0xE2
    449, //0xE3
    451, //0xE4
    452, //0xE5
    453, //0xE6
    454, //0xE7
    455, //0xE8
    456, //0xE9
    457, //0xEA
    458, //0xEB
    459, //0xEC
    460, //0xED
    462, //0xEE
    463, //0xEF
      0, //0xF0
    464, //0xF1
      0, //0xF2
      0, //0xF3
    465, //0xF4
    466, //0xF5
    467, //0xF6
    475, //0xF7
    483, //0xF8
    484, //0xF9
    485, //0xFA
    486, //0xFB
    487, //0xFC
    488, //0xFD
    489, //0xFE
    491, //0xFF
};
const int16_t groupPositions2[] =
{
    498, //0x0
    504, //0x1
    520, //0x2
    521, //0x3
      0, //0x4
      0, //0x5
    522, //0x6
      0, //0x7
    523, //0x8
    524, //0x9
      0, //0xA
    525, //0xB
      0, //0xC
    526, //0xD
      0, //0xE
      0, //0xF
    527, //0x10
    531, //0x11
    535, //0x12
    540, //0x13
    542, //0x14
    544, //0x15
    546, //0x16
    550, //0x17
    552, //0x18
    560, //0x19
    561, //0x1A
    562, //0x1B
    563, //0x1C
    564, //0x1D
    565, //0x1E
    566, //0x1F
    574, //0x20
    575, //0x21
    576, //0x22
    577, //0x23
      0, //0x24
      0, //0x25
      0, //0x26
      0, //0x27
    578, //0x28
    580, //0x29
    582, //0x2A
    586, //0x2B
    588, //0x2C
    592, //0x2D
    596, //0x2E
    598, //0x2F
    600, //0x30
    601, //0x31
    602, //0x32
    603, //0x33
    604, //0x34
    605, //0x35
      0, //0x36
    606, //0x37
    607, //0x38
      0, //0x39
    674, //0x3A
      0, //0x3B
      0, //0x3C
      0, //0x3D
      0, //0x3E
      0, //0x3F
    697, //0x40
    698, //0x41
    699, //0x42
    700, //0x43
    701, //0x44
    702, //0x45
    703, //0x46
    704, //0x47
    705, //0x48
    706, //0x49
    707, //0x4A
    708, //0x4B
    709, //0x4C
    710, //0x4D
    711, //0x4E
    712, //0x4F
    713, //0x50
    715, //0x51
    719, //0x52
    721, //0x53
    723, //0x54
    725, //0x55
    727, //0x56
    729, //0x57
    731, //0x58
    735, //0x59
    739, //0x5A
    743, //0x5B
    746, //0x5C
    750, //0x5D
    754, //0x5E
    758, //0x5F
    762, //0x60
    764, //0x61
    766, //0x62
    768, //0x63
    770, //0x64
    772, //0x65
    774, //0x66
    776, //0x67
    778, //0x68
    780, //0x69
    782, //0x6A
    784, //0x6B
    786, //0x6C
    787, //0x6D
    788, //0x6E
    790, //0x6F
    793, //0x70
    797, //0x71
    803, //0x72
    809, //0x73
    815, //0x74
    817, //0x75
    819, //0x76
    821, //0x77
    822, //0x78
    823, //0x79
      0, //0x7A
      0, //0x7B
    824, //0x7C
    826, //0x7D
    828, //0x7E
    831, //0x7F
    834, //0x80
    835, //0x81
    836, //0x82
    837, //0x83
    838, //0x84
    839, //0x85
    840, //0x86
    841, //0x87
    842, //0x88
    843, //0x89
    844, //0x8A
    845, //0x8B
    846, //0x8C
    847, //0x8D
    848, //0x8E
    849, //0x8F
    850, //0x90
    851, //0x91
    852, //0x92
    853, //0x93
    854, //0x94
    855, //0x95
    856, //0x96
    857, //0x97
    858, //0x98
    859, //0x99
    860, //0x9A
    861, //0x9B
    862, //0x9C
    863, //0x9D
    864, //0x9E
    865, //0x9F
    866, //0xA0
    867, //0xA1
    868, //0xA2
    869, //0xA3
    870, //0xA4
    871, //0xA5
      0, //0xA6
      0, //0xA7
    872, //0xA8
    873, //0xA9
    874, //0xAA
    875, //0xAB
    876, //0xAC
    877, //0xAD
    878, //0xAE
    888, //0xAF
    889, //0xB0
    890, //0xB1
    891, //0xB2
    892, //0xB3
    893, //0xB4
    894, //0xB5
    895, //0xB6
    896, //0xB7
    897, //0xB8
    898, //0xB9
    899, //0xBA
    903, //0xBB
    904, //0xBC
    905, //0xBD
    906, //0xBE
    907, //0xBF
    908, //0xC0
    909, //0xC1
    910, //0xC2
    914, //0xC3
    915, //0xC4
    917, //0xC5
    919, //0xC6
    921, //0xC7
    926, //0xC8
    927, //0xC9
    928, //0xCA
    929, //0xCB
    930, //0xCC
    931, //0xCD
    932, //0xCE
    933, //0xCF
    934, //0xD0
    936, //0xD1
    938, //0xD2
    940, //0xD3
    942, //0xD4
    944, //0xD5
    946, //0xD6
    949, //0xD7
    951, //0xD8
    953, //0xD9
    955, //0xDA
    957, //0xDB
    959, //0xDC
    961, //0xDD
    963, //0xDE
    965, //0xDF
    967, //0xE0
    969, //0xE1
    971, //0xE2
    973, //0xE3
    975, //0xE4
    977, //0xE5
    979, //0xE6
    982, //0xE7
    984, //0xE8
    986, //0xE9
    988, //0xEA
    990, //0xEB
    992, //0xEC
    994, //0xED
    996, //0xEE
    998, //0xEF
    1000, //0xF0
    1001, //0xF1
    1003, //0xF2
    1005, //0xF3
    1007, //0xF4
    1009, //0xF5
    1011, //0xF6
    1013, //0xF7
    1015, //0xF8
    1017, //0xF9
    1019, //0xFA
    1021, //0xFB
    1023, //0xFC
    1025, //0xFD
    1027, //0xFE
       0, //0xFF
};


static int GetCommandGroupPos(int prefix_0f, uint8_t op);
static int Equals(const uint8_t* cmd, Prefixes prefixes, Proc proc, CommandInfo cmdInfo);

#include <stdio.h>

int Command_Find(CommandInfo* pinfo, Proc proc, const uint8_t* cmd, Prefixes prefixes)
{
	uint8_t op = *cmd;
	
	for(int grpPos = GetCommandGroupPos(prefixes.prefix_0f, op); op == commandsTable[grpPos].opcodes[0] && grpPos < COMMANDS_COUNT; grpPos++)
	{
		GET_COMMAND_INFO(commandsTable[grpPos]);
		if(Equals(cmd, prefixes, proc, cmdInfo))
		{
			*pinfo = cmdInfo;
			return 0;
		}
	}
	
	return 1;
}

static int Str_ToStringBuf(char* buf, const char* str)
{
	strcpy(buf, str);
	return strlen(buf);
}

int Command_ToStringBuf(char* buf, CommandFullInfo cmd, SIB sib)
{
	char* startBuf = buf;
	
	//  
	if(cmd.beforeCmdPrefix != PREFIX_NONE)
    {
        buf += Prefix_ToStringBuf(buf, cmd.beforeCmdPrefix);
        buf += Str_ToStringBuf(buf, " ");
    }
	
	//
	buf += Str_ToStringBuf(buf, cmd.mnemonic);
	
	//
	for(int x = 0; x < cmd.operandsCount; x++)
	{
		buf += Str_ToStringBuf(buf, " ");
		buf += Operand_ToStringBuf(buf, cmd.operands[x].val, cmd.operands[x].ftype, sib, cmd.rmDisp, cmd.addrPrefix);
		if(x != cmd.operandsCount - 1) buf += Str_ToStringBuf(buf, ",");
	}
	
	return buf - startBuf;
}

int Command_HaveSecondByteOp(int prefix_0f, uint8_t op)
{
	return prefix_0f && (op == 0x38 || op == 0x3a);
}

static int GetCommandGroupPos(int prefix_0f, uint8_t op)
{
	return prefix_0f ? groupPositions2[op] : groupPositions1[op];
}

static int OperandMemExist(OperandInfo operands[3], int operandsCount)
{
	for(int x = 0; x < operandsCount; x++)
		if(operands[x].type == OPERAND_MEM) return 1;
			
	return 0;
}

static int OperandRegExist(OperandInfo operands[3], int operandsCount)
{
	for(int x = 0; x < operandsCount; x++)
		if(operands[x].type == OPERAND_REG) return 1;
			
	return 0;
}

static int OperandRmExist(OperandInfo operands[3], int operandsCount)
{
	for(int x = 0; x < operandsCount; x++)
		if(operands[x].type == OPERAND_RM) return 1;
			
	return 0;
}

static int Equals(const uint8_t* cmd, Prefixes prefixes, Proc proc, CommandInfo cmdInfo)
{
	int e = 0;
	
	// 0f
	if(cmdInfo.prefix_0f)
	{
		if(prefixes.prefix_0f == PREFIX_0F) e++;
	}
	else e++;
	
	//cmdPrefix
	if(cmdInfo.cmdPrefix != PREFIX_NONE)
	{
		if(cmdInfo.cmdPrefix == prefixes.prefix_seg      ||
		   cmdInfo.cmdPrefix == prefixes.prefix_opsize   ||
		   cmdInfo.cmdPrefix == prefixes.prefix_addrsize ||
		   cmdInfo.cmdPrefix == prefixes.prefix_waitLockRep)
		   e++;
	}
	else e++;
	
	//Proc
	if(Procs_CompatibleWith(proc, cmdInfo.proc)) e++;
	
	//secondOp
	if(cmdInfo.secondOp)
	{
		if(*(cmd+1) == cmdInfo.opcodes[1]) e++;
	}
	else e++;
	
	//regExtVal
	if(cmdInfo.modRmType == REG_OPCODE)
	{
		if(!Command_HaveSecondByteOp(cmdInfo.prefix_0f, cmdInfo.opcodes[0]))
		{
			ModRM modrm = GET_MODRM(*(ModRM_Byte*)(cmd+1));
			if(modrm.reg_opExt.opcode == cmdInfo.regExtVal) e++;
		}
		else
		{
			ModRM modrm = GET_MODRM(*(ModRM_Byte*)(cmd+2));
			if(modrm.reg_opExt.opcode == cmdInfo.regExtVal) e++;
		}
	}
	else e++;

	//mod(    ,      mem,    - reg)
	if(cmdInfo.modRmType != NO_MODRM)
	{
		ModRM modrm = GET_MODRM(*(ModRM_Byte*)(cmd+1+Command_HaveSecondByteOp(cmdInfo.prefix_0f, cmdInfo.opcodes[0])));
		
		if(!OperandRegExist(cmdInfo.operands, cmdInfo.operandsCount) && !OperandRmExist(cmdInfo.operands, cmdInfo.operandsCount))
		{
			if(modrm.mod != MOD_REG) e++;
		}
		else if(!OperandMemExist(cmdInfo.operands, cmdInfo.operandsCount) && !OperandRmExist(cmdInfo.operands, cmdInfo.operandsCount))
		{
			if(modrm.mod == MOD_REG) e++;
		}
		else e++;
	}
	else e++;
	
	return e == 6;
}