; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv32 -mattr=+m -verify-machineinstrs < %s | FileCheck %s --check-prefixes=CHECK,RV32IM
; RUN: llc -mtriple=riscv64 -mattr=+m -verify-machineinstrs < %s | FileCheck %s --check-prefixes=CHECK,RV64IM

define i4 @clmul_i4(i4 %a, i4 %b) nounwind {
; CHECK-LABEL: clmul_i4:
; CHECK:       # %bb.0:
; CHECK-NEXT:    andi a2, a1, 2
; CHECK-NEXT:    andi a3, a1, 1
; CHECK-NEXT:    mul a2, a0, a2
; CHECK-NEXT:    mul a3, a0, a3
; CHECK-NEXT:    andi a4, a1, 4
; CHECK-NEXT:    andi a1, a1, 8
; CHECK-NEXT:    mul a4, a0, a4
; CHECK-NEXT:    mul a0, a0, a1
; CHECK-NEXT:    xor a2, a3, a2
; CHECK-NEXT:    xor a0, a4, a0
; CHECK-NEXT:    xor a0, a2, a0
; CHECK-NEXT:    ret
  %res = call i4 @llvm.clmul.i4(i4 %a, i4 %b)
  ret i4 %res
}

define i8 @clmul_i8(i8 %a, i8 %b) nounwind {
; CHECK-LABEL: clmul_i8:
; CHECK:       # %bb.0:
; CHECK-NEXT:    andi a2, a1, 2
; CHECK-NEXT:    andi a3, a1, 1
; CHECK-NEXT:    mul a2, a0, a2
; CHECK-NEXT:    mul a3, a0, a3
; CHECK-NEXT:    andi a4, a1, 4
; CHECK-NEXT:    mul a4, a0, a4
; CHECK-NEXT:    andi a5, a1, 8
; CHECK-NEXT:    mul a5, a0, a5
; CHECK-NEXT:    andi a6, a1, 16
; CHECK-NEXT:    mul a6, a0, a6
; CHECK-NEXT:    andi a7, a1, 32
; CHECK-NEXT:    mul a7, a0, a7
; CHECK-NEXT:    andi t0, a1, 64
; CHECK-NEXT:    mul t0, a0, t0
; CHECK-NEXT:    andi a1, a1, -128
; CHECK-NEXT:    mul a0, a0, a1
; CHECK-NEXT:    xor a2, a3, a2
; CHECK-NEXT:    xor a4, a4, a5
; CHECK-NEXT:    xor a1, a6, a7
; CHECK-NEXT:    xor a2, a2, a4
; CHECK-NEXT:    xor a1, a1, t0
; CHECK-NEXT:    xor a1, a2, a1
; CHECK-NEXT:    xor a0, a1, a0
; CHECK-NEXT:    ret
  %res = call i8 @llvm.clmul.i8(i8 %a, i8 %b)
  ret i8 %res
}

define i16 @clmul_i16(i16 %a, i16 %b) nounwind {
; RV32IM-LABEL: clmul_i16:
; RV32IM:       # %bb.0:
; RV32IM-NEXT:    addi sp, sp, -16
; RV32IM-NEXT:    sw s0, 12(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    andi a2, a1, 2
; RV32IM-NEXT:    andi a3, a1, 1
; RV32IM-NEXT:    mul a2, a0, a2
; RV32IM-NEXT:    mul a3, a0, a3
; RV32IM-NEXT:    andi a4, a1, 4
; RV32IM-NEXT:    andi a5, a1, 8
; RV32IM-NEXT:    mul a4, a0, a4
; RV32IM-NEXT:    mul a5, a0, a5
; RV32IM-NEXT:    andi a6, a1, 16
; RV32IM-NEXT:    andi a7, a1, 32
; RV32IM-NEXT:    andi t0, a1, 64
; RV32IM-NEXT:    andi t1, a1, 128
; RV32IM-NEXT:    mul a6, a0, a6
; RV32IM-NEXT:    mul a7, a0, a7
; RV32IM-NEXT:    xor a2, a3, a2
; RV32IM-NEXT:    xor a4, a4, a5
; RV32IM-NEXT:    mul a3, a0, t0
; RV32IM-NEXT:    mul a5, a0, t1
; RV32IM-NEXT:    andi t0, a1, 256
; RV32IM-NEXT:    andi t1, a1, 512
; RV32IM-NEXT:    mul t0, a0, t0
; RV32IM-NEXT:    mul t1, a0, t1
; RV32IM-NEXT:    andi t2, a1, 1024
; RV32IM-NEXT:    li t3, 1
; RV32IM-NEXT:    mul t2, a0, t2
; RV32IM-NEXT:    slli t3, t3, 11
; RV32IM-NEXT:    and t3, a1, t3
; RV32IM-NEXT:    lui t4, 1
; RV32IM-NEXT:    mul t3, a0, t3
; RV32IM-NEXT:    and t4, a1, t4
; RV32IM-NEXT:    mul t4, a0, t4
; RV32IM-NEXT:    lui t5, 2
; RV32IM-NEXT:    and t5, a1, t5
; RV32IM-NEXT:    lui t6, 4
; RV32IM-NEXT:    and t6, a1, t6
; RV32IM-NEXT:    lui s0, 1048568
; RV32IM-NEXT:    and a1, a1, s0
; RV32IM-NEXT:    mul t5, a0, t5
; RV32IM-NEXT:    mul t6, a0, t6
; RV32IM-NEXT:    mul a0, a0, a1
; RV32IM-NEXT:    xor a2, a2, a4
; RV32IM-NEXT:    xor a1, a6, a7
; RV32IM-NEXT:    xor a1, a1, a3
; RV32IM-NEXT:    xor a3, a5, t0
; RV32IM-NEXT:    xor a1, a2, a1
; RV32IM-NEXT:    xor a2, a3, t1
; RV32IM-NEXT:    xor a2, a2, t2
; RV32IM-NEXT:    xor a3, t3, t4
; RV32IM-NEXT:    xor a1, a1, a2
; RV32IM-NEXT:    xor a2, a3, t5
; RV32IM-NEXT:    xor a1, a1, a2
; RV32IM-NEXT:    xor a0, t6, a0
; RV32IM-NEXT:    xor a0, a1, a0
; RV32IM-NEXT:    lw s0, 12(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    addi sp, sp, 16
; RV32IM-NEXT:    ret
;
; RV64IM-LABEL: clmul_i16:
; RV64IM:       # %bb.0:
; RV64IM-NEXT:    addi sp, sp, -16
; RV64IM-NEXT:    sd s0, 8(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    andi a2, a1, 2
; RV64IM-NEXT:    andi a3, a1, 1
; RV64IM-NEXT:    mul a2, a0, a2
; RV64IM-NEXT:    mul a3, a0, a3
; RV64IM-NEXT:    andi a4, a1, 4
; RV64IM-NEXT:    andi a5, a1, 8
; RV64IM-NEXT:    mul a4, a0, a4
; RV64IM-NEXT:    mul a5, a0, a5
; RV64IM-NEXT:    andi a6, a1, 16
; RV64IM-NEXT:    andi a7, a1, 32
; RV64IM-NEXT:    andi t0, a1, 64
; RV64IM-NEXT:    andi t1, a1, 128
; RV64IM-NEXT:    mul a6, a0, a6
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    xor a2, a3, a2
; RV64IM-NEXT:    xor a4, a4, a5
; RV64IM-NEXT:    mul a3, a0, t0
; RV64IM-NEXT:    mul a5, a0, t1
; RV64IM-NEXT:    andi t0, a1, 256
; RV64IM-NEXT:    andi t1, a1, 512
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    andi t2, a1, 1024
; RV64IM-NEXT:    li t3, 1
; RV64IM-NEXT:    mul t2, a0, t2
; RV64IM-NEXT:    slli t3, t3, 11
; RV64IM-NEXT:    and t3, a1, t3
; RV64IM-NEXT:    lui t4, 1
; RV64IM-NEXT:    mul t3, a0, t3
; RV64IM-NEXT:    and t4, a1, t4
; RV64IM-NEXT:    mul t4, a0, t4
; RV64IM-NEXT:    lui t5, 2
; RV64IM-NEXT:    and t5, a1, t5
; RV64IM-NEXT:    lui t6, 4
; RV64IM-NEXT:    and t6, a1, t6
; RV64IM-NEXT:    lui s0, 1048568
; RV64IM-NEXT:    and a1, a1, s0
; RV64IM-NEXT:    mul t5, a0, t5
; RV64IM-NEXT:    mul t6, a0, t6
; RV64IM-NEXT:    mul a0, a0, a1
; RV64IM-NEXT:    xor a2, a2, a4
; RV64IM-NEXT:    xor a1, a6, a7
; RV64IM-NEXT:    xor a1, a1, a3
; RV64IM-NEXT:    xor a3, a5, t0
; RV64IM-NEXT:    xor a1, a2, a1
; RV64IM-NEXT:    xor a2, a3, t1
; RV64IM-NEXT:    xor a2, a2, t2
; RV64IM-NEXT:    xor a3, t3, t4
; RV64IM-NEXT:    xor a1, a1, a2
; RV64IM-NEXT:    xor a2, a3, t5
; RV64IM-NEXT:    xor a1, a1, a2
; RV64IM-NEXT:    xor a0, t6, a0
; RV64IM-NEXT:    xor a0, a1, a0
; RV64IM-NEXT:    ld s0, 8(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    addi sp, sp, 16
; RV64IM-NEXT:    ret
  %res = call i16 @llvm.clmul.i16(i16 %a, i16 %b)
  ret i16 %res
}

define i32 @clmul_i32(i32 %a, i32 %b) nounwind {
; RV32IM-LABEL: clmul_i32:
; RV32IM:       # %bb.0:
; RV32IM-NEXT:    addi sp, sp, -16
; RV32IM-NEXT:    sw s0, 12(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s1, 8(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    andi a2, a1, 2
; RV32IM-NEXT:    andi a3, a1, 1
; RV32IM-NEXT:    andi a4, a1, 4
; RV32IM-NEXT:    mul a2, a0, a2
; RV32IM-NEXT:    mul a3, a0, a3
; RV32IM-NEXT:    mul a4, a0, a4
; RV32IM-NEXT:    andi a5, a1, 8
; RV32IM-NEXT:    andi a6, a1, 16
; RV32IM-NEXT:    mul a5, a0, a5
; RV32IM-NEXT:    mul a6, a0, a6
; RV32IM-NEXT:    andi a7, a1, 32
; RV32IM-NEXT:    andi t0, a1, 64
; RV32IM-NEXT:    mul a7, a0, a7
; RV32IM-NEXT:    mul t0, a0, t0
; RV32IM-NEXT:    andi t1, a1, 128
; RV32IM-NEXT:    andi t2, a1, 256
; RV32IM-NEXT:    mul t1, a0, t1
; RV32IM-NEXT:    mul t2, a0, t2
; RV32IM-NEXT:    xor a2, a3, a2
; RV32IM-NEXT:    xor a4, a4, a5
; RV32IM-NEXT:    xor a2, a2, a4
; RV32IM-NEXT:    xor a3, a6, a7
; RV32IM-NEXT:    xor a3, a3, t0
; RV32IM-NEXT:    andi a4, a1, 512
; RV32IM-NEXT:    xor a5, t1, t2
; RV32IM-NEXT:    mul a4, a0, a4
; RV32IM-NEXT:    andi a6, a1, 1024
; RV32IM-NEXT:    li a7, 1
; RV32IM-NEXT:    mul a6, a0, a6
; RV32IM-NEXT:    slli a7, a7, 11
; RV32IM-NEXT:    and a7, a1, a7
; RV32IM-NEXT:    lui t0, 1
; RV32IM-NEXT:    mul a7, a0, a7
; RV32IM-NEXT:    and t0, a1, t0
; RV32IM-NEXT:    mul t0, a0, t0
; RV32IM-NEXT:    lui t1, 2
; RV32IM-NEXT:    and t1, a1, t1
; RV32IM-NEXT:    lui t2, 4
; RV32IM-NEXT:    mul t1, a0, t1
; RV32IM-NEXT:    and t2, a1, t2
; RV32IM-NEXT:    mul t2, a0, t2
; RV32IM-NEXT:    lui t3, 8
; RV32IM-NEXT:    and t3, a1, t3
; RV32IM-NEXT:    lui t4, 16
; RV32IM-NEXT:    mul t3, a0, t3
; RV32IM-NEXT:    and t4, a1, t4
; RV32IM-NEXT:    mul t4, a0, t4
; RV32IM-NEXT:    lui t5, 32
; RV32IM-NEXT:    and t5, a1, t5
; RV32IM-NEXT:    lui t6, 64
; RV32IM-NEXT:    mul t5, a0, t5
; RV32IM-NEXT:    and t6, a1, t6
; RV32IM-NEXT:    xor a4, a5, a4
; RV32IM-NEXT:    mul a5, a0, t6
; RV32IM-NEXT:    xor a2, a2, a3
; RV32IM-NEXT:    xor a3, a4, a6
; RV32IM-NEXT:    xor a2, a2, a3
; RV32IM-NEXT:    xor a3, a7, t0
; RV32IM-NEXT:    xor a3, a3, t1
; RV32IM-NEXT:    xor a4, t2, t3
; RV32IM-NEXT:    xor a2, a2, a3
; RV32IM-NEXT:    xor a3, a4, t4
; RV32IM-NEXT:    xor a3, a3, t5
; RV32IM-NEXT:    lui a4, 128
; RV32IM-NEXT:    xor a3, a3, a5
; RV32IM-NEXT:    and a4, a1, a4
; RV32IM-NEXT:    lui a5, 256
; RV32IM-NEXT:    lui a6, 512
; RV32IM-NEXT:    and a5, a1, a5
; RV32IM-NEXT:    and a6, a1, a6
; RV32IM-NEXT:    lui a7, 1024
; RV32IM-NEXT:    lui t0, 2048
; RV32IM-NEXT:    and a7, a1, a7
; RV32IM-NEXT:    and t0, a1, t0
; RV32IM-NEXT:    lui t1, 4096
; RV32IM-NEXT:    lui t2, 8192
; RV32IM-NEXT:    and t1, a1, t1
; RV32IM-NEXT:    and t2, a1, t2
; RV32IM-NEXT:    lui t3, 16384
; RV32IM-NEXT:    lui t4, 32768
; RV32IM-NEXT:    and t3, a1, t3
; RV32IM-NEXT:    and t4, a1, t4
; RV32IM-NEXT:    lui t5, 65536
; RV32IM-NEXT:    lui t6, 131072
; RV32IM-NEXT:    and t5, a1, t5
; RV32IM-NEXT:    and t6, a1, t6
; RV32IM-NEXT:    lui s0, 262144
; RV32IM-NEXT:    lui s1, 524288
; RV32IM-NEXT:    and s0, a1, s0
; RV32IM-NEXT:    and a1, a1, s1
; RV32IM-NEXT:    mul a4, a0, a4
; RV32IM-NEXT:    mul a5, a0, a5
; RV32IM-NEXT:    mul t2, a0, t2
; RV32IM-NEXT:    mul t3, a0, t3
; RV32IM-NEXT:    mul a6, a0, a6
; RV32IM-NEXT:    mul t4, a0, t4
; RV32IM-NEXT:    mul a7, a0, a7
; RV32IM-NEXT:    mul t5, a0, t5
; RV32IM-NEXT:    mul t0, a0, t0
; RV32IM-NEXT:    mul t6, a0, t6
; RV32IM-NEXT:    mul t1, a0, t1
; RV32IM-NEXT:    mul s0, a0, s0
; RV32IM-NEXT:    xor a2, a2, a3
; RV32IM-NEXT:    mul a0, a0, a1
; RV32IM-NEXT:    xor a4, a4, a5
; RV32IM-NEXT:    xor a1, t2, t3
; RV32IM-NEXT:    xor a3, a4, a6
; RV32IM-NEXT:    xor a1, a1, t4
; RV32IM-NEXT:    xor a3, a3, a7
; RV32IM-NEXT:    xor a1, a1, t5
; RV32IM-NEXT:    xor a3, a3, t0
; RV32IM-NEXT:    xor a1, a1, t6
; RV32IM-NEXT:    xor a3, a3, t1
; RV32IM-NEXT:    xor a1, a1, s0
; RV32IM-NEXT:    xor a2, a2, a3
; RV32IM-NEXT:    xor a0, a1, a0
; RV32IM-NEXT:    xor a0, a2, a0
; RV32IM-NEXT:    lw s0, 12(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s1, 8(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    addi sp, sp, 16
; RV32IM-NEXT:    ret
;
; RV64IM-LABEL: clmul_i32:
; RV64IM:       # %bb.0:
; RV64IM-NEXT:    andi a2, a1, 2
; RV64IM-NEXT:    andi a3, a1, 1
; RV64IM-NEXT:    mulw a2, a0, a2
; RV64IM-NEXT:    mulw a3, a0, a3
; RV64IM-NEXT:    andi a4, a1, 4
; RV64IM-NEXT:    andi a5, a1, 8
; RV64IM-NEXT:    andi a6, a1, 16
; RV64IM-NEXT:    mulw a4, a0, a4
; RV64IM-NEXT:    mulw a5, a0, a5
; RV64IM-NEXT:    xor a2, a3, a2
; RV64IM-NEXT:    mulw a3, a0, a6
; RV64IM-NEXT:    andi a6, a1, 32
; RV64IM-NEXT:    mulw a6, a0, a6
; RV64IM-NEXT:    andi a7, a1, 64
; RV64IM-NEXT:    mulw a7, a0, a7
; RV64IM-NEXT:    andi t0, a1, 128
; RV64IM-NEXT:    mulw t0, a0, t0
; RV64IM-NEXT:    andi t1, a1, 256
; RV64IM-NEXT:    mulw t1, a0, t1
; RV64IM-NEXT:    andi t2, a1, 512
; RV64IM-NEXT:    xor a4, a4, a5
; RV64IM-NEXT:    mulw a5, a0, t2
; RV64IM-NEXT:    xor a2, a2, a4
; RV64IM-NEXT:    xor a3, a3, a6
; RV64IM-NEXT:    xor a3, a3, a7
; RV64IM-NEXT:    xor a4, t0, t1
; RV64IM-NEXT:    xor a4, a4, a5
; RV64IM-NEXT:    andi a5, a1, 1024
; RV64IM-NEXT:    mulw a5, a0, a5
; RV64IM-NEXT:    li a6, 1
; RV64IM-NEXT:    slli a6, a6, 11
; RV64IM-NEXT:    lui a7, 1
; RV64IM-NEXT:    and a6, a1, a6
; RV64IM-NEXT:    and a7, a1, a7
; RV64IM-NEXT:    mulw a6, a0, a6
; RV64IM-NEXT:    mulw a7, a0, a7
; RV64IM-NEXT:    xor a2, a2, a3
; RV64IM-NEXT:    xor a4, a4, a5
; RV64IM-NEXT:    xor a2, a2, a4
; RV64IM-NEXT:    lui a3, 2
; RV64IM-NEXT:    xor a4, a6, a7
; RV64IM-NEXT:    and a3, a1, a3
; RV64IM-NEXT:    mulw a3, a0, a3
; RV64IM-NEXT:    lui a5, 4
; RV64IM-NEXT:    and a5, a1, a5
; RV64IM-NEXT:    lui a6, 8
; RV64IM-NEXT:    mulw a5, a0, a5
; RV64IM-NEXT:    and a6, a1, a6
; RV64IM-NEXT:    mulw a6, a0, a6
; RV64IM-NEXT:    lui a7, 16
; RV64IM-NEXT:    and a7, a1, a7
; RV64IM-NEXT:    lui t0, 32
; RV64IM-NEXT:    mulw a7, a0, a7
; RV64IM-NEXT:    and t0, a1, t0
; RV64IM-NEXT:    xor a3, a4, a3
; RV64IM-NEXT:    mulw a4, a0, t0
; RV64IM-NEXT:    xor a2, a2, a3
; RV64IM-NEXT:    xor a3, a5, a6
; RV64IM-NEXT:    xor a3, a3, a7
; RV64IM-NEXT:    lui a5, 64
; RV64IM-NEXT:    xor a3, a3, a4
; RV64IM-NEXT:    and a5, a1, a5
; RV64IM-NEXT:    mulw a4, a0, a5
; RV64IM-NEXT:    lui a5, 128
; RV64IM-NEXT:    and a5, a1, a5
; RV64IM-NEXT:    lui a6, 256
; RV64IM-NEXT:    mulw a5, a0, a5
; RV64IM-NEXT:    and a6, a1, a6
; RV64IM-NEXT:    mulw a6, a0, a6
; RV64IM-NEXT:    lui a7, 512
; RV64IM-NEXT:    and a7, a1, a7
; RV64IM-NEXT:    lui t0, 1024
; RV64IM-NEXT:    mulw a7, a0, a7
; RV64IM-NEXT:    and t0, a1, t0
; RV64IM-NEXT:    xor a3, a3, a4
; RV64IM-NEXT:    mulw a4, a0, t0
; RV64IM-NEXT:    xor a2, a2, a3
; RV64IM-NEXT:    xor a3, a5, a6
; RV64IM-NEXT:    xor a3, a3, a7
; RV64IM-NEXT:    lui a5, 8192
; RV64IM-NEXT:    xor a3, a3, a4
; RV64IM-NEXT:    and a5, a1, a5
; RV64IM-NEXT:    mulw a4, a0, a5
; RV64IM-NEXT:    lui a5, 16384
; RV64IM-NEXT:    and a5, a1, a5
; RV64IM-NEXT:    lui a6, 32768
; RV64IM-NEXT:    mulw a5, a0, a5
; RV64IM-NEXT:    and a6, a1, a6
; RV64IM-NEXT:    lui a7, 2048
; RV64IM-NEXT:    mulw a6, a0, a6
; RV64IM-NEXT:    and a7, a1, a7
; RV64IM-NEXT:    lui t0, 4096
; RV64IM-NEXT:    and t0, a1, t0
; RV64IM-NEXT:    xor a4, a4, a5
; RV64IM-NEXT:    xor a4, a4, a6
; RV64IM-NEXT:    lui a5, 65536
; RV64IM-NEXT:    and a5, a1, a5
; RV64IM-NEXT:    lui a6, 131072
; RV64IM-NEXT:    and a6, a1, a6
; RV64IM-NEXT:    lui t1, 262144
; RV64IM-NEXT:    and t1, a1, t1
; RV64IM-NEXT:    lui t2, 524288
; RV64IM-NEXT:    and a1, a1, t2
; RV64IM-NEXT:    mulw a5, a0, a5
; RV64IM-NEXT:    mulw a7, a0, a7
; RV64IM-NEXT:    mulw a6, a0, a6
; RV64IM-NEXT:    mulw t0, a0, t0
; RV64IM-NEXT:    mulw t1, a0, t1
; RV64IM-NEXT:    xor a4, a4, a5
; RV64IM-NEXT:    mulw a0, a0, a1
; RV64IM-NEXT:    xor a1, a3, a7
; RV64IM-NEXT:    xor a3, a4, a6
; RV64IM-NEXT:    xor a1, a1, t0
; RV64IM-NEXT:    xor a3, a3, t1
; RV64IM-NEXT:    xor a1, a2, a1
; RV64IM-NEXT:    xor a0, a3, a0
; RV64IM-NEXT:    xor a0, a1, a0
; RV64IM-NEXT:    ret
  %res = call i32 @llvm.clmul.i32(i32 %a, i32 %b)
  ret i32 %res
}

define i64 @clmul_i64(i64 %a, i64 %b) nounwind {
; RV32IM-LABEL: clmul_i64:
; RV32IM:       # %bb.0:
; RV32IM-NEXT:    addi sp, sp, -160
; RV32IM-NEXT:    sw ra, 156(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s0, 152(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s1, 148(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s2, 144(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s3, 140(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s4, 136(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s5, 132(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s6, 128(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s7, 124(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s8, 120(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s9, 116(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s10, 112(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s11, 108(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mv s11, a3
; RV32IM-NEXT:    lui a3, 16
; RV32IM-NEXT:    srli a4, a0, 8
; RV32IM-NEXT:    addi a6, a3, -256
; RV32IM-NEXT:    and a4, a4, a6
; RV32IM-NEXT:    srli a5, a0, 24
; RV32IM-NEXT:    and a7, a0, a6
; RV32IM-NEXT:    slli a7, a7, 8
; RV32IM-NEXT:    slli t0, a0, 24
; RV32IM-NEXT:    or a4, a4, a5
; RV32IM-NEXT:    or a5, t0, a7
; RV32IM-NEXT:    or a4, a5, a4
; RV32IM-NEXT:    lui a5, 61681
; RV32IM-NEXT:    srli t0, a4, 4
; RV32IM-NEXT:    addi a7, a5, -241
; RV32IM-NEXT:    and a5, t0, a7
; RV32IM-NEXT:    and a4, a4, a7
; RV32IM-NEXT:    slli a4, a4, 4
; RV32IM-NEXT:    lui t0, 209715
; RV32IM-NEXT:    or a4, a5, a4
; RV32IM-NEXT:    addi t0, t0, 819
; RV32IM-NEXT:    srli a5, a4, 2
; RV32IM-NEXT:    and a4, a4, t0
; RV32IM-NEXT:    and a5, a5, t0
; RV32IM-NEXT:    slli a4, a4, 2
; RV32IM-NEXT:    or t1, a5, a4
; RV32IM-NEXT:    srli t2, t1, 1
; RV32IM-NEXT:    srli a4, a2, 8
; RV32IM-NEXT:    lui a5, 349525
; RV32IM-NEXT:    and a4, a4, a6
; RV32IM-NEXT:    srli t3, a2, 24
; RV32IM-NEXT:    and t4, a2, a6
; RV32IM-NEXT:    slli t4, t4, 8
; RV32IM-NEXT:    slli t5, a2, 24
; RV32IM-NEXT:    or t3, a4, t3
; RV32IM-NEXT:    or t4, t5, t4
; RV32IM-NEXT:    addi a4, a5, 1365
; RV32IM-NEXT:    or t3, t4, t3
; RV32IM-NEXT:    srli t4, t3, 4
; RV32IM-NEXT:    and t3, t3, a7
; RV32IM-NEXT:    and t4, t4, a7
; RV32IM-NEXT:    slli t3, t3, 4
; RV32IM-NEXT:    and t5, t2, a4
; RV32IM-NEXT:    or t2, t4, t3
; RV32IM-NEXT:    srli t3, t2, 2
; RV32IM-NEXT:    and t2, t2, t0
; RV32IM-NEXT:    and t3, t3, t0
; RV32IM-NEXT:    slli t2, t2, 2
; RV32IM-NEXT:    and t1, t1, a4
; RV32IM-NEXT:    or t2, t3, t2
; RV32IM-NEXT:    srli t3, t2, 1
; RV32IM-NEXT:    and t2, t2, a4
; RV32IM-NEXT:    and t3, t3, a4
; RV32IM-NEXT:    slli t2, t2, 1
; RV32IM-NEXT:    slli t1, t1, 1
; RV32IM-NEXT:    or t2, t3, t2
; RV32IM-NEXT:    or t1, t5, t1
; RV32IM-NEXT:    andi t3, t2, 2
; RV32IM-NEXT:    mul t3, t1, t3
; RV32IM-NEXT:    andi t4, t2, 1
; RV32IM-NEXT:    mul t4, t1, t4
; RV32IM-NEXT:    andi t5, t2, 4
; RV32IM-NEXT:    mul t5, t1, t5
; RV32IM-NEXT:    andi t6, t2, 8
; RV32IM-NEXT:    mul t6, t1, t6
; RV32IM-NEXT:    andi s0, t2, 16
; RV32IM-NEXT:    mul s0, t1, s0
; RV32IM-NEXT:    andi s1, t2, 32
; RV32IM-NEXT:    mul s1, t1, s1
; RV32IM-NEXT:    andi s2, t2, 64
; RV32IM-NEXT:    mul s2, t1, s2
; RV32IM-NEXT:    xor t3, t4, t3
; RV32IM-NEXT:    xor t4, t5, t6
; RV32IM-NEXT:    xor t4, t3, t4
; RV32IM-NEXT:    xor s0, s0, s1
; RV32IM-NEXT:    xor t5, s0, s2
; RV32IM-NEXT:    andi t3, t2, 128
; RV32IM-NEXT:    mul t6, t1, t3
; RV32IM-NEXT:    andi t3, t2, 256
; RV32IM-NEXT:    mul s0, t1, t3
; RV32IM-NEXT:    andi t3, t2, 512
; RV32IM-NEXT:    mul s1, t1, t3
; RV32IM-NEXT:    li t3, 1
; RV32IM-NEXT:    andi s2, t2, 1024
; RV32IM-NEXT:    slli ra, t3, 11
; RV32IM-NEXT:    mul s2, t1, s2
; RV32IM-NEXT:    and s3, t2, ra
; RV32IM-NEXT:    mul s3, t1, s3
; RV32IM-NEXT:    lui t3, 1
; RV32IM-NEXT:    and s4, t2, t3
; RV32IM-NEXT:    lui t3, 2
; RV32IM-NEXT:    mul s4, t1, s4
; RV32IM-NEXT:    and s5, t2, t3
; RV32IM-NEXT:    mul s5, t1, s5
; RV32IM-NEXT:    lui t3, 4
; RV32IM-NEXT:    and s6, t2, t3
; RV32IM-NEXT:    lui s7, 8
; RV32IM-NEXT:    mul s6, t1, s6
; RV32IM-NEXT:    and s7, t2, s7
; RV32IM-NEXT:    mul s7, t1, s7
; RV32IM-NEXT:    and s8, t2, a3
; RV32IM-NEXT:    mul s8, t1, s8
; RV32IM-NEXT:    lui a3, 32
; RV32IM-NEXT:    and s9, t2, a3
; RV32IM-NEXT:    lui a3, 64
; RV32IM-NEXT:    mul s9, t1, s9
; RV32IM-NEXT:    and s10, t2, a3
; RV32IM-NEXT:    xor t4, t4, t5
; RV32IM-NEXT:    mul t5, t1, s10
; RV32IM-NEXT:    xor t4, t4, t6
; RV32IM-NEXT:    xor s0, s0, s1
; RV32IM-NEXT:    xor t6, s0, s2
; RV32IM-NEXT:    xor s0, s5, s6
; RV32IM-NEXT:    xor t6, t6, s3
; RV32IM-NEXT:    xor s0, s0, s7
; RV32IM-NEXT:    xor t6, t6, s4
; RV32IM-NEXT:    xor s0, s0, s8
; RV32IM-NEXT:    xor t6, t4, t6
; RV32IM-NEXT:    xor s0, s0, s9
; RV32IM-NEXT:    xor t5, s0, t5
; RV32IM-NEXT:    lui a3, 128
; RV32IM-NEXT:    xor t5, t6, t5
; RV32IM-NEXT:    and t6, t2, a3
; RV32IM-NEXT:    mul t6, t1, t6
; RV32IM-NEXT:    lui a3, 256
; RV32IM-NEXT:    and s0, t2, a3
; RV32IM-NEXT:    lui a3, 512
; RV32IM-NEXT:    mul s0, t1, s0
; RV32IM-NEXT:    and s1, t2, a3
; RV32IM-NEXT:    mul s1, t1, s1
; RV32IM-NEXT:    lui a3, 1024
; RV32IM-NEXT:    and s2, t2, a3
; RV32IM-NEXT:    lui a3, 2048
; RV32IM-NEXT:    mul s2, t1, s2
; RV32IM-NEXT:    and s3, t2, a3
; RV32IM-NEXT:    mul s3, t1, s3
; RV32IM-NEXT:    lui s4, 4096
; RV32IM-NEXT:    and s4, t2, s4
; RV32IM-NEXT:    lui a3, 8192
; RV32IM-NEXT:    mul s4, t1, s4
; RV32IM-NEXT:    and s5, t2, a3
; RV32IM-NEXT:    mul s5, t1, s5
; RV32IM-NEXT:    lui a3, 16384
; RV32IM-NEXT:    and s6, t2, a3
; RV32IM-NEXT:    lui a3, 32768
; RV32IM-NEXT:    mul s6, t1, s6
; RV32IM-NEXT:    and s7, t2, a3
; RV32IM-NEXT:    mul s7, t1, s7
; RV32IM-NEXT:    lui s8, 65536
; RV32IM-NEXT:    and s8, t2, s8
; RV32IM-NEXT:    lui s9, 131072
; RV32IM-NEXT:    mul s8, t1, s8
; RV32IM-NEXT:    and s9, t2, s9
; RV32IM-NEXT:    mul s9, t1, s9
; RV32IM-NEXT:    lui s10, 262144
; RV32IM-NEXT:    and s10, t2, s10
; RV32IM-NEXT:    lui a3, 524288
; RV32IM-NEXT:    mul s10, t1, s10
; RV32IM-NEXT:    and t2, t2, a3
; RV32IM-NEXT:    xor s4, s4, s5
; RV32IM-NEXT:    mul t1, t1, t2
; RV32IM-NEXT:    xor t2, t6, s0
; RV32IM-NEXT:    xor t6, s4, s6
; RV32IM-NEXT:    xor t2, t2, s1
; RV32IM-NEXT:    xor t6, t6, s7
; RV32IM-NEXT:    xor t2, t2, s2
; RV32IM-NEXT:    xor t6, t6, s8
; RV32IM-NEXT:    xor t2, t2, s3
; RV32IM-NEXT:    xor t6, t6, s9
; RV32IM-NEXT:    xor t2, t5, t2
; RV32IM-NEXT:    xor t5, t6, s10
; RV32IM-NEXT:    xor t1, t5, t1
; RV32IM-NEXT:    srli t5, t2, 8
; RV32IM-NEXT:    and t5, t5, a6
; RV32IM-NEXT:    and a6, t2, a6
; RV32IM-NEXT:    xor t1, t2, t1
; RV32IM-NEXT:    slli t4, t4, 24
; RV32IM-NEXT:    slli a6, a6, 8
; RV32IM-NEXT:    srli t1, t1, 24
; RV32IM-NEXT:    or a6, t4, a6
; RV32IM-NEXT:    or t1, t5, t1
; RV32IM-NEXT:    or a6, a6, t1
; RV32IM-NEXT:    srli t1, a6, 4
; RV32IM-NEXT:    and a6, a6, a7
; RV32IM-NEXT:    and a7, t1, a7
; RV32IM-NEXT:    slli a6, a6, 4
; RV32IM-NEXT:    or a6, a7, a6
; RV32IM-NEXT:    srli a7, a6, 2
; RV32IM-NEXT:    and a7, a7, t0
; RV32IM-NEXT:    and a6, a6, t0
; RV32IM-NEXT:    slli a6, a6, 2
; RV32IM-NEXT:    andi a3, a2, 2
; RV32IM-NEXT:    sw a3, 88(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t0, a1, a3
; RV32IM-NEXT:    andi a3, a2, 1
; RV32IM-NEXT:    sw a3, 76(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t1, a1, a3
; RV32IM-NEXT:    andi a3, a2, 4
; RV32IM-NEXT:    sw a3, 64(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t2, a1, a3
; RV32IM-NEXT:    andi a3, a2, 8
; RV32IM-NEXT:    sw a3, 60(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t4, a1, a3
; RV32IM-NEXT:    andi a3, a2, 16
; RV32IM-NEXT:    sw a3, 84(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t5, a1, a3
; RV32IM-NEXT:    andi a3, a2, 32
; RV32IM-NEXT:    sw a3, 72(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t6, a1, a3
; RV32IM-NEXT:    andi a3, a2, 64
; RV32IM-NEXT:    sw a3, 68(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s0, a1, a3
; RV32IM-NEXT:    andi a3, a2, 128
; RV32IM-NEXT:    sw a3, 104(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s1, a1, a3
; RV32IM-NEXT:    andi a3, a2, 256
; RV32IM-NEXT:    sw a3, 100(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s2, a1, a3
; RV32IM-NEXT:    andi a3, a2, 512
; RV32IM-NEXT:    sw a3, 96(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s3, a1, a3
; RV32IM-NEXT:    andi a3, a2, 1024
; RV32IM-NEXT:    sw a3, 92(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    or a6, a7, a6
; RV32IM-NEXT:    mul a7, a1, a3
; RV32IM-NEXT:    xor t0, t1, t0
; RV32IM-NEXT:    xor t1, t2, t4
; RV32IM-NEXT:    addi a5, a5, 1364
; RV32IM-NEXT:    srli t2, a6, 1
; RV32IM-NEXT:    and s4, t2, a5
; RV32IM-NEXT:    xor t0, t0, t1
; RV32IM-NEXT:    xor t1, t5, t6
; RV32IM-NEXT:    xor t2, s1, s2
; RV32IM-NEXT:    xor t1, t1, s0
; RV32IM-NEXT:    xor t2, t2, s3
; RV32IM-NEXT:    xor t0, t0, t1
; RV32IM-NEXT:    xor a7, t2, a7
; RV32IM-NEXT:    and s2, a6, a4
; RV32IM-NEXT:    xor s1, t0, a7
; RV32IM-NEXT:    and a3, a2, ra
; RV32IM-NEXT:    sw a3, 44(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui a4, 1
; RV32IM-NEXT:    and a4, a2, a4
; RV32IM-NEXT:    sw a4, 40(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s0, a1, a3
; RV32IM-NEXT:    mul t6, a1, a4
; RV32IM-NEXT:    lui a4, 2
; RV32IM-NEXT:    and a4, a2, a4
; RV32IM-NEXT:    sw a4, 48(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    and a3, a2, t3
; RV32IM-NEXT:    sw a3, 36(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t5, a1, a4
; RV32IM-NEXT:    mul t3, a1, a3
; RV32IM-NEXT:    lui a4, 8
; RV32IM-NEXT:    and a3, a2, a4
; RV32IM-NEXT:    sw a3, 16(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui a4, 16
; RV32IM-NEXT:    and a4, a2, a4
; RV32IM-NEXT:    sw a4, 32(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t4, a1, a3
; RV32IM-NEXT:    mul t2, a1, a4
; RV32IM-NEXT:    lui a4, 32
; RV32IM-NEXT:    and a3, a2, a4
; RV32IM-NEXT:    sw a3, 12(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui a4, 64
; RV32IM-NEXT:    and a4, a2, a4
; RV32IM-NEXT:    sw a4, 24(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t0, a1, a3
; RV32IM-NEXT:    mul t1, a1, a4
; RV32IM-NEXT:    lui a4, 128
; RV32IM-NEXT:    and a3, a2, a4
; RV32IM-NEXT:    sw a3, 56(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui a4, 256
; RV32IM-NEXT:    and a4, a2, a4
; RV32IM-NEXT:    sw a4, 52(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a7, a1, a3
; RV32IM-NEXT:    mul a6, a1, a4
; RV32IM-NEXT:    lui a3, 8192
; RV32IM-NEXT:    and a4, a2, a3
; RV32IM-NEXT:    sw a4, 28(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui a3, 16384
; RV32IM-NEXT:    and a3, a2, a3
; RV32IM-NEXT:    sw a3, 20(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a5, a1, a4
; RV32IM-NEXT:    mul a4, a1, a3
; RV32IM-NEXT:    xor t6, s0, t6
; RV32IM-NEXT:    xor t3, t3, t4
; RV32IM-NEXT:    xor t4, t6, t5
; RV32IM-NEXT:    xor t2, t3, t2
; RV32IM-NEXT:    xor t3, s1, t4
; RV32IM-NEXT:    xor t0, t2, t0
; RV32IM-NEXT:    xor t0, t0, t1
; RV32IM-NEXT:    slli s2, s2, 1
; RV32IM-NEXT:    or a3, s4, s2
; RV32IM-NEXT:    sw a3, 80(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    xor t3, t3, t0
; RV32IM-NEXT:    xor t5, a7, a6
; RV32IM-NEXT:    xor t6, a5, a4
; RV32IM-NEXT:    lui s9, 512
; RV32IM-NEXT:    and t0, a2, s9
; RV32IM-NEXT:    lui s10, 1024
; RV32IM-NEXT:    and s6, a2, s10
; RV32IM-NEXT:    lui a4, 2048
; RV32IM-NEXT:    and s7, a2, a4
; RV32IM-NEXT:    lui a4, 4096
; RV32IM-NEXT:    and s8, a2, a4
; RV32IM-NEXT:    lui a3, 32768
; RV32IM-NEXT:    and s5, a2, a3
; RV32IM-NEXT:    lui a3, 65536
; RV32IM-NEXT:    and t2, a2, a3
; RV32IM-NEXT:    lui a3, 131072
; RV32IM-NEXT:    and t4, a2, a3
; RV32IM-NEXT:    lui a3, 262144
; RV32IM-NEXT:    and s3, a2, a3
; RV32IM-NEXT:    lui a3, 524288
; RV32IM-NEXT:    and t1, a2, a3
; RV32IM-NEXT:    mul s0, a1, t0
; RV32IM-NEXT:    mul s1, a1, s6
; RV32IM-NEXT:    mul s2, a1, s5
; RV32IM-NEXT:    mul s4, a1, s7
; RV32IM-NEXT:    mul a2, a1, t2
; RV32IM-NEXT:    mul a6, a1, s8
; RV32IM-NEXT:    mul a4, a1, t4
; RV32IM-NEXT:    mul a5, a1, s3
; RV32IM-NEXT:    mul a7, a1, t1
; RV32IM-NEXT:    andi a3, s11, 2
; RV32IM-NEXT:    andi a1, s11, 1
; RV32IM-NEXT:    mul a3, a0, a3
; RV32IM-NEXT:    mul a1, a0, a1
; RV32IM-NEXT:    xor t5, t5, s0
; RV32IM-NEXT:    xor t6, t6, s2
; RV32IM-NEXT:    xor t5, t5, s1
; RV32IM-NEXT:    xor a2, t6, a2
; RV32IM-NEXT:    xor t5, t5, s4
; RV32IM-NEXT:    xor a2, a2, a4
; RV32IM-NEXT:    xor a4, t5, a6
; RV32IM-NEXT:    xor a2, a2, a5
; RV32IM-NEXT:    xor a4, t3, a4
; RV32IM-NEXT:    xor a2, a2, a7
; RV32IM-NEXT:    xor a3, a1, a3
; RV32IM-NEXT:    andi a1, s11, 4
; RV32IM-NEXT:    mul a1, a0, a1
; RV32IM-NEXT:    andi a5, s11, 8
; RV32IM-NEXT:    mul a5, a0, a5
; RV32IM-NEXT:    andi a6, s11, 16
; RV32IM-NEXT:    mul a6, a0, a6
; RV32IM-NEXT:    andi a7, s11, 32
; RV32IM-NEXT:    mul a7, a0, a7
; RV32IM-NEXT:    andi t3, s11, 64
; RV32IM-NEXT:    mul t3, a0, t3
; RV32IM-NEXT:    andi t5, s11, 128
; RV32IM-NEXT:    mul t5, a0, t5
; RV32IM-NEXT:    andi t6, s11, 256
; RV32IM-NEXT:    mul t6, a0, t6
; RV32IM-NEXT:    andi s0, s11, 512
; RV32IM-NEXT:    mul s0, a0, s0
; RV32IM-NEXT:    andi s1, s11, 1024
; RV32IM-NEXT:    mul s1, a0, s1
; RV32IM-NEXT:    and s2, s11, ra
; RV32IM-NEXT:    mul s2, a0, s2
; RV32IM-NEXT:    lui s4, 1
; RV32IM-NEXT:    and s4, s11, s4
; RV32IM-NEXT:    mul s4, a0, s4
; RV32IM-NEXT:    lui ra, 2
; RV32IM-NEXT:    and ra, s11, ra
; RV32IM-NEXT:    xor a5, a1, a5
; RV32IM-NEXT:    mul ra, a0, ra
; RV32IM-NEXT:    xor a1, a4, a2
; RV32IM-NEXT:    xor a3, a3, a5
; RV32IM-NEXT:    xor a2, a6, a7
; RV32IM-NEXT:    xor a4, t5, t6
; RV32IM-NEXT:    xor a2, a2, t3
; RV32IM-NEXT:    xor a4, a4, s0
; RV32IM-NEXT:    xor a2, a3, a2
; RV32IM-NEXT:    xor a4, a4, s1
; RV32IM-NEXT:    xor a2, a2, a4
; RV32IM-NEXT:    xor a3, s2, s4
; RV32IM-NEXT:    xor a3, a3, ra
; RV32IM-NEXT:    lui a4, 4
; RV32IM-NEXT:    and a4, s11, a4
; RV32IM-NEXT:    mul a4, a0, a4
; RV32IM-NEXT:    lui a5, 8
; RV32IM-NEXT:    and a5, s11, a5
; RV32IM-NEXT:    mul a5, a0, a5
; RV32IM-NEXT:    lui a6, 16
; RV32IM-NEXT:    and a6, s11, a6
; RV32IM-NEXT:    mul a6, a0, a6
; RV32IM-NEXT:    lui a7, 32
; RV32IM-NEXT:    and a7, s11, a7
; RV32IM-NEXT:    mul a7, a0, a7
; RV32IM-NEXT:    lui t3, 64
; RV32IM-NEXT:    and t3, s11, t3
; RV32IM-NEXT:    mul t3, a0, t3
; RV32IM-NEXT:    lui t5, 128
; RV32IM-NEXT:    and t5, s11, t5
; RV32IM-NEXT:    mul t5, a0, t5
; RV32IM-NEXT:    lui t6, 256
; RV32IM-NEXT:    and t6, s11, t6
; RV32IM-NEXT:    mul t6, a0, t6
; RV32IM-NEXT:    and s0, s11, s9
; RV32IM-NEXT:    mul s0, a0, s0
; RV32IM-NEXT:    and s1, s11, s10
; RV32IM-NEXT:    mul s1, a0, s1
; RV32IM-NEXT:    lui s2, 8192
; RV32IM-NEXT:    and s2, s11, s2
; RV32IM-NEXT:    mul s2, a0, s2
; RV32IM-NEXT:    lui s4, 16384
; RV32IM-NEXT:    and s4, s11, s4
; RV32IM-NEXT:    mul s4, a0, s4
; RV32IM-NEXT:    lui s9, 32768
; RV32IM-NEXT:    and ra, s11, s9
; RV32IM-NEXT:    xor a4, a4, a5
; RV32IM-NEXT:    mul a5, a0, ra
; RV32IM-NEXT:    xor a2, a2, a3
; RV32IM-NEXT:    xor a3, a4, a6
; RV32IM-NEXT:    xor a3, a3, a7
; RV32IM-NEXT:    xor a4, t5, t6
; RV32IM-NEXT:    xor a3, a3, t3
; RV32IM-NEXT:    xor a4, a4, s0
; RV32IM-NEXT:    xor a2, a2, a3
; RV32IM-NEXT:    xor a4, a4, s1
; RV32IM-NEXT:    xor a3, s2, s4
; RV32IM-NEXT:    lui a6, 2048
; RV32IM-NEXT:    and a6, s11, a6
; RV32IM-NEXT:    xor a3, a3, a5
; RV32IM-NEXT:    mul a5, a0, a6
; RV32IM-NEXT:    lui a6, 4096
; RV32IM-NEXT:    and a6, s11, a6
; RV32IM-NEXT:    lui a7, 65536
; RV32IM-NEXT:    and a7, s11, a7
; RV32IM-NEXT:    mul a7, a0, a7
; RV32IM-NEXT:    lui t3, 131072
; RV32IM-NEXT:    and t3, s11, t3
; RV32IM-NEXT:    mul a6, a0, a6
; RV32IM-NEXT:    mul t3, a0, t3
; RV32IM-NEXT:    lui t5, 262144
; RV32IM-NEXT:    and t5, s11, t5
; RV32IM-NEXT:    lui t6, 524288
; RV32IM-NEXT:    and t6, s11, t6
; RV32IM-NEXT:    mul t5, a0, t5
; RV32IM-NEXT:    mul t6, a0, t6
; RV32IM-NEXT:    lw s0, 88(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s0, a0, s0
; RV32IM-NEXT:    lw s1, 76(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s1, a0, s1
; RV32IM-NEXT:    lw s2, 64(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s2, a0, s2
; RV32IM-NEXT:    lw s4, 60(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s4, a0, s4
; RV32IM-NEXT:    xor a4, a4, a5
; RV32IM-NEXT:    xor a3, a3, a7
; RV32IM-NEXT:    xor a4, a4, a6
; RV32IM-NEXT:    xor a3, a3, t3
; RV32IM-NEXT:    lw a5, 84(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a5, a0, a5
; RV32IM-NEXT:    lw a6, 72(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a6, a0, a6
; RV32IM-NEXT:    xor a3, a3, t5
; RV32IM-NEXT:    lw a7, 68(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a7, a0, a7
; RV32IM-NEXT:    xor a2, a2, a4
; RV32IM-NEXT:    xor a3, a3, t6
; RV32IM-NEXT:    xor s0, s1, s0
; RV32IM-NEXT:    xor a4, s2, s4
; RV32IM-NEXT:    xor a2, a2, a3
; RV32IM-NEXT:    xor a4, s0, a4
; RV32IM-NEXT:    lw a3, 104(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a3, a0, a3
; RV32IM-NEXT:    lw t3, 100(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t3, a0, t3
; RV32IM-NEXT:    xor a5, a5, a6
; RV32IM-NEXT:    lw a6, 96(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a6, a0, a6
; RV32IM-NEXT:    xor a5, a5, a7
; RV32IM-NEXT:    lw a7, 92(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a7, a0, a7
; RV32IM-NEXT:    lw t5, 44(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t5, a0, t5
; RV32IM-NEXT:    lw t6, 40(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t6, a0, t6
; RV32IM-NEXT:    lw s0, 36(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s0, a0, s0
; RV32IM-NEXT:    lw s1, 16(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s1, a0, s1
; RV32IM-NEXT:    lw s2, 48(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s2, a0, s2
; RV32IM-NEXT:    lw s4, 32(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s4, a0, s4
; RV32IM-NEXT:    xor a3, a3, t3
; RV32IM-NEXT:    lw t3, 12(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t3, a0, t3
; RV32IM-NEXT:    xor a3, a3, a6
; RV32IM-NEXT:    lw a6, 24(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a6, a0, a6
; RV32IM-NEXT:    xor a4, a4, a5
; RV32IM-NEXT:    xor a3, a3, a7
; RV32IM-NEXT:    xor a1, a2, a1
; RV32IM-NEXT:    xor a3, a4, a3
; RV32IM-NEXT:    xor a2, t5, t6
; RV32IM-NEXT:    xor s0, s0, s1
; RV32IM-NEXT:    xor a2, a2, s2
; RV32IM-NEXT:    xor a4, s0, s4
; RV32IM-NEXT:    xor a2, a3, a2
; RV32IM-NEXT:    xor a3, a4, t3
; RV32IM-NEXT:    xor a3, a3, a6
; RV32IM-NEXT:    lw a4, 56(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a4, a0, a4
; RV32IM-NEXT:    lw a5, 52(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a5, a0, a5
; RV32IM-NEXT:    mul a6, a0, t0
; RV32IM-NEXT:    lw a7, 28(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a7, a0, a7
; RV32IM-NEXT:    lw t0, 20(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t0, a0, t0
; RV32IM-NEXT:    mul t3, a0, s6
; RV32IM-NEXT:    mul t5, a0, s5
; RV32IM-NEXT:    mul t6, a0, s7
; RV32IM-NEXT:    mul t2, a0, t2
; RV32IM-NEXT:    mul s0, a0, s8
; RV32IM-NEXT:    mul t4, a0, t4
; RV32IM-NEXT:    xor a2, a2, a3
; RV32IM-NEXT:    mul a3, a0, s3
; RV32IM-NEXT:    xor a4, a4, a5
; RV32IM-NEXT:    mul a0, a0, t1
; RV32IM-NEXT:    xor a4, a4, a6
; RV32IM-NEXT:    xor a5, a7, t0
; RV32IM-NEXT:    xor a4, a4, t3
; RV32IM-NEXT:    xor a5, a5, t5
; RV32IM-NEXT:    xor a4, a4, t6
; RV32IM-NEXT:    xor a5, a5, t2
; RV32IM-NEXT:    xor a4, a4, s0
; RV32IM-NEXT:    xor a5, a5, t4
; RV32IM-NEXT:    xor a2, a2, a4
; RV32IM-NEXT:    xor a3, a5, a3
; RV32IM-NEXT:    xor a0, a3, a0
; RV32IM-NEXT:    lw a3, 80(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    srli a3, a3, 1
; RV32IM-NEXT:    xor a1, a3, a1
; RV32IM-NEXT:    xor a0, a2, a0
; RV32IM-NEXT:    lw ra, 156(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s0, 152(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s1, 148(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s2, 144(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s3, 140(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s4, 136(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s5, 132(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s6, 128(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s7, 124(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s8, 120(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s9, 116(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s10, 112(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s11, 108(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    addi sp, sp, 160
; RV32IM-NEXT:    ret
;
; RV64IM-LABEL: clmul_i64:
; RV64IM:       # %bb.0:
; RV64IM-NEXT:    addi sp, sp, -16
; RV64IM-NEXT:    sd s0, 8(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    andi a2, a1, 2
; RV64IM-NEXT:    andi a3, a1, 1
; RV64IM-NEXT:    andi a4, a1, 4
; RV64IM-NEXT:    mul a2, a0, a2
; RV64IM-NEXT:    mul a3, a0, a3
; RV64IM-NEXT:    mul a4, a0, a4
; RV64IM-NEXT:    andi a5, a1, 8
; RV64IM-NEXT:    andi a6, a1, 16
; RV64IM-NEXT:    mul a5, a0, a5
; RV64IM-NEXT:    mul a6, a0, a6
; RV64IM-NEXT:    andi a7, a1, 32
; RV64IM-NEXT:    andi t0, a1, 64
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    andi t1, a1, 128
; RV64IM-NEXT:    andi t2, a1, 256
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    mul t2, a0, t2
; RV64IM-NEXT:    xor a2, a3, a2
; RV64IM-NEXT:    xor a4, a4, a5
; RV64IM-NEXT:    xor a4, a2, a4
; RV64IM-NEXT:    xor a2, a6, a7
; RV64IM-NEXT:    xor a3, a2, t0
; RV64IM-NEXT:    andi a2, a1, 512
; RV64IM-NEXT:    xor a5, t1, t2
; RV64IM-NEXT:    mul a6, a0, a2
; RV64IM-NEXT:    andi a7, a1, 1024
; RV64IM-NEXT:    li a2, 1
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    slli t0, a2, 11
; RV64IM-NEXT:    and t0, a1, t0
; RV64IM-NEXT:    lui t1, 1
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    and t1, a1, t1
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    lui t2, 2
; RV64IM-NEXT:    and t2, a1, t2
; RV64IM-NEXT:    lui t3, 4
; RV64IM-NEXT:    mul t2, a0, t2
; RV64IM-NEXT:    and t3, a1, t3
; RV64IM-NEXT:    mul t3, a0, t3
; RV64IM-NEXT:    lui t4, 8
; RV64IM-NEXT:    and t4, a1, t4
; RV64IM-NEXT:    lui t5, 16
; RV64IM-NEXT:    mul t4, a0, t4
; RV64IM-NEXT:    and t5, a1, t5
; RV64IM-NEXT:    mul t5, a0, t5
; RV64IM-NEXT:    lui t6, 32
; RV64IM-NEXT:    and t6, a1, t6
; RV64IM-NEXT:    lui s0, 64
; RV64IM-NEXT:    mul t6, a0, t6
; RV64IM-NEXT:    and s0, a1, s0
; RV64IM-NEXT:    xor a5, a5, a6
; RV64IM-NEXT:    mul a6, a0, s0
; RV64IM-NEXT:    xor a3, a4, a3
; RV64IM-NEXT:    xor a4, a5, a7
; RV64IM-NEXT:    xor a3, a3, a4
; RV64IM-NEXT:    xor a4, t0, t1
; RV64IM-NEXT:    xor a4, a4, t2
; RV64IM-NEXT:    xor a5, t3, t4
; RV64IM-NEXT:    xor a3, a3, a4
; RV64IM-NEXT:    xor a4, a5, t5
; RV64IM-NEXT:    xor a4, a4, t6
; RV64IM-NEXT:    lui a5, 128
; RV64IM-NEXT:    xor a4, a4, a6
; RV64IM-NEXT:    and a5, a1, a5
; RV64IM-NEXT:    mul a5, a0, a5
; RV64IM-NEXT:    lui a6, 256
; RV64IM-NEXT:    and a6, a1, a6
; RV64IM-NEXT:    lui a7, 512
; RV64IM-NEXT:    mul a6, a0, a6
; RV64IM-NEXT:    and a7, a1, a7
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    lui t0, 8192
; RV64IM-NEXT:    xor a3, a3, a4
; RV64IM-NEXT:    and a4, a1, t0
; RV64IM-NEXT:    mul a4, a0, a4
; RV64IM-NEXT:    lui t0, 16384
; RV64IM-NEXT:    and t0, a1, t0
; RV64IM-NEXT:    lui t1, 32768
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    and t1, a1, t1
; RV64IM-NEXT:    xor a5, a5, a6
; RV64IM-NEXT:    mul a6, a0, t1
; RV64IM-NEXT:    xor a5, a5, a7
; RV64IM-NEXT:    lui a7, 1024
; RV64IM-NEXT:    and a7, a1, a7
; RV64IM-NEXT:    lui t1, 2048
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    and t1, a1, t1
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    lui t2, 4096
; RV64IM-NEXT:    and t2, a1, t2
; RV64IM-NEXT:    xor a4, a4, t0
; RV64IM-NEXT:    mul t0, a0, t2
; RV64IM-NEXT:    xor a4, a4, a6
; RV64IM-NEXT:    lui a6, 65536
; RV64IM-NEXT:    lui t2, 131072
; RV64IM-NEXT:    and a6, a1, a6
; RV64IM-NEXT:    and t2, a1, t2
; RV64IM-NEXT:    mul a6, a0, a6
; RV64IM-NEXT:    mul t2, a0, t2
; RV64IM-NEXT:    lui t3, 262144
; RV64IM-NEXT:    srliw t4, a1, 31
; RV64IM-NEXT:    and t3, a1, t3
; RV64IM-NEXT:    slli t4, t4, 31
; RV64IM-NEXT:    mul t3, a0, t3
; RV64IM-NEXT:    mul t4, a0, t4
; RV64IM-NEXT:    slli t5, a2, 32
; RV64IM-NEXT:    slli t6, a2, 33
; RV64IM-NEXT:    and t5, a1, t5
; RV64IM-NEXT:    and t6, a1, t6
; RV64IM-NEXT:    mul t5, a0, t5
; RV64IM-NEXT:    mul t6, a0, t6
; RV64IM-NEXT:    xor a5, a5, a7
; RV64IM-NEXT:    xor a4, a4, a6
; RV64IM-NEXT:    xor a5, a5, t1
; RV64IM-NEXT:    xor a4, a4, t2
; RV64IM-NEXT:    xor a5, a5, t0
; RV64IM-NEXT:    xor a4, a4, t3
; RV64IM-NEXT:    xor a3, a3, a5
; RV64IM-NEXT:    xor a4, a4, t4
; RV64IM-NEXT:    xor a3, a3, a4
; RV64IM-NEXT:    slli a4, a2, 34
; RV64IM-NEXT:    xor a5, t5, t6
; RV64IM-NEXT:    and a4, a1, a4
; RV64IM-NEXT:    mul a4, a0, a4
; RV64IM-NEXT:    slli a6, a2, 35
; RV64IM-NEXT:    and a6, a1, a6
; RV64IM-NEXT:    slli a7, a2, 36
; RV64IM-NEXT:    mul a6, a0, a6
; RV64IM-NEXT:    and a7, a1, a7
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    slli t0, a2, 39
; RV64IM-NEXT:    and t0, a1, t0
; RV64IM-NEXT:    slli t1, a2, 40
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    and t1, a1, t1
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    slli t2, a2, 41
; RV64IM-NEXT:    and t2, a1, t2
; RV64IM-NEXT:    slli t3, a2, 42
; RV64IM-NEXT:    mul t2, a0, t2
; RV64IM-NEXT:    and t3, a1, t3
; RV64IM-NEXT:    xor a4, a5, a4
; RV64IM-NEXT:    mul a5, a0, t3
; RV64IM-NEXT:    xor a4, a4, a6
; RV64IM-NEXT:    slli a6, a2, 37
; RV64IM-NEXT:    xor a4, a4, a7
; RV64IM-NEXT:    and a6, a1, a6
; RV64IM-NEXT:    mul a6, a0, a6
; RV64IM-NEXT:    slli a7, a2, 38
; RV64IM-NEXT:    and a7, a1, a7
; RV64IM-NEXT:    xor t0, t0, t1
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    xor t0, t0, t2
; RV64IM-NEXT:    xor a5, t0, a5
; RV64IM-NEXT:    slli t0, a2, 43
; RV64IM-NEXT:    and t0, a1, t0
; RV64IM-NEXT:    slli t1, a2, 44
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    and t1, a1, t1
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    slli t2, a2, 45
; RV64IM-NEXT:    and t2, a1, t2
; RV64IM-NEXT:    slli t3, a2, 46
; RV64IM-NEXT:    mul t2, a0, t2
; RV64IM-NEXT:    and t3, a1, t3
; RV64IM-NEXT:    mul t3, a0, t3
; RV64IM-NEXT:    slli t4, a2, 47
; RV64IM-NEXT:    and t4, a1, t4
; RV64IM-NEXT:    slli t5, a2, 48
; RV64IM-NEXT:    mul t4, a0, t4
; RV64IM-NEXT:    and t5, a1, t5
; RV64IM-NEXT:    mul t5, a0, t5
; RV64IM-NEXT:    slli t6, a2, 49
; RV64IM-NEXT:    and t6, a1, t6
; RV64IM-NEXT:    slli s0, a2, 50
; RV64IM-NEXT:    mul t6, a0, t6
; RV64IM-NEXT:    and s0, a1, s0
; RV64IM-NEXT:    xor a5, a5, t0
; RV64IM-NEXT:    mul t0, a0, s0
; RV64IM-NEXT:    xor a4, a4, a6
; RV64IM-NEXT:    xor a5, a5, t1
; RV64IM-NEXT:    xor a4, a4, a7
; RV64IM-NEXT:    xor a5, a5, t2
; RV64IM-NEXT:    xor a3, a3, a4
; RV64IM-NEXT:    xor a4, a5, t3
; RV64IM-NEXT:    xor a3, a3, a4
; RV64IM-NEXT:    xor a4, t4, t5
; RV64IM-NEXT:    xor a4, a4, t6
; RV64IM-NEXT:    slli a5, a2, 51
; RV64IM-NEXT:    xor a4, a4, t0
; RV64IM-NEXT:    and a5, a1, a5
; RV64IM-NEXT:    mul a5, a0, a5
; RV64IM-NEXT:    slli a6, a2, 52
; RV64IM-NEXT:    and a6, a1, a6
; RV64IM-NEXT:    slli a7, a2, 53
; RV64IM-NEXT:    mul a6, a0, a6
; RV64IM-NEXT:    and a7, a1, a7
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    slli t0, a2, 54
; RV64IM-NEXT:    and t0, a1, t0
; RV64IM-NEXT:    slli t1, a2, 55
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    and t1, a1, t1
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    slli t2, a2, 56
; RV64IM-NEXT:    and t2, a1, t2
; RV64IM-NEXT:    slli t3, a2, 57
; RV64IM-NEXT:    mul t2, a0, t2
; RV64IM-NEXT:    and t3, a1, t3
; RV64IM-NEXT:    mul t3, a0, t3
; RV64IM-NEXT:    slli t4, a2, 58
; RV64IM-NEXT:    and t4, a1, t4
; RV64IM-NEXT:    slli t5, a2, 59
; RV64IM-NEXT:    mul t4, a0, t4
; RV64IM-NEXT:    and t5, a1, t5
; RV64IM-NEXT:    mul t5, a0, t5
; RV64IM-NEXT:    slli t6, a2, 60
; RV64IM-NEXT:    and t6, a1, t6
; RV64IM-NEXT:    slli s0, a2, 61
; RV64IM-NEXT:    mul t6, a0, t6
; RV64IM-NEXT:    and s0, a1, s0
; RV64IM-NEXT:    mul s0, a0, s0
; RV64IM-NEXT:    slli a2, a2, 62
; RV64IM-NEXT:    and a2, a1, a2
; RV64IM-NEXT:    srli a1, a1, 63
; RV64IM-NEXT:    mul a2, a0, a2
; RV64IM-NEXT:    slli a1, a1, 63
; RV64IM-NEXT:    xor t2, t2, t3
; RV64IM-NEXT:    mul a0, a0, a1
; RV64IM-NEXT:    xor a4, a4, a5
; RV64IM-NEXT:    xor a1, t2, t4
; RV64IM-NEXT:    xor a4, a4, a6
; RV64IM-NEXT:    xor a1, a1, t5
; RV64IM-NEXT:    xor a4, a4, a7
; RV64IM-NEXT:    xor a1, a1, t6
; RV64IM-NEXT:    xor a4, a4, t0
; RV64IM-NEXT:    xor a1, a1, s0
; RV64IM-NEXT:    xor a4, a4, t1
; RV64IM-NEXT:    xor a1, a1, a2
; RV64IM-NEXT:    xor a3, a3, a4
; RV64IM-NEXT:    xor a0, a1, a0
; RV64IM-NEXT:    xor a0, a3, a0
; RV64IM-NEXT:    ld s0, 8(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    addi sp, sp, 16
; RV64IM-NEXT:    ret
  %res = call i64 @llvm.clmul.i64(i64 %a, i64 %b)
  ret i64 %res
}

define i4 @clmul_constfold_i4() nounwind {
; CHECK-LABEL: clmul_constfold_i4:
; CHECK:       # %bb.0:
; CHECK-NEXT:    li a0, 2
; CHECK-NEXT:    ret
  %res = call i4 @llvm.clmul.i4(i4 1, i4 2)
  ret i4 %res
}

define i16 @clmul_constfold_i16() nounwind {
; CHECK-LABEL: clmul_constfold_i16:
; CHECK:       # %bb.0:
; CHECK-NEXT:    lui a0, 11
; CHECK-NEXT:    addi a0, a0, -1366
; CHECK-NEXT:    ret
  %res = call i16 @llvm.clmul.i16(i16 -2, i16 -1)
  ret i16 %res
}

define i4 @clmulr_i4(i4 %a, i4 %b) nounwind {
; CHECK-LABEL: clmulr_i4:
; CHECK:       # %bb.0:
; CHECK-NEXT:    andi a0, a0, 15
; CHECK-NEXT:    andi a2, a1, 2
; CHECK-NEXT:    andi a3, a1, 1
; CHECK-NEXT:    mul a2, a0, a2
; CHECK-NEXT:    mul a3, a0, a3
; CHECK-NEXT:    andi a4, a1, 4
; CHECK-NEXT:    andi a1, a1, 8
; CHECK-NEXT:    mul a4, a0, a4
; CHECK-NEXT:    mul a0, a0, a1
; CHECK-NEXT:    xor a2, a3, a2
; CHECK-NEXT:    xor a0, a4, a0
; CHECK-NEXT:    xor a0, a2, a0
; CHECK-NEXT:    srli a0, a0, 3
; CHECK-NEXT:    ret
  %a.ext = zext i4 %a to i8
  %b.ext = zext i4 %b to i8
  %clmul = call i8 @llvm.clmul.i8(i8 %a.ext, i8 %b.ext)
  %res.ext = lshr i8 %clmul, 3
  %res = trunc i8 %res.ext to i4
  ret i4 %res
}

define i4 @clmulr_i4_bitreverse(i4 %a, i4 %b) nounwind {
; CHECK-LABEL: clmulr_i4_bitreverse:
; CHECK:       # %bb.0:
; CHECK-NEXT:    andi a0, a0, 15
; CHECK-NEXT:    andi a2, a1, 2
; CHECK-NEXT:    andi a3, a1, 1
; CHECK-NEXT:    mul a2, a0, a2
; CHECK-NEXT:    mul a3, a0, a3
; CHECK-NEXT:    andi a4, a1, 4
; CHECK-NEXT:    andi a1, a1, 8
; CHECK-NEXT:    mul a4, a0, a4
; CHECK-NEXT:    mul a0, a0, a1
; CHECK-NEXT:    xor a2, a3, a2
; CHECK-NEXT:    xor a0, a4, a0
; CHECK-NEXT:    xor a0, a2, a0
; CHECK-NEXT:    srli a0, a0, 3
; CHECK-NEXT:    ret
  %a.rev = call i4 @llvm.bitreverse.i4(i4 %a)
  %b.rev = call i4 @llvm.bitreverse.i4(i4 %b)
  %res.rev = call i4 @llvm.clmul.i4(i4 %a.rev, i4 %b.rev)
  %res = call i4 @llvm.bitreverse.i4(i4 %res.rev)
  ret i4 %res
}

define i8 @clmulr_i8(i8 %a, i8 %b) nounwind {
; CHECK-LABEL: clmulr_i8:
; CHECK:       # %bb.0:
; CHECK-NEXT:    zext.b a0, a0
; CHECK-NEXT:    andi a2, a1, 2
; CHECK-NEXT:    andi a3, a1, 1
; CHECK-NEXT:    mul a2, a0, a2
; CHECK-NEXT:    mul a3, a0, a3
; CHECK-NEXT:    andi a4, a1, 4
; CHECK-NEXT:    mul a4, a0, a4
; CHECK-NEXT:    andi a5, a1, 8
; CHECK-NEXT:    mul a5, a0, a5
; CHECK-NEXT:    andi a6, a1, 16
; CHECK-NEXT:    mul a6, a0, a6
; CHECK-NEXT:    andi a7, a1, 32
; CHECK-NEXT:    mul a7, a0, a7
; CHECK-NEXT:    andi t0, a1, 64
; CHECK-NEXT:    mul t0, a0, t0
; CHECK-NEXT:    andi a1, a1, 128
; CHECK-NEXT:    mul a0, a0, a1
; CHECK-NEXT:    xor a2, a3, a2
; CHECK-NEXT:    xor a4, a4, a5
; CHECK-NEXT:    xor a1, a6, a7
; CHECK-NEXT:    xor a2, a2, a4
; CHECK-NEXT:    xor a1, a1, t0
; CHECK-NEXT:    xor a1, a2, a1
; CHECK-NEXT:    xor a0, a1, a0
; CHECK-NEXT:    srli a0, a0, 7
; CHECK-NEXT:    ret
  %a.ext = zext i8 %a to i16
  %b.ext = zext i8 %b to i16
  %clmul = call i16 @llvm.clmul.i16(i16 %a.ext, i16 %b.ext)
  %res.ext = lshr i16 %clmul, 7
  %res = trunc i16 %res.ext to i8
  ret i8 %res
}

define i16 @clmulr_i16(i16 %a, i16 %b) nounwind {
; RV32IM-LABEL: clmulr_i16:
; RV32IM:       # %bb.0:
; RV32IM-NEXT:    slli a0, a0, 16
; RV32IM-NEXT:    andi a2, a1, 2
; RV32IM-NEXT:    andi a3, a1, 1
; RV32IM-NEXT:    srli a0, a0, 16
; RV32IM-NEXT:    mul a2, a0, a2
; RV32IM-NEXT:    mul a3, a0, a3
; RV32IM-NEXT:    andi a4, a1, 4
; RV32IM-NEXT:    andi a5, a1, 8
; RV32IM-NEXT:    mul a4, a0, a4
; RV32IM-NEXT:    mul a5, a0, a5
; RV32IM-NEXT:    andi a6, a1, 16
; RV32IM-NEXT:    andi a7, a1, 32
; RV32IM-NEXT:    andi t0, a1, 64
; RV32IM-NEXT:    mul a6, a0, a6
; RV32IM-NEXT:    mul a7, a0, a7
; RV32IM-NEXT:    mul t0, a0, t0
; RV32IM-NEXT:    xor a2, a3, a2
; RV32IM-NEXT:    xor a4, a4, a5
; RV32IM-NEXT:    andi a3, a1, 128
; RV32IM-NEXT:    xor a2, a2, a4
; RV32IM-NEXT:    mul a3, a0, a3
; RV32IM-NEXT:    andi a4, a1, 256
; RV32IM-NEXT:    andi a5, a1, 512
; RV32IM-NEXT:    mul a4, a0, a4
; RV32IM-NEXT:    mul a5, a0, a5
; RV32IM-NEXT:    andi t1, a1, 1024
; RV32IM-NEXT:    li t2, 1
; RV32IM-NEXT:    mul t1, a0, t1
; RV32IM-NEXT:    slli t2, t2, 11
; RV32IM-NEXT:    and t2, a1, t2
; RV32IM-NEXT:    lui t3, 1
; RV32IM-NEXT:    mul t2, a0, t2
; RV32IM-NEXT:    and t3, a1, t3
; RV32IM-NEXT:    mul t3, a0, t3
; RV32IM-NEXT:    lui t4, 2
; RV32IM-NEXT:    and t4, a1, t4
; RV32IM-NEXT:    lui t5, 4
; RV32IM-NEXT:    mul t4, a0, t4
; RV32IM-NEXT:    and t5, a1, t5
; RV32IM-NEXT:    mul t5, a0, t5
; RV32IM-NEXT:    lui t6, 8
; RV32IM-NEXT:    xor a6, a6, a7
; RV32IM-NEXT:    and a1, a1, t6
; RV32IM-NEXT:    xor a6, a6, t0
; RV32IM-NEXT:    mul a0, a0, a1
; RV32IM-NEXT:    xor a1, a2, a6
; RV32IM-NEXT:    xor a3, a3, a4
; RV32IM-NEXT:    xor a3, a3, a5
; RV32IM-NEXT:    xor a2, t2, t3
; RV32IM-NEXT:    xor a3, a3, t1
; RV32IM-NEXT:    xor a2, a2, t4
; RV32IM-NEXT:    xor a1, a1, a3
; RV32IM-NEXT:    xor a2, a2, t5
; RV32IM-NEXT:    xor a1, a1, a2
; RV32IM-NEXT:    xor a0, a1, a0
; RV32IM-NEXT:    srli a0, a0, 15
; RV32IM-NEXT:    ret
;
; RV64IM-LABEL: clmulr_i16:
; RV64IM:       # %bb.0:
; RV64IM-NEXT:    slli a0, a0, 48
; RV64IM-NEXT:    andi a2, a1, 2
; RV64IM-NEXT:    andi a3, a1, 1
; RV64IM-NEXT:    srli a0, a0, 48
; RV64IM-NEXT:    mul a2, a0, a2
; RV64IM-NEXT:    mul a3, a0, a3
; RV64IM-NEXT:    andi a4, a1, 4
; RV64IM-NEXT:    andi a5, a1, 8
; RV64IM-NEXT:    mul a4, a0, a4
; RV64IM-NEXT:    mul a5, a0, a5
; RV64IM-NEXT:    andi a6, a1, 16
; RV64IM-NEXT:    andi a7, a1, 32
; RV64IM-NEXT:    andi t0, a1, 64
; RV64IM-NEXT:    mul a6, a0, a6
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    xor a2, a3, a2
; RV64IM-NEXT:    xor a4, a4, a5
; RV64IM-NEXT:    andi a3, a1, 128
; RV64IM-NEXT:    xor a2, a2, a4
; RV64IM-NEXT:    mul a3, a0, a3
; RV64IM-NEXT:    andi a4, a1, 256
; RV64IM-NEXT:    andi a5, a1, 512
; RV64IM-NEXT:    mul a4, a0, a4
; RV64IM-NEXT:    mul a5, a0, a5
; RV64IM-NEXT:    andi t1, a1, 1024
; RV64IM-NEXT:    li t2, 1
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    slli t2, t2, 11
; RV64IM-NEXT:    and t2, a1, t2
; RV64IM-NEXT:    lui t3, 1
; RV64IM-NEXT:    mul t2, a0, t2
; RV64IM-NEXT:    and t3, a1, t3
; RV64IM-NEXT:    mul t3, a0, t3
; RV64IM-NEXT:    lui t4, 2
; RV64IM-NEXT:    and t4, a1, t4
; RV64IM-NEXT:    lui t5, 4
; RV64IM-NEXT:    mul t4, a0, t4
; RV64IM-NEXT:    and t5, a1, t5
; RV64IM-NEXT:    mul t5, a0, t5
; RV64IM-NEXT:    lui t6, 8
; RV64IM-NEXT:    xor a6, a6, a7
; RV64IM-NEXT:    and a1, a1, t6
; RV64IM-NEXT:    xor a6, a6, t0
; RV64IM-NEXT:    mul a0, a0, a1
; RV64IM-NEXT:    xor a1, a2, a6
; RV64IM-NEXT:    xor a3, a3, a4
; RV64IM-NEXT:    xor a3, a3, a5
; RV64IM-NEXT:    xor a2, t2, t3
; RV64IM-NEXT:    xor a3, a3, t1
; RV64IM-NEXT:    xor a2, a2, t4
; RV64IM-NEXT:    xor a1, a1, a3
; RV64IM-NEXT:    xor a2, a2, t5
; RV64IM-NEXT:    xor a1, a1, a2
; RV64IM-NEXT:    xor a0, a1, a0
; RV64IM-NEXT:    srli a0, a0, 15
; RV64IM-NEXT:    ret
  %a.ext = zext i16 %a to i32
  %b.ext = zext i16 %b to i32
  %clmul = call i32 @llvm.clmul.i32(i32 %a.ext, i32 %b.ext)
  %res.ext = lshr i32 %clmul, 15
  %res = trunc i32 %res.ext to i16
  ret i16 %res
}

define i32 @clmulr_i32(i32 %a, i32 %b) nounwind {
; RV32IM-LABEL: clmulr_i32:
; RV32IM:       # %bb.0:
; RV32IM-NEXT:    addi sp, sp, -32
; RV32IM-NEXT:    sw s0, 28(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s1, 24(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s2, 20(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s3, 16(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s4, 12(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui a6, 16
; RV32IM-NEXT:    srli a3, a0, 8
; RV32IM-NEXT:    addi a2, a6, -256
; RV32IM-NEXT:    and a3, a3, a2
; RV32IM-NEXT:    srli a4, a0, 24
; RV32IM-NEXT:    and a5, a0, a2
; RV32IM-NEXT:    slli a5, a5, 8
; RV32IM-NEXT:    slli a0, a0, 24
; RV32IM-NEXT:    or a3, a3, a4
; RV32IM-NEXT:    or a0, a0, a5
; RV32IM-NEXT:    or a3, a0, a3
; RV32IM-NEXT:    lui a0, 61681
; RV32IM-NEXT:    srli a4, a3, 4
; RV32IM-NEXT:    addi a0, a0, -241
; RV32IM-NEXT:    and a4, a4, a0
; RV32IM-NEXT:    and a3, a3, a0
; RV32IM-NEXT:    slli a3, a3, 4
; RV32IM-NEXT:    lui a5, 209715
; RV32IM-NEXT:    or a4, a4, a3
; RV32IM-NEXT:    addi a3, a5, 819
; RV32IM-NEXT:    srli a5, a4, 2
; RV32IM-NEXT:    and a4, a4, a3
; RV32IM-NEXT:    and a5, a5, a3
; RV32IM-NEXT:    slli a4, a4, 2
; RV32IM-NEXT:    or a4, a5, a4
; RV32IM-NEXT:    srli a5, a4, 1
; RV32IM-NEXT:    srli a7, a1, 8
; RV32IM-NEXT:    lui t0, 349525
; RV32IM-NEXT:    and a7, a7, a2
; RV32IM-NEXT:    srli t1, a1, 24
; RV32IM-NEXT:    and t2, a1, a2
; RV32IM-NEXT:    slli t2, t2, 8
; RV32IM-NEXT:    slli a1, a1, 24
; RV32IM-NEXT:    or a7, a7, t1
; RV32IM-NEXT:    or t1, a1, t2
; RV32IM-NEXT:    addi a1, t0, 1365
; RV32IM-NEXT:    or a7, t1, a7
; RV32IM-NEXT:    srli t0, a7, 4
; RV32IM-NEXT:    and a7, a7, a0
; RV32IM-NEXT:    and t0, t0, a0
; RV32IM-NEXT:    slli a7, a7, 4
; RV32IM-NEXT:    and t1, a5, a1
; RV32IM-NEXT:    or a5, t0, a7
; RV32IM-NEXT:    srli a7, a5, 2
; RV32IM-NEXT:    and a5, a5, a3
; RV32IM-NEXT:    and a7, a7, a3
; RV32IM-NEXT:    slli a5, a5, 2
; RV32IM-NEXT:    and a4, a4, a1
; RV32IM-NEXT:    or a5, a7, a5
; RV32IM-NEXT:    srli a7, a5, 1
; RV32IM-NEXT:    and a5, a5, a1
; RV32IM-NEXT:    and a7, a7, a1
; RV32IM-NEXT:    slli a5, a5, 1
; RV32IM-NEXT:    slli a4, a4, 1
; RV32IM-NEXT:    or a5, a7, a5
; RV32IM-NEXT:    or a4, t1, a4
; RV32IM-NEXT:    andi a7, a5, 2
; RV32IM-NEXT:    mul a7, a4, a7
; RV32IM-NEXT:    andi t0, a5, 1
; RV32IM-NEXT:    mul t0, a4, t0
; RV32IM-NEXT:    andi t1, a5, 4
; RV32IM-NEXT:    mul t1, a4, t1
; RV32IM-NEXT:    andi t2, a5, 8
; RV32IM-NEXT:    mul t2, a4, t2
; RV32IM-NEXT:    andi t3, a5, 16
; RV32IM-NEXT:    mul t3, a4, t3
; RV32IM-NEXT:    andi t4, a5, 32
; RV32IM-NEXT:    mul t4, a4, t4
; RV32IM-NEXT:    andi t5, a5, 64
; RV32IM-NEXT:    mul t5, a4, t5
; RV32IM-NEXT:    andi t6, a5, 128
; RV32IM-NEXT:    mul t6, a4, t6
; RV32IM-NEXT:    andi s0, a5, 256
; RV32IM-NEXT:    andi s1, a5, 512
; RV32IM-NEXT:    mul s0, a4, s0
; RV32IM-NEXT:    mul s1, a4, s1
; RV32IM-NEXT:    xor a7, t0, a7
; RV32IM-NEXT:    xor t0, t1, t2
; RV32IM-NEXT:    xor t1, t3, t4
; RV32IM-NEXT:    xor a7, a7, t0
; RV32IM-NEXT:    xor t0, t1, t5
; RV32IM-NEXT:    xor a7, a7, t0
; RV32IM-NEXT:    xor a7, a7, t6
; RV32IM-NEXT:    li t0, 1
; RV32IM-NEXT:    xor s0, s0, s1
; RV32IM-NEXT:    slli t0, t0, 11
; RV32IM-NEXT:    andi t1, a5, 1024
; RV32IM-NEXT:    and t0, a5, t0
; RV32IM-NEXT:    mul t1, a4, t1
; RV32IM-NEXT:    mul t0, a4, t0
; RV32IM-NEXT:    lui t2, 1
; RV32IM-NEXT:    lui t3, 2
; RV32IM-NEXT:    and t2, a5, t2
; RV32IM-NEXT:    and t3, a5, t3
; RV32IM-NEXT:    mul t2, a4, t2
; RV32IM-NEXT:    mul t3, a4, t3
; RV32IM-NEXT:    lui t4, 4
; RV32IM-NEXT:    lui t5, 8
; RV32IM-NEXT:    and t4, a5, t4
; RV32IM-NEXT:    and t5, a5, t5
; RV32IM-NEXT:    mul t4, a4, t4
; RV32IM-NEXT:    mul t5, a4, t5
; RV32IM-NEXT:    and a6, a5, a6
; RV32IM-NEXT:    lui t6, 32
; RV32IM-NEXT:    mul a6, a4, a6
; RV32IM-NEXT:    and t6, a5, t6
; RV32IM-NEXT:    mul t6, a4, t6
; RV32IM-NEXT:    lui s1, 64
; RV32IM-NEXT:    and s1, a5, s1
; RV32IM-NEXT:    lui s2, 128
; RV32IM-NEXT:    mul s1, a4, s1
; RV32IM-NEXT:    and s2, a5, s2
; RV32IM-NEXT:    mul s2, a4, s2
; RV32IM-NEXT:    lui s3, 256
; RV32IM-NEXT:    and s3, a5, s3
; RV32IM-NEXT:    lui s4, 512
; RV32IM-NEXT:    mul s3, a4, s3
; RV32IM-NEXT:    and s4, a5, s4
; RV32IM-NEXT:    xor t3, t3, t4
; RV32IM-NEXT:    mul t4, a4, s4
; RV32IM-NEXT:    xor t1, s0, t1
; RV32IM-NEXT:    xor t3, t3, t5
; RV32IM-NEXT:    xor t0, t1, t0
; RV32IM-NEXT:    xor a6, t3, a6
; RV32IM-NEXT:    xor t0, t0, t2
; RV32IM-NEXT:    xor a6, a6, t6
; RV32IM-NEXT:    xor t0, a7, t0
; RV32IM-NEXT:    xor a6, a6, s1
; RV32IM-NEXT:    xor a6, t0, a6
; RV32IM-NEXT:    xor t0, s2, s3
; RV32IM-NEXT:    xor t0, t0, t4
; RV32IM-NEXT:    lui t1, 1024
; RV32IM-NEXT:    and t1, a5, t1
; RV32IM-NEXT:    lui t2, 2048
; RV32IM-NEXT:    mul t1, a4, t1
; RV32IM-NEXT:    and t2, a5, t2
; RV32IM-NEXT:    mul t2, a4, t2
; RV32IM-NEXT:    lui t3, 4096
; RV32IM-NEXT:    and t3, a5, t3
; RV32IM-NEXT:    lui t4, 8192
; RV32IM-NEXT:    mul t3, a4, t3
; RV32IM-NEXT:    and t4, a5, t4
; RV32IM-NEXT:    mul t4, a4, t4
; RV32IM-NEXT:    lui t5, 16384
; RV32IM-NEXT:    and t5, a5, t5
; RV32IM-NEXT:    lui t6, 32768
; RV32IM-NEXT:    mul t5, a4, t5
; RV32IM-NEXT:    and t6, a5, t6
; RV32IM-NEXT:    mul t6, a4, t6
; RV32IM-NEXT:    lui s0, 65536
; RV32IM-NEXT:    and s0, a5, s0
; RV32IM-NEXT:    lui s1, 131072
; RV32IM-NEXT:    mul s0, a4, s0
; RV32IM-NEXT:    and s1, a5, s1
; RV32IM-NEXT:    mul s1, a4, s1
; RV32IM-NEXT:    lui s2, 262144
; RV32IM-NEXT:    and s2, a5, s2
; RV32IM-NEXT:    lui s3, 524288
; RV32IM-NEXT:    and a5, a5, s3
; RV32IM-NEXT:    mul s2, a4, s2
; RV32IM-NEXT:    xor t3, t3, t4
; RV32IM-NEXT:    mul a4, a4, a5
; RV32IM-NEXT:    xor a5, t0, t1
; RV32IM-NEXT:    xor t0, t3, t5
; RV32IM-NEXT:    xor a5, a5, t2
; RV32IM-NEXT:    xor t0, t0, t6
; RV32IM-NEXT:    xor t0, t0, s0
; RV32IM-NEXT:    slli a7, a7, 24
; RV32IM-NEXT:    xor a5, a6, a5
; RV32IM-NEXT:    xor a6, t0, s1
; RV32IM-NEXT:    and t0, a5, a2
; RV32IM-NEXT:    xor a6, a6, s2
; RV32IM-NEXT:    slli t0, t0, 8
; RV32IM-NEXT:    xor a4, a6, a4
; RV32IM-NEXT:    srli a6, a5, 8
; RV32IM-NEXT:    xor a4, a5, a4
; RV32IM-NEXT:    and a2, a6, a2
; RV32IM-NEXT:    srli a4, a4, 24
; RV32IM-NEXT:    or a5, a7, t0
; RV32IM-NEXT:    or a2, a2, a4
; RV32IM-NEXT:    or a2, a5, a2
; RV32IM-NEXT:    srli a4, a2, 4
; RV32IM-NEXT:    and a2, a2, a0
; RV32IM-NEXT:    and a0, a4, a0
; RV32IM-NEXT:    slli a2, a2, 4
; RV32IM-NEXT:    or a0, a0, a2
; RV32IM-NEXT:    srli a2, a0, 2
; RV32IM-NEXT:    and a0, a0, a3
; RV32IM-NEXT:    and a2, a2, a3
; RV32IM-NEXT:    slli a0, a0, 2
; RV32IM-NEXT:    or a0, a2, a0
; RV32IM-NEXT:    srli a2, a0, 1
; RV32IM-NEXT:    and a0, a0, a1
; RV32IM-NEXT:    and a1, a2, a1
; RV32IM-NEXT:    slli a0, a0, 1
; RV32IM-NEXT:    or a0, a1, a0
; RV32IM-NEXT:    lw s0, 28(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s1, 24(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s2, 20(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s3, 16(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s4, 12(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    addi sp, sp, 32
; RV32IM-NEXT:    ret
;
; RV64IM-LABEL: clmulr_i32:
; RV64IM:       # %bb.0:
; RV64IM-NEXT:    addi sp, sp, -16
; RV64IM-NEXT:    sd s0, 8(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    slli a0, a0, 32
; RV64IM-NEXT:    andi a2, a1, 2
; RV64IM-NEXT:    srli a0, a0, 32
; RV64IM-NEXT:    andi a3, a1, 1
; RV64IM-NEXT:    mul a2, a0, a2
; RV64IM-NEXT:    mul a3, a0, a3
; RV64IM-NEXT:    andi a4, a1, 4
; RV64IM-NEXT:    mul a4, a0, a4
; RV64IM-NEXT:    andi a5, a1, 8
; RV64IM-NEXT:    mul a5, a0, a5
; RV64IM-NEXT:    andi a6, a1, 16
; RV64IM-NEXT:    mul a6, a0, a6
; RV64IM-NEXT:    andi a7, a1, 32
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    andi t0, a1, 64
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    xor a2, a3, a2
; RV64IM-NEXT:    xor a4, a4, a5
; RV64IM-NEXT:    xor a3, a6, a7
; RV64IM-NEXT:    xor a2, a2, a4
; RV64IM-NEXT:    xor a3, a3, t0
; RV64IM-NEXT:    andi a4, a1, 128
; RV64IM-NEXT:    xor a2, a2, a3
; RV64IM-NEXT:    mul a3, a0, a4
; RV64IM-NEXT:    andi a4, a1, 256
; RV64IM-NEXT:    andi a5, a1, 512
; RV64IM-NEXT:    mul a4, a0, a4
; RV64IM-NEXT:    mul a5, a0, a5
; RV64IM-NEXT:    andi a6, a1, 1024
; RV64IM-NEXT:    li a7, 1
; RV64IM-NEXT:    mul a6, a0, a6
; RV64IM-NEXT:    slli a7, a7, 11
; RV64IM-NEXT:    and a7, a1, a7
; RV64IM-NEXT:    lui t0, 1
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    and t0, a1, t0
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    lui t1, 2
; RV64IM-NEXT:    and t1, a1, t1
; RV64IM-NEXT:    lui t2, 4
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    and t2, a1, t2
; RV64IM-NEXT:    mul t2, a0, t2
; RV64IM-NEXT:    lui t3, 8
; RV64IM-NEXT:    and t3, a1, t3
; RV64IM-NEXT:    lui t4, 16
; RV64IM-NEXT:    mul t3, a0, t3
; RV64IM-NEXT:    and t4, a1, t4
; RV64IM-NEXT:    mul t4, a0, t4
; RV64IM-NEXT:    lui t5, 32
; RV64IM-NEXT:    and t5, a1, t5
; RV64IM-NEXT:    lui t6, 64
; RV64IM-NEXT:    mul t5, a0, t5
; RV64IM-NEXT:    and t6, a1, t6
; RV64IM-NEXT:    xor a3, a3, a4
; RV64IM-NEXT:    mul a4, a0, t6
; RV64IM-NEXT:    xor a3, a3, a5
; RV64IM-NEXT:    xor a5, a7, t0
; RV64IM-NEXT:    xor a3, a3, a6
; RV64IM-NEXT:    xor a5, a5, t1
; RV64IM-NEXT:    xor a2, a2, a3
; RV64IM-NEXT:    xor a3, a5, t2
; RV64IM-NEXT:    xor a2, a2, a3
; RV64IM-NEXT:    xor a3, t3, t4
; RV64IM-NEXT:    xor a3, a3, t5
; RV64IM-NEXT:    lui a5, 128
; RV64IM-NEXT:    xor a3, a3, a4
; RV64IM-NEXT:    and a5, a1, a5
; RV64IM-NEXT:    mul a4, a0, a5
; RV64IM-NEXT:    lui a5, 256
; RV64IM-NEXT:    and a5, a1, a5
; RV64IM-NEXT:    lui a6, 512
; RV64IM-NEXT:    mul a5, a0, a5
; RV64IM-NEXT:    and a6, a1, a6
; RV64IM-NEXT:    mul a6, a0, a6
; RV64IM-NEXT:    lui a7, 1024
; RV64IM-NEXT:    and a7, a1, a7
; RV64IM-NEXT:    lui t0, 2048
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    and t0, a1, t0
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    lui t1, 4096
; RV64IM-NEXT:    and t1, a1, t1
; RV64IM-NEXT:    lui t2, 8192
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    and t2, a1, t2
; RV64IM-NEXT:    mul t2, a0, t2
; RV64IM-NEXT:    lui t3, 16384
; RV64IM-NEXT:    and t3, a1, t3
; RV64IM-NEXT:    lui t4, 32768
; RV64IM-NEXT:    mul t3, a0, t3
; RV64IM-NEXT:    and t4, a1, t4
; RV64IM-NEXT:    mul t4, a0, t4
; RV64IM-NEXT:    lui t5, 65536
; RV64IM-NEXT:    and t5, a1, t5
; RV64IM-NEXT:    lui t6, 131072
; RV64IM-NEXT:    mul t5, a0, t5
; RV64IM-NEXT:    and t6, a1, t6
; RV64IM-NEXT:    mul t6, a0, t6
; RV64IM-NEXT:    lui s0, 262144
; RV64IM-NEXT:    and s0, a1, s0
; RV64IM-NEXT:    srliw a1, a1, 31
; RV64IM-NEXT:    mul s0, a0, s0
; RV64IM-NEXT:    slli a1, a1, 31
; RV64IM-NEXT:    xor a6, a6, a7
; RV64IM-NEXT:    mul a0, a0, a1
; RV64IM-NEXT:    xor a3, a3, a4
; RV64IM-NEXT:    xor a1, a6, t0
; RV64IM-NEXT:    xor a3, a3, a5
; RV64IM-NEXT:    xor a1, a1, t1
; RV64IM-NEXT:    xor a2, a2, a3
; RV64IM-NEXT:    xor a1, a1, t2
; RV64IM-NEXT:    xor a1, a1, t3
; RV64IM-NEXT:    xor a3, t5, t6
; RV64IM-NEXT:    xor a1, a1, t4
; RV64IM-NEXT:    xor a3, a3, s0
; RV64IM-NEXT:    xor a1, a2, a1
; RV64IM-NEXT:    xor a0, a3, a0
; RV64IM-NEXT:    xor a0, a1, a0
; RV64IM-NEXT:    srli a0, a0, 31
; RV64IM-NEXT:    ld s0, 8(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    addi sp, sp, 16
; RV64IM-NEXT:    ret
  %a.ext = zext i32 %a to i64
  %b.ext = zext i32 %b to i64
  %clmul = call i64 @llvm.clmul.i64(i64 %a.ext, i64 %b.ext)
  %res.ext = lshr i64 %clmul, 31
  %res = trunc i64 %res.ext to i32
  ret i32 %res
}

define i4 @clmulh_i4(i4 %a, i4 %b) nounwind {
; CHECK-LABEL: clmulh_i4:
; CHECK:       # %bb.0:
; CHECK-NEXT:    andi a0, a0, 15
; CHECK-NEXT:    andi a2, a1, 4
; CHECK-NEXT:    andi a3, a1, 2
; CHECK-NEXT:    mul a2, a0, a2
; CHECK-NEXT:    mul a3, a0, a3
; CHECK-NEXT:    andi a1, a1, 8
; CHECK-NEXT:    mul a0, a0, a1
; CHECK-NEXT:    xor a2, a3, a2
; CHECK-NEXT:    xor a0, a2, a0
; CHECK-NEXT:    srli a0, a0, 4
; CHECK-NEXT:    ret
  %a.ext = zext i4 %a to i8
  %b.ext = zext i4 %b to i8
  %clmul = call i8 @llvm.clmul.i8(i8 %a.ext, i8 %b.ext)
  %res.ext = lshr i8 %clmul, 4
  %res = trunc i8 %res.ext to i4
  ret i4 %res
}

define i4 @clmulh_i4_bitreverse(i4 %a, i4 %b) nounwind {
; CHECK-LABEL: clmulh_i4_bitreverse:
; CHECK:       # %bb.0:
; CHECK-NEXT:    andi a0, a0, 15
; CHECK-NEXT:    andi a2, a1, 4
; CHECK-NEXT:    andi a3, a1, 2
; CHECK-NEXT:    mul a2, a0, a2
; CHECK-NEXT:    mul a3, a0, a3
; CHECK-NEXT:    andi a1, a1, 8
; CHECK-NEXT:    mul a0, a0, a1
; CHECK-NEXT:    xor a2, a3, a2
; CHECK-NEXT:    xor a0, a2, a0
; CHECK-NEXT:    srli a0, a0, 4
; CHECK-NEXT:    ret
  %a.rev = call i4 @llvm.bitreverse.i4(i4 %a)
  %b.rev = call i4 @llvm.bitreverse.i4(i4 %b)
  %clmul = call i4 @llvm.clmul.i4(i4 %a.rev, i4 %b.rev)
  %clmul.rev = call i4 @llvm.bitreverse.i4(i4 %clmul)
  %res = lshr i4 %clmul.rev, 1
  ret i4 %res
}


define i8 @clmulh_i8(i8 %a, i8 %b) nounwind {
; CHECK-LABEL: clmulh_i8:
; CHECK:       # %bb.0:
; CHECK-NEXT:    zext.b a0, a0
; CHECK-NEXT:    andi a2, a1, 2
; CHECK-NEXT:    andi a3, a1, 1
; CHECK-NEXT:    mul a2, a0, a2
; CHECK-NEXT:    mul a3, a0, a3
; CHECK-NEXT:    andi a4, a1, 4
; CHECK-NEXT:    mul a4, a0, a4
; CHECK-NEXT:    andi a5, a1, 8
; CHECK-NEXT:    mul a5, a0, a5
; CHECK-NEXT:    andi a6, a1, 16
; CHECK-NEXT:    mul a6, a0, a6
; CHECK-NEXT:    andi a7, a1, 32
; CHECK-NEXT:    mul a7, a0, a7
; CHECK-NEXT:    andi t0, a1, 64
; CHECK-NEXT:    mul t0, a0, t0
; CHECK-NEXT:    andi a1, a1, 128
; CHECK-NEXT:    mul a0, a0, a1
; CHECK-NEXT:    xor a2, a3, a2
; CHECK-NEXT:    xor a4, a4, a5
; CHECK-NEXT:    xor a1, a6, a7
; CHECK-NEXT:    xor a2, a2, a4
; CHECK-NEXT:    xor a1, a1, t0
; CHECK-NEXT:    xor a1, a2, a1
; CHECK-NEXT:    xor a0, a1, a0
; CHECK-NEXT:    srli a0, a0, 8
; CHECK-NEXT:    ret
  %a.ext = zext i8 %a to i16
  %b.ext = zext i8 %b to i16
  %clmul = call i16 @llvm.clmul.i16(i16 %a.ext, i16 %b.ext)
  %res.ext = lshr i16 %clmul, 8
  %res = trunc i16 %res.ext to i8
  ret i8 %res
}

define i16 @clmulh_i16(i16 %a, i16 %b) nounwind {
; RV32IM-LABEL: clmulh_i16:
; RV32IM:       # %bb.0:
; RV32IM-NEXT:    slli a0, a0, 16
; RV32IM-NEXT:    andi a2, a1, 2
; RV32IM-NEXT:    andi a3, a1, 1
; RV32IM-NEXT:    srli a0, a0, 16
; RV32IM-NEXT:    mul a2, a0, a2
; RV32IM-NEXT:    mul a3, a0, a3
; RV32IM-NEXT:    andi a4, a1, 4
; RV32IM-NEXT:    andi a5, a1, 8
; RV32IM-NEXT:    mul a4, a0, a4
; RV32IM-NEXT:    mul a5, a0, a5
; RV32IM-NEXT:    andi a6, a1, 16
; RV32IM-NEXT:    andi a7, a1, 32
; RV32IM-NEXT:    andi t0, a1, 64
; RV32IM-NEXT:    mul a6, a0, a6
; RV32IM-NEXT:    mul a7, a0, a7
; RV32IM-NEXT:    mul t0, a0, t0
; RV32IM-NEXT:    xor a2, a3, a2
; RV32IM-NEXT:    xor a4, a4, a5
; RV32IM-NEXT:    andi a3, a1, 128
; RV32IM-NEXT:    xor a2, a2, a4
; RV32IM-NEXT:    mul a3, a0, a3
; RV32IM-NEXT:    andi a4, a1, 256
; RV32IM-NEXT:    andi a5, a1, 512
; RV32IM-NEXT:    mul a4, a0, a4
; RV32IM-NEXT:    mul a5, a0, a5
; RV32IM-NEXT:    andi t1, a1, 1024
; RV32IM-NEXT:    li t2, 1
; RV32IM-NEXT:    mul t1, a0, t1
; RV32IM-NEXT:    slli t2, t2, 11
; RV32IM-NEXT:    and t2, a1, t2
; RV32IM-NEXT:    lui t3, 1
; RV32IM-NEXT:    mul t2, a0, t2
; RV32IM-NEXT:    and t3, a1, t3
; RV32IM-NEXT:    mul t3, a0, t3
; RV32IM-NEXT:    lui t4, 2
; RV32IM-NEXT:    and t4, a1, t4
; RV32IM-NEXT:    lui t5, 4
; RV32IM-NEXT:    mul t4, a0, t4
; RV32IM-NEXT:    and t5, a1, t5
; RV32IM-NEXT:    mul t5, a0, t5
; RV32IM-NEXT:    lui t6, 8
; RV32IM-NEXT:    xor a6, a6, a7
; RV32IM-NEXT:    and a1, a1, t6
; RV32IM-NEXT:    xor a6, a6, t0
; RV32IM-NEXT:    mul a0, a0, a1
; RV32IM-NEXT:    xor a1, a2, a6
; RV32IM-NEXT:    xor a3, a3, a4
; RV32IM-NEXT:    xor a3, a3, a5
; RV32IM-NEXT:    xor a2, t2, t3
; RV32IM-NEXT:    xor a3, a3, t1
; RV32IM-NEXT:    xor a2, a2, t4
; RV32IM-NEXT:    xor a1, a1, a3
; RV32IM-NEXT:    xor a2, a2, t5
; RV32IM-NEXT:    xor a1, a1, a2
; RV32IM-NEXT:    xor a0, a1, a0
; RV32IM-NEXT:    srli a0, a0, 16
; RV32IM-NEXT:    ret
;
; RV64IM-LABEL: clmulh_i16:
; RV64IM:       # %bb.0:
; RV64IM-NEXT:    slli a0, a0, 48
; RV64IM-NEXT:    andi a2, a1, 2
; RV64IM-NEXT:    andi a3, a1, 1
; RV64IM-NEXT:    srli a0, a0, 48
; RV64IM-NEXT:    mul a2, a0, a2
; RV64IM-NEXT:    mul a3, a0, a3
; RV64IM-NEXT:    andi a4, a1, 4
; RV64IM-NEXT:    andi a5, a1, 8
; RV64IM-NEXT:    mul a4, a0, a4
; RV64IM-NEXT:    mul a5, a0, a5
; RV64IM-NEXT:    andi a6, a1, 16
; RV64IM-NEXT:    andi a7, a1, 32
; RV64IM-NEXT:    andi t0, a1, 64
; RV64IM-NEXT:    mul a6, a0, a6
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    xor a2, a3, a2
; RV64IM-NEXT:    xor a4, a4, a5
; RV64IM-NEXT:    andi a3, a1, 128
; RV64IM-NEXT:    xor a2, a2, a4
; RV64IM-NEXT:    mul a3, a0, a3
; RV64IM-NEXT:    andi a4, a1, 256
; RV64IM-NEXT:    andi a5, a1, 512
; RV64IM-NEXT:    mul a4, a0, a4
; RV64IM-NEXT:    mul a5, a0, a5
; RV64IM-NEXT:    andi t1, a1, 1024
; RV64IM-NEXT:    li t2, 1
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    slli t2, t2, 11
; RV64IM-NEXT:    and t2, a1, t2
; RV64IM-NEXT:    lui t3, 1
; RV64IM-NEXT:    mul t2, a0, t2
; RV64IM-NEXT:    and t3, a1, t3
; RV64IM-NEXT:    mul t3, a0, t3
; RV64IM-NEXT:    lui t4, 2
; RV64IM-NEXT:    and t4, a1, t4
; RV64IM-NEXT:    lui t5, 4
; RV64IM-NEXT:    mul t4, a0, t4
; RV64IM-NEXT:    and t5, a1, t5
; RV64IM-NEXT:    mul t5, a0, t5
; RV64IM-NEXT:    lui t6, 8
; RV64IM-NEXT:    xor a6, a6, a7
; RV64IM-NEXT:    and a1, a1, t6
; RV64IM-NEXT:    xor a6, a6, t0
; RV64IM-NEXT:    mul a0, a0, a1
; RV64IM-NEXT:    xor a1, a2, a6
; RV64IM-NEXT:    xor a3, a3, a4
; RV64IM-NEXT:    xor a3, a3, a5
; RV64IM-NEXT:    xor a2, t2, t3
; RV64IM-NEXT:    xor a3, a3, t1
; RV64IM-NEXT:    xor a2, a2, t4
; RV64IM-NEXT:    xor a1, a1, a3
; RV64IM-NEXT:    xor a2, a2, t5
; RV64IM-NEXT:    xor a1, a1, a2
; RV64IM-NEXT:    xor a0, a1, a0
; RV64IM-NEXT:    srli a0, a0, 16
; RV64IM-NEXT:    ret
  %a.ext = zext i16 %a to i32
  %b.ext = zext i16 %b to i32
  %clmul = call i32 @llvm.clmul.i32(i32 %a.ext, i32 %b.ext)
  %res.ext = lshr i32 %clmul, 16
  %res = trunc i32 %res.ext to i16
  ret i16 %res
}

define i32 @clmulh_i32(i32 %a, i32 %b) nounwind {
; RV32IM-LABEL: clmulh_i32:
; RV32IM:       # %bb.0:
; RV32IM-NEXT:    addi sp, sp, -32
; RV32IM-NEXT:    sw s0, 28(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s1, 24(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s2, 20(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s3, 16(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s4, 12(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s5, 8(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui a7, 16
; RV32IM-NEXT:    srli a3, a0, 8
; RV32IM-NEXT:    addi a2, a7, -256
; RV32IM-NEXT:    and a3, a3, a2
; RV32IM-NEXT:    srli a4, a0, 24
; RV32IM-NEXT:    and a5, a0, a2
; RV32IM-NEXT:    slli a5, a5, 8
; RV32IM-NEXT:    slli a0, a0, 24
; RV32IM-NEXT:    or a3, a3, a4
; RV32IM-NEXT:    or a0, a0, a5
; RV32IM-NEXT:    or a3, a0, a3
; RV32IM-NEXT:    lui a0, 61681
; RV32IM-NEXT:    srli a4, a3, 4
; RV32IM-NEXT:    addi a0, a0, -241
; RV32IM-NEXT:    and a4, a4, a0
; RV32IM-NEXT:    and a3, a3, a0
; RV32IM-NEXT:    slli a3, a3, 4
; RV32IM-NEXT:    lui a5, 209715
; RV32IM-NEXT:    or a4, a4, a3
; RV32IM-NEXT:    addi a3, a5, 819
; RV32IM-NEXT:    srli a5, a4, 2
; RV32IM-NEXT:    and a4, a4, a3
; RV32IM-NEXT:    and a5, a5, a3
; RV32IM-NEXT:    slli a4, a4, 2
; RV32IM-NEXT:    or a5, a5, a4
; RV32IM-NEXT:    srli a6, a5, 1
; RV32IM-NEXT:    srli t0, a1, 8
; RV32IM-NEXT:    lui a4, 349525
; RV32IM-NEXT:    and t0, t0, a2
; RV32IM-NEXT:    srli t1, a1, 24
; RV32IM-NEXT:    and t2, a1, a2
; RV32IM-NEXT:    slli t2, t2, 8
; RV32IM-NEXT:    slli a1, a1, 24
; RV32IM-NEXT:    or t0, t0, t1
; RV32IM-NEXT:    or t1, a1, t2
; RV32IM-NEXT:    addi a1, a4, 1365
; RV32IM-NEXT:    or t0, t1, t0
; RV32IM-NEXT:    srli t1, t0, 4
; RV32IM-NEXT:    and t0, t0, a0
; RV32IM-NEXT:    and t1, t1, a0
; RV32IM-NEXT:    slli t0, t0, 4
; RV32IM-NEXT:    and t2, a6, a1
; RV32IM-NEXT:    or a6, t1, t0
; RV32IM-NEXT:    srli t0, a6, 2
; RV32IM-NEXT:    and a6, a6, a3
; RV32IM-NEXT:    and t0, t0, a3
; RV32IM-NEXT:    slli a6, a6, 2
; RV32IM-NEXT:    and a5, a5, a1
; RV32IM-NEXT:    or a6, t0, a6
; RV32IM-NEXT:    srli t0, a6, 1
; RV32IM-NEXT:    and a6, a6, a1
; RV32IM-NEXT:    and t0, t0, a1
; RV32IM-NEXT:    slli a6, a6, 1
; RV32IM-NEXT:    slli a5, a5, 1
; RV32IM-NEXT:    or a6, t0, a6
; RV32IM-NEXT:    or a5, t2, a5
; RV32IM-NEXT:    andi t0, a6, 2
; RV32IM-NEXT:    mul t0, a5, t0
; RV32IM-NEXT:    andi t1, a6, 1
; RV32IM-NEXT:    mul t1, a5, t1
; RV32IM-NEXT:    andi t2, a6, 4
; RV32IM-NEXT:    mul t2, a5, t2
; RV32IM-NEXT:    andi t3, a6, 8
; RV32IM-NEXT:    mul t3, a5, t3
; RV32IM-NEXT:    andi t4, a6, 16
; RV32IM-NEXT:    mul t4, a5, t4
; RV32IM-NEXT:    andi t5, a6, 32
; RV32IM-NEXT:    mul t5, a5, t5
; RV32IM-NEXT:    andi t6, a6, 64
; RV32IM-NEXT:    mul t6, a5, t6
; RV32IM-NEXT:    andi s0, a6, 128
; RV32IM-NEXT:    mul s0, a5, s0
; RV32IM-NEXT:    andi s1, a6, 256
; RV32IM-NEXT:    andi s2, a6, 512
; RV32IM-NEXT:    mul s1, a5, s1
; RV32IM-NEXT:    mul s2, a5, s2
; RV32IM-NEXT:    xor t0, t1, t0
; RV32IM-NEXT:    xor t1, t2, t3
; RV32IM-NEXT:    xor t2, t4, t5
; RV32IM-NEXT:    xor t0, t0, t1
; RV32IM-NEXT:    xor t1, t2, t6
; RV32IM-NEXT:    xor t0, t0, t1
; RV32IM-NEXT:    xor t0, t0, s0
; RV32IM-NEXT:    li t1, 1
; RV32IM-NEXT:    xor t2, s1, s2
; RV32IM-NEXT:    slli t1, t1, 11
; RV32IM-NEXT:    andi t3, a6, 1024
; RV32IM-NEXT:    and t1, a6, t1
; RV32IM-NEXT:    mul t3, a5, t3
; RV32IM-NEXT:    mul t1, a5, t1
; RV32IM-NEXT:    lui t4, 1
; RV32IM-NEXT:    lui t5, 2
; RV32IM-NEXT:    and t4, a6, t4
; RV32IM-NEXT:    and t5, a6, t5
; RV32IM-NEXT:    mul t4, a5, t4
; RV32IM-NEXT:    mul t5, a5, t5
; RV32IM-NEXT:    lui t6, 4
; RV32IM-NEXT:    lui s0, 8
; RV32IM-NEXT:    and t6, a6, t6
; RV32IM-NEXT:    and s0, a6, s0
; RV32IM-NEXT:    mul t6, a5, t6
; RV32IM-NEXT:    mul s0, a5, s0
; RV32IM-NEXT:    and a7, a6, a7
; RV32IM-NEXT:    lui s1, 32
; RV32IM-NEXT:    mul a7, a5, a7
; RV32IM-NEXT:    and s1, a6, s1
; RV32IM-NEXT:    mul s1, a5, s1
; RV32IM-NEXT:    lui s2, 64
; RV32IM-NEXT:    and s2, a6, s2
; RV32IM-NEXT:    lui s3, 128
; RV32IM-NEXT:    mul s2, a5, s2
; RV32IM-NEXT:    and s3, a6, s3
; RV32IM-NEXT:    mul s3, a5, s3
; RV32IM-NEXT:    lui s4, 256
; RV32IM-NEXT:    and s4, a6, s4
; RV32IM-NEXT:    lui s5, 512
; RV32IM-NEXT:    mul s4, a5, s4
; RV32IM-NEXT:    and s5, a6, s5
; RV32IM-NEXT:    xor t5, t5, t6
; RV32IM-NEXT:    mul t6, a5, s5
; RV32IM-NEXT:    xor t2, t2, t3
; RV32IM-NEXT:    xor t3, t5, s0
; RV32IM-NEXT:    xor t1, t2, t1
; RV32IM-NEXT:    xor a7, t3, a7
; RV32IM-NEXT:    xor t1, t1, t4
; RV32IM-NEXT:    xor a7, a7, s1
; RV32IM-NEXT:    xor t1, t0, t1
; RV32IM-NEXT:    xor a7, a7, s2
; RV32IM-NEXT:    xor a7, t1, a7
; RV32IM-NEXT:    xor t1, s3, s4
; RV32IM-NEXT:    xor t1, t1, t6
; RV32IM-NEXT:    lui t2, 1024
; RV32IM-NEXT:    and t2, a6, t2
; RV32IM-NEXT:    lui t3, 2048
; RV32IM-NEXT:    mul t2, a5, t2
; RV32IM-NEXT:    and t3, a6, t3
; RV32IM-NEXT:    mul t3, a5, t3
; RV32IM-NEXT:    lui t4, 4096
; RV32IM-NEXT:    and t4, a6, t4
; RV32IM-NEXT:    lui t5, 8192
; RV32IM-NEXT:    mul t4, a5, t4
; RV32IM-NEXT:    and t5, a6, t5
; RV32IM-NEXT:    mul t5, a5, t5
; RV32IM-NEXT:    lui t6, 16384
; RV32IM-NEXT:    and t6, a6, t6
; RV32IM-NEXT:    lui s0, 32768
; RV32IM-NEXT:    mul t6, a5, t6
; RV32IM-NEXT:    and s0, a6, s0
; RV32IM-NEXT:    mul s0, a5, s0
; RV32IM-NEXT:    lui s1, 65536
; RV32IM-NEXT:    and s1, a6, s1
; RV32IM-NEXT:    lui s2, 131072
; RV32IM-NEXT:    mul s1, a5, s1
; RV32IM-NEXT:    and s2, a6, s2
; RV32IM-NEXT:    mul s2, a5, s2
; RV32IM-NEXT:    lui s3, 262144
; RV32IM-NEXT:    and s3, a6, s3
; RV32IM-NEXT:    lui s4, 524288
; RV32IM-NEXT:    and a6, a6, s4
; RV32IM-NEXT:    mul s3, a5, s3
; RV32IM-NEXT:    xor t4, t4, t5
; RV32IM-NEXT:    mul a5, a5, a6
; RV32IM-NEXT:    xor a6, t1, t2
; RV32IM-NEXT:    xor t1, t4, t6
; RV32IM-NEXT:    xor a6, a6, t3
; RV32IM-NEXT:    xor t1, t1, s0
; RV32IM-NEXT:    xor t1, t1, s1
; RV32IM-NEXT:    slli t0, t0, 24
; RV32IM-NEXT:    xor a6, a7, a6
; RV32IM-NEXT:    xor a7, t1, s2
; RV32IM-NEXT:    and t1, a6, a2
; RV32IM-NEXT:    xor a7, a7, s3
; RV32IM-NEXT:    slli t1, t1, 8
; RV32IM-NEXT:    xor a5, a7, a5
; RV32IM-NEXT:    srli a7, a6, 8
; RV32IM-NEXT:    xor a5, a6, a5
; RV32IM-NEXT:    and a2, a7, a2
; RV32IM-NEXT:    srli a5, a5, 24
; RV32IM-NEXT:    or a6, t0, t1
; RV32IM-NEXT:    or a2, a2, a5
; RV32IM-NEXT:    or a2, a6, a2
; RV32IM-NEXT:    srli a5, a2, 4
; RV32IM-NEXT:    and a2, a2, a0
; RV32IM-NEXT:    and a0, a5, a0
; RV32IM-NEXT:    slli a2, a2, 4
; RV32IM-NEXT:    or a0, a0, a2
; RV32IM-NEXT:    srli a2, a0, 2
; RV32IM-NEXT:    and a0, a0, a3
; RV32IM-NEXT:    and a2, a2, a3
; RV32IM-NEXT:    slli a0, a0, 2
; RV32IM-NEXT:    or a0, a2, a0
; RV32IM-NEXT:    srli a2, a0, 1
; RV32IM-NEXT:    addi a3, a4, 1364
; RV32IM-NEXT:    and a0, a0, a1
; RV32IM-NEXT:    and a2, a2, a3
; RV32IM-NEXT:    slli a0, a0, 1
; RV32IM-NEXT:    or a0, a2, a0
; RV32IM-NEXT:    srli a0, a0, 1
; RV32IM-NEXT:    lw s0, 28(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s1, 24(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s2, 20(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s3, 16(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s4, 12(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s5, 8(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    addi sp, sp, 32
; RV32IM-NEXT:    ret
;
; RV64IM-LABEL: clmulh_i32:
; RV64IM:       # %bb.0:
; RV64IM-NEXT:    addi sp, sp, -16
; RV64IM-NEXT:    sd s0, 8(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    slli a0, a0, 32
; RV64IM-NEXT:    andi a2, a1, 2
; RV64IM-NEXT:    srli a0, a0, 32
; RV64IM-NEXT:    andi a3, a1, 1
; RV64IM-NEXT:    mul a2, a0, a2
; RV64IM-NEXT:    mul a3, a0, a3
; RV64IM-NEXT:    andi a4, a1, 4
; RV64IM-NEXT:    mul a4, a0, a4
; RV64IM-NEXT:    andi a5, a1, 8
; RV64IM-NEXT:    mul a5, a0, a5
; RV64IM-NEXT:    andi a6, a1, 16
; RV64IM-NEXT:    mul a6, a0, a6
; RV64IM-NEXT:    andi a7, a1, 32
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    andi t0, a1, 64
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    xor a2, a3, a2
; RV64IM-NEXT:    xor a4, a4, a5
; RV64IM-NEXT:    xor a3, a6, a7
; RV64IM-NEXT:    xor a2, a2, a4
; RV64IM-NEXT:    xor a3, a3, t0
; RV64IM-NEXT:    andi a4, a1, 128
; RV64IM-NEXT:    xor a2, a2, a3
; RV64IM-NEXT:    mul a3, a0, a4
; RV64IM-NEXT:    andi a4, a1, 256
; RV64IM-NEXT:    andi a5, a1, 512
; RV64IM-NEXT:    mul a4, a0, a4
; RV64IM-NEXT:    mul a5, a0, a5
; RV64IM-NEXT:    andi a6, a1, 1024
; RV64IM-NEXT:    li a7, 1
; RV64IM-NEXT:    mul a6, a0, a6
; RV64IM-NEXT:    slli a7, a7, 11
; RV64IM-NEXT:    and a7, a1, a7
; RV64IM-NEXT:    lui t0, 1
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    and t0, a1, t0
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    lui t1, 2
; RV64IM-NEXT:    and t1, a1, t1
; RV64IM-NEXT:    lui t2, 4
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    and t2, a1, t2
; RV64IM-NEXT:    mul t2, a0, t2
; RV64IM-NEXT:    lui t3, 8
; RV64IM-NEXT:    and t3, a1, t3
; RV64IM-NEXT:    lui t4, 16
; RV64IM-NEXT:    mul t3, a0, t3
; RV64IM-NEXT:    and t4, a1, t4
; RV64IM-NEXT:    mul t4, a0, t4
; RV64IM-NEXT:    lui t5, 32
; RV64IM-NEXT:    and t5, a1, t5
; RV64IM-NEXT:    lui t6, 64
; RV64IM-NEXT:    mul t5, a0, t5
; RV64IM-NEXT:    and t6, a1, t6
; RV64IM-NEXT:    xor a3, a3, a4
; RV64IM-NEXT:    mul a4, a0, t6
; RV64IM-NEXT:    xor a3, a3, a5
; RV64IM-NEXT:    xor a5, a7, t0
; RV64IM-NEXT:    xor a3, a3, a6
; RV64IM-NEXT:    xor a5, a5, t1
; RV64IM-NEXT:    xor a2, a2, a3
; RV64IM-NEXT:    xor a3, a5, t2
; RV64IM-NEXT:    xor a2, a2, a3
; RV64IM-NEXT:    xor a3, t3, t4
; RV64IM-NEXT:    xor a3, a3, t5
; RV64IM-NEXT:    lui a5, 128
; RV64IM-NEXT:    xor a3, a3, a4
; RV64IM-NEXT:    and a5, a1, a5
; RV64IM-NEXT:    mul a4, a0, a5
; RV64IM-NEXT:    lui a5, 256
; RV64IM-NEXT:    and a5, a1, a5
; RV64IM-NEXT:    lui a6, 512
; RV64IM-NEXT:    mul a5, a0, a5
; RV64IM-NEXT:    and a6, a1, a6
; RV64IM-NEXT:    mul a6, a0, a6
; RV64IM-NEXT:    lui a7, 1024
; RV64IM-NEXT:    and a7, a1, a7
; RV64IM-NEXT:    lui t0, 2048
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    and t0, a1, t0
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    lui t1, 4096
; RV64IM-NEXT:    and t1, a1, t1
; RV64IM-NEXT:    lui t2, 8192
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    and t2, a1, t2
; RV64IM-NEXT:    mul t2, a0, t2
; RV64IM-NEXT:    lui t3, 16384
; RV64IM-NEXT:    and t3, a1, t3
; RV64IM-NEXT:    lui t4, 32768
; RV64IM-NEXT:    mul t3, a0, t3
; RV64IM-NEXT:    and t4, a1, t4
; RV64IM-NEXT:    mul t4, a0, t4
; RV64IM-NEXT:    lui t5, 65536
; RV64IM-NEXT:    and t5, a1, t5
; RV64IM-NEXT:    lui t6, 131072
; RV64IM-NEXT:    mul t5, a0, t5
; RV64IM-NEXT:    and t6, a1, t6
; RV64IM-NEXT:    mul t6, a0, t6
; RV64IM-NEXT:    lui s0, 262144
; RV64IM-NEXT:    and s0, a1, s0
; RV64IM-NEXT:    srliw a1, a1, 31
; RV64IM-NEXT:    mul s0, a0, s0
; RV64IM-NEXT:    slli a1, a1, 31
; RV64IM-NEXT:    xor a6, a6, a7
; RV64IM-NEXT:    mul a0, a0, a1
; RV64IM-NEXT:    xor a3, a3, a4
; RV64IM-NEXT:    xor a1, a6, t0
; RV64IM-NEXT:    xor a3, a3, a5
; RV64IM-NEXT:    xor a1, a1, t1
; RV64IM-NEXT:    xor a2, a2, a3
; RV64IM-NEXT:    xor a1, a1, t2
; RV64IM-NEXT:    xor a1, a1, t3
; RV64IM-NEXT:    xor a3, t5, t6
; RV64IM-NEXT:    xor a1, a1, t4
; RV64IM-NEXT:    xor a3, a3, s0
; RV64IM-NEXT:    xor a1, a2, a1
; RV64IM-NEXT:    xor a0, a3, a0
; RV64IM-NEXT:    xor a0, a1, a0
; RV64IM-NEXT:    srli a0, a0, 32
; RV64IM-NEXT:    ld s0, 8(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    addi sp, sp, 16
; RV64IM-NEXT:    ret
  %a.ext = zext i32 %a to i64
  %b.ext = zext i32 %b to i64
  %clmul = call i64 @llvm.clmul.i64(i64 %a.ext, i64 %b.ext)
  %res.ext = lshr i64 %clmul, 32
  %res = trunc i64 %res.ext to i32
  ret i32 %res
}

declare i8 @use(i8, i1)

define void @commutative_clmul_i8(i8 %x, i8 %y, ptr %p0, ptr %p1) nounwind {
; RV32IM-LABEL: commutative_clmul_i8:
; RV32IM:       # %bb.0:
; RV32IM-NEXT:    andi a4, a1, 2
; RV32IM-NEXT:    mul a4, a0, a4
; RV32IM-NEXT:    andi a5, a1, 1
; RV32IM-NEXT:    mul a5, a0, a5
; RV32IM-NEXT:    andi a6, a1, 4
; RV32IM-NEXT:    mul a6, a0, a6
; RV32IM-NEXT:    andi a7, a1, 8
; RV32IM-NEXT:    mul a7, a0, a7
; RV32IM-NEXT:    andi t0, a1, 16
; RV32IM-NEXT:    mul t0, a0, t0
; RV32IM-NEXT:    andi t1, a1, 32
; RV32IM-NEXT:    mul t1, a0, t1
; RV32IM-NEXT:    andi t2, a1, 64
; RV32IM-NEXT:    mul t2, a0, t2
; RV32IM-NEXT:    andi a1, a1, -128
; RV32IM-NEXT:    mul a0, a0, a1
; RV32IM-NEXT:    xor a4, a5, a4
; RV32IM-NEXT:    xor a1, a6, a7
; RV32IM-NEXT:    xor a5, t0, t1
; RV32IM-NEXT:    xor a1, a4, a1
; RV32IM-NEXT:    xor a4, a5, t2
; RV32IM-NEXT:    xor a1, a1, a4
; RV32IM-NEXT:    xor a0, a1, a0
; RV32IM-NEXT:    sb a0, 0(a2)
; RV32IM-NEXT:    sb a0, 0(a3)
; RV32IM-NEXT:    ret
;
; RV64IM-LABEL: commutative_clmul_i8:
; RV64IM:       # %bb.0:
; RV64IM-NEXT:    andi a4, a1, 2
; RV64IM-NEXT:    mul a4, a0, a4
; RV64IM-NEXT:    andi a5, a1, 1
; RV64IM-NEXT:    mul a5, a0, a5
; RV64IM-NEXT:    andi a6, a1, 4
; RV64IM-NEXT:    mul a6, a0, a6
; RV64IM-NEXT:    andi a7, a1, 8
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    andi t0, a1, 16
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    andi t1, a1, 32
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    andi t2, a1, 64
; RV64IM-NEXT:    mul t2, a0, t2
; RV64IM-NEXT:    andi a1, a1, -128
; RV64IM-NEXT:    mul a0, a0, a1
; RV64IM-NEXT:    xor a4, a5, a4
; RV64IM-NEXT:    xor a1, t0, t1
; RV64IM-NEXT:    xor a5, a6, a7
; RV64IM-NEXT:    xor a1, a1, t2
; RV64IM-NEXT:    xor a4, a4, a5
; RV64IM-NEXT:    xor a0, a1, a0
; RV64IM-NEXT:    xor a0, a4, a0
; RV64IM-NEXT:    sb a0, 0(a2)
; RV64IM-NEXT:    sb a0, 0(a3)
; RV64IM-NEXT:    ret
  %xy = call i8 @llvm.clmul.i8(i8 %x, i8 %y)
  %yx = call i8 @llvm.clmul.i8(i8 %y, i8 %x)
  store i8 %xy, ptr %p0
  store i8 %yx, ptr %p1
  ret void
}

define void @commutative_clmulh_i8(i8 %x, i8 %y, ptr %p0, ptr %p1) {
; RV32IM-LABEL: commutative_clmulh_i8:
; RV32IM:       # %bb.0:
; RV32IM-NEXT:    zext.b a1, a1
; RV32IM-NEXT:    andi a4, a0, 2
; RV32IM-NEXT:    mul a4, a1, a4
; RV32IM-NEXT:    andi a5, a0, 1
; RV32IM-NEXT:    mul a5, a1, a5
; RV32IM-NEXT:    andi a6, a0, 4
; RV32IM-NEXT:    mul a6, a1, a6
; RV32IM-NEXT:    andi a7, a0, 8
; RV32IM-NEXT:    mul a7, a1, a7
; RV32IM-NEXT:    andi t0, a0, 16
; RV32IM-NEXT:    mul t0, a1, t0
; RV32IM-NEXT:    andi t1, a0, 32
; RV32IM-NEXT:    mul t1, a1, t1
; RV32IM-NEXT:    andi t2, a0, 64
; RV32IM-NEXT:    mul t2, a1, t2
; RV32IM-NEXT:    andi a0, a0, 128
; RV32IM-NEXT:    mul a0, a1, a0
; RV32IM-NEXT:    xor a4, a5, a4
; RV32IM-NEXT:    xor a1, a6, a7
; RV32IM-NEXT:    xor a5, t0, t1
; RV32IM-NEXT:    xor a1, a4, a1
; RV32IM-NEXT:    xor a4, a5, t2
; RV32IM-NEXT:    xor a1, a1, a4
; RV32IM-NEXT:    xor a0, a1, a0
; RV32IM-NEXT:    srli a0, a0, 8
; RV32IM-NEXT:    sb a0, 0(a2)
; RV32IM-NEXT:    sb a0, 0(a3)
; RV32IM-NEXT:    ret
;
; RV64IM-LABEL: commutative_clmulh_i8:
; RV64IM:       # %bb.0:
; RV64IM-NEXT:    zext.b a1, a1
; RV64IM-NEXT:    andi a4, a0, 2
; RV64IM-NEXT:    mul a4, a1, a4
; RV64IM-NEXT:    andi a5, a0, 1
; RV64IM-NEXT:    mul a5, a1, a5
; RV64IM-NEXT:    andi a6, a0, 4
; RV64IM-NEXT:    mul a6, a1, a6
; RV64IM-NEXT:    andi a7, a0, 8
; RV64IM-NEXT:    mul a7, a1, a7
; RV64IM-NEXT:    andi t0, a0, 16
; RV64IM-NEXT:    mul t0, a1, t0
; RV64IM-NEXT:    andi t1, a0, 32
; RV64IM-NEXT:    mul t1, a1, t1
; RV64IM-NEXT:    andi t2, a0, 64
; RV64IM-NEXT:    mul t2, a1, t2
; RV64IM-NEXT:    andi a0, a0, 128
; RV64IM-NEXT:    mul a0, a1, a0
; RV64IM-NEXT:    xor a4, a5, a4
; RV64IM-NEXT:    xor a1, t0, t1
; RV64IM-NEXT:    xor a5, a6, a7
; RV64IM-NEXT:    xor a1, a1, t2
; RV64IM-NEXT:    xor a4, a4, a5
; RV64IM-NEXT:    xor a0, a1, a0
; RV64IM-NEXT:    xor a0, a4, a0
; RV64IM-NEXT:    srli a0, a0, 8
; RV64IM-NEXT:    sb a0, 0(a2)
; RV64IM-NEXT:    sb a0, 0(a3)
; RV64IM-NEXT:    ret
  %x.ext = zext i8 %x to i16
  %y.ext = zext i8 %y to i16
  %clmul_xy = call i16 @llvm.clmul.i16(i16 %x.ext, i16 %y.ext)
  %clmul_yx = call i16 @llvm.clmul.i16(i16 %y.ext, i16 %x.ext)
  %clmul_xy_lshr = lshr i16 %clmul_xy, 8
  %clmul_yx_lshr = lshr i16 %clmul_yx, 8
  %clmulh_xy = trunc i16 %clmul_xy_lshr to i8
  %clmulh_yx = trunc i16 %clmul_yx_lshr to i8
  store i8 %clmulh_xy, ptr %p0
  store i8 %clmulh_yx, ptr %p1
  ret void
}

define void @commutative_clmulr_i8(i8 %x, i8 %y, ptr %p0, ptr %p1) nounwind {
; RV32IM-LABEL: commutative_clmulr_i8:
; RV32IM:       # %bb.0:
; RV32IM-NEXT:    zext.b a1, a1
; RV32IM-NEXT:    andi a4, a0, 2
; RV32IM-NEXT:    mul a4, a1, a4
; RV32IM-NEXT:    andi a5, a0, 1
; RV32IM-NEXT:    mul a5, a1, a5
; RV32IM-NEXT:    andi a6, a0, 4
; RV32IM-NEXT:    mul a6, a1, a6
; RV32IM-NEXT:    andi a7, a0, 8
; RV32IM-NEXT:    mul a7, a1, a7
; RV32IM-NEXT:    andi t0, a0, 16
; RV32IM-NEXT:    mul t0, a1, t0
; RV32IM-NEXT:    andi t1, a0, 32
; RV32IM-NEXT:    mul t1, a1, t1
; RV32IM-NEXT:    andi t2, a0, 64
; RV32IM-NEXT:    mul t2, a1, t2
; RV32IM-NEXT:    andi a0, a0, 128
; RV32IM-NEXT:    mul a0, a1, a0
; RV32IM-NEXT:    xor a4, a5, a4
; RV32IM-NEXT:    xor a1, a6, a7
; RV32IM-NEXT:    xor a5, t0, t1
; RV32IM-NEXT:    xor a1, a4, a1
; RV32IM-NEXT:    xor a4, a5, t2
; RV32IM-NEXT:    xor a1, a1, a4
; RV32IM-NEXT:    xor a0, a1, a0
; RV32IM-NEXT:    srli a0, a0, 7
; RV32IM-NEXT:    sb a0, 0(a2)
; RV32IM-NEXT:    sb a0, 0(a3)
; RV32IM-NEXT:    ret
;
; RV64IM-LABEL: commutative_clmulr_i8:
; RV64IM:       # %bb.0:
; RV64IM-NEXT:    zext.b a1, a1
; RV64IM-NEXT:    andi a4, a0, 2
; RV64IM-NEXT:    mul a4, a1, a4
; RV64IM-NEXT:    andi a5, a0, 1
; RV64IM-NEXT:    mul a5, a1, a5
; RV64IM-NEXT:    andi a6, a0, 4
; RV64IM-NEXT:    mul a6, a1, a6
; RV64IM-NEXT:    andi a7, a0, 8
; RV64IM-NEXT:    mul a7, a1, a7
; RV64IM-NEXT:    andi t0, a0, 16
; RV64IM-NEXT:    mul t0, a1, t0
; RV64IM-NEXT:    andi t1, a0, 32
; RV64IM-NEXT:    mul t1, a1, t1
; RV64IM-NEXT:    andi t2, a0, 64
; RV64IM-NEXT:    mul t2, a1, t2
; RV64IM-NEXT:    andi a0, a0, 128
; RV64IM-NEXT:    mul a0, a1, a0
; RV64IM-NEXT:    xor a4, a5, a4
; RV64IM-NEXT:    xor a1, t0, t1
; RV64IM-NEXT:    xor a5, a6, a7
; RV64IM-NEXT:    xor a1, a1, t2
; RV64IM-NEXT:    xor a4, a4, a5
; RV64IM-NEXT:    xor a0, a1, a0
; RV64IM-NEXT:    xor a0, a4, a0
; RV64IM-NEXT:    srli a0, a0, 7
; RV64IM-NEXT:    sb a0, 0(a2)
; RV64IM-NEXT:    sb a0, 0(a3)
; RV64IM-NEXT:    ret
  %x.ext = zext i8 %x to i16
  %y.ext = zext i8 %y to i16
  %clmul_xy = call i16 @llvm.clmul.i16(i16 %x.ext, i16 %y.ext)
  %clmul_yx = call i16 @llvm.clmul.i16(i16 %y.ext, i16 %x.ext)
  %clmul_xy_lshr = lshr i16 %clmul_xy, 7
  %clmul_yx_lshr = lshr i16 %clmul_yx, 7
  %clmulh_xy = trunc i16 %clmul_xy_lshr to i8
  %clmulh_yx = trunc i16 %clmul_yx_lshr to i8
  store i8 %clmulh_xy, ptr %p0
  store i8 %clmulh_yx, ptr %p1
  ret void
}

define void @mul_use_commutative_clmul_i8(i8 %x, i8 %y, ptr %p0, ptr %p1) nounwind {
; RV32IM-LABEL: mul_use_commutative_clmul_i8:
; RV32IM:       # %bb.0:
; RV32IM-NEXT:    addi sp, sp, -16
; RV32IM-NEXT:    sw ra, 12(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s0, 8(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s1, 4(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mv s0, a3
; RV32IM-NEXT:    andi a3, a1, 2
; RV32IM-NEXT:    mul a3, a0, a3
; RV32IM-NEXT:    andi a4, a1, 1
; RV32IM-NEXT:    mul a4, a0, a4
; RV32IM-NEXT:    andi a5, a1, 4
; RV32IM-NEXT:    mul a5, a0, a5
; RV32IM-NEXT:    andi a6, a1, 8
; RV32IM-NEXT:    mul a6, a0, a6
; RV32IM-NEXT:    andi a7, a1, 16
; RV32IM-NEXT:    mul a7, a0, a7
; RV32IM-NEXT:    andi t0, a1, 32
; RV32IM-NEXT:    mul t0, a0, t0
; RV32IM-NEXT:    andi t1, a1, 64
; RV32IM-NEXT:    mul t1, a0, t1
; RV32IM-NEXT:    andi a1, a1, -128
; RV32IM-NEXT:    mul a0, a0, a1
; RV32IM-NEXT:    xor a3, a4, a3
; RV32IM-NEXT:    xor a1, a5, a6
; RV32IM-NEXT:    xor a4, a7, t0
; RV32IM-NEXT:    xor a1, a3, a1
; RV32IM-NEXT:    xor a3, a4, t1
; RV32IM-NEXT:    xor a1, a1, a3
; RV32IM-NEXT:    xor s1, a1, a0
; RV32IM-NEXT:    sb s1, 0(a2)
; RV32IM-NEXT:    mv a0, s1
; RV32IM-NEXT:    call use
; RV32IM-NEXT:    sb s1, 0(s0)
; RV32IM-NEXT:    lw ra, 12(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s0, 8(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s1, 4(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    addi sp, sp, 16
; RV32IM-NEXT:    ret
;
; RV64IM-LABEL: mul_use_commutative_clmul_i8:
; RV64IM:       # %bb.0:
; RV64IM-NEXT:    addi sp, sp, -32
; RV64IM-NEXT:    sd ra, 24(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s0, 16(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s1, 8(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mv s0, a3
; RV64IM-NEXT:    andi a3, a1, 2
; RV64IM-NEXT:    mul a3, a0, a3
; RV64IM-NEXT:    andi a4, a1, 1
; RV64IM-NEXT:    mul a4, a0, a4
; RV64IM-NEXT:    andi a5, a1, 4
; RV64IM-NEXT:    mul a5, a0, a5
; RV64IM-NEXT:    andi a6, a1, 8
; RV64IM-NEXT:    mul a6, a0, a6
; RV64IM-NEXT:    andi a7, a1, 16
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    andi t0, a1, 32
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    andi t1, a1, 64
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    andi a1, a1, -128
; RV64IM-NEXT:    mul a0, a0, a1
; RV64IM-NEXT:    xor a3, a4, a3
; RV64IM-NEXT:    xor a1, a5, a6
; RV64IM-NEXT:    xor a4, a7, t0
; RV64IM-NEXT:    xor a1, a3, a1
; RV64IM-NEXT:    xor a3, a4, t1
; RV64IM-NEXT:    xor a1, a1, a3
; RV64IM-NEXT:    xor s1, a1, a0
; RV64IM-NEXT:    sb s1, 0(a2)
; RV64IM-NEXT:    mv a0, s1
; RV64IM-NEXT:    call use
; RV64IM-NEXT:    sb s1, 0(s0)
; RV64IM-NEXT:    ld ra, 24(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s0, 16(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s1, 8(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    addi sp, sp, 32
; RV64IM-NEXT:    ret
  %xy = call i8 @llvm.clmul.i8(i8 %x, i8 %y)
  %yx = call i8 @llvm.clmul.i8(i8 %y, i8 %x)
  store i8 %xy, ptr %p0
  call void @use(i8 %xy)
  store i8 %yx, ptr %p1
  ret void
}

define void @neg_commutative_clmul_i8(i8 %x, i8 %y, ptr %p0, ptr %p1) nounwind {
; RV32IM-LABEL: neg_commutative_clmul_i8:
; RV32IM:       # %bb.0:
; RV32IM-NEXT:    andi a4, a1, 2
; RV32IM-NEXT:    mul a4, a0, a4
; RV32IM-NEXT:    andi a5, a1, 1
; RV32IM-NEXT:    mul a5, a0, a5
; RV32IM-NEXT:    andi a6, a1, 4
; RV32IM-NEXT:    mul a6, a0, a6
; RV32IM-NEXT:    andi a7, a1, 8
; RV32IM-NEXT:    mul a7, a0, a7
; RV32IM-NEXT:    andi t0, a1, 16
; RV32IM-NEXT:    mul t0, a0, t0
; RV32IM-NEXT:    andi t1, a1, 32
; RV32IM-NEXT:    mul t1, a0, t1
; RV32IM-NEXT:    andi t2, a1, 64
; RV32IM-NEXT:    mul t2, a0, t2
; RV32IM-NEXT:    andi a1, a1, -128
; RV32IM-NEXT:    mul a0, a0, a1
; RV32IM-NEXT:    xor a4, a5, a4
; RV32IM-NEXT:    xor a1, a6, a7
; RV32IM-NEXT:    xor a5, t0, t1
; RV32IM-NEXT:    xor a1, a4, a1
; RV32IM-NEXT:    xor a4, a5, t2
; RV32IM-NEXT:    xor a1, a1, a4
; RV32IM-NEXT:    xor a0, a1, a0
; RV32IM-NEXT:    sb a0, 0(a2)
; RV32IM-NEXT:    sb a0, 0(a3)
; RV32IM-NEXT:    ret
;
; RV64IM-LABEL: neg_commutative_clmul_i8:
; RV64IM:       # %bb.0:
; RV64IM-NEXT:    andi a4, a1, 2
; RV64IM-NEXT:    mul a4, a0, a4
; RV64IM-NEXT:    andi a5, a1, 1
; RV64IM-NEXT:    mul a5, a0, a5
; RV64IM-NEXT:    andi a6, a1, 4
; RV64IM-NEXT:    mul a6, a0, a6
; RV64IM-NEXT:    andi a7, a1, 8
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    andi t0, a1, 16
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    andi t1, a1, 32
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    andi t2, a1, 64
; RV64IM-NEXT:    mul t2, a0, t2
; RV64IM-NEXT:    andi a1, a1, -128
; RV64IM-NEXT:    mul a0, a0, a1
; RV64IM-NEXT:    xor a4, a5, a4
; RV64IM-NEXT:    xor a1, t0, t1
; RV64IM-NEXT:    xor a5, a6, a7
; RV64IM-NEXT:    xor a1, a1, t2
; RV64IM-NEXT:    xor a4, a4, a5
; RV64IM-NEXT:    xor a0, a1, a0
; RV64IM-NEXT:    xor a0, a4, a0
; RV64IM-NEXT:    sb a0, 0(a2)
; RV64IM-NEXT:    sb a0, 0(a3)
; RV64IM-NEXT:    ret
  %xy = call i8 @llvm.clmul.i8(i8 %x, i8 %y)
  store i8 %xy, ptr %p0
  store i8 %xy, ptr %p1
  ret void
}

declare void @vector_use(<2 x i64>)

define void @commutative_clmul_v2i64(<2 x i64> %x, <2 x i64> %y, ptr %p0, ptr %p1) nounwind {
; RV32IM-LABEL: commutative_clmul_v2i64:
; RV32IM:       # %bb.0:
; RV32IM-NEXT:    addi sp, sp, -352
; RV32IM-NEXT:    sw ra, 348(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s0, 344(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s1, 340(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s2, 336(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s3, 332(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s4, 328(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s5, 324(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s6, 320(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s7, 316(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s8, 312(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s9, 308(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s10, 304(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s11, 300(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw a3, 292(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw a2, 288(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mv a6, a1
; RV32IM-NEXT:    lw a5, 0(a0)
; RV32IM-NEXT:    lw a1, 4(a0)
; RV32IM-NEXT:    lw a4, 8(a0)
; RV32IM-NEXT:    lw a0, 12(a0)
; RV32IM-NEXT:    sw a0, 272(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui a2, 16
; RV32IM-NEXT:    lw a0, 0(a6)
; RV32IM-NEXT:    addi s0, a2, -256
; RV32IM-NEXT:    lui a7, 16
; RV32IM-NEXT:    srli a2, a5, 8
; RV32IM-NEXT:    srli a3, a5, 24
; RV32IM-NEXT:    and a2, a2, s0
; RV32IM-NEXT:    and t0, a5, s0
; RV32IM-NEXT:    slli t0, t0, 8
; RV32IM-NEXT:    slli t1, a5, 24
; RV32IM-NEXT:    or a2, a2, a3
; RV32IM-NEXT:    or a3, t1, t0
; RV32IM-NEXT:    or a2, a3, a2
; RV32IM-NEXT:    lui a3, 61681
; RV32IM-NEXT:    srli t0, a2, 4
; RV32IM-NEXT:    addi t2, a3, -241
; RV32IM-NEXT:    and a3, t0, t2
; RV32IM-NEXT:    and a2, a2, t2
; RV32IM-NEXT:    slli a2, a2, 4
; RV32IM-NEXT:    lui t0, 209715
; RV32IM-NEXT:    or a2, a3, a2
; RV32IM-NEXT:    addi t3, t0, 819
; RV32IM-NEXT:    srli a3, a2, 2
; RV32IM-NEXT:    and a2, a2, t3
; RV32IM-NEXT:    and t4, a3, t3
; RV32IM-NEXT:    slli t5, a2, 2
; RV32IM-NEXT:    lw a3, 4(a6)
; RV32IM-NEXT:    lw t0, 8(a6)
; RV32IM-NEXT:    lw a2, 12(a6)
; RV32IM-NEXT:    sw a2, 284(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    or t4, t4, t5
; RV32IM-NEXT:    srli t5, t4, 1
; RV32IM-NEXT:    srli a6, a0, 8
; RV32IM-NEXT:    lui t1, 349525
; RV32IM-NEXT:    sw s0, 296(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    and a6, a6, s0
; RV32IM-NEXT:    srli t6, a0, 24
; RV32IM-NEXT:    and s0, a0, s0
; RV32IM-NEXT:    slli s0, s0, 8
; RV32IM-NEXT:    slli s1, a0, 24
; RV32IM-NEXT:    or t6, a6, t6
; RV32IM-NEXT:    or s0, s1, s0
; RV32IM-NEXT:    addi t1, t1, 1365
; RV32IM-NEXT:    or t6, s0, t6
; RV32IM-NEXT:    srli s0, t6, 4
; RV32IM-NEXT:    and t6, t6, t2
; RV32IM-NEXT:    and s0, s0, t2
; RV32IM-NEXT:    slli t6, t6, 4
; RV32IM-NEXT:    and s1, t5, t1
; RV32IM-NEXT:    or t5, s0, t6
; RV32IM-NEXT:    srli t6, t5, 2
; RV32IM-NEXT:    and t5, t5, t3
; RV32IM-NEXT:    and t6, t6, t3
; RV32IM-NEXT:    slli t5, t5, 2
; RV32IM-NEXT:    and t4, t4, t1
; RV32IM-NEXT:    or t5, t6, t5
; RV32IM-NEXT:    srli t6, t5, 1
; RV32IM-NEXT:    and t5, t5, t1
; RV32IM-NEXT:    and t6, t6, t1
; RV32IM-NEXT:    slli t5, t5, 1
; RV32IM-NEXT:    slli t4, t4, 1
; RV32IM-NEXT:    or t5, t6, t5
; RV32IM-NEXT:    or t4, s1, t4
; RV32IM-NEXT:    andi t6, t5, 2
; RV32IM-NEXT:    mul t6, t4, t6
; RV32IM-NEXT:    andi s0, t5, 1
; RV32IM-NEXT:    mul s0, t4, s0
; RV32IM-NEXT:    andi s1, t5, 4
; RV32IM-NEXT:    mul s1, t4, s1
; RV32IM-NEXT:    andi s2, t5, 8
; RV32IM-NEXT:    mul s2, t4, s2
; RV32IM-NEXT:    andi s3, t5, 16
; RV32IM-NEXT:    mul s3, t4, s3
; RV32IM-NEXT:    andi s4, t5, 32
; RV32IM-NEXT:    mul s4, t4, s4
; RV32IM-NEXT:    andi s5, t5, 64
; RV32IM-NEXT:    mul s5, t4, s5
; RV32IM-NEXT:    xor t6, s0, t6
; RV32IM-NEXT:    xor s0, s1, s2
; RV32IM-NEXT:    xor t6, t6, s0
; RV32IM-NEXT:    xor s0, s3, s4
; RV32IM-NEXT:    andi s1, t5, 128
; RV32IM-NEXT:    xor s2, s0, s5
; RV32IM-NEXT:    mul s1, t4, s1
; RV32IM-NEXT:    andi s0, t5, 256
; RV32IM-NEXT:    andi s3, t5, 512
; RV32IM-NEXT:    mul s4, t4, s0
; RV32IM-NEXT:    mul s3, t4, s3
; RV32IM-NEXT:    andi s0, t5, 1024
; RV32IM-NEXT:    li s5, 1
; RV32IM-NEXT:    mul s6, t4, s0
; RV32IM-NEXT:    slli a6, s5, 11
; RV32IM-NEXT:    and s5, t5, a6
; RV32IM-NEXT:    lui a2, 2
; RV32IM-NEXT:    mul s5, t4, s5
; RV32IM-NEXT:    and s7, t5, a2
; RV32IM-NEXT:    mul s7, t4, s7
; RV32IM-NEXT:    lui a2, 4
; RV32IM-NEXT:    and s8, t5, a2
; RV32IM-NEXT:    lui a2, 8
; RV32IM-NEXT:    mul s8, t4, s8
; RV32IM-NEXT:    and s9, t5, a2
; RV32IM-NEXT:    mul s9, t4, s9
; RV32IM-NEXT:    lui a2, 32
; RV32IM-NEXT:    and s10, t5, a7
; RV32IM-NEXT:    and s11, t5, a2
; RV32IM-NEXT:    mul s10, t4, s10
; RV32IM-NEXT:    mul s11, t4, s11
; RV32IM-NEXT:    lui a7, 1
; RV32IM-NEXT:    lui a2, 64
; RV32IM-NEXT:    and ra, t5, a7
; RV32IM-NEXT:    and a2, t5, a2
; RV32IM-NEXT:    mul s0, t4, ra
; RV32IM-NEXT:    mul a2, t4, a2
; RV32IM-NEXT:    xor t6, t6, s2
; RV32IM-NEXT:    xor t6, t6, s1
; RV32IM-NEXT:    xor s1, s7, s8
; RV32IM-NEXT:    xor s2, s4, s3
; RV32IM-NEXT:    xor s1, s1, s9
; RV32IM-NEXT:    xor s2, s2, s6
; RV32IM-NEXT:    xor s1, s1, s10
; RV32IM-NEXT:    xor s2, s2, s5
; RV32IM-NEXT:    xor s1, s1, s11
; RV32IM-NEXT:    xor s0, s2, s0
; RV32IM-NEXT:    xor a2, s1, a2
; RV32IM-NEXT:    xor s1, t6, s0
; RV32IM-NEXT:    lui a7, 128
; RV32IM-NEXT:    xor s1, s1, a2
; RV32IM-NEXT:    and a2, t5, a7
; RV32IM-NEXT:    mul s2, t4, a2
; RV32IM-NEXT:    lui a2, 256
; RV32IM-NEXT:    and a2, t5, a2
; RV32IM-NEXT:    lui a7, 512
; RV32IM-NEXT:    mul a2, t4, a2
; RV32IM-NEXT:    and s0, t5, a7
; RV32IM-NEXT:    mul s0, t4, s0
; RV32IM-NEXT:    lui a7, 1024
; RV32IM-NEXT:    and s3, t5, a7
; RV32IM-NEXT:    lui a7, 2048
; RV32IM-NEXT:    mul s3, t4, s3
; RV32IM-NEXT:    and s4, t5, a7
; RV32IM-NEXT:    lui ra, 2048
; RV32IM-NEXT:    mul s4, t4, s4
; RV32IM-NEXT:    lui a7, 4096
; RV32IM-NEXT:    and s5, t5, a7
; RV32IM-NEXT:    lui a7, 8192
; RV32IM-NEXT:    mul s5, t4, s5
; RV32IM-NEXT:    and s6, t5, a7
; RV32IM-NEXT:    mul s6, t4, s6
; RV32IM-NEXT:    lui a7, 16384
; RV32IM-NEXT:    and s7, t5, a7
; RV32IM-NEXT:    lui a7, 32768
; RV32IM-NEXT:    mul s7, t4, s7
; RV32IM-NEXT:    and s8, t5, a7
; RV32IM-NEXT:    mul s8, t4, s8
; RV32IM-NEXT:    lui a7, 65536
; RV32IM-NEXT:    and s9, t5, a7
; RV32IM-NEXT:    lui a7, 131072
; RV32IM-NEXT:    mul s9, t4, s9
; RV32IM-NEXT:    and s10, t5, a7
; RV32IM-NEXT:    mul s10, t4, s10
; RV32IM-NEXT:    lui a7, 262144
; RV32IM-NEXT:    and s11, t5, a7
; RV32IM-NEXT:    lui a7, 524288
; RV32IM-NEXT:    mul s11, t4, s11
; RV32IM-NEXT:    and t5, t5, a7
; RV32IM-NEXT:    xor s5, s5, s6
; RV32IM-NEXT:    mul t4, t4, t5
; RV32IM-NEXT:    xor a2, s2, a2
; RV32IM-NEXT:    xor t5, s5, s7
; RV32IM-NEXT:    xor a2, a2, s0
; RV32IM-NEXT:    xor t5, t5, s8
; RV32IM-NEXT:    xor a2, a2, s3
; RV32IM-NEXT:    xor t5, t5, s9
; RV32IM-NEXT:    xor a2, a2, s4
; RV32IM-NEXT:    xor t5, t5, s10
; RV32IM-NEXT:    xor a2, s1, a2
; RV32IM-NEXT:    xor t5, t5, s11
; RV32IM-NEXT:    xor t4, t5, t4
; RV32IM-NEXT:    lw a7, 296(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    and t5, a2, a7
; RV32IM-NEXT:    slli t6, t6, 24
; RV32IM-NEXT:    slli t5, t5, 8
; RV32IM-NEXT:    xor t4, a2, t4
; RV32IM-NEXT:    srli a2, a2, 8
; RV32IM-NEXT:    and a2, a2, a7
; RV32IM-NEXT:    srli t4, t4, 24
; RV32IM-NEXT:    or t5, t6, t5
; RV32IM-NEXT:    or a2, a2, t4
; RV32IM-NEXT:    andi a7, a0, 2
; RV32IM-NEXT:    sw a7, 280(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    andi t6, a0, 1
; RV32IM-NEXT:    sw t6, 276(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t4, a1, a7
; RV32IM-NEXT:    mul t6, a1, t6
; RV32IM-NEXT:    andi a7, a0, 4
; RV32IM-NEXT:    sw a7, 268(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    andi s1, a0, 8
; RV32IM-NEXT:    sw s1, 264(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s0, a1, a7
; RV32IM-NEXT:    mul s1, a1, s1
; RV32IM-NEXT:    or a2, t5, a2
; RV32IM-NEXT:    srli t5, a2, 4
; RV32IM-NEXT:    and a2, a2, t2
; RV32IM-NEXT:    and t5, t5, t2
; RV32IM-NEXT:    slli a2, a2, 4
; RV32IM-NEXT:    or a2, t5, a2
; RV32IM-NEXT:    xor t5, t6, t4
; RV32IM-NEXT:    srli t4, a2, 2
; RV32IM-NEXT:    xor s0, s0, s1
; RV32IM-NEXT:    and t4, t4, t3
; RV32IM-NEXT:    and a2, a2, t3
; RV32IM-NEXT:    andi a7, a0, 16
; RV32IM-NEXT:    sw a7, 252(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t6, a1, a7
; RV32IM-NEXT:    andi a7, a0, 32
; RV32IM-NEXT:    sw a7, 248(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s1, a1, a7
; RV32IM-NEXT:    andi a7, a0, 64
; RV32IM-NEXT:    sw a7, 260(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s2, a1, a7
; RV32IM-NEXT:    andi a7, a0, 128
; RV32IM-NEXT:    sw a7, 244(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s3, a1, a7
; RV32IM-NEXT:    andi a7, a0, 256
; RV32IM-NEXT:    sw a7, 240(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s4, a1, a7
; RV32IM-NEXT:    andi a7, a0, 512
; RV32IM-NEXT:    sw a7, 236(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s5, a1, a7
; RV32IM-NEXT:    andi a7, a0, 1024
; RV32IM-NEXT:    sw a7, 232(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s6, a1, a7
; RV32IM-NEXT:    mv a7, a6
; RV32IM-NEXT:    sw a6, 12(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    and a6, a0, a6
; RV32IM-NEXT:    sw a6, 228(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s7, a1, a6
; RV32IM-NEXT:    lui a6, 1
; RV32IM-NEXT:    and a6, a0, a6
; RV32IM-NEXT:    sw a6, 224(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s8, a1, a6
; RV32IM-NEXT:    lui s10, 2
; RV32IM-NEXT:    and a6, a0, s10
; RV32IM-NEXT:    sw a6, 256(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    slli a2, a2, 2
; RV32IM-NEXT:    mul s9, a1, a6
; RV32IM-NEXT:    or t4, t4, a2
; RV32IM-NEXT:    xor a2, t5, s0
; RV32IM-NEXT:    xor t5, t6, s1
; RV32IM-NEXT:    xor t6, s3, s4
; RV32IM-NEXT:    xor t5, t5, s2
; RV32IM-NEXT:    xor t6, t6, s5
; RV32IM-NEXT:    xor a2, a2, t5
; RV32IM-NEXT:    xor t5, t6, s6
; RV32IM-NEXT:    xor a2, a2, t5
; RV32IM-NEXT:    xor t5, s7, s8
; RV32IM-NEXT:    xor t5, t5, s9
; RV32IM-NEXT:    lui s11, 4
; RV32IM-NEXT:    and a6, a0, s11
; RV32IM-NEXT:    sw a6, 216(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t6, a1, a6
; RV32IM-NEXT:    lui a6, 8
; RV32IM-NEXT:    and a6, a0, a6
; RV32IM-NEXT:    sw a6, 212(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s0, a1, a6
; RV32IM-NEXT:    lui a6, 16
; RV32IM-NEXT:    and a6, a0, a6
; RV32IM-NEXT:    sw a6, 208(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s1, a1, a6
; RV32IM-NEXT:    lui a6, 32
; RV32IM-NEXT:    and a6, a0, a6
; RV32IM-NEXT:    sw a6, 204(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s2, a1, a6
; RV32IM-NEXT:    lui a6, 64
; RV32IM-NEXT:    and a6, a0, a6
; RV32IM-NEXT:    sw a6, 200(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s3, a1, a6
; RV32IM-NEXT:    lui a6, 128
; RV32IM-NEXT:    and a6, a0, a6
; RV32IM-NEXT:    sw a6, 196(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s4, a1, a6
; RV32IM-NEXT:    lui a6, 256
; RV32IM-NEXT:    and a6, a0, a6
; RV32IM-NEXT:    sw a6, 220(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    xor t5, t5, t6
; RV32IM-NEXT:    mul t6, a1, a6
; RV32IM-NEXT:    lui a6, 1024
; RV32IM-NEXT:    and a6, a0, a6
; RV32IM-NEXT:    sw a6, 184(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    and s6, a0, ra
; RV32IM-NEXT:    sw s6, 180(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s5, a1, a6
; RV32IM-NEXT:    mul s6, a1, s6
; RV32IM-NEXT:    xor t5, t5, s0
; RV32IM-NEXT:    xor s0, s1, s2
; RV32IM-NEXT:    xor a2, a2, t5
; RV32IM-NEXT:    xor t5, s0, s3
; RV32IM-NEXT:    xor t5, t5, s4
; RV32IM-NEXT:    lui a6, 4096
; RV32IM-NEXT:    and a6, a0, a6
; RV32IM-NEXT:    sw a6, 168(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s0, a1, a6
; RV32IM-NEXT:    lui a6, 8192
; RV32IM-NEXT:    and a6, a0, a6
; RV32IM-NEXT:    sw a6, 164(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    xor t5, t5, t6
; RV32IM-NEXT:    mul t6, a1, a6
; RV32IM-NEXT:    xor s1, s5, s6
; RV32IM-NEXT:    lui a6, 512
; RV32IM-NEXT:    and s2, a0, a6
; RV32IM-NEXT:    sw s2, 192(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s2, a1, s2
; RV32IM-NEXT:    lui ra, 16384
; RV32IM-NEXT:    and s3, a0, ra
; RV32IM-NEXT:    sw s3, 188(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s3, a1, s3
; RV32IM-NEXT:    lui s4, 32768
; RV32IM-NEXT:    and s4, a0, s4
; RV32IM-NEXT:    sw s4, 176(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s4, a1, s4
; RV32IM-NEXT:    lui s5, 65536
; RV32IM-NEXT:    and s5, a0, s5
; RV32IM-NEXT:    sw s5, 172(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    xor s0, s1, s0
; RV32IM-NEXT:    mul s1, a1, s5
; RV32IM-NEXT:    xor t6, s0, t6
; RV32IM-NEXT:    lui s0, 131072
; RV32IM-NEXT:    and s0, a0, s0
; RV32IM-NEXT:    sw s0, 160(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui s5, 262144
; RV32IM-NEXT:    and s5, a0, s5
; RV32IM-NEXT:    sw s5, 156(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui s6, 524288
; RV32IM-NEXT:    and s6, a0, s6
; RV32IM-NEXT:    sw s6, 152(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a0, a1, s0
; RV32IM-NEXT:    mul s0, a1, s5
; RV32IM-NEXT:    xor t6, t6, s3
; RV32IM-NEXT:    mul a1, a1, s6
; RV32IM-NEXT:    xor t5, t5, s2
; RV32IM-NEXT:    xor t6, t6, s4
; RV32IM-NEXT:    xor a2, a2, t5
; RV32IM-NEXT:    xor t5, t6, s1
; RV32IM-NEXT:    andi t6, a3, 2
; RV32IM-NEXT:    andi s1, a3, 1
; RV32IM-NEXT:    mul t6, a5, t6
; RV32IM-NEXT:    mul s1, a5, s1
; RV32IM-NEXT:    xor a2, a2, t5
; RV32IM-NEXT:    xor a0, a0, s0
; RV32IM-NEXT:    xor a0, a0, a1
; RV32IM-NEXT:    lui a1, 349525
; RV32IM-NEXT:    addi a1, a1, 1364
; RV32IM-NEXT:    sw a1, 148(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    srli t5, t4, 1
; RV32IM-NEXT:    and t4, t4, t1
; RV32IM-NEXT:    and t5, t5, a1
; RV32IM-NEXT:    slli t4, t4, 1
; RV32IM-NEXT:    or a1, t5, t4
; RV32IM-NEXT:    sw a1, 144(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    xor a0, a2, a0
; RV32IM-NEXT:    sw a0, 140(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    xor a2, s1, t6
; RV32IM-NEXT:    andi t5, a3, 4
; RV32IM-NEXT:    mul t5, a5, t5
; RV32IM-NEXT:    andi t6, a3, 8
; RV32IM-NEXT:    mul t6, a5, t6
; RV32IM-NEXT:    andi s0, a3, 16
; RV32IM-NEXT:    mul s0, a5, s0
; RV32IM-NEXT:    andi s1, a3, 32
; RV32IM-NEXT:    mul s1, a5, s1
; RV32IM-NEXT:    andi s2, a3, 64
; RV32IM-NEXT:    mul s2, a5, s2
; RV32IM-NEXT:    andi s3, a3, 128
; RV32IM-NEXT:    mul s3, a5, s3
; RV32IM-NEXT:    andi s4, a3, 256
; RV32IM-NEXT:    mul s4, a5, s4
; RV32IM-NEXT:    andi s5, a3, 512
; RV32IM-NEXT:    mul s5, a5, s5
; RV32IM-NEXT:    andi s6, a3, 1024
; RV32IM-NEXT:    mul s6, a5, s6
; RV32IM-NEXT:    and s7, a3, a7
; RV32IM-NEXT:    mul s7, a5, s7
; RV32IM-NEXT:    lui a0, 1
; RV32IM-NEXT:    and s8, a3, a0
; RV32IM-NEXT:    mul s8, a5, s8
; RV32IM-NEXT:    and s9, a3, s10
; RV32IM-NEXT:    mul s9, a5, s9
; RV32IM-NEXT:    and s10, a3, s11
; RV32IM-NEXT:    xor t5, t5, t6
; RV32IM-NEXT:    mul t6, a5, s10
; RV32IM-NEXT:    xor a2, a2, t5
; RV32IM-NEXT:    xor s0, s0, s1
; RV32IM-NEXT:    xor t5, s0, s2
; RV32IM-NEXT:    xor s0, s3, s4
; RV32IM-NEXT:    xor a2, a2, t5
; RV32IM-NEXT:    xor t5, s0, s5
; RV32IM-NEXT:    xor t5, t5, s6
; RV32IM-NEXT:    xor s0, s7, s8
; RV32IM-NEXT:    xor a2, a2, t5
; RV32IM-NEXT:    xor t5, s0, s9
; RV32IM-NEXT:    xor t5, t5, t6
; RV32IM-NEXT:    lui a0, 8
; RV32IM-NEXT:    and t6, a3, a0
; RV32IM-NEXT:    mul t6, a5, t6
; RV32IM-NEXT:    lui s0, 16
; RV32IM-NEXT:    and s0, a3, s0
; RV32IM-NEXT:    mul s0, a5, s0
; RV32IM-NEXT:    lui s1, 32
; RV32IM-NEXT:    and s1, a3, s1
; RV32IM-NEXT:    mul s1, a5, s1
; RV32IM-NEXT:    lui a0, 64
; RV32IM-NEXT:    and s2, a3, a0
; RV32IM-NEXT:    mul s2, a5, s2
; RV32IM-NEXT:    lui a0, 128
; RV32IM-NEXT:    and s3, a3, a0
; RV32IM-NEXT:    mul s3, a5, s3
; RV32IM-NEXT:    lui a0, 256
; RV32IM-NEXT:    and s4, a3, a0
; RV32IM-NEXT:    mul s4, a5, s4
; RV32IM-NEXT:    and s5, a3, a6
; RV32IM-NEXT:    mul s5, a5, s5
; RV32IM-NEXT:    lui a0, 1024
; RV32IM-NEXT:    and s6, a3, a0
; RV32IM-NEXT:    mul s6, a5, s6
; RV32IM-NEXT:    lui a0, 2048
; RV32IM-NEXT:    and s7, a3, a0
; RV32IM-NEXT:    mul s7, a5, s7
; RV32IM-NEXT:    lui a0, 4096
; RV32IM-NEXT:    and s8, a3, a0
; RV32IM-NEXT:    mul s8, a5, s8
; RV32IM-NEXT:    lui a0, 8192
; RV32IM-NEXT:    and s9, a3, a0
; RV32IM-NEXT:    mul s9, a5, s9
; RV32IM-NEXT:    and s10, a3, ra
; RV32IM-NEXT:    mul s10, a5, s10
; RV32IM-NEXT:    lui a0, 32768
; RV32IM-NEXT:    and s11, a3, a0
; RV32IM-NEXT:    xor t5, t5, t6
; RV32IM-NEXT:    mul s11, a5, s11
; RV32IM-NEXT:    xor a2, a2, t5
; RV32IM-NEXT:    xor s0, s0, s1
; RV32IM-NEXT:    xor t5, s0, s2
; RV32IM-NEXT:    xor t6, s6, s7
; RV32IM-NEXT:    xor t5, t5, s3
; RV32IM-NEXT:    xor t6, t6, s8
; RV32IM-NEXT:    xor t5, t5, s4
; RV32IM-NEXT:    xor t6, t6, s9
; RV32IM-NEXT:    xor t5, t5, s5
; RV32IM-NEXT:    xor s0, t6, s10
; RV32IM-NEXT:    xor t6, a2, t5
; RV32IM-NEXT:    xor s2, s0, s11
; RV32IM-NEXT:    srli a2, a4, 8
; RV32IM-NEXT:    lw a7, 296(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    and t5, a4, a7
; RV32IM-NEXT:    and a2, a2, a7
; RV32IM-NEXT:    slli t5, t5, 8
; RV32IM-NEXT:    srli s0, a4, 24
; RV32IM-NEXT:    slli s1, a4, 24
; RV32IM-NEXT:    or a2, a2, s0
; RV32IM-NEXT:    or t5, s1, t5
; RV32IM-NEXT:    srli s0, t0, 8
; RV32IM-NEXT:    and s1, t0, a7
; RV32IM-NEXT:    and s0, s0, a7
; RV32IM-NEXT:    slli s1, s1, 8
; RV32IM-NEXT:    srli s3, t0, 24
; RV32IM-NEXT:    slli s4, t0, 24
; RV32IM-NEXT:    or s0, s0, s3
; RV32IM-NEXT:    or s1, s4, s1
; RV32IM-NEXT:    or a2, t5, a2
; RV32IM-NEXT:    or s0, s1, s0
; RV32IM-NEXT:    srli t5, a2, 4
; RV32IM-NEXT:    and a2, a2, t2
; RV32IM-NEXT:    and t5, t5, t2
; RV32IM-NEXT:    slli a2, a2, 4
; RV32IM-NEXT:    srli s1, s0, 4
; RV32IM-NEXT:    and s0, s0, t2
; RV32IM-NEXT:    and s1, s1, t2
; RV32IM-NEXT:    slli s0, s0, 4
; RV32IM-NEXT:    or a2, t5, a2
; RV32IM-NEXT:    or s0, s1, s0
; RV32IM-NEXT:    srli t5, a2, 2
; RV32IM-NEXT:    and a2, a2, t3
; RV32IM-NEXT:    and t5, t5, t3
; RV32IM-NEXT:    slli a2, a2, 2
; RV32IM-NEXT:    srli s1, s0, 2
; RV32IM-NEXT:    and s0, s0, t3
; RV32IM-NEXT:    and s1, s1, t3
; RV32IM-NEXT:    slli s0, s0, 2
; RV32IM-NEXT:    or a2, t5, a2
; RV32IM-NEXT:    or s0, s1, s0
; RV32IM-NEXT:    srli t5, a2, 1
; RV32IM-NEXT:    sw t1, 40(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    and a2, a2, t1
; RV32IM-NEXT:    and t5, t5, t1
; RV32IM-NEXT:    slli a2, a2, 1
; RV32IM-NEXT:    or t5, t5, a2
; RV32IM-NEXT:    srli a2, s0, 1
; RV32IM-NEXT:    and a2, a2, t1
; RV32IM-NEXT:    and s0, s0, t1
; RV32IM-NEXT:    slli s0, s0, 1
; RV32IM-NEXT:    lui a0, 65536
; RV32IM-NEXT:    and s3, a3, a0
; RV32IM-NEXT:    or s1, a2, s0
; RV32IM-NEXT:    mul a2, a5, s3
; RV32IM-NEXT:    lui t4, 131072
; RV32IM-NEXT:    and s0, a3, t4
; RV32IM-NEXT:    andi s3, s1, 2
; RV32IM-NEXT:    mul s0, a5, s0
; RV32IM-NEXT:    mul s3, t5, s3
; RV32IM-NEXT:    andi s4, s1, 1
; RV32IM-NEXT:    andi s5, s1, 4
; RV32IM-NEXT:    mul s4, t5, s4
; RV32IM-NEXT:    mul s5, t5, s5
; RV32IM-NEXT:    andi s6, s1, 8
; RV32IM-NEXT:    andi s7, s1, 16
; RV32IM-NEXT:    mul s6, t5, s6
; RV32IM-NEXT:    mul s7, t5, s7
; RV32IM-NEXT:    andi s8, s1, 32
; RV32IM-NEXT:    andi s9, s1, 64
; RV32IM-NEXT:    mul s8, t5, s8
; RV32IM-NEXT:    mul s9, t5, s9
; RV32IM-NEXT:    lui a6, 262144
; RV32IM-NEXT:    and s10, a3, a6
; RV32IM-NEXT:    andi s11, s1, 128
; RV32IM-NEXT:    mul s10, a5, s10
; RV32IM-NEXT:    mul s11, t5, s11
; RV32IM-NEXT:    andi ra, s1, 256
; RV32IM-NEXT:    andi a0, s1, 512
; RV32IM-NEXT:    mul ra, t5, ra
; RV32IM-NEXT:    mul a0, t5, a0
; RV32IM-NEXT:    xor a2, s2, a2
; RV32IM-NEXT:    xor s2, s4, s3
; RV32IM-NEXT:    xor s3, s5, s6
; RV32IM-NEXT:    xor s4, s7, s8
; RV32IM-NEXT:    xor s2, s2, s3
; RV32IM-NEXT:    xor s3, s4, s9
; RV32IM-NEXT:    xor t6, t6, a2
; RV32IM-NEXT:    xor a2, s2, s3
; RV32IM-NEXT:    xor s2, s0, s10
; RV32IM-NEXT:    xor s3, a2, s11
; RV32IM-NEXT:    xor a1, ra, a0
; RV32IM-NEXT:    andi a2, s1, 1024
; RV32IM-NEXT:    mul a2, t5, a2
; RV32IM-NEXT:    lw t1, 12(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    and s0, s1, t1
; RV32IM-NEXT:    mul s0, t5, s0
; RV32IM-NEXT:    lui a0, 1
; RV32IM-NEXT:    and s4, s1, a0
; RV32IM-NEXT:    mul s4, t5, s4
; RV32IM-NEXT:    lui a0, 2
; RV32IM-NEXT:    and s5, s1, a0
; RV32IM-NEXT:    mul s5, t5, s5
; RV32IM-NEXT:    lui a0, 4
; RV32IM-NEXT:    and s6, s1, a0
; RV32IM-NEXT:    mul s6, t5, s6
; RV32IM-NEXT:    lui a0, 8
; RV32IM-NEXT:    and s7, s1, a0
; RV32IM-NEXT:    mul s7, t5, s7
; RV32IM-NEXT:    lui a0, 16
; RV32IM-NEXT:    and s8, s1, a0
; RV32IM-NEXT:    mul s8, t5, s8
; RV32IM-NEXT:    lui a0, 32
; RV32IM-NEXT:    and s9, s1, a0
; RV32IM-NEXT:    mul s9, t5, s9
; RV32IM-NEXT:    lui a0, 64
; RV32IM-NEXT:    and s10, s1, a0
; RV32IM-NEXT:    mul s10, t5, s10
; RV32IM-NEXT:    lui a0, 128
; RV32IM-NEXT:    and s11, s1, a0
; RV32IM-NEXT:    mul s11, t5, s11
; RV32IM-NEXT:    lui a0, 256
; RV32IM-NEXT:    and ra, s1, a0
; RV32IM-NEXT:    mul ra, t5, ra
; RV32IM-NEXT:    lui a0, 512
; RV32IM-NEXT:    and a0, s1, a0
; RV32IM-NEXT:    xor s5, s5, s6
; RV32IM-NEXT:    mul a0, t5, a0
; RV32IM-NEXT:    xor a1, a1, a2
; RV32IM-NEXT:    xor a2, s5, s7
; RV32IM-NEXT:    xor a1, a1, s0
; RV32IM-NEXT:    xor a2, a2, s8
; RV32IM-NEXT:    xor a1, a1, s4
; RV32IM-NEXT:    xor a2, a2, s9
; RV32IM-NEXT:    xor a2, a2, s10
; RV32IM-NEXT:    xor a1, s3, a1
; RV32IM-NEXT:    xor a1, a1, a2
; RV32IM-NEXT:    xor a2, s11, ra
; RV32IM-NEXT:    xor a0, a2, a0
; RV32IM-NEXT:    lui a2, 1024
; RV32IM-NEXT:    and a2, s1, a2
; RV32IM-NEXT:    mul a2, t5, a2
; RV32IM-NEXT:    lui s0, 2048
; RV32IM-NEXT:    and s0, s1, s0
; RV32IM-NEXT:    mul s0, t5, s0
; RV32IM-NEXT:    lui s11, 4096
; RV32IM-NEXT:    and s4, s1, s11
; RV32IM-NEXT:    mul s4, t5, s4
; RV32IM-NEXT:    lui ra, 8192
; RV32IM-NEXT:    and s5, s1, ra
; RV32IM-NEXT:    mul s5, t5, s5
; RV32IM-NEXT:    lui s6, 16384
; RV32IM-NEXT:    and s6, s1, s6
; RV32IM-NEXT:    mul s6, t5, s6
; RV32IM-NEXT:    lui s7, 32768
; RV32IM-NEXT:    and s7, s1, s7
; RV32IM-NEXT:    mul s7, t5, s7
; RV32IM-NEXT:    lui s8, 65536
; RV32IM-NEXT:    and s8, s1, s8
; RV32IM-NEXT:    mul s8, t5, s8
; RV32IM-NEXT:    and s9, s1, t4
; RV32IM-NEXT:    mul s9, t5, s9
; RV32IM-NEXT:    and s10, s1, a6
; RV32IM-NEXT:    mul s10, t5, s10
; RV32IM-NEXT:    lui a6, 524288
; RV32IM-NEXT:    and s1, s1, a6
; RV32IM-NEXT:    xor s4, s4, s5
; RV32IM-NEXT:    mul t5, t5, s1
; RV32IM-NEXT:    xor a0, a0, a2
; RV32IM-NEXT:    xor a2, s4, s6
; RV32IM-NEXT:    xor a0, a0, s0
; RV32IM-NEXT:    xor a2, a2, s7
; RV32IM-NEXT:    xor a0, a1, a0
; RV32IM-NEXT:    xor a1, a2, s8
; RV32IM-NEXT:    xor a1, a1, s9
; RV32IM-NEXT:    and a2, a3, a6
; RV32IM-NEXT:    xor a1, a1, s10
; RV32IM-NEXT:    mul a2, a5, a2
; RV32IM-NEXT:    xor a1, a1, t5
; RV32IM-NEXT:    srli a3, a0, 8
; RV32IM-NEXT:    and a3, a3, a7
; RV32IM-NEXT:    and t5, a0, a7
; RV32IM-NEXT:    xor a0, a0, a1
; RV32IM-NEXT:    slli s3, s3, 24
; RV32IM-NEXT:    slli t5, t5, 8
; RV32IM-NEXT:    srli a0, a0, 24
; RV32IM-NEXT:    or a1, s3, t5
; RV32IM-NEXT:    or a0, a3, a0
; RV32IM-NEXT:    xor a2, s2, a2
; RV32IM-NEXT:    or a0, a1, a0
; RV32IM-NEXT:    srli a1, a0, 4
; RV32IM-NEXT:    and a0, a0, t2
; RV32IM-NEXT:    and a1, a1, t2
; RV32IM-NEXT:    slli a0, a0, 4
; RV32IM-NEXT:    xor a2, t6, a2
; RV32IM-NEXT:    or a0, a1, a0
; RV32IM-NEXT:    andi a1, t0, 2
; RV32IM-NEXT:    sw a1, 136(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    andi a3, t0, 1
; RV32IM-NEXT:    sw a3, 132(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lw s6, 272(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a1, s6, a1
; RV32IM-NEXT:    mul a3, s6, a3
; RV32IM-NEXT:    srli t2, a0, 2
; RV32IM-NEXT:    and a0, a0, t3
; RV32IM-NEXT:    and t2, t2, t3
; RV32IM-NEXT:    slli a0, a0, 2
; RV32IM-NEXT:    lw a6, 140(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    xor a2, a2, a6
; RV32IM-NEXT:    or s7, t2, a0
; RV32IM-NEXT:    lw a0, 144(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    srli t2, a0, 1
; RV32IM-NEXT:    srli t3, s7, 1
; RV32IM-NEXT:    xor a0, t2, a2
; RV32IM-NEXT:    sw a0, 296(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lw a0, 148(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    and a0, t3, a0
; RV32IM-NEXT:    sw a0, 16(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    xor a1, a3, a1
; RV32IM-NEXT:    andi a0, t0, 4
; RV32IM-NEXT:    sw a0, 96(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a2, s6, a0
; RV32IM-NEXT:    andi a0, t0, 8
; RV32IM-NEXT:    sw a0, 88(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a3, s6, a0
; RV32IM-NEXT:    andi a0, t0, 16
; RV32IM-NEXT:    sw a0, 84(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t2, s6, a0
; RV32IM-NEXT:    andi a0, t0, 32
; RV32IM-NEXT:    sw a0, 80(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t3, s6, a0
; RV32IM-NEXT:    andi a0, t0, 64
; RV32IM-NEXT:    sw a0, 144(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t4, s6, a0
; RV32IM-NEXT:    andi a0, t0, 128
; RV32IM-NEXT:    sw a0, 140(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t5, s6, a0
; RV32IM-NEXT:    andi a0, t0, 256
; RV32IM-NEXT:    sw a0, 128(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t6, s6, a0
; RV32IM-NEXT:    andi a0, t0, 512
; RV32IM-NEXT:    sw a0, 112(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s0, s6, a0
; RV32IM-NEXT:    andi a0, t0, 1024
; RV32IM-NEXT:    sw a0, 148(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s1, s6, a0
; RV32IM-NEXT:    mv s5, t1
; RV32IM-NEXT:    and a0, t0, t1
; RV32IM-NEXT:    sw a0, 108(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s2, s6, a0
; RV32IM-NEXT:    lui s8, 1
; RV32IM-NEXT:    and a0, t0, s8
; RV32IM-NEXT:    sw a0, 104(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s3, s6, a0
; RV32IM-NEXT:    lui a0, 2
; RV32IM-NEXT:    and a0, t0, a0
; RV32IM-NEXT:    sw a0, 100(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s4, s6, a0
; RV32IM-NEXT:    lui a0, 4
; RV32IM-NEXT:    and a0, t0, a0
; RV32IM-NEXT:    sw a0, 92(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    xor a2, a2, a3
; RV32IM-NEXT:    mul a3, s6, a0
; RV32IM-NEXT:    xor a1, a1, a2
; RV32IM-NEXT:    xor a2, t2, t3
; RV32IM-NEXT:    xor a2, a2, t4
; RV32IM-NEXT:    xor t2, t5, t6
; RV32IM-NEXT:    xor a1, a1, a2
; RV32IM-NEXT:    xor a2, t2, s0
; RV32IM-NEXT:    xor a2, a2, s1
; RV32IM-NEXT:    xor t2, s2, s3
; RV32IM-NEXT:    xor s0, a1, a2
; RV32IM-NEXT:    xor a2, t2, s4
; RV32IM-NEXT:    xor t6, a2, a3
; RV32IM-NEXT:    lui s2, 8
; RV32IM-NEXT:    and a0, t0, s2
; RV32IM-NEXT:    sw a0, 56(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t5, s6, a0
; RV32IM-NEXT:    lui s1, 16
; RV32IM-NEXT:    and a0, t0, s1
; RV32IM-NEXT:    sw a0, 52(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t4, s6, a0
; RV32IM-NEXT:    lui a0, 32
; RV32IM-NEXT:    and a0, t0, a0
; RV32IM-NEXT:    sw a0, 48(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t3, s6, a0
; RV32IM-NEXT:    lui a0, 64
; RV32IM-NEXT:    and a0, t0, a0
; RV32IM-NEXT:    sw a0, 44(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t2, s6, a0
; RV32IM-NEXT:    lui a0, 128
; RV32IM-NEXT:    and a0, t0, a0
; RV32IM-NEXT:    sw a0, 124(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t1, s6, a0
; RV32IM-NEXT:    lui a0, 256
; RV32IM-NEXT:    and a0, t0, a0
; RV32IM-NEXT:    sw a0, 120(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a7, s6, a0
; RV32IM-NEXT:    lui s9, 512
; RV32IM-NEXT:    and a0, t0, s9
; RV32IM-NEXT:    sw a0, 116(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a6, s6, a0
; RV32IM-NEXT:    lui a0, 1024
; RV32IM-NEXT:    and a0, t0, a0
; RV32IM-NEXT:    sw a0, 76(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a3, s6, a0
; RV32IM-NEXT:    lui a0, 2048
; RV32IM-NEXT:    and a0, t0, a0
; RV32IM-NEXT:    sw a0, 68(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a2, s6, a0
; RV32IM-NEXT:    and a0, t0, s11
; RV32IM-NEXT:    sw a0, 64(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a1, s6, a0
; RV32IM-NEXT:    and a0, t0, ra
; RV32IM-NEXT:    sw a0, 72(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a0, s6, a0
; RV32IM-NEXT:    lui s3, 16384
; RV32IM-NEXT:    and s3, t0, s3
; RV32IM-NEXT:    sw s3, 60(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    xor t3, t4, t3
; RV32IM-NEXT:    mul t4, s6, s3
; RV32IM-NEXT:    xor t5, t6, t5
; RV32IM-NEXT:    xor t2, t3, t2
; RV32IM-NEXT:    xor t3, s0, t5
; RV32IM-NEXT:    xor t1, t2, t1
; RV32IM-NEXT:    xor a7, t1, a7
; RV32IM-NEXT:    xor a2, a3, a2
; RV32IM-NEXT:    xor a3, a7, a6
; RV32IM-NEXT:    xor a1, a2, a1
; RV32IM-NEXT:    xor a3, t3, a3
; RV32IM-NEXT:    xor a0, a1, a0
; RV32IM-NEXT:    xor a1, a0, t4
; RV32IM-NEXT:    lui a0, 32768
; RV32IM-NEXT:    and a6, t0, a0
; RV32IM-NEXT:    sw a6, 20(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui t3, 65536
; RV32IM-NEXT:    and a0, t0, t3
; RV32IM-NEXT:    sw a0, 32(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui t2, 131072
; RV32IM-NEXT:    and a2, t0, t2
; RV32IM-NEXT:    sw a2, 36(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui s3, 262144
; RV32IM-NEXT:    and t4, t0, s3
; RV32IM-NEXT:    sw t4, 28(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui s4, 524288
; RV32IM-NEXT:    and t0, t0, s4
; RV32IM-NEXT:    sw t0, 24(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a6, s6, a6
; RV32IM-NEXT:    mul a7, s6, a0
; RV32IM-NEXT:    mul t1, s6, a2
; RV32IM-NEXT:    mul t4, s6, t4
; RV32IM-NEXT:    mul t5, s6, t0
; RV32IM-NEXT:    lw a0, 284(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    andi t6, a0, 2
; RV32IM-NEXT:    mul t6, a4, t6
; RV32IM-NEXT:    andi s0, a0, 1
; RV32IM-NEXT:    mul s0, a4, s0
; RV32IM-NEXT:    andi ra, a0, 4
; RV32IM-NEXT:    mul ra, a4, ra
; RV32IM-NEXT:    andi s11, a0, 8
; RV32IM-NEXT:    mul s11, a4, s11
; RV32IM-NEXT:    andi s10, a0, 16
; RV32IM-NEXT:    mul s10, a4, s10
; RV32IM-NEXT:    andi s6, a0, 32
; RV32IM-NEXT:    mul s6, a4, s6
; RV32IM-NEXT:    andi a2, a0, 64
; RV32IM-NEXT:    xor a1, a1, a6
; RV32IM-NEXT:    mul a2, a4, a2
; RV32IM-NEXT:    xor a1, a1, a7
; RV32IM-NEXT:    xor a6, t1, t4
; RV32IM-NEXT:    xor a1, a3, a1
; RV32IM-NEXT:    xor a3, a6, t5
; RV32IM-NEXT:    lw a6, 40(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    and a6, s7, a6
; RV32IM-NEXT:    xor t0, a1, a3
; RV32IM-NEXT:    xor a3, s0, t6
; RV32IM-NEXT:    xor a7, ra, s11
; RV32IM-NEXT:    xor a3, a3, a7
; RV32IM-NEXT:    xor a7, s10, s6
; RV32IM-NEXT:    xor a1, a7, a2
; RV32IM-NEXT:    andi a7, a0, 128
; RV32IM-NEXT:    mul a7, a4, a7
; RV32IM-NEXT:    andi t1, a0, 256
; RV32IM-NEXT:    mul t1, a4, t1
; RV32IM-NEXT:    andi t4, a0, 512
; RV32IM-NEXT:    mul t4, a4, t4
; RV32IM-NEXT:    andi t5, a0, 1024
; RV32IM-NEXT:    mul t5, a4, t5
; RV32IM-NEXT:    and t6, a0, s5
; RV32IM-NEXT:    mul t6, a4, t6
; RV32IM-NEXT:    and s0, a0, s8
; RV32IM-NEXT:    mul s0, a4, s0
; RV32IM-NEXT:    lui a2, 2
; RV32IM-NEXT:    and s5, a0, a2
; RV32IM-NEXT:    mul s5, a4, s5
; RV32IM-NEXT:    lui a2, 4
; RV32IM-NEXT:    and s6, a0, a2
; RV32IM-NEXT:    mul s6, a4, s6
; RV32IM-NEXT:    and s10, a0, s2
; RV32IM-NEXT:    mul s10, a4, s10
; RV32IM-NEXT:    and s11, a0, s1
; RV32IM-NEXT:    mul s11, a4, s11
; RV32IM-NEXT:    lui a2, 32
; RV32IM-NEXT:    and ra, a0, a2
; RV32IM-NEXT:    mul ra, a4, ra
; RV32IM-NEXT:    lui a2, 64
; RV32IM-NEXT:    and a2, a0, a2
; RV32IM-NEXT:    xor a1, a3, a1
; RV32IM-NEXT:    mul a2, a4, a2
; RV32IM-NEXT:    xor a3, a7, t1
; RV32IM-NEXT:    xor a7, t6, s0
; RV32IM-NEXT:    xor a3, a3, t4
; RV32IM-NEXT:    xor a7, a7, s5
; RV32IM-NEXT:    xor a3, a3, t5
; RV32IM-NEXT:    xor a7, a7, s6
; RV32IM-NEXT:    xor a1, a1, a3
; RV32IM-NEXT:    xor a3, a7, s10
; RV32IM-NEXT:    xor a7, a1, a3
; RV32IM-NEXT:    xor a1, s11, ra
; RV32IM-NEXT:    xor a2, a1, a2
; RV32IM-NEXT:    lui a1, 128
; RV32IM-NEXT:    and a1, a0, a1
; RV32IM-NEXT:    lui a3, 256
; RV32IM-NEXT:    and a3, a0, a3
; RV32IM-NEXT:    and t1, a0, s9
; RV32IM-NEXT:    lui t4, 1024
; RV32IM-NEXT:    and t4, a0, t4
; RV32IM-NEXT:    lui t5, 2048
; RV32IM-NEXT:    and t5, a0, t5
; RV32IM-NEXT:    lui t6, 4096
; RV32IM-NEXT:    and t6, a0, t6
; RV32IM-NEXT:    lui s0, 8192
; RV32IM-NEXT:    and s0, a0, s0
; RV32IM-NEXT:    lui s1, 16384
; RV32IM-NEXT:    and s5, a0, s1
; RV32IM-NEXT:    lui s1, 32768
; RV32IM-NEXT:    and s6, a0, s1
; RV32IM-NEXT:    and s10, a0, t3
; RV32IM-NEXT:    and s11, a0, t2
; RV32IM-NEXT:    and ra, a0, s3
; RV32IM-NEXT:    and a0, a0, s4
; RV32IM-NEXT:    mul t4, a4, t4
; RV32IM-NEXT:    mul t5, a4, t5
; RV32IM-NEXT:    mul a1, a4, a1
; RV32IM-NEXT:    mul t6, a4, t6
; RV32IM-NEXT:    mul a3, a4, a3
; RV32IM-NEXT:    mul s0, a4, s0
; RV32IM-NEXT:    mul t1, a4, t1
; RV32IM-NEXT:    mul s5, a4, s5
; RV32IM-NEXT:    mul s6, a4, s6
; RV32IM-NEXT:    mul s10, a4, s10
; RV32IM-NEXT:    mul s11, a4, s11
; RV32IM-NEXT:    mul ra, a4, ra
; RV32IM-NEXT:    xor t4, t4, t5
; RV32IM-NEXT:    mul a0, a4, a0
; RV32IM-NEXT:    xor a1, a2, a1
; RV32IM-NEXT:    xor a2, t4, t6
; RV32IM-NEXT:    xor a1, a1, a3
; RV32IM-NEXT:    xor a2, a2, s0
; RV32IM-NEXT:    xor a1, a1, t1
; RV32IM-NEXT:    xor a2, a2, s5
; RV32IM-NEXT:    xor a1, a7, a1
; RV32IM-NEXT:    xor a2, a2, s6
; RV32IM-NEXT:    xor a2, a2, s10
; RV32IM-NEXT:    xor a3, s11, ra
; RV32IM-NEXT:    xor a1, a1, a2
; RV32IM-NEXT:    xor a0, a3, a0
; RV32IM-NEXT:    xor a0, a1, a0
; RV32IM-NEXT:    slli a6, a6, 1
; RV32IM-NEXT:    lw a1, 280(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a1, a5, a1
; RV32IM-NEXT:    lw a2, 276(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a2, a5, a2
; RV32IM-NEXT:    lw a3, 16(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    or a3, a3, a6
; RV32IM-NEXT:    xor a0, a0, t0
; RV32IM-NEXT:    lw a6, 268(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a6, a5, a6
; RV32IM-NEXT:    lw a7, 264(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a7, a5, a7
; RV32IM-NEXT:    lw t0, 252(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t0, a5, t0
; RV32IM-NEXT:    lw t1, 248(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t1, a5, t1
; RV32IM-NEXT:    lw t4, 244(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t4, a5, t4
; RV32IM-NEXT:    lw t5, 240(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t5, a5, t5
; RV32IM-NEXT:    lw t6, 260(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t6, a5, t6
; RV32IM-NEXT:    lw s0, 236(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s0, a5, s0
; RV32IM-NEXT:    xor a1, a2, a1
; RV32IM-NEXT:    lw a2, 232(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a2, a5, a2
; RV32IM-NEXT:    lw s5, 228(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s5, a5, s5
; RV32IM-NEXT:    lw s6, 224(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s6, a5, s6
; RV32IM-NEXT:    xor a6, a6, a7
; RV32IM-NEXT:    srli a3, a3, 1
; RV32IM-NEXT:    xor a3, a3, a0
; RV32IM-NEXT:    xor a0, a1, a6
; RV32IM-NEXT:    xor a1, t0, t1
; RV32IM-NEXT:    xor a6, t4, t5
; RV32IM-NEXT:    xor a1, a1, t6
; RV32IM-NEXT:    xor a6, a6, s0
; RV32IM-NEXT:    xor a0, a0, a1
; RV32IM-NEXT:    xor a1, a6, a2
; RV32IM-NEXT:    xor a2, s5, s6
; RV32IM-NEXT:    lw a6, 256(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a6, a5, a6
; RV32IM-NEXT:    lw a7, 216(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a7, a5, a7
; RV32IM-NEXT:    lw t0, 212(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t0, a5, t0
; RV32IM-NEXT:    lw t1, 208(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t1, a5, t1
; RV32IM-NEXT:    lw t4, 204(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t4, a5, t4
; RV32IM-NEXT:    lw t5, 200(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t5, a5, t5
; RV32IM-NEXT:    lw t6, 196(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t6, a5, t6
; RV32IM-NEXT:    lw s0, 184(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s0, a5, s0
; RV32IM-NEXT:    lw s5, 180(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s5, a5, s5
; RV32IM-NEXT:    lw s6, 220(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s6, a5, s6
; RV32IM-NEXT:    lw s10, 168(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s10, a5, s10
; RV32IM-NEXT:    xor a2, a2, a6
; RV32IM-NEXT:    lw a6, 164(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a6, a5, a6
; RV32IM-NEXT:    xor a0, a0, a1
; RV32IM-NEXT:    xor a1, a2, a7
; RV32IM-NEXT:    xor a1, a1, t0
; RV32IM-NEXT:    xor a2, t1, t4
; RV32IM-NEXT:    xor a0, a0, a1
; RV32IM-NEXT:    xor a1, a2, t5
; RV32IM-NEXT:    xor a1, a1, t6
; RV32IM-NEXT:    xor a2, s0, s5
; RV32IM-NEXT:    xor a1, a1, s6
; RV32IM-NEXT:    xor a2, a2, s10
; RV32IM-NEXT:    xor a2, a2, a6
; RV32IM-NEXT:    lw a6, 192(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a6, a5, a6
; RV32IM-NEXT:    lw a7, 188(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a7, a5, a7
; RV32IM-NEXT:    lw t0, 176(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t0, a5, t0
; RV32IM-NEXT:    lw t1, 172(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t1, a5, t1
; RV32IM-NEXT:    lw t4, 160(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t4, a5, t4
; RV32IM-NEXT:    lw t5, 156(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t5, a5, t5
; RV32IM-NEXT:    lw t6, 152(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a5, a5, t6
; RV32IM-NEXT:    lw t6, 136(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t6, a4, t6
; RV32IM-NEXT:    lw s0, 132(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s0, a4, s0
; RV32IM-NEXT:    lw s1, 96(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s5, a4, s1
; RV32IM-NEXT:    lw s1, 88(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s6, a4, s1
; RV32IM-NEXT:    lw s1, 84(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s10, a4, s1
; RV32IM-NEXT:    lw s1, 80(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s11, a4, s1
; RV32IM-NEXT:    xor a1, a1, a6
; RV32IM-NEXT:    xor a2, a2, a7
; RV32IM-NEXT:    xor a0, a0, a1
; RV32IM-NEXT:    xor a1, a2, t0
; RV32IM-NEXT:    xor a1, a1, t1
; RV32IM-NEXT:    xor a2, t4, t5
; RV32IM-NEXT:    xor a0, a0, a1
; RV32IM-NEXT:    xor a5, a2, a5
; RV32IM-NEXT:    xor a1, s0, t6
; RV32IM-NEXT:    xor a2, s5, s6
; RV32IM-NEXT:    xor a1, a1, a2
; RV32IM-NEXT:    xor a2, s10, s11
; RV32IM-NEXT:    lw a6, 144(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a6, a4, a6
; RV32IM-NEXT:    lw a7, 140(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a7, a4, a7
; RV32IM-NEXT:    lw t0, 128(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t0, a4, t0
; RV32IM-NEXT:    lw t1, 112(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t1, a4, t1
; RV32IM-NEXT:    lw t4, 108(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t4, a4, t4
; RV32IM-NEXT:    lw t5, 104(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t5, a4, t5
; RV32IM-NEXT:    lw t6, 148(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t6, a4, t6
; RV32IM-NEXT:    lw s0, 100(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s0, a4, s0
; RV32IM-NEXT:    lw s1, 92(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s5, a4, s1
; RV32IM-NEXT:    lw s1, 56(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s6, a4, s1
; RV32IM-NEXT:    lw s1, 52(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s8, a4, s1
; RV32IM-NEXT:    lw s1, 48(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s7, a4, s1
; RV32IM-NEXT:    xor a2, a2, a6
; RV32IM-NEXT:    lw a6, 44(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a6, a4, a6
; RV32IM-NEXT:    xor a1, a1, a2
; RV32IM-NEXT:    xor a2, a7, t0
; RV32IM-NEXT:    xor a2, a2, t1
; RV32IM-NEXT:    xor a7, t4, t5
; RV32IM-NEXT:    xor a2, a2, t6
; RV32IM-NEXT:    xor a7, a7, s0
; RV32IM-NEXT:    xor a1, a1, a2
; RV32IM-NEXT:    xor a2, a7, s5
; RV32IM-NEXT:    xor a2, a2, s6
; RV32IM-NEXT:    xor a7, s8, s7
; RV32IM-NEXT:    xor a1, a1, a2
; RV32IM-NEXT:    xor a2, a7, a6
; RV32IM-NEXT:    lw a6, 76(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a6, a4, a6
; RV32IM-NEXT:    lw a7, 68(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a7, a4, a7
; RV32IM-NEXT:    lw t0, 124(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t0, a4, t0
; RV32IM-NEXT:    lw t1, 64(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t1, a4, t1
; RV32IM-NEXT:    lw t4, 120(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t4, a4, t4
; RV32IM-NEXT:    lw t5, 72(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t5, a4, t5
; RV32IM-NEXT:    lw t6, 116(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t6, a4, t6
; RV32IM-NEXT:    lw s0, 60(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s0, a4, s0
; RV32IM-NEXT:    lw t2, 20(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s3, a4, t2
; RV32IM-NEXT:    lw s1, 32(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s2, a4, s1
; RV32IM-NEXT:    lw s1, 36(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s1, a4, s1
; RV32IM-NEXT:    lw t2, 28(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t2, a4, t2
; RV32IM-NEXT:    xor a6, a6, a7
; RV32IM-NEXT:    lw a7, 24(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a4, a4, a7
; RV32IM-NEXT:    xor a2, a2, t0
; RV32IM-NEXT:    xor a6, a6, t1
; RV32IM-NEXT:    xor a2, a2, t4
; RV32IM-NEXT:    xor a6, a6, t5
; RV32IM-NEXT:    xor a2, a2, t6
; RV32IM-NEXT:    xor a6, a6, s0
; RV32IM-NEXT:    xor a1, a1, a2
; RV32IM-NEXT:    xor a2, a6, s3
; RV32IM-NEXT:    xor a2, a2, s2
; RV32IM-NEXT:    xor a6, s1, t2
; RV32IM-NEXT:    xor a1, a1, a2
; RV32IM-NEXT:    xor a2, a6, a4
; RV32IM-NEXT:    xor a0, a0, a5
; RV32IM-NEXT:    xor a1, a1, a2
; RV32IM-NEXT:    lw a2, 288(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    sw a0, 0(a2)
; RV32IM-NEXT:    lw a4, 296(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    sw a4, 4(a2)
; RV32IM-NEXT:    sw a1, 8(a2)
; RV32IM-NEXT:    sw a3, 12(a2)
; RV32IM-NEXT:    lw a2, 292(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    sw a0, 0(a2)
; RV32IM-NEXT:    sw a4, 4(a2)
; RV32IM-NEXT:    sw a1, 8(a2)
; RV32IM-NEXT:    sw a3, 12(a2)
; RV32IM-NEXT:    lw ra, 348(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s0, 344(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s1, 340(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s2, 336(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s3, 332(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s4, 328(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s5, 324(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s6, 320(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s7, 316(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s8, 312(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s9, 308(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s10, 304(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s11, 300(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    addi sp, sp, 352
; RV32IM-NEXT:    ret
;
; RV64IM-LABEL: commutative_clmul_v2i64:
; RV64IM:       # %bb.0:
; RV64IM-NEXT:    addi sp, sp, -320
; RV64IM-NEXT:    sd ra, 312(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s0, 304(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s1, 296(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s2, 288(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s3, 280(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s4, 272(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s5, 264(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s6, 256(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s7, 248(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s8, 240(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s9, 232(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s10, 224(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s11, 216(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd a5, 208(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd a4, 200(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    andi a4, a2, 2
; RV64IM-NEXT:    andi a5, a2, 1
; RV64IM-NEXT:    mul a4, a0, a4
; RV64IM-NEXT:    mul a5, a0, a5
; RV64IM-NEXT:    andi a6, a2, 4
; RV64IM-NEXT:    andi a7, a2, 8
; RV64IM-NEXT:    mul a6, a0, a6
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    andi t0, a2, 16
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    xor a5, a5, a4
; RV64IM-NEXT:    xor a6, a6, a7
; RV64IM-NEXT:    andi a4, a2, 32
; RV64IM-NEXT:    mul a7, a0, a4
; RV64IM-NEXT:    andi a4, a2, 64
; RV64IM-NEXT:    mul t1, a0, a4
; RV64IM-NEXT:    andi a4, a2, 128
; RV64IM-NEXT:    mul t2, a0, a4
; RV64IM-NEXT:    andi a4, a2, 256
; RV64IM-NEXT:    mul t3, a0, a4
; RV64IM-NEXT:    andi a4, a2, 512
; RV64IM-NEXT:    mul t4, a0, a4
; RV64IM-NEXT:    andi a4, a2, 1024
; RV64IM-NEXT:    mul t5, a0, a4
; RV64IM-NEXT:    li s4, 1
; RV64IM-NEXT:    slli s10, s4, 11
; RV64IM-NEXT:    lui s0, 1
; RV64IM-NEXT:    and t6, a2, s10
; RV64IM-NEXT:    and s0, a2, s0
; RV64IM-NEXT:    mul t6, a0, t6
; RV64IM-NEXT:    mul s0, a0, s0
; RV64IM-NEXT:    xor a5, a5, a6
; RV64IM-NEXT:    xor a6, t0, a7
; RV64IM-NEXT:    xor a7, t2, t3
; RV64IM-NEXT:    xor a6, a6, t1
; RV64IM-NEXT:    xor a7, a7, t4
; RV64IM-NEXT:    xor a5, a5, a6
; RV64IM-NEXT:    xor a6, a7, t5
; RV64IM-NEXT:    xor a5, a5, a6
; RV64IM-NEXT:    xor a6, t6, s0
; RV64IM-NEXT:    lui a4, 2
; RV64IM-NEXT:    and a7, a2, a4
; RV64IM-NEXT:    lui a4, 4
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    and t0, a2, a4
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    lui a4, 8
; RV64IM-NEXT:    and t1, a2, a4
; RV64IM-NEXT:    lui a4, 16
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    and t2, a2, a4
; RV64IM-NEXT:    mul t2, a0, t2
; RV64IM-NEXT:    lui a4, 32
; RV64IM-NEXT:    and t3, a2, a4
; RV64IM-NEXT:    lui a4, 128
; RV64IM-NEXT:    mul t3, a0, t3
; RV64IM-NEXT:    and t4, a2, a4
; RV64IM-NEXT:    mul t4, a0, t4
; RV64IM-NEXT:    lui a4, 256
; RV64IM-NEXT:    and t5, a2, a4
; RV64IM-NEXT:    lui a4, 512
; RV64IM-NEXT:    mul t5, a0, t5
; RV64IM-NEXT:    and t6, a2, a4
; RV64IM-NEXT:    xor a6, a6, a7
; RV64IM-NEXT:    mul t6, a0, t6
; RV64IM-NEXT:    xor a5, a5, a6
; RV64IM-NEXT:    xor a6, t0, t1
; RV64IM-NEXT:    xor a6, a6, t2
; RV64IM-NEXT:    lui a4, 64
; RV64IM-NEXT:    xor a6, a6, t3
; RV64IM-NEXT:    and a7, a2, a4
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    lui a4, 1024
; RV64IM-NEXT:    xor t0, t4, t5
; RV64IM-NEXT:    and t1, a2, a4
; RV64IM-NEXT:    xor t0, t0, t6
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    lui a4, 2048
; RV64IM-NEXT:    lui t3, 4096
; RV64IM-NEXT:    and t2, a2, a4
; RV64IM-NEXT:    and t3, a2, t3
; RV64IM-NEXT:    mul t2, a0, t2
; RV64IM-NEXT:    mul t3, a0, t3
; RV64IM-NEXT:    lui a4, 8192
; RV64IM-NEXT:    lui t5, 16384
; RV64IM-NEXT:    and t4, a2, a4
; RV64IM-NEXT:    and t5, a2, t5
; RV64IM-NEXT:    mul t4, a0, t4
; RV64IM-NEXT:    mul t5, a0, t5
; RV64IM-NEXT:    lui a4, 32768
; RV64IM-NEXT:    lui s0, 65536
; RV64IM-NEXT:    and t6, a2, a4
; RV64IM-NEXT:    and s0, a2, s0
; RV64IM-NEXT:    mul t6, a0, t6
; RV64IM-NEXT:    mul s0, a0, s0
; RV64IM-NEXT:    slli s1, s4, 32
; RV64IM-NEXT:    sd s1, 176(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    slli s2, s4, 33
; RV64IM-NEXT:    sd s2, 184(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and s1, a2, s1
; RV64IM-NEXT:    and s2, a2, s2
; RV64IM-NEXT:    mul s1, a0, s1
; RV64IM-NEXT:    mul s2, a0, s2
; RV64IM-NEXT:    xor a6, a6, a7
; RV64IM-NEXT:    xor a7, t0, t1
; RV64IM-NEXT:    xor a5, a5, a6
; RV64IM-NEXT:    xor a6, a7, t2
; RV64IM-NEXT:    xor a6, a6, t3
; RV64IM-NEXT:    xor a7, t4, t5
; RV64IM-NEXT:    xor a5, a5, a6
; RV64IM-NEXT:    xor a6, a7, t6
; RV64IM-NEXT:    xor a6, a6, s0
; RV64IM-NEXT:    lui a4, 131072
; RV64IM-NEXT:    xor a7, s1, s2
; RV64IM-NEXT:    and t0, a2, a4
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    lui a4, 262144
; RV64IM-NEXT:    and t1, a2, a4
; RV64IM-NEXT:    slli a4, s4, 31
; RV64IM-NEXT:    sd a4, 136(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    and t2, a2, a4
; RV64IM-NEXT:    mul t2, a0, t2
; RV64IM-NEXT:    slli a4, s4, 34
; RV64IM-NEXT:    sd a4, 160(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and t3, a2, a4
; RV64IM-NEXT:    slli a4, s4, 35
; RV64IM-NEXT:    sd a4, 152(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul t3, a0, t3
; RV64IM-NEXT:    and t4, a2, a4
; RV64IM-NEXT:    mul t4, a0, t4
; RV64IM-NEXT:    slli a4, s4, 36
; RV64IM-NEXT:    sd a4, 144(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and t5, a2, a4
; RV64IM-NEXT:    slli a4, s4, 37
; RV64IM-NEXT:    sd a4, 192(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul t5, a0, t5
; RV64IM-NEXT:    and t6, a2, a4
; RV64IM-NEXT:    mul t6, a0, t6
; RV64IM-NEXT:    slli s0, s4, 38
; RV64IM-NEXT:    sd s0, 168(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and s0, a2, s0
; RV64IM-NEXT:    slli s1, s4, 39
; RV64IM-NEXT:    sd s1, 128(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul s0, a0, s0
; RV64IM-NEXT:    and s1, a2, s1
; RV64IM-NEXT:    mul s1, a0, s1
; RV64IM-NEXT:    slli a4, s4, 40
; RV64IM-NEXT:    sd a4, 112(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and s2, a2, a4
; RV64IM-NEXT:    slli a4, s4, 41
; RV64IM-NEXT:    sd a4, 88(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul s2, a0, s2
; RV64IM-NEXT:    and s3, a2, a4
; RV64IM-NEXT:    xor a7, a7, t3
; RV64IM-NEXT:    mul t3, a0, s3
; RV64IM-NEXT:    xor a6, a6, t0
; RV64IM-NEXT:    xor a7, a7, t4
; RV64IM-NEXT:    xor a6, a6, t1
; RV64IM-NEXT:    xor a7, a7, t5
; RV64IM-NEXT:    xor a6, a6, t2
; RV64IM-NEXT:    xor a7, a7, t6
; RV64IM-NEXT:    xor s5, a5, a6
; RV64IM-NEXT:    xor s3, a7, s0
; RV64IM-NEXT:    xor a7, s1, s2
; RV64IM-NEXT:    slli a4, s4, 42
; RV64IM-NEXT:    sd a4, 120(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    xor s0, a7, t3
; RV64IM-NEXT:    and t0, a2, a4
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    slli a4, s4, 43
; RV64IM-NEXT:    sd a4, 104(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and t1, a2, a4
; RV64IM-NEXT:    slli a4, s4, 44
; RV64IM-NEXT:    sd a4, 80(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    and t2, a2, a4
; RV64IM-NEXT:    mul t2, a0, t2
; RV64IM-NEXT:    slli a4, s4, 45
; RV64IM-NEXT:    sd a4, 64(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and t3, a2, a4
; RV64IM-NEXT:    slli a4, s4, 46
; RV64IM-NEXT:    sd a4, 56(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul t3, a0, t3
; RV64IM-NEXT:    and t4, a2, a4
; RV64IM-NEXT:    mul t4, a0, t4
; RV64IM-NEXT:    slli a4, s4, 47
; RV64IM-NEXT:    sd a4, 48(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and t5, a2, a4
; RV64IM-NEXT:    slli a4, s4, 48
; RV64IM-NEXT:    sd a4, 32(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul t5, a0, t5
; RV64IM-NEXT:    and t6, a2, a4
; RV64IM-NEXT:    mul t6, a0, t6
; RV64IM-NEXT:    slli a4, s4, 49
; RV64IM-NEXT:    sd a4, 24(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and s6, a2, a4
; RV64IM-NEXT:    slli a4, s4, 50
; RV64IM-NEXT:    sd a4, 16(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul a7, a0, s6
; RV64IM-NEXT:    and s6, a2, a4
; RV64IM-NEXT:    mul a6, a0, s6
; RV64IM-NEXT:    slli a4, s4, 51
; RV64IM-NEXT:    sd a4, 96(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and a4, a2, a4
; RV64IM-NEXT:    slli s1, s4, 52
; RV64IM-NEXT:    sd s1, 72(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul a5, a0, a4
; RV64IM-NEXT:    and a4, a2, s1
; RV64IM-NEXT:    xor t0, s0, t0
; RV64IM-NEXT:    mul a4, a0, a4
; RV64IM-NEXT:    xor s0, s5, s3
; RV64IM-NEXT:    xor t0, t0, t1
; RV64IM-NEXT:    xor t0, t0, t2
; RV64IM-NEXT:    xor t1, t5, t6
; RV64IM-NEXT:    xor t0, t0, t3
; RV64IM-NEXT:    xor a7, t1, a7
; RV64IM-NEXT:    xor t0, t0, t4
; RV64IM-NEXT:    xor a6, a7, a6
; RV64IM-NEXT:    xor s0, s0, t0
; RV64IM-NEXT:    xor a5, a6, a5
; RV64IM-NEXT:    xor t4, a5, a4
; RV64IM-NEXT:    slli a5, s4, 53
; RV64IM-NEXT:    sd a5, 8(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and a5, a2, a5
; RV64IM-NEXT:    slli s9, s4, 54
; RV64IM-NEXT:    mul s3, a0, a5
; RV64IM-NEXT:    and a5, a2, s9
; RV64IM-NEXT:    mul s5, a0, a5
; RV64IM-NEXT:    slli s8, s4, 55
; RV64IM-NEXT:    and a5, a2, s8
; RV64IM-NEXT:    slli s7, s4, 56
; RV64IM-NEXT:    mul t3, a0, a5
; RV64IM-NEXT:    and a6, a2, s7
; RV64IM-NEXT:    mul t2, a0, a6
; RV64IM-NEXT:    slli s6, s4, 57
; RV64IM-NEXT:    and a6, a2, s6
; RV64IM-NEXT:    slli s2, s4, 58
; RV64IM-NEXT:    mul t1, a0, a6
; RV64IM-NEXT:    and a6, a2, s2
; RV64IM-NEXT:    mul t0, a0, a6
; RV64IM-NEXT:    slli s1, s4, 59
; RV64IM-NEXT:    and a6, a2, s1
; RV64IM-NEXT:    slli t6, s4, 60
; RV64IM-NEXT:    mul a7, a0, a6
; RV64IM-NEXT:    and a6, a2, t6
; RV64IM-NEXT:    mul a5, a0, a6
; RV64IM-NEXT:    slli t5, s4, 61
; RV64IM-NEXT:    slli s4, s4, 62
; RV64IM-NEXT:    and ra, a2, t5
; RV64IM-NEXT:    mul ra, a0, ra
; RV64IM-NEXT:    and a4, a2, s4
; RV64IM-NEXT:    xor t4, t4, s3
; RV64IM-NEXT:    mul s3, a0, a4
; RV64IM-NEXT:    xor a4, t4, s5
; RV64IM-NEXT:    xor t1, t2, t1
; RV64IM-NEXT:    xor a4, a4, t3
; RV64IM-NEXT:    xor t0, t1, t0
; RV64IM-NEXT:    xor a4, s0, a4
; RV64IM-NEXT:    sd a4, 40(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    xor a4, t0, a7
; RV64IM-NEXT:    xor a4, a4, a5
; RV64IM-NEXT:    li a5, -1
; RV64IM-NEXT:    xor a7, a4, ra
; RV64IM-NEXT:    slli a6, a5, 63
; RV64IM-NEXT:    xor a4, a7, s3
; RV64IM-NEXT:    and a2, a2, a6
; RV64IM-NEXT:    mul a5, a0, a2
; RV64IM-NEXT:    andi a2, a3, 2
; RV64IM-NEXT:    mul a2, a1, a2
; RV64IM-NEXT:    andi a7, a3, 1
; RV64IM-NEXT:    mul a7, a1, a7
; RV64IM-NEXT:    andi t0, a3, 4
; RV64IM-NEXT:    mul t0, a1, t0
; RV64IM-NEXT:    andi t1, a3, 8
; RV64IM-NEXT:    mul t1, a1, t1
; RV64IM-NEXT:    andi t2, a3, 16
; RV64IM-NEXT:    mul t2, a1, t2
; RV64IM-NEXT:    andi t3, a3, 32
; RV64IM-NEXT:    mul t3, a1, t3
; RV64IM-NEXT:    andi t4, a3, 64
; RV64IM-NEXT:    mul t4, a1, t4
; RV64IM-NEXT:    andi s0, a3, 128
; RV64IM-NEXT:    mul s0, a1, s0
; RV64IM-NEXT:    andi s3, a3, 256
; RV64IM-NEXT:    mul s3, a1, s3
; RV64IM-NEXT:    andi s5, a3, 512
; RV64IM-NEXT:    mul s5, a1, s5
; RV64IM-NEXT:    andi ra, a3, 1024
; RV64IM-NEXT:    mul ra, a1, ra
; RV64IM-NEXT:    and s11, a3, s10
; RV64IM-NEXT:    mul s11, a1, s11
; RV64IM-NEXT:    lui a0, 1
; RV64IM-NEXT:    and s10, a3, a0
; RV64IM-NEXT:    mul s10, a1, s10
; RV64IM-NEXT:    lui a0, 2
; RV64IM-NEXT:    and a0, a3, a0
; RV64IM-NEXT:    xor a5, a4, a5
; RV64IM-NEXT:    mul a0, a1, a0
; RV64IM-NEXT:    xor a2, a7, a2
; RV64IM-NEXT:    xor a4, t0, t1
; RV64IM-NEXT:    xor a2, a2, a4
; RV64IM-NEXT:    xor a4, t2, t3
; RV64IM-NEXT:    xor a4, a4, t4
; RV64IM-NEXT:    xor a7, s0, s3
; RV64IM-NEXT:    xor a2, a2, a4
; RV64IM-NEXT:    xor a4, a7, s5
; RV64IM-NEXT:    xor a4, a4, ra
; RV64IM-NEXT:    xor a7, s11, s10
; RV64IM-NEXT:    xor a2, a2, a4
; RV64IM-NEXT:    xor a0, a7, a0
; RV64IM-NEXT:    xor a0, a2, a0
; RV64IM-NEXT:    lui a2, 4
; RV64IM-NEXT:    and a2, a3, a2
; RV64IM-NEXT:    mul a2, a1, a2
; RV64IM-NEXT:    lui a4, 8
; RV64IM-NEXT:    and a4, a3, a4
; RV64IM-NEXT:    mul a4, a1, a4
; RV64IM-NEXT:    lui a7, 16
; RV64IM-NEXT:    and a7, a3, a7
; RV64IM-NEXT:    mul a7, a1, a7
; RV64IM-NEXT:    lui t0, 32
; RV64IM-NEXT:    and t0, a3, t0
; RV64IM-NEXT:    mul t0, a1, t0
; RV64IM-NEXT:    lui t1, 64
; RV64IM-NEXT:    and t1, a3, t1
; RV64IM-NEXT:    mul t1, a1, t1
; RV64IM-NEXT:    lui t2, 128
; RV64IM-NEXT:    and t2, a3, t2
; RV64IM-NEXT:    mul t2, a1, t2
; RV64IM-NEXT:    lui t3, 256
; RV64IM-NEXT:    and t3, a3, t3
; RV64IM-NEXT:    mul t3, a1, t3
; RV64IM-NEXT:    lui t4, 512
; RV64IM-NEXT:    and t4, a3, t4
; RV64IM-NEXT:    mul t4, a1, t4
; RV64IM-NEXT:    lui s0, 1024
; RV64IM-NEXT:    and s0, a3, s0
; RV64IM-NEXT:    mul s0, a1, s0
; RV64IM-NEXT:    lui s3, 2048
; RV64IM-NEXT:    and s3, a3, s3
; RV64IM-NEXT:    mul s3, a1, s3
; RV64IM-NEXT:    lui s5, 4096
; RV64IM-NEXT:    and s5, a3, s5
; RV64IM-NEXT:    mul s5, a1, s5
; RV64IM-NEXT:    lui s10, 8192
; RV64IM-NEXT:    and s10, a3, s10
; RV64IM-NEXT:    mul s10, a1, s10
; RV64IM-NEXT:    lui s11, 16384
; RV64IM-NEXT:    and s11, a3, s11
; RV64IM-NEXT:    mul s11, a1, s11
; RV64IM-NEXT:    lui ra, 32768
; RV64IM-NEXT:    and ra, a3, ra
; RV64IM-NEXT:    xor a2, a2, a4
; RV64IM-NEXT:    mul a4, a1, ra
; RV64IM-NEXT:    xor a2, a2, a7
; RV64IM-NEXT:    xor a7, t2, t3
; RV64IM-NEXT:    xor a2, a2, t0
; RV64IM-NEXT:    xor a7, a7, t4
; RV64IM-NEXT:    xor a2, a2, t1
; RV64IM-NEXT:    xor a7, a7, s0
; RV64IM-NEXT:    xor a0, a0, a2
; RV64IM-NEXT:    xor a2, a7, s3
; RV64IM-NEXT:    xor a2, a2, s5
; RV64IM-NEXT:    xor a7, s10, s11
; RV64IM-NEXT:    xor a4, a7, a4
; RV64IM-NEXT:    lui a7, 65536
; RV64IM-NEXT:    and a7, a3, a7
; RV64IM-NEXT:    mul a7, a1, a7
; RV64IM-NEXT:    lui t0, 131072
; RV64IM-NEXT:    and t0, a3, t0
; RV64IM-NEXT:    mul t0, a1, t0
; RV64IM-NEXT:    lui t1, 262144
; RV64IM-NEXT:    and t1, a3, t1
; RV64IM-NEXT:    mul t1, a1, t1
; RV64IM-NEXT:    ld t2, 136(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t2, a3, t2
; RV64IM-NEXT:    mul t2, a1, t2
; RV64IM-NEXT:    ld t3, 176(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t3, a3, t3
; RV64IM-NEXT:    mul t3, a1, t3
; RV64IM-NEXT:    ld t4, 184(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t4, a3, t4
; RV64IM-NEXT:    mul t4, a1, t4
; RV64IM-NEXT:    ld s0, 160(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and s0, a3, s0
; RV64IM-NEXT:    mul s0, a1, s0
; RV64IM-NEXT:    ld s3, 152(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and s3, a3, s3
; RV64IM-NEXT:    mul s3, a1, s3
; RV64IM-NEXT:    ld s5, 144(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and s5, a3, s5
; RV64IM-NEXT:    mul s5, a1, s5
; RV64IM-NEXT:    ld s10, 128(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and s10, a3, s10
; RV64IM-NEXT:    mul s10, a1, s10
; RV64IM-NEXT:    ld s11, 112(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and s11, a3, s11
; RV64IM-NEXT:    mul s11, a1, s11
; RV64IM-NEXT:    ld ra, 88(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and ra, a3, ra
; RV64IM-NEXT:    xor a4, a4, a7
; RV64IM-NEXT:    mul a7, a1, ra
; RV64IM-NEXT:    xor a0, a0, a2
; RV64IM-NEXT:    xor a2, a4, t0
; RV64IM-NEXT:    xor a2, a2, t1
; RV64IM-NEXT:    xor a4, t3, t4
; RV64IM-NEXT:    xor a2, a2, t2
; RV64IM-NEXT:    xor a4, a4, s0
; RV64IM-NEXT:    xor a0, a0, a2
; RV64IM-NEXT:    xor a2, a4, s3
; RV64IM-NEXT:    xor a2, a2, s5
; RV64IM-NEXT:    xor a4, s10, s11
; RV64IM-NEXT:    xor a4, a4, a7
; RV64IM-NEXT:    ld a7, 192(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and a7, a3, a7
; RV64IM-NEXT:    mul a7, a1, a7
; RV64IM-NEXT:    ld t0, 168(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t0, a3, t0
; RV64IM-NEXT:    mul t0, a1, t0
; RV64IM-NEXT:    ld t1, 120(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t1, a3, t1
; RV64IM-NEXT:    mul t1, a1, t1
; RV64IM-NEXT:    ld t2, 104(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t2, a3, t2
; RV64IM-NEXT:    mul t2, a1, t2
; RV64IM-NEXT:    ld t3, 80(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t3, a3, t3
; RV64IM-NEXT:    mul t3, a1, t3
; RV64IM-NEXT:    ld t4, 64(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t4, a3, t4
; RV64IM-NEXT:    mul t4, a1, t4
; RV64IM-NEXT:    ld s0, 56(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and s0, a3, s0
; RV64IM-NEXT:    mul s0, a1, s0
; RV64IM-NEXT:    ld s3, 48(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and s3, a3, s3
; RV64IM-NEXT:    mul s3, a1, s3
; RV64IM-NEXT:    ld s5, 32(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and s5, a3, s5
; RV64IM-NEXT:    mul s5, a1, s5
; RV64IM-NEXT:    ld s10, 24(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and s10, a3, s10
; RV64IM-NEXT:    mul s10, a1, s10
; RV64IM-NEXT:    ld s11, 16(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and s11, a3, s11
; RV64IM-NEXT:    xor a4, a4, t1
; RV64IM-NEXT:    mul t1, a1, s11
; RV64IM-NEXT:    xor a2, a2, a7
; RV64IM-NEXT:    xor a4, a4, t2
; RV64IM-NEXT:    xor a2, a2, t0
; RV64IM-NEXT:    xor a4, a4, t3
; RV64IM-NEXT:    xor a0, a0, a2
; RV64IM-NEXT:    xor a2, a4, t4
; RV64IM-NEXT:    xor a2, a2, s0
; RV64IM-NEXT:    xor a4, s3, s5
; RV64IM-NEXT:    xor a2, a0, a2
; RV64IM-NEXT:    xor a0, a4, s10
; RV64IM-NEXT:    xor a0, a0, t1
; RV64IM-NEXT:    ld a4, 96(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and a4, a3, a4
; RV64IM-NEXT:    ld a7, 72(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and a7, a3, a7
; RV64IM-NEXT:    ld t0, 8(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t0, a3, t0
; RV64IM-NEXT:    and t1, a3, s9
; RV64IM-NEXT:    and t2, a3, s8
; RV64IM-NEXT:    and t3, a3, s7
; RV64IM-NEXT:    and t4, a3, s6
; RV64IM-NEXT:    and s0, a3, s2
; RV64IM-NEXT:    and s1, a3, s1
; RV64IM-NEXT:    and t6, a3, t6
; RV64IM-NEXT:    and t5, a3, t5
; RV64IM-NEXT:    and s2, a3, s4
; RV64IM-NEXT:    and a3, a3, a6
; RV64IM-NEXT:    mul a6, a1, t3
; RV64IM-NEXT:    mul t3, a1, t4
; RV64IM-NEXT:    mul a4, a1, a4
; RV64IM-NEXT:    mul t4, a1, s0
; RV64IM-NEXT:    mul a7, a1, a7
; RV64IM-NEXT:    mul s0, a1, s1
; RV64IM-NEXT:    mul t0, a1, t0
; RV64IM-NEXT:    mul t6, a1, t6
; RV64IM-NEXT:    mul t1, a1, t1
; RV64IM-NEXT:    mul t5, a1, t5
; RV64IM-NEXT:    mul t2, a1, t2
; RV64IM-NEXT:    mul s1, a1, s2
; RV64IM-NEXT:    xor a6, a6, t3
; RV64IM-NEXT:    mul a1, a1, a3
; RV64IM-NEXT:    xor a0, a0, a4
; RV64IM-NEXT:    xor a3, a6, t4
; RV64IM-NEXT:    xor a0, a0, a7
; RV64IM-NEXT:    xor a3, a3, s0
; RV64IM-NEXT:    xor a0, a0, t0
; RV64IM-NEXT:    xor a3, a3, t6
; RV64IM-NEXT:    xor a0, a0, t1
; RV64IM-NEXT:    xor a3, a3, t5
; RV64IM-NEXT:    xor a0, a0, t2
; RV64IM-NEXT:    xor a3, a3, s1
; RV64IM-NEXT:    xor a0, a2, a0
; RV64IM-NEXT:    xor a1, a3, a1
; RV64IM-NEXT:    ld a2, 40(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    xor a2, a2, a5
; RV64IM-NEXT:    xor a0, a0, a1
; RV64IM-NEXT:    ld a1, 200(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    sd a2, 0(a1)
; RV64IM-NEXT:    sd a0, 8(a1)
; RV64IM-NEXT:    ld a1, 208(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    sd a2, 0(a1)
; RV64IM-NEXT:    sd a0, 8(a1)
; RV64IM-NEXT:    ld ra, 312(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s0, 304(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s1, 296(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s2, 288(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s3, 280(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s4, 272(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s5, 264(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s6, 256(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s7, 248(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s8, 240(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s9, 232(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s10, 224(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s11, 216(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    addi sp, sp, 320
; RV64IM-NEXT:    ret
  %xy = call <2 x i64> @llvm.clmul.v2i64(<2 x i64> %x, <2 x i64> %y)
  %yx = call <2 x i64> @llvm.clmul.v2i64(<2 x i64> %y, <2 x i64> %x)
  store <2 x i64> %xy, ptr %p0
  store <2 x i64> %yx, ptr %p1
  ret void
}

define void @commutative_clmulh_v2i64(<2 x i64> %x, <2 x i64> %y, ptr %p0, ptr %p1) nounwind {
; RV32IM-LABEL: commutative_clmulh_v2i64:
; RV32IM:       # %bb.0:
; RV32IM-NEXT:    addi sp, sp, -224
; RV32IM-NEXT:    sw ra, 220(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s0, 216(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s1, 212(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s2, 208(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s3, 204(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s4, 200(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s5, 196(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s6, 192(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s7, 188(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s8, 184(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s9, 180(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s10, 176(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s11, 172(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw a3, 164(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw a2, 160(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mv a3, a1
; RV32IM-NEXT:    mv t0, a0
; RV32IM-NEXT:    lw a1, 4(a1)
; RV32IM-NEXT:    lui a0, 16
; RV32IM-NEXT:    lw a2, 8(a3)
; RV32IM-NEXT:    sw a2, 152(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lw a2, 12(a3)
; RV32IM-NEXT:    sw a2, 140(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    addi a0, a0, -256
; RV32IM-NEXT:    lui s6, 16
; RV32IM-NEXT:    srli a2, a1, 8
; RV32IM-NEXT:    srli a4, a1, 24
; RV32IM-NEXT:    and a6, a1, a0
; RV32IM-NEXT:    slli a1, a1, 24
; RV32IM-NEXT:    and a2, a2, a0
; RV32IM-NEXT:    slli a6, a6, 8
; RV32IM-NEXT:    or a2, a2, a4
; RV32IM-NEXT:    or a1, a1, a6
; RV32IM-NEXT:    lui a4, 61681
; RV32IM-NEXT:    or a1, a1, a2
; RV32IM-NEXT:    addi ra, a4, -241
; RV32IM-NEXT:    srli a2, a1, 4
; RV32IM-NEXT:    and a1, a1, ra
; RV32IM-NEXT:    and a2, a2, ra
; RV32IM-NEXT:    slli a1, a1, 4
; RV32IM-NEXT:    or a1, a2, a1
; RV32IM-NEXT:    lui a2, 209715
; RV32IM-NEXT:    srli a4, a1, 2
; RV32IM-NEXT:    addi a5, a2, 819
; RV32IM-NEXT:    and a2, a4, a5
; RV32IM-NEXT:    and a1, a1, a5
; RV32IM-NEXT:    slli a1, a1, 2
; RV32IM-NEXT:    lui t2, 349525
; RV32IM-NEXT:    or a1, a2, a1
; RV32IM-NEXT:    addi s11, t2, 1365
; RV32IM-NEXT:    srli a2, a1, 1
; RV32IM-NEXT:    and a1, a1, s11
; RV32IM-NEXT:    and a2, a2, s11
; RV32IM-NEXT:    slli a1, a1, 1
; RV32IM-NEXT:    or s10, a2, a1
; RV32IM-NEXT:    srli a1, s10, 8
; RV32IM-NEXT:    mv a4, t0
; RV32IM-NEXT:    sw t0, 148(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lw t0, 4(t0)
; RV32IM-NEXT:    and a1, a1, a0
; RV32IM-NEXT:    srli t1, s10, 24
; RV32IM-NEXT:    and t3, s10, a0
; RV32IM-NEXT:    slli t4, s10, 24
; RV32IM-NEXT:    slli t3, t3, 8
; RV32IM-NEXT:    or a1, a1, t1
; RV32IM-NEXT:    or t1, t4, t3
; RV32IM-NEXT:    or a1, t1, a1
; RV32IM-NEXT:    srli t1, a1, 4
; RV32IM-NEXT:    lw a2, 8(a4)
; RV32IM-NEXT:    sw a2, 156(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lw a2, 12(a4)
; RV32IM-NEXT:    sw a2, 144(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    and t1, t1, ra
; RV32IM-NEXT:    and a1, a1, ra
; RV32IM-NEXT:    srli t3, t0, 8
; RV32IM-NEXT:    slli a1, a1, 4
; RV32IM-NEXT:    and t3, t3, a0
; RV32IM-NEXT:    srli t4, t0, 24
; RV32IM-NEXT:    and t5, t0, a0
; RV32IM-NEXT:    slli t5, t5, 8
; RV32IM-NEXT:    slli t0, t0, 24
; RV32IM-NEXT:    or t3, t3, t4
; RV32IM-NEXT:    or t0, t0, t5
; RV32IM-NEXT:    or a1, t1, a1
; RV32IM-NEXT:    or t0, t0, t3
; RV32IM-NEXT:    srli t1, t0, 4
; RV32IM-NEXT:    and t0, t0, ra
; RV32IM-NEXT:    and t1, t1, ra
; RV32IM-NEXT:    slli t0, t0, 4
; RV32IM-NEXT:    srli t3, a1, 2
; RV32IM-NEXT:    or t0, t1, t0
; RV32IM-NEXT:    srli t1, t0, 2
; RV32IM-NEXT:    and t0, t0, a5
; RV32IM-NEXT:    and t1, t1, a5
; RV32IM-NEXT:    slli t0, t0, 2
; RV32IM-NEXT:    and t3, t3, a5
; RV32IM-NEXT:    or t0, t1, t0
; RV32IM-NEXT:    srli t1, t0, 1
; RV32IM-NEXT:    and t0, t0, s11
; RV32IM-NEXT:    and t1, t1, s11
; RV32IM-NEXT:    slli t0, t0, 1
; RV32IM-NEXT:    and a1, a1, a5
; RV32IM-NEXT:    or t0, t1, t0
; RV32IM-NEXT:    slli a1, a1, 2
; RV32IM-NEXT:    srli t1, t0, 8
; RV32IM-NEXT:    or a1, t3, a1
; RV32IM-NEXT:    and t1, t1, a0
; RV32IM-NEXT:    srli t3, t0, 24
; RV32IM-NEXT:    and t4, t0, a0
; RV32IM-NEXT:    slli t5, t0, 24
; RV32IM-NEXT:    slli t4, t4, 8
; RV32IM-NEXT:    or t1, t1, t3
; RV32IM-NEXT:    or t3, t5, t4
; RV32IM-NEXT:    srli t4, a1, 1
; RV32IM-NEXT:    or t1, t3, t1
; RV32IM-NEXT:    srli t3, t1, 4
; RV32IM-NEXT:    and t1, t1, ra
; RV32IM-NEXT:    and t3, t3, ra
; RV32IM-NEXT:    slli t1, t1, 4
; RV32IM-NEXT:    and t4, t4, s11
; RV32IM-NEXT:    or t1, t3, t1
; RV32IM-NEXT:    srli t3, t1, 2
; RV32IM-NEXT:    and t1, t1, a5
; RV32IM-NEXT:    and t3, t3, a5
; RV32IM-NEXT:    slli t1, t1, 2
; RV32IM-NEXT:    and a1, a1, s11
; RV32IM-NEXT:    or t1, t3, t1
; RV32IM-NEXT:    srli t3, t1, 1
; RV32IM-NEXT:    and t1, t1, s11
; RV32IM-NEXT:    and t3, t3, s11
; RV32IM-NEXT:    slli t1, t1, 1
; RV32IM-NEXT:    slli a1, a1, 1
; RV32IM-NEXT:    or t1, t3, t1
; RV32IM-NEXT:    or a1, t4, a1
; RV32IM-NEXT:    andi t3, t1, 2
; RV32IM-NEXT:    mul t3, a1, t3
; RV32IM-NEXT:    andi t4, t1, 1
; RV32IM-NEXT:    mul t4, a1, t4
; RV32IM-NEXT:    andi t5, t1, 4
; RV32IM-NEXT:    mul t5, a1, t5
; RV32IM-NEXT:    andi t6, t1, 8
; RV32IM-NEXT:    mul t6, a1, t6
; RV32IM-NEXT:    andi s0, t1, 16
; RV32IM-NEXT:    mul s0, a1, s0
; RV32IM-NEXT:    andi s1, t1, 32
; RV32IM-NEXT:    mul s1, a1, s1
; RV32IM-NEXT:    andi s2, t1, 64
; RV32IM-NEXT:    mul s2, a1, s2
; RV32IM-NEXT:    xor t3, t4, t3
; RV32IM-NEXT:    xor t4, t5, t6
; RV32IM-NEXT:    xor t3, t3, t4
; RV32IM-NEXT:    xor s0, s0, s1
; RV32IM-NEXT:    andi t4, t1, 128
; RV32IM-NEXT:    xor t5, s0, s2
; RV32IM-NEXT:    mul t4, a1, t4
; RV32IM-NEXT:    andi t6, t1, 256
; RV32IM-NEXT:    andi s0, t1, 512
; RV32IM-NEXT:    mul t6, a1, t6
; RV32IM-NEXT:    mul s0, a1, s0
; RV32IM-NEXT:    andi s1, t1, 1024
; RV32IM-NEXT:    li s2, 1
; RV32IM-NEXT:    mul s1, a1, s1
; RV32IM-NEXT:    slli a7, s2, 11
; RV32IM-NEXT:    and s2, t1, a7
; RV32IM-NEXT:    lui a2, 2
; RV32IM-NEXT:    mul s2, a1, s2
; RV32IM-NEXT:    and s3, t1, a2
; RV32IM-NEXT:    mul s3, a1, s3
; RV32IM-NEXT:    lui a2, 4
; RV32IM-NEXT:    and s4, t1, a2
; RV32IM-NEXT:    lui a2, 8
; RV32IM-NEXT:    mul s4, a1, s4
; RV32IM-NEXT:    and s5, t1, a2
; RV32IM-NEXT:    mul s5, a1, s5
; RV32IM-NEXT:    lui a2, 32
; RV32IM-NEXT:    and s6, t1, s6
; RV32IM-NEXT:    and s7, t1, a2
; RV32IM-NEXT:    mul s6, a1, s6
; RV32IM-NEXT:    mul s7, a1, s7
; RV32IM-NEXT:    lui a4, 1
; RV32IM-NEXT:    lui a2, 64
; RV32IM-NEXT:    and s8, t1, a4
; RV32IM-NEXT:    and s9, t1, a2
; RV32IM-NEXT:    mul s8, a1, s8
; RV32IM-NEXT:    mul s9, a1, s9
; RV32IM-NEXT:    xor t3, t3, t5
; RV32IM-NEXT:    xor t3, t3, t4
; RV32IM-NEXT:    xor t4, s3, s4
; RV32IM-NEXT:    xor t5, t6, s0
; RV32IM-NEXT:    xor t4, t4, s5
; RV32IM-NEXT:    xor t5, t5, s1
; RV32IM-NEXT:    xor t4, t4, s6
; RV32IM-NEXT:    xor t5, t5, s2
; RV32IM-NEXT:    xor t4, t4, s7
; RV32IM-NEXT:    xor t5, t5, s8
; RV32IM-NEXT:    xor t4, t4, s9
; RV32IM-NEXT:    xor t5, t3, t5
; RV32IM-NEXT:    lui a2, 128
; RV32IM-NEXT:    xor t4, t5, t4
; RV32IM-NEXT:    and t5, t1, a2
; RV32IM-NEXT:    mul t5, a1, t5
; RV32IM-NEXT:    lui a2, 256
; RV32IM-NEXT:    and t6, t1, a2
; RV32IM-NEXT:    lui a2, 512
; RV32IM-NEXT:    mul t6, a1, t6
; RV32IM-NEXT:    and s0, t1, a2
; RV32IM-NEXT:    mul s0, a1, s0
; RV32IM-NEXT:    lui a2, 1024
; RV32IM-NEXT:    and s1, t1, a2
; RV32IM-NEXT:    lui a6, 2048
; RV32IM-NEXT:    mul s1, a1, s1
; RV32IM-NEXT:    and s2, t1, a6
; RV32IM-NEXT:    lui s8, 2048
; RV32IM-NEXT:    mul s2, a1, s2
; RV32IM-NEXT:    lui a6, 4096
; RV32IM-NEXT:    and s3, t1, a6
; RV32IM-NEXT:    lui a6, 8192
; RV32IM-NEXT:    mul s3, a1, s3
; RV32IM-NEXT:    and s4, t1, a6
; RV32IM-NEXT:    mul s4, a1, s4
; RV32IM-NEXT:    lui a6, 16384
; RV32IM-NEXT:    and s5, t1, a6
; RV32IM-NEXT:    lui a6, 32768
; RV32IM-NEXT:    mul s5, a1, s5
; RV32IM-NEXT:    and s6, t1, a6
; RV32IM-NEXT:    xor t5, t5, t6
; RV32IM-NEXT:    mul t6, a1, s6
; RV32IM-NEXT:    xor t5, t5, s0
; RV32IM-NEXT:    lui a6, 65536
; RV32IM-NEXT:    xor t5, t5, s1
; RV32IM-NEXT:    and s0, t1, a6
; RV32IM-NEXT:    xor t5, t5, s2
; RV32IM-NEXT:    mul s0, a1, s0
; RV32IM-NEXT:    xor t4, t4, t5
; RV32IM-NEXT:    xor t5, s3, s4
; RV32IM-NEXT:    xor t5, t5, s5
; RV32IM-NEXT:    lui a6, 131072
; RV32IM-NEXT:    xor t5, t5, t6
; RV32IM-NEXT:    and t6, t1, a6
; RV32IM-NEXT:    mul t6, a1, t6
; RV32IM-NEXT:    and s1, t4, a0
; RV32IM-NEXT:    slli t3, t3, 24
; RV32IM-NEXT:    slli s1, s1, 8
; RV32IM-NEXT:    or t3, t3, s1
; RV32IM-NEXT:    xor t5, t5, s0
; RV32IM-NEXT:    lw a3, 0(a3)
; RV32IM-NEXT:    lui a6, 262144
; RV32IM-NEXT:    and s0, t1, a6
; RV32IM-NEXT:    lui a6, 524288
; RV32IM-NEXT:    mul s0, a1, s0
; RV32IM-NEXT:    and t1, t1, a6
; RV32IM-NEXT:    xor t5, t5, t6
; RV32IM-NEXT:    mul a1, a1, t1
; RV32IM-NEXT:    srli t1, a3, 8
; RV32IM-NEXT:    mv s4, a0
; RV32IM-NEXT:    and t6, a3, a0
; RV32IM-NEXT:    and t1, t1, a0
; RV32IM-NEXT:    slli t6, t6, 8
; RV32IM-NEXT:    srli s1, a3, 24
; RV32IM-NEXT:    slli a3, a3, 24
; RV32IM-NEXT:    or t1, t1, s1
; RV32IM-NEXT:    or a3, a3, t6
; RV32IM-NEXT:    xor t5, t5, s0
; RV32IM-NEXT:    or a3, a3, t1
; RV32IM-NEXT:    srli t1, a3, 4
; RV32IM-NEXT:    and a3, a3, ra
; RV32IM-NEXT:    and t1, t1, ra
; RV32IM-NEXT:    slli a3, a3, 4
; RV32IM-NEXT:    xor a1, t5, a1
; RV32IM-NEXT:    or a3, t1, a3
; RV32IM-NEXT:    xor a1, t4, a1
; RV32IM-NEXT:    srli t1, t4, 8
; RV32IM-NEXT:    and t1, t1, a0
; RV32IM-NEXT:    srli a1, a1, 24
; RV32IM-NEXT:    srli t4, a3, 2
; RV32IM-NEXT:    mv a2, a5
; RV32IM-NEXT:    and a3, a3, a5
; RV32IM-NEXT:    and t4, t4, a5
; RV32IM-NEXT:    slli a3, a3, 2
; RV32IM-NEXT:    or a1, t1, a1
; RV32IM-NEXT:    or a3, t4, a3
; RV32IM-NEXT:    srli t1, a3, 1
; RV32IM-NEXT:    and a3, a3, s11
; RV32IM-NEXT:    and t1, t1, s11
; RV32IM-NEXT:    slli a3, a3, 1
; RV32IM-NEXT:    or t3, t3, a1
; RV32IM-NEXT:    or a0, t1, a3
; RV32IM-NEXT:    srli a3, t3, 4
; RV32IM-NEXT:    and t1, t3, ra
; RV32IM-NEXT:    and a3, a3, ra
; RV32IM-NEXT:    slli t1, t1, 4
; RV32IM-NEXT:    andi a1, t0, 2
; RV32IM-NEXT:    sw a1, 112(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    andi a5, t0, 1
; RV32IM-NEXT:    sw a5, 108(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t3, a0, a1
; RV32IM-NEXT:    mul t4, a0, a5
; RV32IM-NEXT:    andi a1, t0, 4
; RV32IM-NEXT:    sw a1, 92(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    andi a5, t0, 8
; RV32IM-NEXT:    sw a5, 88(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t5, a0, a1
; RV32IM-NEXT:    mul t6, a0, a5
; RV32IM-NEXT:    or a3, a3, t1
; RV32IM-NEXT:    srli t1, a3, 2
; RV32IM-NEXT:    and a3, a3, a2
; RV32IM-NEXT:    and t1, t1, a2
; RV32IM-NEXT:    slli a3, a3, 2
; RV32IM-NEXT:    or a3, t1, a3
; RV32IM-NEXT:    xor t1, t4, t3
; RV32IM-NEXT:    addi a1, t2, 1364
; RV32IM-NEXT:    sw a1, 168(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    srli t2, a3, 1
; RV32IM-NEXT:    xor t3, t5, t6
; RV32IM-NEXT:    and t2, t2, a1
; RV32IM-NEXT:    and a3, a3, s11
; RV32IM-NEXT:    andi a1, t0, 16
; RV32IM-NEXT:    sw a1, 72(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t4, a0, a1
; RV32IM-NEXT:    andi a1, t0, 32
; RV32IM-NEXT:    sw a1, 60(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t5, a0, a1
; RV32IM-NEXT:    andi a1, t0, 64
; RV32IM-NEXT:    sw a1, 52(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t6, a0, a1
; RV32IM-NEXT:    andi a1, t0, 128
; RV32IM-NEXT:    sw a1, 84(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s0, a0, a1
; RV32IM-NEXT:    andi a1, t0, 256
; RV32IM-NEXT:    sw a1, 104(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s1, a0, a1
; RV32IM-NEXT:    andi a1, t0, 512
; RV32IM-NEXT:    sw a1, 96(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s2, a0, a1
; RV32IM-NEXT:    andi a1, t0, 1024
; RV32IM-NEXT:    sw a1, 116(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    slli a3, a3, 1
; RV32IM-NEXT:    mul s3, a0, a1
; RV32IM-NEXT:    mv s6, a7
; RV32IM-NEXT:    sw a7, 124(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    and a5, t0, a7
; RV32IM-NEXT:    sw a5, 100(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    and a1, t0, a4
; RV32IM-NEXT:    sw a1, 136(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s5, a0, a5
; RV32IM-NEXT:    mul s7, a0, a1
; RV32IM-NEXT:    or a1, t2, a3
; RV32IM-NEXT:    sw a1, 12(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    xor a3, t1, t3
; RV32IM-NEXT:    xor t1, t4, t5
; RV32IM-NEXT:    xor s0, s0, s1
; RV32IM-NEXT:    xor t1, t1, t6
; RV32IM-NEXT:    xor t2, s0, s2
; RV32IM-NEXT:    xor a3, a3, t1
; RV32IM-NEXT:    xor t1, t2, s3
; RV32IM-NEXT:    xor t5, a3, t1
; RV32IM-NEXT:    lui a1, 2
; RV32IM-NEXT:    and a1, t0, a1
; RV32IM-NEXT:    sw a1, 80(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    xor t1, s5, s7
; RV32IM-NEXT:    mul t2, a0, a1
; RV32IM-NEXT:    lui a1, 4
; RV32IM-NEXT:    and a1, t0, a1
; RV32IM-NEXT:    sw a1, 68(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui a3, 8
; RV32IM-NEXT:    and a3, t0, a3
; RV32IM-NEXT:    sw a3, 76(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t3, a0, a1
; RV32IM-NEXT:    mul t4, a0, a3
; RV32IM-NEXT:    lui a1, 16
; RV32IM-NEXT:    and a1, t0, a1
; RV32IM-NEXT:    sw a1, 56(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui a3, 32
; RV32IM-NEXT:    and a3, t0, a3
; RV32IM-NEXT:    sw a3, 64(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s0, a0, a1
; RV32IM-NEXT:    mul s9, a0, a3
; RV32IM-NEXT:    lui a1, 64
; RV32IM-NEXT:    and a1, t0, a1
; RV32IM-NEXT:    sw a1, 40(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui a3, 128
; RV32IM-NEXT:    and a3, t0, a3
; RV32IM-NEXT:    sw a3, 48(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a6, a0, a1
; RV32IM-NEXT:    mul a7, a0, a3
; RV32IM-NEXT:    lui a1, 256
; RV32IM-NEXT:    and a1, t0, a1
; RV32IM-NEXT:    sw a1, 24(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui a3, 512
; RV32IM-NEXT:    and a3, t0, a3
; RV32IM-NEXT:    sw a3, 32(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a4, a0, a1
; RV32IM-NEXT:    mul a5, a0, a3
; RV32IM-NEXT:    lui a1, 1024
; RV32IM-NEXT:    and a1, t0, a1
; RV32IM-NEXT:    sw a1, 28(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    and t6, t0, s8
; RV32IM-NEXT:    sw t6, 36(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a3, a0, a1
; RV32IM-NEXT:    mul a1, a0, t6
; RV32IM-NEXT:    xor t1, t1, t2
; RV32IM-NEXT:    xor t2, s0, s9
; RV32IM-NEXT:    xor a6, t2, a6
; RV32IM-NEXT:    lw t2, 148(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw t2, 0(t2)
; RV32IM-NEXT:    xor t1, t1, t3
; RV32IM-NEXT:    xor a6, a6, a7
; RV32IM-NEXT:    xor a7, t1, t4
; RV32IM-NEXT:    xor a4, a6, a4
; RV32IM-NEXT:    xor s0, t5, a7
; RV32IM-NEXT:    xor t6, a4, a5
; RV32IM-NEXT:    xor a1, a3, a1
; RV32IM-NEXT:    srli a3, t2, 8
; RV32IM-NEXT:    and a3, a3, s4
; RV32IM-NEXT:    srli a5, t2, 24
; RV32IM-NEXT:    or a3, a3, a5
; RV32IM-NEXT:    lui a4, 4096
; RV32IM-NEXT:    and a4, t0, a4
; RV32IM-NEXT:    sw a4, 148(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a5, a0, a4
; RV32IM-NEXT:    and a6, t2, s4
; RV32IM-NEXT:    slli a6, a6, 8
; RV32IM-NEXT:    slli t2, t2, 24
; RV32IM-NEXT:    or a6, t2, a6
; RV32IM-NEXT:    lui a4, 8192
; RV32IM-NEXT:    and a4, t0, a4
; RV32IM-NEXT:    sw a4, 16(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    or a3, a6, a3
; RV32IM-NEXT:    mul a6, a0, a4
; RV32IM-NEXT:    srli a7, a3, 4
; RV32IM-NEXT:    and a3, a3, ra
; RV32IM-NEXT:    and a7, a7, ra
; RV32IM-NEXT:    slli a3, a3, 4
; RV32IM-NEXT:    xor a1, a1, a5
; RV32IM-NEXT:    or a3, a7, a3
; RV32IM-NEXT:    srli a5, a3, 2
; RV32IM-NEXT:    sw a2, 8(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    and a3, a3, a2
; RV32IM-NEXT:    and a5, a5, a2
; RV32IM-NEXT:    slli a3, a3, 2
; RV32IM-NEXT:    xor t4, a1, a6
; RV32IM-NEXT:    or a3, a5, a3
; RV32IM-NEXT:    srli a1, a3, 1
; RV32IM-NEXT:    and a3, a3, s11
; RV32IM-NEXT:    and a1, a1, s11
; RV32IM-NEXT:    mv s1, s11
; RV32IM-NEXT:    slli a3, a3, 1
; RV32IM-NEXT:    or a5, a1, a3
; RV32IM-NEXT:    lui s2, 16384
; RV32IM-NEXT:    and s8, t0, s2
; RV32IM-NEXT:    lui s3, 32768
; RV32IM-NEXT:    and a7, t0, s3
; RV32IM-NEXT:    sw a7, 20(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui s5, 65536
; RV32IM-NEXT:    and a4, t0, s5
; RV32IM-NEXT:    sw a4, 44(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui s7, 131072
; RV32IM-NEXT:    and a3, t0, s7
; RV32IM-NEXT:    sw a3, 120(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui s11, 262144
; RV32IM-NEXT:    and a2, t0, s11
; RV32IM-NEXT:    sw a2, 128(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui a1, 524288
; RV32IM-NEXT:    and a1, t0, a1
; RV32IM-NEXT:    sw a1, 132(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a6, a0, s8
; RV32IM-NEXT:    mul t1, a0, a7
; RV32IM-NEXT:    mul t2, a0, a4
; RV32IM-NEXT:    mul t5, a0, a3
; RV32IM-NEXT:    mul a7, a0, a2
; RV32IM-NEXT:    mul t3, a0, a1
; RV32IM-NEXT:    andi a0, a5, 2
; RV32IM-NEXT:    mul t0, s10, a0
; RV32IM-NEXT:    andi a3, a5, 1
; RV32IM-NEXT:    mul a3, s10, a3
; RV32IM-NEXT:    andi a1, a5, 4
; RV32IM-NEXT:    mul a1, s10, a1
; RV32IM-NEXT:    andi a2, a5, 8
; RV32IM-NEXT:    mul a2, s10, a2
; RV32IM-NEXT:    andi a4, a5, 16
; RV32IM-NEXT:    mul a4, s10, a4
; RV32IM-NEXT:    andi s9, a5, 32
; RV32IM-NEXT:    mul s9, s10, s9
; RV32IM-NEXT:    andi a0, a5, 64
; RV32IM-NEXT:    xor a6, t4, a6
; RV32IM-NEXT:    mul a0, s10, a0
; RV32IM-NEXT:    xor t4, s0, t6
; RV32IM-NEXT:    xor a6, a6, t1
; RV32IM-NEXT:    xor a6, a6, t2
; RV32IM-NEXT:    xor a7, t5, a7
; RV32IM-NEXT:    xor a6, t4, a6
; RV32IM-NEXT:    xor a7, a7, t3
; RV32IM-NEXT:    xor a3, a3, t0
; RV32IM-NEXT:    xor a1, a1, a2
; RV32IM-NEXT:    xor a1, a3, a1
; RV32IM-NEXT:    xor a2, a4, s9
; RV32IM-NEXT:    xor a0, a2, a0
; RV32IM-NEXT:    andi a2, a5, 128
; RV32IM-NEXT:    mul a2, s10, a2
; RV32IM-NEXT:    andi a3, a5, 256
; RV32IM-NEXT:    mul a3, s10, a3
; RV32IM-NEXT:    andi a4, a5, 512
; RV32IM-NEXT:    mul a4, s10, a4
; RV32IM-NEXT:    andi t0, a5, 1024
; RV32IM-NEXT:    mul t0, s10, t0
; RV32IM-NEXT:    and t1, a5, s6
; RV32IM-NEXT:    mul t1, s10, t1
; RV32IM-NEXT:    lui t2, 1
; RV32IM-NEXT:    and t2, a5, t2
; RV32IM-NEXT:    mul t2, s10, t2
; RV32IM-NEXT:    lui t3, 2
; RV32IM-NEXT:    and t3, a5, t3
; RV32IM-NEXT:    mul t3, s10, t3
; RV32IM-NEXT:    lui t4, 4
; RV32IM-NEXT:    and t4, a5, t4
; RV32IM-NEXT:    mul t4, s10, t4
; RV32IM-NEXT:    lui t5, 8
; RV32IM-NEXT:    and t5, a5, t5
; RV32IM-NEXT:    mul t5, s10, t5
; RV32IM-NEXT:    lui t6, 16
; RV32IM-NEXT:    and t6, a5, t6
; RV32IM-NEXT:    mul t6, s10, t6
; RV32IM-NEXT:    lui s0, 32
; RV32IM-NEXT:    and s0, a5, s0
; RV32IM-NEXT:    mul s0, s10, s0
; RV32IM-NEXT:    lui s6, 64
; RV32IM-NEXT:    and s9, a5, s6
; RV32IM-NEXT:    xor a0, a1, a0
; RV32IM-NEXT:    mul a1, s10, s9
; RV32IM-NEXT:    xor a2, a2, a3
; RV32IM-NEXT:    xor a3, t1, t2
; RV32IM-NEXT:    xor a2, a2, a4
; RV32IM-NEXT:    xor a3, a3, t3
; RV32IM-NEXT:    xor a2, a2, t0
; RV32IM-NEXT:    xor a3, a3, t4
; RV32IM-NEXT:    xor a0, a0, a2
; RV32IM-NEXT:    xor a2, a3, t5
; RV32IM-NEXT:    xor a0, a0, a2
; RV32IM-NEXT:    xor a2, t6, s0
; RV32IM-NEXT:    xor a1, a2, a1
; RV32IM-NEXT:    lui a2, 128
; RV32IM-NEXT:    and a2, a5, a2
; RV32IM-NEXT:    mul a2, s10, a2
; RV32IM-NEXT:    lui a3, 256
; RV32IM-NEXT:    and a3, a5, a3
; RV32IM-NEXT:    mul a3, s10, a3
; RV32IM-NEXT:    lui a4, 512
; RV32IM-NEXT:    and a4, a5, a4
; RV32IM-NEXT:    mul a4, s10, a4
; RV32IM-NEXT:    lui t0, 1024
; RV32IM-NEXT:    and t0, a5, t0
; RV32IM-NEXT:    mul t0, s10, t0
; RV32IM-NEXT:    lui t1, 2048
; RV32IM-NEXT:    and t1, a5, t1
; RV32IM-NEXT:    mul t1, s10, t1
; RV32IM-NEXT:    lui t2, 4096
; RV32IM-NEXT:    and t2, a5, t2
; RV32IM-NEXT:    mul t2, s10, t2
; RV32IM-NEXT:    lui t3, 8192
; RV32IM-NEXT:    and t3, a5, t3
; RV32IM-NEXT:    mul t3, s10, t3
; RV32IM-NEXT:    and t4, a5, s2
; RV32IM-NEXT:    mul t4, s10, t4
; RV32IM-NEXT:    and t5, a5, s3
; RV32IM-NEXT:    mul t5, s10, t5
; RV32IM-NEXT:    and t6, a5, s5
; RV32IM-NEXT:    mul t6, s10, t6
; RV32IM-NEXT:    and s0, a5, s7
; RV32IM-NEXT:    mul s0, s10, s0
; RV32IM-NEXT:    and s9, a5, s11
; RV32IM-NEXT:    mul s9, s10, s9
; RV32IM-NEXT:    lui s2, 524288
; RV32IM-NEXT:    and a5, a5, s2
; RV32IM-NEXT:    xor t0, t0, t1
; RV32IM-NEXT:    mul a5, s10, a5
; RV32IM-NEXT:    xor a1, a1, a2
; RV32IM-NEXT:    xor a2, t0, t2
; RV32IM-NEXT:    xor a1, a1, a3
; RV32IM-NEXT:    xor a2, a2, t3
; RV32IM-NEXT:    xor a1, a1, a4
; RV32IM-NEXT:    xor a2, a2, t4
; RV32IM-NEXT:    xor a0, a0, a1
; RV32IM-NEXT:    xor a1, a2, t5
; RV32IM-NEXT:    xor a1, a1, t6
; RV32IM-NEXT:    xor a2, s0, s9
; RV32IM-NEXT:    xor a0, a0, a1
; RV32IM-NEXT:    xor a2, a2, a5
; RV32IM-NEXT:    xor a1, a6, a7
; RV32IM-NEXT:    xor a0, a0, a2
; RV32IM-NEXT:    xor a0, a0, a1
; RV32IM-NEXT:    lw a1, 12(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    srli a1, a1, 1
; RV32IM-NEXT:    xor a0, a1, a0
; RV32IM-NEXT:    srli a1, a0, 8
; RV32IM-NEXT:    and a1, a1, s4
; RV32IM-NEXT:    lw a2, 112(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a2, s10, a2
; RV32IM-NEXT:    lw a3, 108(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a3, s10, a3
; RV32IM-NEXT:    lw a4, 92(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a4, s10, a4
; RV32IM-NEXT:    lw a5, 88(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a5, s10, a5
; RV32IM-NEXT:    lw a6, 72(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a6, s10, a6
; RV32IM-NEXT:    lw a7, 60(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a7, s10, a7
; RV32IM-NEXT:    lw t0, 52(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t0, s10, t0
; RV32IM-NEXT:    srli t1, a0, 24
; RV32IM-NEXT:    and t2, a0, s4
; RV32IM-NEXT:    slli a0, a0, 24
; RV32IM-NEXT:    slli t2, t2, 8
; RV32IM-NEXT:    or a1, a1, t1
; RV32IM-NEXT:    or a0, a0, t2
; RV32IM-NEXT:    or a0, a0, a1
; RV32IM-NEXT:    xor a2, a3, a2
; RV32IM-NEXT:    xor a4, a4, a5
; RV32IM-NEXT:    xor a2, a2, a4
; RV32IM-NEXT:    xor a1, a6, a7
; RV32IM-NEXT:    xor a1, a1, t0
; RV32IM-NEXT:    srli a3, a0, 4
; RV32IM-NEXT:    and a0, a0, ra
; RV32IM-NEXT:    lw a4, 84(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a4, s10, a4
; RV32IM-NEXT:    and a3, a3, ra
; RV32IM-NEXT:    slli a0, a0, 4
; RV32IM-NEXT:    or a0, a3, a0
; RV32IM-NEXT:    xor a2, a2, a1
; RV32IM-NEXT:    lw a1, 104(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a3, s10, a1
; RV32IM-NEXT:    lw a1, 96(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a5, s10, a1
; RV32IM-NEXT:    srli a1, a0, 2
; RV32IM-NEXT:    lw t6, 8(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    and a0, a0, t6
; RV32IM-NEXT:    and a1, a1, t6
; RV32IM-NEXT:    slli a0, a0, 2
; RV32IM-NEXT:    or a1, a1, a0
; RV32IM-NEXT:    xor a0, a2, a4
; RV32IM-NEXT:    lw a2, 116(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a2, s10, a2
; RV32IM-NEXT:    lw a4, 100(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a4, s10, a4
; RV32IM-NEXT:    lw a6, 80(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a6, s10, a6
; RV32IM-NEXT:    lw a7, 68(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a7, s10, a7
; RV32IM-NEXT:    xor a3, a3, a5
; RV32IM-NEXT:    lw a5, 76(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a5, s10, a5
; RV32IM-NEXT:    lw t0, 136(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t0, s10, t0
; RV32IM-NEXT:    lw t1, 56(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t1, s10, t1
; RV32IM-NEXT:    lw t2, 64(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t2, s10, t2
; RV32IM-NEXT:    lw t3, 40(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t3, s10, t3
; RV32IM-NEXT:    lw t4, 48(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t4, s10, t4
; RV32IM-NEXT:    lw t5, 24(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t5, s10, t5
; RV32IM-NEXT:    xor a2, a3, a2
; RV32IM-NEXT:    lw a3, 32(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a3, s10, a3
; RV32IM-NEXT:    xor a2, a2, a4
; RV32IM-NEXT:    xor a4, a6, a7
; RV32IM-NEXT:    xor a4, a4, a5
; RV32IM-NEXT:    lw a5, 28(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a5, s10, a5
; RV32IM-NEXT:    xor a4, a4, t1
; RV32IM-NEXT:    lw a6, 36(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a6, s10, a6
; RV32IM-NEXT:    xor a2, a2, t0
; RV32IM-NEXT:    xor a4, a4, t2
; RV32IM-NEXT:    xor a4, a4, t3
; RV32IM-NEXT:    xor a7, t4, t5
; RV32IM-NEXT:    xor a3, a7, a3
; RV32IM-NEXT:    xor a2, a0, a2
; RV32IM-NEXT:    lw a7, 148(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a7, s10, a7
; RV32IM-NEXT:    lw t0, 16(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t0, s10, t0
; RV32IM-NEXT:    xor a2, a2, a4
; RV32IM-NEXT:    xor a3, a3, a5
; RV32IM-NEXT:    xor a3, a3, a6
; RV32IM-NEXT:    mul a4, s10, s8
; RV32IM-NEXT:    srli a5, a1, 1
; RV32IM-NEXT:    and a1, a1, s1
; RV32IM-NEXT:    lw s9, 168(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    and a5, a5, s9
; RV32IM-NEXT:    slli a1, a1, 1
; RV32IM-NEXT:    or a1, a5, a1
; RV32IM-NEXT:    sw a1, 148(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    xor s5, a2, a3
; RV32IM-NEXT:    xor a1, a7, t0
; RV32IM-NEXT:    and a2, s5, s4
; RV32IM-NEXT:    slli a0, a0, 24
; RV32IM-NEXT:    slli a2, a2, 8
; RV32IM-NEXT:    or a0, a0, a2
; RV32IM-NEXT:    sw a0, 136(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    xor a1, a1, a4
; RV32IM-NEXT:    lw a4, 140(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    srli a0, a4, 8
; RV32IM-NEXT:    and a2, a4, s4
; RV32IM-NEXT:    and a0, a0, s4
; RV32IM-NEXT:    slli a2, a2, 8
; RV32IM-NEXT:    srli a3, a4, 24
; RV32IM-NEXT:    slli a4, a4, 24
; RV32IM-NEXT:    or a0, a0, a3
; RV32IM-NEXT:    or a2, a4, a2
; RV32IM-NEXT:    or a0, a2, a0
; RV32IM-NEXT:    lw a2, 20(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a2, s10, a2
; RV32IM-NEXT:    srli a3, a0, 4
; RV32IM-NEXT:    and a0, a0, ra
; RV32IM-NEXT:    and a3, a3, ra
; RV32IM-NEXT:    slli a0, a0, 4
; RV32IM-NEXT:    or a0, a3, a0
; RV32IM-NEXT:    lw a3, 44(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a3, s10, a3
; RV32IM-NEXT:    srli a4, a0, 2
; RV32IM-NEXT:    and a0, a0, t6
; RV32IM-NEXT:    and a4, a4, t6
; RV32IM-NEXT:    slli a0, a0, 2
; RV32IM-NEXT:    xor a1, a1, a2
; RV32IM-NEXT:    or a0, a4, a0
; RV32IM-NEXT:    srli a2, a0, 1
; RV32IM-NEXT:    and a0, a0, s1
; RV32IM-NEXT:    and a2, a2, s1
; RV32IM-NEXT:    slli a4, a0, 1
; RV32IM-NEXT:    xor a0, a1, a3
; RV32IM-NEXT:    or t1, a2, a4
; RV32IM-NEXT:    lw a5, 144(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    srli a1, a5, 8
; RV32IM-NEXT:    and a2, a5, s4
; RV32IM-NEXT:    and a1, a1, s4
; RV32IM-NEXT:    slli a2, a2, 8
; RV32IM-NEXT:    srli a4, a5, 24
; RV32IM-NEXT:    slli a5, a5, 24
; RV32IM-NEXT:    or a1, a1, a4
; RV32IM-NEXT:    or a2, a5, a2
; RV32IM-NEXT:    or a1, a2, a1
; RV32IM-NEXT:    srli a2, t1, 8
; RV32IM-NEXT:    and a2, a2, s4
; RV32IM-NEXT:    srli a4, a1, 4
; RV32IM-NEXT:    and a4, a4, ra
; RV32IM-NEXT:    and a1, a1, ra
; RV32IM-NEXT:    slli a1, a1, 4
; RV32IM-NEXT:    srli a5, t1, 24
; RV32IM-NEXT:    or a2, a2, a5
; RV32IM-NEXT:    or a1, a4, a1
; RV32IM-NEXT:    srli a4, a1, 2
; RV32IM-NEXT:    and a1, a1, t6
; RV32IM-NEXT:    and a4, a4, t6
; RV32IM-NEXT:    slli a1, a1, 2
; RV32IM-NEXT:    or a1, a4, a1
; RV32IM-NEXT:    and a4, t1, s4
; RV32IM-NEXT:    slli a4, a4, 8
; RV32IM-NEXT:    srli a5, a1, 1
; RV32IM-NEXT:    and a5, a5, s1
; RV32IM-NEXT:    and a1, a1, s1
; RV32IM-NEXT:    slli a1, a1, 1
; RV32IM-NEXT:    slli a6, t1, 24
; RV32IM-NEXT:    or a4, a6, a4
; RV32IM-NEXT:    or t4, a5, a1
; RV32IM-NEXT:    srli a1, t4, 8
; RV32IM-NEXT:    mv s7, s4
; RV32IM-NEXT:    and a5, t4, s4
; RV32IM-NEXT:    and a1, a1, s4
; RV32IM-NEXT:    slli a5, a5, 8
; RV32IM-NEXT:    srli a6, t4, 24
; RV32IM-NEXT:    slli a7, t4, 24
; RV32IM-NEXT:    or a1, a1, a6
; RV32IM-NEXT:    or a5, a7, a5
; RV32IM-NEXT:    or a2, a4, a2
; RV32IM-NEXT:    or a1, a5, a1
; RV32IM-NEXT:    srli a4, a2, 4
; RV32IM-NEXT:    and a2, a2, ra
; RV32IM-NEXT:    and a4, a4, ra
; RV32IM-NEXT:    slli a2, a2, 4
; RV32IM-NEXT:    srli a5, a1, 4
; RV32IM-NEXT:    and a1, a1, ra
; RV32IM-NEXT:    and a5, a5, ra
; RV32IM-NEXT:    mv s11, ra
; RV32IM-NEXT:    slli a1, a1, 4
; RV32IM-NEXT:    or a2, a4, a2
; RV32IM-NEXT:    or a1, a5, a1
; RV32IM-NEXT:    srli a4, a2, 2
; RV32IM-NEXT:    mv ra, t6
; RV32IM-NEXT:    and a2, a2, t6
; RV32IM-NEXT:    and a4, a4, t6
; RV32IM-NEXT:    slli a2, a2, 2
; RV32IM-NEXT:    srli a5, a1, 2
; RV32IM-NEXT:    and a1, a1, t6
; RV32IM-NEXT:    and a5, a5, t6
; RV32IM-NEXT:    slli a1, a1, 2
; RV32IM-NEXT:    or a2, a4, a2
; RV32IM-NEXT:    or a1, a5, a1
; RV32IM-NEXT:    srli a4, a2, 1
; RV32IM-NEXT:    and a2, a2, s1
; RV32IM-NEXT:    and a4, a4, s1
; RV32IM-NEXT:    slli a2, a2, 1
; RV32IM-NEXT:    srli a5, a1, 1
; RV32IM-NEXT:    and a1, a1, s1
; RV32IM-NEXT:    and a5, a5, s1
; RV32IM-NEXT:    mv s6, s1
; RV32IM-NEXT:    slli a1, a1, 1
; RV32IM-NEXT:    or t2, a4, a2
; RV32IM-NEXT:    or t3, a5, a1
; RV32IM-NEXT:    lw a1, 120(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a1, s10, a1
; RV32IM-NEXT:    andi a2, t3, 2
; RV32IM-NEXT:    mul a2, t2, a2
; RV32IM-NEXT:    andi a4, t3, 1
; RV32IM-NEXT:    mul a4, t2, a4
; RV32IM-NEXT:    andi a5, t3, 4
; RV32IM-NEXT:    mul a5, t2, a5
; RV32IM-NEXT:    andi a6, t3, 8
; RV32IM-NEXT:    mul a6, t2, a6
; RV32IM-NEXT:    andi a7, t3, 16
; RV32IM-NEXT:    mul a7, t2, a7
; RV32IM-NEXT:    andi t0, t3, 32
; RV32IM-NEXT:    mul t0, t2, t0
; RV32IM-NEXT:    andi t5, t3, 64
; RV32IM-NEXT:    mul t5, t2, t5
; RV32IM-NEXT:    andi t6, t3, 128
; RV32IM-NEXT:    lw a3, 128(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s0, s10, a3
; RV32IM-NEXT:    mul t6, t2, t6
; RV32IM-NEXT:    andi s1, t3, 256
; RV32IM-NEXT:    andi s2, t3, 512
; RV32IM-NEXT:    mul s1, t2, s1
; RV32IM-NEXT:    mul s2, t2, s2
; RV32IM-NEXT:    xor a0, a0, a1
; RV32IM-NEXT:    xor a2, a4, a2
; RV32IM-NEXT:    xor a1, a5, a6
; RV32IM-NEXT:    xor a4, a7, t0
; RV32IM-NEXT:    xor a1, a2, a1
; RV32IM-NEXT:    xor a2, a4, t5
; RV32IM-NEXT:    xor a0, a0, s0
; RV32IM-NEXT:    xor a1, a1, a2
; RV32IM-NEXT:    lw a2, 132(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a2, s10, a2
; RV32IM-NEXT:    xor a1, a1, t6
; RV32IM-NEXT:    xor a4, s1, s2
; RV32IM-NEXT:    andi a5, t3, 1024
; RV32IM-NEXT:    mul a5, t2, a5
; RV32IM-NEXT:    lui a3, 2
; RV32IM-NEXT:    and a6, t3, a3
; RV32IM-NEXT:    mul a6, t2, a6
; RV32IM-NEXT:    lui a3, 4
; RV32IM-NEXT:    and a7, t3, a3
; RV32IM-NEXT:    mul a7, t2, a7
; RV32IM-NEXT:    lw s10, 124(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    and t0, t3, s10
; RV32IM-NEXT:    mul t0, t2, t0
; RV32IM-NEXT:    lui a3, 1
; RV32IM-NEXT:    and t5, t3, a3
; RV32IM-NEXT:    mul t5, t2, t5
; RV32IM-NEXT:    lui a3, 8
; RV32IM-NEXT:    and t6, t3, a3
; RV32IM-NEXT:    mul t6, t2, t6
; RV32IM-NEXT:    lui a3, 16
; RV32IM-NEXT:    and s0, t3, a3
; RV32IM-NEXT:    mul s0, t2, s0
; RV32IM-NEXT:    lui a3, 32
; RV32IM-NEXT:    and s1, t3, a3
; RV32IM-NEXT:    mul s1, t2, s1
; RV32IM-NEXT:    lui a3, 64
; RV32IM-NEXT:    and s2, t3, a3
; RV32IM-NEXT:    xor a6, a6, a7
; RV32IM-NEXT:    mul a7, t2, s2
; RV32IM-NEXT:    lui a3, 128
; RV32IM-NEXT:    and s2, t3, a3
; RV32IM-NEXT:    lui a3, 256
; RV32IM-NEXT:    and s3, t3, a3
; RV32IM-NEXT:    mul s2, t2, s2
; RV32IM-NEXT:    mul s3, t2, s3
; RV32IM-NEXT:    xor a4, a4, a5
; RV32IM-NEXT:    xor a5, a6, t6
; RV32IM-NEXT:    xor a4, a4, t0
; RV32IM-NEXT:    xor a5, a5, s0
; RV32IM-NEXT:    xor a4, a4, t5
; RV32IM-NEXT:    xor a5, a5, s1
; RV32IM-NEXT:    xor a5, a5, a7
; RV32IM-NEXT:    xor a4, a1, a4
; RV32IM-NEXT:    xor a0, a0, a2
; RV32IM-NEXT:    xor a4, a4, a5
; RV32IM-NEXT:    xor a2, s2, s3
; RV32IM-NEXT:    lui s8, 512
; RV32IM-NEXT:    and a5, t3, s8
; RV32IM-NEXT:    mul a5, t2, a5
; RV32IM-NEXT:    lui a3, 1024
; RV32IM-NEXT:    and a6, t3, a3
; RV32IM-NEXT:    mul a6, t2, a6
; RV32IM-NEXT:    lui a3, 2048
; RV32IM-NEXT:    and a7, t3, a3
; RV32IM-NEXT:    mul a7, t2, a7
; RV32IM-NEXT:    lui a3, 4096
; RV32IM-NEXT:    and t0, t3, a3
; RV32IM-NEXT:    mul t0, t2, t0
; RV32IM-NEXT:    lui a3, 8192
; RV32IM-NEXT:    and t5, t3, a3
; RV32IM-NEXT:    mul t5, t2, t5
; RV32IM-NEXT:    lui a3, 16384
; RV32IM-NEXT:    and t6, t3, a3
; RV32IM-NEXT:    mul t6, t2, t6
; RV32IM-NEXT:    lui a3, 32768
; RV32IM-NEXT:    and s0, t3, a3
; RV32IM-NEXT:    mul s0, t2, s0
; RV32IM-NEXT:    lui a3, 65536
; RV32IM-NEXT:    and s1, t3, a3
; RV32IM-NEXT:    mul s1, t2, s1
; RV32IM-NEXT:    lui a3, 131072
; RV32IM-NEXT:    and s2, t3, a3
; RV32IM-NEXT:    mul s2, t2, s2
; RV32IM-NEXT:    lui a3, 262144
; RV32IM-NEXT:    and s3, t3, a3
; RV32IM-NEXT:    xor a2, a2, a5
; RV32IM-NEXT:    mul a5, t2, s3
; RV32IM-NEXT:    xor t0, t0, t5
; RV32IM-NEXT:    lui a3, 524288
; RV32IM-NEXT:    and t3, t3, a3
; RV32IM-NEXT:    xor t0, t0, t6
; RV32IM-NEXT:    mul t2, t2, t3
; RV32IM-NEXT:    xor a2, a2, a6
; RV32IM-NEXT:    xor a6, t0, s0
; RV32IM-NEXT:    xor a2, a2, a7
; RV32IM-NEXT:    xor a6, a6, s1
; RV32IM-NEXT:    xor a2, a4, a2
; RV32IM-NEXT:    xor a4, a6, s2
; RV32IM-NEXT:    xor a4, a4, a5
; RV32IM-NEXT:    and a5, a2, s4
; RV32IM-NEXT:    slli a1, a1, 24
; RV32IM-NEXT:    slli a5, a5, 8
; RV32IM-NEXT:    or a1, a1, a5
; RV32IM-NEXT:    xor a4, a4, t2
; RV32IM-NEXT:    lw t0, 152(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    srli a5, t0, 8
; RV32IM-NEXT:    and a6, t0, s4
; RV32IM-NEXT:    and a5, a5, s4
; RV32IM-NEXT:    slli a6, a6, 8
; RV32IM-NEXT:    srli a7, t0, 24
; RV32IM-NEXT:    slli t0, t0, 24
; RV32IM-NEXT:    or a5, a5, a7
; RV32IM-NEXT:    or a6, t0, a6
; RV32IM-NEXT:    xor a4, a2, a4
; RV32IM-NEXT:    srli a2, a2, 8
; RV32IM-NEXT:    and a2, a2, s4
; RV32IM-NEXT:    srli a4, a4, 24
; RV32IM-NEXT:    or a2, a2, a4
; RV32IM-NEXT:    or a4, a6, a5
; RV32IM-NEXT:    srli a5, a4, 4
; RV32IM-NEXT:    and a4, a4, s11
; RV32IM-NEXT:    and a5, a5, s11
; RV32IM-NEXT:    slli a4, a4, 4
; RV32IM-NEXT:    or a1, a1, a2
; RV32IM-NEXT:    or a4, a5, a4
; RV32IM-NEXT:    srli a2, a1, 4
; RV32IM-NEXT:    and a1, a1, s11
; RV32IM-NEXT:    and a2, a2, s11
; RV32IM-NEXT:    slli a1, a1, 4
; RV32IM-NEXT:    srli a5, a4, 2
; RV32IM-NEXT:    and a4, a4, ra
; RV32IM-NEXT:    and a5, a5, ra
; RV32IM-NEXT:    slli a4, a4, 2
; RV32IM-NEXT:    or a1, a2, a1
; RV32IM-NEXT:    or a4, a5, a4
; RV32IM-NEXT:    srli a2, a1, 2
; RV32IM-NEXT:    and a1, a1, ra
; RV32IM-NEXT:    and a2, a2, ra
; RV32IM-NEXT:    slli a1, a1, 2
; RV32IM-NEXT:    srli a5, a4, 1
; RV32IM-NEXT:    and a4, a4, s6
; RV32IM-NEXT:    and a5, a5, s6
; RV32IM-NEXT:    slli a4, a4, 1
; RV32IM-NEXT:    or a2, a2, a1
; RV32IM-NEXT:    or a1, a5, a4
; RV32IM-NEXT:    xor a0, s5, a0
; RV32IM-NEXT:    srli a4, s5, 8
; RV32IM-NEXT:    and a7, a4, s4
; RV32IM-NEXT:    srli a4, a2, 1
; RV32IM-NEXT:    srli a0, a0, 24
; RV32IM-NEXT:    and t0, a4, s9
; RV32IM-NEXT:    and a2, a2, s6
; RV32IM-NEXT:    andi a3, t4, 2
; RV32IM-NEXT:    sw a3, 100(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t2, a1, a3
; RV32IM-NEXT:    andi a3, t4, 1
; RV32IM-NEXT:    sw a3, 92(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t3, a1, a3
; RV32IM-NEXT:    andi a3, t4, 4
; RV32IM-NEXT:    sw a3, 88(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a3, a1, a3
; RV32IM-NEXT:    andi a4, t4, 8
; RV32IM-NEXT:    sw a4, 84(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t5, a1, a4
; RV32IM-NEXT:    andi a4, t4, 16
; RV32IM-NEXT:    sw a4, 80(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t6, a1, a4
; RV32IM-NEXT:    andi a4, t4, 32
; RV32IM-NEXT:    sw a4, 76(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s0, a1, a4
; RV32IM-NEXT:    andi a4, t4, 64
; RV32IM-NEXT:    sw a4, 72(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s1, a1, a4
; RV32IM-NEXT:    andi a4, t4, 128
; RV32IM-NEXT:    sw a4, 112(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s2, a1, a4
; RV32IM-NEXT:    andi a4, t4, 256
; RV32IM-NEXT:    sw a4, 120(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s3, a1, a4
; RV32IM-NEXT:    andi a4, t4, 512
; RV32IM-NEXT:    sw a4, 152(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s4, a1, a4
; RV32IM-NEXT:    andi a4, t4, 1024
; RV32IM-NEXT:    sw a4, 144(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    slli a2, a2, 1
; RV32IM-NEXT:    mul s5, a1, a4
; RV32IM-NEXT:    or a0, a7, a0
; RV32IM-NEXT:    sw a0, 32(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    or a0, t0, a2
; RV32IM-NEXT:    sw a0, 24(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    xor a0, t3, t2
; RV32IM-NEXT:    xor a2, a3, t5
; RV32IM-NEXT:    xor a0, a0, a2
; RV32IM-NEXT:    xor a2, t6, s0
; RV32IM-NEXT:    xor a2, a2, s1
; RV32IM-NEXT:    xor a7, s2, s3
; RV32IM-NEXT:    xor a0, a0, a2
; RV32IM-NEXT:    xor a2, a7, s4
; RV32IM-NEXT:    xor a2, a2, s5
; RV32IM-NEXT:    and a3, t4, s10
; RV32IM-NEXT:    sw a3, 108(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mv s5, s10
; RV32IM-NEXT:    xor a5, a0, a2
; RV32IM-NEXT:    mul a4, a1, a3
; RV32IM-NEXT:    lui a0, 1
; RV32IM-NEXT:    and a2, t4, a0
; RV32IM-NEXT:    sw a2, 104(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui a0, 2
; RV32IM-NEXT:    and a0, t4, a0
; RV32IM-NEXT:    sw a0, 68(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a7, a1, a2
; RV32IM-NEXT:    mul t0, a1, a0
; RV32IM-NEXT:    lui a0, 4
; RV32IM-NEXT:    and a2, t4, a0
; RV32IM-NEXT:    sw a2, 56(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui a0, 8
; RV32IM-NEXT:    and a0, t4, a0
; RV32IM-NEXT:    sw a0, 64(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t2, a1, a2
; RV32IM-NEXT:    mul t3, a1, a0
; RV32IM-NEXT:    lui a0, 16
; RV32IM-NEXT:    and a2, t4, a0
; RV32IM-NEXT:    sw a2, 52(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui a0, 32
; RV32IM-NEXT:    and a0, t4, a0
; RV32IM-NEXT:    sw a0, 60(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a3, a1, a2
; RV32IM-NEXT:    mul t5, a1, a0
; RV32IM-NEXT:    lui a0, 64
; RV32IM-NEXT:    and a2, t4, a0
; RV32IM-NEXT:    sw a2, 48(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui a0, 128
; RV32IM-NEXT:    and a0, t4, a0
; RV32IM-NEXT:    sw a0, 96(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t6, a1, a2
; RV32IM-NEXT:    mul s0, a1, a0
; RV32IM-NEXT:    lui a0, 256
; RV32IM-NEXT:    and a0, t4, a0
; RV32IM-NEXT:    sw a0, 128(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    and a2, t4, s8
; RV32IM-NEXT:    sw a2, 140(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s1, a1, a0
; RV32IM-NEXT:    mul s10, a1, a2
; RV32IM-NEXT:    lui a0, 1024
; RV32IM-NEXT:    and a0, t4, a0
; RV32IM-NEXT:    sw a0, 116(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui a2, 2048
; RV32IM-NEXT:    and a6, t4, a2
; RV32IM-NEXT:    sw a6, 132(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a2, a1, a0
; RV32IM-NEXT:    mul a0, a1, a6
; RV32IM-NEXT:    xor a4, a4, a7
; RV32IM-NEXT:    xor a7, a3, t5
; RV32IM-NEXT:    xor a4, a4, t0
; RV32IM-NEXT:    xor a7, a7, t6
; RV32IM-NEXT:    xor a4, a4, t2
; RV32IM-NEXT:    xor a7, a7, s0
; RV32IM-NEXT:    xor a4, a4, t3
; RV32IM-NEXT:    xor a7, a7, s1
; RV32IM-NEXT:    xor s0, a5, a4
; RV32IM-NEXT:    xor t6, a7, s10
; RV32IM-NEXT:    xor a0, a2, a0
; RV32IM-NEXT:    lw a3, 156(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    srli a2, a3, 8
; RV32IM-NEXT:    and a2, a2, s7
; RV32IM-NEXT:    srli a5, a3, 24
; RV32IM-NEXT:    or a2, a2, a5
; RV32IM-NEXT:    lui a4, 4096
; RV32IM-NEXT:    and a4, t4, a4
; RV32IM-NEXT:    sw a4, 44(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a5, a1, a4
; RV32IM-NEXT:    and a7, a3, s7
; RV32IM-NEXT:    slli a7, a7, 8
; RV32IM-NEXT:    slli t2, a3, 24
; RV32IM-NEXT:    or a7, t2, a7
; RV32IM-NEXT:    lui a3, 8192
; RV32IM-NEXT:    and a3, t4, a3
; RV32IM-NEXT:    sw a3, 156(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    or a2, a7, a2
; RV32IM-NEXT:    mul a7, a1, a3
; RV32IM-NEXT:    srli t2, a2, 4
; RV32IM-NEXT:    and a2, a2, s11
; RV32IM-NEXT:    and t2, t2, s11
; RV32IM-NEXT:    slli a2, a2, 4
; RV32IM-NEXT:    xor a0, a0, a5
; RV32IM-NEXT:    or a2, t2, a2
; RV32IM-NEXT:    srli a5, a2, 2
; RV32IM-NEXT:    and a2, a2, ra
; RV32IM-NEXT:    and a5, a5, ra
; RV32IM-NEXT:    slli a2, a2, 2
; RV32IM-NEXT:    xor t5, a0, a7
; RV32IM-NEXT:    or a2, a5, a2
; RV32IM-NEXT:    srli a0, a2, 1
; RV32IM-NEXT:    and a2, a2, s6
; RV32IM-NEXT:    and a0, a0, s6
; RV32IM-NEXT:    slli a2, a2, 1
; RV32IM-NEXT:    or a5, a0, a2
; RV32IM-NEXT:    lui s1, 16384
; RV32IM-NEXT:    and a6, t4, s1
; RV32IM-NEXT:    sw a6, 12(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui s2, 32768
; RV32IM-NEXT:    and a7, t4, s2
; RV32IM-NEXT:    sw a7, 16(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui s3, 65536
; RV32IM-NEXT:    and a4, t4, s3
; RV32IM-NEXT:    sw a4, 20(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui s4, 131072
; RV32IM-NEXT:    and a3, t4, s4
; RV32IM-NEXT:    sw a3, 28(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui s9, 262144
; RV32IM-NEXT:    and a2, t4, s9
; RV32IM-NEXT:    sw a2, 36(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui a0, 524288
; RV32IM-NEXT:    and a0, t4, a0
; RV32IM-NEXT:    sw a0, 40(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a6, a1, a6
; RV32IM-NEXT:    mul t3, a1, a7
; RV32IM-NEXT:    mul s10, a1, a4
; RV32IM-NEXT:    mul t2, a1, a3
; RV32IM-NEXT:    mul a7, a1, a2
; RV32IM-NEXT:    mul t4, a1, a0
; RV32IM-NEXT:    andi a0, a5, 2
; RV32IM-NEXT:    mul t0, t1, a0
; RV32IM-NEXT:    andi a2, a5, 1
; RV32IM-NEXT:    mul a2, t1, a2
; RV32IM-NEXT:    andi a1, a5, 4
; RV32IM-NEXT:    mul a1, t1, a1
; RV32IM-NEXT:    andi a3, a5, 8
; RV32IM-NEXT:    mul a3, t1, a3
; RV32IM-NEXT:    andi a4, a5, 16
; RV32IM-NEXT:    mul a4, t1, a4
; RV32IM-NEXT:    andi s8, a5, 32
; RV32IM-NEXT:    mul s8, t1, s8
; RV32IM-NEXT:    andi a0, a5, 64
; RV32IM-NEXT:    xor a6, t5, a6
; RV32IM-NEXT:    mul a0, t1, a0
; RV32IM-NEXT:    xor t5, s0, t6
; RV32IM-NEXT:    xor a6, a6, t3
; RV32IM-NEXT:    xor a6, a6, s10
; RV32IM-NEXT:    xor a7, t2, a7
; RV32IM-NEXT:    xor a6, t5, a6
; RV32IM-NEXT:    xor a7, a7, t4
; RV32IM-NEXT:    xor a2, a2, t0
; RV32IM-NEXT:    xor a1, a1, a3
; RV32IM-NEXT:    xor a1, a2, a1
; RV32IM-NEXT:    xor a2, a4, s8
; RV32IM-NEXT:    xor a0, a2, a0
; RV32IM-NEXT:    andi a2, a5, 128
; RV32IM-NEXT:    mul a2, t1, a2
; RV32IM-NEXT:    andi a3, a5, 256
; RV32IM-NEXT:    mul a3, t1, a3
; RV32IM-NEXT:    andi a4, a5, 512
; RV32IM-NEXT:    mul a4, t1, a4
; RV32IM-NEXT:    andi t0, a5, 1024
; RV32IM-NEXT:    mul t0, t1, t0
; RV32IM-NEXT:    and t2, a5, s5
; RV32IM-NEXT:    mul t2, t1, t2
; RV32IM-NEXT:    lui t3, 1
; RV32IM-NEXT:    and t3, a5, t3
; RV32IM-NEXT:    mul t3, t1, t3
; RV32IM-NEXT:    lui t4, 2
; RV32IM-NEXT:    and t4, a5, t4
; RV32IM-NEXT:    mul t4, t1, t4
; RV32IM-NEXT:    lui t5, 4
; RV32IM-NEXT:    and t5, a5, t5
; RV32IM-NEXT:    mul t5, t1, t5
; RV32IM-NEXT:    lui t6, 8
; RV32IM-NEXT:    and t6, a5, t6
; RV32IM-NEXT:    mul t6, t1, t6
; RV32IM-NEXT:    lui s0, 16
; RV32IM-NEXT:    and s0, a5, s0
; RV32IM-NEXT:    mul s0, t1, s0
; RV32IM-NEXT:    lui s5, 32
; RV32IM-NEXT:    and s8, a5, s5
; RV32IM-NEXT:    mul s8, t1, s8
; RV32IM-NEXT:    lui s5, 64
; RV32IM-NEXT:    and s10, a5, s5
; RV32IM-NEXT:    xor a0, a1, a0
; RV32IM-NEXT:    mul a1, t1, s10
; RV32IM-NEXT:    xor a2, a2, a3
; RV32IM-NEXT:    xor a3, t2, t3
; RV32IM-NEXT:    xor a2, a2, a4
; RV32IM-NEXT:    xor a3, a3, t4
; RV32IM-NEXT:    xor a2, a2, t0
; RV32IM-NEXT:    xor a3, a3, t5
; RV32IM-NEXT:    xor a0, a0, a2
; RV32IM-NEXT:    xor a2, a3, t6
; RV32IM-NEXT:    xor t0, a0, a2
; RV32IM-NEXT:    xor a0, s0, s8
; RV32IM-NEXT:    xor a0, a0, a1
; RV32IM-NEXT:    lui a1, 128
; RV32IM-NEXT:    and a1, a5, a1
; RV32IM-NEXT:    lui a2, 256
; RV32IM-NEXT:    and a2, a5, a2
; RV32IM-NEXT:    lui a3, 512
; RV32IM-NEXT:    and a3, a5, a3
; RV32IM-NEXT:    lui a4, 1024
; RV32IM-NEXT:    and a4, a5, a4
; RV32IM-NEXT:    lui t2, 2048
; RV32IM-NEXT:    and t2, a5, t2
; RV32IM-NEXT:    lui t3, 4096
; RV32IM-NEXT:    and t3, a5, t3
; RV32IM-NEXT:    lui t4, 8192
; RV32IM-NEXT:    and t4, a5, t4
; RV32IM-NEXT:    and t5, a5, s1
; RV32IM-NEXT:    and t6, a5, s2
; RV32IM-NEXT:    and s0, a5, s3
; RV32IM-NEXT:    and s8, a5, s4
; RV32IM-NEXT:    and s10, a5, s9
; RV32IM-NEXT:    lui s1, 524288
; RV32IM-NEXT:    and a5, a5, s1
; RV32IM-NEXT:    mul a4, t1, a4
; RV32IM-NEXT:    mul t2, t1, t2
; RV32IM-NEXT:    mul a1, t1, a1
; RV32IM-NEXT:    mul t3, t1, t3
; RV32IM-NEXT:    mul a2, t1, a2
; RV32IM-NEXT:    mul t4, t1, t4
; RV32IM-NEXT:    mul a3, t1, a3
; RV32IM-NEXT:    mul t5, t1, t5
; RV32IM-NEXT:    mul t6, t1, t6
; RV32IM-NEXT:    mul s0, t1, s0
; RV32IM-NEXT:    mul s8, t1, s8
; RV32IM-NEXT:    mul s10, t1, s10
; RV32IM-NEXT:    xor a4, a4, t2
; RV32IM-NEXT:    mul a5, t1, a5
; RV32IM-NEXT:    xor a0, a0, a1
; RV32IM-NEXT:    xor a1, a4, t3
; RV32IM-NEXT:    xor a0, a0, a2
; RV32IM-NEXT:    xor a1, a1, t4
; RV32IM-NEXT:    xor a0, a0, a3
; RV32IM-NEXT:    xor a1, a1, t5
; RV32IM-NEXT:    xor a0, t0, a0
; RV32IM-NEXT:    xor a1, a1, t6
; RV32IM-NEXT:    xor a1, a1, s0
; RV32IM-NEXT:    xor a2, s8, s10
; RV32IM-NEXT:    xor a0, a0, a1
; RV32IM-NEXT:    xor a2, a2, a5
; RV32IM-NEXT:    xor a1, a6, a7
; RV32IM-NEXT:    xor a0, a0, a2
; RV32IM-NEXT:    xor a0, a0, a1
; RV32IM-NEXT:    lw a1, 24(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    srli a1, a1, 1
; RV32IM-NEXT:    lw a2, 136(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw a3, 32(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    or a2, a2, a3
; RV32IM-NEXT:    xor a0, a1, a0
; RV32IM-NEXT:    srli a1, a2, 4
; RV32IM-NEXT:    and a2, a2, s11
; RV32IM-NEXT:    and a1, a1, s11
; RV32IM-NEXT:    slli a2, a2, 4
; RV32IM-NEXT:    or a1, a1, a2
; RV32IM-NEXT:    srli a2, a0, 8
; RV32IM-NEXT:    and a2, a2, s7
; RV32IM-NEXT:    srli a3, a0, 24
; RV32IM-NEXT:    or a2, a2, a3
; RV32IM-NEXT:    and a3, a0, s7
; RV32IM-NEXT:    slli a0, a0, 24
; RV32IM-NEXT:    slli a3, a3, 8
; RV32IM-NEXT:    or a3, a0, a3
; RV32IM-NEXT:    srli a0, a1, 2
; RV32IM-NEXT:    and a0, a0, ra
; RV32IM-NEXT:    and a1, a1, ra
; RV32IM-NEXT:    lw a4, 100(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a4, t1, a4
; RV32IM-NEXT:    lw a5, 92(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a5, t1, a5
; RV32IM-NEXT:    lw a6, 88(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a6, t1, a6
; RV32IM-NEXT:    lw a7, 84(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a7, t1, a7
; RV32IM-NEXT:    lw t0, 80(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t0, t1, t0
; RV32IM-NEXT:    lw t2, 76(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t2, t1, t2
; RV32IM-NEXT:    slli a1, a1, 2
; RV32IM-NEXT:    lw t3, 72(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t3, t1, t3
; RV32IM-NEXT:    or a0, a0, a1
; RV32IM-NEXT:    or a2, a3, a2
; RV32IM-NEXT:    srli a1, a2, 4
; RV32IM-NEXT:    and a2, a2, s11
; RV32IM-NEXT:    and a1, a1, s11
; RV32IM-NEXT:    slli a2, a2, 4
; RV32IM-NEXT:    or a1, a1, a2
; RV32IM-NEXT:    xor a4, a5, a4
; RV32IM-NEXT:    xor a2, a6, a7
; RV32IM-NEXT:    xor a3, t0, t2
; RV32IM-NEXT:    xor a2, a4, a2
; RV32IM-NEXT:    xor a3, a3, t3
; RV32IM-NEXT:    srli a4, a1, 2
; RV32IM-NEXT:    and a1, a1, ra
; RV32IM-NEXT:    and a4, a4, ra
; RV32IM-NEXT:    slli a1, a1, 2
; RV32IM-NEXT:    lw a5, 112(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a5, t1, a5
; RV32IM-NEXT:    lw a6, 120(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a6, t1, a6
; RV32IM-NEXT:    lw a7, 68(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a7, t1, a7
; RV32IM-NEXT:    lw t0, 56(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t0, t1, t0
; RV32IM-NEXT:    lw t2, 152(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t2, t1, t2
; RV32IM-NEXT:    lw t3, 64(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t3, t1, t3
; RV32IM-NEXT:    lw t4, 144(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t4, t1, t4
; RV32IM-NEXT:    lw t5, 52(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t5, t1, t5
; RV32IM-NEXT:    lw t6, 108(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t6, t1, t6
; RV32IM-NEXT:    lw s0, 60(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s0, t1, s0
; RV32IM-NEXT:    lw s1, 104(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s8, t1, s1
; RV32IM-NEXT:    lw s1, 48(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s10, t1, s1
; RV32IM-NEXT:    or a1, a4, a1
; RV32IM-NEXT:    xor a2, a2, a3
; RV32IM-NEXT:    xor a2, a2, a5
; RV32IM-NEXT:    xor a3, a7, t0
; RV32IM-NEXT:    xor a4, a6, t2
; RV32IM-NEXT:    xor a3, a3, t3
; RV32IM-NEXT:    xor a4, a4, t4
; RV32IM-NEXT:    xor a3, a3, t5
; RV32IM-NEXT:    xor a4, a4, t6
; RV32IM-NEXT:    xor a3, a3, s0
; RV32IM-NEXT:    xor a4, a4, s8
; RV32IM-NEXT:    xor a3, a3, s10
; RV32IM-NEXT:    xor a4, a2, a4
; RV32IM-NEXT:    lw a5, 96(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a5, t1, a5
; RV32IM-NEXT:    lw a6, 44(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a6, t1, a6
; RV32IM-NEXT:    lw a7, 156(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a7, t1, a7
; RV32IM-NEXT:    lw t0, 128(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t0, t1, t0
; RV32IM-NEXT:    lw t2, 12(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t2, t1, t2
; RV32IM-NEXT:    lw t3, 140(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t3, t1, t3
; RV32IM-NEXT:    lw t4, 16(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t4, t1, t4
; RV32IM-NEXT:    lw t5, 116(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t5, t1, t5
; RV32IM-NEXT:    lw t6, 20(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t6, t1, t6
; RV32IM-NEXT:    lw s0, 132(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s0, t1, s0
; RV32IM-NEXT:    lw s1, 28(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s1, t1, s1
; RV32IM-NEXT:    xor a3, a4, a3
; RV32IM-NEXT:    lw a4, 36(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a4, t1, a4
; RV32IM-NEXT:    xor a6, a6, a7
; RV32IM-NEXT:    lw a7, 40(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a7, t1, a7
; RV32IM-NEXT:    xor a5, a5, t0
; RV32IM-NEXT:    xor a6, a6, t2
; RV32IM-NEXT:    xor a5, a5, t3
; RV32IM-NEXT:    xor a6, a6, t4
; RV32IM-NEXT:    xor a5, a5, t5
; RV32IM-NEXT:    xor a6, a6, t6
; RV32IM-NEXT:    xor a5, a5, s0
; RV32IM-NEXT:    xor a6, a6, s1
; RV32IM-NEXT:    xor a3, a3, a5
; RV32IM-NEXT:    xor a4, a6, a4
; RV32IM-NEXT:    xor a4, a4, a7
; RV32IM-NEXT:    srli a5, a3, 8
; RV32IM-NEXT:    and a5, a5, s7
; RV32IM-NEXT:    and a6, a3, s7
; RV32IM-NEXT:    xor a3, a3, a4
; RV32IM-NEXT:    slli a2, a2, 24
; RV32IM-NEXT:    slli a6, a6, 8
; RV32IM-NEXT:    srli a3, a3, 24
; RV32IM-NEXT:    or a2, a2, a6
; RV32IM-NEXT:    or a3, a5, a3
; RV32IM-NEXT:    lw a4, 148(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    srli a4, a4, 1
; RV32IM-NEXT:    or a2, a2, a3
; RV32IM-NEXT:    srli a3, a2, 4
; RV32IM-NEXT:    and a2, a2, s11
; RV32IM-NEXT:    and a3, a3, s11
; RV32IM-NEXT:    slli a2, a2, 4
; RV32IM-NEXT:    srli a5, a1, 1
; RV32IM-NEXT:    or a2, a3, a2
; RV32IM-NEXT:    lw a3, 168(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    and a3, a5, a3
; RV32IM-NEXT:    srli a5, a2, 2
; RV32IM-NEXT:    srli a6, a0, 1
; RV32IM-NEXT:    and a5, a5, ra
; RV32IM-NEXT:    and a2, a2, ra
; RV32IM-NEXT:    slli a7, a6, 31
; RV32IM-NEXT:    and a1, a1, s6
; RV32IM-NEXT:    slli a2, a2, 2
; RV32IM-NEXT:    slli a1, a1, 1
; RV32IM-NEXT:    or a2, a5, a2
; RV32IM-NEXT:    or a1, a3, a1
; RV32IM-NEXT:    srli a3, a2, 1
; RV32IM-NEXT:    srli a1, a1, 1
; RV32IM-NEXT:    slli a5, a3, 31
; RV32IM-NEXT:    or a4, a4, a7
; RV32IM-NEXT:    or a1, a1, a5
; RV32IM-NEXT:    and a5, a6, s6
; RV32IM-NEXT:    and a0, a0, s6
; RV32IM-NEXT:    and a3, a3, s6
; RV32IM-NEXT:    and a2, a2, s6
; RV32IM-NEXT:    slli a0, a0, 1
; RV32IM-NEXT:    slli a2, a2, 1
; RV32IM-NEXT:    or a0, a5, a0
; RV32IM-NEXT:    or a2, a3, a2
; RV32IM-NEXT:    srli a0, a0, 1
; RV32IM-NEXT:    srli a2, a2, 1
; RV32IM-NEXT:    lw a3, 160(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    sw a4, 0(a3)
; RV32IM-NEXT:    sw a0, 4(a3)
; RV32IM-NEXT:    sw a1, 8(a3)
; RV32IM-NEXT:    sw a2, 12(a3)
; RV32IM-NEXT:    lw a3, 164(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    sw a4, 0(a3)
; RV32IM-NEXT:    sw a0, 4(a3)
; RV32IM-NEXT:    sw a1, 8(a3)
; RV32IM-NEXT:    sw a2, 12(a3)
; RV32IM-NEXT:    lw ra, 220(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s0, 216(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s1, 212(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s2, 208(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s3, 204(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s4, 200(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s5, 196(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s6, 192(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s7, 188(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s8, 184(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s9, 180(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s10, 176(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s11, 172(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    addi sp, sp, 224
; RV32IM-NEXT:    ret
;
; RV64IM-LABEL: commutative_clmulh_v2i64:
; RV64IM:       # %bb.0:
; RV64IM-NEXT:    addi sp, sp, -384
; RV64IM-NEXT:    sd ra, 376(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s0, 368(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s1, 360(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s2, 352(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s3, 344(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s4, 336(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s5, 328(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s6, 320(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s7, 312(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s8, 304(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s9, 296(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s10, 288(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s11, 280(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd a5, 272(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd a4, 264(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mv s10, a3
; RV64IM-NEXT:    mv s11, a1
; RV64IM-NEXT:    srli a1, a2, 24
; RV64IM-NEXT:    lui a3, 4080
; RV64IM-NEXT:    and a1, a1, a3
; RV64IM-NEXT:    li t3, 255
; RV64IM-NEXT:    srli a5, a2, 8
; RV64IM-NEXT:    slli t3, t3, 24
; RV64IM-NEXT:    and a5, a5, t3
; RV64IM-NEXT:    sd t3, 16(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    lui a4, 16
; RV64IM-NEXT:    srli a6, a2, 40
; RV64IM-NEXT:    addi a4, a4, -256
; RV64IM-NEXT:    lui t0, 16
; RV64IM-NEXT:    and a6, a6, a4
; RV64IM-NEXT:    srli a7, a2, 56
; RV64IM-NEXT:    or a1, a5, a1
; RV64IM-NEXT:    or a5, a6, a7
; RV64IM-NEXT:    or a1, a1, a5
; RV64IM-NEXT:    and a5, a2, a3
; RV64IM-NEXT:    srliw a6, a2, 24
; RV64IM-NEXT:    slli a5, a5, 24
; RV64IM-NEXT:    slli a6, a6, 32
; RV64IM-NEXT:    or a5, a5, a6
; RV64IM-NEXT:    and a6, a2, a4
; RV64IM-NEXT:    slli a6, a6, 40
; RV64IM-NEXT:    slli a2, a2, 56
; RV64IM-NEXT:    or a2, a2, a6
; RV64IM-NEXT:    lui a6, 61681
; RV64IM-NEXT:    or a2, a2, a5
; RV64IM-NEXT:    addi a7, a6, -241
; RV64IM-NEXT:    or a1, a2, a1
; RV64IM-NEXT:    slli a2, a7, 32
; RV64IM-NEXT:    srli a5, a1, 4
; RV64IM-NEXT:    add a7, a7, a2
; RV64IM-NEXT:    and a2, a5, a7
; RV64IM-NEXT:    and a1, a1, a7
; RV64IM-NEXT:    lui a5, 209715
; RV64IM-NEXT:    slli a1, a1, 4
; RV64IM-NEXT:    addi t1, a5, 819
; RV64IM-NEXT:    or a1, a2, a1
; RV64IM-NEXT:    slli a2, t1, 32
; RV64IM-NEXT:    srli a5, a1, 2
; RV64IM-NEXT:    add t1, t1, a2
; RV64IM-NEXT:    and a2, a5, t1
; RV64IM-NEXT:    and a1, a1, t1
; RV64IM-NEXT:    lui a5, 349525
; RV64IM-NEXT:    slli a1, a1, 2
; RV64IM-NEXT:    addi t2, a5, 1365
; RV64IM-NEXT:    or a1, a2, a1
; RV64IM-NEXT:    slli a2, t2, 32
; RV64IM-NEXT:    srli a5, a1, 1
; RV64IM-NEXT:    add t2, t2, a2
; RV64IM-NEXT:    srli a2, a0, 24
; RV64IM-NEXT:    srli a6, a0, 8
; RV64IM-NEXT:    and a2, a2, a3
; RV64IM-NEXT:    and a6, a6, t3
; RV64IM-NEXT:    or a2, a6, a2
; RV64IM-NEXT:    srli a6, a0, 40
; RV64IM-NEXT:    and a6, a6, a4
; RV64IM-NEXT:    srli t5, a0, 56
; RV64IM-NEXT:    or a6, a6, t5
; RV64IM-NEXT:    and t5, a0, a3
; RV64IM-NEXT:    slli t5, t5, 24
; RV64IM-NEXT:    srliw t6, a0, 24
; RV64IM-NEXT:    slli t6, t6, 32
; RV64IM-NEXT:    and s0, a0, a4
; RV64IM-NEXT:    mv t3, a4
; RV64IM-NEXT:    sd a4, 0(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    slli s0, s0, 40
; RV64IM-NEXT:    slli a0, a0, 56
; RV64IM-NEXT:    or t5, t5, t6
; RV64IM-NEXT:    or a0, a0, s0
; RV64IM-NEXT:    or a2, a2, a6
; RV64IM-NEXT:    or a0, a0, t5
; RV64IM-NEXT:    sd t2, 248(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and a5, a5, t2
; RV64IM-NEXT:    or a0, a0, a2
; RV64IM-NEXT:    srli a2, a0, 4
; RV64IM-NEXT:    sd a7, 232(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and a0, a0, a7
; RV64IM-NEXT:    and a2, a2, a7
; RV64IM-NEXT:    slli a0, a0, 4
; RV64IM-NEXT:    and a1, a1, t2
; RV64IM-NEXT:    or a0, a2, a0
; RV64IM-NEXT:    srli a2, a0, 2
; RV64IM-NEXT:    sd t1, 240(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and a0, a0, t1
; RV64IM-NEXT:    and a2, a2, t1
; RV64IM-NEXT:    slli a0, a0, 2
; RV64IM-NEXT:    slli a1, a1, 1
; RV64IM-NEXT:    or a0, a2, a0
; RV64IM-NEXT:    srli a2, a0, 1
; RV64IM-NEXT:    and a0, a0, t2
; RV64IM-NEXT:    and a2, a2, t2
; RV64IM-NEXT:    slli a0, a0, 1
; RV64IM-NEXT:    or a1, a5, a1
; RV64IM-NEXT:    or a0, a2, a0
; RV64IM-NEXT:    andi a2, a0, 2
; RV64IM-NEXT:    andi a5, a0, 1
; RV64IM-NEXT:    mul a2, a1, a2
; RV64IM-NEXT:    mul a5, a1, a5
; RV64IM-NEXT:    andi a6, a0, 4
; RV64IM-NEXT:    andi t5, a0, 8
; RV64IM-NEXT:    mul a6, a1, a6
; RV64IM-NEXT:    mul t5, a1, t5
; RV64IM-NEXT:    andi t6, a0, 16
; RV64IM-NEXT:    andi s0, a0, 32
; RV64IM-NEXT:    mul t6, a1, t6
; RV64IM-NEXT:    mul s0, a1, s0
; RV64IM-NEXT:    xor a2, a5, a2
; RV64IM-NEXT:    xor a5, a6, t5
; RV64IM-NEXT:    xor a2, a2, a5
; RV64IM-NEXT:    xor a5, t6, s0
; RV64IM-NEXT:    andi a6, a0, 64
; RV64IM-NEXT:    mul a6, a1, a6
; RV64IM-NEXT:    andi t5, a0, 128
; RV64IM-NEXT:    mul t5, a1, t5
; RV64IM-NEXT:    andi t6, a0, 256
; RV64IM-NEXT:    mul t6, a1, t6
; RV64IM-NEXT:    andi s0, a0, 512
; RV64IM-NEXT:    mul s0, a1, s0
; RV64IM-NEXT:    li s2, 1
; RV64IM-NEXT:    andi s1, a0, 1024
; RV64IM-NEXT:    slli a3, s2, 11
; RV64IM-NEXT:    sd a3, 256(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul s1, a1, s1
; RV64IM-NEXT:    and s3, a0, a3
; RV64IM-NEXT:    mul s3, a1, s3
; RV64IM-NEXT:    lui a3, 1
; RV64IM-NEXT:    and s4, a0, a3
; RV64IM-NEXT:    lui a3, 2
; RV64IM-NEXT:    mul s4, a1, s4
; RV64IM-NEXT:    and s5, a0, a3
; RV64IM-NEXT:    mul s5, a1, s5
; RV64IM-NEXT:    lui a3, 4
; RV64IM-NEXT:    and s6, a0, a3
; RV64IM-NEXT:    lui a3, 8
; RV64IM-NEXT:    mul s6, a1, s6
; RV64IM-NEXT:    and s7, a0, a3
; RV64IM-NEXT:    mul s7, a1, s7
; RV64IM-NEXT:    and s8, a0, t0
; RV64IM-NEXT:    xor t6, t6, s0
; RV64IM-NEXT:    mul s0, a1, s8
; RV64IM-NEXT:    xor a5, a5, a6
; RV64IM-NEXT:    xor a6, t6, s1
; RV64IM-NEXT:    xor a2, a2, a5
; RV64IM-NEXT:    xor a6, a6, s3
; RV64IM-NEXT:    xor a5, a2, t5
; RV64IM-NEXT:    xor a2, a6, s4
; RV64IM-NEXT:    xor a6, s5, s6
; RV64IM-NEXT:    lui a3, 32
; RV64IM-NEXT:    xor a6, a6, s7
; RV64IM-NEXT:    and t5, a0, a3
; RV64IM-NEXT:    xor a6, a6, s0
; RV64IM-NEXT:    mul t5, a1, t5
; RV64IM-NEXT:    lui a3, 64
; RV64IM-NEXT:    lui s0, 128
; RV64IM-NEXT:    and t6, a0, a3
; RV64IM-NEXT:    and s0, a0, s0
; RV64IM-NEXT:    mul t6, a1, t6
; RV64IM-NEXT:    mul s0, a1, s0
; RV64IM-NEXT:    lui s1, 256
; RV64IM-NEXT:    lui a3, 512
; RV64IM-NEXT:    and s1, a0, s1
; RV64IM-NEXT:    and s3, a0, a3
; RV64IM-NEXT:    mul s1, a1, s1
; RV64IM-NEXT:    mul s3, a1, s3
; RV64IM-NEXT:    lui a3, 1024
; RV64IM-NEXT:    lui a4, 2048
; RV64IM-NEXT:    and s4, a0, a3
; RV64IM-NEXT:    and s5, a0, a4
; RV64IM-NEXT:    mul s4, a1, s4
; RV64IM-NEXT:    mul s5, a1, s5
; RV64IM-NEXT:    lui a3, 4096
; RV64IM-NEXT:    lui a4, 8192
; RV64IM-NEXT:    and s6, a0, a3
; RV64IM-NEXT:    and s7, a0, a4
; RV64IM-NEXT:    mul s6, a1, s6
; RV64IM-NEXT:    mul s7, a1, s7
; RV64IM-NEXT:    xor a6, a6, t5
; RV64IM-NEXT:    xor s0, s0, s1
; RV64IM-NEXT:    xor a6, a6, t6
; RV64IM-NEXT:    xor t5, s0, s3
; RV64IM-NEXT:    xor t5, t5, s4
; RV64IM-NEXT:    xor a2, a5, a2
; RV64IM-NEXT:    xor a2, a2, a6
; RV64IM-NEXT:    xor a6, t5, s5
; RV64IM-NEXT:    xor a6, a2, a6
; RV64IM-NEXT:    lui a3, 16384
; RV64IM-NEXT:    xor a2, s6, s7
; RV64IM-NEXT:    and t5, a0, a3
; RV64IM-NEXT:    mul t5, a1, t5
; RV64IM-NEXT:    lui a3, 32768
; RV64IM-NEXT:    and t6, a0, a3
; RV64IM-NEXT:    lui s0, 65536
; RV64IM-NEXT:    mul t6, a1, t6
; RV64IM-NEXT:    and s0, a0, s0
; RV64IM-NEXT:    mul s0, a1, s0
; RV64IM-NEXT:    slli s1, s2, 32
; RV64IM-NEXT:    sd s1, 224(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and s1, a0, s1
; RV64IM-NEXT:    slli a3, s2, 33
; RV64IM-NEXT:    sd a3, 216(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul s1, a1, s1
; RV64IM-NEXT:    and s3, a0, a3
; RV64IM-NEXT:    mul s3, a1, s3
; RV64IM-NEXT:    slli a3, s2, 34
; RV64IM-NEXT:    sd a3, 208(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and s4, a0, a3
; RV64IM-NEXT:    slli a3, s2, 35
; RV64IM-NEXT:    sd a3, 192(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul s4, a1, s4
; RV64IM-NEXT:    and s5, a0, a3
; RV64IM-NEXT:    xor a2, a2, t5
; RV64IM-NEXT:    mul t5, a1, s5
; RV64IM-NEXT:    xor a2, a2, t6
; RV64IM-NEXT:    and t6, a6, t3
; RV64IM-NEXT:    slli a5, a5, 56
; RV64IM-NEXT:    slli t6, t6, 40
; RV64IM-NEXT:    or a3, a5, t6
; RV64IM-NEXT:    sd a3, 8(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    xor a2, a2, s0
; RV64IM-NEXT:    xor t6, s1, s3
; RV64IM-NEXT:    lui s0, 131072
; RV64IM-NEXT:    xor t6, t6, s4
; RV64IM-NEXT:    and s0, a0, s0
; RV64IM-NEXT:    xor t5, t6, t5
; RV64IM-NEXT:    mul t6, a1, s0
; RV64IM-NEXT:    lui s0, 262144
; RV64IM-NEXT:    slli s1, s2, 31
; RV64IM-NEXT:    sd s1, 176(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and s0, a0, s0
; RV64IM-NEXT:    and s1, a0, s1
; RV64IM-NEXT:    mul s0, a1, s0
; RV64IM-NEXT:    mul s1, a1, s1
; RV64IM-NEXT:    slli a3, s2, 36
; RV64IM-NEXT:    sd a3, 144(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    slli a4, s2, 37
; RV64IM-NEXT:    sd a4, 152(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and s3, a0, a3
; RV64IM-NEXT:    and s4, a0, a4
; RV64IM-NEXT:    mul s3, a1, s3
; RV64IM-NEXT:    mul s4, a1, s4
; RV64IM-NEXT:    slli a3, s2, 38
; RV64IM-NEXT:    sd a3, 128(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    slli a4, s2, 39
; RV64IM-NEXT:    sd a4, 136(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and s5, a0, a3
; RV64IM-NEXT:    and s6, a0, a4
; RV64IM-NEXT:    mul s5, a1, s5
; RV64IM-NEXT:    mul s6, a1, s6
; RV64IM-NEXT:    slli a3, s2, 40
; RV64IM-NEXT:    sd a3, 112(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    slli a4, s2, 41
; RV64IM-NEXT:    sd a4, 120(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and s7, a0, a3
; RV64IM-NEXT:    and s8, a0, a4
; RV64IM-NEXT:    mul s7, a1, s7
; RV64IM-NEXT:    mul s8, a1, s8
; RV64IM-NEXT:    xor a2, a2, t6
; RV64IM-NEXT:    xor t5, t5, s3
; RV64IM-NEXT:    xor a2, a2, s0
; RV64IM-NEXT:    xor t5, t5, s4
; RV64IM-NEXT:    xor a2, a2, s1
; RV64IM-NEXT:    xor t5, t5, s5
; RV64IM-NEXT:    xor a2, a6, a2
; RV64IM-NEXT:    xor a6, t5, s6
; RV64IM-NEXT:    xor t3, a2, a6
; RV64IM-NEXT:    slli a2, s2, 42
; RV64IM-NEXT:    sd a2, 72(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    xor a7, s7, s8
; RV64IM-NEXT:    and t5, a0, a2
; RV64IM-NEXT:    mul t5, a1, t5
; RV64IM-NEXT:    slli a2, s2, 43
; RV64IM-NEXT:    sd a2, 64(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and t6, a0, a2
; RV64IM-NEXT:    slli s0, s2, 44
; RV64IM-NEXT:    sd s0, 200(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul t6, a1, t6
; RV64IM-NEXT:    and s0, a0, s0
; RV64IM-NEXT:    mul s0, a1, s0
; RV64IM-NEXT:    slli s1, s2, 45
; RV64IM-NEXT:    sd s1, 184(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and s1, a0, s1
; RV64IM-NEXT:    slli a2, s2, 46
; RV64IM-NEXT:    sd a2, 168(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul s1, a1, s1
; RV64IM-NEXT:    and s3, a0, a2
; RV64IM-NEXT:    mul s3, a1, s3
; RV64IM-NEXT:    slli a2, s2, 47
; RV64IM-NEXT:    sd a2, 160(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and s4, a0, a2
; RV64IM-NEXT:    slli s7, s2, 48
; RV64IM-NEXT:    mul s6, a1, s4
; RV64IM-NEXT:    and s4, a0, s7
; RV64IM-NEXT:    mul s8, a1, s4
; RV64IM-NEXT:    slli s5, s2, 49
; RV64IM-NEXT:    and s9, a0, s5
; RV64IM-NEXT:    slli s4, s2, 50
; RV64IM-NEXT:    mul s9, a1, s9
; RV64IM-NEXT:    and ra, a0, s4
; RV64IM-NEXT:    mul a6, a1, ra
; RV64IM-NEXT:    slli a2, s2, 51
; RV64IM-NEXT:    sd a2, 104(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and ra, a0, a2
; RV64IM-NEXT:    slli a2, s2, 52
; RV64IM-NEXT:    sd a2, 96(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul a4, a1, ra
; RV64IM-NEXT:    and ra, a0, a2
; RV64IM-NEXT:    mul a5, a1, ra
; RV64IM-NEXT:    slli a2, s2, 53
; RV64IM-NEXT:    sd a2, 88(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and a2, a0, a2
; RV64IM-NEXT:    slli t0, s2, 54
; RV64IM-NEXT:    sd t0, 80(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul a3, a1, a2
; RV64IM-NEXT:    and a2, a0, t0
; RV64IM-NEXT:    xor a7, a7, t5
; RV64IM-NEXT:    mul t5, a1, a2
; RV64IM-NEXT:    xor a2, a7, t6
; RV64IM-NEXT:    xor a7, s8, s9
; RV64IM-NEXT:    xor a2, a2, s0
; RV64IM-NEXT:    xor a6, a7, a6
; RV64IM-NEXT:    xor a2, a2, s1
; RV64IM-NEXT:    xor a4, a6, a4
; RV64IM-NEXT:    xor a2, a2, s3
; RV64IM-NEXT:    xor a4, a4, a5
; RV64IM-NEXT:    xor t4, a2, s6
; RV64IM-NEXT:    xor a3, a4, a3
; RV64IM-NEXT:    xor t2, a3, t5
; RV64IM-NEXT:    slli s3, s2, 55
; RV64IM-NEXT:    and a4, a0, s3
; RV64IM-NEXT:    slli s1, s2, 56
; RV64IM-NEXT:    mul t1, a1, a4
; RV64IM-NEXT:    and a5, a0, s1
; RV64IM-NEXT:    mul t0, a1, a5
; RV64IM-NEXT:    slli s0, s2, 57
; RV64IM-NEXT:    and a6, a0, s0
; RV64IM-NEXT:    slli t6, s2, 58
; RV64IM-NEXT:    mul a6, a1, a6
; RV64IM-NEXT:    and a7, a0, t6
; RV64IM-NEXT:    mul a7, a1, a7
; RV64IM-NEXT:    slli a2, s2, 59
; RV64IM-NEXT:    sd a2, 56(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and t5, a0, a2
; RV64IM-NEXT:    slli a2, s2, 60
; RV64IM-NEXT:    sd a2, 48(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul a4, a1, t5
; RV64IM-NEXT:    and t5, a0, a2
; RV64IM-NEXT:    mul a5, a1, t5
; RV64IM-NEXT:    slli a2, s2, 61
; RV64IM-NEXT:    sd a2, 32(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    slli s2, s2, 62
; RV64IM-NEXT:    sd s2, 40(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and t5, a0, a2
; RV64IM-NEXT:    mul a2, a1, t5
; RV64IM-NEXT:    and t5, a0, s2
; RV64IM-NEXT:    mul a3, a1, t5
; RV64IM-NEXT:    li t5, -1
; RV64IM-NEXT:    xor a6, t0, a6
; RV64IM-NEXT:    slli t5, t5, 63
; RV64IM-NEXT:    sd t5, 24(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    xor a6, a6, a7
; RV64IM-NEXT:    and a0, a0, t5
; RV64IM-NEXT:    xor a4, a6, a4
; RV64IM-NEXT:    mul a0, a1, a0
; RV64IM-NEXT:    xor a1, t2, t1
; RV64IM-NEXT:    xor a4, a4, a5
; RV64IM-NEXT:    xor a2, a4, a2
; RV64IM-NEXT:    xor a4, t3, t4
; RV64IM-NEXT:    xor a2, a2, a3
; RV64IM-NEXT:    xor a1, a4, a1
; RV64IM-NEXT:    lui a6, 4080
; RV64IM-NEXT:    and a3, t3, a6
; RV64IM-NEXT:    srliw a5, a1, 24
; RV64IM-NEXT:    slli a3, a3, 24
; RV64IM-NEXT:    slli a5, a5, 32
; RV64IM-NEXT:    or a3, a3, a5
; RV64IM-NEXT:    xor a0, a2, a0
; RV64IM-NEXT:    srli a2, t3, 8
; RV64IM-NEXT:    srli a4, a4, 24
; RV64IM-NEXT:    ld s9, 16(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and a2, a2, s9
; RV64IM-NEXT:    and a4, a4, a6
; RV64IM-NEXT:    xor a0, a1, a0
; RV64IM-NEXT:    srli a1, a1, 40
; RV64IM-NEXT:    ld s8, 0(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and a1, a1, s8
; RV64IM-NEXT:    srli a0, a0, 56
; RV64IM-NEXT:    or a2, a2, a4
; RV64IM-NEXT:    or a0, a1, a0
; RV64IM-NEXT:    ld a1, 8(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    or a6, a1, a3
; RV64IM-NEXT:    or a5, a2, a0
; RV64IM-NEXT:    srli a0, s10, 24
; RV64IM-NEXT:    srli a1, s10, 8
; RV64IM-NEXT:    lui a3, 4080
; RV64IM-NEXT:    and a0, a0, a3
; RV64IM-NEXT:    and a1, a1, s9
; RV64IM-NEXT:    or a0, a1, a0
; RV64IM-NEXT:    srli a1, s10, 40
; RV64IM-NEXT:    and a1, a1, s8
; RV64IM-NEXT:    srli a2, s10, 56
; RV64IM-NEXT:    or a1, a1, a2
; RV64IM-NEXT:    and a2, s10, a3
; RV64IM-NEXT:    slli a2, a2, 24
; RV64IM-NEXT:    srliw a3, s10, 24
; RV64IM-NEXT:    slli a3, a3, 32
; RV64IM-NEXT:    and a4, s10, s8
; RV64IM-NEXT:    slli a4, a4, 40
; RV64IM-NEXT:    slli s10, s10, 56
; RV64IM-NEXT:    or a2, a2, a3
; RV64IM-NEXT:    or a3, s10, a4
; RV64IM-NEXT:    or a0, a0, a1
; RV64IM-NEXT:    or a2, a3, a2
; RV64IM-NEXT:    srli a1, s11, 24
; RV64IM-NEXT:    srli a3, s11, 8
; RV64IM-NEXT:    lui a7, 4080
; RV64IM-NEXT:    and a1, a1, a7
; RV64IM-NEXT:    and a3, a3, s9
; RV64IM-NEXT:    or a1, a3, a1
; RV64IM-NEXT:    srli a3, s11, 40
; RV64IM-NEXT:    and a3, a3, s8
; RV64IM-NEXT:    srli a4, s11, 56
; RV64IM-NEXT:    or a3, a3, a4
; RV64IM-NEXT:    and a4, s11, a7
; RV64IM-NEXT:    slli a4, a4, 24
; RV64IM-NEXT:    srliw a7, s11, 24
; RV64IM-NEXT:    slli a7, a7, 32
; RV64IM-NEXT:    and t0, s11, s8
; RV64IM-NEXT:    slli t0, t0, 40
; RV64IM-NEXT:    slli s11, s11, 56
; RV64IM-NEXT:    or a4, a4, a7
; RV64IM-NEXT:    or a7, s11, t0
; RV64IM-NEXT:    or a1, a1, a3
; RV64IM-NEXT:    or a3, a7, a4
; RV64IM-NEXT:    or a0, a2, a0
; RV64IM-NEXT:    or a1, a3, a1
; RV64IM-NEXT:    srli a2, a0, 4
; RV64IM-NEXT:    ld s2, 232(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and a0, a0, s2
; RV64IM-NEXT:    and a2, a2, s2
; RV64IM-NEXT:    slli a0, a0, 4
; RV64IM-NEXT:    srli a3, a1, 4
; RV64IM-NEXT:    and a1, a1, s2
; RV64IM-NEXT:    and a3, a3, s2
; RV64IM-NEXT:    slli a1, a1, 4
; RV64IM-NEXT:    or a0, a2, a0
; RV64IM-NEXT:    or a1, a3, a1
; RV64IM-NEXT:    srli a2, a0, 2
; RV64IM-NEXT:    ld t5, 240(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and a0, a0, t5
; RV64IM-NEXT:    and a2, a2, t5
; RV64IM-NEXT:    slli a0, a0, 2
; RV64IM-NEXT:    srli a3, a1, 2
; RV64IM-NEXT:    and a1, a1, t5
; RV64IM-NEXT:    and a3, a3, t5
; RV64IM-NEXT:    slli a1, a1, 2
; RV64IM-NEXT:    or a0, a2, a0
; RV64IM-NEXT:    or a1, a3, a1
; RV64IM-NEXT:    srli a2, a0, 1
; RV64IM-NEXT:    ld s6, 248(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and a0, a0, s6
; RV64IM-NEXT:    and a2, a2, s6
; RV64IM-NEXT:    slli a0, a0, 1
; RV64IM-NEXT:    srli a3, a1, 1
; RV64IM-NEXT:    and a1, a1, s6
; RV64IM-NEXT:    and a3, a3, s6
; RV64IM-NEXT:    slli a1, a1, 1
; RV64IM-NEXT:    or a0, a2, a0
; RV64IM-NEXT:    or a1, a3, a1
; RV64IM-NEXT:    andi a2, a1, 2
; RV64IM-NEXT:    andi a3, a1, 1
; RV64IM-NEXT:    mul a2, a0, a2
; RV64IM-NEXT:    mul a4, a0, a3
; RV64IM-NEXT:    andi a3, a1, 4
; RV64IM-NEXT:    andi a7, a1, 8
; RV64IM-NEXT:    mul t0, a0, a3
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    andi a3, a1, 16
; RV64IM-NEXT:    andi t1, a1, 32
; RV64IM-NEXT:    mul t2, a0, a3
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    andi a3, a1, 64
; RV64IM-NEXT:    andi t3, a1, 256
; RV64IM-NEXT:    mul t4, a0, a3
; RV64IM-NEXT:    mul t3, a0, t3
; RV64IM-NEXT:    andi a3, a1, 512
; RV64IM-NEXT:    andi s10, a1, 1024
; RV64IM-NEXT:    mul s11, a0, a3
; RV64IM-NEXT:    mul s10, a0, s10
; RV64IM-NEXT:    ld a3, 256(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and a3, a1, a3
; RV64IM-NEXT:    andi ra, a1, 128
; RV64IM-NEXT:    mul ra, a0, ra
; RV64IM-NEXT:    mul a3, a0, a3
; RV64IM-NEXT:    or a5, a6, a5
; RV64IM-NEXT:    xor a2, a4, a2
; RV64IM-NEXT:    xor a4, t0, a7
; RV64IM-NEXT:    xor a2, a2, a4
; RV64IM-NEXT:    xor a4, t2, t1
; RV64IM-NEXT:    xor a4, a4, t4
; RV64IM-NEXT:    xor a6, t3, s11
; RV64IM-NEXT:    xor a2, a2, a4
; RV64IM-NEXT:    xor a6, a6, s10
; RV64IM-NEXT:    xor a4, a2, ra
; RV64IM-NEXT:    xor a2, a6, a3
; RV64IM-NEXT:    lui a3, 1
; RV64IM-NEXT:    and a3, a1, a3
; RV64IM-NEXT:    lui a6, 2
; RV64IM-NEXT:    and a6, a1, a6
; RV64IM-NEXT:    mul a3, a0, a3
; RV64IM-NEXT:    mul a6, a0, a6
; RV64IM-NEXT:    lui a7, 4
; RV64IM-NEXT:    and a7, a1, a7
; RV64IM-NEXT:    lui t0, 8
; RV64IM-NEXT:    and t0, a1, t0
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    lui t1, 16
; RV64IM-NEXT:    and t1, a1, t1
; RV64IM-NEXT:    lui t2, 32
; RV64IM-NEXT:    and t2, a1, t2
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    mul t2, a0, t2
; RV64IM-NEXT:    lui t3, 64
; RV64IM-NEXT:    and t3, a1, t3
; RV64IM-NEXT:    lui t4, 128
; RV64IM-NEXT:    and t4, a1, t4
; RV64IM-NEXT:    mul t4, a0, t4
; RV64IM-NEXT:    lui s10, 256
; RV64IM-NEXT:    and s10, a1, s10
; RV64IM-NEXT:    mul s10, a0, s10
; RV64IM-NEXT:    lui s11, 512
; RV64IM-NEXT:    and s11, a1, s11
; RV64IM-NEXT:    mul t3, a0, t3
; RV64IM-NEXT:    mul s11, a0, s11
; RV64IM-NEXT:    xor a2, a2, a3
; RV64IM-NEXT:    xor a3, a6, a7
; RV64IM-NEXT:    xor a3, a3, t0
; RV64IM-NEXT:    lui a6, 1024
; RV64IM-NEXT:    and a6, a1, a6
; RV64IM-NEXT:    mul a6, a0, a6
; RV64IM-NEXT:    lui a7, 2048
; RV64IM-NEXT:    and a7, a1, a7
; RV64IM-NEXT:    xor a3, a3, t1
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    xor a3, a3, t2
; RV64IM-NEXT:    xor t0, t4, s10
; RV64IM-NEXT:    xor a3, a3, t3
; RV64IM-NEXT:    xor t0, t0, s11
; RV64IM-NEXT:    lui t1, 4096
; RV64IM-NEXT:    and t1, a1, t1
; RV64IM-NEXT:    lui t2, 8192
; RV64IM-NEXT:    and t2, a1, t2
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    mul t2, a0, t2
; RV64IM-NEXT:    xor a6, t0, a6
; RV64IM-NEXT:    xor a2, a4, a2
; RV64IM-NEXT:    xor a2, a2, a3
; RV64IM-NEXT:    xor a6, a6, a7
; RV64IM-NEXT:    srli a3, a5, 4
; RV64IM-NEXT:    and a5, a5, s2
; RV64IM-NEXT:    and a3, a3, s2
; RV64IM-NEXT:    slli a5, a5, 4
; RV64IM-NEXT:    or a3, a3, a5
; RV64IM-NEXT:    xor a5, a2, a6
; RV64IM-NEXT:    xor a2, t1, t2
; RV64IM-NEXT:    lui a6, 16384
; RV64IM-NEXT:    and a6, a1, a6
; RV64IM-NEXT:    mul a6, a0, a6
; RV64IM-NEXT:    lui a7, 32768
; RV64IM-NEXT:    and a7, a1, a7
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    lui t0, 65536
; RV64IM-NEXT:    and t0, a1, t0
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    lui t1, 131072
; RV64IM-NEXT:    and t1, a1, t1
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    lui t2, 262144
; RV64IM-NEXT:    and t2, a1, t2
; RV64IM-NEXT:    mul t2, a0, t2
; RV64IM-NEXT:    ld t3, 224(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t3, a1, t3
; RV64IM-NEXT:    mul t3, a0, t3
; RV64IM-NEXT:    ld t4, 216(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t4, a1, t4
; RV64IM-NEXT:    mul t4, a0, t4
; RV64IM-NEXT:    ld s10, 208(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and s10, a1, s10
; RV64IM-NEXT:    mul s10, a0, s10
; RV64IM-NEXT:    ld s11, 192(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and s11, a1, s11
; RV64IM-NEXT:    xor a2, a2, a6
; RV64IM-NEXT:    mul a6, a0, s11
; RV64IM-NEXT:    xor a2, a2, a7
; RV64IM-NEXT:    and a7, a5, s8
; RV64IM-NEXT:    slli a4, a4, 56
; RV64IM-NEXT:    slli a7, a7, 40
; RV64IM-NEXT:    or a4, a4, a7
; RV64IM-NEXT:    xor a2, a2, t0
; RV64IM-NEXT:    xor a2, a2, t1
; RV64IM-NEXT:    xor a7, t3, t4
; RV64IM-NEXT:    xor a2, a2, t2
; RV64IM-NEXT:    xor a7, a7, s10
; RV64IM-NEXT:    xor a6, a7, a6
; RV64IM-NEXT:    ld a7, 176(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and a7, a1, a7
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    ld t0, 144(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t0, a1, t0
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    ld t1, 152(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t1, a1, t1
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    ld t2, 128(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t2, a1, t2
; RV64IM-NEXT:    mul t2, a0, t2
; RV64IM-NEXT:    ld t3, 136(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t3, a1, t3
; RV64IM-NEXT:    mul t3, a0, t3
; RV64IM-NEXT:    ld t4, 112(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t4, a1, t4
; RV64IM-NEXT:    mul t4, a0, t4
; RV64IM-NEXT:    ld s10, 120(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and s10, a1, s10
; RV64IM-NEXT:    mul s10, a0, s10
; RV64IM-NEXT:    ld s11, 72(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and s11, a1, s11
; RV64IM-NEXT:    mul s11, a0, s11
; RV64IM-NEXT:    ld ra, 64(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and ra, a1, ra
; RV64IM-NEXT:    mul ra, a0, ra
; RV64IM-NEXT:    and s7, a1, s7
; RV64IM-NEXT:    mul s7, a0, s7
; RV64IM-NEXT:    and s5, a1, s5
; RV64IM-NEXT:    mul s5, a0, s5
; RV64IM-NEXT:    and s4, a1, s4
; RV64IM-NEXT:    xor a6, a6, t0
; RV64IM-NEXT:    mul t0, a0, s4
; RV64IM-NEXT:    xor a2, a2, a7
; RV64IM-NEXT:    xor a6, a6, t1
; RV64IM-NEXT:    xor a2, a5, a2
; RV64IM-NEXT:    xor a5, a6, t2
; RV64IM-NEXT:    xor a5, a5, t3
; RV64IM-NEXT:    xor a6, t4, s10
; RV64IM-NEXT:    xor a5, a2, a5
; RV64IM-NEXT:    xor a2, a6, s11
; RV64IM-NEXT:    xor a2, a2, ra
; RV64IM-NEXT:    xor a6, s7, s5
; RV64IM-NEXT:    xor a6, a6, t0
; RV64IM-NEXT:    ld a7, 200(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and a7, a1, a7
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    ld t0, 184(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t0, a1, t0
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    ld t1, 168(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t1, a1, t1
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    ld t2, 160(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t2, a1, t2
; RV64IM-NEXT:    mul t2, a0, t2
; RV64IM-NEXT:    ld t3, 104(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t3, a1, t3
; RV64IM-NEXT:    mul t3, a0, t3
; RV64IM-NEXT:    ld t4, 96(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t4, a1, t4
; RV64IM-NEXT:    mul t4, a0, t4
; RV64IM-NEXT:    ld s4, 88(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and s4, a1, s4
; RV64IM-NEXT:    mul s4, a0, s4
; RV64IM-NEXT:    ld s5, 80(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and s5, a1, s5
; RV64IM-NEXT:    mul s5, a0, s5
; RV64IM-NEXT:    and s3, a1, s3
; RV64IM-NEXT:    mul s3, a0, s3
; RV64IM-NEXT:    and s1, a1, s1
; RV64IM-NEXT:    mul s1, a0, s1
; RV64IM-NEXT:    and s0, a1, s0
; RV64IM-NEXT:    mul s0, a0, s0
; RV64IM-NEXT:    and t6, a1, t6
; RV64IM-NEXT:    xor a6, a6, t3
; RV64IM-NEXT:    mul t3, a0, t6
; RV64IM-NEXT:    xor a2, a2, a7
; RV64IM-NEXT:    xor a6, a6, t4
; RV64IM-NEXT:    xor a2, a2, t0
; RV64IM-NEXT:    xor a6, a6, s4
; RV64IM-NEXT:    xor a2, a2, t1
; RV64IM-NEXT:    xor a6, a6, s5
; RV64IM-NEXT:    xor a2, a2, t2
; RV64IM-NEXT:    xor a6, a6, s3
; RV64IM-NEXT:    xor s0, s1, s0
; RV64IM-NEXT:    ld a7, 56(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and a7, a1, a7
; RV64IM-NEXT:    xor t0, s0, t3
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    ld t1, 48(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t1, a1, t1
; RV64IM-NEXT:    ld t2, 32(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t2, a1, t2
; RV64IM-NEXT:    ld t3, 40(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t3, a1, t3
; RV64IM-NEXT:    ld t4, 24(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and a1, a1, t4
; RV64IM-NEXT:    lui t6, 4080
; RV64IM-NEXT:    and t4, a5, t6
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    xor a2, a5, a2
; RV64IM-NEXT:    mul t2, a0, t2
; RV64IM-NEXT:    xor a6, a2, a6
; RV64IM-NEXT:    mul t3, a0, t3
; RV64IM-NEXT:    mul a0, a0, a1
; RV64IM-NEXT:    srliw a1, a6, 24
; RV64IM-NEXT:    slli t4, t4, 24
; RV64IM-NEXT:    slli a1, a1, 32
; RV64IM-NEXT:    or a1, t4, a1
; RV64IM-NEXT:    xor a7, t0, a7
; RV64IM-NEXT:    xor a7, a7, t1
; RV64IM-NEXT:    srli a5, a5, 8
; RV64IM-NEXT:    and a5, a5, s9
; RV64IM-NEXT:    xor a7, a7, t2
; RV64IM-NEXT:    xor a7, a7, t3
; RV64IM-NEXT:    srli a2, a2, 24
; RV64IM-NEXT:    and a2, a2, t6
; RV64IM-NEXT:    xor a0, a7, a0
; RV64IM-NEXT:    xor a0, a6, a0
; RV64IM-NEXT:    srli a6, a6, 40
; RV64IM-NEXT:    and a6, a6, s8
; RV64IM-NEXT:    srli a0, a0, 56
; RV64IM-NEXT:    or a2, a5, a2
; RV64IM-NEXT:    or a0, a6, a0
; RV64IM-NEXT:    or a1, a4, a1
; RV64IM-NEXT:    or a0, a2, a0
; RV64IM-NEXT:    srli a2, a3, 2
; RV64IM-NEXT:    or a0, a1, a0
; RV64IM-NEXT:    srli a1, a0, 4
; RV64IM-NEXT:    and a0, a0, s2
; RV64IM-NEXT:    and a1, a1, s2
; RV64IM-NEXT:    slli a0, a0, 4
; RV64IM-NEXT:    and a2, a2, t5
; RV64IM-NEXT:    or a0, a1, a0
; RV64IM-NEXT:    and a1, a3, t5
; RV64IM-NEXT:    srli a3, a0, 2
; RV64IM-NEXT:    lui a4, %hi(.LCPI23_0)
; RV64IM-NEXT:    and a3, a3, t5
; RV64IM-NEXT:    and a0, a0, t5
; RV64IM-NEXT:    ld a4, %lo(.LCPI23_0)(a4)
; RV64IM-NEXT:    slli a1, a1, 2
; RV64IM-NEXT:    slli a0, a0, 2
; RV64IM-NEXT:    or a1, a2, a1
; RV64IM-NEXT:    or a0, a3, a0
; RV64IM-NEXT:    srli a2, a1, 1
; RV64IM-NEXT:    srli a3, a0, 1
; RV64IM-NEXT:    and a2, a2, a4
; RV64IM-NEXT:    and a3, a3, a4
; RV64IM-NEXT:    and a1, a1, s6
; RV64IM-NEXT:    and a0, a0, s6
; RV64IM-NEXT:    slli a1, a1, 1
; RV64IM-NEXT:    slli a0, a0, 1
; RV64IM-NEXT:    or a1, a2, a1
; RV64IM-NEXT:    or a0, a3, a0
; RV64IM-NEXT:    srli a1, a1, 1
; RV64IM-NEXT:    srli a0, a0, 1
; RV64IM-NEXT:    ld a2, 264(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    sd a1, 0(a2)
; RV64IM-NEXT:    sd a0, 8(a2)
; RV64IM-NEXT:    ld a2, 272(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    sd a1, 0(a2)
; RV64IM-NEXT:    sd a0, 8(a2)
; RV64IM-NEXT:    ld ra, 376(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s0, 368(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s1, 360(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s2, 352(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s3, 344(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s4, 336(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s5, 328(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s6, 320(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s7, 312(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s8, 304(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s9, 296(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s10, 288(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s11, 280(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    addi sp, sp, 384
; RV64IM-NEXT:    ret
  %x.ext = zext <2 x i64> %x to <2 x i128>
  %y.ext = zext <2 x i64> %y to <2 x i128>
  %clmul_xy = call <2 x i128> @llvm.clmul.v2i128(<2 x i128> %x.ext, <2 x i128> %y.ext)
  %clmul_yx = call <2 x i128> @llvm.clmul.v2i128(<2 x i128> %y.ext, <2 x i128> %x.ext)
  %clmul_xy_lshr = lshr <2 x i128> %clmul_xy, splat (i128 64)
  %clmul_yx_lshr = lshr <2 x i128> %clmul_yx, splat (i128 64)
  %clmulh_xy = trunc <2 x i128> %clmul_xy_lshr to <2 x i64>
  %clmulh_yx = trunc <2 x i128> %clmul_yx_lshr to <2 x i64>
  store <2 x i64> %clmulh_xy, ptr %p0
  store <2 x i64> %clmulh_yx, ptr %p1
  ret void
}

define void @commutative_clmulr_v2i64(<2 x i64> %x, <2 x i64> %y, ptr %p0, ptr %p1) nounwind {
; RV32IM-LABEL: commutative_clmulr_v2i64:
; RV32IM:       # %bb.0:
; RV32IM-NEXT:    addi sp, sp, -336
; RV32IM-NEXT:    sw ra, 332(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s0, 328(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s1, 324(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s2, 320(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s3, 316(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s4, 312(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s5, 308(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s6, 304(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s7, 300(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s8, 296(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s9, 292(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s10, 288(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s11, 284(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw a3, 280(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw a2, 276(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mv a2, a0
; RV32IM-NEXT:    lw a3, 4(a1)
; RV32IM-NEXT:    lui a0, 16
; RV32IM-NEXT:    lw a4, 8(a1)
; RV32IM-NEXT:    sw a4, 184(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lw a4, 12(a1)
; RV32IM-NEXT:    sw a4, 128(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    addi t1, a0, -256
; RV32IM-NEXT:    srli a5, a3, 8
; RV32IM-NEXT:    srli a6, a3, 24
; RV32IM-NEXT:    and a7, a3, t1
; RV32IM-NEXT:    slli a3, a3, 24
; RV32IM-NEXT:    and a5, a5, t1
; RV32IM-NEXT:    slli a7, a7, 8
; RV32IM-NEXT:    or a5, a5, a6
; RV32IM-NEXT:    or a3, a3, a7
; RV32IM-NEXT:    lui a6, 61681
; RV32IM-NEXT:    or a3, a3, a5
; RV32IM-NEXT:    addi a7, a6, -241
; RV32IM-NEXT:    srli a5, a3, 4
; RV32IM-NEXT:    and a3, a3, a7
; RV32IM-NEXT:    and a5, a5, a7
; RV32IM-NEXT:    slli a3, a3, 4
; RV32IM-NEXT:    or a3, a5, a3
; RV32IM-NEXT:    lui a5, 209715
; RV32IM-NEXT:    srli a6, a3, 2
; RV32IM-NEXT:    addi a5, a5, 819
; RV32IM-NEXT:    and a6, a6, a5
; RV32IM-NEXT:    and a3, a3, a5
; RV32IM-NEXT:    slli a3, a3, 2
; RV32IM-NEXT:    lui a4, 349525
; RV32IM-NEXT:    or a3, a6, a3
; RV32IM-NEXT:    addi a6, a4, 1365
; RV32IM-NEXT:    srli t0, a3, 1
; RV32IM-NEXT:    and a3, a3, a6
; RV32IM-NEXT:    and t0, t0, a6
; RV32IM-NEXT:    slli a3, a3, 1
; RV32IM-NEXT:    or t0, t0, a3
; RV32IM-NEXT:    srli a3, t0, 8
; RV32IM-NEXT:    lw t3, 4(a2)
; RV32IM-NEXT:    and a3, a3, t1
; RV32IM-NEXT:    srli t4, t0, 24
; RV32IM-NEXT:    and t5, t0, t1
; RV32IM-NEXT:    slli t6, t0, 24
; RV32IM-NEXT:    slli t5, t5, 8
; RV32IM-NEXT:    or a3, a3, t4
; RV32IM-NEXT:    or t4, t6, t5
; RV32IM-NEXT:    or a3, t4, a3
; RV32IM-NEXT:    srli t4, a3, 4
; RV32IM-NEXT:    lw t5, 8(a2)
; RV32IM-NEXT:    sw t5, 272(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lw t2, 12(a2)
; RV32IM-NEXT:    sw t2, 132(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    and t4, t4, a7
; RV32IM-NEXT:    and a3, a3, a7
; RV32IM-NEXT:    srli t5, t3, 8
; RV32IM-NEXT:    slli a3, a3, 4
; RV32IM-NEXT:    and t5, t5, t1
; RV32IM-NEXT:    srli t6, t3, 24
; RV32IM-NEXT:    and s1, t3, t1
; RV32IM-NEXT:    slli s1, s1, 8
; RV32IM-NEXT:    slli t3, t3, 24
; RV32IM-NEXT:    or t5, t5, t6
; RV32IM-NEXT:    or t3, t3, s1
; RV32IM-NEXT:    or a3, t4, a3
; RV32IM-NEXT:    or t3, t3, t5
; RV32IM-NEXT:    srli t4, t3, 4
; RV32IM-NEXT:    and t3, t3, a7
; RV32IM-NEXT:    and t4, t4, a7
; RV32IM-NEXT:    slli t3, t3, 4
; RV32IM-NEXT:    srli t5, a3, 2
; RV32IM-NEXT:    or t3, t4, t3
; RV32IM-NEXT:    srli t4, t3, 2
; RV32IM-NEXT:    and t3, t3, a5
; RV32IM-NEXT:    and t4, t4, a5
; RV32IM-NEXT:    slli t3, t3, 2
; RV32IM-NEXT:    and t5, t5, a5
; RV32IM-NEXT:    or t3, t4, t3
; RV32IM-NEXT:    srli t4, t3, 1
; RV32IM-NEXT:    and t3, t3, a6
; RV32IM-NEXT:    and t4, t4, a6
; RV32IM-NEXT:    slli t3, t3, 1
; RV32IM-NEXT:    and a3, a3, a5
; RV32IM-NEXT:    or t4, t4, t3
; RV32IM-NEXT:    slli a3, a3, 2
; RV32IM-NEXT:    srli t3, t4, 8
; RV32IM-NEXT:    or a3, t5, a3
; RV32IM-NEXT:    and t3, t3, t1
; RV32IM-NEXT:    srli t5, t4, 24
; RV32IM-NEXT:    and t6, t4, t1
; RV32IM-NEXT:    slli s1, t4, 24
; RV32IM-NEXT:    slli t6, t6, 8
; RV32IM-NEXT:    or t3, t3, t5
; RV32IM-NEXT:    or t5, s1, t6
; RV32IM-NEXT:    srli t6, a3, 1
; RV32IM-NEXT:    or t3, t5, t3
; RV32IM-NEXT:    srli t5, t3, 4
; RV32IM-NEXT:    and t3, t3, a7
; RV32IM-NEXT:    and t5, t5, a7
; RV32IM-NEXT:    slli t3, t3, 4
; RV32IM-NEXT:    and t6, t6, a6
; RV32IM-NEXT:    or t3, t5, t3
; RV32IM-NEXT:    srli t5, t3, 2
; RV32IM-NEXT:    and t3, t3, a5
; RV32IM-NEXT:    and t5, t5, a5
; RV32IM-NEXT:    slli t3, t3, 2
; RV32IM-NEXT:    and a3, a3, a6
; RV32IM-NEXT:    or t3, t5, t3
; RV32IM-NEXT:    srli t5, t3, 1
; RV32IM-NEXT:    and t3, t3, a6
; RV32IM-NEXT:    and t5, t5, a6
; RV32IM-NEXT:    slli t3, t3, 1
; RV32IM-NEXT:    slli a3, a3, 1
; RV32IM-NEXT:    or t5, t5, t3
; RV32IM-NEXT:    or t3, t6, a3
; RV32IM-NEXT:    andi a3, t5, 2
; RV32IM-NEXT:    mul a3, t3, a3
; RV32IM-NEXT:    andi t6, t5, 1
; RV32IM-NEXT:    mul t6, t3, t6
; RV32IM-NEXT:    andi s1, t5, 4
; RV32IM-NEXT:    mul s1, t3, s1
; RV32IM-NEXT:    andi s2, t5, 8
; RV32IM-NEXT:    mul s2, t3, s2
; RV32IM-NEXT:    andi s3, t5, 16
; RV32IM-NEXT:    mul s3, t3, s3
; RV32IM-NEXT:    andi s4, t5, 32
; RV32IM-NEXT:    mul s4, t3, s4
; RV32IM-NEXT:    andi s5, t5, 64
; RV32IM-NEXT:    mul s5, t3, s5
; RV32IM-NEXT:    andi s6, t5, 128
; RV32IM-NEXT:    mul s6, t3, s6
; RV32IM-NEXT:    xor a3, t6, a3
; RV32IM-NEXT:    xor t6, s1, s2
; RV32IM-NEXT:    xor s1, s3, s4
; RV32IM-NEXT:    xor a3, a3, t6
; RV32IM-NEXT:    xor t6, s1, s5
; RV32IM-NEXT:    xor a3, a3, t6
; RV32IM-NEXT:    xor t6, a3, s6
; RV32IM-NEXT:    andi a3, t5, 256
; RV32IM-NEXT:    andi s1, t5, 512
; RV32IM-NEXT:    mul a3, t3, a3
; RV32IM-NEXT:    mul s1, t3, s1
; RV32IM-NEXT:    andi s2, t5, 1024
; RV32IM-NEXT:    li s6, 1
; RV32IM-NEXT:    mul s2, t3, s2
; RV32IM-NEXT:    slli s6, s6, 11
; RV32IM-NEXT:    and s3, t5, s6
; RV32IM-NEXT:    lui s4, 1
; RV32IM-NEXT:    mul s3, t3, s3
; RV32IM-NEXT:    and s4, t5, s4
; RV32IM-NEXT:    mul s4, t3, s4
; RV32IM-NEXT:    lui s5, 2
; RV32IM-NEXT:    and s5, t5, s5
; RV32IM-NEXT:    lui s7, 4
; RV32IM-NEXT:    mul s5, t3, s5
; RV32IM-NEXT:    and s7, t5, s7
; RV32IM-NEXT:    mul s7, t3, s7
; RV32IM-NEXT:    lui s8, 8
; RV32IM-NEXT:    and s8, t5, s8
; RV32IM-NEXT:    and s9, t5, a0
; RV32IM-NEXT:    mul s8, t3, s8
; RV32IM-NEXT:    mul s9, t3, s9
; RV32IM-NEXT:    lui a0, 32
; RV32IM-NEXT:    lui t2, 64
; RV32IM-NEXT:    and s10, t5, a0
; RV32IM-NEXT:    and s11, t5, t2
; RV32IM-NEXT:    mul s10, t3, s10
; RV32IM-NEXT:    mul s11, t3, s11
; RV32IM-NEXT:    lui a0, 4096
; RV32IM-NEXT:    lui t2, 8192
; RV32IM-NEXT:    and ra, t5, a0
; RV32IM-NEXT:    and a0, t5, t2
; RV32IM-NEXT:    mul ra, t3, ra
; RV32IM-NEXT:    mul a0, t3, a0
; RV32IM-NEXT:    xor a3, a3, s1
; RV32IM-NEXT:    xor s1, s5, s7
; RV32IM-NEXT:    xor a3, a3, s2
; RV32IM-NEXT:    xor s1, s1, s8
; RV32IM-NEXT:    xor a3, a3, s3
; RV32IM-NEXT:    xor s1, s1, s9
; RV32IM-NEXT:    xor a3, a3, s4
; RV32IM-NEXT:    xor s1, s1, s10
; RV32IM-NEXT:    xor s1, s1, s11
; RV32IM-NEXT:    lui t2, 128
; RV32IM-NEXT:    xor a0, ra, a0
; RV32IM-NEXT:    and s2, t5, t2
; RV32IM-NEXT:    lui s0, 128
; RV32IM-NEXT:    mul s2, t3, s2
; RV32IM-NEXT:    lui t2, 256
; RV32IM-NEXT:    and s3, t5, t2
; RV32IM-NEXT:    lui t2, 512
; RV32IM-NEXT:    mul s3, t3, s3
; RV32IM-NEXT:    and s4, t5, t2
; RV32IM-NEXT:    mul s4, t3, s4
; RV32IM-NEXT:    lui t2, 1024
; RV32IM-NEXT:    and s5, t5, t2
; RV32IM-NEXT:    lui t2, 2048
; RV32IM-NEXT:    mul s5, t3, s5
; RV32IM-NEXT:    and s7, t5, t2
; RV32IM-NEXT:    mul s7, t3, s7
; RV32IM-NEXT:    lui t2, 16384
; RV32IM-NEXT:    and s8, t5, t2
; RV32IM-NEXT:    lui t2, 32768
; RV32IM-NEXT:    mul s8, t3, s8
; RV32IM-NEXT:    and s9, t5, t2
; RV32IM-NEXT:    mul s9, t3, s9
; RV32IM-NEXT:    lui t2, 65536
; RV32IM-NEXT:    and s10, t5, t2
; RV32IM-NEXT:    lui t2, 131072
; RV32IM-NEXT:    mul s10, t3, s10
; RV32IM-NEXT:    and s11, t5, t2
; RV32IM-NEXT:    mul s11, t3, s11
; RV32IM-NEXT:    lui t2, 262144
; RV32IM-NEXT:    and ra, t5, t2
; RV32IM-NEXT:    lui t2, 524288
; RV32IM-NEXT:    mul ra, t3, ra
; RV32IM-NEXT:    and t5, t5, t2
; RV32IM-NEXT:    mul t3, t3, t5
; RV32IM-NEXT:    xor a3, t6, a3
; RV32IM-NEXT:    xor a3, a3, s1
; RV32IM-NEXT:    xor a0, a0, s8
; RV32IM-NEXT:    xor t5, s2, s3
; RV32IM-NEXT:    xor a0, a0, s9
; RV32IM-NEXT:    xor t5, t5, s4
; RV32IM-NEXT:    xor a0, a0, s10
; RV32IM-NEXT:    xor t5, t5, s5
; RV32IM-NEXT:    xor a0, a0, s11
; RV32IM-NEXT:    xor t5, t5, s7
; RV32IM-NEXT:    xor a0, a0, ra
; RV32IM-NEXT:    xor a3, a3, t5
; RV32IM-NEXT:    xor a0, a0, t3
; RV32IM-NEXT:    lw a1, 0(a1)
; RV32IM-NEXT:    and t3, a3, t1
; RV32IM-NEXT:    slli t6, t6, 24
; RV32IM-NEXT:    slli t3, t3, 8
; RV32IM-NEXT:    xor a0, a3, a0
; RV32IM-NEXT:    srli a3, a3, 8
; RV32IM-NEXT:    and a3, a3, t1
; RV32IM-NEXT:    srli a0, a0, 24
; RV32IM-NEXT:    or t3, t6, t3
; RV32IM-NEXT:    or a0, a3, a0
; RV32IM-NEXT:    srli a3, a1, 8
; RV32IM-NEXT:    and t5, a1, t1
; RV32IM-NEXT:    and a3, a3, t1
; RV32IM-NEXT:    slli t5, t5, 8
; RV32IM-NEXT:    srli t6, a1, 24
; RV32IM-NEXT:    slli a1, a1, 24
; RV32IM-NEXT:    or a3, a3, t6
; RV32IM-NEXT:    or a1, a1, t5
; RV32IM-NEXT:    or a0, t3, a0
; RV32IM-NEXT:    or a1, a1, a3
; RV32IM-NEXT:    srli a3, a0, 4
; RV32IM-NEXT:    mv ra, a7
; RV32IM-NEXT:    and a0, a0, a7
; RV32IM-NEXT:    and a3, a3, a7
; RV32IM-NEXT:    slli a0, a0, 4
; RV32IM-NEXT:    srli t3, a1, 4
; RV32IM-NEXT:    and a1, a1, a7
; RV32IM-NEXT:    and t3, t3, a7
; RV32IM-NEXT:    slli a1, a1, 4
; RV32IM-NEXT:    or a0, a3, a0
; RV32IM-NEXT:    or a1, t3, a1
; RV32IM-NEXT:    srli a3, a0, 2
; RV32IM-NEXT:    and a0, a0, a5
; RV32IM-NEXT:    and a3, a3, a5
; RV32IM-NEXT:    slli a0, a0, 2
; RV32IM-NEXT:    srli t3, a1, 2
; RV32IM-NEXT:    and a1, a1, a5
; RV32IM-NEXT:    and t3, t3, a5
; RV32IM-NEXT:    slli a1, a1, 2
; RV32IM-NEXT:    or a0, a3, a0
; RV32IM-NEXT:    or a1, t3, a1
; RV32IM-NEXT:    srli a3, a1, 1
; RV32IM-NEXT:    and a1, a1, a6
; RV32IM-NEXT:    and a3, a3, a6
; RV32IM-NEXT:    slli a1, a1, 1
; RV32IM-NEXT:    or a1, a3, a1
; RV32IM-NEXT:    addi a7, a4, 1364
; RV32IM-NEXT:    sw a7, 124(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    srli a3, a0, 1
; RV32IM-NEXT:    andi a4, t4, 2
; RV32IM-NEXT:    sw a4, 236(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t5, a1, a4
; RV32IM-NEXT:    andi a4, t4, 1
; RV32IM-NEXT:    sw a4, 232(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t6, a1, a4
; RV32IM-NEXT:    andi a4, t4, 4
; RV32IM-NEXT:    sw a4, 228(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s1, a1, a4
; RV32IM-NEXT:    andi a4, t4, 8
; RV32IM-NEXT:    sw a4, 216(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s2, a1, a4
; RV32IM-NEXT:    andi a4, t4, 16
; RV32IM-NEXT:    sw a4, 212(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s3, a1, a4
; RV32IM-NEXT:    andi a4, t4, 32
; RV32IM-NEXT:    sw a4, 208(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s4, a1, a4
; RV32IM-NEXT:    andi a4, t4, 64
; RV32IM-NEXT:    sw a4, 204(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s5, a1, a4
; RV32IM-NEXT:    andi a4, t4, 128
; RV32IM-NEXT:    sw a4, 252(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s7, a1, a4
; RV32IM-NEXT:    andi a4, t4, 256
; RV32IM-NEXT:    sw a4, 256(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s8, a1, a4
; RV32IM-NEXT:    andi a4, t4, 512
; RV32IM-NEXT:    sw a4, 248(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    and a0, a0, a6
; RV32IM-NEXT:    mul s9, a1, a4
; RV32IM-NEXT:    and a3, a3, a7
; RV32IM-NEXT:    slli a0, a0, 1
; RV32IM-NEXT:    or a0, a3, a0
; RV32IM-NEXT:    sw a0, 120(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    xor a0, t6, t5
; RV32IM-NEXT:    xor a3, s1, s2
; RV32IM-NEXT:    xor a0, a0, a3
; RV32IM-NEXT:    xor a3, s3, s4
; RV32IM-NEXT:    xor a3, a3, s5
; RV32IM-NEXT:    xor t5, s7, s8
; RV32IM-NEXT:    xor a0, a0, a3
; RV32IM-NEXT:    xor a3, t5, s9
; RV32IM-NEXT:    andi a7, t4, 1024
; RV32IM-NEXT:    sw a7, 224(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s6, 12(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    and a4, t4, s6
; RV32IM-NEXT:    sw a4, 244(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t5, a1, a7
; RV32IM-NEXT:    mul t6, a1, a4
; RV32IM-NEXT:    lui a4, 1
; RV32IM-NEXT:    and a4, t4, a4
; RV32IM-NEXT:    sw a4, 240(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui a7, 2
; RV32IM-NEXT:    and a7, t4, a7
; RV32IM-NEXT:    sw a7, 220(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s1, a1, a4
; RV32IM-NEXT:    mul s2, a1, a7
; RV32IM-NEXT:    lui a4, 4
; RV32IM-NEXT:    and a4, t4, a4
; RV32IM-NEXT:    sw a4, 196(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui a7, 8
; RV32IM-NEXT:    and a7, t4, a7
; RV32IM-NEXT:    sw a7, 200(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s3, a1, a4
; RV32IM-NEXT:    mul s4, a1, a7
; RV32IM-NEXT:    lui a4, 16
; RV32IM-NEXT:    and a4, t4, a4
; RV32IM-NEXT:    sw a4, 188(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui a7, 32
; RV32IM-NEXT:    and a7, t4, a7
; RV32IM-NEXT:    sw a7, 192(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s5, a1, a4
; RV32IM-NEXT:    mul s7, a1, a7
; RV32IM-NEXT:    lui a4, 64
; RV32IM-NEXT:    and a7, t4, a4
; RV32IM-NEXT:    sw a7, 180(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    and a4, t4, s0
; RV32IM-NEXT:    sw a4, 268(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s8, a1, a7
; RV32IM-NEXT:    mul s9, a1, a4
; RV32IM-NEXT:    lui a4, 1024
; RV32IM-NEXT:    and a4, t4, a4
; RV32IM-NEXT:    sw a4, 260(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui a7, 2048
; RV32IM-NEXT:    and a7, t4, a7
; RV32IM-NEXT:    sw a7, 264(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s10, a1, a4
; RV32IM-NEXT:    mul s11, a1, a7
; RV32IM-NEXT:    xor a3, a3, t5
; RV32IM-NEXT:    xor t5, t6, s1
; RV32IM-NEXT:    xor a0, a0, a3
; RV32IM-NEXT:    xor a3, t5, s2
; RV32IM-NEXT:    xor a3, a3, s3
; RV32IM-NEXT:    lw a2, 0(a2)
; RV32IM-NEXT:    xor a3, a3, s4
; RV32IM-NEXT:    xor t5, s5, s7
; RV32IM-NEXT:    xor a3, a0, a3
; RV32IM-NEXT:    xor a0, t5, s8
; RV32IM-NEXT:    xor t5, a0, s9
; RV32IM-NEXT:    xor a0, s10, s11
; RV32IM-NEXT:    srli t6, a2, 8
; RV32IM-NEXT:    and s1, a2, t1
; RV32IM-NEXT:    and t6, t6, t1
; RV32IM-NEXT:    slli s1, s1, 8
; RV32IM-NEXT:    srli s2, a2, 24
; RV32IM-NEXT:    slli a2, a2, 24
; RV32IM-NEXT:    or t6, t6, s2
; RV32IM-NEXT:    or a2, a2, s1
; RV32IM-NEXT:    or a2, a2, t6
; RV32IM-NEXT:    lui a4, 4096
; RV32IM-NEXT:    and a4, t4, a4
; RV32IM-NEXT:    sw a4, 176(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t6, a1, a4
; RV32IM-NEXT:    srli s1, a2, 4
; RV32IM-NEXT:    and s1, s1, ra
; RV32IM-NEXT:    and a2, a2, ra
; RV32IM-NEXT:    slli a2, a2, 4
; RV32IM-NEXT:    lui a4, 8192
; RV32IM-NEXT:    and a4, t4, a4
; RV32IM-NEXT:    sw a4, 172(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    or a2, s1, a2
; RV32IM-NEXT:    mul s1, a1, a4
; RV32IM-NEXT:    srli s2, a2, 2
; RV32IM-NEXT:    and a2, a2, a5
; RV32IM-NEXT:    and s2, s2, a5
; RV32IM-NEXT:    slli a2, a2, 2
; RV32IM-NEXT:    xor a0, a0, t6
; RV32IM-NEXT:    or a2, s2, a2
; RV32IM-NEXT:    srli t6, a2, 1
; RV32IM-NEXT:    and a2, a2, a6
; RV32IM-NEXT:    and t6, t6, a6
; RV32IM-NEXT:    slli a2, a2, 1
; RV32IM-NEXT:    xor s1, a0, s1
; RV32IM-NEXT:    or a0, t6, a2
; RV32IM-NEXT:    lui a4, 256
; RV32IM-NEXT:    and a2, t4, a4
; RV32IM-NEXT:    sw a2, 148(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui a7, 512
; RV32IM-NEXT:    and t6, t4, a7
; RV32IM-NEXT:    sw t6, 156(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui t2, 16384
; RV32IM-NEXT:    and s3, t4, t2
; RV32IM-NEXT:    sw s3, 140(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui t3, 32768
; RV32IM-NEXT:    and s2, t4, t3
; RV32IM-NEXT:    sw s2, 144(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui s0, 65536
; RV32IM-NEXT:    and s4, t4, s0
; RV32IM-NEXT:    sw s4, 152(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui s5, 131072
; RV32IM-NEXT:    and s5, t4, s5
; RV32IM-NEXT:    sw s5, 160(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui s7, 262144
; RV32IM-NEXT:    and s8, t4, s7
; RV32IM-NEXT:    sw s8, 164(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui s7, 524288
; RV32IM-NEXT:    and s7, t4, s7
; RV32IM-NEXT:    sw s7, 168(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a2, a1, a2
; RV32IM-NEXT:    mul t4, a1, t6
; RV32IM-NEXT:    mul t6, a1, s3
; RV32IM-NEXT:    mul s2, a1, s2
; RV32IM-NEXT:    mul s3, a1, s4
; RV32IM-NEXT:    mul s4, a1, s5
; RV32IM-NEXT:    mul s5, a1, s8
; RV32IM-NEXT:    mul a1, a1, s7
; RV32IM-NEXT:    andi s7, a0, 2
; RV32IM-NEXT:    andi s8, a0, 1
; RV32IM-NEXT:    mul s7, t0, s7
; RV32IM-NEXT:    mul s8, t0, s8
; RV32IM-NEXT:    andi s9, a0, 4
; RV32IM-NEXT:    andi s10, a0, 8
; RV32IM-NEXT:    mul s9, t0, s9
; RV32IM-NEXT:    mul s10, t0, s10
; RV32IM-NEXT:    xor a2, t5, a2
; RV32IM-NEXT:    xor t5, s1, t6
; RV32IM-NEXT:    xor a2, a2, t4
; RV32IM-NEXT:    xor t4, t5, s2
; RV32IM-NEXT:    xor a2, a3, a2
; RV32IM-NEXT:    xor a3, t4, s3
; RV32IM-NEXT:    xor a2, a2, a3
; RV32IM-NEXT:    xor a3, s4, s5
; RV32IM-NEXT:    xor a1, a3, a1
; RV32IM-NEXT:    xor a3, s8, s7
; RV32IM-NEXT:    xor t4, s9, s10
; RV32IM-NEXT:    andi t5, a0, 16
; RV32IM-NEXT:    mul t5, t0, t5
; RV32IM-NEXT:    andi t6, a0, 32
; RV32IM-NEXT:    mul t6, t0, t6
; RV32IM-NEXT:    andi s1, a0, 64
; RV32IM-NEXT:    mul s1, t0, s1
; RV32IM-NEXT:    andi s2, a0, 128
; RV32IM-NEXT:    mul s2, t0, s2
; RV32IM-NEXT:    andi s3, a0, 256
; RV32IM-NEXT:    mul s3, t0, s3
; RV32IM-NEXT:    andi s4, a0, 512
; RV32IM-NEXT:    mul s4, t0, s4
; RV32IM-NEXT:    andi s5, a0, 1024
; RV32IM-NEXT:    mul s5, t0, s5
; RV32IM-NEXT:    and s7, a0, s6
; RV32IM-NEXT:    mul s7, t0, s7
; RV32IM-NEXT:    lui s6, 1
; RV32IM-NEXT:    and s8, a0, s6
; RV32IM-NEXT:    mul s8, t0, s8
; RV32IM-NEXT:    lui s6, 2
; RV32IM-NEXT:    and s9, a0, s6
; RV32IM-NEXT:    mul s9, t0, s9
; RV32IM-NEXT:    lui s6, 4
; RV32IM-NEXT:    and s10, a0, s6
; RV32IM-NEXT:    mul s10, t0, s10
; RV32IM-NEXT:    lui s6, 8
; RV32IM-NEXT:    and s11, a0, s6
; RV32IM-NEXT:    xor t5, t5, t6
; RV32IM-NEXT:    mul t6, t0, s11
; RV32IM-NEXT:    xor a3, a3, t4
; RV32IM-NEXT:    xor t4, t5, s1
; RV32IM-NEXT:    xor a1, a2, a1
; RV32IM-NEXT:    xor a2, a3, t4
; RV32IM-NEXT:    xor a3, s2, s3
; RV32IM-NEXT:    xor t4, s7, s8
; RV32IM-NEXT:    xor a3, a3, s4
; RV32IM-NEXT:    xor t4, t4, s9
; RV32IM-NEXT:    xor a3, a3, s5
; RV32IM-NEXT:    xor t4, t4, s10
; RV32IM-NEXT:    xor a2, a2, a3
; RV32IM-NEXT:    xor a3, t4, t6
; RV32IM-NEXT:    xor a2, a2, a3
; RV32IM-NEXT:    lui a3, 16
; RV32IM-NEXT:    and a3, a0, a3
; RV32IM-NEXT:    mul a3, t0, a3
; RV32IM-NEXT:    lui t4, 32
; RV32IM-NEXT:    and t4, a0, t4
; RV32IM-NEXT:    mul t4, t0, t4
; RV32IM-NEXT:    lui t5, 64
; RV32IM-NEXT:    and t5, a0, t5
; RV32IM-NEXT:    mul t5, t0, t5
; RV32IM-NEXT:    lui t6, 128
; RV32IM-NEXT:    and t6, a0, t6
; RV32IM-NEXT:    mul t6, t0, t6
; RV32IM-NEXT:    and s1, a0, a4
; RV32IM-NEXT:    mul s1, t0, s1
; RV32IM-NEXT:    and s2, a0, a7
; RV32IM-NEXT:    mul s2, t0, s2
; RV32IM-NEXT:    lui a4, 1024
; RV32IM-NEXT:    and s3, a0, a4
; RV32IM-NEXT:    mul s3, t0, s3
; RV32IM-NEXT:    lui a4, 2048
; RV32IM-NEXT:    and s4, a0, a4
; RV32IM-NEXT:    mul s4, t0, s4
; RV32IM-NEXT:    lui a4, 4096
; RV32IM-NEXT:    and s5, a0, a4
; RV32IM-NEXT:    mul s5, t0, s5
; RV32IM-NEXT:    lui a4, 8192
; RV32IM-NEXT:    and s7, a0, a4
; RV32IM-NEXT:    mul s7, t0, s7
; RV32IM-NEXT:    and s8, a0, t2
; RV32IM-NEXT:    mul s8, t0, s8
; RV32IM-NEXT:    and s9, a0, t3
; RV32IM-NEXT:    mul s9, t0, s9
; RV32IM-NEXT:    and s10, a0, s0
; RV32IM-NEXT:    xor a3, a3, t4
; RV32IM-NEXT:    mul t4, t0, s10
; RV32IM-NEXT:    sw t0, 136(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    xor a3, a3, t5
; RV32IM-NEXT:    xor t5, s3, s4
; RV32IM-NEXT:    xor a3, a3, t6
; RV32IM-NEXT:    xor t5, t5, s5
; RV32IM-NEXT:    xor a3, a3, s1
; RV32IM-NEXT:    xor t5, t5, s7
; RV32IM-NEXT:    xor a3, a3, s2
; RV32IM-NEXT:    xor t5, t5, s8
; RV32IM-NEXT:    xor a2, a2, a3
; RV32IM-NEXT:    xor a3, t5, s9
; RV32IM-NEXT:    xor a3, a3, t4
; RV32IM-NEXT:    lui a4, 131072
; RV32IM-NEXT:    and t4, a0, a4
; RV32IM-NEXT:    lui s9, 131072
; RV32IM-NEXT:    mul t4, t0, t4
; RV32IM-NEXT:    lui a4, 262144
; RV32IM-NEXT:    and t5, a0, a4
; RV32IM-NEXT:    lui s10, 262144
; RV32IM-NEXT:    mul t5, t0, t5
; RV32IM-NEXT:    lui a4, 524288
; RV32IM-NEXT:    and a0, a0, a4
; RV32IM-NEXT:    xor a2, a2, a3
; RV32IM-NEXT:    mul a0, t0, a0
; RV32IM-NEXT:    lw a7, 128(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    srli a3, a7, 8
; RV32IM-NEXT:    and t6, a7, t1
; RV32IM-NEXT:    and a3, a3, t1
; RV32IM-NEXT:    mv s11, t1
; RV32IM-NEXT:    slli t6, t6, 8
; RV32IM-NEXT:    srli s1, a7, 24
; RV32IM-NEXT:    slli t1, a7, 24
; RV32IM-NEXT:    or a3, a3, s1
; RV32IM-NEXT:    or t1, t1, t6
; RV32IM-NEXT:    xor t4, t4, t5
; RV32IM-NEXT:    or a3, t1, a3
; RV32IM-NEXT:    srli t1, a3, 4
; RV32IM-NEXT:    and a3, a3, ra
; RV32IM-NEXT:    and t1, t1, ra
; RV32IM-NEXT:    slli a3, a3, 4
; RV32IM-NEXT:    xor a0, t4, a0
; RV32IM-NEXT:    or a3, t1, a3
; RV32IM-NEXT:    srli t1, a3, 2
; RV32IM-NEXT:    and a3, a3, a5
; RV32IM-NEXT:    and t1, t1, a5
; RV32IM-NEXT:    slli a3, a3, 2
; RV32IM-NEXT:    xor a0, a2, a0
; RV32IM-NEXT:    or a2, t1, a3
; RV32IM-NEXT:    srli a3, a2, 1
; RV32IM-NEXT:    and a2, a2, a6
; RV32IM-NEXT:    and a3, a3, a6
; RV32IM-NEXT:    slli a2, a2, 1
; RV32IM-NEXT:    xor t5, a0, a1
; RV32IM-NEXT:    or t0, a3, a2
; RV32IM-NEXT:    lw s0, 132(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    srli a0, s0, 8
; RV32IM-NEXT:    and a1, s0, s11
; RV32IM-NEXT:    and a0, a0, s11
; RV32IM-NEXT:    slli a1, a1, 8
; RV32IM-NEXT:    srli a2, s0, 24
; RV32IM-NEXT:    slli s0, s0, 24
; RV32IM-NEXT:    or a0, a0, a2
; RV32IM-NEXT:    or a1, s0, a1
; RV32IM-NEXT:    or a0, a1, a0
; RV32IM-NEXT:    srli a1, t0, 8
; RV32IM-NEXT:    and a1, a1, s11
; RV32IM-NEXT:    srli a2, a0, 4
; RV32IM-NEXT:    and a2, a2, ra
; RV32IM-NEXT:    and a0, a0, ra
; RV32IM-NEXT:    slli a0, a0, 4
; RV32IM-NEXT:    srli t1, t0, 24
; RV32IM-NEXT:    or a1, a1, t1
; RV32IM-NEXT:    or a0, a2, a0
; RV32IM-NEXT:    srli a2, a0, 2
; RV32IM-NEXT:    and a0, a0, a5
; RV32IM-NEXT:    and a2, a2, a5
; RV32IM-NEXT:    slli a0, a0, 2
; RV32IM-NEXT:    or a0, a2, a0
; RV32IM-NEXT:    and a2, t0, s11
; RV32IM-NEXT:    slli a2, a2, 8
; RV32IM-NEXT:    srli t1, a0, 1
; RV32IM-NEXT:    and t1, t1, a6
; RV32IM-NEXT:    and a0, a0, a6
; RV32IM-NEXT:    slli a0, a0, 1
; RV32IM-NEXT:    slli t4, t0, 24
; RV32IM-NEXT:    or t4, t4, a2
; RV32IM-NEXT:    or a7, t1, a0
; RV32IM-NEXT:    srli a0, a7, 8
; RV32IM-NEXT:    and t1, a7, s11
; RV32IM-NEXT:    and a0, a0, s11
; RV32IM-NEXT:    slli t1, t1, 8
; RV32IM-NEXT:    srli t6, a7, 24
; RV32IM-NEXT:    slli s0, a7, 24
; RV32IM-NEXT:    or a0, a0, t6
; RV32IM-NEXT:    or t1, s0, t1
; RV32IM-NEXT:    or a1, t4, a1
; RV32IM-NEXT:    or a0, t1, a0
; RV32IM-NEXT:    srli t1, a1, 4
; RV32IM-NEXT:    and a1, a1, ra
; RV32IM-NEXT:    and t1, t1, ra
; RV32IM-NEXT:    slli a1, a1, 4
; RV32IM-NEXT:    srli t4, a0, 4
; RV32IM-NEXT:    and a0, a0, ra
; RV32IM-NEXT:    and t4, t4, ra
; RV32IM-NEXT:    slli a0, a0, 4
; RV32IM-NEXT:    or a1, t1, a1
; RV32IM-NEXT:    or a0, t4, a0
; RV32IM-NEXT:    srli t1, a1, 2
; RV32IM-NEXT:    mv s6, a5
; RV32IM-NEXT:    and a1, a1, a5
; RV32IM-NEXT:    and t1, t1, a5
; RV32IM-NEXT:    slli a1, a1, 2
; RV32IM-NEXT:    srli t4, a0, 2
; RV32IM-NEXT:    and a0, a0, a5
; RV32IM-NEXT:    and t4, t4, a5
; RV32IM-NEXT:    slli a0, a0, 2
; RV32IM-NEXT:    or a1, t1, a1
; RV32IM-NEXT:    or a0, t4, a0
; RV32IM-NEXT:    srli t1, a1, 1
; RV32IM-NEXT:    and a1, a1, a6
; RV32IM-NEXT:    and t1, t1, a6
; RV32IM-NEXT:    slli a1, a1, 1
; RV32IM-NEXT:    srli t4, a0, 1
; RV32IM-NEXT:    and a0, a0, a6
; RV32IM-NEXT:    and t4, t4, a6
; RV32IM-NEXT:    slli t6, a0, 1
; RV32IM-NEXT:    or a0, t1, a1
; RV32IM-NEXT:    or t4, t4, t6
; RV32IM-NEXT:    andi a1, t4, 2
; RV32IM-NEXT:    andi t1, t4, 1
; RV32IM-NEXT:    mul a1, a0, a1
; RV32IM-NEXT:    mul t1, a0, t1
; RV32IM-NEXT:    andi t6, t4, 4
; RV32IM-NEXT:    andi s0, t4, 8
; RV32IM-NEXT:    mul t6, a0, t6
; RV32IM-NEXT:    mul s0, a0, s0
; RV32IM-NEXT:    lw a2, 120(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    srli t2, a2, 1
; RV32IM-NEXT:    andi s1, t4, 16
; RV32IM-NEXT:    mul s1, a0, s1
; RV32IM-NEXT:    andi s2, t4, 32
; RV32IM-NEXT:    mul s2, a0, s2
; RV32IM-NEXT:    andi s3, t4, 64
; RV32IM-NEXT:    xor t2, t2, t5
; RV32IM-NEXT:    mul t5, a0, s3
; RV32IM-NEXT:    xor a1, t1, a1
; RV32IM-NEXT:    andi t1, t4, 128
; RV32IM-NEXT:    xor t6, t6, s0
; RV32IM-NEXT:    mul t1, a0, t1
; RV32IM-NEXT:    lui a2, 2
; RV32IM-NEXT:    and s0, t4, a2
; RV32IM-NEXT:    lui a2, 4
; RV32IM-NEXT:    and s3, t4, a2
; RV32IM-NEXT:    mul s0, a0, s0
; RV32IM-NEXT:    mul s3, a0, s3
; RV32IM-NEXT:    xor a1, a1, t6
; RV32IM-NEXT:    xor t6, s1, s2
; RV32IM-NEXT:    xor t6, t6, t5
; RV32IM-NEXT:    srli t5, t2, 8
; RV32IM-NEXT:    and t5, t5, s11
; RV32IM-NEXT:    srli s1, t2, 24
; RV32IM-NEXT:    or t5, t5, s1
; RV32IM-NEXT:    xor a1, a1, t6
; RV32IM-NEXT:    xor a1, a1, t1
; RV32IM-NEXT:    andi t1, t4, 256
; RV32IM-NEXT:    xor t6, s0, s3
; RV32IM-NEXT:    mul t1, a0, t1
; RV32IM-NEXT:    andi s0, t4, 512
; RV32IM-NEXT:    lui a2, 8
; RV32IM-NEXT:    and s1, t4, a2
; RV32IM-NEXT:    mul s0, a0, s0
; RV32IM-NEXT:    mul s1, a0, s1
; RV32IM-NEXT:    andi s2, t4, 1024
; RV32IM-NEXT:    lui a2, 16
; RV32IM-NEXT:    and s3, t4, a2
; RV32IM-NEXT:    mul s2, a0, s2
; RV32IM-NEXT:    mul s3, a0, s3
; RV32IM-NEXT:    lw a2, 12(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    and s4, t4, a2
; RV32IM-NEXT:    lui a3, 32
; RV32IM-NEXT:    and s5, t4, a3
; RV32IM-NEXT:    mul s4, a0, s4
; RV32IM-NEXT:    mul s5, a0, s5
; RV32IM-NEXT:    lui a3, 1
; RV32IM-NEXT:    and s7, t4, a3
; RV32IM-NEXT:    lui a4, 64
; RV32IM-NEXT:    and s8, t4, a4
; RV32IM-NEXT:    mul s7, a0, s7
; RV32IM-NEXT:    mul s8, a0, s8
; RV32IM-NEXT:    xor t1, t1, s0
; RV32IM-NEXT:    xor t6, t6, s1
; RV32IM-NEXT:    xor t1, t1, s2
; RV32IM-NEXT:    xor t6, t6, s3
; RV32IM-NEXT:    lui a5, 128
; RV32IM-NEXT:    and s0, t4, a5
; RV32IM-NEXT:    lui a4, 256
; RV32IM-NEXT:    and s1, t4, a4
; RV32IM-NEXT:    mul s0, a0, s0
; RV32IM-NEXT:    mul s1, a0, s1
; RV32IM-NEXT:    xor t1, t1, s4
; RV32IM-NEXT:    xor t6, t6, s5
; RV32IM-NEXT:    xor t1, t1, s7
; RV32IM-NEXT:    xor t6, t6, s8
; RV32IM-NEXT:    slli s2, t2, 24
; RV32IM-NEXT:    and t2, t2, s11
; RV32IM-NEXT:    slli t2, t2, 8
; RV32IM-NEXT:    xor t1, a1, t1
; RV32IM-NEXT:    or t2, s2, t2
; RV32IM-NEXT:    xor t1, t1, t6
; RV32IM-NEXT:    xor s0, s0, s1
; RV32IM-NEXT:    lui a4, 512
; RV32IM-NEXT:    and t6, t4, a4
; RV32IM-NEXT:    mul t6, a0, t6
; RV32IM-NEXT:    lui t3, 1024
; RV32IM-NEXT:    and s1, t4, t3
; RV32IM-NEXT:    mul s1, a0, s1
; RV32IM-NEXT:    lui t3, 2048
; RV32IM-NEXT:    and s2, t4, t3
; RV32IM-NEXT:    mul s2, a0, s2
; RV32IM-NEXT:    lui t3, 4096
; RV32IM-NEXT:    and s3, t4, t3
; RV32IM-NEXT:    mul s3, a0, s3
; RV32IM-NEXT:    lui t3, 8192
; RV32IM-NEXT:    and s4, t4, t3
; RV32IM-NEXT:    mul s4, a0, s4
; RV32IM-NEXT:    lui t3, 16384
; RV32IM-NEXT:    and s5, t4, t3
; RV32IM-NEXT:    mul s5, a0, s5
; RV32IM-NEXT:    lui t3, 32768
; RV32IM-NEXT:    and s7, t4, t3
; RV32IM-NEXT:    mul s7, a0, s7
; RV32IM-NEXT:    lui t3, 65536
; RV32IM-NEXT:    and s8, t4, t3
; RV32IM-NEXT:    mul s8, a0, s8
; RV32IM-NEXT:    and s9, t4, s9
; RV32IM-NEXT:    mul s9, a0, s9
; RV32IM-NEXT:    and s10, t4, s10
; RV32IM-NEXT:    xor t6, s0, t6
; RV32IM-NEXT:    mul s0, a0, s10
; RV32IM-NEXT:    xor s3, s3, s4
; RV32IM-NEXT:    lui t3, 524288
; RV32IM-NEXT:    and t4, t4, t3
; RV32IM-NEXT:    xor s3, s3, s5
; RV32IM-NEXT:    mul a0, a0, t4
; RV32IM-NEXT:    xor t4, t6, s1
; RV32IM-NEXT:    xor t6, s3, s7
; RV32IM-NEXT:    xor t4, t4, s2
; RV32IM-NEXT:    xor t6, t6, s8
; RV32IM-NEXT:    xor t1, t1, t4
; RV32IM-NEXT:    xor t4, t6, s9
; RV32IM-NEXT:    xor t4, t4, s0
; RV32IM-NEXT:    and t6, t1, s11
; RV32IM-NEXT:    slli a1, a1, 24
; RV32IM-NEXT:    slli t6, t6, 8
; RV32IM-NEXT:    or a1, a1, t6
; RV32IM-NEXT:    xor a0, t4, a0
; RV32IM-NEXT:    lw s1, 184(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    srli t4, s1, 8
; RV32IM-NEXT:    and t6, s1, s11
; RV32IM-NEXT:    and t4, t4, s11
; RV32IM-NEXT:    slli t6, t6, 8
; RV32IM-NEXT:    srli s0, s1, 24
; RV32IM-NEXT:    slli s1, s1, 24
; RV32IM-NEXT:    or t4, t4, s0
; RV32IM-NEXT:    or t6, s1, t6
; RV32IM-NEXT:    xor a0, t1, a0
; RV32IM-NEXT:    srli t1, t1, 8
; RV32IM-NEXT:    and t1, t1, s11
; RV32IM-NEXT:    srli a0, a0, 24
; RV32IM-NEXT:    or a0, t1, a0
; RV32IM-NEXT:    or t1, t6, t4
; RV32IM-NEXT:    srli t4, t1, 4
; RV32IM-NEXT:    and t1, t1, ra
; RV32IM-NEXT:    and t4, t4, ra
; RV32IM-NEXT:    slli t1, t1, 4
; RV32IM-NEXT:    or a0, a1, a0
; RV32IM-NEXT:    or a1, t4, t1
; RV32IM-NEXT:    srli t1, a0, 4
; RV32IM-NEXT:    and a0, a0, ra
; RV32IM-NEXT:    and t1, t1, ra
; RV32IM-NEXT:    slli a0, a0, 4
; RV32IM-NEXT:    srli t4, a1, 2
; RV32IM-NEXT:    and a1, a1, s6
; RV32IM-NEXT:    and t4, t4, s6
; RV32IM-NEXT:    slli a1, a1, 2
; RV32IM-NEXT:    or a0, t1, a0
; RV32IM-NEXT:    or a1, t4, a1
; RV32IM-NEXT:    srli t1, a0, 2
; RV32IM-NEXT:    and a0, a0, s6
; RV32IM-NEXT:    and t1, t1, s6
; RV32IM-NEXT:    slli a0, a0, 2
; RV32IM-NEXT:    or a0, t1, a0
; RV32IM-NEXT:    srli t1, a1, 1
; RV32IM-NEXT:    mv t3, a6
; RV32IM-NEXT:    and t1, t1, a6
; RV32IM-NEXT:    and a1, a1, a6
; RV32IM-NEXT:    slli a1, a1, 1
; RV32IM-NEXT:    srli t4, a0, 1
; RV32IM-NEXT:    lw t6, 124(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    and t4, t4, t6
; RV32IM-NEXT:    or a1, t1, a1
; RV32IM-NEXT:    and a0, a0, a6
; RV32IM-NEXT:    andi a6, a7, 2
; RV32IM-NEXT:    sw a6, 112(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t1, a1, a6
; RV32IM-NEXT:    andi a6, a7, 1
; RV32IM-NEXT:    sw a6, 104(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s0, a1, a6
; RV32IM-NEXT:    andi a6, a7, 4
; RV32IM-NEXT:    sw a6, 100(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s1, a1, a6
; RV32IM-NEXT:    andi a6, a7, 8
; RV32IM-NEXT:    sw a6, 92(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s2, a1, a6
; RV32IM-NEXT:    andi a6, a7, 16
; RV32IM-NEXT:    sw a6, 88(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s3, a1, a6
; RV32IM-NEXT:    andi a6, a7, 32
; RV32IM-NEXT:    sw a6, 80(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s4, a1, a6
; RV32IM-NEXT:    andi a6, a7, 64
; RV32IM-NEXT:    sw a6, 84(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s5, a1, a6
; RV32IM-NEXT:    andi a6, a7, 128
; RV32IM-NEXT:    sw a6, 128(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s7, a1, a6
; RV32IM-NEXT:    andi a6, a7, 256
; RV32IM-NEXT:    sw a6, 132(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s8, a1, a6
; RV32IM-NEXT:    andi a6, a7, 512
; RV32IM-NEXT:    sw a6, 124(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s9, a1, a6
; RV32IM-NEXT:    andi a6, a7, 1024
; RV32IM-NEXT:    sw a6, 184(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    slli a0, a0, 1
; RV32IM-NEXT:    mul s10, a1, a6
; RV32IM-NEXT:    or a6, t2, t5
; RV32IM-NEXT:    sw a6, 4(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    or a0, t4, a0
; RV32IM-NEXT:    sw a0, 8(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    xor a0, s0, t1
; RV32IM-NEXT:    xor t1, s1, s2
; RV32IM-NEXT:    xor a0, a0, t1
; RV32IM-NEXT:    xor t1, s3, s4
; RV32IM-NEXT:    xor t1, t1, s5
; RV32IM-NEXT:    xor t2, s7, s8
; RV32IM-NEXT:    xor a0, a0, t1
; RV32IM-NEXT:    xor t1, t2, s9
; RV32IM-NEXT:    xor t1, t1, s10
; RV32IM-NEXT:    and t2, a7, a2
; RV32IM-NEXT:    sw t2, 108(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mv s7, a2
; RV32IM-NEXT:    xor a6, a0, t1
; RV32IM-NEXT:    mul t1, a1, t2
; RV32IM-NEXT:    and a2, a7, a3
; RV32IM-NEXT:    sw a2, 96(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui a0, 2
; RV32IM-NEXT:    and a0, a7, a0
; RV32IM-NEXT:    sw a0, 64(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t2, a1, a2
; RV32IM-NEXT:    mul t4, a1, a0
; RV32IM-NEXT:    lui a0, 4
; RV32IM-NEXT:    and a0, a7, a0
; RV32IM-NEXT:    sw a0, 52(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui a2, 8
; RV32IM-NEXT:    and a2, a7, a2
; RV32IM-NEXT:    sw a2, 60(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t5, a1, a0
; RV32IM-NEXT:    mul s0, a1, a2
; RV32IM-NEXT:    lui a0, 16
; RV32IM-NEXT:    and a2, a7, a0
; RV32IM-NEXT:    sw a2, 48(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui a0, 32
; RV32IM-NEXT:    and a0, a7, a0
; RV32IM-NEXT:    sw a0, 56(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s1, a1, a2
; RV32IM-NEXT:    mul s2, a1, a0
; RV32IM-NEXT:    lui a0, 64
; RV32IM-NEXT:    and a2, a7, a0
; RV32IM-NEXT:    sw a2, 44(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    and a0, a7, a5
; RV32IM-NEXT:    sw a0, 76(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s3, a1, a2
; RV32IM-NEXT:    mul s4, a1, a0
; RV32IM-NEXT:    lui a0, 256
; RV32IM-NEXT:    and a0, a7, a0
; RV32IM-NEXT:    sw a0, 68(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    and a2, a7, a4
; RV32IM-NEXT:    sw a2, 72(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s5, a1, a0
; RV32IM-NEXT:    mul a5, a1, a2
; RV32IM-NEXT:    lui a0, 1024
; RV32IM-NEXT:    and a0, a7, a0
; RV32IM-NEXT:    sw a0, 116(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui a2, 2048
; RV32IM-NEXT:    and a2, a7, a2
; RV32IM-NEXT:    sw a2, 120(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a4, a1, a0
; RV32IM-NEXT:    mul a0, a1, a2
; RV32IM-NEXT:    xor t1, t1, t2
; RV32IM-NEXT:    xor t2, s1, s2
; RV32IM-NEXT:    xor t1, t1, t4
; RV32IM-NEXT:    xor t2, t2, s3
; RV32IM-NEXT:    xor t1, t1, t5
; RV32IM-NEXT:    xor t2, t2, s4
; RV32IM-NEXT:    xor t1, t1, s0
; RV32IM-NEXT:    xor t4, t2, s5
; RV32IM-NEXT:    xor s1, a6, t1
; RV32IM-NEXT:    xor s0, t4, a5
; RV32IM-NEXT:    xor a0, a4, a0
; RV32IM-NEXT:    lw a2, 272(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    srli a4, a2, 8
; RV32IM-NEXT:    and a4, a4, s11
; RV32IM-NEXT:    srli a5, a2, 24
; RV32IM-NEXT:    or a4, a4, a5
; RV32IM-NEXT:    lui a3, 4096
; RV32IM-NEXT:    and a3, a7, a3
; RV32IM-NEXT:    sw a3, 40(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a5, a1, a3
; RV32IM-NEXT:    and a6, a2, s11
; RV32IM-NEXT:    slli a6, a6, 8
; RV32IM-NEXT:    slli t4, a2, 24
; RV32IM-NEXT:    or a6, t4, a6
; RV32IM-NEXT:    lui a2, 8192
; RV32IM-NEXT:    and a2, a7, a2
; RV32IM-NEXT:    sw a2, 272(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    or a4, a6, a4
; RV32IM-NEXT:    mul a6, a1, a2
; RV32IM-NEXT:    srli t4, a4, 4
; RV32IM-NEXT:    and a4, a4, ra
; RV32IM-NEXT:    and t4, t4, ra
; RV32IM-NEXT:    slli a4, a4, 4
; RV32IM-NEXT:    xor a0, a0, a5
; RV32IM-NEXT:    or a4, t4, a4
; RV32IM-NEXT:    srli a5, a4, 2
; RV32IM-NEXT:    and a4, a4, s6
; RV32IM-NEXT:    and a5, a5, s6
; RV32IM-NEXT:    slli a4, a4, 2
; RV32IM-NEXT:    xor t6, a0, a6
; RV32IM-NEXT:    or a4, a5, a4
; RV32IM-NEXT:    srli a0, a4, 1
; RV32IM-NEXT:    sw t3, 0(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    and a4, a4, t3
; RV32IM-NEXT:    and a0, a0, t3
; RV32IM-NEXT:    slli a4, a4, 1
; RV32IM-NEXT:    or a5, a0, a4
; RV32IM-NEXT:    lui s2, 16384
; RV32IM-NEXT:    and a6, a7, s2
; RV32IM-NEXT:    sw a6, 16(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui s3, 32768
; RV32IM-NEXT:    and t1, a7, s3
; RV32IM-NEXT:    sw t1, 20(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui s4, 65536
; RV32IM-NEXT:    and a4, a7, s4
; RV32IM-NEXT:    sw a4, 24(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui s5, 131072
; RV32IM-NEXT:    and a3, a7, s5
; RV32IM-NEXT:    sw a3, 28(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui s8, 262144
; RV32IM-NEXT:    and a2, a7, s8
; RV32IM-NEXT:    sw a2, 32(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui s9, 524288
; RV32IM-NEXT:    and a0, a7, s9
; RV32IM-NEXT:    sw a0, 36(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a6, a1, a6
; RV32IM-NEXT:    mul t4, a1, t1
; RV32IM-NEXT:    mul t5, a1, a4
; RV32IM-NEXT:    mul t2, a1, a3
; RV32IM-NEXT:    mul a7, a1, a2
; RV32IM-NEXT:    mul t3, a1, a0
; RV32IM-NEXT:    andi a0, a5, 2
; RV32IM-NEXT:    mul t1, t0, a0
; RV32IM-NEXT:    andi a4, a5, 1
; RV32IM-NEXT:    mul a4, t0, a4
; RV32IM-NEXT:    andi a1, a5, 4
; RV32IM-NEXT:    mul a1, t0, a1
; RV32IM-NEXT:    andi a2, a5, 8
; RV32IM-NEXT:    mul a2, t0, a2
; RV32IM-NEXT:    andi a3, a5, 16
; RV32IM-NEXT:    mul a3, t0, a3
; RV32IM-NEXT:    andi s10, a5, 32
; RV32IM-NEXT:    mul s10, t0, s10
; RV32IM-NEXT:    andi a0, a5, 64
; RV32IM-NEXT:    xor a6, t6, a6
; RV32IM-NEXT:    mul a0, t0, a0
; RV32IM-NEXT:    xor s0, s1, s0
; RV32IM-NEXT:    xor a6, a6, t4
; RV32IM-NEXT:    xor a6, a6, t5
; RV32IM-NEXT:    xor t2, t2, a7
; RV32IM-NEXT:    xor a7, s0, a6
; RV32IM-NEXT:    xor a6, t2, t3
; RV32IM-NEXT:    xor a4, a4, t1
; RV32IM-NEXT:    xor a1, a1, a2
; RV32IM-NEXT:    xor a1, a4, a1
; RV32IM-NEXT:    xor a2, a3, s10
; RV32IM-NEXT:    xor a0, a2, a0
; RV32IM-NEXT:    andi a2, a5, 128
; RV32IM-NEXT:    mul a2, t0, a2
; RV32IM-NEXT:    andi a3, a5, 256
; RV32IM-NEXT:    mul a3, t0, a3
; RV32IM-NEXT:    andi a4, a5, 512
; RV32IM-NEXT:    mul a4, t0, a4
; RV32IM-NEXT:    andi t1, a5, 1024
; RV32IM-NEXT:    mul t1, t0, t1
; RV32IM-NEXT:    and t2, a5, s7
; RV32IM-NEXT:    mul t2, t0, t2
; RV32IM-NEXT:    lui t3, 1
; RV32IM-NEXT:    and t3, a5, t3
; RV32IM-NEXT:    mul t3, t0, t3
; RV32IM-NEXT:    lui t4, 2
; RV32IM-NEXT:    and t4, a5, t4
; RV32IM-NEXT:    mul t4, t0, t4
; RV32IM-NEXT:    lui t5, 4
; RV32IM-NEXT:    and t5, a5, t5
; RV32IM-NEXT:    mul t5, t0, t5
; RV32IM-NEXT:    lui t6, 8
; RV32IM-NEXT:    and t6, a5, t6
; RV32IM-NEXT:    mul t6, t0, t6
; RV32IM-NEXT:    lui s0, 16
; RV32IM-NEXT:    and s0, a5, s0
; RV32IM-NEXT:    mul s0, t0, s0
; RV32IM-NEXT:    lui s1, 32
; RV32IM-NEXT:    and s1, a5, s1
; RV32IM-NEXT:    mul s1, t0, s1
; RV32IM-NEXT:    lui s7, 64
; RV32IM-NEXT:    and s10, a5, s7
; RV32IM-NEXT:    xor a0, a1, a0
; RV32IM-NEXT:    mul a1, t0, s10
; RV32IM-NEXT:    xor a2, a2, a3
; RV32IM-NEXT:    xor a3, t2, t3
; RV32IM-NEXT:    xor a2, a2, a4
; RV32IM-NEXT:    xor a3, a3, t4
; RV32IM-NEXT:    xor a2, a2, t1
; RV32IM-NEXT:    xor a3, a3, t5
; RV32IM-NEXT:    xor a0, a0, a2
; RV32IM-NEXT:    xor a2, a3, t6
; RV32IM-NEXT:    xor t1, a0, a2
; RV32IM-NEXT:    xor s0, s0, s1
; RV32IM-NEXT:    xor a1, s0, a1
; RV32IM-NEXT:    lui a0, 128
; RV32IM-NEXT:    and a0, a5, a0
; RV32IM-NEXT:    lui a2, 256
; RV32IM-NEXT:    and a2, a5, a2
; RV32IM-NEXT:    lui a3, 512
; RV32IM-NEXT:    and a3, a5, a3
; RV32IM-NEXT:    lui a4, 1024
; RV32IM-NEXT:    and a4, a5, a4
; RV32IM-NEXT:    lui t2, 2048
; RV32IM-NEXT:    and t2, a5, t2
; RV32IM-NEXT:    lui t3, 4096
; RV32IM-NEXT:    and t3, a5, t3
; RV32IM-NEXT:    lui t4, 8192
; RV32IM-NEXT:    and t4, a5, t4
; RV32IM-NEXT:    and t5, a5, s2
; RV32IM-NEXT:    and t6, a5, s3
; RV32IM-NEXT:    and s0, a5, s4
; RV32IM-NEXT:    and s1, a5, s5
; RV32IM-NEXT:    and s10, a5, s8
; RV32IM-NEXT:    and a5, a5, s9
; RV32IM-NEXT:    mul a4, t0, a4
; RV32IM-NEXT:    mul t2, t0, t2
; RV32IM-NEXT:    mul a0, t0, a0
; RV32IM-NEXT:    mul t3, t0, t3
; RV32IM-NEXT:    mul a2, t0, a2
; RV32IM-NEXT:    mul t4, t0, t4
; RV32IM-NEXT:    mul a3, t0, a3
; RV32IM-NEXT:    mul t5, t0, t5
; RV32IM-NEXT:    mul t6, t0, t6
; RV32IM-NEXT:    mul s0, t0, s0
; RV32IM-NEXT:    mul s1, t0, s1
; RV32IM-NEXT:    mul s10, t0, s10
; RV32IM-NEXT:    xor a4, a4, t2
; RV32IM-NEXT:    mul a5, t0, a5
; RV32IM-NEXT:    xor a0, a1, a0
; RV32IM-NEXT:    xor a1, a4, t3
; RV32IM-NEXT:    xor a0, a0, a2
; RV32IM-NEXT:    xor a1, a1, t4
; RV32IM-NEXT:    xor a0, a0, a3
; RV32IM-NEXT:    xor a1, a1, t5
; RV32IM-NEXT:    xor a0, t1, a0
; RV32IM-NEXT:    xor a1, a1, t6
; RV32IM-NEXT:    xor a1, a1, s0
; RV32IM-NEXT:    xor a2, s1, s10
; RV32IM-NEXT:    xor a0, a0, a1
; RV32IM-NEXT:    xor a2, a2, a5
; RV32IM-NEXT:    xor a1, a7, a6
; RV32IM-NEXT:    xor a0, a0, a2
; RV32IM-NEXT:    xor a0, a0, a1
; RV32IM-NEXT:    lw a2, 4(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    srli a1, a2, 4
; RV32IM-NEXT:    and a1, a1, ra
; RV32IM-NEXT:    and a2, a2, ra
; RV32IM-NEXT:    slli a2, a2, 4
; RV32IM-NEXT:    lw a3, 8(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    srli a3, a3, 1
; RV32IM-NEXT:    or a1, a1, a2
; RV32IM-NEXT:    xor a0, a3, a0
; RV32IM-NEXT:    srli a2, a1, 2
; RV32IM-NEXT:    and a1, a1, s6
; RV32IM-NEXT:    and a2, a2, s6
; RV32IM-NEXT:    mv s3, s6
; RV32IM-NEXT:    slli a1, a1, 2
; RV32IM-NEXT:    or a1, a2, a1
; RV32IM-NEXT:    srli a2, a0, 8
; RV32IM-NEXT:    and a2, a2, s11
; RV32IM-NEXT:    srli a3, a0, 24
; RV32IM-NEXT:    or a2, a2, a3
; RV32IM-NEXT:    and a3, a0, s11
; RV32IM-NEXT:    slli a0, a0, 24
; RV32IM-NEXT:    slli a3, a3, 8
; RV32IM-NEXT:    or a0, a0, a3
; RV32IM-NEXT:    srli a3, a1, 1
; RV32IM-NEXT:    lw s4, 0(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    and a3, a3, s4
; RV32IM-NEXT:    and a1, a1, s4
; RV32IM-NEXT:    lw s6, 136(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw a4, 236(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a4, s6, a4
; RV32IM-NEXT:    lw a5, 232(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a5, s6, a5
; RV32IM-NEXT:    lw a6, 228(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a6, s6, a6
; RV32IM-NEXT:    lw a7, 216(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a7, s6, a7
; RV32IM-NEXT:    lw t1, 212(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t1, s6, t1
; RV32IM-NEXT:    lw t2, 208(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t2, s6, t2
; RV32IM-NEXT:    slli a1, a1, 1
; RV32IM-NEXT:    lw t3, 204(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t3, s6, t3
; RV32IM-NEXT:    or s2, a3, a1
; RV32IM-NEXT:    or a0, a0, a2
; RV32IM-NEXT:    srli a1, a0, 4
; RV32IM-NEXT:    and a0, a0, ra
; RV32IM-NEXT:    and a1, a1, ra
; RV32IM-NEXT:    slli a0, a0, 4
; RV32IM-NEXT:    or a0, a1, a0
; RV32IM-NEXT:    xor a4, a5, a4
; RV32IM-NEXT:    xor a1, a6, a7
; RV32IM-NEXT:    xor a2, t1, t2
; RV32IM-NEXT:    xor a1, a4, a1
; RV32IM-NEXT:    xor a2, a2, t3
; RV32IM-NEXT:    srli a3, a0, 2
; RV32IM-NEXT:    and a0, a0, s3
; RV32IM-NEXT:    and a3, a3, s3
; RV32IM-NEXT:    slli a0, a0, 2
; RV32IM-NEXT:    or a0, a3, a0
; RV32IM-NEXT:    xor a1, a1, a2
; RV32IM-NEXT:    srli a2, a0, 1
; RV32IM-NEXT:    and a0, a0, s4
; RV32IM-NEXT:    and a2, a2, s4
; RV32IM-NEXT:    slli t6, a0, 1
; RV32IM-NEXT:    lw a0, 252(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a3, s6, a0
; RV32IM-NEXT:    lw a0, 256(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a4, s6, a0
; RV32IM-NEXT:    lw a0, 248(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a5, s6, a0
; RV32IM-NEXT:    lw a0, 224(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a6, s6, a0
; RV32IM-NEXT:    lw a0, 220(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a7, s6, a0
; RV32IM-NEXT:    lw a0, 196(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t1, s6, a0
; RV32IM-NEXT:    lw a0, 244(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t2, s6, a0
; RV32IM-NEXT:    lw a0, 200(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t3, s6, a0
; RV32IM-NEXT:    lw a0, 240(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t4, s6, a0
; RV32IM-NEXT:    lw a0, 188(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t5, s6, a0
; RV32IM-NEXT:    lw a0, 192(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s0, s6, a0
; RV32IM-NEXT:    lw a0, 180(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s1, s6, a0
; RV32IM-NEXT:    lw a0, 176(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a0, s6, a0
; RV32IM-NEXT:    lw s10, 172(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s10, s6, s10
; RV32IM-NEXT:    or t6, a2, t6
; RV32IM-NEXT:    xor a1, a1, a3
; RV32IM-NEXT:    xor a4, a4, a5
; RV32IM-NEXT:    xor a2, a7, t1
; RV32IM-NEXT:    xor a3, a4, a6
; RV32IM-NEXT:    xor a2, a2, t3
; RV32IM-NEXT:    xor a3, a3, t2
; RV32IM-NEXT:    xor a2, a2, t5
; RV32IM-NEXT:    xor a3, a3, t4
; RV32IM-NEXT:    xor a2, a2, s0
; RV32IM-NEXT:    xor a2, a2, s1
; RV32IM-NEXT:    xor a4, a0, s10
; RV32IM-NEXT:    lw a0, 268(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a5, s6, a0
; RV32IM-NEXT:    lw a0, 140(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a6, s6, a0
; RV32IM-NEXT:    lw a0, 148(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a7, s6, a0
; RV32IM-NEXT:    lw a0, 144(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t1, s6, a0
; RV32IM-NEXT:    lw a0, 156(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t2, s6, a0
; RV32IM-NEXT:    lw a0, 152(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t3, s6, a0
; RV32IM-NEXT:    lw a0, 260(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t4, s6, a0
; RV32IM-NEXT:    lw a0, 160(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t5, s6, a0
; RV32IM-NEXT:    lw a0, 264(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s0, s6, a0
; RV32IM-NEXT:    lw a0, 164(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s1, s6, a0
; RV32IM-NEXT:    lw a0, 168(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s6, s6, a0
; RV32IM-NEXT:    xor a3, a1, a3
; RV32IM-NEXT:    xor a2, a3, a2
; RV32IM-NEXT:    xor a3, a4, a6
; RV32IM-NEXT:    xor a4, a5, a7
; RV32IM-NEXT:    xor a3, a3, t1
; RV32IM-NEXT:    xor a4, a4, t2
; RV32IM-NEXT:    xor a3, a3, t3
; RV32IM-NEXT:    xor a4, a4, t4
; RV32IM-NEXT:    xor a3, a3, t5
; RV32IM-NEXT:    xor a4, a4, s0
; RV32IM-NEXT:    xor a3, a3, s1
; RV32IM-NEXT:    xor a2, a2, a4
; RV32IM-NEXT:    xor a3, a3, s6
; RV32IM-NEXT:    slli a1, a1, 24
; RV32IM-NEXT:    lw a0, 112(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a4, t0, a0
; RV32IM-NEXT:    lw a0, 104(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a5, t0, a0
; RV32IM-NEXT:    lw a0, 100(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a6, t0, a0
; RV32IM-NEXT:    lw a0, 92(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a7, t0, a0
; RV32IM-NEXT:    lw a0, 88(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t1, t0, a0
; RV32IM-NEXT:    lw a0, 80(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t2, t0, a0
; RV32IM-NEXT:    and t3, a2, s11
; RV32IM-NEXT:    slli t3, t3, 8
; RV32IM-NEXT:    lw a0, 84(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t4, t0, a0
; RV32IM-NEXT:    xor a3, a2, a3
; RV32IM-NEXT:    srli a2, a2, 8
; RV32IM-NEXT:    and a2, a2, s11
; RV32IM-NEXT:    srli a3, a3, 24
; RV32IM-NEXT:    or a1, a1, t3
; RV32IM-NEXT:    or a2, a2, a3
; RV32IM-NEXT:    xor a4, a5, a4
; RV32IM-NEXT:    xor a3, a6, a7
; RV32IM-NEXT:    xor a3, a4, a3
; RV32IM-NEXT:    xor a4, t1, t2
; RV32IM-NEXT:    xor a4, a4, t4
; RV32IM-NEXT:    lw a0, 128(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a5, t0, a0
; RV32IM-NEXT:    lw a0, 132(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a6, t0, a0
; RV32IM-NEXT:    lw a0, 124(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a7, t0, a0
; RV32IM-NEXT:    lw a0, 64(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t1, t0, a0
; RV32IM-NEXT:    lw a0, 52(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t2, t0, a0
; RV32IM-NEXT:    lw a0, 184(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t3, t0, a0
; RV32IM-NEXT:    lw a0, 60(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t4, t0, a0
; RV32IM-NEXT:    lw a0, 108(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t5, t0, a0
; RV32IM-NEXT:    lw a0, 48(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s0, t0, a0
; RV32IM-NEXT:    lw a0, 96(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s1, t0, a0
; RV32IM-NEXT:    lw a0, 56(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s6, t0, a0
; RV32IM-NEXT:    xor a3, a3, a4
; RV32IM-NEXT:    lw a0, 44(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a4, t0, a0
; RV32IM-NEXT:    or a1, a1, a2
; RV32IM-NEXT:    xor a3, a3, a5
; RV32IM-NEXT:    xor a2, a6, a7
; RV32IM-NEXT:    xor a5, t1, t2
; RV32IM-NEXT:    xor a2, a2, t3
; RV32IM-NEXT:    xor a5, a5, t4
; RV32IM-NEXT:    xor a2, a2, t5
; RV32IM-NEXT:    xor a5, a5, s0
; RV32IM-NEXT:    xor a2, a2, s1
; RV32IM-NEXT:    xor a5, a5, s6
; RV32IM-NEXT:    xor a4, a5, a4
; RV32IM-NEXT:    lw a0, 76(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a5, t0, a0
; RV32IM-NEXT:    lw a0, 68(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a6, t0, a0
; RV32IM-NEXT:    lw a0, 72(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a7, t0, a0
; RV32IM-NEXT:    lw a0, 40(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t1, t0, a0
; RV32IM-NEXT:    lw a0, 272(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t2, t0, a0
; RV32IM-NEXT:    xor a2, a3, a2
; RV32IM-NEXT:    lw a0, 16(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t3, t0, a0
; RV32IM-NEXT:    lw a0, 116(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t4, t0, a0
; RV32IM-NEXT:    lw a0, 20(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t5, t0, a0
; RV32IM-NEXT:    lw a0, 120(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s0, t0, a0
; RV32IM-NEXT:    lw a0, 24(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s1, t0, a0
; RV32IM-NEXT:    xor a2, a2, a4
; RV32IM-NEXT:    lw a0, 28(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a4, t0, a0
; RV32IM-NEXT:    xor a5, a5, a6
; RV32IM-NEXT:    lw a0, 32(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a6, t0, a0
; RV32IM-NEXT:    xor a5, a5, a7
; RV32IM-NEXT:    xor a7, t1, t2
; RV32IM-NEXT:    xor a7, a7, t3
; RV32IM-NEXT:    lw a0, 36(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t0, t0, a0
; RV32IM-NEXT:    xor a5, a5, t4
; RV32IM-NEXT:    xor a7, a7, t5
; RV32IM-NEXT:    xor a5, a5, s0
; RV32IM-NEXT:    xor a7, a7, s1
; RV32IM-NEXT:    xor a2, a2, a5
; RV32IM-NEXT:    xor a4, a7, a4
; RV32IM-NEXT:    xor a4, a4, a6
; RV32IM-NEXT:    and a5, a2, s11
; RV32IM-NEXT:    slli a3, a3, 24
; RV32IM-NEXT:    slli a5, a5, 8
; RV32IM-NEXT:    or a3, a3, a5
; RV32IM-NEXT:    xor a4, a4, t0
; RV32IM-NEXT:    xor a4, a2, a4
; RV32IM-NEXT:    srli a2, a2, 8
; RV32IM-NEXT:    and a2, a2, s11
; RV32IM-NEXT:    srli a4, a4, 24
; RV32IM-NEXT:    or a2, a2, a4
; RV32IM-NEXT:    srli a4, a1, 4
; RV32IM-NEXT:    and a4, a4, ra
; RV32IM-NEXT:    or a2, a3, a2
; RV32IM-NEXT:    and a1, a1, ra
; RV32IM-NEXT:    srli a3, a2, 4
; RV32IM-NEXT:    and a3, a3, ra
; RV32IM-NEXT:    and a2, a2, ra
; RV32IM-NEXT:    slli a1, a1, 4
; RV32IM-NEXT:    slli a2, a2, 4
; RV32IM-NEXT:    or a1, a4, a1
; RV32IM-NEXT:    or a2, a3, a2
; RV32IM-NEXT:    srli a3, a1, 2
; RV32IM-NEXT:    and a1, a1, s3
; RV32IM-NEXT:    and a3, a3, s3
; RV32IM-NEXT:    slli a1, a1, 2
; RV32IM-NEXT:    or a1, a3, a1
; RV32IM-NEXT:    srli a3, a2, 2
; RV32IM-NEXT:    and a3, a3, s3
; RV32IM-NEXT:    and a2, a2, s3
; RV32IM-NEXT:    srli a4, a1, 1
; RV32IM-NEXT:    slli a2, a2, 2
; RV32IM-NEXT:    and a4, a4, s4
; RV32IM-NEXT:    or a2, a3, a2
; RV32IM-NEXT:    and a1, a1, s4
; RV32IM-NEXT:    srli a3, a2, 1
; RV32IM-NEXT:    and a3, a3, s4
; RV32IM-NEXT:    and a2, a2, s4
; RV32IM-NEXT:    slli a1, a1, 1
; RV32IM-NEXT:    slli a2, a2, 1
; RV32IM-NEXT:    or a1, a4, a1
; RV32IM-NEXT:    or a2, a3, a2
; RV32IM-NEXT:    lw a3, 276(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    sw s2, 0(a3)
; RV32IM-NEXT:    sw a1, 4(a3)
; RV32IM-NEXT:    sw t6, 8(a3)
; RV32IM-NEXT:    sw a2, 12(a3)
; RV32IM-NEXT:    lw a3, 280(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    sw s2, 0(a3)
; RV32IM-NEXT:    sw a1, 4(a3)
; RV32IM-NEXT:    sw t6, 8(a3)
; RV32IM-NEXT:    sw a2, 12(a3)
; RV32IM-NEXT:    lw ra, 332(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s0, 328(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s1, 324(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s2, 320(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s3, 316(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s4, 312(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s5, 308(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s6, 304(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s7, 300(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s8, 296(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s9, 292(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s10, 288(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s11, 284(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    addi sp, sp, 336
; RV32IM-NEXT:    ret
;
; RV64IM-LABEL: commutative_clmulr_v2i64:
; RV64IM:       # %bb.0:
; RV64IM-NEXT:    addi sp, sp, -368
; RV64IM-NEXT:    sd ra, 360(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s0, 352(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s1, 344(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s2, 336(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s3, 328(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s4, 320(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s5, 312(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s6, 304(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s7, 296(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s8, 288(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s9, 280(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s10, 272(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s11, 264(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd a5, 248(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd a4, 240(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mv t5, a3
; RV64IM-NEXT:    mv s11, a1
; RV64IM-NEXT:    srli a1, a2, 24
; RV64IM-NEXT:    lui a7, 4080
; RV64IM-NEXT:    and a1, a1, a7
; RV64IM-NEXT:    li t4, 255
; RV64IM-NEXT:    srli a5, a2, 8
; RV64IM-NEXT:    slli t6, t4, 24
; RV64IM-NEXT:    and a5, a5, t6
; RV64IM-NEXT:    sd t6, 8(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    lui a3, 16
; RV64IM-NEXT:    srli a6, a2, 40
; RV64IM-NEXT:    addi t4, a3, -256
; RV64IM-NEXT:    lui a4, 16
; RV64IM-NEXT:    and a6, a6, t4
; RV64IM-NEXT:    srli t0, a2, 56
; RV64IM-NEXT:    or a1, a5, a1
; RV64IM-NEXT:    or a5, a6, t0
; RV64IM-NEXT:    or a1, a1, a5
; RV64IM-NEXT:    and a5, a2, a7
; RV64IM-NEXT:    srliw a6, a2, 24
; RV64IM-NEXT:    slli a5, a5, 24
; RV64IM-NEXT:    slli a6, a6, 32
; RV64IM-NEXT:    or a5, a5, a6
; RV64IM-NEXT:    and a6, a2, t4
; RV64IM-NEXT:    slli a6, a6, 40
; RV64IM-NEXT:    slli a2, a2, 56
; RV64IM-NEXT:    or a2, a2, a6
; RV64IM-NEXT:    lui a6, 61681
; RV64IM-NEXT:    or a2, a2, a5
; RV64IM-NEXT:    addi a6, a6, -241
; RV64IM-NEXT:    or a1, a2, a1
; RV64IM-NEXT:    slli a2, a6, 32
; RV64IM-NEXT:    srli a5, a1, 4
; RV64IM-NEXT:    add a6, a6, a2
; RV64IM-NEXT:    and a2, a5, a6
; RV64IM-NEXT:    and a1, a1, a6
; RV64IM-NEXT:    lui a5, 209715
; RV64IM-NEXT:    slli a1, a1, 4
; RV64IM-NEXT:    addi t1, a5, 819
; RV64IM-NEXT:    or a1, a2, a1
; RV64IM-NEXT:    slli a2, t1, 32
; RV64IM-NEXT:    srli a5, a1, 2
; RV64IM-NEXT:    add ra, t1, a2
; RV64IM-NEXT:    and a2, a5, ra
; RV64IM-NEXT:    and a1, a1, ra
; RV64IM-NEXT:    slli a1, a1, 2
; RV64IM-NEXT:    lui a5, 349525
; RV64IM-NEXT:    or a1, a2, a1
; RV64IM-NEXT:    addi a5, a5, 1365
; RV64IM-NEXT:    srli a2, a1, 1
; RV64IM-NEXT:    slli t0, a5, 32
; RV64IM-NEXT:    srli t2, a0, 24
; RV64IM-NEXT:    srli t3, a0, 8
; RV64IM-NEXT:    lui a3, 4080
; RV64IM-NEXT:    and t2, t2, a3
; RV64IM-NEXT:    and t3, t3, t6
; RV64IM-NEXT:    or t2, t3, t2
; RV64IM-NEXT:    srli t3, a0, 40
; RV64IM-NEXT:    sd t4, 0(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and t3, t3, t4
; RV64IM-NEXT:    srli t6, a0, 56
; RV64IM-NEXT:    or t3, t3, t6
; RV64IM-NEXT:    and t6, a0, a3
; RV64IM-NEXT:    slli t6, t6, 24
; RV64IM-NEXT:    srliw s0, a0, 24
; RV64IM-NEXT:    slli s0, s0, 32
; RV64IM-NEXT:    and s1, a0, t4
; RV64IM-NEXT:    slli s1, s1, 40
; RV64IM-NEXT:    slli a0, a0, 56
; RV64IM-NEXT:    or t6, t6, s0
; RV64IM-NEXT:    or a0, a0, s1
; RV64IM-NEXT:    or t2, t2, t3
; RV64IM-NEXT:    or a0, a0, t6
; RV64IM-NEXT:    add t4, a5, t0
; RV64IM-NEXT:    or a0, a0, t2
; RV64IM-NEXT:    srli t0, a0, 4
; RV64IM-NEXT:    sd a6, 256(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and a0, a0, a6
; RV64IM-NEXT:    and t0, t0, a6
; RV64IM-NEXT:    slli a0, a0, 4
; RV64IM-NEXT:    and a2, a2, t4
; RV64IM-NEXT:    or a0, t0, a0
; RV64IM-NEXT:    srli t0, a0, 2
; RV64IM-NEXT:    and a0, a0, ra
; RV64IM-NEXT:    and t0, t0, ra
; RV64IM-NEXT:    slli a0, a0, 2
; RV64IM-NEXT:    and a1, a1, t4
; RV64IM-NEXT:    or a0, t0, a0
; RV64IM-NEXT:    srli t0, a0, 1
; RV64IM-NEXT:    and a0, a0, t4
; RV64IM-NEXT:    and t0, t0, t4
; RV64IM-NEXT:    slli a0, a0, 1
; RV64IM-NEXT:    slli a1, a1, 1
; RV64IM-NEXT:    or a0, t0, a0
; RV64IM-NEXT:    or a1, a2, a1
; RV64IM-NEXT:    andi a2, a0, 2
; RV64IM-NEXT:    mul a2, a1, a2
; RV64IM-NEXT:    andi t0, a0, 1
; RV64IM-NEXT:    mul t0, a1, t0
; RV64IM-NEXT:    andi t2, a0, 4
; RV64IM-NEXT:    mul t2, a1, t2
; RV64IM-NEXT:    andi t3, a0, 8
; RV64IM-NEXT:    mul t3, a1, t3
; RV64IM-NEXT:    andi t6, a0, 16
; RV64IM-NEXT:    mul t6, a1, t6
; RV64IM-NEXT:    andi s0, a0, 32
; RV64IM-NEXT:    mul s0, a1, s0
; RV64IM-NEXT:    andi s1, a0, 64
; RV64IM-NEXT:    mul s1, a1, s1
; RV64IM-NEXT:    andi s2, a0, 128
; RV64IM-NEXT:    mul s2, a1, s2
; RV64IM-NEXT:    andi s3, a0, 256
; RV64IM-NEXT:    andi s4, a0, 512
; RV64IM-NEXT:    mul s3, a1, s3
; RV64IM-NEXT:    mul s4, a1, s4
; RV64IM-NEXT:    xor a2, t0, a2
; RV64IM-NEXT:    xor t0, t2, t3
; RV64IM-NEXT:    xor t2, t6, s0
; RV64IM-NEXT:    xor a2, a2, t0
; RV64IM-NEXT:    xor t0, t2, s1
; RV64IM-NEXT:    xor a2, a2, t0
; RV64IM-NEXT:    xor a6, a2, s2
; RV64IM-NEXT:    sd a6, 24(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    li t3, 1
; RV64IM-NEXT:    xor a2, s3, s4
; RV64IM-NEXT:    slli a3, t3, 11
; RV64IM-NEXT:    sd a3, 232(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    andi t0, a0, 1024
; RV64IM-NEXT:    and t6, a0, a3
; RV64IM-NEXT:    mul t0, a1, t0
; RV64IM-NEXT:    mul t6, a1, t6
; RV64IM-NEXT:    lui s0, 1
; RV64IM-NEXT:    lui s1, 2
; RV64IM-NEXT:    and s0, a0, s0
; RV64IM-NEXT:    and s1, a0, s1
; RV64IM-NEXT:    mul s0, a1, s0
; RV64IM-NEXT:    mul s1, a1, s1
; RV64IM-NEXT:    lui a3, 4
; RV64IM-NEXT:    lui a5, 8
; RV64IM-NEXT:    and s2, a0, a3
; RV64IM-NEXT:    and s3, a0, a5
; RV64IM-NEXT:    mul s2, a1, s2
; RV64IM-NEXT:    mul s3, a1, s3
; RV64IM-NEXT:    and s4, a0, a4
; RV64IM-NEXT:    lui a3, 32
; RV64IM-NEXT:    mul s4, a1, s4
; RV64IM-NEXT:    and s5, a0, a3
; RV64IM-NEXT:    mul s5, a1, s5
; RV64IM-NEXT:    lui a3, 64
; RV64IM-NEXT:    and s6, a0, a3
; RV64IM-NEXT:    lui a3, 128
; RV64IM-NEXT:    mul s6, a1, s6
; RV64IM-NEXT:    and s7, a0, a3
; RV64IM-NEXT:    mul s7, a1, s7
; RV64IM-NEXT:    lui a3, 256
; RV64IM-NEXT:    and s8, a0, a3
; RV64IM-NEXT:    lui a3, 512
; RV64IM-NEXT:    mul s8, a1, s8
; RV64IM-NEXT:    and s9, a0, a3
; RV64IM-NEXT:    xor s1, s1, s2
; RV64IM-NEXT:    mul s2, a1, s9
; RV64IM-NEXT:    xor a2, a2, t0
; RV64IM-NEXT:    xor t0, s1, s3
; RV64IM-NEXT:    xor a2, a2, t6
; RV64IM-NEXT:    xor t0, t0, s4
; RV64IM-NEXT:    xor a2, a2, s0
; RV64IM-NEXT:    xor t0, t0, s5
; RV64IM-NEXT:    xor t0, t0, s6
; RV64IM-NEXT:    xor a2, a6, a2
; RV64IM-NEXT:    xor a2, a2, t0
; RV64IM-NEXT:    xor t0, s7, s8
; RV64IM-NEXT:    xor t0, t0, s2
; RV64IM-NEXT:    lui a3, 1024
; RV64IM-NEXT:    and t6, a0, a3
; RV64IM-NEXT:    lui s0, 2048
; RV64IM-NEXT:    mul t6, a1, t6
; RV64IM-NEXT:    and s0, a0, s0
; RV64IM-NEXT:    mul s0, a1, s0
; RV64IM-NEXT:    lui s1, 4096
; RV64IM-NEXT:    and s1, a0, s1
; RV64IM-NEXT:    lui a3, 8192
; RV64IM-NEXT:    mul s1, a1, s1
; RV64IM-NEXT:    and s2, a0, a3
; RV64IM-NEXT:    mul s2, a1, s2
; RV64IM-NEXT:    lui a3, 16384
; RV64IM-NEXT:    and s3, a0, a3
; RV64IM-NEXT:    lui a3, 32768
; RV64IM-NEXT:    mul s3, a1, s3
; RV64IM-NEXT:    and s4, a0, a3
; RV64IM-NEXT:    mul s4, a1, s4
; RV64IM-NEXT:    lui a3, 65536
; RV64IM-NEXT:    and s5, a0, a3
; RV64IM-NEXT:    lui a3, 131072
; RV64IM-NEXT:    mul s5, a1, s5
; RV64IM-NEXT:    and s6, a0, a3
; RV64IM-NEXT:    mul s6, a1, s6
; RV64IM-NEXT:    slli a3, t3, 32
; RV64IM-NEXT:    sd a3, 192(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and s7, a0, a3
; RV64IM-NEXT:    slli a3, t3, 33
; RV64IM-NEXT:    sd a3, 184(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul s7, a1, s7
; RV64IM-NEXT:    and s8, a0, a3
; RV64IM-NEXT:    mul s8, a1, s8
; RV64IM-NEXT:    slli a3, t3, 34
; RV64IM-NEXT:    sd a3, 160(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and s9, a0, a3
; RV64IM-NEXT:    slli a3, t3, 35
; RV64IM-NEXT:    sd a3, 152(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul s9, a1, s9
; RV64IM-NEXT:    and s10, a0, a3
; RV64IM-NEXT:    xor s1, s1, s2
; RV64IM-NEXT:    mul s2, a1, s10
; RV64IM-NEXT:    xor t0, t0, t6
; RV64IM-NEXT:    xor t6, s1, s3
; RV64IM-NEXT:    xor t0, t0, s0
; RV64IM-NEXT:    xor t6, t6, s4
; RV64IM-NEXT:    xor t2, a2, t0
; RV64IM-NEXT:    xor t0, t6, s5
; RV64IM-NEXT:    xor t0, t0, s6
; RV64IM-NEXT:    xor t6, s7, s8
; RV64IM-NEXT:    xor t6, t6, s9
; RV64IM-NEXT:    lui s0, 262144
; RV64IM-NEXT:    xor t6, t6, s2
; RV64IM-NEXT:    and s0, a0, s0
; RV64IM-NEXT:    mul s0, a1, s0
; RV64IM-NEXT:    slli s1, t3, 31
; RV64IM-NEXT:    sd s1, 168(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and s1, a0, s1
; RV64IM-NEXT:    slli a2, t3, 36
; RV64IM-NEXT:    sd a2, 48(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul s1, a1, s1
; RV64IM-NEXT:    and s2, a0, a2
; RV64IM-NEXT:    mul s2, a1, s2
; RV64IM-NEXT:    slli a2, t3, 37
; RV64IM-NEXT:    sd a2, 144(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and s3, a0, a2
; RV64IM-NEXT:    slli a2, t3, 38
; RV64IM-NEXT:    sd a2, 136(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul s3, a1, s3
; RV64IM-NEXT:    and s4, a0, a2
; RV64IM-NEXT:    mul s4, a1, s4
; RV64IM-NEXT:    slli a2, t3, 39
; RV64IM-NEXT:    sd a2, 128(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and s5, a0, a2
; RV64IM-NEXT:    slli a2, t3, 40
; RV64IM-NEXT:    sd a2, 120(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul s5, a1, s5
; RV64IM-NEXT:    and s6, a0, a2
; RV64IM-NEXT:    mul s6, a1, s6
; RV64IM-NEXT:    slli a2, t3, 41
; RV64IM-NEXT:    sd a2, 112(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and s7, a0, a2
; RV64IM-NEXT:    slli a2, t3, 42
; RV64IM-NEXT:    sd a2, 104(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul s7, a1, s7
; RV64IM-NEXT:    and s9, a0, a2
; RV64IM-NEXT:    xor t6, t6, s2
; RV64IM-NEXT:    mul s2, a1, s9
; RV64IM-NEXT:    xor t0, t0, s0
; RV64IM-NEXT:    xor t6, t6, s3
; RV64IM-NEXT:    xor t0, t0, s1
; RV64IM-NEXT:    xor t6, t6, s4
; RV64IM-NEXT:    xor t6, t6, s5
; RV64IM-NEXT:    xor t0, t2, t0
; RV64IM-NEXT:    xor t1, t0, t6
; RV64IM-NEXT:    xor t6, s6, s7
; RV64IM-NEXT:    slli s0, t3, 43
; RV64IM-NEXT:    sd s0, 224(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    xor t6, t6, s2
; RV64IM-NEXT:    and s0, a0, s0
; RV64IM-NEXT:    mul s0, a1, s0
; RV64IM-NEXT:    slli s1, t3, 44
; RV64IM-NEXT:    sd s1, 216(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and s1, a0, s1
; RV64IM-NEXT:    slli a2, t3, 45
; RV64IM-NEXT:    sd a2, 208(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul s1, a1, s1
; RV64IM-NEXT:    and s2, a0, a2
; RV64IM-NEXT:    mul s2, a1, s2
; RV64IM-NEXT:    slli a2, t3, 46
; RV64IM-NEXT:    sd a2, 200(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and s3, a0, a2
; RV64IM-NEXT:    slli a2, t3, 47
; RV64IM-NEXT:    sd a2, 176(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul s3, a1, s3
; RV64IM-NEXT:    and s4, a0, a2
; RV64IM-NEXT:    mul s4, a1, s4
; RV64IM-NEXT:    slli a2, t3, 48
; RV64IM-NEXT:    sd a2, 40(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and s5, a0, a2
; RV64IM-NEXT:    slli a2, t3, 49
; RV64IM-NEXT:    sd a2, 32(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul s5, a1, s5
; RV64IM-NEXT:    and s9, a0, a2
; RV64IM-NEXT:    mul t0, a1, s9
; RV64IM-NEXT:    slli a2, t3, 50
; RV64IM-NEXT:    sd a2, 96(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and s9, a0, a2
; RV64IM-NEXT:    slli a2, t3, 51
; RV64IM-NEXT:    sd a2, 88(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul a6, a1, s9
; RV64IM-NEXT:    and s9, a0, a2
; RV64IM-NEXT:    mul a7, a1, s9
; RV64IM-NEXT:    slli a2, t3, 52
; RV64IM-NEXT:    sd a2, 80(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and s9, a0, a2
; RV64IM-NEXT:    slli a2, t3, 53
; RV64IM-NEXT:    sd a2, 72(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul a4, a1, s9
; RV64IM-NEXT:    and s9, a0, a2
; RV64IM-NEXT:    mul a5, a1, s9
; RV64IM-NEXT:    slli a2, t3, 54
; RV64IM-NEXT:    sd a2, 64(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and a2, a0, a2
; RV64IM-NEXT:    slli s6, t3, 55
; RV64IM-NEXT:    sd s6, 56(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul a3, a1, a2
; RV64IM-NEXT:    and a2, a0, s6
; RV64IM-NEXT:    xor t0, s5, t0
; RV64IM-NEXT:    mul a2, a1, a2
; RV64IM-NEXT:    xor t6, t6, s0
; RV64IM-NEXT:    xor a6, t0, a6
; RV64IM-NEXT:    xor t0, t6, s1
; RV64IM-NEXT:    xor a6, a6, a7
; RV64IM-NEXT:    xor a7, t0, s2
; RV64IM-NEXT:    xor a4, a6, a4
; RV64IM-NEXT:    xor a6, a7, s3
; RV64IM-NEXT:    xor a4, a4, a5
; RV64IM-NEXT:    xor a5, a6, s4
; RV64IM-NEXT:    xor a3, a4, a3
; RV64IM-NEXT:    xor a2, a3, a2
; RV64IM-NEXT:    ld a3, 24(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    slli a3, a3, 56
; RV64IM-NEXT:    ld s0, 0(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and a4, t2, s0
; RV64IM-NEXT:    xor a5, t1, a5
; RV64IM-NEXT:    slli s7, t3, 56
; RV64IM-NEXT:    slli s5, t3, 57
; RV64IM-NEXT:    and a6, a0, s7
; RV64IM-NEXT:    and a7, a0, s5
; RV64IM-NEXT:    mul a6, a1, a6
; RV64IM-NEXT:    mul a7, a1, a7
; RV64IM-NEXT:    slli a4, a4, 40
; RV64IM-NEXT:    xor a2, a5, a2
; RV64IM-NEXT:    lui s3, 4080
; RV64IM-NEXT:    and t0, t1, s3
; RV64IM-NEXT:    srliw t2, a2, 24
; RV64IM-NEXT:    slli t0, t0, 24
; RV64IM-NEXT:    slli t2, t2, 32
; RV64IM-NEXT:    or a3, a3, a4
; RV64IM-NEXT:    or a4, t0, t2
; RV64IM-NEXT:    or t6, a3, a4
; RV64IM-NEXT:    xor a3, a6, a7
; RV64IM-NEXT:    slli a6, t3, 58
; RV64IM-NEXT:    sd a6, 24(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    srli a4, t1, 8
; RV64IM-NEXT:    and a6, a0, a6
; RV64IM-NEXT:    mul a6, a1, a6
; RV64IM-NEXT:    slli a7, t3, 59
; RV64IM-NEXT:    sd a7, 16(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and a7, a0, a7
; RV64IM-NEXT:    slli s6, t3, 60
; RV64IM-NEXT:    mul a7, a1, a7
; RV64IM-NEXT:    and t0, a0, s6
; RV64IM-NEXT:    mul t1, a1, t0
; RV64IM-NEXT:    slli s4, t3, 61
; RV64IM-NEXT:    slli s1, t3, 62
; RV64IM-NEXT:    and t0, a0, s4
; RV64IM-NEXT:    mul t3, a1, t0
; RV64IM-NEXT:    and t0, a0, s1
; RV64IM-NEXT:    srli a5, a5, 24
; RV64IM-NEXT:    mul t0, a1, t0
; RV64IM-NEXT:    ld s2, 8(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and a4, a4, s2
; RV64IM-NEXT:    and a5, a5, s3
; RV64IM-NEXT:    or t2, a4, a5
; RV64IM-NEXT:    xor a3, a3, a6
; RV64IM-NEXT:    xor a3, a3, a7
; RV64IM-NEXT:    li a5, -1
; RV64IM-NEXT:    xor a3, a3, t1
; RV64IM-NEXT:    slli s3, a5, 63
; RV64IM-NEXT:    xor a3, a3, t3
; RV64IM-NEXT:    and a0, a0, s3
; RV64IM-NEXT:    xor a3, a3, t0
; RV64IM-NEXT:    mul a1, a1, a0
; RV64IM-NEXT:    srli a0, t5, 24
; RV64IM-NEXT:    srli a6, t5, 8
; RV64IM-NEXT:    lui a4, 4080
; RV64IM-NEXT:    and a0, a0, a4
; RV64IM-NEXT:    and a6, a6, s2
; RV64IM-NEXT:    or a0, a6, a0
; RV64IM-NEXT:    srli a6, t5, 40
; RV64IM-NEXT:    mv a5, s0
; RV64IM-NEXT:    and a6, a6, s0
; RV64IM-NEXT:    srli a7, t5, 56
; RV64IM-NEXT:    or a6, a6, a7
; RV64IM-NEXT:    and a7, t5, a4
; RV64IM-NEXT:    slli a7, a7, 24
; RV64IM-NEXT:    srliw t0, t5, 24
; RV64IM-NEXT:    slli t0, t0, 32
; RV64IM-NEXT:    and t1, t5, s0
; RV64IM-NEXT:    slli t1, t1, 40
; RV64IM-NEXT:    slli t5, t5, 56
; RV64IM-NEXT:    or a7, a7, t0
; RV64IM-NEXT:    or t0, t5, t1
; RV64IM-NEXT:    or a0, a0, a6
; RV64IM-NEXT:    or a6, t0, a7
; RV64IM-NEXT:    xor a1, a3, a1
; RV64IM-NEXT:    or a0, a6, a0
; RV64IM-NEXT:    srli a3, s11, 24
; RV64IM-NEXT:    srli a6, s11, 8
; RV64IM-NEXT:    and a3, a3, a4
; RV64IM-NEXT:    and a6, a6, s2
; RV64IM-NEXT:    or a3, a6, a3
; RV64IM-NEXT:    srli a6, s11, 40
; RV64IM-NEXT:    and a6, a6, s0
; RV64IM-NEXT:    srli a7, s11, 56
; RV64IM-NEXT:    or a6, a6, a7
; RV64IM-NEXT:    and a7, s11, a4
; RV64IM-NEXT:    slli a7, a7, 24
; RV64IM-NEXT:    srliw t0, s11, 24
; RV64IM-NEXT:    slli t0, t0, 32
; RV64IM-NEXT:    and t1, s11, s0
; RV64IM-NEXT:    slli t1, t1, 40
; RV64IM-NEXT:    slli s11, s11, 56
; RV64IM-NEXT:    or a7, a7, t0
; RV64IM-NEXT:    or t0, s11, t1
; RV64IM-NEXT:    or a3, a3, a6
; RV64IM-NEXT:    or a6, t0, a7
; RV64IM-NEXT:    srli a7, a0, 4
; RV64IM-NEXT:    ld a4, 256(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and a0, a0, a4
; RV64IM-NEXT:    and a7, a7, a4
; RV64IM-NEXT:    slli a0, a0, 4
; RV64IM-NEXT:    or a0, a7, a0
; RV64IM-NEXT:    or a3, a6, a3
; RV64IM-NEXT:    srli a6, a0, 2
; RV64IM-NEXT:    and a0, a0, ra
; RV64IM-NEXT:    and a6, a6, ra
; RV64IM-NEXT:    slli a0, a0, 2
; RV64IM-NEXT:    srli a7, a3, 4
; RV64IM-NEXT:    and a3, a3, a4
; RV64IM-NEXT:    and a7, a7, a4
; RV64IM-NEXT:    slli a3, a3, 4
; RV64IM-NEXT:    or a0, a6, a0
; RV64IM-NEXT:    or a3, a7, a3
; RV64IM-NEXT:    srli a6, a0, 1
; RV64IM-NEXT:    and a0, a0, t4
; RV64IM-NEXT:    and a6, a6, t4
; RV64IM-NEXT:    slli a0, a0, 1
; RV64IM-NEXT:    srli a7, a3, 2
; RV64IM-NEXT:    and a3, a3, ra
; RV64IM-NEXT:    and a7, a7, ra
; RV64IM-NEXT:    slli a3, a3, 2
; RV64IM-NEXT:    or a0, a6, a0
; RV64IM-NEXT:    or a3, a7, a3
; RV64IM-NEXT:    xor a6, a2, a1
; RV64IM-NEXT:    srli a2, a2, 40
; RV64IM-NEXT:    srli a1, a3, 1
; RV64IM-NEXT:    and a3, a3, t4
; RV64IM-NEXT:    and a1, a1, t4
; RV64IM-NEXT:    slli a3, a3, 1
; RV64IM-NEXT:    or a1, a1, a3
; RV64IM-NEXT:    and a4, a2, s0
; RV64IM-NEXT:    srli a3, a6, 56
; RV64IM-NEXT:    andi a6, a1, 2
; RV64IM-NEXT:    mul a6, a0, a6
; RV64IM-NEXT:    andi a7, a1, 1
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    andi t0, a1, 4
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    andi t1, a1, 8
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    andi t3, a1, 16
; RV64IM-NEXT:    mul t3, a0, t3
; RV64IM-NEXT:    andi t5, a1, 32
; RV64IM-NEXT:    mul t5, a0, t5
; RV64IM-NEXT:    andi s11, a1, 64
; RV64IM-NEXT:    mul s11, a0, s11
; RV64IM-NEXT:    andi s10, a1, 128
; RV64IM-NEXT:    mul s10, a0, s10
; RV64IM-NEXT:    andi s9, a1, 256
; RV64IM-NEXT:    mul s9, a0, s9
; RV64IM-NEXT:    andi s8, a1, 512
; RV64IM-NEXT:    mul s8, a0, s8
; RV64IM-NEXT:    andi a2, a1, 1024
; RV64IM-NEXT:    or a3, a4, a3
; RV64IM-NEXT:    mul a4, a0, a2
; RV64IM-NEXT:    or a2, t2, a3
; RV64IM-NEXT:    xor a3, a7, a6
; RV64IM-NEXT:    xor a6, t0, t1
; RV64IM-NEXT:    xor a7, t3, t5
; RV64IM-NEXT:    xor a6, a3, a6
; RV64IM-NEXT:    xor a7, a7, s11
; RV64IM-NEXT:    or s0, t6, a2
; RV64IM-NEXT:    xor a2, a6, a7
; RV64IM-NEXT:    xor a3, a2, s10
; RV64IM-NEXT:    xor a6, s9, s8
; RV64IM-NEXT:    xor a4, a6, a4
; RV64IM-NEXT:    ld a2, 232(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and a6, a1, a2
; RV64IM-NEXT:    mul a6, a0, a6
; RV64IM-NEXT:    lui a2, 1
; RV64IM-NEXT:    and a7, a1, a2
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    lui a2, 2
; RV64IM-NEXT:    and t0, a1, a2
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    lui a2, 4
; RV64IM-NEXT:    and t1, a1, a2
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    lui a2, 8
; RV64IM-NEXT:    and t2, a1, a2
; RV64IM-NEXT:    mul t2, a0, t2
; RV64IM-NEXT:    lui a2, 16
; RV64IM-NEXT:    and t3, a1, a2
; RV64IM-NEXT:    mul t3, a0, t3
; RV64IM-NEXT:    lui a2, 32
; RV64IM-NEXT:    and t5, a1, a2
; RV64IM-NEXT:    mul t5, a0, t5
; RV64IM-NEXT:    lui a2, 64
; RV64IM-NEXT:    and t6, a1, a2
; RV64IM-NEXT:    mul t6, a0, t6
; RV64IM-NEXT:    lui a2, 128
; RV64IM-NEXT:    and s8, a1, a2
; RV64IM-NEXT:    mul s8, a0, s8
; RV64IM-NEXT:    lui a2, 256
; RV64IM-NEXT:    and s9, a1, a2
; RV64IM-NEXT:    mul s9, a0, s9
; RV64IM-NEXT:    lui a2, 512
; RV64IM-NEXT:    and s10, a1, a2
; RV64IM-NEXT:    mul s10, a0, s10
; RV64IM-NEXT:    lui a2, 1024
; RV64IM-NEXT:    and s11, a1, a2
; RV64IM-NEXT:    mul s11, a0, s11
; RV64IM-NEXT:    lui a2, 2048
; RV64IM-NEXT:    and a2, a1, a2
; RV64IM-NEXT:    xor t0, t0, t1
; RV64IM-NEXT:    mul a2, a0, a2
; RV64IM-NEXT:    xor a4, a4, a6
; RV64IM-NEXT:    xor a6, t0, t2
; RV64IM-NEXT:    xor a4, a4, a7
; RV64IM-NEXT:    xor a6, a6, t3
; RV64IM-NEXT:    xor a6, a6, t5
; RV64IM-NEXT:    xor a7, s8, s9
; RV64IM-NEXT:    xor a6, a6, t6
; RV64IM-NEXT:    xor a7, a7, s10
; RV64IM-NEXT:    xor a7, a7, s11
; RV64IM-NEXT:    xor a4, a3, a4
; RV64IM-NEXT:    xor a4, a4, a6
; RV64IM-NEXT:    xor a2, a7, a2
; RV64IM-NEXT:    xor a4, a4, a2
; RV64IM-NEXT:    lui a2, 4096
; RV64IM-NEXT:    and a2, a1, a2
; RV64IM-NEXT:    mul a6, a0, a2
; RV64IM-NEXT:    lui a2, 8192
; RV64IM-NEXT:    and a2, a1, a2
; RV64IM-NEXT:    mul a7, a0, a2
; RV64IM-NEXT:    lui a2, 16384
; RV64IM-NEXT:    and a2, a1, a2
; RV64IM-NEXT:    mul t0, a0, a2
; RV64IM-NEXT:    lui a2, 32768
; RV64IM-NEXT:    and a2, a1, a2
; RV64IM-NEXT:    mul t1, a0, a2
; RV64IM-NEXT:    lui a2, 65536
; RV64IM-NEXT:    and a2, a1, a2
; RV64IM-NEXT:    mul t2, a0, a2
; RV64IM-NEXT:    lui a2, 131072
; RV64IM-NEXT:    and a2, a1, a2
; RV64IM-NEXT:    mul t3, a0, a2
; RV64IM-NEXT:    ld a2, 192(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and a2, a1, a2
; RV64IM-NEXT:    mul t5, a0, a2
; RV64IM-NEXT:    ld a2, 184(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and a2, a1, a2
; RV64IM-NEXT:    mul t6, a0, a2
; RV64IM-NEXT:    ld a2, 160(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and a2, a1, a2
; RV64IM-NEXT:    mul s8, a0, a2
; RV64IM-NEXT:    ld a2, 152(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and a2, a1, a2
; RV64IM-NEXT:    mul s9, a0, a2
; RV64IM-NEXT:    ld a2, 48(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and a2, a1, a2
; RV64IM-NEXT:    mul s10, a0, a2
; RV64IM-NEXT:    and a2, a4, a5
; RV64IM-NEXT:    slli a3, a3, 56
; RV64IM-NEXT:    slli a2, a2, 40
; RV64IM-NEXT:    or a2, a3, a2
; RV64IM-NEXT:    xor a3, a6, a7
; RV64IM-NEXT:    xor a3, a3, t0
; RV64IM-NEXT:    xor a6, t5, t6
; RV64IM-NEXT:    xor a3, a3, t1
; RV64IM-NEXT:    xor a6, a6, s8
; RV64IM-NEXT:    xor a3, a3, t2
; RV64IM-NEXT:    xor a6, a6, s9
; RV64IM-NEXT:    xor a3, a3, t3
; RV64IM-NEXT:    xor a6, a6, s10
; RV64IM-NEXT:    lui a7, 262144
; RV64IM-NEXT:    and a7, a1, a7
; RV64IM-NEXT:    ld t0, 168(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t0, a1, t0
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    ld t1, 144(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t1, a1, t1
; RV64IM-NEXT:    ld t2, 136(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t2, a1, t2
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    mul t2, a0, t2
; RV64IM-NEXT:    ld t3, 128(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t3, a1, t3
; RV64IM-NEXT:    ld t5, 120(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t5, a1, t5
; RV64IM-NEXT:    mul t3, a0, t3
; RV64IM-NEXT:    mul t5, a0, t5
; RV64IM-NEXT:    ld t6, 112(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t6, a1, t6
; RV64IM-NEXT:    ld s8, 104(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and s8, a1, s8
; RV64IM-NEXT:    mul t6, a0, t6
; RV64IM-NEXT:    mul s8, a0, s8
; RV64IM-NEXT:    ld s9, 40(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and s9, a1, s9
; RV64IM-NEXT:    ld s10, 32(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and s10, a1, s10
; RV64IM-NEXT:    mul s9, a0, s9
; RV64IM-NEXT:    mul s10, a0, s10
; RV64IM-NEXT:    xor a3, a3, a7
; RV64IM-NEXT:    xor a6, a6, t1
; RV64IM-NEXT:    xor a3, a3, t0
; RV64IM-NEXT:    xor a6, a6, t2
; RV64IM-NEXT:    xor a3, a4, a3
; RV64IM-NEXT:    xor a4, a6, t3
; RV64IM-NEXT:    xor a4, a3, a4
; RV64IM-NEXT:    xor a3, t5, t6
; RV64IM-NEXT:    xor a3, a3, s8
; RV64IM-NEXT:    ld a6, 224(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and a6, a1, a6
; RV64IM-NEXT:    xor a7, s9, s10
; RV64IM-NEXT:    mul a6, a0, a6
; RV64IM-NEXT:    ld t0, 216(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t0, a1, t0
; RV64IM-NEXT:    ld t1, 208(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t1, a1, t1
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    ld t2, 200(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t2, a1, t2
; RV64IM-NEXT:    ld t3, 176(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t3, a1, t3
; RV64IM-NEXT:    mul t2, a0, t2
; RV64IM-NEXT:    mul t3, a0, t3
; RV64IM-NEXT:    ld t5, 96(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t5, a1, t5
; RV64IM-NEXT:    ld t6, 88(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t6, a1, t6
; RV64IM-NEXT:    mul t5, a0, t5
; RV64IM-NEXT:    mul t6, a0, t6
; RV64IM-NEXT:    ld s8, 80(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and s8, a1, s8
; RV64IM-NEXT:    ld s9, 72(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and s9, a1, s9
; RV64IM-NEXT:    mul s8, a0, s8
; RV64IM-NEXT:    mul s9, a0, s9
; RV64IM-NEXT:    ld s10, 64(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and s10, a1, s10
; RV64IM-NEXT:    ld s11, 56(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and s11, a1, s11
; RV64IM-NEXT:    mul s10, a0, s10
; RV64IM-NEXT:    mul s11, a0, s11
; RV64IM-NEXT:    and s7, a1, s7
; RV64IM-NEXT:    and s5, a1, s5
; RV64IM-NEXT:    mul s7, a0, s7
; RV64IM-NEXT:    mul s5, a0, s5
; RV64IM-NEXT:    xor a3, a3, a6
; RV64IM-NEXT:    xor a6, a7, t5
; RV64IM-NEXT:    xor a3, a3, t0
; RV64IM-NEXT:    xor a6, a6, t6
; RV64IM-NEXT:    xor a3, a3, t1
; RV64IM-NEXT:    xor a6, a6, s8
; RV64IM-NEXT:    xor a3, a3, t2
; RV64IM-NEXT:    xor a6, a6, s9
; RV64IM-NEXT:    xor a3, a3, t3
; RV64IM-NEXT:    xor a6, a6, s10
; RV64IM-NEXT:    xor a6, a6, s11
; RV64IM-NEXT:    xor a7, s7, s5
; RV64IM-NEXT:    ld t0, 24(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t0, a1, t0
; RV64IM-NEXT:    ld t1, 16(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t1, a1, t1
; RV64IM-NEXT:    and t2, a1, s6
; RV64IM-NEXT:    and t3, a1, s4
; RV64IM-NEXT:    and s1, a1, s1
; RV64IM-NEXT:    and a1, a1, s3
; RV64IM-NEXT:    lui s3, 4080
; RV64IM-NEXT:    and t5, a4, s3
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    xor a3, a4, a3
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    xor a6, a3, a6
; RV64IM-NEXT:    mul t2, a0, t2
; RV64IM-NEXT:    mul t3, a0, t3
; RV64IM-NEXT:    mul t6, a0, s1
; RV64IM-NEXT:    mul a0, a0, a1
; RV64IM-NEXT:    srliw a1, a6, 24
; RV64IM-NEXT:    slli t5, t5, 24
; RV64IM-NEXT:    slli a1, a1, 32
; RV64IM-NEXT:    or a1, t5, a1
; RV64IM-NEXT:    xor a7, a7, t0
; RV64IM-NEXT:    or a1, a2, a1
; RV64IM-NEXT:    xor a2, a7, t1
; RV64IM-NEXT:    xor a2, a2, t2
; RV64IM-NEXT:    srli a4, a4, 8
; RV64IM-NEXT:    and a4, a4, s2
; RV64IM-NEXT:    xor a2, a2, t3
; RV64IM-NEXT:    xor a2, a2, t6
; RV64IM-NEXT:    srli a3, a3, 24
; RV64IM-NEXT:    and a3, a3, s3
; RV64IM-NEXT:    xor a0, a2, a0
; RV64IM-NEXT:    xor a0, a6, a0
; RV64IM-NEXT:    srli a2, a6, 40
; RV64IM-NEXT:    and a2, a2, a5
; RV64IM-NEXT:    srli a0, a0, 56
; RV64IM-NEXT:    or a3, a4, a3
; RV64IM-NEXT:    or a0, a2, a0
; RV64IM-NEXT:    or a0, a3, a0
; RV64IM-NEXT:    srli a2, s0, 4
; RV64IM-NEXT:    ld a4, 256(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and a2, a2, a4
; RV64IM-NEXT:    or a0, a1, a0
; RV64IM-NEXT:    and a1, s0, a4
; RV64IM-NEXT:    srli a3, a0, 4
; RV64IM-NEXT:    and a3, a3, a4
; RV64IM-NEXT:    and a0, a0, a4
; RV64IM-NEXT:    slli a1, a1, 4
; RV64IM-NEXT:    slli a0, a0, 4
; RV64IM-NEXT:    or a1, a2, a1
; RV64IM-NEXT:    or a0, a3, a0
; RV64IM-NEXT:    srli a2, a1, 2
; RV64IM-NEXT:    and a1, a1, ra
; RV64IM-NEXT:    and a2, a2, ra
; RV64IM-NEXT:    slli a1, a1, 2
; RV64IM-NEXT:    or a1, a2, a1
; RV64IM-NEXT:    srli a2, a0, 2
; RV64IM-NEXT:    and a2, a2, ra
; RV64IM-NEXT:    and a0, a0, ra
; RV64IM-NEXT:    srli a3, a1, 1
; RV64IM-NEXT:    slli a0, a0, 2
; RV64IM-NEXT:    and a3, a3, t4
; RV64IM-NEXT:    or a0, a2, a0
; RV64IM-NEXT:    and a1, a1, t4
; RV64IM-NEXT:    srli a2, a0, 1
; RV64IM-NEXT:    and a2, a2, t4
; RV64IM-NEXT:    and a0, a0, t4
; RV64IM-NEXT:    slli a1, a1, 1
; RV64IM-NEXT:    slli a0, a0, 1
; RV64IM-NEXT:    or a1, a3, a1
; RV64IM-NEXT:    or a0, a2, a0
; RV64IM-NEXT:    ld a2, 240(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    sd a1, 0(a2)
; RV64IM-NEXT:    sd a0, 8(a2)
; RV64IM-NEXT:    ld a2, 248(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    sd a1, 0(a2)
; RV64IM-NEXT:    sd a0, 8(a2)
; RV64IM-NEXT:    ld ra, 360(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s0, 352(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s1, 344(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s2, 336(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s3, 328(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s4, 320(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s5, 312(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s6, 304(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s7, 296(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s8, 288(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s9, 280(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s10, 272(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s11, 264(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    addi sp, sp, 368
; RV64IM-NEXT:    ret
  %x.ext = zext <2 x i64> %x to <2 x i128>
  %y.ext = zext <2 x i64> %y to <2 x i128>
  %clmul_xy = call <2 x i128> @llvm.clmul.v2i128(<2 x i128> %x.ext, <2 x i128> %y.ext)
  %clmul_yx = call <2 x i128> @llvm.clmul.v2i128(<2 x i128> %y.ext, <2 x i128> %x.ext)
  %clmul_xy_lshr = lshr <2 x i128> %clmul_xy, splat (i128 63)
  %clmul_yx_lshr = lshr <2 x i128> %clmul_yx, splat (i128 63)
  %clmulh_xy = trunc <2 x i128> %clmul_xy_lshr to <2 x i64>
  %clmulh_yx = trunc <2 x i128> %clmul_yx_lshr to <2 x i64>
  store <2 x i64> %clmulh_xy, ptr %p0
  store <2 x i64> %clmulh_yx, ptr %p1
  ret void
}

define void @mul_use_commutative_clmul_v2i64(<2 x i64> %x, <2 x i64> %y, ptr %p0, ptr %p1) nounwind {
; RV32IM-LABEL: mul_use_commutative_clmul_v2i64:
; RV32IM:       # %bb.0:
; RV32IM-NEXT:    addi sp, sp, -368
; RV32IM-NEXT:    sw ra, 364(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s0, 360(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s1, 356(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s2, 352(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s3, 348(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s4, 344(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s5, 340(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s6, 336(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s7, 332(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s8, 328(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s9, 324(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s10, 320(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw s11, 316(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw a3, 280(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    sw a2, 276(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lw a4, 0(a0)
; RV32IM-NEXT:    lw s0, 4(a0)
; RV32IM-NEXT:    lw a3, 8(a0)
; RV32IM-NEXT:    lw a0, 12(a0)
; RV32IM-NEXT:    sw a0, 260(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui a2, 16
; RV32IM-NEXT:    lw a0, 0(a1)
; RV32IM-NEXT:    addi t5, a2, -256
; RV32IM-NEXT:    lui a6, 16
; RV32IM-NEXT:    srli a2, a4, 8
; RV32IM-NEXT:    srli a5, a4, 24
; RV32IM-NEXT:    and a2, a2, t5
; RV32IM-NEXT:    and a7, a4, t5
; RV32IM-NEXT:    slli a7, a7, 8
; RV32IM-NEXT:    slli t0, a4, 24
; RV32IM-NEXT:    or a2, a2, a5
; RV32IM-NEXT:    or a5, t0, a7
; RV32IM-NEXT:    or a2, a5, a2
; RV32IM-NEXT:    lui a5, 61681
; RV32IM-NEXT:    srli a7, a2, 4
; RV32IM-NEXT:    addi t2, a5, -241
; RV32IM-NEXT:    and a7, a7, t2
; RV32IM-NEXT:    and a2, a2, t2
; RV32IM-NEXT:    slli a2, a2, 4
; RV32IM-NEXT:    lui t0, 209715
; RV32IM-NEXT:    or a2, a7, a2
; RV32IM-NEXT:    addi t0, t0, 819
; RV32IM-NEXT:    srli a7, a2, 2
; RV32IM-NEXT:    and a2, a2, t0
; RV32IM-NEXT:    and t1, a7, t0
; RV32IM-NEXT:    slli t3, a2, 2
; RV32IM-NEXT:    lw a2, 4(a1)
; RV32IM-NEXT:    lw a7, 8(a1)
; RV32IM-NEXT:    lw a1, 12(a1)
; RV32IM-NEXT:    sw a1, 272(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    or t3, t1, t3
; RV32IM-NEXT:    srli t4, t3, 1
; RV32IM-NEXT:    srli t1, a0, 8
; RV32IM-NEXT:    lui s2, 349525
; RV32IM-NEXT:    mv a5, t5
; RV32IM-NEXT:    and t1, t1, t5
; RV32IM-NEXT:    srli t5, a0, 24
; RV32IM-NEXT:    and t6, a0, a5
; RV32IM-NEXT:    slli t6, t6, 8
; RV32IM-NEXT:    slli s1, a0, 24
; RV32IM-NEXT:    or t5, t1, t5
; RV32IM-NEXT:    or t6, s1, t6
; RV32IM-NEXT:    addi a1, s2, 1365
; RV32IM-NEXT:    sw a1, 284(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    or t5, t6, t5
; RV32IM-NEXT:    srli t6, t5, 4
; RV32IM-NEXT:    and t5, t5, t2
; RV32IM-NEXT:    and t6, t6, t2
; RV32IM-NEXT:    slli t5, t5, 4
; RV32IM-NEXT:    and s1, t4, a1
; RV32IM-NEXT:    or t4, t6, t5
; RV32IM-NEXT:    srli t5, t4, 2
; RV32IM-NEXT:    and t4, t4, t0
; RV32IM-NEXT:    and t5, t5, t0
; RV32IM-NEXT:    slli t4, t4, 2
; RV32IM-NEXT:    and t3, t3, a1
; RV32IM-NEXT:    or t4, t5, t4
; RV32IM-NEXT:    srli t5, t4, 1
; RV32IM-NEXT:    and t4, t4, a1
; RV32IM-NEXT:    and t5, t5, a1
; RV32IM-NEXT:    slli t4, t4, 1
; RV32IM-NEXT:    slli t3, t3, 1
; RV32IM-NEXT:    or t4, t5, t4
; RV32IM-NEXT:    or t3, s1, t3
; RV32IM-NEXT:    andi t5, t4, 2
; RV32IM-NEXT:    mul t5, t3, t5
; RV32IM-NEXT:    andi t6, t4, 1
; RV32IM-NEXT:    mul t6, t3, t6
; RV32IM-NEXT:    andi s1, t4, 4
; RV32IM-NEXT:    mul s1, t3, s1
; RV32IM-NEXT:    andi s2, t4, 8
; RV32IM-NEXT:    mul s2, t3, s2
; RV32IM-NEXT:    andi s3, t4, 16
; RV32IM-NEXT:    mul s3, t3, s3
; RV32IM-NEXT:    andi s4, t4, 32
; RV32IM-NEXT:    mul s4, t3, s4
; RV32IM-NEXT:    andi s5, t4, 64
; RV32IM-NEXT:    mul s5, t3, s5
; RV32IM-NEXT:    xor t5, t6, t5
; RV32IM-NEXT:    xor t6, s1, s2
; RV32IM-NEXT:    xor t5, t5, t6
; RV32IM-NEXT:    xor t6, s3, s4
; RV32IM-NEXT:    andi s1, t4, 128
; RV32IM-NEXT:    xor s2, t6, s5
; RV32IM-NEXT:    mul s1, t3, s1
; RV32IM-NEXT:    andi t6, t4, 256
; RV32IM-NEXT:    andi s3, t4, 512
; RV32IM-NEXT:    mul s4, t3, t6
; RV32IM-NEXT:    mul s3, t3, s3
; RV32IM-NEXT:    andi t6, t4, 1024
; RV32IM-NEXT:    li s5, 1
; RV32IM-NEXT:    mul s6, t3, t6
; RV32IM-NEXT:    slli t6, s5, 11
; RV32IM-NEXT:    and s5, t4, t6
; RV32IM-NEXT:    lui a1, 2
; RV32IM-NEXT:    mul s5, t3, s5
; RV32IM-NEXT:    and s7, t4, a1
; RV32IM-NEXT:    mul s7, t3, s7
; RV32IM-NEXT:    lui a1, 4
; RV32IM-NEXT:    and s8, t4, a1
; RV32IM-NEXT:    lui a1, 8
; RV32IM-NEXT:    mul s8, t3, s8
; RV32IM-NEXT:    and s9, t4, a1
; RV32IM-NEXT:    mul s9, t3, s9
; RV32IM-NEXT:    lui a1, 32
; RV32IM-NEXT:    and s10, t4, a6
; RV32IM-NEXT:    and s11, t4, a1
; RV32IM-NEXT:    mul s10, t3, s10
; RV32IM-NEXT:    mul s11, t3, s11
; RV32IM-NEXT:    lui a6, 1
; RV32IM-NEXT:    lui a1, 64
; RV32IM-NEXT:    and ra, t4, a6
; RV32IM-NEXT:    and a1, t4, a1
; RV32IM-NEXT:    mul ra, t3, ra
; RV32IM-NEXT:    mul a1, t3, a1
; RV32IM-NEXT:    xor t5, t5, s2
; RV32IM-NEXT:    xor t5, t5, s1
; RV32IM-NEXT:    xor s1, s7, s8
; RV32IM-NEXT:    xor s2, s4, s3
; RV32IM-NEXT:    xor s1, s1, s9
; RV32IM-NEXT:    xor s2, s2, s6
; RV32IM-NEXT:    xor s1, s1, s10
; RV32IM-NEXT:    xor s2, s2, s5
; RV32IM-NEXT:    xor s1, s1, s11
; RV32IM-NEXT:    xor s2, s2, ra
; RV32IM-NEXT:    xor a1, s1, a1
; RV32IM-NEXT:    xor s1, t5, s2
; RV32IM-NEXT:    lui a6, 128
; RV32IM-NEXT:    xor s1, s1, a1
; RV32IM-NEXT:    and a1, t4, a6
; RV32IM-NEXT:    mul s2, t3, a1
; RV32IM-NEXT:    lui a1, 256
; RV32IM-NEXT:    and a1, t4, a1
; RV32IM-NEXT:    lui a6, 512
; RV32IM-NEXT:    mul a1, t3, a1
; RV32IM-NEXT:    and s3, t4, a6
; RV32IM-NEXT:    mul s3, t3, s3
; RV32IM-NEXT:    lui a6, 1024
; RV32IM-NEXT:    and s4, t4, a6
; RV32IM-NEXT:    lui a6, 2048
; RV32IM-NEXT:    mul s4, t3, s4
; RV32IM-NEXT:    and s5, t4, a6
; RV32IM-NEXT:    mul s5, t3, s5
; RV32IM-NEXT:    lui a6, 4096
; RV32IM-NEXT:    and s6, t4, a6
; RV32IM-NEXT:    lui a6, 8192
; RV32IM-NEXT:    mul s6, t3, s6
; RV32IM-NEXT:    and s7, t4, a6
; RV32IM-NEXT:    mul s7, t3, s7
; RV32IM-NEXT:    lui a6, 16384
; RV32IM-NEXT:    and s8, t4, a6
; RV32IM-NEXT:    lui a6, 32768
; RV32IM-NEXT:    mul s8, t3, s8
; RV32IM-NEXT:    and s9, t4, a6
; RV32IM-NEXT:    mul s9, t3, s9
; RV32IM-NEXT:    lui a6, 65536
; RV32IM-NEXT:    and s10, t4, a6
; RV32IM-NEXT:    lui a6, 131072
; RV32IM-NEXT:    mul s10, t3, s10
; RV32IM-NEXT:    and s11, t4, a6
; RV32IM-NEXT:    mul s11, t3, s11
; RV32IM-NEXT:    lui a6, 262144
; RV32IM-NEXT:    and ra, t4, a6
; RV32IM-NEXT:    lui a6, 524288
; RV32IM-NEXT:    mul ra, t3, ra
; RV32IM-NEXT:    and t4, t4, a6
; RV32IM-NEXT:    xor s6, s6, s7
; RV32IM-NEXT:    mul t3, t3, t4
; RV32IM-NEXT:    xor a1, s2, a1
; RV32IM-NEXT:    xor t4, s6, s8
; RV32IM-NEXT:    xor a1, a1, s3
; RV32IM-NEXT:    xor t4, t4, s9
; RV32IM-NEXT:    xor a1, a1, s4
; RV32IM-NEXT:    xor t4, t4, s10
; RV32IM-NEXT:    xor a1, a1, s5
; RV32IM-NEXT:    xor t4, t4, s11
; RV32IM-NEXT:    xor a1, s1, a1
; RV32IM-NEXT:    xor t4, t4, ra
; RV32IM-NEXT:    xor t3, t4, t3
; RV32IM-NEXT:    sw a5, 124(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    and t4, a1, a5
; RV32IM-NEXT:    slli t5, t5, 24
; RV32IM-NEXT:    slli t4, t4, 8
; RV32IM-NEXT:    xor t3, a1, t3
; RV32IM-NEXT:    srli a1, a1, 8
; RV32IM-NEXT:    and a1, a1, a5
; RV32IM-NEXT:    srli t3, t3, 24
; RV32IM-NEXT:    or t4, t5, t4
; RV32IM-NEXT:    or a1, a1, t3
; RV32IM-NEXT:    andi a6, a0, 2
; RV32IM-NEXT:    sw a6, 268(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    andi t1, a0, 1
; RV32IM-NEXT:    sw t1, 264(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t3, s0, a6
; RV32IM-NEXT:    mul t5, s0, t1
; RV32IM-NEXT:    andi a6, a0, 4
; RV32IM-NEXT:    sw a6, 256(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    andi t1, a0, 8
; RV32IM-NEXT:    sw t1, 252(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s1, s0, a6
; RV32IM-NEXT:    mul s2, s0, t1
; RV32IM-NEXT:    or a1, t4, a1
; RV32IM-NEXT:    srli t4, a1, 4
; RV32IM-NEXT:    and a1, a1, t2
; RV32IM-NEXT:    and t4, t4, t2
; RV32IM-NEXT:    slli a1, a1, 4
; RV32IM-NEXT:    or a1, t4, a1
; RV32IM-NEXT:    xor t4, t5, t3
; RV32IM-NEXT:    srli t3, a1, 2
; RV32IM-NEXT:    xor t5, s1, s2
; RV32IM-NEXT:    and t3, t3, t0
; RV32IM-NEXT:    and a1, a1, t0
; RV32IM-NEXT:    andi a6, a0, 16
; RV32IM-NEXT:    sw a6, 240(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s1, s0, a6
; RV32IM-NEXT:    andi a6, a0, 32
; RV32IM-NEXT:    sw a6, 236(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s2, s0, a6
; RV32IM-NEXT:    andi a6, a0, 64
; RV32IM-NEXT:    sw a6, 248(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s3, s0, a6
; RV32IM-NEXT:    andi a6, a0, 128
; RV32IM-NEXT:    sw a6, 232(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s4, s0, a6
; RV32IM-NEXT:    andi a6, a0, 256
; RV32IM-NEXT:    sw a6, 228(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s5, s0, a6
; RV32IM-NEXT:    andi a6, a0, 512
; RV32IM-NEXT:    sw a6, 224(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s6, s0, a6
; RV32IM-NEXT:    andi a6, a0, 1024
; RV32IM-NEXT:    sw a6, 220(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s7, s0, a6
; RV32IM-NEXT:    mv a6, t6
; RV32IM-NEXT:    and a5, a0, t6
; RV32IM-NEXT:    sw a5, 216(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s8, s0, a5
; RV32IM-NEXT:    lui a5, 1
; RV32IM-NEXT:    and a5, a0, a5
; RV32IM-NEXT:    sw a5, 212(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s9, s0, a5
; RV32IM-NEXT:    lui a5, 2
; RV32IM-NEXT:    and a5, a0, a5
; RV32IM-NEXT:    sw a5, 244(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    slli a1, a1, 2
; RV32IM-NEXT:    mul s10, s0, a5
; RV32IM-NEXT:    or t3, t3, a1
; RV32IM-NEXT:    xor a1, t4, t5
; RV32IM-NEXT:    xor t4, s1, s2
; RV32IM-NEXT:    xor t5, s4, s5
; RV32IM-NEXT:    xor t4, t4, s3
; RV32IM-NEXT:    xor t5, t5, s6
; RV32IM-NEXT:    xor a1, a1, t4
; RV32IM-NEXT:    xor t4, t5, s7
; RV32IM-NEXT:    xor a1, a1, t4
; RV32IM-NEXT:    xor t4, s8, s9
; RV32IM-NEXT:    xor t4, t4, s10
; RV32IM-NEXT:    lui s11, 4
; RV32IM-NEXT:    and a5, a0, s11
; RV32IM-NEXT:    sw a5, 204(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t5, s0, a5
; RV32IM-NEXT:    lui a5, 8
; RV32IM-NEXT:    and a5, a0, a5
; RV32IM-NEXT:    sw a5, 200(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s1, s0, a5
; RV32IM-NEXT:    lui a5, 16
; RV32IM-NEXT:    and a5, a0, a5
; RV32IM-NEXT:    sw a5, 196(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s2, s0, a5
; RV32IM-NEXT:    lui a5, 32
; RV32IM-NEXT:    and a5, a0, a5
; RV32IM-NEXT:    sw a5, 192(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s3, s0, a5
; RV32IM-NEXT:    lui a5, 64
; RV32IM-NEXT:    and a5, a0, a5
; RV32IM-NEXT:    sw a5, 188(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s4, s0, a5
; RV32IM-NEXT:    lui a5, 128
; RV32IM-NEXT:    and a5, a0, a5
; RV32IM-NEXT:    sw a5, 184(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s5, s0, a5
; RV32IM-NEXT:    lui a5, 256
; RV32IM-NEXT:    and a5, a0, a5
; RV32IM-NEXT:    sw a5, 208(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    xor t4, t4, t5
; RV32IM-NEXT:    mul t5, s0, a5
; RV32IM-NEXT:    lui a5, 1024
; RV32IM-NEXT:    and a5, a0, a5
; RV32IM-NEXT:    sw a5, 172(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui t1, 2048
; RV32IM-NEXT:    and t1, a0, t1
; RV32IM-NEXT:    sw t1, 168(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s6, s0, a5
; RV32IM-NEXT:    mul s7, s0, t1
; RV32IM-NEXT:    xor t4, t4, s1
; RV32IM-NEXT:    xor s1, s2, s3
; RV32IM-NEXT:    xor a1, a1, t4
; RV32IM-NEXT:    xor t4, s1, s4
; RV32IM-NEXT:    xor t4, t4, s5
; RV32IM-NEXT:    lui a5, 4096
; RV32IM-NEXT:    and a5, a0, a5
; RV32IM-NEXT:    sw a5, 156(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s1, s0, a5
; RV32IM-NEXT:    lui a5, 8192
; RV32IM-NEXT:    and a5, a0, a5
; RV32IM-NEXT:    sw a5, 152(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    xor t4, t4, t5
; RV32IM-NEXT:    mul t5, s0, a5
; RV32IM-NEXT:    xor s2, s6, s7
; RV32IM-NEXT:    lui t6, 512
; RV32IM-NEXT:    and t1, a0, t6
; RV32IM-NEXT:    sw t1, 180(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s3, s0, t1
; RV32IM-NEXT:    lui t1, 16384
; RV32IM-NEXT:    and s4, a0, t1
; RV32IM-NEXT:    sw s4, 176(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s4, s0, s4
; RV32IM-NEXT:    lui ra, 32768
; RV32IM-NEXT:    and s5, a0, ra
; RV32IM-NEXT:    sw s5, 164(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s5, s0, s5
; RV32IM-NEXT:    lui a5, 65536
; RV32IM-NEXT:    and s6, a0, a5
; RV32IM-NEXT:    sw s6, 160(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    xor s1, s2, s1
; RV32IM-NEXT:    mul s2, s0, s6
; RV32IM-NEXT:    xor t5, s1, t5
; RV32IM-NEXT:    lui s1, 131072
; RV32IM-NEXT:    and s1, a0, s1
; RV32IM-NEXT:    sw s1, 148(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui a5, 262144
; RV32IM-NEXT:    and s6, a0, a5
; RV32IM-NEXT:    sw s6, 144(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui a5, 524288
; RV32IM-NEXT:    and s7, a0, a5
; RV32IM-NEXT:    sw s7, 140(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a0, s0, s1
; RV32IM-NEXT:    mul s1, s0, s6
; RV32IM-NEXT:    xor t5, t5, s4
; RV32IM-NEXT:    mul s0, s0, s7
; RV32IM-NEXT:    xor t4, t4, s3
; RV32IM-NEXT:    xor t5, t5, s5
; RV32IM-NEXT:    xor a1, a1, t4
; RV32IM-NEXT:    xor t4, t5, s2
; RV32IM-NEXT:    andi t5, a2, 2
; RV32IM-NEXT:    andi s2, a2, 1
; RV32IM-NEXT:    mul t5, a4, t5
; RV32IM-NEXT:    mul s2, a4, s2
; RV32IM-NEXT:    xor a1, a1, t4
; RV32IM-NEXT:    xor a0, a0, s1
; RV32IM-NEXT:    xor s0, a0, s0
; RV32IM-NEXT:    lui s1, 349525
; RV32IM-NEXT:    addi s1, s1, 1364
; RV32IM-NEXT:    sw s1, 132(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    srli t4, t3, 1
; RV32IM-NEXT:    lw a0, 284(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    and t3, t3, a0
; RV32IM-NEXT:    and t4, t4, s1
; RV32IM-NEXT:    slli t3, t3, 1
; RV32IM-NEXT:    or a5, t4, t3
; RV32IM-NEXT:    sw a5, 136(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    xor a1, a1, s0
; RV32IM-NEXT:    sw a1, 128(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    xor a1, s2, t5
; RV32IM-NEXT:    andi t5, a2, 4
; RV32IM-NEXT:    mul t5, a4, t5
; RV32IM-NEXT:    andi s0, a2, 8
; RV32IM-NEXT:    mul s0, a4, s0
; RV32IM-NEXT:    andi s1, a2, 16
; RV32IM-NEXT:    mul s1, a4, s1
; RV32IM-NEXT:    andi s2, a2, 32
; RV32IM-NEXT:    mul s2, a4, s2
; RV32IM-NEXT:    andi s3, a2, 64
; RV32IM-NEXT:    mul s3, a4, s3
; RV32IM-NEXT:    andi s4, a2, 128
; RV32IM-NEXT:    mul s4, a4, s4
; RV32IM-NEXT:    andi s5, a2, 256
; RV32IM-NEXT:    mul s5, a4, s5
; RV32IM-NEXT:    andi s6, a2, 512
; RV32IM-NEXT:    mul s6, a4, s6
; RV32IM-NEXT:    andi s7, a2, 1024
; RV32IM-NEXT:    mul s7, a4, s7
; RV32IM-NEXT:    and s8, a2, a6
; RV32IM-NEXT:    mv a5, a6
; RV32IM-NEXT:    mul s8, a4, s8
; RV32IM-NEXT:    lui a6, 1
; RV32IM-NEXT:    and s9, a2, a6
; RV32IM-NEXT:    mul s9, a4, s9
; RV32IM-NEXT:    lui a6, 2
; RV32IM-NEXT:    and s10, a2, a6
; RV32IM-NEXT:    mul s10, a4, s10
; RV32IM-NEXT:    and s11, a2, s11
; RV32IM-NEXT:    xor t5, t5, s0
; RV32IM-NEXT:    mul s0, a4, s11
; RV32IM-NEXT:    xor a1, a1, t5
; RV32IM-NEXT:    xor t5, s1, s2
; RV32IM-NEXT:    xor t5, t5, s3
; RV32IM-NEXT:    xor s1, s4, s5
; RV32IM-NEXT:    xor a1, a1, t5
; RV32IM-NEXT:    xor t5, s1, s6
; RV32IM-NEXT:    xor t5, t5, s7
; RV32IM-NEXT:    xor s1, s8, s9
; RV32IM-NEXT:    xor a1, a1, t5
; RV32IM-NEXT:    xor t5, s1, s10
; RV32IM-NEXT:    xor t5, t5, s0
; RV32IM-NEXT:    lui s0, 8
; RV32IM-NEXT:    and s0, a2, s0
; RV32IM-NEXT:    mul s0, a4, s0
; RV32IM-NEXT:    lui s1, 16
; RV32IM-NEXT:    and s1, a2, s1
; RV32IM-NEXT:    mul s1, a4, s1
; RV32IM-NEXT:    lui a6, 32
; RV32IM-NEXT:    and s2, a2, a6
; RV32IM-NEXT:    mul s2, a4, s2
; RV32IM-NEXT:    lui a6, 64
; RV32IM-NEXT:    and s3, a2, a6
; RV32IM-NEXT:    mul s3, a4, s3
; RV32IM-NEXT:    lui a6, 128
; RV32IM-NEXT:    and s4, a2, a6
; RV32IM-NEXT:    mul s4, a4, s4
; RV32IM-NEXT:    lui a6, 256
; RV32IM-NEXT:    and s5, a2, a6
; RV32IM-NEXT:    mul s5, a4, s5
; RV32IM-NEXT:    and s6, a2, t6
; RV32IM-NEXT:    mul s6, a4, s6
; RV32IM-NEXT:    lui a6, 1024
; RV32IM-NEXT:    and s7, a2, a6
; RV32IM-NEXT:    mul s7, a4, s7
; RV32IM-NEXT:    lui a6, 2048
; RV32IM-NEXT:    and s8, a2, a6
; RV32IM-NEXT:    mul s8, a4, s8
; RV32IM-NEXT:    lui a6, 4096
; RV32IM-NEXT:    and s9, a2, a6
; RV32IM-NEXT:    mul s9, a4, s9
; RV32IM-NEXT:    lui a6, 8192
; RV32IM-NEXT:    and s10, a2, a6
; RV32IM-NEXT:    mul s10, a4, s10
; RV32IM-NEXT:    and s11, a2, t1
; RV32IM-NEXT:    mul s11, a4, s11
; RV32IM-NEXT:    and ra, a2, ra
; RV32IM-NEXT:    xor t5, t5, s0
; RV32IM-NEXT:    mul ra, a4, ra
; RV32IM-NEXT:    xor a1, a1, t5
; RV32IM-NEXT:    xor t5, s1, s2
; RV32IM-NEXT:    xor t5, t5, s3
; RV32IM-NEXT:    xor s0, s7, s8
; RV32IM-NEXT:    xor t5, t5, s4
; RV32IM-NEXT:    xor s0, s0, s9
; RV32IM-NEXT:    xor t5, t5, s5
; RV32IM-NEXT:    xor s0, s0, s10
; RV32IM-NEXT:    xor t5, t5, s6
; RV32IM-NEXT:    xor s1, s0, s11
; RV32IM-NEXT:    xor s0, a1, t5
; RV32IM-NEXT:    xor s2, s1, ra
; RV32IM-NEXT:    srli a1, a3, 8
; RV32IM-NEXT:    lw a6, 124(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    and t5, a3, a6
; RV32IM-NEXT:    and a1, a1, a6
; RV32IM-NEXT:    slli t5, t5, 8
; RV32IM-NEXT:    srli s1, a3, 24
; RV32IM-NEXT:    slli s3, a3, 24
; RV32IM-NEXT:    or a1, a1, s1
; RV32IM-NEXT:    or t5, s3, t5
; RV32IM-NEXT:    srli s1, a7, 8
; RV32IM-NEXT:    and s3, a7, a6
; RV32IM-NEXT:    and s1, s1, a6
; RV32IM-NEXT:    slli s3, s3, 8
; RV32IM-NEXT:    srli s4, a7, 24
; RV32IM-NEXT:    slli s5, a7, 24
; RV32IM-NEXT:    or s1, s1, s4
; RV32IM-NEXT:    or s3, s5, s3
; RV32IM-NEXT:    or a1, t5, a1
; RV32IM-NEXT:    or t5, s3, s1
; RV32IM-NEXT:    srli s1, a1, 4
; RV32IM-NEXT:    and a1, a1, t2
; RV32IM-NEXT:    and s1, s1, t2
; RV32IM-NEXT:    slli a1, a1, 4
; RV32IM-NEXT:    srli s3, t5, 4
; RV32IM-NEXT:    and t5, t5, t2
; RV32IM-NEXT:    and s3, s3, t2
; RV32IM-NEXT:    slli t5, t5, 4
; RV32IM-NEXT:    or a1, s1, a1
; RV32IM-NEXT:    or t5, s3, t5
; RV32IM-NEXT:    srli s1, a1, 2
; RV32IM-NEXT:    mv t3, t0
; RV32IM-NEXT:    and a1, a1, t0
; RV32IM-NEXT:    and s1, s1, t0
; RV32IM-NEXT:    slli a1, a1, 2
; RV32IM-NEXT:    srli s3, t5, 2
; RV32IM-NEXT:    and t5, t5, t0
; RV32IM-NEXT:    and s3, s3, t0
; RV32IM-NEXT:    slli t5, t5, 2
; RV32IM-NEXT:    or a1, s1, a1
; RV32IM-NEXT:    or s1, s3, t5
; RV32IM-NEXT:    srli t5, a1, 1
; RV32IM-NEXT:    and a1, a1, a0
; RV32IM-NEXT:    and t5, t5, a0
; RV32IM-NEXT:    slli a1, a1, 1
; RV32IM-NEXT:    or t5, t5, a1
; RV32IM-NEXT:    srli a1, s1, 1
; RV32IM-NEXT:    and a1, a1, a0
; RV32IM-NEXT:    and s1, s1, a0
; RV32IM-NEXT:    slli s1, s1, 1
; RV32IM-NEXT:    lui a0, 65536
; RV32IM-NEXT:    and s3, a2, a0
; RV32IM-NEXT:    or s1, a1, s1
; RV32IM-NEXT:    mul t0, a4, s3
; RV32IM-NEXT:    lui a0, 131072
; RV32IM-NEXT:    and s3, a2, a0
; RV32IM-NEXT:    andi s4, s1, 2
; RV32IM-NEXT:    mul s3, a4, s3
; RV32IM-NEXT:    mul s4, t5, s4
; RV32IM-NEXT:    andi s5, s1, 1
; RV32IM-NEXT:    andi s6, s1, 4
; RV32IM-NEXT:    mul s5, t5, s5
; RV32IM-NEXT:    mul s6, t5, s6
; RV32IM-NEXT:    andi s7, s1, 8
; RV32IM-NEXT:    andi s8, s1, 16
; RV32IM-NEXT:    mul s7, t5, s7
; RV32IM-NEXT:    mul s8, t5, s8
; RV32IM-NEXT:    andi s9, s1, 32
; RV32IM-NEXT:    andi s10, s1, 64
; RV32IM-NEXT:    mul s9, t5, s9
; RV32IM-NEXT:    mul s10, t5, s10
; RV32IM-NEXT:    lui t4, 262144
; RV32IM-NEXT:    and s11, a2, t4
; RV32IM-NEXT:    andi ra, s1, 128
; RV32IM-NEXT:    mul s11, a4, s11
; RV32IM-NEXT:    mul ra, t5, ra
; RV32IM-NEXT:    andi a1, s1, 256
; RV32IM-NEXT:    andi a0, s1, 512
; RV32IM-NEXT:    mul a1, t5, a1
; RV32IM-NEXT:    mul a0, t5, a0
; RV32IM-NEXT:    xor t0, s2, t0
; RV32IM-NEXT:    xor s2, s5, s4
; RV32IM-NEXT:    xor s4, s6, s7
; RV32IM-NEXT:    xor s5, s8, s9
; RV32IM-NEXT:    xor s2, s2, s4
; RV32IM-NEXT:    xor s4, s5, s10
; RV32IM-NEXT:    xor s0, s0, t0
; RV32IM-NEXT:    xor t0, s2, s4
; RV32IM-NEXT:    xor s2, s3, s11
; RV32IM-NEXT:    xor s3, t0, ra
; RV32IM-NEXT:    xor t1, a1, a0
; RV32IM-NEXT:    andi a1, s1, 1024
; RV32IM-NEXT:    mul a1, t5, a1
; RV32IM-NEXT:    and t0, s1, a5
; RV32IM-NEXT:    mv t6, a5
; RV32IM-NEXT:    mul t0, t5, t0
; RV32IM-NEXT:    lui a0, 1
; RV32IM-NEXT:    and s4, s1, a0
; RV32IM-NEXT:    mul s4, t5, s4
; RV32IM-NEXT:    lui a0, 2
; RV32IM-NEXT:    and s5, s1, a0
; RV32IM-NEXT:    mul s5, t5, s5
; RV32IM-NEXT:    lui a0, 4
; RV32IM-NEXT:    and s6, s1, a0
; RV32IM-NEXT:    mul s6, t5, s6
; RV32IM-NEXT:    lui a0, 8
; RV32IM-NEXT:    and s7, s1, a0
; RV32IM-NEXT:    mul s7, t5, s7
; RV32IM-NEXT:    lui a0, 16
; RV32IM-NEXT:    and s8, s1, a0
; RV32IM-NEXT:    mul s8, t5, s8
; RV32IM-NEXT:    lui a0, 32
; RV32IM-NEXT:    and s9, s1, a0
; RV32IM-NEXT:    mul s9, t5, s9
; RV32IM-NEXT:    lui a0, 64
; RV32IM-NEXT:    and s10, s1, a0
; RV32IM-NEXT:    mul s10, t5, s10
; RV32IM-NEXT:    lui a0, 128
; RV32IM-NEXT:    and s11, s1, a0
; RV32IM-NEXT:    mul s11, t5, s11
; RV32IM-NEXT:    lui a0, 256
; RV32IM-NEXT:    and ra, s1, a0
; RV32IM-NEXT:    mul ra, t5, ra
; RV32IM-NEXT:    lui a0, 512
; RV32IM-NEXT:    and a0, s1, a0
; RV32IM-NEXT:    xor s5, s5, s6
; RV32IM-NEXT:    mul a0, t5, a0
; RV32IM-NEXT:    xor a1, t1, a1
; RV32IM-NEXT:    xor t1, s5, s7
; RV32IM-NEXT:    xor a1, a1, t0
; RV32IM-NEXT:    xor t0, t1, s8
; RV32IM-NEXT:    xor a1, a1, s4
; RV32IM-NEXT:    xor t0, t0, s9
; RV32IM-NEXT:    xor t0, t0, s10
; RV32IM-NEXT:    xor a1, s3, a1
; RV32IM-NEXT:    xor a1, a1, t0
; RV32IM-NEXT:    xor t0, s11, ra
; RV32IM-NEXT:    xor a0, t0, a0
; RV32IM-NEXT:    lui a5, 1024
; RV32IM-NEXT:    and t0, s1, a5
; RV32IM-NEXT:    mul t0, t5, t0
; RV32IM-NEXT:    lui a5, 2048
; RV32IM-NEXT:    and t1, s1, a5
; RV32IM-NEXT:    mul t1, t5, t1
; RV32IM-NEXT:    lui ra, 4096
; RV32IM-NEXT:    and s4, s1, ra
; RV32IM-NEXT:    mul s4, t5, s4
; RV32IM-NEXT:    lui s11, 8192
; RV32IM-NEXT:    and s5, s1, s11
; RV32IM-NEXT:    mul s5, t5, s5
; RV32IM-NEXT:    lui s6, 16384
; RV32IM-NEXT:    and s6, s1, s6
; RV32IM-NEXT:    mul s6, t5, s6
; RV32IM-NEXT:    lui s7, 32768
; RV32IM-NEXT:    and s7, s1, s7
; RV32IM-NEXT:    mul s7, t5, s7
; RV32IM-NEXT:    lui a5, 65536
; RV32IM-NEXT:    and s8, s1, a5
; RV32IM-NEXT:    mul s8, t5, s8
; RV32IM-NEXT:    lui a5, 131072
; RV32IM-NEXT:    and s9, s1, a5
; RV32IM-NEXT:    mul s9, t5, s9
; RV32IM-NEXT:    and s10, s1, t4
; RV32IM-NEXT:    mul s10, t5, s10
; RV32IM-NEXT:    lui a5, 524288
; RV32IM-NEXT:    and s1, s1, a5
; RV32IM-NEXT:    xor s4, s4, s5
; RV32IM-NEXT:    mul t5, t5, s1
; RV32IM-NEXT:    xor a0, a0, t0
; RV32IM-NEXT:    xor t0, s4, s6
; RV32IM-NEXT:    xor a0, a0, t1
; RV32IM-NEXT:    xor t0, t0, s7
; RV32IM-NEXT:    xor a0, a1, a0
; RV32IM-NEXT:    xor a1, t0, s8
; RV32IM-NEXT:    xor a1, a1, s9
; RV32IM-NEXT:    and a2, a2, a5
; RV32IM-NEXT:    xor a1, a1, s10
; RV32IM-NEXT:    mul a2, a4, a2
; RV32IM-NEXT:    xor a1, a1, t5
; RV32IM-NEXT:    srli t0, a0, 8
; RV32IM-NEXT:    and t0, t0, a6
; RV32IM-NEXT:    and t1, a0, a6
; RV32IM-NEXT:    xor a0, a0, a1
; RV32IM-NEXT:    slli s3, s3, 24
; RV32IM-NEXT:    slli t1, t1, 8
; RV32IM-NEXT:    srli a0, a0, 24
; RV32IM-NEXT:    or a1, s3, t1
; RV32IM-NEXT:    or a0, t0, a0
; RV32IM-NEXT:    xor a2, s2, a2
; RV32IM-NEXT:    or a0, a1, a0
; RV32IM-NEXT:    srli a1, a0, 4
; RV32IM-NEXT:    and a0, a0, t2
; RV32IM-NEXT:    and a1, a1, t2
; RV32IM-NEXT:    slli a0, a0, 4
; RV32IM-NEXT:    xor a2, s0, a2
; RV32IM-NEXT:    or a0, a1, a0
; RV32IM-NEXT:    andi a1, a7, 2
; RV32IM-NEXT:    sw a1, 124(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    andi a5, a7, 1
; RV32IM-NEXT:    sw a5, 120(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lw s9, 260(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a1, s9, a1
; RV32IM-NEXT:    mul t0, s9, a5
; RV32IM-NEXT:    srli t1, a0, 2
; RV32IM-NEXT:    and a0, a0, t3
; RV32IM-NEXT:    and t1, t1, t3
; RV32IM-NEXT:    slli a0, a0, 2
; RV32IM-NEXT:    lw a5, 128(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    xor a2, a2, a5
; RV32IM-NEXT:    or s6, t1, a0
; RV32IM-NEXT:    lw a0, 136(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    srli a0, a0, 1
; RV32IM-NEXT:    srli t1, s6, 1
; RV32IM-NEXT:    xor a0, a0, a2
; RV32IM-NEXT:    sw a0, 136(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lw a0, 132(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    and a0, t1, a0
; RV32IM-NEXT:    sw a0, 4(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    xor a0, t0, a1
; RV32IM-NEXT:    andi a1, a7, 4
; RV32IM-NEXT:    sw a1, 80(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a2, s9, a1
; RV32IM-NEXT:    andi a1, a7, 8
; RV32IM-NEXT:    sw a1, 72(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t0, s9, a1
; RV32IM-NEXT:    andi a1, a7, 16
; RV32IM-NEXT:    sw a1, 68(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t1, s9, a1
; RV32IM-NEXT:    andi a1, a7, 32
; RV32IM-NEXT:    sw a1, 64(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t2, s9, a1
; RV32IM-NEXT:    andi a1, a7, 64
; RV32IM-NEXT:    sw a1, 128(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t3, s9, a1
; RV32IM-NEXT:    andi a1, a7, 128
; RV32IM-NEXT:    sw a1, 116(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t4, s9, a1
; RV32IM-NEXT:    andi a1, a7, 256
; RV32IM-NEXT:    sw a1, 112(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t5, s9, a1
; RV32IM-NEXT:    andi a1, a7, 512
; RV32IM-NEXT:    sw a1, 96(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s1, s9, a1
; RV32IM-NEXT:    andi a1, a7, 1024
; RV32IM-NEXT:    sw a1, 132(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s2, s9, a1
; RV32IM-NEXT:    mv s0, t6
; RV32IM-NEXT:    and a1, a7, t6
; RV32IM-NEXT:    sw a1, 92(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s3, s9, a1
; RV32IM-NEXT:    lui a1, 1
; RV32IM-NEXT:    and a1, a7, a1
; RV32IM-NEXT:    sw a1, 88(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s4, s9, a1
; RV32IM-NEXT:    lui a1, 2
; RV32IM-NEXT:    and a1, a7, a1
; RV32IM-NEXT:    sw a1, 84(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s5, s9, a1
; RV32IM-NEXT:    lui a1, 4
; RV32IM-NEXT:    and a1, a7, a1
; RV32IM-NEXT:    sw a1, 76(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    xor a2, a2, t0
; RV32IM-NEXT:    mul t0, s9, a1
; RV32IM-NEXT:    xor a0, a0, a2
; RV32IM-NEXT:    xor a2, t1, t2
; RV32IM-NEXT:    xor a2, a2, t3
; RV32IM-NEXT:    xor t1, t4, t5
; RV32IM-NEXT:    xor a0, a0, a2
; RV32IM-NEXT:    xor a2, t1, s1
; RV32IM-NEXT:    xor a2, a2, s2
; RV32IM-NEXT:    xor t1, s3, s4
; RV32IM-NEXT:    xor t6, a0, a2
; RV32IM-NEXT:    xor a2, t1, s5
; RV32IM-NEXT:    xor t5, a2, t0
; RV32IM-NEXT:    lui s2, 8
; RV32IM-NEXT:    and a0, a7, s2
; RV32IM-NEXT:    sw a0, 40(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t4, s9, a0
; RV32IM-NEXT:    lui s3, 16
; RV32IM-NEXT:    and a0, a7, s3
; RV32IM-NEXT:    sw a0, 36(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t3, s9, a0
; RV32IM-NEXT:    lui s1, 32
; RV32IM-NEXT:    and a0, a7, s1
; RV32IM-NEXT:    sw a0, 32(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul s10, s9, a0
; RV32IM-NEXT:    lui s7, 64
; RV32IM-NEXT:    and a0, a7, s7
; RV32IM-NEXT:    sw a0, 28(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t2, s9, a0
; RV32IM-NEXT:    lui a0, 128
; RV32IM-NEXT:    and a0, a7, a0
; RV32IM-NEXT:    sw a0, 108(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t1, s9, a0
; RV32IM-NEXT:    lui a0, 256
; RV32IM-NEXT:    and a0, a7, a0
; RV32IM-NEXT:    sw a0, 104(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul t0, s9, a0
; RV32IM-NEXT:    lui a0, 512
; RV32IM-NEXT:    and a0, a7, a0
; RV32IM-NEXT:    sw a0, 100(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a6, s9, a0
; RV32IM-NEXT:    lui a0, 1024
; RV32IM-NEXT:    and a0, a7, a0
; RV32IM-NEXT:    sw a0, 60(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a5, s9, a0
; RV32IM-NEXT:    lui a0, 2048
; RV32IM-NEXT:    and a0, a7, a0
; RV32IM-NEXT:    sw a0, 52(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a2, s9, a0
; RV32IM-NEXT:    and a0, a7, ra
; RV32IM-NEXT:    sw a0, 48(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a1, s9, a0
; RV32IM-NEXT:    and a0, a7, s11
; RV32IM-NEXT:    sw a0, 56(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a0, s9, a0
; RV32IM-NEXT:    lui s4, 16384
; RV32IM-NEXT:    and s4, a7, s4
; RV32IM-NEXT:    sw s4, 44(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    xor t3, t3, s10
; RV32IM-NEXT:    mul s10, s9, s4
; RV32IM-NEXT:    xor t4, t5, t4
; RV32IM-NEXT:    xor t2, t3, t2
; RV32IM-NEXT:    xor t3, t6, t4
; RV32IM-NEXT:    xor t1, t2, t1
; RV32IM-NEXT:    xor t0, t1, t0
; RV32IM-NEXT:    xor a2, a5, a2
; RV32IM-NEXT:    xor a5, t0, a6
; RV32IM-NEXT:    xor a1, a2, a1
; RV32IM-NEXT:    xor a5, t3, a5
; RV32IM-NEXT:    xor a0, a1, a0
; RV32IM-NEXT:    xor a1, a0, s10
; RV32IM-NEXT:    lui a0, 32768
; RV32IM-NEXT:    and a0, a7, a0
; RV32IM-NEXT:    sw a0, 20(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui s4, 65536
; RV32IM-NEXT:    and a2, a7, s4
; RV32IM-NEXT:    sw a2, 24(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui t0, 131072
; RV32IM-NEXT:    and t2, a7, t0
; RV32IM-NEXT:    sw t2, 16(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui s8, 262144
; RV32IM-NEXT:    and t3, a7, s8
; RV32IM-NEXT:    sw t3, 8(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    lui s10, 524288
; RV32IM-NEXT:    and a7, a7, s10
; RV32IM-NEXT:    sw a7, 12(sp) # 4-byte Folded Spill
; RV32IM-NEXT:    mul a6, s9, a0
; RV32IM-NEXT:    mul t1, s9, a2
; RV32IM-NEXT:    mul t2, s9, t2
; RV32IM-NEXT:    mul t3, s9, t3
; RV32IM-NEXT:    mul t4, s9, a7
; RV32IM-NEXT:    lw a0, 272(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    andi t5, a0, 2
; RV32IM-NEXT:    mul t5, a3, t5
; RV32IM-NEXT:    andi t6, a0, 1
; RV32IM-NEXT:    mul t6, a3, t6
; RV32IM-NEXT:    andi ra, a0, 4
; RV32IM-NEXT:    mul ra, a3, ra
; RV32IM-NEXT:    andi s11, a0, 8
; RV32IM-NEXT:    mul s11, a3, s11
; RV32IM-NEXT:    andi s9, a0, 16
; RV32IM-NEXT:    mul s9, a3, s9
; RV32IM-NEXT:    andi s5, a0, 32
; RV32IM-NEXT:    mul s5, a3, s5
; RV32IM-NEXT:    andi a2, a0, 64
; RV32IM-NEXT:    xor a1, a1, a6
; RV32IM-NEXT:    mul a2, a3, a2
; RV32IM-NEXT:    xor a1, a1, t1
; RV32IM-NEXT:    xor a6, t2, t3
; RV32IM-NEXT:    xor a1, a5, a1
; RV32IM-NEXT:    xor a5, a6, t4
; RV32IM-NEXT:    lw a6, 284(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    and t1, s6, a6
; RV32IM-NEXT:    xor a7, a1, a5
; RV32IM-NEXT:    xor a1, t6, t5
; RV32IM-NEXT:    xor a5, ra, s11
; RV32IM-NEXT:    xor a6, a1, a5
; RV32IM-NEXT:    xor a5, s9, s5
; RV32IM-NEXT:    xor a1, a5, a2
; RV32IM-NEXT:    andi a5, a0, 128
; RV32IM-NEXT:    mul a5, a3, a5
; RV32IM-NEXT:    andi t2, a0, 256
; RV32IM-NEXT:    mul t2, a3, t2
; RV32IM-NEXT:    andi t3, a0, 512
; RV32IM-NEXT:    mul t3, a3, t3
; RV32IM-NEXT:    andi t4, a0, 1024
; RV32IM-NEXT:    mul t4, a3, t4
; RV32IM-NEXT:    and t5, a0, s0
; RV32IM-NEXT:    mul t5, a3, t5
; RV32IM-NEXT:    lui a2, 1
; RV32IM-NEXT:    and t6, a0, a2
; RV32IM-NEXT:    mul t6, a3, t6
; RV32IM-NEXT:    lui s0, 2
; RV32IM-NEXT:    and s0, a0, s0
; RV32IM-NEXT:    mul s0, a3, s0
; RV32IM-NEXT:    lui a2, 4
; RV32IM-NEXT:    and s5, a0, a2
; RV32IM-NEXT:    mul s5, a3, s5
; RV32IM-NEXT:    and s9, a0, s2
; RV32IM-NEXT:    mul s9, a3, s9
; RV32IM-NEXT:    and s11, a0, s3
; RV32IM-NEXT:    mul s11, a3, s11
; RV32IM-NEXT:    and ra, a0, s1
; RV32IM-NEXT:    mul ra, a3, ra
; RV32IM-NEXT:    and a2, a0, s7
; RV32IM-NEXT:    xor a1, a6, a1
; RV32IM-NEXT:    mul a6, a3, a2
; RV32IM-NEXT:    xor a2, a5, t2
; RV32IM-NEXT:    xor a5, t5, t6
; RV32IM-NEXT:    xor a2, a2, t3
; RV32IM-NEXT:    xor a5, a5, s0
; RV32IM-NEXT:    xor a2, a2, t4
; RV32IM-NEXT:    xor a5, a5, s5
; RV32IM-NEXT:    xor a1, a1, a2
; RV32IM-NEXT:    xor a2, a5, s9
; RV32IM-NEXT:    xor t6, a1, a2
; RV32IM-NEXT:    xor a1, s11, ra
; RV32IM-NEXT:    xor a6, a1, a6
; RV32IM-NEXT:    lui a1, 128
; RV32IM-NEXT:    and a1, a0, a1
; RV32IM-NEXT:    lui a2, 256
; RV32IM-NEXT:    and a2, a0, a2
; RV32IM-NEXT:    lui a5, 512
; RV32IM-NEXT:    and a5, a0, a5
; RV32IM-NEXT:    lui t2, 1024
; RV32IM-NEXT:    and t2, a0, t2
; RV32IM-NEXT:    lui t3, 2048
; RV32IM-NEXT:    and t3, a0, t3
; RV32IM-NEXT:    lui t4, 4096
; RV32IM-NEXT:    and t4, a0, t4
; RV32IM-NEXT:    lui t5, 8192
; RV32IM-NEXT:    and t5, a0, t5
; RV32IM-NEXT:    lui s0, 16384
; RV32IM-NEXT:    and s0, a0, s0
; RV32IM-NEXT:    lui s1, 32768
; RV32IM-NEXT:    and s5, a0, s1
; RV32IM-NEXT:    and s9, a0, s4
; RV32IM-NEXT:    and s11, a0, t0
; RV32IM-NEXT:    and ra, a0, s8
; RV32IM-NEXT:    and a0, a0, s10
; RV32IM-NEXT:    mul t2, a3, t2
; RV32IM-NEXT:    mul t3, a3, t3
; RV32IM-NEXT:    mul a1, a3, a1
; RV32IM-NEXT:    mul t4, a3, t4
; RV32IM-NEXT:    mul a2, a3, a2
; RV32IM-NEXT:    mul t5, a3, t5
; RV32IM-NEXT:    mul a5, a3, a5
; RV32IM-NEXT:    mul s0, a3, s0
; RV32IM-NEXT:    mul s5, a3, s5
; RV32IM-NEXT:    mul s9, a3, s9
; RV32IM-NEXT:    mul s11, a3, s11
; RV32IM-NEXT:    mul ra, a3, ra
; RV32IM-NEXT:    xor t2, t2, t3
; RV32IM-NEXT:    mul a0, a3, a0
; RV32IM-NEXT:    xor a1, a6, a1
; RV32IM-NEXT:    xor a6, t2, t4
; RV32IM-NEXT:    xor a1, a1, a2
; RV32IM-NEXT:    xor a2, a6, t5
; RV32IM-NEXT:    xor a1, a1, a5
; RV32IM-NEXT:    xor a2, a2, s0
; RV32IM-NEXT:    xor a1, t6, a1
; RV32IM-NEXT:    xor a2, a2, s5
; RV32IM-NEXT:    xor a2, a2, s9
; RV32IM-NEXT:    xor a5, s11, ra
; RV32IM-NEXT:    xor a1, a1, a2
; RV32IM-NEXT:    xor a0, a5, a0
; RV32IM-NEXT:    xor a0, a1, a0
; RV32IM-NEXT:    slli t1, t1, 1
; RV32IM-NEXT:    lw a1, 268(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a1, a4, a1
; RV32IM-NEXT:    lw a2, 264(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a2, a4, a2
; RV32IM-NEXT:    lw a5, 4(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    or a5, a5, t1
; RV32IM-NEXT:    xor a0, a0, a7
; RV32IM-NEXT:    lw a6, 256(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a6, a4, a6
; RV32IM-NEXT:    lw a7, 252(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a7, a4, a7
; RV32IM-NEXT:    lw t1, 240(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t1, a4, t1
; RV32IM-NEXT:    lw t2, 236(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t2, a4, t2
; RV32IM-NEXT:    lw t3, 232(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t3, a4, t3
; RV32IM-NEXT:    lw t4, 228(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t4, a4, t4
; RV32IM-NEXT:    lw t5, 248(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t5, a4, t5
; RV32IM-NEXT:    lw t6, 224(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t6, a4, t6
; RV32IM-NEXT:    xor a1, a2, a1
; RV32IM-NEXT:    lw a2, 220(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a2, a4, a2
; RV32IM-NEXT:    lw s0, 216(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s5, a4, s0
; RV32IM-NEXT:    lw s0, 212(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s9, a4, s0
; RV32IM-NEXT:    xor a6, a6, a7
; RV32IM-NEXT:    srli a5, a5, 1
; RV32IM-NEXT:    xor s0, a5, a0
; RV32IM-NEXT:    xor a0, a1, a6
; RV32IM-NEXT:    xor a1, t1, t2
; RV32IM-NEXT:    xor a5, t3, t4
; RV32IM-NEXT:    xor a1, a1, t5
; RV32IM-NEXT:    xor a5, a5, t6
; RV32IM-NEXT:    xor a0, a0, a1
; RV32IM-NEXT:    xor a2, a5, a2
; RV32IM-NEXT:    xor a1, s5, s9
; RV32IM-NEXT:    lw a5, 244(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a5, a4, a5
; RV32IM-NEXT:    lw a6, 204(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a6, a4, a6
; RV32IM-NEXT:    lw a7, 200(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a7, a4, a7
; RV32IM-NEXT:    lw t1, 196(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t1, a4, t1
; RV32IM-NEXT:    lw t2, 192(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t2, a4, t2
; RV32IM-NEXT:    lw t3, 188(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t3, a4, t3
; RV32IM-NEXT:    lw t4, 184(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t4, a4, t4
; RV32IM-NEXT:    lw t5, 172(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t5, a4, t5
; RV32IM-NEXT:    lw t6, 168(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t6, a4, t6
; RV32IM-NEXT:    lw s5, 208(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s5, a4, s5
; RV32IM-NEXT:    lw s9, 156(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s9, a4, s9
; RV32IM-NEXT:    xor a1, a1, a5
; RV32IM-NEXT:    lw a5, 152(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a5, a4, a5
; RV32IM-NEXT:    xor a0, a0, a2
; RV32IM-NEXT:    xor a1, a1, a6
; RV32IM-NEXT:    xor a1, a1, a7
; RV32IM-NEXT:    xor a2, t1, t2
; RV32IM-NEXT:    xor a0, a0, a1
; RV32IM-NEXT:    xor a1, a2, t3
; RV32IM-NEXT:    xor a1, a1, t4
; RV32IM-NEXT:    xor a2, t5, t6
; RV32IM-NEXT:    xor a1, a1, s5
; RV32IM-NEXT:    xor a2, a2, s9
; RV32IM-NEXT:    xor a2, a2, a5
; RV32IM-NEXT:    lw a5, 180(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a5, a4, a5
; RV32IM-NEXT:    lw a6, 176(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a6, a4, a6
; RV32IM-NEXT:    lw a7, 164(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a7, a4, a7
; RV32IM-NEXT:    lw t1, 160(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t1, a4, t1
; RV32IM-NEXT:    lw t2, 148(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t2, a4, t2
; RV32IM-NEXT:    lw t3, 144(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t3, a4, t3
; RV32IM-NEXT:    lw t4, 140(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a4, a4, t4
; RV32IM-NEXT:    lw t4, 124(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t4, a3, t4
; RV32IM-NEXT:    lw t5, 120(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t5, a3, t5
; RV32IM-NEXT:    lw t6, 80(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t6, a3, t6
; RV32IM-NEXT:    lw s1, 72(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s5, a3, s1
; RV32IM-NEXT:    lw s1, 68(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s9, a3, s1
; RV32IM-NEXT:    lw s1, 64(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s11, a3, s1
; RV32IM-NEXT:    xor a1, a1, a5
; RV32IM-NEXT:    xor a2, a2, a6
; RV32IM-NEXT:    xor a0, a0, a1
; RV32IM-NEXT:    xor a1, a2, a7
; RV32IM-NEXT:    xor a1, a1, t1
; RV32IM-NEXT:    xor a2, t2, t3
; RV32IM-NEXT:    xor a1, a0, a1
; RV32IM-NEXT:    xor a4, a2, a4
; RV32IM-NEXT:    xor a0, t5, t4
; RV32IM-NEXT:    xor a2, t6, s5
; RV32IM-NEXT:    xor a0, a0, a2
; RV32IM-NEXT:    xor a2, s9, s11
; RV32IM-NEXT:    lw a5, 128(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a5, a3, a5
; RV32IM-NEXT:    lw a6, 116(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a6, a3, a6
; RV32IM-NEXT:    lw a7, 112(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a7, a3, a7
; RV32IM-NEXT:    lw t1, 96(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t1, a3, t1
; RV32IM-NEXT:    lw t2, 92(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t2, a3, t2
; RV32IM-NEXT:    lw t3, 88(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t3, a3, t3
; RV32IM-NEXT:    lw t4, 132(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t4, a3, t4
; RV32IM-NEXT:    lw t5, 84(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t5, a3, t5
; RV32IM-NEXT:    lw t6, 76(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t6, a3, t6
; RV32IM-NEXT:    lw s1, 40(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s5, a3, s1
; RV32IM-NEXT:    lw s1, 36(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s7, a3, s1
; RV32IM-NEXT:    lw s1, 32(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s6, a3, s1
; RV32IM-NEXT:    xor a2, a2, a5
; RV32IM-NEXT:    lw a5, 28(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a5, a3, a5
; RV32IM-NEXT:    xor a0, a0, a2
; RV32IM-NEXT:    xor a2, a6, a7
; RV32IM-NEXT:    xor a2, a2, t1
; RV32IM-NEXT:    xor a6, t2, t3
; RV32IM-NEXT:    xor a2, a2, t4
; RV32IM-NEXT:    xor a6, a6, t5
; RV32IM-NEXT:    xor a0, a0, a2
; RV32IM-NEXT:    xor a2, a6, t6
; RV32IM-NEXT:    xor a2, a2, s5
; RV32IM-NEXT:    xor a6, s7, s6
; RV32IM-NEXT:    xor a0, a0, a2
; RV32IM-NEXT:    xor a2, a6, a5
; RV32IM-NEXT:    lw a5, 60(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a5, a3, a5
; RV32IM-NEXT:    lw a6, 52(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a6, a3, a6
; RV32IM-NEXT:    lw a7, 108(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a7, a3, a7
; RV32IM-NEXT:    lw t1, 48(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t1, a3, t1
; RV32IM-NEXT:    lw t2, 104(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t2, a3, t2
; RV32IM-NEXT:    lw t3, 56(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t3, a3, t3
; RV32IM-NEXT:    lw t4, 100(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t4, a3, t4
; RV32IM-NEXT:    lw t5, 44(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t5, a3, t5
; RV32IM-NEXT:    lw t6, 20(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t6, a3, t6
; RV32IM-NEXT:    lw s1, 24(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s3, a3, s1
; RV32IM-NEXT:    lw t0, 16(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul s2, a3, t0
; RV32IM-NEXT:    lw t0, 8(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul t0, a3, t0
; RV32IM-NEXT:    xor a5, a5, a6
; RV32IM-NEXT:    lw a6, 12(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    mul a3, a3, a6
; RV32IM-NEXT:    xor a2, a2, a7
; RV32IM-NEXT:    xor a5, a5, t1
; RV32IM-NEXT:    xor a2, a2, t2
; RV32IM-NEXT:    xor a5, a5, t3
; RV32IM-NEXT:    xor a2, a2, t4
; RV32IM-NEXT:    xor a5, a5, t5
; RV32IM-NEXT:    xor a0, a0, a2
; RV32IM-NEXT:    xor a2, a5, t6
; RV32IM-NEXT:    xor a2, a2, s3
; RV32IM-NEXT:    xor a5, s2, t0
; RV32IM-NEXT:    xor a0, a0, a2
; RV32IM-NEXT:    xor a3, a5, a3
; RV32IM-NEXT:    xor s1, a1, a4
; RV32IM-NEXT:    xor s2, a0, a3
; RV32IM-NEXT:    lw a0, 276(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    sw s1, 0(a0)
; RV32IM-NEXT:    lw s3, 136(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    sw s3, 4(a0)
; RV32IM-NEXT:    sw s2, 8(a0)
; RV32IM-NEXT:    sw s0, 12(a0)
; RV32IM-NEXT:    addi a0, sp, 288
; RV32IM-NEXT:    sw s1, 288(sp)
; RV32IM-NEXT:    sw s3, 292(sp)
; RV32IM-NEXT:    sw s2, 296(sp)
; RV32IM-NEXT:    sw s0, 300(sp)
; RV32IM-NEXT:    call vector_use
; RV32IM-NEXT:    lw a0, 280(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    sw s1, 0(a0)
; RV32IM-NEXT:    sw s3, 4(a0)
; RV32IM-NEXT:    sw s2, 8(a0)
; RV32IM-NEXT:    sw s0, 12(a0)
; RV32IM-NEXT:    lw ra, 364(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s0, 360(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s1, 356(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s2, 352(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s3, 348(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s4, 344(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s5, 340(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s6, 336(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s7, 332(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s8, 328(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s9, 324(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s10, 320(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    lw s11, 316(sp) # 4-byte Folded Reload
; RV32IM-NEXT:    addi sp, sp, 368
; RV32IM-NEXT:    ret
;
; RV64IM-LABEL: mul_use_commutative_clmul_v2i64:
; RV64IM:       # %bb.0:
; RV64IM-NEXT:    addi sp, sp, -320
; RV64IM-NEXT:    sd ra, 312(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s0, 304(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s1, 296(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s2, 288(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s3, 280(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s4, 272(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s5, 264(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s6, 256(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s7, 248(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s8, 240(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s9, 232(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s10, 224(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd s11, 216(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd a5, 208(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    sd a4, 200(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    andi a4, a2, 2
; RV64IM-NEXT:    andi a5, a2, 1
; RV64IM-NEXT:    mul a4, a0, a4
; RV64IM-NEXT:    mul a5, a0, a5
; RV64IM-NEXT:    andi a6, a2, 4
; RV64IM-NEXT:    andi a7, a2, 8
; RV64IM-NEXT:    mul a6, a0, a6
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    andi t0, a2, 16
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    xor a5, a5, a4
; RV64IM-NEXT:    xor a6, a6, a7
; RV64IM-NEXT:    andi a4, a2, 32
; RV64IM-NEXT:    mul a7, a0, a4
; RV64IM-NEXT:    andi a4, a2, 64
; RV64IM-NEXT:    mul t1, a0, a4
; RV64IM-NEXT:    andi a4, a2, 128
; RV64IM-NEXT:    mul t2, a0, a4
; RV64IM-NEXT:    andi a4, a2, 256
; RV64IM-NEXT:    mul t3, a0, a4
; RV64IM-NEXT:    andi a4, a2, 512
; RV64IM-NEXT:    mul t4, a0, a4
; RV64IM-NEXT:    andi a4, a2, 1024
; RV64IM-NEXT:    mul t5, a0, a4
; RV64IM-NEXT:    li s4, 1
; RV64IM-NEXT:    slli s10, s4, 11
; RV64IM-NEXT:    lui s0, 1
; RV64IM-NEXT:    and t6, a2, s10
; RV64IM-NEXT:    and s0, a2, s0
; RV64IM-NEXT:    mul t6, a0, t6
; RV64IM-NEXT:    mul s0, a0, s0
; RV64IM-NEXT:    xor a5, a5, a6
; RV64IM-NEXT:    xor a6, t0, a7
; RV64IM-NEXT:    xor a7, t2, t3
; RV64IM-NEXT:    xor a6, a6, t1
; RV64IM-NEXT:    xor a7, a7, t4
; RV64IM-NEXT:    xor a5, a5, a6
; RV64IM-NEXT:    xor a6, a7, t5
; RV64IM-NEXT:    xor a5, a5, a6
; RV64IM-NEXT:    xor a6, t6, s0
; RV64IM-NEXT:    lui a4, 2
; RV64IM-NEXT:    and a7, a2, a4
; RV64IM-NEXT:    lui a4, 4
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    and t0, a2, a4
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    lui a4, 8
; RV64IM-NEXT:    and t1, a2, a4
; RV64IM-NEXT:    lui a4, 16
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    and t2, a2, a4
; RV64IM-NEXT:    mul t2, a0, t2
; RV64IM-NEXT:    lui a4, 32
; RV64IM-NEXT:    and t3, a2, a4
; RV64IM-NEXT:    lui a4, 128
; RV64IM-NEXT:    mul t3, a0, t3
; RV64IM-NEXT:    and t4, a2, a4
; RV64IM-NEXT:    mul t4, a0, t4
; RV64IM-NEXT:    lui a4, 256
; RV64IM-NEXT:    and t5, a2, a4
; RV64IM-NEXT:    lui a4, 512
; RV64IM-NEXT:    mul t5, a0, t5
; RV64IM-NEXT:    and t6, a2, a4
; RV64IM-NEXT:    xor a6, a6, a7
; RV64IM-NEXT:    mul t6, a0, t6
; RV64IM-NEXT:    xor a5, a5, a6
; RV64IM-NEXT:    xor a6, t0, t1
; RV64IM-NEXT:    xor a6, a6, t2
; RV64IM-NEXT:    lui a4, 64
; RV64IM-NEXT:    xor a6, a6, t3
; RV64IM-NEXT:    and a7, a2, a4
; RV64IM-NEXT:    mul a7, a0, a7
; RV64IM-NEXT:    lui a4, 1024
; RV64IM-NEXT:    xor t0, t4, t5
; RV64IM-NEXT:    and t1, a2, a4
; RV64IM-NEXT:    xor t0, t0, t6
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    lui a4, 2048
; RV64IM-NEXT:    lui t3, 4096
; RV64IM-NEXT:    and t2, a2, a4
; RV64IM-NEXT:    and t3, a2, t3
; RV64IM-NEXT:    mul t2, a0, t2
; RV64IM-NEXT:    mul t3, a0, t3
; RV64IM-NEXT:    lui a4, 8192
; RV64IM-NEXT:    lui t5, 16384
; RV64IM-NEXT:    and t4, a2, a4
; RV64IM-NEXT:    and t5, a2, t5
; RV64IM-NEXT:    mul t4, a0, t4
; RV64IM-NEXT:    mul t5, a0, t5
; RV64IM-NEXT:    lui a4, 32768
; RV64IM-NEXT:    lui s0, 65536
; RV64IM-NEXT:    and t6, a2, a4
; RV64IM-NEXT:    and s0, a2, s0
; RV64IM-NEXT:    mul t6, a0, t6
; RV64IM-NEXT:    mul s0, a0, s0
; RV64IM-NEXT:    slli s1, s4, 32
; RV64IM-NEXT:    sd s1, 176(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    slli s2, s4, 33
; RV64IM-NEXT:    sd s2, 184(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and s1, a2, s1
; RV64IM-NEXT:    and s2, a2, s2
; RV64IM-NEXT:    mul s1, a0, s1
; RV64IM-NEXT:    mul s2, a0, s2
; RV64IM-NEXT:    xor a6, a6, a7
; RV64IM-NEXT:    xor a7, t0, t1
; RV64IM-NEXT:    xor a5, a5, a6
; RV64IM-NEXT:    xor a6, a7, t2
; RV64IM-NEXT:    xor a6, a6, t3
; RV64IM-NEXT:    xor a7, t4, t5
; RV64IM-NEXT:    xor a5, a5, a6
; RV64IM-NEXT:    xor a6, a7, t6
; RV64IM-NEXT:    xor a6, a6, s0
; RV64IM-NEXT:    lui a4, 131072
; RV64IM-NEXT:    xor a7, s1, s2
; RV64IM-NEXT:    and t0, a2, a4
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    lui a4, 262144
; RV64IM-NEXT:    and t1, a2, a4
; RV64IM-NEXT:    slli a4, s4, 31
; RV64IM-NEXT:    sd a4, 136(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    and t2, a2, a4
; RV64IM-NEXT:    mul t2, a0, t2
; RV64IM-NEXT:    slli a4, s4, 34
; RV64IM-NEXT:    sd a4, 160(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and t3, a2, a4
; RV64IM-NEXT:    slli a4, s4, 35
; RV64IM-NEXT:    sd a4, 152(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul t3, a0, t3
; RV64IM-NEXT:    and t4, a2, a4
; RV64IM-NEXT:    mul t4, a0, t4
; RV64IM-NEXT:    slli a4, s4, 36
; RV64IM-NEXT:    sd a4, 144(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and t5, a2, a4
; RV64IM-NEXT:    slli a4, s4, 37
; RV64IM-NEXT:    sd a4, 192(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul t5, a0, t5
; RV64IM-NEXT:    and t6, a2, a4
; RV64IM-NEXT:    mul t6, a0, t6
; RV64IM-NEXT:    slli s0, s4, 38
; RV64IM-NEXT:    sd s0, 168(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and s0, a2, s0
; RV64IM-NEXT:    slli s1, s4, 39
; RV64IM-NEXT:    sd s1, 128(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul s0, a0, s0
; RV64IM-NEXT:    and s1, a2, s1
; RV64IM-NEXT:    mul s1, a0, s1
; RV64IM-NEXT:    slli a4, s4, 40
; RV64IM-NEXT:    sd a4, 112(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and s2, a2, a4
; RV64IM-NEXT:    slli a4, s4, 41
; RV64IM-NEXT:    sd a4, 88(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul s2, a0, s2
; RV64IM-NEXT:    and s3, a2, a4
; RV64IM-NEXT:    xor a7, a7, t3
; RV64IM-NEXT:    mul t3, a0, s3
; RV64IM-NEXT:    xor a6, a6, t0
; RV64IM-NEXT:    xor a7, a7, t4
; RV64IM-NEXT:    xor a6, a6, t1
; RV64IM-NEXT:    xor a7, a7, t5
; RV64IM-NEXT:    xor a6, a6, t2
; RV64IM-NEXT:    xor a7, a7, t6
; RV64IM-NEXT:    xor s5, a5, a6
; RV64IM-NEXT:    xor s3, a7, s0
; RV64IM-NEXT:    xor a7, s1, s2
; RV64IM-NEXT:    slli a4, s4, 42
; RV64IM-NEXT:    sd a4, 120(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    xor s0, a7, t3
; RV64IM-NEXT:    and t0, a2, a4
; RV64IM-NEXT:    mul t0, a0, t0
; RV64IM-NEXT:    slli a4, s4, 43
; RV64IM-NEXT:    sd a4, 104(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and t1, a2, a4
; RV64IM-NEXT:    slli a4, s4, 44
; RV64IM-NEXT:    sd a4, 80(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul t1, a0, t1
; RV64IM-NEXT:    and t2, a2, a4
; RV64IM-NEXT:    mul t2, a0, t2
; RV64IM-NEXT:    slli a4, s4, 45
; RV64IM-NEXT:    sd a4, 64(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and t3, a2, a4
; RV64IM-NEXT:    slli a4, s4, 46
; RV64IM-NEXT:    sd a4, 56(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul t3, a0, t3
; RV64IM-NEXT:    and t4, a2, a4
; RV64IM-NEXT:    mul t4, a0, t4
; RV64IM-NEXT:    slli a4, s4, 47
; RV64IM-NEXT:    sd a4, 48(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and t5, a2, a4
; RV64IM-NEXT:    slli a4, s4, 48
; RV64IM-NEXT:    sd a4, 32(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul t5, a0, t5
; RV64IM-NEXT:    and t6, a2, a4
; RV64IM-NEXT:    mul t6, a0, t6
; RV64IM-NEXT:    slli a4, s4, 49
; RV64IM-NEXT:    sd a4, 24(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and s6, a2, a4
; RV64IM-NEXT:    slli a4, s4, 50
; RV64IM-NEXT:    sd a4, 16(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul a7, a0, s6
; RV64IM-NEXT:    and s6, a2, a4
; RV64IM-NEXT:    mul a6, a0, s6
; RV64IM-NEXT:    slli a4, s4, 51
; RV64IM-NEXT:    sd a4, 96(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and a4, a2, a4
; RV64IM-NEXT:    slli s1, s4, 52
; RV64IM-NEXT:    sd s1, 72(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    mul a5, a0, a4
; RV64IM-NEXT:    and a4, a2, s1
; RV64IM-NEXT:    xor t0, s0, t0
; RV64IM-NEXT:    mul a4, a0, a4
; RV64IM-NEXT:    xor s0, s5, s3
; RV64IM-NEXT:    xor t0, t0, t1
; RV64IM-NEXT:    xor t0, t0, t2
; RV64IM-NEXT:    xor t1, t5, t6
; RV64IM-NEXT:    xor t0, t0, t3
; RV64IM-NEXT:    xor a7, t1, a7
; RV64IM-NEXT:    xor t0, t0, t4
; RV64IM-NEXT:    xor a6, a7, a6
; RV64IM-NEXT:    xor s0, s0, t0
; RV64IM-NEXT:    xor a5, a6, a5
; RV64IM-NEXT:    xor t4, a5, a4
; RV64IM-NEXT:    slli a5, s4, 53
; RV64IM-NEXT:    sd a5, 8(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    and a5, a2, a5
; RV64IM-NEXT:    slli s9, s4, 54
; RV64IM-NEXT:    mul s3, a0, a5
; RV64IM-NEXT:    and a5, a2, s9
; RV64IM-NEXT:    mul s5, a0, a5
; RV64IM-NEXT:    slli s8, s4, 55
; RV64IM-NEXT:    and a5, a2, s8
; RV64IM-NEXT:    slli s7, s4, 56
; RV64IM-NEXT:    mul t3, a0, a5
; RV64IM-NEXT:    and a6, a2, s7
; RV64IM-NEXT:    mul t2, a0, a6
; RV64IM-NEXT:    slli s6, s4, 57
; RV64IM-NEXT:    and a6, a2, s6
; RV64IM-NEXT:    slli s2, s4, 58
; RV64IM-NEXT:    mul t1, a0, a6
; RV64IM-NEXT:    and a6, a2, s2
; RV64IM-NEXT:    mul t0, a0, a6
; RV64IM-NEXT:    slli s1, s4, 59
; RV64IM-NEXT:    and a6, a2, s1
; RV64IM-NEXT:    slli t6, s4, 60
; RV64IM-NEXT:    mul a7, a0, a6
; RV64IM-NEXT:    and a6, a2, t6
; RV64IM-NEXT:    mul a5, a0, a6
; RV64IM-NEXT:    slli t5, s4, 61
; RV64IM-NEXT:    slli s4, s4, 62
; RV64IM-NEXT:    and ra, a2, t5
; RV64IM-NEXT:    mul ra, a0, ra
; RV64IM-NEXT:    and a4, a2, s4
; RV64IM-NEXT:    xor t4, t4, s3
; RV64IM-NEXT:    mul s3, a0, a4
; RV64IM-NEXT:    xor a4, t4, s5
; RV64IM-NEXT:    xor t1, t2, t1
; RV64IM-NEXT:    xor a4, a4, t3
; RV64IM-NEXT:    xor t0, t1, t0
; RV64IM-NEXT:    xor a4, s0, a4
; RV64IM-NEXT:    sd a4, 40(sp) # 8-byte Folded Spill
; RV64IM-NEXT:    xor a4, t0, a7
; RV64IM-NEXT:    xor a4, a4, a5
; RV64IM-NEXT:    li a5, -1
; RV64IM-NEXT:    xor a7, a4, ra
; RV64IM-NEXT:    slli a6, a5, 63
; RV64IM-NEXT:    xor a4, a7, s3
; RV64IM-NEXT:    and a2, a2, a6
; RV64IM-NEXT:    mul a5, a0, a2
; RV64IM-NEXT:    andi a2, a3, 2
; RV64IM-NEXT:    mul a2, a1, a2
; RV64IM-NEXT:    andi a7, a3, 1
; RV64IM-NEXT:    mul a7, a1, a7
; RV64IM-NEXT:    andi t0, a3, 4
; RV64IM-NEXT:    mul t0, a1, t0
; RV64IM-NEXT:    andi t1, a3, 8
; RV64IM-NEXT:    mul t1, a1, t1
; RV64IM-NEXT:    andi t2, a3, 16
; RV64IM-NEXT:    mul t2, a1, t2
; RV64IM-NEXT:    andi t3, a3, 32
; RV64IM-NEXT:    mul t3, a1, t3
; RV64IM-NEXT:    andi t4, a3, 64
; RV64IM-NEXT:    mul t4, a1, t4
; RV64IM-NEXT:    andi s0, a3, 128
; RV64IM-NEXT:    mul s0, a1, s0
; RV64IM-NEXT:    andi s3, a3, 256
; RV64IM-NEXT:    mul s3, a1, s3
; RV64IM-NEXT:    andi s5, a3, 512
; RV64IM-NEXT:    mul s5, a1, s5
; RV64IM-NEXT:    andi ra, a3, 1024
; RV64IM-NEXT:    mul ra, a1, ra
; RV64IM-NEXT:    and s11, a3, s10
; RV64IM-NEXT:    mul s11, a1, s11
; RV64IM-NEXT:    lui a0, 1
; RV64IM-NEXT:    and s10, a3, a0
; RV64IM-NEXT:    mul s10, a1, s10
; RV64IM-NEXT:    lui a0, 2
; RV64IM-NEXT:    and a0, a3, a0
; RV64IM-NEXT:    xor a5, a4, a5
; RV64IM-NEXT:    mul a0, a1, a0
; RV64IM-NEXT:    xor a2, a7, a2
; RV64IM-NEXT:    xor a4, t0, t1
; RV64IM-NEXT:    xor a2, a2, a4
; RV64IM-NEXT:    xor a4, t2, t3
; RV64IM-NEXT:    xor a4, a4, t4
; RV64IM-NEXT:    xor a7, s0, s3
; RV64IM-NEXT:    xor a2, a2, a4
; RV64IM-NEXT:    xor a4, a7, s5
; RV64IM-NEXT:    xor a4, a4, ra
; RV64IM-NEXT:    xor a7, s11, s10
; RV64IM-NEXT:    xor a2, a2, a4
; RV64IM-NEXT:    xor a0, a7, a0
; RV64IM-NEXT:    xor a0, a2, a0
; RV64IM-NEXT:    lui a2, 4
; RV64IM-NEXT:    and a2, a3, a2
; RV64IM-NEXT:    mul a2, a1, a2
; RV64IM-NEXT:    lui a4, 8
; RV64IM-NEXT:    and a4, a3, a4
; RV64IM-NEXT:    mul a4, a1, a4
; RV64IM-NEXT:    lui a7, 16
; RV64IM-NEXT:    and a7, a3, a7
; RV64IM-NEXT:    mul a7, a1, a7
; RV64IM-NEXT:    lui t0, 32
; RV64IM-NEXT:    and t0, a3, t0
; RV64IM-NEXT:    mul t0, a1, t0
; RV64IM-NEXT:    lui t1, 64
; RV64IM-NEXT:    and t1, a3, t1
; RV64IM-NEXT:    mul t1, a1, t1
; RV64IM-NEXT:    lui t2, 128
; RV64IM-NEXT:    and t2, a3, t2
; RV64IM-NEXT:    mul t2, a1, t2
; RV64IM-NEXT:    lui t3, 256
; RV64IM-NEXT:    and t3, a3, t3
; RV64IM-NEXT:    mul t3, a1, t3
; RV64IM-NEXT:    lui t4, 512
; RV64IM-NEXT:    and t4, a3, t4
; RV64IM-NEXT:    mul t4, a1, t4
; RV64IM-NEXT:    lui s0, 1024
; RV64IM-NEXT:    and s0, a3, s0
; RV64IM-NEXT:    mul s0, a1, s0
; RV64IM-NEXT:    lui s3, 2048
; RV64IM-NEXT:    and s3, a3, s3
; RV64IM-NEXT:    mul s3, a1, s3
; RV64IM-NEXT:    lui s5, 4096
; RV64IM-NEXT:    and s5, a3, s5
; RV64IM-NEXT:    mul s5, a1, s5
; RV64IM-NEXT:    lui s10, 8192
; RV64IM-NEXT:    and s10, a3, s10
; RV64IM-NEXT:    mul s10, a1, s10
; RV64IM-NEXT:    lui s11, 16384
; RV64IM-NEXT:    and s11, a3, s11
; RV64IM-NEXT:    mul s11, a1, s11
; RV64IM-NEXT:    lui ra, 32768
; RV64IM-NEXT:    and ra, a3, ra
; RV64IM-NEXT:    xor a2, a2, a4
; RV64IM-NEXT:    mul a4, a1, ra
; RV64IM-NEXT:    xor a2, a2, a7
; RV64IM-NEXT:    xor a7, t2, t3
; RV64IM-NEXT:    xor a2, a2, t0
; RV64IM-NEXT:    xor a7, a7, t4
; RV64IM-NEXT:    xor a2, a2, t1
; RV64IM-NEXT:    xor a7, a7, s0
; RV64IM-NEXT:    xor a0, a0, a2
; RV64IM-NEXT:    xor a2, a7, s3
; RV64IM-NEXT:    xor a2, a2, s5
; RV64IM-NEXT:    xor a7, s10, s11
; RV64IM-NEXT:    xor a4, a7, a4
; RV64IM-NEXT:    lui a7, 65536
; RV64IM-NEXT:    and a7, a3, a7
; RV64IM-NEXT:    mul a7, a1, a7
; RV64IM-NEXT:    lui t0, 131072
; RV64IM-NEXT:    and t0, a3, t0
; RV64IM-NEXT:    mul t0, a1, t0
; RV64IM-NEXT:    lui t1, 262144
; RV64IM-NEXT:    and t1, a3, t1
; RV64IM-NEXT:    mul t1, a1, t1
; RV64IM-NEXT:    ld t2, 136(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t2, a3, t2
; RV64IM-NEXT:    mul t2, a1, t2
; RV64IM-NEXT:    ld t3, 176(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t3, a3, t3
; RV64IM-NEXT:    mul t3, a1, t3
; RV64IM-NEXT:    ld t4, 184(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t4, a3, t4
; RV64IM-NEXT:    mul t4, a1, t4
; RV64IM-NEXT:    ld s0, 160(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and s0, a3, s0
; RV64IM-NEXT:    mul s0, a1, s0
; RV64IM-NEXT:    ld s3, 152(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and s3, a3, s3
; RV64IM-NEXT:    mul s3, a1, s3
; RV64IM-NEXT:    ld s5, 144(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and s5, a3, s5
; RV64IM-NEXT:    mul s5, a1, s5
; RV64IM-NEXT:    ld s10, 128(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and s10, a3, s10
; RV64IM-NEXT:    mul s10, a1, s10
; RV64IM-NEXT:    ld s11, 112(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and s11, a3, s11
; RV64IM-NEXT:    mul s11, a1, s11
; RV64IM-NEXT:    ld ra, 88(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and ra, a3, ra
; RV64IM-NEXT:    xor a4, a4, a7
; RV64IM-NEXT:    mul a7, a1, ra
; RV64IM-NEXT:    xor a0, a0, a2
; RV64IM-NEXT:    xor a2, a4, t0
; RV64IM-NEXT:    xor a2, a2, t1
; RV64IM-NEXT:    xor a4, t3, t4
; RV64IM-NEXT:    xor a2, a2, t2
; RV64IM-NEXT:    xor a4, a4, s0
; RV64IM-NEXT:    xor a0, a0, a2
; RV64IM-NEXT:    xor a2, a4, s3
; RV64IM-NEXT:    xor a2, a2, s5
; RV64IM-NEXT:    xor a4, s10, s11
; RV64IM-NEXT:    xor a4, a4, a7
; RV64IM-NEXT:    ld a7, 192(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and a7, a3, a7
; RV64IM-NEXT:    mul a7, a1, a7
; RV64IM-NEXT:    ld t0, 168(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t0, a3, t0
; RV64IM-NEXT:    mul t0, a1, t0
; RV64IM-NEXT:    ld t1, 120(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t1, a3, t1
; RV64IM-NEXT:    mul t1, a1, t1
; RV64IM-NEXT:    ld t2, 104(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t2, a3, t2
; RV64IM-NEXT:    mul t2, a1, t2
; RV64IM-NEXT:    ld t3, 80(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t3, a3, t3
; RV64IM-NEXT:    mul t3, a1, t3
; RV64IM-NEXT:    ld t4, 64(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t4, a3, t4
; RV64IM-NEXT:    mul t4, a1, t4
; RV64IM-NEXT:    ld s0, 56(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and s0, a3, s0
; RV64IM-NEXT:    mul s0, a1, s0
; RV64IM-NEXT:    ld s3, 48(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and s3, a3, s3
; RV64IM-NEXT:    mul s3, a1, s3
; RV64IM-NEXT:    ld s5, 32(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and s5, a3, s5
; RV64IM-NEXT:    mul s5, a1, s5
; RV64IM-NEXT:    ld s10, 24(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and s10, a3, s10
; RV64IM-NEXT:    mul s10, a1, s10
; RV64IM-NEXT:    ld s11, 16(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and s11, a3, s11
; RV64IM-NEXT:    xor a4, a4, t1
; RV64IM-NEXT:    mul t1, a1, s11
; RV64IM-NEXT:    xor a2, a2, a7
; RV64IM-NEXT:    xor a4, a4, t2
; RV64IM-NEXT:    xor a2, a2, t0
; RV64IM-NEXT:    xor a4, a4, t3
; RV64IM-NEXT:    xor a0, a0, a2
; RV64IM-NEXT:    xor a2, a4, t4
; RV64IM-NEXT:    xor a2, a2, s0
; RV64IM-NEXT:    xor a4, s3, s5
; RV64IM-NEXT:    xor a2, a0, a2
; RV64IM-NEXT:    xor a0, a4, s10
; RV64IM-NEXT:    xor a0, a0, t1
; RV64IM-NEXT:    ld a4, 96(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and a4, a3, a4
; RV64IM-NEXT:    ld a7, 72(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and a7, a3, a7
; RV64IM-NEXT:    ld t0, 8(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    and t0, a3, t0
; RV64IM-NEXT:    and t1, a3, s9
; RV64IM-NEXT:    and t2, a3, s8
; RV64IM-NEXT:    and t3, a3, s7
; RV64IM-NEXT:    and t4, a3, s6
; RV64IM-NEXT:    and s0, a3, s2
; RV64IM-NEXT:    and s1, a3, s1
; RV64IM-NEXT:    and t6, a3, t6
; RV64IM-NEXT:    and t5, a3, t5
; RV64IM-NEXT:    and s2, a3, s4
; RV64IM-NEXT:    and a3, a3, a6
; RV64IM-NEXT:    mul a6, a1, t3
; RV64IM-NEXT:    mul t3, a1, t4
; RV64IM-NEXT:    mul a4, a1, a4
; RV64IM-NEXT:    mul t4, a1, s0
; RV64IM-NEXT:    mul a7, a1, a7
; RV64IM-NEXT:    mul s0, a1, s1
; RV64IM-NEXT:    mul t0, a1, t0
; RV64IM-NEXT:    mul t6, a1, t6
; RV64IM-NEXT:    mul t1, a1, t1
; RV64IM-NEXT:    mul t5, a1, t5
; RV64IM-NEXT:    mul t2, a1, t2
; RV64IM-NEXT:    mul s1, a1, s2
; RV64IM-NEXT:    xor a6, a6, t3
; RV64IM-NEXT:    mul a1, a1, a3
; RV64IM-NEXT:    xor a0, a0, a4
; RV64IM-NEXT:    xor a3, a6, t4
; RV64IM-NEXT:    xor a0, a0, a7
; RV64IM-NEXT:    xor a3, a3, s0
; RV64IM-NEXT:    xor a0, a0, t0
; RV64IM-NEXT:    xor a3, a3, t6
; RV64IM-NEXT:    xor a0, a0, t1
; RV64IM-NEXT:    xor a3, a3, t5
; RV64IM-NEXT:    xor a0, a0, t2
; RV64IM-NEXT:    xor a3, a3, s1
; RV64IM-NEXT:    xor a0, a2, a0
; RV64IM-NEXT:    xor a1, a3, a1
; RV64IM-NEXT:    ld s1, 40(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    xor s1, s1, a5
; RV64IM-NEXT:    xor s2, a0, a1
; RV64IM-NEXT:    ld a0, 200(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    sd s1, 0(a0)
; RV64IM-NEXT:    sd s2, 8(a0)
; RV64IM-NEXT:    mv a0, s1
; RV64IM-NEXT:    mv a1, s2
; RV64IM-NEXT:    call vector_use
; RV64IM-NEXT:    ld a0, 208(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    sd s1, 0(a0)
; RV64IM-NEXT:    sd s2, 8(a0)
; RV64IM-NEXT:    ld ra, 312(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s0, 304(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s1, 296(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s2, 288(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s3, 280(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s4, 272(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s5, 264(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s6, 256(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s7, 248(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s8, 240(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s9, 232(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s10, 224(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    ld s11, 216(sp) # 8-byte Folded Reload
; RV64IM-NEXT:    addi sp, sp, 320
; RV64IM-NEXT:    ret
  %xy = call <2 x i64> @llvm.clmul.v2i64(<2 x i64> %x, <2 x i64> %y)
  %yx = call <2 x i64> @llvm.clmul.v2i64(<2 x i64> %y, <2 x i64> %x)
  store <2 x i64> %xy, ptr %p0
  call void @vector_use(<2 x i64> %xy)
  store <2 x i64> %yx, ptr %p1
  ret void
}
