// Seed: 1327923700
module module_0 ();
  genvar id_1;
  wire id_4;
  assign module_1.type_11 = 0;
endmodule
module module_1 (
    input tri1 id_0
);
  localparam id_2 = -1;
  uwire id_3;
  wor   id_4;
  always
    if ("") begin : LABEL_0
      id_3 = -1 && id_4;
    end
  integer id_5 (
      1,
      id_0,
      -1,
      (id_3)
  );
  module_0 modCall_1 ();
  assign id_4 = id_2[1'b0];
  tri id_6;
  always id_3 = -1;
  for (id_7 = id_4; 1; id_3 = id_4) assign id_3 = -1;
  id_8(
      id_0, -1, id_3, id_3, id_6, 1
  ); id_9(
      id_3
  );
endmodule
