Classic Timing Analyzer report for mimaqi_hxh
Sat Apr 11 22:59:32 2015
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                       ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                       ; To                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.505 ns                         ; inrow[1]                                                                                                   ; jianpandujianma:A3|key_flag     ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 17.063 ns                        ; mimabaocunyanzheng:A5|change_lemp                                                                          ; change_lemp                     ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 2.794 ns                         ; inrow[1]                                                                                                   ; jianpandujianma:A3|inrow_reg[1] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 56.14 MHz ( period = 17.812 ns ) ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg7 ; xianshiluoji:A1|lednum[4]       ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                            ;                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                       ; To                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 56.14 MHz ( period = 17.812 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg0 ; xianshiluoji:A1|lednum[7]           ; clk        ; clk      ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 56.14 MHz ( period = 17.812 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg1 ; xianshiluoji:A1|lednum[7]           ; clk        ; clk      ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 56.14 MHz ( period = 17.812 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg2 ; xianshiluoji:A1|lednum[7]           ; clk        ; clk      ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 56.14 MHz ( period = 17.812 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg3 ; xianshiluoji:A1|lednum[7]           ; clk        ; clk      ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 56.14 MHz ( period = 17.812 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg4 ; xianshiluoji:A1|lednum[7]           ; clk        ; clk      ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 56.14 MHz ( period = 17.812 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg5 ; xianshiluoji:A1|lednum[7]           ; clk        ; clk      ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 56.14 MHz ( period = 17.812 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg6 ; xianshiluoji:A1|lednum[7]           ; clk        ; clk      ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 56.14 MHz ( period = 17.812 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg7 ; xianshiluoji:A1|lednum[7]           ; clk        ; clk      ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 56.14 MHz ( period = 17.812 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg0 ; xianshiluoji:A1|lednum[5]           ; clk        ; clk      ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 56.14 MHz ( period = 17.812 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg1 ; xianshiluoji:A1|lednum[5]           ; clk        ; clk      ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 56.14 MHz ( period = 17.812 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg2 ; xianshiluoji:A1|lednum[5]           ; clk        ; clk      ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 56.14 MHz ( period = 17.812 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg3 ; xianshiluoji:A1|lednum[5]           ; clk        ; clk      ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 56.14 MHz ( period = 17.812 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg4 ; xianshiluoji:A1|lednum[5]           ; clk        ; clk      ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 56.14 MHz ( period = 17.812 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg5 ; xianshiluoji:A1|lednum[5]           ; clk        ; clk      ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 56.14 MHz ( period = 17.812 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg6 ; xianshiluoji:A1|lednum[5]           ; clk        ; clk      ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 56.14 MHz ( period = 17.812 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg7 ; xianshiluoji:A1|lednum[5]           ; clk        ; clk      ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 56.14 MHz ( period = 17.812 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg0 ; xianshiluoji:A1|lednum[6]           ; clk        ; clk      ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 56.14 MHz ( period = 17.812 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg1 ; xianshiluoji:A1|lednum[6]           ; clk        ; clk      ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 56.14 MHz ( period = 17.812 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg2 ; xianshiluoji:A1|lednum[6]           ; clk        ; clk      ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 56.14 MHz ( period = 17.812 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg3 ; xianshiluoji:A1|lednum[6]           ; clk        ; clk      ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 56.14 MHz ( period = 17.812 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg4 ; xianshiluoji:A1|lednum[6]           ; clk        ; clk      ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 56.14 MHz ( period = 17.812 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg5 ; xianshiluoji:A1|lednum[6]           ; clk        ; clk      ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 56.14 MHz ( period = 17.812 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg6 ; xianshiluoji:A1|lednum[6]           ; clk        ; clk      ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 56.14 MHz ( period = 17.812 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg7 ; xianshiluoji:A1|lednum[6]           ; clk        ; clk      ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 56.14 MHz ( period = 17.812 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg0 ; xianshiluoji:A1|lednum[4]           ; clk        ; clk      ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 56.14 MHz ( period = 17.812 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg1 ; xianshiluoji:A1|lednum[4]           ; clk        ; clk      ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 56.14 MHz ( period = 17.812 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg2 ; xianshiluoji:A1|lednum[4]           ; clk        ; clk      ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 56.14 MHz ( period = 17.812 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg3 ; xianshiluoji:A1|lednum[4]           ; clk        ; clk      ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 56.14 MHz ( period = 17.812 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg4 ; xianshiluoji:A1|lednum[4]           ; clk        ; clk      ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 56.14 MHz ( period = 17.812 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg5 ; xianshiluoji:A1|lednum[4]           ; clk        ; clk      ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 56.14 MHz ( period = 17.812 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg6 ; xianshiluoji:A1|lednum[4]           ; clk        ; clk      ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 56.14 MHz ( period = 17.812 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg7 ; xianshiluoji:A1|lednum[4]           ; clk        ; clk      ; None                        ; None                      ; 9.179 ns                ;
; N/A                                     ; 56.37 MHz ( period = 17.740 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg0 ; xianshiluoji:A1|lednum[10]          ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.37 MHz ( period = 17.740 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg1 ; xianshiluoji:A1|lednum[10]          ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.37 MHz ( period = 17.740 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg2 ; xianshiluoji:A1|lednum[10]          ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.37 MHz ( period = 17.740 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg3 ; xianshiluoji:A1|lednum[10]          ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.37 MHz ( period = 17.740 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg4 ; xianshiluoji:A1|lednum[10]          ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.37 MHz ( period = 17.740 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg5 ; xianshiluoji:A1|lednum[10]          ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.37 MHz ( period = 17.740 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg6 ; xianshiluoji:A1|lednum[10]          ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.37 MHz ( period = 17.740 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg7 ; xianshiluoji:A1|lednum[10]          ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.37 MHz ( period = 17.740 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg0 ; xianshiluoji:A1|lednum[9]           ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.37 MHz ( period = 17.740 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg1 ; xianshiluoji:A1|lednum[9]           ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.37 MHz ( period = 17.740 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg2 ; xianshiluoji:A1|lednum[9]           ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.37 MHz ( period = 17.740 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg3 ; xianshiluoji:A1|lednum[9]           ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.37 MHz ( period = 17.740 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg4 ; xianshiluoji:A1|lednum[9]           ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.37 MHz ( period = 17.740 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg5 ; xianshiluoji:A1|lednum[9]           ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.37 MHz ( period = 17.740 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg6 ; xianshiluoji:A1|lednum[9]           ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.37 MHz ( period = 17.740 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg7 ; xianshiluoji:A1|lednum[9]           ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.37 MHz ( period = 17.740 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg0 ; xianshiluoji:A1|lednum[8]           ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.37 MHz ( period = 17.740 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg1 ; xianshiluoji:A1|lednum[8]           ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.37 MHz ( period = 17.740 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg2 ; xianshiluoji:A1|lednum[8]           ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.37 MHz ( period = 17.740 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg3 ; xianshiluoji:A1|lednum[8]           ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.37 MHz ( period = 17.740 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg4 ; xianshiluoji:A1|lednum[8]           ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.37 MHz ( period = 17.740 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg5 ; xianshiluoji:A1|lednum[8]           ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.37 MHz ( period = 17.740 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg6 ; xianshiluoji:A1|lednum[8]           ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.37 MHz ( period = 17.740 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg7 ; xianshiluoji:A1|lednum[8]           ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.37 MHz ( period = 17.740 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg0 ; xianshiluoji:A1|lednum[11]          ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.37 MHz ( period = 17.740 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg1 ; xianshiluoji:A1|lednum[11]          ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.37 MHz ( period = 17.740 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg2 ; xianshiluoji:A1|lednum[11]          ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.37 MHz ( period = 17.740 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg3 ; xianshiluoji:A1|lednum[11]          ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.37 MHz ( period = 17.740 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg4 ; xianshiluoji:A1|lednum[11]          ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.37 MHz ( period = 17.740 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg5 ; xianshiluoji:A1|lednum[11]          ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.37 MHz ( period = 17.740 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg6 ; xianshiluoji:A1|lednum[11]          ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.37 MHz ( period = 17.740 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg7 ; xianshiluoji:A1|lednum[11]          ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.39 MHz ( period = 17.734 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg0 ; mimabaocunyanzheng:A5|flag_time[0]  ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.39 MHz ( period = 17.734 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg1 ; mimabaocunyanzheng:A5|flag_time[0]  ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.39 MHz ( period = 17.734 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg2 ; mimabaocunyanzheng:A5|flag_time[0]  ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.39 MHz ( period = 17.734 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg3 ; mimabaocunyanzheng:A5|flag_time[0]  ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.39 MHz ( period = 17.734 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg4 ; mimabaocunyanzheng:A5|flag_time[0]  ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.39 MHz ( period = 17.734 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg5 ; mimabaocunyanzheng:A5|flag_time[0]  ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.39 MHz ( period = 17.734 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg6 ; mimabaocunyanzheng:A5|flag_time[0]  ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 56.39 MHz ( period = 17.734 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg7 ; mimabaocunyanzheng:A5|flag_time[0]  ; clk        ; clk      ; None                        ; None                      ; 9.143 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.472 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg0 ; xianshiluoji:A1|lednum[0]           ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.472 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg1 ; xianshiluoji:A1|lednum[0]           ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.472 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg2 ; xianshiluoji:A1|lednum[0]           ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.472 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg3 ; xianshiluoji:A1|lednum[0]           ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.472 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg4 ; xianshiluoji:A1|lednum[0]           ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.472 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg5 ; xianshiluoji:A1|lednum[0]           ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.472 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg6 ; xianshiluoji:A1|lednum[0]           ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.472 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg7 ; xianshiluoji:A1|lednum[0]           ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.472 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg0 ; xianshiluoji:A1|lednum[3]           ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.472 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg1 ; xianshiluoji:A1|lednum[3]           ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.472 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg2 ; xianshiluoji:A1|lednum[3]           ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.472 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg3 ; xianshiluoji:A1|lednum[3]           ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.472 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg4 ; xianshiluoji:A1|lednum[3]           ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.472 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg5 ; xianshiluoji:A1|lednum[3]           ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.472 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg6 ; xianshiluoji:A1|lednum[3]           ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.472 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg7 ; xianshiluoji:A1|lednum[3]           ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.472 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg0 ; xianshiluoji:A1|lednum[1]           ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.472 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg1 ; xianshiluoji:A1|lednum[1]           ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.472 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg2 ; xianshiluoji:A1|lednum[1]           ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.472 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg3 ; xianshiluoji:A1|lednum[1]           ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.472 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg4 ; xianshiluoji:A1|lednum[1]           ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.472 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg5 ; xianshiluoji:A1|lednum[1]           ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.472 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg6 ; xianshiluoji:A1|lednum[1]           ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.472 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg7 ; xianshiluoji:A1|lednum[1]           ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.472 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg0 ; xianshiluoji:A1|lednum[2]           ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.472 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg1 ; xianshiluoji:A1|lednum[2]           ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.472 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg2 ; xianshiluoji:A1|lednum[2]           ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.472 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg3 ; xianshiluoji:A1|lednum[2]           ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.472 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg4 ; xianshiluoji:A1|lednum[2]           ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.472 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg5 ; xianshiluoji:A1|lednum[2]           ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.472 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg6 ; xianshiluoji:A1|lednum[2]           ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 57.23 MHz ( period = 17.472 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg7 ; xianshiluoji:A1|lednum[2]           ; clk        ; clk      ; None                        ; None                      ; 9.010 ns                ;
; N/A                                     ; 57.42 MHz ( period = 17.416 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg0 ; xianshiluoji:A1|lednum[13]          ; clk        ; clk      ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 57.42 MHz ( period = 17.416 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg1 ; xianshiluoji:A1|lednum[13]          ; clk        ; clk      ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 57.42 MHz ( period = 17.416 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg2 ; xianshiluoji:A1|lednum[13]          ; clk        ; clk      ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 57.42 MHz ( period = 17.416 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg3 ; xianshiluoji:A1|lednum[13]          ; clk        ; clk      ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 57.42 MHz ( period = 17.416 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg4 ; xianshiluoji:A1|lednum[13]          ; clk        ; clk      ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 57.42 MHz ( period = 17.416 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg5 ; xianshiluoji:A1|lednum[13]          ; clk        ; clk      ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 57.42 MHz ( period = 17.416 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg6 ; xianshiluoji:A1|lednum[13]          ; clk        ; clk      ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 57.42 MHz ( period = 17.416 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg7 ; xianshiluoji:A1|lednum[13]          ; clk        ; clk      ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 57.42 MHz ( period = 17.416 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg0 ; xianshiluoji:A1|lednum[12]          ; clk        ; clk      ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 57.42 MHz ( period = 17.416 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg1 ; xianshiluoji:A1|lednum[12]          ; clk        ; clk      ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 57.42 MHz ( period = 17.416 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg2 ; xianshiluoji:A1|lednum[12]          ; clk        ; clk      ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 57.42 MHz ( period = 17.416 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg3 ; xianshiluoji:A1|lednum[12]          ; clk        ; clk      ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 57.42 MHz ( period = 17.416 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg4 ; xianshiluoji:A1|lednum[12]          ; clk        ; clk      ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 57.42 MHz ( period = 17.416 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg5 ; xianshiluoji:A1|lednum[12]          ; clk        ; clk      ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 57.42 MHz ( period = 17.416 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg6 ; xianshiluoji:A1|lednum[12]          ; clk        ; clk      ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 57.42 MHz ( period = 17.416 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg7 ; xianshiluoji:A1|lednum[12]          ; clk        ; clk      ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 57.42 MHz ( period = 17.416 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg0 ; xianshiluoji:A1|lednum[14]          ; clk        ; clk      ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 57.42 MHz ( period = 17.416 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg1 ; xianshiluoji:A1|lednum[14]          ; clk        ; clk      ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 57.42 MHz ( period = 17.416 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg2 ; xianshiluoji:A1|lednum[14]          ; clk        ; clk      ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 57.42 MHz ( period = 17.416 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg3 ; xianshiluoji:A1|lednum[14]          ; clk        ; clk      ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 57.42 MHz ( period = 17.416 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg4 ; xianshiluoji:A1|lednum[14]          ; clk        ; clk      ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 57.42 MHz ( period = 17.416 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg5 ; xianshiluoji:A1|lednum[14]          ; clk        ; clk      ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 57.42 MHz ( period = 17.416 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg6 ; xianshiluoji:A1|lednum[14]          ; clk        ; clk      ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 57.42 MHz ( period = 17.416 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg7 ; xianshiluoji:A1|lednum[14]          ; clk        ; clk      ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 57.42 MHz ( period = 17.416 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg0 ; xianshiluoji:A1|lednum[15]          ; clk        ; clk      ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 57.42 MHz ( period = 17.416 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg1 ; xianshiluoji:A1|lednum[15]          ; clk        ; clk      ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 57.42 MHz ( period = 17.416 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg2 ; xianshiluoji:A1|lednum[15]          ; clk        ; clk      ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 57.42 MHz ( period = 17.416 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg3 ; xianshiluoji:A1|lednum[15]          ; clk        ; clk      ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 57.42 MHz ( period = 17.416 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg4 ; xianshiluoji:A1|lednum[15]          ; clk        ; clk      ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 57.42 MHz ( period = 17.416 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg5 ; xianshiluoji:A1|lednum[15]          ; clk        ; clk      ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 57.42 MHz ( period = 17.416 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg6 ; xianshiluoji:A1|lednum[15]          ; clk        ; clk      ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 57.42 MHz ( period = 17.416 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg7 ; xianshiluoji:A1|lednum[15]          ; clk        ; clk      ; None                        ; None                      ; 8.982 ns                ;
; N/A                                     ; 59.03 MHz ( period = 16.940 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg0 ; xianshiluoji:A1|flagc[0]            ; clk        ; clk      ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 59.03 MHz ( period = 16.940 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg1 ; xianshiluoji:A1|flagc[0]            ; clk        ; clk      ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 59.03 MHz ( period = 16.940 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg2 ; xianshiluoji:A1|flagc[0]            ; clk        ; clk      ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 59.03 MHz ( period = 16.940 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg3 ; xianshiluoji:A1|flagc[0]            ; clk        ; clk      ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 59.03 MHz ( period = 16.940 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg4 ; xianshiluoji:A1|flagc[0]            ; clk        ; clk      ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 59.03 MHz ( period = 16.940 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg5 ; xianshiluoji:A1|flagc[0]            ; clk        ; clk      ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 59.03 MHz ( period = 16.940 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg6 ; xianshiluoji:A1|flagc[0]            ; clk        ; clk      ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 59.03 MHz ( period = 16.940 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg7 ; xianshiluoji:A1|flagc[0]            ; clk        ; clk      ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 59.03 MHz ( period = 16.940 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg0 ; xianshiluoji:A1|flagc[1]            ; clk        ; clk      ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 59.03 MHz ( period = 16.940 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg1 ; xianshiluoji:A1|flagc[1]            ; clk        ; clk      ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 59.03 MHz ( period = 16.940 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg2 ; xianshiluoji:A1|flagc[1]            ; clk        ; clk      ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 59.03 MHz ( period = 16.940 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg3 ; xianshiluoji:A1|flagc[1]            ; clk        ; clk      ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 59.03 MHz ( period = 16.940 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg4 ; xianshiluoji:A1|flagc[1]            ; clk        ; clk      ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 59.03 MHz ( period = 16.940 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg5 ; xianshiluoji:A1|flagc[1]            ; clk        ; clk      ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 59.03 MHz ( period = 16.940 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg6 ; xianshiluoji:A1|flagc[1]            ; clk        ; clk      ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 59.03 MHz ( period = 16.940 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg7 ; xianshiluoji:A1|flagc[1]            ; clk        ; clk      ; None                        ; None                      ; 8.740 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg7 ; mimabaocunyanzheng:A5|password_4[2] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg0 ; mimabaocunyanzheng:A5|password_1[2] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg1 ; mimabaocunyanzheng:A5|password_1[2] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg2 ; mimabaocunyanzheng:A5|password_1[2] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg3 ; mimabaocunyanzheng:A5|password_1[2] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg4 ; mimabaocunyanzheng:A5|password_1[2] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg5 ; mimabaocunyanzheng:A5|password_1[2] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg6 ; mimabaocunyanzheng:A5|password_1[2] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg7 ; mimabaocunyanzheng:A5|password_1[2] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg0 ; mimabaocunyanzheng:A5|password_1[3] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg1 ; mimabaocunyanzheng:A5|password_1[3] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg2 ; mimabaocunyanzheng:A5|password_1[3] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg3 ; mimabaocunyanzheng:A5|password_1[3] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg4 ; mimabaocunyanzheng:A5|password_1[3] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg5 ; mimabaocunyanzheng:A5|password_1[3] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg6 ; mimabaocunyanzheng:A5|password_1[3] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg7 ; mimabaocunyanzheng:A5|password_1[3] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg0 ; mimabaocunyanzheng:A5|password_4[1] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg1 ; mimabaocunyanzheng:A5|password_4[1] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg2 ; mimabaocunyanzheng:A5|password_4[1] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg3 ; mimabaocunyanzheng:A5|password_4[1] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg4 ; mimabaocunyanzheng:A5|password_4[1] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg5 ; mimabaocunyanzheng:A5|password_4[1] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg6 ; mimabaocunyanzheng:A5|password_4[1] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg7 ; mimabaocunyanzheng:A5|password_4[1] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg0 ; mimabaocunyanzheng:A5|password_4[3] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg1 ; mimabaocunyanzheng:A5|password_4[3] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg2 ; mimabaocunyanzheng:A5|password_4[3] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg3 ; mimabaocunyanzheng:A5|password_4[3] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg4 ; mimabaocunyanzheng:A5|password_4[3] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg5 ; mimabaocunyanzheng:A5|password_4[3] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg6 ; mimabaocunyanzheng:A5|password_4[3] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg7 ; mimabaocunyanzheng:A5|password_4[3] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg0 ; mimabaocunyanzheng:A5|password_2[3] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg1 ; mimabaocunyanzheng:A5|password_2[3] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg2 ; mimabaocunyanzheng:A5|password_2[3] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg3 ; mimabaocunyanzheng:A5|password_2[3] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg4 ; mimabaocunyanzheng:A5|password_2[3] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg5 ; mimabaocunyanzheng:A5|password_2[3] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg6 ; mimabaocunyanzheng:A5|password_2[3] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg7 ; mimabaocunyanzheng:A5|password_2[3] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg0 ; mimabaocunyanzheng:A5|password_4[0] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg1 ; mimabaocunyanzheng:A5|password_4[0] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg2 ; mimabaocunyanzheng:A5|password_4[0] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg3 ; mimabaocunyanzheng:A5|password_4[0] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg4 ; mimabaocunyanzheng:A5|password_4[0] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg5 ; mimabaocunyanzheng:A5|password_4[0] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; N/A                                     ; 60.30 MHz ( period = 16.584 ns )                    ; jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg6 ; mimabaocunyanzheng:A5|password_4[0] ; clk        ; clk      ; None                        ; None                      ; 8.545 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                            ;                                     ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------+-------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------+
; tsu                                                                                        ;
+-------+--------------+------------+----------+----------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                               ; To Clock ;
+-------+--------------+------------+----------+----------------------------------+----------+
; N/A   ; None         ; 2.505 ns   ; inrow[1] ; jianpandujianma:A3|key_flag      ; clk      ;
; N/A   ; None         ; 2.367 ns   ; inrow[3] ; jianpandujianma:A3|key_flag      ; clk      ;
; N/A   ; None         ; 2.223 ns   ; inrow[0] ; jianpandujianma:A3|key_flag      ; clk      ;
; N/A   ; None         ; 1.978 ns   ; inrow[2] ; jianpandujianma:A3|key_flag      ; clk      ;
; N/A   ; None         ; 1.414 ns   ; inrow[1] ; jianpandujianma:A3|col[2]        ; clk      ;
; N/A   ; None         ; 1.276 ns   ; inrow[3] ; jianpandujianma:A3|col[2]        ; clk      ;
; N/A   ; None         ; 1.132 ns   ; inrow[0] ; jianpandujianma:A3|col[2]        ; clk      ;
; N/A   ; None         ; 1.099 ns   ; inrow[1] ; jianpandujianma:A3|col[3]        ; clk      ;
; N/A   ; None         ; 1.036 ns   ; inrow[1] ; jianpandujianma:A3|col[1]        ; clk      ;
; N/A   ; None         ; 0.961 ns   ; inrow[3] ; jianpandujianma:A3|col[3]        ; clk      ;
; N/A   ; None         ; 0.898 ns   ; inrow[3] ; jianpandujianma:A3|col[1]        ; clk      ;
; N/A   ; None         ; 0.894 ns   ; inrow[1] ; jianpandujianma:A3|inrow_reg[0]  ; clk      ;
; N/A   ; None         ; 0.894 ns   ; inrow[1] ; jianpandujianma:A3|inrow_reg[1]  ; clk      ;
; N/A   ; None         ; 0.894 ns   ; inrow[1] ; jianpandujianma:A3|inrow_reg[2]  ; clk      ;
; N/A   ; None         ; 0.894 ns   ; inrow[1] ; jianpandujianma:A3|inrow_reg[3]  ; clk      ;
; N/A   ; None         ; 0.894 ns   ; inrow[1] ; jianpandujianma:A3|outcol_reg[1] ; clk      ;
; N/A   ; None         ; 0.894 ns   ; inrow[1] ; jianpandujianma:A3|outcol_reg[2] ; clk      ;
; N/A   ; None         ; 0.894 ns   ; inrow[1] ; jianpandujianma:A3|outcol_reg[3] ; clk      ;
; N/A   ; None         ; 0.887 ns   ; inrow[2] ; jianpandujianma:A3|col[2]        ; clk      ;
; N/A   ; None         ; 0.882 ns   ; inrow[1] ; jianpandujianma:A3|outcol_reg[0] ; clk      ;
; N/A   ; None         ; 0.817 ns   ; inrow[0] ; jianpandujianma:A3|col[3]        ; clk      ;
; N/A   ; None         ; 0.756 ns   ; inrow[3] ; jianpandujianma:A3|inrow_reg[0]  ; clk      ;
; N/A   ; None         ; 0.756 ns   ; inrow[3] ; jianpandujianma:A3|inrow_reg[1]  ; clk      ;
; N/A   ; None         ; 0.756 ns   ; inrow[3] ; jianpandujianma:A3|inrow_reg[2]  ; clk      ;
; N/A   ; None         ; 0.756 ns   ; inrow[3] ; jianpandujianma:A3|inrow_reg[3]  ; clk      ;
; N/A   ; None         ; 0.756 ns   ; inrow[3] ; jianpandujianma:A3|outcol_reg[1] ; clk      ;
; N/A   ; None         ; 0.756 ns   ; inrow[3] ; jianpandujianma:A3|outcol_reg[2] ; clk      ;
; N/A   ; None         ; 0.756 ns   ; inrow[3] ; jianpandujianma:A3|outcol_reg[3] ; clk      ;
; N/A   ; None         ; 0.754 ns   ; inrow[0] ; jianpandujianma:A3|col[1]        ; clk      ;
; N/A   ; None         ; 0.744 ns   ; inrow[3] ; jianpandujianma:A3|outcol_reg[0] ; clk      ;
; N/A   ; None         ; 0.612 ns   ; inrow[0] ; jianpandujianma:A3|inrow_reg[0]  ; clk      ;
; N/A   ; None         ; 0.612 ns   ; inrow[0] ; jianpandujianma:A3|inrow_reg[1]  ; clk      ;
; N/A   ; None         ; 0.612 ns   ; inrow[0] ; jianpandujianma:A3|inrow_reg[2]  ; clk      ;
; N/A   ; None         ; 0.612 ns   ; inrow[0] ; jianpandujianma:A3|inrow_reg[3]  ; clk      ;
; N/A   ; None         ; 0.612 ns   ; inrow[0] ; jianpandujianma:A3|outcol_reg[1] ; clk      ;
; N/A   ; None         ; 0.612 ns   ; inrow[0] ; jianpandujianma:A3|outcol_reg[2] ; clk      ;
; N/A   ; None         ; 0.612 ns   ; inrow[0] ; jianpandujianma:A3|outcol_reg[3] ; clk      ;
; N/A   ; None         ; 0.600 ns   ; inrow[0] ; jianpandujianma:A3|outcol_reg[0] ; clk      ;
; N/A   ; None         ; 0.572 ns   ; inrow[2] ; jianpandujianma:A3|col[3]        ; clk      ;
; N/A   ; None         ; 0.509 ns   ; inrow[2] ; jianpandujianma:A3|col[1]        ; clk      ;
; N/A   ; None         ; 0.367 ns   ; inrow[2] ; jianpandujianma:A3|inrow_reg[0]  ; clk      ;
; N/A   ; None         ; 0.367 ns   ; inrow[2] ; jianpandujianma:A3|inrow_reg[1]  ; clk      ;
; N/A   ; None         ; 0.367 ns   ; inrow[2] ; jianpandujianma:A3|inrow_reg[2]  ; clk      ;
; N/A   ; None         ; 0.367 ns   ; inrow[2] ; jianpandujianma:A3|inrow_reg[3]  ; clk      ;
; N/A   ; None         ; 0.367 ns   ; inrow[2] ; jianpandujianma:A3|outcol_reg[1] ; clk      ;
; N/A   ; None         ; 0.367 ns   ; inrow[2] ; jianpandujianma:A3|outcol_reg[2] ; clk      ;
; N/A   ; None         ; 0.367 ns   ; inrow[2] ; jianpandujianma:A3|outcol_reg[3] ; clk      ;
; N/A   ; None         ; 0.355 ns   ; inrow[2] ; jianpandujianma:A3|outcol_reg[0] ; clk      ;
; N/A   ; None         ; 0.075 ns   ; inrow[1] ; jianpandujianma:A3|state.000     ; clk      ;
; N/A   ; None         ; 0.059 ns   ; inrow[1] ; jianpandujianma:A3|col[0]        ; clk      ;
; N/A   ; None         ; -0.063 ns  ; inrow[3] ; jianpandujianma:A3|state.000     ; clk      ;
; N/A   ; None         ; -0.079 ns  ; inrow[3] ; jianpandujianma:A3|col[0]        ; clk      ;
; N/A   ; None         ; -0.178 ns  ; inrow[1] ; jianpandujianma:A3|state.100     ; clk      ;
; N/A   ; None         ; -0.179 ns  ; inrow[1] ; jianpandujianma:A3|state.101     ; clk      ;
; N/A   ; None         ; -0.180 ns  ; inrow[1] ; jianpandujianma:A3|state.001     ; clk      ;
; N/A   ; None         ; -0.181 ns  ; inrow[1] ; jianpandujianma:A3|state.010     ; clk      ;
; N/A   ; None         ; -0.192 ns  ; inrow[1] ; jianpandujianma:A3|state.011     ; clk      ;
; N/A   ; None         ; -0.207 ns  ; inrow[0] ; jianpandujianma:A3|state.000     ; clk      ;
; N/A   ; None         ; -0.223 ns  ; inrow[0] ; jianpandujianma:A3|col[0]        ; clk      ;
; N/A   ; None         ; -0.316 ns  ; inrow[3] ; jianpandujianma:A3|state.100     ; clk      ;
; N/A   ; None         ; -0.317 ns  ; inrow[3] ; jianpandujianma:A3|state.101     ; clk      ;
; N/A   ; None         ; -0.318 ns  ; inrow[3] ; jianpandujianma:A3|state.001     ; clk      ;
; N/A   ; None         ; -0.319 ns  ; inrow[3] ; jianpandujianma:A3|state.010     ; clk      ;
; N/A   ; None         ; -0.330 ns  ; inrow[3] ; jianpandujianma:A3|state.011     ; clk      ;
; N/A   ; None         ; -0.452 ns  ; inrow[2] ; jianpandujianma:A3|state.000     ; clk      ;
; N/A   ; None         ; -0.460 ns  ; inrow[0] ; jianpandujianma:A3|state.100     ; clk      ;
; N/A   ; None         ; -0.461 ns  ; inrow[0] ; jianpandujianma:A3|state.101     ; clk      ;
; N/A   ; None         ; -0.462 ns  ; inrow[0] ; jianpandujianma:A3|state.001     ; clk      ;
; N/A   ; None         ; -0.463 ns  ; inrow[0] ; jianpandujianma:A3|state.010     ; clk      ;
; N/A   ; None         ; -0.468 ns  ; inrow[2] ; jianpandujianma:A3|col[0]        ; clk      ;
; N/A   ; None         ; -0.474 ns  ; inrow[0] ; jianpandujianma:A3|state.011     ; clk      ;
; N/A   ; None         ; -0.705 ns  ; inrow[2] ; jianpandujianma:A3|state.100     ; clk      ;
; N/A   ; None         ; -0.706 ns  ; inrow[2] ; jianpandujianma:A3|state.101     ; clk      ;
; N/A   ; None         ; -0.707 ns  ; inrow[2] ; jianpandujianma:A3|state.001     ; clk      ;
; N/A   ; None         ; -0.708 ns  ; inrow[2] ; jianpandujianma:A3|state.010     ; clk      ;
; N/A   ; None         ; -0.719 ns  ; inrow[2] ; jianpandujianma:A3|state.011     ; clk      ;
+-------+--------------+------------+----------+----------------------------------+----------+


+----------------------------------------------------------------------------------------------------+
; tco                                                                                                ;
+-------+--------------+------------+------------------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                               ; To           ; From Clock ;
+-------+--------------+------------+------------------------------------+--------------+------------+
; N/A   ; None         ; 17.063 ns  ; mimabaocunyanzheng:A5|change_lemp  ; change_lemp  ; clk        ;
; N/A   ; None         ; 16.944 ns  ; mimabaocunyanzheng:A5|flag_b       ; flag_b       ; clk        ;
; N/A   ; None         ; 16.338 ns  ; mimabaocunyanzheng:A5|change_lemp1 ; change_lemp1 ; clk        ;
; N/A   ; None         ; 16.208 ns  ; jianpandujianma:A3|col[3]          ; outcol[3]    ; clk        ;
; N/A   ; None         ; 16.196 ns  ; jianpandujianma:A3|col[2]          ; outcol[2]    ; clk        ;
; N/A   ; None         ; 16.168 ns  ; jianpandujianma:A3|col[1]          ; outcol[1]    ; clk        ;
; N/A   ; None         ; 15.856 ns  ; jianpandujianma:A3|col[0]          ; outcol[0]    ; clk        ;
; N/A   ; None         ; 14.515 ns  ; shengyin:A4|bee                    ; bee          ; clk        ;
; N/A   ; None         ; 14.146 ns  ; mimabaocunyanzheng:A5|led_22       ; led_22       ; clk        ;
; N/A   ; None         ; 14.134 ns  ; mimabaocunyanzheng:A5|led_2        ; led_2        ; clk        ;
; N/A   ; None         ; 14.130 ns  ; mimabaocunyanzheng:A5|led_333      ; led_333      ; clk        ;
; N/A   ; None         ; 14.130 ns  ; mimabaocunyanzheng:A5|led_333      ; led_33       ; clk        ;
; N/A   ; None         ; 14.114 ns  ; mimabaocunyanzheng:A5|led_3        ; led_3        ; clk        ;
; N/A   ; None         ; 13.772 ns  ; mimabaocunyanzheng:A5|led_1        ; led_1        ; clk        ;
; N/A   ; None         ; 8.219 ns   ; shumaguan:A2|segCtl[0]             ; segCtl[0]    ; clk        ;
; N/A   ; None         ; 8.089 ns   ; shumaguan:A2|segData[3]            ; segData[3]   ; clk        ;
; N/A   ; None         ; 7.987 ns   ; shumaguan:A2|segData[5]            ; segData[5]   ; clk        ;
; N/A   ; None         ; 7.770 ns   ; shumaguan:A2|segData[0]            ; segData[0]   ; clk        ;
; N/A   ; None         ; 7.769 ns   ; shumaguan:A2|segData[4]            ; segData[4]   ; clk        ;
; N/A   ; None         ; 7.713 ns   ; shumaguan:A2|segData[7]            ; segData[7]   ; clk        ;
; N/A   ; None         ; 7.689 ns   ; shumaguan:A2|segCtl[1]             ; segCtl[1]    ; clk        ;
; N/A   ; None         ; 7.646 ns   ; shumaguan:A2|segData[2]            ; segData[2]   ; clk        ;
; N/A   ; None         ; 7.626 ns   ; shumaguan:A2|segData[6]            ; segData[6]   ; clk        ;
; N/A   ; None         ; 7.579 ns   ; shumaguan:A2|segData[1]            ; segData[1]   ; clk        ;
; N/A   ; None         ; 7.365 ns   ; shumaguan:A2|segCtl[3]             ; segCtl[3]    ; clk        ;
; N/A   ; None         ; 7.344 ns   ; shumaguan:A2|segCtl[2]             ; segCtl[2]    ; clk        ;
+-------+--------------+------------+------------------------------------+--------------+------------+


+--------------------------------------------------------------------------------------------------+
; th                                                                                               ;
+---------------+-------------+-----------+----------+----------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                               ; To Clock ;
+---------------+-------------+-----------+----------+----------------------------------+----------+
; N/A           ; None        ; 2.794 ns  ; inrow[1] ; jianpandujianma:A3|inrow_reg[1]  ; clk      ;
; N/A           ; None        ; 2.711 ns  ; inrow[3] ; jianpandujianma:A3|inrow_reg[3]  ; clk      ;
; N/A           ; None        ; 2.682 ns  ; inrow[2] ; jianpandujianma:A3|inrow_reg[2]  ; clk      ;
; N/A           ; None        ; 2.585 ns  ; inrow[0] ; jianpandujianma:A3|inrow_reg[0]  ; clk      ;
; N/A           ; None        ; 0.985 ns  ; inrow[2] ; jianpandujianma:A3|state.011     ; clk      ;
; N/A           ; None        ; 0.974 ns  ; inrow[2] ; jianpandujianma:A3|state.010     ; clk      ;
; N/A           ; None        ; 0.973 ns  ; inrow[2] ; jianpandujianma:A3|state.001     ; clk      ;
; N/A           ; None        ; 0.972 ns  ; inrow[2] ; jianpandujianma:A3|state.101     ; clk      ;
; N/A           ; None        ; 0.971 ns  ; inrow[2] ; jianpandujianma:A3|state.100     ; clk      ;
; N/A           ; None        ; 0.740 ns  ; inrow[0] ; jianpandujianma:A3|state.011     ; clk      ;
; N/A           ; None        ; 0.734 ns  ; inrow[2] ; jianpandujianma:A3|col[0]        ; clk      ;
; N/A           ; None        ; 0.729 ns  ; inrow[0] ; jianpandujianma:A3|state.010     ; clk      ;
; N/A           ; None        ; 0.728 ns  ; inrow[0] ; jianpandujianma:A3|state.001     ; clk      ;
; N/A           ; None        ; 0.727 ns  ; inrow[0] ; jianpandujianma:A3|state.101     ; clk      ;
; N/A           ; None        ; 0.726 ns  ; inrow[0] ; jianpandujianma:A3|state.100     ; clk      ;
; N/A           ; None        ; 0.718 ns  ; inrow[2] ; jianpandujianma:A3|state.000     ; clk      ;
; N/A           ; None        ; 0.596 ns  ; inrow[3] ; jianpandujianma:A3|state.011     ; clk      ;
; N/A           ; None        ; 0.585 ns  ; inrow[3] ; jianpandujianma:A3|state.010     ; clk      ;
; N/A           ; None        ; 0.584 ns  ; inrow[3] ; jianpandujianma:A3|state.001     ; clk      ;
; N/A           ; None        ; 0.583 ns  ; inrow[3] ; jianpandujianma:A3|state.101     ; clk      ;
; N/A           ; None        ; 0.582 ns  ; inrow[3] ; jianpandujianma:A3|state.100     ; clk      ;
; N/A           ; None        ; 0.489 ns  ; inrow[0] ; jianpandujianma:A3|col[0]        ; clk      ;
; N/A           ; None        ; 0.473 ns  ; inrow[0] ; jianpandujianma:A3|state.000     ; clk      ;
; N/A           ; None        ; 0.458 ns  ; inrow[1] ; jianpandujianma:A3|state.011     ; clk      ;
; N/A           ; None        ; 0.447 ns  ; inrow[1] ; jianpandujianma:A3|state.010     ; clk      ;
; N/A           ; None        ; 0.446 ns  ; inrow[1] ; jianpandujianma:A3|state.001     ; clk      ;
; N/A           ; None        ; 0.445 ns  ; inrow[1] ; jianpandujianma:A3|state.101     ; clk      ;
; N/A           ; None        ; 0.444 ns  ; inrow[1] ; jianpandujianma:A3|state.100     ; clk      ;
; N/A           ; None        ; 0.416 ns  ; inrow[2] ; jianpandujianma:A3|col[1]        ; clk      ;
; N/A           ; None        ; 0.381 ns  ; inrow[2] ; jianpandujianma:A3|col[3]        ; clk      ;
; N/A           ; None        ; 0.380 ns  ; inrow[2] ; jianpandujianma:A3|col[2]        ; clk      ;
; N/A           ; None        ; 0.345 ns  ; inrow[3] ; jianpandujianma:A3|col[0]        ; clk      ;
; N/A           ; None        ; 0.329 ns  ; inrow[3] ; jianpandujianma:A3|state.000     ; clk      ;
; N/A           ; None        ; 0.207 ns  ; inrow[1] ; jianpandujianma:A3|col[0]        ; clk      ;
; N/A           ; None        ; 0.191 ns  ; inrow[1] ; jianpandujianma:A3|state.000     ; clk      ;
; N/A           ; None        ; 0.171 ns  ; inrow[0] ; jianpandujianma:A3|col[1]        ; clk      ;
; N/A           ; None        ; 0.136 ns  ; inrow[0] ; jianpandujianma:A3|col[3]        ; clk      ;
; N/A           ; None        ; 0.135 ns  ; inrow[0] ; jianpandujianma:A3|col[2]        ; clk      ;
; N/A           ; None        ; 0.027 ns  ; inrow[3] ; jianpandujianma:A3|col[1]        ; clk      ;
; N/A           ; None        ; -0.008 ns ; inrow[3] ; jianpandujianma:A3|col[3]        ; clk      ;
; N/A           ; None        ; -0.009 ns ; inrow[3] ; jianpandujianma:A3|col[2]        ; clk      ;
; N/A           ; None        ; -0.089 ns ; inrow[2] ; jianpandujianma:A3|outcol_reg[0] ; clk      ;
; N/A           ; None        ; -0.101 ns ; inrow[2] ; jianpandujianma:A3|inrow_reg[0]  ; clk      ;
; N/A           ; None        ; -0.101 ns ; inrow[2] ; jianpandujianma:A3|inrow_reg[1]  ; clk      ;
; N/A           ; None        ; -0.101 ns ; inrow[2] ; jianpandujianma:A3|inrow_reg[3]  ; clk      ;
; N/A           ; None        ; -0.101 ns ; inrow[2] ; jianpandujianma:A3|outcol_reg[1] ; clk      ;
; N/A           ; None        ; -0.101 ns ; inrow[2] ; jianpandujianma:A3|outcol_reg[2] ; clk      ;
; N/A           ; None        ; -0.101 ns ; inrow[2] ; jianpandujianma:A3|outcol_reg[3] ; clk      ;
; N/A           ; None        ; -0.111 ns ; inrow[1] ; jianpandujianma:A3|col[1]        ; clk      ;
; N/A           ; None        ; -0.146 ns ; inrow[1] ; jianpandujianma:A3|col[3]        ; clk      ;
; N/A           ; None        ; -0.147 ns ; inrow[1] ; jianpandujianma:A3|col[2]        ; clk      ;
; N/A           ; None        ; -0.334 ns ; inrow[0] ; jianpandujianma:A3|outcol_reg[0] ; clk      ;
; N/A           ; None        ; -0.346 ns ; inrow[0] ; jianpandujianma:A3|inrow_reg[1]  ; clk      ;
; N/A           ; None        ; -0.346 ns ; inrow[0] ; jianpandujianma:A3|inrow_reg[2]  ; clk      ;
; N/A           ; None        ; -0.346 ns ; inrow[0] ; jianpandujianma:A3|inrow_reg[3]  ; clk      ;
; N/A           ; None        ; -0.346 ns ; inrow[0] ; jianpandujianma:A3|outcol_reg[1] ; clk      ;
; N/A           ; None        ; -0.346 ns ; inrow[0] ; jianpandujianma:A3|outcol_reg[2] ; clk      ;
; N/A           ; None        ; -0.346 ns ; inrow[0] ; jianpandujianma:A3|outcol_reg[3] ; clk      ;
; N/A           ; None        ; -0.478 ns ; inrow[3] ; jianpandujianma:A3|outcol_reg[0] ; clk      ;
; N/A           ; None        ; -0.490 ns ; inrow[3] ; jianpandujianma:A3|inrow_reg[0]  ; clk      ;
; N/A           ; None        ; -0.490 ns ; inrow[3] ; jianpandujianma:A3|inrow_reg[1]  ; clk      ;
; N/A           ; None        ; -0.490 ns ; inrow[3] ; jianpandujianma:A3|inrow_reg[2]  ; clk      ;
; N/A           ; None        ; -0.490 ns ; inrow[3] ; jianpandujianma:A3|outcol_reg[1] ; clk      ;
; N/A           ; None        ; -0.490 ns ; inrow[3] ; jianpandujianma:A3|outcol_reg[2] ; clk      ;
; N/A           ; None        ; -0.490 ns ; inrow[3] ; jianpandujianma:A3|outcol_reg[3] ; clk      ;
; N/A           ; None        ; -0.616 ns ; inrow[1] ; jianpandujianma:A3|outcol_reg[0] ; clk      ;
; N/A           ; None        ; -0.628 ns ; inrow[1] ; jianpandujianma:A3|inrow_reg[0]  ; clk      ;
; N/A           ; None        ; -0.628 ns ; inrow[1] ; jianpandujianma:A3|inrow_reg[2]  ; clk      ;
; N/A           ; None        ; -0.628 ns ; inrow[1] ; jianpandujianma:A3|inrow_reg[3]  ; clk      ;
; N/A           ; None        ; -0.628 ns ; inrow[1] ; jianpandujianma:A3|outcol_reg[1] ; clk      ;
; N/A           ; None        ; -0.628 ns ; inrow[1] ; jianpandujianma:A3|outcol_reg[2] ; clk      ;
; N/A           ; None        ; -0.628 ns ; inrow[1] ; jianpandujianma:A3|outcol_reg[3] ; clk      ;
; N/A           ; None        ; -1.712 ns ; inrow[2] ; jianpandujianma:A3|key_flag      ; clk      ;
; N/A           ; None        ; -1.957 ns ; inrow[0] ; jianpandujianma:A3|key_flag      ; clk      ;
; N/A           ; None        ; -2.101 ns ; inrow[3] ; jianpandujianma:A3|key_flag      ; clk      ;
; N/A           ; None        ; -2.239 ns ; inrow[1] ; jianpandujianma:A3|key_flag      ; clk      ;
+---------------+-------------+-----------+----------+----------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version
    Info: Processing started: Sat Apr 11 22:59:32 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mimaqi_hxh -c mimaqi_hxh --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "mimabaocunyanzheng:A5|clk1000Hz" as buffer
    Info: Detected ripple clock "shengyin:A4|clk1000Hz" as buffer
    Info: Detected ripple clock "cnt[0]" as buffer
    Info: Detected ripple clock "jianpandujianma:A3|clock" as buffer
    Info: Detected ripple clock "jianpandujianma:A3|key_flag" as buffer
    Info: Detected ripple clock "cnt[16]" as buffer
    Info: Detected ripple clock "shumaguan:A2|clk1000Hz" as buffer
Info: Clock "clk" has Internal fmax of 56.14 MHz between source memory "jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg0" and destination register "xianshiluoji:A1|lednum[7]" (period= 17.812 ns)
    Info: + Longest memory to register delay is 9.179 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y7; Fanout = 5; MEM Node = 'jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X23_Y7; Fanout = 8; MEM Node = 'jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a2'
        Info: 3: + IC(1.526 ns) + CELL(0.647 ns) = 5.934 ns; Loc. = LCCOMB_X24_Y9_N28; Fanout = 26; COMB Node = 'mimabaocunyanzheng:A5|LessThan0~0'
        Info: 4: + IC(0.404 ns) + CELL(0.206 ns) = 6.544 ns; Loc. = LCCOMB_X24_Y9_N24; Fanout = 4; COMB Node = 'xianshiluoji:A1|lednum[10]~57'
        Info: 5: + IC(0.390 ns) + CELL(0.370 ns) = 7.304 ns; Loc. = LCCOMB_X24_Y9_N4; Fanout = 4; COMB Node = 'xianshiluoji:A1|lednum[6]~77'
        Info: 6: + IC(1.020 ns) + CELL(0.855 ns) = 9.179 ns; Loc. = LCFF_X21_Y9_N13; Fanout = 2; REG Node = 'xianshiluoji:A1|lednum[7]'
        Info: Total cell delay = 5.839 ns ( 63.61 % )
        Info: Total interconnect delay = 3.340 ns ( 36.39 % )
    Info: - Smallest clock skew is 0.493 ns
        Info: + Shortest clock path from clock "clk" to destination register is 10.657 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(1.320 ns) + CELL(0.970 ns) = 3.440 ns; Loc. = LCFF_X15_Y7_N31; Fanout = 5; REG Node = 'cnt[0]'
            Info: 3: + IC(1.462 ns) + CELL(0.970 ns) = 5.872 ns; Loc. = LCFF_X14_Y8_N3; Fanout = 3; REG Node = 'jianpandujianma:A3|clock'
            Info: 4: + IC(0.401 ns) + CELL(0.970 ns) = 7.243 ns; Loc. = LCFF_X14_Y8_N9; Fanout = 27; REG Node = 'jianpandujianma:A3|key_flag'
            Info: 5: + IC(1.903 ns) + CELL(0.000 ns) = 9.146 ns; Loc. = CLKCTRL_G1; Fanout = 74; COMB Node = 'jianpandujianma:A3|key_flag~clkctrl'
            Info: 6: + IC(0.845 ns) + CELL(0.666 ns) = 10.657 ns; Loc. = LCFF_X21_Y9_N13; Fanout = 2; REG Node = 'xianshiluoji:A1|lednum[7]'
            Info: Total cell delay = 4.726 ns ( 44.35 % )
            Info: Total interconnect delay = 5.931 ns ( 55.65 % )
        Info: - Longest clock path from clock "clk" to source memory is 10.164 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(1.320 ns) + CELL(0.970 ns) = 3.440 ns; Loc. = LCFF_X15_Y7_N31; Fanout = 5; REG Node = 'cnt[0]'
            Info: 3: + IC(1.462 ns) + CELL(0.970 ns) = 5.872 ns; Loc. = LCFF_X14_Y8_N3; Fanout = 3; REG Node = 'jianpandujianma:A3|clock'
            Info: 4: + IC(2.701 ns) + CELL(0.000 ns) = 8.573 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'jianpandujianma:A3|clock~clkctrl'
            Info: 5: + IC(0.756 ns) + CELL(0.835 ns) = 10.164 ns; Loc. = M4K_X23_Y7; Fanout = 5; MEM Node = 'jianpandujianma:A3|altsyncram:WideOr2_rtl_0|altsyncram_rr01:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 3.925 ns ( 38.62 % )
            Info: Total interconnect delay = 6.239 ns ( 61.38 % )
    Info: + Micro clock to output delay of source is 0.260 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "jianpandujianma:A3|key_flag" (data pin = "inrow[1]", clock pin = "clk") is 2.505 ns
    Info: + Longest pin to register delay is 9.484 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_89; Fanout = 2; PIN Node = 'inrow[1]'
        Info: 2: + IC(6.724 ns) + CELL(0.614 ns) = 8.322 ns; Loc. = LCCOMB_X14_Y8_N4; Fanout = 15; COMB Node = 'jianpandujianma:A3|Equal0~0'
        Info: 3: + IC(0.430 ns) + CELL(0.624 ns) = 9.376 ns; Loc. = LCCOMB_X14_Y8_N8; Fanout = 1; COMB Node = 'jianpandujianma:A3|Selector4~1'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.484 ns; Loc. = LCFF_X14_Y8_N9; Fanout = 27; REG Node = 'jianpandujianma:A3|key_flag'
        Info: Total cell delay = 2.330 ns ( 24.57 % )
        Info: Total interconnect delay = 7.154 ns ( 75.43 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 6.939 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(1.320 ns) + CELL(0.970 ns) = 3.440 ns; Loc. = LCFF_X15_Y7_N31; Fanout = 5; REG Node = 'cnt[0]'
        Info: 3: + IC(1.462 ns) + CELL(0.970 ns) = 5.872 ns; Loc. = LCFF_X14_Y8_N3; Fanout = 3; REG Node = 'jianpandujianma:A3|clock'
        Info: 4: + IC(0.401 ns) + CELL(0.666 ns) = 6.939 ns; Loc. = LCFF_X14_Y8_N9; Fanout = 27; REG Node = 'jianpandujianma:A3|key_flag'
        Info: Total cell delay = 3.756 ns ( 54.13 % )
        Info: Total interconnect delay = 3.183 ns ( 45.87 % )
Info: tco from clock "clk" to destination pin "change_lemp" through register "mimabaocunyanzheng:A5|change_lemp" is 17.063 ns
    Info: + Longest clock path from clock "clk" to source register is 10.640 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(1.320 ns) + CELL(0.970 ns) = 3.440 ns; Loc. = LCFF_X15_Y7_N31; Fanout = 5; REG Node = 'cnt[0]'
        Info: 3: + IC(1.462 ns) + CELL(0.970 ns) = 5.872 ns; Loc. = LCFF_X14_Y8_N3; Fanout = 3; REG Node = 'jianpandujianma:A3|clock'
        Info: 4: + IC(0.401 ns) + CELL(0.970 ns) = 7.243 ns; Loc. = LCFF_X14_Y8_N9; Fanout = 27; REG Node = 'jianpandujianma:A3|key_flag'
        Info: 5: + IC(1.903 ns) + CELL(0.000 ns) = 9.146 ns; Loc. = CLKCTRL_G1; Fanout = 74; COMB Node = 'jianpandujianma:A3|key_flag~clkctrl'
        Info: 6: + IC(0.828 ns) + CELL(0.666 ns) = 10.640 ns; Loc. = LCFF_X24_Y7_N25; Fanout = 3; REG Node = 'mimabaocunyanzheng:A5|change_lemp'
        Info: Total cell delay = 4.726 ns ( 44.42 % )
        Info: Total interconnect delay = 5.914 ns ( 55.58 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.119 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y7_N25; Fanout = 3; REG Node = 'mimabaocunyanzheng:A5|change_lemp'
        Info: 2: + IC(2.843 ns) + CELL(3.276 ns) = 6.119 ns; Loc. = PIN_180; Fanout = 0; PIN Node = 'change_lemp'
        Info: Total cell delay = 3.276 ns ( 53.54 % )
        Info: Total interconnect delay = 2.843 ns ( 46.46 % )
Info: th for register "jianpandujianma:A3|inrow_reg[1]" (data pin = "inrow[1]", clock pin = "clk") is 2.794 ns
    Info: + Longest clock path from clock "clk" to destination register is 10.074 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(1.320 ns) + CELL(0.970 ns) = 3.440 ns; Loc. = LCFF_X15_Y7_N31; Fanout = 5; REG Node = 'cnt[0]'
        Info: 3: + IC(1.462 ns) + CELL(0.970 ns) = 5.872 ns; Loc. = LCFF_X14_Y8_N3; Fanout = 3; REG Node = 'jianpandujianma:A3|clock'
        Info: 4: + IC(2.701 ns) + CELL(0.000 ns) = 8.573 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'jianpandujianma:A3|clock~clkctrl'
        Info: 5: + IC(0.835 ns) + CELL(0.666 ns) = 10.074 ns; Loc. = LCFF_X18_Y8_N13; Fanout = 1; REG Node = 'jianpandujianma:A3|inrow_reg[1]'
        Info: Total cell delay = 3.756 ns ( 37.28 % )
        Info: Total interconnect delay = 6.318 ns ( 62.72 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.586 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_89; Fanout = 2; PIN Node = 'inrow[1]'
        Info: 2: + IC(6.288 ns) + CELL(0.206 ns) = 7.478 ns; Loc. = LCCOMB_X18_Y8_N12; Fanout = 1; COMB Node = 'jianpandujianma:A3|inrow_reg[1]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.586 ns; Loc. = LCFF_X18_Y8_N13; Fanout = 1; REG Node = 'jianpandujianma:A3|inrow_reg[1]'
        Info: Total cell delay = 1.298 ns ( 17.11 % )
        Info: Total interconnect delay = 6.288 ns ( 82.89 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 182 megabytes
    Info: Processing ended: Sat Apr 11 22:59:32 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


