// Seed: 876193759
module module_0 (
    output wire id_0,
    input wor id_1,
    input supply0 id_2,
    input supply1 id_3,
    input wor id_4,
    input tri0 id_5
    , id_16,
    input uwire id_6,
    output wand id_7,
    output supply0 id_8,
    input supply1 id_9,
    output supply1 id_10,
    output wire id_11,
    input uwire id_12,
    input uwire id_13,
    input tri id_14
);
  assign id_16 = id_2 == id_4;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    output tri1 id_2,
    output supply0 id_3,
    input supply0 id_4,
    input supply1 id_5
);
  wire id_7;
  module_0(
      id_3, id_5, id_5, id_0, id_5, id_0, id_5, id_1, id_2, id_5, id_3, id_2, id_4, id_0, id_0
  );
endmodule
