/home/usuario/Documentos/Circuitos/flip_flop/ff_d_std_logic/ff_d_std_logic.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/usuario/Documentos/Circuitos/flip_flop/ff_d_std_logic/ff_d_std_logic.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2021.1 Compiler 2021.02 Feb  2 2021
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ff_d_std_logic
-- Compiling architecture arch of ff_d_std_logic

} {} {}}
