
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: EN (input port clocked by CLK)
Endpoint: OUT (output port clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.16    0.12    2.12 ^ EN (in)
     5    0.03                           EN (net)
                  0.16    0.00    2.12 ^ _09_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.05    2.16 v _09_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00_ (net)
                  0.04    0.00    2.16 v _10_/TE_B (sky130_fd_sc_hd__ebufn_2)
                  0.07    0.09    2.26 ^ _10_/Z (sky130_fd_sc_hd__ebufn_2)
     1    0.01                           buff1.Z (net)
                  0.07    0.00    2.26 ^ _11_/A (sky130_fd_sc_hd__ebufn_2)
                  0.06    0.13    2.39 ^ _11_/Z (sky130_fd_sc_hd__ebufn_2)
     1    0.00                           buff2.Z (net)
                  0.06    0.00    2.39 ^ _12_/A (sky130_fd_sc_hd__ebufn_2)
                  0.07    0.13    2.52 ^ _12_/Z (sky130_fd_sc_hd__ebufn_2)
     1    0.01                           buff3.Z (net)
                  0.07    0.00    2.52 ^ _13_/A (sky130_fd_sc_hd__ebufn_2)
                  0.06    0.13    2.65 ^ _13_/Z (sky130_fd_sc_hd__ebufn_2)
     1    0.00                           buff4.Z (net)
                  0.06    0.00    2.65 ^ _14_/A (sky130_fd_sc_hd__ebufn_2)
                  0.58    0.53    3.18 ^ _14_/Z (sky130_fd_sc_hd__ebufn_2)
     1    0.05                           OUT (net)
                  0.58    0.01    3.18 ^ OUT (out)
                                  3.18   data arrival time

                  0.15   10.00   10.00   clock CLK (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.18   data arrival time
-----------------------------------------------------------------------------
                                  4.57   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 13 unannotated drivers.
 CLK
 EN
 IN
 _05_/Y
 _06_/Y
 _07_/Y
 _08_/Y
 _09_/Y
 _10_/Z
 _11_/Z
 _12_/Z
 _13_/Z
 _14_/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
