Fitter report for singlecycle
Thu Sep 15 13:14:15 2016
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Incremental Compilation Routing Preservation
 10. Fitter Incremental Compilation Conflicts
 11. Ignored Assignments
 12. Pin-Out File
 13. Fitter Resource Usage Summary
 14. Fitter Partition Statistics
 15. Input Pins
 16. Output Pins
 17. Dual Purpose and Dedicated Pins
 18. I/O Bank Usage
 19. All Package Pins
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Other Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Fitter Summary                                                                        ;
+------------------------------------+--------------------------------------------------+
; Fitter Status                      ; Successful - Thu Sep 15 13:14:15 2016            ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; singlecycle                                      ;
; Top-level Entity Name              ; system_fpga                                      ;
; Family                             ; Cyclone IV E                                     ;
; Device                             ; EP4CE115F29C7                                    ;
; Timing Models                      ; Final                                            ;
; Total logic elements               ; 3,304 / 114,480 ( 3 % )                          ;
;     Total combinational functions  ; 3,159 / 114,480 ( 3 % )                          ;
;     Dedicated logic registers      ; 1,599 / 114,480 ( 1 % )                          ;
; Total registers                    ; 1599                                             ;
; Total pins                         ; 106 / 529 ( 20 % )                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 525,056 / 3,981,312 ( 13 % )                     ;
; Embedded Multiplier 9-bit elements ; 0 / 532 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                    ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE115F29C7                         ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.19        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   6.2%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; LEDR[0]  ; Missing drive strength and slew rate ;
; LEDR[1]  ; Missing drive strength and slew rate ;
; LEDR[2]  ; Missing drive strength and slew rate ;
; LEDR[3]  ; Missing drive strength and slew rate ;
; LEDR[4]  ; Missing drive strength and slew rate ;
; LEDR[5]  ; Missing drive strength and slew rate ;
; LEDR[6]  ; Missing drive strength and slew rate ;
; LEDR[7]  ; Missing drive strength and slew rate ;
; LEDR[8]  ; Missing drive strength and slew rate ;
; LEDR[9]  ; Missing drive strength and slew rate ;
; LEDR[10] ; Missing drive strength and slew rate ;
; LEDR[11] ; Missing drive strength and slew rate ;
; LEDR[12] ; Missing drive strength and slew rate ;
; LEDR[13] ; Missing drive strength and slew rate ;
; LEDR[14] ; Missing drive strength and slew rate ;
; LEDR[15] ; Missing drive strength and slew rate ;
; LEDR[16] ; Missing drive strength and slew rate ;
; LEDR[17] ; Missing drive strength and slew rate ;
; LEDG[0]  ; Missing drive strength and slew rate ;
; LEDG[1]  ; Missing drive strength and slew rate ;
; LEDG[2]  ; Missing drive strength and slew rate ;
; LEDG[3]  ; Missing drive strength and slew rate ;
; LEDG[4]  ; Missing drive strength and slew rate ;
; LEDG[5]  ; Missing drive strength and slew rate ;
; LEDG[6]  ; Missing drive strength and slew rate ;
; LEDG[7]  ; Missing drive strength and slew rate ;
; LEDG[8]  ; Missing drive strength and slew rate ;
; HEX0[0]  ; Missing drive strength and slew rate ;
; HEX0[1]  ; Missing drive strength and slew rate ;
; HEX0[2]  ; Missing drive strength and slew rate ;
; HEX0[3]  ; Missing drive strength and slew rate ;
; HEX0[4]  ; Missing drive strength and slew rate ;
; HEX0[5]  ; Missing drive strength and slew rate ;
; HEX0[6]  ; Missing drive strength and slew rate ;
; HEX1[0]  ; Missing drive strength and slew rate ;
; HEX1[1]  ; Missing drive strength and slew rate ;
; HEX1[2]  ; Missing drive strength and slew rate ;
; HEX1[3]  ; Missing drive strength and slew rate ;
; HEX1[4]  ; Missing drive strength and slew rate ;
; HEX1[5]  ; Missing drive strength and slew rate ;
; HEX1[6]  ; Missing drive strength and slew rate ;
; HEX2[0]  ; Missing drive strength and slew rate ;
; HEX2[1]  ; Missing drive strength and slew rate ;
; HEX2[2]  ; Missing drive strength and slew rate ;
; HEX2[3]  ; Missing drive strength and slew rate ;
; HEX2[4]  ; Missing drive strength and slew rate ;
; HEX2[5]  ; Missing drive strength and slew rate ;
; HEX2[6]  ; Missing drive strength and slew rate ;
; HEX3[0]  ; Missing drive strength and slew rate ;
; HEX3[1]  ; Missing drive strength and slew rate ;
; HEX3[2]  ; Missing drive strength               ;
; HEX3[3]  ; Missing drive strength               ;
; HEX3[4]  ; Missing drive strength               ;
; HEX3[5]  ; Missing drive strength               ;
; HEX3[6]  ; Missing drive strength               ;
; HEX4[0]  ; Missing drive strength               ;
; HEX4[1]  ; Missing drive strength               ;
; HEX4[2]  ; Missing drive strength               ;
; HEX4[3]  ; Missing drive strength               ;
; HEX4[4]  ; Missing drive strength               ;
; HEX4[5]  ; Missing drive strength               ;
; HEX4[6]  ; Missing drive strength               ;
; HEX5[0]  ; Missing drive strength               ;
; HEX5[1]  ; Missing drive strength               ;
; HEX5[2]  ; Missing drive strength               ;
; HEX5[3]  ; Missing drive strength               ;
; HEX5[4]  ; Missing drive strength               ;
; HEX5[5]  ; Missing drive strength               ;
; HEX5[6]  ; Missing drive strength               ;
; HEX6[0]  ; Missing drive strength               ;
; HEX6[1]  ; Missing drive strength               ;
; HEX6[2]  ; Missing drive strength               ;
; HEX6[3]  ; Missing drive strength               ;
; HEX6[4]  ; Missing drive strength               ;
; HEX6[5]  ; Missing drive strength               ;
; HEX6[6]  ; Missing drive strength               ;
; HEX7[0]  ; Missing drive strength               ;
; HEX7[1]  ; Missing drive strength               ;
; HEX7[2]  ; Missing drive strength               ;
; HEX7[3]  ; Missing drive strength               ;
; HEX7[4]  ; Missing drive strength               ;
; HEX7[5]  ; Missing drive strength               ;
; HEX7[6]  ; Missing drive strength               ;
+----------+--------------------------------------+


+-----------------------------------------------+
; Incremental Compilation Preservation Summary  ;
+---------------------+-------------------------+
; Type                ; Value                   ;
+---------------------+-------------------------+
; Placement (by node) ;                         ;
;     -- Requested    ; 4274 / 5067 ( 84.35 % ) ;
;     -- Achieved     ; 4264 / 5067 ( 84.15 % ) ;
;                     ;                         ;
; Routing (by net)    ;                         ;
;     -- Requested    ; 3972 / 4542 ( 87.45 % ) ;
;     -- Achieved     ; 3972 / 4542 ( 87.45 % ) ;
+---------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Post-Fit          ; Placement and Routing   ; Post-Fit               ; Placement and Routing        ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 4274    ; 4264              ; Placement and Routing   ; Post-Fit          ;
; sld_hub:auto_hub               ; 283     ; 0                 ; N/A                     ; Post-Synthesis    ;
; sld_signaltap:auto_signaltap_0 ; 500     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Routing Preservation                                                                ;
+--------------------------------+--------------------------------+---------------+-------------+-------------+
; Partition 1                    ; Partition 2                    ; # Connections ; # Requested ; # Preserved ;
+--------------------------------+--------------------------------+---------------+-------------+-------------+
; Top                            ; Top                            ; 26708         ; 26708       ; 26708       ;
; sld_hub:auto_hub               ; Top                            ; 110           ; 0           ; 0           ;
; Top                            ; sld_hub:auto_hub               ; 110           ; 0           ; 0           ;
; sld_hub:auto_hub               ; sld_hub:auto_hub               ; 1050          ; 0           ; 0           ;
; sld_signaltap:auto_signaltap_0 ; Top                            ; 64            ; 0           ; 0           ;
; Top                            ; sld_signaltap:auto_signaltap_0 ; 64            ; 0           ; 0           ;
; sld_signaltap:auto_signaltap_0 ; sld_hub:auto_hub               ; 73            ; 0           ; 0           ;
; sld_hub:auto_hub               ; sld_signaltap:auto_signaltap_0 ; 73            ; 0           ; 0           ;
; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0 ; 1468          ; 0           ; 0           ;
+--------------------------------+--------------------------------+---------------+-------------+-------------+
Note: The table contains rows with duplicate information to facilitate sorting by Partition.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Incremental Compilation Conflicts                                                                                                 ;
+----------------+-----------------+---------------+----------------+----------------+-----------------+---------------+-------------------+
; Ignored Target ; Ignored Setting ; Ignored Value ; Ignored Type   ; Honored Target ; Honored Setting ; Honored Value ; Honored Type      ;
+----------------+-----------------+---------------+----------------+----------------+-----------------+---------------+-------------------+
; KEY[0]         ; PCI I/O         ; OFF           ; QSF Assignment ; KEY[0]         ; PCI I/O         ; ON            ; Post-Fit Property ;
; KEY[0]~input   ; PCI I/O         ; OFF           ; QSF Assignment ; KEY[0]         ; PCI I/O         ; ON            ; Post-Fit Property ;
; KEY[1]         ; PCI I/O         ; OFF           ; QSF Assignment ; KEY[1]         ; PCI I/O         ; ON            ; Post-Fit Property ;
; KEY[1]~input   ; PCI I/O         ; OFF           ; QSF Assignment ; KEY[1]         ; PCI I/O         ; ON            ; Post-Fit Property ;
; KEY[2]         ; PCI I/O         ; OFF           ; QSF Assignment ; KEY[2]         ; PCI I/O         ; ON            ; Post-Fit Property ;
; KEY[2]~input   ; PCI I/O         ; OFF           ; QSF Assignment ; KEY[2]         ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[16]         ; PCI I/O         ; OFF           ; QSF Assignment ; SW[16]         ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[16]~input   ; PCI I/O         ; OFF           ; QSF Assignment ; SW[16]         ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[17]         ; PCI I/O         ; OFF           ; QSF Assignment ; SW[17]         ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[17]~input   ; PCI I/O         ; OFF           ; QSF Assignment ; SW[17]         ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[0]          ; PCI I/O         ; OFF           ; QSF Assignment ; SW[0]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[0]~input    ; PCI I/O         ; OFF           ; QSF Assignment ; SW[0]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[1]          ; PCI I/O         ; OFF           ; QSF Assignment ; SW[1]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[1]~input    ; PCI I/O         ; OFF           ; QSF Assignment ; SW[1]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[2]          ; PCI I/O         ; OFF           ; QSF Assignment ; SW[2]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[2]~input    ; PCI I/O         ; OFF           ; QSF Assignment ; SW[2]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[3]          ; PCI I/O         ; OFF           ; QSF Assignment ; SW[3]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[3]~input    ; PCI I/O         ; OFF           ; QSF Assignment ; SW[3]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[4]          ; PCI I/O         ; OFF           ; QSF Assignment ; SW[4]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[4]~input    ; PCI I/O         ; OFF           ; QSF Assignment ; SW[4]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[5]          ; PCI I/O         ; OFF           ; QSF Assignment ; SW[5]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[5]~input    ; PCI I/O         ; OFF           ; QSF Assignment ; SW[5]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[6]          ; PCI I/O         ; OFF           ; QSF Assignment ; SW[6]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[6]~input    ; PCI I/O         ; OFF           ; QSF Assignment ; SW[6]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[7]          ; PCI I/O         ; OFF           ; QSF Assignment ; SW[7]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[7]~input    ; PCI I/O         ; OFF           ; QSF Assignment ; SW[7]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[8]          ; PCI I/O         ; OFF           ; QSF Assignment ; SW[8]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[8]~input    ; PCI I/O         ; OFF           ; QSF Assignment ; SW[8]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[9]          ; PCI I/O         ; OFF           ; QSF Assignment ; SW[9]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[9]~input    ; PCI I/O         ; OFF           ; QSF Assignment ; SW[9]          ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[10]         ; PCI I/O         ; OFF           ; QSF Assignment ; SW[10]         ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[10]~input   ; PCI I/O         ; OFF           ; QSF Assignment ; SW[10]         ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[11]         ; PCI I/O         ; OFF           ; QSF Assignment ; SW[11]         ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[11]~input   ; PCI I/O         ; OFF           ; QSF Assignment ; SW[11]         ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[12]         ; PCI I/O         ; OFF           ; QSF Assignment ; SW[12]         ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[12]~input   ; PCI I/O         ; OFF           ; QSF Assignment ; SW[12]         ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[13]         ; PCI I/O         ; OFF           ; QSF Assignment ; SW[13]         ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[13]~input   ; PCI I/O         ; OFF           ; QSF Assignment ; SW[13]         ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[14]         ; PCI I/O         ; OFF           ; QSF Assignment ; SW[14]         ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[14]~input   ; PCI I/O         ; OFF           ; QSF Assignment ; SW[14]         ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[15]         ; PCI I/O         ; OFF           ; QSF Assignment ; SW[15]         ; PCI I/O         ; ON            ; Post-Fit Property ;
; SW[15]~input   ; PCI I/O         ; OFF           ; QSF Assignment ; SW[15]         ; PCI I/O         ; ON            ; Post-Fit Property ;
; KEY[3]         ; PCI I/O         ; OFF           ; QSF Assignment ; KEY[3]         ; PCI I/O         ; ON            ; Post-Fit Property ;
; KEY[3]~input   ; PCI I/O         ; OFF           ; QSF Assignment ; KEY[3]         ; PCI I/O         ; ON            ; Post-Fit Property ;
; CLOCK_50       ; PCI I/O         ; OFF           ; QSF Assignment ; CLOCK_50       ; PCI I/O         ; ON            ; Post-Fit Property ;
; CLOCK_50~input ; PCI I/O         ; OFF           ; QSF Assignment ; CLOCK_50       ; PCI I/O         ; ON            ; Post-Fit Property ;
+----------------+-----------------+---------------+----------------+----------------+-----------------+---------------+-------------------+


+-------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                             ;
+--------------+----------------+--------------+-----------------+---------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To      ; Ignored Value ; Ignored Source ;
+--------------+----------------+--------------+-----------------+---------------+----------------+
; Location     ;                ;              ; AUD_ADCDAT      ; PIN_D2        ; QSF Assignment ;
; Location     ;                ;              ; AUD_ADCLRCK     ; PIN_C2        ; QSF Assignment ;
; Location     ;                ;              ; AUD_BCLK        ; PIN_F2        ; QSF Assignment ;
; Location     ;                ;              ; AUD_DACDAT      ; PIN_D1        ; QSF Assignment ;
; Location     ;                ;              ; AUD_DACLRCK     ; PIN_E3        ; QSF Assignment ;
; Location     ;                ;              ; AUD_XCK         ; PIN_E1        ; QSF Assignment ;
; Location     ;                ;              ; CLOCK2_50       ; PIN_AG14      ; QSF Assignment ;
; Location     ;                ;              ; CLOCK3_50       ; PIN_AG15      ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[0]    ; PIN_R6        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[10]   ; PIN_R5        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[11]   ; PIN_AA5       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[12]   ; PIN_Y7        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[1]    ; PIN_V8        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[2]    ; PIN_U8        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[3]    ; PIN_P1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[4]    ; PIN_V5        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[5]    ; PIN_W8        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[6]    ; PIN_W7        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[7]    ; PIN_AA7       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[8]    ; PIN_Y5        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[9]    ; PIN_Y6        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_BA[0]      ; PIN_U7        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_BA[1]      ; PIN_R4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CAS_N      ; PIN_V7        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CKE        ; PIN_AA6       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CLK        ; PIN_AE5       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CS_N       ; PIN_T4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQM[0]     ; PIN_U2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQM[1]     ; PIN_W4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQM[2]     ; PIN_K8        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQM[3]     ; PIN_N8        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[0]      ; PIN_W3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[10]     ; PIN_AB1       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[11]     ; PIN_AA3       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[12]     ; PIN_AB2       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[13]     ; PIN_AC1       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[14]     ; PIN_AB3       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[15]     ; PIN_AC2       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[16]     ; PIN_M8        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[17]     ; PIN_L8        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[18]     ; PIN_P2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[19]     ; PIN_N3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[1]      ; PIN_W2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[20]     ; PIN_N4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[21]     ; PIN_M4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[22]     ; PIN_M7        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[23]     ; PIN_L7        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[24]     ; PIN_U5        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[25]     ; PIN_R7        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[26]     ; PIN_R1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[27]     ; PIN_R2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[28]     ; PIN_R3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[29]     ; PIN_T3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[2]      ; PIN_V4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[30]     ; PIN_U4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[31]     ; PIN_U1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[3]      ; PIN_W1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[4]      ; PIN_V3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[5]      ; PIN_V2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[6]      ; PIN_V1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[7]      ; PIN_U3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[8]      ; PIN_Y3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[9]      ; PIN_Y4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_RAS_N      ; PIN_U6        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_WE_N       ; PIN_V6        ; QSF Assignment ;
; Location     ;                ;              ; EEP_I2C_SCLK    ; PIN_D14       ; QSF Assignment ;
; Location     ;                ;              ; EEP_I2C_SDAT    ; PIN_E14       ; QSF Assignment ;
; Location     ;                ;              ; EXT_IO[0]       ; PIN_J10       ; QSF Assignment ;
; Location     ;                ;              ; EXT_IO[1]       ; PIN_J14       ; QSF Assignment ;
; Location     ;                ;              ; EXT_IO[2]       ; PIN_H13       ; QSF Assignment ;
; Location     ;                ;              ; EXT_IO[3]       ; PIN_H14       ; QSF Assignment ;
; Location     ;                ;              ; EXT_IO[4]       ; PIN_F14       ; QSF Assignment ;
; Location     ;                ;              ; EXT_IO[5]       ; PIN_E10       ; QSF Assignment ;
; Location     ;                ;              ; EXT_IO[6]       ; PIN_D9        ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[0]      ; PIN_AG12      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[10]     ; PIN_AE9       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[11]     ; PIN_AF9       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[12]     ; PIN_AA10      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[13]     ; PIN_AD8       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[14]     ; PIN_AC8       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[15]     ; PIN_Y10       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[16]     ; PIN_AA8       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[17]     ; PIN_AH12      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[18]     ; PIN_AC12      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[19]     ; PIN_AD12      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[1]      ; PIN_AH7       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[20]     ; PIN_AE10      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[21]     ; PIN_AD10      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[22]     ; PIN_AD11      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[2]      ; PIN_Y13       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[3]      ; PIN_Y14       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[4]      ; PIN_Y12       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[5]      ; PIN_AA13      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[6]      ; PIN_AA12      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[7]      ; PIN_AB13      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[8]      ; PIN_AB12      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[9]      ; PIN_AB10      ; QSF Assignment ;
; Location     ;                ;              ; FL_CE_N         ; PIN_AG7       ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[0]        ; PIN_AH8       ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[1]        ; PIN_AF10      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[2]        ; PIN_AG10      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[3]        ; PIN_AH10      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[4]        ; PIN_AF11      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[5]        ; PIN_AG11      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[6]        ; PIN_AH11      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[7]        ; PIN_AF12      ; QSF Assignment ;
; Location     ;                ;              ; FL_OE_N         ; PIN_AG8       ; QSF Assignment ;
; Location     ;                ;              ; FL_RESET_N      ; PIN_AE11      ; QSF Assignment ;
; Location     ;                ;              ; FL_RY           ; PIN_Y1        ; QSF Assignment ;
; Location     ;                ;              ; FL_WE_N         ; PIN_AC10      ; QSF Assignment ;
; Location     ;                ;              ; FL_WP_N         ; PIN_AE12      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[0]         ; PIN_AB22      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[10]        ; PIN_AC19      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[11]        ; PIN_AF16      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[12]        ; PIN_AD19      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[13]        ; PIN_AF15      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[14]        ; PIN_AF24      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[15]        ; PIN_AE21      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[16]        ; PIN_AF25      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[17]        ; PIN_AC22      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[18]        ; PIN_AE22      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[19]        ; PIN_AF21      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[1]         ; PIN_AC15      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[20]        ; PIN_AF22      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[21]        ; PIN_AD22      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[22]        ; PIN_AG25      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[23]        ; PIN_AD25      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[24]        ; PIN_AH25      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[25]        ; PIN_AE25      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[26]        ; PIN_AG22      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[27]        ; PIN_AE24      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[28]        ; PIN_AH22      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[29]        ; PIN_AF26      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[2]         ; PIN_AB21      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[30]        ; PIN_AE20      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[31]        ; PIN_AG23      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[32]        ; PIN_AF20      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[33]        ; PIN_AH26      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[34]        ; PIN_AH23      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[35]        ; PIN_AG26      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[3]         ; PIN_Y17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO[4]         ; PIN_AC21      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[5]         ; PIN_Y16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO[6]         ; PIN_AD21      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[7]         ; PIN_AE16      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[8]         ; PIN_AD15      ; QSF Assignment ;
; Location     ;                ;              ; GPIO[9]         ; PIN_AE15      ; QSF Assignment ;
; Location     ;                ;              ; HSMC_CLKIN0     ; PIN_AH15      ; QSF Assignment ;
; Location     ;                ;              ; HSMC_CLKIN_N1   ; PIN_J28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_CLKIN_N2   ; PIN_Y28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_CLKIN_P1   ; PIN_J27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_CLKIN_P2   ; PIN_Y27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_CLKOUT0    ; PIN_AD28      ; QSF Assignment ;
; Location     ;                ;              ; HSMC_CLKOUT_N1  ; PIN_G24       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_CLKOUT_N2  ; PIN_V24       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_CLKOUT_P1  ; PIN_G23       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_CLKOUT_P2  ; PIN_V23       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_D[0]       ; PIN_AE26      ; QSF Assignment ;
; Location     ;                ;              ; HSMC_D[1]       ; PIN_AE28      ; QSF Assignment ;
; Location     ;                ;              ; HSMC_D[2]       ; PIN_AE27      ; QSF Assignment ;
; Location     ;                ;              ; HSMC_D[3]       ; PIN_AF27      ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[0]  ; PIN_F25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[10] ; PIN_U26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[11] ; PIN_L22       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[12] ; PIN_N26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[13] ; PIN_P26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[14] ; PIN_R21       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[15] ; PIN_R23       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[16] ; PIN_T22       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[1]  ; PIN_C27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[2]  ; PIN_E26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[3]  ; PIN_G26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[4]  ; PIN_H26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[5]  ; PIN_K26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[6]  ; PIN_L24       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[7]  ; PIN_M26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[8]  ; PIN_R26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_N[9]  ; PIN_T26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[0]  ; PIN_F24       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[10] ; PIN_U25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[11] ; PIN_L21       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[12] ; PIN_N25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[13] ; PIN_P25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[14] ; PIN_P21       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[15] ; PIN_R22       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[16] ; PIN_T21       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[1]  ; PIN_D26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[2]  ; PIN_F26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[3]  ; PIN_G25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[4]  ; PIN_H25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[5]  ; PIN_K25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[6]  ; PIN_L23       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[7]  ; PIN_M25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[8]  ; PIN_R25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_RX_D_P[9]  ; PIN_T25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[0]  ; PIN_D28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[10] ; PIN_J26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[11] ; PIN_L28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[12] ; PIN_V26       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[13] ; PIN_R28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[14] ; PIN_U28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[15] ; PIN_V28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[16] ; PIN_V22       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[1]  ; PIN_E28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[2]  ; PIN_F28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[3]  ; PIN_G28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[4]  ; PIN_K28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[5]  ; PIN_M28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[6]  ; PIN_K22       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[7]  ; PIN_H24       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[8]  ; PIN_J24       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_N[9]  ; PIN_P28       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[0]  ; PIN_D27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[10] ; PIN_J25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[11] ; PIN_L27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[12] ; PIN_V25       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[13] ; PIN_R27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[14] ; PIN_U27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[15] ; PIN_V27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[16] ; PIN_U22       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[1]  ; PIN_E27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[2]  ; PIN_F27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[3]  ; PIN_G27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[4]  ; PIN_K27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[5]  ; PIN_M27       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[6]  ; PIN_K21       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[7]  ; PIN_H23       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[8]  ; PIN_J23       ; QSF Assignment ;
; Location     ;                ;              ; HSMC_TX_D_P[9]  ; PIN_P27       ; QSF Assignment ;
; Location     ;                ;              ; I2C_SCLK        ; PIN_B7        ; QSF Assignment ;
; Location     ;                ;              ; I2C_SDAT        ; PIN_A8        ; QSF Assignment ;
; Location     ;                ;              ; IRDA_RXD        ; PIN_Y15       ; QSF Assignment ;
; Location     ;                ;              ; LCD_BLON        ; PIN_L6        ; QSF Assignment ;
; Location     ;                ;              ; LCD_DATA[0]     ; PIN_L3        ; QSF Assignment ;
; Location     ;                ;              ; LCD_DATA[1]     ; PIN_L1        ; QSF Assignment ;
; Location     ;                ;              ; LCD_DATA[2]     ; PIN_L2        ; QSF Assignment ;
; Location     ;                ;              ; LCD_DATA[3]     ; PIN_K7        ; QSF Assignment ;
; Location     ;                ;              ; LCD_DATA[4]     ; PIN_K1        ; QSF Assignment ;
; Location     ;                ;              ; LCD_DATA[5]     ; PIN_K2        ; QSF Assignment ;
; Location     ;                ;              ; LCD_DATA[6]     ; PIN_M3        ; QSF Assignment ;
; Location     ;                ;              ; LCD_DATA[7]     ; PIN_M5        ; QSF Assignment ;
; Location     ;                ;              ; LCD_EN          ; PIN_L4        ; QSF Assignment ;
; Location     ;                ;              ; LCD_ON          ; PIN_L5        ; QSF Assignment ;
; Location     ;                ;              ; LCD_RS          ; PIN_M2        ; QSF Assignment ;
; Location     ;                ;              ; LCD_RW          ; PIN_M1        ; QSF Assignment ;
; Location     ;                ;              ; NET0_GTX_CLK    ; PIN_A17       ; QSF Assignment ;
; Location     ;                ;              ; NET0_INT_N      ; PIN_A21       ; QSF Assignment ;
; Location     ;                ;              ; NET0_LINK100    ; PIN_C14       ; QSF Assignment ;
; Location     ;                ;              ; NET0_MDC        ; PIN_C20       ; QSF Assignment ;
; Location     ;                ;              ; NET0_MDIO       ; PIN_B21       ; QSF Assignment ;
; Location     ;                ;              ; NET0_RESET_N    ; PIN_C19       ; QSF Assignment ;
; Location     ;                ;              ; NET0_RX_CLK     ; PIN_A15       ; QSF Assignment ;
; Location     ;                ;              ; NET0_RX_COL     ; PIN_E15       ; QSF Assignment ;
; Location     ;                ;              ; NET0_RX_CRS     ; PIN_D15       ; QSF Assignment ;
; Location     ;                ;              ; NET0_RX_DATA[0] ; PIN_C16       ; QSF Assignment ;
; Location     ;                ;              ; NET0_RX_DATA[1] ; PIN_D16       ; QSF Assignment ;
; Location     ;                ;              ; NET0_RX_DATA[2] ; PIN_D17       ; QSF Assignment ;
; Location     ;                ;              ; NET0_RX_DATA[3] ; PIN_C15       ; QSF Assignment ;
; Location     ;                ;              ; NET0_RX_DV      ; PIN_C17       ; QSF Assignment ;
; Location     ;                ;              ; NET0_RX_ER      ; PIN_D18       ; QSF Assignment ;
; Location     ;                ;              ; NET0_TX_CLK     ; PIN_B17       ; QSF Assignment ;
; Location     ;                ;              ; NET0_TX_DATA[0] ; PIN_C18       ; QSF Assignment ;
; Location     ;                ;              ; NET0_TX_DATA[1] ; PIN_D19       ; QSF Assignment ;
; Location     ;                ;              ; NET0_TX_DATA[2] ; PIN_A19       ; QSF Assignment ;
; Location     ;                ;              ; NET0_TX_DATA[3] ; PIN_B19       ; QSF Assignment ;
; Location     ;                ;              ; NET0_TX_EN      ; PIN_A18       ; QSF Assignment ;
; Location     ;                ;              ; NET0_TX_ER      ; PIN_B18       ; QSF Assignment ;
; Location     ;                ;              ; NET1_GTX_CLK    ; PIN_C23       ; QSF Assignment ;
; Location     ;                ;              ; NET1_INT_N      ; PIN_D24       ; QSF Assignment ;
; Location     ;                ;              ; NET1_LINK100    ; PIN_D13       ; QSF Assignment ;
; Location     ;                ;              ; NET1_MDC        ; PIN_D23       ; QSF Assignment ;
; Location     ;                ;              ; NET1_MDIO       ; PIN_D25       ; QSF Assignment ;
; Location     ;                ;              ; NET1_RESET_N    ; PIN_D22       ; QSF Assignment ;
; Location     ;                ;              ; NET1_RX_CLK     ; PIN_B15       ; QSF Assignment ;
; Location     ;                ;              ; NET1_RX_COL     ; PIN_B22       ; QSF Assignment ;
; Location     ;                ;              ; NET1_RX_CRS     ; PIN_D20       ; QSF Assignment ;
; Location     ;                ;              ; NET1_RX_DATA[0] ; PIN_B23       ; QSF Assignment ;
; Location     ;                ;              ; NET1_RX_DATA[1] ; PIN_C21       ; QSF Assignment ;
; Location     ;                ;              ; NET1_RX_DATA[2] ; PIN_A23       ; QSF Assignment ;
; Location     ;                ;              ; NET1_RX_DATA[3] ; PIN_D21       ; QSF Assignment ;
; Location     ;                ;              ; NET1_RX_DV      ; PIN_A22       ; QSF Assignment ;
; Location     ;                ;              ; NET1_RX_ER      ; PIN_C24       ; QSF Assignment ;
; Location     ;                ;              ; NET1_TX_CLK     ; PIN_C22       ; QSF Assignment ;
; Location     ;                ;              ; NET1_TX_DATA[0] ; PIN_C25       ; QSF Assignment ;
; Location     ;                ;              ; NET1_TX_DATA[1] ; PIN_A26       ; QSF Assignment ;
; Location     ;                ;              ; NET1_TX_DATA[2] ; PIN_B26       ; QSF Assignment ;
; Location     ;                ;              ; NET1_TX_DATA[3] ; PIN_C26       ; QSF Assignment ;
; Location     ;                ;              ; NET1_TX_EN      ; PIN_B25       ; QSF Assignment ;
; Location     ;                ;              ; NET1_TX_ER      ; PIN_A25       ; QSF Assignment ;
; Location     ;                ;              ; NETCLK_25       ; PIN_A14       ; QSF Assignment ;
; Location     ;                ;              ; OTG_ADDR[0]     ; PIN_H7        ; QSF Assignment ;
; Location     ;                ;              ; OTG_ADDR[1]     ; PIN_C3        ; QSF Assignment ;
; Location     ;                ;              ; OTG_CS_N        ; PIN_A3        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DACK_N[0]   ; PIN_C4        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DACK_N[1]   ; PIN_D4        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[0]     ; PIN_J6        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[10]    ; PIN_G1        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[11]    ; PIN_G2        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[12]    ; PIN_G3        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[13]    ; PIN_F1        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[14]    ; PIN_F3        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[15]    ; PIN_G4        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[1]     ; PIN_K4        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[2]     ; PIN_J5        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[3]     ; PIN_K3        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[4]     ; PIN_J4        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[5]     ; PIN_J3        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[6]     ; PIN_J7        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[7]     ; PIN_H6        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[8]     ; PIN_H3        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DATA[9]     ; PIN_H4        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DREQ[0]     ; PIN_J1        ; QSF Assignment ;
; Location     ;                ;              ; OTG_DREQ[1]     ; PIN_B4        ; QSF Assignment ;
; Location     ;                ;              ; OTG_FSPEED      ; PIN_C6        ; QSF Assignment ;
; Location     ;                ;              ; OTG_INT[0]      ; PIN_A6        ; QSF Assignment ;
; Location     ;                ;              ; OTG_INT[1]      ; PIN_D5        ; QSF Assignment ;
; Location     ;                ;              ; OTG_LSPEED      ; PIN_B6        ; QSF Assignment ;
; Location     ;                ;              ; OTG_OE_N        ; PIN_B3        ; QSF Assignment ;
; Location     ;                ;              ; OTG_RST_N       ; PIN_C5        ; QSF Assignment ;
; Location     ;                ;              ; OTG_WE_N        ; PIN_A4        ; QSF Assignment ;
; Location     ;                ;              ; PS2_KBCLK       ; PIN_G6        ; QSF Assignment ;
; Location     ;                ;              ; PS2_KBDAT       ; PIN_H5        ; QSF Assignment ;
; Location     ;                ;              ; PS2_MSCLK       ; PIN_G5        ; QSF Assignment ;
; Location     ;                ;              ; PS2_MSDAT       ; PIN_F5        ; QSF Assignment ;
; Location     ;                ;              ; SD_CLK          ; PIN_AE13      ; QSF Assignment ;
; Location     ;                ;              ; SD_CMD          ; PIN_AD14      ; QSF Assignment ;
; Location     ;                ;              ; SD_DAT[0]       ; PIN_AE14      ; QSF Assignment ;
; Location     ;                ;              ; SD_DAT[1]       ; PIN_AF13      ; QSF Assignment ;
; Location     ;                ;              ; SD_DAT[2]       ; PIN_AB14      ; QSF Assignment ;
; Location     ;                ;              ; SD_DAT[3]       ; PIN_AC14      ; QSF Assignment ;
; Location     ;                ;              ; SD_WP_N         ; PIN_AF14      ; QSF Assignment ;
; Location     ;                ;              ; SMA_CLKIN       ; PIN_AH14      ; QSF Assignment ;
; Location     ;                ;              ; SMA_CLKOUT      ; PIN_AE23      ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[0]    ; PIN_AB7       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[10]   ; PIN_AF2       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[11]   ; PIN_AD3       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[12]   ; PIN_AB4       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[13]   ; PIN_AC3       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[14]   ; PIN_AA4       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[15]   ; PIN_AB11      ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[16]   ; PIN_AC11      ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[17]   ; PIN_AB9       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[18]   ; PIN_AB8       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[19]   ; PIN_T8        ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[1]    ; PIN_AD7       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[2]    ; PIN_AE7       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[3]    ; PIN_AC7       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[4]    ; PIN_AB6       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[5]    ; PIN_AE6       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[6]    ; PIN_AB5       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[7]    ; PIN_AC5       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[8]    ; PIN_AF5       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_ADDR[9]    ; PIN_T7        ; QSF Assignment ;
; Location     ;                ;              ; SRAM_CE_N       ; PIN_AF8       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[0]      ; PIN_AH3       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[10]     ; PIN_AE2       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[11]     ; PIN_AE1       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[12]     ; PIN_AE3       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[13]     ; PIN_AE4       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[14]     ; PIN_AF3       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[15]     ; PIN_AG3       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[1]      ; PIN_AF4       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[2]      ; PIN_AG4       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[3]      ; PIN_AH4       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[4]      ; PIN_AF6       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[5]      ; PIN_AG6       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[6]      ; PIN_AH6       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[7]      ; PIN_AF7       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[8]      ; PIN_AD1       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_DQ[9]      ; PIN_AD2       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_LB_N       ; PIN_AD4       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_OE_N       ; PIN_AD5       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_UB_N       ; PIN_AC4       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_WE_N       ; PIN_AE8       ; QSF Assignment ;
; Location     ;                ;              ; TD_CLK27        ; PIN_B14       ; QSF Assignment ;
; Location     ;                ;              ; TD_DATA[0]      ; PIN_E8        ; QSF Assignment ;
; Location     ;                ;              ; TD_DATA[1]      ; PIN_A7        ; QSF Assignment ;
; Location     ;                ;              ; TD_DATA[2]      ; PIN_D8        ; QSF Assignment ;
; Location     ;                ;              ; TD_DATA[3]      ; PIN_C7        ; QSF Assignment ;
; Location     ;                ;              ; TD_DATA[4]      ; PIN_D7        ; QSF Assignment ;
; Location     ;                ;              ; TD_DATA[5]      ; PIN_D6        ; QSF Assignment ;
; Location     ;                ;              ; TD_DATA[6]      ; PIN_E7        ; QSF Assignment ;
; Location     ;                ;              ; TD_DATA[7]      ; PIN_F7        ; QSF Assignment ;
; Location     ;                ;              ; TD_HS           ; PIN_E5        ; QSF Assignment ;
; Location     ;                ;              ; TD_RESET_N      ; PIN_G7        ; QSF Assignment ;
; Location     ;                ;              ; TD_VS           ; PIN_E4        ; QSF Assignment ;
; Location     ;                ;              ; UART_CTS        ; PIN_G14       ; QSF Assignment ;
; Location     ;                ;              ; UART_RTS        ; PIN_J13       ; QSF Assignment ;
; Location     ;                ;              ; UART_RXD        ; PIN_G12       ; QSF Assignment ;
; Location     ;                ;              ; UART_TXD        ; PIN_G9        ; QSF Assignment ;
; Location     ;                ;              ; VGA_BLANK_N     ; PIN_F11       ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[0]        ; PIN_B10       ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[1]        ; PIN_A10       ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[2]        ; PIN_C11       ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[3]        ; PIN_B11       ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[4]        ; PIN_A11       ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[5]        ; PIN_C12       ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[6]        ; PIN_D11       ; QSF Assignment ;
; Location     ;                ;              ; VGA_B[7]        ; PIN_D12       ; QSF Assignment ;
; Location     ;                ;              ; VGA_CLK         ; PIN_A12       ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[0]        ; PIN_G8        ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[1]        ; PIN_G11       ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[2]        ; PIN_F8        ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[3]        ; PIN_H12       ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[4]        ; PIN_C8        ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[5]        ; PIN_B8        ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[6]        ; PIN_F10       ; QSF Assignment ;
; Location     ;                ;              ; VGA_G[7]        ; PIN_C9        ; QSF Assignment ;
; Location     ;                ;              ; VGA_HS          ; PIN_G13       ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[0]        ; PIN_E12       ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[1]        ; PIN_E11       ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[2]        ; PIN_D10       ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[3]        ; PIN_F12       ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[4]        ; PIN_G10       ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[5]        ; PIN_J12       ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[6]        ; PIN_H8        ; QSF Assignment ;
; Location     ;                ;              ; VGA_R[7]        ; PIN_H10       ; QSF Assignment ;
; Location     ;                ;              ; VGA_SYNC_N      ; PIN_C10       ; QSF Assignment ;
; Location     ;                ;              ; VGA_VS          ; PIN_C13       ; QSF Assignment ;
; I/O Standard ;                ;              ; AUD_ADCDAT      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; AUD_ADCLRCK     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; AUD_BCLK        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; AUD_DACDAT      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; AUD_DACLRCK     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; AUD_XCK         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; CLOCK2_50       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; CLOCK3_50       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_ADDR[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_ADDR[10]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_ADDR[11]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_ADDR[12]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_ADDR[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_ADDR[2]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_ADDR[3]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_ADDR[4]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_ADDR[5]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_ADDR[6]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_ADDR[7]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_ADDR[8]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_ADDR[9]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_BA[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_BA[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_CAS_N      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_CKE        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_CLK        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_CS_N       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQM[0]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQM[1]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQM[2]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQM[3]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[10]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[11]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[12]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[13]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[14]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[15]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[16]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[17]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[18]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[19]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[20]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[21]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[22]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[23]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[24]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[25]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[26]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[27]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[28]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[29]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[2]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[30]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[31]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[3]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[4]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[5]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[6]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[7]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[8]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_DQ[9]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_RAS_N      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; DRAM_WE_N       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; EEP_I2C_SCLK    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; EEP_I2C_SDAT    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; EXT_IO[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; EXT_IO[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; EXT_IO[2]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; EXT_IO[3]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; EXT_IO[4]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; EXT_IO[5]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; EXT_IO[6]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_ADDR[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_ADDR[10]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_ADDR[11]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_ADDR[12]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_ADDR[13]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_ADDR[14]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_ADDR[15]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_ADDR[16]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_ADDR[17]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_ADDR[18]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_ADDR[19]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_ADDR[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_ADDR[20]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_ADDR[21]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_ADDR[22]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_ADDR[2]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_ADDR[3]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_ADDR[4]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_ADDR[5]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_ADDR[6]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_ADDR[7]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_ADDR[8]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_ADDR[9]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_CE_N         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_DQ[0]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_DQ[1]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_DQ[2]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_DQ[3]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_DQ[4]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_DQ[5]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_DQ[6]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_DQ[7]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_OE_N         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_RESET_N      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_RY           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_WE_N         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; FL_WP_N         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[0]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[10]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[11]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[12]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[13]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[14]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[15]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[16]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[17]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[18]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[19]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[1]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[20]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[21]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[22]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[23]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[24]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[25]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[26]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[27]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[28]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[29]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[2]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[30]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[31]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[32]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[33]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[34]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[35]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[3]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[4]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[5]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[6]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[7]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[8]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO[9]         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_CLKIN0     ; 3.0-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_CLKIN_N1   ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_CLKIN_N2   ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_CLKIN_P1   ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_CLKIN_P2   ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_CLKOUT0    ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_CLKOUT_N1  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_CLKOUT_N2  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_CLKOUT_P1  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_CLKOUT_P2  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_D[0]       ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_D[1]       ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_D[2]       ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_D[3]       ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_RX_D_N[0]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_RX_D_N[10] ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_RX_D_N[11] ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_RX_D_N[12] ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_RX_D_N[13] ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_RX_D_N[14] ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_RX_D_N[15] ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_RX_D_N[16] ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_RX_D_N[1]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_RX_D_N[2]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_RX_D_N[3]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_RX_D_N[4]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_RX_D_N[5]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_RX_D_N[6]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_RX_D_N[7]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_RX_D_N[8]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_RX_D_N[9]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_RX_D_P[0]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_RX_D_P[10] ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_RX_D_P[11] ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_RX_D_P[12] ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_RX_D_P[13] ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_RX_D_P[14] ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_RX_D_P[15] ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_RX_D_P[16] ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_RX_D_P[1]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_RX_D_P[2]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_RX_D_P[3]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_RX_D_P[4]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_RX_D_P[5]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_RX_D_P[6]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_RX_D_P[7]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_RX_D_P[8]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_RX_D_P[9]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_TX_D_N[0]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_TX_D_N[10] ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_TX_D_N[11] ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_TX_D_N[12] ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_TX_D_N[13] ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_TX_D_N[14] ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_TX_D_N[15] ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_TX_D_N[16] ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_TX_D_N[1]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_TX_D_N[2]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_TX_D_N[3]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_TX_D_N[4]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_TX_D_N[5]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_TX_D_N[6]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_TX_D_N[7]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_TX_D_N[8]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_TX_D_N[9]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_TX_D_P[0]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_TX_D_P[10] ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_TX_D_P[11] ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_TX_D_P[12] ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_TX_D_P[13] ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_TX_D_P[14] ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_TX_D_P[15] ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_TX_D_P[16] ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_TX_D_P[1]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_TX_D_P[2]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_TX_D_P[3]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_TX_D_P[4]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_TX_D_P[5]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_TX_D_P[6]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_TX_D_P[7]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_TX_D_P[8]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; HSMC_TX_D_P[9]  ; LVDS          ; QSF Assignment ;
; I/O Standard ;                ;              ; I2C_SCLK        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; I2C_SDAT        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; IRDA_RXD        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; LCD_BLON        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; LCD_DATA[0]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; LCD_DATA[1]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; LCD_DATA[2]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; LCD_DATA[3]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; LCD_DATA[4]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; LCD_DATA[5]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; LCD_DATA[6]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; LCD_DATA[7]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; LCD_EN          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; LCD_ON          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; LCD_RS          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; LCD_RW          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; NET0_GTX_CLK    ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET0_INT_N      ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET0_LINK100    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; NET0_MDC        ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET0_MDIO       ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET0_RESET_N    ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET0_RX_CLK     ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET0_RX_COL     ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET0_RX_CRS     ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET0_RX_DATA[0] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET0_RX_DATA[1] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET0_RX_DATA[2] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET0_RX_DATA[3] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET0_RX_DV      ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET0_RX_ER      ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET0_TX_CLK     ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET0_TX_DATA[0] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET0_TX_DATA[1] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET0_TX_DATA[2] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET0_TX_DATA[3] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET0_TX_EN      ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET0_TX_ER      ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET1_GTX_CLK    ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET1_INT_N      ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET1_LINK100    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; NET1_MDC        ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET1_MDIO       ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET1_RESET_N    ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET1_RX_CLK     ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET1_RX_COL     ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET1_RX_CRS     ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET1_RX_DATA[0] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET1_RX_DATA[1] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET1_RX_DATA[2] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET1_RX_DATA[3] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET1_RX_DV      ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET1_RX_ER      ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET1_TX_CLK     ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET1_TX_DATA[0] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET1_TX_DATA[1] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET1_TX_DATA[2] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET1_TX_DATA[3] ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET1_TX_EN      ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NET1_TX_ER      ; 2.5 V         ; QSF Assignment ;
; I/O Standard ;                ;              ; NETCLK_25       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; OTG_ADDR[0]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; OTG_ADDR[1]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; OTG_CS_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; OTG_DACK_N[0]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; OTG_DACK_N[1]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; OTG_DATA[0]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; OTG_DATA[10]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; OTG_DATA[11]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; OTG_DATA[12]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; OTG_DATA[13]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; OTG_DATA[14]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; OTG_DATA[15]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; OTG_DATA[1]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; OTG_DATA[2]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; OTG_DATA[3]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; OTG_DATA[4]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; OTG_DATA[5]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; OTG_DATA[6]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; OTG_DATA[7]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; OTG_DATA[8]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; OTG_DATA[9]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; OTG_DREQ[0]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; OTG_DREQ[1]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; OTG_FSPEED      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; OTG_INT[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; OTG_INT[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; OTG_LSPEED      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; OTG_OE_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; OTG_RST_N       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; OTG_WE_N        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; PS2_KBCLK       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; PS2_KBDAT       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; PS2_MSCLK       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; PS2_MSDAT       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SD_CLK          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SD_CMD          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SD_DAT[0]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SD_DAT[1]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SD_DAT[2]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SD_DAT[3]       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SD_WP_N         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SMA_CLKIN       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SMA_CLKOUT      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_ADDR[0]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_ADDR[10]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_ADDR[11]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_ADDR[12]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_ADDR[13]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_ADDR[14]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_ADDR[15]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_ADDR[16]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_ADDR[17]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_ADDR[18]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_ADDR[19]   ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_ADDR[1]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_ADDR[2]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_ADDR[3]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_ADDR[4]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_ADDR[5]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_ADDR[6]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_ADDR[7]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_ADDR[8]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_ADDR[9]    ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_CE_N       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_DQ[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_DQ[10]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_DQ[11]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_DQ[12]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_DQ[13]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_DQ[14]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_DQ[15]     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_DQ[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_DQ[2]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_DQ[3]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_DQ[4]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_DQ[5]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_DQ[6]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_DQ[7]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_DQ[8]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_DQ[9]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_LB_N       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_OE_N       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_UB_N       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; SRAM_WE_N       ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; TD_CLK27        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; TD_DATA[0]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; TD_DATA[1]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; TD_DATA[2]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; TD_DATA[3]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; TD_DATA[4]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; TD_DATA[5]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; TD_DATA[6]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; TD_DATA[7]      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; TD_HS           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; TD_RESET_N      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; TD_VS           ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; UART_CTS        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; UART_RTS        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; UART_RXD        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; UART_TXD        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_BLANK_N     ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_B[0]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_B[1]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_B[2]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_B[3]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_B[4]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_B[5]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_B[6]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_B[7]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_CLK         ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_G[0]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_G[1]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_G[2]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_G[3]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_G[4]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_G[5]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_G[6]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_G[7]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_HS          ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_R[0]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_R[1]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_R[2]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_R[3]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_R[4]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_R[5]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_R[6]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_R[7]        ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_SYNC_N      ; 3.3-V LVTTL   ; QSF Assignment ;
; I/O Standard ;                ;              ; VGA_VS          ; 3.3-V LVTTL   ; QSF Assignment ;
+--------------+----------------+--------------+-----------------+---------------+----------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/ecegrid/a/mg267/mips-processor/quartus_projects/output_files/singlecycle.pin.


+----------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                              ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Total logic elements                        ; 3,304 / 114,480 ( 3 % )      ;
;     -- Combinational with no register       ; 1705                         ;
;     -- Register only                        ; 145                          ;
;     -- Combinational with a register        ; 1454                         ;
;                                             ;                              ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 2367                         ;
;     -- 3 input functions                    ; 569                          ;
;     -- <=2 input functions                  ; 223                          ;
;     -- Register only                        ; 145                          ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 2914                         ;
;     -- arithmetic mode                      ; 245                          ;
;                                             ;                              ;
; Total registers*                            ; 1,599 / 117,053 ( 1 % )      ;
;     -- Dedicated logic registers            ; 1,599 / 114,480 ( 1 % )      ;
;     -- I/O registers                        ; 0 / 2,573 ( 0 % )            ;
;                                             ;                              ;
; Total LABs:  partially or completely used   ; 244 / 7,155 ( 3 % )          ;
; Virtual pins                                ; 0                            ;
; I/O pins                                    ; 106 / 529 ( 20 % )           ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )               ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )               ;
;                                             ;                              ;
; Global signals                              ; 4                            ;
; M9Ks                                        ; 65 / 432 ( 15 % )            ;
; Total block memory bits                     ; 525,056 / 3,981,312 ( 13 % ) ;
; Total block memory implementation bits      ; 599,040 / 3,981,312 ( 15 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 532 ( 0 % )              ;
; PLLs                                        ; 0 / 4 ( 0 % )                ;
; Global clocks                               ; 4 / 20 ( 20 % )              ;
; JTAGs                                       ; 1 / 1 ( 100 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%                 ;
; Peak interconnect usage (total/H/V)         ; 10% / 9% / 10%               ;
; Maximum fan-out                             ; 1090                         ;
; Highest non-global fan-out                  ; 258                          ;
; Total fan-out                               ; 20144                        ;
; Average fan-out                             ; 3.91                         ;
+---------------------------------------------+------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                    ;
+---------------------------------------------+-----------------------+------------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub       ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+------------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                    ; Low                            ; Low                            ;
;                                             ;                       ;                        ;                                ;                                ;
; Total logic elements                        ; 2778 / 114480 ( 2 % ) ; 183 / 114480 ( < 1 % ) ; 343 / 114480 ( < 1 % )         ; 0 / 114480 ( 0 % )             ;
;     -- Combinational with no register       ; 1572                  ; 71                     ; 62                             ; 0                              ;
;     -- Register only                        ; 5                     ; 12                     ; 128                            ; 0                              ;
;     -- Combinational with a register        ; 1201                  ; 100                    ; 153                            ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                        ;                                ;                                ;
;     -- 4 input functions                    ; 2205                  ; 69                     ; 93                             ; 0                              ;
;     -- 3 input functions                    ; 457                   ; 60                     ; 52                             ; 0                              ;
;     -- <=2 input functions                  ; 111                   ; 42                     ; 70                             ; 0                              ;
;     -- Register only                        ; 5                     ; 12                     ; 128                            ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; Logic elements by mode                      ;                       ;                        ;                                ;                                ;
;     -- normal mode                          ; 2569                  ; 163                    ; 182                            ; 0                              ;
;     -- arithmetic mode                      ; 204                   ; 8                      ; 33                             ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; Total registers                             ; 1206                  ; 112                    ; 281                            ; 0                              ;
;     -- Dedicated logic registers            ; 1206 / 114480 ( 1 % ) ; 112 / 114480 ( < 1 % ) ; 281 / 114480 ( < 1 % )         ; 0 / 114480 ( 0 % )             ;
;                                             ;                       ;                        ;                                ;                                ;
; Total LABs:  partially or completely used   ; 198 / 7155 ( 3 % )    ; 17 / 7155 ( < 1 % )    ; 29 / 7155 ( < 1 % )            ; 0 / 7155 ( 0 % )               ;
;                                             ;                       ;                        ;                                ;                                ;
; Virtual pins                                ; 0                     ; 0                      ; 0                              ; 0                              ;
; I/O pins                                    ; 106                   ; 0                      ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 532 ( 0 % )       ; 0 / 532 ( 0 % )        ; 0 / 532 ( 0 % )                ; 0 / 532 ( 0 % )                ;
; Total memory bits                           ; 524288                ; 0                      ; 768                            ; 0                              ;
; Total RAM block bits                        ; 589824                ; 0                      ; 9216                           ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 64 / 432 ( 14 % )     ; 0 / 432 ( 0 % )        ; 1 / 432 ( < 1 % )              ; 0 / 432 ( 0 % )                ;
; Clock control block                         ; 4 / 24 ( 16 % )       ; 0 / 24 ( 0 % )         ; 0 / 24 ( 0 % )                 ; 0 / 24 ( 0 % )                 ;
;                                             ;                       ;                        ;                                ;                                ;
; Connections                                 ;                       ;                        ;                                ;                                ;
;     -- Input Connections                    ; 204                   ; 162                    ; 384                            ; 0                              ;
;     -- Registered Input Connections         ; 93                    ; 122                    ; 308                            ; 0                              ;
;     -- Output Connections                   ; 588                   ; 161                    ; 1                              ; 0                              ;
;     -- Registered Output Connections        ; 5                     ; 160                    ; 0                              ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; Internal Connections                        ;                       ;                        ;                                ;                                ;
;     -- Total Connections                    ; 18015                 ; 1096                   ; 1636                           ; 5                              ;
;     -- Registered Connections               ; 3494                  ; 765                    ; 917                            ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; External Connections                        ;                       ;                        ;                                ;                                ;
;     -- Top                                  ; 272                   ; 221                    ; 299                            ; 0                              ;
;     -- sld_hub:auto_hub                     ; 221                   ; 16                     ; 86                             ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 299                   ; 86                     ; 0                              ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                      ; 0                              ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; Partition Interface                         ;                       ;                        ;                                ;                                ;
;     -- Input Ports                          ; 41                    ; 29                     ; 69                             ; 0                              ;
;     -- Output Ports                         ; 90                    ; 46                     ; 22                             ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                      ; 0                              ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; Registered Ports                            ;                       ;                        ;                                ;                                ;
;     -- Registered Input Ports               ; 0                     ; 3                      ; 14                             ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 35                     ; 13                             ; 0                              ;
;                                             ;                       ;                        ;                                ;                                ;
; Port Connectivity                           ;                       ;                        ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 5                      ; 0                              ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 1                      ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                      ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                      ; 0                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 1                      ; 35                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                      ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 2                      ; 40                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 18                     ; 13                             ; 0                              ;
+---------------------------------------------+-----------------------+------------------------+--------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                    ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLOCK_50 ; Y2    ; 2        ; 0            ; 36           ; 14           ; 261                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; KEY[0]   ; M23   ; 6        ; 115          ; 40           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; KEY[1]   ; M21   ; 6        ; 115          ; 53           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; KEY[2]   ; N21   ; 6        ; 115          ; 42           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; KEY[3]   ; R24   ; 5        ; 115          ; 35           ; 21           ; 56                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[0]    ; AB28  ; 5        ; 115          ; 17           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[10]   ; AC24  ; 5        ; 115          ; 4            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[11]   ; AB24  ; 5        ; 115          ; 5            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[12]   ; AB23  ; 5        ; 115          ; 7            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[13]   ; AA24  ; 5        ; 115          ; 9            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[14]   ; AA23  ; 5        ; 115          ; 10           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[15]   ; AA22  ; 5        ; 115          ; 6            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[16]   ; Y24   ; 5        ; 115          ; 13           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[17]   ; Y23   ; 5        ; 115          ; 14           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[1]    ; AC28  ; 5        ; 115          ; 14           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[2]    ; AC27  ; 5        ; 115          ; 15           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[3]    ; AD27  ; 5        ; 115          ; 13           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[4]    ; AB27  ; 5        ; 115          ; 18           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[5]    ; AC26  ; 5        ; 115          ; 11           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[6]    ; AD26  ; 5        ; 115          ; 10           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[7]    ; AB26  ; 5        ; 115          ; 15           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[8]    ; AC25  ; 5        ; 115          ; 4            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SW[9]    ; AB25  ; 5        ; 115          ; 16           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; HEX0[0]  ; G18   ; 7        ; 69           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[1]  ; F22   ; 7        ; 107          ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[2]  ; E17   ; 7        ; 67           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[3]  ; L26   ; 6        ; 115          ; 50           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[4]  ; L25   ; 6        ; 115          ; 54           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[5]  ; J22   ; 6        ; 115          ; 67           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX0[6]  ; H22   ; 6        ; 115          ; 69           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[0]  ; M24   ; 6        ; 115          ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[1]  ; Y22   ; 5        ; 115          ; 30           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[2]  ; W21   ; 5        ; 115          ; 25           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[3]  ; W22   ; 5        ; 115          ; 30           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[4]  ; W25   ; 5        ; 115          ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[5]  ; U23   ; 5        ; 115          ; 22           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX1[6]  ; U24   ; 5        ; 115          ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[0]  ; AA25  ; 5        ; 115          ; 17           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[1]  ; AA26  ; 5        ; 115          ; 16           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[2]  ; Y25   ; 5        ; 115          ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[3]  ; W26   ; 5        ; 115          ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[4]  ; Y26   ; 5        ; 115          ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[5]  ; W27   ; 5        ; 115          ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX2[6]  ; W28   ; 5        ; 115          ; 21           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[0]  ; V21   ; 5        ; 115          ; 25           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[1]  ; U21   ; 5        ; 115          ; 29           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[2]  ; AB20  ; 4        ; 100          ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[3]  ; AA21  ; 4        ; 111          ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[4]  ; AD24  ; 4        ; 105          ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[5]  ; AF23  ; 4        ; 105          ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX3[6]  ; Y19   ; 4        ; 105          ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[0]  ; AB19  ; 4        ; 98           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[1]  ; AA19  ; 4        ; 107          ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[2]  ; AG21  ; 4        ; 74           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[3]  ; AH21  ; 4        ; 74           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[4]  ; AE19  ; 4        ; 83           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[5]  ; AF19  ; 4        ; 83           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX4[6]  ; AE18  ; 4        ; 79           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[0]  ; AD18  ; 4        ; 85           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[1]  ; AC18  ; 4        ; 87           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[2]  ; AB18  ; 4        ; 98           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[3]  ; AH19  ; 4        ; 72           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[4]  ; AG19  ; 4        ; 72           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[5]  ; AF18  ; 4        ; 79           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX5[6]  ; AH18  ; 4        ; 69           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[0]  ; AA17  ; 4        ; 89           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[1]  ; AB16  ; 4        ; 65           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[2]  ; AA16  ; 4        ; 65           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[3]  ; AB17  ; 4        ; 89           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[4]  ; AB15  ; 4        ; 67           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[5]  ; AA15  ; 4        ; 67           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX6[6]  ; AC17  ; 4        ; 74           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[0]  ; AD17  ; 4        ; 74           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[1]  ; AE17  ; 4        ; 67           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[2]  ; AG17  ; 4        ; 62           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[3]  ; AH17  ; 4        ; 62           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[4]  ; AF17  ; 4        ; 67           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[5]  ; AG18  ; 4        ; 69           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; HEX7[6]  ; AA14  ; 3        ; 54           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                               ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[0]  ; E21   ; 7        ; 107          ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[1]  ; E22   ; 7        ; 111          ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[2]  ; E25   ; 7        ; 83           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[3]  ; E24   ; 7        ; 85           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[4]  ; H21   ; 7        ; 72           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[5]  ; G20   ; 7        ; 74           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[6]  ; G22   ; 7        ; 72           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[7]  ; G21   ; 7        ; 74           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDG[8]  ; F17   ; 7        ; 67           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[0]  ; G19   ; 7        ; 69           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[10] ; J15   ; 7        ; 60           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[11] ; H16   ; 7        ; 65           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[12] ; J16   ; 7        ; 65           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[13] ; H17   ; 7        ; 67           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[14] ; F15   ; 7        ; 58           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[15] ; G15   ; 7        ; 65           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[16] ; G16   ; 7        ; 67           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[17] ; H15   ; 7        ; 60           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[1]  ; F19   ; 7        ; 94           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[2]  ; E19   ; 7        ; 94           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[3]  ; F21   ; 7        ; 107          ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[4]  ; F18   ; 7        ; 87           ; 73           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[5]  ; E18   ; 7        ; 87           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[6]  ; J19   ; 7        ; 72           ; 73           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[7]  ; H19   ; 7        ; 72           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[8]  ; J17   ; 7        ; 69           ; 73           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LEDR[9]  ; G17   ; 7        ; 83           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; F4       ; DIFFIO_L5n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L8p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; M6       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; P3       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; N7       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; P4       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; P7       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; P5       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; P8       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; P6       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; R8       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; P24      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; N22      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P23      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; M22      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P22      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P28      ; DIFFIO_R23n, nCEO           ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 4 / 56 ( 7 % )   ; 2.5V          ; --           ;
; 2        ; 1 / 63 ( 2 % )   ; 3.3V          ; --           ;
; 3        ; 1 / 73 ( 1 % )   ; 3.3V          ; --           ;
; 4        ; 32 / 71 ( 45 % ) ; 3.3V          ; --           ;
; 5        ; 34 / 65 ( 52 % ) ; 2.5V          ; --           ;
; 6        ; 9 / 58 ( 16 % )  ; 2.5V          ; --           ;
; 7        ; 30 / 72 ( 42 % ) ; 2.5V          ; --           ;
; 8        ; 0 / 71 ( 0 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 535        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 532        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A6       ; 504        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 501        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 517        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A10      ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 482        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A14      ; 472        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A15      ; 470        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A17      ; 462        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A21      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A22      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A23      ; 412        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A24      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A25      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A26      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A27      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 102        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA4      ; 101        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA5      ; 119        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA6      ; 118        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA7      ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA8      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA10     ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA12     ; 188        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 190        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 191        ; 3        ; HEX7[6]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA15     ; 213        ; 4        ; HEX6[5]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA16     ; 211        ; 4        ; HEX6[2]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA17     ; 241        ; 4        ; HEX6[0]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA18     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA19     ; 264        ; 4        ; HEX4[1]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA20     ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA21     ; 269        ; 4        ; HEX3[3]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA22     ; 275        ; 5        ; SW[15]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA23     ; 280        ; 5        ; SW[14]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA24     ; 279        ; 5        ; SW[13]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA25     ; 294        ; 5        ; HEX2[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA26     ; 293        ; 5        ; HEX2[1]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB1      ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB2      ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB3      ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB4      ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AB5      ; 127        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB6      ; 126        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB7      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 173        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 180        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 181        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB14     ; 192        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 214        ; 4        ; HEX6[4]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB16     ; 212        ; 4        ; HEX6[1]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB17     ; 242        ; 4        ; HEX6[3]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB18     ; 254        ; 4        ; HEX5[2]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB19     ; 253        ; 4        ; HEX4[0]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB20     ; 257        ; 4        ; HEX3[2]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB21     ; 266        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ; 265        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB23     ; 276        ; 5        ; SW[12]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB24     ; 274        ; 5        ; SW[11]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB25     ; 292        ; 5        ; SW[9]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB26     ; 291        ; 5        ; SW[7]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB27     ; 296        ; 5        ; SW[4]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB28     ; 295        ; 5        ; SW[0]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC1      ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC2      ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC3      ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC4      ; 125        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC5      ; 124        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC7      ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC8      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC10     ; 174        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC11     ; 185        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC12     ; 179        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC14     ; 195        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC17     ; 221        ; 4        ; HEX6[6]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC18     ; 240        ; 4        ; HEX5[1]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC19     ; 247        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC21     ; 258        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC22     ; 267        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC23     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC24     ; 273        ; 5        ; SW[10]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC25     ; 272        ; 5        ; SW[8]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC26     ; 282        ; 5        ; SW[5]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC27     ; 290        ; 5        ; SW[2]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC28     ; 289        ; 5        ; SW[1]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD1      ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD2      ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD3      ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD4      ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD5      ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD7      ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD8      ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD10     ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD11     ; 186        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD12     ; 182        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD14     ; 196        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD15     ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD17     ; 222        ; 4        ; HEX7[0]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD18     ; 237        ; 4        ; HEX5[0]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD19     ; 248        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD21     ; 259        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD22     ; 268        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD23     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD24     ; 260        ; 4        ; HEX3[4]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD25     ; 255        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD26     ; 281        ; 5        ; SW[6]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD27     ; 286        ; 5        ; SW[3]                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD28     ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE1      ; 106        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE2      ; 105        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE3      ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE4      ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE5      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE6      ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE8      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE9      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE10     ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE11     ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE12     ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE13     ; 177        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE14     ; 183        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE17     ; 215        ; 4        ; HEX7[1]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE18     ; 225        ; 4        ; HEX4[6]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE19     ; 231        ; 4        ; HEX4[4]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE20     ; 235        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE21     ; 238        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE22     ; 251        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE23     ; 261        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE24     ; 256        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE25     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE26     ; 278        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE27     ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE28     ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF3      ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF4      ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF5      ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF6      ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF7      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF8      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF9      ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF10     ; 166        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF11     ; 172        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF12     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF13     ; 178        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF14     ; 184        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF15     ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF16     ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF17     ; 216        ; 4        ; HEX7[4]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF18     ; 226        ; 4        ; HEX5[5]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF19     ; 232        ; 4        ; HEX4[5]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF20     ; 236        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF21     ; 239        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF22     ; 252        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF23     ; 262        ; 4        ; HEX3[5]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF24     ; 233        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF25     ; 234        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF26     ; 244        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF27     ; 277        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF28     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AG2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG3      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG4      ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG5      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG6      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG7      ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG8      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG10     ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG11     ; 175        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG12     ; 193        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG14     ; 199        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG15     ; 201        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG17     ; 207        ; 4        ; HEX7[2]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG18     ; 217        ; 4        ; HEX7[5]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG19     ; 219        ; 4        ; HEX5[4]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG21     ; 223        ; 4        ; HEX4[2]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AG22     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG23     ; 229        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG24     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG25     ; 245        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG26     ; 270        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH3      ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH4      ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH5      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH6      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH7      ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH8      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH10     ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH11     ; 176        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH12     ; 194        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH14     ; 200        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH15     ; 202        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH17     ; 208        ; 4        ; HEX7[3]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH18     ; 218        ; 4        ; HEX5[6]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH19     ; 220        ; 4        ; HEX5[3]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH21     ; 224        ; 4        ; HEX4[3]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AH22     ; 228        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH23     ; 230        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH24     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AH25     ; 246        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH26     ; 271        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH27     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 534        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 533        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B6       ; 505        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 502        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 518        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 492        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B14      ; 473        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B15      ; 471        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B17      ; 463        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B21      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B22      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B23      ; 413        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B25      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B26      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 543        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 539        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 538        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 536        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 521        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 519        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 510        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ; 508        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 474        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 468        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 460        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C21      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C22      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C23      ; 415        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C24      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C25      ; 411        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C26      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C27      ; 382        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C28      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ; 540        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D5       ; 537        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 524        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 522        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 520        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 511        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ; 509        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 469        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ; 461        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D17      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D19      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D21      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D22      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D23      ; 414        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D24      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D25      ; 410        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D26      ; 383        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D27      ; 381        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D28      ; 380        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 16         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 541        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E5       ; 542        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E7       ; 523        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 526        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E10      ; 516        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E14      ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 467        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E17      ; 456        ; 7        ; HEX0[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E18      ; 427        ; 7        ; LEDR[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E19      ; 421        ; 7        ; LEDR[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E21      ; 407        ; 7        ; LEDG[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E22      ; 403        ; 7        ; LEDG[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E23      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E24      ; 433        ; 7        ; LEDG[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E25      ; 434        ; 7        ; LEDG[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E26      ; 378        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E27      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E28      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 19         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 10         ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; F5       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ; 531        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 527        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F10      ; 512        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 500        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 466        ; 7        ; LEDR[14]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F17      ; 455        ; 7        ; LEDG[8]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F18      ; 428        ; 7        ; LEDR[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F19      ; 420        ; 7        ; LEDR[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F21      ; 408        ; 7        ; LEDR[3]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F22      ; 409        ; 7        ; HEX0[1]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F24      ; 396        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F25      ; 395        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F26      ; 379        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F27      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F28      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G7       ; 530        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 528        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 525        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G10      ; 513        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 506        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ; 503        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G13      ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G15      ; 457        ; 7        ; LEDR[15]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G16      ; 453        ; 7        ; LEDR[16]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G17      ; 437        ; 7        ; LEDR[9]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G18      ; 452        ; 7        ; HEX0[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G19      ; 451        ; 7        ; LEDR[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G20      ; 444        ; 7        ; LEDG[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G21      ; 445        ; 7        ; LEDG[7]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G22      ; 449        ; 7        ; LEDG[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; G23      ; 398        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G24      ; 397        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G25      ; 393        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G26      ; 392        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G27      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G28      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ; 529        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H9       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ; 514        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H12      ; 507        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 494        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 480        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 464        ; 7        ; LEDR[17]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H16      ; 459        ; 7        ; LEDR[11]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H17      ; 454        ; 7        ; LEDR[13]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H19      ; 446        ; 7        ; LEDR[7]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H20      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ; 448        ; 7        ; LEDG[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; H22      ; 399        ; 6        ; HEX0[6]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H23      ; 391        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H24      ; 390        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H25      ; 377        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H26      ; 376        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J1       ; 64         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ; 36         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J6       ; 35         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 37         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ; 515        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J15      ; 465        ; 7        ; LEDR[10]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J16      ; 458        ; 7        ; LEDR[12]                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J17      ; 450        ; 7        ; LEDR[8]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J19      ; 447        ; 7        ; LEDR[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; J20      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J22      ; 394        ; 6        ; HEX0[5]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J23      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J24      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J25      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J26      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J27      ; 338        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J28      ; 337        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 28         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K4       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 38         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 39         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 389        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 388        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K25      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K26      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K27      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K28      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 49         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 48         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 32         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L4       ; 31         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L6       ; 43         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 42         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 40         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L21      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L23      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L24      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L25      ; 369        ; 6        ; HEX0[4]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L26      ; 363        ; 6        ; HEX0[3]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L27      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L28      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 51         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 50         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 34         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 33         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 41         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 24         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 47         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 46         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M21      ; 368        ; 6        ; KEY[1]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M22      ; 342        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M23      ; 344        ; 6        ; KEY[0]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M24      ; 347        ; 6        ; HEX1[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M25      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M26      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M27      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M28      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 45         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 44         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 56         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; N8       ; 54         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N21      ; 348        ; 6        ; KEY[2]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N22      ; 340        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N25      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N26      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P1       ; 53         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 52         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 55         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; P4       ; 57         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 59         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; P6       ; 61         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; P7       ; 58         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; P8       ; 60         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 334        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 343        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P23      ; 341        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P24      ; 339        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P25      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P26      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P27      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P28      ; 349        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 62         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R21      ; 333        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 332        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R23      ; 331        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R24      ; 330        ; 5        ; KEY[3]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R25      ; 327        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R26      ; 326        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R27      ; 329        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R28      ; 328        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T7       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T8       ; 100        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 325        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 324        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T25      ; 323        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T26      ; 322        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T28      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U1       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U7       ; 103        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U8       ; 104        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U21      ; 319        ; 5        ; HEX3[1]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U22      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U23      ; 305        ; 5        ; HEX1[5]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U24      ; 316        ; 5        ; HEX1[6]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U25      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U26      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U27      ; 318        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U28      ; 317        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 108        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V6       ; 107        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V7       ; 110        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V8       ; 109        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 311        ; 5        ; HEX3[0]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V22      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V23      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V24      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V25      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V26      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V27      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V28      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 112        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W4       ; 111        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W7       ; 115        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W8       ; 116        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W21      ; 310        ; 5        ; HEX1[2]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W22      ; 321        ; 5        ; HEX1[3]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W25      ; 300        ; 5        ; HEX1[4]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W26      ; 299        ; 5        ; HEX2[3]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W27      ; 301        ; 5        ; HEX2[5]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W28      ; 302        ; 5        ; HEX2[6]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y1       ; 66         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y2       ; 65         ; 2        ; CLOCK_50                                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y3       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y4       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y5       ; 114        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y6       ; 113        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y7       ; 117        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y8       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y10      ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ; 187        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y13      ; 189        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 197        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ; 198        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y16      ; 250        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 249        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ; 263        ; 4        ; HEX3[6]                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y20      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y22      ; 320        ; 5        ; HEX1[1]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y23      ; 288        ; 5        ; SW[17]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y24      ; 287        ; 5        ; SW[16]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y25      ; 298        ; 5        ; HEX2[2]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y26      ; 297        ; 5        ; HEX2[4]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y27      ; 336        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y28      ; 335        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |system_fpga                                                                                            ; 3304 (63)   ; 1599 (5)                  ; 0 (0)         ; 525056      ; 65   ; 0            ; 0       ; 0         ; 106  ; 0            ; 1705 (58)    ; 145 (0)           ; 1454 (5)         ; |system_fpga                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 183 (1)     ; 112 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 71 (1)       ; 12 (0)            ; 100 (0)          ; |system_fpga|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 182 (142)   ; 112 (84)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 70 (58)      ; 12 (12)           ; 100 (75)         ; |system_fpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 20 (20)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 9 (9)            ; |system_fpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                               ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |system_fpga|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                             ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 343 (13)    ; 281 (12)                  ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (1)       ; 128 (12)          ; 153 (0)          ; |system_fpga|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 330 (0)     ; 269 (0)                   ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (0)       ; 116 (0)           ; 153 (0)          ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 330 (60)    ; 269 (50)                  ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (10)      ; 116 (41)          ; 153 (10)         ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                         ; work         ;
;             |LPM_SHIFTREG:segment_offset_config_deserialize|                                            ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 1 (1)            ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:segment_offset_config_deserialize                                                                                                                                                                          ; work         ;
;             |LPM_SHIFTREG:status_register|                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:status_register                                                                                                                                                                                            ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 48 (46)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 31 (31)           ; 16 (0)           ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                      ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                            ; work         ;
;                |lpm_mux:mux|                                                                            ; 15 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (0)           ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                              ; work         ;
;                   |mux_ssc:auto_generated|                                                              ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                       ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                         ; work         ;
;                |altsyncram_cr14:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cr14:auto_generated                                                                                                                                          ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 67 (67)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 7 (7)             ; 37 (37)          ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                              ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 48 (1)      ; 46 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 31 (0)            ; 15 (1)           ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                             ; work         ;
;                |LPM_SHIFTREG:trigger_config_deserialize|                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|LPM_SHIFTREG:trigger_config_deserialize                                                                                                                                                     ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 30 (0)      ; 30 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (0)            ; 12 (0)           ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                      ; work         ;
;                   |LPM_SHIFTREG:trigger_condition_deserialize|                                          ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 6 (6)            ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize                                                           ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 18 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (0)             ; 12 (0)           ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1 ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 13 (3)      ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 9 (0)             ; 2 (1)            ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                               ; work         ;
;                   |LPM_SHIFTREG:trigger_config_deserialize|                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|LPM_SHIFTREG:trigger_config_deserialize                                                                                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 65 (8)      ; 51 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (8)       ; 0 (0)             ; 51 (0)           ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                        ; work         ;
;                |LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter|                              ; 5 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 3 (0)            ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter                                                                              ; work         ;
;                   |cntr_tei:auto_generated|                                                             ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 3 (3)            ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated                                                      ; work         ;
;                |LPM_COUNTER:read_pointer_counter|                                                       ; 7 (0)       ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter                                                                                                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                             ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_i6j:auto_generated                                                                               ; work         ;
;                |LPM_COUNTER:status_advance_pointer_counter|                                             ; 6 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter                                                                                             ; work         ;
;                   |cntr_egi:auto_generated|                                                             ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter|cntr_egi:auto_generated                                                                     ; work         ;
;                |LPM_COUNTER:status_read_pointer_counter|                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter                                                                                                ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter|cntr_23j:auto_generated                                                                        ; work         ;
;                |LPM_SHIFTREG:info_data_shift_out|                                                       ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:info_data_shift_out                                                                                                       ; work         ;
;                |LPM_SHIFTREG:ram_data_shift_out|                                                        ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out                                                                                                        ; work         ;
;                |LPM_SHIFTREG:status_data_shift_out|                                                     ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:status_data_shift_out                                                                                                     ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 8 (8)            ; |system_fpga|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                   ; work         ;
;    |system:SYS|                                                                                         ; 2715 (104)  ; 1201 (5)                  ; 0 (0)         ; 524288      ; 64   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1514 (68)    ; 5 (0)             ; 1196 (38)        ; |system_fpga|system:SYS                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |ram:RAM|                                                                                         ; 203 (96)    ; 106 (37)                  ; 0 (0)         ; 524288      ; 64   ; 0            ; 0       ; 0         ; 0    ; 0            ; 97 (58)      ; 5 (0)             ; 101 (38)         ; |system_fpga|system:SYS|ram:RAM                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 108 (0)     ; 69 (0)                    ; 0 (0)         ; 524288      ; 64   ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (0)       ; 5 (0)             ; 64 (0)           ; |system_fpga|system:SYS|ram:RAM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                  ; work         ;
;             |altsyncram_99f1:auto_generated|                                                            ; 108 (0)     ; 69 (0)                    ; 0 (0)         ; 524288      ; 64   ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (0)       ; 5 (0)             ; 64 (0)           ; |system_fpga|system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated                                                                                                                                                                                                                                                   ; work         ;
;                |altsyncram_fta2:altsyncram1|                                                            ; 6 (2)       ; 2 (2)                     ; 0 (0)         ; 524288      ; 64   ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 1 (1)             ; 1 (1)            ; |system_fpga|system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1                                                                                                                                                                                                                       ; work         ;
;                   |decode_jsa:decode4|                                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |system_fpga|system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|decode_jsa:decode4                                                                                                                                                                                                    ; work         ;
;                   |decode_jsa:decode5|                                                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |system_fpga|system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|decode_jsa:decode5                                                                                                                                                                                                    ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                              ; 102 (79)    ; 67 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (21)      ; 4 (4)             ; 63 (54)          ; |system_fpga|system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                         ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                  ; 23 (23)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 9 (9)            ; |system_fpga|system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                      ; work         ;
;       |singlecycle:CPU|                                                                                 ; 2439 (0)    ; 1090 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1349 (0)     ; 0 (0)             ; 1090 (0)         ; |system_fpga|system:SYS|singlecycle:CPU                                                                                                                                                                                                                                                                                                          ; work         ;
;          |caches:CM|                                                                                    ; 96 (96)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 64 (64)          ; |system_fpga|system:SYS|singlecycle:CPU|caches:CM                                                                                                                                                                                                                                                                                                ; work         ;
;          |datapath:DP|                                                                                  ; 2341 (217)  ; 1026 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1315 (213)   ; 0 (0)             ; 1026 (64)        ; |system_fpga|system:SYS|singlecycle:CPU|datapath:DP                                                                                                                                                                                                                                                                                              ; work         ;
;             |alu:ALU|                                                                                   ; 667 (667)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 667 (667)    ; 0 (0)             ; 0 (0)            ; |system_fpga|system:SYS|singlecycle:CPU|datapath:DP|alu:ALU                                                                                                                                                                                                                                                                                      ; work         ;
;             |control_unit:CU|                                                                           ; 42 (42)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (42)      ; 0 (0)             ; 0 (0)            ; |system_fpga|system:SYS|singlecycle:CPU|datapath:DP|control_unit:CU                                                                                                                                                                                                                                                                              ; work         ;
;             |program_counter:PC|                                                                        ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |system_fpga|system:SYS|singlecycle:CPU|datapath:DP|program_counter:PC                                                                                                                                                                                                                                                                           ; work         ;
;             |register_file:RF|                                                                          ; 1383 (1383) ; 992 (992)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 391 (391)    ; 0 (0)             ; 992 (992)        ; |system_fpga|system:SYS|singlecycle:CPU|datapath:DP|register_file:RF                                                                                                                                                                                                                                                                             ; work         ;
;             |request_unit:RU|                                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |system_fpga|system:SYS|singlecycle:CPU|datapath:DP|request_unit:RU                                                                                                                                                                                                                                                                              ; work         ;
;          |memory_control:CC|                                                                            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |system_fpga|system:SYS|singlecycle:CPU|memory_control:CC                                                                                                                                                                                                                                                                                        ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                      ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; Name     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; KEY[0]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY[1]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; KEY[2]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[16]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[17]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX6[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX6[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX6[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX6[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX6[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX6[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX6[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX7[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX7[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX7[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX7[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX7[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX7[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX7[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SW[0]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SW[1]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SW[2]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SW[3]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SW[4]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SW[5]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SW[6]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SW[7]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SW[8]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SW[9]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SW[10]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SW[11]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SW[12]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; SW[13]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SW[14]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SW[15]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; KEY[3]   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CLOCK_50 ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+----------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                     ;
+------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                  ; Pad To Core Index ; Setting ;
+------------------------------------------------------+-------------------+---------+
; KEY[0]                                               ;                   ;         ;
; KEY[1]                                               ;                   ;         ;
; KEY[2]                                               ;                   ;         ;
; SW[16]                                               ;                   ;         ;
; SW[17]                                               ;                   ;         ;
; SW[0]                                                ;                   ;         ;
;      - LEDR[0]~output                                ; 0                 ; 6       ;
;      - system:SYS|ramaddr~5                          ; 0                 ; 6       ;
; SW[1]                                                ;                   ;         ;
;      - LEDR[1]~output                                ; 0                 ; 6       ;
;      - system:SYS|ramaddr~1                          ; 0                 ; 6       ;
; SW[2]                                                ;                   ;         ;
;      - LEDR[2]~output                                ; 1                 ; 6       ;
;      - system:SYS|ramaddr~11                         ; 1                 ; 6       ;
; SW[3]                                                ;                   ;         ;
;      - LEDR[3]~output                                ; 1                 ; 6       ;
;      - system:SYS|ramaddr~8                          ; 1                 ; 6       ;
; SW[4]                                                ;                   ;         ;
;      - LEDR[4]~output                                ; 1                 ; 6       ;
;      - system:SYS|ramaddr~17                         ; 1                 ; 6       ;
; SW[5]                                                ;                   ;         ;
;      - LEDR[5]~output                                ; 1                 ; 6       ;
;      - system:SYS|ramaddr~14                         ; 1                 ; 6       ;
; SW[6]                                                ;                   ;         ;
;      - LEDR[6]~output                                ; 1                 ; 6       ;
;      - system:SYS|ramaddr~23                         ; 1                 ; 6       ;
; SW[7]                                                ;                   ;         ;
;      - LEDR[7]~output                                ; 1                 ; 6       ;
;      - system:SYS|ramaddr~20                         ; 1                 ; 6       ;
; SW[8]                                                ;                   ;         ;
;      - LEDR[8]~output                                ; 1                 ; 6       ;
;      - system:SYS|ramaddr~29                         ; 1                 ; 6       ;
; SW[9]                                                ;                   ;         ;
;      - LEDR[9]~output                                ; 1                 ; 6       ;
;      - system:SYS|ramaddr~26                         ; 1                 ; 6       ;
; SW[10]                                               ;                   ;         ;
;      - LEDR[10]~output                               ; 0                 ; 6       ;
;      - system:SYS|ramaddr~35                         ; 0                 ; 6       ;
; SW[11]                                               ;                   ;         ;
;      - LEDR[11]~output                               ; 0                 ; 6       ;
;      - system:SYS|ramaddr~32                         ; 0                 ; 6       ;
; SW[12]                                               ;                   ;         ;
;      - LEDR[12]~output                               ; 0                 ; 6       ;
;      - system:SYS|ramaddr~41                         ; 0                 ; 6       ;
; SW[13]                                               ;                   ;         ;
;      - LEDR[13]~output                               ; 1                 ; 6       ;
;      - system:SYS|ramaddr~38                         ; 1                 ; 6       ;
; SW[14]                                               ;                   ;         ;
;      - LEDR[14]~output                               ; 1                 ; 6       ;
;      - system:SYS|ramaddr~47                         ; 1                 ; 6       ;
; SW[15]                                               ;                   ;         ;
;      - LEDR[15]~output                               ; 0                 ; 6       ;
;      - system:SYS|ramaddr~44                         ; 0                 ; 6       ;
; KEY[3]                                               ;                   ;         ;
;      - nRST                                          ; 1                 ; 6       ;
;      - system:SYS|ram:RAM|always1~0                  ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|daddr~55 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|daddr~56 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|daddr~57 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|daddr~58 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|daddr~59 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|daddr~60 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|daddr~61 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|daddr~62 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|daddr~63 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|daddr~64 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|daddr~65 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|daddr~66 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|daddr~67 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|daddr~68 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|daddr~69 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|daddr~70 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|daddr~71 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|daddr~72 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|daddr~73 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|daddr~74 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|daddr~75 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|daddr~76 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|daddr~77 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|instr~64 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|instr~65 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|instr~66 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|instr~67 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|instr~68 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|instr~69 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|instr~70 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|instr~71 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|instr~72 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|instr~73 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|instr~74 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|instr~75 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|instr~76 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|instr~77 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|instr~78 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|instr~79 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|instr~80 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|instr~81 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|instr~82 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|instr~83 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|instr~84 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|instr~85 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|instr~86 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|instr~87 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|instr~88 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|instr~89 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|instr~90 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|instr~91 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|instr~92 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|instr~93 ; 1                 ; 6       ;
;      - system:SYS|singlecycle:CPU|caches:CM|instr~94 ; 1                 ; 6       ;
; CLOCK_50                                             ;                   ;         ;
+------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                            ; PIN_Y2             ; 261     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                        ; JTAG_X1_Y37_N0     ; 378     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                        ; JTAG_X1_Y37_N0     ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nRST                                                                                                                                                                                                                                                                                                ; LCCOMB_X68_Y29_N22 ; 1068    ; Async. clear               ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                               ; FF_X49_Y34_N25     ; 50      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                    ; LCCOMB_X50_Y36_N8  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                      ; LCCOMB_X52_Y35_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                    ; LCCOMB_X48_Y35_N14 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2                                                                                                                                                                                                       ; LCCOMB_X52_Y35_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                      ; LCCOMB_X52_Y35_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                         ; FF_X53_Y35_N17     ; 18      ; Async. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4                                                                                                                                                                                                                       ; LCCOMB_X50_Y34_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                         ; FF_X53_Y35_N7      ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~14                                                                                                                                                                                                                      ; LCCOMB_X50_Y34_N12 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                         ; FF_X50_Y35_N9      ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                                                                                                         ; FF_X50_Y35_N23     ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4                                                                                                                                                                                                                         ; LCCOMB_X48_Y35_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11                                                                                                                                                                                                                  ; LCCOMB_X52_Y35_N2  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~20                                                                                                                                                                                                                  ; LCCOMB_X54_Y36_N0  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                                                                                                                                            ; LCCOMB_X50_Y34_N4  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                ; LCCOMB_X50_Y34_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~12                                                                                                                                                                                                               ; LCCOMB_X50_Y34_N6  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]~15                                                                                                                                                                                                 ; LCCOMB_X52_Y35_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~22                                                                                                                                                                                            ; LCCOMB_X49_Y33_N6  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~23                                                                                                                                                                                            ; LCCOMB_X52_Y35_N18 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                    ; FF_X48_Y33_N5      ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                   ; FF_X49_Y34_N29     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                    ; FF_X49_Y34_N5      ; 48      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                    ; FF_X49_Y33_N19     ; 16      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                             ; LCCOMB_X49_Y34_N2  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                   ; FF_X48_Y34_N25     ; 31      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                               ; LCCOMB_X41_Y37_N28 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                               ; LCCOMB_X42_Y37_N18 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                             ; FF_X41_Y37_N9      ; 4       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                            ; LCCOMB_X43_Y35_N28 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                               ; FF_X41_Y34_N9      ; 124     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                          ; LCCOMB_X43_Y35_N24 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                           ; LCCOMB_X43_Y35_N18 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                               ; LCCOMB_X42_Y34_N16 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated|counter_reg_bit[2]~0 ; LCCOMB_X39_Y36_N2  ; 3       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[3]~0                ; LCCOMB_X42_Y34_N14 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                   ; LCCOMB_X43_Y34_N26 ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                     ; LCCOMB_X45_Y34_N4  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                           ; LCCOMB_X39_Y36_N4  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~14                                                                                                                                                     ; LCCOMB_X46_Y34_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~8                                                                                                                                                 ; LCCOMB_X46_Y34_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                   ; LCCOMB_X45_Y34_N8  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                       ; LCCOMB_X45_Y34_N16 ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|CPUCLK                                                                                                                                                                                                                                                                                   ; FF_X58_Y37_N25     ; 1090    ; Clock                      ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|decode_jsa:decode4|eq_node[0]~5                                                                                                                                                       ; LCCOMB_X69_Y32_N28 ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|decode_jsa:decode4|eq_node[1]~4                                                                                                                                                       ; LCCOMB_X69_Y32_N10 ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|decode_jsa:decode5|eq_node[0]~1                                                                                                                                                       ; LCCOMB_X54_Y34_N0  ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|decode_jsa:decode5|eq_node[1]~0                                                                                                                                                       ; LCCOMB_X54_Y34_N6  ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                             ; LCCOMB_X54_Y34_N26 ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                             ; LCCOMB_X54_Y34_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                                                                                                                             ; LCCOMB_X54_Y34_N22 ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                             ; LCCOMB_X54_Y34_N18 ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                    ; FF_X54_Y33_N29     ; 69      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~43                                                                                                                                                                  ; LCCOMB_X54_Y34_N30 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~32                                                                                                                                                                  ; LCCOMB_X65_Y36_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~6                                                                                                                         ; LCCOMB_X53_Y34_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14                                                                                                                   ; LCCOMB_X53_Y34_N4  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19                                                                                                                   ; LCCOMB_X52_Y34_N2  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; system:SYS|ram:RAM|always0~0                                                                                                                                                                                                                                                                        ; LCCOMB_X69_Y31_N2  ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|ramaddr~45                                                                                                                                                                                                                                                                               ; LCCOMB_X61_Y29_N18 ; 68      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|singlecycle:CPU|caches:CM|instr[2]~62                                                                                                                                                                                                                                                    ; LCCOMB_X67_Y29_N14 ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~52                                                                                                                                                                                                                                 ; LCCOMB_X65_Y27_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~54                                                                                                                                                                                                                                 ; LCCOMB_X67_Y22_N14 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~57                                                                                                                                                                                                                                 ; LCCOMB_X65_Y27_N24 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~58                                                                                                                                                                                                                                 ; LCCOMB_X67_Y22_N12 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~62                                                                                                                                                                                                                                 ; LCCOMB_X65_Y27_N18 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~63                                                                                                                                                                                                                                 ; LCCOMB_X65_Y27_N28 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~64                                                                                                                                                                                                                                 ; LCCOMB_X60_Y19_N8  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~65                                                                                                                                                                                                                                 ; LCCOMB_X60_Y19_N2  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~66                                                                                                                                                                                                                                 ; LCCOMB_X60_Y19_N28 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~67                                                                                                                                                                                                                                 ; LCCOMB_X60_Y19_N14 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~68                                                                                                                                                                                                                                 ; LCCOMB_X60_Y19_N0  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~69                                                                                                                                                                                                                                 ; LCCOMB_X60_Y19_N26 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~70                                                                                                                                                                                                                                 ; LCCOMB_X60_Y19_N12 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~71                                                                                                                                                                                                                                 ; LCCOMB_X60_Y19_N6  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~72                                                                                                                                                                                                                                 ; LCCOMB_X60_Y19_N24 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~73                                                                                                                                                                                                                                 ; LCCOMB_X60_Y19_N10 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~74                                                                                                                                                                                                                                 ; LCCOMB_X60_Y19_N4  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~75                                                                                                                                                                                                                                 ; LCCOMB_X60_Y19_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~76                                                                                                                                                                                                                                 ; LCCOMB_X67_Y25_N8  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~77                                                                                                                                                                                                                                 ; LCCOMB_X67_Y25_N10 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~78                                                                                                                                                                                                                                 ; LCCOMB_X67_Y25_N28 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~79                                                                                                                                                                                                                                 ; LCCOMB_X67_Y25_N14 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~80                                                                                                                                                                                                                                 ; LCCOMB_X60_Y19_N16 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~81                                                                                                                                                                                                                                 ; LCCOMB_X60_Y19_N18 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~82                                                                                                                                                                                                                                 ; LCCOMB_X60_Y19_N20 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~83                                                                                                                                                                                                                                 ; LCCOMB_X67_Y22_N4  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~84                                                                                                                                                                                                                                 ; LCCOMB_X60_Y19_N30 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~85                                                                                                                                                                                                                                 ; LCCOMB_X67_Y25_N24 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~86                                                                                                                                                                                                                                 ; LCCOMB_X67_Y25_N2  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~87                                                                                                                                                                                                                                 ; LCCOMB_X67_Y25_N20 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~88                                                                                                                                                                                                                                 ; LCCOMB_X67_Y25_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; system:SYS|singlecycle:CPU|memory_control:CC|ccif.iwait[0]~2                                                                                                                                                                                                                                        ; LCCOMB_X69_Y32_N16 ; 70      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                              ;
+------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                         ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50                     ; PIN_Y2             ; 261     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TCKUTAP ; JTAG_X1_Y37_N0     ; 378     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; nRST                         ; LCCOMB_X68_Y29_N22 ; 1068    ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; system:SYS|CPUCLK            ; FF_X58_Y37_N25     ; 1090    ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
+------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; system:SYS|singlecycle:CPU|caches:CM|dcif.imemload[17]~7                                                                                                                                                                                                                                            ; 258     ;
; system:SYS|singlecycle:CPU|caches:CM|dcif.imemload[16]~6                                                                                                                                                                                                                                            ; 258     ;
; system:SYS|singlecycle:CPU|caches:CM|dcif.imemload[22]~29                                                                                                                                                                                                                                           ; 257     ;
; system:SYS|singlecycle:CPU|caches:CM|dcif.imemload[21]~28                                                                                                                                                                                                                                           ; 257     ;
; system:SYS|singlecycle:CPU|caches:CM|dcif.imemload[18]~5                                                                                                                                                                                                                                            ; 242     ;
; system:SYS|singlecycle:CPU|caches:CM|dcif.imemload[19]~4                                                                                                                                                                                                                                            ; 242     ;
; system:SYS|singlecycle:CPU|caches:CM|dcif.imemload[24]~27                                                                                                                                                                                                                                           ; 241     ;
; system:SYS|singlecycle:CPU|caches:CM|dcif.imemload[23]~26                                                                                                                                                                                                                                           ; 241     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                               ; 124     ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~53                                                                                                                                                                                                                                                    ; 78      ;
; system:SYS|singlecycle:CPU|datapath:DP|control_unit:CU|Equal28~2                                                                                                                                                                                                                                    ; 72      ;
; system:SYS|singlecycle:CPU|memory_control:CC|ccif.iwait[0]~2                                                                                                                                                                                                                                        ; 70      ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                                                                                                                                    ; 69      ;
; system:SYS|ramaddr~45                                                                                                                                                                                                                                                                               ; 68      ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                                     ; 67      ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                                                                                                     ; 67      ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                                                                                                     ; 67      ;
; system:SYS|ramaddr~48                                                                                                                                                                                                                                                                               ; 66      ;
; system:SYS|ramaddr~42                                                                                                                                                                                                                                                                               ; 66      ;
; system:SYS|ramaddr~39                                                                                                                                                                                                                                                                               ; 66      ;
; system:SYS|ramaddr~36                                                                                                                                                                                                                                                                               ; 66      ;
; system:SYS|ramaddr~33                                                                                                                                                                                                                                                                               ; 66      ;
; system:SYS|ramaddr~30                                                                                                                                                                                                                                                                               ; 66      ;
; system:SYS|ramaddr~27                                                                                                                                                                                                                                                                               ; 66      ;
; system:SYS|ramaddr~24                                                                                                                                                                                                                                                                               ; 66      ;
; system:SYS|ramaddr~21                                                                                                                                                                                                                                                                               ; 66      ;
; system:SYS|ramaddr~18                                                                                                                                                                                                                                                                               ; 66      ;
; system:SYS|ramaddr~15                                                                                                                                                                                                                                                                               ; 66      ;
; system:SYS|ramaddr~12                                                                                                                                                                                                                                                                               ; 66      ;
; system:SYS|ramaddr~9                                                                                                                                                                                                                                                                                ; 66      ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                    ; 66      ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                                                                                                                                    ; 66      ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                                                                                                                                    ; 66      ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                                                                                                                                     ; 66      ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                                                                                                                                     ; 66      ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                                                                                                                     ; 66      ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                                                                                     ; 66      ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                     ; 66      ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                                                                                                     ; 66      ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                                                                     ; 66      ;
; system:SYS|singlecycle:CPU|caches:CM|instr[2]~62                                                                                                                                                                                                                                                    ; 64      ;
; auto_nRST                                                                                                                                                                                                                                                                                           ; 56      ;
; KEY[3]~input                                                                                                                                                                                                                                                                                        ; 56      ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~55                                                                                                                                                                                                                                                    ; 54      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                    ; 54      ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~54                                                                                                                                                                                                                                                    ; 54      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                               ; 50      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                    ; 48      ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector16~13                                                                                                                                                                                                                                        ; 44      ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~62                                                                                                                                                                                                                                                    ; 42      ;
; system:SYS|singlecycle:CPU|datapath:DP|control_unit:CU|Selector5~5                                                                                                                                                                                                                                  ; 42      ;
; system:SYS|singlecycle:CPU|caches:CM|dcif.imemload[20]~8                                                                                                                                                                                                                                            ; 41      ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~59                                                                                                                                                                                                                                                    ; 39      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                       ; 39      ;
; system:SYS|singlecycle:CPU|datapath:DP|control_unit:CU|Equal13~1                                                                                                                                                                                                                                    ; 38      ;
; system:SYS|ram:RAM|always1~0                                                                                                                                                                                                                                                                        ; 38      ;
; system:SYS|ram:RAM|always0~0                                                                                                                                                                                                                                                                        ; 37      ;
; system:SYS|singlecycle:CPU|caches:CM|dcif.imemload[25]~30                                                                                                                                                                                                                                           ; 33      ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                                                                                                                                             ; 33      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~88                                                                                                                                                                                                                                 ; 32      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~87                                                                                                                                                                                                                                 ; 32      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~86                                                                                                                                                                                                                                 ; 32      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~85                                                                                                                                                                                                                                 ; 32      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~84                                                                                                                                                                                                                                 ; 32      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~83                                                                                                                                                                                                                                 ; 32      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~82                                                                                                                                                                                                                                 ; 32      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~81                                                                                                                                                                                                                                 ; 32      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~79                                                                                                                                                                                                                                 ; 32      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~78                                                                                                                                                                                                                                 ; 32      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~77                                                                                                                                                                                                                                 ; 32      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~75                                                                                                                                                                                                                                 ; 32      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~74                                                                                                                                                                                                                                 ; 32      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~73                                                                                                                                                                                                                                 ; 32      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~72                                                                                                                                                                                                                                 ; 32      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~71                                                                                                                                                                                                                                 ; 32      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~70                                                                                                                                                                                                                                 ; 32      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~69                                                                                                                                                                                                                                 ; 32      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~68                                                                                                                                                                                                                                 ; 32      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~67                                                                                                                                                                                                                                 ; 32      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~66                                                                                                                                                                                                                                 ; 32      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~65                                                                                                                                                                                                                                 ; 32      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~63                                                                                                                                                                                                                                 ; 32      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~62                                                                                                                                                                                                                                 ; 32      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~58                                                                                                                                                                                                                                 ; 32      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~57                                                                                                                                                                                                                                 ; 32      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~54                                                                                                                                                                                                                                 ; 32      ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~58                                                                                                                                                                                                                                                    ; 32      ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|address_reg_a[0]                                                                                                                                                                      ; 32      ;
; system:SYS|ramaddr~2                                                                                                                                                                                                                                                                                ; 32      ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~1                                                                                                                                                                                                                                                     ; 32      ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~57                                                                                                                                                                                                                                                    ; 32      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~52                                                                                                                                                                                                                                 ; 32      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~64                                                                                                                                                                                                                                 ; 32      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~76                                                                                                                                                                                                                                 ; 32      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~80                                                                                                                                                                                                                                 ; 32      ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|decode_jsa:decode4|eq_node[0]~5                                                                                                                                                       ; 32      ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|decode_jsa:decode4|eq_node[1]~4                                                                                                                                                       ; 32      ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~32                                                                                                                                                                  ; 32      ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|address_reg_b[0]                                                                                                                                                                      ; 32      ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|decode_jsa:decode5|eq_node[0]~1                                                                                                                                                       ; 32      ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|decode_jsa:decode5|eq_node[1]~0                                                                                                                                                       ; 32      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~66                                                                                                                                                                                                                                                      ; 31      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~64                                                                                                                                                                                                                                                      ; 31      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~62                                                                                                                                                                                                                                                      ; 31      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~60                                                                                                                                                                                                                                                      ; 31      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~58                                                                                                                                                                                                                                                      ; 31      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~56                                                                                                                                                                                                                                                      ; 31      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~54                                                                                                                                                                                                                                                      ; 31      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~52                                                                                                                                                                                                                                                      ; 31      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~50                                                                                                                                                                                                                                                      ; 31      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~48                                                                                                                                                                                                                                                      ; 31      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~46                                                                                                                                                                                                                                                      ; 31      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~44                                                                                                                                                                                                                                                      ; 31      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~42                                                                                                                                                                                                                                                      ; 31      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~40                                                                                                                                                                                                                                                      ; 31      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~38                                                                                                                                                                                                                                                      ; 31      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~36                                                                                                                                                                                                                                                      ; 31      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~34                                                                                                                                                                                                                                                      ; 31      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~32                                                                                                                                                                                                                                                      ; 31      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~30                                                                                                                                                                                                                                                      ; 31      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~28                                                                                                                                                                                                                                                      ; 31      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~23                                                                                                                                                                                                                                                      ; 31      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~21                                                                                                                                                                                                                                                      ; 31      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~19                                                                                                                                                                                                                                                      ; 31      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~17                                                                                                                                                                                                                                                      ; 31      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~15                                                                                                                                                                                                                                                      ; 31      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~13                                                                                                                                                                                                                                                      ; 31      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~11                                                                                                                                                                                                                                                      ; 31      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~9                                                                                                                                                                                                                                                       ; 31      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~7                                                                                                                                                                                                                                                       ; 31      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~5                                                                                                                                                                                                                                                       ; 31      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~3                                                                                                                                                                                                                                                       ; 31      ;
; system:SYS|singlecycle:CPU|datapath:DP|wsel~0                                                                                                                                                                                                                                                       ; 31      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~1                                                                                                                                                                                                                                                       ; 31      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                   ; 31      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                       ; 29      ;
; system:SYS|singlecycle:CPU|datapath:DP|wsel~1                                                                                                                                                                                                                                                       ; 28      ;
; system:SYS|singlecycle:CPU|datapath:DP|pc_next~11                                                                                                                                                                                                                                                   ; 28      ;
; system:SYS|singlecycle:CPU|datapath:DP|request_unit:RU|ruif.dmemWEN                                                                                                                                                                                                                                 ; 27      ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~0                                                                                                                                                                                                                                                     ; 27      ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~65                                                                                                                                                                                                                                                    ; 26      ;
; system:SYS|singlecycle:CPU|datapath:DP|pc_next~14                                                                                                                                                                                                                                                   ; 26      ;
; system:SYS|singlecycle:CPU|datapath:DP|pc_next~15                                                                                                                                                                                                                                                   ; 26      ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~91                                                                                                                                                                                                                                       ; 25      ;
; system:SYS|singlecycle:CPU|datapath:DP|request_unit:RU|ruif.dmemREN                                                                                                                                                                                                                                 ; 24      ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~56                                                                                                                                                                                                                                                    ; 23      ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector16~16                                                                                                                                                                                                                                        ; 22      ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector16~15                                                                                                                                                                                                                                        ; 22      ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector16~14                                                                                                                                                                                                                                        ; 22      ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector16~12                                                                                                                                                                                                                                        ; 22      ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector16~11                                                                                                                                                                                                                                        ; 22      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                                                                                                         ; 22      ;
; system:SYS|singlecycle:CPU|datapath:DP|control_unit:CU|Selector4~3                                                                                                                                                                                                                                  ; 22      ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~24                                                                                                                                                                                                                                                    ; 21      ;
; system:SYS|singlecycle:CPU|datapath:DP|control_unit:CU|Selector3~1                                                                                                                                                                                                                                  ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                            ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~4                                                                                                                                     ; 21      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                        ; 21      ;
; system:SYS|singlecycle:CPU|datapath:DP|control_unit:CU|cuif.MemToReg~0                                                                                                                                                                                                                              ; 21      ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector16~7                                                                                                                                                                                                                                         ; 20      ;
; system:SYS|singlecycle:CPU|datapath:DP|control_unit:CU|Selector2~5                                                                                                                                                                                                                                  ; 20      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr~0                                                                                                                                                                                   ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                   ; 18      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                         ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on~0                                                                                                                                                                        ; 17      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                        ; 17      ;
; system:SYS|singlecycle:CPU|datapath:DP|control_unit:CU|Equal23~2                                                                                                                                                                                                                                    ; 16      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~25                                                                                                                                                                                                                                                      ; 16      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~24                                                                                                                                                                                                                                                      ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                          ; 16      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0                                                                                ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                    ; 16      ;
; system:SYS|ramaddr~49                                                                                                                                                                                                                                                                               ; 16      ;
; system:SYS|singlecycle:CPU|datapath:DP|wdat~26                                                                                                                                                                                                                                                      ; 16      ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector0~2                                                                                                                                                                                                                                          ; 15      ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~130                                                                                                                                                                                                                                      ; 15      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux1~20                                                                                                                                                                                                                                     ; 15      ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~61                                                                                                                                                                                                                                                    ; 15      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux30~20                                                                                                                                                                                                                                    ; 15      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux29~20                                                                                                                                                                                                                                    ; 15      ;
; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                 ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                               ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                               ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                            ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                    ; 15      ;
; system:SYS|singlecycle:CPU|datapath:DP|control_unit:CU|cuif.ALUsrc[1]~0                                                                                                                                                                                                                             ; 15      ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~60                                                                                                                                                                                                                                                    ; 15      ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                             ; 15      ;
; system:SYS|singlecycle:CPU|datapath:DP|extended_imm[29]~0                                                                                                                                                                                                                                           ; 14      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux31~20                                                                                                                                                                                                                                    ; 14      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux2~20                                                                                                                                                                                                                                     ; 14      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux0~20                                                                                                                                                                                                                                     ; 14      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux28~20                                                                                                                                                                                                                                    ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                           ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                           ; 14      ;
; nRST                                                                                                                                                                                                                                                                                                ; 14      ;
; system:SYS|singlecycle:CPU|caches:CM|dcif.imemload[27]~0                                                                                                                                                                                                                                            ; 14      ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~43                                                                                                                                                                  ; 14      ;
; system:SYS|singlecycle:CPU|datapath:DP|wsel~2                                                                                                                                                                                                                                                       ; 13      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux14~20                                                                                                                                                                                                                                    ; 13      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux13~20                                                                                                                                                                                                                                    ; 13      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux12~20                                                                                                                                                                                                                                    ; 13      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux10~20                                                                                                                                                                                                                                    ; 13      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux9~20                                                                                                                                                                                                                                     ; 13      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux7~20                                                                                                                                                                                                                                     ; 13      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux6~20                                                                                                                                                                                                                                     ; 13      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux5~20                                                                                                                                                                                                                                     ; 13      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux4~20                                                                                                                                                                                                                                     ; 13      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux3~20                                                                                                                                                                                                                                     ; 13      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux22~20                                                                                                                                                                                                                                    ; 13      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux21~20                                                                                                                                                                                                                                    ; 13      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux20~20                                                                                                                                                                                                                                    ; 13      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux19~20                                                                                                                                                                                                                                    ; 13      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux18~20                                                                                                                                                                                                                                    ; 13      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux17~20                                                                                                                                                                                                                                    ; 13      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux16~20                                                                                                                                                                                                                                    ; 13      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux15~20                                                                                                                                                                                                                                    ; 13      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux26~20                                                                                                                                                                                                                                    ; 13      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux25~20                                                                                                                                                                                                                                    ; 13      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux24~20                                                                                                                                                                                                                                    ; 13      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux23~20                                                                                                                                                                                                                                    ; 13      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux27~20                                                                                                                                                                                                                                    ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                           ; 13      ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~3                                                                                                                                                                                                                                                     ; 13      ;
; system:SYS|singlecycle:CPU|datapath:DP|control_unit:CU|cuif.JumpSel[0]~4                                                                                                                                                                                                                            ; 13      ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector7~16                                                                                                                                                                                                                                         ; 12      ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector1~21                                                                                                                                                                                                                                         ; 12      ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector7~6                                                                                                                                                                                                                                          ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0                                                                                                                                  ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                                           ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                   ; 12      ;
; system:SYS|singlecycle:CPU|caches:CM|dcif.imemload[28]~3                                                                                                                                                                                                                                            ; 12      ;
; system:SYS|singlecycle:CPU|caches:CM|dcif.imemload[3]~10                                                                                                                                                                                                                                            ; 12      ;
; system:SYS|singlecycle:CPU|caches:CM|dcif.imemload[1]~12                                                                                                                                                                                                                                            ; 12      ;
; system:SYS|ram:RAM|ramif.ramload[31]~32                                                                                                                                                                                                                                                             ; 12      ;
; system:SYS|ram:RAM|ramif.ramload[27]~27                                                                                                                                                                                                                                                             ; 12      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux11~20                                                                                                                                                                                                                                    ; 11      ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux8~20                                                                                                                                                                                                                                     ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~2                                                                                                                                     ; 11      ;
; system:SYS|ram:RAM|ramif.ramload[29]~29                                                                                                                                                                                                                                                             ; 11      ;
; system:SYS|ram:RAM|ramif.ramload[26]~26                                                                                                                                                                                                                                                             ; 11      ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector23~15                                                                                                                                                                                                                                        ; 10      ;
; system:SYS|singlecycle:CPU|datapath:DP|control_unit:CU|Selector1~3                                                                                                                                                                                                                                  ; 10      ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector16~29                                                                                                                                                                                                                                        ; 10      ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector16~9                                                                                                                                                                                                                                         ; 10      ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector16~8                                                                                                                                                                                                                                         ; 10      ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector16~6                                                                                                                                                                                                                                         ; 10      ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector16~5                                                                                                                                                                                                                                         ; 10      ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector16~4                                                                                                                                                                                                                                         ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                         ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                     ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                     ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                     ; 10      ;
; system:SYS|singlecycle:CPU|caches:CM|dcif.imemload[26]~9                                                                                                                                                                                                                                            ; 10      ;
; system:SYS|singlecycle:CPU|datapath:DP|control_unit:CU|cuif.PCsrc~0                                                                                                                                                                                                                                 ; 10      ;
; system:SYS|ram:RAM|ramif.ramload[28]~28                                                                                                                                                                                                                                                             ; 10      ;
; system:SYS|ram:RAM|ramif.ramload[25]~25                                                                                                                                                                                                                                                             ; 10      ;
; system:SYS|ram:RAM|ramif.ramload[24]~24                                                                                                                                                                                                                                                             ; 10      ;
; system:SYS|ram:RAM|ramif.ramload[23]~23                                                                                                                                                                                                                                                             ; 10      ;
; system:SYS|ram:RAM|ramif.ramload[22]~22                                                                                                                                                                                                                                                             ; 10      ;
; system:SYS|ram:RAM|ramif.ramload[21]~21                                                                                                                                                                                                                                                             ; 10      ;
; system:SYS|ram:RAM|ramif.ramload[20]~20                                                                                                                                                                                                                                                             ; 10      ;
; system:SYS|ram:RAM|ramif.ramload[19]~19                                                                                                                                                                                                                                                             ; 10      ;
; system:SYS|ram:RAM|ramif.ramload[18]~18                                                                                                                                                                                                                                                             ; 10      ;
; system:SYS|ram:RAM|ramif.ramload[17]~17                                                                                                                                                                                                                                                             ; 10      ;
; system:SYS|ram:RAM|ramif.ramload[16]~16                                                                                                                                                                                                                                                             ; 10      ;
; system:SYS|ram:RAM|ramif.ramload[15]~15                                                                                                                                                                                                                                                             ; 10      ;
; system:SYS|ram:RAM|ramif.ramload[14]~14                                                                                                                                                                                                                                                             ; 10      ;
; system:SYS|ram:RAM|ramif.ramload[13]~13                                                                                                                                                                                                                                                             ; 10      ;
; system:SYS|ram:RAM|ramif.ramload[12]~12                                                                                                                                                                                                                                                             ; 10      ;
; system:SYS|ram:RAM|ramif.ramload[11]~11                                                                                                                                                                                                                                                             ; 10      ;
; system:SYS|ram:RAM|ramif.ramload[10]~10                                                                                                                                                                                                                                                             ; 10      ;
; system:SYS|ram:RAM|ramif.ramload[9]~9                                                                                                                                                                                                                                                               ; 10      ;
; system:SYS|ram:RAM|ramif.ramload[8]~8                                                                                                                                                                                                                                                               ; 10      ;
; system:SYS|ram:RAM|ramif.ramload[7]~7                                                                                                                                                                                                                                                               ; 10      ;
; system:SYS|ram:RAM|ramif.ramload[6]~6                                                                                                                                                                                                                                                               ; 10      ;
; system:SYS|ram:RAM|ramif.ramload[5]~5                                                                                                                                                                                                                                                               ; 10      ;
; system:SYS|ram:RAM|ramif.ramload[4]~4                                                                                                                                                                                                                                                               ; 10      ;
; system:SYS|ram:RAM|ramif.ramload[3]~3                                                                                                                                                                                                                                                               ; 10      ;
; system:SYS|ram:RAM|ramif.ramload[2]~2                                                                                                                                                                                                                                                               ; 10      ;
; system:SYS|ram:RAM|ramif.ramload[1]~1                                                                                                                                                                                                                                                               ; 10      ;
; system:SYS|ram:RAM|ramif.ramload[0]~0                                                                                                                                                                                                                                                               ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                   ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                           ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                         ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                     ; 9       ;
; system:SYS|singlecycle:CPU|datapath:DP|control_unit:CU|cuif.JumpSel[1]~5                                                                                                                                                                                                                            ; 9       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector8~14                                                                                                                                                                                                                                         ; 8       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector3~16                                                                                                                                                                                                                                         ; 8       ;
; system:SYS|singlecycle:CPU|datapath:DP|wsel~4                                                                                                                                                                                                                                                       ; 8       ;
; system:SYS|singlecycle:CPU|datapath:DP|WEN~1                                                                                                                                                                                                                                                        ; 8       ;
; system:SYS|singlecycle:CPU|datapath:DP|wsel~3                                                                                                                                                                                                                                                       ; 8       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector16~18                                                                                                                                                                                                                                        ; 8       ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~64                                                                                                                                                                                                                                                    ; 8       ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~50                                                                                                                                                                                                                                                    ; 8       ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~48                                                                                                                                                                                                                                                    ; 8       ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~46                                                                                                                                                                                                                                                    ; 8       ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~41                                                                                                                                                                                                                                                    ; 8       ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~39                                                                                                                                                                                                                                                    ; 8       ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~32                                                                                                                                                                                                                                                    ; 8       ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~30                                                                                                                                                                                                                                                    ; 8       ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~28                                                                                                                                                                                                                                                    ; 8       ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~26                                                                                                                                                                                                                                                    ; 8       ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~23                                                                                                                                                                                                                                                    ; 8       ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~21                                                                                                                                                                                                                                                    ; 8       ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~19                                                                                                                                                                                                                                                    ; 8       ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~17                                                                                                                                                                                                                                                    ; 8       ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~15                                                                                                                                                                                                                                                    ; 8       ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~13                                                                                                                                                                                                                                                    ; 8       ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~11                                                                                                                                                                                                                                                    ; 8       ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~9                                                                                                                                                                                                                                                     ; 8       ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~7                                                                                                                                                                                                                                                     ; 8       ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~4                                                                                                                                                                                                                                                     ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                     ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]~0                                                                                                                                 ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~12                                                                                                                                                                                                               ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4                                                                                                                                                                                                                         ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1                                                                                                                                                                                                                         ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~14                                                                                                                                                                                                                      ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                           ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4                                                                                                                                                                                                                       ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                     ; 8       ;
; system:SYS|ram:RAM|LessThan1~0                                                                                                                                                                                                                                                                      ; 8       ;
; system:SYS|ram:RAM|ramif.ramload[30]~31                                                                                                                                                                                                                                                             ; 8       ;
; system:SYS|singlecycle:CPU|caches:CM|dcif.imemload[29]~2                                                                                                                                                                                                                                            ; 8       ;
; system:SYS|singlecycle:CPU|caches:CM|dcif.imemload[5]~11                                                                                                                                                                                                                                            ; 8       ;
; system:SYS|singlecycle:CPU|caches:CM|dcif.imemload[2]~13                                                                                                                                                                                                                                            ; 8       ;
; system:SYS|singlecycle:CPU|caches:CM|dcif.imemload[4]~14                                                                                                                                                                                                                                            ; 8       ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~63                                                                                                                                                                                                                                                    ; 8       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                      ; 8       ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~72                                                                                                                                                                                                                                                    ; 7       ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~68                                                                                                                                                                                                                                                    ; 7       ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~67                                                                                                                                                                                                                                                    ; 7       ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~66                                                                                                                                                                                                                                                    ; 7       ;
; system:SYS|singlecycle:CPU|caches:CM|dcif.imemload[15]~16                                                                                                                                                                                                                                           ; 7       ;
; system:SYS|singlecycle:CPU|datapath:DP|control_unit:CU|Equal20~0                                                                                                                                                                                                                                    ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                           ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0                                                                                       ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                           ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                   ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                   ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                  ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                   ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                         ; 7       ;
; system:SYS|singlecycle:CPU|datapath:DP|control_unit:CU|Equal11~0                                                                                                                                                                                                                                    ; 7       ;
; system:SYS|singlecycle:CPU|datapath:DP|control_unit:CU|Equal11~1                                                                                                                                                                                                                                    ; 7       ;
; system:SYS|singlecycle:CPU|caches:CM|dcif.imemload[0]~15                                                                                                                                                                                                                                            ; 7       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                      ; 7       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]                                                                                                                      ; 7       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]                                                                                                                      ; 7       ;
; system:SYS|singlecycle:CPU|datapath:DP|Equal3~0                                                                                                                                                                                                                                                     ; 6       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector4~0                                                                                                                                                                                                                                          ; 6       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector16~10                                                                                                                                                                                                                                        ; 6       ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~70                                                                                                                                                                                                                                                    ; 6       ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~69                                                                                                                                                                                                                                                    ; 6       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector1~8                                                                                                                                                                                                                                          ; 6       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector16~3                                                                                                                                                                                                                                         ; 6       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector24~0                                                                                                                                                                                                                                         ; 6       ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~37                                                                                                                                                                                                                                                    ; 6       ;
; system:SYS|singlecycle:CPU|caches:CM|dcif.imemload[14]~17                                                                                                                                                                                                                                           ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                         ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                     ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                                                                                                                       ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                    ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                    ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                         ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                         ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                               ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                               ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                           ; 6       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                                                                                                                                          ; 6       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sdr~0                                                                                                                                                                                   ; 6       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~116                                                                                                                                                                                                                                       ; 5       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~160                                                                                                                                                                                                                                      ; 5       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~150                                                                                                                                                                                                                                      ; 5       ;
; system:SYS|count[1]                                                                                                                                                                                                                                                                                 ; 5       ;
; nRST_count[0]                                                                                                                                                                                                                                                                                       ; 5       ;
; nRST_count[1]                                                                                                                                                                                                                                                                                       ; 5       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector1~9                                                                                                                                                                                                                                          ; 5       ;
; system:SYS|singlecycle:CPU|caches:CM|dcif.imemload[6]~25                                                                                                                                                                                                                                            ; 5       ;
; system:SYS|singlecycle:CPU|caches:CM|dcif.imemload[7]~24                                                                                                                                                                                                                                            ; 5       ;
; system:SYS|singlecycle:CPU|caches:CM|dcif.imemload[8]~23                                                                                                                                                                                                                                            ; 5       ;
; system:SYS|singlecycle:CPU|caches:CM|dcif.imemload[9]~22                                                                                                                                                                                                                                            ; 5       ;
; system:SYS|singlecycle:CPU|caches:CM|dcif.imemload[10]~21                                                                                                                                                                                                                                           ; 5       ;
; system:SYS|singlecycle:CPU|caches:CM|dcif.imemload[11]~20                                                                                                                                                                                                                                           ; 5       ;
; system:SYS|singlecycle:CPU|caches:CM|dcif.imemload[12]~19                                                                                                                                                                                                                                           ; 5       ;
; system:SYS|singlecycle:CPU|caches:CM|dcif.imemload[13]~18                                                                                                                                                                                                                                           ; 5       ;
; system:SYS|singlecycle:CPU|datapath:DP|control_unit:CU|Selector1~2                                                                                                                                                                                                                                  ; 5       ;
; system:SYS|singlecycle:CPU|datapath:DP|request_unit:RU|dmemREN~0                                                                                                                                                                                                                                    ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                             ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|clear_signal                                                                                                                                                      ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|crc_rom_sr_ena~0                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~23                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~22                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~20                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11                                                                                                                                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0                                                                                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                         ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                           ; 5       ;
; system:SYS|ram:RAM|Equal2~20                                                                                                                                                                                                                                                                        ; 5       ;
; system:SYS|ram:RAM|count[0]                                                                                                                                                                                                                                                                         ; 5       ;
; system:SYS|singlecycle:CPU|datapath:DP|control_unit:CU|Equal13~0                                                                                                                                                                                                                                    ; 5       ;
; system:SYS|singlecycle:CPU|datapath:DP|control_unit:CU|Equal16~0                                                                                                                                                                                                                                    ; 5       ;
; system:SYS|singlecycle:CPU|datapath:DP|control_unit:CU|Equal14~0                                                                                                                                                                                                                                    ; 5       ;
; system:SYS|singlecycle:CPU|datapath:DP|control_unit:CU|Equal0~0                                                                                                                                                                                                                                     ; 5       ;
; system:SYS|count[0]                                                                                                                                                                                                                                                                                 ; 5       ;
; ~QIC_CREATED_GND~I                                                                                                                                                                                                                                                                                  ; 5       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12                                                                                                                                                       ; 5       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]~11                                                                                                                                                       ; 5       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19                                                                                                                   ; 5       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14                                                                                                                   ; 5       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                                                                                                                          ; 5       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal                                                                                                                         ; 5       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                                                                                                                      ; 5       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector1~22                                                                                                                                                                                                                                         ; 4       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~133                                                                                                                                                                                                                                       ; 4       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector16~30                                                                                                                                                                                                                                        ; 4       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~158                                                                                                                                                                                                                                      ; 4       ;
; system:SYS|singlecycle:CPU|datapath:DP|control_unit:CU|WideOr6~4                                                                                                                                                                                                                                    ; 4       ;
; system:SYS|count[2]                                                                                                                                                                                                                                                                                 ; 4       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~61                                                                                                                                                                                                                                 ; 4       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~60                                                                                                                                                                                                                                 ; 4       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~59                                                                                                                                                                                                                                 ; 4       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~56                                                                                                                                                                                                                                 ; 4       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~55                                                                                                                                                                                                                                 ; 4       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~51                                                                                                                                                                                                                                 ; 4       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~50                                                                                                                                                                                                                                 ; 4       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector20~11                                                                                                                                                                                                                                        ; 4       ;
; system:SYS|singlecycle:CPU|datapath:DP|branch_mode~0                                                                                                                                                                                                                                                ; 4       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector24~1                                                                                                                                                                                                                                         ; 4       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector23~4                                                                                                                                                                                                                                         ; 4       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector16~17                                                                                                                                                                                                                                        ; 4       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~77                                                                                                                                                                                                                                        ; 4       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~132                                                                                                                                                                                                                                      ; 4       ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~71                                                                                                                                                                                                                                                    ; 4       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~104                                                                                                                                                                                                                                      ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~8                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~14                                                                                                                                                     ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~4                                                                                                                                                 ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[3]~0                ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                  ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                            ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]~15                                                                                                                                                                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0                                                                                                                                                                                                                       ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                         ; 4       ;
; system:SYS|ram:RAM|count[2]                                                                                                                                                                                                                                                                         ; 4       ;
; system:SYS|ram:RAM|count[1]                                                                                                                                                                                                                                                                         ; 4       ;
; nRST_count[2]                                                                                                                                                                                                                                                                                       ; 4       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4                                                                                                                                                        ; 4       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~6                                                                                                                         ; 4       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                             ; 4       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                             ; 4       ;
; system:SYS|singlecycle:CPU|datapath:DP|pc_next~72                                                                                                                                                                                                                                                   ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector10~14                                                                                                                                                                                                                                        ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~140                                                                                                                                                                                                                                       ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~139                                                                                                                                                                                                                                       ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~138                                                                                                                                                                                                                                       ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~135                                                                                                                                                                                                                                       ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~126                                                                                                                                                                                                                                       ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~125                                                                                                                                                                                                                                       ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~118                                                                                                                                                                                                                                       ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~117                                                                                                                                                                                                                                       ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~174                                                                                                                                                                                                                                      ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~173                                                                                                                                                                                                                                      ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~166                                                                                                                                                                                                                                      ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~165                                                                                                                                                                                                                                      ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~161                                                                                                                                                                                                                                      ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~159                                                                                                                                                                                                                                      ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~151                                                                                                                                                                                                                                      ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~149                                                                                                                                                                                                                                      ; 3       ;
; system:SYS|count[3]                                                                                                                                                                                                                                                                                 ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Decoder0~53                                                                                                                                                                                                                                 ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~1                                                                                                                                                                                ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                                                                                                                                                ; 3       ;
; nRST_count[3]                                                                                                                                                                                                                                                                                       ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector8~12                                                                                                                                                                                                                                         ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector9~11                                                                                                                                                                                                                                         ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector9~5                                                                                                                                                                                                                                          ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector9~4                                                                                                                                                                                                                                          ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector0~13                                                                                                                                                                                                                                         ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector1~20                                                                                                                                                                                                                                         ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector10~11                                                                                                                                                                                                                                        ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector10~4                                                                                                                                                                                                                                         ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector0~3                                                                                                                                                                                                                                          ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector11~11                                                                                                                                                                                                                                        ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector12~8                                                                                                                                                                                                                                         ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector13~8                                                                                                                                                                                                                                         ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector14~8                                                                                                                                                                                                                                         ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector15~8                                                                                                                                                                                                                                         ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector4~9                                                                                                                                                                                                                                          ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector5~8                                                                                                                                                                                                                                          ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector18~8                                                                                                                                                                                                                                         ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector19~8                                                                                                                                                                                                                                         ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector24~10                                                                                                                                                                                                                                        ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector25~8                                                                                                                                                                                                                                         ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~139                                                                                                                                                                                                                                      ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector26~8                                                                                                                                                                                                                                         ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector27~8                                                                                                                                                                                                                                         ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector16~28                                                                                                                                                                                                                                        ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector2~10                                                                                                                                                                                                                                         ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~94                                                                                                                                                                                                                                        ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector3~15                                                                                                                                                                                                                                         ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~80                                                                                                                                                                                                                                        ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector29~8                                                                                                                                                                                                                                         ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~133                                                                                                                                                                                                                                      ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector28~10                                                                                                                                                                                                                                        ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector31~8                                                                                                                                                                                                                                         ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~122                                                                                                                                                                                                                                      ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~111                                                                                                                                                                                                                                      ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector30~10                                                                                                                                                                                                                                        ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~74                                                                                                                                                                                                                                        ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~35                                                                                                                                                                                                                                                    ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~34                                                                                                                                                                                                                                                    ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|port_b~33                                                                                                                                                                                                                                                    ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|control_unit:CU|Equal5~0                                                                                                                                                                                                                                     ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|control_unit:CU|Equal16~1                                                                                                                                                                                                                                    ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|pcplus4[31]~58                                                                                                                                                                                                                                               ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|pcplus4[30]~56                                                                                                                                                                                                                                               ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|pcplus4[29]~54                                                                                                                                                                                                                                               ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|pcplus4[28]~52                                                                                                                                                                                                                                               ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|pcplus4[27]~50                                                                                                                                                                                                                                               ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|pcplus4[26]~48                                                                                                                                                                                                                                               ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|pcplus4[25]~46                                                                                                                                                                                                                                               ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|pcplus4[24]~44                                                                                                                                                                                                                                               ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|pcplus4[23]~42                                                                                                                                                                                                                                               ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|pcplus4[22]~40                                                                                                                                                                                                                                               ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|pcplus4[21]~38                                                                                                                                                                                                                                               ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|pcplus4[20]~36                                                                                                                                                                                                                                               ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|pcplus4[19]~34                                                                                                                                                                                                                                               ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|pcplus4[18]~32                                                                                                                                                                                                                                               ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|pcplus4[17]~30                                                                                                                                                                                                                                               ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|pcplus4[16]~28                                                                                                                                                                                                                                               ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|pcplus4[15]~26                                                                                                                                                                                                                                               ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|pcplus4[14]~24                                                                                                                                                                                                                                               ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|pcplus4[13]~22                                                                                                                                                                                                                                               ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|pcplus4[12]~20                                                                                                                                                                                                                                               ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|pcplus4[11]~18                                                                                                                                                                                                                                               ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|pcplus4[10]~16                                                                                                                                                                                                                                               ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|pcplus4[9]~14                                                                                                                                                                                                                                                ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|pcplus4[8]~12                                                                                                                                                                                                                                                ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|pcplus4[7]~10                                                                                                                                                                                                                                                ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|pcplus4[6]~8                                                                                                                                                                                                                                                 ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|pcplus4[5]~6                                                                                                                                                                                                                                                 ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|pcplus4[4]~4                                                                                                                                                                                                                                                 ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|pcplus4[3]~2                                                                                                                                                                                                                                                 ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|pcplus4[2]~0                                                                                                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated|counter_reg_bit[2]~0 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~6                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~4                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~3                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~2                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~1                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[2]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[5]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[8]                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[11]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[14]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize|dffs[17]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~0                                                                                                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|LPM_SHIFTREG:trigger_config_deserialize|dffs[0]                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~4                                                                                                                                                         ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:segment_offset_config_deserialize|dffs[0]                                                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated|counter_reg_bit[1]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated|counter_reg_bit[2]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter|cntr_tei:auto_generated|counter_reg_bit[0]   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[0]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[2]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[1]                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[3]                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                             ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~13                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3                                                                                                                                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~0                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                               ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                    ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|program_counter:PC|pcif.pc_out[1]                                                                                                                                                                                                                            ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|program_counter:PC|pcif.pc_out[0]                                                                                                                                                                                                                            ; 3       ;
; system:SYS|ram:RAM|count[3]                                                                                                                                                                                                                                                                         ; 3       ;
; system:SYS|singlecycle:CPU|caches:CM|instr[27]                                                                                                                                                                                                                                                      ; 3       ;
; system:SYS|singlecycle:CPU|caches:CM|dcif.imemload[30]~1                                                                                                                                                                                                                                            ; 3       ;
; system:SYS|singlecycle:CPU|caches:CM|instr[31]                                                                                                                                                                                                                                                      ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|control_unit:CU|Equal24~1                                                                                                                                                                                                                                    ; 3       ;
; system:SYS|singlecycle:CPU|datapath:DP|control_unit:CU|Equal26~0                                                                                                                                                                                                                                    ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                                                                                                                                          ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                          ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                          ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                          ; 3       ;
; system:SYS|ram:RAM|ramif.ramload[30]~30                                                                                                                                                                                                                                                             ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                                                                                                                                                    ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                                                                                                                                                    ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                                                                                                                                                    ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                                                                                                                                                    ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                                                                                                                                                    ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                                                                                                                                                    ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                                                                                                                                                    ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                                                                                                                                                    ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                                                                                                                                                    ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                                                                                                                                                    ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                                                                                                                                                    ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                                                                                                                                    ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                                                                                                                                                    ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                                                                                                                                    ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                                                                                                                                                    ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                                                                                                                                                    ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                                                                                                                                    ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                                                                                                                                    ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                                                                                                                                    ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                                                                                                                                    ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                                                                    ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                                                                                                                                    ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                                                                                                                                     ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                                                                                                                                     ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                                                                                     ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                                                                                     ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                                                                                     ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                     ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                     ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                                     ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                                                                                     ; 3       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                                                                                     ; 3       ;
; system:SYS|ramaddr~45_wirecell                                                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector0~14                                                                                                                                                                                                                                         ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector1~23                                                                                                                                                                                                                                         ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector11~13                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~152                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~151                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~150                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~149                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~148                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~147                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~146                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~145                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~144                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector9~13                                                                                                                                                                                                                                         ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~143                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~142                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~141                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~184                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~183                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~182                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector21~14                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~137                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector8~13                                                                                                                                                                                                                                         ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~136                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~134                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~181                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~132                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~131                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~130                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~129                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~128                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector10~13                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~127                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~124                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~123                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~122                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~121                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~120                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector11~12                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~119                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~180                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~179                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~178                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~177                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~176                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector21~13                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~175                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~172                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~171                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~170                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~169                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~168                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector20~12                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~167                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~164                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~163                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector23~14                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~162                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~157                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~156                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~155                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~154                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector30~11                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~153                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector22~11                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~152                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~148                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~147                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~146                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~145                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector8~6                                                                                                                                                                                                                                          ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector22~10                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector22~9                                                                                                                                                                                                                                         ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector23~13                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector23~12                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector17~8                                                                                                                                                                                                                                         ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector17~7                                                                                                                                                                                                                                         ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector6~8                                                                                                                                                                                                                                          ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector6~7                                                                                                                                                                                                                                          ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~115                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~113                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector7~15                                                                                                                                                                                                                                         ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector7~14                                                                                                                                                                                                                                         ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~112                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~144                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~142                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~141                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector20~10                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector20~9                                                                                                                                                                                                                                         ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~110                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~138                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~136                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector21~12                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector21~11                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~108                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector21~4                                                                                                                                                                                                                                         ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~106                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~105                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~104                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~103                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~102                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~101                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~100                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~99                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~98                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~97                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~96                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~95                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~93                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector2~1                                                                                                                                                                                                                                          ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~92                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~91                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~90                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~89                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~88                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~87                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~86                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~85                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector2~0                                                                                                                                                                                                                                          ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~84                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~83                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~82                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~81                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~79                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector28~7                                                                                                                                                                                                                                         ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector3~6                                                                                                                                                                                                                                          ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftLeft0~75                                                                                                                                                                                                                                        ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|Selector28~0                                                                                                                                                                                                                                         ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~129                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~128                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~127                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~126                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~125                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~124                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~123                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~117                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~116                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~115                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~114                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~113                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~112                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~110                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~109                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~108                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~107                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~106                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~105                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux59~19                                                                                                                                                                                                                                    ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux59~9                                                                                                                                                                                                                                     ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~101                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~100                                                                                                                                                                                                                                      ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~99                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~98                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux60~19                                                                                                                                                                                                                                    ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux60~9                                                                                                                                                                                                                                     ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~96                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~95                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux61~19                                                                                                                                                                                                                                    ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux61~9                                                                                                                                                                                                                                     ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|alu:ALU|ShiftRight0~93                                                                                                                                                                                                                                       ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[15][3]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[12][3]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[13][3]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[14][3]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[2][3]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[1][3]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[3][3]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[7][3]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[4][3]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[5][3]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[6][3]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[11][3]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[8][3]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[10][3]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[9][3]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[31][3]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[19][3]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[23][3]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[27][3]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[28][3]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[16][3]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[24][3]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[20][3]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[30][3]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[18][3]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[26][3]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[22][3]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[29][3]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[17][3]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[21][3]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[25][3]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[15][4]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[12][4]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[13][4]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[14][4]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[2][4]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[1][4]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[3][4]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[11][4]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[8][4]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[10][4]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[9][4]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[7][4]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[4][4]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[5][4]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[6][4]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[31][4]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[19][4]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[27][4]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[23][4]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[28][4]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[16][4]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[20][4]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[24][4]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[30][4]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[18][4]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[22][4]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[26][4]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[29][4]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[17][4]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[25][4]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[21][4]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux62~19                                                                                                                                                                                                                                    ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux62~9                                                                                                                                                                                                                                     ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[15][1]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[12][1]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[13][1]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[14][1]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[2][1]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[1][1]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[3][1]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[7][1]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[4][1]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[5][1]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[6][1]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[11][1]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[8][1]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[10][1]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[9][1]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[31][1]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[19][1]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[23][1]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[27][1]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[28][1]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[16][1]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[24][1]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[20][1]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[30][1]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[18][1]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[26][1]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[22][1]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[29][1]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[17][1]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[21][1]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[25][1]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[15][2]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[12][2]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[13][2]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[14][2]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[2][2]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[1][2]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[3][2]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[11][2]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[8][2]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[10][2]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[9][2]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[7][2]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[4][2]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[5][2]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[6][2]                                                                                                                                                                                                                             ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[31][2]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[19][2]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[27][2]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[23][2]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[28][2]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[16][2]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[20][2]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[24][2]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[30][2]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[18][2]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[22][2]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[26][2]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[29][2]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[17][2]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[25][2]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[21][2]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux32~19                                                                                                                                                                                                                                    ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[15][31]                                                                                                                                                                                                                           ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[12][31]                                                                                                                                                                                                                           ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[13][31]                                                                                                                                                                                                                           ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[14][31]                                                                                                                                                                                                                           ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[2][31]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[1][31]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[3][31]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[11][31]                                                                                                                                                                                                                           ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[8][31]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[10][31]                                                                                                                                                                                                                           ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[9][31]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[7][31]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[4][31]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[5][31]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[6][31]                                                                                                                                                                                                                            ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux32~9                                                                                                                                                                                                                                     ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[31][31]                                                                                                                                                                                                                           ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[19][31]                                                                                                                                                                                                                           ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[27][31]                                                                                                                                                                                                                           ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[23][31]                                                                                                                                                                                                                           ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[28][31]                                                                                                                                                                                                                           ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[16][31]                                                                                                                                                                                                                           ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[20][31]                                                                                                                                                                                                                           ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[24][31]                                                                                                                                                                                                                           ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[30][31]                                                                                                                                                                                                                           ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[18][31]                                                                                                                                                                                                                           ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[22][31]                                                                                                                                                                                                                           ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[26][31]                                                                                                                                                                                                                           ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[29][31]                                                                                                                                                                                                                           ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[17][31]                                                                                                                                                                                                                           ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[25][31]                                                                                                                                                                                                                           ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[21][31]                                                                                                                                                                                                                           ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|Mux33~19                                                                                                                                                                                                                                    ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[31][30]                                                                                                                                                                                                                           ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[19][30]                                                                                                                                                                                                                           ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[23][30]                                                                                                                                                                                                                           ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[27][30]                                                                                                                                                                                                                           ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[28][30]                                                                                                                                                                                                                           ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[16][30]                                                                                                                                                                                                                           ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[24][30]                                                                                                                                                                                                                           ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[20][30]                                                                                                                                                                                                                           ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[30][30]                                                                                                                                                                                                                           ; 2       ;
; system:SYS|singlecycle:CPU|datapath:DP|register_file:RF|registers[18][30]                                                                                                                                                                                                                           ; 2       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_cr14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 128          ; 6            ; 128          ; 6            ; yes                    ; no                      ; yes                    ; no                      ; 768    ; 128                         ; 6                           ; 128                         ; 6                           ; 768                 ; 1    ; None ; M9K_X37_Y37_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; Old data        ; Old data        ;
; system:SYS|ram:RAM|altsyncram:altsyncram_component|altsyncram_99f1:auto_generated|altsyncram_fta2:altsyncram1|ALTSYNCRAM                                                                              ; AUTO ; True Dual Port   ; Dual Clocks ; 16384        ; 32           ; 16384        ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 524288 ; 16384                       ; 32                          ; 16384                       ; 32                          ; 524288              ; 64   ; None ; M9K_X37_Y31_N0, M9K_X64_Y31_N0, M9K_X51_Y21_N0, M9K_X51_Y23_N0, M9K_X37_Y28_N0, M9K_X37_Y27_N0, M9K_X51_Y39_N0, M9K_X51_Y37_N0, M9K_X64_Y28_N0, M9K_X37_Y32_N0, M9K_X64_Y21_N0, M9K_X51_Y26_N0, M9K_X51_Y22_N0, M9K_X64_Y22_N0, M9K_X51_Y33_N0, M9K_X51_Y32_N0, M9K_X64_Y26_N0, M9K_X51_Y24_N0, M9K_X51_Y27_N0, M9K_X51_Y25_N0, M9K_X64_Y24_N0, M9K_X64_Y25_N0, M9K_X51_Y28_N0, M9K_X51_Y29_N0, M9K_X37_Y36_N0, M9K_X37_Y35_N0, M9K_X64_Y42_N0, M9K_X64_Y35_N0, M9K_X64_Y40_N0, M9K_X64_Y38_N0, M9K_X64_Y39_N0, M9K_X51_Y36_N0, M9K_X64_Y33_N0, M9K_X78_Y33_N0, M9K_X64_Y34_N0, M9K_X78_Y32_N0, M9K_X78_Y28_N0, M9K_X78_Y27_N0, M9K_X78_Y39_N0, M9K_X78_Y35_N0, M9K_X51_Y40_N0, M9K_X78_Y38_N0, M9K_X78_Y36_N0, M9K_X78_Y37_N0, M9K_X64_Y32_N0, M9K_X104_Y32_N0, M9K_X64_Y41_N0, M9K_X78_Y30_N0, M9K_X64_Y29_N0, M9K_X78_Y29_N0, M9K_X78_Y34_N0, M9K_X51_Y35_N0, M9K_X64_Y23_N0, M9K_X64_Y27_N0, M9K_X37_Y30_N0, M9K_X37_Y33_N0, M9K_X51_Y41_N0, M9K_X51_Y38_N0, M9K_X51_Y30_N0, M9K_X64_Y30_N0, M9K_X78_Y31_N0, M9K_X51_Y31_N0, M9K_X37_Y34_N0, M9K_X51_Y34_N0 ; Don't care           ; Old data        ; Old data        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------+
; Other Routing Usage Summary                           ;
+-----------------------------+-------------------------+
; Other Routing Resource Type ; Usage                   ;
+-----------------------------+-------------------------+
; Block interconnects         ; 7,527 / 342,891 ( 2 % ) ;
; C16 interconnects           ; 281 / 10,120 ( 3 % )    ;
; C4 interconnects            ; 4,701 / 209,544 ( 2 % ) ;
; Direct links                ; 628 / 342,891 ( < 1 % ) ;
; Global clocks               ; 4 / 20 ( 20 % )         ;
; Local interconnects         ; 1,722 / 119,088 ( 1 % ) ;
; R24 interconnects           ; 316 / 9,963 ( 3 % )     ;
; R4 interconnects            ; 5,440 / 289,782 ( 2 % ) ;
+-----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.54) ; Number of LABs  (Total = 244) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 5                             ;
; 2                                           ; 1                             ;
; 3                                           ; 2                             ;
; 4                                           ; 3                             ;
; 5                                           ; 4                             ;
; 6                                           ; 5                             ;
; 7                                           ; 6                             ;
; 8                                           ; 4                             ;
; 9                                           ; 4                             ;
; 10                                          ; 5                             ;
; 11                                          ; 7                             ;
; 12                                          ; 10                            ;
; 13                                          ; 11                            ;
; 14                                          ; 33                            ;
; 15                                          ; 37                            ;
; 16                                          ; 107                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.98) ; Number of LABs  (Total = 244) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 143                           ;
; 1 Clock                            ; 170                           ;
; 1 Clock enable                     ; 45                            ;
; 1 Sync. clear                      ; 3                             ;
; 1 Sync. load                       ; 6                             ;
; 2 Clock enables                    ; 108                           ;
; 2 Clocks                           ; 8                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.62) ; Number of LABs  (Total = 244) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 3                             ;
; 1                                            ; 6                             ;
; 2                                            ; 0                             ;
; 3                                            ; 1                             ;
; 4                                            ; 2                             ;
; 5                                            ; 1                             ;
; 6                                            ; 3                             ;
; 7                                            ; 0                             ;
; 8                                            ; 2                             ;
; 9                                            ; 1                             ;
; 10                                           ; 6                             ;
; 11                                           ; 4                             ;
; 12                                           ; 6                             ;
; 13                                           ; 2                             ;
; 14                                           ; 5                             ;
; 15                                           ; 20                            ;
; 16                                           ; 37                            ;
; 17                                           ; 5                             ;
; 18                                           ; 10                            ;
; 19                                           ; 8                             ;
; 20                                           ; 20                            ;
; 21                                           ; 10                            ;
; 22                                           ; 8                             ;
; 23                                           ; 8                             ;
; 24                                           ; 12                            ;
; 25                                           ; 5                             ;
; 26                                           ; 8                             ;
; 27                                           ; 2                             ;
; 28                                           ; 11                            ;
; 29                                           ; 4                             ;
; 30                                           ; 7                             ;
; 31                                           ; 1                             ;
; 32                                           ; 26                            ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 10.66) ; Number of LABs  (Total = 244) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 3                             ;
; 1                                                ; 16                            ;
; 2                                                ; 11                            ;
; 3                                                ; 8                             ;
; 4                                                ; 18                            ;
; 5                                                ; 8                             ;
; 6                                                ; 5                             ;
; 7                                                ; 16                            ;
; 8                                                ; 13                            ;
; 9                                                ; 12                            ;
; 10                                               ; 13                            ;
; 11                                               ; 12                            ;
; 12                                               ; 13                            ;
; 13                                               ; 9                             ;
; 14                                               ; 12                            ;
; 15                                               ; 13                            ;
; 16                                               ; 23                            ;
; 17                                               ; 4                             ;
; 18                                               ; 8                             ;
; 19                                               ; 2                             ;
; 20                                               ; 8                             ;
; 21                                               ; 4                             ;
; 22                                               ; 3                             ;
; 23                                               ; 2                             ;
; 24                                               ; 4                             ;
; 25                                               ; 1                             ;
; 26                                               ; 2                             ;
; 27                                               ; 1                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 21.53) ; Number of LABs  (Total = 244) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 4                             ;
; 3                                            ; 4                             ;
; 4                                            ; 8                             ;
; 5                                            ; 4                             ;
; 6                                            ; 10                            ;
; 7                                            ; 2                             ;
; 8                                            ; 1                             ;
; 9                                            ; 3                             ;
; 10                                           ; 1                             ;
; 11                                           ; 2                             ;
; 12                                           ; 6                             ;
; 13                                           ; 7                             ;
; 14                                           ; 7                             ;
; 15                                           ; 6                             ;
; 16                                           ; 14                            ;
; 17                                           ; 4                             ;
; 18                                           ; 2                             ;
; 19                                           ; 7                             ;
; 20                                           ; 6                             ;
; 21                                           ; 8                             ;
; 22                                           ; 11                            ;
; 23                                           ; 6                             ;
; 24                                           ; 4                             ;
; 25                                           ; 6                             ;
; 26                                           ; 5                             ;
; 27                                           ; 7                             ;
; 28                                           ; 9                             ;
; 29                                           ; 6                             ;
; 30                                           ; 16                            ;
; 31                                           ; 7                             ;
; 32                                           ; 25                            ;
; 33                                           ; 17                            ;
; 34                                           ; 15                            ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 106          ; 0            ; 106          ; 0            ; 0            ; 110       ; 106          ; 0            ; 110       ; 110       ; 0            ; 50           ; 0            ; 0            ; 23           ; 0            ; 50           ; 23           ; 0            ; 0            ; 0            ; 50           ; 0            ; 0            ; 0            ; 0            ; 0            ; 110       ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 110          ; 4            ; 110          ; 110          ; 0         ; 4            ; 110          ; 0         ; 0         ; 110          ; 60           ; 110          ; 110          ; 87           ; 110          ; 60           ; 87           ; 110          ; 110          ; 110          ; 60           ; 110          ; 110          ; 110          ; 110          ; 110          ; 0         ; 110          ; 110          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[16]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[17]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[10]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[11]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[12]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[13]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[14]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[15]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[16]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[17]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[10]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[11]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[12]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[13]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[14]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[15]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                 ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|dffs[0] ; 0.124             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|dffs[0] ; 0.124             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|dffs[0] ; 0.123             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|dffs[0] ; 0.123             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|dffs[0] ; 0.123             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|dffs[0] ; 0.123             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_i6j:auto_generated|counter_reg_bit[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out|dffs[0] ; 0.123             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 7 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device EP4CE115F29C7 for design "singlecycle"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (171122): Fitter is preserving placement for 84.33 percent of the design from 1 Post-Fit partitions and 0 imported partitions of 4 total partitions
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'singlecycle.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332125): Found combinational loop of 291 nodes
    Warning (332126): Node "SYS|ramaddr~45|combout"
    Warning (332126): Node "SYS|RAM|Equal2~8|datad"
    Warning (332126): Node "SYS|RAM|Equal2~8|combout"
    Warning (332126): Node "SYS|RAM|Equal2~9|dataa"
    Warning (332126): Node "SYS|RAM|Equal2~9|combout"
    Warning (332126): Node "SYS|RAM|Equal2~20|datab"
    Warning (332126): Node "SYS|RAM|Equal2~20|combout"
    Warning (332126): Node "SYS|RAM|always1~0|dataa"
    Warning (332126): Node "SYS|RAM|always1~0|combout"
    Warning (332126): Node "SYS|CPU|CC|ccif.iwait[0]~2|datac"
    Warning (332126): Node "SYS|CPU|CC|ccif.iwait[0]~2|combout"
    Warning (332126): Node "SYS|CPU|CM|dcif.imemload[28]~3|datab"
    Warning (332126): Node "SYS|CPU|CM|dcif.imemload[28]~3|combout"
    Warning (332126): Node "SYS|CPU|DP|CU|Equal28~2|dataa"
    Warning (332126): Node "SYS|CPU|DP|CU|Equal28~2|combout"
    Warning (332126): Node "SYS|ramaddr~46|datab"
    Warning (332126): Node "SYS|ramaddr~46|combout"
    Warning (332126): Node "SYS|ramaddr~48|dataa"
    Warning (332126): Node "SYS|ramaddr~48|combout"
    Warning (332126): Node "SYS|RAM|Equal2~8|datab"
    Warning (332126): Node "SYS|ramaddr~1|dataa"
    Warning (332126): Node "SYS|ramaddr~1|combout"
    Warning (332126): Node "SYS|ramaddr~3|datab"
    Warning (332126): Node "SYS|ramaddr~3|combout"
    Warning (332126): Node "SYS|RAM|Equal2~0|dataa"
    Warning (332126): Node "SYS|RAM|Equal2~0|combout"
    Warning (332126): Node "SYS|RAM|Equal2~4|datad"
    Warning (332126): Node "SYS|RAM|Equal2~4|combout"
    Warning (332126): Node "SYS|RAM|Equal2~20|dataa"
    Warning (332126): Node "SYS|ramaddr~0|datac"
    Warning (332126): Node "SYS|ramaddr~0|combout"
    Warning (332126): Node "SYS|ramaddr~3|datac"
    Warning (332126): Node "SYS|ramaddr~5|dataa"
    Warning (332126): Node "SYS|ramaddr~5|combout"
    Warning (332126): Node "SYS|ramaddr~6|datab"
    Warning (332126): Node "SYS|ramaddr~6|combout"
    Warning (332126): Node "SYS|RAM|Equal2~0|datac"
    Warning (332126): Node "SYS|ramaddr~4|datac"
    Warning (332126): Node "SYS|ramaddr~4|combout"
    Warning (332126): Node "SYS|ramaddr~6|datac"
    Warning (332126): Node "SYS|ramaddr~49|datac"
    Warning (332126): Node "SYS|ramaddr~49|combout"
    Warning (332126): Node "SYS|ramaddr~54|datad"
    Warning (332126): Node "SYS|ramaddr~54|combout"
    Warning (332126): Node "SYS|RAM|Equal2~12|datab"
    Warning (332126): Node "SYS|RAM|Equal2~12|combout"
    Warning (332126): Node "SYS|RAM|Equal2~14|dataa"
    Warning (332126): Node "SYS|RAM|Equal2~14|combout"
    Warning (332126): Node "SYS|RAM|Equal2~20|datac"
    Warning (332126): Node "SYS|ramaddr~55|dataa"
    Warning (332126): Node "SYS|ramaddr~55|combout"
    Warning (332126): Node "SYS|RAM|Equal2~12|datad"
    Warning (332126): Node "SYS|ramaddr~56|datad"
    Warning (332126): Node "SYS|ramaddr~56|combout"
    Warning (332126): Node "SYS|RAM|Equal2~13|datac"
    Warning (332126): Node "SYS|RAM|Equal2~13|combout"
    Warning (332126): Node "SYS|RAM|Equal2~14|datab"
    Warning (332126): Node "SYS|ramaddr~57|datad"
    Warning (332126): Node "SYS|ramaddr~57|combout"
    Warning (332126): Node "SYS|RAM|Equal2~13|dataa"
    Warning (332126): Node "SYS|ramaddr~52|datad"
    Warning (332126): Node "SYS|ramaddr~52|combout"
    Warning (332126): Node "SYS|RAM|Equal2~11|datab"
    Warning (332126): Node "SYS|RAM|Equal2~11|combout"
    Warning (332126): Node "SYS|RAM|Equal2~14|datac"
    Warning (332126): Node "SYS|ramaddr~53|datad"
    Warning (332126): Node "SYS|ramaddr~53|combout"
    Warning (332126): Node "SYS|RAM|Equal2~11|datad"
    Warning (332126): Node "SYS|ramaddr~51|datad"
    Warning (332126): Node "SYS|ramaddr~51|combout"
    Warning (332126): Node "SYS|RAM|Equal2~10|datab"
    Warning (332126): Node "SYS|RAM|Equal2~10|combout"
    Warning (332126): Node "SYS|RAM|Equal2~14|datad"
    Warning (332126): Node "SYS|ramaddr~50|dataa"
    Warning (332126): Node "SYS|ramaddr~50|combout"
    Warning (332126): Node "SYS|RAM|Equal2~10|datad"
    Warning (332126): Node "SYS|ramaddr~59|datab"
    Warning (332126): Node "SYS|ramaddr~59|combout"
    Warning (332126): Node "SYS|RAM|Equal2~15|dataa"
    Warning (332126): Node "SYS|RAM|Equal2~15|combout"
    Warning (332126): Node "SYS|RAM|Equal2~19|dataa"
    Warning (332126): Node "SYS|RAM|Equal2~19|combout"
    Warning (332126): Node "SYS|RAM|Equal2~20|datad"
    Warning (332126): Node "SYS|ramaddr~58|datad"
    Warning (332126): Node "SYS|ramaddr~58|combout"
    Warning (332126): Node "SYS|RAM|Equal2~15|datad"
    Warning (332126): Node "SYS|ramaddr~60|datad"
    Warning (332126): Node "SYS|ramaddr~60|combout"
    Warning (332126): Node "SYS|RAM|Equal2~16|datab"
    Warning (332126): Node "SYS|RAM|Equal2~16|combout"
    Warning (332126): Node "SYS|RAM|Equal2~19|datab"
    Warning (332126): Node "SYS|ramaddr~61|datad"
    Warning (332126): Node "SYS|ramaddr~61|combout"
    Warning (332126): Node "SYS|RAM|Equal2~16|datad"
    Warning (332126): Node "SYS|ramaddr~64|datad"
    Warning (332126): Node "SYS|ramaddr~64|combout"
    Warning (332126): Node "SYS|RAM|Equal2~18|dataa"
    Warning (332126): Node "SYS|RAM|Equal2~18|combout"
    Warning (332126): Node "SYS|RAM|Equal2~19|datac"
    Warning (332126): Node "SYS|ramaddr~65|datad"
    Warning (332126): Node "SYS|ramaddr~65|combout"
    Warning (332126): Node "SYS|RAM|Equal2~18|datac"
    Warning (332126): Node "SYS|ramaddr~62|datad"
    Warning (332126): Node "SYS|ramaddr~62|combout"
    Warning (332126): Node "SYS|RAM|Equal2~17|datab"
    Warning (332126): Node "SYS|RAM|Equal2~17|combout"
    Warning (332126): Node "SYS|RAM|Equal2~19|datad"
    Warning (332126): Node "SYS|ramaddr~63|datad"
    Warning (332126): Node "SYS|ramaddr~63|combout"
    Warning (332126): Node "SYS|RAM|Equal2~17|dataa"
    Warning (332126): Node "SYS|ramaddr~38|dataa"
    Warning (332126): Node "SYS|ramaddr~38|combout"
    Warning (332126): Node "SYS|ramaddr~39|dataa"
    Warning (332126): Node "SYS|ramaddr~39|combout"
    Warning (332126): Node "SYS|RAM|Equal2~7|dataa"
    Warning (332126): Node "SYS|RAM|Equal2~7|combout"
    Warning (332126): Node "SYS|RAM|Equal2~9|datad"
    Warning (332126): Node "SYS|ramaddr~37|datac"
    Warning (332126): Node "SYS|ramaddr~37|combout"
    Warning (332126): Node "SYS|ramaddr~39|datad"
    Warning (332126): Node "SYS|ramaddr~41|dataa"
    Warning (332126): Node "SYS|ramaddr~41|combout"
    Warning (332126): Node "SYS|ramaddr~42|datac"
    Warning (332126): Node "SYS|ramaddr~42|combout"
    Warning (332126): Node "SYS|RAM|Equal2~7|datac"
    Warning (332126): Node "SYS|ramaddr~40|datab"
    Warning (332126): Node "SYS|ramaddr~40|combout"
    Warning (332126): Node "SYS|ramaddr~42|datad"
    Warning (332126): Node "SYS|ramaddr~32|dataa"
    Warning (332126): Node "SYS|ramaddr~32|combout"
    Warning (332126): Node "SYS|ramaddr~33|dataa"
    Warning (332126): Node "SYS|ramaddr~33|combout"
    Warning (332126): Node "SYS|RAM|Equal2~6|datac"
    Warning (332126): Node "SYS|RAM|Equal2~6|combout"
    Warning (332126): Node "SYS|RAM|Equal2~9|datab"
    Warning (332126): Node "SYS|ramaddr~31|datac"
    Warning (332126): Node "SYS|ramaddr~31|combout"
    Warning (332126): Node "SYS|ramaddr~33|datad"
    Warning (332126): Node "SYS|ramaddr~44|datac"
    Warning (332126): Node "SYS|ramaddr~44|combout"
    Warning (332126): Node "SYS|ramaddr~45|datab"
    Warning (332126): Node "SYS|ramaddr~35|dataa"
    Warning (332126): Node "SYS|ramaddr~35|combout"
    Warning (332126): Node "SYS|ramaddr~36|datac"
    Warning (332126): Node "SYS|ramaddr~36|combout"
    Warning (332126): Node "SYS|RAM|Equal2~6|dataa"
    Warning (332126): Node "SYS|ramaddr~26|datac"
    Warning (332126): Node "SYS|ramaddr~26|combout"
    Warning (332126): Node "SYS|ramaddr~27|datac"
    Warning (332126): Node "SYS|ramaddr~27|combout"
    Warning (332126): Node "SYS|RAM|Equal2~5|dataa"
    Warning (332126): Node "SYS|RAM|Equal2~5|combout"
    Warning (332126): Node "SYS|RAM|Equal2~9|datac"
    Warning (332126): Node "SYS|ramaddr~28|datac"
    Warning (332126): Node "SYS|ramaddr~28|combout"
    Warning (332126): Node "SYS|ramaddr~30|datab"
    Warning (332126): Node "SYS|ramaddr~30|combout"
    Warning (332126): Node "SYS|RAM|Equal2~5|datac"
    Warning (332126): Node "SYS|ramaddr~20|datac"
    Warning (332126): Node "SYS|ramaddr~20|combout"
    Warning (332126): Node "SYS|ramaddr~21|datab"
    Warning (332126): Node "SYS|ramaddr~21|combout"
    Warning (332126): Node "SYS|RAM|Equal2~3|datab"
    Warning (332126): Node "SYS|RAM|Equal2~3|combout"
    Warning (332126): Node "SYS|RAM|Equal2~4|datac"
    Warning (332126): Node "SYS|ramaddr~22|datac"
    Warning (332126): Node "SYS|ramaddr~22|combout"
    Warning (332126): Node "SYS|ramaddr~24|datab"
    Warning (332126): Node "SYS|ramaddr~24|combout"
    Warning (332126): Node "SYS|RAM|Equal2~3|dataa"
    Warning (332126): Node "SYS|ramaddr~13|datab"
    Warning (332126): Node "SYS|ramaddr~13|combout"
    Warning (332126): Node "SYS|ramaddr~15|datab"
    Warning (332126): Node "SYS|ramaddr~15|combout"
    Warning (332126): Node "SYS|RAM|Equal2~2|datad"
    Warning (332126): Node "SYS|RAM|Equal2~2|combout"
    Warning (332126): Node "SYS|RAM|Equal2~4|datab"
    Warning (332126): Node "SYS|ramaddr~16|datab"
    Warning (332126): Node "SYS|ramaddr~16|combout"
    Warning (332126): Node "SYS|ramaddr~18|datab"
    Warning (332126): Node "SYS|ramaddr~18|combout"
    Warning (332126): Node "SYS|RAM|Equal2~2|dataa"
    Warning (332126): Node "SYS|ramaddr~7|datac"
    Warning (332126): Node "SYS|ramaddr~7|combout"
    Warning (332126): Node "SYS|ramaddr~9|dataa"
    Warning (332126): Node "SYS|ramaddr~9|combout"
    Warning (332126): Node "SYS|RAM|Equal2~1|datac"
    Warning (332126): Node "SYS|RAM|Equal2~1|combout"
    Warning (332126): Node "SYS|RAM|Equal2~4|dataa"
    Warning (332126): Node "SYS|ramaddr~10|datac"
    Warning (332126): Node "SYS|ramaddr~10|combout"
    Warning (332126): Node "SYS|ramaddr~12|datab"
    Warning (332126): Node "SYS|ramaddr~12|combout"
    Warning (332126): Node "SYS|RAM|Equal2~1|dataa"
    Warning (332126): Node "SYS|ramaddr~11|datac"
    Warning (332126): Node "SYS|ramaddr~11|combout"
    Warning (332126): Node "SYS|ramaddr~12|datad"
    Warning (332126): Node "SYS|ramaddr~8|datac"
    Warning (332126): Node "SYS|ramaddr~8|combout"
    Warning (332126): Node "SYS|ramaddr~9|datad"
    Warning (332126): Node "SYS|ramaddr~17|datad"
    Warning (332126): Node "SYS|ramaddr~17|combout"
    Warning (332126): Node "SYS|ramaddr~18|datac"
    Warning (332126): Node "SYS|ramaddr~14|dataa"
    Warning (332126): Node "SYS|ramaddr~14|combout"
    Warning (332126): Node "SYS|ramaddr~15|datac"
    Warning (332126): Node "SYS|ramaddr~23|datac"
    Warning (332126): Node "SYS|ramaddr~23|combout"
    Warning (332126): Node "SYS|ramaddr~24|datad"
    Warning (332126): Node "SYS|ramaddr~19|datab"
    Warning (332126): Node "SYS|ramaddr~19|combout"
    Warning (332126): Node "SYS|ramaddr~21|datad"
    Warning (332126): Node "SYS|ramaddr~29|datac"
    Warning (332126): Node "SYS|ramaddr~29|combout"
    Warning (332126): Node "SYS|ramaddr~30|datad"
    Warning (332126): Node "SYS|ramaddr~25|datab"
    Warning (332126): Node "SYS|ramaddr~25|combout"
    Warning (332126): Node "SYS|ramaddr~27|datad"
    Warning (332126): Node "SYS|ramaddr~34|datac"
    Warning (332126): Node "SYS|ramaddr~34|combout"
    Warning (332126): Node "SYS|ramaddr~36|datad"
    Warning (332126): Node "SYS|ramaddr~43|datab"
    Warning (332126): Node "SYS|ramaddr~43|combout"
    Warning (332126): Node "SYS|ramaddr~45|datac"
    Warning (332126): Node "SYS|ramaddr~2|datac"
    Warning (332126): Node "SYS|ramaddr~2|combout"
    Warning (332126): Node "SYS|ramaddr~48|datab"
    Warning (332126): Node "SYS|ramaddr~3|datad"
    Warning (332126): Node "SYS|ramaddr~6|datad"
    Warning (332126): Node "SYS|ramaddr~54|datac"
    Warning (332126): Node "SYS|ramaddr~55|datac"
    Warning (332126): Node "SYS|ramaddr~56|datac"
    Warning (332126): Node "SYS|ramaddr~57|datac"
    Warning (332126): Node "SYS|ramaddr~52|datac"
    Warning (332126): Node "SYS|ramaddr~53|dataa"
    Warning (332126): Node "SYS|ramaddr~51|datac"
    Warning (332126): Node "SYS|ramaddr~50|datac"
    Warning (332126): Node "SYS|ramaddr~59|dataa"
    Warning (332126): Node "SYS|ramaddr~58|datac"
    Warning (332126): Node "SYS|ramaddr~60|datac"
    Warning (332126): Node "SYS|ramaddr~61|datac"
    Warning (332126): Node "SYS|ramaddr~64|datac"
    Warning (332126): Node "SYS|ramaddr~65|datac"
    Warning (332126): Node "SYS|ramaddr~62|datac"
    Warning (332126): Node "SYS|ramaddr~63|datac"
    Warning (332126): Node "SYS|ramaddr~39|datab"
    Warning (332126): Node "SYS|ramaddr~42|datab"
    Warning (332126): Node "SYS|ramaddr~33|datab"
    Warning (332126): Node "SYS|ramaddr~36|datab"
    Warning (332126): Node "SYS|ramaddr~27|dataa"
    Warning (332126): Node "SYS|ramaddr~30|dataa"
    Warning (332126): Node "SYS|ramaddr~21|datac"
    Warning (332126): Node "SYS|ramaddr~24|dataa"
    Warning (332126): Node "SYS|ramaddr~12|dataa"
    Warning (332126): Node "SYS|ramaddr~9|datac"
    Warning (332126): Node "SYS|ramaddr~18|datad"
    Warning (332126): Node "SYS|ramaddr~15|datad"
    Warning (332126): Node "SYS|ramaddr~45|datad"
    Warning (332126): Node "SYS|ramaddr~47|datad"
    Warning (332126): Node "SYS|ramaddr~47|combout"
    Warning (332126): Node "SYS|ramaddr~48|datad"
    Warning (332126): Node "SYS|CPU|DP|CU|Equal28~1|datab"
    Warning (332126): Node "SYS|CPU|DP|CU|Equal28~1|combout"
    Warning (332126): Node "SYS|CPU|DP|CU|Equal28~2|datab"
    Warning (332126): Node "SYS|CPU|DP|CU|Equal13~0|dataa"
    Warning (332126): Node "SYS|CPU|DP|CU|Equal13~0|combout"
    Warning (332126): Node "SYS|CPU|DP|CU|Equal28~2|datac"
    Warning (332126): Node "SYS|CPU|CM|dcif.imemload[27]~0|datad"
    Warning (332126): Node "SYS|CPU|CM|dcif.imemload[27]~0|combout"
    Warning (332126): Node "SYS|CPU|DP|CU|Equal13~0|datac"
    Warning (332126): Node "SYS|CPU|CM|dcif.imemload[29]~2|datad"
    Warning (332126): Node "SYS|CPU|CM|dcif.imemload[29]~2|combout"
    Warning (332126): Node "SYS|CPU|DP|CU|Equal28~2|datad"
    Warning (332126): Node "SYS|RAM|ramif.ramload[27]~27|dataa"
    Warning (332126): Node "SYS|RAM|ramif.ramload[27]~27|combout"
    Warning (332126): Node "SYS|CPU|CM|dcif.imemload[27]~0|datac"
    Warning (332126): Node "SYS|RAM|ramif.ramload[29]~29|dataa"
    Warning (332126): Node "SYS|RAM|ramif.ramload[29]~29|combout"
    Warning (332126): Node "SYS|CPU|CM|dcif.imemload[29]~2|datac"
    Warning (332126): Node "SYS|RAM|ramif.ramload[26]~26|dataa"
    Warning (332126): Node "SYS|RAM|ramif.ramload[26]~26|combout"
    Warning (332126): Node "SYS|CPU|DP|CU|Equal13~0|datad"
    Warning (332126): Node "SYS|CPU|CM|dcif.imemload[30]~1|datab"
    Warning (332126): Node "SYS|CPU|CM|dcif.imemload[30]~1|combout"
    Warning (332126): Node "SYS|CPU|DP|CU|Equal28~1|datad"
    Warning (332126): Node "SYS|RAM|ramif.ramload[31]~32|datad"
    Warning (332126): Node "SYS|RAM|ramif.ramload[31]~32|combout"
    Warning (332126): Node "SYS|CPU|DP|CU|Equal28~1|dataa"
    Warning (332126): Node "SYS|RAM|ramif.ramload[28]~28|datad"
    Warning (332126): Node "SYS|RAM|ramif.ramload[28]~28|combout"
    Warning (332126): Node "SYS|CPU|CM|dcif.imemload[28]~3|datac"
Critical Warning (332081): Design contains combinational loop of 291 nodes. Estimating the delays through the loop.
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: system:SYS|CPUCLK was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176352): Promoted node altera_internal_jtag~TCKUTAP 
    Info (176354): Promoted altera_internal_jtag~TCKUTAPclkctrl to use location or clock signal Global Clock
Info (176352): Promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))
    Info (176354): Promoted CLOCK_50~inputclkctrl to use location or clock signal Global Clock CLKCTRL_G4
Info (176352): Promoted node nRST 
    Info (176354): Promoted nRST~clkctrl to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node system:SYS|ram:RAM|ramif.ramload[30]~31
        Info (176357): Destination node system:SYS|singlecycle:CPU|caches:CM|instr[2]~62
        Info (176357): Destination node system:SYS|singlecycle:CPU|caches:CM|daddr~46
        Info (176357): Destination node system:SYS|singlecycle:CPU|caches:CM|daddr~47
        Info (176357): Destination node system:SYS|singlecycle:CPU|caches:CM|daddr~48
        Info (176357): Destination node system:SYS|singlecycle:CPU|caches:CM|daddr~49
        Info (176357): Destination node system:SYS|singlecycle:CPU|caches:CM|daddr~50
        Info (176357): Destination node system:SYS|singlecycle:CPU|caches:CM|daddr~51
        Info (176357): Destination node system:SYS|singlecycle:CPU|caches:CM|daddr~52
        Info (176357): Destination node system:SYS|singlecycle:CPU|caches:CM|daddr~53
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176352): Promoted node system:SYS|CPUCLK 
    Info (176354): Promoted system:SYS|CPUCLK~clkctrl to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node system:SYS|CPUCLK~0
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15709): Ignored I/O standard assignments to the following nodes
    Warning (15710): Ignored I/O standard assignment to node "AUD_ADCDAT"
    Warning (15710): Ignored I/O standard assignment to node "AUD_ADCLRCK"
    Warning (15710): Ignored I/O standard assignment to node "AUD_BCLK"
    Warning (15710): Ignored I/O standard assignment to node "AUD_DACDAT"
    Warning (15710): Ignored I/O standard assignment to node "AUD_DACLRCK"
    Warning (15710): Ignored I/O standard assignment to node "AUD_XCK"
    Warning (15710): Ignored I/O standard assignment to node "CLOCK2_50"
    Warning (15710): Ignored I/O standard assignment to node "CLOCK3_50"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[0]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[10]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[11]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[12]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[1]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[2]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[3]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[4]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[5]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[6]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[7]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[8]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_ADDR[9]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_BA[0]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_BA[1]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_CAS_N"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_CKE"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_CLK"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_CS_N"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQM[0]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQM[1]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQM[2]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQM[3]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[0]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[10]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[11]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[12]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[13]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[14]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[15]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[16]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[17]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[18]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[19]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[1]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[20]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[21]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[22]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[23]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[24]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[25]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[26]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[27]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[28]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[29]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[2]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[30]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[31]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[3]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[4]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[5]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[6]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[7]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[8]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_DQ[9]"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_RAS_N"
    Warning (15710): Ignored I/O standard assignment to node "DRAM_WE_N"
    Warning (15710): Ignored I/O standard assignment to node "EEP_I2C_SCLK"
    Warning (15710): Ignored I/O standard assignment to node "EEP_I2C_SDAT"
    Warning (15710): Ignored I/O standard assignment to node "EXT_IO[0]"
    Warning (15710): Ignored I/O standard assignment to node "EXT_IO[1]"
    Warning (15710): Ignored I/O standard assignment to node "EXT_IO[2]"
    Warning (15710): Ignored I/O standard assignment to node "EXT_IO[3]"
    Warning (15710): Ignored I/O standard assignment to node "EXT_IO[4]"
    Warning (15710): Ignored I/O standard assignment to node "EXT_IO[5]"
    Warning (15710): Ignored I/O standard assignment to node "EXT_IO[6]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[0]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[10]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[11]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[12]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[13]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[14]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[15]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[16]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[17]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[18]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[19]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[1]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[20]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[21]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[22]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[2]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[3]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[4]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[5]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[6]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[7]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[8]"
    Warning (15710): Ignored I/O standard assignment to node "FL_ADDR[9]"
    Warning (15710): Ignored I/O standard assignment to node "FL_CE_N"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[0]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[1]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[2]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[3]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[4]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[5]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[6]"
    Warning (15710): Ignored I/O standard assignment to node "FL_DQ[7]"
    Warning (15710): Ignored I/O standard assignment to node "FL_OE_N"
    Warning (15710): Ignored I/O standard assignment to node "FL_RESET_N"
    Warning (15710): Ignored I/O standard assignment to node "FL_RY"
    Warning (15710): Ignored I/O standard assignment to node "FL_WE_N"
    Warning (15710): Ignored I/O standard assignment to node "FL_WP_N"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[0]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[10]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[11]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[12]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[13]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[14]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[15]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[16]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[17]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[18]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[19]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[1]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[20]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[21]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[22]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[23]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[24]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[25]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[26]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[27]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[28]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[29]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[2]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[30]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[31]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[32]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[33]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[34]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[35]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[3]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[4]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[5]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[6]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[7]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[8]"
    Warning (15710): Ignored I/O standard assignment to node "GPIO[9]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKIN0"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKIN_N1"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKIN_N2"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKIN_P1"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKIN_P2"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKOUT0"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKOUT_N1"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKOUT_N2"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKOUT_P1"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_CLKOUT_P2"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_D[0]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_D[1]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_D[2]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_D[3]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[0]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[10]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[11]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[12]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[13]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[14]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[15]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[16]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[1]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[2]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[3]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[4]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[5]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[6]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[7]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[8]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_N[9]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[0]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[10]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[11]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[12]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[13]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[14]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[15]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[16]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[1]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[2]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[3]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[4]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[5]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[6]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[7]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[8]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_RX_D_P[9]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[0]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[10]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[11]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[12]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[13]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[14]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[15]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[16]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[1]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[2]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[3]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[4]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[5]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[6]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[7]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[8]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_N[9]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[0]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[10]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[11]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[12]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[13]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[14]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[15]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[16]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[1]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[2]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[3]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[4]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[5]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[6]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[7]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[8]"
    Warning (15710): Ignored I/O standard assignment to node "HSMC_TX_D_P[9]"
    Warning (15710): Ignored I/O standard assignment to node "I2C_SCLK"
    Warning (15710): Ignored I/O standard assignment to node "I2C_SDAT"
    Warning (15710): Ignored I/O standard assignment to node "IRDA_RXD"
    Warning (15710): Ignored I/O standard assignment to node "LCD_BLON"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[0]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[1]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[2]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[3]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[4]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[5]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[6]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_DATA[7]"
    Warning (15710): Ignored I/O standard assignment to node "LCD_EN"
    Warning (15710): Ignored I/O standard assignment to node "LCD_ON"
    Warning (15710): Ignored I/O standard assignment to node "LCD_RS"
    Warning (15710): Ignored I/O standard assignment to node "LCD_RW"
    Warning (15710): Ignored I/O standard assignment to node "NET0_GTX_CLK"
    Warning (15710): Ignored I/O standard assignment to node "NET0_INT_N"
    Warning (15710): Ignored I/O standard assignment to node "NET0_LINK100"
    Warning (15710): Ignored I/O standard assignment to node "NET0_MDC"
    Warning (15710): Ignored I/O standard assignment to node "NET0_MDIO"
    Warning (15710): Ignored I/O standard assignment to node "NET0_RESET_N"
    Warning (15710): Ignored I/O standard assignment to node "NET0_RX_CLK"
    Warning (15710): Ignored I/O standard assignment to node "NET0_RX_COL"
    Warning (15710): Ignored I/O standard assignment to node "NET0_RX_CRS"
    Warning (15710): Ignored I/O standard assignment to node "NET0_RX_DATA[0]"
    Warning (15710): Ignored I/O standard assignment to node "NET0_RX_DATA[1]"
    Warning (15710): Ignored I/O standard assignment to node "NET0_RX_DATA[2]"
    Warning (15710): Ignored I/O standard assignment to node "NET0_RX_DATA[3]"
    Warning (15710): Ignored I/O standard assignment to node "NET0_RX_DV"
    Warning (15710): Ignored I/O standard assignment to node "NET0_RX_ER"
    Warning (15710): Ignored I/O standard assignment to node "NET0_TX_CLK"
    Warning (15710): Ignored I/O standard assignment to node "NET0_TX_DATA[0]"
    Warning (15710): Ignored I/O standard assignment to node "NET0_TX_DATA[1]"
    Warning (15710): Ignored I/O standard assignment to node "NET0_TX_DATA[2]"
    Warning (15710): Ignored I/O standard assignment to node "NET0_TX_DATA[3]"
    Warning (15710): Ignored I/O standard assignment to node "NET0_TX_EN"
    Warning (15710): Ignored I/O standard assignment to node "NET0_TX_ER"
    Warning (15710): Ignored I/O standard assignment to node "NET1_GTX_CLK"
    Warning (15710): Ignored I/O standard assignment to node "NET1_INT_N"
    Warning (15710): Ignored I/O standard assignment to node "NET1_LINK100"
    Warning (15710): Ignored I/O standard assignment to node "NET1_MDC"
    Warning (15710): Ignored I/O standard assignment to node "NET1_MDIO"
    Warning (15710): Ignored I/O standard assignment to node "NET1_RESET_N"
    Warning (15710): Ignored I/O standard assignment to node "NET1_RX_CLK"
    Warning (15710): Ignored I/O standard assignment to node "NET1_RX_COL"
    Warning (15710): Ignored I/O standard assignment to node "NET1_RX_CRS"
    Warning (15710): Ignored I/O standard assignment to node "NET1_RX_DATA[0]"
    Warning (15710): Ignored I/O standard assignment to node "NET1_RX_DATA[1]"
    Warning (15710): Ignored I/O standard assignment to node "NET1_RX_DATA[2]"
    Warning (15710): Ignored I/O standard assignment to node "NET1_RX_DATA[3]"
    Warning (15710): Ignored I/O standard assignment to node "NET1_RX_DV"
    Warning (15710): Ignored I/O standard assignment to node "NET1_RX_ER"
    Warning (15710): Ignored I/O standard assignment to node "NET1_TX_CLK"
    Warning (15710): Ignored I/O standard assignment to node "NET1_TX_DATA[0]"
    Warning (15710): Ignored I/O standard assignment to node "NET1_TX_DATA[1]"
    Warning (15710): Ignored I/O standard assignment to node "NET1_TX_DATA[2]"
    Warning (15710): Ignored I/O standard assignment to node "NET1_TX_DATA[3]"
    Warning (15710): Ignored I/O standard assignment to node "NET1_TX_EN"
    Warning (15710): Ignored I/O standard assignment to node "NET1_TX_ER"
    Warning (15710): Ignored I/O standard assignment to node "NETCLK_25"
    Warning (15710): Ignored I/O standard assignment to node "OTG_ADDR[0]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_ADDR[1]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_CS_N"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DACK_N[0]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DACK_N[1]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[0]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[10]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[11]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[12]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[13]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[14]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[15]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[1]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[2]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[3]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[4]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[5]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[6]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[7]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[8]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DATA[9]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DREQ[0]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_DREQ[1]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_FSPEED"
    Warning (15710): Ignored I/O standard assignment to node "OTG_INT[0]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_INT[1]"
    Warning (15710): Ignored I/O standard assignment to node "OTG_LSPEED"
    Warning (15710): Ignored I/O standard assignment to node "OTG_OE_N"
    Warning (15710): Ignored I/O standard assignment to node "OTG_RST_N"
    Warning (15710): Ignored I/O standard assignment to node "OTG_WE_N"
    Warning (15710): Ignored I/O standard assignment to node "PS2_KBCLK"
    Warning (15710): Ignored I/O standard assignment to node "PS2_KBDAT"
    Warning (15710): Ignored I/O standard assignment to node "PS2_MSCLK"
    Warning (15710): Ignored I/O standard assignment to node "PS2_MSDAT"
    Warning (15710): Ignored I/O standard assignment to node "SD_CLK"
    Warning (15710): Ignored I/O standard assignment to node "SD_CMD"
    Warning (15710): Ignored I/O standard assignment to node "SD_DAT[0]"
    Warning (15710): Ignored I/O standard assignment to node "SD_DAT[1]"
    Warning (15710): Ignored I/O standard assignment to node "SD_DAT[2]"
    Warning (15710): Ignored I/O standard assignment to node "SD_DAT[3]"
    Warning (15710): Ignored I/O standard assignment to node "SD_WP_N"
    Warning (15710): Ignored I/O standard assignment to node "SMA_CLKIN"
    Warning (15710): Ignored I/O standard assignment to node "SMA_CLKOUT"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[0]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[10]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[11]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[12]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[13]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[14]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[15]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[16]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[17]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[18]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[19]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[1]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[2]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[3]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[4]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[5]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[6]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[7]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[8]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_ADDR[9]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_CE_N"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[0]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[10]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[11]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[12]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[13]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[14]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[15]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[1]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[2]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[3]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[4]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[5]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[6]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[7]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[8]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_DQ[9]"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_LB_N"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_OE_N"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_UB_N"
    Warning (15710): Ignored I/O standard assignment to node "SRAM_WE_N"
    Warning (15710): Ignored I/O standard assignment to node "TD_CLK27"
    Warning (15710): Ignored I/O standard assignment to node "TD_DATA[0]"
    Warning (15710): Ignored I/O standard assignment to node "TD_DATA[1]"
    Warning (15710): Ignored I/O standard assignment to node "TD_DATA[2]"
    Warning (15710): Ignored I/O standard assignment to node "TD_DATA[3]"
    Warning (15710): Ignored I/O standard assignment to node "TD_DATA[4]"
    Warning (15710): Ignored I/O standard assignment to node "TD_DATA[5]"
    Warning (15710): Ignored I/O standard assignment to node "TD_DATA[6]"
    Warning (15710): Ignored I/O standard assignment to node "TD_DATA[7]"
    Warning (15710): Ignored I/O standard assignment to node "TD_HS"
    Warning (15710): Ignored I/O standard assignment to node "TD_RESET_N"
    Warning (15710): Ignored I/O standard assignment to node "TD_VS"
    Warning (15710): Ignored I/O standard assignment to node "UART_CTS"
    Warning (15710): Ignored I/O standard assignment to node "UART_RTS"
    Warning (15710): Ignored I/O standard assignment to node "UART_RXD"
    Warning (15710): Ignored I/O standard assignment to node "UART_TXD"
    Warning (15710): Ignored I/O standard assignment to node "VGA_BLANK_N"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[0]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[1]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[2]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[3]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[4]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[5]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[6]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_B[7]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_CLK"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[0]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[1]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[2]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[3]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[4]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[5]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[6]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_G[7]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_HS"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[0]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[1]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[2]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[3]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[4]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[5]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[6]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_R[7]"
    Warning (15710): Ignored I/O standard assignment to node "VGA_SYNC_N"
    Warning (15710): Ignored I/O standard assignment to node "VGA_VS"
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_BA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQM[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EEP_I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EEP_I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_IO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_RY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FL_WP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKIN_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_N1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_N2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_P1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_CLKOUT_P2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_D[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_N[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_RX_D_P[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_N[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HSMC_TX_D_P[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_BLON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_ON" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LCD_RW" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_GTX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_INT_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_LINK100" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_RX_COL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_RX_CRS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_RX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_RX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_RX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_RX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_RX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_TX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_TX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_TX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_TX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET0_TX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_GTX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_INT_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_LINK100" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_MDC" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_MDIO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_RX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_RX_COL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_RX_CRS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_RX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_RX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_RX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_RX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_RX_DV" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_RX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_TX_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_TX_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_TX_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_TX_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_TX_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_TX_EN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NET1_TX_ER" is assigned to location or region, but does not exist in design
    Warning (15706): Node "NETCLK_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK_N[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DACK_N[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DATA[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_DREQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_FSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_INT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_LSPEED" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_RST_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "OTG_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_KBCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_KBDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_MSCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_MSDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_WP_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_CLKIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_CLKOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_CE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_LB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_UB_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_CLK27" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_CTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RTS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170239): Router is attempting to preserve 87.45 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.57 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2
Info: Quartus II 32-bit Fitter was successful. 0 errors, 1142 warnings
    Info: Peak virtual memory: 819 megabytes
    Info: Processing ended: Thu Sep 15 13:14:16 2016
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:23


