{:input (genetic.crossover/dumb-crossover 1248101683 (genetic.mutation/change-constant-value 1012894685 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))) (genetic.mutation/change-constant-value 1012894685 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , \\wire:missing_edge , \\wire23_29_:missing_31 );\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  wire wire14_16_8;\n  wire wire15_16;\n  wire wire17;\n  wire wire19;\n  wire wire21_29;\n  wire wire21_32;\n  wire wire21_34;\n  wire \\wire21_37_:missing_41 ;\n  wire wire21_8_10_11;\n  wire wire21_8_10_12;\n  wire wire21_9_11_12;\n  wire \\wire21_:missing_20 ;\n  wire \\wire21_:missing_30 ;\n  wire \\wire21_:missing_30_31 ;\n  input \\wire23_29_:missing_31 ;\n  wire \\wire23_29_:missing_31 ;\n  wire \\wire24_38_40_:missing_42 ;\n  wire wire25_8;\n  wire \\wire25_:missing ;\n  wire wire26_31;\n  wire wire26_32;\n  wire wire27_32_44;\n  wire wire27_36;\n  wire wire28_34_43;\n  wire \\wire28_:missing ;\n  wire wire38;\n  wire \\wire3_17_19_:missing ;\n  wire wire41;\n  wire wire5_10;\n  wire \\wire5_:missing ;\n  wire wire6_14;\n  wire wire7_16_22;\n  wire wire7_21;\n  wire wire8_9;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_11 ;\n  wire \\wire:missing_12 ;\n  wire \\wire:missing_13_15_6 ;\n  wire \\wire:missing_14 ;\n  wire \\wire:missing_22 ;\n  wire \\wire:missing_33 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_43 ;\n  wire \\wire:missing_8 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire5_:missing  = 2'h1 >> wire5_10;\n  assign \\wire:missing_14  = 4'h6 >> { wire6_14, wire14_16_8 };\n  assign wire15_16 = 4'h8 >> { \\wire:missing_13_15_6 , \\wire:missing_13_15_6  };\n  assign wire7_16_22 = 4'h8 >> { wire14_16_8, wire15_16 };\n  assign \\wire25_:missing  = 2'h1 >> wire25_8;\n  assign \\wire:missing_13_15_6  = 2'h1 >> \\wire:missing_edge ;\n  assign wire26_32 = 2'h1 >> wire26_31;\n  assign wire27_36 = 2'h1 >> wire27_32_44;\n  assign \\wire28_:missing  = 2'h1 >> wire28_34_43;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire23_29_:missing_31 , wire21_29 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire21_:missing_30_31 , \\wire21_:missing_30  };\n  assign wire26_31 = 4'h8 >> { \\wire23_29_:missing_31 , \\wire21_:missing_30_31  };\n  assign wire27_32_44 = 4'h8 >> { wire26_32, wire21_32 };\n  assign \\wire:missing_33  = 4'h6 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign wire28_34_43 = 4'h8 >> { \\wire:missing_edge , wire21_34 };\n  assign wire7_21 = 2'h1 >> wire7_16_22;\n  assign \\wire:missing_8  = 4'h6 >> { wire21_8_10_12, wire21_8_10_11 };\n  assign \\wire9_:missing  = 4'h6 >> { wire21_9_11_12, wire8_9 };\n  assign wire5_10 = 4'h8 >> { wire21_8_10_12, wire21_8_10_11 };\n  assign \\wire:missing_11  = 4'h8 >> { wire21_9_11_12, wire21_8_10_11 };\n  assign \\wire:missing_12  = 4'h8 >> { wire21_9_11_12, wire21_8_10_12 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_13_15_6 , \\wire:missing_13_15_6  };\n  assign \\wire3_17_19_:missing  = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire24_38_40_:missing_42  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = wire27_32_44;\n  assign \\wire:missing_43  = wire28_34_43;\n  assign \\wire:missing_edge  = \\wire24_38_40_:missing_42 ;\n  assign wire41 = \\wire21_37_:missing_41 ;\n  assign \\wire:missing_edge  = \\wire24_38_40_:missing_42 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire38 = \\wire24_38_40_:missing_42 ;\n  assign \\wire:missing_edge  = \\wire21_37_:missing_41 ;\n  assign \\wire:missing_edge  = wire27_36;\n  assign \\wire:missing_35  = \\wire:missing_edge ;\n  assign \\wire:missing_22  = wire7_16_22;\n  assign wire21_8_10_11 = wire7_21;\n  assign \\wire:missing_edge  = \\wire21_:missing_20 ;\n  assign wire19 = \\wire3_17_19_:missing ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire17 = \\wire3_17_19_:missing ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/4B3483C6.v:3.1-95.10\" *)\nmodule postsynth(\\wire0_:missing , \\wire:missing_edge , \\wire23_29_:missing_31 );\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B3483C6.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B3483C6.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B3483C6.v:8.8-8.17\" *)\n  wire wire15_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B3483C6.v:9.8-9.14\" *)\n  wire wire17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B3483C6.v:10.8-10.14\" *)\n  wire wire19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B3483C6.v:14.8-14.30\" *)\n  wire \\wire21_37_:missing_41 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B3483C6.v:18.8-18.27\" *)\n  wire \\wire21_:missing_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B3483C6.v:21.9-21.31\" *)\n  input \\wire23_29_:missing_31 ;\n  wire \\wire23_29_:missing_31 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B3483C6.v:23.8-23.33\" *)\n  wire \\wire24_38_40_:missing_42 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B3483C6.v:28.8-28.20\" *)\n  wire wire27_32_44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B3483C6.v:29.8-29.17\" *)\n  wire wire27_36;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B3483C6.v:32.8-32.14\" *)\n  wire wire38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B3483C6.v:33.8-33.29\" *)\n  wire \\wire3_17_19_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B3483C6.v:34.8-34.14\" *)\n  wire wire41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B3483C6.v:44.8-44.29\" *)\n  wire \\wire:missing_13_15_6 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B3483C6.v:47.8-47.24\" *)\n  wire \\wire:missing_33 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B3483C6.v:48.8-48.24\" *)\n  wire \\wire:missing_35 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4B3483C6.v:51.10-51.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire15_16 = 1'h0;\n  assign wire17 = 1'h0;\n  assign wire19 = 1'h0;\n  assign \\wire21_37_:missing_41  = 1'h1;\n  assign \\wire21_:missing_20  = 1'h1;\n  assign \\wire24_38_40_:missing_42  = 1'h1;\n  assign wire27_32_44 = 1'h1;\n  assign wire27_36 = 1'h1;\n  assign wire38 = 1'h1;\n  assign \\wire3_17_19_:missing  = 1'h0;\n  assign wire41 = 1'h1;\n  assign \\wire:missing_13_15_6  = 1'h0;\n  assign \\wire:missing_33  = 1'h0;\n  assign \\wire:missing_35  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  2:10:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd5bs4b1e] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd5bs4b1e/src/top.v'.\nSBY  2:10:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd5bs4b1e] Copy '/tmp/fuzzmount2DDF5D8C/4B3483C6.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd5bs4b1e/src/4B3483C6.v'.\nSBY  2:10:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd5bs4b1e] Copy '/tmp/fuzzmount2DDF5D8C/4B3483C6.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd5bs4b1e/src/4B3483C6.post.v'.\nSBY  2:10:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd5bs4b1e] engine_0: abc pdr\nSBY  2:10:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd5bs4b1e] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd5bs4b1e/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:10:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd5bs4b1e] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/4B3483C6.v:65$28_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/4B3483C6.v:65$28.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:10:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd5bs4b1e] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/4B3483C6.v:63$26_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/4B3483C6.v:63$26.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:10:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd5bs4b1e] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/4B3483C6.v:62$25_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/4B3483C6.v:62$25.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  2:10:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd5bs4b1e] base: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  2:10:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd5bs4b1e] base: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  2:10:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd5bs4b1e] base: finished (returncode=0)\nSBY  2:10:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd5bs4b1e] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd5bs4b1e/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:10:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd5bs4b1e] aig: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  2:10:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd5bs4b1e] aig: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  2:10:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd5bs4b1e] aig: finished (returncode=0)\nSBY  2:10:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd5bs4b1e] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd5bs4b1e; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:10:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd5bs4b1e] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:10:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd5bs4b1e] engine_0: Warning: The network has no constraints.\nSBY  2:10:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd5bs4b1e] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:10:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd5bs4b1e] engine_0: finished (returncode=0)\nSBY  2:10:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd5bs4b1e] engine_0: Status returned by engine: FAIL\nSBY  2:10:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd5bs4b1e] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  2:10:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd5bs4b1e] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:10:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd5bs4b1e] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:10:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd5bs4b1e] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd5bs4b1e'.\nSBY  2:10:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpd5bs4b1e] DONE (FAIL, rc=2)\n", :err ""}}}