// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module spmm_hls_spmm_hls_Pipeline_read_data_loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_stream_dout,
        A_stream_empty_n,
        A_stream_read,
        p_lcssa13391530,
        p_lcssa13341524,
        p_lcssa13291518,
        p_lcssa13241512,
        p_lcssa13191506,
        p_lcssa13141500,
        p_lcssa13091494,
        p_lcssa13041488,
        p_lcssa12991482,
        p_lcssa12941476,
        p_lcssa12891470,
        p_lcssa12841464,
        p_lcssa12791458,
        p_lcssa12741452,
        p_lcssa12691446,
        p_lcssa12641440,
        p_lcssa12591434,
        p_lcssa12541428,
        p_lcssa12491422,
        p_lcssa12441416,
        p_lcssa12391410,
        p_lcssa12341404,
        p_lcssa12291398,
        p_lcssa12241392,
        p_lcssa12191386,
        p_lcssa12141380,
        p_lcssa12091374,
        p_lcssa12041368,
        p_lcssa11991362,
        p_lcssa11941356,
        p_lcssa11891350,
        p_lcssa1344,
        ping,
        p_out,
        p_out_ap_vld,
        p_out1,
        p_out1_ap_vld,
        p_out2,
        p_out2_ap_vld,
        p_out3,
        p_out3_ap_vld,
        p_out4,
        p_out4_ap_vld,
        p_out5,
        p_out5_ap_vld,
        p_out6,
        p_out6_ap_vld,
        p_out7,
        p_out7_ap_vld,
        p_out8,
        p_out8_ap_vld,
        p_out9,
        p_out9_ap_vld,
        p_out10,
        p_out10_ap_vld,
        p_out11,
        p_out11_ap_vld,
        p_out12,
        p_out12_ap_vld,
        p_out13,
        p_out13_ap_vld,
        p_out14,
        p_out14_ap_vld,
        p_out15,
        p_out15_ap_vld,
        p_out16,
        p_out16_ap_vld,
        p_out17,
        p_out17_ap_vld,
        p_out18,
        p_out18_ap_vld,
        p_out19,
        p_out19_ap_vld,
        p_out20,
        p_out20_ap_vld,
        p_out21,
        p_out21_ap_vld,
        p_out22,
        p_out22_ap_vld,
        p_out23,
        p_out23_ap_vld,
        p_out24,
        p_out24_ap_vld,
        p_out25,
        p_out25_ap_vld,
        p_out26,
        p_out26_ap_vld,
        p_out27,
        p_out27_ap_vld,
        p_out28,
        p_out28_ap_vld,
        p_out29,
        p_out29_ap_vld,
        p_out30,
        p_out30_ap_vld,
        p_out31,
        p_out31_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] A_stream_dout;
input   A_stream_empty_n;
output   A_stream_read;
input  [30:0] p_lcssa13391530;
input  [30:0] p_lcssa13341524;
input  [30:0] p_lcssa13291518;
input  [30:0] p_lcssa13241512;
input  [30:0] p_lcssa13191506;
input  [30:0] p_lcssa13141500;
input  [30:0] p_lcssa13091494;
input  [30:0] p_lcssa13041488;
input  [30:0] p_lcssa12991482;
input  [30:0] p_lcssa12941476;
input  [30:0] p_lcssa12891470;
input  [30:0] p_lcssa12841464;
input  [30:0] p_lcssa12791458;
input  [30:0] p_lcssa12741452;
input  [30:0] p_lcssa12691446;
input  [30:0] p_lcssa12641440;
input  [30:0] p_lcssa12591434;
input  [30:0] p_lcssa12541428;
input  [30:0] p_lcssa12491422;
input  [30:0] p_lcssa12441416;
input  [30:0] p_lcssa12391410;
input  [30:0] p_lcssa12341404;
input  [30:0] p_lcssa12291398;
input  [30:0] p_lcssa12241392;
input  [30:0] p_lcssa12191386;
input  [30:0] p_lcssa12141380;
input  [30:0] p_lcssa12091374;
input  [30:0] p_lcssa12041368;
input  [30:0] p_lcssa11991362;
input  [30:0] p_lcssa11941356;
input  [30:0] p_lcssa11891350;
input  [30:0] p_lcssa1344;
input  [0:0] ping;
output  [30:0] p_out;
output   p_out_ap_vld;
output  [30:0] p_out1;
output   p_out1_ap_vld;
output  [30:0] p_out2;
output   p_out2_ap_vld;
output  [30:0] p_out3;
output   p_out3_ap_vld;
output  [30:0] p_out4;
output   p_out4_ap_vld;
output  [30:0] p_out5;
output   p_out5_ap_vld;
output  [30:0] p_out6;
output   p_out6_ap_vld;
output  [30:0] p_out7;
output   p_out7_ap_vld;
output  [30:0] p_out8;
output   p_out8_ap_vld;
output  [30:0] p_out9;
output   p_out9_ap_vld;
output  [30:0] p_out10;
output   p_out10_ap_vld;
output  [30:0] p_out11;
output   p_out11_ap_vld;
output  [30:0] p_out12;
output   p_out12_ap_vld;
output  [30:0] p_out13;
output   p_out13_ap_vld;
output  [30:0] p_out14;
output   p_out14_ap_vld;
output  [30:0] p_out15;
output   p_out15_ap_vld;
output  [30:0] p_out16;
output   p_out16_ap_vld;
output  [30:0] p_out17;
output   p_out17_ap_vld;
output  [30:0] p_out18;
output   p_out18_ap_vld;
output  [30:0] p_out19;
output   p_out19_ap_vld;
output  [30:0] p_out20;
output   p_out20_ap_vld;
output  [30:0] p_out21;
output   p_out21_ap_vld;
output  [30:0] p_out22;
output   p_out22_ap_vld;
output  [30:0] p_out23;
output   p_out23_ap_vld;
output  [30:0] p_out24;
output   p_out24_ap_vld;
output  [30:0] p_out25;
output   p_out25_ap_vld;
output  [30:0] p_out26;
output   p_out26_ap_vld;
output  [30:0] p_out27;
output   p_out27_ap_vld;
output  [30:0] p_out28;
output   p_out28_ap_vld;
output  [30:0] p_out29;
output   p_out29_ap_vld;
output  [30:0] p_out30;
output   p_out30_ap_vld;
output  [30:0] p_out31;
output   p_out31_ap_vld;

reg ap_idle;
reg A_stream_read;
reg p_out_ap_vld;
reg p_out1_ap_vld;
reg p_out2_ap_vld;
reg p_out3_ap_vld;
reg p_out4_ap_vld;
reg p_out5_ap_vld;
reg p_out6_ap_vld;
reg p_out7_ap_vld;
reg p_out8_ap_vld;
reg p_out9_ap_vld;
reg p_out10_ap_vld;
reg p_out11_ap_vld;
reg p_out12_ap_vld;
reg p_out13_ap_vld;
reg p_out14_ap_vld;
reg p_out15_ap_vld;
reg p_out16_ap_vld;
reg p_out17_ap_vld;
reg p_out18_ap_vld;
reg p_out19_ap_vld;
reg p_out20_ap_vld;
reg p_out21_ap_vld;
reg p_out22_ap_vld;
reg p_out23_ap_vld;
reg p_out24_ap_vld;
reg p_out25_ap_vld;
reg p_out26_ap_vld;
reg p_out27_ap_vld;
reg p_out28_ap_vld;
reg p_out29_ap_vld;
reg p_out30_ap_vld;
reg p_out31_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln30_fu_932_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    A_stream_blk_n;
wire    ap_block_pp0_stage0;
wire   [0:0] ping_read_reg_1482;
reg    ap_block_pp0_stage0_11001;
wire   [3:0] trunc_ln33_fu_944_p1;
reg   [3:0] trunc_ln33_reg_1489;
reg   [4:0] i_fu_204;
wire   [4:0] add_ln30_fu_938_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_i_1;
reg   [30:0] x_col_V_fu_208;
reg   [30:0] x_col_V_1_fu_212;
reg   [30:0] x_col_V_2_fu_216;
reg   [30:0] x_col_V_3_fu_220;
reg   [30:0] x_col_V_4_fu_224;
reg   [30:0] x_col_V_5_fu_228;
reg   [30:0] x_col_V_6_fu_232;
reg   [30:0] x_col_V_7_fu_236;
reg   [30:0] x_col_V_8_fu_240;
reg   [30:0] x_col_V_9_fu_244;
reg   [30:0] x_col_V_10_fu_248;
reg   [30:0] x_col_V_11_fu_252;
reg   [30:0] x_col_V_12_fu_256;
reg   [30:0] x_col_V_13_fu_260;
reg   [30:0] x_col_V_14_fu_264;
reg   [30:0] x_col_V_15_fu_268;
reg   [30:0] x_col_V_16_fu_272;
reg   [30:0] x_col_V_17_fu_276;
reg   [30:0] x_col_V_18_fu_280;
reg   [30:0] x_col_V_19_fu_284;
reg   [30:0] x_col_V_20_fu_288;
reg   [30:0] x_col_V_21_fu_292;
reg   [30:0] x_col_V_22_fu_296;
reg   [30:0] x_col_V_23_fu_300;
reg   [30:0] x_col_V_24_fu_304;
reg   [30:0] x_col_V_25_fu_308;
reg   [30:0] x_col_V_26_fu_312;
reg   [30:0] x_col_V_27_fu_316;
reg   [30:0] x_col_V_28_fu_320;
reg   [30:0] x_col_V_29_fu_324;
reg   [30:0] x_col_V_30_fu_328;
reg   [30:0] x_col_V_31_fu_332;
reg    ap_block_pp0_stage0_01001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_532;
reg    ap_condition_536;
reg    ap_condition_540;
reg    ap_condition_544;
reg    ap_condition_548;
reg    ap_condition_552;
reg    ap_condition_556;
reg    ap_condition_560;
reg    ap_condition_564;
reg    ap_condition_568;
reg    ap_condition_571;
reg    ap_condition_575;
reg    ap_condition_579;
reg    ap_condition_583;
reg    ap_condition_587;
reg    ap_condition_591;
reg    ap_condition_595;
reg    ap_condition_598;
reg    ap_condition_601;
reg    ap_condition_604;
reg    ap_condition_607;
reg    ap_condition_610;
reg    ap_condition_613;
reg    ap_condition_616;
reg    ap_condition_619;
reg    ap_condition_622;
reg    ap_condition_625;
reg    ap_condition_628;
reg    ap_condition_631;
reg    ap_condition_634;
reg    ap_condition_637;
reg    ap_condition_640;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

spmm_hls_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln30_fu_932_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_204 <= add_ln30_fu_938_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_204 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x_col_V_10_fu_248 <= p_lcssa12341404;
        end else if ((1'b1 == ap_condition_532)) begin
            x_col_V_10_fu_248 <= {{A_stream_dout[62:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x_col_V_11_fu_252 <= p_lcssa12391410;
        end else if ((1'b1 == ap_condition_536)) begin
            x_col_V_11_fu_252 <= {{A_stream_dout[62:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x_col_V_12_fu_256 <= p_lcssa12441416;
        end else if ((1'b1 == ap_condition_540)) begin
            x_col_V_12_fu_256 <= {{A_stream_dout[62:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x_col_V_13_fu_260 <= p_lcssa12491422;
        end else if ((1'b1 == ap_condition_544)) begin
            x_col_V_13_fu_260 <= {{A_stream_dout[62:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x_col_V_14_fu_264 <= p_lcssa12541428;
        end else if ((1'b1 == ap_condition_548)) begin
            x_col_V_14_fu_264 <= {{A_stream_dout[62:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x_col_V_15_fu_268 <= p_lcssa12591434;
        end else if ((1'b1 == ap_condition_552)) begin
            x_col_V_15_fu_268 <= {{A_stream_dout[62:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x_col_V_16_fu_272 <= p_lcssa12641440;
        end else if ((1'b1 == ap_condition_556)) begin
            x_col_V_16_fu_272 <= {{A_stream_dout[62:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x_col_V_17_fu_276 <= p_lcssa12691446;
        end else if ((1'b1 == ap_condition_560)) begin
            x_col_V_17_fu_276 <= {{A_stream_dout[62:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x_col_V_18_fu_280 <= p_lcssa12741452;
        end else if ((1'b1 == ap_condition_564)) begin
            x_col_V_18_fu_280 <= {{A_stream_dout[62:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x_col_V_19_fu_284 <= p_lcssa12791458;
        end else if ((1'b1 == ap_condition_568)) begin
            x_col_V_19_fu_284 <= {{A_stream_dout[62:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x_col_V_1_fu_212 <= p_lcssa11891350;
        end else if ((1'b1 == ap_condition_571)) begin
            x_col_V_1_fu_212 <= {{A_stream_dout[62:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x_col_V_20_fu_288 <= p_lcssa12841464;
        end else if ((1'b1 == ap_condition_575)) begin
            x_col_V_20_fu_288 <= {{A_stream_dout[62:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x_col_V_21_fu_292 <= p_lcssa12891470;
        end else if ((1'b1 == ap_condition_579)) begin
            x_col_V_21_fu_292 <= {{A_stream_dout[62:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x_col_V_22_fu_296 <= p_lcssa12941476;
        end else if ((1'b1 == ap_condition_583)) begin
            x_col_V_22_fu_296 <= {{A_stream_dout[62:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x_col_V_23_fu_300 <= p_lcssa12991482;
        end else if ((1'b1 == ap_condition_587)) begin
            x_col_V_23_fu_300 <= {{A_stream_dout[62:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x_col_V_24_fu_304 <= p_lcssa13041488;
        end else if ((1'b1 == ap_condition_591)) begin
            x_col_V_24_fu_304 <= {{A_stream_dout[62:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x_col_V_25_fu_308 <= p_lcssa13091494;
        end else if ((1'b1 == ap_condition_595)) begin
            x_col_V_25_fu_308 <= {{A_stream_dout[62:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x_col_V_26_fu_312 <= p_lcssa13141500;
        end else if ((1'b1 == ap_condition_598)) begin
            x_col_V_26_fu_312 <= {{A_stream_dout[62:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x_col_V_27_fu_316 <= p_lcssa13191506;
        end else if ((1'b1 == ap_condition_601)) begin
            x_col_V_27_fu_316 <= {{A_stream_dout[62:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x_col_V_28_fu_320 <= p_lcssa13241512;
        end else if ((1'b1 == ap_condition_604)) begin
            x_col_V_28_fu_320 <= {{A_stream_dout[62:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x_col_V_29_fu_324 <= p_lcssa13291518;
        end else if ((1'b1 == ap_condition_607)) begin
            x_col_V_29_fu_324 <= {{A_stream_dout[62:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x_col_V_2_fu_216 <= p_lcssa11941356;
        end else if ((1'b1 == ap_condition_610)) begin
            x_col_V_2_fu_216 <= {{A_stream_dout[62:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x_col_V_30_fu_328 <= p_lcssa13341524;
        end else if ((1'b1 == ap_condition_613)) begin
            x_col_V_30_fu_328 <= {{A_stream_dout[62:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x_col_V_31_fu_332 <= p_lcssa13391530;
        end else if ((1'b1 == ap_condition_616)) begin
            x_col_V_31_fu_332 <= {{A_stream_dout[62:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x_col_V_3_fu_220 <= p_lcssa11991362;
        end else if ((1'b1 == ap_condition_619)) begin
            x_col_V_3_fu_220 <= {{A_stream_dout[62:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x_col_V_4_fu_224 <= p_lcssa12041368;
        end else if ((1'b1 == ap_condition_622)) begin
            x_col_V_4_fu_224 <= {{A_stream_dout[62:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x_col_V_5_fu_228 <= p_lcssa12091374;
        end else if ((1'b1 == ap_condition_625)) begin
            x_col_V_5_fu_228 <= {{A_stream_dout[62:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x_col_V_6_fu_232 <= p_lcssa12141380;
        end else if ((1'b1 == ap_condition_628)) begin
            x_col_V_6_fu_232 <= {{A_stream_dout[62:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x_col_V_7_fu_236 <= p_lcssa12191386;
        end else if ((1'b1 == ap_condition_631)) begin
            x_col_V_7_fu_236 <= {{A_stream_dout[62:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x_col_V_8_fu_240 <= p_lcssa12241392;
        end else if ((1'b1 == ap_condition_634)) begin
            x_col_V_8_fu_240 <= {{A_stream_dout[62:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x_col_V_9_fu_244 <= p_lcssa12291398;
        end else if ((1'b1 == ap_condition_637)) begin
            x_col_V_9_fu_244 <= {{A_stream_dout[62:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            x_col_V_fu_208 <= p_lcssa1344;
        end else if ((1'b1 == ap_condition_640)) begin
            x_col_V_fu_208 <= {{A_stream_dout[62:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln30_fu_932_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln33_reg_1489 <= trunc_ln33_fu_944_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_stream_blk_n = A_stream_empty_n;
    end else begin
        A_stream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_stream_read = 1'b1;
    end else begin
        A_stream_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_932_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_1 = 5'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_204;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_932_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out10_ap_vld = 1'b1;
    end else begin
        p_out10_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_932_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out11_ap_vld = 1'b1;
    end else begin
        p_out11_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_932_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out12_ap_vld = 1'b1;
    end else begin
        p_out12_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_932_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out13_ap_vld = 1'b1;
    end else begin
        p_out13_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_932_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out14_ap_vld = 1'b1;
    end else begin
        p_out14_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_932_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out15_ap_vld = 1'b1;
    end else begin
        p_out15_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_932_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out16_ap_vld = 1'b1;
    end else begin
        p_out16_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_932_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out17_ap_vld = 1'b1;
    end else begin
        p_out17_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_932_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out18_ap_vld = 1'b1;
    end else begin
        p_out18_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_932_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out19_ap_vld = 1'b1;
    end else begin
        p_out19_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_932_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out1_ap_vld = 1'b1;
    end else begin
        p_out1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_932_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out20_ap_vld = 1'b1;
    end else begin
        p_out20_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_932_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out21_ap_vld = 1'b1;
    end else begin
        p_out21_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_932_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out22_ap_vld = 1'b1;
    end else begin
        p_out22_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_932_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out23_ap_vld = 1'b1;
    end else begin
        p_out23_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_932_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out24_ap_vld = 1'b1;
    end else begin
        p_out24_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_932_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out25_ap_vld = 1'b1;
    end else begin
        p_out25_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_932_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out26_ap_vld = 1'b1;
    end else begin
        p_out26_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_932_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out27_ap_vld = 1'b1;
    end else begin
        p_out27_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_932_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out28_ap_vld = 1'b1;
    end else begin
        p_out28_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_932_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out29_ap_vld = 1'b1;
    end else begin
        p_out29_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_932_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out2_ap_vld = 1'b1;
    end else begin
        p_out2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_932_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out30_ap_vld = 1'b1;
    end else begin
        p_out30_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_932_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out31_ap_vld = 1'b1;
    end else begin
        p_out31_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_932_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out3_ap_vld = 1'b1;
    end else begin
        p_out3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_932_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out4_ap_vld = 1'b1;
    end else begin
        p_out4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_932_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out5_ap_vld = 1'b1;
    end else begin
        p_out5_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_932_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out6_ap_vld = 1'b1;
    end else begin
        p_out6_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_932_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out7_ap_vld = 1'b1;
    end else begin
        p_out7_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_932_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out8_ap_vld = 1'b1;
    end else begin
        p_out8_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_932_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out9_ap_vld = 1'b1;
    end else begin
        p_out9_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln30_fu_932_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln30_fu_938_p2 = (ap_sig_allocacmp_i_1 + 5'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((1'b0 == A_stream_empty_n) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((1'b0 == A_stream_empty_n) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == A_stream_empty_n) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (1'b0 == A_stream_empty_n);
end

always @ (*) begin
    ap_condition_532 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln33_reg_1489 == 4'd4) & (ping_read_reg_1482 == 1'd0));
end

always @ (*) begin
    ap_condition_536 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln33_reg_1489 == 4'd3) & (ping_read_reg_1482 == 1'd0));
end

always @ (*) begin
    ap_condition_540 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln33_reg_1489 == 4'd2) & (ping_read_reg_1482 == 1'd0));
end

always @ (*) begin
    ap_condition_544 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln33_reg_1489 == 4'd1) & (ping_read_reg_1482 == 1'd0));
end

always @ (*) begin
    ap_condition_548 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln33_reg_1489 == 4'd0) & (ping_read_reg_1482 == 1'd0));
end

always @ (*) begin
    ap_condition_552 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln33_reg_1489 == 4'd15) & (ping_read_reg_1482 == 1'd0));
end

always @ (*) begin
    ap_condition_556 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln33_reg_1489 == 4'd14) & (ping_read_reg_1482 == 1'd1));
end

always @ (*) begin
    ap_condition_560 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln33_reg_1489 == 4'd13) & (ping_read_reg_1482 == 1'd1));
end

always @ (*) begin
    ap_condition_564 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln33_reg_1489 == 4'd12) & (ping_read_reg_1482 == 1'd1));
end

always @ (*) begin
    ap_condition_568 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln33_reg_1489 == 4'd11) & (ping_read_reg_1482 == 1'd1));
end

always @ (*) begin
    ap_condition_571 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln33_reg_1489 == 4'd13) & (ping_read_reg_1482 == 1'd0));
end

always @ (*) begin
    ap_condition_575 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln33_reg_1489 == 4'd10) & (ping_read_reg_1482 == 1'd1));
end

always @ (*) begin
    ap_condition_579 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln33_reg_1489 == 4'd9) & (ping_read_reg_1482 == 1'd1));
end

always @ (*) begin
    ap_condition_583 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln33_reg_1489 == 4'd8) & (ping_read_reg_1482 == 1'd1));
end

always @ (*) begin
    ap_condition_587 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln33_reg_1489 == 4'd7) & (ping_read_reg_1482 == 1'd1));
end

always @ (*) begin
    ap_condition_591 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln33_reg_1489 == 4'd6) & (ping_read_reg_1482 == 1'd1));
end

always @ (*) begin
    ap_condition_595 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln33_reg_1489 == 4'd5) & (ping_read_reg_1482 == 1'd1));
end

always @ (*) begin
    ap_condition_598 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln33_reg_1489 == 4'd4) & (ping_read_reg_1482 == 1'd1));
end

always @ (*) begin
    ap_condition_601 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln33_reg_1489 == 4'd3) & (ping_read_reg_1482 == 1'd1));
end

always @ (*) begin
    ap_condition_604 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln33_reg_1489 == 4'd2) & (ping_read_reg_1482 == 1'd1));
end

always @ (*) begin
    ap_condition_607 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln33_reg_1489 == 4'd1) & (ping_read_reg_1482 == 1'd1));
end

always @ (*) begin
    ap_condition_610 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln33_reg_1489 == 4'd12) & (ping_read_reg_1482 == 1'd0));
end

always @ (*) begin
    ap_condition_613 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln33_reg_1489 == 4'd0) & (ping_read_reg_1482 == 1'd1));
end

always @ (*) begin
    ap_condition_616 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln33_reg_1489 == 4'd15) & (ping_read_reg_1482 == 1'd1));
end

always @ (*) begin
    ap_condition_619 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln33_reg_1489 == 4'd11) & (ping_read_reg_1482 == 1'd0));
end

always @ (*) begin
    ap_condition_622 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln33_reg_1489 == 4'd10) & (ping_read_reg_1482 == 1'd0));
end

always @ (*) begin
    ap_condition_625 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln33_reg_1489 == 4'd9) & (ping_read_reg_1482 == 1'd0));
end

always @ (*) begin
    ap_condition_628 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln33_reg_1489 == 4'd8) & (ping_read_reg_1482 == 1'd0));
end

always @ (*) begin
    ap_condition_631 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln33_reg_1489 == 4'd7) & (ping_read_reg_1482 == 1'd0));
end

always @ (*) begin
    ap_condition_634 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln33_reg_1489 == 4'd6) & (ping_read_reg_1482 == 1'd0));
end

always @ (*) begin
    ap_condition_637 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln33_reg_1489 == 4'd5) & (ping_read_reg_1482 == 1'd0));
end

always @ (*) begin
    ap_condition_640 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln33_reg_1489 == 4'd14) & (ping_read_reg_1482 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign icmp_ln30_fu_932_p2 = ((ap_sig_allocacmp_i_1 == 5'd16) ? 1'b1 : 1'b0);

assign p_out = x_col_V_31_fu_332;

assign p_out1 = x_col_V_30_fu_328;

assign p_out10 = x_col_V_21_fu_292;

assign p_out11 = x_col_V_20_fu_288;

assign p_out12 = x_col_V_19_fu_284;

assign p_out13 = x_col_V_18_fu_280;

assign p_out14 = x_col_V_17_fu_276;

assign p_out15 = x_col_V_16_fu_272;

assign p_out16 = x_col_V_15_fu_268;

assign p_out17 = x_col_V_14_fu_264;

assign p_out18 = x_col_V_13_fu_260;

assign p_out19 = x_col_V_12_fu_256;

assign p_out2 = x_col_V_29_fu_324;

assign p_out20 = x_col_V_11_fu_252;

assign p_out21 = x_col_V_10_fu_248;

assign p_out22 = x_col_V_9_fu_244;

assign p_out23 = x_col_V_8_fu_240;

assign p_out24 = x_col_V_7_fu_236;

assign p_out25 = x_col_V_6_fu_232;

assign p_out26 = x_col_V_5_fu_228;

assign p_out27 = x_col_V_4_fu_224;

assign p_out28 = x_col_V_3_fu_220;

assign p_out29 = x_col_V_2_fu_216;

assign p_out3 = x_col_V_28_fu_320;

assign p_out30 = x_col_V_1_fu_212;

assign p_out31 = x_col_V_fu_208;

assign p_out4 = x_col_V_27_fu_316;

assign p_out5 = x_col_V_26_fu_312;

assign p_out6 = x_col_V_25_fu_308;

assign p_out7 = x_col_V_24_fu_304;

assign p_out8 = x_col_V_23_fu_300;

assign p_out9 = x_col_V_22_fu_296;

assign ping_read_reg_1482 = ping;

assign trunc_ln33_fu_944_p1 = ap_sig_allocacmp_i_1[3:0];

endmodule //spmm_hls_spmm_hls_Pipeline_read_data_loop
