module sync_2ff (
    input wire clk,
    input wire d_in,
    output reg q_out
);
    reg q1;
    always @(posedge clk) begin
        q1 <= d_in;
        q_out <= q1;
    end
endmodule
