{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742652938119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742652938119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 22 19:45:38 2025 " "Processing started: Sat Mar 22 19:45:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742652938119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742652938119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAM_Con -c SAM_Con " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAM_Con -c SAM_Con" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742652938119 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742652938435 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742652938435 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SAM_Con.v(19) " "Verilog HDL warning at SAM_Con.v(19): extended using \"x\" or \"z\"" {  } { { "SAM_Con.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/SAM_Con/SAM_Con.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1742652943943 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SAM_Con.v(16) " "Verilog HDL information at SAM_Con.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "SAM_Con.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/SAM_Con/SAM_Con.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1742652943943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sam_con.v 1 1 " "Found 1 design units, including 1 entities, in source file sam_con.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAM_Con " "Found entity 1: SAM_Con" {  } { { "SAM_Con.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/SAM_Con/SAM_Con.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742652943943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742652943943 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SAM_Con SAM_Con.v(11) " "Verilog HDL Parameter Declaration warning at SAM_Con.v(11): Parameter Declaration in module \"SAM_Con\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "SAM_Con.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/SAM_Con/SAM_Con.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1742652943943 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Kernel SAM_Con.v(31) " "Verilog HDL Procedural Assignment error at SAM_Con.v(31): object \"Kernel\" on left-hand side of assignment must have a variable data type" {  } { { "SAM_Con.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/SAM_Con/SAM_Con.v" 31 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1742652943943 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring local loop variables SAM_Con.v(38) " "Verilog HDL error at SAM_Con.v(38): declaring local loop variables is a SystemVerilog feature" {  } { { "SAM_Con.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/SAM_Con/SAM_Con.v" 38 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1742652943943 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring local loop variables SAM_Con.v(44) " "Verilog HDL error at SAM_Con.v(44): declaring local loop variables is a SystemVerilog feature" {  } { { "SAM_Con.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/SAM_Con/SAM_Con.v" 44 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1742652943943 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring local loop variables SAM_Con.v(57) " "Verilog HDL error at SAM_Con.v(57): declaring local loop variables is a SystemVerilog feature" {  } { { "SAM_Con.v" "" { Text "E:/Semester_4/Hardware_Description_Languages/SAM_Con/SAM_Con.v" 57 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1742652943943 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Semester_4/Hardware_Description_Languages/SAM_Con/output_files/SAM_Con.map.smsg " "Generated suppressed messages file E:/Semester_4/Hardware_Description_Languages/SAM_Con/output_files/SAM_Con.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742652943972 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742652944053 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 22 19:45:44 2025 " "Processing ended: Sat Mar 22 19:45:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742652944053 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742652944053 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742652944053 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742652944053 ""}
