// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Thu Dec 12 04:54:36 2019
// Host        : LAPTOP-L3QBNI7L running 64-bit major release  (build 9200)
// Command     : write_verilog -mode timesim -nolib -sdf_anno true -force -file
//               C:/Users/sidsu/VHDL/ECE4401/Final_Project/Final_Project.sim/sim_1/impl/timing/xsim/design_1_wrapper_time_impl.v
// Design      : design_1_wrapper
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

(* HW_HANDOFF = "design_1.hwdef" *) 
module design_1
   (CLK100MHZ,
    CPU_RESETN,
    PS2_CLK,
    PS2_DATA,
    SW,
    VGA_B,
    VGA_G,
    VGA_HS,
    VGA_R,
    VGA_VS);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.CLK100MHZ CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.CLK100MHZ, CLK_DOMAIN design_1_CLK100MHZ, FREQ_HZ 100000000, INSERT_VIP 0, PHASE 0.000" *) input CLK100MHZ;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.CPU_RESETN RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.CPU_RESETN, INSERT_VIP 0, POLARITY ACTIVE_LOW" *) input CPU_RESETN;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.PS2_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.PS2_CLK, FREQ_HZ 100000000, INSERT_VIP 0, PHASE 0.000" *) inout PS2_CLK;
  inout PS2_DATA;
  input [15:0]SW;
  output [3:0]VGA_B;
  output [3:0]VGA_G;
  output VGA_HS;
  output [3:0]VGA_R;
  output VGA_VS;

  wire [15:0]AXI_VGA_Slave_0_BRAM_RADDR;
  wire [15:0]AXI_VGA_Slave_0_BRAM_WADDR;
  wire [31:0]AXI_VGA_Slave_0_BRAM_WDATA;
  wire AXI_VGA_Slave_0_BRAM_WE;
  wire CLK100MHZ;
  wire CPU_RESETN;
  wire PS2_CLK;
  wire PS2_DATA;
  wire [15:0]SW;
  wire [3:0]VGA_B;
  wire [3:0]VGA_G;
  wire VGA_HS;
  wire [3:0]VGA_R;
  wire VGA_VS;
  wire [31:0]blk_mem_gen_0_doutb;
  wire clk_wiz_clk_out1;
  wire clk_wiz_locked;
  wire ps2_0_IRQ_O;
  wire rst_clk_wiz_100M_interconnect_aresetn;
  wire rst_clk_wiz_100M_peripheral_aresetn;
  wire [31:0]text_display_master_0_M00_AXI_ARADDR;
  wire text_display_master_0_M00_AXI_ARREADY;
  wire text_display_master_0_M00_AXI_ARVALID;
  wire [31:0]text_display_master_0_M00_AXI_AWADDR;
  wire text_display_master_0_M00_AXI_AWREADY;
  wire text_display_master_0_M00_AXI_AWVALID;
  wire text_display_master_0_M00_AXI_BREADY;
  wire text_display_master_0_M00_AXI_BVALID;
  wire [31:0]text_display_master_0_M00_AXI_RDATA;
  wire text_display_master_0_M00_AXI_RREADY;
  wire text_display_master_0_M00_AXI_RVALID;
  wire [31:0]text_display_master_0_M00_AXI_WDATA;
  wire text_display_master_0_M00_AXI_WREADY;
  wire text_display_master_0_M00_AXI_WVALID;
  wire text_display_master_0_axi_periph_M00_AXI_ARREADY;
  wire text_display_master_0_axi_periph_M00_AXI_ARVALID;
  wire text_display_master_0_axi_periph_M00_AXI_AWREADY;
  wire text_display_master_0_axi_periph_M00_AXI_AWVALID;
  wire text_display_master_0_axi_periph_M00_AXI_BREADY;
  wire text_display_master_0_axi_periph_M00_AXI_BVALID;
  wire [31:0]text_display_master_0_axi_periph_M00_AXI_RDATA;
  wire text_display_master_0_axi_periph_M00_AXI_RREADY;
  wire text_display_master_0_axi_periph_M00_AXI_RVALID;
  wire text_display_master_0_axi_periph_M00_AXI_WREADY;
  wire text_display_master_0_axi_periph_M00_AXI_WVALID;
  wire text_display_master_0_axi_periph_M01_AXI_ARREADY;
  wire text_display_master_0_axi_periph_M01_AXI_ARVALID;
  wire text_display_master_0_axi_periph_M01_AXI_AWREADY;
  wire text_display_master_0_axi_periph_M01_AXI_AWVALID;
  wire text_display_master_0_axi_periph_M01_AXI_BREADY;
  wire text_display_master_0_axi_periph_M01_AXI_BVALID;
  wire [31:0]text_display_master_0_axi_periph_M01_AXI_RDATA;
  wire text_display_master_0_axi_periph_M01_AXI_RREADY;
  wire text_display_master_0_axi_periph_M01_AXI_RVALID;
  wire text_display_master_0_axi_periph_M01_AXI_WREADY;
  wire text_display_master_0_axi_periph_M01_AXI_WVALID;
  wire [17:0]text_display_master_0_axi_periph_M02_AXI_AWADDR;
  wire text_display_master_0_axi_periph_M02_AXI_AWREADY;
  wire text_display_master_0_axi_periph_M02_AXI_AWVALID;
  wire text_display_master_0_axi_periph_M02_AXI_BREADY;
  wire text_display_master_0_axi_periph_M02_AXI_BVALID;
  wire [31:0]text_display_master_0_axi_periph_M02_AXI_WDATA;
  wire text_display_master_0_axi_periph_M02_AXI_WREADY;
  wire text_display_master_0_axi_periph_M02_AXI_WVALID;
  wire NLW_AXI_VGA_Slave_0_s00_axi_arready_UNCONNECTED;
  wire NLW_AXI_VGA_Slave_0_s00_axi_arvalid_UNCONNECTED;
  wire NLW_AXI_VGA_Slave_0_s00_axi_rready_UNCONNECTED;
  wire NLW_AXI_VGA_Slave_0_s00_axi_rvalid_UNCONNECTED;
  wire [17:0]NLW_AXI_VGA_Slave_0_s00_axi_araddr_UNCONNECTED;
  wire [2:0]NLW_AXI_VGA_Slave_0_s00_axi_arprot_UNCONNECTED;
  wire [17:16]NLW_AXI_VGA_Slave_0_s00_axi_awaddr_UNCONNECTED;
  wire [2:0]NLW_AXI_VGA_Slave_0_s00_axi_awprot_UNCONNECTED;
  wire [1:0]NLW_AXI_VGA_Slave_0_s00_axi_bresp_UNCONNECTED;
  wire [31:0]NLW_AXI_VGA_Slave_0_s00_axi_rdata_UNCONNECTED;
  wire [1:0]NLW_AXI_VGA_Slave_0_s00_axi_rresp_UNCONNECTED;
  wire [3:0]NLW_AXI_VGA_Slave_0_s00_axi_wstrb_UNCONNECTED;
  wire [15:8]NLW_axi_switches_0_SW_UNCONNECTED;
  wire [3:0]NLW_axi_switches_0_s00_axi_araddr_UNCONNECTED;
  wire [2:0]NLW_axi_switches_0_s00_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_axi_switches_0_s00_axi_awaddr_UNCONNECTED;
  wire [2:0]NLW_axi_switches_0_s00_axi_awprot_UNCONNECTED;
  wire [1:0]NLW_axi_switches_0_s00_axi_bresp_UNCONNECTED;
  wire [31:8]NLW_axi_switches_0_s00_axi_rdata_UNCONNECTED;
  wire [1:0]NLW_axi_switches_0_s00_axi_rresp_UNCONNECTED;
  wire [31:0]NLW_axi_switches_0_s00_axi_wdata_UNCONNECTED;
  wire [3:0]NLW_axi_switches_0_s00_axi_wstrb_UNCONNECTED;
  wire [3:0]NLW_ps2_0_s00_axi_araddr_UNCONNECTED;
  wire [2:0]NLW_ps2_0_s00_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_ps2_0_s00_axi_awaddr_UNCONNECTED;
  wire [2:0]NLW_ps2_0_s00_axi_awprot_UNCONNECTED;
  wire [1:0]NLW_ps2_0_s00_axi_bresp_UNCONNECTED;
  wire [31:8]NLW_ps2_0_s00_axi_rdata_UNCONNECTED;
  wire [1:0]NLW_ps2_0_s00_axi_rresp_UNCONNECTED;
  wire [31:0]NLW_ps2_0_s00_axi_wdata_UNCONNECTED;
  wire [3:0]NLW_ps2_0_s00_axi_wstrb_UNCONNECTED;
  wire NLW_rst_clk_wiz_100M_aux_reset_in_UNCONNECTED;
  wire NLW_rst_clk_wiz_100M_mb_debug_sys_rst_UNCONNECTED;
  wire NLW_rst_clk_wiz_100M_mb_reset_UNCONNECTED;
  wire [0:0]NLW_rst_clk_wiz_100M_bus_struct_reset_UNCONNECTED;
  wire [0:0]NLW_rst_clk_wiz_100M_peripheral_reset_UNCONNECTED;
  wire [29:0]NLW_text_display_master_0_m00_axi_araddr_UNCONNECTED;
  wire [2:0]NLW_text_display_master_0_m00_axi_arprot_UNCONNECTED;
  wire [31:16]NLW_text_display_master_0_m00_axi_awaddr_UNCONNECTED;
  wire [2:0]NLW_text_display_master_0_m00_axi_awprot_UNCONNECTED;
  wire [1:0]NLW_text_display_master_0_m00_axi_bresp_UNCONNECTED;
  wire [31:8]NLW_text_display_master_0_m00_axi_rdata_UNCONNECTED;
  wire [1:0]NLW_text_display_master_0_m00_axi_rresp_UNCONNECTED;
  wire [3:0]NLW_text_display_master_0_m00_axi_wstrb_UNCONNECTED;
  wire NLW_text_display_master_0_axi_periph_M00_ACLK_UNCONNECTED;
  wire NLW_text_display_master_0_axi_periph_M00_ARESETN_UNCONNECTED;
  wire NLW_text_display_master_0_axi_periph_M01_ACLK_UNCONNECTED;
  wire NLW_text_display_master_0_axi_periph_M01_ARESETN_UNCONNECTED;
  wire NLW_text_display_master_0_axi_periph_M02_ACLK_UNCONNECTED;
  wire NLW_text_display_master_0_axi_periph_M02_ARESETN_UNCONNECTED;
  wire NLW_text_display_master_0_axi_periph_S00_ACLK_UNCONNECTED;
  wire NLW_text_display_master_0_axi_periph_S00_ARESETN_UNCONNECTED;
  wire [31:0]NLW_text_display_master_0_axi_periph_M00_AXI_araddr_UNCONNECTED;
  wire [2:0]NLW_text_display_master_0_axi_periph_M00_AXI_arprot_UNCONNECTED;
  wire [31:0]NLW_text_display_master_0_axi_periph_M00_AXI_awaddr_UNCONNECTED;
  wire [2:0]NLW_text_display_master_0_axi_periph_M00_AXI_awprot_UNCONNECTED;
  wire [1:0]NLW_text_display_master_0_axi_periph_M00_AXI_bresp_UNCONNECTED;
  wire [31:8]NLW_text_display_master_0_axi_periph_M00_AXI_rdata_UNCONNECTED;
  wire [1:0]NLW_text_display_master_0_axi_periph_M00_AXI_rresp_UNCONNECTED;
  wire [31:0]NLW_text_display_master_0_axi_periph_M00_AXI_wdata_UNCONNECTED;
  wire [3:0]NLW_text_display_master_0_axi_periph_M00_AXI_wstrb_UNCONNECTED;
  wire [31:0]NLW_text_display_master_0_axi_periph_M01_AXI_araddr_UNCONNECTED;
  wire [2:0]NLW_text_display_master_0_axi_periph_M01_AXI_arprot_UNCONNECTED;
  wire [31:0]NLW_text_display_master_0_axi_periph_M01_AXI_awaddr_UNCONNECTED;
  wire [2:0]NLW_text_display_master_0_axi_periph_M01_AXI_awprot_UNCONNECTED;
  wire [1:0]NLW_text_display_master_0_axi_periph_M01_AXI_bresp_UNCONNECTED;
  wire [31:8]NLW_text_display_master_0_axi_periph_M01_AXI_rdata_UNCONNECTED;
  wire [1:0]NLW_text_display_master_0_axi_periph_M01_AXI_rresp_UNCONNECTED;
  wire [31:0]NLW_text_display_master_0_axi_periph_M01_AXI_wdata_UNCONNECTED;
  wire [3:0]NLW_text_display_master_0_axi_periph_M01_AXI_wstrb_UNCONNECTED;
  wire [31:0]NLW_text_display_master_0_axi_periph_M02_AXI_araddr_UNCONNECTED;
  wire [2:0]NLW_text_display_master_0_axi_periph_M02_AXI_arprot_UNCONNECTED;
  wire [0:0]NLW_text_display_master_0_axi_periph_M02_AXI_arready_UNCONNECTED;
  wire [0:0]NLW_text_display_master_0_axi_periph_M02_AXI_arvalid_UNCONNECTED;
  wire [31:16]NLW_text_display_master_0_axi_periph_M02_AXI_awaddr_UNCONNECTED;
  wire [2:0]NLW_text_display_master_0_axi_periph_M02_AXI_awprot_UNCONNECTED;
  wire [1:0]NLW_text_display_master_0_axi_periph_M02_AXI_bresp_UNCONNECTED;
  wire [31:0]NLW_text_display_master_0_axi_periph_M02_AXI_rdata_UNCONNECTED;
  wire [0:0]NLW_text_display_master_0_axi_periph_M02_AXI_rready_UNCONNECTED;
  wire [1:0]NLW_text_display_master_0_axi_periph_M02_AXI_rresp_UNCONNECTED;
  wire [0:0]NLW_text_display_master_0_axi_periph_M02_AXI_rvalid_UNCONNECTED;
  wire [3:0]NLW_text_display_master_0_axi_periph_M02_AXI_wstrb_UNCONNECTED;
  wire [29:0]NLW_text_display_master_0_axi_periph_S00_AXI_araddr_UNCONNECTED;
  wire [2:0]NLW_text_display_master_0_axi_periph_S00_AXI_arprot_UNCONNECTED;
  wire [31:16]NLW_text_display_master_0_axi_periph_S00_AXI_awaddr_UNCONNECTED;
  wire [2:0]NLW_text_display_master_0_axi_periph_S00_AXI_awprot_UNCONNECTED;
  wire [1:0]NLW_text_display_master_0_axi_periph_S00_AXI_bresp_UNCONNECTED;
  wire [31:8]NLW_text_display_master_0_axi_periph_S00_AXI_rdata_UNCONNECTED;
  wire [1:0]NLW_text_display_master_0_axi_periph_S00_AXI_rresp_UNCONNECTED;
  wire [3:0]NLW_text_display_master_0_axi_periph_S00_AXI_wstrb_UNCONNECTED;

  (* syn_black_box = "TRUE" *) 
  (* x_core_info = "AXI_VGA_Slave_v1_0,Vivado 2018.3" *) 
  design_1_AXI_VGA_Slave_0_0 AXI_VGA_Slave_0
       (.BRAM_RADDR(AXI_VGA_Slave_0_BRAM_RADDR),
        .BRAM_RDATA(blk_mem_gen_0_doutb),
        .BRAM_WADDR(AXI_VGA_Slave_0_BRAM_WADDR),
        .BRAM_WDATA(AXI_VGA_Slave_0_BRAM_WDATA),
        .BRAM_WE(AXI_VGA_Slave_0_BRAM_WE),
        .VGA_B(VGA_B),
        .VGA_G(VGA_G),
        .VGA_HS(VGA_HS),
        .VGA_R(VGA_R),
        .VGA_VS(VGA_VS),
        .s00_axi_aclk(clk_wiz_clk_out1),
        .s00_axi_araddr(NLW_AXI_VGA_Slave_0_s00_axi_araddr_UNCONNECTED[17:0]),
        .s00_axi_aresetn(rst_clk_wiz_100M_peripheral_aresetn),
        .s00_axi_arprot(NLW_AXI_VGA_Slave_0_s00_axi_arprot_UNCONNECTED[2:0]),
        .s00_axi_arready(NLW_AXI_VGA_Slave_0_s00_axi_arready_UNCONNECTED),
        .s00_axi_arvalid(NLW_AXI_VGA_Slave_0_s00_axi_arvalid_UNCONNECTED),
        .s00_axi_awaddr({NLW_AXI_VGA_Slave_0_s00_axi_awaddr_UNCONNECTED[17:16],text_display_master_0_axi_periph_M02_AXI_AWADDR[15:0]}),
        .s00_axi_awprot(NLW_AXI_VGA_Slave_0_s00_axi_awprot_UNCONNECTED[2:0]),
        .s00_axi_awready(text_display_master_0_axi_periph_M02_AXI_AWREADY),
        .s00_axi_awvalid(text_display_master_0_axi_periph_M02_AXI_AWVALID),
        .s00_axi_bready(text_display_master_0_axi_periph_M02_AXI_BREADY),
        .s00_axi_bresp(NLW_AXI_VGA_Slave_0_s00_axi_bresp_UNCONNECTED[1:0]),
        .s00_axi_bvalid(text_display_master_0_axi_periph_M02_AXI_BVALID),
        .s00_axi_rdata(NLW_AXI_VGA_Slave_0_s00_axi_rdata_UNCONNECTED[31:0]),
        .s00_axi_rready(NLW_AXI_VGA_Slave_0_s00_axi_rready_UNCONNECTED),
        .s00_axi_rresp(NLW_AXI_VGA_Slave_0_s00_axi_rresp_UNCONNECTED[1:0]),
        .s00_axi_rvalid(NLW_AXI_VGA_Slave_0_s00_axi_rvalid_UNCONNECTED),
        .s00_axi_wdata(text_display_master_0_axi_periph_M02_AXI_WDATA),
        .s00_axi_wready(text_display_master_0_axi_periph_M02_AXI_WREADY),
        .s00_axi_wstrb(NLW_AXI_VGA_Slave_0_s00_axi_wstrb_UNCONNECTED[3:0]),
        .s00_axi_wvalid(text_display_master_0_axi_periph_M02_AXI_WVALID));
  (* syn_black_box = "TRUE" *) 
  (* x_core_info = "axi_switches_v1_0,Vivado 2018.3" *) 
  design_1_axi_switches_0_0 axi_switches_0
       (.SW({NLW_axi_switches_0_SW_UNCONNECTED[15:8],SW[7:0]}),
        .s00_axi_aclk(clk_wiz_clk_out1),
        .s00_axi_araddr(NLW_axi_switches_0_s00_axi_araddr_UNCONNECTED[3:0]),
        .s00_axi_aresetn(rst_clk_wiz_100M_peripheral_aresetn),
        .s00_axi_arprot(NLW_axi_switches_0_s00_axi_arprot_UNCONNECTED[2:0]),
        .s00_axi_arready(text_display_master_0_axi_periph_M01_AXI_ARREADY),
        .s00_axi_arvalid(text_display_master_0_axi_periph_M01_AXI_ARVALID),
        .s00_axi_awaddr(NLW_axi_switches_0_s00_axi_awaddr_UNCONNECTED[3:0]),
        .s00_axi_awprot(NLW_axi_switches_0_s00_axi_awprot_UNCONNECTED[2:0]),
        .s00_axi_awready(text_display_master_0_axi_periph_M01_AXI_AWREADY),
        .s00_axi_awvalid(text_display_master_0_axi_periph_M01_AXI_AWVALID),
        .s00_axi_bready(text_display_master_0_axi_periph_M01_AXI_BREADY),
        .s00_axi_bresp(NLW_axi_switches_0_s00_axi_bresp_UNCONNECTED[1:0]),
        .s00_axi_bvalid(text_display_master_0_axi_periph_M01_AXI_BVALID),
        .s00_axi_rdata({NLW_axi_switches_0_s00_axi_rdata_UNCONNECTED[31:8],text_display_master_0_axi_periph_M01_AXI_RDATA[7:0]}),
        .s00_axi_rready(text_display_master_0_axi_periph_M01_AXI_RREADY),
        .s00_axi_rresp(NLW_axi_switches_0_s00_axi_rresp_UNCONNECTED[1:0]),
        .s00_axi_rvalid(text_display_master_0_axi_periph_M01_AXI_RVALID),
        .s00_axi_wdata(NLW_axi_switches_0_s00_axi_wdata_UNCONNECTED[31:0]),
        .s00_axi_wready(text_display_master_0_axi_periph_M01_AXI_WREADY),
        .s00_axi_wstrb(NLW_axi_switches_0_s00_axi_wstrb_UNCONNECTED[3:0]),
        .s00_axi_wvalid(text_display_master_0_axi_periph_M01_AXI_WVALID));
  (* syn_black_box = "TRUE" *) 
  (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
  design_1_blk_mem_gen_0_1 blk_mem_gen_0
       (.addra(AXI_VGA_Slave_0_BRAM_WADDR),
        .addrb(AXI_VGA_Slave_0_BRAM_RADDR),
        .clka(clk_wiz_clk_out1),
        .clkb(clk_wiz_clk_out1),
        .dina(AXI_VGA_Slave_0_BRAM_WDATA),
        .doutb(blk_mem_gen_0_doutb),
        .wea(AXI_VGA_Slave_0_BRAM_WE));
  (* syn_black_box = "TRUE" *) 
  design_1_clk_wiz_0 clk_wiz
       (.clk_in1(CLK100MHZ),
        .clk_out1(clk_wiz_clk_out1),
        .locked(clk_wiz_locked),
        .resetn(CPU_RESETN));
  (* syn_black_box = "TRUE" *) 
  (* x_core_info = "ps2_v1_0,Vivado 2018.3" *) 
  design_1_ps2_0_0 ps2_0
       (.IRQ_O(ps2_0_IRQ_O),
        .PS2_CLK(PS2_CLK),
        .PS2_DATA(PS2_DATA),
        .s00_axi_aclk(clk_wiz_clk_out1),
        .s00_axi_araddr(NLW_ps2_0_s00_axi_araddr_UNCONNECTED[3:0]),
        .s00_axi_aresetn(rst_clk_wiz_100M_peripheral_aresetn),
        .s00_axi_arprot(NLW_ps2_0_s00_axi_arprot_UNCONNECTED[2:0]),
        .s00_axi_arready(text_display_master_0_axi_periph_M00_AXI_ARREADY),
        .s00_axi_arvalid(text_display_master_0_axi_periph_M00_AXI_ARVALID),
        .s00_axi_awaddr(NLW_ps2_0_s00_axi_awaddr_UNCONNECTED[3:0]),
        .s00_axi_awprot(NLW_ps2_0_s00_axi_awprot_UNCONNECTED[2:0]),
        .s00_axi_awready(text_display_master_0_axi_periph_M00_AXI_AWREADY),
        .s00_axi_awvalid(text_display_master_0_axi_periph_M00_AXI_AWVALID),
        .s00_axi_bready(text_display_master_0_axi_periph_M00_AXI_BREADY),
        .s00_axi_bresp(NLW_ps2_0_s00_axi_bresp_UNCONNECTED[1:0]),
        .s00_axi_bvalid(text_display_master_0_axi_periph_M00_AXI_BVALID),
        .s00_axi_rdata({NLW_ps2_0_s00_axi_rdata_UNCONNECTED[31:8],text_display_master_0_axi_periph_M00_AXI_RDATA[7:0]}),
        .s00_axi_rready(text_display_master_0_axi_periph_M00_AXI_RREADY),
        .s00_axi_rresp(NLW_ps2_0_s00_axi_rresp_UNCONNECTED[1:0]),
        .s00_axi_rvalid(text_display_master_0_axi_periph_M00_AXI_RVALID),
        .s00_axi_wdata(NLW_ps2_0_s00_axi_wdata_UNCONNECTED[31:0]),
        .s00_axi_wready(text_display_master_0_axi_periph_M00_AXI_WREADY),
        .s00_axi_wstrb(NLW_ps2_0_s00_axi_wstrb_UNCONNECTED[3:0]),
        .s00_axi_wvalid(text_display_master_0_axi_periph_M00_AXI_WVALID));
  (* syn_black_box = "TRUE" *) 
  (* x_core_info = "proc_sys_reset,Vivado 2018.3" *) 
  design_1_rst_clk_wiz_100M_0 rst_clk_wiz_100M
       (.aux_reset_in(NLW_rst_clk_wiz_100M_aux_reset_in_UNCONNECTED),
        .bus_struct_reset(NLW_rst_clk_wiz_100M_bus_struct_reset_UNCONNECTED[0]),
        .dcm_locked(clk_wiz_locked),
        .ext_reset_in(CPU_RESETN),
        .interconnect_aresetn(rst_clk_wiz_100M_interconnect_aresetn),
        .mb_debug_sys_rst(NLW_rst_clk_wiz_100M_mb_debug_sys_rst_UNCONNECTED),
        .mb_reset(NLW_rst_clk_wiz_100M_mb_reset_UNCONNECTED),
        .peripheral_aresetn(rst_clk_wiz_100M_peripheral_aresetn),
        .peripheral_reset(NLW_rst_clk_wiz_100M_peripheral_reset_UNCONNECTED[0]),
        .slowest_sync_clk(clk_wiz_clk_out1));
  (* syn_black_box = "TRUE" *) 
  (* x_core_info = "text_display_master_v1_0,Vivado 2018.3" *) 
  design_1_text_display_master_0_0 text_display_master_0
       (.IRQ_I(ps2_0_IRQ_O),
        .m00_axi_aclk(clk_wiz_clk_out1),
        .m00_axi_araddr({text_display_master_0_M00_AXI_ARADDR[31:30],NLW_text_display_master_0_m00_axi_araddr_UNCONNECTED[29:0]}),
        .m00_axi_aresetn(rst_clk_wiz_100M_peripheral_aresetn),
        .m00_axi_arprot(NLW_text_display_master_0_m00_axi_arprot_UNCONNECTED[2:0]),
        .m00_axi_arready(text_display_master_0_M00_AXI_ARREADY),
        .m00_axi_arvalid(text_display_master_0_M00_AXI_ARVALID),
        .m00_axi_awaddr({NLW_text_display_master_0_m00_axi_awaddr_UNCONNECTED[31:16],text_display_master_0_M00_AXI_AWADDR[15:0]}),
        .m00_axi_awprot(NLW_text_display_master_0_m00_axi_awprot_UNCONNECTED[2:0]),
        .m00_axi_awready(text_display_master_0_M00_AXI_AWREADY),
        .m00_axi_awvalid(text_display_master_0_M00_AXI_AWVALID),
        .m00_axi_bready(text_display_master_0_M00_AXI_BREADY),
        .m00_axi_bresp(NLW_text_display_master_0_m00_axi_bresp_UNCONNECTED[1:0]),
        .m00_axi_bvalid(text_display_master_0_M00_AXI_BVALID),
        .m00_axi_rdata({NLW_text_display_master_0_m00_axi_rdata_UNCONNECTED[31:8],text_display_master_0_M00_AXI_RDATA[7:0]}),
        .m00_axi_rready(text_display_master_0_M00_AXI_RREADY),
        .m00_axi_rresp(NLW_text_display_master_0_m00_axi_rresp_UNCONNECTED[1:0]),
        .m00_axi_rvalid(text_display_master_0_M00_AXI_RVALID),
        .m00_axi_wdata(text_display_master_0_M00_AXI_WDATA),
        .m00_axi_wready(text_display_master_0_M00_AXI_WREADY),
        .m00_axi_wstrb(NLW_text_display_master_0_m00_axi_wstrb_UNCONNECTED[3:0]),
        .m00_axi_wvalid(text_display_master_0_M00_AXI_WVALID));
  design_1_text_display_master_0_axi_periph_0 text_display_master_0_axi_periph
       (.ACLK(clk_wiz_clk_out1),
        .ARESETN(rst_clk_wiz_100M_interconnect_aresetn),
        .M00_ACLK(NLW_text_display_master_0_axi_periph_M00_ACLK_UNCONNECTED),
        .M00_ARESETN(NLW_text_display_master_0_axi_periph_M00_ARESETN_UNCONNECTED),
        .M00_AXI_araddr(NLW_text_display_master_0_axi_periph_M00_AXI_araddr_UNCONNECTED[31:0]),
        .M00_AXI_arprot(NLW_text_display_master_0_axi_periph_M00_AXI_arprot_UNCONNECTED[2:0]),
        .M00_AXI_arready(text_display_master_0_axi_periph_M00_AXI_ARREADY),
        .M00_AXI_arvalid(text_display_master_0_axi_periph_M00_AXI_ARVALID),
        .M00_AXI_awaddr(NLW_text_display_master_0_axi_periph_M00_AXI_awaddr_UNCONNECTED[31:0]),
        .M00_AXI_awprot(NLW_text_display_master_0_axi_periph_M00_AXI_awprot_UNCONNECTED[2:0]),
        .M00_AXI_awready(text_display_master_0_axi_periph_M00_AXI_AWREADY),
        .M00_AXI_awvalid(text_display_master_0_axi_periph_M00_AXI_AWVALID),
        .M00_AXI_bready(text_display_master_0_axi_periph_M00_AXI_BREADY),
        .M00_AXI_bresp(NLW_text_display_master_0_axi_periph_M00_AXI_bresp_UNCONNECTED[1:0]),
        .M00_AXI_bvalid(text_display_master_0_axi_periph_M00_AXI_BVALID),
        .M00_AXI_rdata({NLW_text_display_master_0_axi_periph_M00_AXI_rdata_UNCONNECTED[31:8],text_display_master_0_axi_periph_M00_AXI_RDATA[7:0]}),
        .M00_AXI_rready(text_display_master_0_axi_periph_M00_AXI_RREADY),
        .M00_AXI_rresp(NLW_text_display_master_0_axi_periph_M00_AXI_rresp_UNCONNECTED[1:0]),
        .M00_AXI_rvalid(text_display_master_0_axi_periph_M00_AXI_RVALID),
        .M00_AXI_wdata(NLW_text_display_master_0_axi_periph_M00_AXI_wdata_UNCONNECTED[31:0]),
        .M00_AXI_wready(text_display_master_0_axi_periph_M00_AXI_WREADY),
        .M00_AXI_wstrb(NLW_text_display_master_0_axi_periph_M00_AXI_wstrb_UNCONNECTED[3:0]),
        .M00_AXI_wvalid(text_display_master_0_axi_periph_M00_AXI_WVALID),
        .M01_ACLK(NLW_text_display_master_0_axi_periph_M01_ACLK_UNCONNECTED),
        .M01_ARESETN(NLW_text_display_master_0_axi_periph_M01_ARESETN_UNCONNECTED),
        .M01_AXI_araddr(NLW_text_display_master_0_axi_periph_M01_AXI_araddr_UNCONNECTED[31:0]),
        .M01_AXI_arprot(NLW_text_display_master_0_axi_periph_M01_AXI_arprot_UNCONNECTED[2:0]),
        .M01_AXI_arready(text_display_master_0_axi_periph_M01_AXI_ARREADY),
        .M01_AXI_arvalid(text_display_master_0_axi_periph_M01_AXI_ARVALID),
        .M01_AXI_awaddr(NLW_text_display_master_0_axi_periph_M01_AXI_awaddr_UNCONNECTED[31:0]),
        .M01_AXI_awprot(NLW_text_display_master_0_axi_periph_M01_AXI_awprot_UNCONNECTED[2:0]),
        .M01_AXI_awready(text_display_master_0_axi_periph_M01_AXI_AWREADY),
        .M01_AXI_awvalid(text_display_master_0_axi_periph_M01_AXI_AWVALID),
        .M01_AXI_bready(text_display_master_0_axi_periph_M01_AXI_BREADY),
        .M01_AXI_bresp(NLW_text_display_master_0_axi_periph_M01_AXI_bresp_UNCONNECTED[1:0]),
        .M01_AXI_bvalid(text_display_master_0_axi_periph_M01_AXI_BVALID),
        .M01_AXI_rdata({NLW_text_display_master_0_axi_periph_M01_AXI_rdata_UNCONNECTED[31:8],text_display_master_0_axi_periph_M01_AXI_RDATA[7:0]}),
        .M01_AXI_rready(text_display_master_0_axi_periph_M01_AXI_RREADY),
        .M01_AXI_rresp(NLW_text_display_master_0_axi_periph_M01_AXI_rresp_UNCONNECTED[1:0]),
        .M01_AXI_rvalid(text_display_master_0_axi_periph_M01_AXI_RVALID),
        .M01_AXI_wdata(NLW_text_display_master_0_axi_periph_M01_AXI_wdata_UNCONNECTED[31:0]),
        .M01_AXI_wready(text_display_master_0_axi_periph_M01_AXI_WREADY),
        .M01_AXI_wstrb(NLW_text_display_master_0_axi_periph_M01_AXI_wstrb_UNCONNECTED[3:0]),
        .M01_AXI_wvalid(text_display_master_0_axi_periph_M01_AXI_WVALID),
        .M02_ACLK(NLW_text_display_master_0_axi_periph_M02_ACLK_UNCONNECTED),
        .M02_ARESETN(NLW_text_display_master_0_axi_periph_M02_ARESETN_UNCONNECTED),
        .M02_AXI_araddr(NLW_text_display_master_0_axi_periph_M02_AXI_araddr_UNCONNECTED[31:0]),
        .M02_AXI_arprot(NLW_text_display_master_0_axi_periph_M02_AXI_arprot_UNCONNECTED[2:0]),
        .M02_AXI_arready(NLW_text_display_master_0_axi_periph_M02_AXI_arready_UNCONNECTED[0]),
        .M02_AXI_arvalid(NLW_text_display_master_0_axi_periph_M02_AXI_arvalid_UNCONNECTED[0]),
        .M02_AXI_awaddr({NLW_text_display_master_0_axi_periph_M02_AXI_awaddr_UNCONNECTED[31:16],text_display_master_0_axi_periph_M02_AXI_AWADDR[15:0]}),
        .M02_AXI_awprot(NLW_text_display_master_0_axi_periph_M02_AXI_awprot_UNCONNECTED[2:0]),
        .M02_AXI_awready(text_display_master_0_axi_periph_M02_AXI_AWREADY),
        .M02_AXI_awvalid(text_display_master_0_axi_periph_M02_AXI_AWVALID),
        .M02_AXI_bready(text_display_master_0_axi_periph_M02_AXI_BREADY),
        .M02_AXI_bresp(NLW_text_display_master_0_axi_periph_M02_AXI_bresp_UNCONNECTED[1:0]),
        .M02_AXI_bvalid(text_display_master_0_axi_periph_M02_AXI_BVALID),
        .M02_AXI_rdata(NLW_text_display_master_0_axi_periph_M02_AXI_rdata_UNCONNECTED[31:0]),
        .M02_AXI_rready(NLW_text_display_master_0_axi_periph_M02_AXI_rready_UNCONNECTED[0]),
        .M02_AXI_rresp(NLW_text_display_master_0_axi_periph_M02_AXI_rresp_UNCONNECTED[1:0]),
        .M02_AXI_rvalid(NLW_text_display_master_0_axi_periph_M02_AXI_rvalid_UNCONNECTED[0]),
        .M02_AXI_wdata(text_display_master_0_axi_periph_M02_AXI_WDATA),
        .M02_AXI_wready(text_display_master_0_axi_periph_M02_AXI_WREADY),
        .M02_AXI_wstrb(NLW_text_display_master_0_axi_periph_M02_AXI_wstrb_UNCONNECTED[3:0]),
        .M02_AXI_wvalid(text_display_master_0_axi_periph_M02_AXI_WVALID),
        .S00_ACLK(NLW_text_display_master_0_axi_periph_S00_ACLK_UNCONNECTED),
        .S00_ARESETN(NLW_text_display_master_0_axi_periph_S00_ARESETN_UNCONNECTED),
        .S00_AXI_araddr({text_display_master_0_M00_AXI_ARADDR[31:30],NLW_text_display_master_0_axi_periph_S00_AXI_araddr_UNCONNECTED[29:0]}),
        .S00_AXI_arprot(NLW_text_display_master_0_axi_periph_S00_AXI_arprot_UNCONNECTED[2:0]),
        .S00_AXI_arready(text_display_master_0_M00_AXI_ARREADY),
        .S00_AXI_arvalid(text_display_master_0_M00_AXI_ARVALID),
        .S00_AXI_awaddr({NLW_text_display_master_0_axi_periph_S00_AXI_awaddr_UNCONNECTED[31:16],text_display_master_0_M00_AXI_AWADDR[15:0]}),
        .S00_AXI_awprot(NLW_text_display_master_0_axi_periph_S00_AXI_awprot_UNCONNECTED[2:0]),
        .S00_AXI_awready(text_display_master_0_M00_AXI_AWREADY),
        .S00_AXI_awvalid(text_display_master_0_M00_AXI_AWVALID),
        .S00_AXI_bready(text_display_master_0_M00_AXI_BREADY),
        .S00_AXI_bresp(NLW_text_display_master_0_axi_periph_S00_AXI_bresp_UNCONNECTED[1:0]),
        .S00_AXI_bvalid(text_display_master_0_M00_AXI_BVALID),
        .S00_AXI_rdata({NLW_text_display_master_0_axi_periph_S00_AXI_rdata_UNCONNECTED[31:8],text_display_master_0_M00_AXI_RDATA[7:0]}),
        .S00_AXI_rready(text_display_master_0_M00_AXI_RREADY),
        .S00_AXI_rresp(NLW_text_display_master_0_axi_periph_S00_AXI_rresp_UNCONNECTED[1:0]),
        .S00_AXI_rvalid(text_display_master_0_M00_AXI_RVALID),
        .S00_AXI_wdata(text_display_master_0_M00_AXI_WDATA),
        .S00_AXI_wready(text_display_master_0_M00_AXI_WREADY),
        .S00_AXI_wstrb(NLW_text_display_master_0_axi_periph_S00_AXI_wstrb_UNCONNECTED[3:0]),
        .S00_AXI_wvalid(text_display_master_0_M00_AXI_WVALID));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_AXI_VGA_Slave_0_0,AXI_VGA_Slave_v1_0,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "AXI_VGA_Slave_v1_0,Vivado 2018.3" *) 
module design_1_AXI_VGA_Slave_0_0
   (VGA_R,
    VGA_G,
    VGA_B,
    VGA_HS,
    VGA_VS,
    BRAM_WE,
    BRAM_WADDR,
    BRAM_WDATA,
    BRAM_RADDR,
    BRAM_RDATA,
    s00_axi_awaddr,
    s00_axi_awprot,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready,
    s00_axi_aclk,
    s00_axi_aresetn);
  output [3:0]VGA_R;
  output [3:0]VGA_G;
  output [3:0]VGA_B;
  output VGA_HS;
  output VGA_VS;
  output BRAM_WE;
  output [15:0]BRAM_WADDR;
  output [31:0]BRAM_WDATA;
  output [15:0]BRAM_RADDR;
  input [31:0]BRAM_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 18, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [17:0]s00_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s00_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input s00_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output s00_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s00_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s00_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input s00_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output s00_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s00_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output s00_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input s00_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [17:0]s00_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s00_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input s00_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output s00_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s00_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s00_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output s00_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) input s00_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_clk_out1, INSERT_VIP 0" *) input s00_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S00_AXI_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s00_axi_aresetn;

  wire [15:0]BRAM_RADDR;
  wire [31:0]BRAM_RDATA;
  wire [15:0]BRAM_WADDR;
  wire BRAM_WE;
  wire [3:3]\^VGA_B ;
  wire [3:3]\^VGA_G ;
  wire VGA_HS;
  wire [3:0]\^VGA_R ;
  wire VGA_VS;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [17:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire s00_axi_wvalid;

  assign BRAM_WDATA[31:0] = s00_axi_wdata;
  assign VGA_B[3] = \^VGA_B [3];
  assign VGA_B[2] = \^VGA_B [3];
  assign VGA_B[1] = \^VGA_B [3];
  assign VGA_B[0] = \^VGA_B [3];
  assign VGA_G[3] = \^VGA_G [3];
  assign VGA_G[2] = \^VGA_G [3];
  assign VGA_G[1] = \^VGA_G [3];
  assign VGA_G[0] = \^VGA_G [3];
  assign VGA_R[3:2] = \^VGA_R [3:2];
  assign VGA_R[1] = \^VGA_R [3];
  assign VGA_R[0] = \^VGA_R [0];
  design_1_AXI_VGA_Slave_0_0_AXI_VGA_Slave_v1_0 U0
       (.BRAM_RADDR(BRAM_RADDR),
        .BRAM_RDATA(BRAM_RDATA),
        .BRAM_WADDR(BRAM_WADDR),
        .BRAM_WE(BRAM_WE),
        .VGA_B(\^VGA_B ),
        .VGA_G(\^VGA_G ),
        .VGA_HS(VGA_HS),
        .VGA_R({\^VGA_R [3:2],\^VGA_R [0]}),
        .VGA_VS(VGA_VS),
        .axi_awready_reg(s00_axi_awready),
        .axi_wready_reg(s00_axi_wready),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_awaddr(s00_axi_awaddr[15:0]),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "AXI_VGA_Slave_v1_0" *) 
module design_1_AXI_VGA_Slave_0_0_AXI_VGA_Slave_v1_0
   (VGA_R,
    BRAM_RADDR,
    BRAM_WADDR,
    VGA_B,
    VGA_G,
    VGA_VS,
    VGA_HS,
    BRAM_WE,
    axi_wready_reg,
    axi_awready_reg,
    s00_axi_bvalid,
    s00_axi_aclk,
    BRAM_RDATA,
    s00_axi_awaddr,
    s00_axi_wvalid,
    s00_axi_awvalid,
    s00_axi_bready,
    s00_axi_aresetn);
  output [2:0]VGA_R;
  output [15:0]BRAM_RADDR;
  output [15:0]BRAM_WADDR;
  output [0:0]VGA_B;
  output [0:0]VGA_G;
  output VGA_VS;
  output VGA_HS;
  output BRAM_WE;
  output axi_wready_reg;
  output axi_awready_reg;
  output s00_axi_bvalid;
  input s00_axi_aclk;
  input [31:0]BRAM_RDATA;
  input [15:0]s00_axi_awaddr;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input s00_axi_bready;
  input s00_axi_aresetn;

  wire [15:0]BRAM_RADDR;
  wire [31:0]BRAM_RDATA;
  wire [15:0]BRAM_WADDR;
  wire BRAM_WE;
  wire [0:0]VGA_B;
  wire [0:0]VGA_G;
  wire VGA_HS;
  wire [2:0]VGA_R;
  wire VGA_VS;
  wire axi_awready_reg;
  wire axi_wready_reg;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [15:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire s00_axi_wvalid;

  design_1_AXI_VGA_Slave_0_0_AXI_VGA_Slave_v1_0_S00_AXI AXI_VGA_Slave_v1_0_S00_AXI_inst
       (.BRAM_RADDR(BRAM_RADDR),
        .BRAM_RDATA(BRAM_RDATA),
        .BRAM_WADDR(BRAM_WADDR),
        .BRAM_WE(BRAM_WE),
        .VGA_B(VGA_B),
        .VGA_G(VGA_G),
        .VGA_HS(VGA_HS),
        .VGA_R(VGA_R),
        .VGA_VS(VGA_VS),
        .axi_awready_reg_0(axi_awready_reg),
        .axi_wready_reg_0(axi_wready_reg),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "AXI_VGA_Slave_v1_0_S00_AXI" *) 
module design_1_AXI_VGA_Slave_0_0_AXI_VGA_Slave_v1_0_S00_AXI
   (VGA_R,
    BRAM_RADDR,
    BRAM_WADDR,
    VGA_B,
    VGA_G,
    VGA_VS,
    VGA_HS,
    BRAM_WE,
    axi_wready_reg_0,
    axi_awready_reg_0,
    s00_axi_bvalid,
    s00_axi_aclk,
    BRAM_RDATA,
    s00_axi_awaddr,
    s00_axi_wvalid,
    s00_axi_awvalid,
    s00_axi_bready,
    s00_axi_aresetn);
  output [2:0]VGA_R;
  output [15:0]BRAM_RADDR;
  output [15:0]BRAM_WADDR;
  output [0:0]VGA_B;
  output [0:0]VGA_G;
  output VGA_VS;
  output VGA_HS;
  output BRAM_WE;
  output axi_wready_reg_0;
  output axi_awready_reg_0;
  output s00_axi_bvalid;
  input s00_axi_aclk;
  input [31:0]BRAM_RDATA;
  input [15:0]s00_axi_awaddr;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input s00_axi_bready;
  input s00_axi_aresetn;

  wire [15:0]BRAM_RADDR;
  wire [31:0]BRAM_RDATA;
  wire [15:0]BRAM_WADDR;
  wire BRAM_WE;
  wire [0:0]VGA_B;
  wire [0:0]VGA_G;
  wire VGA_HS;
  wire [2:0]VGA_R;
  wire VGA_VS;
  wire axi_awready0;
  wire axi_awready_i_1_n_0;
  wire axi_awready_reg_0;
  wire axi_bvalid_i_1_n_0;
  wire axi_bvalid_i_2_n_0;
  wire axi_wready_i_1_n_0;
  wire axi_wready_reg_0;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [15:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire s00_axi_wvalid;
  wire vgagen_generator_inst_n_0;

  LUT4 #(
    .INIT(16'h8000)) 
    BRAM_WE_INST_0
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(s00_axi_wvalid),
        .I3(s00_axi_awvalid),
        .O(BRAM_WE));
  LUT3 #(
    .INIT(8'h08)) 
    \axi_awaddr[15]_i_2 
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_awvalid),
        .I2(axi_awready_reg_0),
        .O(axi_awready0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_awaddr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[0]),
        .Q(BRAM_WADDR[0]),
        .R(vgagen_generator_inst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_awaddr_reg[10] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[10]),
        .Q(BRAM_WADDR[10]),
        .R(vgagen_generator_inst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_awaddr_reg[11] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[11]),
        .Q(BRAM_WADDR[11]),
        .R(vgagen_generator_inst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_awaddr_reg[12] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[12]),
        .Q(BRAM_WADDR[12]),
        .R(vgagen_generator_inst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_awaddr_reg[13] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[13]),
        .Q(BRAM_WADDR[13]),
        .R(vgagen_generator_inst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_awaddr_reg[14] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[14]),
        .Q(BRAM_WADDR[14]),
        .R(vgagen_generator_inst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_awaddr_reg[15] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[15]),
        .Q(BRAM_WADDR[15]),
        .R(vgagen_generator_inst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_awaddr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[1]),
        .Q(BRAM_WADDR[1]),
        .R(vgagen_generator_inst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_awaddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[2]),
        .Q(BRAM_WADDR[2]),
        .R(vgagen_generator_inst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_awaddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[3]),
        .Q(BRAM_WADDR[3]),
        .R(vgagen_generator_inst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_awaddr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[4]),
        .Q(BRAM_WADDR[4]),
        .R(vgagen_generator_inst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_awaddr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[5]),
        .Q(BRAM_WADDR[5]),
        .R(vgagen_generator_inst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_awaddr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[6]),
        .Q(BRAM_WADDR[6]),
        .R(vgagen_generator_inst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_awaddr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[7]),
        .Q(BRAM_WADDR[7]),
        .R(vgagen_generator_inst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_awaddr_reg[8] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[8]),
        .Q(BRAM_WADDR[8]),
        .R(vgagen_generator_inst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_awaddr_reg[9] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[9]),
        .Q(BRAM_WADDR[9]),
        .R(vgagen_generator_inst_n_0));
  LUT4 #(
    .INIT(16'h4000)) 
    axi_awready_i_1
       (.I0(axi_awready_reg_0),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_wvalid),
        .I3(s00_axi_aresetn),
        .O(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready_i_1_n_0),
        .Q(axi_awready_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7222222200000000)) 
    axi_bvalid_i_1
       (.I0(s00_axi_bvalid),
        .I1(s00_axi_bready),
        .I2(axi_wready_reg_0),
        .I3(axi_awready_reg_0),
        .I4(axi_bvalid_i_2_n_0),
        .I5(s00_axi_aresetn),
        .O(axi_bvalid_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    axi_bvalid_i_2
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .O(axi_bvalid_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s00_axi_bvalid),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4000)) 
    axi_wready_i_1
       (.I0(axi_wready_reg_0),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_wvalid),
        .I3(s00_axi_aresetn),
        .O(axi_wready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready_i_1_n_0),
        .Q(axi_wready_reg_0),
        .R(1'b0));
  design_1_AXI_VGA_Slave_0_0_vga_generator vgagen_generator_inst
       (.BRAM_RADDR(BRAM_RADDR),
        .BRAM_RDATA(BRAM_RDATA),
        .SR(vgagen_generator_inst_n_0),
        .VGA_B(VGA_B),
        .VGA_G(VGA_G),
        .VGA_HS(VGA_HS),
        .VGA_R(VGA_R),
        .VGA_VS(VGA_VS),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn));
endmodule

(* ORIG_REF_NAME = "clock_divider" *) 
module design_1_AXI_VGA_Slave_0_0_clock_divider
   (s00_axi_aresetn_0,
    CLK,
    s00_axi_aclk,
    s00_axi_aresetn);
  output s00_axi_aresetn_0;
  output CLK;
  input s00_axi_aclk;
  input s00_axi_aresetn;

  wire CLK;
  wire clk_i_1_n_0;
  wire p_0_in;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire s00_axi_aresetn_0;
  wire vcount;

  LUT1 #(
    .INIT(2'h1)) 
    \axi_awaddr[15]_i_1 
       (.I0(s00_axi_aresetn),
        .O(s00_axi_aresetn_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    clk_i_1
       (.I0(vcount),
        .I1(CLK),
        .O(clk_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    clk_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(s00_axi_aresetn_0),
        .D(clk_i_1_n_0),
        .Q(CLK));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \vcount[0]_i_1 
       (.I0(vcount),
        .O(p_0_in));
  FDCE #(
    .INIT(1'b0)) 
    \vcount_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(s00_axi_aresetn_0),
        .D(p_0_in),
        .Q(vcount));
endmodule

(* ORIG_REF_NAME = "vga_generator" *) 
module design_1_AXI_VGA_Slave_0_0_vga_generator
   (SR,
    BRAM_RADDR,
    VGA_R,
    VGA_B,
    VGA_G,
    VGA_VS,
    VGA_HS,
    s00_axi_aclk,
    s00_axi_aresetn,
    BRAM_RDATA);
  output [0:0]SR;
  output [15:0]BRAM_RADDR;
  output [2:0]VGA_R;
  output [0:0]VGA_B;
  output [0:0]VGA_G;
  output VGA_VS;
  output VGA_HS;
  input s00_axi_aclk;
  input s00_axi_aresetn;
  input [31:0]BRAM_RDATA;

  wire [15:0]BRAM_RADDR;
  wire [31:0]BRAM_RDATA;
  wire [0:0]SR;
  wire [0:0]VGA_B;
  wire \VGA_B[0]_INST_0_i_1_n_0 ;
  wire \VGA_B[0]_INST_0_i_2_n_0 ;
  wire [0:0]VGA_G;
  wire \VGA_G[0]_INST_0_i_1_n_0 ;
  wire \VGA_G[0]_INST_0_i_2_n_0 ;
  wire VGA_HS;
  wire [2:0]VGA_R;
  wire \VGA_R[1]_INST_0_i_1_n_0 ;
  wire \VGA_R[1]_INST_0_i_2_n_0 ;
  wire \VGA_R[1]_INST_0_i_3_n_0 ;
  wire \VGA_R[1]_INST_0_i_4_n_0 ;
  wire \VGA_R[2]_INST_0_i_1_n_0 ;
  wire \VGA_R[2]_INST_0_i_2_n_0 ;
  wire VGA_VS;
  wire clk;
  wire [9:0]data0;
  wire [3:0]data1;
  wire [3:0]data2;
  wire [3:0]data3;
  wire [3:0]data4;
  wire [3:0]data5;
  wire [3:0]data6;
  wire [3:0]data7;
  wire line_count;
  wire \line_count[1]_i_2_n_0 ;
  wire \line_count[6]_i_2_n_0 ;
  wire \line_count[8]_i_2_n_0 ;
  wire \line_count[9]_i_3_n_0 ;
  wire \line_count_reg_n_0_[0] ;
  wire \line_count_reg_n_0_[1] ;
  wire \line_count_reg_n_0_[2] ;
  wire \line_count_reg_n_0_[3] ;
  wire \line_count_reg_n_0_[4] ;
  wire \line_count_reg_n_0_[5] ;
  wire \line_count_reg_n_0_[6] ;
  wire \line_count_reg_n_0_[7] ;
  wire \line_count_reg_n_0_[8] ;
  wire \line_count_reg_n_0_[9] ;
  wire [4:0]next_pixel0;
  wire [9:0]next_pixel_line;
  wire [9:0]pixel_count;
  wire ram_addr_i_18_n_0;
  wire ram_addr_i_19_n_0;
  wire ram_addr_i_20_n_0;
  wire ram_addr_i_21_n_0;
  wire ram_addr_i_22_n_0;
  wire ram_addr_i_23_n_0;
  wire ram_addr_i_24_n_0;
  wire ram_addr_i_25_n_0;
  wire ram_addr_i_26_n_0;
  wire ram_addr_i_27_n_0;
  wire ram_addr_i_28_n_0;
  wire ram_addr_i_29_n_0;
  wire ram_addr_i_30_n_0;
  wire ram_addr_i_31_n_0;
  wire ram_addr_i_32_n_0;
  wire ram_addr_i_33_n_0;
  wire ram_addr_i_34_n_0;
  wire ram_addr_i_35_n_0;
  wire ram_addr_i_36_n_0;
  wire ram_addr_i_37_n_0;
  wire ram_addr_i_38_n_0;
  wire ram_addr_i_39_n_0;
  wire ram_addr_i_40_n_0;
  wire ram_addr_i_41_n_0;
  wire ram_addr_i_42_n_0;
  wire ram_addr_i_43_n_0;
  wire ram_addr_i_44_n_0;
  wire ram_addr_i_45_n_0;
  wire ram_addr_i_46_n_0;
  wire \reg_pixel_data_reg_n_0_[0] ;
  wire \reg_pixel_data_reg_n_0_[1] ;
  wire \reg_pixel_data_reg_n_0_[2] ;
  wire \reg_pixel_data_reg_n_0_[3] ;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [9:5]sel0;
  wire NLW_ram_addr_CARRYCASCOUT_UNCONNECTED;
  wire NLW_ram_addr_MULTSIGNOUT_UNCONNECTED;
  wire NLW_ram_addr_OVERFLOW_UNCONNECTED;
  wire NLW_ram_addr_PATTERNBDETECT_UNCONNECTED;
  wire NLW_ram_addr_PATTERNDETECT_UNCONNECTED;
  wire NLW_ram_addr_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_ram_addr_ACOUT_UNCONNECTED;
  wire [17:0]NLW_ram_addr_BCOUT_UNCONNECTED;
  wire [3:0]NLW_ram_addr_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_ram_addr_P_UNCONNECTED;
  wire [47:0]NLW_ram_addr_PCOUT_UNCONNECTED;

  LUT5 #(
    .INIT(32'hAC000000)) 
    \VGA_B[0]_INST_0 
       (.I0(\VGA_B[0]_INST_0_i_1_n_0 ),
        .I1(\VGA_B[0]_INST_0_i_2_n_0 ),
        .I2(pixel_count[0]),
        .I3(\VGA_R[1]_INST_0_i_2_n_0 ),
        .I4(\VGA_R[1]_INST_0_i_4_n_0 ),
        .O(VGA_B));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \VGA_B[0]_INST_0_i_1 
       (.I0(data7[0]),
        .I1(data1[0]),
        .I2(pixel_count[1]),
        .I3(pixel_count[2]),
        .I4(data5[0]),
        .I5(data3[0]),
        .O(\VGA_B[0]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \VGA_B[0]_INST_0_i_2 
       (.I0(data6[0]),
        .I1(\reg_pixel_data_reg_n_0_[0] ),
        .I2(pixel_count[1]),
        .I3(pixel_count[2]),
        .I4(data4[0]),
        .I5(data2[0]),
        .O(\VGA_B[0]_INST_0_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAC000000)) 
    \VGA_G[0]_INST_0 
       (.I0(\VGA_G[0]_INST_0_i_1_n_0 ),
        .I1(\VGA_G[0]_INST_0_i_2_n_0 ),
        .I2(pixel_count[0]),
        .I3(\VGA_R[1]_INST_0_i_2_n_0 ),
        .I4(\VGA_R[1]_INST_0_i_4_n_0 ),
        .O(VGA_G));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \VGA_G[0]_INST_0_i_1 
       (.I0(data7[1]),
        .I1(data1[1]),
        .I2(pixel_count[1]),
        .I3(pixel_count[2]),
        .I4(data5[1]),
        .I5(data3[1]),
        .O(\VGA_G[0]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \VGA_G[0]_INST_0_i_2 
       (.I0(data6[1]),
        .I1(\reg_pixel_data_reg_n_0_[1] ),
        .I2(pixel_count[1]),
        .I3(pixel_count[2]),
        .I4(data4[1]),
        .I5(data2[1]),
        .O(\VGA_G[0]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF81FFFFFFFFFF)) 
    VGA_HS_INST_0
       (.I0(pixel_count[6]),
        .I1(pixel_count[5]),
        .I2(pixel_count[4]),
        .I3(pixel_count[7]),
        .I4(pixel_count[8]),
        .I5(pixel_count[9]),
        .O(VGA_HS));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0800000)) 
    \VGA_R[0]_INST_0 
       (.I0(\VGA_R[2]_INST_0_i_1_n_0 ),
        .I1(pixel_count[0]),
        .I2(\VGA_R[1]_INST_0_i_2_n_0 ),
        .I3(\VGA_R[2]_INST_0_i_2_n_0 ),
        .I4(\VGA_R[1]_INST_0_i_4_n_0 ),
        .I5(VGA_R[2]),
        .O(VGA_R[0]));
  LUT5 #(
    .INIT(32'hB0800000)) 
    \VGA_R[1]_INST_0 
       (.I0(\VGA_R[1]_INST_0_i_1_n_0 ),
        .I1(pixel_count[0]),
        .I2(\VGA_R[1]_INST_0_i_2_n_0 ),
        .I3(\VGA_R[1]_INST_0_i_3_n_0 ),
        .I4(\VGA_R[1]_INST_0_i_4_n_0 ),
        .O(VGA_R[2]));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \VGA_R[1]_INST_0_i_1 
       (.I0(data7[3]),
        .I1(data1[3]),
        .I2(pixel_count[1]),
        .I3(pixel_count[2]),
        .I4(data5[3]),
        .I5(data3[3]),
        .O(\VGA_R[1]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0057)) 
    \VGA_R[1]_INST_0_i_2 
       (.I0(pixel_count[9]),
        .I1(pixel_count[7]),
        .I2(pixel_count[8]),
        .I3(\line_count_reg_n_0_[9] ),
        .O(\VGA_R[1]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \VGA_R[1]_INST_0_i_3 
       (.I0(data6[3]),
        .I1(\reg_pixel_data_reg_n_0_[3] ),
        .I2(pixel_count[1]),
        .I3(pixel_count[2]),
        .I4(data4[3]),
        .I5(data2[3]),
        .O(\VGA_R[1]_INST_0_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \VGA_R[1]_INST_0_i_4 
       (.I0(\line_count_reg_n_0_[6] ),
        .I1(\line_count_reg_n_0_[5] ),
        .I2(\line_count_reg_n_0_[8] ),
        .I3(\line_count_reg_n_0_[7] ),
        .O(\VGA_R[1]_INST_0_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB0800000)) 
    \VGA_R[2]_INST_0 
       (.I0(\VGA_R[2]_INST_0_i_1_n_0 ),
        .I1(pixel_count[0]),
        .I2(\VGA_R[1]_INST_0_i_2_n_0 ),
        .I3(\VGA_R[2]_INST_0_i_2_n_0 ),
        .I4(\VGA_R[1]_INST_0_i_4_n_0 ),
        .O(VGA_R[1]));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \VGA_R[2]_INST_0_i_1 
       (.I0(data7[2]),
        .I1(data1[2]),
        .I2(pixel_count[1]),
        .I3(pixel_count[2]),
        .I4(data5[2]),
        .I5(data3[2]),
        .O(\VGA_R[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \VGA_R[2]_INST_0_i_2 
       (.I0(data6[2]),
        .I1(\reg_pixel_data_reg_n_0_[2] ),
        .I2(pixel_count[1]),
        .I3(pixel_count[2]),
        .I4(data4[2]),
        .I5(data2[2]),
        .O(\VGA_R[2]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEFFFFF)) 
    VGA_VS_INST_0
       (.I0(\VGA_R[1]_INST_0_i_4_n_0 ),
        .I1(\line_count_reg_n_0_[2] ),
        .I2(\line_count_reg_n_0_[1] ),
        .I3(\line_count_reg_n_0_[9] ),
        .I4(\line_count_reg_n_0_[3] ),
        .I5(\line_count_reg_n_0_[4] ),
        .O(VGA_VS));
  design_1_AXI_VGA_Slave_0_0_clock_divider clk_divider
       (.CLK(clk),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_aresetn_0(SR));
  LUT6 #(
    .INIT(64'h8888888BBBBBBBBB)) 
    \line_count[0]_i_1 
       (.I0(ram_addr_i_36_n_0),
        .I1(\line_count_reg_n_0_[0] ),
        .I2(ram_addr_i_20_n_0),
        .I3(\line_count_reg_n_0_[3] ),
        .I4(\line_count_reg_n_0_[4] ),
        .I5(\line_count_reg_n_0_[9] ),
        .O(data0[0]));
  LUT6 #(
    .INIT(64'hF088F088FF88F088)) 
    \line_count[1]_i_1 
       (.I0(ram_addr_i_33_n_0),
        .I1(\line_count_reg_n_0_[0] ),
        .I2(ram_addr_i_34_n_0),
        .I3(\line_count_reg_n_0_[1] ),
        .I4(\line_count[1]_i_2_n_0 ),
        .I5(\line_count_reg_n_0_[2] ),
        .O(data0[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \line_count[1]_i_2 
       (.I0(\line_count_reg_n_0_[3] ),
        .I1(\line_count_reg_n_0_[9] ),
        .O(\line_count[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBC8C8C8C)) 
    \line_count[2]_i_1 
       (.I0(ram_addr_i_34_n_0),
        .I1(\line_count_reg_n_0_[2] ),
        .I2(\line_count_reg_n_0_[1] ),
        .I3(ram_addr_i_33_n_0),
        .I4(\line_count_reg_n_0_[0] ),
        .O(data0[2]));
  LUT5 #(
    .INIT(32'h33319999)) 
    \line_count[3]_i_1 
       (.I0(ram_addr_i_32_n_0),
        .I1(\line_count_reg_n_0_[3] ),
        .I2(\line_count_reg_n_0_[4] ),
        .I3(ram_addr_i_20_n_0),
        .I4(\line_count_reg_n_0_[9] ),
        .O(data0[3]));
  LUT6 #(
    .INIT(64'hEC0F03F0EC0F0300)) 
    \line_count[4]_i_1 
       (.I0(\VGA_R[1]_INST_0_i_4_n_0 ),
        .I1(ram_addr_i_32_n_0),
        .I2(\line_count_reg_n_0_[9] ),
        .I3(\line_count_reg_n_0_[3] ),
        .I4(\line_count_reg_n_0_[4] ),
        .I5(ram_addr_i_20_n_0),
        .O(data0[4]));
  LUT6 #(
    .INIT(64'hFF40FFFFFF400000)) 
    \line_count[5]_i_1 
       (.I0(\line_count_reg_n_0_[6] ),
        .I1(\line_count_reg_n_0_[3] ),
        .I2(\line_count_reg_n_0_[9] ),
        .I3(\line_count[6]_i_2_n_0 ),
        .I4(\line_count_reg_n_0_[5] ),
        .I5(ram_addr_i_28_n_0),
        .O(data0[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEE6CAA28)) 
    \line_count[6]_i_1 
       (.I0(\line_count_reg_n_0_[6] ),
        .I1(\line_count_reg_n_0_[5] ),
        .I2(\line_count_reg_n_0_[3] ),
        .I3(\line_count[6]_i_2_n_0 ),
        .I4(ram_addr_i_18_n_0),
        .I5(ram_addr_i_26_n_0),
        .O(data0[6]));
  LUT6 #(
    .INIT(64'hFFF07FF0FFFF0FFF)) 
    \line_count[6]_i_2 
       (.I0(\line_count_reg_n_0_[7] ),
        .I1(\line_count_reg_n_0_[8] ),
        .I2(\line_count_reg_n_0_[3] ),
        .I3(\line_count_reg_n_0_[4] ),
        .I4(ram_addr_i_32_n_0),
        .I5(\line_count_reg_n_0_[9] ),
        .O(\line_count[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF40FFFFFF400000)) 
    \line_count[7]_i_1 
       (.I0(\line_count_reg_n_0_[8] ),
        .I1(\line_count_reg_n_0_[3] ),
        .I2(\line_count_reg_n_0_[9] ),
        .I3(ram_addr_i_22_n_0),
        .I4(\line_count_reg_n_0_[7] ),
        .I5(ram_addr_i_25_n_0),
        .O(data0[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    \line_count[8]_i_1 
       (.I0(ram_addr_i_18_n_0),
        .I1(\line_count_reg_n_0_[6] ),
        .I2(\line_count_reg_n_0_[5] ),
        .I3(\line_count_reg_n_0_[7] ),
        .I4(\line_count_reg_n_0_[8] ),
        .I5(\line_count[8]_i_2_n_0 ),
        .O(data0[8]));
  LUT6 #(
    .INIT(64'hA2AAAAAAAAAAAAA8)) 
    \line_count[8]_i_2 
       (.I0(\line_count_reg_n_0_[8] ),
        .I1(\line_count_reg_n_0_[7] ),
        .I2(ram_addr_i_42_n_0),
        .I3(\line_count_reg_n_0_[3] ),
        .I4(\line_count_reg_n_0_[5] ),
        .I5(\line_count_reg_n_0_[6] ),
        .O(\line_count[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \line_count[9]_i_1 
       (.I0(pixel_count[7]),
        .I1(pixel_count[6]),
        .I2(pixel_count[0]),
        .I3(\line_count[9]_i_3_n_0 ),
        .I4(pixel_count[2]),
        .I5(pixel_count[1]),
        .O(line_count));
  LUT6 #(
    .INIT(64'hC000000200000002)) 
    \line_count[9]_i_2 
       (.I0(ram_addr_i_19_n_0),
        .I1(\line_count_reg_n_0_[6] ),
        .I2(\line_count_reg_n_0_[5] ),
        .I3(\line_count_reg_n_0_[8] ),
        .I4(\line_count_reg_n_0_[7] ),
        .I5(ram_addr_i_18_n_0),
        .O(data0[9]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \line_count[9]_i_3 
       (.I0(pixel_count[3]),
        .I1(pixel_count[4]),
        .I2(pixel_count[5]),
        .I3(pixel_count[9]),
        .I4(pixel_count[8]),
        .O(\line_count[9]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \line_count_reg[0] 
       (.C(clk),
        .CE(line_count),
        .CLR(SR),
        .D(data0[0]),
        .Q(\line_count_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \line_count_reg[1] 
       (.C(clk),
        .CE(line_count),
        .CLR(SR),
        .D(data0[1]),
        .Q(\line_count_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \line_count_reg[2] 
       (.C(clk),
        .CE(line_count),
        .CLR(SR),
        .D(data0[2]),
        .Q(\line_count_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \line_count_reg[3] 
       (.C(clk),
        .CE(line_count),
        .CLR(SR),
        .D(data0[3]),
        .Q(\line_count_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \line_count_reg[4] 
       (.C(clk),
        .CE(line_count),
        .CLR(SR),
        .D(data0[4]),
        .Q(\line_count_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \line_count_reg[5] 
       (.C(clk),
        .CE(line_count),
        .CLR(SR),
        .D(data0[5]),
        .Q(\line_count_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \line_count_reg[6] 
       (.C(clk),
        .CE(line_count),
        .CLR(SR),
        .D(data0[6]),
        .Q(\line_count_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \line_count_reg[7] 
       (.C(clk),
        .CE(line_count),
        .CLR(SR),
        .D(data0[7]),
        .Q(\line_count_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \line_count_reg[8] 
       (.C(clk),
        .CE(line_count),
        .CLR(SR),
        .D(data0[8]),
        .Q(\line_count_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \line_count_reg[9] 
       (.C(clk),
        .CE(line_count),
        .CLR(SR),
        .D(data0[9]),
        .Q(\line_count_reg_n_0_[9] ));
  LUT1 #(
    .INIT(2'h1)) 
    \pixel_count[0]_i_1 
       (.I0(pixel_count[0]),
        .O(next_pixel0[0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \pixel_count[1]_i_1 
       (.I0(pixel_count[0]),
        .I1(pixel_count[1]),
        .O(next_pixel0[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \pixel_count[2]_i_1 
       (.I0(pixel_count[0]),
        .I1(pixel_count[1]),
        .I2(pixel_count[2]),
        .O(next_pixel0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_count_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(next_pixel0[0]),
        .Q(pixel_count[0]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_count_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(next_pixel0[1]),
        .Q(pixel_count[1]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_count_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(next_pixel0[2]),
        .Q(pixel_count[2]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_count_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(next_pixel0[3]),
        .Q(pixel_count[3]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_count_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(next_pixel0[4]),
        .Q(pixel_count[4]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_count_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sel0[5]),
        .Q(pixel_count[5]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_count_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sel0[6]),
        .Q(pixel_count[6]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_count_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sel0[7]),
        .Q(pixel_count[7]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_count_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sel0[8]),
        .Q(pixel_count[8]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_count_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(SR),
        .D(sel0[9]),
        .Q(pixel_count[9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    ram_addr
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,next_pixel_line}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_ram_addr_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_ram_addr_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sel0,next_pixel0[4:3]}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_ram_addr_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_ram_addr_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_ram_addr_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_ram_addr_OVERFLOW_UNCONNECTED),
        .P({NLW_ram_addr_P_UNCONNECTED[47:16],BRAM_RADDR}),
        .PATTERNBDETECT(NLW_ram_addr_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_ram_addr_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_ram_addr_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_ram_addr_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hFFFF00F044F444F4)) 
    ram_addr_i_1
       (.I0(\VGA_R[1]_INST_0_i_4_n_0 ),
        .I1(ram_addr_i_18_n_0),
        .I2(ram_addr_i_19_n_0),
        .I3(ram_addr_i_20_n_0),
        .I4(\line_count_reg_n_0_[9] ),
        .I5(ram_addr_i_21_n_0),
        .O(next_pixel_line[9]));
  LUT4 #(
    .INIT(16'hF0AC)) 
    ram_addr_i_10
       (.I0(ram_addr_i_36_n_0),
        .I1(ram_addr_i_33_n_0),
        .I2(\line_count_reg_n_0_[0] ),
        .I3(ram_addr_i_21_n_0),
        .O(next_pixel_line[0]));
  LUT5 #(
    .INIT(32'h5522F522)) 
    ram_addr_i_11
       (.I0(pixel_count[8]),
        .I1(ram_addr_i_37_n_0),
        .I2(ram_addr_i_38_n_0),
        .I3(pixel_count[9]),
        .I4(pixel_count[5]),
        .O(sel0[9]));
  LUT5 #(
    .INIT(32'h4433F433)) 
    ram_addr_i_12
       (.I0(pixel_count[9]),
        .I1(ram_addr_i_37_n_0),
        .I2(ram_addr_i_38_n_0),
        .I3(pixel_count[8]),
        .I4(pixel_count[5]),
        .O(sel0[8]));
  LUT6 #(
    .INIT(64'h8CC49CCC9CCC9CCC)) 
    ram_addr_i_13
       (.I0(ram_addr_i_39_n_0),
        .I1(pixel_count[7]),
        .I2(pixel_count[6]),
        .I3(pixel_count[5]),
        .I4(pixel_count[9]),
        .I5(pixel_count[8]),
        .O(sel0[7]));
  LUT6 #(
    .INIT(64'hAA6A15AAAA2A95AA)) 
    ram_addr_i_14
       (.I0(pixel_count[6]),
        .I1(pixel_count[8]),
        .I2(pixel_count[9]),
        .I3(pixel_count[5]),
        .I4(ram_addr_i_39_n_0),
        .I5(pixel_count[7]),
        .O(sel0[6]));
  LUT6 #(
    .INIT(64'h07F0F0F0E00F0F0F)) 
    ram_addr_i_15
       (.I0(pixel_count[7]),
        .I1(pixel_count[6]),
        .I2(ram_addr_i_39_n_0),
        .I3(pixel_count[9]),
        .I4(pixel_count[8]),
        .I5(pixel_count[5]),
        .O(sel0[5]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    ram_addr_i_16
       (.I0(pixel_count[0]),
        .I1(pixel_count[2]),
        .I2(pixel_count[1]),
        .I3(pixel_count[3]),
        .I4(pixel_count[4]),
        .O(next_pixel0[4]));
  LUT4 #(
    .INIT(16'h7F80)) 
    ram_addr_i_17
       (.I0(pixel_count[0]),
        .I1(pixel_count[1]),
        .I2(pixel_count[2]),
        .I3(pixel_count[3]),
        .O(next_pixel0[3]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    ram_addr_i_18
       (.I0(\line_count_reg_n_0_[2] ),
        .I1(\line_count_reg_n_0_[1] ),
        .I2(\line_count_reg_n_0_[0] ),
        .I3(\line_count_reg_n_0_[9] ),
        .I4(\line_count_reg_n_0_[3] ),
        .I5(\line_count_reg_n_0_[4] ),
        .O(ram_addr_i_18_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    ram_addr_i_19
       (.I0(\line_count_reg_n_0_[3] ),
        .I1(\line_count_reg_n_0_[9] ),
        .I2(\line_count_reg_n_0_[4] ),
        .O(ram_addr_i_19_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000F6F6AA00)) 
    ram_addr_i_2
       (.I0(\line_count_reg_n_0_[7] ),
        .I1(\line_count_reg_n_0_[3] ),
        .I2(ram_addr_i_22_n_0),
        .I3(ram_addr_i_23_n_0),
        .I4(\line_count_reg_n_0_[8] ),
        .I5(ram_addr_i_21_n_0),
        .O(next_pixel_line[8]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    ram_addr_i_20
       (.I0(\line_count_reg_n_0_[6] ),
        .I1(\line_count_reg_n_0_[5] ),
        .I2(\line_count_reg_n_0_[8] ),
        .I3(\line_count_reg_n_0_[7] ),
        .O(ram_addr_i_20_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    ram_addr_i_21
       (.I0(ram_addr_i_40_n_0),
        .I1(pixel_count[5]),
        .I2(pixel_count[7]),
        .I3(pixel_count[6]),
        .I4(pixel_count[0]),
        .I5(ram_addr_i_41_n_0),
        .O(ram_addr_i_21_n_0));
  LUT6 #(
    .INIT(64'hFFFE7FFEFFFF7FFF)) 
    ram_addr_i_22
       (.I0(\line_count_reg_n_0_[6] ),
        .I1(\line_count_reg_n_0_[5] ),
        .I2(\line_count_reg_n_0_[3] ),
        .I3(\line_count_reg_n_0_[4] ),
        .I4(ram_addr_i_32_n_0),
        .I5(\line_count_reg_n_0_[9] ),
        .O(ram_addr_i_22_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    ram_addr_i_23
       (.I0(ram_addr_i_18_n_0),
        .I1(\line_count_reg_n_0_[6] ),
        .I2(\line_count_reg_n_0_[5] ),
        .O(ram_addr_i_23_n_0));
  LUT6 #(
    .INIT(64'hF4FFFFFFFFFFFFF0)) 
    ram_addr_i_24
       (.I0(\line_count_reg_n_0_[8] ),
        .I1(\line_count_reg_n_0_[9] ),
        .I2(ram_addr_i_42_n_0),
        .I3(\line_count_reg_n_0_[3] ),
        .I4(\line_count_reg_n_0_[5] ),
        .I5(\line_count_reg_n_0_[6] ),
        .O(ram_addr_i_24_n_0));
  LUT5 #(
    .INIT(32'hF0080008)) 
    ram_addr_i_25
       (.I0(\line_count_reg_n_0_[8] ),
        .I1(ram_addr_i_19_n_0),
        .I2(\line_count_reg_n_0_[5] ),
        .I3(\line_count_reg_n_0_[6] ),
        .I4(ram_addr_i_18_n_0),
        .O(ram_addr_i_25_n_0));
  LUT5 #(
    .INIT(32'h10101000)) 
    ram_addr_i_26
       (.I0(\line_count_reg_n_0_[5] ),
        .I1(\line_count_reg_n_0_[6] ),
        .I2(ram_addr_i_19_n_0),
        .I3(\line_count_reg_n_0_[8] ),
        .I4(\line_count_reg_n_0_[7] ),
        .O(ram_addr_i_26_n_0));
  LUT6 #(
    .INIT(64'hAAA2A8A8A2A2A8A8)) 
    ram_addr_i_27
       (.I0(\line_count_reg_n_0_[6] ),
        .I1(\line_count_reg_n_0_[5] ),
        .I2(ram_addr_i_42_n_0),
        .I3(\line_count_reg_n_0_[9] ),
        .I4(\line_count_reg_n_0_[3] ),
        .I5(ram_addr_i_43_n_0),
        .O(ram_addr_i_27_n_0));
  LUT5 #(
    .INIT(32'hFFFFAAA8)) 
    ram_addr_i_28
       (.I0(ram_addr_i_19_n_0),
        .I1(\line_count_reg_n_0_[8] ),
        .I2(\line_count_reg_n_0_[7] ),
        .I3(\line_count_reg_n_0_[6] ),
        .I4(ram_addr_i_18_n_0),
        .O(ram_addr_i_28_n_0));
  LUT6 #(
    .INIT(64'hDCCCFCCCFCCCFCCC)) 
    ram_addr_i_29
       (.I0(\line_count_reg_n_0_[6] ),
        .I1(ram_addr_i_42_n_0),
        .I2(\line_count_reg_n_0_[9] ),
        .I3(\line_count_reg_n_0_[3] ),
        .I4(\line_count_reg_n_0_[8] ),
        .I5(\line_count_reg_n_0_[7] ),
        .O(ram_addr_i_29_n_0));
  LUT4 #(
    .INIT(16'hF0AC)) 
    ram_addr_i_3
       (.I0(ram_addr_i_24_n_0),
        .I1(ram_addr_i_25_n_0),
        .I2(\line_count_reg_n_0_[7] ),
        .I3(ram_addr_i_21_n_0),
        .O(next_pixel_line[7]));
  LUT5 #(
    .INIT(32'hCB8B0000)) 
    ram_addr_i_30
       (.I0(ram_addr_i_32_n_0),
        .I1(\line_count_reg_n_0_[3] ),
        .I2(\line_count_reg_n_0_[9] ),
        .I3(\VGA_R[1]_INST_0_i_4_n_0 ),
        .I4(\line_count_reg_n_0_[4] ),
        .O(ram_addr_i_30_n_0));
  LUT5 #(
    .INIT(32'h02000230)) 
    ram_addr_i_31
       (.I0(ram_addr_i_20_n_0),
        .I1(\line_count_reg_n_0_[4] ),
        .I2(\line_count_reg_n_0_[3] ),
        .I3(\line_count_reg_n_0_[9] ),
        .I4(ram_addr_i_32_n_0),
        .O(ram_addr_i_31_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    ram_addr_i_32
       (.I0(\line_count_reg_n_0_[2] ),
        .I1(\line_count_reg_n_0_[1] ),
        .I2(\line_count_reg_n_0_[0] ),
        .O(ram_addr_i_32_n_0));
  LUT4 #(
    .INIT(16'h01FF)) 
    ram_addr_i_33
       (.I0(ram_addr_i_20_n_0),
        .I1(\line_count_reg_n_0_[3] ),
        .I2(\line_count_reg_n_0_[4] ),
        .I3(\line_count_reg_n_0_[9] ),
        .O(ram_addr_i_33_n_0));
  LUT6 #(
    .INIT(64'hA0AAAA88FFFFFFFF)) 
    ram_addr_i_34
       (.I0(\line_count_reg_n_0_[9] ),
        .I1(ram_addr_i_20_n_0),
        .I2(\VGA_R[1]_INST_0_i_4_n_0 ),
        .I3(\line_count_reg_n_0_[4] ),
        .I4(\line_count_reg_n_0_[3] ),
        .I5(\line_count_reg_n_0_[0] ),
        .O(ram_addr_i_34_n_0));
  LUT6 #(
    .INIT(64'hF0004000F0F0F0F0)) 
    ram_addr_i_35
       (.I0(\line_count_reg_n_0_[2] ),
        .I1(\line_count_reg_n_0_[3] ),
        .I2(\line_count_reg_n_0_[1] ),
        .I3(\line_count_reg_n_0_[9] ),
        .I4(ram_addr_i_44_n_0),
        .I5(\line_count_reg_n_0_[0] ),
        .O(ram_addr_i_35_n_0));
  LUT6 #(
    .INIT(64'hCC88CCCCCCCCC0C0)) 
    ram_addr_i_36
       (.I0(ram_addr_i_45_n_0),
        .I1(\line_count_reg_n_0_[9] ),
        .I2(ram_addr_i_20_n_0),
        .I3(\VGA_R[1]_INST_0_i_4_n_0 ),
        .I4(\line_count_reg_n_0_[4] ),
        .I5(\line_count_reg_n_0_[3] ),
        .O(ram_addr_i_36_n_0));
  LUT4 #(
    .INIT(16'hDFFF)) 
    ram_addr_i_37
       (.I0(pixel_count[5]),
        .I1(ram_addr_i_39_n_0),
        .I2(pixel_count[7]),
        .I3(pixel_count[6]),
        .O(ram_addr_i_37_n_0));
  LUT6 #(
    .INIT(64'h000000000000DFFF)) 
    ram_addr_i_38
       (.I0(pixel_count[3]),
        .I1(ram_addr_i_46_n_0),
        .I2(pixel_count[4]),
        .I3(pixel_count[0]),
        .I4(pixel_count[6]),
        .I5(pixel_count[7]),
        .O(ram_addr_i_38_n_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    ram_addr_i_39
       (.I0(pixel_count[4]),
        .I1(pixel_count[2]),
        .I2(pixel_count[1]),
        .I3(pixel_count[3]),
        .I4(pixel_count[0]),
        .O(ram_addr_i_39_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFD9D8D8D8)) 
    ram_addr_i_4
       (.I0(ram_addr_i_21_n_0),
        .I1(\line_count_reg_n_0_[6] ),
        .I2(ram_addr_i_26_n_0),
        .I3(\line_count_reg_n_0_[5] ),
        .I4(ram_addr_i_18_n_0),
        .I5(ram_addr_i_27_n_0),
        .O(next_pixel_line[6]));
  LUT2 #(
    .INIT(4'h7)) 
    ram_addr_i_40
       (.I0(pixel_count[8]),
        .I1(pixel_count[9]),
        .O(ram_addr_i_40_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    ram_addr_i_41
       (.I0(pixel_count[3]),
        .I1(pixel_count[1]),
        .I2(pixel_count[2]),
        .I3(pixel_count[4]),
        .O(ram_addr_i_41_n_0));
  LUT6 #(
    .INIT(64'h3FFFFFFFFFFF5555)) 
    ram_addr_i_42
       (.I0(\line_count_reg_n_0_[9] ),
        .I1(\line_count_reg_n_0_[0] ),
        .I2(\line_count_reg_n_0_[1] ),
        .I3(\line_count_reg_n_0_[2] ),
        .I4(\line_count_reg_n_0_[4] ),
        .I5(\line_count_reg_n_0_[3] ),
        .O(ram_addr_i_42_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    ram_addr_i_43
       (.I0(\line_count_reg_n_0_[7] ),
        .I1(\line_count_reg_n_0_[8] ),
        .O(ram_addr_i_43_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFE)) 
    ram_addr_i_44
       (.I0(\line_count_reg_n_0_[7] ),
        .I1(\line_count_reg_n_0_[8] ),
        .I2(\line_count_reg_n_0_[5] ),
        .I3(\line_count_reg_n_0_[6] ),
        .I4(\line_count_reg_n_0_[4] ),
        .I5(\line_count_reg_n_0_[3] ),
        .O(ram_addr_i_44_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    ram_addr_i_45
       (.I0(\line_count_reg_n_0_[1] ),
        .I1(\line_count_reg_n_0_[2] ),
        .O(ram_addr_i_45_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    ram_addr_i_46
       (.I0(pixel_count[1]),
        .I1(pixel_count[2]),
        .O(ram_addr_i_46_n_0));
  LUT4 #(
    .INIT(16'hF4A4)) 
    ram_addr_i_5
       (.I0(ram_addr_i_21_n_0),
        .I1(ram_addr_i_28_n_0),
        .I2(\line_count_reg_n_0_[5] ),
        .I3(ram_addr_i_29_n_0),
        .O(next_pixel_line[5]));
  LUT4 #(
    .INIT(16'hEFEA)) 
    ram_addr_i_6
       (.I0(ram_addr_i_30_n_0),
        .I1(\line_count_reg_n_0_[4] ),
        .I2(ram_addr_i_21_n_0),
        .I3(ram_addr_i_31_n_0),
        .O(next_pixel_line[4]));
  LUT6 #(
    .INIT(64'hBBBB4440AAAA5555)) 
    ram_addr_i_7
       (.I0(ram_addr_i_21_n_0),
        .I1(\line_count_reg_n_0_[9] ),
        .I2(ram_addr_i_20_n_0),
        .I3(\line_count_reg_n_0_[4] ),
        .I4(\line_count_reg_n_0_[3] ),
        .I5(ram_addr_i_32_n_0),
        .O(next_pixel_line[3]));
  LUT6 #(
    .INIT(64'hFF08F008FF00FF00)) 
    ram_addr_i_8
       (.I0(ram_addr_i_33_n_0),
        .I1(\line_count_reg_n_0_[0] ),
        .I2(ram_addr_i_21_n_0),
        .I3(\line_count_reg_n_0_[2] ),
        .I4(ram_addr_i_34_n_0),
        .I5(\line_count_reg_n_0_[1] ),
        .O(next_pixel_line[2]));
  LUT5 #(
    .INIT(32'hFFAAAAEA)) 
    ram_addr_i_9
       (.I0(ram_addr_i_35_n_0),
        .I1(ram_addr_i_33_n_0),
        .I2(\line_count_reg_n_0_[0] ),
        .I3(\line_count_reg_n_0_[1] ),
        .I4(ram_addr_i_21_n_0),
        .O(next_pixel_line[1]));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pixel_data_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(BRAM_RDATA[0]),
        .Q(\reg_pixel_data_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pixel_data_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(BRAM_RDATA[10]),
        .Q(data2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pixel_data_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(BRAM_RDATA[11]),
        .Q(data2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pixel_data_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(BRAM_RDATA[12]),
        .Q(data3[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pixel_data_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(BRAM_RDATA[13]),
        .Q(data3[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pixel_data_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(BRAM_RDATA[14]),
        .Q(data3[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pixel_data_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(BRAM_RDATA[15]),
        .Q(data3[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pixel_data_reg[16] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(BRAM_RDATA[16]),
        .Q(data4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pixel_data_reg[17] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(BRAM_RDATA[17]),
        .Q(data4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pixel_data_reg[18] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(BRAM_RDATA[18]),
        .Q(data4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pixel_data_reg[19] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(BRAM_RDATA[19]),
        .Q(data4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pixel_data_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(BRAM_RDATA[1]),
        .Q(\reg_pixel_data_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pixel_data_reg[20] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(BRAM_RDATA[20]),
        .Q(data5[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pixel_data_reg[21] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(BRAM_RDATA[21]),
        .Q(data5[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pixel_data_reg[22] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(BRAM_RDATA[22]),
        .Q(data5[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pixel_data_reg[23] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(BRAM_RDATA[23]),
        .Q(data5[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pixel_data_reg[24] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(BRAM_RDATA[24]),
        .Q(data6[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pixel_data_reg[25] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(BRAM_RDATA[25]),
        .Q(data6[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pixel_data_reg[26] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(BRAM_RDATA[26]),
        .Q(data6[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pixel_data_reg[27] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(BRAM_RDATA[27]),
        .Q(data6[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pixel_data_reg[28] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(BRAM_RDATA[28]),
        .Q(data7[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pixel_data_reg[29] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(BRAM_RDATA[29]),
        .Q(data7[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pixel_data_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(BRAM_RDATA[2]),
        .Q(\reg_pixel_data_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pixel_data_reg[30] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(BRAM_RDATA[30]),
        .Q(data7[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pixel_data_reg[31] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(BRAM_RDATA[31]),
        .Q(data7[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pixel_data_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(BRAM_RDATA[3]),
        .Q(\reg_pixel_data_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pixel_data_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(BRAM_RDATA[4]),
        .Q(data1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pixel_data_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(BRAM_RDATA[5]),
        .Q(data1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pixel_data_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(BRAM_RDATA[6]),
        .Q(data1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pixel_data_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(BRAM_RDATA[7]),
        .Q(data1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pixel_data_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(BRAM_RDATA[8]),
        .Q(data2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_pixel_data_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(BRAM_RDATA[9]),
        .Q(data2[1]),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_axi_switches_0_0,axi_switches_v1_0,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_switches_v1_0,Vivado 2018.3" *) 
module design_1_axi_switches_0_0
   (SW,
    s00_axi_awaddr,
    s00_axi_awprot,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready,
    s00_axi_aclk,
    s00_axi_aresetn);
  input [15:0]SW;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [3:0]s00_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s00_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input s00_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output s00_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s00_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s00_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input s00_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output s00_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s00_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output s00_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input s00_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [3:0]s00_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s00_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input s00_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output s00_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s00_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s00_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output s00_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) input s00_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_clk_out1, INSERT_VIP 0" *) input s00_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S00_AXI_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s00_axi_aresetn;

  wire [15:0]SW;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire s00_axi_wready;
  wire s00_axi_wvalid;
  wire [15:8]NLW_U0_SW_UNCONNECTED;
  wire [15:8]NLW_U0_s00_axi_rdata_UNCONNECTED;

  design_1_axi_switches_0_0_axi_switches_v1_0 U0
       (.SW({NLW_U0_SW_UNCONNECTED[15:8],SW[7:0]}),
        .S_AXI_ARREADY(s00_axi_arready),
        .S_AXI_AWREADY(s00_axi_awready),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata({NLW_U0_s00_axi_rdata_UNCONNECTED[15:8],s00_axi_rdata[7:0]}),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wready(s00_axi_wready),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "axi_switches_v1_0" *) 
module design_1_axi_switches_0_0_axi_switches_v1_0
   (s00_axi_wready,
    S_AXI_AWREADY,
    S_AXI_ARREADY,
    s00_axi_rdata,
    s00_axi_bvalid,
    s00_axi_rvalid,
    s00_axi_aclk,
    SW,
    s00_axi_aresetn,
    s00_axi_wvalid,
    s00_axi_awvalid,
    s00_axi_bready,
    s00_axi_arvalid,
    s00_axi_rready);
  output s00_axi_wready;
  output S_AXI_AWREADY;
  output S_AXI_ARREADY;
  output [15:0]s00_axi_rdata;
  output s00_axi_bvalid;
  output s00_axi_rvalid;
  input s00_axi_aclk;
  input [15:0]SW;
  input s00_axi_aresetn;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input s00_axi_bready;
  input s00_axi_arvalid;
  input s00_axi_rready;

  wire [15:0]SW;
  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [15:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire s00_axi_wready;
  wire s00_axi_wvalid;
  wire [15:8]NLW_axi_switches_v1_0_S00_AXI_inst_SW_UNCONNECTED;
  wire [15:8]NLW_axi_switches_v1_0_S00_AXI_inst_s00_axi_rdata_UNCONNECTED;

  design_1_axi_switches_0_0_axi_switches_v1_0_S00_AXI axi_switches_v1_0_S00_AXI_inst
       (.SW({NLW_axi_switches_v1_0_S00_AXI_inst_SW_UNCONNECTED[15:8],SW[7:0]}),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arready(S_AXI_ARREADY),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awready(S_AXI_AWREADY),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata({NLW_axi_switches_v1_0_S00_AXI_inst_s00_axi_rdata_UNCONNECTED[15:8],s00_axi_rdata[7:0]}),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wready(s00_axi_wready),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "axi_switches_v1_0_S00_AXI" *) 
module design_1_axi_switches_0_0_axi_switches_v1_0_S00_AXI
   (s00_axi_wready,
    s00_axi_awready,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_bvalid,
    s00_axi_rvalid,
    s00_axi_aclk,
    SW,
    s00_axi_aresetn,
    s00_axi_wvalid,
    s00_axi_awvalid,
    s00_axi_bready,
    s00_axi_arvalid,
    s00_axi_rready);
  output s00_axi_wready;
  output s00_axi_awready;
  output s00_axi_arready;
  output [15:0]s00_axi_rdata;
  output s00_axi_bvalid;
  output s00_axi_rvalid;
  input s00_axi_aclk;
  input [15:0]SW;
  input s00_axi_aresetn;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input s00_axi_bready;
  input s00_axi_arvalid;
  input s00_axi_rready;

  wire [15:0]SW;
  wire aw_en_i_1_n_0;
  wire aw_en_reg_n_0;
  wire axi_arready0;
  wire axi_awready0__0;
  wire axi_awready_i_1_n_0;
  wire axi_bvalid_i_1_n_0;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready0__0;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [15:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire s00_axi_wready;
  wire s00_axi_wvalid;
  wire slv_reg_rden;

  LUT6 #(
    .INIT(64'hF7FFF700F700F700)) 
    aw_en_i_1
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_awready),
        .I3(aw_en_reg_n_0),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(aw_en_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    aw_en_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(aw_en_i_1_n_0),
        .Q(aw_en_reg_n_0),
        .S(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s00_axi_arvalid),
        .I1(s00_axi_arready),
        .O(axi_arready0));
  FDRE #(
    .INIT(1'b0)) 
    axi_arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(s00_axi_arready),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    axi_awready0
       (.I0(aw_en_reg_n_0),
        .I1(s00_axi_awready),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wvalid),
        .O(axi_awready0__0));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(s00_axi_aresetn),
        .O(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready0__0),
        .Q(s00_axi_awready),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(s00_axi_awready),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wready),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s00_axi_bvalid),
        .R(axi_awready_i_1_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    \axi_rdata[15]_i_1 
       (.I0(s00_axi_arready),
        .I1(s00_axi_arvalid),
        .I2(s00_axi_rvalid),
        .O(slv_reg_rden));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[0] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(SW[0]),
        .Q(s00_axi_rdata[0]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[1] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(SW[1]),
        .Q(s00_axi_rdata[1]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[2] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(SW[2]),
        .Q(s00_axi_rdata[2]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[3] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(SW[3]),
        .Q(s00_axi_rdata[3]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[4] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(SW[4]),
        .Q(s00_axi_rdata[4]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[5] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(SW[5]),
        .Q(s00_axi_rdata[5]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[6] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(SW[6]),
        .Q(s00_axi_rdata[6]),
        .R(axi_awready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[7] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(SW[7]),
        .Q(s00_axi_rdata[7]),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(s00_axi_arvalid),
        .I1(s00_axi_arready),
        .I2(s00_axi_rvalid),
        .I3(s00_axi_rready),
        .O(axi_rvalid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(s00_axi_rvalid),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    axi_wready0
       (.I0(aw_en_reg_n_0),
        .I1(s00_axi_wready),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wvalid),
        .O(axi_wready0__0));
  FDRE #(
    .INIT(1'b0)) 
    axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready0__0),
        .Q(s00_axi_wready),
        .R(axi_awready_i_1_n_0));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_blk_mem_gen_0_1,blk_mem_gen_v8_4_2,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_4_2,Vivado 2018.3" *) 
module design_1_blk_mem_gen_0_1
   (clka,
    wea,
    addra,
    dina,
    clkb,
    addrb,
    doutb);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE WRITE_ONLY, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [0:0]wea;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [15:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) input [31:0]dina;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_ONLY, READ_LATENCY 1" *) input clkb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR" *) input [15:0]addrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT" *) output [31:0]doutb;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [31:0]doutb;
  wire [0:0]wea;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_deepsleep_UNCONNECTED;
  wire NLW_U0_eccpipece_UNCONNECTED;
  wire NLW_U0_ena_UNCONNECTED;
  wire NLW_U0_enb_UNCONNECTED;
  wire NLW_U0_injectdbiterr_UNCONNECTED;
  wire NLW_U0_injectsbiterr_UNCONNECTED;
  wire NLW_U0_regcea_UNCONNECTED;
  wire NLW_U0_regceb_UNCONNECTED;
  wire NLW_U0_rsta_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_aclk_UNCONNECTED;
  wire NLW_U0_s_aresetn_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_arvalid_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_awvalid_UNCONNECTED;
  wire NLW_U0_s_axi_bready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_injectdbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_injectsbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rready_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wlast_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axi_wvalid_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_shutdown_UNCONNECTED;
  wire NLW_U0_sleep_UNCONNECTED;
  wire [31:0]NLW_U0_dinb_UNCONNECTED;
  wire [31:0]NLW_U0_douta_UNCONNECTED;
  wire [15:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_arlen_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_arsize_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_awlen_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_awsize_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [15:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_web_UNCONNECTED;

  (* C_ADDRA_WIDTH = "16" *) 
  (* C_ADDRB_WIDTH = "16" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "2" *) 
  (* C_COUNT_36K_BRAM = "34" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     32.814778 mW" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "1" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "NONE" *) 
  (* C_INIT_FILE_NAME = "no_coe_file_loaded" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "0" *) 
  (* C_MEM_TYPE = "1" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "38400" *) 
  (* C_READ_DEPTH_B = "38400" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "32" *) 
  (* C_READ_WIDTH_B = "32" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "38400" *) 
  (* C_WRITE_DEPTH_B = "38400" *) 
  (* C_WRITE_MODE_A = "NO_CHANGE" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "32" *) 
  (* C_WRITE_WIDTH_B = "32" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_blk_mem_gen_0_1_blk_mem_gen_v8_4_2 U0
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(NLW_U0_deepsleep_UNCONNECTED),
        .dina(dina),
        .dinb(NLW_U0_dinb_UNCONNECTED[31:0]),
        .douta(NLW_U0_douta_UNCONNECTED[31:0]),
        .doutb(doutb),
        .eccpipece(NLW_U0_eccpipece_UNCONNECTED),
        .ena(NLW_U0_ena_UNCONNECTED),
        .enb(NLW_U0_enb_UNCONNECTED),
        .injectdbiterr(NLW_U0_injectdbiterr_UNCONNECTED),
        .injectsbiterr(NLW_U0_injectsbiterr_UNCONNECTED),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[15:0]),
        .regcea(NLW_U0_regcea_UNCONNECTED),
        .regceb(NLW_U0_regceb_UNCONNECTED),
        .rsta(NLW_U0_rsta_UNCONNECTED),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(NLW_U0_rstb_UNCONNECTED),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(NLW_U0_s_aclk_UNCONNECTED),
        .s_aresetn(NLW_U0_s_aresetn_UNCONNECTED),
        .s_axi_araddr(NLW_U0_s_axi_araddr_UNCONNECTED[31:0]),
        .s_axi_arburst(NLW_U0_s_axi_arburst_UNCONNECTED[1:0]),
        .s_axi_arid(NLW_U0_s_axi_arid_UNCONNECTED[3:0]),
        .s_axi_arlen(NLW_U0_s_axi_arlen_UNCONNECTED[7:0]),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize(NLW_U0_s_axi_arsize_UNCONNECTED[2:0]),
        .s_axi_arvalid(NLW_U0_s_axi_arvalid_UNCONNECTED),
        .s_axi_awaddr(NLW_U0_s_axi_awaddr_UNCONNECTED[31:0]),
        .s_axi_awburst(NLW_U0_s_axi_awburst_UNCONNECTED[1:0]),
        .s_axi_awid(NLW_U0_s_axi_awid_UNCONNECTED[3:0]),
        .s_axi_awlen(NLW_U0_s_axi_awlen_UNCONNECTED[7:0]),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize(NLW_U0_s_axi_awsize_UNCONNECTED[2:0]),
        .s_axi_awvalid(NLW_U0_s_axi_awvalid_UNCONNECTED),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(NLW_U0_s_axi_bready_UNCONNECTED),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(NLW_U0_s_axi_injectdbiterr_UNCONNECTED),
        .s_axi_injectsbiterr(NLW_U0_s_axi_injectsbiterr_UNCONNECTED),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[15:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[31:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(NLW_U0_s_axi_rready_UNCONNECTED),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata(NLW_U0_s_axi_wdata_UNCONNECTED[31:0]),
        .s_axi_wlast(NLW_U0_s_axi_wlast_UNCONNECTED),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(NLW_U0_s_axi_wstrb_UNCONNECTED[0]),
        .s_axi_wvalid(NLW_U0_s_axi_wvalid_UNCONNECTED),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(NLW_U0_shutdown_UNCONNECTED),
        .sleep(NLW_U0_sleep_UNCONNECTED),
        .wea(wea),
        .web(NLW_U0_web_UNCONNECTED[0]));
endmodule

module design_1_clk_wiz_0
   (clk_out1,
    resetn,
    locked,
    clk_in1);
  output clk_out1;
  input resetn;
  output locked;
  input clk_in1;

  wire clk_in1;
  wire clk_out1;
  wire locked;
  wire resetn;

  design_1_clk_wiz_0_design_1_clk_wiz_0_clk_wiz inst
       (.clk_in1(clk_in1),
        .clk_out1(clk_out1),
        .locked(locked),
        .resetn(resetn));
endmodule

(* ORIG_REF_NAME = "design_1_clk_wiz_0_clk_wiz" *) 
module design_1_clk_wiz_0_design_1_clk_wiz_0_clk_wiz
   (clk_out1,
    resetn,
    locked,
    clk_in1);
  output clk_out1;
  input resetn;
  output locked;
  input clk_in1;

  wire clk_in1;
  wire clk_in1_design_1_clk_wiz_0;
  wire clk_out1;
  wire clk_out1_design_1_clk_wiz_0;
  wire clkfbout_buf_design_1_clk_wiz_0;
  wire clkfbout_design_1_clk_wiz_0;
  wire locked;
  wire resetn;
  wire NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED;
  wire NLW_mmcm_adv_inst_DRDY_UNCONNECTED;
  wire NLW_mmcm_adv_inst_PSDONE_UNCONNECTED;
  wire [15:0]NLW_mmcm_adv_inst_DO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  BUFG clkf_buf
       (.I(clkfbout_design_1_clk_wiz_0),
        .O(clkfbout_buf_design_1_clk_wiz_0));
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* IFD_DELAY_VALUE = "AUTO" *) 
  (* box_type = "PRIMITIVE" *) 
  IBUF #(
    .IOSTANDARD("DEFAULT")) 
    clkin1_ibufg
       (.I(clk_in1),
        .O(clk_in1_design_1_clk_wiz_0));
  (* OPT_MODIFIED = "BUFG_OPT " *) 
  (* box_type = "PRIMITIVE" *) 
  BUFG clkout1_buf
       (.I(clk_out1_design_1_clk_wiz_0),
        .O(clk_out1));
  (* OPT_MODIFIED = "RETARGET BUFG_OPT " *) 
  (* box_type = "PRIMITIVE" *) 
  MMCME2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT_F(10.000000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(10.000000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE_F(10.000000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT0_USE_FINE_PS("FALSE"),
    .CLKOUT1_DIVIDE(1),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(1),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(1),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("FALSE"),
    .CLKOUT6_DIVIDE(1),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("ZHOLD"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PSEN_INVERTED(1'b0),
    .IS_PSINCDEC_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b1),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .SS_EN("FALSE"),
    .SS_MODE("CENTER_HIGH"),
    .SS_MOD_PERIOD(10000),
    .STARTUP_WAIT("FALSE")) 
    mmcm_adv_inst
       (.CLKFBIN(clkfbout_buf_design_1_clk_wiz_0),
        .CLKFBOUT(clkfbout_design_1_clk_wiz_0),
        .CLKFBOUTB(NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED),
        .CLKFBSTOPPED(NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED),
        .CLKIN1(clk_in1_design_1_clk_wiz_0),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED),
        .CLKOUT0(clk_out1_design_1_clk_wiz_0),
        .CLKOUT0B(NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED),
        .CLKOUT1(NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED),
        .CLKOUT1B(NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED),
        .CLKOUT2(NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED),
        .CLKOUT2B(NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED),
        .CLKOUT3(NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED),
        .CLKOUT3B(NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED),
        .CLKOUT4(NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED),
        .CLKOUT5(NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED),
        .CLKOUT6(NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(NLW_mmcm_adv_inst_DO_UNCONNECTED[15:0]),
        .DRDY(NLW_mmcm_adv_inst_DRDY_UNCONNECTED),
        .DWE(1'b0),
        .LOCKED(locked),
        .PSCLK(1'b0),
        .PSDONE(NLW_mmcm_adv_inst_PSDONE_UNCONNECTED),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(1'b0),
        .RST(resetn));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_ps2_0_0,ps2_v1_0,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "ps2_v1_0,Vivado 2018.3" *) 
module design_1_ps2_0_0
   (PS2_CLK,
    PS2_DATA,
    IRQ_O,
    s00_axi_awaddr,
    s00_axi_awprot,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready,
    s00_axi_aclk,
    s00_axi_aresetn);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 PS2_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME PS2_CLK, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) inout PS2_CLK;
  inout PS2_DATA;
  output IRQ_O;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [3:0]s00_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s00_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input s00_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output s00_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s00_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s00_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input s00_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output s00_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s00_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output s00_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input s00_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [3:0]s00_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s00_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input s00_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output s00_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s00_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s00_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output s00_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) input s00_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_clk_out1, INSERT_VIP 0" *) input s00_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S00_AXI_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s00_axi_aresetn;

  wire IRQ_O;
  wire PS2_CLK;
  wire PS2_DATA;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire s00_axi_wready;
  wire s00_axi_wvalid;

  design_1_ps2_0_0_ps2_v1_0 U0
       (.IRQ_O(IRQ_O),
        .PS2_CLK(PS2_CLK),
        .PS2_DATA(PS2_DATA),
        .S_AXI_ARREADY(s00_axi_arready),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awready(s00_axi_awready),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata[7:0]),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wready(s00_axi_wready),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "fsm_ps2" *) 
module design_1_ps2_0_0_fsm_ps2
   (s00_axi_aresetn_0,
    IRQ_O,
    Q,
    PS2_CLK,
    s00_axi_aclk,
    s00_axi_aresetn,
    PS2_DATA,
    s00_axi_arvalid);
  output s00_axi_aresetn_0;
  output IRQ_O;
  output [7:0]Q;
  input PS2_CLK;
  input s00_axi_aclk;
  input s00_axi_aresetn;
  input PS2_DATA;
  input s00_axi_arvalid;

  wire \FSM_sequential_state2[0]_i_1_n_0 ;
  wire \FSM_sequential_state2[1]_i_1_n_0 ;
  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[1]_i_1_n_0 ;
  wire \FSM_sequential_state[2]_i_1_n_0 ;
  wire \FSM_sequential_state[3]_i_1_n_0 ;
  wire IRQ_O;
  wire IRQ_O_i_1_n_0;
  wire PS2_CLK;
  wire PS2_DATA;
  wire [7:0]Q;
  wire [7:0]code;
  wire \code[0]_i_1_n_0 ;
  wire \code[1]_i_1_n_0 ;
  wire \code[2]_i_1_n_0 ;
  wire \code[2]_i_2_n_0 ;
  wire \code[3]_i_1_n_0 ;
  wire \code[3]_i_2_n_0 ;
  wire \code[4]_i_1_n_0 ;
  wire \code[4]_i_2_n_0 ;
  wire \code[4]_i_3_n_0 ;
  wire \code[5]_i_1_n_0 ;
  wire \code[5]_i_2_n_0 ;
  wire \code[5]_i_3_n_0 ;
  wire \code[6]_i_1_n_0 ;
  wire \code[6]_i_2_n_0 ;
  wire \code[6]_i_3_n_0 ;
  wire \code[7]_i_1_n_0 ;
  wire \code[7]_i_2_n_0 ;
  wire p_i_1_n_0;
  wire p_reg_n_0;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire s00_axi_aresetn_0;
  wire s00_axi_arvalid;
  wire scancode0;
  wire scancode_available;
  wire scancode_available_reg_n_0;
  wire [3:0]state;
  wire [1:0]state2;

  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hB510)) 
    \FSM_sequential_state2[0]_i_1 
       (.I0(state2[1]),
        .I1(s00_axi_arvalid),
        .I2(state2[0]),
        .I3(scancode_available_reg_n_0),
        .O(\FSM_sequential_state2[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hEA00)) 
    \FSM_sequential_state2[1]_i_1 
       (.I0(state2[1]),
        .I1(s00_axi_arvalid),
        .I2(state2[0]),
        .I3(scancode_available_reg_n_0),
        .O(\FSM_sequential_state2[1]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "wait4irqack:01,wait4zero:10,wait4code:00,iSTATE:11" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(s00_axi_aresetn_0),
        .D(\FSM_sequential_state2[0]_i_1_n_0 ),
        .Q(state2[0]));
  (* FSM_ENCODED_STATES = "wait4irqack:01,wait4zero:10,wait4code:00,iSTATE:11" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(s00_axi_aresetn_0),
        .D(\FSM_sequential_state2[1]_i_1_n_0 ),
        .Q(state2[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(state[1]),
        .I1(state[3]),
        .I2(state[0]),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h009F0F00)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(PS2_DATA),
        .I1(p_reg_n_0),
        .I2(state[3]),
        .I3(state[1]),
        .I4(state[0]),
        .O(\FSM_sequential_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(state[3]),
        .O(\FSM_sequential_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F0000009090F0F0)) 
    \FSM_sequential_state[3]_i_1 
       (.I0(PS2_DATA),
        .I1(p_reg_n_0),
        .I2(state[3]),
        .I3(state[2]),
        .I4(state[0]),
        .I5(state[1]),
        .O(\FSM_sequential_state[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "data2:0011,data3:0100,data1:0010,stop:1010,data0:0001,start:0000,parity:1001,data6:0111,data7:1000,data5:0110,data4:0101" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \FSM_sequential_state_reg[0] 
       (.C(PS2_CLK),
        .CE(1'b1),
        .CLR(s00_axi_aresetn_0),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(state[0]));
  (* FSM_ENCODED_STATES = "data2:0011,data3:0100,data1:0010,stop:1010,data0:0001,start:0000,parity:1001,data6:0111,data7:1000,data5:0110,data4:0101" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \FSM_sequential_state_reg[1] 
       (.C(PS2_CLK),
        .CE(1'b1),
        .CLR(s00_axi_aresetn_0),
        .D(\FSM_sequential_state[1]_i_1_n_0 ),
        .Q(state[1]));
  (* FSM_ENCODED_STATES = "data2:0011,data3:0100,data1:0010,stop:1010,data0:0001,start:0000,parity:1001,data6:0111,data7:1000,data5:0110,data4:0101" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \FSM_sequential_state_reg[2] 
       (.C(PS2_CLK),
        .CE(1'b1),
        .CLR(s00_axi_aresetn_0),
        .D(\FSM_sequential_state[2]_i_1_n_0 ),
        .Q(state[2]));
  (* FSM_ENCODED_STATES = "data2:0011,data3:0100,data1:0010,stop:1010,data0:0001,start:0000,parity:1001,data6:0111,data7:1000,data5:0110,data4:0101" *) 
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \FSM_sequential_state_reg[3] 
       (.C(PS2_CLK),
        .CE(1'b1),
        .CLR(s00_axi_aresetn_0),
        .D(\FSM_sequential_state[3]_i_1_n_0 ),
        .Q(state[3]));
  LUT6 #(
    .INIT(64'hDFFFDFFF00220000)) 
    IRQ_O_i_1
       (.I0(s00_axi_aresetn),
        .I1(state2[1]),
        .I2(s00_axi_arvalid),
        .I3(state2[0]),
        .I4(scancode_available_reg_n_0),
        .I5(IRQ_O),
        .O(IRQ_O_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    IRQ_O_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(IRQ_O_i_1_n_0),
        .Q(IRQ_O),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1000)) 
    \__2/i_ 
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[3]),
        .O(scancode_available));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(s00_axi_aresetn),
        .O(s00_axi_aresetn_0));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \code[0]_i_1 
       (.I0(\code[4]_i_2_n_0 ),
        .I1(state[3]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(s00_axi_aresetn),
        .I5(code[0]),
        .O(\code[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \code[1]_i_1 
       (.I0(\code[5]_i_2_n_0 ),
        .I1(state[3]),
        .I2(state[0]),
        .I3(state[2]),
        .I4(s00_axi_aresetn),
        .I5(code[1]),
        .O(\code[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \code[2]_i_1 
       (.I0(state[2]),
        .I1(\code[6]_i_2_n_0 ),
        .I2(state[3]),
        .I3(\code[2]_i_2_n_0 ),
        .I4(code[2]),
        .O(\code[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00410000)) 
    \code[2]_i_2 
       (.I0(state[3]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[2]),
        .I4(s00_axi_aresetn),
        .O(\code[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    \code[3]_i_1 
       (.I0(\code[3]_i_2_n_0 ),
        .I1(state[3]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(s00_axi_aresetn),
        .I5(code[3]),
        .O(\code[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000400)) 
    \code[3]_i_2 
       (.I0(state[0]),
        .I1(PS2_DATA),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[3]),
        .O(\code[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \code[4]_i_1 
       (.I0(\code[4]_i_2_n_0 ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(\code[4]_i_3_n_0 ),
        .I4(code[4]),
        .O(\code[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \code[4]_i_2 
       (.I0(PS2_DATA),
        .I1(state[0]),
        .I2(state[1]),
        .O(\code[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00410000)) 
    \code[4]_i_3 
       (.I0(state[3]),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(s00_axi_aresetn),
        .O(\code[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \code[5]_i_1 
       (.I0(\code[5]_i_2_n_0 ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(\code[5]_i_3_n_0 ),
        .I4(code[5]),
        .O(\code[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \code[5]_i_2 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(PS2_DATA),
        .O(\code[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00410000)) 
    \code[5]_i_3 
       (.I0(state[3]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[0]),
        .I4(s00_axi_aresetn),
        .O(\code[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \code[6]_i_1 
       (.I0(\code[6]_i_2_n_0 ),
        .I1(state[2]),
        .I2(state[3]),
        .I3(\code[6]_i_3_n_0 ),
        .I4(code[6]),
        .O(\code[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \code[6]_i_2 
       (.I0(state[1]),
        .I1(PS2_DATA),
        .I2(state[0]),
        .O(\code[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00810000)) 
    \code[6]_i_3 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[3]),
        .I4(s00_axi_aresetn),
        .O(\code[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8FFFF00080000)) 
    \code[7]_i_1 
       (.I0(state[3]),
        .I1(PS2_DATA),
        .I2(\code[7]_i_2_n_0 ),
        .I3(state[1]),
        .I4(s00_axi_aresetn),
        .I5(code[7]),
        .O(\code[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \code[7]_i_2 
       (.I0(state[2]),
        .I1(state[0]),
        .O(\code[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \code_reg[0] 
       (.C(PS2_CLK),
        .CE(1'b1),
        .D(\code[0]_i_1_n_0 ),
        .Q(code[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \code_reg[1] 
       (.C(PS2_CLK),
        .CE(1'b1),
        .D(\code[1]_i_1_n_0 ),
        .Q(code[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \code_reg[2] 
       (.C(PS2_CLK),
        .CE(1'b1),
        .D(\code[2]_i_1_n_0 ),
        .Q(code[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \code_reg[3] 
       (.C(PS2_CLK),
        .CE(1'b1),
        .D(\code[3]_i_1_n_0 ),
        .Q(code[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \code_reg[4] 
       (.C(PS2_CLK),
        .CE(1'b1),
        .D(\code[4]_i_1_n_0 ),
        .Q(code[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \code_reg[5] 
       (.C(PS2_CLK),
        .CE(1'b1),
        .D(\code[5]_i_1_n_0 ),
        .Q(code[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \code_reg[6] 
       (.C(PS2_CLK),
        .CE(1'b1),
        .D(\code[6]_i_1_n_0 ),
        .Q(code[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \code_reg[7] 
       (.C(PS2_CLK),
        .CE(1'b1),
        .D(\code[7]_i_1_n_0 ),
        .Q(code[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7F7F77F0808088C)) 
    p_i_1
       (.I0(PS2_DATA),
        .I1(s00_axi_aresetn),
        .I2(state[3]),
        .I3(state[1]),
        .I4(\code[7]_i_2_n_0 ),
        .I5(p_reg_n_0),
        .O(p_i_1_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    p_reg
       (.C(PS2_CLK),
        .CE(1'b1),
        .D(p_i_1_n_0),
        .Q(p_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000080)) 
    \scancode[7]_i_1 
       (.I0(s00_axi_aresetn),
        .I1(state[3]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(scancode0));
  FDCE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    scancode_available_reg
       (.C(PS2_CLK),
        .CE(1'b1),
        .CLR(s00_axi_aresetn_0),
        .D(scancode_available),
        .Q(scancode_available_reg_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \scancode_reg[0] 
       (.C(PS2_CLK),
        .CE(scancode0),
        .D(code[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \scancode_reg[1] 
       (.C(PS2_CLK),
        .CE(scancode0),
        .D(code[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \scancode_reg[2] 
       (.C(PS2_CLK),
        .CE(scancode0),
        .D(code[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \scancode_reg[3] 
       (.C(PS2_CLK),
        .CE(scancode0),
        .D(code[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \scancode_reg[4] 
       (.C(PS2_CLK),
        .CE(scancode0),
        .D(code[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \scancode_reg[5] 
       (.C(PS2_CLK),
        .CE(scancode0),
        .D(code[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \scancode_reg[6] 
       (.C(PS2_CLK),
        .CE(scancode0),
        .D(code[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \scancode_reg[7] 
       (.C(PS2_CLK),
        .CE(scancode0),
        .D(code[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ps2_v1_0" *) 
module design_1_ps2_0_0_ps2_v1_0
   (s00_axi_wready,
    s00_axi_awready,
    S_AXI_ARREADY,
    s00_axi_rdata,
    s00_axi_rvalid,
    IRQ_O,
    s00_axi_bvalid,
    s00_axi_aresetn,
    PS2_DATA,
    PS2_CLK,
    s00_axi_arvalid,
    s00_axi_aclk,
    s00_axi_wvalid,
    s00_axi_awvalid,
    s00_axi_bready,
    s00_axi_rready);
  output s00_axi_wready;
  output s00_axi_awready;
  output S_AXI_ARREADY;
  output [7:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output IRQ_O;
  output s00_axi_bvalid;
  input s00_axi_aresetn;
  input PS2_DATA;
  input PS2_CLK;
  input s00_axi_arvalid;
  input s00_axi_aclk;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input s00_axi_bready;
  input s00_axi_rready;

  wire IRQ_O;
  wire PS2_CLK;
  wire PS2_DATA;
  wire S_AXI_ARREADY;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [7:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire s00_axi_wready;
  wire s00_axi_wvalid;

  design_1_ps2_0_0_ps2_v1_0_S00_AXI ps2_v1_0_S00_AXI_inst
       (.IRQ_O(IRQ_O),
        .PS2_CLK(PS2_CLK),
        .PS2_DATA(PS2_DATA),
        .S_AXI_ARREADY(S_AXI_ARREADY),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awready(s00_axi_awready),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wready(s00_axi_wready),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "ps2_v1_0_S00_AXI" *) 
module design_1_ps2_0_0_ps2_v1_0_S00_AXI
   (s00_axi_wready,
    s00_axi_awready,
    S_AXI_ARREADY,
    s00_axi_rdata,
    s00_axi_rvalid,
    IRQ_O,
    s00_axi_bvalid,
    s00_axi_aresetn,
    PS2_DATA,
    PS2_CLK,
    s00_axi_arvalid,
    s00_axi_aclk,
    s00_axi_wvalid,
    s00_axi_awvalid,
    s00_axi_bready,
    s00_axi_rready);
  output s00_axi_wready;
  output s00_axi_awready;
  output S_AXI_ARREADY;
  output [7:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output IRQ_O;
  output s00_axi_bvalid;
  input s00_axi_aresetn;
  input PS2_DATA;
  input PS2_CLK;
  input s00_axi_arvalid;
  input s00_axi_aclk;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input s00_axi_bready;
  input s00_axi_rready;

  wire IRQ_O;
  wire PS2_CLK;
  wire PS2_DATA;
  wire S_AXI_ARREADY;
  wire axi_arready0;
  wire axi_awready0;
  wire axi_bvalid_i_1_n_0;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready0;
  wire fsm_ps2_inst_n_0;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [7:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire s00_axi_wready;
  wire s00_axi_wvalid;
  wire [7:0]scancode;
  wire slv_reg_rden;

  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s00_axi_arvalid),
        .I1(S_AXI_ARREADY),
        .O(axi_arready0));
  FDRE #(
    .INIT(1'b0)) 
    axi_arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(S_AXI_ARREADY),
        .R(fsm_ps2_inst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h08)) 
    axi_awready_i_2
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_awready),
        .O(axi_awready0));
  FDRE #(
    .INIT(1'b0)) 
    axi_awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(s00_axi_awready),
        .R(fsm_ps2_inst_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(s00_axi_awready),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wready),
        .I4(s00_axi_bready),
        .I5(s00_axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s00_axi_bvalid),
        .R(fsm_ps2_inst_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    \axi_rdata[7]_i_1 
       (.I0(S_AXI_ARREADY),
        .I1(s00_axi_arvalid),
        .I2(s00_axi_rvalid),
        .O(slv_reg_rden));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[0] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(scancode[0]),
        .Q(s00_axi_rdata[0]),
        .R(fsm_ps2_inst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[1] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(scancode[1]),
        .Q(s00_axi_rdata[1]),
        .R(fsm_ps2_inst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[2] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(scancode[2]),
        .Q(s00_axi_rdata[2]),
        .R(fsm_ps2_inst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[3] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(scancode[3]),
        .Q(s00_axi_rdata[3]),
        .R(fsm_ps2_inst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[4] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(scancode[4]),
        .Q(s00_axi_rdata[4]),
        .R(fsm_ps2_inst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[5] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(scancode[5]),
        .Q(s00_axi_rdata[5]),
        .R(fsm_ps2_inst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[6] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(scancode[6]),
        .Q(s00_axi_rdata[6]),
        .R(fsm_ps2_inst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_rdata_reg[7] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(scancode[7]),
        .Q(s00_axi_rdata[7]),
        .R(fsm_ps2_inst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(s00_axi_arvalid),
        .I1(S_AXI_ARREADY),
        .I2(s00_axi_rvalid),
        .I3(s00_axi_rready),
        .O(axi_rvalid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(s00_axi_rvalid),
        .R(fsm_ps2_inst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h08)) 
    axi_wready_i_1
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_wready),
        .O(axi_wready0));
  FDRE #(
    .INIT(1'b0)) 
    axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(s00_axi_wready),
        .R(fsm_ps2_inst_n_0));
  design_1_ps2_0_0_fsm_ps2 fsm_ps2_inst
       (.IRQ_O(IRQ_O),
        .PS2_CLK(PS2_CLK),
        .PS2_DATA(PS2_DATA),
        .Q(scancode),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_aresetn_0(fsm_ps2_inst_n_0),
        .s00_axi_arvalid(s00_axi_arvalid));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_rst_clk_wiz_100M_0,proc_sys_reset,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "proc_sys_reset,Vivado 2018.3" *) 
module design_1_rst_clk_wiz_100M_0
   (slowest_sync_clk,
    ext_reset_in,
    aux_reset_in,
    mb_debug_sys_rst,
    dcm_locked,
    mb_reset,
    bus_struct_reset,
    peripheral_reset,
    interconnect_aresetn,
    peripheral_aresetn);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clock CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clock, ASSOCIATED_RESET mb_reset:bus_struct_reset:interconnect_aresetn:peripheral_aresetn:peripheral_reset, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_clk_out1, INSERT_VIP 0" *) input slowest_sync_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ext_reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ext_reset, BOARD.ASSOCIATED_PARAM RESET_BOARD_INTERFACE, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ext_reset_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 aux_reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME aux_reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input aux_reset_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 dbg_reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME dbg_reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input mb_debug_sys_rst;
  input dcm_locked;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 mb_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME mb_rst, POLARITY ACTIVE_HIGH, TYPE PROCESSOR, INSERT_VIP 0" *) output mb_reset;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 bus_struct_reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME bus_struct_reset, POLARITY ACTIVE_HIGH, TYPE INTERCONNECT, INSERT_VIP 0" *) output [0:0]bus_struct_reset;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 peripheral_high_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME peripheral_high_rst, POLARITY ACTIVE_HIGH, TYPE PERIPHERAL, INSERT_VIP 0" *) output [0:0]peripheral_reset;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 interconnect_low_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interconnect_low_rst, POLARITY ACTIVE_LOW, TYPE INTERCONNECT, INSERT_VIP 0" *) output [0:0]interconnect_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 peripheral_low_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME peripheral_low_rst, POLARITY ACTIVE_LOW, TYPE PERIPHERAL, INSERT_VIP 0" *) output [0:0]peripheral_aresetn;

  wire dcm_locked;
  wire ext_reset_in;
  wire [0:0]interconnect_aresetn;
  wire [0:0]peripheral_aresetn;
  wire slowest_sync_clk;
  wire NLW_U0_aux_reset_in_UNCONNECTED;
  wire NLW_U0_mb_debug_sys_rst_UNCONNECTED;
  wire NLW_U0_mb_reset_UNCONNECTED;
  wire [0:0]NLW_U0_bus_struct_reset_UNCONNECTED;
  wire [0:0]NLW_U0_peripheral_reset_UNCONNECTED;

  (* C_AUX_RESET_HIGH = "1'b0" *) 
  (* C_AUX_RST_WIDTH = "4" *) 
  (* C_EXT_RESET_HIGH = "1'b0" *) 
  (* C_EXT_RST_WIDTH = "4" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_NUM_BUS_RST = "1" *) 
  (* C_NUM_INTERCONNECT_ARESETN = "1" *) 
  (* C_NUM_PERP_ARESETN = "1" *) 
  (* C_NUM_PERP_RST = "1" *) 
  design_1_rst_clk_wiz_100M_0_proc_sys_reset U0
       (.aux_reset_in(NLW_U0_aux_reset_in_UNCONNECTED),
        .bus_struct_reset(NLW_U0_bus_struct_reset_UNCONNECTED[0]),
        .dcm_locked(dcm_locked),
        .ext_reset_in(ext_reset_in),
        .interconnect_aresetn(interconnect_aresetn),
        .mb_debug_sys_rst(NLW_U0_mb_debug_sys_rst_UNCONNECTED),
        .mb_reset(NLW_U0_mb_reset_UNCONNECTED),
        .peripheral_aresetn(peripheral_aresetn),
        .peripheral_reset(NLW_U0_peripheral_reset_UNCONNECTED[0]),
        .slowest_sync_clk(slowest_sync_clk));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_rst_clk_wiz_100M_0_cdc_sync
   (lpf_asr_reg,
    scndry_out,
    lpf_asr,
    p_1_in,
    p_2_in,
    asr_lpf,
    aux_reset_in,
    slowest_sync_clk);
  output lpf_asr_reg;
  output scndry_out;
  input lpf_asr;
  input p_1_in;
  input p_2_in;
  input [0:0]asr_lpf;
  input aux_reset_in;
  input slowest_sync_clk;

  wire [0:0]asr_lpf;
  wire lpf_asr;
  wire lpf_asr_reg;
  wire p_1_in;
  wire p_2_in;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;
  wire slowest_sync_clk;

  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAAAAAA8)) 
    lpf_asr_i_1
       (.I0(lpf_asr),
        .I1(p_1_in),
        .I2(p_2_in),
        .I3(scndry_out),
        .I4(asr_lpf),
        .O(lpf_asr_reg));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module design_1_rst_clk_wiz_100M_0_cdc_sync_0
   (lpf_exr_reg,
    scndry_out,
    lpf_exr,
    p_3_out,
    mb_debug_sys_rst,
    ext_reset_in,
    slowest_sync_clk);
  output lpf_exr_reg;
  output scndry_out;
  input lpf_exr;
  input [2:0]p_3_out;
  input mb_debug_sys_rst;
  input ext_reset_in;
  input slowest_sync_clk;

  wire exr_d1;
  wire ext_reset_in;
  wire lpf_exr;
  wire lpf_exr_reg;
  wire [2:0]p_3_out;
  wire s_level_out_d1_cdc_to;
  wire s_level_out_d2;
  wire s_level_out_d3;
  wire scndry_out;
  wire slowest_sync_clk;

  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(exr_d1),
        .Q(s_level_out_d1_cdc_to),
        .R(1'b0));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT1 #(
    .INIT(2'h1)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1 
       (.I0(ext_reset_in),
        .O(exr_d1));
  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(1'b0));
  initial assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 .notifier = 1'bx;
(* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(scndry_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEAAAAAA8)) 
    lpf_exr_i_1
       (.I0(lpf_exr),
        .I1(p_3_out[1]),
        .I2(p_3_out[2]),
        .I3(scndry_out),
        .I4(p_3_out[0]),
        .O(lpf_exr_reg));
endmodule

(* ORIG_REF_NAME = "lpf" *) 
module design_1_rst_clk_wiz_100M_0_lpf
   (lpf_int,
    slowest_sync_clk,
    dcm_locked,
    mb_debug_sys_rst,
    ext_reset_in,
    aux_reset_in);
  output lpf_int;
  input slowest_sync_clk;
  input dcm_locked;
  input mb_debug_sys_rst;
  input ext_reset_in;
  input aux_reset_in;

  wire \ACTIVE_LOW_AUX.ACT_LO_AUX_n_0 ;
  wire \ACTIVE_LOW_EXT.ACT_LO_EXT_n_0 ;
  wire Q;
  wire [0:0]asr_lpf;
  wire dcm_locked;
  wire ext_reset_in;
  wire lpf_asr;
  wire lpf_exr;
  wire lpf_int;
  wire lpf_int0__0;
  wire p_1_in;
  wire p_2_in;
  wire p_3_in1_in;
  wire [3:0]p_3_out;
  wire slowest_sync_clk;
  wire \NLW_ACTIVE_LOW_AUX.ACT_LO_AUX_aux_reset_in_UNCONNECTED ;
  wire \NLW_ACTIVE_LOW_EXT.ACT_LO_EXT_mb_debug_sys_rst_UNCONNECTED ;

  design_1_rst_clk_wiz_100M_0_cdc_sync \ACTIVE_LOW_AUX.ACT_LO_AUX 
       (.asr_lpf(asr_lpf),
        .aux_reset_in(\NLW_ACTIVE_LOW_AUX.ACT_LO_AUX_aux_reset_in_UNCONNECTED ),
        .lpf_asr(lpf_asr),
        .lpf_asr_reg(\ACTIVE_LOW_AUX.ACT_LO_AUX_n_0 ),
        .p_1_in(p_1_in),
        .p_2_in(p_2_in),
        .scndry_out(p_3_in1_in),
        .slowest_sync_clk(slowest_sync_clk));
  design_1_rst_clk_wiz_100M_0_cdc_sync_0 \ACTIVE_LOW_EXT.ACT_LO_EXT 
       (.ext_reset_in(ext_reset_in),
        .lpf_exr(lpf_exr),
        .lpf_exr_reg(\ACTIVE_LOW_EXT.ACT_LO_EXT_n_0 ),
        .mb_debug_sys_rst(\NLW_ACTIVE_LOW_EXT.ACT_LO_EXT_mb_debug_sys_rst_UNCONNECTED ),
        .p_3_out(p_3_out[2:0]),
        .scndry_out(p_3_out[3]),
        .slowest_sync_clk(slowest_sync_clk));
  FDRE #(
    .INIT(1'b0)) 
    \AUX_LPF[1].asr_lpf_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_in1_in),
        .Q(p_2_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AUX_LPF[2].asr_lpf_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_2_in),
        .Q(p_1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AUX_LPF[3].asr_lpf_reg[3] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(asr_lpf),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EXT_LPF[1].exr_lpf_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[3]),
        .Q(p_3_out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EXT_LPF[2].exr_lpf_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[2]),
        .Q(p_3_out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \EXT_LPF[3].exr_lpf_reg[3] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[1]),
        .Q(p_3_out[0]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "SRL16" *) 
  (* box_type = "PRIMITIVE" *) 
  (* srl_name = "U0/\EXT_LPF/POR_SRL_I " *) 
  SRL16E #(
    .INIT(16'hFFFF)) 
    POR_SRL_I
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(slowest_sync_clk),
        .D(1'b0),
        .Q(Q));
  FDRE #(
    .INIT(1'b0)) 
    lpf_asr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\ACTIVE_LOW_AUX.ACT_LO_AUX_n_0 ),
        .Q(lpf_asr),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    lpf_exr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\ACTIVE_LOW_EXT.ACT_LO_EXT_n_0 ),
        .Q(lpf_exr),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    lpf_int0
       (.I0(dcm_locked),
        .I1(lpf_exr),
        .I2(lpf_asr),
        .I3(Q),
        .O(lpf_int0__0));
  FDRE #(
    .INIT(1'b0)) 
    lpf_int_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(lpf_int0__0),
        .Q(lpf_int),
        .R(1'b0));
endmodule

(* C_AUX_RESET_HIGH = "1'b0" *) (* C_AUX_RST_WIDTH = "4" *) (* C_EXT_RESET_HIGH = "1'b0" *) 
(* C_EXT_RST_WIDTH = "4" *) (* C_FAMILY = "artix7" *) (* C_NUM_BUS_RST = "1" *) 
(* C_NUM_INTERCONNECT_ARESETN = "1" *) (* C_NUM_PERP_ARESETN = "1" *) (* C_NUM_PERP_RST = "1" *) 
(* ORIG_REF_NAME = "proc_sys_reset" *) 
module design_1_rst_clk_wiz_100M_0_proc_sys_reset
   (slowest_sync_clk,
    ext_reset_in,
    aux_reset_in,
    mb_debug_sys_rst,
    dcm_locked,
    mb_reset,
    bus_struct_reset,
    peripheral_reset,
    interconnect_aresetn,
    peripheral_aresetn);
  input slowest_sync_clk;
  input ext_reset_in;
  input aux_reset_in;
  input mb_debug_sys_rst;
  input dcm_locked;
  output mb_reset;
  output [0:0]bus_struct_reset;
  output [0:0]peripheral_reset;
  output [0:0]interconnect_aresetn;
  output [0:0]peripheral_aresetn;

  wire SEQ_n_3;
  wire SEQ_n_4;
  wire dcm_locked;
  wire ext_reset_in;
  wire [0:0]interconnect_aresetn;
  wire lpf_int;
  wire [0:0]peripheral_aresetn;
  wire slowest_sync_clk;
  wire NLW_EXT_LPF_aux_reset_in_UNCONNECTED;
  wire NLW_EXT_LPF_mb_debug_sys_rst_UNCONNECTED;
  wire NLW_SEQ_Bsr_out_UNCONNECTED;
  wire NLW_SEQ_MB_out_UNCONNECTED;
  wire NLW_SEQ_Pr_out_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(SEQ_n_3),
        .Q(interconnect_aresetn),
        .R(1'b0));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(SEQ_n_4),
        .Q(peripheral_aresetn),
        .R(1'b0));
  design_1_rst_clk_wiz_100M_0_lpf EXT_LPF
       (.aux_reset_in(NLW_EXT_LPF_aux_reset_in_UNCONNECTED),
        .dcm_locked(dcm_locked),
        .ext_reset_in(ext_reset_in),
        .lpf_int(lpf_int),
        .mb_debug_sys_rst(NLW_EXT_LPF_mb_debug_sys_rst_UNCONNECTED),
        .slowest_sync_clk(slowest_sync_clk));
  design_1_rst_clk_wiz_100M_0_sequence_psr SEQ
       (.Bsr_out(NLW_SEQ_Bsr_out_UNCONNECTED),
        .MB_out(NLW_SEQ_MB_out_UNCONNECTED),
        .Pr_out(NLW_SEQ_Pr_out_UNCONNECTED),
        .bsr_reg_0(SEQ_n_3),
        .lpf_int(lpf_int),
        .pr_reg_0(SEQ_n_4),
        .slowest_sync_clk(slowest_sync_clk));
endmodule

(* ORIG_REF_NAME = "sequence_psr" *) 
module design_1_rst_clk_wiz_100M_0_sequence_psr
   (MB_out,
    Bsr_out,
    Pr_out,
    bsr_reg_0,
    pr_reg_0,
    lpf_int,
    slowest_sync_clk);
  output MB_out;
  output Bsr_out;
  output Pr_out;
  output bsr_reg_0;
  output pr_reg_0;
  input lpf_int;
  input slowest_sync_clk;

  wire \^Bsr_out ;
  wire Core_i_1_n_0;
  wire \^MB_out ;
  wire \^Pr_out ;
  wire \bsr_dec_reg_n_0_[0] ;
  wire \bsr_dec_reg_n_0_[2] ;
  wire bsr_i_1_n_0;
  wire bsr_reg_0;
  wire \core_dec[0]_i_1_n_0 ;
  wire \core_dec[2]_i_1_n_0 ;
  wire \core_dec_reg_n_0_[0] ;
  wire \core_dec_reg_n_0_[1] ;
  wire from_sys_i_1_n_0;
  wire lpf_int;
  wire p_0_in;
  wire [2:0]p_3_out;
  wire [2:0]p_5_out;
  wire pr_dec0__0;
  wire \pr_dec_reg_n_0_[0] ;
  wire \pr_dec_reg_n_0_[2] ;
  wire pr_i_1_n_0;
  wire pr_reg_0;
  wire seq_clr;
  wire [5:0]seq_cnt;
  wire seq_cnt_en;
  wire slowest_sync_clk;

  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_i_1 
       (.I0(\^Bsr_out ),
        .O(bsr_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1 
       (.I0(\^Pr_out ),
        .O(pr_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h2)) 
    Core_i_1
       (.I0(\^MB_out ),
        .I1(p_0_in),
        .O(Core_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    Core_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(Core_i_1_n_0),
        .Q(\^MB_out ),
        .S(lpf_int));
  design_1_rst_clk_wiz_100M_0_upcnt_n SEQ_COUNTER
       (.Q(seq_cnt),
        .seq_clr(seq_clr),
        .seq_cnt_en(seq_cnt_en),
        .slowest_sync_clk(slowest_sync_clk));
  LUT4 #(
    .INIT(16'h0090)) 
    \bsr_dec[0]_i_1 
       (.I0(seq_cnt_en),
        .I1(seq_cnt[4]),
        .I2(seq_cnt[3]),
        .I3(seq_cnt[5]),
        .O(p_5_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bsr_dec[2]_i_1 
       (.I0(\core_dec_reg_n_0_[1] ),
        .I1(\bsr_dec_reg_n_0_[0] ),
        .O(p_5_out[2]));
  FDRE #(
    .INIT(1'b0)) 
    \bsr_dec_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_5_out[0]),
        .Q(\bsr_dec_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bsr_dec_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_5_out[2]),
        .Q(\bsr_dec_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h2)) 
    bsr_i_1
       (.I0(\^Bsr_out ),
        .I1(\bsr_dec_reg_n_0_[2] ),
        .O(bsr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    bsr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(bsr_i_1_n_0),
        .Q(\^Bsr_out ),
        .S(lpf_int));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h9000)) 
    \core_dec[0]_i_1 
       (.I0(seq_cnt_en),
        .I1(seq_cnt[4]),
        .I2(seq_cnt[3]),
        .I3(seq_cnt[5]),
        .O(\core_dec[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \core_dec[2]_i_1 
       (.I0(\core_dec_reg_n_0_[1] ),
        .I1(\core_dec_reg_n_0_[0] ),
        .O(\core_dec[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \core_dec_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\core_dec[0]_i_1_n_0 ),
        .Q(\core_dec_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \core_dec_reg[1] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(pr_dec0__0),
        .Q(\core_dec_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \core_dec_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(\core_dec[2]_i_1_n_0 ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    from_sys_i_1
       (.I0(\^MB_out ),
        .I1(seq_cnt_en),
        .O(from_sys_i_1_n_0));
  FDSE #(
    .INIT(1'b0)) 
    from_sys_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(from_sys_i_1_n_0),
        .Q(seq_cnt_en),
        .S(lpf_int));
  LUT4 #(
    .INIT(16'h0018)) 
    pr_dec0
       (.I0(seq_cnt_en),
        .I1(seq_cnt[0]),
        .I2(seq_cnt[2]),
        .I3(seq_cnt[1]),
        .O(pr_dec0__0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0480)) 
    \pr_dec[0]_i_1 
       (.I0(seq_cnt_en),
        .I1(seq_cnt[3]),
        .I2(seq_cnt[5]),
        .I3(seq_cnt[4]),
        .O(p_3_out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \pr_dec[2]_i_1 
       (.I0(\core_dec_reg_n_0_[1] ),
        .I1(\pr_dec_reg_n_0_[0] ),
        .O(p_3_out[2]));
  FDRE #(
    .INIT(1'b0)) 
    \pr_dec_reg[0] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[0]),
        .Q(\pr_dec_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pr_dec_reg[2] 
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(p_3_out[2]),
        .Q(\pr_dec_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    pr_i_1
       (.I0(\^Pr_out ),
        .I1(\pr_dec_reg_n_0_[2] ),
        .O(pr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    pr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(pr_i_1_n_0),
        .Q(\^Pr_out ),
        .S(lpf_int));
  FDRE #(
    .INIT(1'b0)) 
    seq_clr_reg
       (.C(slowest_sync_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(seq_clr),
        .R(lpf_int));
endmodule

(* ORIG_REF_NAME = "upcnt_n" *) 
module design_1_rst_clk_wiz_100M_0_upcnt_n
   (Q,
    seq_clr,
    seq_cnt_en,
    slowest_sync_clk);
  output [5:0]Q;
  input seq_clr;
  input seq_cnt_en;
  input slowest_sync_clk;

  wire [5:0]Q;
  wire clear;
  wire [5:0]q_int0;
  wire seq_clr;
  wire seq_cnt_en;
  wire slowest_sync_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \q_int[0]_i_1 
       (.I0(Q[0]),
        .O(q_int0[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q_int[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(q_int0[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \q_int[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(q_int0[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \q_int[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(q_int0[3]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \q_int[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(q_int0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \q_int[5]_i_1 
       (.I0(seq_clr),
        .O(clear));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \q_int[5]_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(q_int0[5]));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[0] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[0]),
        .Q(Q[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[1] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[1]),
        .Q(Q[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[2] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[2]),
        .Q(Q[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[3] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[3]),
        .Q(Q[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[4] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[4]),
        .Q(Q[4]),
        .R(clear));
  FDRE #(
    .INIT(1'b1)) 
    \q_int_reg[5] 
       (.C(slowest_sync_clk),
        .CE(seq_cnt_en),
        .D(q_int0[5]),
        .Q(Q[5]),
        .R(clear));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_text_display_master_0_0,text_display_master_v1_0,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "text_display_master_v1_0,Vivado 2018.3" *) 
module design_1_text_display_master_0_0
   (IRQ_I,
    m00_axi_awaddr,
    m00_axi_awprot,
    m00_axi_awvalid,
    m00_axi_awready,
    m00_axi_wdata,
    m00_axi_wstrb,
    m00_axi_wvalid,
    m00_axi_wready,
    m00_axi_bresp,
    m00_axi_bvalid,
    m00_axi_bready,
    m00_axi_araddr,
    m00_axi_arprot,
    m00_axi_arvalid,
    m00_axi_arready,
    m00_axi_rdata,
    m00_axi_rresp,
    m00_axi_rvalid,
    m00_axi_rready,
    m00_axi_aclk,
    m00_axi_aresetn);
  input IRQ_I;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWADDR" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M00_AXI, WIZ_DATA_WIDTH 32, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [31:0]m00_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWPROT" *) output [2:0]m00_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWVALID" *) output m00_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWREADY" *) input m00_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WDATA" *) output [31:0]m00_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WSTRB" *) output [3:0]m00_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WVALID" *) output m00_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WREADY" *) input m00_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI BRESP" *) input [1:0]m00_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI BVALID" *) input m00_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI BREADY" *) output m00_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARADDR" *) output [31:0]m00_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARPROT" *) output [2:0]m00_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARVALID" *) output m00_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARREADY" *) input m00_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RDATA" *) input [31:0]m00_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RRESP" *) input [1:0]m00_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RVALID" *) input m00_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RREADY" *) output m00_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 M00_AXI_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M00_AXI_CLK, ASSOCIATED_BUSIF M00_AXI, ASSOCIATED_RESET m00_axi_aresetn, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_clk_out1, INSERT_VIP 0" *) input m00_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 M00_AXI_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input m00_axi_aresetn;

  wire [3:0]B__0;
  wire IRQ_I;
  wire U0_n_24;
  wire [3:0]line_num;
  wire m00_axi_aclk;
  wire [31:0]m00_axi_araddr;
  wire m00_axi_aresetn;
  wire m00_axi_arready;
  wire m00_axi_arvalid;
  wire [31:0]m00_axi_awaddr;
  wire m00_axi_awready;
  wire m00_axi_awvalid;
  wire m00_axi_bready;
  wire m00_axi_bvalid;
  wire [31:0]m00_axi_rdata;
  wire m00_axi_rready;
  wire m00_axi_rvalid;
  wire [31:0]m00_axi_wdata;
  wire m00_axi_wready;
  wire m00_axi_wvalid;
  wire \text_display_master_v1_0_M00_AXI_inst/reset ;

  FDRE #(
    .INIT(1'b0)) 
    \B[0] 
       (.C(m00_axi_aclk),
        .CE(U0_n_24),
        .D(line_num[0]),
        .Q(B__0[0]),
        .R(\text_display_master_v1_0_M00_AXI_inst/reset ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \B[0]_i_1 
       (.I0(B__0[0]),
        .O(line_num[0]));
  FDRE #(
    .INIT(1'b0)) 
    \B[1] 
       (.C(m00_axi_aclk),
        .CE(U0_n_24),
        .D(line_num[1]),
        .Q(B__0[1]),
        .R(\text_display_master_v1_0_M00_AXI_inst/reset ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \B[1]_i_1 
       (.I0(B__0[1]),
        .I1(B__0[0]),
        .O(line_num[1]));
  FDRE #(
    .INIT(1'b0)) 
    \B[2] 
       (.C(m00_axi_aclk),
        .CE(U0_n_24),
        .D(line_num[2]),
        .Q(B__0[2]),
        .R(\text_display_master_v1_0_M00_AXI_inst/reset ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h3F40)) 
    \B[2]_i_2 
       (.I0(B__0[3]),
        .I1(B__0[1]),
        .I2(B__0[0]),
        .I3(B__0[2]),
        .O(line_num[2]));
  FDRE #(
    .INIT(1'b0)) 
    \B[3] 
       (.C(m00_axi_aclk),
        .CE(U0_n_24),
        .D(line_num[3]),
        .Q(B__0[3]),
        .R(\text_display_master_v1_0_M00_AXI_inst/reset ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h7780)) 
    \B[3]_i_1 
       (.I0(B__0[1]),
        .I1(B__0[0]),
        .I2(B__0[2]),
        .I3(B__0[3]),
        .O(line_num[3]));
  design_1_text_display_master_0_0_text_display_master_v1_0 U0
       (.B__0(B__0),
        .IRQ_I(IRQ_I),
        .axi_bready_reg(m00_axi_bready),
        .axi_rready_reg(m00_axi_rready),
        .axi_wvalid_reg(m00_axi_wvalid),
        .m00_axi_aclk(m00_axi_aclk),
        .m00_axi_araddr(m00_axi_araddr[31:30]),
        .m00_axi_aresetn(m00_axi_aresetn),
        .m00_axi_arready(m00_axi_arready),
        .m00_axi_arvalid(m00_axi_arvalid),
        .m00_axi_awaddr(m00_axi_awaddr[15:0]),
        .m00_axi_awready(m00_axi_awready),
        .m00_axi_awvalid(m00_axi_awvalid),
        .m00_axi_bvalid(m00_axi_bvalid),
        .m00_axi_bvalid_0(U0_n_24),
        .m00_axi_rdata(m00_axi_rdata[7:0]),
        .m00_axi_rvalid(m00_axi_rvalid),
        .m00_axi_wdata(m00_axi_wdata),
        .m00_axi_wready(m00_axi_wready),
        .reset(\text_display_master_v1_0_M00_AXI_inst/reset ));
endmodule

(* ORIG_REF_NAME = "char8x12_lookup_table" *) 
module design_1_text_display_master_0_0_char8x12_lookup_table
   (DO,
    m00_axi_aresetn_0,
    m00_axi_aclk,
    ADDR,
    m00_axi_aresetn);
  output [7:0]DO;
  output m00_axi_aresetn_0;
  input m00_axi_aclk;
  input [10:0]ADDR;
  input m00_axi_aresetn;

  wire [10:0]ADDR;
  wire [7:0]DO;
  wire m00_axi_aclk;
  wire m00_axi_aresetn;
  wire m00_axi_aresetn_0;
  wire [15:8]NLW_bram1_DIADI_UNCONNECTED;
  wire [15:0]NLW_bram1_DIBDI_UNCONNECTED;
  wire [1:1]NLW_bram1_DIPADIP_UNCONNECTED;
  wire [1:0]NLW_bram1_DIPBDIP_UNCONNECTED;
  wire [15:8]NLW_bram1_DOADO_UNCONNECTED;
  wire [15:0]NLW_bram1_DOBDO_UNCONNECTED;
  wire [1:0]NLW_bram1_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_bram1_DOPBDOP_UNCONNECTED;

  (* OPT_MODIFIED = "RETARGET " *) 
  (* XILINX_LEGACY_PRIM = "RAMB16_S9" *) 
  (* XILINX_TRANSFORM_PINMAP = "ADDR[0]:ADDRARDADDR[3] ADDR[10]:ADDRARDADDR[13] ADDR[1]:ADDRARDADDR[4] ADDR[2]:ADDRARDADDR[5] ADDR[3]:ADDRARDADDR[6] ADDR[4]:ADDRARDADDR[7] ADDR[5]:ADDRARDADDR[8] ADDR[6]:ADDRARDADDR[9] ADDR[7]:ADDRARDADDR[10] ADDR[8]:ADDRARDADDR[11] ADDR[9]:ADDRARDADDR[12] CLK:CLKARDCLK DI[0]:DIADI[0] DI[1]:DIADI[1] DI[2]:DIADI[2] DI[3]:DIADI[3] DI[4]:DIADI[4] DI[5]:DIADI[5] DI[6]:DIADI[6] DI[7]:DIADI[7] DIP[0]:DIPADIP[0] DO[0]:DOADO[0] DO[1]:DOADO[1] DO[2]:DOADO[2] DO[3]:DOADO[3] DO[4]:DOADO[4] DO[5]:DOADO[5] DO[6]:DOADO[6] DO[7]:DOADO[7] DOP[0]:DOPADOP[0] EN:ENARDEN SSR:RSTRAMARSTRAM WE:WEA[0]" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000007E8199BD8181A5817E0000000000000000000000000000000000),
    .INIT_01(256'h000000000000081C3E7F7F7F773600000000000000007EFFE7C3FFFFDBFF7E00),
    .INIT_02(256'h0000000000001C08367736081C08000000000000000000081C3E7F3E1C080000),
    .INIT_03(256'h0000000000000000183C3C18000000000000000000001C08367F7F3E3E1C0800),
    .INIT_04(256'h00000000000000183C66663C1800000000000000FFFFFFFFE7C3C3E7FFFFFFFF),
    .INIT_05(256'h0000000000001E3333331E6C7870780000000000FFFFFFE7C39999C3E7FFFFFF),
    .INIT_06(256'h0000000000000E1F1E1818187858780000000000000018187E183C6666663C00),
    .INIT_07(256'h00000000000018DB7E3C66663C7EDB180000000000307870666F6E6C6C7C6C7C),
    .INIT_08(256'h00000000000040707C7E7F7E7C70400000000000000001070F3F7F3F0F070100),
    .INIT_09(256'h00000000000066660066666666666600000000000000183C7E1818187E3C1800),
    .INIT_0A(256'h000000003E6363303E7B6F3E0663633E000000000000D8D8D8D8DEDBDBDBFE00),
    .INIT_0B(256'h0000000000007E183C7E18187E3C18000000000000007F7F7F00000000000000),
    .INIT_0C(256'h000000000000183C7E181818181818000000000000001818181818187E3C1800),
    .INIT_0D(256'h00000000000000000C0E7F0E0C00000000000000000000003070FF7030000000),
    .INIT_0E(256'h00000000000000002466FF662400000000000000000000007F03030300000000),
    .INIT_0F(256'h00000000000000081C1C3E3E3E7F7F00000000000000007F7F3E3E1C1C1C0800),
    .INIT_10(256'h00000000000018180018183C3C3C180000000000000000000000000000000000),
    .INIT_11(256'h00000000000036367F36367F36363600000000000000000000000000286C6C6C),
    .INIT_12(256'h00000000000063660C183066460000000000000018183E63603C1E03633E1818),
    .INIT_13(256'h000000000000000000000000183030300000000000006E33736F6E1C1C361C00),
    .INIT_14(256'h0000000000000C183030303030180C0000000000000030180C0C0C0C0C183000),
    .INIT_15(256'h000000000000000018187E18180000000000000000000000361C7F1C36000000),
    .INIT_16(256'h000000000000000000007F000000000000000000001830303000000000000000),
    .INIT_17(256'h0000000000000103060C18306040000000000000000018180000000000000000),
    .INIT_18(256'h0000000000007E1818181818181E18000000000000003E6363676F7B73633E00),
    .INIT_19(256'h0000000000003E6360603C6060633E000000000000007F63060C183063633E00),
    .INIT_1A(256'h0000000000003E6360603F0303037F000000000000003030307F33363C383000),
    .INIT_1B(256'h0000000000000C0C0C0C0C1830637F000000000000003E6363633F0303633E00),
    .INIT_1C(256'h0000000000003E6360607E6363633E000000000000003E6363633E6363633E00),
    .INIT_1D(256'h0000000000183030300000303000000000000000000000303000003030000000),
    .INIT_1E(256'h0000000000000000007F007F0000000000000000000030180C0603060C183000),
    .INIT_1F(256'h00000000000018180018183063633E00000000000000060C18306030180C0600),
    .INIT_20(256'h0000000000006363637F636363361C000000000000007E033B7B7B7B63633E00),
    .INIT_21(256'h0000000000003C660303030303663C000000000000003F6666663E6666663F00),
    .INIT_22(256'h0000000000007F6606063E0606667F000000000000001F366666666666361F00),
    .INIT_23(256'h0000000000003E636373030363633E000000000000000F0606063E0606667F00),
    .INIT_24(256'h0000000000003C181818181818183C00000000000000636363637F6363636300),
    .INIT_25(256'h0000000000006363331B0F0F1B3363000000000000000E1B1B18181818183C00),
    .INIT_26(256'h00000000000063636B6B6B7F776363000000000000007F664606060606060F00),
    .INIT_27(256'h0000000000003E636363636363633E000000000000006373737B6F6767636300),
    .INIT_28(256'h0000000000603E6B6363636363633E000000000000000F0606063E6666663F00),
    .INIT_29(256'h0000000000003E6360301C0603633E000000000000006766361E3E6666663F00),
    .INIT_2A(256'h0000000000003E6363636363636363000000000000003C1818181818185A7E00),
    .INIT_2B(256'h0000000000006363777F6B6B6B636300000000000000081C3663636363636300),
    .INIT_2C(256'h0000000000003C1818183C66666666000000000000006363361C1C1C36636300),
    .INIT_2D(256'h0000000000003E060606060606063E000000000000007F6343060C1831637F00),
    .INIT_2E(256'h0000000000003E303030303030303E00000000000000406030180C0603010000),
    .INIT_2F(256'h00000000FF000000000000000000000000000000000000000000000063361C08),
    .INIT_30(256'h0000000000006E3B333E301E0000000000000000000000000000000030181818),
    .INIT_31(256'h0000000000003E630303633E000000000000000000003F666666663E06060700),
    .INIT_32(256'h0000000000003E63037F633E000000000000000000007E333333333E30303800),
    .INIT_33(256'h000000003E63607E6363736E000000000000000000001E0C0C0C3F0C0C6C3800),
    .INIT_34(256'h0000000000003C181818181C00181800000000000000676666666E3606060700),
    .INIT_35(256'h0000000000006766361E366606060700000000001E3333303030303800303000),
    .INIT_36(256'h00000000000063636B6B7F36000000000000000000003C181818181818181C00),
    .INIT_37(256'h0000000000003E636363633E0000000000000000000066666666663B00000000),
    .INIT_38(256'h000000007830303E3333336E00000000000000000F06063E6666663B00000000),
    .INIT_39(256'h0000000000003E63380E633E000000000000000000000F060606663B00000000),
    .INIT_3A(256'h0000000000006E333333333300000000000000000000386C0C0C0C3F0C0C0C00),
    .INIT_3B(256'h000000000000367F6B6B636300000000000000000000081C3663636300000000),
    .INIT_3C(256'h000000003E63606E736363630000000000000000000063361C1C366300000000),
    .INIT_3D(256'h000000000000701818180E18181870000000000000007F460C18317F00000000),
    .INIT_3E(256'h0000000000000E181818701818180E0000000000000018181818001818181800),
    .INIT_3F(256'h000000000000007F36361C1C08000000000000000000000000000000003B6E00),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_RSTRAMARSTRAM_INVERTED(1'b1),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    bram1
       (.ADDRARDADDR({ADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(m00_axi_aclk),
        .CLKBWRCLK(1'b0),
        .DIADI({NLW_bram1_DIADI_UNCONNECTED[15:8],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(NLW_bram1_DIBDI_UNCONNECTED[15:0]),
        .DIPADIP({NLW_bram1_DIPADIP_UNCONNECTED[1],1'b0}),
        .DIPBDIP(NLW_bram1_DIPBDIP_UNCONNECTED[1:0]),
        .DOADO({NLW_bram1_DOADO_UNCONNECTED[15:8],DO}),
        .DOBDO(NLW_bram1_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_bram1_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_bram1_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(m00_axi_aresetn),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT1 #(
    .INIT(2'h1)) 
    bram1_i_1
       (.I0(m00_axi_aresetn),
        .O(m00_axi_aresetn_0));
endmodule

(* ORIG_REF_NAME = "irq_delay" *) 
module design_1_text_display_master_0_0_irq_delay
   (F0_Received_reg,
    \delay_reg[12]_0 ,
    m00_axi_aclk,
    IRQ_I,
    F0_Received,
    \mst_exec_state_reg[2] ,
    \mst_exec_state_reg[2]_0 ,
    \mst_exec_state_reg[2]_1 ,
    \mst_exec_state_reg[2]_2 ,
    \mst_exec_state_reg[0] );
  output F0_Received_reg;
  output \delay_reg[12]_0 ;
  input m00_axi_aclk;
  input IRQ_I;
  input F0_Received;
  input \mst_exec_state_reg[2] ;
  input \mst_exec_state_reg[2]_0 ;
  input \mst_exec_state_reg[2]_1 ;
  input \mst_exec_state_reg[2]_2 ;
  input \mst_exec_state_reg[0] ;

  wire F0_Received;
  wire F0_Received_reg;
  wire IRQ_Ctr;
  wire IRQ_I;
  wire \delay_reg[11]_srl11_n_0 ;
  wire \delay_reg[12]_0 ;
  wire \delay_reg_n_0_[0] ;
  wire m00_axi_aclk;
  wire \mst_exec_state_reg[0] ;
  wire \mst_exec_state_reg[2] ;
  wire \mst_exec_state_reg[2]_0 ;
  wire \mst_exec_state_reg[2]_1 ;
  wire \mst_exec_state_reg[2]_2 ;

  FDRE #(
    .INIT(1'b0)) 
    \delay_reg[0] 
       (.C(m00_axi_aclk),
        .CE(1'b1),
        .D(IRQ_I),
        .Q(\delay_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "\U0/text_display_master_v1_0_M00_AXI_inst/irq_delay_inst/delay_reg " *) 
  (* srl_name = "\U0/text_display_master_v1_0_M00_AXI_inst/irq_delay_inst/delay_reg[11]_srl11 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \delay_reg[11]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(m00_axi_aclk),
        .D(\delay_reg_n_0_[0] ),
        .Q(\delay_reg[11]_srl11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \delay_reg[12] 
       (.C(m00_axi_aclk),
        .CE(1'b1),
        .D(\delay_reg[11]_srl11_n_0 ),
        .Q(IRQ_Ctr),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAFAAAEAE)) 
    \mst_exec_state[0]_i_4 
       (.I0(\mst_exec_state_reg[0] ),
        .I1(IRQ_Ctr),
        .I2(\mst_exec_state_reg[2]_1 ),
        .I3(\mst_exec_state_reg[2] ),
        .I4(\mst_exec_state_reg[2]_0 ),
        .I5(\mst_exec_state_reg[2]_2 ),
        .O(\delay_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF0F55FFFFCC)) 
    \mst_exec_state[2]_i_3 
       (.I0(F0_Received),
        .I1(IRQ_Ctr),
        .I2(\mst_exec_state_reg[2] ),
        .I3(\mst_exec_state_reg[2]_0 ),
        .I4(\mst_exec_state_reg[2]_1 ),
        .I5(\mst_exec_state_reg[2]_2 ),
        .O(F0_Received_reg));
endmodule

(* ORIG_REF_NAME = "pixelcode_to_pixelword" *) 
module design_1_text_display_master_0_0_pixelcode_to_pixelword
   (D,
    DO,
    Q);
  output [31:0]D;
  input [7:0]DO;
  input [3:0]Q;

  wire [31:0]D;
  wire [7:0]DO;
  wire [3:0]Q;

  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \axi_wdata[0]_i_1 
       (.I0(Q[0]),
        .I1(DO[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_wdata[10]_i_1 
       (.I0(DO[2]),
        .I1(Q[2]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_wdata[11]_i_1 
       (.I0(DO[2]),
        .I1(Q[3]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \axi_wdata[12]_i_1 
       (.I0(Q[0]),
        .I1(DO[3]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_wdata[13]_i_1 
       (.I0(DO[3]),
        .I1(Q[1]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_wdata[14]_i_1 
       (.I0(DO[3]),
        .I1(Q[2]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_wdata[15]_i_1 
       (.I0(DO[3]),
        .I1(Q[3]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \axi_wdata[16]_i_1 
       (.I0(Q[0]),
        .I1(DO[4]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_wdata[17]_i_1 
       (.I0(DO[4]),
        .I1(Q[1]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_wdata[18]_i_1 
       (.I0(DO[4]),
        .I1(Q[2]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_wdata[19]_i_1 
       (.I0(DO[4]),
        .I1(Q[3]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_wdata[1]_i_1 
       (.I0(DO[0]),
        .I1(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \axi_wdata[20]_i_1 
       (.I0(Q[0]),
        .I1(DO[5]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_wdata[21]_i_1 
       (.I0(DO[5]),
        .I1(Q[1]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_wdata[22]_i_1 
       (.I0(DO[5]),
        .I1(Q[2]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_wdata[23]_i_1 
       (.I0(DO[5]),
        .I1(Q[3]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \axi_wdata[24]_i_1 
       (.I0(Q[0]),
        .I1(DO[6]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_wdata[25]_i_1 
       (.I0(DO[6]),
        .I1(Q[1]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_wdata[26]_i_1 
       (.I0(DO[6]),
        .I1(Q[2]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_wdata[27]_i_1 
       (.I0(DO[6]),
        .I1(Q[3]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \axi_wdata[28]_i_1 
       (.I0(Q[0]),
        .I1(DO[7]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_wdata[29]_i_1 
       (.I0(DO[7]),
        .I1(Q[1]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_wdata[2]_i_1 
       (.I0(DO[0]),
        .I1(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_wdata[30]_i_1 
       (.I0(DO[7]),
        .I1(Q[2]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_wdata[31]_i_3 
       (.I0(DO[7]),
        .I1(Q[3]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_wdata[3]_i_1 
       (.I0(DO[0]),
        .I1(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \axi_wdata[4]_i_1 
       (.I0(Q[0]),
        .I1(DO[1]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_wdata[5]_i_1 
       (.I0(DO[1]),
        .I1(Q[1]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_wdata[6]_i_1 
       (.I0(DO[1]),
        .I1(Q[2]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_wdata[7]_i_1 
       (.I0(DO[1]),
        .I1(Q[3]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \axi_wdata[8]_i_1 
       (.I0(Q[0]),
        .I1(DO[2]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_wdata[9]_i_1 
       (.I0(DO[2]),
        .I1(Q[1]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "scancode2ascii" *) 
module design_1_text_display_master_0_0_scancode2ascii
   (ADDR,
    Q,
    capital);
  output [6:0]ADDR;
  input [7:0]Q;
  input capital;

  wire [6:0]ADDR;
  wire [7:0]Q;
  wire bram1_i_10_n_0;
  wire bram1_i_11_n_0;
  wire bram1_i_12_n_0;
  wire bram1_i_13_n_0;
  wire bram1_i_14_n_0;
  wire bram1_i_15_n_0;
  wire bram1_i_16_n_0;
  wire bram1_i_17_n_0;
  wire bram1_i_18_n_0;
  wire bram1_i_19_n_0;
  wire bram1_i_20_n_0;
  wire bram1_i_21_n_0;
  wire bram1_i_22_n_0;
  wire bram1_i_23_n_0;
  wire bram1_i_24_n_0;
  wire bram1_i_25_n_0;
  wire bram1_i_26_n_0;
  wire bram1_i_27_n_0;
  wire bram1_i_28_n_0;
  wire bram1_i_29_n_0;
  wire bram1_i_30_n_0;
  wire bram1_i_31_n_0;
  wire bram1_i_32_n_0;
  wire bram1_i_33_n_0;
  wire bram1_i_34_n_0;
  wire bram1_i_35_n_0;
  wire bram1_i_36_n_0;
  wire bram1_i_37_n_0;
  wire bram1_i_38_n_0;
  wire bram1_i_39_n_0;
  wire bram1_i_40_n_0;
  wire bram1_i_41_n_0;
  wire bram1_i_42_n_0;
  wire bram1_i_43_n_0;
  wire bram1_i_9_n_0;
  wire capital;

  LUT5 #(
    .INIT(32'h0000A022)) 
    bram1_i_10
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[5]),
        .O(bram1_i_10_n_0));
  LUT6 #(
    .INIT(64'h0000000009490909)) 
    bram1_i_11
       (.I0(Q[0]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(capital),
        .I5(Q[5]),
        .O(bram1_i_11_n_0));
  MUXF7 bram1_i_12
       (.I0(bram1_i_32_n_0),
        .I1(bram1_i_33_n_0),
        .O(bram1_i_12_n_0),
        .S(Q[2]));
  LUT6 #(
    .INIT(64'h4A0A1B000D5D4500)) 
    bram1_i_13
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(capital),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(bram1_i_13_n_0));
  LUT6 #(
    .INIT(64'h1011011421312725)) 
    bram1_i_14
       (.I0(Q[5]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(capital),
        .O(bram1_i_14_n_0));
  MUXF7 bram1_i_15
       (.I0(bram1_i_34_n_0),
        .I1(bram1_i_35_n_0),
        .O(bram1_i_15_n_0),
        .S(Q[2]));
  LUT6 #(
    .INIT(64'h406000A005884000)) 
    bram1_i_16
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(capital),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(bram1_i_16_n_0));
  LUT6 #(
    .INIT(64'h1131050300311034)) 
    bram1_i_17
       (.I0(Q[5]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(capital),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(bram1_i_17_n_0));
  MUXF7 bram1_i_18
       (.I0(bram1_i_36_n_0),
        .I1(bram1_i_37_n_0),
        .O(bram1_i_18_n_0),
        .S(Q[2]));
  LUT6 #(
    .INIT(64'h7044300433333300)) 
    bram1_i_19
       (.I0(capital),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(bram1_i_19_n_0));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    bram1_i_2
       (.I0(bram1_i_9_n_0),
        .I1(Q[6]),
        .I2(bram1_i_10_n_0),
        .I3(Q[2]),
        .I4(bram1_i_11_n_0),
        .I5(Q[7]),
        .O(ADDR[6]));
  LUT6 #(
    .INIT(64'h101130300515251D)) 
    bram1_i_20
       (.I0(Q[5]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(capital),
        .I5(Q[0]),
        .O(bram1_i_20_n_0));
  MUXF7 bram1_i_21
       (.I0(bram1_i_38_n_0),
        .I1(bram1_i_39_n_0),
        .O(bram1_i_21_n_0),
        .S(Q[2]));
  LUT6 #(
    .INIT(64'h7202510070555000)) 
    bram1_i_22
       (.I0(Q[5]),
        .I1(capital),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(bram1_i_22_n_0));
  LUT6 #(
    .INIT(64'h1100010000460211)) 
    bram1_i_23
       (.I0(Q[5]),
        .I1(Q[1]),
        .I2(capital),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(Q[0]),
        .O(bram1_i_23_n_0));
  MUXF7 bram1_i_24
       (.I0(bram1_i_40_n_0),
        .I1(bram1_i_41_n_0),
        .O(bram1_i_24_n_0),
        .S(Q[2]));
  LUT6 #(
    .INIT(64'h0440047403300030)) 
    bram1_i_25
       (.I0(capital),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(bram1_i_25_n_0));
  LUT6 #(
    .INIT(64'h0010000002135311)) 
    bram1_i_26
       (.I0(Q[5]),
        .I1(Q[1]),
        .I2(capital),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[0]),
        .O(bram1_i_26_n_0));
  MUXF7 bram1_i_27
       (.I0(bram1_i_42_n_0),
        .I1(bram1_i_43_n_0),
        .O(bram1_i_27_n_0),
        .S(Q[2]));
  LUT6 #(
    .INIT(64'h4415ED1500008080)) 
    bram1_i_28
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(capital),
        .I5(Q[1]),
        .O(bram1_i_28_n_0));
  LUT6 #(
    .INIT(64'h0011201004110715)) 
    bram1_i_29
       (.I0(Q[5]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(capital),
        .I5(Q[0]),
        .O(bram1_i_29_n_0));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    bram1_i_3
       (.I0(bram1_i_12_n_0),
        .I1(Q[6]),
        .I2(bram1_i_13_n_0),
        .I3(Q[2]),
        .I4(bram1_i_14_n_0),
        .I5(Q[7]),
        .O(ADDR[5]));
  LUT5 #(
    .INIT(32'hFCCC0088)) 
    bram1_i_30
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(bram1_i_30_n_0));
  LUT6 #(
    .INIT(64'h050F4F8A0A005A0A)) 
    bram1_i_31
       (.I0(Q[5]),
        .I1(capital),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(bram1_i_31_n_0));
  LUT6 #(
    .INIT(64'h0000FCCC00000088)) 
    bram1_i_32
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(capital),
        .I5(Q[1]),
        .O(bram1_i_32_n_0));
  LUT6 #(
    .INIT(64'h238F034E02CE228A)) 
    bram1_i_33
       (.I0(Q[5]),
        .I1(Q[1]),
        .I2(capital),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(bram1_i_33_n_0));
  LUT5 #(
    .INIT(32'h34040000)) 
    bram1_i_34
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(bram1_i_34_n_0));
  LUT6 #(
    .INIT(64'h007F3BA000A262A0)) 
    bram1_i_35
       (.I0(Q[5]),
        .I1(capital),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(bram1_i_35_n_0));
  LUT5 #(
    .INIT(32'h88C20800)) 
    bram1_i_36
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(bram1_i_36_n_0));
  LUT6 #(
    .INIT(64'h0288028000401000)) 
    bram1_i_37
       (.I0(Q[5]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(capital),
        .I5(Q[4]),
        .O(bram1_i_37_n_0));
  LUT5 #(
    .INIT(32'h74080000)) 
    bram1_i_38
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[5]),
        .O(bram1_i_38_n_0));
  LUT6 #(
    .INIT(64'h0F0A00AA00EA0A0A)) 
    bram1_i_39
       (.I0(Q[5]),
        .I1(capital),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(bram1_i_39_n_0));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    bram1_i_4
       (.I0(bram1_i_15_n_0),
        .I1(Q[6]),
        .I2(bram1_i_16_n_0),
        .I3(Q[2]),
        .I4(bram1_i_17_n_0),
        .I5(Q[7]),
        .O(ADDR[4]));
  LUT5 #(
    .INIT(32'hBC400088)) 
    bram1_i_40
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(bram1_i_40_n_0));
  LUT6 #(
    .INIT(64'h0F9000AA0A4000A0)) 
    bram1_i_41
       (.I0(Q[5]),
        .I1(capital),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(bram1_i_41_n_0));
  LUT5 #(
    .INIT(32'h40800200)) 
    bram1_i_42
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(bram1_i_42_n_0));
  LUT6 #(
    .INIT(64'h1031383830306A6A)) 
    bram1_i_43
       (.I0(Q[5]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(capital),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(bram1_i_43_n_0));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    bram1_i_5
       (.I0(bram1_i_18_n_0),
        .I1(Q[6]),
        .I2(bram1_i_19_n_0),
        .I3(Q[2]),
        .I4(bram1_i_20_n_0),
        .I5(Q[7]),
        .O(ADDR[3]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    bram1_i_6
       (.I0(bram1_i_21_n_0),
        .I1(Q[6]),
        .I2(bram1_i_22_n_0),
        .I3(Q[2]),
        .I4(bram1_i_23_n_0),
        .I5(Q[7]),
        .O(ADDR[2]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    bram1_i_7
       (.I0(bram1_i_24_n_0),
        .I1(Q[6]),
        .I2(bram1_i_25_n_0),
        .I3(Q[2]),
        .I4(bram1_i_26_n_0),
        .I5(Q[7]),
        .O(ADDR[1]));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    bram1_i_8
       (.I0(bram1_i_27_n_0),
        .I1(Q[6]),
        .I2(bram1_i_28_n_0),
        .I3(Q[2]),
        .I4(bram1_i_29_n_0),
        .I5(Q[7]),
        .O(ADDR[0]));
  MUXF7 bram1_i_9
       (.I0(bram1_i_30_n_0),
        .I1(bram1_i_31_n_0),
        .O(bram1_i_9_n_0),
        .S(Q[2]));
endmodule

(* ORIG_REF_NAME = "text_display_master_v1_0" *) 
module design_1_text_display_master_0_0_text_display_master_v1_0
   (reset,
    axi_rready_reg,
    axi_wvalid_reg,
    m00_axi_awvalid,
    m00_axi_arvalid,
    m00_axi_araddr,
    m00_axi_awaddr,
    axi_bready_reg,
    m00_axi_bvalid_0,
    m00_axi_wdata,
    m00_axi_aclk,
    B__0,
    IRQ_I,
    m00_axi_rvalid,
    m00_axi_aresetn,
    m00_axi_bvalid,
    m00_axi_wready,
    m00_axi_awready,
    m00_axi_arready,
    m00_axi_rdata);
  output reset;
  output axi_rready_reg;
  output axi_wvalid_reg;
  output m00_axi_awvalid;
  output m00_axi_arvalid;
  output [1:0]m00_axi_araddr;
  output [15:0]m00_axi_awaddr;
  output axi_bready_reg;
  output m00_axi_bvalid_0;
  output [31:0]m00_axi_wdata;
  input m00_axi_aclk;
  input [3:0]B__0;
  input IRQ_I;
  input m00_axi_rvalid;
  input m00_axi_aresetn;
  input m00_axi_bvalid;
  input m00_axi_wready;
  input m00_axi_awready;
  input m00_axi_arready;
  input [7:0]m00_axi_rdata;

  wire [3:0]B__0;
  wire IRQ_I;
  wire axi_bready_reg;
  wire axi_rready_reg;
  wire axi_wvalid_reg;
  wire m00_axi_aclk;
  wire [1:0]m00_axi_araddr;
  wire m00_axi_aresetn;
  wire m00_axi_arready;
  wire m00_axi_arvalid;
  wire [15:0]m00_axi_awaddr;
  wire m00_axi_awready;
  wire m00_axi_awvalid;
  wire m00_axi_bvalid;
  wire m00_axi_bvalid_0;
  wire [7:0]m00_axi_rdata;
  wire m00_axi_rvalid;
  wire [31:0]m00_axi_wdata;
  wire m00_axi_wready;
  wire reset;

  design_1_text_display_master_0_0_text_display_master_v1_0_M00_AXI text_display_master_v1_0_M00_AXI_inst
       (.B__0(B__0),
        .IRQ_I(IRQ_I),
        .axi_bready_reg_0(axi_bready_reg),
        .axi_rready_reg_0(axi_rready_reg),
        .axi_wvalid_reg_0(axi_wvalid_reg),
        .m00_axi_aclk(m00_axi_aclk),
        .m00_axi_araddr(m00_axi_araddr),
        .m00_axi_aresetn(m00_axi_aresetn),
        .m00_axi_aresetn_0(reset),
        .m00_axi_arready(m00_axi_arready),
        .m00_axi_arvalid(m00_axi_arvalid),
        .m00_axi_awaddr(m00_axi_awaddr),
        .m00_axi_awready(m00_axi_awready),
        .m00_axi_awvalid(m00_axi_awvalid),
        .m00_axi_bvalid(m00_axi_bvalid),
        .m00_axi_bvalid_0(m00_axi_bvalid_0),
        .m00_axi_rdata(m00_axi_rdata),
        .m00_axi_rvalid(m00_axi_rvalid),
        .m00_axi_wdata(m00_axi_wdata),
        .m00_axi_wready(m00_axi_wready));
endmodule

(* ORIG_REF_NAME = "text_display_master_v1_0_M00_AXI" *) 
module design_1_text_display_master_0_0_text_display_master_v1_0_M00_AXI
   (m00_axi_aresetn_0,
    axi_rready_reg_0,
    axi_wvalid_reg_0,
    m00_axi_awvalid,
    m00_axi_arvalid,
    m00_axi_araddr,
    m00_axi_awaddr,
    axi_bready_reg_0,
    m00_axi_bvalid_0,
    m00_axi_wdata,
    m00_axi_aclk,
    B__0,
    IRQ_I,
    m00_axi_rvalid,
    m00_axi_aresetn,
    m00_axi_bvalid,
    m00_axi_wready,
    m00_axi_awready,
    m00_axi_arready,
    m00_axi_rdata);
  output m00_axi_aresetn_0;
  output axi_rready_reg_0;
  output axi_wvalid_reg_0;
  output m00_axi_awvalid;
  output m00_axi_arvalid;
  output [1:0]m00_axi_araddr;
  output [15:0]m00_axi_awaddr;
  output axi_bready_reg_0;
  output m00_axi_bvalid_0;
  output [31:0]m00_axi_wdata;
  input m00_axi_aclk;
  input [3:0]B__0;
  input IRQ_I;
  input m00_axi_rvalid;
  input m00_axi_aresetn;
  input m00_axi_bvalid;
  input m00_axi_wready;
  input m00_axi_awready;
  input m00_axi_arready;
  input [7:0]m00_axi_rdata;

  wire BS_pressed_i_1_n_0;
  wire BS_pressed_i_2_n_0;
  wire BS_pressed_i_3_n_0;
  wire BS_pressed_reg_n_0;
  wire [3:0]B__0;
  wire CEB2;
  wire E0_Received;
  wire E0_Received_i_1_n_0;
  wire E0_Received_i_2_n_0;
  wire E0_Received_i_3_n_0;
  wire E0_Received_i_4_n_0;
  wire E0_Received_i_5_n_0;
  wire E0_Received_i_6_n_0;
  wire E0_Received_i_7_n_0;
  wire E0_Received_i_8_n_0;
  wire E0_Received_i_9_n_0;
  wire F0_Received;
  wire F0_Received_i_1_n_0;
  wire F0_Received_i_2_n_0;
  wire IRQ_I;
  wire [3:0]SW_data;
  wire SW_data_0;
  wire Shift_pressed;
  wire Shift_pressed_i_1_n_0;
  wire Shift_pressed_i_2_n_0;
  wire Shift_pressed_i_3_n_0;
  wire [6:0]ascii;
  wire axi_arvalid_i_1_n_0;
  wire axi_awvalid_i_1_n_0;
  wire axi_awvalid_i_2_n_0;
  wire axi_bready_i_1_n_0;
  wire axi_bready_reg_0;
  wire axi_rready_i_1_n_0;
  wire axi_rready_reg_0;
  wire axi_wdata;
  wire \axi_wdata[31]_i_1_n_0 ;
  wire \axi_wdata[31]_i_4_n_0 ;
  wire \axi_wdata[31]_i_6_n_0 ;
  wire axi_wvalid_i_1_n_0;
  wire axi_wvalid_reg_0;
  wire [7:0]bram_do1;
  wire capital;
  wire capital_i_1_n_0;
  wire \col_pointer[0]_i_1_n_0 ;
  wire \col_pointer[1]_i_1_n_0 ;
  wire \col_pointer[1]_i_2_n_0 ;
  wire \col_pointer[1]_i_3_n_0 ;
  wire \col_pointer[2]_i_1_n_0 ;
  wire \col_pointer[2]_i_2_n_0 ;
  wire \col_pointer[3]_i_1_n_0 ;
  wire \col_pointer[3]_i_2_n_0 ;
  wire \col_pointer[3]_i_3_n_0 ;
  wire \col_pointer[3]_i_4_n_0 ;
  wire \col_pointer[3]_i_5_n_0 ;
  wire \col_pointer[4]_i_1_n_0 ;
  wire \col_pointer[4]_i_2_n_0 ;
  wire \col_pointer[5]_i_1_n_0 ;
  wire \col_pointer[5]_i_2_n_0 ;
  wire \col_pointer[6]_i_1_n_0 ;
  wire \col_pointer[6]_i_2_n_0 ;
  wire \col_pointer[6]_i_3_n_0 ;
  wire \col_pointer[6]_i_4_n_0 ;
  wire \col_pointer[6]_i_5_n_0 ;
  wire \col_pointer[6]_i_6_n_0 ;
  wire \col_pointer[6]_i_7_n_0 ;
  wire \col_pointer[6]_i_8_n_0 ;
  wire \col_pointer[6]_i_9_n_0 ;
  wire \col_pointer_reg_n_0_[0] ;
  wire \col_pointer_reg_n_0_[1] ;
  wire \col_pointer_reg_n_0_[2] ;
  wire \col_pointer_reg_n_0_[3] ;
  wire \col_pointer_reg_n_0_[4] ;
  wire \col_pointer_reg_n_0_[5] ;
  wire \col_pointer_reg_n_0_[6] ;
  wire [15:0]current_address3;
  wire current_address3__1_carry__0_i_1_n_0;
  wire current_address3__1_carry__0_i_2_n_0;
  wire current_address3__1_carry__0_i_3_n_0;
  wire current_address3__1_carry__0_i_4_n_0;
  wire current_address3__1_carry__0_i_5_n_0;
  wire current_address3__1_carry__0_i_6_n_0;
  wire current_address3__1_carry__0_i_7_n_0;
  wire current_address3__1_carry__0_i_8_n_0;
  wire current_address3__1_carry__0_n_0;
  wire current_address3__1_carry__0_n_4;
  wire current_address3__1_carry__0_n_5;
  wire current_address3__1_carry__0_n_6;
  wire current_address3__1_carry__0_n_7;
  wire current_address3__1_carry__1_i_1_n_0;
  wire current_address3__1_carry__1_i_2_n_0;
  wire current_address3__1_carry__1_i_3_n_0;
  wire current_address3__1_carry__1_i_4_n_0;
  wire current_address3__1_carry__1_i_5_n_0;
  wire current_address3__1_carry__1_i_6_n_0;
  wire current_address3__1_carry__1_i_7_n_0;
  wire current_address3__1_carry__1_i_8_n_0;
  wire current_address3__1_carry__1_n_0;
  wire current_address3__1_carry__1_n_4;
  wire current_address3__1_carry__1_n_5;
  wire current_address3__1_carry__1_n_6;
  wire current_address3__1_carry__1_n_7;
  wire current_address3__1_carry__2_i_1_n_0;
  wire current_address3__1_carry__2_i_2_n_0;
  wire current_address3__1_carry__2_i_3_n_0;
  wire current_address3__1_carry__2_i_4_n_0;
  wire current_address3__1_carry__2_i_5_n_0;
  wire current_address3__1_carry__2_i_6_n_0;
  wire current_address3__1_carry__2_n_0;
  wire current_address3__1_carry__2_n_4;
  wire current_address3__1_carry__2_n_5;
  wire current_address3__1_carry__2_n_6;
  wire current_address3__1_carry__2_n_7;
  wire current_address3__1_carry__3_i_1_n_0;
  wire current_address3__1_carry__3_i_2_n_0;
  wire current_address3__1_carry__3_n_1;
  wire current_address3__1_carry__3_n_6;
  wire current_address3__1_carry__3_n_7;
  wire current_address3__1_carry_i_1_n_0;
  wire current_address3__1_carry_i_2_n_0;
  wire current_address3__1_carry_i_3_n_0;
  wire current_address3__1_carry_i_4_n_0;
  wire current_address3__1_carry_i_5_n_0;
  wire current_address3__1_carry_i_6_n_0;
  wire current_address3__1_carry_i_7_n_0;
  wire current_address3__1_carry_n_0;
  wire current_address3__1_carry_n_4;
  wire current_address3__1_carry_n_5;
  wire current_address3__1_carry_n_6;
  wire current_address3__1_carry_n_7;
  wire \current_address3_inferred__0/i___166_carry__0_n_0 ;
  wire \current_address3_inferred__0/i___166_carry__0_n_4 ;
  wire \current_address3_inferred__0/i___166_carry__0_n_5 ;
  wire \current_address3_inferred__0/i___166_carry__0_n_6 ;
  wire \current_address3_inferred__0/i___166_carry__0_n_7 ;
  wire \current_address3_inferred__0/i___166_carry__1_n_0 ;
  wire \current_address3_inferred__0/i___166_carry__1_n_4 ;
  wire \current_address3_inferred__0/i___166_carry__1_n_5 ;
  wire \current_address3_inferred__0/i___166_carry__1_n_6 ;
  wire \current_address3_inferred__0/i___166_carry__1_n_7 ;
  wire \current_address3_inferred__0/i___166_carry__2_n_0 ;
  wire \current_address3_inferred__0/i___166_carry__2_n_4 ;
  wire \current_address3_inferred__0/i___166_carry__2_n_5 ;
  wire \current_address3_inferred__0/i___166_carry__2_n_6 ;
  wire \current_address3_inferred__0/i___166_carry__2_n_7 ;
  wire \current_address3_inferred__0/i___166_carry__3_n_0 ;
  wire \current_address3_inferred__0/i___166_carry__3_n_4 ;
  wire \current_address3_inferred__0/i___166_carry__3_n_5 ;
  wire \current_address3_inferred__0/i___166_carry__3_n_6 ;
  wire \current_address3_inferred__0/i___166_carry__3_n_7 ;
  wire \current_address3_inferred__0/i___166_carry__4_n_0 ;
  wire \current_address3_inferred__0/i___166_carry__4_n_4 ;
  wire \current_address3_inferred__0/i___166_carry__4_n_5 ;
  wire \current_address3_inferred__0/i___166_carry__4_n_6 ;
  wire \current_address3_inferred__0/i___166_carry__4_n_7 ;
  wire \current_address3_inferred__0/i___166_carry__5_n_7 ;
  wire \current_address3_inferred__0/i___166_carry_n_0 ;
  wire \current_address3_inferred__0/i___166_carry_n_4 ;
  wire \current_address3_inferred__0/i___166_carry_n_5 ;
  wire \current_address3_inferred__0/i___166_carry_n_6 ;
  wire \current_address3_inferred__0/i___238_carry__0_n_0 ;
  wire \current_address3_inferred__0/i___238_carry__1_n_0 ;
  wire \current_address3_inferred__0/i___238_carry__2_n_0 ;
  wire \current_address3_inferred__0/i___238_carry__3_n_0 ;
  wire \current_address3_inferred__0/i___238_carry__4_n_0 ;
  wire \current_address3_inferred__0/i___238_carry__5_n_0 ;
  wire \current_address3_inferred__0/i___238_carry__5_n_4 ;
  wire \current_address3_inferred__0/i___238_carry__5_n_5 ;
  wire \current_address3_inferred__0/i___238_carry__5_n_6 ;
  wire \current_address3_inferred__0/i___238_carry__5_n_7 ;
  wire \current_address3_inferred__0/i___238_carry__6_n_4 ;
  wire \current_address3_inferred__0/i___238_carry__6_n_5 ;
  wire \current_address3_inferred__0/i___238_carry__6_n_6 ;
  wire \current_address3_inferred__0/i___238_carry__6_n_7 ;
  wire \current_address3_inferred__0/i___238_carry_n_0 ;
  wire \current_address3_inferred__0/i___309_carry__0_n_4 ;
  wire \current_address3_inferred__0/i___309_carry__0_n_5 ;
  wire \current_address3_inferred__0/i___309_carry__0_n_6 ;
  wire \current_address3_inferred__0/i___309_carry__0_n_7 ;
  wire \current_address3_inferred__0/i___309_carry_n_0 ;
  wire \current_address3_inferred__0/i___309_carry_n_4 ;
  wire \current_address3_inferred__0/i___309_carry_n_5 ;
  wire \current_address3_inferred__0/i___309_carry_n_6 ;
  wire \current_address3_inferred__0/i___309_carry_n_7 ;
  wire \current_address3_inferred__0/i___329_carry__0_n_0 ;
  wire \current_address3_inferred__0/i___329_carry__1_n_0 ;
  wire \current_address3_inferred__0/i___329_carry__1_n_4 ;
  wire \current_address3_inferred__0/i___329_carry__1_n_5 ;
  wire \current_address3_inferred__0/i___329_carry__1_n_6 ;
  wire \current_address3_inferred__0/i___329_carry__2_n_0 ;
  wire \current_address3_inferred__0/i___329_carry__2_n_4 ;
  wire \current_address3_inferred__0/i___329_carry__2_n_5 ;
  wire \current_address3_inferred__0/i___329_carry__2_n_6 ;
  wire \current_address3_inferred__0/i___329_carry__2_n_7 ;
  wire \current_address3_inferred__0/i___329_carry__3_n_7 ;
  wire \current_address3_inferred__0/i___329_carry_n_0 ;
  wire \current_address3_inferred__0/i___369_carry__0_n_0 ;
  wire \current_address3_inferred__0/i___369_carry__0_n_5 ;
  wire \current_address3_inferred__0/i___369_carry__0_n_6 ;
  wire \current_address3_inferred__0/i___369_carry__0_n_7 ;
  wire \current_address3_inferred__0/i___369_carry_n_0 ;
  wire \current_address3_inferred__0/i___369_carry_n_4 ;
  wire \current_address3_inferred__0/i___369_carry_n_5 ;
  wire \current_address3_inferred__0/i___369_carry_n_6 ;
  wire \current_address3_inferred__0/i___369_carry_n_7 ;
  wire \current_address3_inferred__0/i___76_carry__0_n_0 ;
  wire \current_address3_inferred__0/i___76_carry__0_n_4 ;
  wire \current_address3_inferred__0/i___76_carry__0_n_5 ;
  wire \current_address3_inferred__0/i___76_carry__0_n_6 ;
  wire \current_address3_inferred__0/i___76_carry__0_n_7 ;
  wire \current_address3_inferred__0/i___76_carry__1_n_0 ;
  wire \current_address3_inferred__0/i___76_carry__1_n_4 ;
  wire \current_address3_inferred__0/i___76_carry__1_n_5 ;
  wire \current_address3_inferred__0/i___76_carry__1_n_6 ;
  wire \current_address3_inferred__0/i___76_carry__1_n_7 ;
  wire \current_address3_inferred__0/i___76_carry__2_n_0 ;
  wire \current_address3_inferred__0/i___76_carry__2_n_4 ;
  wire \current_address3_inferred__0/i___76_carry__2_n_5 ;
  wire \current_address3_inferred__0/i___76_carry__2_n_6 ;
  wire \current_address3_inferred__0/i___76_carry__2_n_7 ;
  wire \current_address3_inferred__0/i___76_carry__3_n_0 ;
  wire \current_address3_inferred__0/i___76_carry__3_n_4 ;
  wire \current_address3_inferred__0/i___76_carry__3_n_5 ;
  wire \current_address3_inferred__0/i___76_carry__3_n_6 ;
  wire \current_address3_inferred__0/i___76_carry__3_n_7 ;
  wire \current_address3_inferred__0/i___76_carry__4_n_0 ;
  wire \current_address3_inferred__0/i___76_carry__4_n_4 ;
  wire \current_address3_inferred__0/i___76_carry__4_n_5 ;
  wire \current_address3_inferred__0/i___76_carry__4_n_6 ;
  wire \current_address3_inferred__0/i___76_carry__4_n_7 ;
  wire \current_address3_inferred__0/i___76_carry__5_n_0 ;
  wire \current_address3_inferred__0/i___76_carry__5_n_4 ;
  wire \current_address3_inferred__0/i___76_carry__5_n_5 ;
  wire \current_address3_inferred__0/i___76_carry__5_n_6 ;
  wire \current_address3_inferred__0/i___76_carry__5_n_7 ;
  wire \current_address3_inferred__0/i___76_carry__6_n_5 ;
  wire \current_address3_inferred__0/i___76_carry__6_n_6 ;
  wire \current_address3_inferred__0/i___76_carry__6_n_7 ;
  wire \current_address3_inferred__0/i___76_carry_n_0 ;
  wire \current_address3_inferred__0/i___76_carry_n_4 ;
  wire \current_address3_inferred__0/i___76_carry_n_5 ;
  wire \current_address3_inferred__0/i___76_carry_n_6 ;
  wire \current_address3_inferred__0/i___76_carry_n_7 ;
  wire \current_address3_inferred__0/i__carry__0_n_0 ;
  wire \current_address3_inferred__0/i__carry__0_n_4 ;
  wire \current_address3_inferred__0/i__carry__0_n_5 ;
  wire \current_address3_inferred__0/i__carry__0_n_6 ;
  wire \current_address3_inferred__0/i__carry__0_n_7 ;
  wire \current_address3_inferred__0/i__carry__1_n_0 ;
  wire \current_address3_inferred__0/i__carry__1_n_4 ;
  wire \current_address3_inferred__0/i__carry__1_n_5 ;
  wire \current_address3_inferred__0/i__carry__1_n_6 ;
  wire \current_address3_inferred__0/i__carry__1_n_7 ;
  wire \current_address3_inferred__0/i__carry__2_n_0 ;
  wire \current_address3_inferred__0/i__carry__2_n_4 ;
  wire \current_address3_inferred__0/i__carry__2_n_5 ;
  wire \current_address3_inferred__0/i__carry__2_n_6 ;
  wire \current_address3_inferred__0/i__carry__2_n_7 ;
  wire \current_address3_inferred__0/i__carry__3_n_0 ;
  wire \current_address3_inferred__0/i__carry__3_n_4 ;
  wire \current_address3_inferred__0/i__carry__3_n_5 ;
  wire \current_address3_inferred__0/i__carry__3_n_6 ;
  wire \current_address3_inferred__0/i__carry__3_n_7 ;
  wire \current_address3_inferred__0/i__carry__4_n_0 ;
  wire \current_address3_inferred__0/i__carry__4_n_4 ;
  wire \current_address3_inferred__0/i__carry__4_n_5 ;
  wire \current_address3_inferred__0/i__carry__4_n_6 ;
  wire \current_address3_inferred__0/i__carry__4_n_7 ;
  wire \current_address3_inferred__0/i__carry__5_n_0 ;
  wire \current_address3_inferred__0/i__carry__5_n_4 ;
  wire \current_address3_inferred__0/i__carry__5_n_5 ;
  wire \current_address3_inferred__0/i__carry__5_n_6 ;
  wire \current_address3_inferred__0/i__carry__5_n_7 ;
  wire \current_address3_inferred__0/i__carry__6_n_0 ;
  wire \current_address3_inferred__0/i__carry__6_n_4 ;
  wire \current_address3_inferred__0/i__carry__6_n_5 ;
  wire \current_address3_inferred__0/i__carry__6_n_6 ;
  wire \current_address3_inferred__0/i__carry__6_n_7 ;
  wire \current_address3_inferred__0/i__carry__7_n_1 ;
  wire \current_address3_inferred__0/i__carry__7_n_6 ;
  wire \current_address3_inferred__0/i__carry__7_n_7 ;
  wire \current_address3_inferred__0/i__carry_n_0 ;
  wire \current_address3_inferred__0/i__carry_n_4 ;
  wire \current_address3_inferred__0/i__carry_n_5 ;
  wire \current_address3_inferred__0/i__carry_n_7 ;
  wire [11:5]current_address4;
  wire current_address4_carry__0_i_1_n_0;
  wire current_address4_carry__0_i_2_n_0;
  wire current_address4_carry__0_i_3_n_0;
  wire current_address4_carry__0_i_4_n_0;
  wire current_address4_carry__0_n_0;
  wire current_address4_carry_i_1_n_0;
  wire current_address4_carry_i_2_n_0;
  wire current_address4_carry_i_3_n_0;
  wire current_address4_carry_i_4_n_0;
  wire current_address4_carry_n_0;
  wire [30:1]current_address5__0;
  wire current_address5_n_100;
  wire current_address5_n_101;
  wire current_address5_n_102;
  wire current_address5_n_103;
  wire current_address5_n_104;
  wire current_address5_n_105;
  wire current_address5_n_88;
  wire current_address5_n_89;
  wire current_address5_n_90;
  wire current_address5_n_91;
  wire current_address5_n_92;
  wire current_address5_n_93;
  wire current_address5_n_94;
  wire current_address5_n_95;
  wire current_address5_n_96;
  wire current_address5_n_97;
  wire current_address5_n_98;
  wire current_address5_n_99;
  wire eqOp3_in;
  wire i___166_carry__0_i_1_n_0;
  wire i___166_carry__0_i_2_n_0;
  wire i___166_carry__0_i_3_n_0;
  wire i___166_carry__0_i_4_n_0;
  wire i___166_carry__1_i_1_n_0;
  wire i___166_carry__1_i_2_n_0;
  wire i___166_carry__1_i_3_n_0;
  wire i___166_carry__1_i_4_n_0;
  wire i___166_carry__2_i_1_n_0;
  wire i___166_carry__2_i_2_n_0;
  wire i___166_carry__2_i_3_n_0;
  wire i___166_carry__2_i_4_n_0;
  wire i___166_carry__3_i_1_n_0;
  wire i___166_carry__3_i_2_n_0;
  wire i___166_carry__3_i_3_n_0;
  wire i___166_carry__3_i_4_n_0;
  wire i___166_carry__4_i_1_n_0;
  wire i___166_carry__4_i_2_n_0;
  wire i___166_carry__4_i_3_n_0;
  wire i___166_carry__4_i_4_n_0;
  wire i___166_carry__5_i_1_n_0;
  wire i___166_carry_i_1_n_0;
  wire i___166_carry_i_2_n_0;
  wire i___166_carry_i_3_n_0;
  wire i___166_carry_i_4_n_0;
  wire i___238_carry__0_i_1_n_0;
  wire i___238_carry__0_i_2_n_0;
  wire i___238_carry__0_i_3_n_0;
  wire i___238_carry__0_i_4_n_0;
  wire i___238_carry__0_i_5_n_0;
  wire i___238_carry__0_i_6_n_0;
  wire i___238_carry__0_i_7_n_0;
  wire i___238_carry__0_i_8_n_0;
  wire i___238_carry__1_i_1_n_0;
  wire i___238_carry__1_i_2_n_0;
  wire i___238_carry__1_i_3_n_0;
  wire i___238_carry__1_i_4_n_0;
  wire i___238_carry__1_i_5_n_0;
  wire i___238_carry__1_i_6_n_0;
  wire i___238_carry__1_i_7_n_0;
  wire i___238_carry__1_i_8_n_0;
  wire i___238_carry__2_i_1_n_0;
  wire i___238_carry__2_i_2_n_0;
  wire i___238_carry__2_i_3_n_0;
  wire i___238_carry__2_i_4_n_0;
  wire i___238_carry__2_i_5_n_0;
  wire i___238_carry__2_i_6_n_0;
  wire i___238_carry__2_i_7_n_0;
  wire i___238_carry__2_i_8_n_0;
  wire i___238_carry__3_i_1_n_0;
  wire i___238_carry__3_i_2_n_0;
  wire i___238_carry__3_i_3_n_0;
  wire i___238_carry__3_i_4_n_0;
  wire i___238_carry__3_i_5_n_0;
  wire i___238_carry__3_i_6_n_0;
  wire i___238_carry__3_i_7_n_0;
  wire i___238_carry__3_i_8_n_0;
  wire i___238_carry__4_i_1_n_0;
  wire i___238_carry__4_i_2_n_0;
  wire i___238_carry__4_i_3_n_0;
  wire i___238_carry__4_i_4_n_0;
  wire i___238_carry__4_i_5_n_0;
  wire i___238_carry__4_i_6_n_0;
  wire i___238_carry__4_i_7_n_0;
  wire i___238_carry__4_i_8_n_0;
  wire i___238_carry__5_i_1_n_0;
  wire i___238_carry__5_i_2_n_0;
  wire i___238_carry__5_i_3_n_0;
  wire i___238_carry__5_i_4_n_0;
  wire i___238_carry__5_i_5_n_0;
  wire i___238_carry__5_i_6_n_0;
  wire i___238_carry__5_i_7_n_0;
  wire i___238_carry__5_i_8_n_0;
  wire i___238_carry__6_i_1_n_0;
  wire i___238_carry__6_i_2_n_0;
  wire i___238_carry__6_i_3_n_0;
  wire i___238_carry__6_i_4_n_0;
  wire i___238_carry__6_i_5_n_0;
  wire i___238_carry__6_i_6_n_0;
  wire i___238_carry__6_i_7_n_0;
  wire i___238_carry_i_1_n_0;
  wire i___238_carry_i_2_n_0;
  wire i___238_carry_i_3_n_0;
  wire i___238_carry_i_4_n_0;
  wire i___238_carry_i_5_n_0;
  wire i___238_carry_i_6_n_0;
  wire i___238_carry_i_7_n_0;
  wire i___238_carry_i_8_n_0;
  wire i___309_carry__0_i_1_n_0;
  wire i___309_carry__0_i_2_n_0;
  wire i___309_carry__0_i_3_n_0;
  wire i___309_carry__0_i_4_n_0;
  wire i___309_carry__0_i_5_n_0;
  wire i___309_carry__0_i_6_n_0;
  wire i___309_carry__0_i_7_n_0;
  wire i___309_carry__0_i_8_n_0;
  wire i___309_carry_i_1_n_0;
  wire i___309_carry_i_2_n_0;
  wire i___309_carry_i_3_n_0;
  wire i___309_carry_i_4_n_0;
  wire i___329_carry__0_i_1_n_0;
  wire i___329_carry__0_i_2_n_0;
  wire i___329_carry__0_i_3_n_0;
  wire i___329_carry__0_i_4_n_0;
  wire i___329_carry__0_i_5_n_0;
  wire i___329_carry__0_i_6_n_0;
  wire i___329_carry__0_i_7_n_0;
  wire i___329_carry__0_i_8_n_0;
  wire i___329_carry__1_i_1_n_0;
  wire i___329_carry__1_i_2_n_0;
  wire i___329_carry__1_i_3_n_0;
  wire i___329_carry__1_i_4_n_0;
  wire i___329_carry__1_i_5_n_0;
  wire i___329_carry__1_i_6_n_0;
  wire i___329_carry__1_i_7_n_0;
  wire i___329_carry__1_i_8_n_0;
  wire i___329_carry__2_i_1_n_0;
  wire i___329_carry__2_i_2_n_0;
  wire i___329_carry__2_i_3_n_0;
  wire i___329_carry__2_i_4_n_0;
  wire i___329_carry__2_i_5_n_0;
  wire i___329_carry__2_i_6_n_0;
  wire i___329_carry__2_i_7_n_0;
  wire i___329_carry__2_i_8_n_0;
  wire i___329_carry__3_i_1_n_0;
  wire i___329_carry_i_1_n_0;
  wire i___329_carry_i_2_n_0;
  wire i___329_carry_i_3_n_0;
  wire i___329_carry_i_4_n_0;
  wire i___329_carry_i_5_n_0;
  wire i___329_carry_i_6_n_0;
  wire i___329_carry_i_7_n_0;
  wire i___369_carry__0_i_1_n_0;
  wire i___369_carry__0_i_2_n_0;
  wire i___369_carry__0_i_3_n_0;
  wire i___369_carry_i_1_n_0;
  wire i___76_carry__0_i_1_n_0;
  wire i___76_carry__0_i_2_n_0;
  wire i___76_carry__0_i_3_n_0;
  wire i___76_carry__0_i_4_n_0;
  wire i___76_carry__0_i_5_n_0;
  wire i___76_carry__0_i_6_n_0;
  wire i___76_carry__0_i_7_n_0;
  wire i___76_carry__0_i_8_n_0;
  wire i___76_carry__0_i_9_n_0;
  wire i___76_carry__1_i_1_n_0;
  wire i___76_carry__1_i_2_n_0;
  wire i___76_carry__1_i_3_n_0;
  wire i___76_carry__1_i_4_n_0;
  wire i___76_carry__1_i_5_n_0;
  wire i___76_carry__1_i_6_n_0;
  wire i___76_carry__1_i_7_n_0;
  wire i___76_carry__1_i_8_n_0;
  wire i___76_carry__2_i_1_n_0;
  wire i___76_carry__2_i_2_n_0;
  wire i___76_carry__2_i_3_n_0;
  wire i___76_carry__2_i_4_n_0;
  wire i___76_carry__2_i_5_n_0;
  wire i___76_carry__2_i_6_n_0;
  wire i___76_carry__2_i_7_n_0;
  wire i___76_carry__2_i_8_n_0;
  wire i___76_carry__3_i_1_n_0;
  wire i___76_carry__3_i_2_n_0;
  wire i___76_carry__3_i_3_n_0;
  wire i___76_carry__3_i_4_n_0;
  wire i___76_carry__3_i_5_n_0;
  wire i___76_carry__3_i_6_n_0;
  wire i___76_carry__3_i_7_n_0;
  wire i___76_carry__3_i_8_n_0;
  wire i___76_carry__4_i_1_n_0;
  wire i___76_carry__4_i_2_n_0;
  wire i___76_carry__4_i_3_n_0;
  wire i___76_carry__4_i_4_n_0;
  wire i___76_carry__4_i_5_n_0;
  wire i___76_carry__4_i_6_n_0;
  wire i___76_carry__4_i_7_n_0;
  wire i___76_carry__4_i_8_n_0;
  wire i___76_carry__5_i_1_n_0;
  wire i___76_carry__5_i_2_n_0;
  wire i___76_carry__5_i_3_n_0;
  wire i___76_carry__5_i_4_n_0;
  wire i___76_carry__5_i_5_n_0;
  wire i___76_carry__5_i_6_n_0;
  wire i___76_carry__5_i_7_n_0;
  wire i___76_carry__5_i_8_n_0;
  wire i___76_carry__6_i_1_n_0;
  wire i___76_carry__6_i_2_n_0;
  wire i___76_carry__6_i_3_n_0;
  wire i___76_carry__6_i_4_n_0;
  wire i___76_carry__6_i_5_n_0;
  wire i___76_carry_i_1_n_0;
  wire i___76_carry_i_2_n_0;
  wire i___76_carry_i_3_n_0;
  wire i___76_carry_i_4_n_0;
  wire i___76_carry_i_5_n_0;
  wire i___76_carry_i_6_n_0;
  wire i___76_carry_i_7_n_0;
  wire i__carry__0_i_10_n_0;
  wire i__carry__0_i_11_n_0;
  wire i__carry__0_i_12_n_0;
  wire i__carry__0_i_13_n_0;
  wire i__carry__0_i_14_n_0;
  wire i__carry__0_i_15_n_0;
  wire i__carry__0_i_16_n_0;
  wire i__carry__0_i_17_n_0;
  wire i__carry__0_i_18_n_0;
  wire i__carry__0_i_19_n_0;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_20_n_0;
  wire i__carry__0_i_21_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__0_i_5_n_0;
  wire i__carry__0_i_6_n_0;
  wire i__carry__0_i_7_n_0;
  wire i__carry__0_i_8_n_0;
  wire i__carry__0_i_9_n_0;
  wire i__carry__1_i_10_n_0;
  wire i__carry__1_i_11_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__1_i_5_n_0;
  wire i__carry__1_i_6_n_0;
  wire i__carry__1_i_7_n_0;
  wire i__carry__1_i_8_n_0;
  wire i__carry__1_i_9_n_0;
  wire i__carry__2_i_10_n_0;
  wire i__carry__2_i_11_n_0;
  wire i__carry__2_i_12_n_0;
  wire i__carry__2_i_13_n_0;
  wire i__carry__2_i_14_n_0;
  wire i__carry__2_i_15_n_0;
  wire i__carry__2_i_16_n_0;
  wire i__carry__2_i_17_n_0;
  wire i__carry__2_i_18_n_0;
  wire i__carry__2_i_1_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3_n_0;
  wire i__carry__2_i_4_n_0;
  wire i__carry__2_i_5_n_0;
  wire i__carry__2_i_6_n_0;
  wire i__carry__2_i_7_n_0;
  wire i__carry__2_i_8_n_0;
  wire i__carry__2_i_9_n_0;
  wire i__carry__3_i_1_n_0;
  wire i__carry__3_i_2_n_0;
  wire i__carry__3_i_3_n_0;
  wire i__carry__3_i_4_n_0;
  wire i__carry__3_i_5_n_0;
  wire i__carry__3_i_6_n_0;
  wire i__carry__3_i_7_n_0;
  wire i__carry__3_i_8_n_0;
  wire i__carry__3_i_9_n_0;
  wire i__carry__4_i_1_n_0;
  wire i__carry__4_i_2_n_0;
  wire i__carry__4_i_3_n_0;
  wire i__carry__4_i_4_n_0;
  wire i__carry__4_i_5_n_0;
  wire i__carry__4_i_6_n_0;
  wire i__carry__4_i_7_n_0;
  wire i__carry__4_i_8_n_0;
  wire i__carry__4_i_9_n_0;
  wire i__carry__5_i_1_n_0;
  wire i__carry__5_i_2_n_0;
  wire i__carry__5_i_3_n_0;
  wire i__carry__5_i_4_n_0;
  wire i__carry__5_i_5_n_0;
  wire i__carry__5_i_6_n_0;
  wire i__carry__5_i_7_n_0;
  wire i__carry__5_i_8_n_0;
  wire i__carry__6_i_1_n_0;
  wire i__carry__6_i_2_n_0;
  wire i__carry__6_i_3_n_0;
  wire i__carry__6_i_4_n_0;
  wire i__carry__6_i_5_n_0;
  wire i__carry__6_i_6_n_0;
  wire i__carry__6_i_7_n_0;
  wire i__carry__6_i_8_n_0;
  wire i__carry__7_i_1_n_0;
  wire i__carry__7_i_2_n_0;
  wire i__carry__7_i_3_n_0;
  wire i__carry__7_i_4_n_0;
  wire i__carry_i_10_n_0;
  wire i__carry_i_11_n_0;
  wire i__carry_i_12_n_0;
  wire i__carry_i_13_n_0;
  wire i__carry_i_14_n_0;
  wire i__carry_i_15_n_0;
  wire i__carry_i_16_n_0;
  wire i__carry_i_17_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire i__carry_i_5_n_0;
  wire i__carry_i_6_n_0;
  wire i__carry_i_7_n_0;
  wire i__carry_i_8_n_0;
  wire i__carry_i_9_n_0;
  wire irq_delay_inst_n_0;
  wire irq_delay_inst_n_1;
  wire m00_axi_aclk;
  wire [1:0]m00_axi_araddr;
  wire m00_axi_aresetn;
  wire m00_axi_aresetn_0;
  wire m00_axi_arready;
  wire m00_axi_arvalid;
  wire [15:0]m00_axi_awaddr;
  wire \m00_axi_awaddr[11]_INST_0_i_1_n_0 ;
  wire \m00_axi_awaddr[12]_INST_0_i_2_n_0 ;
  wire \m00_axi_awaddr[12]_INST_0_i_2_n_4 ;
  wire \m00_axi_awaddr[12]_INST_0_i_2_n_5 ;
  wire \m00_axi_awaddr[12]_INST_0_i_2_n_6 ;
  wire \m00_axi_awaddr[12]_INST_0_i_2_n_7 ;
  wire \m00_axi_awaddr[12]_INST_0_i_6_n_0 ;
  wire \m00_axi_awaddr[12]_INST_0_i_8_n_0 ;
  wire \m00_axi_awaddr[12]_INST_0_i_9_n_0 ;
  wire \m00_axi_awaddr[13]_INST_0_i_1_n_0 ;
  wire \m00_axi_awaddr[14]_INST_0_i_1_n_0 ;
  wire \m00_axi_awaddr[15]_INST_0_i_10_n_0 ;
  wire \m00_axi_awaddr[15]_INST_0_i_11_n_0 ;
  wire \m00_axi_awaddr[15]_INST_0_i_12_n_0 ;
  wire \m00_axi_awaddr[15]_INST_0_i_13_n_0 ;
  wire \m00_axi_awaddr[15]_INST_0_i_1_n_0 ;
  wire \m00_axi_awaddr[15]_INST_0_i_3_n_5 ;
  wire \m00_axi_awaddr[15]_INST_0_i_3_n_6 ;
  wire \m00_axi_awaddr[15]_INST_0_i_3_n_7 ;
  wire \m00_axi_awaddr[15]_INST_0_i_4_n_0 ;
  wire \m00_axi_awaddr[15]_INST_0_i_5_n_0 ;
  wire \m00_axi_awaddr[15]_INST_0_i_8_n_0 ;
  wire \m00_axi_awaddr[15]_INST_0_i_9_n_0 ;
  wire \m00_axi_awaddr[4]_INST_0_i_1_n_0 ;
  wire \m00_axi_awaddr[4]_INST_0_i_1_n_4 ;
  wire \m00_axi_awaddr[4]_INST_0_i_1_n_5 ;
  wire \m00_axi_awaddr[4]_INST_0_i_1_n_6 ;
  wire \m00_axi_awaddr[4]_INST_0_i_1_n_7 ;
  wire \m00_axi_awaddr[8]_INST_0_i_1_n_0 ;
  wire \m00_axi_awaddr[8]_INST_0_i_1_n_4 ;
  wire \m00_axi_awaddr[8]_INST_0_i_1_n_5 ;
  wire \m00_axi_awaddr[8]_INST_0_i_1_n_6 ;
  wire \m00_axi_awaddr[8]_INST_0_i_1_n_7 ;
  wire m00_axi_awready;
  wire m00_axi_awvalid;
  wire m00_axi_bvalid;
  wire m00_axi_bvalid_0;
  wire [7:0]m00_axi_rdata;
  wire m00_axi_rvalid;
  wire [31:0]m00_axi_wdata;
  wire m00_axi_wready;
  wire \mst_exec_state[0]_i_1_n_0 ;
  wire \mst_exec_state[0]_i_2_n_0 ;
  wire \mst_exec_state[0]_i_3_n_0 ;
  wire \mst_exec_state[0]_i_5_n_0 ;
  wire \mst_exec_state[1]_i_1_n_0 ;
  wire \mst_exec_state[1]_i_2_n_0 ;
  wire \mst_exec_state[1]_i_3_n_0 ;
  wire \mst_exec_state[1]_i_4_n_0 ;
  wire \mst_exec_state[1]_i_5_n_0 ;
  wire \mst_exec_state[1]_i_6_n_0 ;
  wire \mst_exec_state[1]_i_7_n_0 ;
  wire \mst_exec_state[2]_i_1_n_0 ;
  wire \mst_exec_state[2]_i_2_n_0 ;
  wire \mst_exec_state[2]_i_4_n_0 ;
  wire \mst_exec_state[2]_i_5_n_0 ;
  wire \mst_exec_state[2]_i_6_n_0 ;
  wire \mst_exec_state_reg_n_0_[0] ;
  wire \mst_exec_state_reg_n_0_[1] ;
  wire \mst_exec_state_reg_n_0_[2] ;
  wire [14:0]p_0_in;
  wire [5:0]p_1_in;
  wire \pixel_address_counter[0]_i_1_n_0 ;
  wire \pixel_address_counter[0]_i_3_n_0 ;
  wire \pixel_address_counter[0]_i_4_n_0 ;
  wire \pixel_address_counter[0]_i_5_n_0 ;
  wire \pixel_address_counter[0]_i_6_n_0 ;
  wire \pixel_address_counter[0]_i_7_n_0 ;
  wire [15:0]pixel_address_counter_reg;
  wire \pixel_address_counter_reg[0]_i_2_n_0 ;
  wire \pixel_address_counter_reg[0]_i_2_n_4 ;
  wire \pixel_address_counter_reg[0]_i_2_n_5 ;
  wire \pixel_address_counter_reg[0]_i_2_n_6 ;
  wire \pixel_address_counter_reg[0]_i_2_n_7 ;
  wire \pixel_address_counter_reg[12]_i_1_n_4 ;
  wire \pixel_address_counter_reg[12]_i_1_n_5 ;
  wire \pixel_address_counter_reg[12]_i_1_n_6 ;
  wire \pixel_address_counter_reg[12]_i_1_n_7 ;
  wire \pixel_address_counter_reg[4]_i_1_n_0 ;
  wire \pixel_address_counter_reg[4]_i_1_n_4 ;
  wire \pixel_address_counter_reg[4]_i_1_n_5 ;
  wire \pixel_address_counter_reg[4]_i_1_n_6 ;
  wire \pixel_address_counter_reg[4]_i_1_n_7 ;
  wire \pixel_address_counter_reg[8]_i_1_n_0 ;
  wire \pixel_address_counter_reg[8]_i_1_n_4 ;
  wire \pixel_address_counter_reg[8]_i_1_n_5 ;
  wire \pixel_address_counter_reg[8]_i_1_n_6 ;
  wire \pixel_address_counter_reg[8]_i_1_n_7 ;
  wire [31:0]pixel_word;
  wire read_issued_i_1_n_0;
  wire read_issued_reg_n_0;
  wire [5:0]row_pointer;
  wire \row_pointer[3]_i_2_n_0 ;
  wire \row_pointer[4]_i_2_n_0 ;
  wire \row_pointer[5]_i_3_n_0 ;
  wire \row_pointer[5]_i_4_n_0 ;
  wire \row_pointer[5]_i_5_n_0 ;
  wire \row_pointer[5]_i_6_n_0 ;
  wire \scancode[7]_i_1_n_0 ;
  wire \scancode_reg_n_0_[0] ;
  wire \scancode_reg_n_0_[1] ;
  wire \scancode_reg_n_0_[2] ;
  wire \scancode_reg_n_0_[3] ;
  wire \scancode_reg_n_0_[4] ;
  wire \scancode_reg_n_0_[5] ;
  wire \scancode_reg_n_0_[6] ;
  wire \scancode_reg_n_0_[7] ;
  wire start_single_read0;
  wire start_single_read_i_1_n_0;
  wire start_single_read_reg_n_0;
  wire start_single_write0;
  wire start_single_write_i_1_n_0;
  wire start_single_write_reg_n_0;
  wire write_issued_i_1_n_0;
  wire write_issued_reg_n_0;
  wire [2:0]NLW_current_address3__1_carry_CO_UNCONNECTED;
  wire [2:0]NLW_current_address3__1_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_current_address3__1_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_current_address3__1_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_current_address3__1_carry__3_CO_UNCONNECTED;
  wire [3:2]NLW_current_address3__1_carry__3_O_UNCONNECTED;
  wire [2:0]\NLW_current_address3_inferred__0/i___166_carry_CO_UNCONNECTED ;
  wire [0:0]\NLW_current_address3_inferred__0/i___166_carry_O_UNCONNECTED ;
  wire [2:0]\NLW_current_address3_inferred__0/i___166_carry__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_current_address3_inferred__0/i___166_carry__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_current_address3_inferred__0/i___166_carry__2_CO_UNCONNECTED ;
  wire [2:0]\NLW_current_address3_inferred__0/i___166_carry__3_CO_UNCONNECTED ;
  wire [2:0]\NLW_current_address3_inferred__0/i___166_carry__4_CO_UNCONNECTED ;
  wire [3:0]\NLW_current_address3_inferred__0/i___166_carry__5_CO_UNCONNECTED ;
  wire [3:1]\NLW_current_address3_inferred__0/i___166_carry__5_O_UNCONNECTED ;
  wire [2:0]\NLW_current_address3_inferred__0/i___238_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_current_address3_inferred__0/i___238_carry_O_UNCONNECTED ;
  wire [2:0]\NLW_current_address3_inferred__0/i___238_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_current_address3_inferred__0/i___238_carry__0_O_UNCONNECTED ;
  wire [2:0]\NLW_current_address3_inferred__0/i___238_carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_current_address3_inferred__0/i___238_carry__1_O_UNCONNECTED ;
  wire [2:0]\NLW_current_address3_inferred__0/i___238_carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_current_address3_inferred__0/i___238_carry__2_O_UNCONNECTED ;
  wire [2:0]\NLW_current_address3_inferred__0/i___238_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_current_address3_inferred__0/i___238_carry__3_O_UNCONNECTED ;
  wire [2:0]\NLW_current_address3_inferred__0/i___238_carry__4_CO_UNCONNECTED ;
  wire [3:0]\NLW_current_address3_inferred__0/i___238_carry__4_O_UNCONNECTED ;
  wire [2:0]\NLW_current_address3_inferred__0/i___238_carry__5_CO_UNCONNECTED ;
  wire [3:0]\NLW_current_address3_inferred__0/i___238_carry__6_CO_UNCONNECTED ;
  wire [2:0]\NLW_current_address3_inferred__0/i___309_carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_current_address3_inferred__0/i___309_carry__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_current_address3_inferred__0/i___329_carry_CO_UNCONNECTED ;
  wire [2:0]\NLW_current_address3_inferred__0/i___329_carry__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_current_address3_inferred__0/i___329_carry__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_current_address3_inferred__0/i___329_carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_current_address3_inferred__0/i___329_carry__3_CO_UNCONNECTED ;
  wire [3:1]\NLW_current_address3_inferred__0/i___329_carry__3_O_UNCONNECTED ;
  wire [2:0]\NLW_current_address3_inferred__0/i___369_carry_CO_UNCONNECTED ;
  wire [2:0]\NLW_current_address3_inferred__0/i___369_carry__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_address3_inferred__0/i___369_carry__0_O_UNCONNECTED ;
  wire [2:0]\NLW_current_address3_inferred__0/i___76_carry_CO_UNCONNECTED ;
  wire [2:0]\NLW_current_address3_inferred__0/i___76_carry__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_current_address3_inferred__0/i___76_carry__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_current_address3_inferred__0/i___76_carry__2_CO_UNCONNECTED ;
  wire [2:0]\NLW_current_address3_inferred__0/i___76_carry__3_CO_UNCONNECTED ;
  wire [2:0]\NLW_current_address3_inferred__0/i___76_carry__4_CO_UNCONNECTED ;
  wire [2:0]\NLW_current_address3_inferred__0/i___76_carry__5_CO_UNCONNECTED ;
  wire [3:0]\NLW_current_address3_inferred__0/i___76_carry__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_current_address3_inferred__0/i___76_carry__6_O_UNCONNECTED ;
  wire [2:0]\NLW_current_address3_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [1:1]\NLW_current_address3_inferred__0/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_current_address3_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_current_address3_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_current_address3_inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [2:0]\NLW_current_address3_inferred__0/i__carry__3_CO_UNCONNECTED ;
  wire [2:0]\NLW_current_address3_inferred__0/i__carry__4_CO_UNCONNECTED ;
  wire [2:0]\NLW_current_address3_inferred__0/i__carry__5_CO_UNCONNECTED ;
  wire [2:0]\NLW_current_address3_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_current_address3_inferred__0/i__carry__7_CO_UNCONNECTED ;
  wire [3:2]\NLW_current_address3_inferred__0/i__carry__7_O_UNCONNECTED ;
  wire [2:0]NLW_current_address4_carry_CO_UNCONNECTED;
  wire [2:0]NLW_current_address4_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_current_address4_carry__0_O_UNCONNECTED;
  wire NLW_current_address5_CARRYCASCOUT_UNCONNECTED;
  wire NLW_current_address5_MULTSIGNOUT_UNCONNECTED;
  wire NLW_current_address5_OVERFLOW_UNCONNECTED;
  wire NLW_current_address5_PATTERNBDETECT_UNCONNECTED;
  wire NLW_current_address5_PATTERNDETECT_UNCONNECTED;
  wire NLW_current_address5_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_current_address5_ACOUT_UNCONNECTED;
  wire [17:0]NLW_current_address5_BCOUT_UNCONNECTED;
  wire [3:0]NLW_current_address5_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_current_address5_P_UNCONNECTED;
  wire [47:0]NLW_current_address5_PCOUT_UNCONNECTED;
  wire [2:0]NLW_i__carry__0_i_13_CO_UNCONNECTED;
  wire [2:0]NLW_i__carry__0_i_9_CO_UNCONNECTED;
  wire [2:0]NLW_i__carry__2_i_10_CO_UNCONNECTED;
  wire [2:0]NLW_i__carry__2_i_12_CO_UNCONNECTED;
  wire [2:0]NLW_i__carry__3_i_9_CO_UNCONNECTED;
  wire [2:0]NLW_i__carry__4_i_9_CO_UNCONNECTED;
  wire [3:0]NLW_i__carry__5_i_9_CO_UNCONNECTED;
  wire [3:2]NLW_i__carry__5_i_9_O_UNCONNECTED;
  wire [2:0]NLW_i__carry_i_8_CO_UNCONNECTED;
  wire [2:0]\NLW_m00_axi_awaddr[12]_INST_0_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_m00_axi_awaddr[15]_INST_0_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_m00_axi_awaddr[15]_INST_0_i_3_O_UNCONNECTED ;
  wire [2:0]\NLW_m00_axi_awaddr[4]_INST_0_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_m00_axi_awaddr[8]_INST_0_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_pixel_address_counter_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_pixel_address_counter_reg[12]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_pixel_address_counter_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_pixel_address_counter_reg[8]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hCC44CCCCCCCACCCC)) 
    BS_pressed_i_1
       (.I0(F0_Received),
        .I1(BS_pressed_reg_n_0),
        .I2(BS_pressed_i_2_n_0),
        .I3(\mst_exec_state_reg_n_0_[2] ),
        .I4(\mst_exec_state_reg_n_0_[1] ),
        .I5(\mst_exec_state_reg_n_0_[0] ),
        .O(BS_pressed_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF7FFFFFFFFF)) 
    BS_pressed_i_2
       (.I0(BS_pressed_i_3_n_0),
        .I1(\scancode_reg_n_0_[1] ),
        .I2(\scancode_reg_n_0_[2] ),
        .I3(\scancode_reg_n_0_[7] ),
        .I4(\scancode_reg_n_0_[4] ),
        .I5(F0_Received),
        .O(BS_pressed_i_2_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    BS_pressed_i_3
       (.I0(\scancode_reg_n_0_[3] ),
        .I1(\scancode_reg_n_0_[0] ),
        .I2(\scancode_reg_n_0_[5] ),
        .I3(\scancode_reg_n_0_[6] ),
        .O(BS_pressed_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    BS_pressed_reg
       (.C(m00_axi_aclk),
        .CE(1'b1),
        .D(BS_pressed_i_1_n_0),
        .Q(BS_pressed_reg_n_0),
        .R(m00_axi_aresetn_0));
  LUT4 #(
    .INIT(16'h8000)) 
    \B[2]_i_1 
       (.I0(m00_axi_bvalid),
        .I1(axi_bready_reg_0),
        .I2(\mst_exec_state_reg_n_0_[2] ),
        .I3(\mst_exec_state_reg_n_0_[1] ),
        .O(m00_axi_bvalid_0));
  LUT6 #(
    .INIT(64'hFF10EF00FF00FF00)) 
    E0_Received_i_1
       (.I0(E0_Received_i_2_n_0),
        .I1(E0_Received_i_3_n_0),
        .I2(E0_Received_i_4_n_0),
        .I3(E0_Received),
        .I4(eqOp3_in),
        .I5(E0_Received_i_5_n_0),
        .O(E0_Received_i_1_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    E0_Received_i_2
       (.I0(E0_Received_i_6_n_0),
        .I1(\scancode_reg_n_0_[4] ),
        .I2(\scancode_reg_n_0_[3] ),
        .I3(\scancode_reg_n_0_[0] ),
        .I4(\scancode_reg_n_0_[6] ),
        .O(E0_Received_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    E0_Received_i_3
       (.I0(\axi_wdata[31]_i_4_n_0 ),
        .I1(\mst_exec_state[1]_i_7_n_0 ),
        .O(E0_Received_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000055555551)) 
    E0_Received_i_4
       (.I0(\col_pointer[6]_i_7_n_0 ),
        .I1(E0_Received_i_7_n_0),
        .I2(\scancode_reg_n_0_[6] ),
        .I3(\scancode_reg_n_0_[2] ),
        .I4(E0_Received_i_8_n_0),
        .I5(E0_Received_i_9_n_0),
        .O(E0_Received_i_4_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    E0_Received_i_5
       (.I0(\mst_exec_state_reg_n_0_[2] ),
        .I1(\mst_exec_state_reg_n_0_[1] ),
        .I2(\mst_exec_state_reg_n_0_[0] ),
        .O(E0_Received_i_5_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    E0_Received_i_6
       (.I0(\scancode_reg_n_0_[1] ),
        .I1(\scancode_reg_n_0_[2] ),
        .I2(\scancode_reg_n_0_[5] ),
        .I3(\scancode_reg_n_0_[7] ),
        .O(E0_Received_i_6_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    E0_Received_i_7
       (.I0(\scancode_reg_n_0_[5] ),
        .I1(\scancode_reg_n_0_[7] ),
        .I2(\scancode_reg_n_0_[4] ),
        .I3(\scancode_reg_n_0_[1] ),
        .O(E0_Received_i_7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    E0_Received_i_8
       (.I0(\scancode_reg_n_0_[0] ),
        .I1(\scancode_reg_n_0_[3] ),
        .O(E0_Received_i_8_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    E0_Received_i_9
       (.I0(E0_Received_i_6_n_0),
        .I1(\scancode_reg_n_0_[0] ),
        .I2(\scancode_reg_n_0_[6] ),
        .I3(\scancode_reg_n_0_[4] ),
        .I4(\scancode_reg_n_0_[3] ),
        .O(E0_Received_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    E0_Received_reg
       (.C(m00_axi_aclk),
        .CE(1'b1),
        .D(E0_Received_i_1_n_0),
        .Q(E0_Received),
        .R(m00_axi_aresetn_0));
  LUT6 #(
    .INIT(64'h33337F7300004040)) 
    F0_Received_i_1
       (.I0(E0_Received),
        .I1(\mst_exec_state[0]_i_3_n_0 ),
        .I2(\axi_wdata[31]_i_4_n_0 ),
        .I3(F0_Received_i_2_n_0),
        .I4(\mst_exec_state_reg_n_0_[0] ),
        .I5(F0_Received),
        .O(F0_Received_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    F0_Received_i_2
       (.I0(E0_Received_i_4_n_0),
        .I1(E0_Received_i_2_n_0),
        .O(F0_Received_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    F0_Received_reg
       (.C(m00_axi_aclk),
        .CE(1'b1),
        .D(F0_Received_i_1_n_0),
        .Q(F0_Received),
        .R(m00_axi_aresetn_0));
  LUT5 #(
    .INIT(32'h02000000)) 
    \SW_data[3]_i_1 
       (.I0(\mst_exec_state_reg_n_0_[2] ),
        .I1(\mst_exec_state_reg_n_0_[1] ),
        .I2(\mst_exec_state_reg_n_0_[0] ),
        .I3(m00_axi_rvalid),
        .I4(axi_rready_reg_0),
        .O(SW_data_0));
  FDRE #(
    .INIT(1'b0)) 
    \SW_data_reg[0] 
       (.C(m00_axi_aclk),
        .CE(SW_data_0),
        .D(m00_axi_rdata[0]),
        .Q(SW_data[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SW_data_reg[1] 
       (.C(m00_axi_aclk),
        .CE(SW_data_0),
        .D(m00_axi_rdata[1]),
        .Q(SW_data[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SW_data_reg[2] 
       (.C(m00_axi_aclk),
        .CE(SW_data_0),
        .D(m00_axi_rdata[2]),
        .Q(SW_data[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \SW_data_reg[3] 
       (.C(m00_axi_aclk),
        .CE(SW_data_0),
        .D(m00_axi_rdata[3]),
        .Q(SW_data[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF7F00000040)) 
    Shift_pressed_i_1
       (.I0(F0_Received),
        .I1(Shift_pressed_i_2_n_0),
        .I2(\mst_exec_state[0]_i_3_n_0 ),
        .I3(\mst_exec_state_reg_n_0_[0] ),
        .I4(eqOp3_in),
        .I5(Shift_pressed),
        .O(Shift_pressed_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    Shift_pressed_i_2
       (.I0(\scancode_reg_n_0_[3] ),
        .I1(\scancode_reg_n_0_[4] ),
        .I2(\scancode_reg_n_0_[6] ),
        .I3(\scancode_reg_n_0_[0] ),
        .I4(E0_Received_i_6_n_0),
        .I5(Shift_pressed_i_3_n_0),
        .O(Shift_pressed_i_2_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    Shift_pressed_i_3
       (.I0(E0_Received_i_7_n_0),
        .I1(\scancode_reg_n_0_[6] ),
        .I2(\scancode_reg_n_0_[2] ),
        .I3(\scancode_reg_n_0_[0] ),
        .I4(\scancode_reg_n_0_[3] ),
        .O(Shift_pressed_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    Shift_pressed_reg
       (.C(m00_axi_aclk),
        .CE(1'b1),
        .D(Shift_pressed_i_1_n_0),
        .Q(Shift_pressed),
        .R(m00_axi_aresetn_0));
  LUT3 #(
    .INIT(8'hAE)) 
    axi_arvalid_i_1
       (.I0(start_single_read_reg_n_0),
        .I1(m00_axi_arvalid),
        .I2(m00_axi_arready),
        .O(axi_arvalid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_arvalid_reg
       (.C(m00_axi_aclk),
        .CE(1'b1),
        .D(axi_arvalid_i_1_n_0),
        .Q(m00_axi_arvalid),
        .R(axi_awvalid_i_1_n_0));
  LUT4 #(
    .INIT(16'h01FF)) 
    axi_awvalid_i_1
       (.I0(\mst_exec_state_reg_n_0_[2] ),
        .I1(\mst_exec_state_reg_n_0_[1] ),
        .I2(\mst_exec_state_reg_n_0_[0] ),
        .I3(m00_axi_aresetn),
        .O(axi_awvalid_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    axi_awvalid_i_2
       (.I0(start_single_write_reg_n_0),
        .I1(m00_axi_awvalid),
        .I2(m00_axi_awready),
        .O(axi_awvalid_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_awvalid_reg
       (.C(m00_axi_aclk),
        .CE(1'b1),
        .D(axi_awvalid_i_2_n_0),
        .Q(m00_axi_awvalid),
        .R(axi_awvalid_i_1_n_0));
  LUT2 #(
    .INIT(4'h4)) 
    axi_bready_i_1
       (.I0(axi_bready_reg_0),
        .I1(m00_axi_bvalid),
        .O(axi_bready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_bready_reg
       (.C(m00_axi_aclk),
        .CE(1'b1),
        .D(axi_bready_i_1_n_0),
        .Q(axi_bready_reg_0),
        .R(axi_awvalid_i_1_n_0));
  LUT6 #(
    .INIT(64'h5557FFFF55575557)) 
    axi_rready_i_1
       (.I0(m00_axi_aresetn),
        .I1(\mst_exec_state_reg_n_0_[0] ),
        .I2(\mst_exec_state_reg_n_0_[1] ),
        .I3(\mst_exec_state_reg_n_0_[2] ),
        .I4(axi_rready_reg_0),
        .I5(m00_axi_rvalid),
        .O(axi_rready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_rready_reg
       (.C(m00_axi_aclk),
        .CE(1'b1),
        .D(axi_rready_i_1_n_0),
        .Q(axi_rready_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \axi_wdata[31]_i_1 
       (.I0(axi_wvalid_reg_0),
        .I1(m00_axi_wready),
        .I2(\axi_wdata[31]_i_4_n_0 ),
        .I3(eqOp3_in),
        .I4(\mst_exec_state_reg_n_0_[2] ),
        .I5(\mst_exec_state_reg_n_0_[0] ),
        .O(\axi_wdata[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \axi_wdata[31]_i_2 
       (.I0(axi_wvalid_reg_0),
        .I1(m00_axi_wready),
        .I2(\axi_wdata[31]_i_4_n_0 ),
        .I3(eqOp3_in),
        .O(axi_wdata));
  LUT5 #(
    .INIT(32'h00000080)) 
    \axi_wdata[31]_i_4 
       (.I0(\axi_wdata[31]_i_6_n_0 ),
        .I1(\scancode_reg_n_0_[6] ),
        .I2(\scancode_reg_n_0_[4] ),
        .I3(\scancode_reg_n_0_[0] ),
        .I4(\scancode_reg_n_0_[3] ),
        .O(\axi_wdata[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \axi_wdata[31]_i_5 
       (.I0(\axi_wdata[31]_i_6_n_0 ),
        .I1(\scancode_reg_n_0_[4] ),
        .I2(\scancode_reg_n_0_[3] ),
        .I3(\scancode_reg_n_0_[0] ),
        .I4(\scancode_reg_n_0_[6] ),
        .O(eqOp3_in));
  LUT4 #(
    .INIT(16'h1000)) 
    \axi_wdata[31]_i_6 
       (.I0(\scancode_reg_n_0_[1] ),
        .I1(\scancode_reg_n_0_[2] ),
        .I2(\scancode_reg_n_0_[5] ),
        .I3(\scancode_reg_n_0_[7] ),
        .O(\axi_wdata[31]_i_6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \axi_wdata_reg[0] 
       (.C(m00_axi_aclk),
        .CE(axi_wdata),
        .D(pixel_word[0]),
        .Q(m00_axi_wdata[0]),
        .S(\axi_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_wdata_reg[10] 
       (.C(m00_axi_aclk),
        .CE(axi_wdata),
        .D(pixel_word[10]),
        .Q(m00_axi_wdata[10]),
        .R(\axi_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_wdata_reg[11] 
       (.C(m00_axi_aclk),
        .CE(axi_wdata),
        .D(pixel_word[11]),
        .Q(m00_axi_wdata[11]),
        .R(\axi_wdata[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \axi_wdata_reg[12] 
       (.C(m00_axi_aclk),
        .CE(axi_wdata),
        .D(pixel_word[12]),
        .Q(m00_axi_wdata[12]),
        .S(\axi_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_wdata_reg[13] 
       (.C(m00_axi_aclk),
        .CE(axi_wdata),
        .D(pixel_word[13]),
        .Q(m00_axi_wdata[13]),
        .R(\axi_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_wdata_reg[14] 
       (.C(m00_axi_aclk),
        .CE(axi_wdata),
        .D(pixel_word[14]),
        .Q(m00_axi_wdata[14]),
        .R(\axi_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_wdata_reg[15] 
       (.C(m00_axi_aclk),
        .CE(axi_wdata),
        .D(pixel_word[15]),
        .Q(m00_axi_wdata[15]),
        .R(\axi_wdata[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \axi_wdata_reg[16] 
       (.C(m00_axi_aclk),
        .CE(axi_wdata),
        .D(pixel_word[16]),
        .Q(m00_axi_wdata[16]),
        .S(\axi_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_wdata_reg[17] 
       (.C(m00_axi_aclk),
        .CE(axi_wdata),
        .D(pixel_word[17]),
        .Q(m00_axi_wdata[17]),
        .R(\axi_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_wdata_reg[18] 
       (.C(m00_axi_aclk),
        .CE(axi_wdata),
        .D(pixel_word[18]),
        .Q(m00_axi_wdata[18]),
        .R(\axi_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_wdata_reg[19] 
       (.C(m00_axi_aclk),
        .CE(axi_wdata),
        .D(pixel_word[19]),
        .Q(m00_axi_wdata[19]),
        .R(\axi_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_wdata_reg[1] 
       (.C(m00_axi_aclk),
        .CE(axi_wdata),
        .D(pixel_word[1]),
        .Q(m00_axi_wdata[1]),
        .R(\axi_wdata[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \axi_wdata_reg[20] 
       (.C(m00_axi_aclk),
        .CE(axi_wdata),
        .D(pixel_word[20]),
        .Q(m00_axi_wdata[20]),
        .S(\axi_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_wdata_reg[21] 
       (.C(m00_axi_aclk),
        .CE(axi_wdata),
        .D(pixel_word[21]),
        .Q(m00_axi_wdata[21]),
        .R(\axi_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_wdata_reg[22] 
       (.C(m00_axi_aclk),
        .CE(axi_wdata),
        .D(pixel_word[22]),
        .Q(m00_axi_wdata[22]),
        .R(\axi_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_wdata_reg[23] 
       (.C(m00_axi_aclk),
        .CE(axi_wdata),
        .D(pixel_word[23]),
        .Q(m00_axi_wdata[23]),
        .R(\axi_wdata[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \axi_wdata_reg[24] 
       (.C(m00_axi_aclk),
        .CE(axi_wdata),
        .D(pixel_word[24]),
        .Q(m00_axi_wdata[24]),
        .S(\axi_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_wdata_reg[25] 
       (.C(m00_axi_aclk),
        .CE(axi_wdata),
        .D(pixel_word[25]),
        .Q(m00_axi_wdata[25]),
        .R(\axi_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_wdata_reg[26] 
       (.C(m00_axi_aclk),
        .CE(axi_wdata),
        .D(pixel_word[26]),
        .Q(m00_axi_wdata[26]),
        .R(\axi_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_wdata_reg[27] 
       (.C(m00_axi_aclk),
        .CE(axi_wdata),
        .D(pixel_word[27]),
        .Q(m00_axi_wdata[27]),
        .R(\axi_wdata[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \axi_wdata_reg[28] 
       (.C(m00_axi_aclk),
        .CE(axi_wdata),
        .D(pixel_word[28]),
        .Q(m00_axi_wdata[28]),
        .S(\axi_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_wdata_reg[29] 
       (.C(m00_axi_aclk),
        .CE(axi_wdata),
        .D(pixel_word[29]),
        .Q(m00_axi_wdata[29]),
        .R(\axi_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_wdata_reg[2] 
       (.C(m00_axi_aclk),
        .CE(axi_wdata),
        .D(pixel_word[2]),
        .Q(m00_axi_wdata[2]),
        .R(\axi_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_wdata_reg[30] 
       (.C(m00_axi_aclk),
        .CE(axi_wdata),
        .D(pixel_word[30]),
        .Q(m00_axi_wdata[30]),
        .R(\axi_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_wdata_reg[31] 
       (.C(m00_axi_aclk),
        .CE(axi_wdata),
        .D(pixel_word[31]),
        .Q(m00_axi_wdata[31]),
        .R(\axi_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_wdata_reg[3] 
       (.C(m00_axi_aclk),
        .CE(axi_wdata),
        .D(pixel_word[3]),
        .Q(m00_axi_wdata[3]),
        .R(\axi_wdata[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \axi_wdata_reg[4] 
       (.C(m00_axi_aclk),
        .CE(axi_wdata),
        .D(pixel_word[4]),
        .Q(m00_axi_wdata[4]),
        .S(\axi_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_wdata_reg[5] 
       (.C(m00_axi_aclk),
        .CE(axi_wdata),
        .D(pixel_word[5]),
        .Q(m00_axi_wdata[5]),
        .R(\axi_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_wdata_reg[6] 
       (.C(m00_axi_aclk),
        .CE(axi_wdata),
        .D(pixel_word[6]),
        .Q(m00_axi_wdata[6]),
        .R(\axi_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_wdata_reg[7] 
       (.C(m00_axi_aclk),
        .CE(axi_wdata),
        .D(pixel_word[7]),
        .Q(m00_axi_wdata[7]),
        .R(\axi_wdata[31]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \axi_wdata_reg[8] 
       (.C(m00_axi_aclk),
        .CE(axi_wdata),
        .D(pixel_word[8]),
        .Q(m00_axi_wdata[8]),
        .S(\axi_wdata[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_wdata_reg[9] 
       (.C(m00_axi_aclk),
        .CE(axi_wdata),
        .D(pixel_word[9]),
        .Q(m00_axi_wdata[9]),
        .R(\axi_wdata[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    axi_wvalid_i_1
       (.I0(start_single_write_reg_n_0),
        .I1(axi_wvalid_reg_0),
        .I2(m00_axi_wready),
        .O(axi_wvalid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    axi_wvalid_reg
       (.C(m00_axi_aclk),
        .CE(1'b1),
        .D(axi_wvalid_i_1_n_0),
        .Q(axi_wvalid_reg_0),
        .R(axi_awvalid_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFBFFF00008000)) 
    capital_i_1
       (.I0(Shift_pressed),
        .I1(\mst_exec_state[0]_i_3_n_0 ),
        .I2(F0_Received),
        .I3(\mst_exec_state_reg_n_0_[0] ),
        .I4(BS_pressed_reg_n_0),
        .I5(capital),
        .O(capital_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    capital_reg
       (.C(m00_axi_aclk),
        .CE(1'b1),
        .D(capital_i_1_n_0),
        .Q(capital),
        .R(m00_axi_aresetn_0));
  design_1_text_display_master_0_0_char8x12_lookup_table char8x12_inst
       (.ADDR({ascii,B__0}),
        .DO(bram_do1),
        .m00_axi_aclk(m00_axi_aclk),
        .m00_axi_aresetn(m00_axi_aresetn),
        .m00_axi_aresetn_0(m00_axi_aresetn_0));
  LUT5 #(
    .INIT(32'h0000FCEC)) 
    \col_pointer[0]_i_1 
       (.I0(\col_pointer[1]_i_2_n_0 ),
        .I1(\mst_exec_state_reg_n_0_[2] ),
        .I2(\mst_exec_state_reg_n_0_[0] ),
        .I3(\col_pointer[1]_i_3_n_0 ),
        .I4(\col_pointer_reg_n_0_[0] ),
        .O(\col_pointer[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFAAF0EAC0AA00AA0)) 
    \col_pointer[1]_i_1 
       (.I0(\mst_exec_state_reg_n_0_[2] ),
        .I1(\col_pointer[1]_i_2_n_0 ),
        .I2(\col_pointer_reg_n_0_[0] ),
        .I3(\col_pointer_reg_n_0_[1] ),
        .I4(\col_pointer[1]_i_3_n_0 ),
        .I5(\mst_exec_state_reg_n_0_[0] ),
        .O(\col_pointer[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \col_pointer[1]_i_2 
       (.I0(row_pointer[5]),
        .I1(row_pointer[3]),
        .I2(row_pointer[1]),
        .I3(row_pointer[0]),
        .I4(row_pointer[2]),
        .I5(row_pointer[4]),
        .O(\col_pointer[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \col_pointer[1]_i_3 
       (.I0(\col_pointer_reg_n_0_[1] ),
        .I1(\col_pointer_reg_n_0_[2] ),
        .I2(\col_pointer_reg_n_0_[3] ),
        .I3(\col_pointer_reg_n_0_[4] ),
        .I4(\col_pointer_reg_n_0_[5] ),
        .I5(\col_pointer_reg_n_0_[6] ),
        .O(\col_pointer[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBEEEAAAA)) 
    \col_pointer[2]_i_1 
       (.I0(\col_pointer[2]_i_2_n_0 ),
        .I1(\col_pointer_reg_n_0_[2] ),
        .I2(\col_pointer_reg_n_0_[1] ),
        .I3(\col_pointer_reg_n_0_[0] ),
        .I4(\mst_exec_state_reg_n_0_[2] ),
        .O(\col_pointer[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8A82020A88800008)) 
    \col_pointer[2]_i_2 
       (.I0(\mst_exec_state_reg_n_0_[0] ),
        .I1(\col_pointer[1]_i_3_n_0 ),
        .I2(\col_pointer_reg_n_0_[0] ),
        .I3(\col_pointer_reg_n_0_[1] ),
        .I4(\col_pointer_reg_n_0_[2] ),
        .I5(\col_pointer[1]_i_2_n_0 ),
        .O(\col_pointer[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEAEAEAEAEFFAE)) 
    \col_pointer[3]_i_1 
       (.I0(\col_pointer[3]_i_2_n_0 ),
        .I1(\mst_exec_state_reg_n_0_[0] ),
        .I2(\col_pointer[3]_i_3_n_0 ),
        .I3(\mst_exec_state_reg_n_0_[2] ),
        .I4(\col_pointer[3]_i_4_n_0 ),
        .I5(\col_pointer_reg_n_0_[3] ),
        .O(\col_pointer[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \col_pointer[3]_i_2 
       (.I0(\mst_exec_state_reg_n_0_[0] ),
        .I1(\col_pointer[1]_i_2_n_0 ),
        .I2(\col_pointer[1]_i_3_n_0 ),
        .I3(\col_pointer_reg_n_0_[0] ),
        .O(\col_pointer[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000FFFFFFFF1)) 
    \col_pointer[3]_i_3 
       (.I0(\col_pointer_reg_n_0_[6] ),
        .I1(\col_pointer[3]_i_5_n_0 ),
        .I2(\col_pointer_reg_n_0_[1] ),
        .I3(\col_pointer_reg_n_0_[2] ),
        .I4(\col_pointer_reg_n_0_[0] ),
        .I5(\col_pointer_reg_n_0_[3] ),
        .O(\col_pointer[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \col_pointer[3]_i_4 
       (.I0(\col_pointer_reg_n_0_[1] ),
        .I1(\col_pointer_reg_n_0_[0] ),
        .I2(\col_pointer_reg_n_0_[2] ),
        .O(\col_pointer[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \col_pointer[3]_i_5 
       (.I0(\col_pointer_reg_n_0_[4] ),
        .I1(\col_pointer_reg_n_0_[5] ),
        .O(\col_pointer[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFC3C10000)) 
    \col_pointer[4]_i_1 
       (.I0(\col_pointer_reg_n_0_[6] ),
        .I1(\col_pointer[6]_i_6_n_0 ),
        .I2(\col_pointer_reg_n_0_[4] ),
        .I3(\col_pointer_reg_n_0_[5] ),
        .I4(\mst_exec_state_reg_n_0_[2] ),
        .I5(\col_pointer[4]_i_2_n_0 ),
        .O(\col_pointer[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E0E000)) 
    \col_pointer[4]_i_2 
       (.I0(\col_pointer[1]_i_3_n_0 ),
        .I1(\col_pointer_reg_n_0_[0] ),
        .I2(\mst_exec_state_reg_n_0_[0] ),
        .I3(\col_pointer_reg_n_0_[4] ),
        .I4(\col_pointer[6]_i_8_n_0 ),
        .O(\col_pointer[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEBEAAAA)) 
    \col_pointer[5]_i_1 
       (.I0(\col_pointer[5]_i_2_n_0 ),
        .I1(\col_pointer_reg_n_0_[5] ),
        .I2(\col_pointer_reg_n_0_[4] ),
        .I3(\col_pointer[6]_i_6_n_0 ),
        .I4(\mst_exec_state_reg_n_0_[2] ),
        .O(\col_pointer[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h82888088)) 
    \col_pointer[5]_i_2 
       (.I0(\mst_exec_state_reg_n_0_[0] ),
        .I1(\col_pointer_reg_n_0_[5] ),
        .I2(\col_pointer_reg_n_0_[4] ),
        .I3(\col_pointer[6]_i_8_n_0 ),
        .I4(\col_pointer_reg_n_0_[6] ),
        .O(\col_pointer[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55000000D5D50000)) 
    \col_pointer[6]_i_1 
       (.I0(\col_pointer[6]_i_3_n_0 ),
        .I1(\mst_exec_state[1]_i_4_n_0 ),
        .I2(BS_pressed_reg_n_0),
        .I3(\col_pointer[6]_i_4_n_0 ),
        .I4(\mst_exec_state_reg_n_0_[1] ),
        .I5(\mst_exec_state_reg_n_0_[2] ),
        .O(\col_pointer[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFEAEAAAAAAAAAA)) 
    \col_pointer[6]_i_2 
       (.I0(\col_pointer[6]_i_5_n_0 ),
        .I1(\col_pointer_reg_n_0_[4] ),
        .I2(\col_pointer[6]_i_6_n_0 ),
        .I3(\col_pointer_reg_n_0_[5] ),
        .I4(\col_pointer_reg_n_0_[6] ),
        .I5(\mst_exec_state_reg_n_0_[2] ),
        .O(\col_pointer[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hAB)) 
    \col_pointer[6]_i_3 
       (.I0(\mst_exec_state_reg_n_0_[0] ),
        .I1(\col_pointer[6]_i_7_n_0 ),
        .I2(\mst_exec_state_reg_n_0_[2] ),
        .O(\col_pointer[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \col_pointer[6]_i_4 
       (.I0(m00_axi_bvalid),
        .I1(axi_bready_reg_0),
        .I2(B__0[1]),
        .I3(B__0[0]),
        .I4(B__0[2]),
        .I5(B__0[3]),
        .O(\col_pointer[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88808888AAAAAAAA)) 
    \col_pointer[6]_i_5 
       (.I0(\mst_exec_state_reg_n_0_[0] ),
        .I1(\col_pointer_reg_n_0_[6] ),
        .I2(\col_pointer_reg_n_0_[4] ),
        .I3(\col_pointer_reg_n_0_[5] ),
        .I4(\col_pointer[6]_i_8_n_0 ),
        .I5(\col_pointer[6]_i_9_n_0 ),
        .O(\col_pointer[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \col_pointer[6]_i_6 
       (.I0(\col_pointer_reg_n_0_[2] ),
        .I1(\col_pointer_reg_n_0_[0] ),
        .I2(\col_pointer_reg_n_0_[1] ),
        .I3(\col_pointer_reg_n_0_[3] ),
        .O(\col_pointer[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \col_pointer[6]_i_7 
       (.I0(E0_Received_i_7_n_0),
        .I1(\scancode_reg_n_0_[3] ),
        .I2(\scancode_reg_n_0_[2] ),
        .I3(F0_Received),
        .I4(\scancode_reg_n_0_[0] ),
        .I5(\scancode_reg_n_0_[6] ),
        .O(\col_pointer[6]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \col_pointer[6]_i_8 
       (.I0(\col_pointer_reg_n_0_[1] ),
        .I1(\col_pointer_reg_n_0_[2] ),
        .I2(\col_pointer_reg_n_0_[0] ),
        .I3(\col_pointer_reg_n_0_[3] ),
        .O(\col_pointer[6]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \col_pointer[6]_i_9 
       (.I0(\col_pointer[1]_i_3_n_0 ),
        .I1(\col_pointer_reg_n_0_[0] ),
        .I2(\col_pointer[1]_i_2_n_0 ),
        .O(\col_pointer[6]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_pointer_reg[0] 
       (.C(m00_axi_aclk),
        .CE(\col_pointer[6]_i_1_n_0 ),
        .D(\col_pointer[0]_i_1_n_0 ),
        .Q(\col_pointer_reg_n_0_[0] ),
        .R(m00_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \col_pointer_reg[1] 
       (.C(m00_axi_aclk),
        .CE(\col_pointer[6]_i_1_n_0 ),
        .D(\col_pointer[1]_i_1_n_0 ),
        .Q(\col_pointer_reg_n_0_[1] ),
        .R(m00_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \col_pointer_reg[2] 
       (.C(m00_axi_aclk),
        .CE(\col_pointer[6]_i_1_n_0 ),
        .D(\col_pointer[2]_i_1_n_0 ),
        .Q(\col_pointer_reg_n_0_[2] ),
        .R(m00_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \col_pointer_reg[3] 
       (.C(m00_axi_aclk),
        .CE(\col_pointer[6]_i_1_n_0 ),
        .D(\col_pointer[3]_i_1_n_0 ),
        .Q(\col_pointer_reg_n_0_[3] ),
        .R(m00_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \col_pointer_reg[4] 
       (.C(m00_axi_aclk),
        .CE(\col_pointer[6]_i_1_n_0 ),
        .D(\col_pointer[4]_i_1_n_0 ),
        .Q(\col_pointer_reg_n_0_[4] ),
        .R(m00_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \col_pointer_reg[5] 
       (.C(m00_axi_aclk),
        .CE(\col_pointer[6]_i_1_n_0 ),
        .D(\col_pointer[5]_i_1_n_0 ),
        .Q(\col_pointer_reg_n_0_[5] ),
        .R(m00_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \col_pointer_reg[6] 
       (.C(m00_axi_aclk),
        .CE(\col_pointer[6]_i_1_n_0 ),
        .D(\col_pointer[6]_i_2_n_0 ),
        .Q(\col_pointer_reg_n_0_[6] ),
        .R(m00_axi_aresetn_0));
  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 current_address3__1_carry
       (.CI(1'b0),
        .CO({current_address3__1_carry_n_0,NLW_current_address3__1_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({current_address3__1_carry_i_1_n_0,current_address3__1_carry_i_2_n_0,current_address3__1_carry_i_3_n_0,1'b0}),
        .O({current_address3__1_carry_n_4,current_address3__1_carry_n_5,current_address3__1_carry_n_6,current_address3__1_carry_n_7}),
        .S({current_address3__1_carry_i_4_n_0,current_address3__1_carry_i_5_n_0,current_address3__1_carry_i_6_n_0,current_address3__1_carry_i_7_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 current_address3__1_carry__0
       (.CI(current_address3__1_carry_n_0),
        .CO({current_address3__1_carry__0_n_0,NLW_current_address3__1_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({current_address3__1_carry__0_i_1_n_0,current_address3__1_carry__0_i_2_n_0,current_address3__1_carry__0_i_3_n_0,current_address3__1_carry__0_i_4_n_0}),
        .O({current_address3__1_carry__0_n_4,current_address3__1_carry__0_n_5,current_address3__1_carry__0_n_6,current_address3__1_carry__0_n_7}),
        .S({current_address3__1_carry__0_i_5_n_0,current_address3__1_carry__0_i_6_n_0,current_address3__1_carry__0_i_7_n_0,current_address3__1_carry__0_i_8_n_0}));
  LUT3 #(
    .INIT(8'hE8)) 
    current_address3__1_carry__0_i_1
       (.I0(\col_pointer_reg_n_0_[6] ),
        .I1(current_address5_n_99),
        .I2(current_address4[6]),
        .O(current_address3__1_carry__0_i_1_n_0));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    current_address3__1_carry__0_i_2
       (.I0(\col_pointer_reg_n_0_[5] ),
        .I1(current_address5_n_100),
        .I2(current_address4[5]),
        .O(current_address3__1_carry__0_i_2_n_0));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    current_address3__1_carry__0_i_3
       (.I0(\col_pointer_reg_n_0_[4] ),
        .I1(current_address5_n_101),
        .I2(B__0[0]),
        .O(current_address3__1_carry__0_i_3_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    current_address3__1_carry__0_i_4
       (.I0(\col_pointer_reg_n_0_[3] ),
        .I1(current_address5_n_102),
        .O(current_address3__1_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    current_address3__1_carry__0_i_5
       (.I0(current_address4[6]),
        .I1(current_address5_n_99),
        .I2(\col_pointer_reg_n_0_[6] ),
        .I3(current_address5_n_98),
        .I4(current_address4[7]),
        .O(current_address3__1_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    current_address3__1_carry__0_i_6
       (.I0(current_address3__1_carry__0_i_2_n_0),
        .I1(\col_pointer_reg_n_0_[6] ),
        .I2(current_address5_n_99),
        .I3(current_address4[6]),
        .O(current_address3__1_carry__0_i_6_n_0));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    current_address3__1_carry__0_i_7
       (.I0(\col_pointer_reg_n_0_[5] ),
        .I1(current_address5_n_100),
        .I2(current_address4[5]),
        .I3(current_address3__1_carry__0_i_3_n_0),
        .O(current_address3__1_carry__0_i_7_n_0));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    current_address3__1_carry__0_i_8
       (.I0(\col_pointer_reg_n_0_[4] ),
        .I1(current_address5_n_101),
        .I2(B__0[0]),
        .I3(current_address3__1_carry__0_i_4_n_0),
        .O(current_address3__1_carry__0_i_8_n_0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 current_address3__1_carry__1
       (.CI(current_address3__1_carry__0_n_0),
        .CO({current_address3__1_carry__1_n_0,NLW_current_address3__1_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({current_address3__1_carry__1_i_1_n_0,current_address3__1_carry__1_i_2_n_0,current_address3__1_carry__1_i_3_n_0,current_address3__1_carry__1_i_4_n_0}),
        .O({current_address3__1_carry__1_n_4,current_address3__1_carry__1_n_5,current_address3__1_carry__1_n_6,current_address3__1_carry__1_n_7}),
        .S({current_address3__1_carry__1_i_5_n_0,current_address3__1_carry__1_i_6_n_0,current_address3__1_carry__1_i_7_n_0,current_address3__1_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    current_address3__1_carry__1_i_1
       (.I0(current_address4[10]),
        .I1(current_address5_n_95),
        .O(current_address3__1_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    current_address3__1_carry__1_i_2
       (.I0(current_address4[9]),
        .I1(current_address5_n_96),
        .O(current_address3__1_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    current_address3__1_carry__1_i_3
       (.I0(current_address4[8]),
        .I1(current_address5_n_97),
        .O(current_address3__1_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    current_address3__1_carry__1_i_4
       (.I0(current_address4[7]),
        .I1(current_address5_n_98),
        .O(current_address3__1_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    current_address3__1_carry__1_i_5
       (.I0(current_address5_n_95),
        .I1(current_address4[10]),
        .I2(current_address5_n_94),
        .I3(current_address4[11]),
        .O(current_address3__1_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    current_address3__1_carry__1_i_6
       (.I0(current_address5_n_96),
        .I1(current_address4[9]),
        .I2(current_address5_n_95),
        .I3(current_address4[10]),
        .O(current_address3__1_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    current_address3__1_carry__1_i_7
       (.I0(current_address5_n_97),
        .I1(current_address4[8]),
        .I2(current_address5_n_96),
        .I3(current_address4[9]),
        .O(current_address3__1_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    current_address3__1_carry__1_i_8
       (.I0(current_address5_n_98),
        .I1(current_address4[7]),
        .I2(current_address5_n_97),
        .I3(current_address4[8]),
        .O(current_address3__1_carry__1_i_8_n_0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 current_address3__1_carry__2
       (.CI(current_address3__1_carry__1_n_0),
        .CO({current_address3__1_carry__2_n_0,NLW_current_address3__1_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({current_address5_n_91,current_address5_n_92,current_address3__1_carry__2_i_1_n_0,current_address3__1_carry__2_i_2_n_0}),
        .O({current_address3__1_carry__2_n_4,current_address3__1_carry__2_n_5,current_address3__1_carry__2_n_6,current_address3__1_carry__2_n_7}),
        .S({current_address3__1_carry__2_i_3_n_0,current_address3__1_carry__2_i_4_n_0,current_address3__1_carry__2_i_5_n_0,current_address3__1_carry__2_i_6_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    current_address3__1_carry__2_i_1
       (.I0(current_address4_carry__0_n_0),
        .I1(current_address5_n_93),
        .O(current_address3__1_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    current_address3__1_carry__2_i_2
       (.I0(current_address5_n_93),
        .I1(current_address4_carry__0_n_0),
        .O(current_address3__1_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    current_address3__1_carry__2_i_3
       (.I0(current_address5_n_91),
        .I1(current_address5_n_90),
        .O(current_address3__1_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    current_address3__1_carry__2_i_4
       (.I0(current_address5_n_92),
        .I1(current_address5_n_91),
        .O(current_address3__1_carry__2_i_4_n_0));
  LUT3 #(
    .INIT(8'hE1)) 
    current_address3__1_carry__2_i_5
       (.I0(current_address5_n_93),
        .I1(current_address4_carry__0_n_0),
        .I2(current_address5_n_92),
        .O(current_address3__1_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h6999)) 
    current_address3__1_carry__2_i_6
       (.I0(current_address4_carry__0_n_0),
        .I1(current_address5_n_93),
        .I2(current_address5_n_94),
        .I3(current_address4[11]),
        .O(current_address3__1_carry__2_i_6_n_0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 current_address3__1_carry__3
       (.CI(current_address3__1_carry__2_n_0),
        .CO({NLW_current_address3__1_carry__3_CO_UNCONNECTED[3],current_address3__1_carry__3_n_1,NLW_current_address3__1_carry__3_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,current_address5_n_89,current_address5_n_90}),
        .O({NLW_current_address3__1_carry__3_O_UNCONNECTED[3:2],current_address3__1_carry__3_n_6,current_address3__1_carry__3_n_7}),
        .S({1'b0,1'b1,current_address3__1_carry__3_i_1_n_0,current_address3__1_carry__3_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    current_address3__1_carry__3_i_1
       (.I0(current_address5_n_89),
        .I1(current_address5_n_88),
        .O(current_address3__1_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    current_address3__1_carry__3_i_2
       (.I0(current_address5_n_90),
        .I1(current_address5_n_89),
        .O(current_address3__1_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    current_address3__1_carry_i_1
       (.I0(\col_pointer_reg_n_0_[2] ),
        .I1(current_address5_n_103),
        .O(current_address3__1_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    current_address3__1_carry_i_2
       (.I0(\col_pointer_reg_n_0_[1] ),
        .I1(current_address5_n_104),
        .O(current_address3__1_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    current_address3__1_carry_i_3
       (.I0(current_address5_n_105),
        .I1(\col_pointer_reg_n_0_[0] ),
        .O(current_address3__1_carry_i_3_n_0));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    current_address3__1_carry_i_4
       (.I0(\col_pointer_reg_n_0_[3] ),
        .I1(current_address5_n_102),
        .I2(current_address5_n_103),
        .I3(\col_pointer_reg_n_0_[2] ),
        .O(current_address3__1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    current_address3__1_carry_i_5
       (.I0(current_address5_n_104),
        .I1(\col_pointer_reg_n_0_[1] ),
        .I2(current_address5_n_103),
        .I3(\col_pointer_reg_n_0_[2] ),
        .O(current_address3__1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    current_address3__1_carry_i_6
       (.I0(\col_pointer_reg_n_0_[0] ),
        .I1(current_address5_n_105),
        .I2(current_address5_n_104),
        .I3(\col_pointer_reg_n_0_[1] ),
        .O(current_address3__1_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    current_address3__1_carry_i_7
       (.I0(current_address5_n_105),
        .I1(\col_pointer_reg_n_0_[0] ),
        .O(current_address3__1_carry_i_7_n_0));
  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i___166_carry 
       (.CI(1'b0),
        .CO({\current_address3_inferred__0/i___166_carry_n_0 ,\NLW_current_address3_inferred__0/i___166_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,1'b0}),
        .O({\current_address3_inferred__0/i___166_carry_n_4 ,\current_address3_inferred__0/i___166_carry_n_5 ,\current_address3_inferred__0/i___166_carry_n_6 ,\NLW_current_address3_inferred__0/i___166_carry_O_UNCONNECTED [0]}),
        .S({i___166_carry_i_1_n_0,i___166_carry_i_2_n_0,i___166_carry_i_3_n_0,i___166_carry_i_4_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i___166_carry__0 
       (.CI(\current_address3_inferred__0/i___166_carry_n_0 ),
        .CO({\current_address3_inferred__0/i___166_carry__0_n_0 ,\NLW_current_address3_inferred__0/i___166_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}),
        .O({\current_address3_inferred__0/i___166_carry__0_n_4 ,\current_address3_inferred__0/i___166_carry__0_n_5 ,\current_address3_inferred__0/i___166_carry__0_n_6 ,\current_address3_inferred__0/i___166_carry__0_n_7 }),
        .S({i___166_carry__0_i_1_n_0,i___166_carry__0_i_2_n_0,i___166_carry__0_i_3_n_0,i___166_carry__0_i_4_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i___166_carry__1 
       (.CI(\current_address3_inferred__0/i___166_carry__0_n_0 ),
        .CO({\current_address3_inferred__0/i___166_carry__1_n_0 ,\NLW_current_address3_inferred__0/i___166_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0}),
        .O({\current_address3_inferred__0/i___166_carry__1_n_4 ,\current_address3_inferred__0/i___166_carry__1_n_5 ,\current_address3_inferred__0/i___166_carry__1_n_6 ,\current_address3_inferred__0/i___166_carry__1_n_7 }),
        .S({i___166_carry__1_i_1_n_0,i___166_carry__1_i_2_n_0,i___166_carry__1_i_3_n_0,i___166_carry__1_i_4_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i___166_carry__2 
       (.CI(\current_address3_inferred__0/i___166_carry__1_n_0 ),
        .CO({\current_address3_inferred__0/i___166_carry__2_n_0 ,\NLW_current_address3_inferred__0/i___166_carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_1_n_0,i__carry__2_i_2_n_0,i__carry__2_i_3_n_0,i__carry__2_i_4_n_0}),
        .O({\current_address3_inferred__0/i___166_carry__2_n_4 ,\current_address3_inferred__0/i___166_carry__2_n_5 ,\current_address3_inferred__0/i___166_carry__2_n_6 ,\current_address3_inferred__0/i___166_carry__2_n_7 }),
        .S({i___166_carry__2_i_1_n_0,i___166_carry__2_i_2_n_0,i___166_carry__2_i_3_n_0,i___166_carry__2_i_4_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i___166_carry__3 
       (.CI(\current_address3_inferred__0/i___166_carry__2_n_0 ),
        .CO({\current_address3_inferred__0/i___166_carry__3_n_0 ,\NLW_current_address3_inferred__0/i___166_carry__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i__carry__3_i_1_n_0,i__carry__3_i_2_n_0,i__carry__3_i_3_n_0,i__carry__3_i_4_n_0}),
        .O({\current_address3_inferred__0/i___166_carry__3_n_4 ,\current_address3_inferred__0/i___166_carry__3_n_5 ,\current_address3_inferred__0/i___166_carry__3_n_6 ,\current_address3_inferred__0/i___166_carry__3_n_7 }),
        .S({i___166_carry__3_i_1_n_0,i___166_carry__3_i_2_n_0,i___166_carry__3_i_3_n_0,i___166_carry__3_i_4_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i___166_carry__4 
       (.CI(\current_address3_inferred__0/i___166_carry__3_n_0 ),
        .CO({\current_address3_inferred__0/i___166_carry__4_n_0 ,\NLW_current_address3_inferred__0/i___166_carry__4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i__carry__4_i_1_n_0,i__carry__4_i_2_n_0,i__carry__4_i_3_n_0,i__carry__4_i_4_n_0}),
        .O({\current_address3_inferred__0/i___166_carry__4_n_4 ,\current_address3_inferred__0/i___166_carry__4_n_5 ,\current_address3_inferred__0/i___166_carry__4_n_6 ,\current_address3_inferred__0/i___166_carry__4_n_7 }),
        .S({i___166_carry__4_i_1_n_0,i___166_carry__4_i_2_n_0,i___166_carry__4_i_3_n_0,i___166_carry__4_i_4_n_0}));
  CARRY4 \current_address3_inferred__0/i___166_carry__5 
       (.CI(\current_address3_inferred__0/i___166_carry__4_n_0 ),
        .CO(\NLW_current_address3_inferred__0/i___166_carry__5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_current_address3_inferred__0/i___166_carry__5_O_UNCONNECTED [3:1],\current_address3_inferred__0/i___166_carry__5_n_7 }),
        .S({1'b0,1'b0,1'b0,i___166_carry__5_i_1_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i___238_carry 
       (.CI(1'b0),
        .CO({\current_address3_inferred__0/i___238_carry_n_0 ,\NLW_current_address3_inferred__0/i___238_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i___238_carry_i_1_n_0,i___238_carry_i_2_n_0,i___238_carry_i_3_n_0,i___238_carry_i_4_n_0}),
        .O(\NLW_current_address3_inferred__0/i___238_carry_O_UNCONNECTED [3:0]),
        .S({i___238_carry_i_5_n_0,i___238_carry_i_6_n_0,i___238_carry_i_7_n_0,i___238_carry_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i___238_carry__0 
       (.CI(\current_address3_inferred__0/i___238_carry_n_0 ),
        .CO({\current_address3_inferred__0/i___238_carry__0_n_0 ,\NLW_current_address3_inferred__0/i___238_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i___238_carry__0_i_1_n_0,i___238_carry__0_i_2_n_0,i___238_carry__0_i_3_n_0,i___238_carry__0_i_4_n_0}),
        .O(\NLW_current_address3_inferred__0/i___238_carry__0_O_UNCONNECTED [3:0]),
        .S({i___238_carry__0_i_5_n_0,i___238_carry__0_i_6_n_0,i___238_carry__0_i_7_n_0,i___238_carry__0_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i___238_carry__1 
       (.CI(\current_address3_inferred__0/i___238_carry__0_n_0 ),
        .CO({\current_address3_inferred__0/i___238_carry__1_n_0 ,\NLW_current_address3_inferred__0/i___238_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i___238_carry__1_i_1_n_0,i___238_carry__1_i_2_n_0,i___238_carry__1_i_3_n_0,i___238_carry__1_i_4_n_0}),
        .O(\NLW_current_address3_inferred__0/i___238_carry__1_O_UNCONNECTED [3:0]),
        .S({i___238_carry__1_i_5_n_0,i___238_carry__1_i_6_n_0,i___238_carry__1_i_7_n_0,i___238_carry__1_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i___238_carry__2 
       (.CI(\current_address3_inferred__0/i___238_carry__1_n_0 ),
        .CO({\current_address3_inferred__0/i___238_carry__2_n_0 ,\NLW_current_address3_inferred__0/i___238_carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i___238_carry__2_i_1_n_0,i___238_carry__2_i_2_n_0,i___238_carry__2_i_3_n_0,i___238_carry__2_i_4_n_0}),
        .O(\NLW_current_address3_inferred__0/i___238_carry__2_O_UNCONNECTED [3:0]),
        .S({i___238_carry__2_i_5_n_0,i___238_carry__2_i_6_n_0,i___238_carry__2_i_7_n_0,i___238_carry__2_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i___238_carry__3 
       (.CI(\current_address3_inferred__0/i___238_carry__2_n_0 ),
        .CO({\current_address3_inferred__0/i___238_carry__3_n_0 ,\NLW_current_address3_inferred__0/i___238_carry__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i___238_carry__3_i_1_n_0,i___238_carry__3_i_2_n_0,i___238_carry__3_i_3_n_0,i___238_carry__3_i_4_n_0}),
        .O(\NLW_current_address3_inferred__0/i___238_carry__3_O_UNCONNECTED [3:0]),
        .S({i___238_carry__3_i_5_n_0,i___238_carry__3_i_6_n_0,i___238_carry__3_i_7_n_0,i___238_carry__3_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i___238_carry__4 
       (.CI(\current_address3_inferred__0/i___238_carry__3_n_0 ),
        .CO({\current_address3_inferred__0/i___238_carry__4_n_0 ,\NLW_current_address3_inferred__0/i___238_carry__4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i___238_carry__4_i_1_n_0,i___238_carry__4_i_2_n_0,i___238_carry__4_i_3_n_0,i___238_carry__4_i_4_n_0}),
        .O(\NLW_current_address3_inferred__0/i___238_carry__4_O_UNCONNECTED [3:0]),
        .S({i___238_carry__4_i_5_n_0,i___238_carry__4_i_6_n_0,i___238_carry__4_i_7_n_0,i___238_carry__4_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i___238_carry__5 
       (.CI(\current_address3_inferred__0/i___238_carry__4_n_0 ),
        .CO({\current_address3_inferred__0/i___238_carry__5_n_0 ,\NLW_current_address3_inferred__0/i___238_carry__5_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i___238_carry__5_i_1_n_0,i___238_carry__5_i_2_n_0,i___238_carry__5_i_3_n_0,i___238_carry__5_i_4_n_0}),
        .O({\current_address3_inferred__0/i___238_carry__5_n_4 ,\current_address3_inferred__0/i___238_carry__5_n_5 ,\current_address3_inferred__0/i___238_carry__5_n_6 ,\current_address3_inferred__0/i___238_carry__5_n_7 }),
        .S({i___238_carry__5_i_5_n_0,i___238_carry__5_i_6_n_0,i___238_carry__5_i_7_n_0,i___238_carry__5_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i___238_carry__6 
       (.CI(\current_address3_inferred__0/i___238_carry__5_n_0 ),
        .CO(\NLW_current_address3_inferred__0/i___238_carry__6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,i___238_carry__6_i_1_n_0,i___238_carry__6_i_2_n_0,i___238_carry__6_i_3_n_0}),
        .O({\current_address3_inferred__0/i___238_carry__6_n_4 ,\current_address3_inferred__0/i___238_carry__6_n_5 ,\current_address3_inferred__0/i___238_carry__6_n_6 ,\current_address3_inferred__0/i___238_carry__6_n_7 }),
        .S({i___238_carry__6_i_4_n_0,i___238_carry__6_i_5_n_0,i___238_carry__6_i_6_n_0,i___238_carry__6_i_7_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i___309_carry 
       (.CI(1'b0),
        .CO({\current_address3_inferred__0/i___309_carry_n_0 ,\NLW_current_address3_inferred__0/i___309_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i___309_carry_i_1_n_0,\current_address3_inferred__0/i___238_carry__5_n_7 ,1'b0,1'b1}),
        .O({\current_address3_inferred__0/i___309_carry_n_4 ,\current_address3_inferred__0/i___309_carry_n_5 ,\current_address3_inferred__0/i___309_carry_n_6 ,\current_address3_inferred__0/i___309_carry_n_7 }),
        .S({i___309_carry_i_2_n_0,i___309_carry_i_3_n_0,i___309_carry_i_4_n_0,\current_address3_inferred__0/i___238_carry__5_n_7 }));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i___309_carry__0 
       (.CI(\current_address3_inferred__0/i___309_carry_n_0 ),
        .CO(\NLW_current_address3_inferred__0/i___309_carry__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,i___309_carry__0_i_1_n_0,i___309_carry__0_i_2_n_0,i___309_carry__0_i_3_n_0}),
        .O({\current_address3_inferred__0/i___309_carry__0_n_4 ,\current_address3_inferred__0/i___309_carry__0_n_5 ,\current_address3_inferred__0/i___309_carry__0_n_6 ,\current_address3_inferred__0/i___309_carry__0_n_7 }),
        .S({i___309_carry__0_i_4_n_0,i___309_carry__0_i_5_n_0,i___309_carry__0_i_6_n_0,i___309_carry__0_i_7_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i___329_carry 
       (.CI(1'b0),
        .CO({\current_address3_inferred__0/i___329_carry_n_0 ,\NLW_current_address3_inferred__0/i___329_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({i___329_carry_i_1_n_0,i___329_carry_i_2_n_0,i___329_carry_i_3_n_0,current_address3__1_carry_n_7}),
        .O(current_address3[3:0]),
        .S({i___329_carry_i_4_n_0,i___329_carry_i_5_n_0,i___329_carry_i_6_n_0,i___329_carry_i_7_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i___329_carry__0 
       (.CI(\current_address3_inferred__0/i___329_carry_n_0 ),
        .CO({\current_address3_inferred__0/i___329_carry__0_n_0 ,\NLW_current_address3_inferred__0/i___329_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i___329_carry__0_i_1_n_0,i___329_carry__0_i_2_n_0,i___329_carry__0_i_3_n_0,i___329_carry__0_i_4_n_0}),
        .O(current_address3[7:4]),
        .S({i___329_carry__0_i_5_n_0,i___329_carry__0_i_6_n_0,i___329_carry__0_i_7_n_0,i___329_carry__0_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i___329_carry__1 
       (.CI(\current_address3_inferred__0/i___329_carry__0_n_0 ),
        .CO({\current_address3_inferred__0/i___329_carry__1_n_0 ,\NLW_current_address3_inferred__0/i___329_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i___329_carry__1_i_1_n_0,i___329_carry__1_i_2_n_0,i___329_carry__1_i_3_n_0,i___329_carry__1_i_4_n_0}),
        .O({\current_address3_inferred__0/i___329_carry__1_n_4 ,\current_address3_inferred__0/i___329_carry__1_n_5 ,\current_address3_inferred__0/i___329_carry__1_n_6 ,current_address3[8]}),
        .S({i___329_carry__1_i_5_n_0,i___329_carry__1_i_6_n_0,i___329_carry__1_i_7_n_0,i___329_carry__1_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i___329_carry__2 
       (.CI(\current_address3_inferred__0/i___329_carry__1_n_0 ),
        .CO({\current_address3_inferred__0/i___329_carry__2_n_0 ,\NLW_current_address3_inferred__0/i___329_carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i___329_carry__2_i_1_n_0,i___329_carry__2_i_2_n_0,i___329_carry__2_i_3_n_0,i___329_carry__2_i_4_n_0}),
        .O({\current_address3_inferred__0/i___329_carry__2_n_4 ,\current_address3_inferred__0/i___329_carry__2_n_5 ,\current_address3_inferred__0/i___329_carry__2_n_6 ,\current_address3_inferred__0/i___329_carry__2_n_7 }),
        .S({i___329_carry__2_i_5_n_0,i___329_carry__2_i_6_n_0,i___329_carry__2_i_7_n_0,i___329_carry__2_i_8_n_0}));
  CARRY4 \current_address3_inferred__0/i___329_carry__3 
       (.CI(\current_address3_inferred__0/i___329_carry__2_n_0 ),
        .CO(\NLW_current_address3_inferred__0/i___329_carry__3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_current_address3_inferred__0/i___329_carry__3_O_UNCONNECTED [3:1],\current_address3_inferred__0/i___329_carry__3_n_7 }),
        .S({1'b0,1'b0,1'b0,i___329_carry__3_i_1_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i___369_carry 
       (.CI(1'b0),
        .CO({\current_address3_inferred__0/i___369_carry_n_0 ,\NLW_current_address3_inferred__0/i___369_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b1,1'b0,1'b0}),
        .O({\current_address3_inferred__0/i___369_carry_n_4 ,\current_address3_inferred__0/i___369_carry_n_5 ,\current_address3_inferred__0/i___369_carry_n_6 ,\current_address3_inferred__0/i___369_carry_n_7 }),
        .S({\current_address3_inferred__0/i___329_carry__2_n_7 ,i___369_carry_i_1_n_0,\current_address3_inferred__0/i___329_carry__1_n_5 ,\current_address3_inferred__0/i___329_carry__1_n_6 }));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i___369_carry__0 
       (.CI(\current_address3_inferred__0/i___369_carry_n_0 ),
        .CO({\current_address3_inferred__0/i___369_carry__0_n_0 ,\NLW_current_address3_inferred__0/i___369_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,1'b1,1'b1}),
        .O({\NLW_current_address3_inferred__0/i___369_carry__0_O_UNCONNECTED [3],\current_address3_inferred__0/i___369_carry__0_n_5 ,\current_address3_inferred__0/i___369_carry__0_n_6 ,\current_address3_inferred__0/i___369_carry__0_n_7 }),
        .S({i___369_carry__0_i_1_n_0,\current_address3_inferred__0/i___329_carry__2_n_4 ,i___369_carry__0_i_2_n_0,i___369_carry__0_i_3_n_0}));
  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i___76_carry 
       (.CI(1'b0),
        .CO({\current_address3_inferred__0/i___76_carry_n_0 ,\NLW_current_address3_inferred__0/i___76_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i___76_carry_i_1_n_0,i___76_carry_i_2_n_0,i___76_carry_i_3_n_0,1'b0}),
        .O({\current_address3_inferred__0/i___76_carry_n_4 ,\current_address3_inferred__0/i___76_carry_n_5 ,\current_address3_inferred__0/i___76_carry_n_6 ,\current_address3_inferred__0/i___76_carry_n_7 }),
        .S({i___76_carry_i_4_n_0,i___76_carry_i_5_n_0,i___76_carry_i_6_n_0,i___76_carry_i_7_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i___76_carry__0 
       (.CI(\current_address3_inferred__0/i___76_carry_n_0 ),
        .CO({\current_address3_inferred__0/i___76_carry__0_n_0 ,\NLW_current_address3_inferred__0/i___76_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i___76_carry__0_i_1_n_0,i___76_carry__0_i_2_n_0,i___76_carry__0_i_3_n_0,i___76_carry__0_i_4_n_0}),
        .O({\current_address3_inferred__0/i___76_carry__0_n_4 ,\current_address3_inferred__0/i___76_carry__0_n_5 ,\current_address3_inferred__0/i___76_carry__0_n_6 ,\current_address3_inferred__0/i___76_carry__0_n_7 }),
        .S({i___76_carry__0_i_5_n_0,i___76_carry__0_i_6_n_0,i___76_carry__0_i_7_n_0,i___76_carry__0_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i___76_carry__1 
       (.CI(\current_address3_inferred__0/i___76_carry__0_n_0 ),
        .CO({\current_address3_inferred__0/i___76_carry__1_n_0 ,\NLW_current_address3_inferred__0/i___76_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i___76_carry__1_i_1_n_0,i___76_carry__1_i_2_n_0,i___76_carry__1_i_3_n_0,i___76_carry__1_i_4_n_0}),
        .O({\current_address3_inferred__0/i___76_carry__1_n_4 ,\current_address3_inferred__0/i___76_carry__1_n_5 ,\current_address3_inferred__0/i___76_carry__1_n_6 ,\current_address3_inferred__0/i___76_carry__1_n_7 }),
        .S({i___76_carry__1_i_5_n_0,i___76_carry__1_i_6_n_0,i___76_carry__1_i_7_n_0,i___76_carry__1_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i___76_carry__2 
       (.CI(\current_address3_inferred__0/i___76_carry__1_n_0 ),
        .CO({\current_address3_inferred__0/i___76_carry__2_n_0 ,\NLW_current_address3_inferred__0/i___76_carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i___76_carry__2_i_1_n_0,i___76_carry__2_i_2_n_0,i___76_carry__2_i_3_n_0,i___76_carry__2_i_4_n_0}),
        .O({\current_address3_inferred__0/i___76_carry__2_n_4 ,\current_address3_inferred__0/i___76_carry__2_n_5 ,\current_address3_inferred__0/i___76_carry__2_n_6 ,\current_address3_inferred__0/i___76_carry__2_n_7 }),
        .S({i___76_carry__2_i_5_n_0,i___76_carry__2_i_6_n_0,i___76_carry__2_i_7_n_0,i___76_carry__2_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i___76_carry__3 
       (.CI(\current_address3_inferred__0/i___76_carry__2_n_0 ),
        .CO({\current_address3_inferred__0/i___76_carry__3_n_0 ,\NLW_current_address3_inferred__0/i___76_carry__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i___76_carry__3_i_1_n_0,i___76_carry__3_i_2_n_0,i___76_carry__3_i_3_n_0,i___76_carry__3_i_4_n_0}),
        .O({\current_address3_inferred__0/i___76_carry__3_n_4 ,\current_address3_inferred__0/i___76_carry__3_n_5 ,\current_address3_inferred__0/i___76_carry__3_n_6 ,\current_address3_inferred__0/i___76_carry__3_n_7 }),
        .S({i___76_carry__3_i_5_n_0,i___76_carry__3_i_6_n_0,i___76_carry__3_i_7_n_0,i___76_carry__3_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i___76_carry__4 
       (.CI(\current_address3_inferred__0/i___76_carry__3_n_0 ),
        .CO({\current_address3_inferred__0/i___76_carry__4_n_0 ,\NLW_current_address3_inferred__0/i___76_carry__4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i___76_carry__4_i_1_n_0,i___76_carry__4_i_2_n_0,i___76_carry__4_i_3_n_0,i___76_carry__4_i_4_n_0}),
        .O({\current_address3_inferred__0/i___76_carry__4_n_4 ,\current_address3_inferred__0/i___76_carry__4_n_5 ,\current_address3_inferred__0/i___76_carry__4_n_6 ,\current_address3_inferred__0/i___76_carry__4_n_7 }),
        .S({i___76_carry__4_i_5_n_0,i___76_carry__4_i_6_n_0,i___76_carry__4_i_7_n_0,i___76_carry__4_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i___76_carry__5 
       (.CI(\current_address3_inferred__0/i___76_carry__4_n_0 ),
        .CO({\current_address3_inferred__0/i___76_carry__5_n_0 ,\NLW_current_address3_inferred__0/i___76_carry__5_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i___76_carry__5_i_1_n_0,i___76_carry__5_i_2_n_0,i___76_carry__5_i_3_n_0,i___76_carry__5_i_4_n_0}),
        .O({\current_address3_inferred__0/i___76_carry__5_n_4 ,\current_address3_inferred__0/i___76_carry__5_n_5 ,\current_address3_inferred__0/i___76_carry__5_n_6 ,\current_address3_inferred__0/i___76_carry__5_n_7 }),
        .S({i___76_carry__5_i_5_n_0,i___76_carry__5_i_6_n_0,i___76_carry__5_i_7_n_0,i___76_carry__5_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i___76_carry__6 
       (.CI(\current_address3_inferred__0/i___76_carry__5_n_0 ),
        .CO(\NLW_current_address3_inferred__0/i___76_carry__6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i___76_carry__6_i_1_n_0,i___76_carry__6_i_2_n_0}),
        .O({\NLW_current_address3_inferred__0/i___76_carry__6_O_UNCONNECTED [3],\current_address3_inferred__0/i___76_carry__6_n_5 ,\current_address3_inferred__0/i___76_carry__6_n_6 ,\current_address3_inferred__0/i___76_carry__6_n_7 }),
        .S({1'b0,i___76_carry__6_i_3_n_0,i___76_carry__6_i_4_n_0,i___76_carry__6_i_5_n_0}));
  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\current_address3_inferred__0/i__carry_n_0 ,\NLW_current_address3_inferred__0/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,1'b0}),
        .O({\current_address3_inferred__0/i__carry_n_4 ,\current_address3_inferred__0/i__carry_n_5 ,\NLW_current_address3_inferred__0/i__carry_O_UNCONNECTED [1],\current_address3_inferred__0/i__carry_n_7 }),
        .S({i__carry_i_4_n_0,i__carry_i_5_n_0,i__carry_i_6_n_0,i__carry_i_7_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i__carry__0 
       (.CI(\current_address3_inferred__0/i__carry_n_0 ),
        .CO({\current_address3_inferred__0/i__carry__0_n_0 ,\NLW_current_address3_inferred__0/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}),
        .O({\current_address3_inferred__0/i__carry__0_n_4 ,\current_address3_inferred__0/i__carry__0_n_5 ,\current_address3_inferred__0/i__carry__0_n_6 ,\current_address3_inferred__0/i__carry__0_n_7 }),
        .S({i__carry__0_i_5_n_0,i__carry__0_i_6_n_0,i__carry__0_i_7_n_0,i__carry__0_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i__carry__1 
       (.CI(\current_address3_inferred__0/i__carry__0_n_0 ),
        .CO({\current_address3_inferred__0/i__carry__1_n_0 ,\NLW_current_address3_inferred__0/i__carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0}),
        .O({\current_address3_inferred__0/i__carry__1_n_4 ,\current_address3_inferred__0/i__carry__1_n_5 ,\current_address3_inferred__0/i__carry__1_n_6 ,\current_address3_inferred__0/i__carry__1_n_7 }),
        .S({i__carry__1_i_5_n_0,i__carry__1_i_6_n_0,i__carry__1_i_7_n_0,i__carry__1_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i__carry__2 
       (.CI(\current_address3_inferred__0/i__carry__1_n_0 ),
        .CO({\current_address3_inferred__0/i__carry__2_n_0 ,\NLW_current_address3_inferred__0/i__carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i__carry__2_i_1_n_0,i__carry__2_i_2_n_0,i__carry__2_i_3_n_0,i__carry__2_i_4_n_0}),
        .O({\current_address3_inferred__0/i__carry__2_n_4 ,\current_address3_inferred__0/i__carry__2_n_5 ,\current_address3_inferred__0/i__carry__2_n_6 ,\current_address3_inferred__0/i__carry__2_n_7 }),
        .S({i__carry__2_i_5_n_0,i__carry__2_i_6_n_0,i__carry__2_i_7_n_0,i__carry__2_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i__carry__3 
       (.CI(\current_address3_inferred__0/i__carry__2_n_0 ),
        .CO({\current_address3_inferred__0/i__carry__3_n_0 ,\NLW_current_address3_inferred__0/i__carry__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i__carry__3_i_1_n_0,i__carry__3_i_2_n_0,i__carry__3_i_3_n_0,i__carry__3_i_4_n_0}),
        .O({\current_address3_inferred__0/i__carry__3_n_4 ,\current_address3_inferred__0/i__carry__3_n_5 ,\current_address3_inferred__0/i__carry__3_n_6 ,\current_address3_inferred__0/i__carry__3_n_7 }),
        .S({i__carry__3_i_5_n_0,i__carry__3_i_6_n_0,i__carry__3_i_7_n_0,i__carry__3_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i__carry__4 
       (.CI(\current_address3_inferred__0/i__carry__3_n_0 ),
        .CO({\current_address3_inferred__0/i__carry__4_n_0 ,\NLW_current_address3_inferred__0/i__carry__4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i__carry__4_i_1_n_0,i__carry__4_i_2_n_0,i__carry__4_i_3_n_0,i__carry__4_i_4_n_0}),
        .O({\current_address3_inferred__0/i__carry__4_n_4 ,\current_address3_inferred__0/i__carry__4_n_5 ,\current_address3_inferred__0/i__carry__4_n_6 ,\current_address3_inferred__0/i__carry__4_n_7 }),
        .S({i__carry__4_i_5_n_0,i__carry__4_i_6_n_0,i__carry__4_i_7_n_0,i__carry__4_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i__carry__5 
       (.CI(\current_address3_inferred__0/i__carry__4_n_0 ),
        .CO({\current_address3_inferred__0/i__carry__5_n_0 ,\NLW_current_address3_inferred__0/i__carry__5_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i__carry__5_i_1_n_0,i__carry__5_i_2_n_0,i__carry__5_i_3_n_0,i__carry__5_i_4_n_0}),
        .O({\current_address3_inferred__0/i__carry__5_n_4 ,\current_address3_inferred__0/i__carry__5_n_5 ,\current_address3_inferred__0/i__carry__5_n_6 ,\current_address3_inferred__0/i__carry__5_n_7 }),
        .S({i__carry__5_i_5_n_0,i__carry__5_i_6_n_0,i__carry__5_i_7_n_0,i__carry__5_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i__carry__6 
       (.CI(\current_address3_inferred__0/i__carry__5_n_0 ),
        .CO({\current_address3_inferred__0/i__carry__6_n_0 ,\NLW_current_address3_inferred__0/i__carry__6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i__carry__6_i_1_n_0,i__carry__6_i_2_n_0,i__carry__6_i_3_n_0,i__carry__6_i_4_n_0}),
        .O({\current_address3_inferred__0/i__carry__6_n_4 ,\current_address3_inferred__0/i__carry__6_n_5 ,\current_address3_inferred__0/i__carry__6_n_6 ,\current_address3_inferred__0/i__carry__6_n_7 }),
        .S({i__carry__6_i_5_n_0,i__carry__6_i_6_n_0,i__carry__6_i_7_n_0,i__carry__6_i_8_n_0}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \current_address3_inferred__0/i__carry__7 
       (.CI(\current_address3_inferred__0/i__carry__6_n_0 ),
        .CO({\NLW_current_address3_inferred__0/i__carry__7_CO_UNCONNECTED [3],\current_address3_inferred__0/i__carry__7_n_1 ,\NLW_current_address3_inferred__0/i__carry__7_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i__carry__7_i_1_n_0,i__carry__7_i_2_n_0}),
        .O({\NLW_current_address3_inferred__0/i__carry__7_O_UNCONNECTED [3:2],\current_address3_inferred__0/i__carry__7_n_6 ,\current_address3_inferred__0/i__carry__7_n_7 }),
        .S({1'b0,1'b1,i__carry__7_i_3_n_0,i__carry__7_i_4_n_0}));
  (* OPT_MODIFIED = "PROPCONST SWEEP " *) 
  CARRY4 current_address4_carry
       (.CI(1'b0),
        .CO({current_address4_carry_n_0,NLW_current_address4_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({B__0[1],current_address4_carry_i_1_n_0,B__0[2],1'b0}),
        .O(current_address4[8:5]),
        .S({current_address4_carry_i_2_n_0,current_address4_carry_i_3_n_0,current_address4_carry_i_4_n_0,B__0[1]}));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 current_address4_carry__0
       (.CI(current_address4_carry_n_0),
        .CO({current_address4_carry__0_n_0,NLW_current_address4_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,B__0[3],1'b0,current_address4_carry__0_i_1_n_0}),
        .O({NLW_current_address4_carry__0_O_UNCONNECTED[3],current_address4[11:9]}),
        .S({1'b1,current_address4_carry__0_i_2_n_0,current_address4_carry__0_i_3_n_0,current_address4_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    current_address4_carry__0_i_1
       (.I0(B__0[2]),
        .I1(B__0[3]),
        .O(current_address4_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    current_address4_carry__0_i_2
       (.I0(B__0[3]),
        .O(current_address4_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    current_address4_carry__0_i_3
       (.I0(B__0[3]),
        .O(current_address4_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    current_address4_carry__0_i_4
       (.I0(B__0[3]),
        .I1(B__0[2]),
        .O(current_address4_carry__0_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    current_address4_carry_i_1
       (.I0(B__0[3]),
        .O(current_address4_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    current_address4_carry_i_2
       (.I0(B__0[1]),
        .I1(B__0[2]),
        .I2(B__0[3]),
        .O(current_address4_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    current_address4_carry_i_3
       (.I0(B__0[1]),
        .I1(B__0[3]),
        .O(current_address4_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    current_address4_carry_i_4
       (.I0(B__0[2]),
        .I1(B__0[0]),
        .O(current_address4_carry_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    current_address5
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_current_address5_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_current_address5_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_current_address5_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_current_address5_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(m00_axi_aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_current_address5_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_current_address5_OVERFLOW_UNCONNECTED),
        .P({NLW_current_address5_P_UNCONNECTED[47:18],current_address5_n_88,current_address5_n_89,current_address5_n_90,current_address5_n_91,current_address5_n_92,current_address5_n_93,current_address5_n_94,current_address5_n_95,current_address5_n_96,current_address5_n_97,current_address5_n_98,current_address5_n_99,current_address5_n_100,current_address5_n_101,current_address5_n_102,current_address5_n_103,current_address5_n_104,current_address5_n_105}),
        .PATTERNBDETECT(NLW_current_address5_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_current_address5_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_current_address5_PCOUT_UNCONNECTED[47:0]),
        .RSTA(m00_axi_aresetn_0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_current_address5_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h9996669666699969)) 
    i___166_carry__0_i_1
       (.I0(i__carry__0_i_1_n_0),
        .I1(i__carry__0_i_11_n_0),
        .I2(current_address5__0[9]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address3__1_carry__1_n_6),
        .I5(i___76_carry_i_1_n_0),
        .O(i___166_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9996669666699969)) 
    i___166_carry__0_i_2
       (.I0(i__carry__0_i_2_n_0),
        .I1(i__carry__0_i_12_n_0),
        .I2(current_address5__0[4]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address3__1_carry__0_n_7),
        .I5(i__carry__0_i_10_n_0),
        .O(i___166_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'hA95956A656A6A959)) 
    i___166_carry__0_i_3
       (.I0(i__carry__0_i_3_n_0),
        .I1(current_address5__0[3]),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address3__1_carry_n_4),
        .I4(i___76_carry_i_1_n_0),
        .I5(i__carry__0_i_11_n_0),
        .O(i___166_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'hA95956A656A6A959)) 
    i___166_carry__0_i_4
       (.I0(i__carry__0_i_4_n_0),
        .I1(current_address5__0[2]),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address3__1_carry_n_5),
        .I4(i__carry_i_11_n_0),
        .I5(i__carry__0_i_12_n_0),
        .O(i___166_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'hA95956A656A6A959)) 
    i___166_carry__1_i_1
       (.I0(i__carry__1_i_1_n_0),
        .I1(current_address5__0[9]),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address3__1_carry__1_n_6),
        .I4(i__carry__1_i_10_n_0),
        .I5(i__carry__1_i_11_n_0),
        .O(i___166_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9996669666699969)) 
    i___166_carry__1_i_2
       (.I0(i__carry__1_i_2_n_0),
        .I1(i__carry__1_i_9_n_0),
        .I2(current_address5__0[12]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address3__1_carry__2_n_7),
        .I5(i__carry__0_i_10_n_0),
        .O(i___166_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'hA95956A656A6A959)) 
    i___166_carry__1_i_3
       (.I0(i__carry__1_i_3_n_0),
        .I1(current_address5__0[9]),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address3__1_carry__1_n_6),
        .I4(i__carry__1_i_10_n_0),
        .I5(i__carry__0_i_11_n_0),
        .O(i___166_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'hA95956A656A6A959)) 
    i___166_carry__1_i_4
       (.I0(i__carry__1_i_4_n_0),
        .I1(current_address5__0[6]),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address3__1_carry__0_n_5),
        .I4(i__carry__0_i_10_n_0),
        .I5(i__carry__1_i_9_n_0),
        .O(i___166_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'h9996669666699969)) 
    i___166_carry__2_i_1
       (.I0(i__carry__2_i_1_n_0),
        .I1(i__carry__2_i_11_n_0),
        .I2(current_address5__0[17]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address3__1_carry__3_n_6),
        .I5(i__carry__1_i_11_n_0),
        .O(i___166_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    i___166_carry__2_i_2
       (.I0(i__carry__2_i_2_n_0),
        .I1(i__carry__2_i_9_n_0),
        .I2(i__carry__2_i_13_n_0),
        .I3(current_address3__1_carry__3_n_7),
        .I4(current_address3__1_carry__3_n_1),
        .I5(current_address5__0[16]),
        .O(i___166_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    i___166_carry__2_i_3
       (.I0(i__carry__2_i_3_n_0),
        .I1(i__carry__1_i_11_n_0),
        .I2(i__carry__2_i_11_n_0),
        .I3(current_address3__1_carry__1_n_4),
        .I4(current_address3__1_carry__3_n_1),
        .I5(current_address5__0[11]),
        .O(i___166_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9996669666699969)) 
    i___166_carry__2_i_4
       (.I0(i__carry__2_i_4_n_0),
        .I1(i__carry__2_i_9_n_0),
        .I2(current_address5__0[14]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address3__1_carry__2_n_5),
        .I5(i__carry__1_i_9_n_0),
        .O(i___166_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'hA599A566A566A599)) 
    i___166_carry__3_i_1
       (.I0(i__carry__3_i_1_n_0),
        .I1(current_address5__0[17]),
        .I2(current_address3__1_carry__3_n_6),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address5__0[19]),
        .I5(current_address5__0[21]),
        .O(i___166_carry__3_i_1_n_0));
  LUT6 #(
    .INIT(64'hA599A566A566A599)) 
    i___166_carry__3_i_2
       (.I0(i__carry__3_i_2_n_0),
        .I1(current_address5__0[16]),
        .I2(current_address3__1_carry__3_n_7),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address5__0[18]),
        .I5(current_address5__0[20]),
        .O(i___166_carry__3_i_2_n_0));
  LUT6 #(
    .INIT(64'h6696999666699969)) 
    i___166_carry__3_i_3
       (.I0(i__carry__3_i_3_n_0),
        .I1(i__carry__2_i_11_n_0),
        .I2(current_address5__0[17]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address3__1_carry__3_n_6),
        .I5(current_address5__0[19]),
        .O(i___166_carry__3_i_3_n_0));
  LUT6 #(
    .INIT(64'h6696999666699969)) 
    i___166_carry__3_i_4
       (.I0(i__carry__3_i_4_n_0),
        .I1(i__carry__2_i_13_n_0),
        .I2(current_address5__0[16]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address3__1_carry__3_n_7),
        .I5(current_address5__0[18]),
        .O(i___166_carry__3_i_4_n_0));
  LUT5 #(
    .INIT(32'h59565659)) 
    i___166_carry__4_i_1
       (.I0(i__carry__4_i_1_n_0),
        .I1(current_address5__0[23]),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address5__0[21]),
        .I4(current_address5__0[25]),
        .O(i___166_carry__4_i_1_n_0));
  (* HLUTNM = "lutpair5" *) 
  LUT5 #(
    .INIT(32'h4114BEEB)) 
    i___166_carry__4_i_2
       (.I0(current_address3__1_carry__3_n_1),
        .I1(current_address5__0[22]),
        .I2(current_address5__0[20]),
        .I3(current_address5__0[24]),
        .I4(i__carry__4_i_2_n_0),
        .O(i___166_carry__4_i_2_n_0));
  (* HLUTNM = "lutpair4" *) 
  LUT5 #(
    .INIT(32'h4114BEEB)) 
    i___166_carry__4_i_3
       (.I0(current_address3__1_carry__3_n_1),
        .I1(current_address5__0[21]),
        .I2(current_address5__0[19]),
        .I3(current_address5__0[23]),
        .I4(i__carry__4_i_3_n_0),
        .O(i___166_carry__4_i_3_n_0));
  (* HLUTNM = "lutpair3" *) 
  LUT5 #(
    .INIT(32'h4114BEEB)) 
    i___166_carry__4_i_4
       (.I0(current_address3__1_carry__3_n_1),
        .I1(current_address5__0[20]),
        .I2(current_address5__0[18]),
        .I3(current_address5__0[22]),
        .I4(i__carry__4_i_4_n_0),
        .O(i___166_carry__4_i_4_n_0));
  LUT5 #(
    .INIT(32'h59565659)) 
    i___166_carry__5_i_1
       (.I0(i__carry__5_i_4_n_0),
        .I1(current_address5__0[26]),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address5__0[22]),
        .I4(current_address5__0[24]),
        .O(i___166_carry__5_i_1_n_0));
  LUT6 #(
    .INIT(64'hA95956A656A6A959)) 
    i___166_carry_i_1
       (.I0(i__carry_i_1_n_0),
        .I1(current_address5__0[3]),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address3__1_carry_n_4),
        .I4(i___76_carry_i_1_n_0),
        .I5(i__carry_i_9_n_0),
        .O(i___166_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h69966969)) 
    i___166_carry_i_2
       (.I0(i__carry_i_10_n_0),
        .I1(i__carry_i_11_n_0),
        .I2(current_address3__1_carry_n_7),
        .I3(i__carry_i_9_n_0),
        .I4(i__carry_i_12_n_0),
        .O(i___166_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h202ADFD5DFD5202A)) 
    i___166_carry_i_3
       (.I0(current_address3__1_carry_n_7),
        .I1(current_address3__1_carry_n_5),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address5__0[2]),
        .I4(i__carry_i_12_n_0),
        .I5(i__carry_i_9_n_0),
        .O(i___166_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    i___166_carry_i_4
       (.I0(current_address5__0[2]),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address3__1_carry_n_5),
        .I3(current_address3__1_carry_n_7),
        .O(i___166_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hEEE888E8)) 
    i___238_carry__0_i_1
       (.I0(\current_address3_inferred__0/i__carry__1_n_6 ),
        .I1(\current_address3_inferred__0/i___76_carry__0_n_6 ),
        .I2(current_address5__0[1]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address3__1_carry_n_6),
        .O(i___238_carry__0_i_1_n_0));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___238_carry__0_i_2
       (.I0(\current_address3_inferred__0/i___76_carry__0_n_7 ),
        .I1(current_address3__1_carry_n_7),
        .I2(\current_address3_inferred__0/i__carry__1_n_7 ),
        .O(i___238_carry__0_i_2_n_0));
  (* HLUTNM = "lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    i___238_carry__0_i_3
       (.I0(\current_address3_inferred__0/i___76_carry_n_4 ),
        .I1(\current_address3_inferred__0/i__carry__0_n_4 ),
        .O(i___238_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i___238_carry__0_i_4
       (.I0(\current_address3_inferred__0/i___76_carry_n_5 ),
        .I1(\current_address3_inferred__0/i__carry__0_n_5 ),
        .O(i___238_carry__0_i_4_n_0));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___238_carry__0_i_5
       (.I0(\current_address3_inferred__0/i__carry_n_7 ),
        .I1(\current_address3_inferred__0/i__carry__1_n_5 ),
        .I2(\current_address3_inferred__0/i___76_carry__0_n_5 ),
        .I3(i___238_carry__0_i_1_n_0),
        .O(i___238_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h6669996999966696)) 
    i___238_carry__0_i_6
       (.I0(i___238_carry__0_i_2_n_0),
        .I1(\current_address3_inferred__0/i___76_carry__0_n_6 ),
        .I2(current_address5__0[1]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address3__1_carry_n_6),
        .I5(\current_address3_inferred__0/i__carry__1_n_6 ),
        .O(i___238_carry__0_i_6_n_0));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___238_carry__0_i_7
       (.I0(\current_address3_inferred__0/i___76_carry__0_n_7 ),
        .I1(current_address3__1_carry_n_7),
        .I2(\current_address3_inferred__0/i__carry__1_n_7 ),
        .I3(i___238_carry__0_i_3_n_0),
        .O(i___238_carry__0_i_7_n_0));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    i___238_carry__0_i_8
       (.I0(\current_address3_inferred__0/i___76_carry_n_4 ),
        .I1(\current_address3_inferred__0/i__carry__0_n_4 ),
        .I2(\current_address3_inferred__0/i__carry__0_n_5 ),
        .I3(\current_address3_inferred__0/i___76_carry_n_5 ),
        .O(i___238_carry__0_i_8_n_0));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___238_carry__1_i_1
       (.I0(\current_address3_inferred__0/i___166_carry_n_4 ),
        .I1(\current_address3_inferred__0/i__carry__2_n_6 ),
        .I2(\current_address3_inferred__0/i___76_carry__1_n_6 ),
        .O(i___238_carry__1_i_1_n_0));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___238_carry__1_i_2
       (.I0(\current_address3_inferred__0/i___166_carry_n_5 ),
        .I1(\current_address3_inferred__0/i__carry__2_n_7 ),
        .I2(\current_address3_inferred__0/i___76_carry__1_n_7 ),
        .O(i___238_carry__1_i_2_n_0));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___238_carry__1_i_3
       (.I0(\current_address3_inferred__0/i___166_carry_n_6 ),
        .I1(\current_address3_inferred__0/i__carry__1_n_4 ),
        .I2(\current_address3_inferred__0/i___76_carry__0_n_4 ),
        .O(i___238_carry__1_i_3_n_0));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___238_carry__1_i_4
       (.I0(\current_address3_inferred__0/i__carry_n_7 ),
        .I1(\current_address3_inferred__0/i__carry__1_n_5 ),
        .I2(\current_address3_inferred__0/i___76_carry__0_n_5 ),
        .O(i___238_carry__1_i_4_n_0));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___238_carry__1_i_5
       (.I0(\current_address3_inferred__0/i___166_carry__0_n_7 ),
        .I1(\current_address3_inferred__0/i__carry__2_n_5 ),
        .I2(\current_address3_inferred__0/i___76_carry__1_n_5 ),
        .I3(i___238_carry__1_i_1_n_0),
        .O(i___238_carry__1_i_5_n_0));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___238_carry__1_i_6
       (.I0(\current_address3_inferred__0/i___166_carry_n_4 ),
        .I1(\current_address3_inferred__0/i__carry__2_n_6 ),
        .I2(\current_address3_inferred__0/i___76_carry__1_n_6 ),
        .I3(i___238_carry__1_i_2_n_0),
        .O(i___238_carry__1_i_6_n_0));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___238_carry__1_i_7
       (.I0(\current_address3_inferred__0/i___166_carry_n_5 ),
        .I1(\current_address3_inferred__0/i__carry__2_n_7 ),
        .I2(\current_address3_inferred__0/i___76_carry__1_n_7 ),
        .I3(i___238_carry__1_i_3_n_0),
        .O(i___238_carry__1_i_7_n_0));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___238_carry__1_i_8
       (.I0(\current_address3_inferred__0/i___166_carry_n_6 ),
        .I1(\current_address3_inferred__0/i__carry__1_n_4 ),
        .I2(\current_address3_inferred__0/i___76_carry__0_n_4 ),
        .I3(i___238_carry__1_i_4_n_0),
        .O(i___238_carry__1_i_8_n_0));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___238_carry__2_i_1
       (.I0(\current_address3_inferred__0/i___166_carry__0_n_4 ),
        .I1(\current_address3_inferred__0/i__carry__3_n_6 ),
        .I2(\current_address3_inferred__0/i___76_carry__2_n_6 ),
        .O(i___238_carry__2_i_1_n_0));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___238_carry__2_i_2
       (.I0(\current_address3_inferred__0/i___166_carry__0_n_5 ),
        .I1(\current_address3_inferred__0/i__carry__3_n_7 ),
        .I2(\current_address3_inferred__0/i___76_carry__2_n_7 ),
        .O(i___238_carry__2_i_2_n_0));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___238_carry__2_i_3
       (.I0(\current_address3_inferred__0/i___166_carry__0_n_6 ),
        .I1(\current_address3_inferred__0/i__carry__2_n_4 ),
        .I2(\current_address3_inferred__0/i___76_carry__1_n_4 ),
        .O(i___238_carry__2_i_3_n_0));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___238_carry__2_i_4
       (.I0(\current_address3_inferred__0/i___166_carry__0_n_7 ),
        .I1(\current_address3_inferred__0/i__carry__2_n_5 ),
        .I2(\current_address3_inferred__0/i___76_carry__1_n_5 ),
        .O(i___238_carry__2_i_4_n_0));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___238_carry__2_i_5
       (.I0(\current_address3_inferred__0/i___166_carry__1_n_7 ),
        .I1(\current_address3_inferred__0/i__carry__3_n_5 ),
        .I2(\current_address3_inferred__0/i___76_carry__2_n_5 ),
        .I3(i___238_carry__2_i_1_n_0),
        .O(i___238_carry__2_i_5_n_0));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___238_carry__2_i_6
       (.I0(\current_address3_inferred__0/i___166_carry__0_n_4 ),
        .I1(\current_address3_inferred__0/i__carry__3_n_6 ),
        .I2(\current_address3_inferred__0/i___76_carry__2_n_6 ),
        .I3(i___238_carry__2_i_2_n_0),
        .O(i___238_carry__2_i_6_n_0));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___238_carry__2_i_7
       (.I0(\current_address3_inferred__0/i___166_carry__0_n_5 ),
        .I1(\current_address3_inferred__0/i__carry__3_n_7 ),
        .I2(\current_address3_inferred__0/i___76_carry__2_n_7 ),
        .I3(i___238_carry__2_i_3_n_0),
        .O(i___238_carry__2_i_7_n_0));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___238_carry__2_i_8
       (.I0(\current_address3_inferred__0/i___166_carry__0_n_6 ),
        .I1(\current_address3_inferred__0/i__carry__2_n_4 ),
        .I2(\current_address3_inferred__0/i___76_carry__1_n_4 ),
        .I3(i___238_carry__2_i_4_n_0),
        .O(i___238_carry__2_i_8_n_0));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___238_carry__3_i_1
       (.I0(\current_address3_inferred__0/i___166_carry__1_n_4 ),
        .I1(\current_address3_inferred__0/i__carry__4_n_6 ),
        .I2(\current_address3_inferred__0/i___76_carry__3_n_6 ),
        .O(i___238_carry__3_i_1_n_0));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___238_carry__3_i_2
       (.I0(\current_address3_inferred__0/i___166_carry__1_n_5 ),
        .I1(\current_address3_inferred__0/i__carry__4_n_7 ),
        .I2(\current_address3_inferred__0/i___76_carry__3_n_7 ),
        .O(i___238_carry__3_i_2_n_0));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___238_carry__3_i_3
       (.I0(\current_address3_inferred__0/i___166_carry__1_n_6 ),
        .I1(\current_address3_inferred__0/i__carry__3_n_4 ),
        .I2(\current_address3_inferred__0/i___76_carry__2_n_4 ),
        .O(i___238_carry__3_i_3_n_0));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___238_carry__3_i_4
       (.I0(\current_address3_inferred__0/i___166_carry__1_n_7 ),
        .I1(\current_address3_inferred__0/i__carry__3_n_5 ),
        .I2(\current_address3_inferred__0/i___76_carry__2_n_5 ),
        .O(i___238_carry__3_i_4_n_0));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___238_carry__3_i_5
       (.I0(\current_address3_inferred__0/i___166_carry__2_n_7 ),
        .I1(\current_address3_inferred__0/i__carry__4_n_5 ),
        .I2(\current_address3_inferred__0/i___76_carry__3_n_5 ),
        .I3(i___238_carry__3_i_1_n_0),
        .O(i___238_carry__3_i_5_n_0));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___238_carry__3_i_6
       (.I0(\current_address3_inferred__0/i___166_carry__1_n_4 ),
        .I1(\current_address3_inferred__0/i__carry__4_n_6 ),
        .I2(\current_address3_inferred__0/i___76_carry__3_n_6 ),
        .I3(i___238_carry__3_i_2_n_0),
        .O(i___238_carry__3_i_6_n_0));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___238_carry__3_i_7
       (.I0(\current_address3_inferred__0/i___166_carry__1_n_5 ),
        .I1(\current_address3_inferred__0/i__carry__4_n_7 ),
        .I2(\current_address3_inferred__0/i___76_carry__3_n_7 ),
        .I3(i___238_carry__3_i_3_n_0),
        .O(i___238_carry__3_i_7_n_0));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___238_carry__3_i_8
       (.I0(\current_address3_inferred__0/i___166_carry__1_n_6 ),
        .I1(\current_address3_inferred__0/i__carry__3_n_4 ),
        .I2(\current_address3_inferred__0/i___76_carry__2_n_4 ),
        .I3(i___238_carry__3_i_4_n_0),
        .O(i___238_carry__3_i_8_n_0));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___238_carry__4_i_1
       (.I0(\current_address3_inferred__0/i___166_carry__2_n_4 ),
        .I1(\current_address3_inferred__0/i__carry__5_n_6 ),
        .I2(\current_address3_inferred__0/i___76_carry__4_n_6 ),
        .O(i___238_carry__4_i_1_n_0));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___238_carry__4_i_2
       (.I0(\current_address3_inferred__0/i___166_carry__2_n_5 ),
        .I1(\current_address3_inferred__0/i__carry__5_n_7 ),
        .I2(\current_address3_inferred__0/i___76_carry__4_n_7 ),
        .O(i___238_carry__4_i_2_n_0));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___238_carry__4_i_3
       (.I0(\current_address3_inferred__0/i___166_carry__2_n_6 ),
        .I1(\current_address3_inferred__0/i__carry__4_n_4 ),
        .I2(\current_address3_inferred__0/i___76_carry__3_n_4 ),
        .O(i___238_carry__4_i_3_n_0));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___238_carry__4_i_4
       (.I0(\current_address3_inferred__0/i___166_carry__2_n_7 ),
        .I1(\current_address3_inferred__0/i__carry__4_n_5 ),
        .I2(\current_address3_inferred__0/i___76_carry__3_n_5 ),
        .O(i___238_carry__4_i_4_n_0));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___238_carry__4_i_5
       (.I0(\current_address3_inferred__0/i___166_carry__3_n_7 ),
        .I1(\current_address3_inferred__0/i__carry__5_n_5 ),
        .I2(\current_address3_inferred__0/i___76_carry__4_n_5 ),
        .I3(i___238_carry__4_i_1_n_0),
        .O(i___238_carry__4_i_5_n_0));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___238_carry__4_i_6
       (.I0(\current_address3_inferred__0/i___166_carry__2_n_4 ),
        .I1(\current_address3_inferred__0/i__carry__5_n_6 ),
        .I2(\current_address3_inferred__0/i___76_carry__4_n_6 ),
        .I3(i___238_carry__4_i_2_n_0),
        .O(i___238_carry__4_i_6_n_0));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___238_carry__4_i_7
       (.I0(\current_address3_inferred__0/i___166_carry__2_n_5 ),
        .I1(\current_address3_inferred__0/i__carry__5_n_7 ),
        .I2(\current_address3_inferred__0/i___76_carry__4_n_7 ),
        .I3(i___238_carry__4_i_3_n_0),
        .O(i___238_carry__4_i_7_n_0));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___238_carry__4_i_8
       (.I0(\current_address3_inferred__0/i___166_carry__2_n_6 ),
        .I1(\current_address3_inferred__0/i__carry__4_n_4 ),
        .I2(\current_address3_inferred__0/i___76_carry__3_n_4 ),
        .I3(i___238_carry__4_i_4_n_0),
        .O(i___238_carry__4_i_8_n_0));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___238_carry__5_i_1
       (.I0(\current_address3_inferred__0/i___166_carry__3_n_4 ),
        .I1(\current_address3_inferred__0/i__carry__6_n_6 ),
        .I2(\current_address3_inferred__0/i___76_carry__5_n_6 ),
        .O(i___238_carry__5_i_1_n_0));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___238_carry__5_i_2
       (.I0(\current_address3_inferred__0/i___166_carry__3_n_5 ),
        .I1(\current_address3_inferred__0/i__carry__6_n_7 ),
        .I2(\current_address3_inferred__0/i___76_carry__5_n_7 ),
        .O(i___238_carry__5_i_2_n_0));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___238_carry__5_i_3
       (.I0(\current_address3_inferred__0/i___166_carry__3_n_6 ),
        .I1(\current_address3_inferred__0/i__carry__5_n_4 ),
        .I2(\current_address3_inferred__0/i___76_carry__4_n_4 ),
        .O(i___238_carry__5_i_3_n_0));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___238_carry__5_i_4
       (.I0(\current_address3_inferred__0/i___166_carry__3_n_7 ),
        .I1(\current_address3_inferred__0/i__carry__5_n_5 ),
        .I2(\current_address3_inferred__0/i___76_carry__4_n_5 ),
        .O(i___238_carry__5_i_4_n_0));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___238_carry__5_i_5
       (.I0(\current_address3_inferred__0/i___166_carry__4_n_7 ),
        .I1(\current_address3_inferred__0/i__carry__6_n_5 ),
        .I2(\current_address3_inferred__0/i___76_carry__5_n_5 ),
        .I3(i___238_carry__5_i_1_n_0),
        .O(i___238_carry__5_i_5_n_0));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___238_carry__5_i_6
       (.I0(\current_address3_inferred__0/i___166_carry__3_n_4 ),
        .I1(\current_address3_inferred__0/i__carry__6_n_6 ),
        .I2(\current_address3_inferred__0/i___76_carry__5_n_6 ),
        .I3(i___238_carry__5_i_2_n_0),
        .O(i___238_carry__5_i_6_n_0));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___238_carry__5_i_7
       (.I0(\current_address3_inferred__0/i___166_carry__3_n_5 ),
        .I1(\current_address3_inferred__0/i__carry__6_n_7 ),
        .I2(\current_address3_inferred__0/i___76_carry__5_n_7 ),
        .I3(i___238_carry__5_i_3_n_0),
        .O(i___238_carry__5_i_7_n_0));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___238_carry__5_i_8
       (.I0(\current_address3_inferred__0/i___166_carry__3_n_6 ),
        .I1(\current_address3_inferred__0/i__carry__5_n_4 ),
        .I2(\current_address3_inferred__0/i___76_carry__4_n_4 ),
        .I3(i___238_carry__5_i_4_n_0),
        .O(i___238_carry__5_i_8_n_0));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___238_carry__6_i_1
       (.I0(\current_address3_inferred__0/i___166_carry__4_n_5 ),
        .I1(\current_address3_inferred__0/i__carry__7_n_7 ),
        .I2(\current_address3_inferred__0/i___76_carry__6_n_7 ),
        .O(i___238_carry__6_i_1_n_0));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___238_carry__6_i_2
       (.I0(\current_address3_inferred__0/i___166_carry__4_n_6 ),
        .I1(\current_address3_inferred__0/i__carry__6_n_4 ),
        .I2(\current_address3_inferred__0/i___76_carry__5_n_4 ),
        .O(i___238_carry__6_i_2_n_0));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    i___238_carry__6_i_3
       (.I0(\current_address3_inferred__0/i___166_carry__4_n_7 ),
        .I1(\current_address3_inferred__0/i__carry__6_n_5 ),
        .I2(\current_address3_inferred__0/i___76_carry__5_n_5 ),
        .O(i___238_carry__6_i_3_n_0));
  LUT6 #(
    .INIT(64'h9696966996696969)) 
    i___238_carry__6_i_4
       (.I0(\current_address3_inferred__0/i___76_carry__6_n_5 ),
        .I1(\current_address3_inferred__0/i__carry__7_n_1 ),
        .I2(\current_address3_inferred__0/i___166_carry__5_n_7 ),
        .I3(\current_address3_inferred__0/i___76_carry__6_n_6 ),
        .I4(\current_address3_inferred__0/i__carry__7_n_6 ),
        .I5(\current_address3_inferred__0/i___166_carry__4_n_4 ),
        .O(i___238_carry__6_i_4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___238_carry__6_i_5
       (.I0(i___238_carry__6_i_1_n_0),
        .I1(\current_address3_inferred__0/i___166_carry__4_n_4 ),
        .I2(\current_address3_inferred__0/i__carry__7_n_6 ),
        .I3(\current_address3_inferred__0/i___76_carry__6_n_6 ),
        .O(i___238_carry__6_i_5_n_0));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___238_carry__6_i_6
       (.I0(\current_address3_inferred__0/i___166_carry__4_n_5 ),
        .I1(\current_address3_inferred__0/i__carry__7_n_7 ),
        .I2(\current_address3_inferred__0/i___76_carry__6_n_7 ),
        .I3(i___238_carry__6_i_2_n_0),
        .O(i___238_carry__6_i_6_n_0));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    i___238_carry__6_i_7
       (.I0(\current_address3_inferred__0/i___166_carry__4_n_6 ),
        .I1(\current_address3_inferred__0/i__carry__6_n_4 ),
        .I2(\current_address3_inferred__0/i___76_carry__5_n_4 ),
        .I3(i___238_carry__6_i_3_n_0),
        .O(i___238_carry__6_i_7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i___238_carry_i_1
       (.I0(\current_address3_inferred__0/i___76_carry_n_6 ),
        .I1(\current_address3_inferred__0/i__carry__0_n_6 ),
        .O(i___238_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i___238_carry_i_2
       (.I0(\current_address3_inferred__0/i___76_carry_n_7 ),
        .I1(\current_address3_inferred__0/i__carry__0_n_7 ),
        .O(i___238_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hA808)) 
    i___238_carry_i_3
       (.I0(\current_address3_inferred__0/i__carry_n_4 ),
        .I1(current_address5__0[1]),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address3__1_carry_n_6),
        .O(i___238_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i___238_carry_i_4
       (.I0(\current_address3_inferred__0/i__carry_n_5 ),
        .I1(current_address3__1_carry_n_7),
        .O(i___238_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i___238_carry_i_5
       (.I0(\current_address3_inferred__0/i__carry__0_n_6 ),
        .I1(\current_address3_inferred__0/i___76_carry_n_6 ),
        .I2(\current_address3_inferred__0/i__carry__0_n_5 ),
        .I3(\current_address3_inferred__0/i___76_carry_n_5 ),
        .O(i___238_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i___238_carry_i_6
       (.I0(\current_address3_inferred__0/i__carry__0_n_7 ),
        .I1(\current_address3_inferred__0/i___76_carry_n_7 ),
        .I2(\current_address3_inferred__0/i__carry__0_n_6 ),
        .I3(\current_address3_inferred__0/i___76_carry_n_6 ),
        .O(i___238_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'hB80047FF47FFB800)) 
    i___238_carry_i_7
       (.I0(current_address3__1_carry_n_6),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[1]),
        .I3(\current_address3_inferred__0/i__carry_n_4 ),
        .I4(\current_address3_inferred__0/i__carry__0_n_7 ),
        .I5(\current_address3_inferred__0/i___76_carry_n_7 ),
        .O(i___238_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'h8788877778777888)) 
    i___238_carry_i_8
       (.I0(current_address3__1_carry_n_7),
        .I1(\current_address3_inferred__0/i__carry_n_5 ),
        .I2(current_address3__1_carry_n_6),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address5__0[1]),
        .I5(\current_address3_inferred__0/i__carry_n_4 ),
        .O(i___238_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    i___309_carry__0_i_1
       (.I0(\current_address3_inferred__0/i___238_carry__6_n_5 ),
        .I1(\current_address3_inferred__0/i___238_carry__5_n_7 ),
        .I2(\current_address3_inferred__0/i___238_carry__5_n_5 ),
        .I3(\current_address3_inferred__0/i___238_carry__6_n_7 ),
        .O(i___309_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i___309_carry__0_i_2
       (.I0(\current_address3_inferred__0/i___238_carry__6_n_6 ),
        .I1(\current_address3_inferred__0/i___238_carry__5_n_4 ),
        .I2(\current_address3_inferred__0/i___238_carry__5_n_6 ),
        .O(i___309_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i___309_carry__0_i_3
       (.I0(\current_address3_inferred__0/i___238_carry__6_n_7 ),
        .I1(\current_address3_inferred__0/i___238_carry__5_n_5 ),
        .I2(\current_address3_inferred__0/i___238_carry__5_n_7 ),
        .O(i___309_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'hC369693C96C3C369)) 
    i___309_carry__0_i_4
       (.I0(\current_address3_inferred__0/i___238_carry__6_n_5 ),
        .I1(\current_address3_inferred__0/i___238_carry__6_n_4 ),
        .I2(i___309_carry__0_i_2_n_0),
        .I3(\current_address3_inferred__0/i___238_carry__5_n_7 ),
        .I4(\current_address3_inferred__0/i___238_carry__5_n_5 ),
        .I5(\current_address3_inferred__0/i___238_carry__6_n_7 ),
        .O(i___309_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h66969699)) 
    i___309_carry__0_i_5
       (.I0(i___309_carry__0_i_8_n_0),
        .I1(\current_address3_inferred__0/i___238_carry__6_n_5 ),
        .I2(\current_address3_inferred__0/i___238_carry__5_n_6 ),
        .I3(\current_address3_inferred__0/i___238_carry__6_n_6 ),
        .I4(\current_address3_inferred__0/i___238_carry__5_n_4 ),
        .O(i___309_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    i___309_carry__0_i_6
       (.I0(\current_address3_inferred__0/i___238_carry__5_n_5 ),
        .I1(\current_address3_inferred__0/i___238_carry__5_n_7 ),
        .I2(\current_address3_inferred__0/i___238_carry__6_n_7 ),
        .I3(\current_address3_inferred__0/i___238_carry__5_n_6 ),
        .I4(\current_address3_inferred__0/i___238_carry__5_n_4 ),
        .I5(\current_address3_inferred__0/i___238_carry__6_n_6 ),
        .O(i___309_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h96969669)) 
    i___309_carry__0_i_7
       (.I0(\current_address3_inferred__0/i___238_carry__5_n_7 ),
        .I1(\current_address3_inferred__0/i___238_carry__5_n_5 ),
        .I2(\current_address3_inferred__0/i___238_carry__6_n_7 ),
        .I3(\current_address3_inferred__0/i___238_carry__5_n_4 ),
        .I4(\current_address3_inferred__0/i___238_carry__5_n_6 ),
        .O(i___309_carry__0_i_7_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    i___309_carry__0_i_8
       (.I0(\current_address3_inferred__0/i___238_carry__6_n_7 ),
        .I1(\current_address3_inferred__0/i___238_carry__5_n_5 ),
        .I2(\current_address3_inferred__0/i___238_carry__5_n_7 ),
        .O(i___309_carry__0_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___309_carry_i_1
       (.I0(\current_address3_inferred__0/i___238_carry__5_n_6 ),
        .I1(\current_address3_inferred__0/i___238_carry__5_n_4 ),
        .O(i___309_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    i___309_carry_i_2
       (.I0(\current_address3_inferred__0/i___238_carry__5_n_7 ),
        .I1(\current_address3_inferred__0/i___238_carry__5_n_4 ),
        .I2(\current_address3_inferred__0/i___238_carry__5_n_6 ),
        .O(i___309_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___309_carry_i_3
       (.I0(\current_address3_inferred__0/i___238_carry__5_n_5 ),
        .I1(\current_address3_inferred__0/i___238_carry__5_n_7 ),
        .O(i___309_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i___309_carry_i_4
       (.I0(\current_address3_inferred__0/i___238_carry__5_n_6 ),
        .O(i___309_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i___329_carry__0_i_1
       (.I0(current_address3__1_carry__0_n_4),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[7]),
        .O(i___329_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i___329_carry__0_i_2
       (.I0(current_address3__1_carry__0_n_5),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[6]),
        .O(i___329_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i___329_carry__0_i_3
       (.I0(current_address3__1_carry__0_n_6),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[5]),
        .O(i___329_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i___329_carry__0_i_4
       (.I0(current_address3__1_carry__0_n_7),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[4]),
        .O(i___329_carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    i___329_carry__0_i_5
       (.I0(current_address5__0[7]),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address3__1_carry__0_n_4),
        .O(i___329_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    i___329_carry__0_i_6
       (.I0(current_address5__0[6]),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address3__1_carry__0_n_5),
        .O(i___329_carry__0_i_6_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    i___329_carry__0_i_7
       (.I0(current_address5__0[5]),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address3__1_carry__0_n_6),
        .O(i___329_carry__0_i_7_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    i___329_carry__0_i_8
       (.I0(current_address5__0[4]),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address3__1_carry__0_n_7),
        .O(i___329_carry__0_i_8_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i___329_carry__1_i_1
       (.I0(current_address3__1_carry__1_n_4),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[11]),
        .O(i___329_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i___329_carry__1_i_2
       (.I0(current_address3__1_carry__1_n_5),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[10]),
        .O(i___329_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i___329_carry__1_i_3
       (.I0(current_address3__1_carry__1_n_6),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[9]),
        .O(i___329_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i___329_carry__1_i_4
       (.I0(current_address3__1_carry__1_n_7),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[8]),
        .O(i___329_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'hE21D)) 
    i___329_carry__1_i_5
       (.I0(current_address5__0[11]),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address3__1_carry__1_n_4),
        .I3(\current_address3_inferred__0/i___309_carry_n_5 ),
        .O(i___329_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'hE21D)) 
    i___329_carry__1_i_6
       (.I0(current_address5__0[10]),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address3__1_carry__1_n_5),
        .I3(\current_address3_inferred__0/i___309_carry_n_6 ),
        .O(i___329_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'hE21D)) 
    i___329_carry__1_i_7
       (.I0(current_address5__0[9]),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address3__1_carry__1_n_6),
        .I3(\current_address3_inferred__0/i___309_carry_n_7 ),
        .O(i___329_carry__1_i_7_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    i___329_carry__1_i_8
       (.I0(current_address5__0[8]),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address3__1_carry__1_n_7),
        .O(i___329_carry__1_i_8_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i___329_carry__2_i_1
       (.I0(current_address3__1_carry__2_n_4),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[15]),
        .O(i___329_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i___329_carry__2_i_2
       (.I0(current_address3__1_carry__2_n_5),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[14]),
        .O(i___329_carry__2_i_2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i___329_carry__2_i_3
       (.I0(current_address3__1_carry__2_n_6),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[13]),
        .O(i___329_carry__2_i_3_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i___329_carry__2_i_4
       (.I0(current_address3__1_carry__2_n_7),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[12]),
        .O(i___329_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'hE21D)) 
    i___329_carry__2_i_5
       (.I0(current_address5__0[15]),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address3__1_carry__2_n_4),
        .I3(\current_address3_inferred__0/i___309_carry__0_n_5 ),
        .O(i___329_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'hE21D)) 
    i___329_carry__2_i_6
       (.I0(current_address5__0[14]),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address3__1_carry__2_n_5),
        .I3(\current_address3_inferred__0/i___309_carry__0_n_6 ),
        .O(i___329_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'hE21D)) 
    i___329_carry__2_i_7
       (.I0(current_address5__0[13]),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address3__1_carry__2_n_6),
        .I3(\current_address3_inferred__0/i___309_carry__0_n_7 ),
        .O(i___329_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'hE21D)) 
    i___329_carry__2_i_8
       (.I0(current_address5__0[12]),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address3__1_carry__2_n_7),
        .I3(\current_address3_inferred__0/i___309_carry_n_4 ),
        .O(i___329_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'hA959)) 
    i___329_carry__3_i_1
       (.I0(\current_address3_inferred__0/i___309_carry__0_n_4 ),
        .I1(current_address5__0[16]),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address3__1_carry__3_n_7),
        .O(i___329_carry__3_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i___329_carry_i_1
       (.I0(current_address3__1_carry_n_4),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[3]),
        .O(i___329_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i___329_carry_i_2
       (.I0(current_address3__1_carry_n_5),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[2]),
        .O(i___329_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i___329_carry_i_3
       (.I0(current_address3__1_carry_n_6),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[1]),
        .O(i___329_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    i___329_carry_i_4
       (.I0(current_address5__0[3]),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address3__1_carry_n_4),
        .O(i___329_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    i___329_carry_i_5
       (.I0(current_address5__0[2]),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address3__1_carry_n_5),
        .O(i___329_carry_i_5_n_0));
  LUT3 #(
    .INIT(8'h1D)) 
    i___329_carry_i_6
       (.I0(current_address5__0[1]),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address3__1_carry_n_6),
        .O(i___329_carry_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i___329_carry_i_7
       (.I0(current_address3__1_carry_n_7),
        .O(i___329_carry_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i___369_carry__0_i_1
       (.I0(\current_address3_inferred__0/i___329_carry__3_n_7 ),
        .O(i___369_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i___369_carry__0_i_2
       (.I0(\current_address3_inferred__0/i___329_carry__2_n_5 ),
        .O(i___369_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i___369_carry__0_i_3
       (.I0(\current_address3_inferred__0/i___329_carry__2_n_6 ),
        .O(i___369_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i___369_carry_i_1
       (.I0(\current_address3_inferred__0/i___329_carry__1_n_4 ),
        .O(i___369_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFE2F322EEC0E200)) 
    i___76_carry__0_i_1
       (.I0(current_address5__0[3]),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address3__1_carry_n_4),
        .I3(i__carry__0_i_10_n_0),
        .I4(current_address3__1_carry__0_n_6),
        .I5(current_address5__0[5]),
        .O(i___76_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFE2F322EEC0E200)) 
    i___76_carry__0_i_2
       (.I0(current_address5__0[2]),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address3__1_carry_n_5),
        .I3(i__carry__0_i_11_n_0),
        .I4(current_address3__1_carry__0_n_7),
        .I5(current_address5__0[4]),
        .O(i___76_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'hFEAEAE0EF8A8A808)) 
    i___76_carry__0_i_3
       (.I0(i__carry__0_i_12_n_0),
        .I1(current_address5__0[1]),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address3__1_carry_n_6),
        .I4(current_address3__1_carry_n_4),
        .I5(current_address5__0[3]),
        .O(i___76_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9A956A65959A656A)) 
    i___76_carry__0_i_4
       (.I0(i__carry__0_i_12_n_0),
        .I1(current_address3__1_carry_n_4),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address5__0[3]),
        .I4(current_address3__1_carry_n_6),
        .I5(current_address5__0[1]),
        .O(i___76_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h6969699696966996)) 
    i___76_carry__0_i_5
       (.I0(i___76_carry__0_i_1_n_0),
        .I1(i___76_carry__0_i_9_n_0),
        .I2(i__carry__0_i_12_n_0),
        .I3(current_address5__0[4]),
        .I4(current_address3__1_carry__3_n_1),
        .I5(current_address3__1_carry__0_n_7),
        .O(i___76_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h6669996999966696)) 
    i___76_carry__0_i_6
       (.I0(i___76_carry__0_i_2_n_0),
        .I1(i__carry__0_i_10_n_0),
        .I2(current_address5__0[3]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address3__1_carry_n_4),
        .I5(i___76_carry_i_1_n_0),
        .O(i___76_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h6669996999966696)) 
    i___76_carry__0_i_7
       (.I0(i___76_carry__0_i_3_n_0),
        .I1(i__carry__0_i_11_n_0),
        .I2(current_address5__0[2]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address3__1_carry_n_5),
        .I5(i__carry_i_11_n_0),
        .O(i___76_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h69969696)) 
    i___76_carry__0_i_8
       (.I0(i__carry_i_9_n_0),
        .I1(i__carry_i_12_n_0),
        .I2(i__carry__0_i_12_n_0),
        .I3(current_address3__1_carry_n_7),
        .I4(i__carry_i_10_n_0),
        .O(i___76_carry__0_i_8_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i___76_carry__0_i_9
       (.I0(current_address3__1_carry__1_n_6),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[9]),
        .O(i___76_carry__0_i_9_n_0));
  LUT6 #(
    .INIT(64'hFEAEAE0EF8A8A808)) 
    i___76_carry__1_i_1
       (.I0(i__carry__0_i_11_n_0),
        .I1(current_address5__0[12]),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address3__1_carry__2_n_7),
        .I4(current_address3__1_carry__1_n_6),
        .I5(current_address5__0[9]),
        .O(i___76_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFACCFACCA000A0)) 
    i___76_carry__1_i_2
       (.I0(current_address5__0[6]),
        .I1(current_address3__1_carry__0_n_5),
        .I2(current_address5__0[11]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address3__1_carry__1_n_4),
        .I5(i__carry__0_i_10_n_0),
        .O(i___76_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFE2F322EEC0E200)) 
    i___76_carry__1_i_3
       (.I0(current_address5__0[5]),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address3__1_carry__0_n_6),
        .I3(i__carry__1_i_9_n_0),
        .I4(current_address3__1_carry__0_n_4),
        .I5(current_address5__0[7]),
        .O(i___76_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFACCFACCA000A0)) 
    i___76_carry__1_i_4
       (.I0(current_address5__0[4]),
        .I1(current_address3__1_carry__0_n_7),
        .I2(current_address5__0[9]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address3__1_carry__1_n_6),
        .I5(i__carry__0_i_12_n_0),
        .O(i___76_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'h6669996999966696)) 
    i___76_carry__1_i_5
       (.I0(i___76_carry__1_i_1_n_0),
        .I1(i__carry__1_i_11_n_0),
        .I2(current_address5__0[8]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address3__1_carry__1_n_7),
        .I5(i__carry__1_i_9_n_0),
        .O(i___76_carry__1_i_5_n_0));
  LUT6 #(
    .INIT(64'h6969699696966996)) 
    i___76_carry__1_i_6
       (.I0(i___76_carry__1_i_2_n_0),
        .I1(i__carry__2_i_9_n_0),
        .I2(i__carry__0_i_11_n_0),
        .I3(current_address5__0[9]),
        .I4(current_address3__1_carry__3_n_1),
        .I5(current_address3__1_carry__1_n_6),
        .O(i___76_carry__1_i_6_n_0));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    i___76_carry__1_i_7
       (.I0(i___76_carry__1_i_3_n_0),
        .I1(current_address3__1_carry__1_n_4),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address5__0[11]),
        .I4(i__carry__0_i_12_n_0),
        .I5(i__carry__0_i_10_n_0),
        .O(i___76_carry__1_i_7_n_0));
  LUT6 #(
    .INIT(64'h6969699696966996)) 
    i___76_carry__1_i_8
       (.I0(i___76_carry__1_i_4_n_0),
        .I1(i__carry__1_i_9_n_0),
        .I2(i__carry__0_i_11_n_0),
        .I3(current_address5__0[5]),
        .I4(current_address3__1_carry__3_n_1),
        .I5(current_address3__1_carry__0_n_6),
        .O(i___76_carry__1_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFCBBB8B8883000)) 
    i___76_carry__2_i_1
       (.I0(current_address3__1_carry__3_n_7),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[16]),
        .I3(current_address5__0[11]),
        .I4(current_address3__1_carry__1_n_4),
        .I5(i__carry__1_i_11_n_0),
        .O(i___76_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'hFEAEAE0EF8A8A808)) 
    i___76_carry__2_i_2
       (.I0(i__carry__1_i_9_n_0),
        .I1(current_address5__0[15]),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address3__1_carry__2_n_4),
        .I4(current_address3__1_carry__2_n_7),
        .I5(current_address5__0[12]),
        .O(i___76_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'hFEAEAE0EF8A8A808)) 
    i___76_carry__2_i_3
       (.I0(i___76_carry__0_i_9_n_0),
        .I1(current_address5__0[14]),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address3__1_carry__2_n_5),
        .I4(current_address3__1_carry__1_n_4),
        .I5(current_address5__0[11]),
        .O(i___76_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFE2F322EEC0E200)) 
    i___76_carry__2_i_4
       (.I0(current_address5__0[8]),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address3__1_carry__1_n_7),
        .I3(i__carry__1_i_11_n_0),
        .I4(current_address3__1_carry__1_n_5),
        .I5(current_address5__0[10]),
        .O(i___76_carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    i___76_carry__2_i_5
       (.I0(i___76_carry__2_i_1_n_0),
        .I1(current_address3__1_carry__3_n_6),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address5__0[17]),
        .I4(i__carry__2_i_9_n_0),
        .I5(i__carry__2_i_13_n_0),
        .O(i___76_carry__2_i_5_n_0));
  LUT6 #(
    .INIT(64'h6996696969969696)) 
    i___76_carry__2_i_6
       (.I0(i___76_carry__2_i_2_n_0),
        .I1(i__carry__1_i_10_n_0),
        .I2(i__carry__1_i_11_n_0),
        .I3(current_address3__1_carry__3_n_7),
        .I4(current_address3__1_carry__3_n_1),
        .I5(current_address5__0[16]),
        .O(i___76_carry__2_i_6_n_0));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    i___76_carry__2_i_7
       (.I0(i___76_carry__2_i_3_n_0),
        .I1(current_address3__1_carry__2_n_4),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address5__0[15]),
        .I4(i__carry__1_i_9_n_0),
        .I5(i__carry__2_i_9_n_0),
        .O(i___76_carry__2_i_7_n_0));
  LUT6 #(
    .INIT(64'h656A9A959A95656A)) 
    i___76_carry__2_i_8
       (.I0(i___76_carry__2_i_4_n_0),
        .I1(current_address3__1_carry__2_n_5),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address5__0[14]),
        .I4(i___76_carry__0_i_9_n_0),
        .I5(i__carry__1_i_10_n_0),
        .O(i___76_carry__2_i_8_n_0));
  LUT6 #(
    .INIT(64'hCCFA00FACCA000A0)) 
    i___76_carry__3_i_1
       (.I0(current_address5__0[15]),
        .I1(current_address3__1_carry__2_n_4),
        .I2(current_address5__0[17]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address3__1_carry__3_n_6),
        .I5(current_address5__0[20]),
        .O(i___76_carry__3_i_1_n_0));
  LUT6 #(
    .INIT(64'h8F8F8F808F808080)) 
    i___76_carry__3_i_2
       (.I0(current_address3__1_carry__3_n_7),
        .I1(current_address3__1_carry__2_n_5),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address5__0[14]),
        .I4(current_address5__0[16]),
        .I5(current_address5__0[19]),
        .O(i___76_carry__3_i_2_n_0));
  LUT6 #(
    .INIT(64'hCCFA00FACCA000A0)) 
    i___76_carry__3_i_3
       (.I0(current_address5__0[13]),
        .I1(current_address3__1_carry__2_n_6),
        .I2(current_address5__0[15]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address3__1_carry__2_n_4),
        .I5(current_address5__0[18]),
        .O(i___76_carry__3_i_3_n_0));
  LUT6 #(
    .INIT(64'hFEAEAE0EF8A8A808)) 
    i___76_carry__3_i_4
       (.I0(i__carry__2_i_9_n_0),
        .I1(current_address5__0[17]),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address3__1_carry__3_n_6),
        .I4(current_address3__1_carry__2_n_5),
        .I5(current_address5__0[14]),
        .O(i___76_carry__3_i_4_n_0));
  LUT6 #(
    .INIT(64'h5A665A995A995A66)) 
    i___76_carry__3_i_5
       (.I0(i___76_carry__3_i_1_n_0),
        .I1(current_address5__0[16]),
        .I2(current_address3__1_carry__3_n_7),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address5__0[18]),
        .I5(current_address5__0[21]),
        .O(i___76_carry__3_i_5_n_0));
  LUT6 #(
    .INIT(64'hA659A95656A959A6)) 
    i___76_carry__3_i_6
       (.I0(i___76_carry__3_i_2_n_0),
        .I1(current_address5__0[20]),
        .I2(current_address3__1_carry__3_n_1),
        .I3(i__carry__2_i_11_n_0),
        .I4(current_address5__0[17]),
        .I5(current_address3__1_carry__3_n_6),
        .O(i___76_carry__3_i_6_n_0));
  LUT6 #(
    .INIT(64'hA659A95656A959A6)) 
    i___76_carry__3_i_7
       (.I0(i___76_carry__3_i_3_n_0),
        .I1(current_address5__0[19]),
        .I2(current_address3__1_carry__3_n_1),
        .I3(i__carry__2_i_13_n_0),
        .I4(current_address5__0[16]),
        .I5(current_address3__1_carry__3_n_7),
        .O(i___76_carry__3_i_7_n_0));
  LUT6 #(
    .INIT(64'hA659A95656A959A6)) 
    i___76_carry__3_i_8
       (.I0(i___76_carry__3_i_4_n_0),
        .I1(current_address5__0[18]),
        .I2(current_address3__1_carry__3_n_1),
        .I3(i__carry__1_i_11_n_0),
        .I4(current_address5__0[15]),
        .I5(current_address3__1_carry__2_n_4),
        .O(i___76_carry__3_i_8_n_0));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h00E8)) 
    i___76_carry__4_i_1
       (.I0(current_address5__0[21]),
        .I1(current_address5__0[24]),
        .I2(current_address5__0[19]),
        .I3(current_address3__1_carry__3_n_1),
        .O(i___76_carry__4_i_1_n_0));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h00E8)) 
    i___76_carry__4_i_2
       (.I0(current_address5__0[20]),
        .I1(current_address5__0[23]),
        .I2(current_address5__0[18]),
        .I3(current_address3__1_carry__3_n_1),
        .O(i___76_carry__4_i_2_n_0));
  LUT4 #(
    .INIT(16'h3220)) 
    i___76_carry__4_i_3
       (.I0(current_address5__0[22]),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[17]),
        .I3(current_address5__0[19]),
        .O(i___76_carry__4_i_3_n_0));
  LUT4 #(
    .INIT(16'h00E8)) 
    i___76_carry__4_i_4
       (.I0(current_address5__0[18]),
        .I1(current_address5__0[21]),
        .I2(current_address5__0[16]),
        .I3(current_address3__1_carry__3_n_1),
        .O(i___76_carry__4_i_4_n_0));
  (* HLUTNM = "lutpair13" *) 
  LUT5 #(
    .INIT(32'hFF690096)) 
    i___76_carry__4_i_5
       (.I0(current_address5__0[22]),
        .I1(current_address5__0[25]),
        .I2(current_address5__0[20]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(i___76_carry__4_i_1_n_0),
        .O(i___76_carry__4_i_5_n_0));
  (* HLUTNM = "lutpair12" *) 
  LUT5 #(
    .INIT(32'hFF690096)) 
    i___76_carry__4_i_6
       (.I0(current_address5__0[21]),
        .I1(current_address5__0[24]),
        .I2(current_address5__0[19]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(i___76_carry__4_i_2_n_0),
        .O(i___76_carry__4_i_6_n_0));
  (* HLUTNM = "lutpair11" *) 
  LUT5 #(
    .INIT(32'hFF690096)) 
    i___76_carry__4_i_7
       (.I0(current_address5__0[20]),
        .I1(current_address5__0[23]),
        .I2(current_address5__0[18]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(i___76_carry__4_i_3_n_0),
        .O(i___76_carry__4_i_7_n_0));
  LUT6 #(
    .INIT(64'h5A665A995A995A66)) 
    i___76_carry__4_i_8
       (.I0(i___76_carry__4_i_4_n_0),
        .I1(current_address5__0[17]),
        .I2(current_address3__1_carry__3_n_6),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address5__0[19]),
        .I5(current_address5__0[22]),
        .O(i___76_carry__4_i_8_n_0));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h00E8)) 
    i___76_carry__5_i_1
       (.I0(current_address5__0[25]),
        .I1(current_address5__0[28]),
        .I2(current_address5__0[23]),
        .I3(current_address3__1_carry__3_n_1),
        .O(i___76_carry__5_i_1_n_0));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h00E8)) 
    i___76_carry__5_i_2
       (.I0(current_address5__0[24]),
        .I1(current_address5__0[27]),
        .I2(current_address5__0[22]),
        .I3(current_address3__1_carry__3_n_1),
        .O(i___76_carry__5_i_2_n_0));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h00E8)) 
    i___76_carry__5_i_3
       (.I0(current_address5__0[23]),
        .I1(current_address5__0[26]),
        .I2(current_address5__0[21]),
        .I3(current_address3__1_carry__3_n_1),
        .O(i___76_carry__5_i_3_n_0));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h00E8)) 
    i___76_carry__5_i_4
       (.I0(current_address5__0[22]),
        .I1(current_address5__0[25]),
        .I2(current_address5__0[20]),
        .I3(current_address3__1_carry__3_n_1),
        .O(i___76_carry__5_i_4_n_0));
  (* HLUTNM = "lutpair17" *) 
  LUT5 #(
    .INIT(32'hFF690096)) 
    i___76_carry__5_i_5
       (.I0(current_address5__0[26]),
        .I1(current_address5__0[29]),
        .I2(current_address5__0[24]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(i___76_carry__5_i_1_n_0),
        .O(i___76_carry__5_i_5_n_0));
  (* HLUTNM = "lutpair16" *) 
  LUT5 #(
    .INIT(32'hFF690096)) 
    i___76_carry__5_i_6
       (.I0(current_address5__0[25]),
        .I1(current_address5__0[28]),
        .I2(current_address5__0[23]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(i___76_carry__5_i_2_n_0),
        .O(i___76_carry__5_i_6_n_0));
  (* HLUTNM = "lutpair15" *) 
  LUT5 #(
    .INIT(32'hFF690096)) 
    i___76_carry__5_i_7
       (.I0(current_address5__0[24]),
        .I1(current_address5__0[27]),
        .I2(current_address5__0[22]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(i___76_carry__5_i_3_n_0),
        .O(i___76_carry__5_i_7_n_0));
  (* HLUTNM = "lutpair14" *) 
  LUT5 #(
    .INIT(32'hFF690096)) 
    i___76_carry__5_i_8
       (.I0(current_address5__0[23]),
        .I1(current_address5__0[26]),
        .I2(current_address5__0[21]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(i___76_carry__5_i_4_n_0),
        .O(i___76_carry__5_i_8_n_0));
  LUT4 #(
    .INIT(16'h00E8)) 
    i___76_carry__6_i_1
       (.I0(current_address5__0[27]),
        .I1(current_address5__0[30]),
        .I2(current_address5__0[25]),
        .I3(current_address3__1_carry__3_n_1),
        .O(i___76_carry__6_i_1_n_0));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h00E8)) 
    i___76_carry__6_i_2
       (.I0(current_address5__0[26]),
        .I1(current_address5__0[29]),
        .I2(current_address5__0[24]),
        .I3(current_address3__1_carry__3_n_1),
        .O(i___76_carry__6_i_2_n_0));
  LUT5 #(
    .INIT(32'h00960066)) 
    i___76_carry__6_i_3
       (.I0(current_address5__0[29]),
        .I1(current_address5__0[27]),
        .I2(current_address5__0[28]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address5__0[26]),
        .O(i___76_carry__6_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000E817000017E8)) 
    i___76_carry__6_i_4
       (.I0(current_address5__0[25]),
        .I1(current_address5__0[30]),
        .I2(current_address5__0[27]),
        .I3(current_address5__0[28]),
        .I4(current_address3__1_carry__3_n_1),
        .I5(current_address5__0[26]),
        .O(i___76_carry__6_i_4_n_0));
  LUT5 #(
    .INIT(32'hA6A9A9A6)) 
    i___76_carry__6_i_5
       (.I0(i___76_carry__6_i_2_n_0),
        .I1(current_address5__0[30]),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address5__0[25]),
        .I4(current_address5__0[27]),
        .O(i___76_carry__6_i_5_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i___76_carry_i_1
       (.I0(current_address3__1_carry__0_n_6),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[5]),
        .O(i___76_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i___76_carry_i_2
       (.I0(current_address3__1_carry__0_n_7),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[4]),
        .O(i___76_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i___76_carry_i_3
       (.I0(current_address3__1_carry_n_4),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[3]),
        .O(i___76_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9999A55A6666A55A)) 
    i___76_carry_i_4
       (.I0(current_address3__1_carry_n_7),
        .I1(current_address3__1_carry_n_5),
        .I2(current_address5__0[2]),
        .I3(current_address5__0[5]),
        .I4(current_address3__1_carry__3_n_1),
        .I5(current_address3__1_carry__0_n_6),
        .O(i___76_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    i___76_carry_i_5
       (.I0(current_address5__0[4]),
        .I1(current_address3__1_carry__0_n_7),
        .I2(current_address5__0[1]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address3__1_carry_n_6),
        .O(i___76_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    i___76_carry_i_6
       (.I0(current_address5__0[3]),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address3__1_carry_n_4),
        .I3(current_address3__1_carry_n_7),
        .O(i___76_carry_i_6_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i___76_carry_i_7
       (.I0(current_address3__1_carry_n_5),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[2]),
        .O(i___76_carry_i_7_n_0));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    i__carry__0_i_1
       (.I0(current_address3__1_carry__0_n_7),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[4]),
        .I3(current_address5__0[6]),
        .I4(current_address3__1_carry__0_n_5),
        .I5(i__carry__0_i_10_n_0),
        .O(i__carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i__carry__0_i_10
       (.I0(current_address3__1_carry__1_n_7),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[8]),
        .O(i__carry__0_i_10_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i__carry__0_i_11
       (.I0(current_address3__1_carry__0_n_4),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[7]),
        .O(i__carry__0_i_11_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i__carry__0_i_12
       (.I0(current_address3__1_carry__0_n_5),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[6]),
        .O(i__carry__0_i_12_n_0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 i__carry__0_i_13
       (.CI(i__carry__0_i_9_n_0),
        .CO({i__carry__0_i_13_n_0,NLW_i__carry__0_i_13_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(current_address5__0[12:9]),
        .S({i__carry__0_i_18_n_0,i__carry__0_i_19_n_0,i__carry__0_i_20_n_0,i__carry__0_i_21_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_14
       (.I0(current_address3__1_carry__1_n_7),
        .O(i__carry__0_i_14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_15
       (.I0(current_address3__1_carry__0_n_4),
        .O(i__carry__0_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_16
       (.I0(current_address3__1_carry__0_n_5),
        .O(i__carry__0_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_17
       (.I0(current_address3__1_carry__0_n_6),
        .O(i__carry__0_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_18
       (.I0(current_address3__1_carry__2_n_7),
        .O(i__carry__0_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_19
       (.I0(current_address3__1_carry__1_n_4),
        .O(i__carry__0_i_19_n_0));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    i__carry__0_i_2
       (.I0(current_address3__1_carry_n_4),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[3]),
        .I3(current_address5__0[5]),
        .I4(current_address3__1_carry__0_n_6),
        .I5(i__carry__0_i_11_n_0),
        .O(i__carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_20
       (.I0(current_address3__1_carry__1_n_5),
        .O(i__carry__0_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_21
       (.I0(current_address3__1_carry__1_n_6),
        .O(i__carry__0_i_21_n_0));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    i__carry__0_i_3
       (.I0(current_address3__1_carry_n_5),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[2]),
        .I3(current_address5__0[4]),
        .I4(current_address3__1_carry__0_n_7),
        .I5(i__carry__0_i_12_n_0),
        .O(i__carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    i__carry__0_i_4
       (.I0(current_address3__1_carry_n_6),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[1]),
        .I3(current_address5__0[3]),
        .I4(current_address3__1_carry_n_4),
        .I5(i___76_carry_i_1_n_0),
        .O(i__carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9996669666699969)) 
    i__carry__0_i_5
       (.I0(i__carry__0_i_1_n_0),
        .I1(i__carry__0_i_11_n_0),
        .I2(current_address5__0[9]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address3__1_carry__1_n_6),
        .I5(i___76_carry_i_1_n_0),
        .O(i__carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h9996669666699969)) 
    i__carry__0_i_6
       (.I0(i__carry__0_i_2_n_0),
        .I1(i__carry__0_i_12_n_0),
        .I2(current_address5__0[4]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address3__1_carry__0_n_7),
        .I5(i__carry__0_i_10_n_0),
        .O(i__carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'hA95956A656A6A959)) 
    i__carry__0_i_7
       (.I0(i__carry__0_i_3_n_0),
        .I1(current_address5__0[3]),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address3__1_carry_n_4),
        .I4(i___76_carry_i_1_n_0),
        .I5(i__carry__0_i_11_n_0),
        .O(i__carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'hA95956A656A6A959)) 
    i__carry__0_i_8
       (.I0(i__carry__0_i_4_n_0),
        .I1(current_address5__0[2]),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address3__1_carry_n_5),
        .I4(i__carry_i_11_n_0),
        .I5(i__carry__0_i_12_n_0),
        .O(i__carry__0_i_8_n_0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 i__carry__0_i_9
       (.CI(i__carry_i_8_n_0),
        .CO({i__carry__0_i_9_n_0,NLW_i__carry__0_i_9_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(current_address5__0[8:5]),
        .S({i__carry__0_i_14_n_0,i__carry__0_i_15_n_0,i__carry__0_i_16_n_0,i__carry__0_i_17_n_0}));
  LUT6 #(
    .INIT(64'hB8FF88FC30BB00B8)) 
    i__carry__1_i_1
       (.I0(current_address3__1_carry__1_n_7),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[8]),
        .I3(i__carry__1_i_9_n_0),
        .I4(current_address5__0[12]),
        .I5(current_address3__1_carry__2_n_7),
        .O(i__carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i__carry__1_i_10
       (.I0(current_address3__1_carry__1_n_4),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[11]),
        .O(i__carry__1_i_10_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i__carry__1_i_11
       (.I0(current_address3__1_carry__2_n_6),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[13]),
        .O(i__carry__1_i_11_n_0));
  LUT6 #(
    .INIT(64'h8A80EAE08F8AEFEA)) 
    i__carry__1_i_2
       (.I0(i__carry__0_i_11_n_0),
        .I1(current_address3__1_carry__1_n_4),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address5__0[11]),
        .I4(current_address3__1_carry__1_n_6),
        .I5(current_address5__0[9]),
        .O(i__carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'hB8BBFCFF003088B8)) 
    i__carry__1_i_3
       (.I0(current_address3__1_carry__0_n_5),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[6]),
        .I3(current_address5__0[8]),
        .I4(current_address3__1_carry__1_n_7),
        .I5(i__carry__1_i_9_n_0),
        .O(i__carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'hB8FF88FC30BB00B8)) 
    i__carry__1_i_4
       (.I0(current_address3__1_carry__0_n_6),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[5]),
        .I3(i__carry__0_i_11_n_0),
        .I4(current_address5__0[9]),
        .I5(current_address3__1_carry__1_n_6),
        .O(i__carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'hA95956A656A6A959)) 
    i__carry__1_i_5
       (.I0(i__carry__1_i_1_n_0),
        .I1(current_address5__0[9]),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address3__1_carry__1_n_6),
        .I4(i__carry__1_i_10_n_0),
        .I5(i__carry__1_i_11_n_0),
        .O(i__carry__1_i_5_n_0));
  LUT6 #(
    .INIT(64'h9996669666699969)) 
    i__carry__1_i_6
       (.I0(i__carry__1_i_2_n_0),
        .I1(i__carry__1_i_9_n_0),
        .I2(current_address5__0[12]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address3__1_carry__2_n_7),
        .I5(i__carry__0_i_10_n_0),
        .O(i__carry__1_i_6_n_0));
  LUT6 #(
    .INIT(64'hA95956A656A6A959)) 
    i__carry__1_i_7
       (.I0(i__carry__1_i_3_n_0),
        .I1(current_address5__0[9]),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address3__1_carry__1_n_6),
        .I4(i__carry__1_i_10_n_0),
        .I5(i__carry__0_i_11_n_0),
        .O(i__carry__1_i_7_n_0));
  LUT6 #(
    .INIT(64'hA95956A656A6A959)) 
    i__carry__1_i_8
       (.I0(i__carry__1_i_4_n_0),
        .I1(current_address5__0[6]),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address3__1_carry__0_n_5),
        .I4(i__carry__0_i_10_n_0),
        .I5(i__carry__1_i_9_n_0),
        .O(i__carry__1_i_8_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i__carry__1_i_9
       (.I0(current_address3__1_carry__1_n_5),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[10]),
        .O(i__carry__1_i_9_n_0));
  LUT6 #(
    .INIT(64'h8A80EAE08F8AEFEA)) 
    i__carry__2_i_1
       (.I0(i__carry__2_i_9_n_0),
        .I1(current_address3__1_carry__3_n_7),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address5__0[16]),
        .I4(current_address3__1_carry__2_n_5),
        .I5(current_address5__0[14]),
        .O(i__carry__2_i_1_n_0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 i__carry__2_i_10
       (.CI(i__carry__0_i_13_n_0),
        .CO({i__carry__2_i_10_n_0,NLW_i__carry__2_i_10_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(current_address5__0[16:13]),
        .S({i__carry__2_i_14_n_0,i__carry__2_i_15_n_0,i__carry__2_i_16_n_0,i__carry__2_i_17_n_0}));
  LUT3 #(
    .INIT(8'hB8)) 
    i__carry__2_i_11
       (.I0(current_address3__1_carry__2_n_4),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[15]),
        .O(i__carry__2_i_11_n_0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 i__carry__2_i_12
       (.CI(i__carry__2_i_10_n_0),
        .CO({i__carry__2_i_12_n_0,NLW_i__carry__2_i_12_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(current_address5__0[20:17]),
        .S({current_address3__1_carry__3_n_1,current_address3__1_carry__3_n_1,current_address3__1_carry__3_n_1,i__carry__2_i_18_n_0}));
  LUT3 #(
    .INIT(8'hB8)) 
    i__carry__2_i_13
       (.I0(current_address3__1_carry__2_n_5),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[14]),
        .O(i__carry__2_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_14
       (.I0(current_address3__1_carry__3_n_7),
        .O(i__carry__2_i_14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_15
       (.I0(current_address3__1_carry__2_n_4),
        .O(i__carry__2_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_16
       (.I0(current_address3__1_carry__2_n_5),
        .O(i__carry__2_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_17
       (.I0(current_address3__1_carry__2_n_6),
        .O(i__carry__2_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_18
       (.I0(current_address3__1_carry__3_n_6),
        .O(i__carry__2_i_18_n_0));
  LUT6 #(
    .INIT(64'hB8FF88FC30BB00B8)) 
    i__carry__2_i_2
       (.I0(current_address3__1_carry__1_n_4),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[11]),
        .I3(i__carry__1_i_11_n_0),
        .I4(current_address5__0[15]),
        .I5(current_address3__1_carry__2_n_4),
        .O(i__carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'hAFAFBB220A0ABB22)) 
    i__carry__2_i_3
       (.I0(i__carry__1_i_9_n_0),
        .I1(current_address5__0[12]),
        .I2(current_address3__1_carry__2_n_7),
        .I3(current_address5__0[14]),
        .I4(current_address3__1_carry__3_n_1),
        .I5(current_address3__1_carry__2_n_5),
        .O(i__carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFF533F533500050)) 
    i__carry__2_i_4
       (.I0(current_address5__0[11]),
        .I1(current_address3__1_carry__1_n_4),
        .I2(current_address5__0[9]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address3__1_carry__1_n_6),
        .I5(i__carry__1_i_11_n_0),
        .O(i__carry__2_i_4_n_0));
  LUT6 #(
    .INIT(64'h9996669666699969)) 
    i__carry__2_i_5
       (.I0(i__carry__2_i_1_n_0),
        .I1(i__carry__2_i_11_n_0),
        .I2(current_address5__0[17]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address3__1_carry__3_n_6),
        .I5(i__carry__1_i_11_n_0),
        .O(i__carry__2_i_5_n_0));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    i__carry__2_i_6
       (.I0(i__carry__2_i_2_n_0),
        .I1(i__carry__2_i_9_n_0),
        .I2(i__carry__2_i_13_n_0),
        .I3(current_address3__1_carry__3_n_7),
        .I4(current_address3__1_carry__3_n_1),
        .I5(current_address5__0[16]),
        .O(i__carry__2_i_6_n_0));
  LUT6 #(
    .INIT(64'h9669969696696969)) 
    i__carry__2_i_7
       (.I0(i__carry__2_i_3_n_0),
        .I1(i__carry__1_i_11_n_0),
        .I2(i__carry__2_i_11_n_0),
        .I3(current_address3__1_carry__1_n_4),
        .I4(current_address3__1_carry__3_n_1),
        .I5(current_address5__0[11]),
        .O(i__carry__2_i_7_n_0));
  LUT6 #(
    .INIT(64'h9996669666699969)) 
    i__carry__2_i_8
       (.I0(i__carry__2_i_4_n_0),
        .I1(i__carry__2_i_9_n_0),
        .I2(current_address5__0[14]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address3__1_carry__2_n_5),
        .I5(i__carry__1_i_9_n_0),
        .O(i__carry__2_i_8_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i__carry__2_i_9
       (.I0(current_address3__1_carry__2_n_7),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[12]),
        .O(i__carry__2_i_9_n_0));
  LUT5 #(
    .INIT(32'hFB51BA10)) 
    i__carry__3_i_1
       (.I0(current_address3__1_carry__3_n_1),
        .I1(current_address5__0[18]),
        .I2(current_address5__0[20]),
        .I3(current_address3__1_carry__3_n_7),
        .I4(current_address5__0[16]),
        .O(i__carry__3_i_1_n_0));
  LUT6 #(
    .INIT(64'h33F500F533500050)) 
    i__carry__3_i_2
       (.I0(current_address5__0[17]),
        .I1(current_address3__1_carry__3_n_6),
        .I2(current_address5__0[15]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address3__1_carry__2_n_4),
        .I5(current_address5__0[19]),
        .O(i__carry__3_i_2_n_0));
  LUT6 #(
    .INIT(64'h00AFCCAF000ACC0A)) 
    i__carry__3_i_3
       (.I0(current_address5__0[14]),
        .I1(current_address3__1_carry__2_n_5),
        .I2(current_address5__0[16]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address3__1_carry__3_n_7),
        .I5(current_address5__0[18]),
        .O(i__carry__3_i_3_n_0));
  LUT6 #(
    .INIT(64'h8A80EAE08F8AEFEA)) 
    i__carry__3_i_4
       (.I0(i__carry__1_i_11_n_0),
        .I1(current_address3__1_carry__3_n_6),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address5__0[17]),
        .I4(current_address3__1_carry__2_n_4),
        .I5(current_address5__0[15]),
        .O(i__carry__3_i_4_n_0));
  LUT6 #(
    .INIT(64'hA599A566A566A599)) 
    i__carry__3_i_5
       (.I0(i__carry__3_i_1_n_0),
        .I1(current_address5__0[17]),
        .I2(current_address3__1_carry__3_n_6),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address5__0[19]),
        .I5(current_address5__0[21]),
        .O(i__carry__3_i_5_n_0));
  LUT6 #(
    .INIT(64'hA599A566A566A599)) 
    i__carry__3_i_6
       (.I0(i__carry__3_i_2_n_0),
        .I1(current_address5__0[16]),
        .I2(current_address3__1_carry__3_n_7),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address5__0[18]),
        .I5(current_address5__0[20]),
        .O(i__carry__3_i_6_n_0));
  LUT6 #(
    .INIT(64'h6696999666699969)) 
    i__carry__3_i_7
       (.I0(i__carry__3_i_3_n_0),
        .I1(i__carry__2_i_11_n_0),
        .I2(current_address5__0[17]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address3__1_carry__3_n_6),
        .I5(current_address5__0[19]),
        .O(i__carry__3_i_7_n_0));
  LUT6 #(
    .INIT(64'h6696999666699969)) 
    i__carry__3_i_8
       (.I0(i__carry__3_i_4_n_0),
        .I1(i__carry__2_i_13_n_0),
        .I2(current_address5__0[16]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address3__1_carry__3_n_7),
        .I5(current_address5__0[18]),
        .O(i__carry__3_i_8_n_0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 i__carry__3_i_9
       (.CI(i__carry__2_i_12_n_0),
        .CO({i__carry__3_i_9_n_0,NLW_i__carry__3_i_9_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(current_address5__0[24:21]),
        .S({current_address3__1_carry__3_n_1,current_address3__1_carry__3_n_1,current_address3__1_carry__3_n_1,current_address3__1_carry__3_n_1}));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h5110)) 
    i__carry__4_i_1
       (.I0(current_address3__1_carry__3_n_1),
        .I1(current_address5__0[22]),
        .I2(current_address5__0[20]),
        .I3(current_address5__0[24]),
        .O(i__carry__4_i_1_n_0));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h5110)) 
    i__carry__4_i_2
       (.I0(current_address3__1_carry__3_n_1),
        .I1(current_address5__0[21]),
        .I2(current_address5__0[19]),
        .I3(current_address5__0[23]),
        .O(i__carry__4_i_2_n_0));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h5110)) 
    i__carry__4_i_3
       (.I0(current_address3__1_carry__3_n_1),
        .I1(current_address5__0[20]),
        .I2(current_address5__0[18]),
        .I3(current_address5__0[22]),
        .O(i__carry__4_i_3_n_0));
  LUT5 #(
    .INIT(32'hFB51BA10)) 
    i__carry__4_i_4
       (.I0(current_address3__1_carry__3_n_1),
        .I1(current_address5__0[19]),
        .I2(current_address5__0[21]),
        .I3(current_address3__1_carry__3_n_6),
        .I4(current_address5__0[17]),
        .O(i__carry__4_i_4_n_0));
  (* HLUTNM = "lutpair6" *) 
  LUT5 #(
    .INIT(32'h2112DEED)) 
    i__carry__4_i_5
       (.I0(current_address5__0[21]),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[23]),
        .I3(current_address5__0[25]),
        .I4(i__carry__4_i_1_n_0),
        .O(i__carry__4_i_5_n_0));
  LUT5 #(
    .INIT(32'h59565659)) 
    i__carry__4_i_6
       (.I0(i__carry__4_i_2_n_0),
        .I1(current_address5__0[22]),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address5__0[20]),
        .I4(current_address5__0[24]),
        .O(i__carry__4_i_6_n_0));
  LUT5 #(
    .INIT(32'h59565659)) 
    i__carry__4_i_7
       (.I0(i__carry__4_i_3_n_0),
        .I1(current_address5__0[21]),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address5__0[19]),
        .I4(current_address5__0[23]),
        .O(i__carry__4_i_7_n_0));
  LUT5 #(
    .INIT(32'h59565659)) 
    i__carry__4_i_8
       (.I0(i__carry__4_i_4_n_0),
        .I1(current_address5__0[18]),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address5__0[20]),
        .I4(current_address5__0[22]),
        .O(i__carry__4_i_8_n_0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 i__carry__4_i_9
       (.CI(i__carry__3_i_9_n_0),
        .CO({i__carry__4_i_9_n_0,NLW_i__carry__4_i_9_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(current_address5__0[28:25]),
        .S({current_address3__1_carry__3_n_1,current_address3__1_carry__3_n_1,current_address3__1_carry__3_n_1,current_address3__1_carry__3_n_1}));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h5110)) 
    i__carry__5_i_1
       (.I0(current_address3__1_carry__3_n_1),
        .I1(current_address5__0[26]),
        .I2(current_address5__0[28]),
        .I3(current_address5__0[24]),
        .O(i__carry__5_i_1_n_0));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h4504)) 
    i__carry__5_i_2
       (.I0(current_address3__1_carry__3_n_1),
        .I1(current_address5__0[27]),
        .I2(current_address5__0[25]),
        .I3(current_address5__0[23]),
        .O(i__carry__5_i_2_n_0));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h4504)) 
    i__carry__5_i_3
       (.I0(current_address3__1_carry__3_n_1),
        .I1(current_address5__0[26]),
        .I2(current_address5__0[24]),
        .I3(current_address5__0[22]),
        .O(i__carry__5_i_3_n_0));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h2302)) 
    i__carry__5_i_4
       (.I0(current_address5__0[21]),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[23]),
        .I3(current_address5__0[25]),
        .O(i__carry__5_i_4_n_0));
  (* HLUTNM = "lutpair10" *) 
  LUT5 #(
    .INIT(32'h4114BEEB)) 
    i__carry__5_i_5
       (.I0(current_address3__1_carry__3_n_1),
        .I1(current_address5__0[27]),
        .I2(current_address5__0[29]),
        .I3(current_address5__0[25]),
        .I4(i__carry__5_i_1_n_0),
        .O(i__carry__5_i_5_n_0));
  (* HLUTNM = "lutpair9" *) 
  LUT5 #(
    .INIT(32'h4114BEEB)) 
    i__carry__5_i_6
       (.I0(current_address3__1_carry__3_n_1),
        .I1(current_address5__0[26]),
        .I2(current_address5__0[28]),
        .I3(current_address5__0[24]),
        .I4(i__carry__5_i_2_n_0),
        .O(i__carry__5_i_6_n_0));
  (* HLUTNM = "lutpair8" *) 
  LUT5 #(
    .INIT(32'h4114BEEB)) 
    i__carry__5_i_7
       (.I0(current_address3__1_carry__3_n_1),
        .I1(current_address5__0[27]),
        .I2(current_address5__0[25]),
        .I3(current_address5__0[23]),
        .I4(i__carry__5_i_3_n_0),
        .O(i__carry__5_i_7_n_0));
  (* HLUTNM = "lutpair7" *) 
  LUT5 #(
    .INIT(32'h4114BEEB)) 
    i__carry__5_i_8
       (.I0(current_address3__1_carry__3_n_1),
        .I1(current_address5__0[26]),
        .I2(current_address5__0[24]),
        .I3(current_address5__0[22]),
        .I4(i__carry__5_i_4_n_0),
        .O(i__carry__5_i_8_n_0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 i__carry__5_i_9
       (.CI(i__carry__4_i_9_n_0),
        .CO(NLW_i__carry__5_i_9_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i__carry__5_i_9_O_UNCONNECTED[3:2],current_address5__0[30:29]}),
        .S({1'b0,1'b0,current_address3__1_carry__3_n_1,current_address3__1_carry__3_n_1}));
  LUT3 #(
    .INIT(8'h04)) 
    i__carry__6_i_1
       (.I0(current_address3__1_carry__3_n_1),
        .I1(current_address5__0[28]),
        .I2(current_address5__0[30]),
        .O(i__carry__6_i_1_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    i__carry__6_i_2
       (.I0(current_address3__1_carry__3_n_1),
        .I1(current_address5__0[27]),
        .I2(current_address5__0[29]),
        .O(i__carry__6_i_2_n_0));
  LUT3 #(
    .INIT(8'hED)) 
    i__carry__6_i_3
       (.I0(current_address5__0[27]),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[29]),
        .O(i__carry__6_i_3_n_0));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h5110)) 
    i__carry__6_i_4
       (.I0(current_address3__1_carry__3_n_1),
        .I1(current_address5__0[27]),
        .I2(current_address5__0[29]),
        .I3(current_address5__0[25]),
        .O(i__carry__6_i_4_n_0));
  LUT4 #(
    .INIT(16'hF4FB)) 
    i__carry__6_i_5
       (.I0(current_address5__0[30]),
        .I1(current_address5__0[28]),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address5__0[29]),
        .O(i__carry__6_i_5_n_0));
  LUT5 #(
    .INIT(32'hFFB4FF4B)) 
    i__carry__6_i_6
       (.I0(current_address5__0[29]),
        .I1(current_address5__0[27]),
        .I2(current_address5__0[30]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address5__0[28]),
        .O(i__carry__6_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFF2BD4FFFFD42B)) 
    i__carry__6_i_7
       (.I0(current_address5__0[28]),
        .I1(current_address5__0[30]),
        .I2(current_address5__0[26]),
        .I3(current_address5__0[29]),
        .I4(current_address3__1_carry__3_n_1),
        .I5(current_address5__0[27]),
        .O(i__carry__6_i_7_n_0));
  LUT5 #(
    .INIT(32'h59565659)) 
    i__carry__6_i_8
       (.I0(i__carry__6_i_4_n_0),
        .I1(current_address5__0[26]),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address5__0[28]),
        .I4(current_address5__0[30]),
        .O(i__carry__6_i_8_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__7_i_1
       (.I0(current_address5__0[30]),
        .I1(current_address3__1_carry__3_n_1),
        .O(i__carry__7_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__7_i_2
       (.I0(current_address5__0[29]),
        .I1(current_address3__1_carry__3_n_1),
        .O(i__carry__7_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry__7_i_3
       (.I0(current_address3__1_carry__3_n_1),
        .I1(current_address5__0[30]),
        .O(i__carry__7_i_3_n_0));
  LUT3 #(
    .INIT(8'hED)) 
    i__carry__7_i_4
       (.I0(current_address5__0[29]),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[30]),
        .O(i__carry__7_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFF533F533500050)) 
    i__carry_i_1
       (.I0(current_address5__0[2]),
        .I1(current_address3__1_carry_n_5),
        .I2(current_address5__0[4]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address3__1_carry__0_n_7),
        .I5(current_address3__1_carry_n_7),
        .O(i__carry_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i__carry_i_10
       (.I0(current_address3__1_carry_n_5),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[2]),
        .O(i__carry_i_10_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i__carry_i_11
       (.I0(current_address3__1_carry__0_n_7),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[4]),
        .O(i__carry_i_11_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    i__carry_i_12
       (.I0(current_address3__1_carry_n_4),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[3]),
        .O(i__carry_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_13
       (.I0(current_address3__1_carry_n_7),
        .O(i__carry_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_14
       (.I0(current_address3__1_carry__0_n_7),
        .O(i__carry_i_14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_15
       (.I0(current_address3__1_carry_n_4),
        .O(i__carry_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_16
       (.I0(current_address3__1_carry_n_5),
        .O(i__carry_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_17
       (.I0(current_address3__1_carry_n_6),
        .O(i__carry_i_17_n_0));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    i__carry_i_2
       (.I0(current_address3__1_carry_n_7),
        .I1(current_address3__1_carry__0_n_7),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address5__0[4]),
        .I4(current_address3__1_carry_n_5),
        .I5(current_address5__0[2]),
        .O(i__carry_i_2_n_0));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    i__carry_i_3
       (.I0(current_address5__0[1]),
        .I1(current_address3__1_carry_n_6),
        .I2(current_address5__0[3]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(current_address3__1_carry_n_4),
        .O(i__carry_i_3_n_0));
  LUT6 #(
    .INIT(64'hA95956A656A6A959)) 
    i__carry_i_4
       (.I0(i__carry_i_1_n_0),
        .I1(current_address5__0[3]),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address3__1_carry_n_4),
        .I4(i___76_carry_i_1_n_0),
        .I5(i__carry_i_9_n_0),
        .O(i__carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h69966969)) 
    i__carry_i_5
       (.I0(i__carry_i_10_n_0),
        .I1(i__carry_i_11_n_0),
        .I2(current_address3__1_carry_n_7),
        .I3(i__carry_i_9_n_0),
        .I4(i__carry_i_12_n_0),
        .O(i__carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h202ADFD5DFD5202A)) 
    i__carry_i_6
       (.I0(current_address3__1_carry_n_7),
        .I1(current_address3__1_carry_n_5),
        .I2(current_address3__1_carry__3_n_1),
        .I3(current_address5__0[2]),
        .I4(i__carry_i_12_n_0),
        .I5(i__carry_i_9_n_0),
        .O(i__carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    i__carry_i_7
       (.I0(current_address5__0[2]),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address3__1_carry_n_5),
        .I3(current_address3__1_carry_n_7),
        .O(i__carry_i_7_n_0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 i__carry_i_8
       (.CI(1'b0),
        .CO({i__carry_i_8_n_0,NLW_i__carry_i_8_CO_UNCONNECTED[2:0]}),
        .CYINIT(i__carry_i_13_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(current_address5__0[4:1]),
        .S({i__carry_i_14_n_0,i__carry_i_15_n_0,i__carry_i_16_n_0,i__carry_i_17_n_0}));
  LUT3 #(
    .INIT(8'hB8)) 
    i__carry_i_9
       (.I0(current_address3__1_carry_n_6),
        .I1(current_address3__1_carry__3_n_1),
        .I2(current_address5__0[1]),
        .O(i__carry_i_9_n_0));
  design_1_text_display_master_0_0_irq_delay irq_delay_inst
       (.F0_Received(F0_Received),
        .F0_Received_reg(irq_delay_inst_n_0),
        .IRQ_I(IRQ_I),
        .\delay_reg[12]_0 (irq_delay_inst_n_1),
        .m00_axi_aclk(m00_axi_aclk),
        .\mst_exec_state_reg[0] (\mst_exec_state[0]_i_5_n_0 ),
        .\mst_exec_state_reg[2] (\mst_exec_state[2]_i_6_n_0 ),
        .\mst_exec_state_reg[2]_0 (\mst_exec_state_reg_n_0_[0] ),
        .\mst_exec_state_reg[2]_1 (\mst_exec_state_reg_n_0_[1] ),
        .\mst_exec_state_reg[2]_2 (\mst_exec_state_reg_n_0_[2] ));
  LUT3 #(
    .INIT(8'h10)) 
    \m00_axi_araddr[30]_INST_0 
       (.I0(\mst_exec_state_reg_n_0_[0] ),
        .I1(\mst_exec_state_reg_n_0_[1] ),
        .I2(\mst_exec_state_reg_n_0_[2] ),
        .O(m00_axi_araddr[0]));
  LUT3 #(
    .INIT(8'hFD)) 
    \m00_axi_araddr[31]_INST_0 
       (.I0(\mst_exec_state_reg_n_0_[2] ),
        .I1(\mst_exec_state_reg_n_0_[1] ),
        .I2(\mst_exec_state_reg_n_0_[0] ),
        .O(m00_axi_araddr[1]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \m00_axi_awaddr[0]_INST_0 
       (.I0(pixel_address_counter_reg[0]),
        .I1(\mst_exec_state_reg_n_0_[1] ),
        .I2(\mst_exec_state_reg_n_0_[2] ),
        .I3(\mst_exec_state_reg_n_0_[0] ),
        .I4(current_address3[0]),
        .O(m00_axi_awaddr[0]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \m00_axi_awaddr[10]_INST_0 
       (.I0(pixel_address_counter_reg[10]),
        .I1(\m00_axi_awaddr[15]_INST_0_i_1_n_0 ),
        .I2(current_address3[10]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(\m00_axi_awaddr[12]_INST_0_i_2_n_6 ),
        .I5(\m00_axi_awaddr[15]_INST_0_i_4_n_0 ),
        .O(m00_axi_awaddr[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m00_axi_awaddr[10]_INST_0_i_1 
       (.I0(\current_address3_inferred__0/i___369_carry_n_6 ),
        .I1(\current_address3_inferred__0/i___369_carry__0_n_0 ),
        .I2(\current_address3_inferred__0/i___329_carry__1_n_5 ),
        .O(current_address3[10]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \m00_axi_awaddr[11]_INST_0 
       (.I0(pixel_address_counter_reg[11]),
        .I1(\m00_axi_awaddr[15]_INST_0_i_1_n_0 ),
        .I2(\m00_axi_awaddr[11]_INST_0_i_1_n_0 ),
        .I3(current_address3__1_carry__3_n_1),
        .I4(\m00_axi_awaddr[12]_INST_0_i_2_n_5 ),
        .I5(\m00_axi_awaddr[15]_INST_0_i_4_n_0 ),
        .O(m00_axi_awaddr[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m00_axi_awaddr[11]_INST_0_i_1 
       (.I0(\current_address3_inferred__0/i___369_carry_n_5 ),
        .I1(\current_address3_inferred__0/i___369_carry__0_n_0 ),
        .I2(\current_address3_inferred__0/i___329_carry__1_n_4 ),
        .O(\m00_axi_awaddr[11]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \m00_axi_awaddr[12]_INST_0 
       (.I0(pixel_address_counter_reg[12]),
        .I1(\m00_axi_awaddr[15]_INST_0_i_1_n_0 ),
        .I2(current_address3[12]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(\m00_axi_awaddr[12]_INST_0_i_2_n_4 ),
        .I5(\m00_axi_awaddr[15]_INST_0_i_4_n_0 ),
        .O(m00_axi_awaddr[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m00_axi_awaddr[12]_INST_0_i_1 
       (.I0(\current_address3_inferred__0/i___369_carry_n_4 ),
        .I1(\current_address3_inferred__0/i___369_carry__0_n_0 ),
        .I2(\current_address3_inferred__0/i___329_carry__2_n_7 ),
        .O(current_address3[12]));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \m00_axi_awaddr[12]_INST_0_i_2 
       (.CI(\m00_axi_awaddr[8]_INST_0_i_1_n_0 ),
        .CO({\m00_axi_awaddr[12]_INST_0_i_2_n_0 ,\NLW_m00_axi_awaddr[12]_INST_0_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({p_0_in[12],1'b0,p_0_in[10:9]}),
        .O({\m00_axi_awaddr[12]_INST_0_i_2_n_4 ,\m00_axi_awaddr[12]_INST_0_i_2_n_5 ,\m00_axi_awaddr[12]_INST_0_i_2_n_6 ,\m00_axi_awaddr[12]_INST_0_i_2_n_7 }),
        .S({\m00_axi_awaddr[12]_INST_0_i_6_n_0 ,p_0_in[11],\m00_axi_awaddr[12]_INST_0_i_8_n_0 ,\m00_axi_awaddr[12]_INST_0_i_9_n_0 }));
  LUT3 #(
    .INIT(8'h1D)) 
    \m00_axi_awaddr[12]_INST_0_i_3 
       (.I0(\current_address3_inferred__0/i___329_carry__2_n_7 ),
        .I1(\current_address3_inferred__0/i___369_carry__0_n_0 ),
        .I2(\current_address3_inferred__0/i___369_carry_n_4 ),
        .O(p_0_in[12]));
  LUT3 #(
    .INIT(8'h1D)) 
    \m00_axi_awaddr[12]_INST_0_i_4 
       (.I0(\current_address3_inferred__0/i___329_carry__1_n_5 ),
        .I1(\current_address3_inferred__0/i___369_carry__0_n_0 ),
        .I2(\current_address3_inferred__0/i___369_carry_n_6 ),
        .O(p_0_in[10]));
  LUT3 #(
    .INIT(8'h1D)) 
    \m00_axi_awaddr[12]_INST_0_i_5 
       (.I0(\current_address3_inferred__0/i___329_carry__1_n_6 ),
        .I1(\current_address3_inferred__0/i___369_carry__0_n_0 ),
        .I2(\current_address3_inferred__0/i___369_carry_n_7 ),
        .O(p_0_in[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m00_axi_awaddr[12]_INST_0_i_6 
       (.I0(\current_address3_inferred__0/i___369_carry_n_4 ),
        .I1(\current_address3_inferred__0/i___369_carry__0_n_0 ),
        .I2(\current_address3_inferred__0/i___329_carry__2_n_7 ),
        .O(\m00_axi_awaddr[12]_INST_0_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \m00_axi_awaddr[12]_INST_0_i_7 
       (.I0(\current_address3_inferred__0/i___329_carry__1_n_4 ),
        .I1(\current_address3_inferred__0/i___369_carry__0_n_0 ),
        .I2(\current_address3_inferred__0/i___369_carry_n_5 ),
        .O(p_0_in[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m00_axi_awaddr[12]_INST_0_i_8 
       (.I0(\current_address3_inferred__0/i___369_carry_n_6 ),
        .I1(\current_address3_inferred__0/i___369_carry__0_n_0 ),
        .I2(\current_address3_inferred__0/i___329_carry__1_n_5 ),
        .O(\m00_axi_awaddr[12]_INST_0_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m00_axi_awaddr[12]_INST_0_i_9 
       (.I0(\current_address3_inferred__0/i___369_carry_n_7 ),
        .I1(\current_address3_inferred__0/i___369_carry__0_n_0 ),
        .I2(\current_address3_inferred__0/i___329_carry__1_n_6 ),
        .O(\m00_axi_awaddr[12]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \m00_axi_awaddr[13]_INST_0 
       (.I0(pixel_address_counter_reg[13]),
        .I1(\m00_axi_awaddr[15]_INST_0_i_1_n_0 ),
        .I2(\m00_axi_awaddr[13]_INST_0_i_1_n_0 ),
        .I3(current_address3__1_carry__3_n_1),
        .I4(\m00_axi_awaddr[15]_INST_0_i_3_n_7 ),
        .I5(\m00_axi_awaddr[15]_INST_0_i_4_n_0 ),
        .O(m00_axi_awaddr[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m00_axi_awaddr[13]_INST_0_i_1 
       (.I0(\current_address3_inferred__0/i___369_carry__0_n_7 ),
        .I1(\current_address3_inferred__0/i___369_carry__0_n_0 ),
        .I2(\current_address3_inferred__0/i___329_carry__2_n_6 ),
        .O(\m00_axi_awaddr[13]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \m00_axi_awaddr[14]_INST_0 
       (.I0(pixel_address_counter_reg[14]),
        .I1(\m00_axi_awaddr[15]_INST_0_i_1_n_0 ),
        .I2(\m00_axi_awaddr[14]_INST_0_i_1_n_0 ),
        .I3(current_address3__1_carry__3_n_1),
        .I4(\m00_axi_awaddr[15]_INST_0_i_3_n_6 ),
        .I5(\m00_axi_awaddr[15]_INST_0_i_4_n_0 ),
        .O(m00_axi_awaddr[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m00_axi_awaddr[14]_INST_0_i_1 
       (.I0(\current_address3_inferred__0/i___369_carry__0_n_6 ),
        .I1(\current_address3_inferred__0/i___369_carry__0_n_0 ),
        .I2(\current_address3_inferred__0/i___329_carry__2_n_5 ),
        .O(\m00_axi_awaddr[14]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \m00_axi_awaddr[15]_INST_0 
       (.I0(pixel_address_counter_reg[15]),
        .I1(\m00_axi_awaddr[15]_INST_0_i_1_n_0 ),
        .I2(current_address3[15]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(\m00_axi_awaddr[15]_INST_0_i_3_n_5 ),
        .I5(\m00_axi_awaddr[15]_INST_0_i_4_n_0 ),
        .O(m00_axi_awaddr[15]));
  LUT3 #(
    .INIT(8'h40)) 
    \m00_axi_awaddr[15]_INST_0_i_1 
       (.I0(\mst_exec_state_reg_n_0_[1] ),
        .I1(\mst_exec_state_reg_n_0_[2] ),
        .I2(\mst_exec_state_reg_n_0_[0] ),
        .O(\m00_axi_awaddr[15]_INST_0_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \m00_axi_awaddr[15]_INST_0_i_10 
       (.I0(\current_address3_inferred__0/i___329_carry__2_n_7 ),
        .I1(\current_address3_inferred__0/i___369_carry_n_4 ),
        .I2(\current_address3_inferred__0/i___329_carry__2_n_6 ),
        .I3(\current_address3_inferred__0/i___369_carry__0_n_0 ),
        .I4(\current_address3_inferred__0/i___369_carry__0_n_7 ),
        .O(\m00_axi_awaddr[15]_INST_0_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \m00_axi_awaddr[15]_INST_0_i_11 
       (.I0(\current_address3_inferred__0/i___329_carry__2_n_4 ),
        .I1(\current_address3_inferred__0/i___369_carry__0_n_5 ),
        .I2(\current_address3_inferred__0/i___329_carry__2_n_5 ),
        .I3(\current_address3_inferred__0/i___369_carry__0_n_0 ),
        .I4(\current_address3_inferred__0/i___369_carry__0_n_6 ),
        .O(\m00_axi_awaddr[15]_INST_0_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFEAE)) 
    \m00_axi_awaddr[15]_INST_0_i_12 
       (.I0(current_address3[8]),
        .I1(\current_address3_inferred__0/i___329_carry__1_n_6 ),
        .I2(\current_address3_inferred__0/i___369_carry__0_n_0 ),
        .I3(\current_address3_inferred__0/i___369_carry_n_7 ),
        .O(\m00_axi_awaddr[15]_INST_0_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \m00_axi_awaddr[15]_INST_0_i_13 
       (.I0(\current_address3_inferred__0/i___329_carry__1_n_5 ),
        .I1(\current_address3_inferred__0/i___369_carry_n_6 ),
        .I2(\current_address3_inferred__0/i___329_carry__1_n_4 ),
        .I3(\current_address3_inferred__0/i___369_carry__0_n_0 ),
        .I4(\current_address3_inferred__0/i___369_carry_n_5 ),
        .O(\m00_axi_awaddr[15]_INST_0_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m00_axi_awaddr[15]_INST_0_i_2 
       (.I0(\current_address3_inferred__0/i___369_carry__0_n_5 ),
        .I1(\current_address3_inferred__0/i___369_carry__0_n_0 ),
        .I2(\current_address3_inferred__0/i___329_carry__2_n_4 ),
        .O(current_address3[15]));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \m00_axi_awaddr[15]_INST_0_i_3 
       (.CI(\m00_axi_awaddr[12]_INST_0_i_2_n_0 ),
        .CO(\NLW_m00_axi_awaddr[15]_INST_0_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_m00_axi_awaddr[15]_INST_0_i_3_O_UNCONNECTED [3],\m00_axi_awaddr[15]_INST_0_i_3_n_5 ,\m00_axi_awaddr[15]_INST_0_i_3_n_6 ,\m00_axi_awaddr[15]_INST_0_i_3_n_7 }),
        .S({1'b0,\m00_axi_awaddr[15]_INST_0_i_5_n_0 ,p_0_in[14:13]}));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \m00_axi_awaddr[15]_INST_0_i_4 
       (.I0(\m00_axi_awaddr[15]_INST_0_i_8_n_0 ),
        .I1(\m00_axi_awaddr[15]_INST_0_i_9_n_0 ),
        .I2(\m00_axi_awaddr[15]_INST_0_i_10_n_0 ),
        .I3(\m00_axi_awaddr[15]_INST_0_i_11_n_0 ),
        .I4(\m00_axi_awaddr[15]_INST_0_i_12_n_0 ),
        .I5(\m00_axi_awaddr[15]_INST_0_i_13_n_0 ),
        .O(\m00_axi_awaddr[15]_INST_0_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \m00_axi_awaddr[15]_INST_0_i_5 
       (.I0(\current_address3_inferred__0/i___369_carry__0_n_5 ),
        .I1(\current_address3_inferred__0/i___369_carry__0_n_0 ),
        .I2(\current_address3_inferred__0/i___329_carry__2_n_4 ),
        .O(\m00_axi_awaddr[15]_INST_0_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \m00_axi_awaddr[15]_INST_0_i_6 
       (.I0(\current_address3_inferred__0/i___329_carry__2_n_5 ),
        .I1(\current_address3_inferred__0/i___369_carry__0_n_0 ),
        .I2(\current_address3_inferred__0/i___369_carry__0_n_6 ),
        .O(p_0_in[14]));
  LUT3 #(
    .INIT(8'h1D)) 
    \m00_axi_awaddr[15]_INST_0_i_7 
       (.I0(\current_address3_inferred__0/i___329_carry__2_n_6 ),
        .I1(\current_address3_inferred__0/i___369_carry__0_n_0 ),
        .I2(\current_address3_inferred__0/i___369_carry__0_n_7 ),
        .O(p_0_in[13]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \m00_axi_awaddr[15]_INST_0_i_8 
       (.I0(current_address3[7]),
        .I1(current_address3[6]),
        .I2(current_address3[5]),
        .I3(current_address3[4]),
        .O(\m00_axi_awaddr[15]_INST_0_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \m00_axi_awaddr[15]_INST_0_i_9 
       (.I0(current_address3[3]),
        .I1(current_address3[2]),
        .I2(current_address3[1]),
        .I3(current_address3[0]),
        .O(\m00_axi_awaddr[15]_INST_0_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \m00_axi_awaddr[1]_INST_0 
       (.I0(pixel_address_counter_reg[1]),
        .I1(\m00_axi_awaddr[15]_INST_0_i_1_n_0 ),
        .I2(current_address3[1]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(\m00_axi_awaddr[4]_INST_0_i_1_n_7 ),
        .I5(\m00_axi_awaddr[15]_INST_0_i_4_n_0 ),
        .O(m00_axi_awaddr[1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \m00_axi_awaddr[2]_INST_0 
       (.I0(pixel_address_counter_reg[2]),
        .I1(\m00_axi_awaddr[15]_INST_0_i_1_n_0 ),
        .I2(current_address3[2]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(\m00_axi_awaddr[4]_INST_0_i_1_n_6 ),
        .I5(\m00_axi_awaddr[15]_INST_0_i_4_n_0 ),
        .O(m00_axi_awaddr[2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \m00_axi_awaddr[3]_INST_0 
       (.I0(pixel_address_counter_reg[3]),
        .I1(\m00_axi_awaddr[15]_INST_0_i_1_n_0 ),
        .I2(current_address3[3]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(\m00_axi_awaddr[4]_INST_0_i_1_n_5 ),
        .I5(\m00_axi_awaddr[15]_INST_0_i_4_n_0 ),
        .O(m00_axi_awaddr[3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \m00_axi_awaddr[4]_INST_0 
       (.I0(pixel_address_counter_reg[4]),
        .I1(\m00_axi_awaddr[15]_INST_0_i_1_n_0 ),
        .I2(current_address3[4]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(\m00_axi_awaddr[4]_INST_0_i_1_n_4 ),
        .I5(\m00_axi_awaddr[15]_INST_0_i_4_n_0 ),
        .O(m00_axi_awaddr[4]));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \m00_axi_awaddr[4]_INST_0_i_1 
       (.CI(1'b0),
        .CO({\m00_axi_awaddr[4]_INST_0_i_1_n_0 ,\NLW_m00_axi_awaddr[4]_INST_0_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m00_axi_awaddr[4]_INST_0_i_1_n_4 ,\m00_axi_awaddr[4]_INST_0_i_1_n_5 ,\m00_axi_awaddr[4]_INST_0_i_1_n_6 ,\m00_axi_awaddr[4]_INST_0_i_1_n_7 }),
        .S(p_0_in[4:1]));
  LUT1 #(
    .INIT(2'h1)) 
    \m00_axi_awaddr[4]_INST_0_i_2 
       (.I0(current_address3[0]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \m00_axi_awaddr[4]_INST_0_i_3 
       (.I0(current_address3[4]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \m00_axi_awaddr[4]_INST_0_i_4 
       (.I0(current_address3[3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \m00_axi_awaddr[4]_INST_0_i_5 
       (.I0(current_address3[2]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \m00_axi_awaddr[4]_INST_0_i_6 
       (.I0(current_address3[1]),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \m00_axi_awaddr[5]_INST_0 
       (.I0(pixel_address_counter_reg[5]),
        .I1(\m00_axi_awaddr[15]_INST_0_i_1_n_0 ),
        .I2(current_address3[5]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(\m00_axi_awaddr[8]_INST_0_i_1_n_7 ),
        .I5(\m00_axi_awaddr[15]_INST_0_i_4_n_0 ),
        .O(m00_axi_awaddr[5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \m00_axi_awaddr[6]_INST_0 
       (.I0(pixel_address_counter_reg[6]),
        .I1(\m00_axi_awaddr[15]_INST_0_i_1_n_0 ),
        .I2(current_address3[6]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(\m00_axi_awaddr[8]_INST_0_i_1_n_6 ),
        .I5(\m00_axi_awaddr[15]_INST_0_i_4_n_0 ),
        .O(m00_axi_awaddr[6]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \m00_axi_awaddr[7]_INST_0 
       (.I0(pixel_address_counter_reg[7]),
        .I1(\m00_axi_awaddr[15]_INST_0_i_1_n_0 ),
        .I2(current_address3[7]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(\m00_axi_awaddr[8]_INST_0_i_1_n_5 ),
        .I5(\m00_axi_awaddr[15]_INST_0_i_4_n_0 ),
        .O(m00_axi_awaddr[7]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \m00_axi_awaddr[8]_INST_0 
       (.I0(pixel_address_counter_reg[8]),
        .I1(\m00_axi_awaddr[15]_INST_0_i_1_n_0 ),
        .I2(current_address3[8]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(\m00_axi_awaddr[8]_INST_0_i_1_n_4 ),
        .I5(\m00_axi_awaddr[15]_INST_0_i_4_n_0 ),
        .O(m00_axi_awaddr[8]));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \m00_axi_awaddr[8]_INST_0_i_1 
       (.CI(\m00_axi_awaddr[4]_INST_0_i_1_n_0 ),
        .CO({\m00_axi_awaddr[8]_INST_0_i_1_n_0 ,\NLW_m00_axi_awaddr[8]_INST_0_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\m00_axi_awaddr[8]_INST_0_i_1_n_4 ,\m00_axi_awaddr[8]_INST_0_i_1_n_5 ,\m00_axi_awaddr[8]_INST_0_i_1_n_6 ,\m00_axi_awaddr[8]_INST_0_i_1_n_7 }),
        .S(p_0_in[8:5]));
  LUT1 #(
    .INIT(2'h1)) 
    \m00_axi_awaddr[8]_INST_0_i_2 
       (.I0(current_address3[8]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \m00_axi_awaddr[8]_INST_0_i_3 
       (.I0(current_address3[7]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \m00_axi_awaddr[8]_INST_0_i_4 
       (.I0(current_address3[6]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \m00_axi_awaddr[8]_INST_0_i_5 
       (.I0(current_address3[5]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    \m00_axi_awaddr[9]_INST_0 
       (.I0(pixel_address_counter_reg[9]),
        .I1(\m00_axi_awaddr[15]_INST_0_i_1_n_0 ),
        .I2(current_address3[9]),
        .I3(current_address3__1_carry__3_n_1),
        .I4(\m00_axi_awaddr[12]_INST_0_i_2_n_7 ),
        .I5(\m00_axi_awaddr[15]_INST_0_i_4_n_0 ),
        .O(m00_axi_awaddr[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m00_axi_awaddr[9]_INST_0_i_1 
       (.I0(\current_address3_inferred__0/i___369_carry_n_7 ),
        .I1(\current_address3_inferred__0/i___369_carry__0_n_0 ),
        .I2(\current_address3_inferred__0/i___329_carry__1_n_6 ),
        .O(current_address3[9]));
  LUT6 #(
    .INIT(64'hF0FFFFFFF4F40000)) 
    \mst_exec_state[0]_i_1 
       (.I0(\mst_exec_state[0]_i_2_n_0 ),
        .I1(\mst_exec_state[0]_i_3_n_0 ),
        .I2(irq_delay_inst_n_1),
        .I3(\mst_exec_state[2]_i_2_n_0 ),
        .I4(\mst_exec_state[2]_i_4_n_0 ),
        .I5(\mst_exec_state_reg_n_0_[0] ),
        .O(\mst_exec_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDDDD1DDDDDDDD)) 
    \mst_exec_state[0]_i_2 
       (.I0(F0_Received),
        .I1(\mst_exec_state[1]_i_7_n_0 ),
        .I2(\axi_wdata[31]_i_4_n_0 ),
        .I3(eqOp3_in),
        .I4(E0_Received),
        .I5(E0_Received_i_4_n_0),
        .O(\mst_exec_state[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mst_exec_state[0]_i_3 
       (.I0(\mst_exec_state_reg_n_0_[1] ),
        .I1(\mst_exec_state_reg_n_0_[2] ),
        .O(\mst_exec_state[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \mst_exec_state[0]_i_5 
       (.I0(\mst_exec_state_reg_n_0_[2] ),
        .I1(BS_pressed_reg_n_0),
        .I2(F0_Received),
        .I3(\mst_exec_state_reg_n_0_[0] ),
        .I4(\mst_exec_state_reg_n_0_[1] ),
        .O(\mst_exec_state[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBBBAFFFFBBBB0000)) 
    \mst_exec_state[1]_i_1 
       (.I0(\mst_exec_state[1]_i_2_n_0 ),
        .I1(\mst_exec_state[1]_i_3_n_0 ),
        .I2(\mst_exec_state[1]_i_4_n_0 ),
        .I3(\mst_exec_state[1]_i_5_n_0 ),
        .I4(\mst_exec_state[2]_i_4_n_0 ),
        .I5(\mst_exec_state_reg_n_0_[1] ),
        .O(\mst_exec_state[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \mst_exec_state[1]_i_2 
       (.I0(\col_pointer[6]_i_4_n_0 ),
        .I1(\mst_exec_state_reg_n_0_[2] ),
        .I2(\mst_exec_state_reg_n_0_[1] ),
        .O(\mst_exec_state[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF1555)) 
    \mst_exec_state[1]_i_3 
       (.I0(\mst_exec_state_reg_n_0_[1] ),
        .I1(axi_rready_reg_0),
        .I2(m00_axi_rvalid),
        .I3(\mst_exec_state_reg_n_0_[0] ),
        .I4(\mst_exec_state_reg_n_0_[2] ),
        .O(\mst_exec_state[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mst_exec_state[1]_i_4 
       (.I0(F0_Received),
        .I1(\mst_exec_state_reg_n_0_[0] ),
        .O(\mst_exec_state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0004555500040000)) 
    \mst_exec_state[1]_i_5 
       (.I0(\mst_exec_state_reg_n_0_[0] ),
        .I1(E0_Received_i_4_n_0),
        .I2(\mst_exec_state[1]_i_6_n_0 ),
        .I3(\axi_wdata[31]_i_4_n_0 ),
        .I4(\mst_exec_state[1]_i_7_n_0 ),
        .I5(F0_Received),
        .O(\mst_exec_state[1]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mst_exec_state[1]_i_6 
       (.I0(E0_Received),
        .I1(eqOp3_in),
        .O(\mst_exec_state[1]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \mst_exec_state[1]_i_7 
       (.I0(\scancode_reg_n_0_[4] ),
        .I1(\scancode_reg_n_0_[7] ),
        .I2(\scancode_reg_n_0_[2] ),
        .I3(\scancode_reg_n_0_[1] ),
        .I4(BS_pressed_i_3_n_0),
        .O(\mst_exec_state[1]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7F70)) 
    \mst_exec_state[2]_i_1 
       (.I0(\mst_exec_state[2]_i_2_n_0 ),
        .I1(irq_delay_inst_n_0),
        .I2(\mst_exec_state[2]_i_4_n_0 ),
        .I3(\mst_exec_state_reg_n_0_[2] ),
        .O(\mst_exec_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAC0FFFFAAFFFFFF)) 
    \mst_exec_state[2]_i_2 
       (.I0(\col_pointer[6]_i_4_n_0 ),
        .I1(\pixel_address_counter[0]_i_3_n_0 ),
        .I2(\mst_exec_state[2]_i_5_n_0 ),
        .I3(\mst_exec_state_reg_n_0_[1] ),
        .I4(\mst_exec_state_reg_n_0_[2] ),
        .I5(\mst_exec_state_reg_n_0_[0] ),
        .O(\mst_exec_state[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \mst_exec_state[2]_i_4 
       (.I0(E0_Received_i_2_n_0),
        .I1(\mst_exec_state_reg_n_0_[0] ),
        .I2(\mst_exec_state_reg_n_0_[1] ),
        .I3(\mst_exec_state_reg_n_0_[2] ),
        .O(\mst_exec_state[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mst_exec_state[2]_i_5 
       (.I0(axi_bready_reg_0),
        .I1(m00_axi_bvalid),
        .O(\mst_exec_state[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mst_exec_state[2]_i_6 
       (.I0(axi_rready_reg_0),
        .I1(m00_axi_rvalid),
        .O(\mst_exec_state[2]_i_6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mst_exec_state_reg[0] 
       (.C(m00_axi_aclk),
        .CE(1'b1),
        .D(\mst_exec_state[0]_i_1_n_0 ),
        .Q(\mst_exec_state_reg_n_0_[0] ),
        .S(m00_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \mst_exec_state_reg[1] 
       (.C(m00_axi_aclk),
        .CE(1'b1),
        .D(\mst_exec_state[1]_i_1_n_0 ),
        .Q(\mst_exec_state_reg_n_0_[1] ),
        .R(m00_axi_aresetn_0));
  FDSE #(
    .INIT(1'b1)) 
    \mst_exec_state_reg[2] 
       (.C(m00_axi_aclk),
        .CE(1'b1),
        .D(\mst_exec_state[2]_i_1_n_0 ),
        .Q(\mst_exec_state_reg_n_0_[2] ),
        .S(m00_axi_aresetn_0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \pixel_address_counter[0]_i_1 
       (.I0(axi_bready_reg_0),
        .I1(m00_axi_bvalid),
        .I2(\mst_exec_state_reg_n_0_[1] ),
        .I3(\mst_exec_state_reg_n_0_[2] ),
        .I4(\mst_exec_state_reg_n_0_[0] ),
        .I5(\pixel_address_counter[0]_i_3_n_0 ),
        .O(\pixel_address_counter[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \pixel_address_counter[0]_i_3 
       (.I0(\pixel_address_counter[0]_i_5_n_0 ),
        .I1(pixel_address_counter_reg[1]),
        .I2(pixel_address_counter_reg[8]),
        .I3(pixel_address_counter_reg[13]),
        .I4(pixel_address_counter_reg[9]),
        .I5(\pixel_address_counter[0]_i_6_n_0 ),
        .O(\pixel_address_counter[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pixel_address_counter[0]_i_4 
       (.I0(pixel_address_counter_reg[0]),
        .O(\pixel_address_counter[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \pixel_address_counter[0]_i_5 
       (.I0(pixel_address_counter_reg[15]),
        .I1(pixel_address_counter_reg[12]),
        .I2(pixel_address_counter_reg[5]),
        .I3(pixel_address_counter_reg[14]),
        .O(\pixel_address_counter[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \pixel_address_counter[0]_i_6 
       (.I0(pixel_address_counter_reg[10]),
        .I1(pixel_address_counter_reg[3]),
        .I2(pixel_address_counter_reg[4]),
        .I3(pixel_address_counter_reg[6]),
        .I4(\pixel_address_counter[0]_i_7_n_0 ),
        .O(\pixel_address_counter[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \pixel_address_counter[0]_i_7 
       (.I0(pixel_address_counter_reg[0]),
        .I1(pixel_address_counter_reg[11]),
        .I2(pixel_address_counter_reg[2]),
        .I3(pixel_address_counter_reg[7]),
        .O(\pixel_address_counter[0]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pixel_address_counter_reg[0] 
       (.C(m00_axi_aclk),
        .CE(\pixel_address_counter[0]_i_1_n_0 ),
        .D(\pixel_address_counter_reg[0]_i_2_n_7 ),
        .Q(pixel_address_counter_reg[0]),
        .R(m00_axi_aresetn_0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \pixel_address_counter_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\pixel_address_counter_reg[0]_i_2_n_0 ,\NLW_pixel_address_counter_reg[0]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\pixel_address_counter_reg[0]_i_2_n_4 ,\pixel_address_counter_reg[0]_i_2_n_5 ,\pixel_address_counter_reg[0]_i_2_n_6 ,\pixel_address_counter_reg[0]_i_2_n_7 }),
        .S({pixel_address_counter_reg[3:1],\pixel_address_counter[0]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \pixel_address_counter_reg[10] 
       (.C(m00_axi_aclk),
        .CE(\pixel_address_counter[0]_i_1_n_0 ),
        .D(\pixel_address_counter_reg[8]_i_1_n_5 ),
        .Q(pixel_address_counter_reg[10]),
        .R(m00_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \pixel_address_counter_reg[11] 
       (.C(m00_axi_aclk),
        .CE(\pixel_address_counter[0]_i_1_n_0 ),
        .D(\pixel_address_counter_reg[8]_i_1_n_4 ),
        .Q(pixel_address_counter_reg[11]),
        .R(m00_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \pixel_address_counter_reg[12] 
       (.C(m00_axi_aclk),
        .CE(\pixel_address_counter[0]_i_1_n_0 ),
        .D(\pixel_address_counter_reg[12]_i_1_n_7 ),
        .Q(pixel_address_counter_reg[12]),
        .R(m00_axi_aresetn_0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \pixel_address_counter_reg[12]_i_1 
       (.CI(\pixel_address_counter_reg[8]_i_1_n_0 ),
        .CO(\NLW_pixel_address_counter_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pixel_address_counter_reg[12]_i_1_n_4 ,\pixel_address_counter_reg[12]_i_1_n_5 ,\pixel_address_counter_reg[12]_i_1_n_6 ,\pixel_address_counter_reg[12]_i_1_n_7 }),
        .S(pixel_address_counter_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \pixel_address_counter_reg[13] 
       (.C(m00_axi_aclk),
        .CE(\pixel_address_counter[0]_i_1_n_0 ),
        .D(\pixel_address_counter_reg[12]_i_1_n_6 ),
        .Q(pixel_address_counter_reg[13]),
        .R(m00_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \pixel_address_counter_reg[14] 
       (.C(m00_axi_aclk),
        .CE(\pixel_address_counter[0]_i_1_n_0 ),
        .D(\pixel_address_counter_reg[12]_i_1_n_5 ),
        .Q(pixel_address_counter_reg[14]),
        .R(m00_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \pixel_address_counter_reg[15] 
       (.C(m00_axi_aclk),
        .CE(\pixel_address_counter[0]_i_1_n_0 ),
        .D(\pixel_address_counter_reg[12]_i_1_n_4 ),
        .Q(pixel_address_counter_reg[15]),
        .R(m00_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \pixel_address_counter_reg[1] 
       (.C(m00_axi_aclk),
        .CE(\pixel_address_counter[0]_i_1_n_0 ),
        .D(\pixel_address_counter_reg[0]_i_2_n_6 ),
        .Q(pixel_address_counter_reg[1]),
        .R(m00_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \pixel_address_counter_reg[2] 
       (.C(m00_axi_aclk),
        .CE(\pixel_address_counter[0]_i_1_n_0 ),
        .D(\pixel_address_counter_reg[0]_i_2_n_5 ),
        .Q(pixel_address_counter_reg[2]),
        .R(m00_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \pixel_address_counter_reg[3] 
       (.C(m00_axi_aclk),
        .CE(\pixel_address_counter[0]_i_1_n_0 ),
        .D(\pixel_address_counter_reg[0]_i_2_n_4 ),
        .Q(pixel_address_counter_reg[3]),
        .R(m00_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \pixel_address_counter_reg[4] 
       (.C(m00_axi_aclk),
        .CE(\pixel_address_counter[0]_i_1_n_0 ),
        .D(\pixel_address_counter_reg[4]_i_1_n_7 ),
        .Q(pixel_address_counter_reg[4]),
        .R(m00_axi_aresetn_0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \pixel_address_counter_reg[4]_i_1 
       (.CI(\pixel_address_counter_reg[0]_i_2_n_0 ),
        .CO({\pixel_address_counter_reg[4]_i_1_n_0 ,\NLW_pixel_address_counter_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pixel_address_counter_reg[4]_i_1_n_4 ,\pixel_address_counter_reg[4]_i_1_n_5 ,\pixel_address_counter_reg[4]_i_1_n_6 ,\pixel_address_counter_reg[4]_i_1_n_7 }),
        .S(pixel_address_counter_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \pixel_address_counter_reg[5] 
       (.C(m00_axi_aclk),
        .CE(\pixel_address_counter[0]_i_1_n_0 ),
        .D(\pixel_address_counter_reg[4]_i_1_n_6 ),
        .Q(pixel_address_counter_reg[5]),
        .R(m00_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \pixel_address_counter_reg[6] 
       (.C(m00_axi_aclk),
        .CE(\pixel_address_counter[0]_i_1_n_0 ),
        .D(\pixel_address_counter_reg[4]_i_1_n_5 ),
        .Q(pixel_address_counter_reg[6]),
        .R(m00_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \pixel_address_counter_reg[7] 
       (.C(m00_axi_aclk),
        .CE(\pixel_address_counter[0]_i_1_n_0 ),
        .D(\pixel_address_counter_reg[4]_i_1_n_4 ),
        .Q(pixel_address_counter_reg[7]),
        .R(m00_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \pixel_address_counter_reg[8] 
       (.C(m00_axi_aclk),
        .CE(\pixel_address_counter[0]_i_1_n_0 ),
        .D(\pixel_address_counter_reg[8]_i_1_n_7 ),
        .Q(pixel_address_counter_reg[8]),
        .R(m00_axi_aresetn_0));
  (* OPT_MODIFIED = "SWEEP " *) 
  CARRY4 \pixel_address_counter_reg[8]_i_1 
       (.CI(\pixel_address_counter_reg[4]_i_1_n_0 ),
        .CO({\pixel_address_counter_reg[8]_i_1_n_0 ,\NLW_pixel_address_counter_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pixel_address_counter_reg[8]_i_1_n_4 ,\pixel_address_counter_reg[8]_i_1_n_5 ,\pixel_address_counter_reg[8]_i_1_n_6 ,\pixel_address_counter_reg[8]_i_1_n_7 }),
        .S(pixel_address_counter_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \pixel_address_counter_reg[9] 
       (.C(m00_axi_aclk),
        .CE(\pixel_address_counter[0]_i_1_n_0 ),
        .D(\pixel_address_counter_reg[8]_i_1_n_6 ),
        .Q(pixel_address_counter_reg[9]),
        .R(m00_axi_aresetn_0));
  design_1_text_display_master_0_0_pixelcode_to_pixelword pixelcode_to_pixelword_inst
       (.D(pixel_word),
        .DO(bram_do1),
        .Q(SW_data));
  LUT6 #(
    .INIT(64'hFFEBFFFF14001400)) 
    read_issued_i_1
       (.I0(\mst_exec_state_reg_n_0_[1] ),
        .I1(\mst_exec_state_reg_n_0_[0] ),
        .I2(\mst_exec_state_reg_n_0_[2] ),
        .I3(start_single_read0),
        .I4(axi_rready_reg_0),
        .I5(read_issued_reg_n_0),
        .O(read_issued_i_1_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    read_issued_i_2
       (.I0(read_issued_reg_n_0),
        .I1(m00_axi_rvalid),
        .I2(start_single_read_reg_n_0),
        .I3(m00_axi_arvalid),
        .O(start_single_read0));
  FDRE #(
    .INIT(1'b0)) 
    read_issued_reg
       (.C(m00_axi_aclk),
        .CE(1'b1),
        .D(read_issued_i_1_n_0),
        .Q(read_issued_reg_n_0),
        .R(m00_axi_aresetn_0));
  LUT3 #(
    .INIT(8'h0D)) 
    \row_pointer[0]_i_1 
       (.I0(\mst_exec_state_reg_n_0_[0] ),
        .I1(\col_pointer[1]_i_2_n_0 ),
        .I2(row_pointer[0]),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'h9066)) 
    \row_pointer[1]_i_1 
       (.I0(row_pointer[1]),
        .I1(row_pointer[0]),
        .I2(\col_pointer[1]_i_2_n_0 ),
        .I3(\mst_exec_state_reg_n_0_[0] ),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'h83B0B038)) 
    \row_pointer[2]_i_1 
       (.I0(\col_pointer[1]_i_2_n_0 ),
        .I1(\mst_exec_state_reg_n_0_[0] ),
        .I2(row_pointer[2]),
        .I3(row_pointer[0]),
        .I4(row_pointer[1]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'h8B88447488BB7340)) 
    \row_pointer[3]_i_1 
       (.I0(\row_pointer[3]_i_2_n_0 ),
        .I1(\mst_exec_state_reg_n_0_[0] ),
        .I2(row_pointer[4]),
        .I3(\row_pointer[5]_i_6_n_0 ),
        .I4(row_pointer[3]),
        .I5(row_pointer[5]),
        .O(p_1_in[3]));
  LUT3 #(
    .INIT(8'hFE)) 
    \row_pointer[3]_i_2 
       (.I0(row_pointer[2]),
        .I1(row_pointer[0]),
        .I2(row_pointer[1]),
        .O(\row_pointer[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h84B4B48483B0B0B0)) 
    \row_pointer[4]_i_1 
       (.I0(\row_pointer[4]_i_2_n_0 ),
        .I1(\mst_exec_state_reg_n_0_[0] ),
        .I2(row_pointer[4]),
        .I3(row_pointer[3]),
        .I4(\row_pointer[5]_i_6_n_0 ),
        .I5(row_pointer[5]),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \row_pointer[4]_i_2 
       (.I0(row_pointer[3]),
        .I1(row_pointer[1]),
        .I2(row_pointer[0]),
        .I3(row_pointer[2]),
        .O(\row_pointer[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000AA20AA20AA20)) 
    \row_pointer[5]_i_1 
       (.I0(\col_pointer[6]_i_1_n_0 ),
        .I1(\mst_exec_state_reg_n_0_[2] ),
        .I2(\mst_exec_state_reg_n_0_[1] ),
        .I3(\row_pointer[5]_i_3_n_0 ),
        .I4(\col_pointer[6]_i_3_n_0 ),
        .I5(\row_pointer[5]_i_4_n_0 ),
        .O(CEB2));
  LUT6 #(
    .INIT(64'h83808080808080B0)) 
    \row_pointer[5]_i_2 
       (.I0(\row_pointer[5]_i_5_n_0 ),
        .I1(\mst_exec_state_reg_n_0_[0] ),
        .I2(row_pointer[5]),
        .I3(row_pointer[3]),
        .I4(\row_pointer[5]_i_6_n_0 ),
        .I5(row_pointer[4]),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'h0002)) 
    \row_pointer[5]_i_3 
       (.I0(\col_pointer_reg_n_0_[6] ),
        .I1(\col_pointer[6]_i_6_n_0 ),
        .I2(\col_pointer_reg_n_0_[4] ),
        .I3(\col_pointer_reg_n_0_[5] ),
        .O(\row_pointer[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \row_pointer[5]_i_4 
       (.I0(\col_pointer_reg_n_0_[0] ),
        .I1(\col_pointer[1]_i_3_n_0 ),
        .O(\row_pointer[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \row_pointer[5]_i_5 
       (.I0(row_pointer[4]),
        .I1(row_pointer[2]),
        .I2(row_pointer[0]),
        .I3(row_pointer[1]),
        .I4(row_pointer[3]),
        .O(\row_pointer[5]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \row_pointer[5]_i_6 
       (.I0(row_pointer[2]),
        .I1(row_pointer[0]),
        .I2(row_pointer[1]),
        .O(\row_pointer[5]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \row_pointer_reg[0] 
       (.C(m00_axi_aclk),
        .CE(CEB2),
        .D(p_1_in[0]),
        .Q(row_pointer[0]),
        .R(m00_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \row_pointer_reg[1] 
       (.C(m00_axi_aclk),
        .CE(CEB2),
        .D(p_1_in[1]),
        .Q(row_pointer[1]),
        .R(m00_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \row_pointer_reg[2] 
       (.C(m00_axi_aclk),
        .CE(CEB2),
        .D(p_1_in[2]),
        .Q(row_pointer[2]),
        .R(m00_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \row_pointer_reg[3] 
       (.C(m00_axi_aclk),
        .CE(CEB2),
        .D(p_1_in[3]),
        .Q(row_pointer[3]),
        .R(m00_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \row_pointer_reg[4] 
       (.C(m00_axi_aclk),
        .CE(CEB2),
        .D(p_1_in[4]),
        .Q(row_pointer[4]),
        .R(m00_axi_aresetn_0));
  FDRE #(
    .INIT(1'b0)) 
    \row_pointer_reg[5] 
       (.C(m00_axi_aclk),
        .CE(CEB2),
        .D(p_1_in[5]),
        .Q(row_pointer[5]),
        .R(m00_axi_aresetn_0));
  design_1_text_display_master_0_0_scancode2ascii scancode2ascii_inst
       (.ADDR(ascii),
        .Q({\scancode_reg_n_0_[7] ,\scancode_reg_n_0_[6] ,\scancode_reg_n_0_[5] ,\scancode_reg_n_0_[4] ,\scancode_reg_n_0_[3] ,\scancode_reg_n_0_[2] ,\scancode_reg_n_0_[1] ,\scancode_reg_n_0_[0] }),
        .capital(capital));
  LUT5 #(
    .INIT(32'h88888808)) 
    \scancode[7]_i_1 
       (.I0(m00_axi_rvalid),
        .I1(axi_rready_reg_0),
        .I2(\mst_exec_state_reg_n_0_[2] ),
        .I3(\mst_exec_state_reg_n_0_[1] ),
        .I4(\mst_exec_state_reg_n_0_[0] ),
        .O(\scancode[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \scancode_reg[0] 
       (.C(m00_axi_aclk),
        .CE(\scancode[7]_i_1_n_0 ),
        .D(m00_axi_rdata[0]),
        .Q(\scancode_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scancode_reg[1] 
       (.C(m00_axi_aclk),
        .CE(\scancode[7]_i_1_n_0 ),
        .D(m00_axi_rdata[1]),
        .Q(\scancode_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scancode_reg[2] 
       (.C(m00_axi_aclk),
        .CE(\scancode[7]_i_1_n_0 ),
        .D(m00_axi_rdata[2]),
        .Q(\scancode_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scancode_reg[3] 
       (.C(m00_axi_aclk),
        .CE(\scancode[7]_i_1_n_0 ),
        .D(m00_axi_rdata[3]),
        .Q(\scancode_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scancode_reg[4] 
       (.C(m00_axi_aclk),
        .CE(\scancode[7]_i_1_n_0 ),
        .D(m00_axi_rdata[4]),
        .Q(\scancode_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scancode_reg[5] 
       (.C(m00_axi_aclk),
        .CE(\scancode[7]_i_1_n_0 ),
        .D(m00_axi_rdata[5]),
        .Q(\scancode_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scancode_reg[6] 
       (.C(m00_axi_aclk),
        .CE(\scancode[7]_i_1_n_0 ),
        .D(m00_axi_rdata[6]),
        .Q(\scancode_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \scancode_reg[7] 
       (.C(m00_axi_aclk),
        .CE(\scancode[7]_i_1_n_0 ),
        .D(m00_axi_rdata[7]),
        .Q(\scancode_reg_n_0_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFEB14001400)) 
    start_single_read_i_1
       (.I0(\mst_exec_state_reg_n_0_[1] ),
        .I1(\mst_exec_state_reg_n_0_[0] ),
        .I2(\mst_exec_state_reg_n_0_[2] ),
        .I3(start_single_read0),
        .I4(axi_rready_reg_0),
        .I5(start_single_read_reg_n_0),
        .O(start_single_read_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_single_read_reg
       (.C(m00_axi_aclk),
        .CE(1'b1),
        .D(start_single_read_i_1_n_0),
        .Q(start_single_read_reg_n_0),
        .R(m00_axi_aresetn_0));
  LUT6 #(
    .INIT(64'hEFEFEFFFC0C0C000)) 
    start_single_write_i_1
       (.I0(axi_bready_reg_0),
        .I1(start_single_write0),
        .I2(\mst_exec_state_reg_n_0_[2] ),
        .I3(\mst_exec_state_reg_n_0_[1] ),
        .I4(\mst_exec_state_reg_n_0_[0] ),
        .I5(start_single_write_reg_n_0),
        .O(start_single_write_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_single_write_reg
       (.C(m00_axi_aclk),
        .CE(1'b1),
        .D(start_single_write_i_1_n_0),
        .Q(start_single_write_reg_n_0),
        .R(m00_axi_aresetn_0));
  LUT6 #(
    .INIT(64'hBFBFBFFFA0A0A000)) 
    write_issued_i_1
       (.I0(start_single_write0),
        .I1(axi_bready_reg_0),
        .I2(\mst_exec_state_reg_n_0_[2] ),
        .I3(\mst_exec_state_reg_n_0_[1] ),
        .I4(\mst_exec_state_reg_n_0_[0] ),
        .I5(write_issued_reg_n_0),
        .O(write_issued_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    write_issued_i_2
       (.I0(axi_wvalid_reg_0),
        .I1(m00_axi_bvalid),
        .I2(m00_axi_awvalid),
        .I3(write_issued_reg_n_0),
        .I4(start_single_write_reg_n_0),
        .O(start_single_write0));
  FDRE #(
    .INIT(1'b0)) 
    write_issued_reg
       (.C(m00_axi_aclk),
        .CE(1'b1),
        .D(write_issued_i_1_n_0),
        .Q(write_issued_reg_n_0),
        .R(m00_axi_aresetn_0));
endmodule

module design_1_text_display_master_0_axi_periph_0
   (ACLK,
    ARESETN,
    M00_ACLK,
    M00_ARESETN,
    M00_AXI_araddr,
    M00_AXI_arprot,
    M00_AXI_arready,
    M00_AXI_arvalid,
    M00_AXI_awaddr,
    M00_AXI_awprot,
    M00_AXI_awready,
    M00_AXI_awvalid,
    M00_AXI_bready,
    M00_AXI_bresp,
    M00_AXI_bvalid,
    M00_AXI_rdata,
    M00_AXI_rready,
    M00_AXI_rresp,
    M00_AXI_rvalid,
    M00_AXI_wdata,
    M00_AXI_wready,
    M00_AXI_wstrb,
    M00_AXI_wvalid,
    M01_ACLK,
    M01_ARESETN,
    M01_AXI_araddr,
    M01_AXI_arprot,
    M01_AXI_arready,
    M01_AXI_arvalid,
    M01_AXI_awaddr,
    M01_AXI_awprot,
    M01_AXI_awready,
    M01_AXI_awvalid,
    M01_AXI_bready,
    M01_AXI_bresp,
    M01_AXI_bvalid,
    M01_AXI_rdata,
    M01_AXI_rready,
    M01_AXI_rresp,
    M01_AXI_rvalid,
    M01_AXI_wdata,
    M01_AXI_wready,
    M01_AXI_wstrb,
    M01_AXI_wvalid,
    M02_ACLK,
    M02_ARESETN,
    M02_AXI_araddr,
    M02_AXI_arprot,
    M02_AXI_arready,
    M02_AXI_arvalid,
    M02_AXI_awaddr,
    M02_AXI_awprot,
    M02_AXI_awready,
    M02_AXI_awvalid,
    M02_AXI_bready,
    M02_AXI_bresp,
    M02_AXI_bvalid,
    M02_AXI_rdata,
    M02_AXI_rready,
    M02_AXI_rresp,
    M02_AXI_rvalid,
    M02_AXI_wdata,
    M02_AXI_wready,
    M02_AXI_wstrb,
    M02_AXI_wvalid,
    S00_ACLK,
    S00_ARESETN,
    S00_AXI_araddr,
    S00_AXI_arprot,
    S00_AXI_arready,
    S00_AXI_arvalid,
    S00_AXI_awaddr,
    S00_AXI_awprot,
    S00_AXI_awready,
    S00_AXI_awvalid,
    S00_AXI_bready,
    S00_AXI_bresp,
    S00_AXI_bvalid,
    S00_AXI_rdata,
    S00_AXI_rready,
    S00_AXI_rresp,
    S00_AXI_rvalid,
    S00_AXI_wdata,
    S00_AXI_wready,
    S00_AXI_wstrb,
    S00_AXI_wvalid);
  input ACLK;
  input ARESETN;
  input M00_ACLK;
  input M00_ARESETN;
  output [31:0]M00_AXI_araddr;
  output [2:0]M00_AXI_arprot;
  input [0:0]M00_AXI_arready;
  output [0:0]M00_AXI_arvalid;
  output [31:0]M00_AXI_awaddr;
  output [2:0]M00_AXI_awprot;
  input [0:0]M00_AXI_awready;
  output [0:0]M00_AXI_awvalid;
  output [0:0]M00_AXI_bready;
  input [1:0]M00_AXI_bresp;
  input [0:0]M00_AXI_bvalid;
  input [31:0]M00_AXI_rdata;
  output [0:0]M00_AXI_rready;
  input [1:0]M00_AXI_rresp;
  input [0:0]M00_AXI_rvalid;
  output [31:0]M00_AXI_wdata;
  input [0:0]M00_AXI_wready;
  output [3:0]M00_AXI_wstrb;
  output [0:0]M00_AXI_wvalid;
  input M01_ACLK;
  input M01_ARESETN;
  output [31:0]M01_AXI_araddr;
  output [2:0]M01_AXI_arprot;
  input [0:0]M01_AXI_arready;
  output [0:0]M01_AXI_arvalid;
  output [31:0]M01_AXI_awaddr;
  output [2:0]M01_AXI_awprot;
  input [0:0]M01_AXI_awready;
  output [0:0]M01_AXI_awvalid;
  output [0:0]M01_AXI_bready;
  input [1:0]M01_AXI_bresp;
  input [0:0]M01_AXI_bvalid;
  input [31:0]M01_AXI_rdata;
  output [0:0]M01_AXI_rready;
  input [1:0]M01_AXI_rresp;
  input [0:0]M01_AXI_rvalid;
  output [31:0]M01_AXI_wdata;
  input [0:0]M01_AXI_wready;
  output [3:0]M01_AXI_wstrb;
  output [0:0]M01_AXI_wvalid;
  input M02_ACLK;
  input M02_ARESETN;
  output [31:0]M02_AXI_araddr;
  output [2:0]M02_AXI_arprot;
  input [0:0]M02_AXI_arready;
  output [0:0]M02_AXI_arvalid;
  output [31:0]M02_AXI_awaddr;
  output [2:0]M02_AXI_awprot;
  input [0:0]M02_AXI_awready;
  output [0:0]M02_AXI_awvalid;
  output [0:0]M02_AXI_bready;
  input [1:0]M02_AXI_bresp;
  input [0:0]M02_AXI_bvalid;
  input [31:0]M02_AXI_rdata;
  output [0:0]M02_AXI_rready;
  input [1:0]M02_AXI_rresp;
  input [0:0]M02_AXI_rvalid;
  output [31:0]M02_AXI_wdata;
  input [0:0]M02_AXI_wready;
  output [3:0]M02_AXI_wstrb;
  output [0:0]M02_AXI_wvalid;
  input S00_ACLK;
  input S00_ARESETN;
  input [31:0]S00_AXI_araddr;
  input [2:0]S00_AXI_arprot;
  output S00_AXI_arready;
  input S00_AXI_arvalid;
  input [31:0]S00_AXI_awaddr;
  input [2:0]S00_AXI_awprot;
  output S00_AXI_awready;
  input S00_AXI_awvalid;
  input S00_AXI_bready;
  output [1:0]S00_AXI_bresp;
  output S00_AXI_bvalid;
  output [31:0]S00_AXI_rdata;
  input S00_AXI_rready;
  output [1:0]S00_AXI_rresp;
  output S00_AXI_rvalid;
  input [31:0]S00_AXI_wdata;
  output S00_AXI_wready;
  input [3:0]S00_AXI_wstrb;
  input S00_AXI_wvalid;

  wire ACLK;
  wire ARESETN;
  wire [0:0]M00_AXI_arready;
  wire [0:0]M00_AXI_arvalid;
  wire [0:0]M00_AXI_awready;
  wire [0:0]M00_AXI_awvalid;
  wire [0:0]M00_AXI_bready;
  wire [0:0]M00_AXI_bvalid;
  wire [31:0]M00_AXI_rdata;
  wire [0:0]M00_AXI_rready;
  wire [0:0]M00_AXI_rvalid;
  wire [0:0]M00_AXI_wready;
  wire [0:0]M00_AXI_wvalid;
  wire [0:0]M01_AXI_arready;
  wire [0:0]M01_AXI_arvalid;
  wire [0:0]M01_AXI_awready;
  wire [0:0]M01_AXI_awvalid;
  wire [0:0]M01_AXI_bready;
  wire [0:0]M01_AXI_bvalid;
  wire [31:0]M01_AXI_rdata;
  wire [0:0]M01_AXI_rready;
  wire [0:0]M01_AXI_rvalid;
  wire [0:0]M01_AXI_wready;
  wire [0:0]M01_AXI_wvalid;
  wire [31:0]M02_AXI_awaddr;
  wire [0:0]M02_AXI_awready;
  wire [0:0]M02_AXI_awvalid;
  wire [0:0]M02_AXI_bready;
  wire [0:0]M02_AXI_bvalid;
  wire [31:0]M02_AXI_wdata;
  wire [0:0]M02_AXI_wready;
  wire [0:0]M02_AXI_wvalid;
  wire [31:0]S00_AXI_araddr;
  wire S00_AXI_arready;
  wire S00_AXI_arvalid;
  wire [31:0]S00_AXI_awaddr;
  wire S00_AXI_awready;
  wire S00_AXI_awvalid;
  wire S00_AXI_bready;
  wire S00_AXI_bvalid;
  wire [31:0]S00_AXI_rdata;
  wire S00_AXI_rready;
  wire S00_AXI_rvalid;
  wire [31:0]S00_AXI_wdata;
  wire S00_AXI_wready;
  wire S00_AXI_wvalid;
  wire [95:0]NLW_xbar_m_axi_araddr_UNCONNECTED;
  wire [8:0]NLW_xbar_m_axi_arprot_UNCONNECTED;
  wire [2:2]NLW_xbar_m_axi_arready_UNCONNECTED;
  wire [2:2]NLW_xbar_m_axi_arvalid_UNCONNECTED;
  wire [95:0]NLW_xbar_m_axi_awaddr_UNCONNECTED;
  wire [8:0]NLW_xbar_m_axi_awprot_UNCONNECTED;
  wire [5:0]NLW_xbar_m_axi_bresp_UNCONNECTED;
  wire [95:8]NLW_xbar_m_axi_rdata_UNCONNECTED;
  wire [2:2]NLW_xbar_m_axi_rready_UNCONNECTED;
  wire [5:0]NLW_xbar_m_axi_rresp_UNCONNECTED;
  wire [2:2]NLW_xbar_m_axi_rvalid_UNCONNECTED;
  wire [63:0]NLW_xbar_m_axi_wdata_UNCONNECTED;
  wire [11:0]NLW_xbar_m_axi_wstrb_UNCONNECTED;
  wire [29:0]NLW_xbar_s_axi_araddr_UNCONNECTED;
  wire [2:0]NLW_xbar_s_axi_arprot_UNCONNECTED;
  wire [31:16]NLW_xbar_s_axi_awaddr_UNCONNECTED;
  wire [2:0]NLW_xbar_s_axi_awprot_UNCONNECTED;
  wire [1:0]NLW_xbar_s_axi_bresp_UNCONNECTED;
  wire [31:8]NLW_xbar_s_axi_rdata_UNCONNECTED;
  wire [1:0]NLW_xbar_s_axi_rresp_UNCONNECTED;
  wire [3:0]NLW_xbar_s_axi_wstrb_UNCONNECTED;

  (* syn_black_box = "TRUE" *) 
  (* x_core_info = "axi_crossbar_v2_1_19_axi_crossbar,Vivado 2018.3" *) 
  design_1_xbar_0 xbar
       (.aclk(ACLK),
        .aresetn(ARESETN),
        .m_axi_araddr(NLW_xbar_m_axi_araddr_UNCONNECTED[95:0]),
        .m_axi_arprot(NLW_xbar_m_axi_arprot_UNCONNECTED[8:0]),
        .m_axi_arready({NLW_xbar_m_axi_arready_UNCONNECTED[2],M01_AXI_arready,M00_AXI_arready}),
        .m_axi_arvalid({NLW_xbar_m_axi_arvalid_UNCONNECTED[2],M01_AXI_arvalid,M00_AXI_arvalid}),
        .m_axi_awaddr({NLW_xbar_m_axi_awaddr_UNCONNECTED[95:80],M02_AXI_awaddr[15:0],NLW_xbar_m_axi_awaddr_UNCONNECTED[63:0]}),
        .m_axi_awprot(NLW_xbar_m_axi_awprot_UNCONNECTED[8:0]),
        .m_axi_awready({M02_AXI_awready,M01_AXI_awready,M00_AXI_awready}),
        .m_axi_awvalid({M02_AXI_awvalid,M01_AXI_awvalid,M00_AXI_awvalid}),
        .m_axi_bready({M02_AXI_bready,M01_AXI_bready,M00_AXI_bready}),
        .m_axi_bresp(NLW_xbar_m_axi_bresp_UNCONNECTED[5:0]),
        .m_axi_bvalid({M02_AXI_bvalid,M01_AXI_bvalid,M00_AXI_bvalid}),
        .m_axi_rdata({NLW_xbar_m_axi_rdata_UNCONNECTED[95:40],M01_AXI_rdata[7:0],NLW_xbar_m_axi_rdata_UNCONNECTED[31:8],M00_AXI_rdata[7:0]}),
        .m_axi_rready({NLW_xbar_m_axi_rready_UNCONNECTED[2],M01_AXI_rready,M00_AXI_rready}),
        .m_axi_rresp(NLW_xbar_m_axi_rresp_UNCONNECTED[5:0]),
        .m_axi_rvalid({NLW_xbar_m_axi_rvalid_UNCONNECTED[2],M01_AXI_rvalid,M00_AXI_rvalid}),
        .m_axi_wdata({M02_AXI_wdata,NLW_xbar_m_axi_wdata_UNCONNECTED[63:0]}),
        .m_axi_wready({M02_AXI_wready,M01_AXI_wready,M00_AXI_wready}),
        .m_axi_wstrb(NLW_xbar_m_axi_wstrb_UNCONNECTED[11:0]),
        .m_axi_wvalid({M02_AXI_wvalid,M01_AXI_wvalid,M00_AXI_wvalid}),
        .s_axi_araddr({S00_AXI_araddr[31:30],NLW_xbar_s_axi_araddr_UNCONNECTED[29:0]}),
        .s_axi_arprot(NLW_xbar_s_axi_arprot_UNCONNECTED[2:0]),
        .s_axi_arready(S00_AXI_arready),
        .s_axi_arvalid(S00_AXI_arvalid),
        .s_axi_awaddr({NLW_xbar_s_axi_awaddr_UNCONNECTED[31:16],S00_AXI_awaddr[15:0]}),
        .s_axi_awprot(NLW_xbar_s_axi_awprot_UNCONNECTED[2:0]),
        .s_axi_awready(S00_AXI_awready),
        .s_axi_awvalid(S00_AXI_awvalid),
        .s_axi_bready(S00_AXI_bready),
        .s_axi_bresp(NLW_xbar_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(S00_AXI_bvalid),
        .s_axi_rdata({NLW_xbar_s_axi_rdata_UNCONNECTED[31:8],S00_AXI_rdata[7:0]}),
        .s_axi_rready(S00_AXI_rready),
        .s_axi_rresp(NLW_xbar_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(S00_AXI_rvalid),
        .s_axi_wdata(S00_AXI_wdata),
        .s_axi_wready(S00_AXI_wready),
        .s_axi_wstrb(NLW_xbar_s_axi_wstrb_UNCONNECTED[3:0]),
        .s_axi_wvalid(S00_AXI_wvalid));
endmodule

(* ECO_CHECKSUM = "884e6eed" *) (* POWER_OPT_BRAM_CDC = "0" *) (* POWER_OPT_BRAM_SR_ADDR = "0" *) 
(* POWER_OPT_LOOPED_NET_PERCENTAGE = "0" *) 
(* NotValidForBitStream *)
module design_1_wrapper
   (CLK100MHZ,
    CPU_RESETN,
    PS2_CLK,
    PS2_DATA,
    SW,
    VGA_B,
    VGA_G,
    VGA_HS,
    VGA_R,
    VGA_VS);
  input CLK100MHZ;
  input CPU_RESETN;
  inout PS2_CLK;
  inout PS2_DATA;
  input [15:0]SW;
  output [3:0]VGA_B;
  output [3:0]VGA_G;
  output VGA_HS;
  output [3:0]VGA_R;
  output VGA_VS;

  (* IBUF_LOW_PWR *) wire CLK100MHZ;
  wire CPU_RESETN;
  wire CPU_RESETN_IBUF;
  wire PS2_CLK;
  wire PS2_CLK_IBUF;
  wire PS2_DATA;
  wire PS2_DATA_IBUF;
  wire [15:0]SW;
  wire [15:0]SW_IBUF;
  wire [3:0]VGA_B;
  wire [3:0]VGA_B_OBUF;
  wire [3:0]VGA_G;
  wire [3:0]VGA_G_OBUF;
  wire VGA_HS;
  wire VGA_HS_OBUF;
  wire [3:0]VGA_R;
  wire [3:0]VGA_R_OBUF;
  wire VGA_VS;
  wire VGA_VS_OBUF;
  wire [15:8]NLW_design_1_i_SW_UNCONNECTED;

initial begin
 $sdf_annotate("design_1_wrapper_time_impl.sdf",,,,"tool_control");
end
  IBUF CPU_RESETN_IBUF_inst
       (.I(CPU_RESETN),
        .O(CPU_RESETN_IBUF));
  (* OPT_INSERTED *) 
  (* OPT_MODIFIED = "MLO " *) 
  IBUF PS2_CLK_IBUF_inst
       (.I(PS2_CLK),
        .O(PS2_CLK_IBUF));
  (* OPT_INSERTED *) 
  (* OPT_MODIFIED = "MLO " *) 
  IBUF PS2_DATA_IBUF_inst
       (.I(PS2_DATA),
        .O(PS2_DATA_IBUF));
  IBUF \SW_IBUF[0]_inst 
       (.I(SW[0]),
        .O(SW_IBUF[0]));
  IBUF \SW_IBUF[1]_inst 
       (.I(SW[1]),
        .O(SW_IBUF[1]));
  IBUF \SW_IBUF[2]_inst 
       (.I(SW[2]),
        .O(SW_IBUF[2]));
  IBUF \SW_IBUF[3]_inst 
       (.I(SW[3]),
        .O(SW_IBUF[3]));
  IBUF \SW_IBUF[4]_inst 
       (.I(SW[4]),
        .O(SW_IBUF[4]));
  IBUF \SW_IBUF[5]_inst 
       (.I(SW[5]),
        .O(SW_IBUF[5]));
  IBUF \SW_IBUF[6]_inst 
       (.I(SW[6]),
        .O(SW_IBUF[6]));
  IBUF \SW_IBUF[7]_inst 
       (.I(SW[7]),
        .O(SW_IBUF[7]));
  OBUF \VGA_B_OBUF[0]_inst 
       (.I(VGA_B_OBUF[0]),
        .O(VGA_B[0]));
  OBUF \VGA_B_OBUF[1]_inst 
       (.I(VGA_B_OBUF[1]),
        .O(VGA_B[1]));
  OBUF \VGA_B_OBUF[2]_inst 
       (.I(VGA_B_OBUF[2]),
        .O(VGA_B[2]));
  OBUF \VGA_B_OBUF[3]_inst 
       (.I(VGA_B_OBUF[3]),
        .O(VGA_B[3]));
  OBUF \VGA_G_OBUF[0]_inst 
       (.I(VGA_G_OBUF[0]),
        .O(VGA_G[0]));
  OBUF \VGA_G_OBUF[1]_inst 
       (.I(VGA_G_OBUF[1]),
        .O(VGA_G[1]));
  OBUF \VGA_G_OBUF[2]_inst 
       (.I(VGA_G_OBUF[2]),
        .O(VGA_G[2]));
  OBUF \VGA_G_OBUF[3]_inst 
       (.I(VGA_G_OBUF[3]),
        .O(VGA_G[3]));
  OBUF VGA_HS_OBUF_inst
       (.I(VGA_HS_OBUF),
        .O(VGA_HS));
  OBUF \VGA_R_OBUF[0]_inst 
       (.I(VGA_R_OBUF[0]),
        .O(VGA_R[0]));
  OBUF \VGA_R_OBUF[1]_inst 
       (.I(VGA_R_OBUF[1]),
        .O(VGA_R[1]));
  OBUF \VGA_R_OBUF[2]_inst 
       (.I(VGA_R_OBUF[2]),
        .O(VGA_R[2]));
  OBUF \VGA_R_OBUF[3]_inst 
       (.I(VGA_R_OBUF[3]),
        .O(VGA_R[3]));
  OBUF VGA_VS_OBUF_inst
       (.I(VGA_VS_OBUF),
        .O(VGA_VS));
  (* hw_handoff = "design_1.hwdef" *) 
  design_1 design_1_i
       (.CLK100MHZ(CLK100MHZ),
        .CPU_RESETN(CPU_RESETN_IBUF),
        .PS2_CLK(PS2_CLK_IBUF),
        .PS2_DATA(PS2_DATA_IBUF),
        .SW({NLW_design_1_i_SW_UNCONNECTED[15:8],SW_IBUF[7:0]}),
        .VGA_B(VGA_B_OBUF),
        .VGA_G(VGA_G_OBUF),
        .VGA_HS(VGA_HS_OBUF),
        .VGA_R(VGA_R_OBUF),
        .VGA_VS(VGA_VS_OBUF));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_xbar_0,axi_crossbar_v2_1_19_axi_crossbar,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_crossbar_v2_1_19_axi_crossbar,Vivado 2018.3" *) 
module design_1_xbar_0
   (aclk,
    aresetn,
    s_axi_awaddr,
    s_axi_awprot,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arprot,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awaddr,
    m_axi_awprot,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bresp,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_araddr,
    m_axi_arprot,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rvalid,
    m_axi_rready);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLKIF CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLKIF, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_clk_out1, ASSOCIATED_BUSIF M00_AXI:M01_AXI:M02_AXI:M03_AXI:M04_AXI:M05_AXI:M06_AXI:M07_AXI:M08_AXI:M09_AXI:M10_AXI:M11_AXI:M12_AXI:M13_AXI:M14_AXI:M15_AXI:S00_AXI:S01_AXI:S02_AXI:S03_AXI:S04_AXI:S05_AXI:S06_AXI:S07_AXI:S08_AXI:S09_AXI:S10_AXI:S11_AXI:S12_AXI:S13_AXI:S14_AXI:S15_AXI, ASSOCIATED_RESET ARESETN, INSERT_VIP 0" *) input aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RSTIF RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RSTIF, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT" *) input aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) input [31:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input [0:0]s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output [0:0]s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input [0:0]s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output [0:0]s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output [0:0]s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input [0:0]s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [31:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input [0:0]s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output [0:0]s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output [0:0]s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [0:0]s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWADDR [31:0] [31:0], xilinx.com:interface:aximm:1.0 M01_AXI AWADDR [31:0] [63:32], xilinx.com:interface:aximm:1.0 M02_AXI AWADDR [31:0] [95:64]" *) output [95:0]m_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWPROT [2:0] [2:0], xilinx.com:interface:aximm:1.0 M01_AXI AWPROT [2:0] [5:3], xilinx.com:interface:aximm:1.0 M02_AXI AWPROT [2:0] [8:6]" *) output [8:0]m_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI AWVALID [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI AWVALID [0:0] [2:2]" *) output [2:0]m_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI AWREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI AWREADY [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI AWREADY [0:0] [2:2]" *) input [2:0]m_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WDATA [31:0] [31:0], xilinx.com:interface:aximm:1.0 M01_AXI WDATA [31:0] [63:32], xilinx.com:interface:aximm:1.0 M02_AXI WDATA [31:0] [95:64]" *) output [95:0]m_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WSTRB [3:0] [3:0], xilinx.com:interface:aximm:1.0 M01_AXI WSTRB [3:0] [7:4], xilinx.com:interface:aximm:1.0 M02_AXI WSTRB [3:0] [11:8]" *) output [11:0]m_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI WVALID [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI WVALID [0:0] [2:2]" *) output [2:0]m_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI WREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI WREADY [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI WREADY [0:0] [2:2]" *) input [2:0]m_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI BRESP [1:0] [1:0], xilinx.com:interface:aximm:1.0 M01_AXI BRESP [1:0] [3:2], xilinx.com:interface:aximm:1.0 M02_AXI BRESP [1:0] [5:4]" *) input [5:0]m_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI BVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI BVALID [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI BVALID [0:0] [2:2]" *) input [2:0]m_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI BREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI BREADY [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI BREADY [0:0] [2:2]" *) output [2:0]m_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARADDR [31:0] [31:0], xilinx.com:interface:aximm:1.0 M01_AXI ARADDR [31:0] [63:32], xilinx.com:interface:aximm:1.0 M02_AXI ARADDR [31:0] [95:64]" *) output [95:0]m_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARPROT [2:0] [2:0], xilinx.com:interface:aximm:1.0 M01_AXI ARPROT [2:0] [5:3], xilinx.com:interface:aximm:1.0 M02_AXI ARPROT [2:0] [8:6]" *) output [8:0]m_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI ARVALID [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI ARVALID [0:0] [2:2]" *) output [2:0]m_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI ARREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI ARREADY [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI ARREADY [0:0] [2:2]" *) input [2:0]m_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RDATA [31:0] [31:0], xilinx.com:interface:aximm:1.0 M01_AXI RDATA [31:0] [63:32], xilinx.com:interface:aximm:1.0 M02_AXI RDATA [31:0] [95:64]" *) input [95:0]m_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RRESP [1:0] [1:0], xilinx.com:interface:aximm:1.0 M01_AXI RRESP [1:0] [3:2], xilinx.com:interface:aximm:1.0 M02_AXI RRESP [1:0] [5:4]" *) input [5:0]m_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RVALID [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI RVALID [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI RVALID [0:0] [2:2]" *) input [2:0]m_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 M00_AXI RREADY [0:0] [0:0], xilinx.com:interface:aximm:1.0 M01_AXI RREADY [0:0] [1:1], xilinx.com:interface:aximm:1.0 M02_AXI RREADY [0:0] [2:2]" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M00_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, XIL_INTERFACENAME M01_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0, XIL_INTERFACENAME M02_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [2:0]m_axi_rready;

  wire aclk;
  wire aresetn;
  wire [2:0]m_axi_arready;
  wire [2:0]m_axi_arvalid;
  wire [95:0]m_axi_awaddr;
  wire [2:0]m_axi_awready;
  wire [2:0]m_axi_awvalid;
  wire [2:0]m_axi_bready;
  wire [2:0]m_axi_bvalid;
  wire [95:0]m_axi_rdata;
  wire [2:0]m_axi_rready;
  wire [2:0]m_axi_rvalid;
  wire [95:0]m_axi_wdata;
  wire [2:0]m_axi_wready;
  wire [2:0]m_axi_wvalid;
  wire [31:0]s_axi_araddr;
  wire [0:0]s_axi_arready;
  wire [0:0]s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [0:0]s_axi_awready;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire [0:0]s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [0:0]s_axi_rready;
  wire [0:0]s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire [0:0]s_axi_wready;
  wire [0:0]s_axi_wvalid;
  wire [95:0]NLW_inst_m_axi_araddr_UNCONNECTED;
  wire [5:0]NLW_inst_m_axi_arburst_UNCONNECTED;
  wire [11:0]NLW_inst_m_axi_arcache_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_arid_UNCONNECTED;
  wire [23:0]NLW_inst_m_axi_arlen_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_arlock_UNCONNECTED;
  wire [8:0]NLW_inst_m_axi_arprot_UNCONNECTED;
  wire [11:0]NLW_inst_m_axi_arqos_UNCONNECTED;
  wire [2:2]NLW_inst_m_axi_arready_UNCONNECTED;
  wire [11:0]NLW_inst_m_axi_arregion_UNCONNECTED;
  wire [8:0]NLW_inst_m_axi_arsize_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_aruser_UNCONNECTED;
  wire [2:2]NLW_inst_m_axi_arvalid_UNCONNECTED;
  wire [95:0]NLW_inst_m_axi_awaddr_UNCONNECTED;
  wire [5:0]NLW_inst_m_axi_awburst_UNCONNECTED;
  wire [11:0]NLW_inst_m_axi_awcache_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_awid_UNCONNECTED;
  wire [23:0]NLW_inst_m_axi_awlen_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_awlock_UNCONNECTED;
  wire [8:0]NLW_inst_m_axi_awprot_UNCONNECTED;
  wire [11:0]NLW_inst_m_axi_awqos_UNCONNECTED;
  wire [11:0]NLW_inst_m_axi_awregion_UNCONNECTED;
  wire [8:0]NLW_inst_m_axi_awsize_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_awuser_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_bid_UNCONNECTED;
  wire [5:0]NLW_inst_m_axi_bresp_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_buser_UNCONNECTED;
  wire [95:8]NLW_inst_m_axi_rdata_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_rid_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_rlast_UNCONNECTED;
  wire [2:2]NLW_inst_m_axi_rready_UNCONNECTED;
  wire [5:0]NLW_inst_m_axi_rresp_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_ruser_UNCONNECTED;
  wire [2:2]NLW_inst_m_axi_rvalid_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_wdata_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_wid_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_wlast_UNCONNECTED;
  wire [11:0]NLW_inst_m_axi_wstrb_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_wuser_UNCONNECTED;
  wire [29:0]NLW_inst_s_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_inst_s_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_arid_UNCONNECTED;
  wire [7:0]NLW_inst_s_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_inst_s_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_inst_s_axi_arqos_UNCONNECTED;
  wire [2:0]NLW_inst_s_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_aruser_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_inst_s_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_awid_UNCONNECTED;
  wire [7:0]NLW_inst_s_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_inst_s_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_inst_s_axi_awqos_UNCONNECTED;
  wire [2:0]NLW_inst_s_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_awuser_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_buser_UNCONNECTED;
  wire [31:8]NLW_inst_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_rid_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_rlast_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_ruser_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_wid_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_wlast_UNCONNECTED;
  wire [3:0]NLW_inst_s_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_wuser_UNCONNECTED;

  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "32" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_PROTOCOL = "2" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_SUPPORTS_USER_SIGNALS = "0" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_CONNECTIVITY_MODE = "0" *) 
  (* C_DEBUG = "1" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_M_AXI_ADDR_WIDTH = "96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000" *) 
  (* C_M_AXI_BASE_ADDR = "192'b000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) 
  (* C_M_AXI_READ_CONNECTIVITY = "96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) 
  (* C_M_AXI_READ_ISSUING = "96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) 
  (* C_M_AXI_SECURE = "96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_M_AXI_WRITE_CONNECTIVITY = "96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) 
  (* C_M_AXI_WRITE_ISSUING = "96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) 
  (* C_NUM_ADDR_RANGES = "1" *) 
  (* C_NUM_MASTER_SLOTS = "3" *) 
  (* C_NUM_SLAVE_SLOTS = "1" *) 
  (* C_R_REGISTER = "1" *) 
  (* C_S_AXI_ARB_PRIORITY = "0" *) 
  (* C_S_AXI_BASE_ID = "0" *) 
  (* C_S_AXI_READ_ACCEPTANCE = "1" *) 
  (* C_S_AXI_SINGLE_THREAD = "1" *) 
  (* C_S_AXI_THREAD_ID_WIDTH = "0" *) 
  (* C_S_AXI_WRITE_ACCEPTANCE = "1" *) 
  (* P_ADDR_DECODE = "1" *) 
  (* P_AXI3 = "1" *) 
  (* P_AXI4 = "0" *) 
  (* P_AXILITE = "2" *) 
  (* P_AXILITE_SIZE = "3'b010" *) 
  (* P_FAMILY = "artix7" *) 
  (* P_INCR = "2'b01" *) 
  (* P_LEN = "8" *) 
  (* P_LOCK = "1" *) 
  (* P_M_AXI_ERR_MODE = "96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* P_M_AXI_SUPPORTS_READ = "3'b111" *) 
  (* P_M_AXI_SUPPORTS_WRITE = "3'b111" *) 
  (* P_ONES = "65'b11111111111111111111111111111111111111111111111111111111111111111" *) 
  (* P_RANGE_CHECK = "1" *) 
  (* P_S_AXI_BASE_ID = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* P_S_AXI_HIGH_ID = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) 
  (* P_S_AXI_SUPPORTS_READ = "1'b1" *) 
  (* P_S_AXI_SUPPORTS_WRITE = "1'b1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  design_1_xbar_0_axi_crossbar_v2_1_19_axi_crossbar inst
       (.aclk(aclk),
        .aresetn(aresetn),
        .m_axi_araddr(NLW_inst_m_axi_araddr_UNCONNECTED[95:0]),
        .m_axi_arburst(NLW_inst_m_axi_arburst_UNCONNECTED[5:0]),
        .m_axi_arcache(NLW_inst_m_axi_arcache_UNCONNECTED[11:0]),
        .m_axi_arid(NLW_inst_m_axi_arid_UNCONNECTED[2:0]),
        .m_axi_arlen(NLW_inst_m_axi_arlen_UNCONNECTED[23:0]),
        .m_axi_arlock(NLW_inst_m_axi_arlock_UNCONNECTED[2:0]),
        .m_axi_arprot(NLW_inst_m_axi_arprot_UNCONNECTED[8:0]),
        .m_axi_arqos(NLW_inst_m_axi_arqos_UNCONNECTED[11:0]),
        .m_axi_arready({NLW_inst_m_axi_arready_UNCONNECTED[2],m_axi_arready[1:0]}),
        .m_axi_arregion(NLW_inst_m_axi_arregion_UNCONNECTED[11:0]),
        .m_axi_arsize(NLW_inst_m_axi_arsize_UNCONNECTED[8:0]),
        .m_axi_aruser(NLW_inst_m_axi_aruser_UNCONNECTED[2:0]),
        .m_axi_arvalid({NLW_inst_m_axi_arvalid_UNCONNECTED[2],m_axi_arvalid[1:0]}),
        .m_axi_awaddr({NLW_inst_m_axi_awaddr_UNCONNECTED[95:80],m_axi_awaddr[79:64],NLW_inst_m_axi_awaddr_UNCONNECTED[63:0]}),
        .m_axi_awburst(NLW_inst_m_axi_awburst_UNCONNECTED[5:0]),
        .m_axi_awcache(NLW_inst_m_axi_awcache_UNCONNECTED[11:0]),
        .m_axi_awid(NLW_inst_m_axi_awid_UNCONNECTED[2:0]),
        .m_axi_awlen(NLW_inst_m_axi_awlen_UNCONNECTED[23:0]),
        .m_axi_awlock(NLW_inst_m_axi_awlock_UNCONNECTED[2:0]),
        .m_axi_awprot(NLW_inst_m_axi_awprot_UNCONNECTED[8:0]),
        .m_axi_awqos(NLW_inst_m_axi_awqos_UNCONNECTED[11:0]),
        .m_axi_awready(m_axi_awready),
        .m_axi_awregion(NLW_inst_m_axi_awregion_UNCONNECTED[11:0]),
        .m_axi_awsize(NLW_inst_m_axi_awsize_UNCONNECTED[8:0]),
        .m_axi_awuser(NLW_inst_m_axi_awuser_UNCONNECTED[2:0]),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bid(NLW_inst_m_axi_bid_UNCONNECTED[2:0]),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(NLW_inst_m_axi_bresp_UNCONNECTED[5:0]),
        .m_axi_buser(NLW_inst_m_axi_buser_UNCONNECTED[2:0]),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata({NLW_inst_m_axi_rdata_UNCONNECTED[95:40],m_axi_rdata[39:32],NLW_inst_m_axi_rdata_UNCONNECTED[31:8],m_axi_rdata[7:0]}),
        .m_axi_rid(NLW_inst_m_axi_rid_UNCONNECTED[2:0]),
        .m_axi_rlast(NLW_inst_m_axi_rlast_UNCONNECTED[2:0]),
        .m_axi_rready({NLW_inst_m_axi_rready_UNCONNECTED[2],m_axi_rready[1:0]}),
        .m_axi_rresp(NLW_inst_m_axi_rresp_UNCONNECTED[5:0]),
        .m_axi_ruser(NLW_inst_m_axi_ruser_UNCONNECTED[2:0]),
        .m_axi_rvalid({NLW_inst_m_axi_rvalid_UNCONNECTED[2],m_axi_rvalid[1:0]}),
        .m_axi_wdata({m_axi_wdata[95:64],NLW_inst_m_axi_wdata_UNCONNECTED[63:0]}),
        .m_axi_wid(NLW_inst_m_axi_wid_UNCONNECTED[2:0]),
        .m_axi_wlast(NLW_inst_m_axi_wlast_UNCONNECTED[2:0]),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(NLW_inst_m_axi_wstrb_UNCONNECTED[11:0]),
        .m_axi_wuser(NLW_inst_m_axi_wuser_UNCONNECTED[2:0]),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_araddr({s_axi_araddr[31:30],NLW_inst_s_axi_araddr_UNCONNECTED[29:0]}),
        .s_axi_arburst(NLW_inst_s_axi_arburst_UNCONNECTED[1:0]),
        .s_axi_arcache(NLW_inst_s_axi_arcache_UNCONNECTED[3:0]),
        .s_axi_arid(NLW_inst_s_axi_arid_UNCONNECTED[0]),
        .s_axi_arlen(NLW_inst_s_axi_arlen_UNCONNECTED[7:0]),
        .s_axi_arlock(NLW_inst_s_axi_arlock_UNCONNECTED[0]),
        .s_axi_arprot(NLW_inst_s_axi_arprot_UNCONNECTED[2:0]),
        .s_axi_arqos(NLW_inst_s_axi_arqos_UNCONNECTED[3:0]),
        .s_axi_arready(s_axi_arready),
        .s_axi_arsize(NLW_inst_s_axi_arsize_UNCONNECTED[2:0]),
        .s_axi_aruser(NLW_inst_s_axi_aruser_UNCONNECTED[0]),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({NLW_inst_s_axi_awaddr_UNCONNECTED[31:16],s_axi_awaddr[15:0]}),
        .s_axi_awburst(NLW_inst_s_axi_awburst_UNCONNECTED[1:0]),
        .s_axi_awcache(NLW_inst_s_axi_awcache_UNCONNECTED[3:0]),
        .s_axi_awid(NLW_inst_s_axi_awid_UNCONNECTED[0]),
        .s_axi_awlen(NLW_inst_s_axi_awlen_UNCONNECTED[7:0]),
        .s_axi_awlock(NLW_inst_s_axi_awlock_UNCONNECTED[0]),
        .s_axi_awprot(NLW_inst_s_axi_awprot_UNCONNECTED[2:0]),
        .s_axi_awqos(NLW_inst_s_axi_awqos_UNCONNECTED[3:0]),
        .s_axi_awready(s_axi_awready),
        .s_axi_awsize(NLW_inst_s_axi_awsize_UNCONNECTED[2:0]),
        .s_axi_awuser(NLW_inst_s_axi_awuser_UNCONNECTED[0]),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(NLW_inst_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(NLW_inst_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_inst_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata({NLW_inst_s_axi_rdata_UNCONNECTED[31:8],s_axi_rdata[7:0]}),
        .s_axi_rid(NLW_inst_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_inst_s_axi_rlast_UNCONNECTED[0]),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(NLW_inst_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_inst_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wid(NLW_inst_s_axi_wid_UNCONNECTED[0]),
        .s_axi_wlast(NLW_inst_s_axi_wlast_UNCONNECTED[0]),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(NLW_inst_s_axi_wstrb_UNCONNECTED[3:0]),
        .s_axi_wuser(NLW_inst_s_axi_wuser_UNCONNECTED[0]),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_19_addr_arbiter_sasd" *) 
module design_1_xbar_0_axi_crossbar_v2_1_19_addr_arbiter_sasd
   (m_valid_i,
    SR,
    aa_grant_rnw,
    D,
    Q,
    \gen_no_arbiter.m_amesg_i_reg[28]_0 ,
    \gen_no_arbiter.m_amesg_i_reg[23]_0 ,
    m_ready_d0,
    \m_ready_d_reg[2] ,
    s_axi_bvalid,
    m_axi_bready,
    s_axi_bready_0_sp_1,
    s_axi_wready,
    m_axi_wvalid,
    m_axi_awvalid,
    \gen_no_arbiter.grant_rnw_reg_0 ,
    \aresetn_d_reg[0] ,
    \aresetn_d_reg[1] ,
    E,
    m_axi_arvalid,
    \m_ready_d_reg[1] ,
    s_axi_awready,
    s_axi_arready,
    s_axi_rvalid,
    \m_atarget_hot_reg[3] ,
    aclk,
    aresetn_d,
    \gen_no_arbiter.m_grant_hot_i_reg[0]_0 ,
    s_axi_arvalid,
    s_axi_awvalid,
    m_ready_d,
    \m_ready_d_reg[2]_0 ,
    s_axi_bvalid_0_sp_1,
    \gen_axilite.s_axi_awready_i_reg ,
    s_axi_bready,
    s_axi_wready_0_sp_1,
    s_axi_wvalid,
    m_valid_i_reg,
    aa_rready,
    m_valid_i_reg_0,
    m_ready_d_0,
    s_axi_rready,
    sr_rvalid,
    \gen_no_arbiter.m_valid_i_reg_0 ,
    \gen_no_arbiter.m_valid_i_reg_1 ,
    s_axi_arprot,
    s_axi_awprot,
    s_axi_araddr,
    s_axi_awaddr,
    mi_bvalid,
    mi_wready);
  output m_valid_i;
  output [0:0]SR;
  output aa_grant_rnw;
  output [3:0]D;
  output [34:0]Q;
  output \gen_no_arbiter.m_amesg_i_reg[28]_0 ;
  output \gen_no_arbiter.m_amesg_i_reg[23]_0 ;
  output [0:0]m_ready_d0;
  output \m_ready_d_reg[2] ;
  output [0:0]s_axi_bvalid;
  output [2:0]m_axi_bready;
  output s_axi_bready_0_sp_1;
  output [0:0]s_axi_wready;
  output [2:0]m_axi_wvalid;
  output [2:0]m_axi_awvalid;
  output \gen_no_arbiter.grant_rnw_reg_0 ;
  output \aresetn_d_reg[0] ;
  output \aresetn_d_reg[1] ;
  output [0:0]E;
  output [2:0]m_axi_arvalid;
  output \m_ready_d_reg[1] ;
  output [0:0]s_axi_awready;
  output [0:0]s_axi_arready;
  output [0:0]s_axi_rvalid;
  output \m_atarget_hot_reg[3] ;
  input aclk;
  input aresetn_d;
  input \gen_no_arbiter.m_grant_hot_i_reg[0]_0 ;
  input [0:0]s_axi_arvalid;
  input [0:0]s_axi_awvalid;
  input [2:0]m_ready_d;
  input \m_ready_d_reg[2]_0 ;
  input s_axi_bvalid_0_sp_1;
  input [3:0]\gen_axilite.s_axi_awready_i_reg ;
  input [0:0]s_axi_bready;
  input s_axi_wready_0_sp_1;
  input [0:0]s_axi_wvalid;
  input [1:0]m_valid_i_reg;
  input aa_rready;
  input m_valid_i_reg_0;
  input [1:0]m_ready_d_0;
  input [0:0]s_axi_rready;
  input sr_rvalid;
  input \gen_no_arbiter.m_valid_i_reg_0 ;
  input \gen_no_arbiter.m_valid_i_reg_1 ;
  input [2:0]s_axi_arprot;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_araddr;
  input [31:0]s_axi_awaddr;
  input [0:0]mi_bvalid;
  input [0:0]mi_wready;

  wire [3:0]D;
  wire [0:0]E;
  wire [34:0]Q;
  wire [0:0]SR;
  wire aa_grant_any;
  wire aa_grant_rnw;
  wire aa_rready;
  wire aclk;
  wire aresetn_d;
  wire \aresetn_d_reg[0] ;
  wire \aresetn_d_reg[1] ;
  wire \gen_axilite.s_axi_awready_i_i_2_n_0 ;
  wire [3:0]\gen_axilite.s_axi_awready_i_reg ;
  wire \gen_no_arbiter.grant_rnw_i_1_n_0 ;
  wire \gen_no_arbiter.grant_rnw_reg_0 ;
  wire \gen_no_arbiter.m_grant_hot_i[0]_i_1_n_0 ;
  wire \gen_no_arbiter.m_grant_hot_i[0]_i_2_n_0 ;
  wire \gen_no_arbiter.m_grant_hot_i[0]_i_4_n_0 ;
  wire \gen_no_arbiter.m_grant_hot_i_reg[0]_0 ;
  wire \gen_no_arbiter.m_valid_i_i_1_n_0 ;
  wire \gen_no_arbiter.m_valid_i_reg_0 ;
  wire \gen_no_arbiter.m_valid_i_reg_1 ;
  wire \gen_no_arbiter.s_ready_i[0]_i_1_n_0 ;
  wire \m_atarget_hot_reg[3] ;
  wire [2:0]m_axi_arvalid;
  wire [2:0]m_axi_awvalid;
  wire [2:0]m_axi_bready;
  wire [2:0]m_axi_wvalid;
  wire [2:0]m_ready_d;
  wire [0:0]m_ready_d0;
  wire [1:0]m_ready_d_0;
  wire \m_ready_d_reg[1] ;
  wire \m_ready_d_reg[2] ;
  wire \m_ready_d_reg[2]_0 ;
  wire m_valid_i;
  wire m_valid_i_i_2_n_0;
  wire m_valid_i_i_3_n_0;
  wire [1:0]m_valid_i_reg;
  wire m_valid_i_reg_0;
  wire [0:0]mi_bvalid;
  wire [0:0]mi_wready;
  wire p_0_in1_in;
  wire [48:1]s_amesg;
  wire \s_arvalid_reg[0]_i_1_n_0 ;
  wire \s_arvalid_reg_reg_n_0_[0] ;
  wire s_awvalid_reg;
  wire \s_awvalid_reg[0]_i_1_n_0 ;
  wire [31:0]s_axi_araddr;
  wire [0:0]s_axi_arready;
  wire [0:0]s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [0:0]s_axi_awready;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire s_axi_bready_0_sn_1;
  wire [0:0]s_axi_bvalid;
  wire s_axi_bvalid_0_sn_1;
  wire [0:0]s_axi_rready;
  wire [0:0]s_axi_rvalid;
  wire [0:0]s_axi_wready;
  wire s_axi_wready_0_sn_1;
  wire [0:0]s_axi_wvalid;
  wire s_ready_i;
  wire sr_rvalid;

  assign s_axi_bready_0_sp_1 = s_axi_bready_0_sn_1;
  assign s_axi_bvalid_0_sn_1 = s_axi_bvalid_0_sp_1;
  assign s_axi_wready_0_sn_1 = s_axi_wready_0_sp_1;
  LUT6 #(
    .INIT(64'hFFFFFFFB00000004)) 
    \gen_axilite.s_axi_awready_i_i_1 
       (.I0(\gen_axilite.s_axi_awready_i_i_2_n_0 ),
        .I1(\gen_axilite.s_axi_awready_i_reg [3]),
        .I2(m_ready_d[2]),
        .I3(\gen_no_arbiter.grant_rnw_reg_0 ),
        .I4(mi_bvalid),
        .I5(mi_wready),
        .O(\m_atarget_hot_reg[3] ));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \gen_axilite.s_axi_awready_i_i_2 
       (.I0(aa_grant_rnw),
        .I1(m_valid_i),
        .I2(m_ready_d[1]),
        .I3(s_axi_wvalid),
        .O(\gen_axilite.s_axi_awready_i_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \gen_axilite.s_axi_awready_i_i_3 
       (.I0(aa_grant_rnw),
        .I1(m_valid_i),
        .O(\gen_no_arbiter.grant_rnw_reg_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \gen_axilite.s_axi_rvalid_i_i_2 
       (.I0(m_ready_d_0[1]),
        .I1(m_valid_i),
        .I2(aa_grant_rnw),
        .O(\m_ready_d_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFF5300000050)) 
    \gen_no_arbiter.grant_rnw_i_1 
       (.I0(s_awvalid_reg),
        .I1(s_axi_awvalid),
        .I2(s_axi_arvalid),
        .I3(aa_grant_any),
        .I4(m_valid_i),
        .I5(aa_grant_rnw),
        .O(\gen_no_arbiter.grant_rnw_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.grant_rnw_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.grant_rnw_i_1_n_0 ),
        .Q(aa_grant_rnw),
        .R(SR));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \gen_no_arbiter.m_amesg_i[10]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_awvalid_reg),
        .I2(s_axi_awaddr[9]),
        .O(s_amesg[10]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \gen_no_arbiter.m_amesg_i[11]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_awvalid_reg),
        .I2(s_axi_awaddr[10]),
        .O(s_amesg[11]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \gen_no_arbiter.m_amesg_i[12]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_awvalid_reg),
        .I2(s_axi_awaddr[11]),
        .O(s_amesg[12]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \gen_no_arbiter.m_amesg_i[13]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_awvalid_reg),
        .I2(s_axi_awaddr[12]),
        .O(s_amesg[13]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \gen_no_arbiter.m_amesg_i[14]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_awvalid_reg),
        .I2(s_axi_awaddr[13]),
        .O(s_amesg[14]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \gen_no_arbiter.m_amesg_i[15]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_awvalid_reg),
        .I2(s_axi_awaddr[14]),
        .O(s_amesg[15]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \gen_no_arbiter.m_amesg_i[16]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_awvalid_reg),
        .I2(s_axi_awaddr[15]),
        .O(s_amesg[16]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \gen_no_arbiter.m_amesg_i[1]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_awvalid_reg),
        .I2(s_axi_awaddr[0]),
        .O(s_amesg[1]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \gen_no_arbiter.m_amesg_i[2]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_awvalid_reg),
        .I2(s_axi_awaddr[1]),
        .O(s_amesg[2]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \gen_no_arbiter.m_amesg_i[31]_i_1 
       (.I0(s_axi_araddr[30]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .O(s_amesg[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_no_arbiter.m_amesg_i[32]_i_1 
       (.I0(aresetn_d),
        .O(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_no_arbiter.m_amesg_i[32]_i_2 
       (.I0(aa_grant_any),
        .O(p_0_in1_in));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \gen_no_arbiter.m_amesg_i[32]_i_3 
       (.I0(s_axi_araddr[31]),
        .I1(s_axi_arvalid),
        .I2(s_awvalid_reg),
        .O(s_amesg[32]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \gen_no_arbiter.m_amesg_i[3]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_awvalid_reg),
        .I2(s_axi_awaddr[2]),
        .O(s_amesg[3]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \gen_no_arbiter.m_amesg_i[4]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_awvalid_reg),
        .I2(s_axi_awaddr[3]),
        .O(s_amesg[4]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \gen_no_arbiter.m_amesg_i[5]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_awvalid_reg),
        .I2(s_axi_awaddr[4]),
        .O(s_amesg[5]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \gen_no_arbiter.m_amesg_i[6]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_awvalid_reg),
        .I2(s_axi_awaddr[5]),
        .O(s_amesg[6]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \gen_no_arbiter.m_amesg_i[7]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_awvalid_reg),
        .I2(s_axi_awaddr[6]),
        .O(s_amesg[7]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \gen_no_arbiter.m_amesg_i[8]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_awvalid_reg),
        .I2(s_axi_awaddr[7]),
        .O(s_amesg[8]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \gen_no_arbiter.m_amesg_i[9]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_awvalid_reg),
        .I2(s_axi_awaddr[8]),
        .O(s_amesg[9]));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[10] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[10]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[11] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[11]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[12] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[12]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[13] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[13]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[14] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[14]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[15] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[15]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[16] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[16]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[1] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[1]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[2] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[2]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[31] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[31]),
        .Q(Q[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[32] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[32]),
        .Q(Q[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[3] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[3]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[4] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[4]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[5] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[5]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[6] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[6]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[7] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[7]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[8] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[8]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_amesg_i_reg[9] 
       (.C(aclk),
        .CE(p_0_in1_in),
        .D(s_amesg[9]),
        .Q(Q[8]),
        .R(SR));
  LUT6 #(
    .INIT(64'h000000007F7F737F)) 
    \gen_no_arbiter.m_grant_hot_i[0]_i_1 
       (.I0(\gen_no_arbiter.m_grant_hot_i[0]_i_2_n_0 ),
        .I1(m_valid_i),
        .I2(aa_grant_rnw),
        .I3(m_ready_d0),
        .I4(\gen_no_arbiter.m_grant_hot_i_reg[0]_0 ),
        .I5(\gen_no_arbiter.m_grant_hot_i[0]_i_4_n_0 ),
        .O(\gen_no_arbiter.m_grant_hot_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000F0F8)) 
    \gen_no_arbiter.m_grant_hot_i[0]_i_2 
       (.I0(aa_grant_rnw),
        .I1(m_valid_i),
        .I2(m_ready_d_0[1]),
        .I3(\gen_no_arbiter.m_valid_i_reg_0 ),
        .I4(\gen_no_arbiter.m_valid_i_reg_1 ),
        .O(\gen_no_arbiter.m_grant_hot_i[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h5D5D5D5F)) 
    \gen_no_arbiter.m_grant_hot_i[0]_i_4 
       (.I0(aresetn_d),
        .I1(m_valid_i),
        .I2(aa_grant_any),
        .I3(s_axi_arvalid),
        .I4(s_axi_awvalid),
        .O(\gen_no_arbiter.m_grant_hot_i[0]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_grant_hot_i_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.m_grant_hot_i[0]_i_1_n_0 ),
        .Q(aa_grant_any),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h3AFA3AFA3A0A3AFA)) 
    \gen_no_arbiter.m_valid_i_i_1 
       (.I0(aa_grant_any),
        .I1(\gen_no_arbiter.m_grant_hot_i[0]_i_2_n_0 ),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .I4(m_ready_d0),
        .I5(\gen_no_arbiter.m_grant_hot_i_reg[0]_0 ),
        .O(\gen_no_arbiter.m_valid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.m_valid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.m_valid_i_i_1_n_0 ),
        .Q(m_valid_i),
        .R(SR));
  LUT3 #(
    .INIT(8'h40)) 
    \gen_no_arbiter.s_ready_i[0]_i_1 
       (.I0(m_valid_i),
        .I1(aa_grant_any),
        .I2(aresetn_d),
        .O(\gen_no_arbiter.s_ready_i[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_no_arbiter.s_ready_i_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_no_arbiter.s_ready_i[0]_i_1_n_0 ),
        .Q(s_ready_i),
        .R(1'b0));
  (* OPT_MODIFIED = "PROPCONST " *) 
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_atarget_hot[0]_i_1 
       (.I0(Q[30]),
        .I1(Q[31]),
        .I2(aa_grant_any),
        .O(D[0]));
  (* OPT_MODIFIED = "PROPCONST " *) 
  LUT3 #(
    .INIT(8'h40)) 
    \m_atarget_hot[1]_i_1 
       (.I0(Q[31]),
        .I1(Q[30]),
        .I2(aa_grant_any),
        .O(D[1]));
  (* OPT_MODIFIED = "PROPCONST " *) 
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_atarget_hot[2]_i_1 
       (.I0(Q[30]),
        .I1(Q[31]),
        .I2(aa_grant_any),
        .O(D[2]));
  (* OPT_MODIFIED = "PROPCONST " *) 
  LUT3 #(
    .INIT(8'h10)) 
    \m_atarget_hot[3]_i_1 
       (.I0(Q[31]),
        .I1(Q[30]),
        .I2(aa_grant_any),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h0080)) 
    \m_axi_arvalid[0]_INST_0 
       (.I0(\gen_axilite.s_axi_awready_i_reg [0]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d_0[1]),
        .O(m_axi_arvalid[0]));
  LUT4 #(
    .INIT(16'h0080)) 
    \m_axi_arvalid[1]_INST_0 
       (.I0(\gen_axilite.s_axi_awready_i_reg [1]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d_0[1]),
        .O(m_axi_arvalid[1]));
  LUT4 #(
    .INIT(16'h0020)) 
    \m_axi_awvalid[0]_INST_0 
       (.I0(\gen_axilite.s_axi_awready_i_reg [0]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d[2]),
        .O(m_axi_awvalid[0]));
  LUT4 #(
    .INIT(16'h0020)) 
    \m_axi_awvalid[1]_INST_0 
       (.I0(\gen_axilite.s_axi_awready_i_reg [1]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d[2]),
        .O(m_axi_awvalid[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \m_axi_awvalid[2]_INST_0 
       (.I0(\gen_axilite.s_axi_awready_i_reg [2]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d[2]),
        .O(m_axi_awvalid[2]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \m_axi_bready[0]_INST_0 
       (.I0(\gen_axilite.s_axi_awready_i_reg [0]),
        .I1(m_ready_d[0]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .I4(s_axi_bready),
        .O(m_axi_bready[0]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \m_axi_bready[1]_INST_0 
       (.I0(\gen_axilite.s_axi_awready_i_reg [1]),
        .I1(m_ready_d[0]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .I4(s_axi_bready),
        .O(m_axi_bready[1]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \m_axi_bready[2]_INST_0 
       (.I0(\gen_axilite.s_axi_awready_i_reg [2]),
        .I1(m_ready_d[0]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .I4(s_axi_bready),
        .O(m_axi_bready[2]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \m_axi_wvalid[0]_INST_0 
       (.I0(\gen_axilite.s_axi_awready_i_reg [0]),
        .I1(s_axi_wvalid),
        .I2(m_ready_d[1]),
        .I3(m_valid_i),
        .I4(aa_grant_rnw),
        .O(m_axi_wvalid[0]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \m_axi_wvalid[1]_INST_0 
       (.I0(\gen_axilite.s_axi_awready_i_reg [1]),
        .I1(s_axi_wvalid),
        .I2(m_ready_d[1]),
        .I3(m_valid_i),
        .I4(aa_grant_rnw),
        .O(m_axi_wvalid[1]));
  LUT5 #(
    .INIT(32'h00000800)) 
    \m_axi_wvalid[2]_INST_0 
       (.I0(\gen_axilite.s_axi_awready_i_reg [2]),
        .I1(s_axi_wvalid),
        .I2(m_ready_d[1]),
        .I3(m_valid_i),
        .I4(aa_grant_rnw),
        .O(m_axi_wvalid[2]));
  LUT5 #(
    .INIT(32'h0080FFFF)) 
    \m_payload_i[34]_i_1 
       (.I0(s_axi_rready),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d_0[0]),
        .I4(sr_rvalid),
        .O(E));
  LUT4 #(
    .INIT(16'h4555)) 
    \m_ready_d[2]_i_2 
       (.I0(m_ready_d[2]),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(\m_ready_d_reg[2]_0 ),
        .O(\m_ready_d_reg[2] ));
  LUT4 #(
    .INIT(16'h0020)) 
    \m_ready_d[2]_i_3 
       (.I0(s_axi_bready),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d[0]),
        .O(s_axi_bready_0_sn_1));
  LUT5 #(
    .INIT(32'hF0F4F0F0)) 
    \m_ready_d[2]_i_4 
       (.I0(aa_grant_rnw),
        .I1(m_valid_i),
        .I2(m_ready_d[1]),
        .I3(s_axi_wready_0_sn_1),
        .I4(s_axi_wvalid),
        .O(m_ready_d0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    m_valid_i_i_1
       (.I0(m_valid_i_reg[1]),
        .I1(m_valid_i_i_2_n_0),
        .I2(m_valid_i_i_3_n_0),
        .O(\aresetn_d_reg[1] ));
  LUT5 #(
    .INIT(32'h8AAAAAAA)) 
    m_valid_i_i_2
       (.I0(sr_rvalid),
        .I1(m_ready_d_0[0]),
        .I2(m_valid_i),
        .I3(aa_grant_rnw),
        .I4(s_axi_rready),
        .O(m_valid_i_i_2_n_0));
  LUT5 #(
    .INIT(32'hA8AAAAAA)) 
    m_valid_i_i_3
       (.I0(aa_rready),
        .I1(m_valid_i_reg_0),
        .I2(m_ready_d_0[0]),
        .I3(m_valid_i),
        .I4(aa_grant_rnw),
        .O(m_valid_i_i_3_n_0));
  LUT4 #(
    .INIT(16'h0040)) 
    \s_arvalid_reg[0]_i_1 
       (.I0(s_awvalid_reg),
        .I1(s_axi_arvalid),
        .I2(aresetn_d),
        .I3(s_ready_i),
        .O(\s_arvalid_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_arvalid_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_arvalid_reg[0]_i_1_n_0 ),
        .Q(\s_arvalid_reg_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000D00000)) 
    \s_awvalid_reg[0]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_awvalid_reg),
        .I2(s_axi_awvalid),
        .I3(\s_arvalid_reg_reg_n_0_[0] ),
        .I4(aresetn_d),
        .I5(s_ready_i),
        .O(\s_awvalid_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_awvalid_reg_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_awvalid_reg[0]_i_1_n_0 ),
        .Q(s_awvalid_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_arready[0]_INST_0 
       (.I0(aa_grant_rnw),
        .I1(s_ready_i),
        .O(s_axi_arready));
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_awready[0]_INST_0 
       (.I0(s_ready_i),
        .I1(aa_grant_rnw),
        .O(s_axi_awready));
  LUT5 #(
    .INIT(32'h00000400)) 
    \s_axi_bvalid[0]_INST_0 
       (.I0(m_ready_d[0]),
        .I1(m_valid_i),
        .I2(aa_grant_rnw),
        .I3(aa_grant_any),
        .I4(s_axi_bvalid_0_sn_1),
        .O(s_axi_bvalid));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axi_rvalid[0]_INST_0 
       (.I0(aa_grant_any),
        .I1(sr_rvalid),
        .O(s_axi_rvalid));
  LUT5 #(
    .INIT(32'h00000200)) 
    \s_axi_wready[0]_INST_0 
       (.I0(aa_grant_any),
        .I1(s_axi_wready_0_sn_1),
        .I2(m_ready_d[1]),
        .I3(m_valid_i),
        .I4(aa_grant_rnw),
        .O(s_axi_wready));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    s_ready_i_i_1
       (.I0(m_valid_i_reg[0]),
        .I1(m_valid_i_i_3_n_0),
        .I2(m_valid_i_i_2_n_0),
        .O(\aresetn_d_reg[0] ));
endmodule

(* C_AXI_ADDR_WIDTH = "32" *) (* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) 
(* C_AXI_BUSER_WIDTH = "1" *) (* C_AXI_DATA_WIDTH = "32" *) (* C_AXI_ID_WIDTH = "1" *) 
(* C_AXI_PROTOCOL = "2" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_SUPPORTS_USER_SIGNALS = "0" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_CONNECTIVITY_MODE = "0" *) (* C_DEBUG = "1" *) 
(* C_FAMILY = "artix7" *) (* C_M_AXI_ADDR_WIDTH = "96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000" *) (* C_M_AXI_BASE_ADDR = "192'b000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) 
(* C_M_AXI_READ_CONNECTIVITY = "96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) (* C_M_AXI_READ_ISSUING = "96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) (* C_M_AXI_SECURE = "96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_M_AXI_WRITE_CONNECTIVITY = "96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) (* C_M_AXI_WRITE_ISSUING = "96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001" *) (* C_NUM_ADDR_RANGES = "1" *) 
(* C_NUM_MASTER_SLOTS = "3" *) (* C_NUM_SLAVE_SLOTS = "1" *) (* C_R_REGISTER = "1" *) 
(* C_S_AXI_ARB_PRIORITY = "0" *) (* C_S_AXI_BASE_ID = "0" *) (* C_S_AXI_READ_ACCEPTANCE = "1" *) 
(* C_S_AXI_SINGLE_THREAD = "1" *) (* C_S_AXI_THREAD_ID_WIDTH = "0" *) (* C_S_AXI_WRITE_ACCEPTANCE = "1" *) 
(* ORIG_REF_NAME = "axi_crossbar_v2_1_19_axi_crossbar" *) (* P_ADDR_DECODE = "1" *) (* P_AXI3 = "1" *) 
(* P_AXI4 = "0" *) (* P_AXILITE = "2" *) (* P_AXILITE_SIZE = "3'b010" *) 
(* P_FAMILY = "artix7" *) (* P_INCR = "2'b01" *) (* P_LEN = "8" *) 
(* P_LOCK = "1" *) (* P_M_AXI_ERR_MODE = "96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* P_M_AXI_SUPPORTS_READ = "3'b111" *) 
(* P_M_AXI_SUPPORTS_WRITE = "3'b111" *) (* P_ONES = "65'b11111111111111111111111111111111111111111111111111111111111111111" *) (* P_RANGE_CHECK = "1" *) 
(* P_S_AXI_BASE_ID = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) (* P_S_AXI_HIGH_ID = "64'b0000000000000000000000000000000000000000000000000000000000000000" *) (* P_S_AXI_SUPPORTS_READ = "1'b1" *) 
(* P_S_AXI_SUPPORTS_WRITE = "1'b1" *) (* downgradeipidentifiedwarnings = "yes" *) 
module design_1_xbar_0_axi_crossbar_v2_1_19_axi_crossbar
   (aclk,
    aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awregion,
    m_axi_awqos,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arregion,
    m_axi_arqos,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready);
  input aclk;
  input aresetn;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [0:0]s_axi_awuser;
  input [0:0]s_axi_awvalid;
  output [0:0]s_axi_awready;
  input [0:0]s_axi_wid;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input [0:0]s_axi_wlast;
  input [0:0]s_axi_wuser;
  input [0:0]s_axi_wvalid;
  output [0:0]s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output [0:0]s_axi_bvalid;
  input [0:0]s_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [0:0]s_axi_aruser;
  input [0:0]s_axi_arvalid;
  output [0:0]s_axi_arready;
  output [0:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output [0:0]s_axi_rlast;
  output [0:0]s_axi_ruser;
  output [0:0]s_axi_rvalid;
  input [0:0]s_axi_rready;
  output [2:0]m_axi_awid;
  output [95:0]m_axi_awaddr;
  output [23:0]m_axi_awlen;
  output [8:0]m_axi_awsize;
  output [5:0]m_axi_awburst;
  output [2:0]m_axi_awlock;
  output [11:0]m_axi_awcache;
  output [8:0]m_axi_awprot;
  output [11:0]m_axi_awregion;
  output [11:0]m_axi_awqos;
  output [2:0]m_axi_awuser;
  output [2:0]m_axi_awvalid;
  input [2:0]m_axi_awready;
  output [2:0]m_axi_wid;
  output [95:0]m_axi_wdata;
  output [11:0]m_axi_wstrb;
  output [2:0]m_axi_wlast;
  output [2:0]m_axi_wuser;
  output [2:0]m_axi_wvalid;
  input [2:0]m_axi_wready;
  input [2:0]m_axi_bid;
  input [5:0]m_axi_bresp;
  input [2:0]m_axi_buser;
  input [2:0]m_axi_bvalid;
  output [2:0]m_axi_bready;
  output [2:0]m_axi_arid;
  output [95:0]m_axi_araddr;
  output [23:0]m_axi_arlen;
  output [8:0]m_axi_arsize;
  output [5:0]m_axi_arburst;
  output [2:0]m_axi_arlock;
  output [11:0]m_axi_arcache;
  output [8:0]m_axi_arprot;
  output [11:0]m_axi_arregion;
  output [11:0]m_axi_arqos;
  output [2:0]m_axi_aruser;
  output [2:0]m_axi_arvalid;
  input [2:0]m_axi_arready;
  input [2:0]m_axi_rid;
  input [95:0]m_axi_rdata;
  input [5:0]m_axi_rresp;
  input [2:0]m_axi_rlast;
  input [2:0]m_axi_ruser;
  input [2:0]m_axi_rvalid;
  output [2:0]m_axi_rready;

  wire aclk;
  wire aresetn;
  wire [15:0]\^m_axi_araddr ;
  wire [2:0]m_axi_arready;
  wire [2:0]m_axi_arvalid;
  wire [2:0]m_axi_awready;
  wire [2:0]m_axi_awvalid;
  wire [2:0]m_axi_bready;
  wire [2:0]m_axi_bvalid;
  wire [95:0]m_axi_rdata;
  wire [2:0]m_axi_rready;
  wire [2:0]m_axi_rvalid;
  wire [2:0]m_axi_wready;
  wire [2:0]m_axi_wvalid;
  wire [31:0]s_axi_araddr;
  wire [0:0]s_axi_arready;
  wire [0:0]s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [0:0]s_axi_awready;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire [0:0]s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire [0:0]s_axi_rready;
  wire [0:0]s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire [0:0]s_axi_wready;
  wire [0:0]s_axi_wvalid;
  wire [34:16]\NLW_gen_sasd.crossbar_sasd_0_Q_UNCONNECTED ;
  wire [2:2]\NLW_gen_sasd.crossbar_sasd_0_m_axi_arready_UNCONNECTED ;
  wire [2:2]\NLW_gen_sasd.crossbar_sasd_0_m_axi_arvalid_UNCONNECTED ;
  wire [5:0]\NLW_gen_sasd.crossbar_sasd_0_m_axi_bresp_UNCONNECTED ;
  wire [95:8]\NLW_gen_sasd.crossbar_sasd_0_m_axi_rdata_UNCONNECTED ;
  wire [2:2]\NLW_gen_sasd.crossbar_sasd_0_m_axi_rready_UNCONNECTED ;
  wire [5:0]\NLW_gen_sasd.crossbar_sasd_0_m_axi_rresp_UNCONNECTED ;
  wire [2:2]\NLW_gen_sasd.crossbar_sasd_0_m_axi_rvalid_UNCONNECTED ;
  wire [33:0]\NLW_gen_sasd.crossbar_sasd_0_m_payload_i_reg[34]_UNCONNECTED ;
  wire [29:0]\NLW_gen_sasd.crossbar_sasd_0_s_axi_araddr_UNCONNECTED ;
  wire [2:0]\NLW_gen_sasd.crossbar_sasd_0_s_axi_arprot_UNCONNECTED ;
  wire [31:16]\NLW_gen_sasd.crossbar_sasd_0_s_axi_awaddr_UNCONNECTED ;
  wire [2:0]\NLW_gen_sasd.crossbar_sasd_0_s_axi_awprot_UNCONNECTED ;
  wire [1:0]\NLW_gen_sasd.crossbar_sasd_0_s_axi_bresp_UNCONNECTED ;

  assign m_axi_awaddr[79:64] = \^m_axi_araddr [15:0];
  assign m_axi_wdata[95:64] = s_axi_wdata;
  design_1_xbar_0_axi_crossbar_v2_1_19_crossbar_sasd \gen_sasd.crossbar_sasd_0 
       (.Q({\NLW_gen_sasd.crossbar_sasd_0_Q_UNCONNECTED [34:16],\^m_axi_araddr }),
        .aclk(aclk),
        .aresetn(aresetn),
        .m_axi_arready({\NLW_gen_sasd.crossbar_sasd_0_m_axi_arready_UNCONNECTED [2],m_axi_arready[1:0]}),
        .m_axi_arvalid({\NLW_gen_sasd.crossbar_sasd_0_m_axi_arvalid_UNCONNECTED [2],m_axi_arvalid[1:0]}),
        .m_axi_awready(m_axi_awready),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(\NLW_gen_sasd.crossbar_sasd_0_m_axi_bresp_UNCONNECTED [5:0]),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata({\NLW_gen_sasd.crossbar_sasd_0_m_axi_rdata_UNCONNECTED [95:40],m_axi_rdata[39:32],\NLW_gen_sasd.crossbar_sasd_0_m_axi_rdata_UNCONNECTED [31:8],m_axi_rdata[7:0]}),
        .m_axi_rready({\NLW_gen_sasd.crossbar_sasd_0_m_axi_rready_UNCONNECTED [2],m_axi_rready[1:0]}),
        .m_axi_rresp(\NLW_gen_sasd.crossbar_sasd_0_m_axi_rresp_UNCONNECTED [5:0]),
        .m_axi_rvalid({\NLW_gen_sasd.crossbar_sasd_0_m_axi_rvalid_UNCONNECTED [2],m_axi_rvalid[1:0]}),
        .m_axi_wready(m_axi_wready),
        .m_axi_wvalid(m_axi_wvalid),
        .\m_payload_i_reg[34] ({\NLW_gen_sasd.crossbar_sasd_0_m_payload_i_reg[34]_UNCONNECTED [33:10],s_axi_rdata[7:0],\NLW_gen_sasd.crossbar_sasd_0_m_payload_i_reg[34]_UNCONNECTED [1:0]}),
        .s_axi_araddr({s_axi_araddr[31:30],\NLW_gen_sasd.crossbar_sasd_0_s_axi_araddr_UNCONNECTED [29:0]}),
        .s_axi_arprot(\NLW_gen_sasd.crossbar_sasd_0_s_axi_arprot_UNCONNECTED [2:0]),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({\NLW_gen_sasd.crossbar_sasd_0_s_axi_awaddr_UNCONNECTED [31:16],s_axi_awaddr[15:0]}),
        .s_axi_awprot(\NLW_gen_sasd.crossbar_sasd_0_s_axi_awprot_UNCONNECTED [2:0]),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(\NLW_gen_sasd.crossbar_sasd_0_s_axi_bresp_UNCONNECTED [1:0]),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_19_crossbar_sasd" *) 
module design_1_xbar_0_axi_crossbar_v2_1_19_crossbar_sasd
   (Q,
    \m_payload_i_reg[34] ,
    s_axi_bvalid,
    m_axi_bready,
    s_axi_wready,
    m_axi_wvalid,
    m_axi_awvalid,
    m_axi_arvalid,
    s_axi_bresp,
    s_axi_awready,
    s_axi_arready,
    s_axi_rvalid,
    m_axi_rready,
    aresetn,
    aclk,
    s_axi_arvalid,
    s_axi_awvalid,
    s_axi_bready,
    s_axi_wvalid,
    s_axi_rready,
    m_axi_rresp,
    m_axi_rdata,
    m_axi_rvalid,
    m_axi_bvalid,
    m_axi_awready,
    m_axi_wready,
    m_axi_arready,
    m_axi_bresp,
    s_axi_arprot,
    s_axi_awprot,
    s_axi_araddr,
    s_axi_awaddr);
  output [34:0]Q;
  output [33:0]\m_payload_i_reg[34] ;
  output [0:0]s_axi_bvalid;
  output [2:0]m_axi_bready;
  output [0:0]s_axi_wready;
  output [2:0]m_axi_wvalid;
  output [2:0]m_axi_awvalid;
  output [2:0]m_axi_arvalid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_awready;
  output [0:0]s_axi_arready;
  output [0:0]s_axi_rvalid;
  output [2:0]m_axi_rready;
  input aresetn;
  input aclk;
  input [0:0]s_axi_arvalid;
  input [0:0]s_axi_awvalid;
  input [0:0]s_axi_bready;
  input [0:0]s_axi_wvalid;
  input [0:0]s_axi_rready;
  input [5:0]m_axi_rresp;
  input [95:0]m_axi_rdata;
  input [2:0]m_axi_rvalid;
  input [2:0]m_axi_bvalid;
  input [2:0]m_axi_awready;
  input [2:0]m_axi_wready;
  input [2:0]m_axi_arready;
  input [5:0]m_axi_bresp;
  input [2:0]s_axi_arprot;
  input [2:0]s_axi_awprot;
  input [31:0]s_axi_araddr;
  input [31:0]s_axi_awaddr;

  wire [34:0]\^Q ;
  wire aa_grant_rnw;
  wire aa_rready;
  wire aclk;
  wire addr_arbiter_inst_n_3;
  wire addr_arbiter_inst_n_45;
  wire addr_arbiter_inst_n_5;
  wire addr_arbiter_inst_n_50;
  wire addr_arbiter_inst_n_58;
  wire addr_arbiter_inst_n_59;
  wire addr_arbiter_inst_n_60;
  wire addr_arbiter_inst_n_65;
  wire addr_arbiter_inst_n_69;
  wire aresetn;
  wire aresetn_d;
  wire \gen_decerr.decerr_slave_inst_n_2 ;
  wire \gen_decerr.decerr_slave_inst_n_3 ;
  wire \gen_decerr.decerr_slave_inst_n_4 ;
  wire \gen_decerr.decerr_slave_inst_n_5 ;
  wire \gen_decerr.decerr_slave_inst_n_6 ;
  wire [1:0]m_atarget_enc;
  wire \m_atarget_enc[0]_i_1_n_0 ;
  wire \m_atarget_enc[1]_i_1_n_0 ;
  wire [3:0]m_atarget_hot;
  wire [2:0]m_atarget_hot0;
  wire [2:0]m_axi_arready;
  wire [2:0]m_axi_arvalid;
  wire [2:0]m_axi_awready;
  wire [2:0]m_axi_awvalid;
  wire [2:0]m_axi_bready;
  wire [2:0]m_axi_bvalid;
  wire [95:0]m_axi_rdata;
  wire [2:0]m_axi_rready;
  wire [2:0]m_axi_rvalid;
  wire [2:0]m_axi_wready;
  wire [2:0]m_axi_wvalid;
  wire [33:0]\m_payload_i_reg[34] ;
  wire [1:0]m_ready_d;
  wire [1:1]m_ready_d0;
  wire [2:0]m_ready_d_0;
  wire m_valid_i;
  wire [3:3]mi_bvalid;
  wire [3:3]mi_wready;
  wire p_1_in;
  wire reg_slice_r_n_2;
  wire reg_slice_r_n_6;
  wire reg_slice_r_n_7;
  wire reset;
  wire [31:0]s_axi_araddr;
  wire [0:0]s_axi_arready;
  wire [0:0]s_axi_arvalid;
  wire [31:0]s_axi_awaddr;
  wire [0:0]s_axi_awready;
  wire [0:0]s_axi_awvalid;
  wire [0:0]s_axi_bready;
  wire [0:0]s_axi_bvalid;
  wire [0:0]s_axi_rready;
  wire [0:0]s_axi_rvalid;
  wire [0:0]s_axi_wready;
  wire [0:0]s_axi_wvalid;
  wire splitter_aw_n_0;
  wire splitter_aw_n_4;
  wire sr_rvalid;
  wire \NLW_addr_arbiter_inst_gen_no_arbiter.m_amesg_i_reg[23]_0_UNCONNECTED ;
  wire \NLW_addr_arbiter_inst_gen_no_arbiter.m_amesg_i_reg[28]_0_UNCONNECTED ;
  wire [34:16]NLW_addr_arbiter_inst_Q_UNCONNECTED;
  wire [2:2]NLW_addr_arbiter_inst_m_axi_arvalid_UNCONNECTED;
  wire [29:0]NLW_addr_arbiter_inst_s_axi_araddr_UNCONNECTED;
  wire [2:0]NLW_addr_arbiter_inst_s_axi_arprot_UNCONNECTED;
  wire [31:16]NLW_addr_arbiter_inst_s_axi_awaddr_UNCONNECTED;
  wire [2:0]NLW_addr_arbiter_inst_s_axi_awprot_UNCONNECTED;
  wire [2:2]\NLW_gen_decerr.decerr_slave_inst_m_axi_arready_UNCONNECTED ;
  wire [2:2]\NLW_gen_decerr.decerr_slave_inst_m_axi_rvalid_UNCONNECTED ;
  wire [95:8]NLW_reg_slice_r_m_axi_rdata_UNCONNECTED;
  wire [2:2]NLW_reg_slice_r_m_axi_rready_UNCONNECTED;
  wire [2:2]\NLW_reg_slice_r_m_axi_rready[2]_UNCONNECTED ;
  wire [5:0]NLW_reg_slice_r_m_axi_rresp_UNCONNECTED;
  wire [33:0]\NLW_reg_slice_r_m_payload_i_reg[34]_0_UNCONNECTED ;

  assign Q[15:0] = \^Q [15:0];
  design_1_xbar_0_axi_crossbar_v2_1_19_addr_arbiter_sasd addr_arbiter_inst
       (.D({addr_arbiter_inst_n_3,m_atarget_hot0[2],addr_arbiter_inst_n_5,m_atarget_hot0[0]}),
        .E(p_1_in),
        .Q({NLW_addr_arbiter_inst_Q_UNCONNECTED[34:32],\^Q [31:30],NLW_addr_arbiter_inst_Q_UNCONNECTED[29:16],\^Q [15:0]}),
        .SR(reset),
        .aa_grant_rnw(aa_grant_rnw),
        .aa_rready(aa_rready),
        .aclk(aclk),
        .aresetn_d(aresetn_d),
        .\aresetn_d_reg[0] (addr_arbiter_inst_n_59),
        .\aresetn_d_reg[1] (addr_arbiter_inst_n_60),
        .\gen_axilite.s_axi_awready_i_reg (m_atarget_hot),
        .\gen_no_arbiter.grant_rnw_reg_0 (addr_arbiter_inst_n_58),
        .\gen_no_arbiter.m_amesg_i_reg[23]_0 (\NLW_addr_arbiter_inst_gen_no_arbiter.m_amesg_i_reg[23]_0_UNCONNECTED ),
        .\gen_no_arbiter.m_amesg_i_reg[28]_0 (\NLW_addr_arbiter_inst_gen_no_arbiter.m_amesg_i_reg[28]_0_UNCONNECTED ),
        .\gen_no_arbiter.m_grant_hot_i_reg[0]_0 (splitter_aw_n_0),
        .\gen_no_arbiter.m_valid_i_reg_0 (\gen_decerr.decerr_slave_inst_n_6 ),
        .\gen_no_arbiter.m_valid_i_reg_1 (reg_slice_r_n_2),
        .\m_atarget_hot_reg[3] (addr_arbiter_inst_n_69),
        .m_axi_arvalid({NLW_addr_arbiter_inst_m_axi_arvalid_UNCONNECTED[2],m_axi_arvalid[1:0]}),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_wvalid(m_axi_wvalid),
        .m_ready_d(m_ready_d_0),
        .m_ready_d0(m_ready_d0),
        .m_ready_d_0(m_ready_d),
        .\m_ready_d_reg[1] (addr_arbiter_inst_n_65),
        .\m_ready_d_reg[2] (addr_arbiter_inst_n_45),
        .\m_ready_d_reg[2]_0 (\gen_decerr.decerr_slave_inst_n_4 ),
        .m_valid_i(m_valid_i),
        .m_valid_i_reg({reg_slice_r_n_6,reg_slice_r_n_7}),
        .m_valid_i_reg_0(\gen_decerr.decerr_slave_inst_n_2 ),
        .mi_bvalid(mi_bvalid),
        .mi_wready(mi_wready),
        .s_axi_araddr({s_axi_araddr[31:30],NLW_addr_arbiter_inst_s_axi_araddr_UNCONNECTED[29:0]}),
        .s_axi_arprot(NLW_addr_arbiter_inst_s_axi_arprot_UNCONNECTED[2:0]),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr({NLW_addr_arbiter_inst_s_axi_awaddr_UNCONNECTED[31:16],s_axi_awaddr[15:0]}),
        .s_axi_awprot(NLW_addr_arbiter_inst_s_axi_awprot_UNCONNECTED[2:0]),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bready_0_sp_1(addr_arbiter_inst_n_50),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_bvalid_0_sp_1(\gen_decerr.decerr_slave_inst_n_3 ),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wready(s_axi_wready),
        .s_axi_wready_0_sp_1(\gen_decerr.decerr_slave_inst_n_5 ),
        .s_axi_wvalid(s_axi_wvalid),
        .sr_rvalid(sr_rvalid));
  FDRE #(
    .INIT(1'b0)) 
    aresetn_d_reg
       (.C(aclk),
        .CE(1'b1),
        .D(aresetn),
        .Q(aresetn_d),
        .R(1'b0));
  design_1_xbar_0_axi_crossbar_v2_1_19_decerr_slave \gen_decerr.decerr_slave_inst 
       (.Q(m_atarget_hot[3]),
        .SR(reset),
        .aa_rready(aa_rready),
        .aclk(aclk),
        .aresetn_d(aresetn_d),
        .\gen_axilite.s_axi_awready_i_reg_0 (addr_arbiter_inst_n_69),
        .\gen_axilite.s_axi_bvalid_i_reg_0 (addr_arbiter_inst_n_50),
        .\gen_axilite.s_axi_bvalid_i_reg_1 (splitter_aw_n_4),
        .\gen_axilite.s_axi_rvalid_i_reg_0 (addr_arbiter_inst_n_65),
        .m_axi_arready({\NLW_gen_decerr.decerr_slave_inst_m_axi_arready_UNCONNECTED [2],m_axi_arready[1:0]}),
        .m_axi_arready_2_sp_1(\gen_decerr.decerr_slave_inst_n_6 ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awready_0_sp_1(\gen_decerr.decerr_slave_inst_n_4 ),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_bvalid_2_sp_1(\gen_decerr.decerr_slave_inst_n_3 ),
        .m_axi_rvalid({\NLW_gen_decerr.decerr_slave_inst_m_axi_rvalid_UNCONNECTED [2],m_axi_rvalid[1:0]}),
        .m_axi_rvalid_1_sp_1(\gen_decerr.decerr_slave_inst_n_2 ),
        .m_axi_wready(m_axi_wready),
        .m_axi_wready_2_sp_1(\gen_decerr.decerr_slave_inst_n_5 ),
        .\m_ready_d_reg[2] (m_atarget_enc),
        .mi_bvalid(mi_bvalid),
        .mi_wready(mi_wready));
  (* OPT_MODIFIED = "PROPCONST " *) 
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \m_atarget_enc[0]_i_1 
       (.I0(\^Q [31]),
        .O(\m_atarget_enc[0]_i_1_n_0 ));
  (* OPT_MODIFIED = "PROPCONST " *) 
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \m_atarget_enc[1]_i_1 
       (.I0(\^Q [31]),
        .I1(\^Q [30]),
        .O(\m_atarget_enc[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_enc_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_atarget_enc[0]_i_1_n_0 ),
        .Q(m_atarget_enc[0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_enc_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_atarget_enc[1]_i_1_n_0 ),
        .Q(m_atarget_enc[1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_hot_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_atarget_hot0[0]),
        .Q(m_atarget_hot[0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_hot_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(addr_arbiter_inst_n_5),
        .Q(m_atarget_hot[1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_hot_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(m_atarget_hot0[2]),
        .Q(m_atarget_hot[2]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \m_atarget_hot_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(addr_arbiter_inst_n_3),
        .Q(m_atarget_hot[3]),
        .R(reset));
  design_1_xbar_0_axi_register_slice_v2_1_18_axic_register_slice reg_slice_r
       (.E(p_1_in),
        .Q(m_atarget_enc),
        .SR(reset),
        .aa_grant_rnw(aa_grant_rnw),
        .aa_rready(aa_rready),
        .aclk(aclk),
        .\aresetn_d_reg[1]_0 ({reg_slice_r_n_6,reg_slice_r_n_7}),
        .m_axi_rdata({NLW_reg_slice_r_m_axi_rdata_UNCONNECTED[95:40],m_axi_rdata[39:32],NLW_reg_slice_r_m_axi_rdata_UNCONNECTED[31:8],m_axi_rdata[7:0]}),
        .m_axi_rready({NLW_reg_slice_r_m_axi_rready_UNCONNECTED[2],m_axi_rready[1:0]}),
        .\m_axi_rready[2] ({\NLW_reg_slice_r_m_axi_rready[2]_UNCONNECTED [2],m_atarget_hot[1:0]}),
        .m_axi_rresp(NLW_reg_slice_r_m_axi_rresp_UNCONNECTED[5:0]),
        .\m_payload_i_reg[34]_0 ({\NLW_reg_slice_r_m_payload_i_reg[34]_0_UNCONNECTED [33:10],\m_payload_i_reg[34] [9:2],\NLW_reg_slice_r_m_payload_i_reg[34]_0_UNCONNECTED [1:0]}),
        .m_ready_d(m_ready_d[0]),
        .m_valid_i(m_valid_i),
        .m_valid_i_reg_0(reg_slice_r_n_2),
        .m_valid_i_reg_1(addr_arbiter_inst_n_60),
        .s_axi_rready(s_axi_rready),
        .s_ready_i_reg_0(addr_arbiter_inst_n_59),
        .sr_rvalid(sr_rvalid));
  design_1_xbar_0_axi_crossbar_v2_1_19_splitter__parameterized0 splitter_ar
       (.aa_grant_rnw(aa_grant_rnw),
        .aclk(aclk),
        .aresetn_d(aresetn_d),
        .m_ready_d(m_ready_d),
        .\m_ready_d_reg[1]_0 (\gen_decerr.decerr_slave_inst_n_6 ),
        .\m_ready_d_reg[1]_1 (reg_slice_r_n_2),
        .m_valid_i(m_valid_i));
  design_1_xbar_0_axi_crossbar_v2_1_19_splitter splitter_aw
       (.Q(m_atarget_hot[3]),
        .aa_grant_rnw(aa_grant_rnw),
        .aclk(aclk),
        .aresetn_d(aresetn_d),
        .\gen_no_arbiter.m_grant_hot_i_reg[0] (\gen_decerr.decerr_slave_inst_n_4 ),
        .\gen_no_arbiter.m_grant_hot_i_reg[0]_0 (addr_arbiter_inst_n_58),
        .m_ready_d(m_ready_d_0),
        .m_ready_d0(m_ready_d0),
        .\m_ready_d_reg[0]_0 (splitter_aw_n_0),
        .\m_ready_d_reg[2]_0 (\gen_decerr.decerr_slave_inst_n_3 ),
        .\m_ready_d_reg[2]_1 (addr_arbiter_inst_n_45),
        .\m_ready_d_reg[2]_2 (addr_arbiter_inst_n_50),
        .m_valid_i(m_valid_i),
        .s_axi_bready(s_axi_bready),
        .s_axi_wvalid(s_axi_wvalid),
        .s_axi_wvalid_0_sp_1(splitter_aw_n_4));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_19_decerr_slave" *) 
module design_1_xbar_0_axi_crossbar_v2_1_19_decerr_slave
   (mi_bvalid,
    mi_wready,
    m_axi_rvalid_1_sp_1,
    m_axi_bvalid_2_sp_1,
    m_axi_awready_0_sp_1,
    m_axi_wready_2_sp_1,
    m_axi_arready_2_sp_1,
    SR,
    aclk,
    \gen_axilite.s_axi_awready_i_reg_0 ,
    Q,
    \gen_axilite.s_axi_rvalid_i_reg_0 ,
    aresetn_d,
    m_axi_rvalid,
    \m_ready_d_reg[2] ,
    m_axi_bvalid,
    m_axi_awready,
    m_axi_wready,
    m_axi_arready,
    \gen_axilite.s_axi_bvalid_i_reg_0 ,
    \gen_axilite.s_axi_bvalid_i_reg_1 ,
    aa_rready);
  output [0:0]mi_bvalid;
  output [0:0]mi_wready;
  output m_axi_rvalid_1_sp_1;
  output m_axi_bvalid_2_sp_1;
  output m_axi_awready_0_sp_1;
  output m_axi_wready_2_sp_1;
  output m_axi_arready_2_sp_1;
  input [0:0]SR;
  input aclk;
  input \gen_axilite.s_axi_awready_i_reg_0 ;
  input [0:0]Q;
  input \gen_axilite.s_axi_rvalid_i_reg_0 ;
  input aresetn_d;
  input [2:0]m_axi_rvalid;
  input [1:0]\m_ready_d_reg[2] ;
  input [2:0]m_axi_bvalid;
  input [2:0]m_axi_awready;
  input [2:0]m_axi_wready;
  input [2:0]m_axi_arready;
  input \gen_axilite.s_axi_bvalid_i_reg_0 ;
  input \gen_axilite.s_axi_bvalid_i_reg_1 ;
  input aa_rready;

  wire [0:0]Q;
  wire [0:0]SR;
  wire aa_rready;
  wire aclk;
  wire aresetn_d;
  wire \gen_axilite.s_axi_arready_i_i_1_n_0 ;
  wire \gen_axilite.s_axi_awready_i_reg_0 ;
  wire \gen_axilite.s_axi_bvalid_i_i_1_n_0 ;
  wire \gen_axilite.s_axi_bvalid_i_reg_0 ;
  wire \gen_axilite.s_axi_bvalid_i_reg_1 ;
  wire \gen_axilite.s_axi_rvalid_i_i_1_n_0 ;
  wire \gen_axilite.s_axi_rvalid_i_reg_0 ;
  wire [2:0]m_axi_arready;
  wire m_axi_arready_2_sn_1;
  wire [2:0]m_axi_awready;
  wire m_axi_awready_0_sn_1;
  wire [2:0]m_axi_bvalid;
  wire m_axi_bvalid_2_sn_1;
  wire [2:0]m_axi_rvalid;
  wire m_axi_rvalid_1_sn_1;
  wire [2:0]m_axi_wready;
  wire m_axi_wready_2_sn_1;
  wire [1:0]\m_ready_d_reg[2] ;
  wire [3:3]mi_arready;
  wire [0:0]mi_bvalid;
  wire [3:3]mi_rvalid;
  wire [0:0]mi_wready;

  assign m_axi_arready_2_sp_1 = m_axi_arready_2_sn_1;
  assign m_axi_awready_0_sp_1 = m_axi_awready_0_sn_1;
  assign m_axi_bvalid_2_sp_1 = m_axi_bvalid_2_sn_1;
  assign m_axi_rvalid_1_sp_1 = m_axi_rvalid_1_sn_1;
  assign m_axi_wready_2_sp_1 = m_axi_wready_2_sn_1;
  LUT5 #(
    .INIT(32'hF07F0000)) 
    \gen_axilite.s_axi_arready_i_i_1 
       (.I0(Q),
        .I1(\gen_axilite.s_axi_rvalid_i_reg_0 ),
        .I2(mi_arready),
        .I3(mi_rvalid),
        .I4(aresetn_d),
        .O(\gen_axilite.s_axi_arready_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axilite.s_axi_arready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axilite.s_axi_arready_i_i_1_n_0 ),
        .Q(mi_arready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axilite.s_axi_awready_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axilite.s_axi_awready_i_reg_0 ),
        .Q(mi_wready),
        .R(SR));
  LUT5 #(
    .INIT(32'h77770F00)) 
    \gen_axilite.s_axi_bvalid_i_i_1 
       (.I0(Q),
        .I1(\gen_axilite.s_axi_bvalid_i_reg_0 ),
        .I2(\gen_axilite.s_axi_bvalid_i_reg_1 ),
        .I3(mi_wready),
        .I4(mi_bvalid),
        .O(\gen_axilite.s_axi_bvalid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axilite.s_axi_bvalid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axilite.s_axi_bvalid_i_i_1_n_0 ),
        .Q(mi_bvalid),
        .R(SR));
  LUT5 #(
    .INIT(32'h0FFF8800)) 
    \gen_axilite.s_axi_rvalid_i_i_1 
       (.I0(mi_arready),
        .I1(\gen_axilite.s_axi_rvalid_i_reg_0 ),
        .I2(aa_rready),
        .I3(Q),
        .I4(mi_rvalid),
        .O(\gen_axilite.s_axi_rvalid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_axilite.s_axi_rvalid_i_reg 
       (.C(aclk),
        .CE(1'b1),
        .D(\gen_axilite.s_axi_rvalid_i_i_1_n_0 ),
        .Q(mi_rvalid),
        .R(SR));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT5 #(
    .INIT(32'h5F305F3F)) 
    \m_ready_d[1]_i_2 
       (.I0(mi_arready),
        .I1(m_axi_arready[1]),
        .I2(\m_ready_d_reg[2] [0]),
        .I3(\m_ready_d_reg[2] [1]),
        .I4(m_axi_arready[0]),
        .O(m_axi_arready_2_sn_1));
  LUT6 #(
    .INIT(64'hFFCCF0AA00CCF0AA)) 
    \m_ready_d[2]_i_5 
       (.I0(m_axi_awready[0]),
        .I1(m_axi_awready[1]),
        .I2(m_axi_awready[2]),
        .I3(\m_ready_d_reg[2] [1]),
        .I4(\m_ready_d_reg[2] [0]),
        .I5(mi_wready),
        .O(m_axi_awready_0_sn_1));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT5 #(
    .INIT(32'h35F035FF)) 
    m_valid_i_i_4
       (.I0(m_axi_rvalid[1]),
        .I1(mi_rvalid),
        .I2(\m_ready_d_reg[2] [1]),
        .I3(\m_ready_d_reg[2] [0]),
        .I4(m_axi_rvalid[0]),
        .O(m_axi_rvalid_1_sn_1));
  LUT6 #(
    .INIT(64'h0055330FFF55330F)) 
    \s_axi_bvalid[0]_INST_0_i_1 
       (.I0(m_axi_bvalid[2]),
        .I1(m_axi_bvalid[1]),
        .I2(m_axi_bvalid[0]),
        .I3(\m_ready_d_reg[2] [0]),
        .I4(\m_ready_d_reg[2] [1]),
        .I5(mi_bvalid),
        .O(m_axi_bvalid_2_sn_1));
  LUT6 #(
    .INIT(64'h33550F0033550FFF)) 
    \s_axi_wready[0]_INST_0_i_1 
       (.I0(m_axi_wready[2]),
        .I1(mi_wready),
        .I2(m_axi_wready[1]),
        .I3(\m_ready_d_reg[2] [0]),
        .I4(\m_ready_d_reg[2] [1]),
        .I5(m_axi_wready[0]),
        .O(m_axi_wready_2_sn_1));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_19_splitter" *) 
module design_1_xbar_0_axi_crossbar_v2_1_19_splitter
   (\m_ready_d_reg[0]_0 ,
    m_ready_d,
    s_axi_wvalid_0_sp_1,
    s_axi_bready,
    \m_ready_d_reg[2]_0 ,
    \gen_no_arbiter.m_grant_hot_i_reg[0] ,
    \gen_no_arbiter.m_grant_hot_i_reg[0]_0 ,
    s_axi_wvalid,
    Q,
    m_valid_i,
    aa_grant_rnw,
    \m_ready_d_reg[2]_1 ,
    \m_ready_d_reg[2]_2 ,
    m_ready_d0,
    aresetn_d,
    aclk);
  output \m_ready_d_reg[0]_0 ;
  output [2:0]m_ready_d;
  output s_axi_wvalid_0_sp_1;
  input [0:0]s_axi_bready;
  input \m_ready_d_reg[2]_0 ;
  input \gen_no_arbiter.m_grant_hot_i_reg[0] ;
  input \gen_no_arbiter.m_grant_hot_i_reg[0]_0 ;
  input [0:0]s_axi_wvalid;
  input [0:0]Q;
  input m_valid_i;
  input aa_grant_rnw;
  input \m_ready_d_reg[2]_1 ;
  input \m_ready_d_reg[2]_2 ;
  input [0:0]m_ready_d0;
  input aresetn_d;
  input aclk;

  wire [0:0]Q;
  wire aa_grant_rnw;
  wire aclk;
  wire aresetn_d;
  wire \gen_no_arbiter.m_grant_hot_i_reg[0] ;
  wire \gen_no_arbiter.m_grant_hot_i_reg[0]_0 ;
  wire [2:0]m_ready_d;
  wire [0:0]m_ready_d0;
  wire \m_ready_d[0]_i_1_n_0 ;
  wire \m_ready_d[1]_i_1_n_0 ;
  wire \m_ready_d[2]_i_1_n_0 ;
  wire \m_ready_d_reg[0]_0 ;
  wire \m_ready_d_reg[2]_0 ;
  wire \m_ready_d_reg[2]_1 ;
  wire \m_ready_d_reg[2]_2 ;
  wire m_valid_i;
  wire [0:0]s_axi_bready;
  wire [0:0]s_axi_wvalid;
  wire s_axi_wvalid_0_sn_1;

  assign s_axi_wvalid_0_sp_1 = s_axi_wvalid_0_sn_1;
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDFFFFF)) 
    \gen_axilite.s_axi_bvalid_i_i_2 
       (.I0(s_axi_wvalid),
        .I1(m_ready_d[1]),
        .I2(Q),
        .I3(m_ready_d[2]),
        .I4(m_valid_i),
        .I5(aa_grant_rnw),
        .O(s_axi_wvalid_0_sn_1));
  LUT6 #(
    .INIT(64'h55555151FFFF51FF)) 
    \gen_no_arbiter.m_grant_hot_i[0]_i_3 
       (.I0(m_ready_d[0]),
        .I1(s_axi_bready),
        .I2(\m_ready_d_reg[2]_0 ),
        .I3(\gen_no_arbiter.m_grant_hot_i_reg[0] ),
        .I4(\gen_no_arbiter.m_grant_hot_i_reg[0]_0 ),
        .I5(m_ready_d[2]),
        .O(\m_ready_d_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h8A88CFCC00000000)) 
    \m_ready_d[0]_i_1 
       (.I0(\m_ready_d_reg[2]_1 ),
        .I1(m_ready_d[0]),
        .I2(\m_ready_d_reg[2]_0 ),
        .I3(\m_ready_d_reg[2]_2 ),
        .I4(m_ready_d0),
        .I5(aresetn_d),
        .O(\m_ready_d[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBABB000000000000)) 
    \m_ready_d[1]_i_1 
       (.I0(\m_ready_d_reg[2]_1 ),
        .I1(m_ready_d[0]),
        .I2(\m_ready_d_reg[2]_0 ),
        .I3(\m_ready_d_reg[2]_2 ),
        .I4(m_ready_d0),
        .I5(aresetn_d),
        .O(\m_ready_d[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1011555500000000)) 
    \m_ready_d[2]_i_1 
       (.I0(\m_ready_d_reg[2]_1 ),
        .I1(m_ready_d[0]),
        .I2(\m_ready_d_reg[2]_0 ),
        .I3(\m_ready_d_reg[2]_2 ),
        .I4(m_ready_d0),
        .I5(aresetn_d),
        .O(\m_ready_d[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[0]_i_1_n_0 ),
        .Q(m_ready_d[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[1]_i_1_n_0 ),
        .Q(m_ready_d[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[2]_i_1_n_0 ),
        .Q(m_ready_d[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_crossbar_v2_1_19_splitter" *) 
module design_1_xbar_0_axi_crossbar_v2_1_19_splitter__parameterized0
   (m_ready_d,
    aresetn_d,
    aa_grant_rnw,
    m_valid_i,
    \m_ready_d_reg[1]_0 ,
    \m_ready_d_reg[1]_1 ,
    aclk);
  output [1:0]m_ready_d;
  input aresetn_d;
  input aa_grant_rnw;
  input m_valid_i;
  input \m_ready_d_reg[1]_0 ;
  input \m_ready_d_reg[1]_1 ;
  input aclk;

  wire aa_grant_rnw;
  wire aclk;
  wire aresetn_d;
  wire [1:0]m_ready_d;
  wire \m_ready_d[0]_i_1_n_0 ;
  wire \m_ready_d[1]_i_1_n_0 ;
  wire \m_ready_d_reg[1]_0 ;
  wire \m_ready_d_reg[1]_1 ;
  wire m_valid_i;

  LUT6 #(
    .INIT(64'h0000000000AA002A)) 
    \m_ready_d[0]_i_1 
       (.I0(aresetn_d),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d[1]),
        .I4(\m_ready_d_reg[1]_0 ),
        .I5(\m_ready_d_reg[1]_1 ),
        .O(\m_ready_d[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA00AA8000000000)) 
    \m_ready_d[1]_i_1 
       (.I0(aresetn_d),
        .I1(aa_grant_rnw),
        .I2(m_valid_i),
        .I3(m_ready_d[1]),
        .I4(\m_ready_d_reg[1]_0 ),
        .I5(\m_ready_d_reg[1]_1 ),
        .O(\m_ready_d[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[0]_i_1_n_0 ),
        .Q(m_ready_d[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_ready_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\m_ready_d[1]_i_1_n_0 ),
        .Q(m_ready_d[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_register_slice_v2_1_18_axic_register_slice" *) 
module design_1_xbar_0_axi_register_slice_v2_1_18_axic_register_slice
   (sr_rvalid,
    aa_rready,
    m_valid_i_reg_0,
    m_axi_rready,
    \aresetn_d_reg[1]_0 ,
    \m_payload_i_reg[34]_0 ,
    m_valid_i_reg_1,
    aclk,
    s_ready_i_reg_0,
    s_axi_rready,
    aa_grant_rnw,
    m_valid_i,
    m_ready_d,
    m_axi_rresp,
    Q,
    m_axi_rdata,
    \m_axi_rready[2] ,
    SR,
    E);
  output sr_rvalid;
  output aa_rready;
  output m_valid_i_reg_0;
  output [2:0]m_axi_rready;
  output [1:0]\aresetn_d_reg[1]_0 ;
  output [33:0]\m_payload_i_reg[34]_0 ;
  input m_valid_i_reg_1;
  input aclk;
  input s_ready_i_reg_0;
  input [0:0]s_axi_rready;
  input aa_grant_rnw;
  input m_valid_i;
  input [0:0]m_ready_d;
  input [5:0]m_axi_rresp;
  input [1:0]Q;
  input [95:0]m_axi_rdata;
  input [2:0]\m_axi_rready[2] ;
  input [0:0]SR;
  input [0:0]E;

  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire aa_grant_rnw;
  wire aa_rready;
  wire aclk;
  wire [1:0]\aresetn_d_reg[1]_0 ;
  wire [95:0]m_axi_rdata;
  wire [2:0]m_axi_rready;
  wire [2:0]\m_axi_rready[2] ;
  wire \m_payload_i[5]_i_2_n_0 ;
  wire \m_payload_i[6]_i_2_n_0 ;
  wire \m_payload_i[7]_i_2_n_0 ;
  wire [33:0]\m_payload_i_reg[34]_0 ;
  wire \m_payload_i_reg_n_0_[0] ;
  wire [0:0]m_ready_d;
  wire m_valid_i;
  wire m_valid_i_reg_0;
  wire m_valid_i_reg_1;
  wire [0:0]s_axi_rready;
  wire s_ready_i_reg_0;
  wire [34:0]skid_buffer;
  wire \skid_buffer[10]_i_1_n_0 ;
  wire \skid_buffer[3]_i_1_n_0 ;
  wire \skid_buffer[4]_i_1_n_0 ;
  wire \skid_buffer[8]_i_1_n_0 ;
  wire \skid_buffer[9]_i_1_n_0 ;
  wire \skid_buffer_reg_n_0_[0] ;
  wire \skid_buffer_reg_n_0_[10] ;
  wire \skid_buffer_reg_n_0_[3] ;
  wire \skid_buffer_reg_n_0_[4] ;
  wire \skid_buffer_reg_n_0_[5] ;
  wire \skid_buffer_reg_n_0_[6] ;
  wire \skid_buffer_reg_n_0_[7] ;
  wire \skid_buffer_reg_n_0_[8] ;
  wire \skid_buffer_reg_n_0_[9] ;
  wire sr_rvalid;

  FDRE #(
    .INIT(1'b0)) 
    \aresetn_d_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\aresetn_d_reg[1]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \aresetn_d_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\aresetn_d_reg[1]_0 [0]),
        .Q(\aresetn_d_reg[1]_0 [1]),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rready[0]_INST_0 
       (.I0(aa_rready),
        .I1(\m_axi_rready[2] [0]),
        .O(m_axi_rready[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_rready[1]_INST_0 
       (.I0(aa_rready),
        .I1(\m_axi_rready[2] [1]),
        .O(m_axi_rready[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[10]_i_1 
       (.I0(\skid_buffer[10]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[10] ),
        .O(skid_buffer[10]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[3]_i_1 
       (.I0(\skid_buffer[3]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[3] ),
        .O(skid_buffer[3]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[4]_i_1 
       (.I0(\skid_buffer[4]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[4] ),
        .O(skid_buffer[4]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \m_payload_i[5]_i_1 
       (.I0(\skid_buffer_reg_n_0_[5] ),
        .I1(aa_rready),
        .I2(\m_payload_i[5]_i_2_n_0 ),
        .O(skid_buffer[5]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT5 #(
    .INIT(32'h0F350000)) 
    \m_payload_i[5]_i_2 
       (.I0(m_axi_rdata[2]),
        .I1(m_axi_rdata[34]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(aa_rready),
        .O(\m_payload_i[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \m_payload_i[6]_i_1 
       (.I0(\skid_buffer_reg_n_0_[6] ),
        .I1(aa_rready),
        .I2(\m_payload_i[6]_i_2_n_0 ),
        .O(skid_buffer[6]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT5 #(
    .INIT(32'h0F350000)) 
    \m_payload_i[6]_i_2 
       (.I0(m_axi_rdata[3]),
        .I1(m_axi_rdata[35]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(aa_rready),
        .O(\m_payload_i[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \m_payload_i[7]_i_1 
       (.I0(\skid_buffer_reg_n_0_[7] ),
        .I1(aa_rready),
        .I2(\m_payload_i[7]_i_2_n_0 ),
        .O(skid_buffer[7]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT5 #(
    .INIT(32'h0F350000)) 
    \m_payload_i[7]_i_2 
       (.I0(m_axi_rdata[4]),
        .I1(m_axi_rdata[36]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(aa_rready),
        .O(\m_payload_i[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[8]_i_1 
       (.I0(\skid_buffer[8]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[8] ),
        .O(skid_buffer[8]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_payload_i[9]_i_1 
       (.I0(\skid_buffer[9]_i_1_n_0 ),
        .I1(aa_rready),
        .I2(\skid_buffer_reg_n_0_[9] ),
        .O(skid_buffer[9]));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[0]),
        .Q(\m_payload_i_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[10]),
        .Q(\m_payload_i_reg[34]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[3]),
        .Q(\m_payload_i_reg[34]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[4]),
        .Q(\m_payload_i_reg[34]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[5]),
        .Q(\m_payload_i_reg[34]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[6]),
        .Q(\m_payload_i_reg[34]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[7]),
        .Q(\m_payload_i_reg[34]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[8]),
        .Q(\m_payload_i_reg[34]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_payload_i_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(skid_buffer[9]),
        .Q(\m_payload_i_reg[34]_0 [8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000007FFFFFFF)) 
    \m_ready_d[1]_i_3 
       (.I0(sr_rvalid),
        .I1(\m_payload_i_reg_n_0_[0] ),
        .I2(s_axi_rready),
        .I3(aa_grant_rnw),
        .I4(m_valid_i),
        .I5(m_ready_d),
        .O(m_valid_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    m_valid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(m_valid_i_reg_1),
        .Q(sr_rvalid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_ready_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_ready_i_reg_0),
        .Q(aa_rready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \skid_buffer[0]_i_1 
       (.I0(aa_rready),
        .I1(\skid_buffer_reg_n_0_[0] ),
        .O(skid_buffer[0]));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT4 #(
    .INIT(16'h2320)) 
    \skid_buffer[10]_i_1 
       (.I0(m_axi_rdata[39]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(m_axi_rdata[7]),
        .O(\skid_buffer[10]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT4 #(
    .INIT(16'h2320)) 
    \skid_buffer[3]_i_1 
       (.I0(m_axi_rdata[32]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(m_axi_rdata[0]),
        .O(\skid_buffer[3]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT4 #(
    .INIT(16'h3202)) 
    \skid_buffer[4]_i_1 
       (.I0(m_axi_rdata[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(m_axi_rdata[33]),
        .O(\skid_buffer[4]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT4 #(
    .INIT(16'h2320)) 
    \skid_buffer[8]_i_1 
       (.I0(m_axi_rdata[37]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(m_axi_rdata[5]),
        .O(\skid_buffer[8]_i_1_n_0 ));
  (* OPT_MODIFIED = "RETARGET " *) 
  LUT4 #(
    .INIT(16'h2320)) 
    \skid_buffer[9]_i_1 
       (.I0(m_axi_rdata[38]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(m_axi_rdata[6]),
        .O(\skid_buffer[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[0]),
        .Q(\skid_buffer_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[10] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[10]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[3] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[3]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[4] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[4]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[5]),
        .Q(\skid_buffer_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[6]),
        .Q(\skid_buffer_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(skid_buffer[7]),
        .Q(\skid_buffer_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[8] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[8]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \skid_buffer_reg[9] 
       (.C(aclk),
        .CE(aa_rready),
        .D(\skid_buffer[9]_i_1_n_0 ),
        .Q(\skid_buffer_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "bindec" *) 
module design_1_blk_mem_gen_0_1_bindec
   (ena_array,
    addra,
    wea);
  output [0:0]ena_array;
  input [4:0]addra;
  input [0:0]wea;

  wire [4:0]addra;
  wire [0:0]ena_array;
  wire [0:0]wea;

  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \ENOUT_inferred__15/i_ 
       (.I0(addra[0]),
        .I1(addra[2]),
        .I2(addra[1]),
        .I3(wea),
        .I4(addra[3]),
        .I5(addra[4]),
        .O(ena_array));
endmodule

(* ORIG_REF_NAME = "bindec" *) 
module design_1_blk_mem_gen_0_1_bindec_0
   (enb_array,
    addrb);
  output [0:0]enb_array;
  input [4:0]addrb;

  wire [4:0]addrb;
  wire [0:0]enb_array;

  LUT5 #(
    .INIT(32'h01000000)) 
    \ENOUT_inferred__15/i_ 
       (.I0(addrb[3]),
        .I1(addrb[2]),
        .I2(addrb[0]),
        .I3(addrb[1]),
        .I4(addrb[4]),
        .O(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_generic_cstr
   (doutb,
    clka,
    clkb,
    addra,
    addrb,
    dina,
    wea);
  output [31:0]doutb;
  input clka;
  input clkb;
  input [15:0]addra;
  input [15:0]addrb;
  input [31:0]dina;
  input [0:0]wea;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [31:0]doutb;
  wire [18:18]ena_array;
  wire [18:18]enb_array;
  wire [17:0]p_38_out;
  wire [8:0]p_98_out;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire pwropt_4;
  wire ram_doutb;
  wire ram_ena__0;
  wire \ram_ena_inferred__0/i__n_0 ;
  wire ram_ena_n_0;
  wire ram_enb__0;
  wire \ram_enb_inferred__0/i__n_0 ;
  wire \ram_enb_inferred__1/i__n_0 ;
  wire \ramloop[10].ram.r_n_0 ;
  wire \ramloop[10].ram.r_n_1 ;
  wire \ramloop[10].ram.r_n_2 ;
  wire \ramloop[10].ram.r_n_3 ;
  wire \ramloop[10].ram.r_n_4 ;
  wire \ramloop[10].ram.r_n_5 ;
  wire \ramloop[10].ram.r_n_6 ;
  wire \ramloop[10].ram.r_n_7 ;
  wire \ramloop[10].ram.r_n_8 ;
  wire \ramloop[12].ram.r_n_0 ;
  wire \ramloop[13].ram.r_n_0 ;
  wire \ramloop[13].ram.r_n_1 ;
  wire \ramloop[13].ram.r_n_2 ;
  wire \ramloop[13].ram.r_n_3 ;
  wire \ramloop[14].ram.r_n_0 ;
  wire \ramloop[15].ram.r_n_0 ;
  wire \ramloop[16].ram.r_n_0 ;
  wire \ramloop[17].ram.r_n_0 ;
  wire \ramloop[17].ram.r_n_1 ;
  wire \ramloop[17].ram.r_n_10 ;
  wire \ramloop[17].ram.r_n_2 ;
  wire \ramloop[17].ram.r_n_3 ;
  wire \ramloop[17].ram.r_n_4 ;
  wire \ramloop[17].ram.r_n_5 ;
  wire \ramloop[17].ram.r_n_6 ;
  wire \ramloop[17].ram.r_n_7 ;
  wire \ramloop[17].ram.r_n_8 ;
  wire \ramloop[17].ram.r_n_9 ;
  wire \ramloop[18].ram.r_n_0 ;
  wire \ramloop[18].ram.r_n_1 ;
  wire \ramloop[18].ram.r_n_10 ;
  wire \ramloop[18].ram.r_n_2 ;
  wire \ramloop[18].ram.r_n_3 ;
  wire \ramloop[18].ram.r_n_4 ;
  wire \ramloop[18].ram.r_n_5 ;
  wire \ramloop[18].ram.r_n_6 ;
  wire \ramloop[18].ram.r_n_7 ;
  wire \ramloop[18].ram.r_n_8 ;
  wire \ramloop[18].ram.r_n_9 ;
  wire \ramloop[19].ram.r_n_0 ;
  wire \ramloop[19].ram.r_n_1 ;
  wire \ramloop[19].ram.r_n_10 ;
  wire \ramloop[19].ram.r_n_2 ;
  wire \ramloop[19].ram.r_n_3 ;
  wire \ramloop[19].ram.r_n_4 ;
  wire \ramloop[19].ram.r_n_5 ;
  wire \ramloop[19].ram.r_n_6 ;
  wire \ramloop[19].ram.r_n_7 ;
  wire \ramloop[19].ram.r_n_8 ;
  wire \ramloop[19].ram.r_n_9 ;
  wire \ramloop[1].ram.r_n_0 ;
  wire \ramloop[20].ram.r_n_0 ;
  wire \ramloop[20].ram.r_n_1 ;
  wire \ramloop[20].ram.r_n_10 ;
  wire \ramloop[20].ram.r_n_2 ;
  wire \ramloop[20].ram.r_n_3 ;
  wire \ramloop[20].ram.r_n_4 ;
  wire \ramloop[20].ram.r_n_5 ;
  wire \ramloop[20].ram.r_n_6 ;
  wire \ramloop[20].ram.r_n_7 ;
  wire \ramloop[20].ram.r_n_8 ;
  wire \ramloop[20].ram.r_n_9 ;
  wire \ramloop[21].ram.r_n_0 ;
  wire \ramloop[21].ram.r_n_1 ;
  wire \ramloop[21].ram.r_n_10 ;
  wire \ramloop[21].ram.r_n_2 ;
  wire \ramloop[21].ram.r_n_3 ;
  wire \ramloop[21].ram.r_n_4 ;
  wire \ramloop[21].ram.r_n_5 ;
  wire \ramloop[21].ram.r_n_6 ;
  wire \ramloop[21].ram.r_n_7 ;
  wire \ramloop[21].ram.r_n_8 ;
  wire \ramloop[21].ram.r_n_9 ;
  wire \ramloop[22].ram.r_n_0 ;
  wire \ramloop[22].ram.r_n_1 ;
  wire \ramloop[22].ram.r_n_10 ;
  wire \ramloop[22].ram.r_n_2 ;
  wire \ramloop[22].ram.r_n_3 ;
  wire \ramloop[22].ram.r_n_4 ;
  wire \ramloop[22].ram.r_n_5 ;
  wire \ramloop[22].ram.r_n_6 ;
  wire \ramloop[22].ram.r_n_7 ;
  wire \ramloop[22].ram.r_n_8 ;
  wire \ramloop[22].ram.r_n_9 ;
  wire \ramloop[23].ram.r_n_0 ;
  wire \ramloop[23].ram.r_n_1 ;
  wire \ramloop[23].ram.r_n_10 ;
  wire \ramloop[23].ram.r_n_2 ;
  wire \ramloop[23].ram.r_n_3 ;
  wire \ramloop[23].ram.r_n_4 ;
  wire \ramloop[23].ram.r_n_5 ;
  wire \ramloop[23].ram.r_n_6 ;
  wire \ramloop[23].ram.r_n_7 ;
  wire \ramloop[23].ram.r_n_8 ;
  wire \ramloop[23].ram.r_n_9 ;
  wire \ramloop[24].ram.r_n_0 ;
  wire \ramloop[24].ram.r_n_1 ;
  wire \ramloop[24].ram.r_n_10 ;
  wire \ramloop[24].ram.r_n_2 ;
  wire \ramloop[24].ram.r_n_3 ;
  wire \ramloop[24].ram.r_n_4 ;
  wire \ramloop[24].ram.r_n_5 ;
  wire \ramloop[24].ram.r_n_6 ;
  wire \ramloop[24].ram.r_n_7 ;
  wire \ramloop[24].ram.r_n_8 ;
  wire \ramloop[24].ram.r_n_9 ;
  wire \ramloop[25].ram.r_n_0 ;
  wire \ramloop[25].ram.r_n_1 ;
  wire \ramloop[25].ram.r_n_2 ;
  wire \ramloop[25].ram.r_n_3 ;
  wire \ramloop[25].ram.r_n_4 ;
  wire \ramloop[25].ram.r_n_5 ;
  wire \ramloop[25].ram.r_n_6 ;
  wire \ramloop[25].ram.r_n_7 ;
  wire \ramloop[25].ram.r_n_8 ;
  wire \ramloop[27].ram.r_n_0 ;
  wire \ramloop[27].ram.r_n_1 ;
  wire \ramloop[27].ram.r_n_2 ;
  wire \ramloop[27].ram.r_n_3 ;
  wire \ramloop[27].ram.r_n_4 ;
  wire \ramloop[27].ram.r_n_5 ;
  wire \ramloop[27].ram.r_n_6 ;
  wire \ramloop[27].ram.r_n_7 ;
  wire \ramloop[27].ram.r_n_8 ;
  wire \ramloop[28].ram.r_n_0 ;
  wire \ramloop[28].ram.r_n_1 ;
  wire \ramloop[28].ram.r_n_2 ;
  wire \ramloop[28].ram.r_n_3 ;
  wire \ramloop[28].ram.r_n_4 ;
  wire \ramloop[28].ram.r_n_5 ;
  wire \ramloop[28].ram.r_n_6 ;
  wire \ramloop[28].ram.r_n_7 ;
  wire \ramloop[28].ram.r_n_8 ;
  wire \ramloop[29].ram.r_n_0 ;
  wire \ramloop[29].ram.r_n_1 ;
  wire \ramloop[29].ram.r_n_2 ;
  wire \ramloop[29].ram.r_n_3 ;
  wire \ramloop[29].ram.r_n_4 ;
  wire \ramloop[29].ram.r_n_5 ;
  wire \ramloop[29].ram.r_n_6 ;
  wire \ramloop[29].ram.r_n_7 ;
  wire \ramloop[29].ram.r_n_8 ;
  wire \ramloop[2].ram.r_n_0 ;
  wire \ramloop[2].ram.r_n_1 ;
  wire \ramloop[2].ram.r_n_2 ;
  wire \ramloop[2].ram.r_n_3 ;
  wire \ramloop[2].ram.r_n_4 ;
  wire \ramloop[2].ram.r_n_5 ;
  wire \ramloop[2].ram.r_n_6 ;
  wire \ramloop[2].ram.r_n_7 ;
  wire \ramloop[2].ram.r_n_8 ;
  wire \ramloop[30].ram.r_n_0 ;
  wire \ramloop[30].ram.r_n_1 ;
  wire \ramloop[30].ram.r_n_2 ;
  wire \ramloop[30].ram.r_n_3 ;
  wire \ramloop[30].ram.r_n_4 ;
  wire \ramloop[30].ram.r_n_5 ;
  wire \ramloop[30].ram.r_n_6 ;
  wire \ramloop[30].ram.r_n_7 ;
  wire \ramloop[30].ram.r_n_8 ;
  wire \ramloop[31].ram.r_n_0 ;
  wire \ramloop[31].ram.r_n_1 ;
  wire \ramloop[31].ram.r_n_2 ;
  wire \ramloop[31].ram.r_n_3 ;
  wire \ramloop[31].ram.r_n_4 ;
  wire \ramloop[31].ram.r_n_5 ;
  wire \ramloop[31].ram.r_n_6 ;
  wire \ramloop[31].ram.r_n_7 ;
  wire \ramloop[31].ram.r_n_8 ;
  wire \ramloop[32].ram.r_n_0 ;
  wire \ramloop[32].ram.r_n_1 ;
  wire \ramloop[32].ram.r_n_2 ;
  wire \ramloop[32].ram.r_n_3 ;
  wire \ramloop[32].ram.r_n_4 ;
  wire \ramloop[32].ram.r_n_5 ;
  wire \ramloop[32].ram.r_n_6 ;
  wire \ramloop[32].ram.r_n_7 ;
  wire \ramloop[32].ram.r_n_8 ;
  wire \ramloop[33].ram.r_n_0 ;
  wire \ramloop[33].ram.r_n_1 ;
  wire \ramloop[33].ram.r_n_2 ;
  wire \ramloop[33].ram.r_n_3 ;
  wire \ramloop[33].ram.r_n_4 ;
  wire \ramloop[33].ram.r_n_5 ;
  wire \ramloop[33].ram.r_n_6 ;
  wire \ramloop[33].ram.r_n_7 ;
  wire \ramloop[33].ram.r_n_8 ;
  wire \ramloop[34].ram.r_n_0 ;
  wire \ramloop[34].ram.r_n_1 ;
  wire \ramloop[34].ram.r_n_2 ;
  wire \ramloop[34].ram.r_n_3 ;
  wire \ramloop[34].ram.r_n_4 ;
  wire \ramloop[34].ram.r_n_5 ;
  wire \ramloop[34].ram.r_n_6 ;
  wire \ramloop[34].ram.r_n_7 ;
  wire \ramloop[34].ram.r_n_8 ;
  wire \ramloop[35].ram.r_n_0 ;
  wire \ramloop[35].ram.r_n_1 ;
  wire \ramloop[35].ram.r_n_2 ;
  wire \ramloop[35].ram.r_n_3 ;
  wire \ramloop[35].ram.r_n_4 ;
  wire \ramloop[35].ram.r_n_5 ;
  wire \ramloop[35].ram.r_n_6 ;
  wire \ramloop[35].ram.r_n_7 ;
  wire \ramloop[35].ram.r_n_8 ;
  wire \ramloop[3].ram.r_n_0 ;
  wire \ramloop[3].ram.r_n_1 ;
  wire \ramloop[3].ram.r_n_2 ;
  wire \ramloop[3].ram.r_n_3 ;
  wire \ramloop[3].ram.r_n_4 ;
  wire \ramloop[3].ram.r_n_5 ;
  wire \ramloop[3].ram.r_n_6 ;
  wire \ramloop[3].ram.r_n_7 ;
  wire \ramloop[3].ram.r_n_8 ;
  wire \ramloop[4].ram.r_n_0 ;
  wire \ramloop[4].ram.r_n_1 ;
  wire \ramloop[4].ram.r_n_2 ;
  wire \ramloop[4].ram.r_n_3 ;
  wire \ramloop[4].ram.r_n_4 ;
  wire \ramloop[4].ram.r_n_5 ;
  wire \ramloop[4].ram.r_n_6 ;
  wire \ramloop[4].ram.r_n_7 ;
  wire \ramloop[4].ram.r_n_8 ;
  wire \ramloop[5].ram.r_n_0 ;
  wire \ramloop[5].ram.r_n_1 ;
  wire \ramloop[5].ram.r_n_2 ;
  wire \ramloop[5].ram.r_n_3 ;
  wire \ramloop[5].ram.r_n_4 ;
  wire \ramloop[5].ram.r_n_5 ;
  wire \ramloop[5].ram.r_n_6 ;
  wire \ramloop[5].ram.r_n_7 ;
  wire \ramloop[5].ram.r_n_8 ;
  wire \ramloop[6].ram.r_n_0 ;
  wire \ramloop[6].ram.r_n_1 ;
  wire \ramloop[6].ram.r_n_2 ;
  wire \ramloop[6].ram.r_n_3 ;
  wire \ramloop[6].ram.r_n_4 ;
  wire \ramloop[6].ram.r_n_5 ;
  wire \ramloop[6].ram.r_n_6 ;
  wire \ramloop[6].ram.r_n_7 ;
  wire \ramloop[6].ram.r_n_8 ;
  wire \ramloop[7].ram.r_n_0 ;
  wire \ramloop[7].ram.r_n_1 ;
  wire \ramloop[7].ram.r_n_2 ;
  wire \ramloop[7].ram.r_n_3 ;
  wire \ramloop[7].ram.r_n_4 ;
  wire \ramloop[7].ram.r_n_5 ;
  wire \ramloop[7].ram.r_n_6 ;
  wire \ramloop[7].ram.r_n_7 ;
  wire \ramloop[7].ram.r_n_8 ;
  wire \ramloop[8].ram.r_n_0 ;
  wire \ramloop[8].ram.r_n_1 ;
  wire \ramloop[8].ram.r_n_2 ;
  wire \ramloop[8].ram.r_n_3 ;
  wire \ramloop[8].ram.r_n_4 ;
  wire \ramloop[8].ram.r_n_5 ;
  wire \ramloop[8].ram.r_n_6 ;
  wire \ramloop[8].ram.r_n_7 ;
  wire \ramloop[8].ram.r_n_8 ;
  wire \ramloop[9].ram.r_n_0 ;
  wire \ramloop[9].ram.r_n_1 ;
  wire \ramloop[9].ram.r_n_2 ;
  wire \ramloop[9].ram.r_n_3 ;
  wire \ramloop[9].ram.r_n_4 ;
  wire \ramloop[9].ram.r_n_5 ;
  wire \ramloop[9].ram.r_n_6 ;
  wire \ramloop[9].ram.r_n_7 ;
  wire \ramloop[9].ram.r_n_8 ;
  wire [0:0]wea;

  design_1_blk_mem_gen_0_1_bindec \bindec_a.bindec_inst_a 
       (.addra(addra[15:11]),
        .ena_array(ena_array),
        .wea(wea));
  design_1_blk_mem_gen_0_1_bindec_0 \bindec_b.bindec_inst_b 
       (.addrb(addrb[15:11]),
        .enb_array(enb_array));
  design_1_blk_mem_gen_0_1_blk_mem_gen_mux__parameterized0 \has_mux_b.B 
       (.DOBDO({\ramloop[35].ram.r_n_0 ,\ramloop[35].ram.r_n_1 ,\ramloop[35].ram.r_n_2 ,\ramloop[35].ram.r_n_3 ,\ramloop[35].ram.r_n_4 ,\ramloop[35].ram.r_n_5 ,\ramloop[35].ram.r_n_6 ,\ramloop[35].ram.r_n_7 }),
        .DOPBDOP(\ramloop[35].ram.r_n_8 ),
        .addrb(addrb[15:11]),
        .clkb(clkb),
        .doutb(doutb),
        .\doutb[0] (\ramloop[1].ram.r_n_0 ),
        .\doutb[0]_0 (ram_doutb),
        .\doutb[10] (\ramloop[12].ram.r_n_0 ),
        .\doutb[11] (\ramloop[14].ram.r_n_0 ),
        .\doutb[12] (\ramloop[15].ram.r_n_0 ),
        .\doutb[13] ({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 }),
        .\doutb[13]_0 (\ramloop[16].ram.r_n_0 ),
        .\doutb[21] ({\ramloop[25].ram.r_n_0 ,\ramloop[25].ram.r_n_1 ,\ramloop[25].ram.r_n_2 ,\ramloop[25].ram.r_n_3 ,\ramloop[25].ram.r_n_4 ,\ramloop[25].ram.r_n_5 ,\ramloop[25].ram.r_n_6 ,\ramloop[25].ram.r_n_7 }),
        .\doutb[21]_0 ({\ramloop[24].ram.r_n_0 ,\ramloop[24].ram.r_n_1 ,\ramloop[24].ram.r_n_2 ,\ramloop[24].ram.r_n_3 ,\ramloop[24].ram.r_n_4 ,\ramloop[24].ram.r_n_5 ,\ramloop[24].ram.r_n_6 ,\ramloop[24].ram.r_n_7 }),
        .\doutb[21]_1 ({\ramloop[23].ram.r_n_0 ,\ramloop[23].ram.r_n_1 ,\ramloop[23].ram.r_n_2 ,\ramloop[23].ram.r_n_3 ,\ramloop[23].ram.r_n_4 ,\ramloop[23].ram.r_n_5 ,\ramloop[23].ram.r_n_6 ,\ramloop[23].ram.r_n_7 }),
        .\doutb[21]_2 ({\ramloop[22].ram.r_n_0 ,\ramloop[22].ram.r_n_1 ,\ramloop[22].ram.r_n_2 ,\ramloop[22].ram.r_n_3 ,\ramloop[22].ram.r_n_4 ,\ramloop[22].ram.r_n_5 ,\ramloop[22].ram.r_n_6 ,\ramloop[22].ram.r_n_7 }),
        .\doutb[21]_3 ({\ramloop[21].ram.r_n_0 ,\ramloop[21].ram.r_n_1 ,\ramloop[21].ram.r_n_2 ,\ramloop[21].ram.r_n_3 ,\ramloop[21].ram.r_n_4 ,\ramloop[21].ram.r_n_5 ,\ramloop[21].ram.r_n_6 ,\ramloop[21].ram.r_n_7 }),
        .\doutb[21]_4 ({\ramloop[20].ram.r_n_0 ,\ramloop[20].ram.r_n_1 ,\ramloop[20].ram.r_n_2 ,\ramloop[20].ram.r_n_3 ,\ramloop[20].ram.r_n_4 ,\ramloop[20].ram.r_n_5 ,\ramloop[20].ram.r_n_6 ,\ramloop[20].ram.r_n_7 }),
        .\doutb[21]_5 ({\ramloop[19].ram.r_n_0 ,\ramloop[19].ram.r_n_1 ,\ramloop[19].ram.r_n_2 ,\ramloop[19].ram.r_n_3 ,\ramloop[19].ram.r_n_4 ,\ramloop[19].ram.r_n_5 ,\ramloop[19].ram.r_n_6 ,\ramloop[19].ram.r_n_7 }),
        .\doutb[21]_6 ({\ramloop[18].ram.r_n_0 ,\ramloop[18].ram.r_n_1 ,\ramloop[18].ram.r_n_2 ,\ramloop[18].ram.r_n_3 ,\ramloop[18].ram.r_n_4 ,\ramloop[18].ram.r_n_5 ,\ramloop[18].ram.r_n_6 ,\ramloop[18].ram.r_n_7 }),
        .\doutb[21]_7 ({\ramloop[17].ram.r_n_0 ,\ramloop[17].ram.r_n_1 ,\ramloop[17].ram.r_n_2 ,\ramloop[17].ram.r_n_3 ,\ramloop[17].ram.r_n_4 ,\ramloop[17].ram.r_n_5 ,\ramloop[17].ram.r_n_6 ,\ramloop[17].ram.r_n_7 }),
        .\doutb[22] (\ramloop[25].ram.r_n_8 ),
        .\doutb[22]_0 (\ramloop[24].ram.r_n_8 ),
        .\doutb[22]_1 (\ramloop[23].ram.r_n_8 ),
        .\doutb[22]_2 (\ramloop[22].ram.r_n_8 ),
        .\doutb[22]_3 (\ramloop[21].ram.r_n_8 ),
        .\doutb[22]_4 (\ramloop[20].ram.r_n_8 ),
        .\doutb[22]_5 (\ramloop[19].ram.r_n_8 ),
        .\doutb[22]_6 (\ramloop[18].ram.r_n_8 ),
        .\doutb[22]_7 (\ramloop[17].ram.r_n_8 ),
        .\doutb[30] ({\ramloop[34].ram.r_n_0 ,\ramloop[34].ram.r_n_1 ,\ramloop[34].ram.r_n_2 ,\ramloop[34].ram.r_n_3 ,\ramloop[34].ram.r_n_4 ,\ramloop[34].ram.r_n_5 ,\ramloop[34].ram.r_n_6 ,\ramloop[34].ram.r_n_7 }),
        .\doutb[30]_0 ({\ramloop[33].ram.r_n_0 ,\ramloop[33].ram.r_n_1 ,\ramloop[33].ram.r_n_2 ,\ramloop[33].ram.r_n_3 ,\ramloop[33].ram.r_n_4 ,\ramloop[33].ram.r_n_5 ,\ramloop[33].ram.r_n_6 ,\ramloop[33].ram.r_n_7 }),
        .\doutb[30]_1 ({\ramloop[32].ram.r_n_0 ,\ramloop[32].ram.r_n_1 ,\ramloop[32].ram.r_n_2 ,\ramloop[32].ram.r_n_3 ,\ramloop[32].ram.r_n_4 ,\ramloop[32].ram.r_n_5 ,\ramloop[32].ram.r_n_6 ,\ramloop[32].ram.r_n_7 }),
        .\doutb[30]_2 ({\ramloop[31].ram.r_n_0 ,\ramloop[31].ram.r_n_1 ,\ramloop[31].ram.r_n_2 ,\ramloop[31].ram.r_n_3 ,\ramloop[31].ram.r_n_4 ,\ramloop[31].ram.r_n_5 ,\ramloop[31].ram.r_n_6 ,\ramloop[31].ram.r_n_7 }),
        .\doutb[30]_3 ({\ramloop[30].ram.r_n_0 ,\ramloop[30].ram.r_n_1 ,\ramloop[30].ram.r_n_2 ,\ramloop[30].ram.r_n_3 ,\ramloop[30].ram.r_n_4 ,\ramloop[30].ram.r_n_5 ,\ramloop[30].ram.r_n_6 ,\ramloop[30].ram.r_n_7 }),
        .\doutb[30]_4 ({\ramloop[29].ram.r_n_0 ,\ramloop[29].ram.r_n_1 ,\ramloop[29].ram.r_n_2 ,\ramloop[29].ram.r_n_3 ,\ramloop[29].ram.r_n_4 ,\ramloop[29].ram.r_n_5 ,\ramloop[29].ram.r_n_6 ,\ramloop[29].ram.r_n_7 }),
        .\doutb[30]_5 ({\ramloop[28].ram.r_n_0 ,\ramloop[28].ram.r_n_1 ,\ramloop[28].ram.r_n_2 ,\ramloop[28].ram.r_n_3 ,\ramloop[28].ram.r_n_4 ,\ramloop[28].ram.r_n_5 ,\ramloop[28].ram.r_n_6 ,\ramloop[28].ram.r_n_7 }),
        .\doutb[30]_6 ({\ramloop[27].ram.r_n_0 ,\ramloop[27].ram.r_n_1 ,\ramloop[27].ram.r_n_2 ,\ramloop[27].ram.r_n_3 ,\ramloop[27].ram.r_n_4 ,\ramloop[27].ram.r_n_5 ,\ramloop[27].ram.r_n_6 ,\ramloop[27].ram.r_n_7 }),
        .\doutb[31] (\ramloop[34].ram.r_n_8 ),
        .\doutb[31]_0 (\ramloop[33].ram.r_n_8 ),
        .\doutb[31]_1 (\ramloop[32].ram.r_n_8 ),
        .\doutb[31]_2 (\ramloop[31].ram.r_n_8 ),
        .\doutb[31]_3 (\ramloop[30].ram.r_n_8 ),
        .\doutb[31]_4 (\ramloop[29].ram.r_n_8 ),
        .\doutb[31]_5 (\ramloop[28].ram.r_n_8 ),
        .\doutb[31]_6 (\ramloop[27].ram.r_n_8 ),
        .\doutb[8] ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\doutb[8]_0 ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .\doutb[8]_1 ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\doutb[8]_2 ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\doutb[8]_3 ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\doutb[8]_4 ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\doutb[8]_5 ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 ,\ramloop[4].ram.r_n_4 ,\ramloop[4].ram.r_n_5 ,\ramloop[4].ram.r_n_6 ,\ramloop[4].ram.r_n_7 }),
        .\doutb[8]_6 ({\ramloop[3].ram.r_n_0 ,\ramloop[3].ram.r_n_1 ,\ramloop[3].ram.r_n_2 ,\ramloop[3].ram.r_n_3 ,\ramloop[3].ram.r_n_4 ,\ramloop[3].ram.r_n_5 ,\ramloop[3].ram.r_n_6 ,\ramloop[3].ram.r_n_7 }),
        .\doutb[8]_7 ({\ramloop[2].ram.r_n_0 ,\ramloop[2].ram.r_n_1 ,\ramloop[2].ram.r_n_2 ,\ramloop[2].ram.r_n_3 ,\ramloop[2].ram.r_n_4 ,\ramloop[2].ram.r_n_5 ,\ramloop[2].ram.r_n_6 ,\ramloop[2].ram.r_n_7 }),
        .\doutb[9] (\ramloop[10].ram.r_n_8 ),
        .\doutb[9]_0 (\ramloop[9].ram.r_n_8 ),
        .\doutb[9]_1 (\ramloop[8].ram.r_n_8 ),
        .\doutb[9]_2 (\ramloop[7].ram.r_n_8 ),
        .\doutb[9]_3 (\ramloop[6].ram.r_n_8 ),
        .\doutb[9]_4 (\ramloop[5].ram.r_n_8 ),
        .\doutb[9]_5 (\ramloop[4].ram.r_n_8 ),
        .\doutb[9]_6 (\ramloop[3].ram.r_n_8 ),
        .\doutb[9]_7 (\ramloop[2].ram.r_n_8 ),
        .p_38_out(p_38_out),
        .p_98_out(p_98_out),
        .pwropt(pwropt),
        .pwropt_1(pwropt_1),
        .pwropt_2(pwropt_2),
        .pwropt_3(pwropt_3),
        .pwropt_4(pwropt_4));
  LUT2 #(
    .INIT(4'h2)) 
    ram_ena
       (.I0(wea),
        .I1(addra[15]),
        .O(ram_ena_n_0));
  LUT3 #(
    .INIT(8'h20)) 
    \ram_ena_inferred__0/i_ 
       (.I0(wea),
        .I1(addra[14]),
        .I2(addra[15]),
        .O(\ram_ena_inferred__0/i__n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ram_enb_inferred__0/i_ 
       (.I0(addrb[15]),
        .I1(addrb[14]),
        .O(\ram_enb_inferred__0/i__n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \ram_enb_inferred__1/i_ 
       (.I0(addrb[14]),
        .I1(addrb[13]),
        .I2(addrb[15]),
        .O(\ram_enb_inferred__1/i__n_0 ));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (ram_doutb),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (ram_ena_n_0),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (addrb[15]),
        .addra(addra[14:0]),
        .addrb(addrb[14:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[0]),
        .pwropt(pwropt));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized9 \ramloop[10].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[10].ram.r_n_8 ),
        .addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[9:1]),
        .pwropt(pwropt_1),
        .pwropt_1(pwropt_2),
        .pwropt_2(pwropt_3),
        .pwropt_3(pwropt),
        .ram_ena(ram_ena__0),
        .ram_enb(ram_enb__0));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized10 \ramloop[11].ram.r 
       (.addra(addra[10:0]),
        .addrb(addrb[10:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[9:1]),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .p_98_out(p_98_out),
        .pwropt(pwropt_4),
        .pwropt_1(pwropt_2),
        .pwropt_2(pwropt_3),
        .pwropt_3(pwropt));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized11 \ramloop[12].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\ramloop[12].ram.r_n_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (ram_ena_n_0),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (addrb[15]),
        .addra(addra[14:0]),
        .addrb(addrb[14:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[10]),
        .pwropt(pwropt));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized12 \ramloop[13].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ram_enb_inferred__1/i__n_0 ),
        .addra(addra),
        .addrb(addrb[12:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[13:10]),
        .pwropt(pwropt_2),
        .pwropt_1(pwropt_3),
        .pwropt_2(pwropt),
        .wea(wea));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized13 \ramloop[14].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\ramloop[14].ram.r_n_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (ram_ena_n_0),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (addrb[15]),
        .addra(addra[14:0]),
        .addrb(addrb[14:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[11]),
        .pwropt(pwropt));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized14 \ramloop[15].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\ramloop[15].ram.r_n_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (ram_ena_n_0),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (addrb[15]),
        .addra(addra[14:0]),
        .addrb(addrb[14:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[12]),
        .pwropt(pwropt));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized15 \ramloop[16].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\ramloop[16].ram.r_n_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (ram_ena_n_0),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (addrb[15]),
        .addra(addra[14:0]),
        .addrb(addrb[14:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[13]),
        .pwropt(pwropt));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized16 \ramloop[17].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[17].ram.r_n_0 ,\ramloop[17].ram.r_n_1 ,\ramloop[17].ram.r_n_2 ,\ramloop[17].ram.r_n_3 ,\ramloop[17].ram.r_n_4 ,\ramloop[17].ram.r_n_5 ,\ramloop[17].ram.r_n_6 ,\ramloop[17].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[17].ram.r_n_8 ),
        .addra(addra),
        .addra_13_sp_1(\ramloop[17].ram.r_n_9 ),
        .addrb(addrb),
        .addrb_13_sp_1(\ramloop[17].ram.r_n_10 ),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[22:14]),
        .pwropt(pwropt_1),
        .pwropt_1(pwropt_2),
        .pwropt_2(pwropt_3),
        .pwropt_3(pwropt),
        .wea(wea));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized17 \ramloop[18].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[18].ram.r_n_0 ,\ramloop[18].ram.r_n_1 ,\ramloop[18].ram.r_n_2 ,\ramloop[18].ram.r_n_3 ,\ramloop[18].ram.r_n_4 ,\ramloop[18].ram.r_n_5 ,\ramloop[18].ram.r_n_6 ,\ramloop[18].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[18].ram.r_n_8 ),
        .addra(addra),
        .addrb(addrb),
        .addrb_12_sp_1(\ramloop[18].ram.r_n_10 ),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[22:14]),
        .pwropt(pwropt_1),
        .pwropt_1(pwropt_2),
        .pwropt_2(pwropt_3),
        .pwropt_3(pwropt),
        .wea(wea),
        .wea_0_sp_1(\ramloop[18].ram.r_n_9 ));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized18 \ramloop[19].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[19].ram.r_n_0 ,\ramloop[19].ram.r_n_1 ,\ramloop[19].ram.r_n_2 ,\ramloop[19].ram.r_n_3 ,\ramloop[19].ram.r_n_4 ,\ramloop[19].ram.r_n_5 ,\ramloop[19].ram.r_n_6 ,\ramloop[19].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[19].ram.r_n_8 ),
        .addra(addra),
        .addrb(addrb),
        .addrb_13_sp_1(\ramloop[19].ram.r_n_10 ),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[22:14]),
        .pwropt(pwropt_1),
        .pwropt_1(pwropt_2),
        .pwropt_2(pwropt_3),
        .pwropt_3(pwropt),
        .wea(wea),
        .wea_0_sp_1(\ramloop[19].ram.r_n_9 ));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (\ramloop[1].ram.r_n_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 (\ram_ena_inferred__0/i__n_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 (\ram_enb_inferred__0/i__n_0 ),
        .addra(addra[13:0]),
        .addrb(addrb[13:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[0]),
        .pwropt(pwropt_3),
        .pwropt_1(pwropt));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized19 \ramloop[20].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[20].ram.r_n_0 ,\ramloop[20].ram.r_n_1 ,\ramloop[20].ram.r_n_2 ,\ramloop[20].ram.r_n_3 ,\ramloop[20].ram.r_n_4 ,\ramloop[20].ram.r_n_5 ,\ramloop[20].ram.r_n_6 ,\ramloop[20].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[20].ram.r_n_8 ),
        .addra(addra),
        .addra_13_sp_1(\ramloop[20].ram.r_n_9 ),
        .addrb(addrb),
        .addrb_12_sp_1(\ramloop[20].ram.r_n_10 ),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[22:14]),
        .pwropt(pwropt_1),
        .pwropt_1(pwropt_2),
        .pwropt_2(pwropt_3),
        .pwropt_3(pwropt),
        .wea(wea));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized20 \ramloop[21].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[21].ram.r_n_0 ,\ramloop[21].ram.r_n_1 ,\ramloop[21].ram.r_n_2 ,\ramloop[21].ram.r_n_3 ,\ramloop[21].ram.r_n_4 ,\ramloop[21].ram.r_n_5 ,\ramloop[21].ram.r_n_6 ,\ramloop[21].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[21].ram.r_n_8 ),
        .addra(addra),
        .addrb(addrb),
        .addrb_14_sp_1(\ramloop[21].ram.r_n_10 ),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[22:14]),
        .pwropt(pwropt_1),
        .pwropt_1(pwropt_2),
        .pwropt_2(pwropt_3),
        .pwropt_3(pwropt),
        .wea(wea),
        .wea_0_sp_1(\ramloop[21].ram.r_n_9 ));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized21 \ramloop[22].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[22].ram.r_n_0 ,\ramloop[22].ram.r_n_1 ,\ramloop[22].ram.r_n_2 ,\ramloop[22].ram.r_n_3 ,\ramloop[22].ram.r_n_4 ,\ramloop[22].ram.r_n_5 ,\ramloop[22].ram.r_n_6 ,\ramloop[22].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[22].ram.r_n_8 ),
        .addra(addra),
        .addra_14_sp_1(\ramloop[22].ram.r_n_9 ),
        .addrb(addrb),
        .addrb_12_sp_1(\ramloop[22].ram.r_n_10 ),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[22:14]),
        .pwropt(pwropt_1),
        .pwropt_1(pwropt_2),
        .pwropt_2(pwropt_3),
        .pwropt_3(pwropt),
        .wea(wea));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized22 \ramloop[23].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[23].ram.r_n_0 ,\ramloop[23].ram.r_n_1 ,\ramloop[23].ram.r_n_2 ,\ramloop[23].ram.r_n_3 ,\ramloop[23].ram.r_n_4 ,\ramloop[23].ram.r_n_5 ,\ramloop[23].ram.r_n_6 ,\ramloop[23].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[23].ram.r_n_8 ),
        .addra(addra),
        .addra_13_sp_1(\ramloop[23].ram.r_n_9 ),
        .addrb(addrb),
        .addrb_13_sp_1(\ramloop[23].ram.r_n_10 ),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[22:14]),
        .pwropt(pwropt_1),
        .pwropt_1(pwropt_2),
        .pwropt_2(pwropt_3),
        .pwropt_3(pwropt),
        .wea(wea));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized23 \ramloop[24].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[24].ram.r_n_0 ,\ramloop[24].ram.r_n_1 ,\ramloop[24].ram.r_n_2 ,\ramloop[24].ram.r_n_3 ,\ramloop[24].ram.r_n_4 ,\ramloop[24].ram.r_n_5 ,\ramloop[24].ram.r_n_6 ,\ramloop[24].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[24].ram.r_n_8 ),
        .addra(addra),
        .addra_13_sp_1(\ramloop[24].ram.r_n_9 ),
        .addrb(addrb),
        .addrb_12_sp_1(\ramloop[24].ram.r_n_10 ),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[22:14]),
        .pwropt(pwropt_1),
        .pwropt_1(pwropt_2),
        .pwropt_2(pwropt_3),
        .pwropt_3(pwropt),
        .wea(wea));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized24 \ramloop[25].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[25].ram.r_n_0 ,\ramloop[25].ram.r_n_1 ,\ramloop[25].ram.r_n_2 ,\ramloop[25].ram.r_n_3 ,\ramloop[25].ram.r_n_4 ,\ramloop[25].ram.r_n_5 ,\ramloop[25].ram.r_n_6 ,\ramloop[25].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[25].ram.r_n_8 ),
        .addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[22:14]),
        .pwropt(pwropt_1),
        .pwropt_1(pwropt_2),
        .pwropt_2(pwropt_3),
        .pwropt_3(pwropt),
        .ram_ena(ram_ena__0),
        .ram_enb(ram_enb__0));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized25 \ramloop[26].ram.r 
       (.addra(addra[10:0]),
        .addrb(addrb[10:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[31:14]),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .p_38_out(p_38_out),
        .pwropt(pwropt_4),
        .pwropt_1(pwropt_2),
        .pwropt_2(pwropt_3),
        .pwropt_3(pwropt));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized26 \ramloop[27].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[27].ram.r_n_0 ,\ramloop[27].ram.r_n_1 ,\ramloop[27].ram.r_n_2 ,\ramloop[27].ram.r_n_3 ,\ramloop[27].ram.r_n_4 ,\ramloop[27].ram.r_n_5 ,\ramloop[27].ram.r_n_6 ,\ramloop[27].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[27].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\ramloop[17].ram.r_n_9 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\ramloop[17].ram.r_n_10 ),
        .addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[31:23]),
        .pwropt(pwropt_1),
        .pwropt_1(pwropt_2),
        .pwropt_2(pwropt_3),
        .pwropt_3(pwropt));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized27 \ramloop[28].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[28].ram.r_n_0 ,\ramloop[28].ram.r_n_1 ,\ramloop[28].ram.r_n_2 ,\ramloop[28].ram.r_n_3 ,\ramloop[28].ram.r_n_4 ,\ramloop[28].ram.r_n_5 ,\ramloop[28].ram.r_n_6 ,\ramloop[28].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[28].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\ramloop[18].ram.r_n_9 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\ramloop[18].ram.r_n_10 ),
        .addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[31:23]),
        .pwropt(pwropt_1),
        .pwropt_1(pwropt_2),
        .pwropt_2(pwropt_3),
        .pwropt_3(pwropt));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized28 \ramloop[29].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[29].ram.r_n_0 ,\ramloop[29].ram.r_n_1 ,\ramloop[29].ram.r_n_2 ,\ramloop[29].ram.r_n_3 ,\ramloop[29].ram.r_n_4 ,\ramloop[29].ram.r_n_5 ,\ramloop[29].ram.r_n_6 ,\ramloop[29].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[29].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\ramloop[19].ram.r_n_9 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\ramloop[19].ram.r_n_10 ),
        .addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[31:23]),
        .pwropt(pwropt_1),
        .pwropt_1(pwropt_2),
        .pwropt_2(pwropt_3),
        .pwropt_3(pwropt));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized1 \ramloop[2].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[2].ram.r_n_0 ,\ramloop[2].ram.r_n_1 ,\ramloop[2].ram.r_n_2 ,\ramloop[2].ram.r_n_3 ,\ramloop[2].ram.r_n_4 ,\ramloop[2].ram.r_n_5 ,\ramloop[2].ram.r_n_6 ,\ramloop[2].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[2].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\ramloop[17].ram.r_n_9 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\ramloop[17].ram.r_n_10 ),
        .addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[9:1]),
        .pwropt(pwropt_1),
        .pwropt_1(pwropt_2),
        .pwropt_2(pwropt_3),
        .pwropt_3(pwropt));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized29 \ramloop[30].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[30].ram.r_n_0 ,\ramloop[30].ram.r_n_1 ,\ramloop[30].ram.r_n_2 ,\ramloop[30].ram.r_n_3 ,\ramloop[30].ram.r_n_4 ,\ramloop[30].ram.r_n_5 ,\ramloop[30].ram.r_n_6 ,\ramloop[30].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[30].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\ramloop[20].ram.r_n_9 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\ramloop[20].ram.r_n_10 ),
        .addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[31:23]),
        .pwropt(pwropt_1),
        .pwropt_1(pwropt_2),
        .pwropt_2(pwropt_3),
        .pwropt_3(pwropt));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized30 \ramloop[31].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[31].ram.r_n_0 ,\ramloop[31].ram.r_n_1 ,\ramloop[31].ram.r_n_2 ,\ramloop[31].ram.r_n_3 ,\ramloop[31].ram.r_n_4 ,\ramloop[31].ram.r_n_5 ,\ramloop[31].ram.r_n_6 ,\ramloop[31].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[31].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\ramloop[21].ram.r_n_9 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\ramloop[21].ram.r_n_10 ),
        .addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[31:23]),
        .pwropt(pwropt_1),
        .pwropt_1(pwropt_2),
        .pwropt_2(pwropt_3),
        .pwropt_3(pwropt));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized31 \ramloop[32].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[32].ram.r_n_0 ,\ramloop[32].ram.r_n_1 ,\ramloop[32].ram.r_n_2 ,\ramloop[32].ram.r_n_3 ,\ramloop[32].ram.r_n_4 ,\ramloop[32].ram.r_n_5 ,\ramloop[32].ram.r_n_6 ,\ramloop[32].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[32].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\ramloop[22].ram.r_n_9 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\ramloop[22].ram.r_n_10 ),
        .addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[31:23]),
        .pwropt(pwropt_1),
        .pwropt_1(pwropt_2),
        .pwropt_2(pwropt_3),
        .pwropt_3(pwropt));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized32 \ramloop[33].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[33].ram.r_n_0 ,\ramloop[33].ram.r_n_1 ,\ramloop[33].ram.r_n_2 ,\ramloop[33].ram.r_n_3 ,\ramloop[33].ram.r_n_4 ,\ramloop[33].ram.r_n_5 ,\ramloop[33].ram.r_n_6 ,\ramloop[33].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[33].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\ramloop[23].ram.r_n_9 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\ramloop[23].ram.r_n_10 ),
        .addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[31:23]),
        .pwropt(pwropt_1),
        .pwropt_1(pwropt_2),
        .pwropt_2(pwropt_3),
        .pwropt_3(pwropt));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized33 \ramloop[34].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[34].ram.r_n_0 ,\ramloop[34].ram.r_n_1 ,\ramloop[34].ram.r_n_2 ,\ramloop[34].ram.r_n_3 ,\ramloop[34].ram.r_n_4 ,\ramloop[34].ram.r_n_5 ,\ramloop[34].ram.r_n_6 ,\ramloop[34].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[34].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\ramloop[24].ram.r_n_9 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\ramloop[24].ram.r_n_10 ),
        .addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[31:23]),
        .pwropt(pwropt_1),
        .pwropt_1(pwropt_2),
        .pwropt_2(pwropt_3),
        .pwropt_3(pwropt));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized34 \ramloop[35].ram.r 
       (.DOBDO({\ramloop[35].ram.r_n_0 ,\ramloop[35].ram.r_n_1 ,\ramloop[35].ram.r_n_2 ,\ramloop[35].ram.r_n_3 ,\ramloop[35].ram.r_n_4 ,\ramloop[35].ram.r_n_5 ,\ramloop[35].ram.r_n_6 ,\ramloop[35].ram.r_n_7 }),
        .DOPBDOP(\ramloop[35].ram.r_n_8 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[31:23]),
        .pwropt(pwropt_1),
        .pwropt_1(pwropt_2),
        .pwropt_2(pwropt_3),
        .pwropt_3(pwropt),
        .ram_ena(ram_ena__0),
        .ram_enb(ram_enb__0),
        .wea(wea));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized2 \ramloop[3].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[3].ram.r_n_0 ,\ramloop[3].ram.r_n_1 ,\ramloop[3].ram.r_n_2 ,\ramloop[3].ram.r_n_3 ,\ramloop[3].ram.r_n_4 ,\ramloop[3].ram.r_n_5 ,\ramloop[3].ram.r_n_6 ,\ramloop[3].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[3].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\ramloop[18].ram.r_n_9 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\ramloop[18].ram.r_n_10 ),
        .addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[9:1]),
        .pwropt(pwropt_1),
        .pwropt_1(pwropt_2),
        .pwropt_2(pwropt_3),
        .pwropt_3(pwropt));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized3 \ramloop[4].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 ,\ramloop[4].ram.r_n_4 ,\ramloop[4].ram.r_n_5 ,\ramloop[4].ram.r_n_6 ,\ramloop[4].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[4].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\ramloop[19].ram.r_n_9 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\ramloop[19].ram.r_n_10 ),
        .addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[9:1]),
        .pwropt(pwropt_1),
        .pwropt_1(pwropt_2),
        .pwropt_2(pwropt_3),
        .pwropt_3(pwropt));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized4 \ramloop[5].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[5].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\ramloop[20].ram.r_n_9 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\ramloop[20].ram.r_n_10 ),
        .addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[9:1]),
        .pwropt(pwropt_1),
        .pwropt_1(pwropt_2),
        .pwropt_2(pwropt_3),
        .pwropt_3(pwropt));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized5 \ramloop[6].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[6].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\ramloop[21].ram.r_n_9 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\ramloop[21].ram.r_n_10 ),
        .addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[9:1]),
        .pwropt(pwropt_1),
        .pwropt_1(pwropt_2),
        .pwropt_2(pwropt_3),
        .pwropt_3(pwropt));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized6 \ramloop[7].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[7].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\ramloop[22].ram.r_n_9 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\ramloop[22].ram.r_n_10 ),
        .addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[9:1]),
        .pwropt(pwropt_1),
        .pwropt_1(pwropt_2),
        .pwropt_2(pwropt_3),
        .pwropt_3(pwropt));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized7 \ramloop[8].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[8].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\ramloop[23].ram.r_n_9 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\ramloop[23].ram.r_n_10 ),
        .addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[9:1]),
        .pwropt(pwropt_1),
        .pwropt_1(pwropt_2),
        .pwropt_2(pwropt_3),
        .pwropt_3(pwropt));
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized8 \ramloop[9].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[9].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\ramloop[24].ram.r_n_9 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\ramloop[24].ram.r_n_10 ),
        .addra(addra[11:0]),
        .addrb(addrb[11:0]),
        .clka(clka),
        .clkb(clkb),
        .dina(dina[9:1]),
        .pwropt(pwropt_1),
        .pwropt_1(pwropt_2),
        .pwropt_2(pwropt_3),
        .pwropt_3(pwropt));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_mux__parameterized0
   (doutb,
    addrb,
    clkb,
    p_38_out,
    DOPBDOP,
    \doutb[31] ,
    \doutb[31]_0 ,
    \doutb[31]_1 ,
    \doutb[31]_2 ,
    \doutb[31]_3 ,
    \doutb[31]_4 ,
    \doutb[31]_5 ,
    \doutb[31]_6 ,
    DOBDO,
    \doutb[30] ,
    \doutb[30]_0 ,
    \doutb[30]_1 ,
    \doutb[30]_2 ,
    \doutb[30]_3 ,
    \doutb[30]_4 ,
    \doutb[30]_5 ,
    \doutb[30]_6 ,
    \doutb[22] ,
    \doutb[22]_0 ,
    \doutb[22]_1 ,
    \doutb[22]_2 ,
    \doutb[22]_3 ,
    \doutb[22]_4 ,
    \doutb[22]_5 ,
    \doutb[22]_6 ,
    \doutb[22]_7 ,
    \doutb[21] ,
    \doutb[21]_0 ,
    \doutb[21]_1 ,
    \doutb[21]_2 ,
    \doutb[21]_3 ,
    \doutb[21]_4 ,
    \doutb[21]_5 ,
    \doutb[21]_6 ,
    \doutb[21]_7 ,
    \doutb[13] ,
    \doutb[13]_0 ,
    \doutb[12] ,
    \doutb[11] ,
    \doutb[10] ,
    p_98_out,
    \doutb[9] ,
    \doutb[9]_0 ,
    \doutb[9]_1 ,
    \doutb[9]_2 ,
    \doutb[9]_3 ,
    \doutb[9]_4 ,
    \doutb[9]_5 ,
    \doutb[9]_6 ,
    \doutb[9]_7 ,
    \doutb[8] ,
    \doutb[8]_0 ,
    \doutb[8]_1 ,
    \doutb[8]_2 ,
    \doutb[8]_3 ,
    \doutb[8]_4 ,
    \doutb[8]_5 ,
    \doutb[8]_6 ,
    \doutb[8]_7 ,
    \doutb[0] ,
    \doutb[0]_0 ,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3,
    pwropt_4);
  output [31:0]doutb;
  input [4:0]addrb;
  input clkb;
  input [17:0]p_38_out;
  input [0:0]DOPBDOP;
  input [0:0]\doutb[31] ;
  input [0:0]\doutb[31]_0 ;
  input [0:0]\doutb[31]_1 ;
  input [0:0]\doutb[31]_2 ;
  input [0:0]\doutb[31]_3 ;
  input [0:0]\doutb[31]_4 ;
  input [0:0]\doutb[31]_5 ;
  input [0:0]\doutb[31]_6 ;
  input [7:0]DOBDO;
  input [7:0]\doutb[30] ;
  input [7:0]\doutb[30]_0 ;
  input [7:0]\doutb[30]_1 ;
  input [7:0]\doutb[30]_2 ;
  input [7:0]\doutb[30]_3 ;
  input [7:0]\doutb[30]_4 ;
  input [7:0]\doutb[30]_5 ;
  input [7:0]\doutb[30]_6 ;
  input [0:0]\doutb[22] ;
  input [0:0]\doutb[22]_0 ;
  input [0:0]\doutb[22]_1 ;
  input [0:0]\doutb[22]_2 ;
  input [0:0]\doutb[22]_3 ;
  input [0:0]\doutb[22]_4 ;
  input [0:0]\doutb[22]_5 ;
  input [0:0]\doutb[22]_6 ;
  input [0:0]\doutb[22]_7 ;
  input [7:0]\doutb[21] ;
  input [7:0]\doutb[21]_0 ;
  input [7:0]\doutb[21]_1 ;
  input [7:0]\doutb[21]_2 ;
  input [7:0]\doutb[21]_3 ;
  input [7:0]\doutb[21]_4 ;
  input [7:0]\doutb[21]_5 ;
  input [7:0]\doutb[21]_6 ;
  input [7:0]\doutb[21]_7 ;
  input [3:0]\doutb[13] ;
  input [0:0]\doutb[13]_0 ;
  input [0:0]\doutb[12] ;
  input [0:0]\doutb[11] ;
  input [0:0]\doutb[10] ;
  input [8:0]p_98_out;
  input [0:0]\doutb[9] ;
  input [0:0]\doutb[9]_0 ;
  input [0:0]\doutb[9]_1 ;
  input [0:0]\doutb[9]_2 ;
  input [0:0]\doutb[9]_3 ;
  input [0:0]\doutb[9]_4 ;
  input [0:0]\doutb[9]_5 ;
  input [0:0]\doutb[9]_6 ;
  input [0:0]\doutb[9]_7 ;
  input [7:0]\doutb[8] ;
  input [7:0]\doutb[8]_0 ;
  input [7:0]\doutb[8]_1 ;
  input [7:0]\doutb[8]_2 ;
  input [7:0]\doutb[8]_3 ;
  input [7:0]\doutb[8]_4 ;
  input [7:0]\doutb[8]_5 ;
  input [7:0]\doutb[8]_6 ;
  input [7:0]\doutb[8]_7 ;
  input [0:0]\doutb[0] ;
  input [0:0]\doutb[0]_0 ;
  output pwropt;
  output pwropt_1;
  output pwropt_2;
  output pwropt_3;
  output pwropt_4;

  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire [4:0]addrb;
  wire clkb;
  wire [31:0]doutb;
  wire [0:0]\doutb[0] ;
  wire [0:0]\doutb[0]_0 ;
  wire [0:0]\doutb[10] ;
  wire [0:0]\doutb[11] ;
  wire [0:0]\doutb[12] ;
  wire [3:0]\doutb[13] ;
  wire [0:0]\doutb[13]_0 ;
  wire \doutb[14]_INST_0_i_1_n_0 ;
  wire \doutb[14]_INST_0_i_2_n_0 ;
  wire \doutb[14]_INST_0_i_3_n_0 ;
  wire \doutb[15]_INST_0_i_1_n_0 ;
  wire \doutb[15]_INST_0_i_2_n_0 ;
  wire \doutb[15]_INST_0_i_3_n_0 ;
  wire \doutb[16]_INST_0_i_1_n_0 ;
  wire \doutb[16]_INST_0_i_2_n_0 ;
  wire \doutb[16]_INST_0_i_3_n_0 ;
  wire \doutb[17]_INST_0_i_1_n_0 ;
  wire \doutb[17]_INST_0_i_2_n_0 ;
  wire \doutb[17]_INST_0_i_3_n_0 ;
  wire \doutb[18]_INST_0_i_1_n_0 ;
  wire \doutb[18]_INST_0_i_2_n_0 ;
  wire \doutb[18]_INST_0_i_3_n_0 ;
  wire \doutb[19]_INST_0_i_1_n_0 ;
  wire \doutb[19]_INST_0_i_2_n_0 ;
  wire \doutb[19]_INST_0_i_3_n_0 ;
  wire \doutb[1]_INST_0_i_1_n_0 ;
  wire \doutb[1]_INST_0_i_2_n_0 ;
  wire \doutb[1]_INST_0_i_3_n_0 ;
  wire \doutb[20]_INST_0_i_1_n_0 ;
  wire \doutb[20]_INST_0_i_2_n_0 ;
  wire \doutb[20]_INST_0_i_3_n_0 ;
  wire [7:0]\doutb[21] ;
  wire [7:0]\doutb[21]_0 ;
  wire [7:0]\doutb[21]_1 ;
  wire [7:0]\doutb[21]_2 ;
  wire [7:0]\doutb[21]_3 ;
  wire [7:0]\doutb[21]_4 ;
  wire [7:0]\doutb[21]_5 ;
  wire [7:0]\doutb[21]_6 ;
  wire [7:0]\doutb[21]_7 ;
  wire \doutb[21]_INST_0_i_1_n_0 ;
  wire \doutb[21]_INST_0_i_2_n_0 ;
  wire \doutb[21]_INST_0_i_3_n_0 ;
  wire [0:0]\doutb[22] ;
  wire [0:0]\doutb[22]_0 ;
  wire [0:0]\doutb[22]_1 ;
  wire [0:0]\doutb[22]_2 ;
  wire [0:0]\doutb[22]_3 ;
  wire [0:0]\doutb[22]_4 ;
  wire [0:0]\doutb[22]_5 ;
  wire [0:0]\doutb[22]_6 ;
  wire [0:0]\doutb[22]_7 ;
  wire \doutb[22]_INST_0_i_1_n_0 ;
  wire \doutb[22]_INST_0_i_2_n_0 ;
  wire \doutb[22]_INST_0_i_3_n_0 ;
  wire \doutb[23]_INST_0_i_1_n_0 ;
  wire \doutb[23]_INST_0_i_2_n_0 ;
  wire \doutb[23]_INST_0_i_3_n_0 ;
  wire \doutb[24]_INST_0_i_1_n_0 ;
  wire \doutb[24]_INST_0_i_2_n_0 ;
  wire \doutb[24]_INST_0_i_3_n_0 ;
  wire \doutb[25]_INST_0_i_1_n_0 ;
  wire \doutb[25]_INST_0_i_2_n_0 ;
  wire \doutb[25]_INST_0_i_3_n_0 ;
  wire \doutb[26]_INST_0_i_1_n_0 ;
  wire \doutb[26]_INST_0_i_2_n_0 ;
  wire \doutb[26]_INST_0_i_3_n_0 ;
  wire \doutb[27]_INST_0_i_1_n_0 ;
  wire \doutb[27]_INST_0_i_2_n_0 ;
  wire \doutb[27]_INST_0_i_3_n_0 ;
  wire \doutb[28]_INST_0_i_1_n_0 ;
  wire \doutb[28]_INST_0_i_2_n_0 ;
  wire \doutb[28]_INST_0_i_3_n_0 ;
  wire \doutb[29]_INST_0_i_1_n_0 ;
  wire \doutb[29]_INST_0_i_2_n_0 ;
  wire \doutb[29]_INST_0_i_3_n_0 ;
  wire \doutb[2]_INST_0_i_1_n_0 ;
  wire \doutb[2]_INST_0_i_2_n_0 ;
  wire \doutb[2]_INST_0_i_3_n_0 ;
  wire [7:0]\doutb[30] ;
  wire [7:0]\doutb[30]_0 ;
  wire [7:0]\doutb[30]_1 ;
  wire [7:0]\doutb[30]_2 ;
  wire [7:0]\doutb[30]_3 ;
  wire [7:0]\doutb[30]_4 ;
  wire [7:0]\doutb[30]_5 ;
  wire [7:0]\doutb[30]_6 ;
  wire \doutb[30]_INST_0_i_1_n_0 ;
  wire \doutb[30]_INST_0_i_2_n_0 ;
  wire \doutb[30]_INST_0_i_3_n_0 ;
  wire [0:0]\doutb[31] ;
  wire [0:0]\doutb[31]_0 ;
  wire [0:0]\doutb[31]_1 ;
  wire [0:0]\doutb[31]_2 ;
  wire [0:0]\doutb[31]_3 ;
  wire [0:0]\doutb[31]_4 ;
  wire [0:0]\doutb[31]_5 ;
  wire [0:0]\doutb[31]_6 ;
  wire \doutb[31]_INST_0_i_1_n_0 ;
  wire \doutb[31]_INST_0_i_2_n_0 ;
  wire \doutb[31]_INST_0_i_3_n_0 ;
  wire \doutb[3]_INST_0_i_1_n_0 ;
  wire \doutb[3]_INST_0_i_2_n_0 ;
  wire \doutb[3]_INST_0_i_3_n_0 ;
  wire \doutb[4]_INST_0_i_1_n_0 ;
  wire \doutb[4]_INST_0_i_2_n_0 ;
  wire \doutb[4]_INST_0_i_3_n_0 ;
  wire \doutb[5]_INST_0_i_1_n_0 ;
  wire \doutb[5]_INST_0_i_2_n_0 ;
  wire \doutb[5]_INST_0_i_3_n_0 ;
  wire \doutb[6]_INST_0_i_1_n_0 ;
  wire \doutb[6]_INST_0_i_2_n_0 ;
  wire \doutb[6]_INST_0_i_3_n_0 ;
  wire \doutb[7]_INST_0_i_1_n_0 ;
  wire \doutb[7]_INST_0_i_2_n_0 ;
  wire \doutb[7]_INST_0_i_3_n_0 ;
  wire [7:0]\doutb[8] ;
  wire [7:0]\doutb[8]_0 ;
  wire [7:0]\doutb[8]_1 ;
  wire [7:0]\doutb[8]_2 ;
  wire [7:0]\doutb[8]_3 ;
  wire [7:0]\doutb[8]_4 ;
  wire [7:0]\doutb[8]_5 ;
  wire [7:0]\doutb[8]_6 ;
  wire [7:0]\doutb[8]_7 ;
  wire \doutb[8]_INST_0_i_1_n_0 ;
  wire \doutb[8]_INST_0_i_2_n_0 ;
  wire \doutb[8]_INST_0_i_3_n_0 ;
  wire [0:0]\doutb[9] ;
  wire [0:0]\doutb[9]_0 ;
  wire [0:0]\doutb[9]_1 ;
  wire [0:0]\doutb[9]_2 ;
  wire [0:0]\doutb[9]_3 ;
  wire [0:0]\doutb[9]_4 ;
  wire [0:0]\doutb[9]_5 ;
  wire [0:0]\doutb[9]_6 ;
  wire [0:0]\doutb[9]_7 ;
  wire \doutb[9]_INST_0_i_1_n_0 ;
  wire \doutb[9]_INST_0_i_2_n_0 ;
  wire \doutb[9]_INST_0_i_3_n_0 ;
  wire [17:0]p_38_out;
  wire [8:0]p_98_out;
  wire [4:0]sel_pipe;
  wire [4:0]sel_pipe_d1;

  assign pwropt = sel_pipe[4];
  assign pwropt_1 = sel_pipe[1];
  assign pwropt_2 = sel_pipe[2];
  assign pwropt_3 = sel_pipe[3];
  assign pwropt_4 = sel_pipe[0];
  LUT4 #(
    .INIT(16'h2F20)) 
    \doutb[0]_INST_0 
       (.I0(\doutb[0] ),
        .I1(sel_pipe_d1[3]),
        .I2(sel_pipe_d1[4]),
        .I3(\doutb[0]_0 ),
        .O(doutb[0]));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \doutb[10]_INST_0 
       (.I0(sel_pipe_d1[2]),
        .I1(\doutb[13] [0]),
        .I2(sel_pipe_d1[3]),
        .I3(sel_pipe_d1[4]),
        .I4(\doutb[10] ),
        .O(doutb[10]));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \doutb[11]_INST_0 
       (.I0(sel_pipe_d1[2]),
        .I1(\doutb[13] [1]),
        .I2(sel_pipe_d1[3]),
        .I3(sel_pipe_d1[4]),
        .I4(\doutb[11] ),
        .O(doutb[11]));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \doutb[12]_INST_0 
       (.I0(sel_pipe_d1[2]),
        .I1(\doutb[13] [2]),
        .I2(sel_pipe_d1[3]),
        .I3(sel_pipe_d1[4]),
        .I4(\doutb[12] ),
        .O(doutb[12]));
  LUT5 #(
    .INIT(32'h04FF0400)) 
    \doutb[13]_INST_0 
       (.I0(sel_pipe_d1[2]),
        .I1(\doutb[13] [3]),
        .I2(sel_pipe_d1[3]),
        .I3(sel_pipe_d1[4]),
        .I4(\doutb[13]_0 ),
        .O(doutb[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \doutb[14]_INST_0 
       (.I0(\doutb[14]_INST_0_i_1_n_0 ),
        .I1(sel_pipe_d1[4]),
        .I2(\doutb[14]_INST_0_i_2_n_0 ),
        .I3(sel_pipe_d1[3]),
        .I4(\doutb[14]_INST_0_i_3_n_0 ),
        .O(doutb[14]));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \doutb[14]_INST_0_i_1 
       (.I0(sel_pipe_d1[2]),
        .I1(p_38_out[0]),
        .I2(sel_pipe_d1[0]),
        .I3(sel_pipe_d1[1]),
        .I4(\doutb[21] [0]),
        .I5(sel_pipe_d1[3]),
        .O(\doutb[14]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[14]_INST_0_i_2 
       (.I0(\doutb[21]_0 [0]),
        .I1(\doutb[21]_1 [0]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[21]_2 [0]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[21]_3 [0]),
        .O(\doutb[14]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[14]_INST_0_i_3 
       (.I0(\doutb[21]_4 [0]),
        .I1(\doutb[21]_5 [0]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[21]_6 [0]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[21]_7 [0]),
        .O(\doutb[14]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \doutb[15]_INST_0 
       (.I0(\doutb[15]_INST_0_i_1_n_0 ),
        .I1(sel_pipe_d1[4]),
        .I2(\doutb[15]_INST_0_i_2_n_0 ),
        .I3(sel_pipe_d1[3]),
        .I4(\doutb[15]_INST_0_i_3_n_0 ),
        .O(doutb[15]));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \doutb[15]_INST_0_i_1 
       (.I0(sel_pipe_d1[2]),
        .I1(p_38_out[1]),
        .I2(sel_pipe_d1[0]),
        .I3(sel_pipe_d1[1]),
        .I4(\doutb[21] [1]),
        .I5(sel_pipe_d1[3]),
        .O(\doutb[15]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[15]_INST_0_i_2 
       (.I0(\doutb[21]_0 [1]),
        .I1(\doutb[21]_1 [1]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[21]_2 [1]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[21]_3 [1]),
        .O(\doutb[15]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[15]_INST_0_i_3 
       (.I0(\doutb[21]_4 [1]),
        .I1(\doutb[21]_5 [1]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[21]_6 [1]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[21]_7 [1]),
        .O(\doutb[15]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \doutb[16]_INST_0 
       (.I0(\doutb[16]_INST_0_i_1_n_0 ),
        .I1(sel_pipe_d1[4]),
        .I2(\doutb[16]_INST_0_i_2_n_0 ),
        .I3(sel_pipe_d1[3]),
        .I4(\doutb[16]_INST_0_i_3_n_0 ),
        .O(doutb[16]));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \doutb[16]_INST_0_i_1 
       (.I0(sel_pipe_d1[2]),
        .I1(p_38_out[2]),
        .I2(sel_pipe_d1[0]),
        .I3(sel_pipe_d1[1]),
        .I4(\doutb[21] [2]),
        .I5(sel_pipe_d1[3]),
        .O(\doutb[16]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[16]_INST_0_i_2 
       (.I0(\doutb[21]_0 [2]),
        .I1(\doutb[21]_1 [2]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[21]_2 [2]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[21]_3 [2]),
        .O(\doutb[16]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[16]_INST_0_i_3 
       (.I0(\doutb[21]_4 [2]),
        .I1(\doutb[21]_5 [2]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[21]_6 [2]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[21]_7 [2]),
        .O(\doutb[16]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \doutb[17]_INST_0 
       (.I0(\doutb[17]_INST_0_i_1_n_0 ),
        .I1(sel_pipe_d1[4]),
        .I2(\doutb[17]_INST_0_i_2_n_0 ),
        .I3(sel_pipe_d1[3]),
        .I4(\doutb[17]_INST_0_i_3_n_0 ),
        .O(doutb[17]));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \doutb[17]_INST_0_i_1 
       (.I0(sel_pipe_d1[2]),
        .I1(p_38_out[3]),
        .I2(sel_pipe_d1[0]),
        .I3(sel_pipe_d1[1]),
        .I4(\doutb[21] [3]),
        .I5(sel_pipe_d1[3]),
        .O(\doutb[17]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[17]_INST_0_i_2 
       (.I0(\doutb[21]_0 [3]),
        .I1(\doutb[21]_1 [3]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[21]_2 [3]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[21]_3 [3]),
        .O(\doutb[17]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[17]_INST_0_i_3 
       (.I0(\doutb[21]_4 [3]),
        .I1(\doutb[21]_5 [3]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[21]_6 [3]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[21]_7 [3]),
        .O(\doutb[17]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \doutb[18]_INST_0 
       (.I0(\doutb[18]_INST_0_i_1_n_0 ),
        .I1(sel_pipe_d1[4]),
        .I2(\doutb[18]_INST_0_i_2_n_0 ),
        .I3(sel_pipe_d1[3]),
        .I4(\doutb[18]_INST_0_i_3_n_0 ),
        .O(doutb[18]));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \doutb[18]_INST_0_i_1 
       (.I0(sel_pipe_d1[2]),
        .I1(p_38_out[4]),
        .I2(sel_pipe_d1[0]),
        .I3(sel_pipe_d1[1]),
        .I4(\doutb[21] [4]),
        .I5(sel_pipe_d1[3]),
        .O(\doutb[18]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[18]_INST_0_i_2 
       (.I0(\doutb[21]_0 [4]),
        .I1(\doutb[21]_1 [4]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[21]_2 [4]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[21]_3 [4]),
        .O(\doutb[18]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[18]_INST_0_i_3 
       (.I0(\doutb[21]_4 [4]),
        .I1(\doutb[21]_5 [4]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[21]_6 [4]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[21]_7 [4]),
        .O(\doutb[18]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \doutb[19]_INST_0 
       (.I0(\doutb[19]_INST_0_i_1_n_0 ),
        .I1(sel_pipe_d1[4]),
        .I2(\doutb[19]_INST_0_i_2_n_0 ),
        .I3(sel_pipe_d1[3]),
        .I4(\doutb[19]_INST_0_i_3_n_0 ),
        .O(doutb[19]));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \doutb[19]_INST_0_i_1 
       (.I0(sel_pipe_d1[2]),
        .I1(p_38_out[5]),
        .I2(sel_pipe_d1[0]),
        .I3(sel_pipe_d1[1]),
        .I4(\doutb[21] [5]),
        .I5(sel_pipe_d1[3]),
        .O(\doutb[19]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[19]_INST_0_i_2 
       (.I0(\doutb[21]_0 [5]),
        .I1(\doutb[21]_1 [5]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[21]_2 [5]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[21]_3 [5]),
        .O(\doutb[19]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[19]_INST_0_i_3 
       (.I0(\doutb[21]_4 [5]),
        .I1(\doutb[21]_5 [5]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[21]_6 [5]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[21]_7 [5]),
        .O(\doutb[19]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \doutb[1]_INST_0 
       (.I0(\doutb[1]_INST_0_i_1_n_0 ),
        .I1(sel_pipe_d1[4]),
        .I2(\doutb[1]_INST_0_i_2_n_0 ),
        .I3(sel_pipe_d1[3]),
        .I4(\doutb[1]_INST_0_i_3_n_0 ),
        .O(doutb[1]));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \doutb[1]_INST_0_i_1 
       (.I0(sel_pipe_d1[2]),
        .I1(p_98_out[0]),
        .I2(sel_pipe_d1[0]),
        .I3(sel_pipe_d1[1]),
        .I4(\doutb[8] [0]),
        .I5(sel_pipe_d1[3]),
        .O(\doutb[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[1]_INST_0_i_2 
       (.I0(\doutb[8]_0 [0]),
        .I1(\doutb[8]_1 [0]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[8]_2 [0]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[8]_3 [0]),
        .O(\doutb[1]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[1]_INST_0_i_3 
       (.I0(\doutb[8]_4 [0]),
        .I1(\doutb[8]_5 [0]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[8]_6 [0]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[8]_7 [0]),
        .O(\doutb[1]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \doutb[20]_INST_0 
       (.I0(\doutb[20]_INST_0_i_1_n_0 ),
        .I1(sel_pipe_d1[4]),
        .I2(\doutb[20]_INST_0_i_2_n_0 ),
        .I3(sel_pipe_d1[3]),
        .I4(\doutb[20]_INST_0_i_3_n_0 ),
        .O(doutb[20]));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \doutb[20]_INST_0_i_1 
       (.I0(sel_pipe_d1[2]),
        .I1(p_38_out[6]),
        .I2(sel_pipe_d1[0]),
        .I3(sel_pipe_d1[1]),
        .I4(\doutb[21] [6]),
        .I5(sel_pipe_d1[3]),
        .O(\doutb[20]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[20]_INST_0_i_2 
       (.I0(\doutb[21]_0 [6]),
        .I1(\doutb[21]_1 [6]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[21]_2 [6]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[21]_3 [6]),
        .O(\doutb[20]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[20]_INST_0_i_3 
       (.I0(\doutb[21]_4 [6]),
        .I1(\doutb[21]_5 [6]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[21]_6 [6]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[21]_7 [6]),
        .O(\doutb[20]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \doutb[21]_INST_0 
       (.I0(\doutb[21]_INST_0_i_1_n_0 ),
        .I1(sel_pipe_d1[4]),
        .I2(\doutb[21]_INST_0_i_2_n_0 ),
        .I3(sel_pipe_d1[3]),
        .I4(\doutb[21]_INST_0_i_3_n_0 ),
        .O(doutb[21]));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \doutb[21]_INST_0_i_1 
       (.I0(sel_pipe_d1[2]),
        .I1(p_38_out[7]),
        .I2(sel_pipe_d1[0]),
        .I3(sel_pipe_d1[1]),
        .I4(\doutb[21] [7]),
        .I5(sel_pipe_d1[3]),
        .O(\doutb[21]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[21]_INST_0_i_2 
       (.I0(\doutb[21]_0 [7]),
        .I1(\doutb[21]_1 [7]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[21]_2 [7]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[21]_3 [7]),
        .O(\doutb[21]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[21]_INST_0_i_3 
       (.I0(\doutb[21]_4 [7]),
        .I1(\doutb[21]_5 [7]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[21]_6 [7]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[21]_7 [7]),
        .O(\doutb[21]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \doutb[22]_INST_0 
       (.I0(\doutb[22]_INST_0_i_1_n_0 ),
        .I1(sel_pipe_d1[4]),
        .I2(\doutb[22]_INST_0_i_2_n_0 ),
        .I3(sel_pipe_d1[3]),
        .I4(\doutb[22]_INST_0_i_3_n_0 ),
        .O(doutb[22]));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \doutb[22]_INST_0_i_1 
       (.I0(sel_pipe_d1[2]),
        .I1(p_38_out[8]),
        .I2(sel_pipe_d1[0]),
        .I3(sel_pipe_d1[1]),
        .I4(\doutb[22] ),
        .I5(sel_pipe_d1[3]),
        .O(\doutb[22]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[22]_INST_0_i_2 
       (.I0(\doutb[22]_0 ),
        .I1(\doutb[22]_1 ),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[22]_2 ),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[22]_3 ),
        .O(\doutb[22]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[22]_INST_0_i_3 
       (.I0(\doutb[22]_4 ),
        .I1(\doutb[22]_5 ),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[22]_6 ),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[22]_7 ),
        .O(\doutb[22]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \doutb[23]_INST_0 
       (.I0(\doutb[23]_INST_0_i_1_n_0 ),
        .I1(sel_pipe_d1[4]),
        .I2(\doutb[23]_INST_0_i_2_n_0 ),
        .I3(sel_pipe_d1[3]),
        .I4(\doutb[23]_INST_0_i_3_n_0 ),
        .O(doutb[23]));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \doutb[23]_INST_0_i_1 
       (.I0(sel_pipe_d1[2]),
        .I1(p_38_out[9]),
        .I2(sel_pipe_d1[0]),
        .I3(sel_pipe_d1[1]),
        .I4(DOBDO[0]),
        .I5(sel_pipe_d1[3]),
        .O(\doutb[23]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[23]_INST_0_i_2 
       (.I0(\doutb[30] [0]),
        .I1(\doutb[30]_0 [0]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[30]_1 [0]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[30]_2 [0]),
        .O(\doutb[23]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[23]_INST_0_i_3 
       (.I0(\doutb[30]_3 [0]),
        .I1(\doutb[30]_4 [0]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[30]_5 [0]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[30]_6 [0]),
        .O(\doutb[23]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \doutb[24]_INST_0 
       (.I0(\doutb[24]_INST_0_i_1_n_0 ),
        .I1(sel_pipe_d1[4]),
        .I2(\doutb[24]_INST_0_i_2_n_0 ),
        .I3(sel_pipe_d1[3]),
        .I4(\doutb[24]_INST_0_i_3_n_0 ),
        .O(doutb[24]));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \doutb[24]_INST_0_i_1 
       (.I0(sel_pipe_d1[2]),
        .I1(p_38_out[10]),
        .I2(sel_pipe_d1[0]),
        .I3(sel_pipe_d1[1]),
        .I4(DOBDO[1]),
        .I5(sel_pipe_d1[3]),
        .O(\doutb[24]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[24]_INST_0_i_2 
       (.I0(\doutb[30] [1]),
        .I1(\doutb[30]_0 [1]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[30]_1 [1]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[30]_2 [1]),
        .O(\doutb[24]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[24]_INST_0_i_3 
       (.I0(\doutb[30]_3 [1]),
        .I1(\doutb[30]_4 [1]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[30]_5 [1]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[30]_6 [1]),
        .O(\doutb[24]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \doutb[25]_INST_0 
       (.I0(\doutb[25]_INST_0_i_1_n_0 ),
        .I1(sel_pipe_d1[4]),
        .I2(\doutb[25]_INST_0_i_2_n_0 ),
        .I3(sel_pipe_d1[3]),
        .I4(\doutb[25]_INST_0_i_3_n_0 ),
        .O(doutb[25]));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \doutb[25]_INST_0_i_1 
       (.I0(sel_pipe_d1[2]),
        .I1(p_38_out[11]),
        .I2(sel_pipe_d1[0]),
        .I3(sel_pipe_d1[1]),
        .I4(DOBDO[2]),
        .I5(sel_pipe_d1[3]),
        .O(\doutb[25]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[25]_INST_0_i_2 
       (.I0(\doutb[30] [2]),
        .I1(\doutb[30]_0 [2]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[30]_1 [2]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[30]_2 [2]),
        .O(\doutb[25]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[25]_INST_0_i_3 
       (.I0(\doutb[30]_3 [2]),
        .I1(\doutb[30]_4 [2]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[30]_5 [2]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[30]_6 [2]),
        .O(\doutb[25]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \doutb[26]_INST_0 
       (.I0(\doutb[26]_INST_0_i_1_n_0 ),
        .I1(sel_pipe_d1[4]),
        .I2(\doutb[26]_INST_0_i_2_n_0 ),
        .I3(sel_pipe_d1[3]),
        .I4(\doutb[26]_INST_0_i_3_n_0 ),
        .O(doutb[26]));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \doutb[26]_INST_0_i_1 
       (.I0(sel_pipe_d1[2]),
        .I1(p_38_out[12]),
        .I2(sel_pipe_d1[0]),
        .I3(sel_pipe_d1[1]),
        .I4(DOBDO[3]),
        .I5(sel_pipe_d1[3]),
        .O(\doutb[26]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[26]_INST_0_i_2 
       (.I0(\doutb[30] [3]),
        .I1(\doutb[30]_0 [3]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[30]_1 [3]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[30]_2 [3]),
        .O(\doutb[26]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[26]_INST_0_i_3 
       (.I0(\doutb[30]_3 [3]),
        .I1(\doutb[30]_4 [3]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[30]_5 [3]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[30]_6 [3]),
        .O(\doutb[26]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \doutb[27]_INST_0 
       (.I0(\doutb[27]_INST_0_i_1_n_0 ),
        .I1(sel_pipe_d1[4]),
        .I2(\doutb[27]_INST_0_i_2_n_0 ),
        .I3(sel_pipe_d1[3]),
        .I4(\doutb[27]_INST_0_i_3_n_0 ),
        .O(doutb[27]));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \doutb[27]_INST_0_i_1 
       (.I0(sel_pipe_d1[2]),
        .I1(p_38_out[13]),
        .I2(sel_pipe_d1[0]),
        .I3(sel_pipe_d1[1]),
        .I4(DOBDO[4]),
        .I5(sel_pipe_d1[3]),
        .O(\doutb[27]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[27]_INST_0_i_2 
       (.I0(\doutb[30] [4]),
        .I1(\doutb[30]_0 [4]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[30]_1 [4]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[30]_2 [4]),
        .O(\doutb[27]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[27]_INST_0_i_3 
       (.I0(\doutb[30]_3 [4]),
        .I1(\doutb[30]_4 [4]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[30]_5 [4]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[30]_6 [4]),
        .O(\doutb[27]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \doutb[28]_INST_0 
       (.I0(\doutb[28]_INST_0_i_1_n_0 ),
        .I1(sel_pipe_d1[4]),
        .I2(\doutb[28]_INST_0_i_2_n_0 ),
        .I3(sel_pipe_d1[3]),
        .I4(\doutb[28]_INST_0_i_3_n_0 ),
        .O(doutb[28]));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \doutb[28]_INST_0_i_1 
       (.I0(sel_pipe_d1[2]),
        .I1(p_38_out[14]),
        .I2(sel_pipe_d1[0]),
        .I3(sel_pipe_d1[1]),
        .I4(DOBDO[5]),
        .I5(sel_pipe_d1[3]),
        .O(\doutb[28]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[28]_INST_0_i_2 
       (.I0(\doutb[30] [5]),
        .I1(\doutb[30]_0 [5]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[30]_1 [5]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[30]_2 [5]),
        .O(\doutb[28]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[28]_INST_0_i_3 
       (.I0(\doutb[30]_3 [5]),
        .I1(\doutb[30]_4 [5]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[30]_5 [5]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[30]_6 [5]),
        .O(\doutb[28]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \doutb[29]_INST_0 
       (.I0(\doutb[29]_INST_0_i_1_n_0 ),
        .I1(sel_pipe_d1[4]),
        .I2(\doutb[29]_INST_0_i_2_n_0 ),
        .I3(sel_pipe_d1[3]),
        .I4(\doutb[29]_INST_0_i_3_n_0 ),
        .O(doutb[29]));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \doutb[29]_INST_0_i_1 
       (.I0(sel_pipe_d1[2]),
        .I1(p_38_out[15]),
        .I2(sel_pipe_d1[0]),
        .I3(sel_pipe_d1[1]),
        .I4(DOBDO[6]),
        .I5(sel_pipe_d1[3]),
        .O(\doutb[29]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[29]_INST_0_i_2 
       (.I0(\doutb[30] [6]),
        .I1(\doutb[30]_0 [6]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[30]_1 [6]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[30]_2 [6]),
        .O(\doutb[29]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[29]_INST_0_i_3 
       (.I0(\doutb[30]_3 [6]),
        .I1(\doutb[30]_4 [6]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[30]_5 [6]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[30]_6 [6]),
        .O(\doutb[29]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \doutb[2]_INST_0 
       (.I0(\doutb[2]_INST_0_i_1_n_0 ),
        .I1(sel_pipe_d1[4]),
        .I2(\doutb[2]_INST_0_i_2_n_0 ),
        .I3(sel_pipe_d1[3]),
        .I4(\doutb[2]_INST_0_i_3_n_0 ),
        .O(doutb[2]));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \doutb[2]_INST_0_i_1 
       (.I0(sel_pipe_d1[2]),
        .I1(p_98_out[1]),
        .I2(sel_pipe_d1[0]),
        .I3(sel_pipe_d1[1]),
        .I4(\doutb[8] [1]),
        .I5(sel_pipe_d1[3]),
        .O(\doutb[2]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[2]_INST_0_i_2 
       (.I0(\doutb[8]_0 [1]),
        .I1(\doutb[8]_1 [1]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[8]_2 [1]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[8]_3 [1]),
        .O(\doutb[2]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[2]_INST_0_i_3 
       (.I0(\doutb[8]_4 [1]),
        .I1(\doutb[8]_5 [1]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[8]_6 [1]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[8]_7 [1]),
        .O(\doutb[2]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \doutb[30]_INST_0 
       (.I0(\doutb[30]_INST_0_i_1_n_0 ),
        .I1(sel_pipe_d1[4]),
        .I2(\doutb[30]_INST_0_i_2_n_0 ),
        .I3(sel_pipe_d1[3]),
        .I4(\doutb[30]_INST_0_i_3_n_0 ),
        .O(doutb[30]));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \doutb[30]_INST_0_i_1 
       (.I0(sel_pipe_d1[2]),
        .I1(p_38_out[16]),
        .I2(sel_pipe_d1[0]),
        .I3(sel_pipe_d1[1]),
        .I4(DOBDO[7]),
        .I5(sel_pipe_d1[3]),
        .O(\doutb[30]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[30]_INST_0_i_2 
       (.I0(\doutb[30] [7]),
        .I1(\doutb[30]_0 [7]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[30]_1 [7]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[30]_2 [7]),
        .O(\doutb[30]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[30]_INST_0_i_3 
       (.I0(\doutb[30]_3 [7]),
        .I1(\doutb[30]_4 [7]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[30]_5 [7]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[30]_6 [7]),
        .O(\doutb[30]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \doutb[31]_INST_0 
       (.I0(\doutb[31]_INST_0_i_1_n_0 ),
        .I1(sel_pipe_d1[4]),
        .I2(\doutb[31]_INST_0_i_2_n_0 ),
        .I3(sel_pipe_d1[3]),
        .I4(\doutb[31]_INST_0_i_3_n_0 ),
        .O(doutb[31]));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \doutb[31]_INST_0_i_1 
       (.I0(sel_pipe_d1[2]),
        .I1(p_38_out[17]),
        .I2(sel_pipe_d1[0]),
        .I3(sel_pipe_d1[1]),
        .I4(DOPBDOP),
        .I5(sel_pipe_d1[3]),
        .O(\doutb[31]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[31]_INST_0_i_2 
       (.I0(\doutb[31] ),
        .I1(\doutb[31]_0 ),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[31]_1 ),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[31]_2 ),
        .O(\doutb[31]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[31]_INST_0_i_3 
       (.I0(\doutb[31]_3 ),
        .I1(\doutb[31]_4 ),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[31]_5 ),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[31]_6 ),
        .O(\doutb[31]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \doutb[3]_INST_0 
       (.I0(\doutb[3]_INST_0_i_1_n_0 ),
        .I1(sel_pipe_d1[4]),
        .I2(\doutb[3]_INST_0_i_2_n_0 ),
        .I3(sel_pipe_d1[3]),
        .I4(\doutb[3]_INST_0_i_3_n_0 ),
        .O(doutb[3]));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \doutb[3]_INST_0_i_1 
       (.I0(sel_pipe_d1[2]),
        .I1(p_98_out[2]),
        .I2(sel_pipe_d1[0]),
        .I3(sel_pipe_d1[1]),
        .I4(\doutb[8] [2]),
        .I5(sel_pipe_d1[3]),
        .O(\doutb[3]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[3]_INST_0_i_2 
       (.I0(\doutb[8]_0 [2]),
        .I1(\doutb[8]_1 [2]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[8]_2 [2]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[8]_3 [2]),
        .O(\doutb[3]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[3]_INST_0_i_3 
       (.I0(\doutb[8]_4 [2]),
        .I1(\doutb[8]_5 [2]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[8]_6 [2]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[8]_7 [2]),
        .O(\doutb[3]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \doutb[4]_INST_0 
       (.I0(\doutb[4]_INST_0_i_1_n_0 ),
        .I1(sel_pipe_d1[4]),
        .I2(\doutb[4]_INST_0_i_2_n_0 ),
        .I3(sel_pipe_d1[3]),
        .I4(\doutb[4]_INST_0_i_3_n_0 ),
        .O(doutb[4]));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \doutb[4]_INST_0_i_1 
       (.I0(sel_pipe_d1[2]),
        .I1(p_98_out[3]),
        .I2(sel_pipe_d1[0]),
        .I3(sel_pipe_d1[1]),
        .I4(\doutb[8] [3]),
        .I5(sel_pipe_d1[3]),
        .O(\doutb[4]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[4]_INST_0_i_2 
       (.I0(\doutb[8]_0 [3]),
        .I1(\doutb[8]_1 [3]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[8]_2 [3]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[8]_3 [3]),
        .O(\doutb[4]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[4]_INST_0_i_3 
       (.I0(\doutb[8]_4 [3]),
        .I1(\doutb[8]_5 [3]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[8]_6 [3]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[8]_7 [3]),
        .O(\doutb[4]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \doutb[5]_INST_0 
       (.I0(\doutb[5]_INST_0_i_1_n_0 ),
        .I1(sel_pipe_d1[4]),
        .I2(\doutb[5]_INST_0_i_2_n_0 ),
        .I3(sel_pipe_d1[3]),
        .I4(\doutb[5]_INST_0_i_3_n_0 ),
        .O(doutb[5]));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \doutb[5]_INST_0_i_1 
       (.I0(sel_pipe_d1[2]),
        .I1(p_98_out[4]),
        .I2(sel_pipe_d1[0]),
        .I3(sel_pipe_d1[1]),
        .I4(\doutb[8] [4]),
        .I5(sel_pipe_d1[3]),
        .O(\doutb[5]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[5]_INST_0_i_2 
       (.I0(\doutb[8]_0 [4]),
        .I1(\doutb[8]_1 [4]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[8]_2 [4]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[8]_3 [4]),
        .O(\doutb[5]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[5]_INST_0_i_3 
       (.I0(\doutb[8]_4 [4]),
        .I1(\doutb[8]_5 [4]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[8]_6 [4]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[8]_7 [4]),
        .O(\doutb[5]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \doutb[6]_INST_0 
       (.I0(\doutb[6]_INST_0_i_1_n_0 ),
        .I1(sel_pipe_d1[4]),
        .I2(\doutb[6]_INST_0_i_2_n_0 ),
        .I3(sel_pipe_d1[3]),
        .I4(\doutb[6]_INST_0_i_3_n_0 ),
        .O(doutb[6]));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \doutb[6]_INST_0_i_1 
       (.I0(sel_pipe_d1[2]),
        .I1(p_98_out[5]),
        .I2(sel_pipe_d1[0]),
        .I3(sel_pipe_d1[1]),
        .I4(\doutb[8] [5]),
        .I5(sel_pipe_d1[3]),
        .O(\doutb[6]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[6]_INST_0_i_2 
       (.I0(\doutb[8]_0 [5]),
        .I1(\doutb[8]_1 [5]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[8]_2 [5]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[8]_3 [5]),
        .O(\doutb[6]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[6]_INST_0_i_3 
       (.I0(\doutb[8]_4 [5]),
        .I1(\doutb[8]_5 [5]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[8]_6 [5]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[8]_7 [5]),
        .O(\doutb[6]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \doutb[7]_INST_0 
       (.I0(\doutb[7]_INST_0_i_1_n_0 ),
        .I1(sel_pipe_d1[4]),
        .I2(\doutb[7]_INST_0_i_2_n_0 ),
        .I3(sel_pipe_d1[3]),
        .I4(\doutb[7]_INST_0_i_3_n_0 ),
        .O(doutb[7]));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \doutb[7]_INST_0_i_1 
       (.I0(sel_pipe_d1[2]),
        .I1(p_98_out[6]),
        .I2(sel_pipe_d1[0]),
        .I3(sel_pipe_d1[1]),
        .I4(\doutb[8] [6]),
        .I5(sel_pipe_d1[3]),
        .O(\doutb[7]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[7]_INST_0_i_2 
       (.I0(\doutb[8]_0 [6]),
        .I1(\doutb[8]_1 [6]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[8]_2 [6]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[8]_3 [6]),
        .O(\doutb[7]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[7]_INST_0_i_3 
       (.I0(\doutb[8]_4 [6]),
        .I1(\doutb[8]_5 [6]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[8]_6 [6]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[8]_7 [6]),
        .O(\doutb[7]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \doutb[8]_INST_0 
       (.I0(\doutb[8]_INST_0_i_1_n_0 ),
        .I1(sel_pipe_d1[4]),
        .I2(\doutb[8]_INST_0_i_2_n_0 ),
        .I3(sel_pipe_d1[3]),
        .I4(\doutb[8]_INST_0_i_3_n_0 ),
        .O(doutb[8]));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \doutb[8]_INST_0_i_1 
       (.I0(sel_pipe_d1[2]),
        .I1(p_98_out[7]),
        .I2(sel_pipe_d1[0]),
        .I3(sel_pipe_d1[1]),
        .I4(\doutb[8] [7]),
        .I5(sel_pipe_d1[3]),
        .O(\doutb[8]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[8]_INST_0_i_2 
       (.I0(\doutb[8]_0 [7]),
        .I1(\doutb[8]_1 [7]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[8]_2 [7]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[8]_3 [7]),
        .O(\doutb[8]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[8]_INST_0_i_3 
       (.I0(\doutb[8]_4 [7]),
        .I1(\doutb[8]_5 [7]),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[8]_6 [7]),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[8]_7 [7]),
        .O(\doutb[8]_INST_0_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \doutb[9]_INST_0 
       (.I0(\doutb[9]_INST_0_i_1_n_0 ),
        .I1(sel_pipe_d1[4]),
        .I2(\doutb[9]_INST_0_i_2_n_0 ),
        .I3(sel_pipe_d1[3]),
        .I4(\doutb[9]_INST_0_i_3_n_0 ),
        .O(doutb[9]));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    \doutb[9]_INST_0_i_1 
       (.I0(sel_pipe_d1[2]),
        .I1(p_98_out[8]),
        .I2(sel_pipe_d1[0]),
        .I3(sel_pipe_d1[1]),
        .I4(\doutb[9] ),
        .I5(sel_pipe_d1[3]),
        .O(\doutb[9]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[9]_INST_0_i_2 
       (.I0(\doutb[9]_0 ),
        .I1(\doutb[9]_1 ),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[9]_2 ),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[9]_3 ),
        .O(\doutb[9]_INST_0_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \doutb[9]_INST_0_i_3 
       (.I0(\doutb[9]_4 ),
        .I1(\doutb[9]_5 ),
        .I2(sel_pipe_d1[2]),
        .I3(\doutb[9]_6 ),
        .I4(sel_pipe_d1[1]),
        .I5(\doutb[9]_7 ),
        .O(\doutb[9]_INST_0_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0] 
       (.C(clkb),
        .CE(1'b1),
        .D(sel_pipe[0]),
        .Q(sel_pipe_d1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1] 
       (.C(clkb),
        .CE(1'b1),
        .D(sel_pipe[1]),
        .Q(sel_pipe_d1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2] 
       (.C(clkb),
        .CE(1'b1),
        .D(sel_pipe[2]),
        .Q(sel_pipe_d1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3] 
       (.C(clkb),
        .CE(1'b1),
        .D(sel_pipe[3]),
        .Q(sel_pipe_d1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4] 
       (.C(clkb),
        .CE(1'b1),
        .D(sel_pipe[4]),
        .Q(sel_pipe_d1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(clkb),
        .CE(1'b1),
        .D(addrb[0]),
        .Q(sel_pipe[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(clkb),
        .CE(1'b1),
        .D(addrb[1]),
        .Q(sel_pipe[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[2] 
       (.C(clkb),
        .CE(1'b1),
        .D(addrb[2]),
        .Q(sel_pipe[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[3] 
       (.C(clkb),
        .CE(1'b1),
        .D(addrb[3]),
        .Q(sel_pipe[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4] 
       (.C(clkb),
        .CE(1'b1),
        .D(addrb[4]),
        .Q(sel_pipe[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    addra,
    addrb,
    dina,
    pwropt);
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [14:0]addra;
  input [14:0]addrb;
  input [0:0]dina;
  input pwropt;

  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [14:0]addra;
  wire [14:0]addrb;
  wire clka;
  wire clkb;
  wire [0:0]dina;
  wire pwropt;

  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .pwropt(pwropt));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized0
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1);
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  input [13:0]addra;
  input [13:0]addrb;
  input [0:0]dina;
  input pwropt;
  input pwropt_1;

  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  wire [13:0]addra;
  wire [13:0]addrb;
  wire clka;
  wire clkb;
  wire [0:0]dina;
  wire pwropt;
  wire pwropt_1;

  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .pwropt(pwropt),
        .pwropt_1(pwropt_1));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized1
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;

  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized1 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .pwropt(pwropt),
        .pwropt_1(pwropt_1),
        .pwropt_2(pwropt_2),
        .pwropt_3(pwropt_3));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized10
   (p_98_out,
    clka,
    clkb,
    ena_array,
    enb_array,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [8:0]p_98_out;
  input clka;
  input clkb;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [10:0]addra;
  input [10:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [8:0]p_98_out;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;

  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized10 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .p_98_out(p_98_out),
        .pwropt(pwropt),
        .pwropt_1(pwropt_1),
        .pwropt_2(pwropt_2),
        .pwropt_3(pwropt_3));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized11
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    addra,
    addrb,
    dina,
    pwropt);
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [14:0]addra;
  input [14:0]addrb;
  input [0:0]dina;
  input pwropt;

  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [14:0]addra;
  wire [14:0]addrb;
  wire clka;
  wire clkb;
  wire [0:0]dina;
  wire pwropt;

  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized11 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .pwropt(pwropt));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized12
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    addra,
    addrb,
    dina,
    wea,
    pwropt,
    pwropt_1,
    pwropt_2);
  output [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [15:0]addra;
  input [12:0]addrb;
  input [3:0]dina;
  input [0:0]wea;
  input pwropt;
  input pwropt_1;
  input pwropt_2;

  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [15:0]addra;
  wire [12:0]addrb;
  wire clka;
  wire clkb;
  wire [3:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire [0:0]wea;

  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized12 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .pwropt(pwropt),
        .pwropt_1(pwropt_1),
        .pwropt_2(pwropt_2),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized13
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    addra,
    addrb,
    dina,
    pwropt);
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [14:0]addra;
  input [14:0]addrb;
  input [0:0]dina;
  input pwropt;

  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [14:0]addra;
  wire [14:0]addrb;
  wire clka;
  wire clkb;
  wire [0:0]dina;
  wire pwropt;

  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized13 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .pwropt(pwropt));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized14
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    addra,
    addrb,
    dina,
    pwropt);
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [14:0]addra;
  input [14:0]addrb;
  input [0:0]dina;
  input pwropt;

  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [14:0]addra;
  wire [14:0]addrb;
  wire clka;
  wire clkb;
  wire [0:0]dina;
  wire pwropt;

  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized14 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .pwropt(pwropt));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized15
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    addra,
    addrb,
    dina,
    pwropt);
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [14:0]addra;
  input [14:0]addrb;
  input [0:0]dina;
  input pwropt;

  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [14:0]addra;
  wire [14:0]addrb;
  wire clka;
  wire clkb;
  wire [0:0]dina;
  wire pwropt;

  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized15 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .pwropt(pwropt));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized16
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    addra_13_sp_1,
    addrb_13_sp_1,
    clka,
    clkb,
    addra,
    addrb,
    dina,
    wea,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output addra_13_sp_1;
  output addrb_13_sp_1;
  input clka;
  input clkb;
  input [15:0]addra;
  input [15:0]addrb;
  input [8:0]dina;
  input [0:0]wea;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [15:0]addra;
  wire addra_13_sn_1;
  wire [15:0]addrb;
  wire addrb_13_sn_1;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire [0:0]wea;

  assign addra_13_sp_1 = addra_13_sn_1;
  assign addrb_13_sp_1 = addrb_13_sn_1;
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized16 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .addra_13_sp_1(addra_13_sn_1),
        .addrb(addrb),
        .addrb_13_sp_1(addrb_13_sn_1),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .pwropt(pwropt),
        .pwropt_1(pwropt_1),
        .pwropt_2(pwropt_2),
        .pwropt_3(pwropt_3),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized17
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    wea_0_sp_1,
    addrb_12_sp_1,
    clka,
    clkb,
    addra,
    addrb,
    dina,
    wea,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output wea_0_sp_1;
  output addrb_12_sp_1;
  input clka;
  input clkb;
  input [15:0]addra;
  input [15:0]addrb;
  input [8:0]dina;
  input [0:0]wea;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire addrb_12_sn_1;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire [0:0]wea;
  wire wea_0_sn_1;

  assign addrb_12_sp_1 = addrb_12_sn_1;
  assign wea_0_sp_1 = wea_0_sn_1;
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized17 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .addrb(addrb),
        .addrb_12_sp_1(addrb_12_sn_1),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .pwropt(pwropt),
        .pwropt_1(pwropt_1),
        .pwropt_2(pwropt_2),
        .pwropt_3(pwropt_3),
        .wea(wea),
        .wea_0_sp_1(wea_0_sn_1));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized18
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    wea_0_sp_1,
    addrb_13_sp_1,
    clka,
    clkb,
    addra,
    addrb,
    dina,
    wea,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output wea_0_sp_1;
  output addrb_13_sp_1;
  input clka;
  input clkb;
  input [15:0]addra;
  input [15:0]addrb;
  input [8:0]dina;
  input [0:0]wea;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire addrb_13_sn_1;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire [0:0]wea;
  wire wea_0_sn_1;

  assign addrb_13_sp_1 = addrb_13_sn_1;
  assign wea_0_sp_1 = wea_0_sn_1;
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized18 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .addrb(addrb),
        .addrb_13_sp_1(addrb_13_sn_1),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .pwropt(pwropt),
        .pwropt_1(pwropt_1),
        .pwropt_2(pwropt_2),
        .pwropt_3(pwropt_3),
        .wea(wea),
        .wea_0_sp_1(wea_0_sn_1));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized19
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    addra_13_sp_1,
    addrb_12_sp_1,
    clka,
    clkb,
    addra,
    addrb,
    dina,
    wea,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output addra_13_sp_1;
  output addrb_12_sp_1;
  input clka;
  input clkb;
  input [15:0]addra;
  input [15:0]addrb;
  input [8:0]dina;
  input [0:0]wea;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [15:0]addra;
  wire addra_13_sn_1;
  wire [15:0]addrb;
  wire addrb_12_sn_1;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire [0:0]wea;

  assign addra_13_sp_1 = addra_13_sn_1;
  assign addrb_12_sp_1 = addrb_12_sn_1;
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized19 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .addra_13_sp_1(addra_13_sn_1),
        .addrb(addrb),
        .addrb_12_sp_1(addrb_12_sn_1),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .pwropt(pwropt),
        .pwropt_1(pwropt_1),
        .pwropt_2(pwropt_2),
        .pwropt_3(pwropt_3),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized2
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;

  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized2 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .pwropt(pwropt),
        .pwropt_1(pwropt_1),
        .pwropt_2(pwropt_2),
        .pwropt_3(pwropt_3));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized20
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    wea_0_sp_1,
    addrb_14_sp_1,
    clka,
    clkb,
    addra,
    addrb,
    dina,
    wea,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output wea_0_sp_1;
  output addrb_14_sp_1;
  input clka;
  input clkb;
  input [15:0]addra;
  input [15:0]addrb;
  input [8:0]dina;
  input [0:0]wea;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire addrb_14_sn_1;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire [0:0]wea;
  wire wea_0_sn_1;

  assign addrb_14_sp_1 = addrb_14_sn_1;
  assign wea_0_sp_1 = wea_0_sn_1;
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized20 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .addrb(addrb),
        .addrb_14_sp_1(addrb_14_sn_1),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .pwropt(pwropt),
        .pwropt_1(pwropt_1),
        .pwropt_2(pwropt_2),
        .pwropt_3(pwropt_3),
        .wea(wea),
        .wea_0_sp_1(wea_0_sn_1));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized21
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    addra_14_sp_1,
    addrb_12_sp_1,
    clka,
    clkb,
    addra,
    addrb,
    dina,
    wea,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output addra_14_sp_1;
  output addrb_12_sp_1;
  input clka;
  input clkb;
  input [15:0]addra;
  input [15:0]addrb;
  input [8:0]dina;
  input [0:0]wea;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [15:0]addra;
  wire addra_14_sn_1;
  wire [15:0]addrb;
  wire addrb_12_sn_1;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire [0:0]wea;

  assign addra_14_sp_1 = addra_14_sn_1;
  assign addrb_12_sp_1 = addrb_12_sn_1;
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized21 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .addra_14_sp_1(addra_14_sn_1),
        .addrb(addrb),
        .addrb_12_sp_1(addrb_12_sn_1),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .pwropt(pwropt),
        .pwropt_1(pwropt_1),
        .pwropt_2(pwropt_2),
        .pwropt_3(pwropt_3),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized22
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    addra_13_sp_1,
    addrb_13_sp_1,
    clka,
    clkb,
    addra,
    addrb,
    dina,
    wea,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output addra_13_sp_1;
  output addrb_13_sp_1;
  input clka;
  input clkb;
  input [15:0]addra;
  input [15:0]addrb;
  input [8:0]dina;
  input [0:0]wea;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [15:0]addra;
  wire addra_13_sn_1;
  wire [15:0]addrb;
  wire addrb_13_sn_1;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire [0:0]wea;

  assign addra_13_sp_1 = addra_13_sn_1;
  assign addrb_13_sp_1 = addrb_13_sn_1;
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized22 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .addra_13_sp_1(addra_13_sn_1),
        .addrb(addrb),
        .addrb_13_sp_1(addrb_13_sn_1),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .pwropt(pwropt),
        .pwropt_1(pwropt_1),
        .pwropt_2(pwropt_2),
        .pwropt_3(pwropt_3),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized23
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    addra_13_sp_1,
    addrb_12_sp_1,
    clka,
    clkb,
    addra,
    addrb,
    dina,
    wea,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output addra_13_sp_1;
  output addrb_12_sp_1;
  input clka;
  input clkb;
  input [15:0]addra;
  input [15:0]addrb;
  input [8:0]dina;
  input [0:0]wea;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [15:0]addra;
  wire addra_13_sn_1;
  wire [15:0]addrb;
  wire addrb_12_sn_1;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire [0:0]wea;

  assign addra_13_sp_1 = addra_13_sn_1;
  assign addrb_12_sp_1 = addrb_12_sn_1;
  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized23 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .addra_13_sp_1(addra_13_sn_1),
        .addrb(addrb),
        .addrb_12_sp_1(addrb_12_sn_1),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .pwropt(pwropt),
        .pwropt_1(pwropt_1),
        .pwropt_2(pwropt_2),
        .pwropt_3(pwropt_3),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized24
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clka,
    clkb,
    ram_ena,
    ram_enb,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input clkb;
  input ram_ena;
  input ram_enb;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire ram_ena;
  wire ram_enb;

  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized24 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .pwropt(pwropt),
        .pwropt_1(pwropt_1),
        .pwropt_2(pwropt_2),
        .pwropt_3(pwropt_3),
        .ram_ena(ram_ena),
        .ram_enb(ram_enb));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized25
   (p_38_out,
    clka,
    clkb,
    ena_array,
    enb_array,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [17:0]p_38_out;
  input clka;
  input clkb;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [10:0]addra;
  input [10:0]addrb;
  input [17:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [17:0]dina;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [17:0]p_38_out;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;

  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized25 \prim_noinit.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .p_38_out(p_38_out),
        .pwropt(pwropt),
        .pwropt_1(pwropt_1),
        .pwropt_2(pwropt_2),
        .pwropt_3(pwropt_3));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized26
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;

  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized26 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .pwropt(pwropt),
        .pwropt_1(pwropt_1),
        .pwropt_2(pwropt_2),
        .pwropt_3(pwropt_3));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized27
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;

  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized27 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .pwropt(pwropt),
        .pwropt_1(pwropt_1),
        .pwropt_2(pwropt_2),
        .pwropt_3(pwropt_3));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized28
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;

  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized28 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .pwropt(pwropt),
        .pwropt_1(pwropt_1),
        .pwropt_2(pwropt_2),
        .pwropt_3(pwropt_3));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized29
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;

  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized29 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .pwropt(pwropt),
        .pwropt_1(pwropt_1),
        .pwropt_2(pwropt_2),
        .pwropt_3(pwropt_3));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized3
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;

  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized3 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .pwropt(pwropt),
        .pwropt_1(pwropt_1),
        .pwropt_2(pwropt_2),
        .pwropt_3(pwropt_3));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized30
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;

  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized30 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .pwropt(pwropt),
        .pwropt_1(pwropt_1),
        .pwropt_2(pwropt_2),
        .pwropt_3(pwropt_3));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized31
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;

  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized31 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .pwropt(pwropt),
        .pwropt_1(pwropt_1),
        .pwropt_2(pwropt_2),
        .pwropt_3(pwropt_3));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized32
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;

  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized32 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .pwropt(pwropt),
        .pwropt_1(pwropt_1),
        .pwropt_2(pwropt_2),
        .pwropt_3(pwropt_3));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized33
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;

  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized33 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .pwropt(pwropt),
        .pwropt_1(pwropt_1),
        .pwropt_2(pwropt_2),
        .pwropt_3(pwropt_3));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized34
   (DOBDO,
    DOPBDOP,
    ram_ena,
    ram_enb,
    clka,
    clkb,
    addra,
    addrb,
    dina,
    wea,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  output ram_ena;
  output ram_enb;
  input clka;
  input clkb;
  input [15:0]addra;
  input [15:0]addrb;
  input [8:0]dina;
  input [0:0]wea;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire ram_ena;
  wire ram_enb;
  wire [0:0]wea;

  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized34 \prim_noinit.ram 
       (.DOBDO(DOBDO),
        .DOPBDOP(DOPBDOP),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .pwropt(pwropt),
        .pwropt_1(pwropt_1),
        .pwropt_2(pwropt_2),
        .pwropt_3(pwropt_3),
        .ram_ena(ram_ena),
        .ram_enb(ram_enb),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized4
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;

  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized4 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .pwropt(pwropt),
        .pwropt_1(pwropt_1),
        .pwropt_2(pwropt_2),
        .pwropt_3(pwropt_3));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized5
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;

  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized5 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .pwropt(pwropt),
        .pwropt_1(pwropt_1),
        .pwropt_2(pwropt_2),
        .pwropt_3(pwropt_3));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized6
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;

  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized6 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .pwropt(pwropt),
        .pwropt_1(pwropt_1),
        .pwropt_2(pwropt_2),
        .pwropt_3(pwropt_3));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized7
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;

  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized7 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .pwropt(pwropt),
        .pwropt_1(pwropt_1),
        .pwropt_2(pwropt_2),
        .pwropt_3(pwropt_3));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized8
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;

  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized8 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .pwropt(pwropt),
        .pwropt_1(pwropt_1),
        .pwropt_2(pwropt_2),
        .pwropt_3(pwropt_3));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized9
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clka,
    clkb,
    ram_ena,
    ram_enb,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input clkb;
  input ram_ena;
  input ram_enb;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire ram_ena;
  wire ram_enb;

  design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized9 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .pwropt(pwropt),
        .pwropt_1(pwropt_1),
        .pwropt_2(pwropt_2),
        .pwropt_3(pwropt_3),
        .ram_ena(ram_ena),
        .ram_enb(ram_enb));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    addra,
    addrb,
    dina,
    pwropt);
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [14:0]addra;
  input [14:0]addrb;
  input [0:0]dina;
  input pwropt;

  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_37 ;
  wire [14:0]addra;
  wire [14:0]addrb;
  wire clka;
  wire clkb;
  wire [0:0]dina;
  wire pwropt;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b1),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra}),
        .ADDRBWRADDR({1'b1,addrb}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .ENBWREN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_37 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT1 #(
    .INIT(2'h1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_37 
       (.I0(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_37 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized0
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2 ,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1);
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2 ;
  input [13:0]addra;
  input [13:0]addrb;
  input [0:0]dina;
  input pwropt;
  input pwropt_1;

  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_sig_72 ;
  wire [13:0]addra;
  wire [13:0]addrb;
  wire clka;
  wire clkb;
  wire [0:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR(addrb),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ),
        .ENBWREN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2 ),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_sig_72 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_gate_107 
       (.I0(pwropt_1),
        .I1(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_sig_72 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized1
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_47 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .ENBWREN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_47 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0001)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_57 
       (.I0(pwropt_3),
        .I1(pwropt_2),
        .I2(pwropt_1),
        .I3(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_47 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized10
   (p_98_out,
    clka,
    clkb,
    ena_array,
    enb_array,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [8:0]p_98_out;
  input clka;
  input clkb;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [10:0]addra;
  input [10:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_sig_69 ;
  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [8:0]p_98_out;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:8],p_98_out[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1],p_98_out[8]}),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_sig_69 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0002)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_gate_101 
       (.I0(pwropt_3),
        .I1(pwropt_2),
        .I2(pwropt_1),
        .I3(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_REGCEB_cooolgate_en_sig_69 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized11
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    addra,
    addrb,
    dina,
    pwropt);
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [14:0]addra;
  input [14:0]addrb;
  input [0:0]dina;
  input pwropt;

  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_38 ;
  wire [14:0]addra;
  wire [14:0]addrb;
  wire clka;
  wire clkb;
  wire [0:0]dina;
  wire pwropt;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b1),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra}),
        .ADDRBWRADDR({1'b1,addrb}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .ENBWREN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_38 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT1 #(
    .INIT(2'h1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_39 
       (.I0(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_38 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized12
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    addra,
    addrb,
    dina,
    wea,
    pwropt,
    pwropt_1,
    pwropt_2);
  output [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [15:0]addra;
  input [12:0]addrb;
  input [3:0]dina;
  input [0:0]wea;
  input pwropt;
  input pwropt_1;
  input pwropt_2;

  wire [3:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_71 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7_n_0 ;
  wire [15:0]addra;
  wire [12:0]addrb;
  wire clka;
  wire clkb;
  wire [3:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[12:0],1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:4],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7_n_0 ),
        .ENBWREN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_71 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h02)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_105 
       (.I0(pwropt_2),
        .I1(pwropt_1),
        .I2(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_71 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(addra[15]),
        .I3(wea),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7_n_0 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized13
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    addra,
    addrb,
    dina,
    pwropt);
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [14:0]addra;
  input [14:0]addrb;
  input [0:0]dina;
  input pwropt;

  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_39 ;
  wire [14:0]addra;
  wire [14:0]addrb;
  wire clka;
  wire clkb;
  wire [0:0]dina;
  wire pwropt;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b1),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra}),
        .ADDRBWRADDR({1'b1,addrb}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .ENBWREN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_39 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT1 #(
    .INIT(2'h1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_41 
       (.I0(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_39 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized14
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    addra,
    addrb,
    dina,
    pwropt);
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [14:0]addra;
  input [14:0]addrb;
  input [0:0]dina;
  input pwropt;

  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_40 ;
  wire [14:0]addra;
  wire [14:0]addrb;
  wire clka;
  wire clkb;
  wire [0:0]dina;
  wire pwropt;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b1),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra}),
        .ADDRBWRADDR({1'b1,addrb}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .ENBWREN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_40 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT1 #(
    .INIT(2'h1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_43 
       (.I0(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_40 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized15
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    addra,
    addrb,
    dina,
    pwropt);
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [14:0]addra;
  input [14:0]addrb;
  input [0:0]dina;
  input pwropt;

  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_41 ;
  wire [14:0]addra;
  wire [14:0]addrb;
  wire clka;
  wire clkb;
  wire [0:0]dina;
  wire pwropt;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b1),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra}),
        .ADDRBWRADDR({1'b1,addrb}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .ENBWREN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_41 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT1 #(
    .INIT(2'h1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_45 
       (.I0(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_41 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized16
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    addra_13_sp_1,
    addrb_13_sp_1,
    clka,
    clkb,
    addra,
    addrb,
    dina,
    wea,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  output addra_13_sp_1;
  output addrb_13_sp_1;
  input clka;
  input clkb;
  input [15:0]addra;
  input [15:0]addrb;
  input [8:0]dina;
  input [0:0]wea;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_45 ;
  wire [15:0]addra;
  wire addra_13_sn_1;
  wire [15:0]addrb;
  wire addrb_13_sn_1;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  assign addra_13_sp_1 = addra_13_sn_1;
  assign addrb_13_sp_1 = addrb_13_sn_1;
  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(addra_13_sn_1),
        .ENBWREN(addrb_13_sn_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_45 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0001)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_53 
       (.I0(pwropt_3),
        .I1(pwropt_2),
        .I2(pwropt_1),
        .I3(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_45 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(wea),
        .I3(addra[15]),
        .I4(addra[12]),
        .O(addra_13_sn_1));
  LUT4 #(
    .INIT(16'h0001)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2 
       (.I0(addrb[13]),
        .I1(addrb[12]),
        .I2(addrb[15]),
        .I3(addrb[14]),
        .O(addrb_13_sn_1));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized17
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    wea_0_sp_1,
    addrb_12_sp_1,
    clka,
    clkb,
    addra,
    addrb,
    dina,
    wea,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  output wea_0_sp_1;
  output addrb_12_sp_1;
  input clka;
  input clkb;
  input [15:0]addra;
  input [15:0]addrb;
  input [8:0]dina;
  input [0:0]wea;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_48 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire addrb_12_sn_1;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire [0:0]wea;
  wire wea_0_sn_1;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  assign addrb_12_sp_1 = addrb_12_sn_1;
  assign wea_0_sp_1 = wea_0_sn_1;
  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea_0_sn_1),
        .ENBWREN(addrb_12_sn_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_48 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0100)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_59 
       (.I0(pwropt_3),
        .I1(pwropt_2),
        .I2(pwropt_1),
        .I3(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_48 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(wea),
        .I1(addra[14]),
        .I2(addra[12]),
        .I3(addra[15]),
        .I4(addra[13]),
        .O(wea_0_sn_1));
  LUT4 #(
    .INIT(16'h0002)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0 
       (.I0(addrb[12]),
        .I1(addrb[13]),
        .I2(addrb[15]),
        .I3(addrb[14]),
        .O(addrb_12_sn_1));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized18
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    wea_0_sp_1,
    addrb_13_sp_1,
    clka,
    clkb,
    addra,
    addrb,
    dina,
    wea,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  output wea_0_sp_1;
  output addrb_13_sp_1;
  input clka;
  input clkb;
  input [15:0]addra;
  input [15:0]addrb;
  input [8:0]dina;
  input [0:0]wea;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_51 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire addrb_13_sn_1;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire [0:0]wea;
  wire wea_0_sn_1;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  assign addrb_13_sp_1 = addrb_13_sn_1;
  assign wea_0_sp_1 = wea_0_sn_1;
  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea_0_sn_1),
        .ENBWREN(addrb_13_sn_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_51 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0010)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_65 
       (.I0(pwropt_3),
        .I1(pwropt_2),
        .I2(pwropt_1),
        .I3(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_51 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1 
       (.I0(wea),
        .I1(addra[14]),
        .I2(addra[13]),
        .I3(addra[15]),
        .I4(addra[12]),
        .O(wea_0_sn_1));
  LUT4 #(
    .INIT(16'h0002)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1 
       (.I0(addrb[13]),
        .I1(addrb[12]),
        .I2(addrb[15]),
        .I3(addrb[14]),
        .O(addrb_13_sn_1));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized19
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    addra_13_sp_1,
    addrb_12_sp_1,
    clka,
    clkb,
    addra,
    addrb,
    dina,
    wea,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  output addra_13_sp_1;
  output addrb_12_sp_1;
  input clka;
  input clkb;
  input [15:0]addra;
  input [15:0]addrb;
  input [8:0]dina;
  input [0:0]wea;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_54 ;
  wire [15:0]addra;
  wire addra_13_sn_1;
  wire [15:0]addrb;
  wire addrb_12_sn_1;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  assign addra_13_sp_1 = addra_13_sn_1;
  assign addrb_12_sp_1 = addrb_12_sn_1;
  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(addra_13_sn_1),
        .ENBWREN(addrb_12_sn_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_54 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h1000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_71 
       (.I0(pwropt_3),
        .I1(pwropt_2),
        .I2(pwropt_1),
        .I3(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_54 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2 
       (.I0(addra[13]),
        .I1(wea),
        .I2(addra[12]),
        .I3(addra[15]),
        .I4(addra[14]),
        .O(addra_13_sn_1));
  LUT4 #(
    .INIT(16'h0008)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2 
       (.I0(addrb[12]),
        .I1(addrb[13]),
        .I2(addrb[15]),
        .I3(addrb[14]),
        .O(addrb_12_sn_1));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized2
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_50 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .ENBWREN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_50 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0100)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_63 
       (.I0(pwropt_3),
        .I1(pwropt_2),
        .I2(pwropt_1),
        .I3(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_50 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized20
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    wea_0_sp_1,
    addrb_14_sp_1,
    clka,
    clkb,
    addra,
    addrb,
    dina,
    wea,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  output wea_0_sp_1;
  output addrb_14_sp_1;
  input clka;
  input clkb;
  input [15:0]addra;
  input [15:0]addrb;
  input [8:0]dina;
  input [0:0]wea;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_57 ;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire addrb_14_sn_1;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire [0:0]wea;
  wire wea_0_sn_1;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  assign addrb_14_sp_1 = addrb_14_sn_1;
  assign wea_0_sp_1 = wea_0_sn_1;
  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(wea_0_sn_1),
        .ENBWREN(addrb_14_sn_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_57 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0004)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_77 
       (.I0(pwropt_3),
        .I1(pwropt_2),
        .I2(pwropt_1),
        .I3(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_57 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3 
       (.I0(wea),
        .I1(addra[12]),
        .I2(addra[14]),
        .I3(addra[15]),
        .I4(addra[13]),
        .O(wea_0_sn_1));
  LUT4 #(
    .INIT(16'h0002)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3 
       (.I0(addrb[14]),
        .I1(addrb[12]),
        .I2(addrb[13]),
        .I3(addrb[15]),
        .O(addrb_14_sn_1));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized21
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    addra_14_sp_1,
    addrb_12_sp_1,
    clka,
    clkb,
    addra,
    addrb,
    dina,
    wea,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  output addra_14_sp_1;
  output addrb_12_sp_1;
  input clka;
  input clkb;
  input [15:0]addra;
  input [15:0]addrb;
  input [8:0]dina;
  input [0:0]wea;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_60 ;
  wire [15:0]addra;
  wire addra_14_sn_1;
  wire [15:0]addrb;
  wire addrb_12_sn_1;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  assign addra_14_sp_1 = addra_14_sn_1;
  assign addrb_12_sp_1 = addrb_12_sn_1;
  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(addra_14_sn_1),
        .ENBWREN(addrb_12_sn_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_60 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0400)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_83 
       (.I0(pwropt_3),
        .I1(pwropt_2),
        .I2(pwropt_1),
        .I3(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_60 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4 
       (.I0(addra[14]),
        .I1(wea),
        .I2(addra[12]),
        .I3(addra[15]),
        .I4(addra[13]),
        .O(addra_14_sn_1));
  LUT4 #(
    .INIT(16'h0008)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4 
       (.I0(addrb[12]),
        .I1(addrb[14]),
        .I2(addrb[13]),
        .I3(addrb[15]),
        .O(addrb_12_sn_1));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized22
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    addra_13_sp_1,
    addrb_13_sp_1,
    clka,
    clkb,
    addra,
    addrb,
    dina,
    wea,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  output addra_13_sp_1;
  output addrb_13_sp_1;
  input clka;
  input clkb;
  input [15:0]addra;
  input [15:0]addrb;
  input [8:0]dina;
  input [0:0]wea;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_63 ;
  wire [15:0]addra;
  wire addra_13_sn_1;
  wire [15:0]addrb;
  wire addrb_13_sn_1;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  assign addra_13_sp_1 = addra_13_sn_1;
  assign addrb_13_sp_1 = addrb_13_sn_1;
  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(addra_13_sn_1),
        .ENBWREN(addrb_13_sn_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_63 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_89 
       (.I0(pwropt_3),
        .I1(pwropt_2),
        .I2(pwropt_1),
        .I3(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_63 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5 
       (.I0(addra[13]),
        .I1(wea),
        .I2(addra[14]),
        .I3(addra[15]),
        .I4(addra[12]),
        .O(addra_13_sn_1));
  LUT4 #(
    .INIT(16'h0008)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5 
       (.I0(addrb[13]),
        .I1(addrb[14]),
        .I2(addrb[12]),
        .I3(addrb[15]),
        .O(addrb_13_sn_1));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized23
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    addra_13_sp_1,
    addrb_12_sp_1,
    clka,
    clkb,
    addra,
    addrb,
    dina,
    wea,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  output addra_13_sp_1;
  output addrb_12_sp_1;
  input clka;
  input clkb;
  input [15:0]addra;
  input [15:0]addrb;
  input [8:0]dina;
  input [0:0]wea;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_66 ;
  wire [15:0]addra;
  wire addra_13_sn_1;
  wire [15:0]addrb;
  wire addrb_12_sn_1;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  assign addra_13_sp_1 = addra_13_sn_1;
  assign addrb_12_sp_1 = addrb_12_sn_1;
  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(addra_13_sn_1),
        .ENBWREN(addrb_12_sn_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_66 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h4000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_95 
       (.I0(pwropt_3),
        .I1(pwropt_2),
        .I2(pwropt_1),
        .I3(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_66 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6 
       (.I0(addra[13]),
        .I1(addra[14]),
        .I2(addra[12]),
        .I3(addra[15]),
        .I4(wea),
        .O(addra_13_sn_1));
  LUT4 #(
    .INIT(16'h0080)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6 
       (.I0(addrb[12]),
        .I1(addrb[13]),
        .I2(addrb[14]),
        .I3(addrb[15]),
        .O(addrb_12_sn_1));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized24
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clka,
    clkb,
    ram_ena,
    ram_enb,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input clkb;
  input ram_ena;
  input ram_enb;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_43 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire ram_ena;
  wire ram_enb;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ram_ena),
        .ENBWREN(ram_enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_43 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0002)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_49 
       (.I0(pwropt_3),
        .I1(pwropt_2),
        .I2(pwropt_1),
        .I3(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_43 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized25
   (p_38_out,
    clka,
    clkb,
    ena_array,
    enb_array,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [17:0]p_38_out;
  input clka;
  input clkb;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [10:0]addra;
  input [10:0]addrb;
  input [17:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_70 ;
  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [17:0]dina;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire [17:0]p_38_out;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:16]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[16:9],dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,dina[17],dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:16],p_38_out[16:9],p_38_out[7:0]}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:2],p_38_out[17],p_38_out[8]}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_70 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0002)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_103 
       (.I0(pwropt_3),
        .I1(pwropt_2),
        .I2(pwropt_1),
        .I3(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_70 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized26
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_46 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .ENBWREN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_46 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0001)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_55 
       (.I0(pwropt_3),
        .I1(pwropt_2),
        .I2(pwropt_1),
        .I3(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_46 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized27
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_49 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .ENBWREN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_49 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0100)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_61 
       (.I0(pwropt_3),
        .I1(pwropt_2),
        .I2(pwropt_1),
        .I3(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_49 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized28
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_52 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .ENBWREN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_52 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0010)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_67 
       (.I0(pwropt_3),
        .I1(pwropt_2),
        .I2(pwropt_1),
        .I3(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_52 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized29
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_55 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .ENBWREN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_55 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h1000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_73 
       (.I0(pwropt_3),
        .I1(pwropt_2),
        .I2(pwropt_1),
        .I3(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_55 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized3
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_53 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .ENBWREN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_53 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0010)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_69 
       (.I0(pwropt_3),
        .I1(pwropt_2),
        .I2(pwropt_1),
        .I3(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_53 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized30
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_58 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .ENBWREN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_58 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0004)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_79 
       (.I0(pwropt_3),
        .I1(pwropt_2),
        .I2(pwropt_1),
        .I3(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_58 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized31
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_61 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .ENBWREN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_61 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0400)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_85 
       (.I0(pwropt_3),
        .I1(pwropt_2),
        .I2(pwropt_1),
        .I3(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_61 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized32
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_64 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .ENBWREN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_64 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_91 
       (.I0(pwropt_3),
        .I1(pwropt_2),
        .I2(pwropt_1),
        .I3(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_64 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized33
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_67 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .ENBWREN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_67 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h4000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_97 
       (.I0(pwropt_3),
        .I1(pwropt_2),
        .I2(pwropt_1),
        .I3(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_67 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized34
   (DOBDO,
    DOPBDOP,
    ram_ena,
    ram_enb,
    clka,
    clkb,
    addra,
    addrb,
    dina,
    wea,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  output ram_ena;
  output ram_enb;
  input clka;
  input clkb;
  input [15:0]addra;
  input [15:0]addrb;
  input [8:0]dina;
  input [0:0]wea;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_44 ;
  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire ram_ena;
  wire ram_enb;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb[11:0],1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],DOBDO}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],DOPBDOP}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ram_ena),
        .ENBWREN(ram_enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_44 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0002)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_51 
       (.I0(pwropt_3),
        .I1(pwropt_2),
        .I2(pwropt_1),
        .I3(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_44 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8 
       (.I0(addra[15]),
        .I1(addra[14]),
        .I2(wea),
        .I3(addra[13]),
        .I4(addra[12]),
        .O(ram_ena));
  LUT4 #(
    .INIT(16'h0002)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7 
       (.I0(addrb[15]),
        .I1(addrb[12]),
        .I2(addrb[13]),
        .I3(addrb[14]),
        .O(ram_enb));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized4
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_56 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .ENBWREN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_56 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h1000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_75 
       (.I0(pwropt_3),
        .I1(pwropt_2),
        .I2(pwropt_1),
        .I3(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_56 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized5
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_59 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .ENBWREN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_59 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0004)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_81 
       (.I0(pwropt_3),
        .I1(pwropt_2),
        .I2(pwropt_1),
        .I3(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_59 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized6
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_62 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .ENBWREN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_62 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0400)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_87 
       (.I0(pwropt_3),
        .I1(pwropt_2),
        .I2(pwropt_1),
        .I3(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_62 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized7
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_65 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .ENBWREN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_65 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0040)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_93 
       (.I0(pwropt_3),
        .I1(pwropt_2),
        .I2(pwropt_1),
        .I3(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_65 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized8
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clka,
    clkb,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input clkb;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_68 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .ENBWREN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_68 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h4000)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_99 
       (.I0(pwropt_3),
        .I1(pwropt_2),
        .I2(pwropt_1),
        .I3(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_68 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper__parameterized9
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clka,
    clkb,
    ram_ena,
    ram_enb,
    addra,
    addrb,
    dina,
    pwropt,
    pwropt_1,
    pwropt_2,
    pwropt_3);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input clkb;
  input ram_ena;
  input ram_enb;
  input [11:0]addra;
  input [11:0]addrb;
  input [8:0]dina;
  input pwropt;
  input pwropt_1;
  input pwropt_2;
  input pwropt_3;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_42 ;
  wire [11:0]addra;
  wire [11:0]addrb;
  wire clka;
  wire clkb;
  wire [8:0]dina;
  wire pwropt;
  wire pwropt_1;
  wire pwropt_2;
  wire pwropt_3;
  wire ram_ena;
  wire ram_enb;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "REGCEB=NEW:REGCEAREGCE=AUG" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addrb,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ram_ena),
        .ENBWREN(ram_enb),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_42 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0002)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_47 
       (.I0(pwropt_3),
        .I1(pwropt_2),
        .I2(pwropt_1),
        .I3(pwropt),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_42 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_top
   (doutb,
    clka,
    clkb,
    addra,
    addrb,
    dina,
    wea);
  output [31:0]doutb;
  input clka;
  input clkb;
  input [15:0]addra;
  input [15:0]addrb;
  input [31:0]dina;
  input [0:0]wea;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [31:0]doutb;
  wire [0:0]wea;

  design_1_blk_mem_gen_0_1_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .doutb(doutb),
        .wea(wea));
endmodule

(* C_ADDRA_WIDTH = "16" *) (* C_ADDRB_WIDTH = "16" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "2" *) 
(* C_COUNT_36K_BRAM = "34" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     32.814778 mW" *) 
(* C_FAMILY = "artix7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "1" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "NONE" *) 
(* C_INIT_FILE_NAME = "no_coe_file_loaded" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "0" *) 
(* C_MEM_TYPE = "1" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "38400" *) (* C_READ_DEPTH_B = "38400" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "32" *) (* C_READ_WIDTH_B = "32" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "38400" *) 
(* C_WRITE_DEPTH_B = "38400" *) (* C_WRITE_MODE_A = "NO_CHANGE" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "32" *) (* C_WRITE_WIDTH_B = "32" *) (* C_XDEVICEFAMILY = "artix7" *) 
(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2" *) (* downgradeipidentifiedwarnings = "yes" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_v8_4_2
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [15:0]addra;
  input [31:0]dina;
  output [31:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [15:0]addrb;
  input [31:0]dinb;
  output [31:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [15:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [15:0]s_axi_rdaddrecc;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [31:0]doutb;
  wire [0:0]wea;

  design_1_blk_mem_gen_0_1_blk_mem_gen_v8_4_2_synth inst_blk_mem_gen
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .doutb(doutb),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_2_synth" *) 
module design_1_blk_mem_gen_0_1_blk_mem_gen_v8_4_2_synth
   (doutb,
    clka,
    clkb,
    addra,
    addrb,
    dina,
    wea);
  output [31:0]doutb;
  input clka;
  input clkb;
  input [15:0]addra;
  input [15:0]addrb;
  input [31:0]dina;
  input [0:0]wea;

  wire [15:0]addra;
  wire [15:0]addrb;
  wire clka;
  wire clkb;
  wire [31:0]dina;
  wire [31:0]doutb;
  wire [0:0]wea;

  design_1_blk_mem_gen_0_1_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dina(dina),
        .doutb(doutb),
        .wea(wea));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
