
../repos/coreutils/src/ptx:     file format elf32-littlearm


Disassembly of section .init:

00011230 <.init>:
   11230:	push	{r3, lr}
   11234:	bl	11688 <ftello64@plt+0x48>
   11238:	pop	{r3, pc}

Disassembly of section .plt:

0001123c <pthread_mutex_unlock@plt-0x14>:
   1123c:	push	{lr}		; (str lr, [sp, #-4]!)
   11240:	ldr	lr, [pc, #4]	; 1124c <pthread_mutex_unlock@plt-0x4>
   11244:	add	lr, pc, lr
   11248:	ldr	pc, [lr, #8]!
   1124c:			; <UNDEFINED> instruction: 0x0002adb4

00011250 <pthread_mutex_unlock@plt>:
   11250:	add	ip, pc, #0, 12
   11254:	add	ip, ip, #172032	; 0x2a000
   11258:	ldr	pc, [ip, #3508]!	; 0xdb4

0001125c <calloc@plt>:
   1125c:	add	ip, pc, #0, 12
   11260:	add	ip, ip, #172032	; 0x2a000
   11264:	ldr	pc, [ip, #3500]!	; 0xdac

00011268 <fputs_unlocked@plt>:
   11268:	add	ip, pc, #0, 12
   1126c:	add	ip, ip, #172032	; 0x2a000
   11270:	ldr	pc, [ip, #3492]!	; 0xda4

00011274 <wctype@plt>:
   11274:	add	ip, pc, #0, 12
   11278:	add	ip, ip, #172032	; 0x2a000
   1127c:	ldr	pc, [ip, #3484]!	; 0xd9c

00011280 <wcrtomb@plt>:
   11280:	add	ip, pc, #0, 12
   11284:	add	ip, ip, #172032	; 0x2a000
   11288:	ldr	pc, [ip, #3476]!	; 0xd94

0001128c <iconv_close@plt>:
   1128c:	add	ip, pc, #0, 12
   11290:	add	ip, ip, #172032	; 0x2a000
   11294:	ldr	pc, [ip, #3468]!	; 0xd8c

00011298 <iswctype@plt>:
   11298:	add	ip, pc, #0, 12
   1129c:	add	ip, ip, #172032	; 0x2a000
   112a0:	ldr	pc, [ip, #3460]!	; 0xd84

000112a4 <iconv@plt>:
   112a4:	add	ip, pc, #0, 12
   112a8:	add	ip, ip, #172032	; 0x2a000
   112ac:	ldr	pc, [ip, #3452]!	; 0xd7c

000112b0 <strcmp@plt>:
   112b0:	add	ip, pc, #0, 12
   112b4:	add	ip, ip, #172032	; 0x2a000
   112b8:	ldr	pc, [ip, #3444]!	; 0xd74

000112bc <pthread_mutex_destroy@plt>:
   112bc:	add	ip, pc, #0, 12
   112c0:	add	ip, ip, #172032	; 0x2a000
   112c4:	ldr	pc, [ip, #3436]!	; 0xd6c

000112c8 <fflush@plt>:
   112c8:	add	ip, pc, #0, 12
   112cc:	add	ip, ip, #172032	; 0x2a000
   112d0:	ldr	pc, [ip, #3428]!	; 0xd64

000112d4 <wcwidth@plt>:
   112d4:	add	ip, pc, #0, 12
   112d8:	add	ip, ip, #172032	; 0x2a000
   112dc:	ldr	pc, [ip, #3420]!	; 0xd5c

000112e0 <memmove@plt>:
   112e0:	add	ip, pc, #0, 12
   112e4:	add	ip, ip, #172032	; 0x2a000
   112e8:	ldr	pc, [ip, #3412]!	; 0xd54

000112ec <free@plt>:
   112ec:	add	ip, pc, #0, 12
   112f0:	add	ip, ip, #172032	; 0x2a000
   112f4:	ldr	pc, [ip, #3404]!	; 0xd4c

000112f8 <pthread_mutex_lock@plt>:
   112f8:	add	ip, pc, #0, 12
   112fc:	add	ip, ip, #172032	; 0x2a000
   11300:	ldr	pc, [ip, #3396]!	; 0xd44

00011304 <ferror@plt>:
   11304:	add	ip, pc, #0, 12
   11308:	add	ip, ip, #172032	; 0x2a000
   1130c:	ldr	pc, [ip, #3388]!	; 0xd3c

00011310 <_exit@plt>:
   11310:	add	ip, pc, #0, 12
   11314:	add	ip, ip, #172032	; 0x2a000
   11318:	ldr	pc, [ip, #3380]!	; 0xd34

0001131c <memcpy@plt>:
   1131c:	add	ip, pc, #0, 12
   11320:	add	ip, ip, #172032	; 0x2a000
   11324:	ldr	pc, [ip, #3372]!	; 0xd2c

00011328 <pthread_mutex_init@plt>:
   11328:	add	ip, pc, #0, 12
   1132c:	add	ip, ip, #172032	; 0x2a000
   11330:	ldr	pc, [ip, #3364]!	; 0xd24

00011334 <towlower@plt>:
   11334:	add	ip, pc, #0, 12
   11338:	add	ip, ip, #172032	; 0x2a000
   1133c:	ldr	pc, [ip, #3356]!	; 0xd1c

00011340 <mbsinit@plt>:
   11340:	add	ip, pc, #0, 12
   11344:	add	ip, ip, #172032	; 0x2a000
   11348:	ldr	pc, [ip, #3348]!	; 0xd14

0001134c <fwrite_unlocked@plt>:
   1134c:	add	ip, pc, #0, 12
   11350:	add	ip, ip, #172032	; 0x2a000
   11354:	ldr	pc, [ip, #3340]!	; 0xd0c

00011358 <memcmp@plt>:
   11358:	add	ip, pc, #0, 12
   1135c:	add	ip, ip, #172032	; 0x2a000
   11360:	ldr	pc, [ip, #3332]!	; 0xd04

00011364 <stpcpy@plt>:
   11364:	add	ip, pc, #0, 12
   11368:	add	ip, ip, #172032	; 0x2a000
   1136c:	ldr	pc, [ip, #3324]!	; 0xcfc

00011370 <fputc_unlocked@plt>:
   11370:	add	ip, pc, #0, 12
   11374:	add	ip, ip, #172032	; 0x2a000
   11378:	ldr	pc, [ip, #3316]!	; 0xcf4

0001137c <dcgettext@plt>:
   1137c:	add	ip, pc, #0, 12
   11380:	add	ip, ip, #172032	; 0x2a000
   11384:	ldr	pc, [ip, #3308]!	; 0xcec

00011388 <strdup@plt>:
   11388:	add	ip, pc, #0, 12
   1138c:	add	ip, ip, #172032	; 0x2a000
   11390:	ldr	pc, [ip, #3300]!	; 0xce4

00011394 <dup2@plt>:
   11394:	add	ip, pc, #0, 12
   11398:	add	ip, ip, #172032	; 0x2a000
   1139c:	ldr	pc, [ip, #3292]!	; 0xcdc

000113a0 <realloc@plt>:
   113a0:	add	ip, pc, #0, 12
   113a4:	add	ip, ip, #172032	; 0x2a000
   113a8:	ldr	pc, [ip, #3284]!	; 0xcd4

000113ac <textdomain@plt>:
   113ac:	add	ip, pc, #0, 12
   113b0:	add	ip, ip, #172032	; 0x2a000
   113b4:	ldr	pc, [ip, #3276]!	; 0xccc

000113b8 <iswcntrl@plt>:
   113b8:	add	ip, pc, #0, 12
   113bc:	add	ip, ip, #172032	; 0x2a000
   113c0:	ldr	pc, [ip, #3268]!	; 0xcc4

000113c4 <iswprint@plt>:
   113c4:	add	ip, pc, #0, 12
   113c8:	add	ip, ip, #172032	; 0x2a000
   113cc:	ldr	pc, [ip, #3260]!	; 0xcbc

000113d0 <__fxstat64@plt>:
   113d0:	add	ip, pc, #0, 12
   113d4:	add	ip, ip, #172032	; 0x2a000
   113d8:	ldr	pc, [ip, #3252]!	; 0xcb4

000113dc <fwrite@plt>:
   113dc:	add	ip, pc, #0, 12
   113e0:	add	ip, ip, #172032	; 0x2a000
   113e4:	ldr	pc, [ip, #3244]!	; 0xcac

000113e8 <lseek64@plt>:
   113e8:	add	ip, pc, #0, 12
   113ec:	add	ip, ip, #172032	; 0x2a000
   113f0:	ldr	pc, [ip, #3236]!	; 0xca4

000113f4 <__ctype_get_mb_cur_max@plt>:
   113f4:	add	ip, pc, #0, 12
   113f8:	add	ip, ip, #172032	; 0x2a000
   113fc:	ldr	pc, [ip, #3228]!	; 0xc9c

00011400 <fread@plt>:
   11400:	add	ip, pc, #0, 12
   11404:	add	ip, ip, #172032	; 0x2a000
   11408:	ldr	pc, [ip, #3220]!	; 0xc94

0001140c <__fpending@plt>:
   1140c:	add	ip, pc, #0, 12
   11410:	add	ip, ip, #172032	; 0x2a000
   11414:	ldr	pc, [ip, #3212]!	; 0xc8c

00011418 <mbrtowc@plt>:
   11418:	add	ip, pc, #0, 12
   1141c:	add	ip, ip, #172032	; 0x2a000
   11420:	ldr	pc, [ip, #3204]!	; 0xc84

00011424 <error@plt>:
   11424:	add	ip, pc, #0, 12
   11428:	add	ip, ip, #172032	; 0x2a000
   1142c:	ldr	pc, [ip, #3196]!	; 0xc7c

00011430 <open64@plt>:
   11430:	add	ip, pc, #0, 12
   11434:	add	ip, ip, #172032	; 0x2a000
   11438:	ldr	pc, [ip, #3188]!	; 0xc74

0001143c <malloc@plt>:
   1143c:	add	ip, pc, #0, 12
   11440:	add	ip, ip, #172032	; 0x2a000
   11444:	ldr	pc, [ip, #3180]!	; 0xc6c

00011448 <iconv_open@plt>:
   11448:	add	ip, pc, #0, 12
   1144c:	add	ip, ip, #172032	; 0x2a000
   11450:	ldr	pc, [ip, #3172]!	; 0xc64

00011454 <__libc_start_main@plt>:
   11454:	add	ip, pc, #0, 12
   11458:	add	ip, ip, #172032	; 0x2a000
   1145c:	ldr	pc, [ip, #3164]!	; 0xc5c

00011460 <__freading@plt>:
   11460:	add	ip, pc, #0, 12
   11464:	add	ip, ip, #172032	; 0x2a000
   11468:	ldr	pc, [ip, #3156]!	; 0xc54

0001146c <__ctype_tolower_loc@plt>:
   1146c:	add	ip, pc, #0, 12
   11470:	add	ip, ip, #172032	; 0x2a000
   11474:	ldr	pc, [ip, #3148]!	; 0xc4c

00011478 <__ctype_toupper_loc@plt>:
   11478:	add	ip, pc, #0, 12
   1147c:	add	ip, ip, #172032	; 0x2a000
   11480:	ldr	pc, [ip, #3140]!	; 0xc44

00011484 <__gmon_start__@plt>:
   11484:	add	ip, pc, #0, 12
   11488:	add	ip, ip, #172032	; 0x2a000
   1148c:	ldr	pc, [ip, #3132]!	; 0xc3c

00011490 <freopen64@plt>:
   11490:	add	ip, pc, #0, 12
   11494:	add	ip, ip, #172032	; 0x2a000
   11498:	ldr	pc, [ip, #3124]!	; 0xc34

0001149c <getopt_long@plt>:
   1149c:	add	ip, pc, #0, 12
   114a0:	add	ip, ip, #172032	; 0x2a000
   114a4:	ldr	pc, [ip, #3116]!	; 0xc2c

000114a8 <__ctype_b_loc@plt>:
   114a8:	add	ip, pc, #0, 12
   114ac:	add	ip, ip, #172032	; 0x2a000
   114b0:	ldr	pc, [ip, #3108]!	; 0xc24

000114b4 <exit@plt>:
   114b4:	add	ip, pc, #0, 12
   114b8:	add	ip, ip, #172032	; 0x2a000
   114bc:	ldr	pc, [ip, #3100]!	; 0xc1c

000114c0 <iswspace@plt>:
   114c0:	add	ip, pc, #0, 12
   114c4:	add	ip, ip, #172032	; 0x2a000
   114c8:	ldr	pc, [ip, #3092]!	; 0xc14

000114cc <strlen@plt>:
   114cc:	add	ip, pc, #0, 12
   114d0:	add	ip, ip, #172032	; 0x2a000
   114d4:	ldr	pc, [ip, #3084]!	; 0xc0c

000114d8 <strchr@plt>:
   114d8:	add	ip, pc, #0, 12
   114dc:	add	ip, ip, #172032	; 0x2a000
   114e0:	ldr	pc, [ip, #3076]!	; 0xc04

000114e4 <__errno_location@plt>:
   114e4:	add	ip, pc, #0, 12
   114e8:	add	ip, ip, #172032	; 0x2a000
   114ec:	ldr	pc, [ip, #3068]!	; 0xbfc

000114f0 <iswalnum@plt>:
   114f0:	add	ip, pc, #0, 12
   114f4:	add	ip, ip, #172032	; 0x2a000
   114f8:	ldr	pc, [ip, #3060]!	; 0xbf4

000114fc <__sprintf_chk@plt>:
   114fc:	add	ip, pc, #0, 12
   11500:	add	ip, ip, #172032	; 0x2a000
   11504:	ldr	pc, [ip, #3052]!	; 0xbec

00011508 <__cxa_atexit@plt>:
   11508:	add	ip, pc, #0, 12
   1150c:	add	ip, ip, #172032	; 0x2a000
   11510:	ldr	pc, [ip, #3044]!	; 0xbe4

00011514 <setvbuf@plt>:
   11514:	add	ip, pc, #0, 12
   11518:	add	ip, ip, #172032	; 0x2a000
   1151c:	ldr	pc, [ip, #3036]!	; 0xbdc

00011520 <memset@plt>:
   11520:	add	ip, pc, #0, 12
   11524:	add	ip, ip, #172032	; 0x2a000
   11528:	ldr	pc, [ip, #3028]!	; 0xbd4

0001152c <btowc@plt>:
   1152c:	add	ip, pc, #0, 12
   11530:	add	ip, ip, #172032	; 0x2a000
   11534:	ldr	pc, [ip, #3020]!	; 0xbcc

00011538 <__printf_chk@plt>:
   11538:	add	ip, pc, #0, 12
   1153c:	add	ip, ip, #172032	; 0x2a000
   11540:	ldr	pc, [ip, #3012]!	; 0xbc4

00011544 <fileno@plt>:
   11544:	add	ip, pc, #0, 12
   11548:	add	ip, ip, #172032	; 0x2a000
   1154c:	ldr	pc, [ip, #3004]!	; 0xbbc

00011550 <__fprintf_chk@plt>:
   11550:	add	ip, pc, #0, 12
   11554:	add	ip, ip, #172032	; 0x2a000
   11558:	ldr	pc, [ip, #2996]!	; 0xbb4

0001155c <memchr@plt>:
   1155c:	add	ip, pc, #0, 12
   11560:	add	ip, ip, #172032	; 0x2a000
   11564:	ldr	pc, [ip, #2988]!	; 0xbac

00011568 <fclose@plt>:
   11568:	add	ip, pc, #0, 12
   1156c:	add	ip, ip, #172032	; 0x2a000
   11570:	ldr	pc, [ip, #2980]!	; 0xba4

00011574 <strnlen@plt>:
   11574:	add	ip, pc, #0, 12
   11578:	add	ip, ip, #172032	; 0x2a000
   1157c:	ldr	pc, [ip, #2972]!	; 0xb9c

00011580 <fseeko64@plt>:
   11580:	add	ip, pc, #0, 12
   11584:	add	ip, ip, #172032	; 0x2a000
   11588:	ldr	pc, [ip, #2964]!	; 0xb94

0001158c <__overflow@plt>:
   1158c:	add	ip, pc, #0, 12
   11590:	add	ip, ip, #172032	; 0x2a000
   11594:	ldr	pc, [ip, #2956]!	; 0xb8c

00011598 <setlocale@plt>:
   11598:	add	ip, pc, #0, 12
   1159c:	add	ip, ip, #172032	; 0x2a000
   115a0:	ldr	pc, [ip, #2948]!	; 0xb84

000115a4 <__explicit_bzero_chk@plt>:
   115a4:	add	ip, pc, #0, 12
   115a8:	add	ip, ip, #172032	; 0x2a000
   115ac:	ldr	pc, [ip, #2940]!	; 0xb7c

000115b0 <strrchr@plt>:
   115b0:	add	ip, pc, #0, 12
   115b4:	add	ip, ip, #172032	; 0x2a000
   115b8:	ldr	pc, [ip, #2932]!	; 0xb74

000115bc <nl_langinfo@plt>:
   115bc:	add	ip, pc, #0, 12
   115c0:	add	ip, ip, #172032	; 0x2a000
   115c4:	ldr	pc, [ip, #2924]!	; 0xb6c

000115c8 <clearerr_unlocked@plt>:
   115c8:	add	ip, pc, #0, 12
   115cc:	add	ip, ip, #172032	; 0x2a000
   115d0:	ldr	pc, [ip, #2916]!	; 0xb64

000115d4 <__strtoll_internal@plt>:
   115d4:	add	ip, pc, #0, 12
   115d8:	add	ip, ip, #172032	; 0x2a000
   115dc:	ldr	pc, [ip, #2908]!	; 0xb5c

000115e0 <fopen64@plt>:
   115e0:	add	ip, pc, #0, 12
   115e4:	add	ip, ip, #172032	; 0x2a000
   115e8:	ldr	pc, [ip, #2900]!	; 0xb54

000115ec <qsort@plt>:
   115ec:	add	ip, pc, #0, 12
   115f0:	add	ip, ip, #172032	; 0x2a000
   115f4:	ldr	pc, [ip, #2892]!	; 0xb4c

000115f8 <bindtextdomain@plt>:
   115f8:	add	ip, pc, #0, 12
   115fc:	add	ip, ip, #172032	; 0x2a000
   11600:	ldr	pc, [ip, #2884]!	; 0xb44

00011604 <towupper@plt>:
   11604:	add	ip, pc, #0, 12
   11608:	add	ip, ip, #172032	; 0x2a000
   1160c:	ldr	pc, [ip, #2876]!	; 0xb3c

00011610 <strncmp@plt>:
   11610:	add	ip, pc, #0, 12
   11614:	add	ip, ip, #172032	; 0x2a000
   11618:	ldr	pc, [ip, #2868]!	; 0xb34

0001161c <abort@plt>:
   1161c:	add	ip, pc, #0, 12
   11620:	add	ip, ip, #172032	; 0x2a000
   11624:	ldr	pc, [ip, #2860]!	; 0xb2c

00011628 <close@plt>:
   11628:	add	ip, pc, #0, 12
   1162c:	add	ip, ip, #172032	; 0x2a000
   11630:	ldr	pc, [ip, #2852]!	; 0xb24

00011634 <__assert_fail@plt>:
   11634:	add	ip, pc, #0, 12
   11638:	add	ip, ip, #172032	; 0x2a000
   1163c:	ldr	pc, [ip, #2844]!	; 0xb1c

00011640 <ftello64@plt>:
   11640:	add	ip, pc, #0, 12
   11644:	add	ip, ip, #172032	; 0x2a000
   11648:	ldr	pc, [ip, #2836]!	; 0xb14

Disassembly of section .text:

0001164c <.text>:
   1164c:	mov	fp, #0
   11650:	mov	lr, #0
   11654:	pop	{r1}		; (ldr r1, [sp], #4)
   11658:	mov	r2, sp
   1165c:	push	{r2}		; (str r2, [sp, #-4]!)
   11660:	push	{r0}		; (str r0, [sp, #-4]!)
   11664:	ldr	ip, [pc, #16]	; 1167c <ftello64@plt+0x3c>
   11668:	push	{ip}		; (str ip, [sp, #-4]!)
   1166c:	ldr	r0, [pc, #12]	; 11680 <ftello64@plt+0x40>
   11670:	ldr	r3, [pc, #12]	; 11684 <ftello64@plt+0x44>
   11674:	bl	11454 <__libc_start_main@plt>
   11678:	bl	1161c <abort@plt>
   1167c:	muleq	r2, r4, r6
   11680:	andeq	r2, r1, r8, ror #10
   11684:	andeq	sl, r2, r4, lsr r6
   11688:	ldr	r3, [pc, #20]	; 116a4 <ftello64@plt+0x64>
   1168c:	ldr	r2, [pc, #20]	; 116a8 <ftello64@plt+0x68>
   11690:	add	r3, pc, r3
   11694:	ldr	r2, [r3, r2]
   11698:	cmp	r2, #0
   1169c:	bxeq	lr
   116a0:	b	11484 <__gmon_start__@plt>
   116a4:	andeq	sl, r2, r8, ror #18
   116a8:	andeq	r0, r0, r0, ror #2
   116ac:	ldr	r0, [pc, #24]	; 116cc <ftello64@plt+0x8c>
   116b0:	ldr	r3, [pc, #24]	; 116d0 <ftello64@plt+0x90>
   116b4:	cmp	r3, r0
   116b8:	bxeq	lr
   116bc:	ldr	r3, [pc, #16]	; 116d4 <ftello64@plt+0x94>
   116c0:	cmp	r3, #0
   116c4:	bxeq	lr
   116c8:	bx	r3
   116cc:	andeq	ip, r3, ip, asr #3
   116d0:	andeq	ip, r3, ip, asr #3
   116d4:	andeq	r0, r0, r0
   116d8:	ldr	r0, [pc, #36]	; 11704 <ftello64@plt+0xc4>
   116dc:	ldr	r1, [pc, #36]	; 11708 <ftello64@plt+0xc8>
   116e0:	sub	r1, r1, r0
   116e4:	asr	r1, r1, #2
   116e8:	add	r1, r1, r1, lsr #31
   116ec:	asrs	r1, r1, #1
   116f0:	bxeq	lr
   116f4:	ldr	r3, [pc, #16]	; 1170c <ftello64@plt+0xcc>
   116f8:	cmp	r3, #0
   116fc:	bxeq	lr
   11700:	bx	r3
   11704:	andeq	ip, r3, ip, asr #3
   11708:	andeq	ip, r3, ip, asr #3
   1170c:	andeq	r0, r0, r0
   11710:	push	{r4, lr}
   11714:	ldr	r4, [pc, #24]	; 11734 <ftello64@plt+0xf4>
   11718:	ldrb	r3, [r4]
   1171c:	cmp	r3, #0
   11720:	popne	{r4, pc}
   11724:	bl	116ac <ftello64@plt+0x6c>
   11728:	mov	r3, #1
   1172c:	strb	r3, [r4]
   11730:	pop	{r4, pc}
   11734:	strdeq	ip, [r3], -r4
   11738:	b	116d8 <ftello64@plt+0x98>
   1173c:	strd	r4, [sp, #-16]!
   11740:	str	r6, [sp, #8]
   11744:	str	lr, [sp, #12]
   11748:	ldr	r4, [r1, #4]
   1174c:	ldr	lr, [r0, #4]
   11750:	cmp	r4, lr
   11754:	movlt	r5, r4
   11758:	movge	r5, lr
   1175c:	movw	r3, #49656	; 0xc1f8
   11760:	movt	r3, #3
   11764:	ldrb	r3, [r3]
   11768:	cmp	r3, #0
   1176c:	bne	117b8 <ftello64@plt+0x178>
   11770:	cmp	r5, #0
   11774:	ble	11830 <ftello64@plt+0x1f0>
   11778:	ldr	ip, [r0]
   1177c:	ldr	r1, [r1]
   11780:	ldrb	r2, [ip]
   11784:	ldrb	r0, [r1]
   11788:	subs	r0, r2, r0
   1178c:	bne	11844 <ftello64@plt+0x204>
   11790:	mov	r3, ip
   11794:	sub	ip, ip, #1
   11798:	add	r6, ip, r5
   1179c:	cmp	r3, r6
   117a0:	beq	11830 <ftello64@plt+0x1f0>
   117a4:	ldrb	r2, [r3, #1]!
   117a8:	ldrb	r0, [r1, #1]!
   117ac:	subs	r0, r2, r0
   117b0:	beq	1179c <ftello64@plt+0x15c>
   117b4:	b	11844 <ftello64@plt+0x204>
   117b8:	cmp	r5, #0
   117bc:	ble	11830 <ftello64@plt+0x1f0>
   117c0:	ldr	r6, [r0]
   117c4:	ldr	ip, [r1]
   117c8:	movw	r3, #49656	; 0xc1f8
   117cc:	movt	r3, #3
   117d0:	ldrb	r2, [r6]
   117d4:	add	r2, r3, r2
   117d8:	ldrb	r2, [r2, #4]
   117dc:	ldrb	r1, [ip]
   117e0:	add	r3, r3, r1
   117e4:	ldrb	r0, [r3, #4]
   117e8:	subs	r0, r2, r0
   117ec:	bne	11844 <ftello64@plt+0x204>
   117f0:	mov	r1, r6
   117f4:	sub	r6, r6, #1
   117f8:	add	r6, r6, r5
   117fc:	movw	r5, #49656	; 0xc1f8
   11800:	movt	r5, #3
   11804:	cmp	r6, r1
   11808:	beq	11830 <ftello64@plt+0x1f0>
   1180c:	ldrb	r3, [r1, #1]!
   11810:	add	r3, r5, r3
   11814:	ldrb	r2, [r3, #4]
   11818:	ldrb	r3, [ip, #1]!
   1181c:	add	r3, r5, r3
   11820:	ldrb	r0, [r3, #4]
   11824:	subs	r0, r2, r0
   11828:	beq	11804 <ftello64@plt+0x1c4>
   1182c:	b	11844 <ftello64@plt+0x204>
   11830:	cmp	r4, lr
   11834:	bgt	11854 <ftello64@plt+0x214>
   11838:	cmp	r4, lr
   1183c:	movge	r0, #0
   11840:	movlt	r0, #1
   11844:	ldrd	r4, [sp]
   11848:	ldr	r6, [sp, #8]
   1184c:	add	sp, sp, #12
   11850:	pop	{pc}		; (ldr pc, [sp], #4)
   11854:	mvn	r0, #0
   11858:	b	11844 <ftello64@plt+0x204>
   1185c:	strd	r4, [sp, #-16]!
   11860:	str	r6, [sp, #8]
   11864:	str	lr, [sp, #12]
   11868:	mov	r5, r0
   1186c:	mov	r4, r1
   11870:	bl	1173c <ftello64@plt+0xfc>
   11874:	cmp	r0, #0
   11878:	bne	11898 <ftello64@plt+0x258>
   1187c:	ldr	r0, [r5]
   11880:	ldr	r3, [r4]
   11884:	cmp	r0, r3
   11888:	bcc	118a8 <ftello64@plt+0x268>
   1188c:	cmp	r0, r3
   11890:	movls	r0, #0
   11894:	movhi	r0, #1
   11898:	ldrd	r4, [sp]
   1189c:	ldr	r6, [sp, #8]
   118a0:	add	sp, sp, #12
   118a4:	pop	{pc}		; (ldr pc, [sp], #4)
   118a8:	mvn	r0, #0
   118ac:	b	11898 <ftello64@plt+0x258>
   118b0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   118b4:	strd	r6, [sp, #8]
   118b8:	str	r8, [sp, #16]
   118bc:	str	lr, [sp, #20]
   118c0:	ldr	r5, [r1, #8]
   118c4:	subs	r5, r5, #1
   118c8:	bmi	11930 <ftello64@plt+0x2f0>
   118cc:	mov	r7, r0
   118d0:	ldr	r8, [r1]
   118d4:	mov	r6, #0
   118d8:	b	118e4 <ftello64@plt+0x2a4>
   118dc:	cmp	r6, r5
   118e0:	bgt	11918 <ftello64@plt+0x2d8>
   118e4:	add	r3, r6, r5
   118e8:	add	r3, r3, r3, lsr #31
   118ec:	asr	r4, r3, #1
   118f0:	add	r1, r8, r4, lsl #3
   118f4:	mov	r0, r7
   118f8:	bl	1173c <ftello64@plt+0xfc>
   118fc:	cmp	r0, #0
   11900:	sublt	r5, r4, #1
   11904:	blt	118dc <ftello64@plt+0x29c>
   11908:	cmp	r0, #0
   1190c:	ble	11938 <ftello64@plt+0x2f8>
   11910:	add	r6, r4, #1
   11914:	b	118dc <ftello64@plt+0x29c>
   11918:	mov	r0, #0
   1191c:	ldrd	r4, [sp]
   11920:	ldrd	r6, [sp, #8]
   11924:	ldr	r8, [sp, #16]
   11928:	add	sp, sp, #20
   1192c:	pop	{pc}		; (ldr pc, [sp], #4)
   11930:	mov	r0, #0
   11934:	b	1191c <ftello64@plt+0x2dc>
   11938:	mov	r0, #1
   1193c:	b	1191c <ftello64@plt+0x2dc>
   11940:	str	r4, [sp, #-8]!
   11944:	str	lr, [sp, #4]
   11948:	bl	114e4 <__errno_location@plt>
   1194c:	ldr	r4, [r0]
   11950:	mov	r2, #5
   11954:	movw	r1, #43064	; 0xa838
   11958:	movt	r1, #2
   1195c:	mov	r0, #0
   11960:	bl	1137c <dcgettext@plt>
   11964:	mov	r2, r0
   11968:	mov	r1, r4
   1196c:	mov	r0, #1
   11970:	bl	11424 <error@plt>
   11974:	strd	r4, [sp, #-36]!	; 0xffffffdc
   11978:	strd	r6, [sp, #8]
   1197c:	strd	r8, [sp, #16]
   11980:	strd	sl, [sp, #24]
   11984:	str	lr, [sp, #32]
   11988:	sub	sp, sp, #4
   1198c:	mov	r5, r0
   11990:	mov	r4, r0
   11994:	mov	fp, #12
   11998:	mov	r6, #92	; 0x5c
   1199c:	mov	sl, #9
   119a0:	mov	r9, #11
   119a4:	mov	r8, #10
   119a8:	mov	r7, #13
   119ac:	b	11a80 <ftello64@plt+0x440>
   119b0:	cmp	r3, #97	; 0x61
   119b4:	beq	11b78 <ftello64@plt+0x538>
   119b8:	bhi	11a3c <ftello64@plt+0x3fc>
   119bc:	cmp	r3, #0
   119c0:	moveq	r5, r2
   119c4:	beq	11a80 <ftello64@plt+0x440>
   119c8:	cmp	r3, #48	; 0x30
   119cc:	bne	11bb0 <ftello64@plt+0x570>
   119d0:	ldrb	r3, [r5, #2]
   119d4:	sub	r2, r3, #48	; 0x30
   119d8:	uxtb	r2, r2
   119dc:	cmp	r2, #7
   119e0:	addhi	r5, r5, #2
   119e4:	movhi	r3, #0
   119e8:	bhi	11a34 <ftello64@plt+0x3f4>
   119ec:	sub	r3, r3, #48	; 0x30
   119f0:	add	r0, r5, #3
   119f4:	ldrb	r2, [r5, #3]
   119f8:	sub	r1, r2, #48	; 0x30
   119fc:	uxtb	r1, r1
   11a00:	cmp	r1, #7
   11a04:	bhi	11b70 <ftello64@plt+0x530>
   11a08:	sub	r2, r2, #48	; 0x30
   11a0c:	add	r3, r2, r3, lsl #3
   11a10:	add	r0, r5, #4
   11a14:	ldrb	r2, [r5, #4]
   11a18:	sub	r1, r2, #48	; 0x30
   11a1c:	uxtb	r1, r1
   11a20:	cmp	r1, #7
   11a24:	subls	r2, r2, #48	; 0x30
   11a28:	addls	r3, r2, r3, lsl #3
   11a2c:	addls	r5, r5, #5
   11a30:	bhi	11b70 <ftello64@plt+0x530>
   11a34:	strb	r3, [r4], #1
   11a38:	b	11a80 <ftello64@plt+0x440>
   11a3c:	cmp	r3, #98	; 0x62
   11a40:	beq	11b88 <ftello64@plt+0x548>
   11a44:	cmp	r3, #99	; 0x63
   11a48:	bne	11bb0 <ftello64@plt+0x570>
   11a4c:	ldrb	r3, [r2, #1]!
   11a50:	cmp	r3, #0
   11a54:	bne	11a4c <ftello64@plt+0x40c>
   11a58:	mov	r5, r2
   11a5c:	b	11a80 <ftello64@plt+0x440>
   11a60:	cmp	r3, #110	; 0x6e
   11a64:	strbeq	r8, [r4], #1
   11a68:	addeq	r5, r5, #2
   11a6c:	beq	11a80 <ftello64@plt+0x440>
   11a70:	cmp	r3, #114	; 0x72
   11a74:	strbeq	r7, [r4], #1
   11a78:	addeq	r5, r5, #2
   11a7c:	bne	11bb0 <ftello64@plt+0x570>
   11a80:	ldrb	r3, [r5]
   11a84:	cmp	r3, #0
   11a88:	beq	11bcc <ftello64@plt+0x58c>
   11a8c:	cmp	r3, #92	; 0x5c
   11a90:	addne	r5, r5, #1
   11a94:	strbne	r3, [r4], #1
   11a98:	bne	11a80 <ftello64@plt+0x440>
   11a9c:	add	r2, r5, #1
   11aa0:	ldrb	r3, [r5, #1]
   11aa4:	cmp	r3, #102	; 0x66
   11aa8:	beq	11b98 <ftello64@plt+0x558>
   11aac:	bls	119b0 <ftello64@plt+0x370>
   11ab0:	cmp	r3, #116	; 0x74
   11ab4:	beq	11ba4 <ftello64@plt+0x564>
   11ab8:	bls	11a60 <ftello64@plt+0x420>
   11abc:	cmp	r3, #118	; 0x76
   11ac0:	strbeq	r9, [r4], #1
   11ac4:	addeq	r5, r5, #2
   11ac8:	beq	11a80 <ftello64@plt+0x440>
   11acc:	cmp	r3, #120	; 0x78
   11ad0:	bne	11bb0 <ftello64@plt+0x570>
   11ad4:	bl	114a8 <__ctype_b_loc@plt>
   11ad8:	ldr	lr, [r0]
   11adc:	add	r1, r5, #2
   11ae0:	mov	r0, #0
   11ae4:	mov	r2, r0
   11ae8:	b	11b00 <ftello64@plt+0x4c0>
   11aec:	add	r2, r2, r3
   11af0:	add	r0, r0, #1
   11af4:	mov	r5, r1
   11af8:	cmp	r0, #3
   11afc:	beq	11b68 <ftello64@plt+0x528>
   11b00:	mov	r5, r1
   11b04:	ldrb	r3, [r1], #1
   11b08:	lsl	ip, r3, #1
   11b0c:	ldrh	ip, [lr, ip]
   11b10:	tst	ip, #4096	; 0x1000
   11b14:	beq	11b48 <ftello64@plt+0x508>
   11b18:	lsl	r2, r2, #4
   11b1c:	sub	ip, r3, #97	; 0x61
   11b20:	uxtb	ip, ip
   11b24:	cmp	ip, #5
   11b28:	subls	r3, r3, #87	; 0x57
   11b2c:	bls	11aec <ftello64@plt+0x4ac>
   11b30:	sub	ip, r3, #65	; 0x41
   11b34:	uxtb	ip, ip
   11b38:	cmp	ip, #5
   11b3c:	subls	r3, r3, #55	; 0x37
   11b40:	subhi	r3, r3, #48	; 0x30
   11b44:	b	11aec <ftello64@plt+0x4ac>
   11b48:	cmp	r0, #0
   11b4c:	bne	11b68 <ftello64@plt+0x528>
   11b50:	mov	r3, r4
   11b54:	strb	r6, [r3], #2
   11b58:	mov	r2, #120	; 0x78
   11b5c:	strb	r2, [r4, #1]
   11b60:	mov	r4, r3
   11b64:	b	11a80 <ftello64@plt+0x440>
   11b68:	strb	r2, [r4], #1
   11b6c:	b	11a80 <ftello64@plt+0x440>
   11b70:	mov	r5, r0
   11b74:	b	11a34 <ftello64@plt+0x3f4>
   11b78:	mov	r3, #7
   11b7c:	strb	r3, [r4], #1
   11b80:	add	r5, r5, #2
   11b84:	b	11a80 <ftello64@plt+0x440>
   11b88:	mov	r3, #8
   11b8c:	strb	r3, [r4], #1
   11b90:	add	r5, r5, #2
   11b94:	b	11a80 <ftello64@plt+0x440>
   11b98:	strb	fp, [r4], #1
   11b9c:	add	r5, r5, #2
   11ba0:	b	11a80 <ftello64@plt+0x440>
   11ba4:	strb	sl, [r4], #1
   11ba8:	add	r5, r5, #2
   11bac:	b	11a80 <ftello64@plt+0x440>
   11bb0:	mov	r3, r4
   11bb4:	strb	r6, [r3], #2
   11bb8:	ldrb	r2, [r5, #1]
   11bbc:	strb	r2, [r4, #1]
   11bc0:	mov	r4, r3
   11bc4:	add	r5, r5, #2
   11bc8:	b	11a80 <ftello64@plt+0x440>
   11bcc:	strb	r3, [r4]
   11bd0:	add	sp, sp, #4
   11bd4:	ldrd	r4, [sp]
   11bd8:	ldrd	r6, [sp, #8]
   11bdc:	ldrd	r8, [sp, #16]
   11be0:	ldrd	sl, [sp, #24]
   11be4:	add	sp, sp, #32
   11be8:	pop	{pc}		; (ldr pc, [sp], #4)
   11bec:	strd	r4, [sp, #-16]!
   11bf0:	str	r6, [sp, #8]
   11bf4:	str	lr, [sp, #12]
   11bf8:	sub	sp, sp, #8
   11bfc:	mov	r4, r0
   11c00:	ldr	r5, [r4], #4
   11c04:	mov	r3, #0
   11c08:	str	r3, [r0, #4]
   11c0c:	str	r3, [r0, #8]
   11c10:	add	r3, r0, #36	; 0x24
   11c14:	str	r3, [r0, #20]
   11c18:	movw	r3, #49656	; 0xc1f8
   11c1c:	movt	r3, #3
   11c20:	ldrb	r3, [r3]
   11c24:	cmp	r3, #0
   11c28:	ldr	r3, [pc, #120]	; 11ca8 <ftello64@plt+0x668>
   11c2c:	moveq	r3, #0
   11c30:	str	r3, [r0, #24]
   11c34:	mov	r0, r5
   11c38:	bl	114cc <strlen@plt>
   11c3c:	mov	r2, r4
   11c40:	mov	r1, r0
   11c44:	mov	r0, r5
   11c48:	bl	25914 <ftello64@plt+0x142d4>
   11c4c:	subs	r6, r0, #0
   11c50:	bne	11c70 <ftello64@plt+0x630>
   11c54:	mov	r0, r4
   11c58:	bl	259a8 <ftello64@plt+0x14368>
   11c5c:	add	sp, sp, #8
   11c60:	ldrd	r4, [sp]
   11c64:	ldr	r6, [sp, #8]
   11c68:	add	sp, sp, #12
   11c6c:	pop	{pc}		; (ldr pc, [sp], #4)
   11c70:	mov	r2, #5
   11c74:	movw	r1, #43100	; 0xa85c
   11c78:	movt	r1, #2
   11c7c:	mov	r0, #0
   11c80:	bl	1137c <dcgettext@plt>
   11c84:	mov	r4, r0
   11c88:	mov	r0, r5
   11c8c:	bl	18650 <ftello64@plt+0x7010>
   11c90:	str	r0, [sp]
   11c94:	mov	r3, r6
   11c98:	mov	r2, r4
   11c9c:	mov	r1, #0
   11ca0:	mov	r0, #1
   11ca4:	bl	11424 <error@plt>
   11ca8:	strdeq	ip, [r3], -ip	; <UNPREDICTABLE>
   11cac:	strd	r4, [sp, #-12]!
   11cb0:	str	lr, [sp, #8]
   11cb4:	sub	sp, sp, #12
   11cb8:	mov	r4, r1
   11cbc:	subs	r5, r0, #0
   11cc0:	beq	11d24 <ftello64@plt+0x6e4>
   11cc4:	ldrb	r3, [r5]
   11cc8:	cmp	r3, #0
   11ccc:	beq	11d24 <ftello64@plt+0x6e4>
   11cd0:	movw	r1, #43120	; 0xa870
   11cd4:	movt	r1, #2
   11cd8:	mov	r0, r5
   11cdc:	bl	112b0 <strcmp@plt>
   11ce0:	cmp	r0, #0
   11ce4:	beq	11d24 <ftello64@plt+0x6e4>
   11ce8:	add	r2, sp, #4
   11cec:	mov	r1, #0
   11cf0:	mov	r0, r5
   11cf4:	bl	18914 <ftello64@plt+0x72d4>
   11cf8:	str	r0, [r4]
   11cfc:	cmp	r0, #0
   11d00:	beq	11d94 <ftello64@plt+0x754>
   11d04:	ldr	r3, [r4]
   11d08:	ldr	r2, [sp, #4]
   11d0c:	add	r3, r3, r2
   11d10:	str	r3, [r4, #4]
   11d14:	add	sp, sp, #12
   11d18:	ldrd	r4, [sp]
   11d1c:	add	sp, sp, #8
   11d20:	pop	{pc}		; (ldr pc, [sp], #4)
   11d24:	movw	r3, #49640	; 0xc1e8
   11d28:	movt	r3, #3
   11d2c:	add	r2, sp, #4
   11d30:	mov	r1, #0
   11d34:	ldr	r0, [r3]
   11d38:	bl	18670 <ftello64@plt+0x7030>
   11d3c:	str	r0, [r4]
   11d40:	cmp	r0, #0
   11d44:	beq	11d5c <ftello64@plt+0x71c>
   11d48:	movw	r3, #49640	; 0xc1e8
   11d4c:	movt	r3, #3
   11d50:	ldr	r0, [r3]
   11d54:	bl	115c8 <clearerr_unlocked@plt>
   11d58:	b	11d04 <ftello64@plt+0x6c4>
   11d5c:	bl	114e4 <__errno_location@plt>
   11d60:	ldr	r4, [r0]
   11d64:	movw	r5, #43120	; 0xa870
   11d68:	movt	r5, #2
   11d6c:	mov	r2, r5
   11d70:	mov	r1, #3
   11d74:	mov	r0, #0
   11d78:	bl	18484 <ftello64@plt+0x6e44>
   11d7c:	mov	r3, r0
   11d80:	movw	r2, #45168	; 0xb070
   11d84:	movt	r2, #2
   11d88:	mov	r1, r4
   11d8c:	mov	r0, #1
   11d90:	bl	11424 <error@plt>
   11d94:	bl	114e4 <__errno_location@plt>
   11d98:	ldr	r4, [r0]
   11d9c:	b	11d6c <ftello64@plt+0x72c>
   11da0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   11da4:	strd	r6, [sp, #8]
   11da8:	str	r8, [sp, #16]
   11dac:	str	lr, [sp, #20]
   11db0:	sub	sp, sp, #8
   11db4:	mov	r6, r1
   11db8:	mov	r1, sp
   11dbc:	bl	11cac <ftello64@plt+0x66c>
   11dc0:	mov	r3, #0
   11dc4:	str	r3, [r6]
   11dc8:	str	r3, [r6, #4]
   11dcc:	str	r3, [r6, #8]
   11dd0:	ldr	r5, [sp]
   11dd4:	add	r8, r6, #4
   11dd8:	mov	r7, #8
   11ddc:	b	11e80 <ftello64@plt+0x840>
   11de0:	mov	r2, r7
   11de4:	mov	r1, r8
   11de8:	ldr	r0, [r6]
   11dec:	bl	27120 <ftello64@plt+0x15ae0>
   11df0:	str	r0, [r6]
   11df4:	b	11e40 <ftello64@plt+0x800>
   11df8:	movw	r3, #5948	; 0x173c
   11dfc:	movt	r3, #1
   11e00:	mov	r2, #8
   11e04:	ldr	r1, [r6, #8]
   11e08:	ldr	r0, [r6]
   11e0c:	bl	115ec <qsort@plt>
   11e10:	add	sp, sp, #8
   11e14:	ldrd	r4, [sp]
   11e18:	ldrd	r6, [sp, #8]
   11e1c:	ldr	r8, [sp, #16]
   11e20:	add	sp, sp, #20
   11e24:	pop	{pc}		; (ldr pc, [sp], #4)
   11e28:	cmp	r5, r3
   11e2c:	bcs	11e7c <ftello64@plt+0x83c>
   11e30:	ldr	r2, [r6, #8]
   11e34:	ldr	r3, [r6, #4]
   11e38:	cmp	r2, r3
   11e3c:	beq	11de0 <ftello64@plt+0x7a0>
   11e40:	ldr	r2, [r6, #8]
   11e44:	ldr	r3, [r6]
   11e48:	str	r5, [r3, r2, lsl #3]
   11e4c:	ldr	r2, [r6, #8]
   11e50:	ldr	r3, [r6]
   11e54:	add	r3, r3, r2, lsl #3
   11e58:	sub	r5, r4, r5
   11e5c:	str	r5, [r3, #4]
   11e60:	ldr	r3, [r6, #8]
   11e64:	add	r3, r3, #1
   11e68:	str	r3, [r6, #8]
   11e6c:	ldr	r3, [sp, #4]
   11e70:	cmp	r3, r4
   11e74:	bls	11e7c <ftello64@plt+0x83c>
   11e78:	add	r4, r4, #1
   11e7c:	mov	r5, r4
   11e80:	ldr	r1, [sp, #4]
   11e84:	cmp	r1, r5
   11e88:	bls	11df8 <ftello64@plt+0x7b8>
   11e8c:	ldrb	r3, [r5]
   11e90:	cmp	r3, #10
   11e94:	moveq	r4, r5
   11e98:	beq	11e78 <ftello64@plt+0x838>
   11e9c:	add	r3, r5, #1
   11ea0:	mov	r4, r3
   11ea4:	cmp	r3, r1
   11ea8:	beq	11e28 <ftello64@plt+0x7e8>
   11eac:	add	r3, r3, #1
   11eb0:	ldrb	r2, [r4]
   11eb4:	cmp	r2, #10
   11eb8:	bne	11ea0 <ftello64@plt+0x860>
   11ebc:	cmp	r5, r4
   11ec0:	bcc	11e30 <ftello64@plt+0x7f0>
   11ec4:	b	11e78 <ftello64@plt+0x838>
   11ec8:	strd	r4, [sp, #-16]!
   11ecc:	str	r6, [sp, #8]
   11ed0:	str	lr, [sp, #12]
   11ed4:	subs	r4, r0, #0
   11ed8:	ble	11f10 <ftello64@plt+0x8d0>
   11edc:	movw	r5, #49644	; 0xc1ec
   11ee0:	movt	r5, #3
   11ee4:	mov	r6, #32
   11ee8:	ldr	r0, [r5]
   11eec:	ldr	r3, [r0, #20]
   11ef0:	ldr	r2, [r0, #24]
   11ef4:	cmp	r3, r2
   11ef8:	addcc	r2, r3, #1
   11efc:	strcc	r2, [r0, #20]
   11f00:	strbcc	r6, [r3]
   11f04:	bcs	11f20 <ftello64@plt+0x8e0>
   11f08:	subs	r4, r4, #1
   11f0c:	bne	11ee8 <ftello64@plt+0x8a8>
   11f10:	ldrd	r4, [sp]
   11f14:	ldr	r6, [sp, #8]
   11f18:	add	sp, sp, #12
   11f1c:	pop	{pc}		; (ldr pc, [sp], #4)
   11f20:	mov	r1, r6
   11f24:	bl	1158c <__overflow@plt>
   11f28:	b	11f08 <ftello64@plt+0x8c8>
   11f2c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   11f30:	strd	r6, [sp, #8]
   11f34:	strd	r8, [sp, #16]
   11f38:	str	lr, [sp, #24]
   11f3c:	sub	sp, sp, #12
   11f40:	add	r3, sp, #8
   11f44:	stmdb	r3, {r0, r1}
   11f48:	ldr	r6, [sp, #4]
   11f4c:	ldr	r5, [sp]
   11f50:	cmp	r6, r5
   11f54:	bls	12118 <ftello64@plt+0xad8>
   11f58:	sub	r5, r5, #1
   11f5c:	sub	r6, r6, #1
   11f60:	movw	r8, #49656	; 0xc1f8
   11f64:	movt	r8, #3
   11f68:	movw	r7, #49644	; 0xc1ec
   11f6c:	movt	r7, #3
   11f70:	movw	r9, #43132	; 0xa87c
   11f74:	movt	r9, #2
   11f78:	b	12088 <ftello64@plt+0xa48>
   11f7c:	cmp	r4, #123	; 0x7b
   11f80:	beq	12030 <ftello64@plt+0x9f0>
   11f84:	cmp	r4, #125	; 0x7d
   11f88:	beq	12030 <ftello64@plt+0x9f0>
   11f8c:	cmp	r4, #95	; 0x5f
   11f90:	beq	120bc <ftello64@plt+0xa7c>
   11f94:	ldr	r0, [r7]
   11f98:	ldr	r3, [r0, #20]
   11f9c:	ldr	r2, [r0, #24]
   11fa0:	cmp	r3, r2
   11fa4:	addcc	r2, r3, #1
   11fa8:	strcc	r2, [r0, #20]
   11fac:	movcc	r2, #32
   11fb0:	strbcc	r2, [r3]
   11fb4:	bcc	12080 <ftello64@plt+0xa40>
   11fb8:	mov	r1, #32
   11fbc:	bl	1158c <__overflow@plt>
   11fc0:	b	12080 <ftello64@plt+0xa40>
   11fc4:	ldr	r0, [r7]
   11fc8:	ldr	r3, [r0, #20]
   11fcc:	ldr	r2, [r0, #24]
   11fd0:	cmp	r3, r2
   11fd4:	addcc	r2, r3, #1
   11fd8:	strcc	r2, [r0, #20]
   11fdc:	movcc	r2, #34	; 0x22
   11fe0:	strbcc	r2, [r3]
   11fe4:	bcs	12018 <ftello64@plt+0x9d8>
   11fe8:	ldr	r0, [r7]
   11fec:	ldr	r3, [r0, #20]
   11ff0:	ldr	r2, [r0, #24]
   11ff4:	cmp	r3, r2
   11ff8:	addcc	r2, r3, #1
   11ffc:	strcc	r2, [r0, #20]
   12000:	movcc	r2, #34	; 0x22
   12004:	strbcc	r2, [r3]
   12008:	bcc	12080 <ftello64@plt+0xa40>
   1200c:	mov	r1, #34	; 0x22
   12010:	bl	1158c <__overflow@plt>
   12014:	b	12080 <ftello64@plt+0xa40>
   12018:	mov	r1, #34	; 0x22
   1201c:	bl	1158c <__overflow@plt>
   12020:	b	11fe8 <ftello64@plt+0x9a8>
   12024:	mov	r1, #92	; 0x5c
   12028:	bl	1158c <__overflow@plt>
   1202c:	b	120e0 <ftello64@plt+0xaa0>
   12030:	mov	r2, r4
   12034:	movw	r1, #43124	; 0xa874
   12038:	movt	r1, #2
   1203c:	mov	r0, #1
   12040:	bl	11538 <__printf_chk@plt>
   12044:	b	12080 <ftello64@plt+0xa40>
   12048:	ldr	r3, [r7]
   1204c:	mov	r2, #12
   12050:	mov	r1, #1
   12054:	mov	r0, r9
   12058:	bl	1134c <fwrite_unlocked@plt>
   1205c:	b	12080 <ftello64@plt+0xa40>
   12060:	ldr	r0, [r7]
   12064:	ldr	r3, [r0, #20]
   12068:	ldr	r2, [r0, #24]
   1206c:	cmp	r3, r2
   12070:	addcc	r2, r3, #1
   12074:	strcc	r2, [r0, #20]
   12078:	strbcc	r4, [r3]
   1207c:	bcs	1210c <ftello64@plt+0xacc>
   12080:	cmp	r5, r6
   12084:	beq	12118 <ftello64@plt+0xad8>
   12088:	ldrb	r4, [r5, #1]!
   1208c:	add	r3, r8, r4
   12090:	ldrb	r3, [r3, #260]	; 0x104
   12094:	cmp	r3, #0
   12098:	beq	12060 <ftello64@plt+0xa20>
   1209c:	cmp	r4, #92	; 0x5c
   120a0:	beq	12048 <ftello64@plt+0xa08>
   120a4:	bhi	11f7c <ftello64@plt+0x93c>
   120a8:	cmp	r4, #34	; 0x22
   120ac:	beq	11fc4 <ftello64@plt+0x984>
   120b0:	bcc	11f94 <ftello64@plt+0x954>
   120b4:	cmp	r4, #38	; 0x26
   120b8:	bhi	11f94 <ftello64@plt+0x954>
   120bc:	ldr	r0, [r7]
   120c0:	ldr	r3, [r0, #20]
   120c4:	ldr	r2, [r0, #24]
   120c8:	cmp	r3, r2
   120cc:	addcc	r2, r3, #1
   120d0:	strcc	r2, [r0, #20]
   120d4:	movcc	r2, #92	; 0x5c
   120d8:	strbcc	r2, [r3]
   120dc:	bcs	12024 <ftello64@plt+0x9e4>
   120e0:	ldr	r0, [r7]
   120e4:	ldr	r3, [r0, #20]
   120e8:	ldr	r2, [r0, #24]
   120ec:	cmp	r3, r2
   120f0:	addcc	r2, r3, #1
   120f4:	strcc	r2, [r0, #20]
   120f8:	strbcc	r4, [r3]
   120fc:	bcc	12080 <ftello64@plt+0xa40>
   12100:	mov	r1, r4
   12104:	bl	1158c <__overflow@plt>
   12108:	b	12080 <ftello64@plt+0xa40>
   1210c:	mov	r1, r4
   12110:	bl	1158c <__overflow@plt>
   12114:	b	12080 <ftello64@plt+0xa40>
   12118:	add	sp, sp, #12
   1211c:	ldrd	r4, [sp]
   12120:	ldrd	r6, [sp, #8]
   12124:	ldrd	r8, [sp, #16]
   12128:	add	sp, sp, #24
   1212c:	pop	{pc}		; (ldr pc, [sp], #4)
   12130:	push	{lr}		; (str lr, [sp, #-4]!)
   12134:	sub	sp, sp, #60	; 0x3c
   12138:	subs	r5, r0, #0
   1213c:	beq	12184 <ftello64@plt+0xb44>
   12140:	movw	r3, #49632	; 0xc1e0
   12144:	movt	r3, #3
   12148:	ldr	r4, [r3]
   1214c:	mov	r2, #5
   12150:	movw	r1, #43152	; 0xa890
   12154:	movt	r1, #2
   12158:	mov	r0, #0
   1215c:	bl	1137c <dcgettext@plt>
   12160:	movw	r3, #51208	; 0xc808
   12164:	movt	r3, #3
   12168:	ldr	r3, [r3]
   1216c:	mov	r2, r0
   12170:	mov	r1, #1
   12174:	mov	r0, r4
   12178:	bl	11550 <__fprintf_chk@plt>
   1217c:	mov	r0, r5
   12180:	bl	114b4 <exit@plt>
   12184:	mov	r2, #5
   12188:	movw	r1, #43192	; 0xa8b8
   1218c:	movt	r1, #2
   12190:	mov	r0, #0
   12194:	bl	1137c <dcgettext@plt>
   12198:	movw	r3, #51208	; 0xc808
   1219c:	movt	r3, #3
   121a0:	ldr	r2, [r3]
   121a4:	mov	r3, r2
   121a8:	mov	r1, r0
   121ac:	mov	r0, #1
   121b0:	bl	11538 <__printf_chk@plt>
   121b4:	mov	r2, #5
   121b8:	movw	r1, #43284	; 0xa914
   121bc:	movt	r1, #2
   121c0:	mov	r0, #0
   121c4:	bl	1137c <dcgettext@plt>
   121c8:	movw	r4, #49644	; 0xc1ec
   121cc:	movt	r4, #3
   121d0:	ldr	r1, [r4]
   121d4:	bl	11268 <fputs_unlocked@plt>
   121d8:	mov	r2, #5
   121dc:	movw	r1, #43364	; 0xa964
   121e0:	movt	r1, #2
   121e4:	mov	r0, #0
   121e8:	bl	1137c <dcgettext@plt>
   121ec:	ldr	r1, [r4]
   121f0:	bl	11268 <fputs_unlocked@plt>
   121f4:	mov	r2, #5
   121f8:	movw	r1, #43420	; 0xa99c
   121fc:	movt	r1, #2
   12200:	mov	r0, #0
   12204:	bl	1137c <dcgettext@plt>
   12208:	ldr	r1, [r4]
   1220c:	bl	11268 <fputs_unlocked@plt>
   12210:	mov	r2, #5
   12214:	movw	r1, #43496	; 0xa9e8
   12218:	movt	r1, #2
   1221c:	mov	r0, #0
   12220:	bl	1137c <dcgettext@plt>
   12224:	ldr	r1, [r4]
   12228:	bl	11268 <fputs_unlocked@plt>
   1222c:	mov	r2, #5
   12230:	movw	r1, #43640	; 0xaa78
   12234:	movt	r1, #2
   12238:	mov	r0, #0
   1223c:	bl	1137c <dcgettext@plt>
   12240:	ldr	r1, [r4]
   12244:	bl	11268 <fputs_unlocked@plt>
   12248:	mov	r2, #5
   1224c:	movw	r1, #43768	; 0xaaf8
   12250:	movt	r1, #2
   12254:	mov	r0, #0
   12258:	bl	1137c <dcgettext@plt>
   1225c:	ldr	r1, [r4]
   12260:	bl	11268 <fputs_unlocked@plt>
   12264:	mov	r2, #5
   12268:	movw	r1, #44120	; 0xac58
   1226c:	movt	r1, #2
   12270:	mov	r0, #0
   12274:	bl	1137c <dcgettext@plt>
   12278:	ldr	r1, [r4]
   1227c:	bl	11268 <fputs_unlocked@plt>
   12280:	mov	r2, #5
   12284:	movw	r1, #44540	; 0xadfc
   12288:	movt	r1, #2
   1228c:	mov	r0, #0
   12290:	bl	1137c <dcgettext@plt>
   12294:	ldr	r1, [r4]
   12298:	bl	11268 <fputs_unlocked@plt>
   1229c:	mov	r2, #5
   122a0:	movw	r1, #44748	; 0xaecc
   122a4:	movt	r1, #2
   122a8:	mov	r0, #0
   122ac:	bl	1137c <dcgettext@plt>
   122b0:	ldr	r1, [r4]
   122b4:	bl	11268 <fputs_unlocked@plt>
   122b8:	mov	r2, #5
   122bc:	movw	r1, #44796	; 0xaefc
   122c0:	movt	r1, #2
   122c4:	mov	r0, #0
   122c8:	bl	1137c <dcgettext@plt>
   122cc:	ldr	r1, [r4]
   122d0:	bl	11268 <fputs_unlocked@plt>
   122d4:	movw	r0, #42684	; 0xa6bc
   122d8:	movt	r0, #2
   122dc:	ldr	r1, [r0]
   122e0:	ldr	r3, [r0, #4]
   122e4:	str	r1, [sp]
   122e8:	str	r3, [sp, #4]
   122ec:	ldrd	r2, [r0, #8]
   122f0:	strd	r2, [sp, #8]
   122f4:	ldrd	r2, [r0, #16]
   122f8:	strd	r2, [sp, #16]
   122fc:	ldrd	r2, [r0, #24]
   12300:	strd	r2, [sp, #24]
   12304:	ldrd	r2, [r0, #32]
   12308:	strd	r2, [sp, #32]
   1230c:	ldrd	r2, [r0, #40]	; 0x28
   12310:	strd	r2, [sp, #40]	; 0x28
   12314:	ldrd	r2, [r0, #48]	; 0x30
   12318:	strd	r2, [sp, #48]	; 0x30
   1231c:	cmp	r1, #0
   12320:	moveq	r4, sp
   12324:	beq	12350 <ftello64@plt+0xd10>
   12328:	mov	r4, sp
   1232c:	movw	r6, #43148	; 0xa88c
   12330:	movt	r6, #2
   12334:	mov	r0, r6
   12338:	bl	112b0 <strcmp@plt>
   1233c:	cmp	r0, #0
   12340:	beq	12350 <ftello64@plt+0xd10>
   12344:	ldr	r1, [r4, #8]!
   12348:	cmp	r1, #0
   1234c:	bne	12334 <ftello64@plt+0xcf4>
   12350:	ldr	r4, [r4, #4]
   12354:	cmp	r4, #0
   12358:	beq	124b4 <ftello64@plt+0xe74>
   1235c:	mov	r2, #5
   12360:	movw	r1, #44852	; 0xaf34
   12364:	movt	r1, #2
   12368:	mov	r0, #0
   1236c:	bl	1137c <dcgettext@plt>
   12370:	movw	r3, #44876	; 0xaf4c
   12374:	movt	r3, #2
   12378:	movw	r2, #44916	; 0xaf74
   1237c:	movt	r2, #2
   12380:	mov	r1, r0
   12384:	mov	r0, #1
   12388:	bl	11538 <__printf_chk@plt>
   1238c:	mov	r1, #0
   12390:	mov	r0, #5
   12394:	bl	11598 <setlocale@plt>
   12398:	cmp	r0, #0
   1239c:	beq	123b8 <ftello64@plt+0xd78>
   123a0:	mov	r2, #3
   123a4:	movw	r1, #44932	; 0xaf84
   123a8:	movt	r1, #2
   123ac:	bl	11610 <strncmp@plt>
   123b0:	cmp	r0, #0
   123b4:	bne	12434 <ftello64@plt+0xdf4>
   123b8:	mov	r2, #5
   123bc:	movw	r1, #45008	; 0xafd0
   123c0:	movt	r1, #2
   123c4:	mov	r0, #0
   123c8:	bl	1137c <dcgettext@plt>
   123cc:	movw	r6, #43148	; 0xa88c
   123d0:	movt	r6, #2
   123d4:	mov	r3, r6
   123d8:	movw	r2, #44876	; 0xaf4c
   123dc:	movt	r2, #2
   123e0:	mov	r1, r0
   123e4:	mov	r0, #1
   123e8:	bl	11538 <__printf_chk@plt>
   123ec:	mov	r2, #5
   123f0:	movw	r1, #45036	; 0xafec
   123f4:	movt	r1, #2
   123f8:	mov	r0, #0
   123fc:	bl	1137c <dcgettext@plt>
   12400:	mov	r1, r0
   12404:	movw	r2, #45408	; 0xb160
   12408:	movt	r2, #2
   1240c:	movw	r3, #43636	; 0xaa74
   12410:	movt	r3, #2
   12414:	cmp	r4, r6
   12418:	moveq	r3, r2
   1241c:	mov	r2, r4
   12420:	mov	r0, #1
   12424:	bl	11538 <__printf_chk@plt>
   12428:	b	1217c <ftello64@plt+0xb3c>
   1242c:	movw	r4, #43148	; 0xa88c
   12430:	movt	r4, #2
   12434:	mov	r2, #5
   12438:	movw	r1, #44936	; 0xaf88
   1243c:	movt	r1, #2
   12440:	mov	r0, #0
   12444:	bl	1137c <dcgettext@plt>
   12448:	movw	r3, #49644	; 0xc1ec
   1244c:	movt	r3, #3
   12450:	ldr	r1, [r3]
   12454:	bl	11268 <fputs_unlocked@plt>
   12458:	b	123b8 <ftello64@plt+0xd78>
   1245c:	mov	r2, #5
   12460:	movw	r1, #45008	; 0xafd0
   12464:	movt	r1, #2
   12468:	mov	r0, #0
   1246c:	bl	1137c <dcgettext@plt>
   12470:	movw	r4, #43148	; 0xa88c
   12474:	movt	r4, #2
   12478:	mov	r3, r4
   1247c:	movw	r2, #44876	; 0xaf4c
   12480:	movt	r2, #2
   12484:	mov	r1, r0
   12488:	mov	r0, #1
   1248c:	bl	11538 <__printf_chk@plt>
   12490:	mov	r2, #5
   12494:	movw	r1, #45036	; 0xafec
   12498:	movt	r1, #2
   1249c:	mov	r0, #0
   124a0:	bl	1137c <dcgettext@plt>
   124a4:	mov	r1, r0
   124a8:	movw	r3, #45408	; 0xb160
   124ac:	movt	r3, #2
   124b0:	b	1241c <ftello64@plt+0xddc>
   124b4:	mov	r2, #5
   124b8:	movw	r1, #44852	; 0xaf34
   124bc:	movt	r1, #2
   124c0:	mov	r0, #0
   124c4:	bl	1137c <dcgettext@plt>
   124c8:	movw	r3, #44876	; 0xaf4c
   124cc:	movt	r3, #2
   124d0:	movw	r2, #44916	; 0xaf74
   124d4:	movt	r2, #2
   124d8:	mov	r1, r0
   124dc:	mov	r0, #1
   124e0:	bl	11538 <__printf_chk@plt>
   124e4:	mov	r1, #0
   124e8:	mov	r0, #5
   124ec:	bl	11598 <setlocale@plt>
   124f0:	cmp	r0, #0
   124f4:	beq	1245c <ftello64@plt+0xe1c>
   124f8:	mov	r2, #3
   124fc:	movw	r1, #44932	; 0xaf84
   12500:	movt	r1, #2
   12504:	bl	11610 <strncmp@plt>
   12508:	cmp	r0, #0
   1250c:	bne	1242c <ftello64@plt+0xdec>
   12510:	mov	r2, #5
   12514:	movw	r1, #45008	; 0xafd0
   12518:	movt	r1, #2
   1251c:	mov	r0, #0
   12520:	bl	1137c <dcgettext@plt>
   12524:	movw	r4, #43148	; 0xa88c
   12528:	movt	r4, #2
   1252c:	mov	r3, r4
   12530:	movw	r2, #44876	; 0xaf4c
   12534:	movt	r2, #2
   12538:	mov	r1, r0
   1253c:	mov	r0, #1
   12540:	bl	11538 <__printf_chk@plt>
   12544:	mov	r2, #5
   12548:	movw	r1, #45036	; 0xafec
   1254c:	movt	r1, #2
   12550:	mov	r0, #0
   12554:	bl	1137c <dcgettext@plt>
   12558:	mov	r1, r0
   1255c:	movw	r3, #45408	; 0xb160
   12560:	movt	r3, #2
   12564:	b	1241c <ftello64@plt+0xddc>
   12568:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1256c:	strd	r6, [sp, #8]
   12570:	strd	r8, [sp, #16]
   12574:	strd	sl, [sp, #24]
   12578:	str	lr, [sp, #32]
   1257c:	sub	sp, sp, #108	; 0x6c
   12580:	mov	r7, r0
   12584:	mov	r5, r1
   12588:	ldr	r0, [r1]
   1258c:	bl	1565c <ftello64@plt+0x401c>
   12590:	movw	r1, #43636	; 0xaa74
   12594:	movt	r1, #2
   12598:	mov	r0, #6
   1259c:	bl	11598 <setlocale@plt>
   125a0:	movw	r4, #44920	; 0xaf78
   125a4:	movt	r4, #2
   125a8:	movw	r1, #45100	; 0xb02c
   125ac:	movt	r1, #2
   125b0:	mov	r0, r4
   125b4:	bl	115f8 <bindtextdomain@plt>
   125b8:	mov	r0, r4
   125bc:	bl	113ac <textdomain@plt>
   125c0:	movw	r0, #21236	; 0x52f4
   125c4:	movt	r0, #1
   125c8:	bl	2a698 <ftello64@plt+0x19058>
   125cc:	movw	sl, #42684	; 0xa6bc
   125d0:	movt	sl, #2
   125d4:	add	r8, sl, #76	; 0x4c
   125d8:	movw	r6, #45216	; 0xb0a0
   125dc:	movt	r6, #2
   125e0:	movw	r9, #49648	; 0xc1f0
   125e4:	movt	r9, #3
   125e8:	mov	r4, #0
   125ec:	str	r4, [sp]
   125f0:	mov	r3, r8
   125f4:	mov	r2, r6
   125f8:	mov	r1, r5
   125fc:	mov	r0, r7
   12600:	bl	1149c <getopt_long@plt>
   12604:	cmn	r0, #1
   12608:	beq	12b48 <ftello64@plt+0x1508>
   1260c:	add	r0, r0, #3
   12610:	cmp	r0, #122	; 0x7a
   12614:	ldrls	pc, [pc, r0, lsl #2]
   12618:	b	12808 <ftello64@plt+0x11c8>
   1261c:	andeq	r2, r1, ip, ror #21
   12620:	andeq	r2, r1, r4, ror #21
   12624:	andeq	r2, r1, r8, lsl #16
   12628:	andeq	r2, r1, r8, lsl #16
   1262c:	andeq	r2, r1, r8, lsl #16
   12630:	andeq	r2, r1, r8, lsl #16
   12634:	andeq	r2, r1, r8, lsl #16
   12638:	andeq	r2, r1, r8, lsl #16
   1263c:	andeq	r2, r1, r8, lsl #16
   12640:	andeq	r2, r1, r8, lsl #16
   12644:	andeq	r2, r1, r8, lsl #16
   12648:	andeq	r2, r1, r8, lsl #16
   1264c:	andeq	r2, r1, r8, lsl #16
   12650:	muleq	r1, r4, sl
   12654:	andeq	r2, r1, r8, lsl #16
   12658:	andeq	r2, r1, r8, lsl #16
   1265c:	andeq	r2, r1, r8, lsl #16
   12660:	andeq	r2, r1, r8, lsl #16
   12664:	andeq	r2, r1, r8, lsl #16
   12668:	andeq	r2, r1, r8, lsl #16
   1266c:	andeq	r2, r1, r8, lsl #16
   12670:	andeq	r2, r1, r8, lsl #16
   12674:	andeq	r2, r1, r8, lsl #16
   12678:	andeq	r2, r1, r8, lsl #16
   1267c:	andeq	r2, r1, r8, lsl #16
   12680:	andeq	r2, r1, r8, lsl #16
   12684:	andeq	r2, r1, r8, lsl #16
   12688:	andeq	r2, r1, r8, lsl #16
   1268c:	andeq	r2, r1, r8, lsl #16
   12690:	andeq	r2, r1, r8, lsl #16
   12694:	andeq	r2, r1, r8, lsl #16
   12698:	andeq	r2, r1, r8, lsl #16
   1269c:	andeq	r2, r1, r8, lsl #16
   126a0:	andeq	r2, r1, r8, lsl #16
   126a4:	andeq	r2, r1, r8, lsl #16
   126a8:	andeq	r2, r1, r8, lsl #16
   126ac:	andeq	r2, r1, r8, lsl #16
   126b0:	andeq	r2, r1, r8, lsl #16
   126b4:	andeq	r2, r1, r8, lsl #16
   126b8:	andeq	r2, r1, r8, lsl #16
   126bc:	andeq	r2, r1, r8, lsl #16
   126c0:	andeq	r2, r1, r8, lsl #16
   126c4:	andeq	r2, r1, r8, lsl #16
   126c8:	andeq	r2, r1, r8, lsl #16
   126cc:	andeq	r2, r1, r8, lsl #16
   126d0:	andeq	r2, r1, r8, lsl #16
   126d4:	andeq	r2, r1, r8, lsl #16
   126d8:	andeq	r2, r1, r8, lsl #16
   126dc:	andeq	r2, r1, r8, lsl #16
   126e0:	andeq	r2, r1, r8, lsl #16
   126e4:	andeq	r2, r1, r8, lsl #16
   126e8:	andeq	r2, r1, r8, lsl #16
   126ec:	andeq	r2, r1, r8, lsl #16
   126f0:	andeq	r2, r1, r8, lsl #16
   126f4:	andeq	r2, r1, r8, lsl #16
   126f8:	andeq	r2, r1, r8, lsl #16
   126fc:	andeq	r2, r1, r8, lsl #16
   12700:	andeq	r2, r1, r8, lsl #16
   12704:	andeq	r2, r1, r8, lsl #16
   12708:	andeq	r2, r1, r8, lsl #16
   1270c:	andeq	r2, r1, r8, lsl #16
   12710:	andeq	r2, r1, r8, lsl #16
   12714:	andeq	r2, r1, r8, lsl #16
   12718:	andeq	r2, r1, r8, lsl #16
   1271c:	andeq	r2, r1, r8, lsl #16
   12720:	andeq	r2, r1, r8, lsl #16
   12724:	andeq	r2, r1, r8, lsl #16
   12728:	andeq	r2, r1, r8, lsl #16
   1272c:	ldrdeq	r2, [r1], -r0
   12730:	andeq	r2, r1, r8, lsl #16
   12734:	andeq	r2, r1, r8, lsl #16
   12738:	andeq	r2, r1, r8, lsl #16
   1273c:	andeq	r2, r1, r8, lsl #16
   12740:	andeq	r2, r1, r4, ror #19
   12744:	andeq	r2, r1, r0, lsl r8
   12748:	andeq	r2, r1, r8, lsl #16
   1274c:	andeq	r2, r1, r8, lsl #16
   12750:	andeq	r2, r1, r8, lsl #16
   12754:	andeq	r2, r1, r8, lsl #16
   12758:	andeq	r2, r1, r8, lsl #16
   1275c:	strdeq	r2, [r1], -ip
   12760:	andeq	r2, r1, r8, lsl #16
   12764:	andeq	r2, r1, r0, lsl sl
   12768:	andeq	r2, r1, r8, lsl #16
   1276c:	andeq	r2, r1, r8, lsl #16
   12770:	andeq	r2, r1, r4, lsr #20
   12774:	andeq	r2, r1, r8, lsr sl
   12778:	andeq	r2, r1, r0, asr sl
   1277c:	andeq	r2, r1, r8, lsl #16
   12780:	andeq	r2, r1, r8, lsl #16
   12784:	andeq	r2, r1, r4, ror #20
   12788:	andeq	r2, r1, r8, lsl #16
   1278c:	andeq	r2, r1, r8, lsl #16
   12790:	andeq	r2, r1, r8, lsl #16
   12794:	andeq	r2, r1, r8, lsl #16
   12798:	andeq	r2, r1, r8, lsl #16
   1279c:	andeq	r2, r1, r8, lsl #16
   127a0:	andeq	r2, r1, r8, lsl #16
   127a4:	andeq	r2, r1, r8, lsl #16
   127a8:	andeq	r2, r1, r8, lsl #16
   127ac:	andeq	r2, r1, r8, lsl #16
   127b0:	andeq	r2, r1, r4, lsr #16
   127b4:	andeq	r2, r1, r8, lsl #16
   127b8:	andeq	r2, r1, r8, lsl #16
   127bc:	andeq	r2, r1, r8, lsl #16
   127c0:	andeq	r2, r1, r8, lsr r8
   127c4:	andeq	r2, r1, ip, asr #16
   127c8:	andeq	r2, r1, r8, lsl #16
   127cc:	strdeq	r2, [r1], -r0
   127d0:	andeq	r2, r1, r8, lsl #16
   127d4:	andeq	r2, r1, r8, lsl #16
   127d8:	andeq	r2, r1, r8, lsl #16
   127dc:	andeq	r2, r1, r8, lsl #16
   127e0:	andeq	r2, r1, r8, lsl #16
   127e4:	andeq	r2, r1, r4, lsl #18
   127e8:	andeq	r2, r1, r8, lsl #16
   127ec:	andeq	r2, r1, r8, lsl #16
   127f0:	andeq	r2, r1, r8, lsl r9
   127f4:	andeq	r2, r1, r8, lsl #16
   127f8:	andeq	r2, r1, ip, ror #11
   127fc:	andeq	r2, r1, r8, lsl #16
   12800:	andeq	r2, r1, r8, lsl #16
   12804:	andeq	r2, r1, ip, lsr #18
   12808:	mov	r0, #1
   1280c:	bl	12130 <ftello64@plt+0xaf0>
   12810:	movw	r3, #49516	; 0xc16c
   12814:	movt	r3, #3
   12818:	mov	r2, #0
   1281c:	strb	r2, [r3]
   12820:	b	125e8 <ftello64@plt+0xfa8>
   12824:	movw	r3, #49656	; 0xc1f8
   12828:	movt	r3, #3
   1282c:	ldr	r2, [r9]
   12830:	str	r2, [r3, #516]	; 0x204
   12834:	b	125e8 <ftello64@plt+0xfa8>
   12838:	movw	r3, #49656	; 0xc1f8
   1283c:	movt	r3, #3
   12840:	mov	r2, #1
   12844:	strb	r2, [r3]
   12848:	b	125e8 <ftello64@plt+0xfa8>
   1284c:	movw	r3, #43636	; 0xaa74
   12850:	movt	r3, #2
   12854:	str	r3, [sp]
   12858:	add	r3, sp, #80	; 0x50
   1285c:	mov	r2, #0
   12860:	mov	r1, r2
   12864:	ldr	r0, [r9]
   12868:	bl	27640 <ftello64@plt+0x16000>
   1286c:	cmp	r0, #0
   12870:	bne	128b4 <ftello64@plt+0x1274>
   12874:	ldr	ip, [sp, #80]	; 0x50
   12878:	subs	r3, ip, #1
   1287c:	str	r3, [sp, #16]
   12880:	ldr	r2, [sp, #84]	; 0x54
   12884:	sbc	r3, r2, #0
   12888:	str	r3, [sp, #20]
   1288c:	mvn	r0, #-2147483647	; 0x80000001
   12890:	mov	r1, #0
   12894:	ldrd	r2, [sp, #16]
   12898:	cmp	r3, r1
   1289c:	cmpeq	r2, r0
   128a0:	bhi	128b4 <ftello64@plt+0x1274>
   128a4:	movw	r2, #49516	; 0xc16c
   128a8:	movt	r2, #3
   128ac:	str	ip, [r2, #4]
   128b0:	b	125e8 <ftello64@plt+0xfa8>
   128b4:	mov	r2, #5
   128b8:	movw	r1, #45124	; 0xb044
   128bc:	movt	r1, #2
   128c0:	mov	r0, #0
   128c4:	bl	1137c <dcgettext@plt>
   128c8:	mov	r4, r0
   128cc:	movw	r3, #49648	; 0xc1f0
   128d0:	movt	r3, #3
   128d4:	ldr	r0, [r3]
   128d8:	bl	18650 <ftello64@plt+0x7010>
   128dc:	mov	r3, r0
   128e0:	mov	r2, r4
   128e4:	mov	r1, #0
   128e8:	mov	r0, #1
   128ec:	bl	11424 <error@plt>
   128f0:	movw	r3, #49656	; 0xc1f8
   128f4:	movt	r3, #3
   128f8:	ldr	r2, [r9]
   128fc:	str	r2, [r3, #520]	; 0x208
   12900:	b	125e8 <ftello64@plt+0xfa8>
   12904:	movw	r3, #49656	; 0xc1f8
   12908:	movt	r3, #3
   1290c:	ldr	r2, [r9]
   12910:	str	r2, [r3, #524]	; 0x20c
   12914:	b	125e8 <ftello64@plt+0xfa8>
   12918:	movw	r3, #49656	; 0xc1f8
   1291c:	movt	r3, #3
   12920:	mov	r2, #1
   12924:	strb	r2, [r3, #528]	; 0x210
   12928:	b	125e8 <ftello64@plt+0xfa8>
   1292c:	movw	r3, #43636	; 0xaa74
   12930:	movt	r3, #2
   12934:	str	r3, [sp]
   12938:	add	r3, sp, #80	; 0x50
   1293c:	mov	r2, #0
   12940:	mov	r1, r2
   12944:	ldr	r0, [r9]
   12948:	bl	27640 <ftello64@plt+0x16000>
   1294c:	cmp	r0, #0
   12950:	bne	12994 <ftello64@plt+0x1354>
   12954:	ldr	ip, [sp, #80]	; 0x50
   12958:	subs	r3, ip, #1
   1295c:	str	r3, [sp, #24]
   12960:	ldr	r2, [sp, #84]	; 0x54
   12964:	sbc	r3, r2, #0
   12968:	str	r3, [sp, #28]
   1296c:	mvn	r0, #-2147483647	; 0x80000001
   12970:	mov	r1, #0
   12974:	ldrd	r2, [sp, #24]
   12978:	cmp	r3, r1
   1297c:	cmpeq	r2, r0
   12980:	bhi	12994 <ftello64@plt+0x1354>
   12984:	movw	r2, #49516	; 0xc16c
   12988:	movt	r2, #3
   1298c:	str	ip, [r2, #8]
   12990:	b	125e8 <ftello64@plt+0xfa8>
   12994:	mov	r2, #5
   12998:	movw	r1, #45148	; 0xb05c
   1299c:	movt	r1, #2
   129a0:	mov	r0, #0
   129a4:	bl	1137c <dcgettext@plt>
   129a8:	mov	r4, r0
   129ac:	movw	r3, #49648	; 0xc1f0
   129b0:	movt	r3, #3
   129b4:	ldr	r0, [r3]
   129b8:	bl	18650 <ftello64@plt+0x7010>
   129bc:	mov	r3, r0
   129c0:	mov	r2, r4
   129c4:	mov	r1, #0
   129c8:	mov	r0, #1
   129cc:	bl	11424 <error@plt>
   129d0:	movw	r3, #49656	; 0xc1f8
   129d4:	movt	r3, #3
   129d8:	mov	r2, #1
   129dc:	strb	r2, [r3, #529]	; 0x211
   129e0:	b	125e8 <ftello64@plt+0xfa8>
   129e4:	ldr	r0, [r9]
   129e8:	movw	r3, #49516	; 0xc16c
   129ec:	movt	r3, #3
   129f0:	str	r0, [r3, #12]
   129f4:	bl	11974 <ftello64@plt+0x334>
   129f8:	b	125e8 <ftello64@plt+0xfa8>
   129fc:	movw	r3, #49516	; 0xc16c
   12a00:	movt	r3, #3
   12a04:	ldr	r2, [r9]
   12a08:	str	r2, [r3, #16]
   12a0c:	b	125e8 <ftello64@plt+0xfa8>
   12a10:	movw	r3, #49656	; 0xc1f8
   12a14:	movt	r3, #3
   12a18:	mov	r2, #2
   12a1c:	str	r2, [r3, #532]	; 0x214
   12a20:	b	125e8 <ftello64@plt+0xfa8>
   12a24:	movw	r3, #49656	; 0xc1f8
   12a28:	movt	r3, #3
   12a2c:	mov	r2, #1
   12a30:	strb	r2, [r3, #536]	; 0x218
   12a34:	b	125e8 <ftello64@plt+0xfa8>
   12a38:	ldr	r0, [r9]
   12a3c:	movw	r3, #49656	; 0xc1f8
   12a40:	movt	r3, #3
   12a44:	str	r0, [r3, #540]	; 0x21c
   12a48:	bl	11974 <ftello64@plt+0x334>
   12a4c:	b	125e8 <ftello64@plt+0xfa8>
   12a50:	movw	r3, #49656	; 0xc1f8
   12a54:	movt	r3, #3
   12a58:	mov	r2, #3
   12a5c:	str	r2, [r3, #532]	; 0x214
   12a60:	b	125e8 <ftello64@plt+0xfa8>
   12a64:	ldr	r0, [r9]
   12a68:	movw	r4, #49656	; 0xc1f8
   12a6c:	movt	r4, #3
   12a70:	str	r0, [r4, #832]	; 0x340
   12a74:	bl	11974 <ftello64@plt+0x334>
   12a78:	ldr	r3, [r4, #832]	; 0x340
   12a7c:	ldrb	r3, [r3]
   12a80:	cmp	r3, #0
   12a84:	bne	125e8 <ftello64@plt+0xfa8>
   12a88:	mov	r2, #0
   12a8c:	str	r2, [r4, #832]	; 0x340
   12a90:	b	125e8 <ftello64@plt+0xfa8>
   12a94:	mov	r3, #1
   12a98:	str	r3, [sp, #8]
   12a9c:	movw	r3, #49540	; 0xc184
   12aa0:	movt	r3, #3
   12aa4:	ldr	r3, [r3]
   12aa8:	str	r3, [sp, #4]
   12aac:	mov	r3, #4
   12ab0:	str	r3, [sp]
   12ab4:	add	r3, sl, #56	; 0x38
   12ab8:	add	r2, sl, #64	; 0x40
   12abc:	ldr	r1, [r9]
   12ac0:	movw	r0, #45172	; 0xb074
   12ac4:	movt	r0, #2
   12ac8:	bl	151cc <ftello64@plt+0x3b8c>
   12acc:	movw	r3, #49656	; 0xc1f8
   12ad0:	movt	r3, #3
   12ad4:	add	r0, sl, r0, lsl #2
   12ad8:	ldr	r2, [r0, #56]	; 0x38
   12adc:	str	r2, [r3, #532]	; 0x214
   12ae0:	b	125e8 <ftello64@plt+0xfa8>
   12ae4:	mov	r0, #0
   12ae8:	bl	12130 <ftello64@plt+0xaf0>
   12aec:	movw	r3, #49644	; 0xc1ec
   12af0:	movt	r3, #3
   12af4:	ldr	r5, [r3]
   12af8:	movw	r3, #49536	; 0xc180
   12afc:	movt	r3, #3
   12b00:	ldr	r6, [r3]
   12b04:	movw	r1, #45184	; 0xb080
   12b08:	movt	r1, #2
   12b0c:	movw	r0, #45204	; 0xb094
   12b10:	movt	r0, #2
   12b14:	bl	16194 <ftello64@plt+0x4b54>
   12b18:	mov	r4, #0
   12b1c:	str	r4, [sp, #4]
   12b20:	str	r0, [sp]
   12b24:	mov	r3, r6
   12b28:	movw	r2, #44916	; 0xaf74
   12b2c:	movt	r2, #2
   12b30:	movw	r1, #43148	; 0xa88c
   12b34:	movt	r1, #2
   12b38:	mov	r0, r5
   12b3c:	bl	26e80 <ftello64@plt+0x15840>
   12b40:	mov	r0, r4
   12b44:	bl	114b4 <exit@plt>
   12b48:	movw	r3, #49624	; 0xc1d8
   12b4c:	movt	r3, #3
   12b50:	ldr	r3, [r3]
   12b54:	cmp	r3, r7
   12b58:	beq	12bd8 <ftello64@plt+0x1598>
   12b5c:	movw	r2, #49516	; 0xc16c
   12b60:	movt	r2, #3
   12b64:	ldrb	r2, [r2]
   12b68:	cmp	r2, #0
   12b6c:	beq	12c68 <ftello64@plt+0x1628>
   12b70:	sub	r0, r7, r3
   12b74:	movw	r4, #49656	; 0xc1f8
   12b78:	movt	r4, #3
   12b7c:	str	r0, [r4, #1136]	; 0x470
   12b80:	mov	r1, #4
   12b84:	bl	270d8 <ftello64@plt+0x15a98>
   12b88:	str	r0, [r4, #1124]	; 0x464
   12b8c:	mov	r1, #8
   12b90:	ldr	r0, [r4, #1136]	; 0x470
   12b94:	bl	270d8 <ftello64@plt+0x15a98>
   12b98:	str	r0, [r4, #1128]	; 0x468
   12b9c:	mov	r1, #8
   12ba0:	ldr	r0, [r4, #1136]	; 0x470
   12ba4:	bl	270d8 <ftello64@plt+0x15a98>
   12ba8:	str	r0, [r4, #1132]	; 0x46c
   12bac:	ldr	r7, [r4, #1136]	; 0x470
   12bb0:	cmp	r7, #0
   12bb4:	ble	12d00 <ftello64@plt+0x16c0>
   12bb8:	ldr	r8, [r4, #1124]	; 0x464
   12bbc:	mov	r4, #0
   12bc0:	movw	r6, #49624	; 0xc1d8
   12bc4:	movt	r6, #3
   12bc8:	mov	r9, r4
   12bcc:	movw	sl, #43120	; 0xa870
   12bd0:	movt	sl, #2
   12bd4:	b	12c38 <ftello64@plt+0x15f8>
   12bd8:	mov	r0, #4
   12bdc:	bl	26f58 <ftello64@plt+0x15918>
   12be0:	movw	r4, #49656	; 0xc1f8
   12be4:	movt	r4, #3
   12be8:	str	r0, [r4, #1124]	; 0x464
   12bec:	mov	r0, #8
   12bf0:	bl	26f58 <ftello64@plt+0x15918>
   12bf4:	str	r0, [r4, #1128]	; 0x468
   12bf8:	mov	r0, #8
   12bfc:	bl	26f58 <ftello64@plt+0x15918>
   12c00:	str	r0, [r4, #1132]	; 0x46c
   12c04:	mov	r3, #1
   12c08:	str	r3, [r4, #1136]	; 0x470
   12c0c:	ldr	r3, [r4, #1124]	; 0x464
   12c10:	mov	r2, #0
   12c14:	str	r2, [r3]
   12c18:	b	12d00 <ftello64@plt+0x16c0>
   12c1c:	str	r9, [r8, r4, lsl #2]
   12c20:	ldr	r3, [r6]
   12c24:	add	r3, r3, #1
   12c28:	str	r3, [r6]
   12c2c:	add	r4, r4, #1
   12c30:	cmp	r4, r7
   12c34:	bge	12d00 <ftello64@plt+0x16c0>
   12c38:	ldr	r3, [r6]
   12c3c:	ldr	fp, [r5, r3, lsl #2]
   12c40:	ldrb	r3, [fp]
   12c44:	cmp	r3, #0
   12c48:	beq	12c1c <ftello64@plt+0x15dc>
   12c4c:	mov	r1, sl
   12c50:	mov	r0, fp
   12c54:	bl	112b0 <strcmp@plt>
   12c58:	cmp	r0, #0
   12c5c:	strne	fp, [r8, r4, lsl #2]
   12c60:	bne	12c20 <ftello64@plt+0x15e0>
   12c64:	b	12c1c <ftello64@plt+0x15dc>
   12c68:	movw	r4, #49656	; 0xc1f8
   12c6c:	movt	r4, #3
   12c70:	mov	r3, #1
   12c74:	str	r3, [r4, #1136]	; 0x470
   12c78:	mov	r0, #4
   12c7c:	bl	26f58 <ftello64@plt+0x15918>
   12c80:	str	r0, [r4, #1124]	; 0x464
   12c84:	mov	r0, #8
   12c88:	bl	26f58 <ftello64@plt+0x15918>
   12c8c:	str	r0, [r4, #1128]	; 0x468
   12c90:	mov	r0, #8
   12c94:	bl	26f58 <ftello64@plt+0x15918>
   12c98:	str	r0, [r4, #1132]	; 0x46c
   12c9c:	movw	r3, #49624	; 0xc1d8
   12ca0:	movt	r3, #3
   12ca4:	ldr	r3, [r3]
   12ca8:	ldr	r4, [r5, r3, lsl #2]
   12cac:	ldrb	r3, [r4]
   12cb0:	cmp	r3, #0
   12cb4:	beq	12cd0 <ftello64@plt+0x1690>
   12cb8:	movw	r1, #43120	; 0xa870
   12cbc:	movt	r1, #2
   12cc0:	mov	r0, r4
   12cc4:	bl	112b0 <strcmp@plt>
   12cc8:	cmp	r0, #0
   12ccc:	bne	12d58 <ftello64@plt+0x1718>
   12cd0:	movw	r3, #49656	; 0xc1f8
   12cd4:	movt	r3, #3
   12cd8:	ldr	r3, [r3, #1124]	; 0x464
   12cdc:	mov	r2, #0
   12ce0:	str	r2, [r3]
   12ce4:	movw	r2, #49624	; 0xc1d8
   12ce8:	movt	r2, #3
   12cec:	ldr	r3, [r2]
   12cf0:	add	r3, r3, #1
   12cf4:	str	r3, [r2]
   12cf8:	cmp	r3, r7
   12cfc:	blt	12d6c <ftello64@plt+0x172c>
   12d00:	movw	r3, #49656	; 0xc1f8
   12d04:	movt	r3, #3
   12d08:	ldr	r3, [r3, #532]	; 0x214
   12d0c:	cmp	r3, #0
   12d10:	bne	12d38 <ftello64@plt+0x16f8>
   12d14:	movw	r3, #49516	; 0xc16c
   12d18:	movt	r3, #3
   12d1c:	ldrb	r3, [r3]
   12d20:	cmp	r3, #0
   12d24:	movne	r2, #1
   12d28:	moveq	r2, #2
   12d2c:	movw	r3, #49656	; 0xc1f8
   12d30:	movt	r3, #3
   12d34:	str	r2, [r3, #532]	; 0x214
   12d38:	movw	r3, #49656	; 0xc1f8
   12d3c:	movt	r3, #3
   12d40:	ldrb	r3, [r3]
   12d44:	cmp	r3, #0
   12d48:	beq	12e60 <ftello64@plt+0x1820>
   12d4c:	ldr	r5, [pc, #4064]	; 13d34 <ftello64@plt+0x26f4>
   12d50:	mov	r4, #0
   12d54:	b	12e40 <ftello64@plt+0x1800>
   12d58:	movw	r3, #49656	; 0xc1f8
   12d5c:	movt	r3, #3
   12d60:	ldr	r3, [r3, #1124]	; 0x464
   12d64:	str	r4, [r3]
   12d68:	b	12ce4 <ftello64@plt+0x16a4>
   12d6c:	movw	r2, #49644	; 0xc1ec
   12d70:	movt	r2, #3
   12d74:	ldr	r2, [r2]
   12d78:	movw	r1, #45244	; 0xb0bc
   12d7c:	movt	r1, #2
   12d80:	ldr	r0, [r5, r3, lsl #2]
   12d84:	bl	154bc <ftello64@plt+0x3e7c>
   12d88:	cmp	r0, #0
   12d8c:	beq	12df4 <ftello64@plt+0x17b4>
   12d90:	movw	r2, #49624	; 0xc1d8
   12d94:	movt	r2, #3
   12d98:	ldr	r3, [r2]
   12d9c:	add	r3, r3, #1
   12da0:	str	r3, [r2]
   12da4:	cmp	r3, r7
   12da8:	bge	12d00 <ftello64@plt+0x16c0>
   12dac:	mov	r2, #5
   12db0:	movw	r1, #45248	; 0xb0c0
   12db4:	movt	r1, #2
   12db8:	mov	r0, #0
   12dbc:	bl	1137c <dcgettext@plt>
   12dc0:	mov	r4, r0
   12dc4:	movw	r3, #49624	; 0xc1d8
   12dc8:	movt	r3, #3
   12dcc:	ldr	r3, [r3]
   12dd0:	ldr	r0, [r5, r3, lsl #2]
   12dd4:	bl	18650 <ftello64@plt+0x7010>
   12dd8:	mov	r3, r0
   12ddc:	mov	r2, r4
   12de0:	mov	r1, #0
   12de4:	mov	r0, r1
   12de8:	bl	11424 <error@plt>
   12dec:	mov	r0, #1
   12df0:	bl	12130 <ftello64@plt+0xaf0>
   12df4:	bl	114e4 <__errno_location@plt>
   12df8:	ldr	r4, [r0]
   12dfc:	movw	r3, #49624	; 0xc1d8
   12e00:	movt	r3, #3
   12e04:	ldr	r3, [r3]
   12e08:	ldr	r2, [r5, r3, lsl #2]
   12e0c:	mov	r1, #3
   12e10:	mov	r0, #0
   12e14:	bl	18484 <ftello64@plt+0x6e44>
   12e18:	mov	r3, r0
   12e1c:	movw	r2, #45168	; 0xb070
   12e20:	movt	r2, #2
   12e24:	mov	r1, r4
   12e28:	mov	r0, #1
   12e2c:	bl	11424 <error@plt>
   12e30:	strb	r3, [r5, #1]!
   12e34:	add	r4, r4, #1
   12e38:	cmp	r4, #256	; 0x100
   12e3c:	beq	12e60 <ftello64@plt+0x1820>
   12e40:	add	r3, r4, #128	; 0x80
   12e44:	cmp	r3, #384	; 0x180
   12e48:	movcs	r3, r4
   12e4c:	bcs	12e30 <ftello64@plt+0x17f0>
   12e50:	bl	11478 <__ctype_toupper_loc@plt>
   12e54:	ldr	r3, [r0]
   12e58:	ldr	r3, [r3, r4, lsl #2]
   12e5c:	b	12e30 <ftello64@plt+0x17f0>
   12e60:	movw	r3, #49656	; 0xc1f8
   12e64:	movt	r3, #3
   12e68:	ldr	r3, [r3, #540]	; 0x21c
   12e6c:	cmp	r3, #0
   12e70:	beq	12e94 <ftello64@plt+0x1854>
   12e74:	ldrb	r3, [r3]
   12e78:	cmp	r3, #0
   12e7c:	bne	12ee8 <ftello64@plt+0x18a8>
   12e80:	movw	r3, #49656	; 0xc1f8
   12e84:	movt	r3, #3
   12e88:	mov	r2, #0
   12e8c:	str	r2, [r3, #540]	; 0x21c
   12e90:	b	12ef0 <ftello64@plt+0x18b0>
   12e94:	movw	r3, #49516	; 0xc16c
   12e98:	movt	r3, #3
   12e9c:	ldrb	r3, [r3]
   12ea0:	cmp	r3, #0
   12ea4:	beq	12ed4 <ftello64@plt+0x1894>
   12ea8:	movw	r3, #49656	; 0xc1f8
   12eac:	movt	r3, #3
   12eb0:	ldrb	r3, [r3, #528]	; 0x210
   12eb4:	cmp	r3, #0
   12eb8:	bne	12ed4 <ftello64@plt+0x1894>
   12ebc:	movw	r3, #49656	; 0xc1f8
   12ec0:	movt	r3, #3
   12ec4:	movw	r2, #45268	; 0xb0d4
   12ec8:	movt	r2, #2
   12ecc:	str	r2, [r3, #540]	; 0x21c
   12ed0:	b	12ee8 <ftello64@plt+0x18a8>
   12ed4:	movw	r3, #49656	; 0xc1f8
   12ed8:	movt	r3, #3
   12edc:	movw	r2, #43360	; 0xa960
   12ee0:	movt	r2, #2
   12ee4:	str	r2, [r3, #540]	; 0x21c
   12ee8:	ldr	r0, [pc, #3656]	; 13d38 <ftello64@plt+0x26f8>
   12eec:	bl	11bec <ftello64@plt+0x5ac>
   12ef0:	movw	r3, #49656	; 0xc1f8
   12ef4:	movt	r3, #3
   12ef8:	ldr	r3, [r3, #832]	; 0x340
   12efc:	cmp	r3, #0
   12f00:	beq	12f24 <ftello64@plt+0x18e4>
   12f04:	movw	r4, #49656	; 0xc1f8
   12f08:	movt	r4, #3
   12f0c:	add	r0, r4, #832	; 0x340
   12f10:	bl	11bec <ftello64@plt+0x5ac>
   12f14:	ldr	r0, [r4, #516]	; 0x204
   12f18:	cmp	r0, #0
   12f1c:	beq	12fb4 <ftello64@plt+0x1974>
   12f20:	b	12f38 <ftello64@plt+0x18f8>
   12f24:	movw	r3, #49656	; 0xc1f8
   12f28:	movt	r3, #3
   12f2c:	ldr	r0, [r3, #516]	; 0x204
   12f30:	cmp	r0, #0
   12f34:	beq	13074 <ftello64@plt+0x1a34>
   12f38:	add	r1, sp, #80	; 0x50
   12f3c:	bl	11cac <ftello64@plt+0x66c>
   12f40:	mov	r2, #256	; 0x100
   12f44:	mov	r1, #1
   12f48:	ldr	r0, [pc, #3564]	; 13d3c <ftello64@plt+0x26fc>
   12f4c:	bl	11520 <memset@plt>
   12f50:	ldr	r0, [sp, #80]	; 0x50
   12f54:	ldr	ip, [sp, #84]	; 0x54
   12f58:	cmp	r0, ip
   12f5c:	bcs	12f84 <ftello64@plt+0x1944>
   12f60:	mov	r2, r0
   12f64:	movw	r1, #49656	; 0xc1f8
   12f68:	movt	r1, #3
   12f6c:	mov	lr, #0
   12f70:	ldrb	r3, [r2], #1
   12f74:	add	r3, r1, r3
   12f78:	strb	lr, [r3, #1140]	; 0x474
   12f7c:	cmp	r2, ip
   12f80:	bne	12f70 <ftello64@plt+0x1930>
   12f84:	movw	r3, #49516	; 0xc16c
   12f88:	movt	r3, #3
   12f8c:	ldrb	r3, [r3]
   12f90:	cmp	r3, #0
   12f94:	bne	12fb0 <ftello64@plt+0x1970>
   12f98:	movw	r3, #49656	; 0xc1f8
   12f9c:	movt	r3, #3
   12fa0:	mov	r2, #0
   12fa4:	strb	r2, [r3, #1172]	; 0x494
   12fa8:	strb	r2, [r3, #1149]	; 0x47d
   12fac:	strb	r2, [r3, #1150]	; 0x47e
   12fb0:	bl	15404 <ftello64@plt+0x3dc4>
   12fb4:	movw	r3, #49656	; 0xc1f8
   12fb8:	movt	r3, #3
   12fbc:	ldr	r0, [r3, #520]	; 0x208
   12fc0:	cmp	r0, #0
   12fc4:	beq	12fec <ftello64@plt+0x19ac>
   12fc8:	mov	r4, r3
   12fcc:	add	r1, r3, #1392	; 0x570
   12fd0:	add	r1, r1, #4
   12fd4:	bl	11da0 <ftello64@plt+0x760>
   12fd8:	ldr	r3, [r4, #1404]	; 0x57c
   12fdc:	cmp	r3, #0
   12fe0:	bne	12fec <ftello64@plt+0x19ac>
   12fe4:	mov	r2, #0
   12fe8:	str	r2, [r4, #520]	; 0x208
   12fec:	movw	r3, #49656	; 0xc1f8
   12ff0:	movt	r3, #3
   12ff4:	ldr	r0, [r3, #524]	; 0x20c
   12ff8:	cmp	r0, #0
   12ffc:	beq	13020 <ftello64@plt+0x19e0>
   13000:	mov	r4, r3
   13004:	add	r1, r3, #1408	; 0x580
   13008:	bl	11da0 <ftello64@plt+0x760>
   1300c:	ldr	r3, [r4, #1416]	; 0x588
   13010:	cmp	r3, #0
   13014:	bne	13020 <ftello64@plt+0x19e0>
   13018:	mov	r2, #0
   1301c:	str	r2, [r4, #524]	; 0x20c
   13020:	movw	r3, #49656	; 0xc1f8
   13024:	movt	r3, #3
   13028:	mov	r2, #0
   1302c:	str	r2, [r3, #1420]	; 0x58c
   13030:	add	r1, r3, #1424	; 0x590
   13034:	mov	r4, #0
   13038:	mov	r5, #0
   1303c:	strd	r4, [r1]
   13040:	str	r2, [r3, #1432]	; 0x598
   13044:	str	r2, [r3, #1436]	; 0x59c
   13048:	ldr	r3, [r3, #1136]	; 0x470
   1304c:	cmp	r3, r2
   13050:	ble	13790 <ftello64@plt+0x2150>
   13054:	str	r2, [sp, #60]	; 0x3c
   13058:	movw	sl, #49656	; 0xc1f8
   1305c:	movt	sl, #3
   13060:	add	r3, sl, #1456	; 0x5b0
   13064:	add	r3, r3, #8
   13068:	str	r3, [sp, #64]	; 0x40
   1306c:	mov	r7, sl
   13070:	b	136ec <ftello64@plt+0x20ac>
   13074:	movw	r3, #49516	; 0xc16c
   13078:	movt	r3, #3
   1307c:	ldrb	r3, [r3]
   13080:	cmp	r3, #0
   13084:	beq	130bc <ftello64@plt+0x1a7c>
   13088:	bl	114a8 <__ctype_b_loc@plt>
   1308c:	ldr	ip, [pc, #3240]	; 13d3c <ftello64@plt+0x26fc>
   13090:	sub	r1, ip, #1
   13094:	add	ip, ip, #255	; 0xff
   13098:	mov	r2, #0
   1309c:	ldr	r3, [r0]
   130a0:	ldrh	r3, [r3, r2]
   130a4:	ubfx	r3, r3, #10, #1
   130a8:	strb	r3, [r1, #1]!
   130ac:	add	r2, r2, #2
   130b0:	cmp	r1, ip
   130b4:	bne	1309c <ftello64@plt+0x1a5c>
   130b8:	b	12fb4 <ftello64@plt+0x1974>
   130bc:	movw	r4, #49656	; 0xc1f8
   130c0:	movt	r4, #3
   130c4:	mov	r2, #256	; 0x100
   130c8:	mov	r1, #1
   130cc:	add	r0, r4, #1136	; 0x470
   130d0:	add	r0, r0, #4
   130d4:	bl	11520 <memset@plt>
   130d8:	mov	r3, #0
   130dc:	strb	r3, [r4, #1172]	; 0x494
   130e0:	strb	r3, [r4, #1149]	; 0x47d
   130e4:	strb	r3, [r4, #1150]	; 0x47e
   130e8:	b	12fb4 <ftello64@plt+0x1974>
   130ec:	sub	r2, r3, r6
   130f0:	str	r2, [sp, #44]	; 0x2c
   130f4:	cmp	r4, r3
   130f8:	bls	1368c <ftello64@plt+0x204c>
   130fc:	mov	sl, r3
   13100:	add	r3, r3, #1
   13104:	ldrb	r2, [sl]
   13108:	lsl	r2, r2, #1
   1310c:	ldrh	r2, [r1, r2]
   13110:	tst	r2, #8192	; 0x2000
   13114:	beq	1368c <ftello64@plt+0x204c>
   13118:	mov	sl, r3
   1311c:	cmp	r3, r0
   13120:	bne	130fc <ftello64@plt+0x1abc>
   13124:	b	1368c <ftello64@plt+0x204c>
   13128:	bl	11940 <ftello64@plt+0x300>
   1312c:	mov	r2, #5
   13130:	movw	r1, #45300	; 0xb0f4
   13134:	movt	r1, #2
   13138:	mov	r0, #0
   1313c:	bl	1137c <dcgettext@plt>
   13140:	mov	r4, r0
   13144:	movw	r3, #49656	; 0xc1f8
   13148:	movt	r3, #3
   1314c:	ldr	r0, [r3, #540]	; 0x21c
   13150:	bl	18650 <ftello64@plt+0x7010>
   13154:	mov	r3, r0
   13158:	mov	r2, r4
   1315c:	mov	r1, #0
   13160:	mov	r0, #1
   13164:	bl	11424 <error@plt>
   13168:	cmp	sl, r6
   1316c:	bcs	14dfc <ftello64@plt+0x37bc>
   13170:	ldrb	r3, [sl]
   13174:	add	r3, r9, r3
   13178:	ldrb	r3, [r3, #1140]	; 0x474
   1317c:	cmp	r3, #0
   13180:	addeq	r3, sl, #1
   13184:	moveq	r1, r6
   13188:	bne	131b8 <ftello64@plt+0x1b78>
   1318c:	mov	sl, r3
   13190:	cmp	r3, r1
   13194:	beq	13204 <ftello64@plt+0x1bc4>
   13198:	add	r3, r3, #1
   1319c:	ldrb	r2, [sl]
   131a0:	add	r2, r9, r2
   131a4:	ldrb	r2, [r2, #1140]	; 0x474
   131a8:	cmp	r2, #0
   131ac:	beq	1318c <ftello64@plt+0x1b4c>
   131b0:	cmp	sl, r6
   131b4:	bcs	132cc <ftello64@plt+0x1c8c>
   131b8:	ldrb	r3, [sl]
   131bc:	add	r3, r9, r3
   131c0:	ldrb	r3, [r3, #1140]	; 0x474
   131c4:	cmp	r3, #0
   131c8:	beq	132d4 <ftello64@plt+0x1c94>
   131cc:	add	r3, sl, #1
   131d0:	mov	r1, r6
   131d4:	mov	r2, r3
   131d8:	str	r3, [sp, #24]
   131dc:	cmp	r3, r1
   131e0:	beq	13518 <ftello64@plt+0x1ed8>
   131e4:	add	r3, r3, #1
   131e8:	ldrb	r2, [r2]
   131ec:	add	r2, r9, r2
   131f0:	ldrb	r2, [r2, #1140]	; 0x474
   131f4:	cmp	r2, #0
   131f8:	bne	131d4 <ftello64@plt+0x1b94>
   131fc:	b	13518 <ftello64@plt+0x1ed8>
   13200:	bl	11940 <ftello64@plt+0x300>
   13204:	cmp	r3, r6
   13208:	bne	131b0 <ftello64@plt+0x1b70>
   1320c:	ldr	sl, [sp, #32]
   13210:	ldr	r3, [sp, #40]	; 0x28
   13214:	ldr	r3, [r3, #4]
   13218:	str	r3, [sp, #32]
   1321c:	cmp	r3, sl
   13220:	bls	136a0 <ftello64@plt+0x2060>
   13224:	ldr	r3, [r9, #540]	; 0x21c
   13228:	cmp	r3, #0
   1322c:	beq	1328c <ftello64@plt+0x1c4c>
   13230:	ldr	r3, [sp, #32]
   13234:	sub	r2, r3, sl
   13238:	add	r3, r9, #1440	; 0x5a0
   1323c:	str	r3, [sp, #4]
   13240:	str	r2, [sp]
   13244:	mov	r3, #0
   13248:	mov	r1, sl
   1324c:	add	r0, r9, #544	; 0x220
   13250:	bl	262fc <ftello64@plt+0x14cbc>
   13254:	cmn	r0, #1
   13258:	beq	1327c <ftello64@plt+0x1c3c>
   1325c:	cmp	r0, #0
   13260:	beq	1312c <ftello64@plt+0x1aec>
   13264:	cmn	r0, #2
   13268:	beq	13128 <ftello64@plt+0x1ae8>
   1326c:	ldr	r3, [r9, #1448]	; 0x5a8
   13270:	ldr	r3, [r3]
   13274:	add	r3, sl, r3
   13278:	str	r3, [sp, #32]
   1327c:	ldr	r3, [sp, #32]
   13280:	cmp	sl, r3
   13284:	movcs	r6, r3
   13288:	bcs	132c4 <ftello64@plt+0x1c84>
   1328c:	bl	114a8 <__ctype_b_loc@plt>
   13290:	ldr	r1, [r0]
   13294:	ldr	r3, [sp, #32]
   13298:	mov	r6, r3
   1329c:	sub	r3, r3, #1
   132a0:	mov	r0, r3
   132a4:	ldrb	r2, [r3]
   132a8:	lsl	r2, r2, #1
   132ac:	ldrh	r2, [r1, r2]
   132b0:	tst	r2, #8192	; 0x2000
   132b4:	beq	132c4 <ftello64@plt+0x1c84>
   132b8:	cmp	sl, r3
   132bc:	bcc	13298 <ftello64@plt+0x1c58>
   132c0:	mov	r6, r0
   132c4:	str	sl, [sp, #16]
   132c8:	b	134bc <ftello64@plt+0x1e7c>
   132cc:	str	sl, [sp, #24]
   132d0:	b	14e08 <ftello64@plt+0x37c8>
   132d4:	str	sl, [sp, #24]
   132d8:	b	14e08 <ftello64@plt+0x37c8>
   132dc:	cmp	sl, r8
   132e0:	bls	13384 <ftello64@plt+0x1d44>
   132e4:	ldr	r4, [r9, #1424]	; 0x590
   132e8:	ldr	r5, [r9, #1428]	; 0x594
   132ec:	mov	r3, #0
   132f0:	str	r2, [sp, #36]	; 0x24
   132f4:	b	13310 <ftello64@plt+0x1cd0>
   132f8:	mov	r8, fp
   132fc:	sub	r3, r8, fp
   13300:	str	r3, [sp, #44]	; 0x2c
   13304:	ldr	r3, [sp, #36]	; 0x24
   13308:	cmp	r8, sl
   1330c:	bcs	13374 <ftello64@plt+0x1d34>
   13310:	ldrb	r2, [r8]
   13314:	cmp	r2, #10
   13318:	addne	r8, r8, #1
   1331c:	bne	13308 <ftello64@plt+0x1cc8>
   13320:	adds	r4, r4, #1
   13324:	adc	r5, r5, #0
   13328:	add	fp, r8, #1
   1332c:	ldr	r3, [sp, #40]	; 0x28
   13330:	ldr	r7, [r3, #4]
   13334:	cmp	fp, r7
   13338:	bcs	132f8 <ftello64@plt+0x1cb8>
   1333c:	bl	114a8 <__ctype_b_loc@plt>
   13340:	ldr	r1, [r0]
   13344:	mov	r3, fp
   13348:	mov	r8, r3
   1334c:	add	r3, r3, #1
   13350:	ldrb	r2, [r8]
   13354:	lsl	r2, r2, #1
   13358:	ldrh	r2, [r1, r2]
   1335c:	tst	r2, #8192	; 0x2000
   13360:	bne	132fc <ftello64@plt+0x1cbc>
   13364:	mov	r8, r3
   13368:	cmp	r3, r7
   1336c:	bne	13348 <ftello64@plt+0x1d08>
   13370:	b	132fc <ftello64@plt+0x1cbc>
   13374:	cmp	r3, #0
   13378:	beq	13384 <ftello64@plt+0x1d44>
   1337c:	str	r4, [r9, #1424]	; 0x590
   13380:	str	r5, [r9, #1428]	; 0x594
   13384:	cmp	sl, r8
   13388:	bcs	1354c <ftello64@plt+0x1f0c>
   1338c:	b	134b8 <ftello64@plt+0x1e78>
   13390:	mov	r2, #32
   13394:	ldr	r1, [sp, #64]	; 0x40
   13398:	ldr	r0, [r9, #1468]	; 0x5bc
   1339c:	bl	27120 <ftello64@plt+0x15ae0>
   133a0:	str	r0, [r9, #1468]	; 0x5bc
   133a4:	b	135a0 <ftello64@plt+0x1f60>
   133a8:	cmp	sl, r8
   133ac:	bls	13458 <ftello64@plt+0x1e18>
   133b0:	ldr	r5, [r9, #1424]	; 0x590
   133b4:	ldr	r7, [r9, #1428]	; 0x594
   133b8:	mov	r3, #0
   133bc:	str	r2, [sp, #36]	; 0x24
   133c0:	b	133d0 <ftello64@plt+0x1d90>
   133c4:	ldr	r3, [sp, #36]	; 0x24
   133c8:	cmp	r8, sl
   133cc:	bcs	13448 <ftello64@plt+0x1e08>
   133d0:	ldrb	r2, [r8]
   133d4:	cmp	r2, #10
   133d8:	addne	r8, r8, #1
   133dc:	bne	133c8 <ftello64@plt+0x1d88>
   133e0:	adds	r5, r5, #1
   133e4:	adc	r7, r7, #0
   133e8:	add	fp, r8, #1
   133ec:	ldr	r3, [sp, #40]	; 0x28
   133f0:	ldr	r8, [r3, #4]
   133f4:	cmp	fp, r8
   133f8:	bcs	1343c <ftello64@plt+0x1dfc>
   133fc:	bl	114a8 <__ctype_b_loc@plt>
   13400:	ldr	r0, [r0]
   13404:	mov	r3, fp
   13408:	mov	r2, r8
   1340c:	mov	r8, r3
   13410:	add	r3, r3, #1
   13414:	ldrb	r1, [r8]
   13418:	lsl	r1, r1, #1
   1341c:	ldrh	r1, [r0, r1]
   13420:	tst	r1, #8192	; 0x2000
   13424:	bne	133c4 <ftello64@plt+0x1d84>
   13428:	mov	r8, r3
   1342c:	cmp	r3, r2
   13430:	bne	1340c <ftello64@plt+0x1dcc>
   13434:	ldr	r3, [sp, #36]	; 0x24
   13438:	b	133c8 <ftello64@plt+0x1d88>
   1343c:	ldr	r3, [sp, #36]	; 0x24
   13440:	mov	r8, fp
   13444:	b	133c8 <ftello64@plt+0x1d88>
   13448:	cmp	r3, #0
   1344c:	beq	13458 <ftello64@plt+0x1e18>
   13450:	str	r5, [r9, #1424]	; 0x590
   13454:	str	r7, [r9, #1428]	; 0x594
   13458:	add	r3, r9, #1424	; 0x590
   1345c:	ldrd	r2, [r3]
   13460:	strd	r2, [r4, #16]
   13464:	ldrb	r3, [r9, #528]	; 0x210
   13468:	ldr	r2, [sp, #16]
   1346c:	cmp	fp, r2
   13470:	movne	r3, #0
   13474:	andeq	r3, r3, #1
   13478:	cmp	r3, #0
   1347c:	bne	135f4 <ftello64@plt+0x1fb4>
   13480:	ldrd	r2, [sp, #80]	; 0x50
   13484:	ldr	r1, [sp, #56]	; 0x38
   13488:	ldr	r0, [sp, #52]	; 0x34
   1348c:	strd	r2, [r1, r0]
   13490:	ldr	r3, [sp, #16]
   13494:	sub	r3, r3, sl
   13498:	str	r3, [r4, #8]
   1349c:	sub	sl, r6, sl
   134a0:	str	sl, [r4, #12]
   134a4:	ldr	r3, [sp, #60]	; 0x3c
   134a8:	str	r3, [r4, #24]
   134ac:	ldr	r3, [sp, #48]	; 0x30
   134b0:	add	r3, r3, #1
   134b4:	str	r3, [r9, #1420]	; 0x58c
   134b8:	ldr	sl, [sp, #24]
   134bc:	ldr	r3, [r9, #832]	; 0x340
   134c0:	cmp	r3, #0
   134c4:	beq	13168 <ftello64@plt+0x1b28>
   134c8:	sub	r2, r6, sl
   134cc:	add	r3, r9, #1440	; 0x5a0
   134d0:	add	r3, r3, #12
   134d4:	str	r3, [sp, #4]
   134d8:	str	r2, [sp]
   134dc:	mov	r3, #0
   134e0:	mov	r1, sl
   134e4:	add	r0, r9, #836	; 0x344
   134e8:	bl	262fc <ftello64@plt+0x14cbc>
   134ec:	cmn	r0, #2
   134f0:	beq	13200 <ftello64@plt+0x1bc0>
   134f4:	cmn	r0, #1
   134f8:	beq	1320c <ftello64@plt+0x1bcc>
   134fc:	ldr	r3, [r9, #1456]	; 0x5b0
   13500:	ldr	r3, [r3]
   13504:	ldr	r2, [r9, #1460]	; 0x5b4
   13508:	ldr	r2, [r2]
   1350c:	add	r2, sl, r2
   13510:	str	r2, [sp, #24]
   13514:	add	sl, sl, r3
   13518:	ldr	r3, [sp, #24]
   1351c:	cmp	sl, r3
   13520:	beq	14e08 <ftello64@plt+0x37c8>
   13524:	str	sl, [sp, #80]	; 0x50
   13528:	ldr	r3, [sp, #24]
   1352c:	sub	r3, r3, sl
   13530:	str	r3, [sp, #84]	; 0x54
   13534:	ldr	r2, [r9, #1432]	; 0x598
   13538:	cmp	r3, r2
   1353c:	strgt	r3, [r9, #1432]	; 0x598
   13540:	ldrb	r2, [r9, #528]	; 0x210
   13544:	cmp	r2, #0
   13548:	bne	132dc <ftello64@plt+0x1c9c>
   1354c:	ldr	r3, [r9, #520]	; 0x208
   13550:	cmp	r3, #0
   13554:	beq	13570 <ftello64@plt+0x1f30>
   13558:	add	r1, r9, #1392	; 0x570
   1355c:	add	r1, r1, #4
   13560:	add	r0, sp, #80	; 0x50
   13564:	bl	118b0 <ftello64@plt+0x270>
   13568:	cmp	r0, #0
   1356c:	bne	134b8 <ftello64@plt+0x1e78>
   13570:	ldr	r3, [r9, #524]	; 0x20c
   13574:	cmp	r3, #0
   13578:	beq	13590 <ftello64@plt+0x1f50>
   1357c:	add	r1, r9, #1408	; 0x580
   13580:	add	r0, sp, #80	; 0x50
   13584:	bl	118b0 <ftello64@plt+0x270>
   13588:	cmp	r0, #0
   1358c:	beq	134b8 <ftello64@plt+0x1e78>
   13590:	ldr	r2, [r9, #1420]	; 0x58c
   13594:	ldr	r3, [r9, #1464]	; 0x5b8
   13598:	cmp	r2, r3
   1359c:	beq	13390 <ftello64@plt+0x1d50>
   135a0:	ldr	r3, [r9, #1420]	; 0x58c
   135a4:	str	r3, [sp, #48]	; 0x30
   135a8:	lsl	r3, r3, #5
   135ac:	str	r3, [sp, #52]	; 0x34
   135b0:	ldr	r2, [r9, #1468]	; 0x5bc
   135b4:	str	r2, [sp, #56]	; 0x38
   135b8:	add	r4, r2, r3
   135bc:	ldrb	r2, [r9, #529]	; 0x211
   135c0:	cmp	r2, #0
   135c4:	bne	133a8 <ftello64@plt+0x1d68>
   135c8:	ldrb	r3, [r9, #528]	; 0x210
   135cc:	cmp	r3, #0
   135d0:	beq	13480 <ftello64@plt+0x1e40>
   135d4:	sub	r2, fp, sl
   135d8:	asr	r3, r2, #31
   135dc:	strd	r2, [r4, #16]
   135e0:	ldr	r3, [r9, #1436]	; 0x59c
   135e4:	ldr	r2, [sp, #44]	; 0x2c
   135e8:	cmp	r3, r2
   135ec:	strlt	r2, [r9, #1436]	; 0x59c
   135f0:	b	13464 <ftello64@plt+0x1e24>
   135f4:	mov	r5, r2
   135f8:	cmp	r2, r6
   135fc:	bcs	13480 <ftello64@plt+0x1e40>
   13600:	bl	114a8 <__ctype_b_loc@plt>
   13604:	ldr	r1, [r0]
   13608:	mov	r3, r5
   1360c:	mov	r0, r6
   13610:	str	r3, [sp, #16]
   13614:	mov	r2, r3
   13618:	ldrb	ip, [r2], #1
   1361c:	lsl	ip, ip, #1
   13620:	ldrh	ip, [r1, ip]
   13624:	tst	ip, #8192	; 0x2000
   13628:	bne	13640 <ftello64@plt+0x2000>
   1362c:	str	r2, [sp, #16]
   13630:	mov	r3, r2
   13634:	cmp	r2, r0
   13638:	bne	13610 <ftello64@plt+0x1fd0>
   1363c:	b	13480 <ftello64@plt+0x1e40>
   13640:	ldr	r2, [sp, #16]
   13644:	cmp	r6, r2
   13648:	bls	13480 <ftello64@plt+0x1e40>
   1364c:	mov	ip, r3
   13650:	add	r3, r3, #1
   13654:	ldrb	r2, [ip]
   13658:	lsl	r2, r2, #1
   1365c:	ldrh	r2, [r1, r2]
   13660:	tst	r2, #8192	; 0x2000
   13664:	beq	13678 <ftello64@plt+0x2038>
   13668:	cmp	r3, r0
   1366c:	bne	1364c <ftello64@plt+0x200c>
   13670:	str	r3, [sp, #16]
   13674:	b	13480 <ftello64@plt+0x1e40>
   13678:	str	ip, [sp, #16]
   1367c:	b	13480 <ftello64@plt+0x1e40>
   13680:	mov	sl, r6
   13684:	mov	r3, #0
   13688:	str	r3, [sp, #44]	; 0x2c
   1368c:	mov	fp, r6
   13690:	mov	r8, sl
   13694:	mov	sl, r6
   13698:	mov	r9, r7
   1369c:	b	13210 <ftello64@plt+0x1bd0>
   136a0:	mov	r7, r9
   136a4:	ldr	r3, [r9, #1424]	; 0x590
   136a8:	ldr	r1, [r9, #1428]	; 0x594
   136ac:	adds	r3, r3, #1
   136b0:	adc	r1, r1, #0
   136b4:	str	r3, [r9, #1424]	; 0x590
   136b8:	str	r1, [r9, #1428]	; 0x594
   136bc:	ldr	r2, [r9, #1128]	; 0x468
   136c0:	ldr	r0, [sp, #68]	; 0x44
   136c4:	str	r3, [r2, r0]
   136c8:	add	r2, r2, r0
   136cc:	str	r1, [r2, #4]
   136d0:	ldr	r3, [sp, #60]	; 0x3c
   136d4:	add	r3, r3, #1
   136d8:	mov	r2, r3
   136dc:	str	r3, [sp, #60]	; 0x3c
   136e0:	ldr	r3, [r9, #1136]	; 0x470
   136e4:	cmp	r3, r2
   136e8:	ble	1377c <ftello64@plt+0x213c>
   136ec:	ldr	r5, [sp, #60]	; 0x3c
   136f0:	lsl	r4, r5, #3
   136f4:	str	r4, [sp, #68]	; 0x44
   136f8:	ldr	r1, [r7, #1132]	; 0x46c
   136fc:	ldr	r3, [r7, #1124]	; 0x464
   13700:	add	r1, r1, r4
   13704:	ldr	r0, [r3, r5, lsl #2]
   13708:	bl	11cac <ftello64@plt+0x66c>
   1370c:	ldr	r3, [r7, #1132]	; 0x46c
   13710:	add	r2, r3, r4
   13714:	str	r2, [sp, #40]	; 0x28
   13718:	ldr	r6, [r3, r5, lsl #3]
   1371c:	ldrb	r3, [r7, #528]	; 0x210
   13720:	cmp	r3, #0
   13724:	beq	13680 <ftello64@plt+0x2040>
   13728:	ldr	r4, [r2, #4]
   1372c:	cmp	r6, r4
   13730:	bcs	14df4 <ftello64@plt+0x37b4>
   13734:	bl	114a8 <__ctype_b_loc@plt>
   13738:	ldr	r1, [r0]
   1373c:	mov	r3, r6
   13740:	mov	r0, r4
   13744:	mov	sl, r3
   13748:	mov	r2, r3
   1374c:	ldrb	ip, [r2], #1
   13750:	lsl	ip, ip, #1
   13754:	ldrh	ip, [r1, ip]
   13758:	tst	ip, #8192	; 0x2000
   1375c:	bne	130ec <ftello64@plt+0x1aac>
   13760:	mov	sl, r2
   13764:	mov	r3, r2
   13768:	cmp	r2, r0
   1376c:	bne	13744 <ftello64@plt+0x2104>
   13770:	sub	r3, sl, r6
   13774:	str	r3, [sp, #44]	; 0x2c
   13778:	b	1368c <ftello64@plt+0x204c>
   1377c:	movw	r3, #49656	; 0xc1f8
   13780:	movt	r3, #3
   13784:	ldr	r1, [r3, #1420]	; 0x58c
   13788:	cmp	r1, #0
   1378c:	bne	137c4 <ftello64@plt+0x2184>
   13790:	movw	r3, #49656	; 0xc1f8
   13794:	movt	r3, #3
   13798:	ldrb	r3, [r3, #529]	; 0x211
   1379c:	cmp	r3, #0
   137a0:	beq	13948 <ftello64@plt+0x2308>
   137a4:	movw	r3, #49656	; 0xc1f8
   137a8:	movt	r3, #3
   137ac:	mov	r4, #0
   137b0:	str	r4, [r3, #1436]	; 0x59c
   137b4:	mov	r5, r3
   137b8:	movw	r6, #45360	; 0xb130
   137bc:	movt	r6, #2
   137c0:	b	13828 <ftello64@plt+0x21e8>
   137c4:	mov	r0, r3
   137c8:	movw	r3, #6236	; 0x185c
   137cc:	movt	r3, #1
   137d0:	mov	r2, #32
   137d4:	ldr	r0, [r0, #1468]	; 0x5bc
   137d8:	bl	115ec <qsort@plt>
   137dc:	b	13790 <ftello64@plt+0x2150>
   137e0:	str	r3, [sp]
   137e4:	str	r2, [sp, #4]
   137e8:	mov	r3, r6
   137ec:	mov	r2, #21
   137f0:	mov	r1, #1
   137f4:	add	r0, sp, #80	; 0x50
   137f8:	bl	114fc <__sprintf_chk@plt>
   137fc:	mov	r7, r0
   13800:	ldr	r3, [r5, #1124]	; 0x464
   13804:	ldr	r0, [r3, r4, lsl #2]
   13808:	cmp	r0, #0
   1380c:	beq	13818 <ftello64@plt+0x21d8>
   13810:	bl	114cc <strlen@plt>
   13814:	add	r7, r7, r0
   13818:	ldr	r3, [r5, #1436]	; 0x59c
   1381c:	cmp	r3, r7
   13820:	strlt	r7, [r5, #1436]	; 0x59c
   13824:	add	r4, r4, #1
   13828:	ldr	r3, [r5, #1136]	; 0x470
   1382c:	cmp	r4, r3
   13830:	bcs	13870 <ftello64@plt+0x2230>
   13834:	ldr	r1, [r5, #1128]	; 0x468
   13838:	lsl	r0, r4, #3
   1383c:	ldr	r3, [r1, r0]
   13840:	add	r2, r1, r0
   13844:	ldr	r2, [r2, #4]
   13848:	adds	r3, r3, #1
   1384c:	adc	r2, r2, #0
   13850:	cmp	r4, #0
   13854:	beq	137e0 <ftello64@plt+0x21a0>
   13858:	add	r1, r1, r0
   1385c:	ldr	r0, [r1, #-8]
   13860:	ldr	r1, [r1, #-4]
   13864:	subs	r3, r3, r0
   13868:	sbc	r2, r2, r1
   1386c:	b	137e0 <ftello64@plt+0x21a0>
   13870:	movw	r4, #49656	; 0xc1f8
   13874:	movt	r4, #3
   13878:	ldr	r0, [r4, #1436]	; 0x59c
   1387c:	add	r3, r0, #1
   13880:	str	r3, [r4, #1436]	; 0x59c
   13884:	add	r0, r0, #2
   13888:	bl	26f58 <ftello64@plt+0x15918>
   1388c:	str	r0, [r4, #1472]	; 0x5c0
   13890:	ldrb	r3, [r4, #529]	; 0x211
   13894:	cmp	r3, #0
   13898:	beq	13948 <ftello64@plt+0x2308>
   1389c:	movw	r3, #49656	; 0xc1f8
   138a0:	movt	r3, #3
   138a4:	ldrb	r3, [r3, #536]	; 0x218
   138a8:	cmp	r3, #0
   138ac:	bne	138d8 <ftello64@plt+0x2298>
   138b0:	movw	r3, #49516	; 0xc16c
   138b4:	movt	r3, #3
   138b8:	movw	r2, #49656	; 0xc1f8
   138bc:	movt	r2, #3
   138c0:	ldr	r2, [r2, #1436]	; 0x59c
   138c4:	ldr	r1, [r3, #4]
   138c8:	add	r1, r2, r1
   138cc:	ldr	r2, [r3, #8]
   138d0:	sub	r2, r2, r1
   138d4:	str	r2, [r3, #8]
   138d8:	movw	r3, #49516	; 0xc16c
   138dc:	movt	r3, #3
   138e0:	ldr	r3, [r3, #8]
   138e4:	cmp	r3, #0
   138e8:	blt	13960 <ftello64@plt+0x2320>
   138ec:	movw	r3, #49516	; 0xc16c
   138f0:	movt	r3, #3
   138f4:	ldr	r4, [r3, #8]
   138f8:	add	r4, r4, r4, lsr #31
   138fc:	asr	r4, r4, #1
   13900:	movw	r2, #49656	; 0xc1f8
   13904:	movt	r2, #3
   13908:	str	r4, [r2, #1480]	; 0x5c8
   1390c:	ldr	r5, [r3, #4]
   13910:	sub	r5, r4, r5
   13914:	str	r5, [r2, #1484]	; 0x5cc
   13918:	str	r4, [r2, #1488]	; 0x5d0
   1391c:	ldr	r0, [r3, #12]
   13920:	cmp	r0, #0
   13924:	beq	13974 <ftello64@plt+0x2334>
   13928:	ldrb	r3, [r0]
   1392c:	cmp	r3, #0
   13930:	beq	13974 <ftello64@plt+0x2334>
   13934:	bl	114cc <strlen@plt>
   13938:	movw	r3, #49656	; 0xc1f8
   1393c:	movt	r3, #3
   13940:	str	r0, [r3, #1492]	; 0x5d4
   13944:	b	13984 <ftello64@plt+0x2344>
   13948:	movw	r3, #49656	; 0xc1f8
   1394c:	movt	r3, #3
   13950:	ldrb	r3, [r3, #528]	; 0x210
   13954:	cmp	r3, #0
   13958:	beq	138d8 <ftello64@plt+0x2298>
   1395c:	b	1389c <ftello64@plt+0x225c>
   13960:	movw	r3, #49516	; 0xc16c
   13964:	movt	r3, #3
   13968:	mov	r2, #0
   1396c:	str	r2, [r3, #8]
   13970:	b	138ec <ftello64@plt+0x22ac>
   13974:	movw	r3, #49516	; 0xc16c
   13978:	movt	r3, #3
   1397c:	mov	r2, #0
   13980:	str	r2, [r3, #12]
   13984:	movw	r3, #49516	; 0xc16c
   13988:	movt	r3, #3
   1398c:	ldrb	r3, [r3]
   13990:	cmp	r3, #0
   13994:	beq	13a74 <ftello64@plt+0x2434>
   13998:	movw	r3, #49656	; 0xc1f8
   1399c:	movt	r3, #3
   139a0:	ldr	r3, [r3, #1492]	; 0x5d4
   139a4:	lsl	r3, r3, #1
   139a8:	subs	r5, r5, r3
   139ac:	movw	r2, #49656	; 0xc1f8
   139b0:	movt	r2, #3
   139b4:	strpl	r5, [r2, #1484]	; 0x5cc
   139b8:	movmi	r1, #0
   139bc:	strmi	r1, [r2, #1484]	; 0x5cc
   139c0:	movw	r2, #49656	; 0xc1f8
   139c4:	movt	r2, #3
   139c8:	sub	r3, r4, r3
   139cc:	str	r3, [r2, #1488]	; 0x5d0
   139d0:	bl	114a8 <__ctype_b_loc@plt>
   139d4:	str	r0, [sp, #16]
   139d8:	ldr	r1, [r0]
   139dc:	sub	r1, r1, #2
   139e0:	movw	r0, #49656	; 0xc1f8
   139e4:	movt	r0, #3
   139e8:	add	r2, r0, #260	; 0x104
   139ec:	add	r0, r0, #516	; 0x204
   139f0:	ldrh	r3, [r1, #2]!
   139f4:	ubfx	r3, r3, #13, #1
   139f8:	strb	r3, [r2], #1
   139fc:	cmp	r2, r0
   13a00:	bne	139f0 <ftello64@plt+0x23b0>
   13a04:	movw	r3, #49656	; 0xc1f8
   13a08:	movt	r3, #3
   13a0c:	mov	r2, #1
   13a10:	strb	r2, [r3, #272]	; 0x110
   13a14:	ldr	r3, [r3, #532]	; 0x214
   13a18:	cmp	r3, #2
   13a1c:	beq	13a94 <ftello64@plt+0x2454>
   13a20:	cmp	r3, #3
   13a24:	beq	13aa8 <ftello64@plt+0x2468>
   13a28:	movw	r3, #49656	; 0xc1f8
   13a2c:	movt	r3, #3
   13a30:	mov	r2, #0
   13a34:	str	r2, [r3, #1496]	; 0x5d8
   13a38:	str	r2, [r3, #1500]	; 0x5dc
   13a3c:	strb	r2, [r3, #1504]	; 0x5e0
   13a40:	str	r2, [r3, #1508]	; 0x5e4
   13a44:	str	r2, [r3, #1512]	; 0x5e8
   13a48:	strb	r2, [r3, #1516]	; 0x5ec
   13a4c:	ldr	r2, [r3, #1468]	; 0x5bc
   13a50:	ldr	r3, [r3, #1420]	; 0x58c
   13a54:	cmp	r3, #0
   13a58:	ble	14e54 <ftello64@plt+0x3814>
   13a5c:	add	fp, r2, #32
   13a60:	mov	r3, #0
   13a64:	str	r3, [sp, #36]	; 0x24
   13a68:	movw	r4, #49656	; 0xc1f8
   13a6c:	movt	r4, #3
   13a70:	b	14784 <ftello64@plt+0x3144>
   13a74:	movw	r2, #49656	; 0xc1f8
   13a78:	movt	r2, #3
   13a7c:	ldr	r3, [r2, #1492]	; 0x5d4
   13a80:	lsl	r3, r3, #1
   13a84:	add	r3, r3, #1
   13a88:	sub	r4, r4, r3
   13a8c:	str	r4, [r2, #1488]	; 0x5d0
   13a90:	b	139d0 <ftello64@plt+0x2390>
   13a94:	movw	r3, #49656	; 0xc1f8
   13a98:	movt	r3, #3
   13a9c:	mov	r2, #1
   13aa0:	strb	r2, [r3, #294]	; 0x126
   13aa4:	b	13a28 <ftello64@plt+0x23e8>
   13aa8:	movw	r2, #45088	; 0xb020
   13aac:	movt	r2, #2
   13ab0:	mov	r3, #36	; 0x24
   13ab4:	movw	r1, #49656	; 0xc1f8
   13ab8:	movt	r1, #3
   13abc:	mov	r0, #1
   13ac0:	add	r3, r1, r3
   13ac4:	strb	r0, [r3, #260]	; 0x104
   13ac8:	ldrb	r3, [r2, #1]!
   13acc:	cmp	r3, #0
   13ad0:	bne	13ac0 <ftello64@plt+0x2480>
   13ad4:	b	13a28 <ftello64@plt+0x23e8>
   13ad8:	cmn	r0, #1
   13adc:	moveq	r0, #1
   13ae0:	add	r5, r5, r0
   13ae4:	cmp	r6, r5
   13ae8:	bls	13b80 <ftello64@plt+0x2540>
   13aec:	ldr	r3, [r4, #1520]	; 0x5f0
   13af0:	ldr	r2, [r4, #1488]	; 0x5d0
   13af4:	add	r3, r3, r2
   13af8:	cmp	r5, r3
   13afc:	bhi	14dec <ftello64@plt+0x37ac>
   13b00:	str	r5, [r4, #1524]	; 0x5f4
   13b04:	ldr	r3, [r4, #832]	; 0x340
   13b08:	cmp	r3, #0
   13b0c:	beq	13b34 <ftello64@plt+0x24f4>
   13b10:	mov	r3, #0
   13b14:	str	r3, [sp]
   13b18:	sub	r2, r6, r5
   13b1c:	mov	r1, r5
   13b20:	add	r0, r4, #836	; 0x344
   13b24:	bl	262cc <ftello64@plt+0x14c8c>
   13b28:	cmn	r0, #2
   13b2c:	bne	13ad8 <ftello64@plt+0x2498>
   13b30:	bl	11940 <ftello64@plt+0x300>
   13b34:	ldrb	r3, [r5]
   13b38:	add	r3, r4, r3
   13b3c:	ldrb	r3, [r3, #1140]	; 0x474
   13b40:	cmp	r3, #0
   13b44:	addeq	r5, r5, #1
   13b48:	beq	13ae4 <ftello64@plt+0x24a4>
   13b4c:	cmp	r6, r5
   13b50:	bls	13b80 <ftello64@plt+0x2540>
   13b54:	add	r3, r5, #1
   13b58:	mov	r5, r3
   13b5c:	cmp	r3, r7
   13b60:	beq	13b80 <ftello64@plt+0x2540>
   13b64:	add	r3, r3, #1
   13b68:	ldrb	r2, [r5]
   13b6c:	add	r2, r4, r2
   13b70:	ldrb	r2, [r2, #1140]	; 0x474
   13b74:	cmp	r2, #0
   13b78:	bne	13b58 <ftello64@plt+0x2518>
   13b7c:	b	13aec <ftello64@plt+0x24ac>
   13b80:	ldr	r9, [r4, #1520]	; 0x5f0
   13b84:	ldr	r3, [r4, #1488]	; 0x5d0
   13b88:	add	r3, r9, r3
   13b8c:	cmp	r5, r3
   13b90:	strls	r5, [r4, #1524]	; 0x5f4
   13b94:	movw	r3, #49516	; 0xc16c
   13b98:	movt	r3, #3
   13b9c:	ldr	r3, [r3, #12]
   13ba0:	cmp	r3, #0
   13ba4:	moveq	r3, #0
   13ba8:	beq	13bbc <ftello64@plt+0x257c>
   13bac:	ldr	r3, [r4, #1524]	; 0x5f4
   13bb0:	cmp	r6, r3
   13bb4:	movls	r3, #0
   13bb8:	movhi	r3, #1
   13bbc:	strb	r3, [r4, #1528]	; 0x5f8
   13bc0:	ldr	r1, [r4, #1524]	; 0x5f4
   13bc4:	cmp	r1, r9
   13bc8:	bls	13c20 <ftello64@plt+0x25e0>
   13bcc:	ldr	r3, [sp, #16]
   13bd0:	ldr	r0, [r3]
   13bd4:	mov	r3, r1
   13bd8:	mov	r7, r9
   13bdc:	mov	ip, #0
   13be0:	mov	r5, #1
   13be4:	sub	r3, r3, #1
   13be8:	mov	lr, r3
   13bec:	ldrb	r2, [r3]
   13bf0:	lsl	r2, r2, #1
   13bf4:	ldrh	r2, [r0, r2]
   13bf8:	tst	r2, #8192	; 0x2000
   13bfc:	beq	13c18 <ftello64@plt+0x25d8>
   13c00:	mov	r1, r3
   13c04:	mov	ip, r5
   13c08:	cmp	r3, r7
   13c0c:	bne	13be4 <ftello64@plt+0x25a4>
   13c10:	str	lr, [r4, #1524]	; 0x5f4
   13c14:	b	13c20 <ftello64@plt+0x25e0>
   13c18:	cmp	ip, #0
   13c1c:	strne	r1, [r4, #1524]	; 0x5f4
   13c20:	ldr	r3, [sp, #24]
   13c24:	ldr	r7, [r3, #-24]	; 0xffffffe8
   13c28:	ldr	r3, [r4, #1480]	; 0x5c8
   13c2c:	ldr	r2, [r4, #1432]	; 0x598
   13c30:	add	r2, r3, r2
   13c34:	rsb	r3, r7, #0
   13c38:	cmp	r3, r2
   13c3c:	ble	13ccc <ftello64@plt+0x268c>
   13c40:	sub	r7, r9, r2
   13c44:	ldr	r3, [r4, #832]	; 0x340
   13c48:	cmp	r3, #0
   13c4c:	beq	13c80 <ftello64@plt+0x2640>
   13c50:	mov	r3, #0
   13c54:	str	r3, [sp]
   13c58:	mov	r1, r7
   13c5c:	add	r0, r4, #836	; 0x344
   13c60:	bl	262cc <ftello64@plt+0x14c8c>
   13c64:	cmn	r0, #2
   13c68:	beq	13c7c <ftello64@plt+0x263c>
   13c6c:	cmn	r0, #1
   13c70:	moveq	r0, #1
   13c74:	add	r7, r7, r0
   13c78:	b	13cd0 <ftello64@plt+0x2690>
   13c7c:	bl	11940 <ftello64@plt+0x300>
   13c80:	ldrb	r3, [r7]
   13c84:	add	r3, r4, r3
   13c88:	ldrb	r3, [r3, #1140]	; 0x474
   13c8c:	cmp	r3, #0
   13c90:	addeq	r7, r7, #1
   13c94:	beq	13cd0 <ftello64@plt+0x2690>
   13c98:	cmp	r7, r9
   13c9c:	bcs	13cd0 <ftello64@plt+0x2690>
   13ca0:	add	r3, r7, #1
   13ca4:	mov	r7, r3
   13ca8:	cmp	r3, r9
   13cac:	beq	13cd0 <ftello64@plt+0x2690>
   13cb0:	add	r3, r3, #1
   13cb4:	ldrb	r2, [r7]
   13cb8:	add	r2, r4, r2
   13cbc:	ldrb	r2, [r2, #1140]	; 0x474
   13cc0:	cmp	r2, #0
   13cc4:	bne	13ca4 <ftello64@plt+0x2664>
   13cc8:	b	13cd0 <ftello64@plt+0x2690>
   13ccc:	add	r7, r9, r7
   13cd0:	str	r7, [r4, #1532]	; 0x5fc
   13cd4:	ldr	r1, [r4, #1520]	; 0x5f0
   13cd8:	str	r1, [r4, #1536]	; 0x600
   13cdc:	cmp	r7, r1
   13ce0:	bcs	13df4 <ftello64@plt+0x27b4>
   13ce4:	ldr	r3, [sp, #16]
   13ce8:	ldr	r0, [r3]
   13cec:	mov	r3, r1
   13cf0:	mov	r9, r7
   13cf4:	mov	ip, #0
   13cf8:	mov	r5, #1
   13cfc:	sub	r3, r3, #1
   13d00:	mov	lr, r3
   13d04:	ldrb	r2, [r3]
   13d08:	lsl	r2, r2, #1
   13d0c:	ldrh	r2, [r0, r2]
   13d10:	tst	r2, #8192	; 0x2000
   13d14:	beq	13dec <ftello64@plt+0x27ac>
   13d18:	mov	r1, r3
   13d1c:	mov	ip, r5
   13d20:	cmp	r3, r9
   13d24:	bne	13cfc <ftello64@plt+0x26bc>
   13d28:	str	lr, [r4, #1536]	; 0x600
   13d2c:	b	13df4 <ftello64@plt+0x27b4>
   13d30:	bl	11940 <ftello64@plt+0x300>
   13d34:	strdeq	ip, [r3], -fp
   13d38:	andeq	ip, r3, r4, lsl r4
   13d3c:	andeq	ip, r3, ip, ror #12
   13d40:	ldrb	r3, [r1]
   13d44:	add	r3, r4, r3
   13d48:	ldrb	r3, [r3, #1140]	; 0x474
   13d4c:	cmp	r3, #0
   13d50:	addeq	r1, r1, #1
   13d54:	streq	r1, [r4, #1532]	; 0x5fc
   13d58:	bne	13db4 <ftello64@plt+0x2774>
   13d5c:	ldr	r1, [r4, #1532]	; 0x5fc
   13d60:	ldr	r2, [r4, #1536]	; 0x600
   13d64:	ldr	r3, [r4, #1484]	; 0x5cc
   13d68:	add	r3, r1, r3
   13d6c:	cmp	r2, r3
   13d70:	bls	13e04 <ftello64@plt+0x27c4>
   13d74:	ldr	r3, [r4, #832]	; 0x340
   13d78:	cmp	r3, #0
   13d7c:	beq	13d40 <ftello64@plt+0x2700>
   13d80:	mov	r3, #0
   13d84:	str	r3, [sp]
   13d88:	sub	r2, r2, r1
   13d8c:	mov	r0, r5
   13d90:	bl	262cc <ftello64@plt+0x14c8c>
   13d94:	cmn	r0, #2
   13d98:	beq	13d30 <ftello64@plt+0x26f0>
   13d9c:	ldr	r3, [r4, #1532]	; 0x5fc
   13da0:	cmn	r0, #1
   13da4:	moveq	r0, #1
   13da8:	add	r0, r3, r0
   13dac:	str	r0, [r4, #1532]	; 0x5fc
   13db0:	b	13d5c <ftello64@plt+0x271c>
   13db4:	cmp	r2, r1
   13db8:	bls	13d5c <ftello64@plt+0x271c>
   13dbc:	add	r1, r1, #1
   13dc0:	mov	r0, r1
   13dc4:	cmp	r2, r1
   13dc8:	beq	13dfc <ftello64@plt+0x27bc>
   13dcc:	add	r1, r1, #1
   13dd0:	ldrb	r3, [r0]
   13dd4:	add	r3, r4, r3
   13dd8:	ldrb	r3, [r3, #1140]	; 0x474
   13ddc:	cmp	r3, #0
   13de0:	bne	13dc0 <ftello64@plt+0x2780>
   13de4:	str	r0, [r4, #1532]	; 0x5fc
   13de8:	b	13d5c <ftello64@plt+0x271c>
   13dec:	cmp	ip, #0
   13df0:	strne	r1, [r4, #1536]	; 0x600
   13df4:	add	r5, r4, #836	; 0x344
   13df8:	b	13d5c <ftello64@plt+0x271c>
   13dfc:	str	r1, [r4, #1532]	; 0x5fc
   13e00:	b	13d5c <ftello64@plt+0x271c>
   13e04:	movw	r3, #49516	; 0xc16c
   13e08:	movt	r3, #3
   13e0c:	ldr	r3, [r3, #12]
   13e10:	cmp	r3, #0
   13e14:	beq	13ecc <ftello64@plt+0x288c>
   13e18:	ldr	lr, [sp, #32]
   13e1c:	cmp	lr, r1
   13e20:	bcs	13e60 <ftello64@plt+0x2820>
   13e24:	ldr	r3, [sp, #16]
   13e28:	ldr	r0, [r3]
   13e2c:	mov	r3, r1
   13e30:	mov	ip, r3
   13e34:	sub	r3, r3, #1
   13e38:	mov	r1, r3
   13e3c:	ldrb	r2, [r3]
   13e40:	lsl	r2, r2, #1
   13e44:	ldrh	r2, [r0, r2]
   13e48:	tst	r2, #8192	; 0x2000
   13e4c:	beq	13e5c <ftello64@plt+0x281c>
   13e50:	cmp	r3, lr
   13e54:	bne	13e30 <ftello64@plt+0x27f0>
   13e58:	b	13e60 <ftello64@plt+0x2820>
   13e5c:	mov	r1, ip
   13e60:	ldr	r3, [sp, #40]	; 0x28
   13e64:	cmp	r3, r1
   13e68:	movcs	r1, #0
   13e6c:	movcc	r1, #1
   13e70:	strb	r1, [r4, #1540]	; 0x604
   13e74:	ldr	r0, [r4, #1532]	; 0x5fc
   13e78:	cmp	r8, r0
   13e7c:	bls	13ee4 <ftello64@plt+0x28a4>
   13e80:	ldr	r3, [sp, #16]
   13e84:	ldr	ip, [r3]
   13e88:	mov	r3, r0
   13e8c:	mov	r9, r8
   13e90:	mov	lr, #0
   13e94:	mov	r5, #1
   13e98:	mov	r1, r3
   13e9c:	add	r3, r3, #1
   13ea0:	ldrb	r2, [r1]
   13ea4:	lsl	r2, r2, #1
   13ea8:	ldrh	r2, [ip, r2]
   13eac:	tst	r2, #8192	; 0x2000
   13eb0:	beq	13ed8 <ftello64@plt+0x2898>
   13eb4:	mov	r0, r3
   13eb8:	mov	lr, r5
   13ebc:	cmp	r3, r9
   13ec0:	bne	13e98 <ftello64@plt+0x2858>
   13ec4:	str	r3, [r4, #1532]	; 0x5fc
   13ec8:	b	13ee4 <ftello64@plt+0x28a4>
   13ecc:	mov	r3, #0
   13ed0:	strb	r3, [r4, #1540]	; 0x604
   13ed4:	b	13e74 <ftello64@plt+0x2834>
   13ed8:	cmp	lr, #0
   13edc:	strne	r0, [r4, #1532]	; 0x5fc
   13ee0:	mov	r0, r1
   13ee4:	ldr	r9, [r4, #1536]	; 0x600
   13ee8:	sub	r0, r9, r0
   13eec:	ldr	r9, [r4, #1484]	; 0x5cc
   13ef0:	sub	r9, r9, r0
   13ef4:	movw	r3, #49516	; 0xc16c
   13ef8:	movt	r3, #3
   13efc:	ldr	r3, [r3, #4]
   13f00:	sub	r9, r9, r3
   13f04:	cmp	r9, #0
   13f08:	ble	140e4 <ftello64@plt+0x2aa4>
   13f0c:	ldr	r5, [r4, #1524]	; 0x5f4
   13f10:	str	r5, [r4, #1496]	; 0x5d8
   13f14:	cmp	r8, r5
   13f18:	bls	13f70 <ftello64@plt+0x2930>
   13f1c:	ldr	r3, [sp, #16]
   13f20:	ldr	ip, [r3]
   13f24:	mov	r3, r5
   13f28:	mov	r0, #0
   13f2c:	mov	lr, #1
   13f30:	mov	r1, r3
   13f34:	add	r3, r3, #1
   13f38:	ldrb	r2, [r1]
   13f3c:	lsl	r2, r2, #1
   13f40:	ldrh	r2, [ip, r2]
   13f44:	tst	r2, #8192	; 0x2000
   13f48:	beq	13f64 <ftello64@plt+0x2924>
   13f4c:	mov	r5, r3
   13f50:	mov	r0, lr
   13f54:	cmp	r8, r3
   13f58:	bne	13f30 <ftello64@plt+0x28f0>
   13f5c:	str	r3, [r4, #1496]	; 0x5d8
   13f60:	b	13f70 <ftello64@plt+0x2930>
   13f64:	cmp	r0, #0
   13f68:	strne	r5, [r4, #1496]	; 0x5d8
   13f6c:	mov	r5, r1
   13f70:	str	r5, [r4, #1500]	; 0x5dc
   13f74:	cmp	r6, r5
   13f78:	bls	14040 <ftello64@plt+0x2a00>
   13f7c:	mov	sl, r9
   13f80:	ldr	r3, [r4, #1496]	; 0x5d8
   13f84:	add	r3, r3, r9
   13f88:	cmp	r5, r3
   13f8c:	bcs	14de4 <ftello64@plt+0x37a4>
   13f90:	mov	r8, r6
   13f94:	b	13fcc <ftello64@plt+0x298c>
   13f98:	bl	11940 <ftello64@plt+0x300>
   13f9c:	ldrb	r3, [r5]
   13fa0:	add	r3, r4, r3
   13fa4:	ldrb	r3, [r3, #1140]	; 0x474
   13fa8:	cmp	r3, #0
   13fac:	addeq	r5, r5, #1
   13fb0:	bne	1400c <ftello64@plt+0x29cc>
   13fb4:	cmp	r6, r5
   13fb8:	bls	14040 <ftello64@plt+0x2a00>
   13fbc:	ldr	r3, [r4, #1496]	; 0x5d8
   13fc0:	add	r3, r3, sl
   13fc4:	cmp	r5, r3
   13fc8:	bcs	14de4 <ftello64@plt+0x37a4>
   13fcc:	str	r5, [r4, #1500]	; 0x5dc
   13fd0:	ldr	r3, [r4, #832]	; 0x340
   13fd4:	cmp	r3, #0
   13fd8:	beq	13f9c <ftello64@plt+0x295c>
   13fdc:	mov	r3, #0
   13fe0:	str	r3, [sp]
   13fe4:	sub	r2, r6, r5
   13fe8:	mov	r1, r5
   13fec:	add	r0, r4, #836	; 0x344
   13ff0:	bl	262cc <ftello64@plt+0x14c8c>
   13ff4:	cmn	r0, #2
   13ff8:	beq	13f98 <ftello64@plt+0x2958>
   13ffc:	cmn	r0, #1
   14000:	moveq	r0, #1
   14004:	add	r5, r5, r0
   14008:	b	13fb4 <ftello64@plt+0x2974>
   1400c:	cmp	r6, r5
   14010:	bls	14040 <ftello64@plt+0x2a00>
   14014:	add	r3, r5, #1
   14018:	mov	r5, r3
   1401c:	cmp	r8, r3
   14020:	beq	14040 <ftello64@plt+0x2a00>
   14024:	add	r3, r3, #1
   14028:	ldrb	r2, [r5]
   1402c:	add	r2, r4, r2
   14030:	ldrb	r2, [r2, #1140]	; 0x474
   14034:	cmp	r2, #0
   14038:	bne	14018 <ftello64@plt+0x29d8>
   1403c:	b	13fbc <ftello64@plt+0x297c>
   14040:	ldr	r3, [r4, #1496]	; 0x5d8
   14044:	add	r9, r3, r9
   14048:	cmp	r5, r9
   1404c:	strcc	r5, [r4, #1500]	; 0x5dc
   14050:	ldr	r1, [r4, #1500]	; 0x5dc
   14054:	cmp	r1, r3
   14058:	movls	r3, #0
   1405c:	strbls	r3, [r4, #1504]	; 0x5e0
   14060:	bls	140f4 <ftello64@plt+0x2ab4>
   14064:	mov	r0, #0
   14068:	strb	r0, [r4, #1528]	; 0x5f8
   1406c:	movw	r3, #49516	; 0xc16c
   14070:	movt	r3, #3
   14074:	ldr	r2, [r3, #12]
   14078:	cmp	r6, r1
   1407c:	movls	r3, #0
   14080:	movhi	r3, #1
   14084:	cmp	r2, r0
   14088:	moveq	r3, r0
   1408c:	strb	r3, [r4, #1504]	; 0x5e0
   14090:	ldr	r8, [r4, #1496]	; 0x5d8
   14094:	ldr	r3, [sp, #16]
   14098:	ldr	ip, [r3]
   1409c:	mov	r3, r1
   140a0:	mov	r5, #1
   140a4:	sub	r3, r3, #1
   140a8:	mov	lr, r3
   140ac:	ldrb	r2, [r3]
   140b0:	lsl	r2, r2, #1
   140b4:	ldrh	r2, [ip, r2]
   140b8:	tst	r2, #8192	; 0x2000
   140bc:	beq	140d8 <ftello64@plt+0x2a98>
   140c0:	mov	r1, r3
   140c4:	mov	r0, r5
   140c8:	cmp	r3, r8
   140cc:	bhi	140a4 <ftello64@plt+0x2a64>
   140d0:	str	lr, [r4, #1500]	; 0x5dc
   140d4:	b	140f4 <ftello64@plt+0x2ab4>
   140d8:	cmp	r0, #0
   140dc:	strne	r1, [r4, #1500]	; 0x5dc
   140e0:	b	140f4 <ftello64@plt+0x2ab4>
   140e4:	mov	r3, #0
   140e8:	str	r3, [r4, #1496]	; 0x5d8
   140ec:	str	r3, [r4, #1500]	; 0x5dc
   140f0:	strb	r3, [r4, #1504]	; 0x5e0
   140f4:	ldr	r5, [r4, #1524]	; 0x5f4
   140f8:	ldr	r3, [r4, #1520]	; 0x5f0
   140fc:	sub	r3, r5, r3
   14100:	ldr	r5, [r4, #1488]	; 0x5d0
   14104:	sub	r5, r5, r3
   14108:	movw	r3, #49516	; 0xc16c
   1410c:	movt	r3, #3
   14110:	ldr	r3, [r3, #4]
   14114:	sub	r5, r5, r3
   14118:	cmp	r5, #0
   1411c:	ble	142c8 <ftello64@plt+0x2c88>
   14120:	ldr	r1, [r4, #1532]	; 0x5fc
   14124:	str	r1, [r4, #1512]	; 0x5e8
   14128:	ldr	r9, [sp, #32]
   1412c:	cmp	r9, r1
   14130:	bcs	14184 <ftello64@plt+0x2b44>
   14134:	ldr	r3, [sp, #16]
   14138:	ldr	r0, [r3]
   1413c:	mov	r3, r1
   14140:	mov	ip, #0
   14144:	mov	r8, #1
   14148:	sub	r3, r3, #1
   1414c:	mov	lr, r3
   14150:	ldrb	r2, [r3]
   14154:	lsl	r2, r2, #1
   14158:	ldrh	r2, [r0, r2]
   1415c:	tst	r2, #8192	; 0x2000
   14160:	beq	1417c <ftello64@plt+0x2b3c>
   14164:	mov	r1, r3
   14168:	mov	ip, r8
   1416c:	cmp	r3, r9
   14170:	bne	14148 <ftello64@plt+0x2b08>
   14174:	str	lr, [r4, #1512]	; 0x5e8
   14178:	b	14184 <ftello64@plt+0x2b44>
   1417c:	cmp	ip, #0
   14180:	strne	r1, [r4, #1512]	; 0x5e8
   14184:	str	r7, [r4, #1508]	; 0x5e4
   14188:	add	r7, r4, #836	; 0x344
   1418c:	b	141a4 <ftello64@plt+0x2b64>
   14190:	ldr	r3, [r4, #1508]	; 0x5e4
   14194:	cmn	r0, #1
   14198:	moveq	r0, #1
   1419c:	add	r0, r3, r0
   141a0:	str	r0, [r4, #1508]	; 0x5e4
   141a4:	ldr	r1, [r4, #1508]	; 0x5e4
   141a8:	ldr	r2, [r4, #1512]	; 0x5e8
   141ac:	add	r3, r1, r5
   141b0:	cmp	r2, r3
   141b4:	bls	14240 <ftello64@plt+0x2c00>
   141b8:	ldr	r3, [r4, #832]	; 0x340
   141bc:	cmp	r3, #0
   141c0:	beq	141e4 <ftello64@plt+0x2ba4>
   141c4:	mov	r3, #0
   141c8:	str	r3, [sp]
   141cc:	sub	r2, r2, r1
   141d0:	mov	r0, r7
   141d4:	bl	262cc <ftello64@plt+0x14c8c>
   141d8:	cmn	r0, #2
   141dc:	bne	14190 <ftello64@plt+0x2b50>
   141e0:	bl	11940 <ftello64@plt+0x300>
   141e4:	ldrb	r3, [r1]
   141e8:	add	r3, r4, r3
   141ec:	ldrb	r3, [r3, #1140]	; 0x474
   141f0:	cmp	r3, #0
   141f4:	addeq	r1, r1, #1
   141f8:	streq	r1, [r4, #1508]	; 0x5e4
   141fc:	beq	141a4 <ftello64@plt+0x2b64>
   14200:	cmp	r2, r1
   14204:	bls	141a4 <ftello64@plt+0x2b64>
   14208:	add	r1, r1, #1
   1420c:	mov	r0, r1
   14210:	cmp	r2, r1
   14214:	beq	14238 <ftello64@plt+0x2bf8>
   14218:	add	r1, r1, #1
   1421c:	ldrb	r3, [r0]
   14220:	add	r3, r4, r3
   14224:	ldrb	r3, [r3, #1140]	; 0x474
   14228:	cmp	r3, #0
   1422c:	bne	1420c <ftello64@plt+0x2bcc>
   14230:	str	r0, [r4, #1508]	; 0x5e4
   14234:	b	141a4 <ftello64@plt+0x2b64>
   14238:	str	r1, [r4, #1508]	; 0x5e4
   1423c:	b	141a4 <ftello64@plt+0x2b64>
   14240:	cmp	r2, r1
   14244:	movls	r3, #0
   14248:	strbls	r3, [r4, #1516]	; 0x5ec
   1424c:	bls	142d8 <ftello64@plt+0x2c98>
   14250:	mov	ip, #0
   14254:	strb	ip, [r4, #1540]	; 0x604
   14258:	movw	r3, #49516	; 0xc16c
   1425c:	movt	r3, #3
   14260:	ldr	r0, [r3, #12]
   14264:	ldr	r3, [sp, #40]	; 0x28
   14268:	cmp	r3, r1
   1426c:	movcs	r3, #0
   14270:	movcc	r3, #1
   14274:	cmp	r0, ip
   14278:	moveq	r3, ip
   1427c:	strb	r3, [r4, #1516]	; 0x5ec
   14280:	ldr	r3, [sp, #16]
   14284:	ldr	lr, [r3]
   14288:	mov	r0, r1
   1428c:	mov	r5, #1
   14290:	ldrb	r3, [r0], #1
   14294:	lsl	r3, r3, #1
   14298:	ldrh	r3, [lr, r3]
   1429c:	tst	r3, #8192	; 0x2000
   142a0:	beq	142bc <ftello64@plt+0x2c7c>
   142a4:	mov	r1, r0
   142a8:	mov	ip, r5
   142ac:	cmp	r2, r0
   142b0:	bhi	14290 <ftello64@plt+0x2c50>
   142b4:	str	r0, [r4, #1508]	; 0x5e4
   142b8:	b	142d8 <ftello64@plt+0x2c98>
   142bc:	cmp	ip, #0
   142c0:	strne	r1, [r4, #1508]	; 0x5e4
   142c4:	b	142d8 <ftello64@plt+0x2c98>
   142c8:	mov	r3, #0
   142cc:	str	r3, [r4, #1508]	; 0x5e4
   142d0:	str	r3, [r4, #1512]	; 0x5e8
   142d4:	strb	r3, [r4, #1516]	; 0x5ec
   142d8:	ldrb	r0, [r4, #529]	; 0x211
   142dc:	cmp	r0, #0
   142e0:	beq	14384 <ftello64@plt+0x2d44>
   142e4:	ldr	r0, [sp, #24]
   142e8:	ldr	r2, [r0, #-8]
   142ec:	ldr	r3, [r4, #1124]	; 0x464
   142f0:	ldr	r1, [r3, r2, lsl #2]
   142f4:	movw	r3, #43636	; 0xaa74
   142f8:	movt	r3, #2
   142fc:	cmp	r1, #0
   14300:	moveq	r1, r3
   14304:	ldr	r3, [r0, #-16]
   14308:	ldr	r5, [r0, #-12]
   1430c:	adds	r7, r3, #1
   14310:	adc	r5, r5, #0
   14314:	cmp	r2, #0
   14318:	ble	14334 <ftello64@plt+0x2cf4>
   1431c:	ldr	r3, [r4, #1128]	; 0x468
   14320:	add	r2, r3, r2, lsl #3
   14324:	ldr	r3, [r2, #-8]
   14328:	ldr	r2, [r2, #-4]
   1432c:	subs	r7, r7, r3
   14330:	sbc	r5, r5, r2
   14334:	ldr	r0, [r4, #1472]	; 0x5c0
   14338:	bl	11364 <stpcpy@plt>
   1433c:	mov	r6, r0
   14340:	str	r7, [sp]
   14344:	str	r5, [sp, #4]
   14348:	movw	r3, #45368	; 0xb138
   1434c:	movt	r3, #2
   14350:	mvn	r2, #0
   14354:	mov	r1, #1
   14358:	bl	114fc <__sprintf_chk@plt>
   1435c:	add	r0, r6, r0
   14360:	str	r0, [r4, #1476]	; 0x5c4
   14364:	ldr	r3, [r4, #532]	; 0x214
   14368:	cmp	r3, #3
   1436c:	ldrls	pc, [pc, r3, lsl #2]
   14370:	b	14764 <ftello64@plt+0x3124>
   14374:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14378:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   1437c:	andeq	r4, r1, r4, lsr r8
   14380:	andeq	r4, r1, r8, lsr #22
   14384:	ldrb	r1, [r4, #528]	; 0x210
   14388:	cmp	r1, #0
   1438c:	beq	14364 <ftello64@plt+0x2d24>
   14390:	ldr	ip, [r4, #1520]	; 0x5f0
   14394:	ldr	r3, [sp, #24]
   14398:	ldr	r3, [r3, #-16]
   1439c:	add	ip, ip, r3
   143a0:	str	ip, [r4, #1472]	; 0x5c0
   143a4:	str	ip, [r4, #1476]	; 0x5c4
   143a8:	cmp	r6, ip
   143ac:	bls	14364 <ftello64@plt+0x2d24>
   143b0:	ldr	r3, [sp, #16]
   143b4:	ldr	lr, [r3]
   143b8:	mov	r3, ip
   143bc:	ldrb	r2, [r3], #1
   143c0:	lsl	r2, r2, #1
   143c4:	ldrh	r2, [lr, r2]
   143c8:	tst	r2, #8192	; 0x2000
   143cc:	bne	143e8 <ftello64@plt+0x2da8>
   143d0:	mov	ip, r3
   143d4:	mov	r0, r1
   143d8:	cmp	r6, r3
   143dc:	bne	143bc <ftello64@plt+0x2d7c>
   143e0:	str	r3, [r4, #1476]	; 0x5c4
   143e4:	b	14364 <ftello64@plt+0x2d24>
   143e8:	cmp	r0, #0
   143ec:	strne	ip, [r4, #1476]	; 0x5c4
   143f0:	b	14364 <ftello64@plt+0x2d24>
   143f4:	ldrb	r3, [r4, #536]	; 0x218
   143f8:	cmp	r3, #0
   143fc:	bne	14470 <ftello64@plt+0x2e30>
   14400:	ldrb	r3, [r4, #529]	; 0x211
   14404:	cmp	r3, #0
   14408:	beq	14558 <ftello64@plt+0x2f18>
   1440c:	add	r3, r4, #1472	; 0x5c0
   14410:	ldm	r3, {r0, r1}
   14414:	bl	11f2c <ftello64@plt+0x8ec>
   14418:	movw	r3, #49644	; 0xc1ec
   1441c:	movt	r3, #3
   14420:	ldr	r0, [r3]
   14424:	ldr	r3, [r0, #20]
   14428:	ldr	r2, [r0, #24]
   1442c:	cmp	r3, r2
   14430:	addcc	r2, r3, #1
   14434:	strcc	r2, [r0, #20]
   14438:	movcc	r2, #58	; 0x3a
   1443c:	strbcc	r2, [r3]
   14440:	bcs	1454c <ftello64@plt+0x2f0c>
   14444:	movw	r3, #49516	; 0xc16c
   14448:	movt	r3, #3
   1444c:	ldr	r0, [r4, #1436]	; 0x59c
   14450:	ldr	r3, [r3, #4]
   14454:	add	r0, r0, r3
   14458:	ldr	r3, [r4, #1476]	; 0x5c4
   1445c:	ldr	r2, [r4, #1472]	; 0x5c0
   14460:	sub	r3, r3, r2
   14464:	sub	r0, r0, r3
   14468:	sub	r0, r0, #1
   1446c:	bl	11ec8 <ftello64@plt+0x888>
   14470:	ldr	r2, [r4, #1496]	; 0x5d8
   14474:	ldr	r3, [r4, #1500]	; 0x5dc
   14478:	cmp	r2, r3
   1447c:	bcc	14590 <ftello64@plt+0x2f50>
   14480:	movw	r2, #49516	; 0xc16c
   14484:	movt	r2, #3
   14488:	ldr	r3, [r4, #1480]	; 0x5c8
   1448c:	ldr	r2, [r2, #4]
   14490:	sub	r3, r3, r2
   14494:	ldr	r2, [r4, #1536]	; 0x600
   14498:	ldr	r1, [r4, #1532]	; 0x5fc
   1449c:	sub	r2, r2, r1
   144a0:	sub	r3, r3, r2
   144a4:	ldrb	r2, [r4, #1540]	; 0x604
   144a8:	cmp	r2, #0
   144ac:	ldrne	r0, [r4, #1492]	; 0x5d4
   144b0:	moveq	r0, #0
   144b4:	sub	r0, r3, r0
   144b8:	bl	11ec8 <ftello64@plt+0x888>
   144bc:	ldrb	r3, [r4, #1540]	; 0x604
   144c0:	cmp	r3, #0
   144c4:	bne	14670 <ftello64@plt+0x3030>
   144c8:	add	r3, r4, #1520	; 0x5f0
   144cc:	add	r3, r3, #12
   144d0:	ldm	r3, {r0, r1}
   144d4:	bl	11f2c <ftello64@plt+0x8ec>
   144d8:	movw	r3, #49516	; 0xc16c
   144dc:	movt	r3, #3
   144e0:	ldr	r0, [r3, #4]
   144e4:	bl	11ec8 <ftello64@plt+0x888>
   144e8:	add	r3, r4, #1520	; 0x5f0
   144ec:	ldm	r3, {r0, r1}
   144f0:	bl	11f2c <ftello64@plt+0x8ec>
   144f4:	ldrb	r3, [r4, #1528]	; 0x5f8
   144f8:	cmp	r3, #0
   144fc:	bne	14690 <ftello64@plt+0x3050>
   14500:	ldr	r2, [r4, #1508]	; 0x5e4
   14504:	ldr	r0, [r4, #1512]	; 0x5e8
   14508:	cmp	r2, r0
   1450c:	bcc	14dc8 <ftello64@plt+0x3788>
   14510:	ldrb	r3, [r4, #529]	; 0x211
   14514:	cmp	r3, #0
   14518:	bne	14e18 <ftello64@plt+0x37d8>
   1451c:	ldrb	r2, [r4, #528]	; 0x210
   14520:	cmp	r2, #0
   14524:	beq	14738 <ftello64@plt+0x30f8>
   14528:	ldrb	r2, [r4, #536]	; 0x218
   1452c:	cmp	r2, #0
   14530:	bne	14e24 <ftello64@plt+0x37e4>
   14534:	cmp	r3, #0
   14538:	bne	14738 <ftello64@plt+0x30f8>
   1453c:	ldrb	r3, [r4, #528]	; 0x210
   14540:	cmp	r3, #0
   14544:	bne	1472c <ftello64@plt+0x30ec>
   14548:	b	14738 <ftello64@plt+0x30f8>
   1454c:	mov	r1, #58	; 0x3a
   14550:	bl	1158c <__overflow@plt>
   14554:	b	14444 <ftello64@plt+0x2e04>
   14558:	add	r3, r4, #1472	; 0x5c0
   1455c:	ldm	r3, {r0, r1}
   14560:	bl	11f2c <ftello64@plt+0x8ec>
   14564:	movw	r3, #49516	; 0xc16c
   14568:	movt	r3, #3
   1456c:	ldr	r0, [r4, #1436]	; 0x59c
   14570:	ldr	r3, [r3, #4]
   14574:	add	r0, r0, r3
   14578:	ldr	r3, [r4, #1476]	; 0x5c4
   1457c:	ldr	r2, [r4, #1472]	; 0x5c0
   14580:	sub	r3, r3, r2
   14584:	sub	r0, r0, r3
   14588:	bl	11ec8 <ftello64@plt+0x888>
   1458c:	b	14470 <ftello64@plt+0x2e30>
   14590:	add	r3, r4, #1488	; 0x5d0
   14594:	add	r3, r3, #8
   14598:	ldm	r3, {r0, r1}
   1459c:	bl	11f2c <ftello64@plt+0x8ec>
   145a0:	ldrb	r3, [r4, #1504]	; 0x5e0
   145a4:	cmp	r3, #0
   145a8:	bne	145f4 <ftello64@plt+0x2fb4>
   145ac:	movw	r2, #49516	; 0xc16c
   145b0:	movt	r2, #3
   145b4:	ldr	r3, [r4, #1480]	; 0x5c8
   145b8:	ldr	r2, [r2, #4]
   145bc:	sub	r3, r3, r2
   145c0:	ldr	r2, [r4, #1536]	; 0x600
   145c4:	ldr	r1, [r4, #1532]	; 0x5fc
   145c8:	sub	r2, r2, r1
   145cc:	sub	r3, r3, r2
   145d0:	ldrb	r2, [r4, #1540]	; 0x604
   145d4:	cmp	r2, #0
   145d8:	bne	1463c <ftello64@plt+0x2ffc>
   145dc:	ldr	r2, [r4, #1500]	; 0x5dc
   145e0:	ldr	r1, [r4, #1496]	; 0x5d8
   145e4:	sub	r2, r2, r1
   145e8:	sub	r3, r3, r2
   145ec:	mov	r0, #0
   145f0:	b	14664 <ftello64@plt+0x3024>
   145f4:	movw	r3, #49644	; 0xc1ec
   145f8:	movt	r3, #3
   145fc:	movw	r5, #49516	; 0xc16c
   14600:	movt	r5, #3
   14604:	ldr	r1, [r3]
   14608:	ldr	r0, [r5, #12]
   1460c:	bl	11268 <fputs_unlocked@plt>
   14610:	ldr	r3, [r4, #1480]	; 0x5c8
   14614:	ldr	r2, [r5, #4]
   14618:	sub	r3, r3, r2
   1461c:	ldr	r2, [r4, #1536]	; 0x600
   14620:	ldr	r1, [r4, #1532]	; 0x5fc
   14624:	sub	r2, r2, r1
   14628:	sub	r3, r3, r2
   1462c:	ldrb	r2, [r4, #1540]	; 0x604
   14630:	cmp	r2, #0
   14634:	moveq	r2, #0
   14638:	beq	14640 <ftello64@plt+0x3000>
   1463c:	ldr	r2, [r4, #1492]	; 0x5d4
   14640:	sub	r3, r3, r2
   14644:	ldr	r2, [r4, #1500]	; 0x5dc
   14648:	ldr	r1, [r4, #1496]	; 0x5d8
   1464c:	sub	r2, r2, r1
   14650:	sub	r3, r3, r2
   14654:	ldrb	r2, [r4, #1504]	; 0x5e0
   14658:	cmp	r2, #0
   1465c:	ldrne	r0, [r4, #1492]	; 0x5d4
   14660:	moveq	r0, #0
   14664:	sub	r0, r3, r0
   14668:	bl	11ec8 <ftello64@plt+0x888>
   1466c:	b	144bc <ftello64@plt+0x2e7c>
   14670:	movw	r2, #49644	; 0xc1ec
   14674:	movt	r2, #3
   14678:	movw	r3, #49516	; 0xc16c
   1467c:	movt	r3, #3
   14680:	ldr	r1, [r2]
   14684:	ldr	r0, [r3, #12]
   14688:	bl	11268 <fputs_unlocked@plt>
   1468c:	b	144c8 <ftello64@plt+0x2e88>
   14690:	movw	r2, #49644	; 0xc1ec
   14694:	movt	r2, #3
   14698:	movw	r3, #49516	; 0xc16c
   1469c:	movt	r3, #3
   146a0:	ldr	r1, [r2]
   146a4:	ldr	r0, [r3, #12]
   146a8:	bl	11268 <fputs_unlocked@plt>
   146ac:	ldr	r2, [r4, #1508]	; 0x5e4
   146b0:	ldr	r0, [r4, #1512]	; 0x5e8
   146b4:	cmp	r2, r0
   146b8:	bcs	14510 <ftello64@plt+0x2ed0>
   146bc:	ldr	r3, [r4, #1524]	; 0x5f4
   146c0:	ldr	r1, [r4, #1520]	; 0x5f0
   146c4:	sub	r1, r3, r1
   146c8:	ldr	r3, [r4, #1480]	; 0x5c8
   146cc:	sub	r3, r3, r1
   146d0:	ldrb	r1, [r4, #1528]	; 0x5f8
   146d4:	cmp	r1, #0
   146d8:	ldrne	r1, [r4, #1492]	; 0x5d4
   146dc:	moveq	r1, #0
   146e0:	sub	r3, r3, r1
   146e4:	sub	r2, r0, r2
   146e8:	sub	r3, r3, r2
   146ec:	ldrb	r2, [r4, #1516]	; 0x5ec
   146f0:	cmp	r2, #0
   146f4:	ldrne	r0, [r4, #1492]	; 0x5d4
   146f8:	moveq	r0, #0
   146fc:	sub	r0, r3, r0
   14700:	bl	11ec8 <ftello64@plt+0x888>
   14704:	ldrb	r3, [r4, #1516]	; 0x5ec
   14708:	cmp	r3, #0
   1470c:	bne	147e8 <ftello64@plt+0x31a8>
   14710:	add	r3, r4, #1504	; 0x5e0
   14714:	add	r3, r3, #4
   14718:	ldm	r3, {r0, r1}
   1471c:	bl	11f2c <ftello64@plt+0x8ec>
   14720:	ldrb	r3, [r4, #529]	; 0x211
   14724:	cmp	r3, #0
   14728:	beq	1453c <ftello64@plt+0x2efc>
   1472c:	ldrb	r3, [r4, #536]	; 0x218
   14730:	cmp	r3, #0
   14734:	bne	14808 <ftello64@plt+0x31c8>
   14738:	movw	r3, #49644	; 0xc1ec
   1473c:	movt	r3, #3
   14740:	ldr	r0, [r3]
   14744:	ldr	r3, [r0, #20]
   14748:	ldr	r2, [r0, #24]
   1474c:	cmp	r3, r2
   14750:	addcc	r2, r3, #1
   14754:	strcc	r2, [r0, #20]
   14758:	movcc	r2, #10
   1475c:	strbcc	r2, [r3]
   14760:	bcs	14828 <ftello64@plt+0x31e8>
   14764:	ldr	r3, [sp, #36]	; 0x24
   14768:	add	r3, r3, #1
   1476c:	mov	r2, r3
   14770:	str	r3, [sp, #36]	; 0x24
   14774:	add	fp, fp, #32
   14778:	ldr	r3, [r4, #1420]	; 0x58c
   1477c:	cmp	r2, r3
   14780:	bge	14e54 <ftello64@plt+0x3814>
   14784:	str	fp, [sp, #24]
   14788:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1478c:	str	r3, [r4, #1520]	; 0x5f0
   14790:	ldr	r5, [fp, #-28]	; 0xffffffe4
   14794:	add	r5, r3, r5
   14798:	str	r5, [r4, #1524]	; 0x5f4
   1479c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   147a0:	add	r2, r3, r2
   147a4:	str	r2, [sp, #40]	; 0x28
   147a8:	ldr	r6, [fp, #-20]	; 0xffffffec
   147ac:	add	r6, r3, r6
   147b0:	ldr	r1, [fp, #-8]
   147b4:	ldr	r2, [r4, #1132]	; 0x46c
   147b8:	add	r0, r2, r1, lsl #3
   147bc:	ldr	r2, [r2, r1, lsl #3]
   147c0:	str	r2, [sp, #32]
   147c4:	ldr	r8, [r0, #4]
   147c8:	cmp	r5, r6
   147cc:	bcs	13b80 <ftello64@plt+0x2540>
   147d0:	ldr	r2, [r4, #1488]	; 0x5d0
   147d4:	add	r3, r3, r2
   147d8:	cmp	r5, r3
   147dc:	bhi	14dec <ftello64@plt+0x37ac>
   147e0:	mov	r7, r6
   147e4:	b	13b00 <ftello64@plt+0x24c0>
   147e8:	movw	r2, #49644	; 0xc1ec
   147ec:	movt	r2, #3
   147f0:	movw	r3, #49516	; 0xc16c
   147f4:	movt	r3, #3
   147f8:	ldr	r1, [r2]
   147fc:	ldr	r0, [r3, #12]
   14800:	bl	11268 <fputs_unlocked@plt>
   14804:	b	14710 <ftello64@plt+0x30d0>
   14808:	movw	r3, #49516	; 0xc16c
   1480c:	movt	r3, #3
   14810:	ldr	r0, [r3, #4]
   14814:	bl	11ec8 <ftello64@plt+0x888>
   14818:	add	r3, r4, #1472	; 0x5c0
   1481c:	ldm	r3, {r0, r1}
   14820:	bl	11f2c <ftello64@plt+0x8ec>
   14824:	b	14738 <ftello64@plt+0x30f8>
   14828:	mov	r1, #10
   1482c:	bl	1158c <__overflow@plt>
   14830:	b	14764 <ftello64@plt+0x3124>
   14834:	movw	r3, #49516	; 0xc16c
   14838:	movt	r3, #3
   1483c:	ldr	r2, [r3, #16]
   14840:	movw	r1, #45376	; 0xb140
   14844:	movt	r1, #2
   14848:	mov	r0, #1
   1484c:	bl	11538 <__printf_chk@plt>
   14850:	add	r3, r4, #1488	; 0x5d0
   14854:	add	r3, r3, #8
   14858:	ldm	r3, {r0, r1}
   1485c:	bl	11f2c <ftello64@plt+0x8ec>
   14860:	ldrb	r3, [r4, #1504]	; 0x5e0
   14864:	cmp	r3, #0
   14868:	bne	14a6c <ftello64@plt+0x342c>
   1486c:	movw	r3, #49644	; 0xc1ec
   14870:	movt	r3, #3
   14874:	ldr	r0, [r3]
   14878:	ldr	r3, [r0, #20]
   1487c:	ldr	r2, [r0, #24]
   14880:	cmp	r3, r2
   14884:	addcc	r2, r3, #1
   14888:	strcc	r2, [r0, #20]
   1488c:	movcc	r2, #34	; 0x22
   14890:	strbcc	r2, [r3]
   14894:	bcs	14a8c <ftello64@plt+0x344c>
   14898:	movw	r3, #49644	; 0xc1ec
   1489c:	movt	r3, #3
   148a0:	ldr	r3, [r3]
   148a4:	mov	r2, #2
   148a8:	mov	r1, #1
   148ac:	movw	r0, #45384	; 0xb148
   148b0:	movt	r0, #2
   148b4:	bl	1134c <fwrite_unlocked@plt>
   148b8:	ldrb	r3, [r4, #1540]	; 0x604
   148bc:	cmp	r3, #0
   148c0:	bne	14a98 <ftello64@plt+0x3458>
   148c4:	add	r3, r4, #1520	; 0x5f0
   148c8:	add	r3, r3, #12
   148cc:	ldm	r3, {r0, r1}
   148d0:	bl	11f2c <ftello64@plt+0x8ec>
   148d4:	movw	r3, #49644	; 0xc1ec
   148d8:	movt	r3, #3
   148dc:	ldr	r0, [r3]
   148e0:	ldr	r3, [r0, #20]
   148e4:	ldr	r2, [r0, #24]
   148e8:	cmp	r3, r2
   148ec:	addcc	r2, r3, #1
   148f0:	strcc	r2, [r0, #20]
   148f4:	movcc	r2, #34	; 0x22
   148f8:	strbcc	r2, [r3]
   148fc:	bcs	14ab8 <ftello64@plt+0x3478>
   14900:	movw	r3, #49644	; 0xc1ec
   14904:	movt	r3, #3
   14908:	ldr	r3, [r3]
   1490c:	mov	r2, #2
   14910:	mov	r1, #1
   14914:	movw	r0, #45384	; 0xb148
   14918:	movt	r0, #2
   1491c:	bl	1134c <fwrite_unlocked@plt>
   14920:	add	r3, r4, #1520	; 0x5f0
   14924:	ldm	r3, {r0, r1}
   14928:	bl	11f2c <ftello64@plt+0x8ec>
   1492c:	ldrb	r3, [r4, #1528]	; 0x5f8
   14930:	cmp	r3, #0
   14934:	bne	14ac4 <ftello64@plt+0x3484>
   14938:	movw	r3, #49644	; 0xc1ec
   1493c:	movt	r3, #3
   14940:	ldr	r0, [r3]
   14944:	ldr	r3, [r0, #20]
   14948:	ldr	r2, [r0, #24]
   1494c:	cmp	r3, r2
   14950:	addcc	r2, r3, #1
   14954:	strcc	r2, [r0, #20]
   14958:	movcc	r2, #34	; 0x22
   1495c:	strbcc	r2, [r3]
   14960:	bcs	14ae4 <ftello64@plt+0x34a4>
   14964:	movw	r3, #49644	; 0xc1ec
   14968:	movt	r3, #3
   1496c:	ldr	r3, [r3]
   14970:	mov	r2, #2
   14974:	mov	r1, #1
   14978:	movw	r0, #45384	; 0xb148
   1497c:	movt	r0, #2
   14980:	bl	1134c <fwrite_unlocked@plt>
   14984:	ldrb	r3, [r4, #1516]	; 0x5ec
   14988:	cmp	r3, #0
   1498c:	bne	14af0 <ftello64@plt+0x34b0>
   14990:	add	r3, r4, #1504	; 0x5e0
   14994:	add	r3, r3, #4
   14998:	ldm	r3, {r0, r1}
   1499c:	bl	11f2c <ftello64@plt+0x8ec>
   149a0:	movw	r3, #49644	; 0xc1ec
   149a4:	movt	r3, #3
   149a8:	ldr	r0, [r3]
   149ac:	ldr	r3, [r0, #20]
   149b0:	ldr	r2, [r0, #24]
   149b4:	cmp	r3, r2
   149b8:	addcc	r2, r3, #1
   149bc:	strcc	r2, [r0, #20]
   149c0:	movcc	r2, #34	; 0x22
   149c4:	strbcc	r2, [r3]
   149c8:	bcs	14b10 <ftello64@plt+0x34d0>
   149cc:	ldrb	r3, [r4, #529]	; 0x211
   149d0:	cmp	r3, #0
   149d4:	bne	149e4 <ftello64@plt+0x33a4>
   149d8:	ldrb	r3, [r4, #528]	; 0x210
   149dc:	cmp	r3, #0
   149e0:	beq	14a34 <ftello64@plt+0x33f4>
   149e4:	movw	r5, #49644	; 0xc1ec
   149e8:	movt	r5, #3
   149ec:	ldr	r3, [r5]
   149f0:	mov	r2, #2
   149f4:	mov	r1, #1
   149f8:	movw	r0, #45384	; 0xb148
   149fc:	movt	r0, #2
   14a00:	bl	1134c <fwrite_unlocked@plt>
   14a04:	add	r3, r4, #1472	; 0x5c0
   14a08:	ldm	r3, {r0, r1}
   14a0c:	bl	11f2c <ftello64@plt+0x8ec>
   14a10:	ldr	r0, [r5]
   14a14:	ldr	r3, [r0, #20]
   14a18:	ldr	r2, [r0, #24]
   14a1c:	cmp	r3, r2
   14a20:	addcc	r2, r3, #1
   14a24:	strcc	r2, [r0, #20]
   14a28:	movcc	r2, #34	; 0x22
   14a2c:	strbcc	r2, [r3]
   14a30:	bcs	14b1c <ftello64@plt+0x34dc>
   14a34:	movw	r3, #49644	; 0xc1ec
   14a38:	movt	r3, #3
   14a3c:	ldr	r0, [r3]
   14a40:	ldr	r3, [r0, #20]
   14a44:	ldr	r2, [r0, #24]
   14a48:	cmp	r3, r2
   14a4c:	addcc	r2, r3, #1
   14a50:	strcc	r2, [r0, #20]
   14a54:	movcc	r2, #10
   14a58:	strbcc	r2, [r3]
   14a5c:	bcc	14764 <ftello64@plt+0x3124>
   14a60:	mov	r1, #10
   14a64:	bl	1158c <__overflow@plt>
   14a68:	b	14764 <ftello64@plt+0x3124>
   14a6c:	movw	r2, #49644	; 0xc1ec
   14a70:	movt	r2, #3
   14a74:	movw	r3, #49516	; 0xc16c
   14a78:	movt	r3, #3
   14a7c:	ldr	r1, [r2]
   14a80:	ldr	r0, [r3, #12]
   14a84:	bl	11268 <fputs_unlocked@plt>
   14a88:	b	1486c <ftello64@plt+0x322c>
   14a8c:	mov	r1, #34	; 0x22
   14a90:	bl	1158c <__overflow@plt>
   14a94:	b	14898 <ftello64@plt+0x3258>
   14a98:	movw	r2, #49644	; 0xc1ec
   14a9c:	movt	r2, #3
   14aa0:	movw	r3, #49516	; 0xc16c
   14aa4:	movt	r3, #3
   14aa8:	ldr	r1, [r2]
   14aac:	ldr	r0, [r3, #12]
   14ab0:	bl	11268 <fputs_unlocked@plt>
   14ab4:	b	148c4 <ftello64@plt+0x3284>
   14ab8:	mov	r1, #34	; 0x22
   14abc:	bl	1158c <__overflow@plt>
   14ac0:	b	14900 <ftello64@plt+0x32c0>
   14ac4:	movw	r2, #49644	; 0xc1ec
   14ac8:	movt	r2, #3
   14acc:	movw	r3, #49516	; 0xc16c
   14ad0:	movt	r3, #3
   14ad4:	ldr	r1, [r2]
   14ad8:	ldr	r0, [r3, #12]
   14adc:	bl	11268 <fputs_unlocked@plt>
   14ae0:	b	14938 <ftello64@plt+0x32f8>
   14ae4:	mov	r1, #34	; 0x22
   14ae8:	bl	1158c <__overflow@plt>
   14aec:	b	14964 <ftello64@plt+0x3324>
   14af0:	movw	r2, #49644	; 0xc1ec
   14af4:	movt	r2, #3
   14af8:	movw	r3, #49516	; 0xc16c
   14afc:	movt	r3, #3
   14b00:	ldr	r1, [r2]
   14b04:	ldr	r0, [r3, #12]
   14b08:	bl	11268 <fputs_unlocked@plt>
   14b0c:	b	14990 <ftello64@plt+0x3350>
   14b10:	mov	r1, #34	; 0x22
   14b14:	bl	1158c <__overflow@plt>
   14b18:	b	149cc <ftello64@plt+0x338c>
   14b1c:	mov	r1, #34	; 0x22
   14b20:	bl	1158c <__overflow@plt>
   14b24:	b	14a34 <ftello64@plt+0x33f4>
   14b28:	movw	r3, #49516	; 0xc16c
   14b2c:	movt	r3, #3
   14b30:	ldr	r2, [r3, #16]
   14b34:	movw	r1, #45388	; 0xb14c
   14b38:	movt	r1, #2
   14b3c:	mov	r0, #1
   14b40:	bl	11538 <__printf_chk@plt>
   14b44:	movw	r3, #49644	; 0xc1ec
   14b48:	movt	r3, #3
   14b4c:	ldr	r0, [r3]
   14b50:	ldr	r3, [r0, #20]
   14b54:	ldr	r2, [r0, #24]
   14b58:	cmp	r3, r2
   14b5c:	addcc	r2, r3, #1
   14b60:	strcc	r2, [r0, #20]
   14b64:	movcc	r2, #123	; 0x7b
   14b68:	strbcc	r2, [r3]
   14b6c:	bcs	14d50 <ftello64@plt+0x3710>
   14b70:	add	r3, r4, #1488	; 0x5d0
   14b74:	add	r3, r3, #8
   14b78:	ldm	r3, {r0, r1}
   14b7c:	bl	11f2c <ftello64@plt+0x8ec>
   14b80:	movw	r6, #49644	; 0xc1ec
   14b84:	movt	r6, #3
   14b88:	movw	r5, #45396	; 0xb154
   14b8c:	movt	r5, #2
   14b90:	ldr	r3, [r6]
   14b94:	mov	r2, #2
   14b98:	mov	r1, #1
   14b9c:	mov	r0, r5
   14ba0:	bl	1134c <fwrite_unlocked@plt>
   14ba4:	add	r3, r4, #1520	; 0x5f0
   14ba8:	add	r3, r3, #12
   14bac:	ldm	r3, {r0, r1}
   14bb0:	bl	11f2c <ftello64@plt+0x8ec>
   14bb4:	ldr	r3, [r6]
   14bb8:	mov	r2, #2
   14bbc:	mov	r1, #1
   14bc0:	mov	r0, r5
   14bc4:	bl	1134c <fwrite_unlocked@plt>
   14bc8:	ldr	r5, [r4, #1520]	; 0x5f0
   14bcc:	str	r5, [sp, #72]	; 0x48
   14bd0:	ldr	r2, [r4, #1524]	; 0x5f4
   14bd4:	str	r2, [sp, #84]	; 0x54
   14bd8:	ldr	r3, [r4, #832]	; 0x340
   14bdc:	cmp	r3, #0
   14be0:	beq	14d60 <ftello64@plt+0x3720>
   14be4:	mov	r3, #0
   14be8:	str	r3, [sp]
   14bec:	sub	r2, r2, r5
   14bf0:	mov	r1, r5
   14bf4:	add	r0, r4, #836	; 0x344
   14bf8:	bl	262cc <ftello64@plt+0x14c8c>
   14bfc:	cmn	r0, #2
   14c00:	beq	14d5c <ftello64@plt+0x371c>
   14c04:	cmn	r0, #1
   14c08:	moveq	r0, #1
   14c0c:	add	r3, r5, r0
   14c10:	str	r3, [sp, #76]	; 0x4c
   14c14:	str	r3, [sp, #80]	; 0x50
   14c18:	add	r3, sp, #72	; 0x48
   14c1c:	ldm	r3, {r0, r1}
   14c20:	bl	11f2c <ftello64@plt+0x8ec>
   14c24:	movw	r5, #49644	; 0xc1ec
   14c28:	movt	r5, #3
   14c2c:	movw	r6, #45396	; 0xb154
   14c30:	movt	r6, #2
   14c34:	ldr	r3, [r5]
   14c38:	mov	r2, #2
   14c3c:	mov	r1, #1
   14c40:	mov	r0, r6
   14c44:	bl	1134c <fwrite_unlocked@plt>
   14c48:	add	r3, sp, #80	; 0x50
   14c4c:	ldm	r3, {r0, r1}
   14c50:	bl	11f2c <ftello64@plt+0x8ec>
   14c54:	ldr	r3, [r5]
   14c58:	mov	r2, #2
   14c5c:	mov	r1, #1
   14c60:	mov	r0, r6
   14c64:	bl	1134c <fwrite_unlocked@plt>
   14c68:	add	r3, r4, #1504	; 0x5e0
   14c6c:	add	r3, r3, #4
   14c70:	ldm	r3, {r0, r1}
   14c74:	bl	11f2c <ftello64@plt+0x8ec>
   14c78:	ldr	r0, [r5]
   14c7c:	ldr	r3, [r0, #20]
   14c80:	ldr	r2, [r0, #24]
   14c84:	cmp	r3, r2
   14c88:	addcc	r2, r3, #1
   14c8c:	strcc	r2, [r0, #20]
   14c90:	movcc	r2, #125	; 0x7d
   14c94:	strbcc	r2, [r3]
   14c98:	bcs	14da4 <ftello64@plt+0x3764>
   14c9c:	ldrb	r3, [r4, #529]	; 0x211
   14ca0:	cmp	r3, #0
   14ca4:	bne	14cb4 <ftello64@plt+0x3674>
   14ca8:	ldrb	r3, [r4, #528]	; 0x210
   14cac:	cmp	r3, #0
   14cb0:	beq	14d18 <ftello64@plt+0x36d8>
   14cb4:	movw	r3, #49644	; 0xc1ec
   14cb8:	movt	r3, #3
   14cbc:	ldr	r0, [r3]
   14cc0:	ldr	r3, [r0, #20]
   14cc4:	ldr	r2, [r0, #24]
   14cc8:	cmp	r3, r2
   14ccc:	addcc	r2, r3, #1
   14cd0:	strcc	r2, [r0, #20]
   14cd4:	movcc	r2, #123	; 0x7b
   14cd8:	strbcc	r2, [r3]
   14cdc:	bcs	14db0 <ftello64@plt+0x3770>
   14ce0:	add	r3, r4, #1472	; 0x5c0
   14ce4:	ldm	r3, {r0, r1}
   14ce8:	bl	11f2c <ftello64@plt+0x8ec>
   14cec:	movw	r3, #49644	; 0xc1ec
   14cf0:	movt	r3, #3
   14cf4:	ldr	r0, [r3]
   14cf8:	ldr	r3, [r0, #20]
   14cfc:	ldr	r2, [r0, #24]
   14d00:	cmp	r3, r2
   14d04:	addcc	r2, r3, #1
   14d08:	strcc	r2, [r0, #20]
   14d0c:	movcc	r2, #125	; 0x7d
   14d10:	strbcc	r2, [r3]
   14d14:	bcs	14dbc <ftello64@plt+0x377c>
   14d18:	movw	r3, #49644	; 0xc1ec
   14d1c:	movt	r3, #3
   14d20:	ldr	r0, [r3]
   14d24:	ldr	r3, [r0, #20]
   14d28:	ldr	r2, [r0, #24]
   14d2c:	cmp	r3, r2
   14d30:	addcc	r2, r3, #1
   14d34:	strcc	r2, [r0, #20]
   14d38:	movcc	r2, #10
   14d3c:	strbcc	r2, [r3]
   14d40:	bcc	14764 <ftello64@plt+0x3124>
   14d44:	mov	r1, #10
   14d48:	bl	1158c <__overflow@plt>
   14d4c:	b	14764 <ftello64@plt+0x3124>
   14d50:	mov	r1, #123	; 0x7b
   14d54:	bl	1158c <__overflow@plt>
   14d58:	b	14b70 <ftello64@plt+0x3530>
   14d5c:	bl	11940 <ftello64@plt+0x300>
   14d60:	ldrb	r3, [r5]
   14d64:	add	r3, r4, r3
   14d68:	ldrb	r3, [r3, #1140]	; 0x474
   14d6c:	cmp	r3, #0
   14d70:	addeq	r3, r5, #1
   14d74:	beq	14c10 <ftello64@plt+0x35d0>
   14d78:	mov	r1, r5
   14d7c:	mov	r3, r1
   14d80:	cmp	r2, r1
   14d84:	bls	14c10 <ftello64@plt+0x35d0>
   14d88:	add	r1, r1, #1
   14d8c:	ldrb	r0, [r3]
   14d90:	add	r0, r4, r0
   14d94:	ldrb	r0, [r0, #1140]	; 0x474
   14d98:	cmp	r0, #0
   14d9c:	bne	14d7c <ftello64@plt+0x373c>
   14da0:	b	14c10 <ftello64@plt+0x35d0>
   14da4:	mov	r1, #125	; 0x7d
   14da8:	bl	1158c <__overflow@plt>
   14dac:	b	14c9c <ftello64@plt+0x365c>
   14db0:	mov	r1, #123	; 0x7b
   14db4:	bl	1158c <__overflow@plt>
   14db8:	b	14ce0 <ftello64@plt+0x36a0>
   14dbc:	mov	r1, #125	; 0x7d
   14dc0:	bl	1158c <__overflow@plt>
   14dc4:	b	14d18 <ftello64@plt+0x36d8>
   14dc8:	ldr	r3, [r4, #1524]	; 0x5f4
   14dcc:	ldr	r1, [r4, #1520]	; 0x5f0
   14dd0:	sub	r1, r3, r1
   14dd4:	ldr	r3, [r4, #1480]	; 0x5c8
   14dd8:	sub	r3, r3, r1
   14ddc:	mov	r1, #0
   14de0:	b	146e0 <ftello64@plt+0x30a0>
   14de4:	ldr	r3, [r4, #1496]	; 0x5d8
   14de8:	b	14050 <ftello64@plt+0x2a10>
   14dec:	ldr	r9, [r4, #1520]	; 0x5f0
   14df0:	b	13b94 <ftello64@plt+0x2554>
   14df4:	mov	sl, r6
   14df8:	b	13770 <ftello64@plt+0x2130>
   14dfc:	cmp	sl, r6
   14e00:	beq	1320c <ftello64@plt+0x1bcc>
   14e04:	str	sl, [sp, #24]
   14e08:	ldr	r3, [sp, #24]
   14e0c:	add	r3, r3, #1
   14e10:	str	r3, [sp, #24]
   14e14:	b	134b8 <ftello64@plt+0x1e78>
   14e18:	ldrb	r3, [r4, #536]	; 0x218
   14e1c:	cmp	r3, #0
   14e20:	beq	14738 <ftello64@plt+0x30f8>
   14e24:	ldr	r3, [r4, #1524]	; 0x5f4
   14e28:	ldr	r2, [r4, #1520]	; 0x5f0
   14e2c:	sub	r2, r3, r2
   14e30:	ldr	r3, [r4, #1480]	; 0x5c8
   14e34:	sub	r3, r3, r2
   14e38:	ldrb	r2, [r4, #1528]	; 0x5f8
   14e3c:	cmp	r2, #0
   14e40:	ldrne	r0, [r4, #1492]	; 0x5d4
   14e44:	moveq	r0, #0
   14e48:	sub	r0, r3, r0
   14e4c:	bl	11ec8 <ftello64@plt+0x888>
   14e50:	b	14720 <ftello64@plt+0x30e0>
   14e54:	mov	r0, #0
   14e58:	add	sp, sp, #108	; 0x6c
   14e5c:	ldrd	r4, [sp]
   14e60:	ldrd	r6, [sp, #8]
   14e64:	ldrd	r8, [sp, #16]
   14e68:	ldrd	sl, [sp, #24]
   14e6c:	add	sp, sp, #32
   14e70:	pop	{pc}		; (ldr pc, [sp], #4)
   14e74:	str	r4, [sp, #-8]!
   14e78:	str	lr, [sp, #4]
   14e7c:	mov	r0, #1
   14e80:	bl	12130 <ftello64@plt+0xaf0>
   14e84:	ldr	r4, [sp]
   14e88:	add	sp, sp, #4
   14e8c:	pop	{pc}		; (ldr pc, [sp], #4)
   14e90:	strd	r4, [sp, #-36]!	; 0xffffffdc
   14e94:	strd	r6, [sp, #8]
   14e98:	strd	r8, [sp, #16]
   14e9c:	strd	sl, [sp, #24]
   14ea0:	str	lr, [sp, #32]
   14ea4:	sub	sp, sp, #12
   14ea8:	str	r0, [sp]
   14eac:	mov	r5, r1
   14eb0:	mov	r6, r2
   14eb4:	str	r2, [sp, #4]
   14eb8:	mov	r9, r3
   14ebc:	bl	114cc <strlen@plt>
   14ec0:	ldr	r4, [r5]
   14ec4:	cmp	r4, #0
   14ec8:	beq	14f84 <ftello64@plt+0x3944>
   14ecc:	mov	r8, r0
   14ed0:	mov	fp, #0
   14ed4:	mvn	sl, #0
   14ed8:	mov	r7, fp
   14edc:	b	14efc <ftello64@plt+0x38bc>
   14ee0:	mov	sl, r7
   14ee4:	b	14f64 <ftello64@plt+0x3924>
   14ee8:	add	r7, r7, #1
   14eec:	ldr	r4, [r5, #4]!
   14ef0:	add	r6, r6, r9
   14ef4:	cmp	r4, #0
   14ef8:	beq	14f5c <ftello64@plt+0x391c>
   14efc:	mov	r2, r8
   14f00:	ldr	r1, [sp]
   14f04:	mov	r0, r4
   14f08:	bl	11610 <strncmp@plt>
   14f0c:	cmp	r0, #0
   14f10:	bne	14ee8 <ftello64@plt+0x38a8>
   14f14:	mov	r0, r4
   14f18:	bl	114cc <strlen@plt>
   14f1c:	cmp	r0, r8
   14f20:	beq	14ee0 <ftello64@plt+0x38a0>
   14f24:	cmn	sl, #1
   14f28:	moveq	sl, r7
   14f2c:	beq	14ee8 <ftello64@plt+0x38a8>
   14f30:	ldr	r3, [sp, #4]
   14f34:	cmp	r3, #0
   14f38:	moveq	fp, #1
   14f3c:	beq	14ee8 <ftello64@plt+0x38a8>
   14f40:	mov	r2, r9
   14f44:	mov	r1, r6
   14f48:	mla	r0, r9, sl, r3
   14f4c:	bl	11358 <memcmp@plt>
   14f50:	cmp	r0, #0
   14f54:	movne	fp, #1
   14f58:	b	14ee8 <ftello64@plt+0x38a8>
   14f5c:	cmp	fp, #0
   14f60:	mvnne	sl, #1
   14f64:	mov	r0, sl
   14f68:	add	sp, sp, #12
   14f6c:	ldrd	r4, [sp]
   14f70:	ldrd	r6, [sp, #8]
   14f74:	ldrd	r8, [sp, #16]
   14f78:	ldrd	sl, [sp, #24]
   14f7c:	add	sp, sp, #32
   14f80:	pop	{pc}		; (ldr pc, [sp], #4)
   14f84:	mvn	sl, #0
   14f88:	b	14f64 <ftello64@plt+0x3924>
   14f8c:	strd	r4, [sp, #-16]!
   14f90:	str	r6, [sp, #8]
   14f94:	str	lr, [sp, #12]
   14f98:	mov	r6, r0
   14f9c:	ldr	r0, [r1]
   14fa0:	cmp	r0, #0
   14fa4:	beq	14fec <ftello64@plt+0x39ac>
   14fa8:	mov	r4, r1
   14fac:	mov	r5, #0
   14fb0:	mov	r1, r6
   14fb4:	bl	112b0 <strcmp@plt>
   14fb8:	cmp	r0, #0
   14fbc:	beq	14fd8 <ftello64@plt+0x3998>
   14fc0:	add	r5, r5, #1
   14fc4:	ldr	r0, [r4, #4]!
   14fc8:	cmp	r0, #0
   14fcc:	bne	14fb0 <ftello64@plt+0x3970>
   14fd0:	mvn	r0, #0
   14fd4:	b	14fdc <ftello64@plt+0x399c>
   14fd8:	mov	r0, r5
   14fdc:	ldrd	r4, [sp]
   14fe0:	ldr	r6, [sp, #8]
   14fe4:	add	sp, sp, #12
   14fe8:	pop	{pc}		; (ldr pc, [sp], #4)
   14fec:	mvn	r0, #0
   14ff0:	b	14fdc <ftello64@plt+0x399c>
   14ff4:	strd	r4, [sp, #-16]!
   14ff8:	str	r6, [sp, #8]
   14ffc:	str	lr, [sp, #12]
   15000:	sub	sp, sp, #8
   15004:	mov	r6, r0
   15008:	mov	r5, r1
   1500c:	cmn	r2, #1
   15010:	mov	r2, #5
   15014:	movweq	r1, #45764	; 0xb2c4
   15018:	movteq	r1, #2
   1501c:	movwne	r1, #45792	; 0xb2e0
   15020:	movtne	r1, #2
   15024:	mov	r0, #0
   15028:	bl	1137c <dcgettext@plt>
   1502c:	mov	r4, r0
   15030:	mov	r2, r5
   15034:	mov	r1, #8
   15038:	mov	r0, #0
   1503c:	bl	182d4 <ftello64@plt+0x6c94>
   15040:	mov	r5, r0
   15044:	mov	r1, r6
   15048:	mov	r0, #1
   1504c:	bl	18634 <ftello64@plt+0x6ff4>
   15050:	str	r0, [sp]
   15054:	mov	r3, r5
   15058:	mov	r2, r4
   1505c:	mov	r1, #0
   15060:	mov	r0, r1
   15064:	bl	11424 <error@plt>
   15068:	add	sp, sp, #8
   1506c:	ldrd	r4, [sp]
   15070:	ldr	r6, [sp, #8]
   15074:	add	sp, sp, #12
   15078:	pop	{pc}		; (ldr pc, [sp], #4)
   1507c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15080:	strd	r6, [sp, #8]
   15084:	strd	r8, [sp, #16]
   15088:	strd	sl, [sp, #24]
   1508c:	str	lr, [sp, #32]
   15090:	sub	sp, sp, #12
   15094:	mov	r7, r0
   15098:	mov	r4, r1
   1509c:	mov	r8, r2
   150a0:	mov	r2, #5
   150a4:	movw	r1, #45824	; 0xb300
   150a8:	movt	r1, #2
   150ac:	mov	r0, #0
   150b0:	bl	1137c <dcgettext@plt>
   150b4:	movw	r3, #49632	; 0xc1e0
   150b8:	movt	r3, #3
   150bc:	ldr	r1, [r3]
   150c0:	bl	11268 <fputs_unlocked@plt>
   150c4:	ldr	r5, [r7]
   150c8:	cmp	r5, #0
   150cc:	beq	15178 <ftello64@plt+0x3b38>
   150d0:	mov	r3, #0
   150d4:	str	r3, [sp]
   150d8:	mov	r6, r3
   150dc:	movw	sl, #49632	; 0xc1e0
   150e0:	movt	sl, #3
   150e4:	movw	fp, #45848	; 0xb318
   150e8:	movt	fp, #2
   150ec:	movw	r3, #45856	; 0xb320
   150f0:	movt	r3, #2
   150f4:	str	r3, [sp, #4]
   150f8:	b	15134 <ftello64@plt+0x3af4>
   150fc:	ldr	r9, [sl]
   15100:	mov	r0, r5
   15104:	bl	18650 <ftello64@plt+0x7010>
   15108:	mov	r3, r0
   1510c:	mov	r2, fp
   15110:	mov	r1, #1
   15114:	mov	r0, r9
   15118:	bl	11550 <__fprintf_chk@plt>
   1511c:	str	r4, [sp]
   15120:	add	r6, r6, #1
   15124:	ldr	r5, [r7, #4]!
   15128:	add	r4, r4, r8
   1512c:	cmp	r5, #0
   15130:	beq	15178 <ftello64@plt+0x3b38>
   15134:	cmp	r6, #0
   15138:	beq	150fc <ftello64@plt+0x3abc>
   1513c:	mov	r2, r8
   15140:	mov	r1, r4
   15144:	ldr	r0, [sp]
   15148:	bl	11358 <memcmp@plt>
   1514c:	cmp	r0, #0
   15150:	bne	150fc <ftello64@plt+0x3abc>
   15154:	ldr	r9, [sl]
   15158:	mov	r0, r5
   1515c:	bl	18650 <ftello64@plt+0x7010>
   15160:	mov	r3, r0
   15164:	ldr	r2, [sp, #4]
   15168:	mov	r1, #1
   1516c:	mov	r0, r9
   15170:	bl	11550 <__fprintf_chk@plt>
   15174:	b	15120 <ftello64@plt+0x3ae0>
   15178:	movw	r3, #49632	; 0xc1e0
   1517c:	movt	r3, #3
   15180:	ldr	r0, [r3]
   15184:	ldr	r3, [r0, #20]
   15188:	ldr	r2, [r0, #24]
   1518c:	cmp	r3, r2
   15190:	addcc	r2, r3, #1
   15194:	strcc	r2, [r0, #20]
   15198:	movcc	r2, #10
   1519c:	strbcc	r2, [r3]
   151a0:	bcs	151c0 <ftello64@plt+0x3b80>
   151a4:	add	sp, sp, #12
   151a8:	ldrd	r4, [sp]
   151ac:	ldrd	r6, [sp, #8]
   151b0:	ldrd	r8, [sp, #16]
   151b4:	ldrd	sl, [sp, #24]
   151b8:	add	sp, sp, #32
   151bc:	pop	{pc}		; (ldr pc, [sp], #4)
   151c0:	mov	r1, #10
   151c4:	bl	1158c <__overflow@plt>
   151c8:	b	151a4 <ftello64@plt+0x3b64>
   151cc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   151d0:	strd	r6, [sp, #8]
   151d4:	str	r8, [sp, #16]
   151d8:	str	lr, [sp, #20]
   151dc:	mov	r7, r0
   151e0:	mov	r5, r1
   151e4:	mov	r4, r2
   151e8:	mov	r6, r3
   151ec:	ldrb	r3, [sp, #32]
   151f0:	cmp	r3, #0
   151f4:	beq	15228 <ftello64@plt+0x3be8>
   151f8:	ldr	r3, [sp, #24]
   151fc:	mov	r2, r6
   15200:	mov	r1, r4
   15204:	mov	r0, r5
   15208:	bl	14e90 <ftello64@plt+0x3850>
   1520c:	cmp	r0, #0
   15210:	blt	15238 <ftello64@plt+0x3bf8>
   15214:	ldrd	r4, [sp]
   15218:	ldrd	r6, [sp, #8]
   1521c:	ldr	r8, [sp, #16]
   15220:	add	sp, sp, #20
   15224:	pop	{pc}		; (ldr pc, [sp], #4)
   15228:	mov	r1, r2
   1522c:	mov	r0, r5
   15230:	bl	14f8c <ftello64@plt+0x394c>
   15234:	b	1520c <ftello64@plt+0x3bcc>
   15238:	mov	r2, r0
   1523c:	mov	r1, r5
   15240:	mov	r0, r7
   15244:	bl	14ff4 <ftello64@plt+0x39b4>
   15248:	ldr	r2, [sp, #24]
   1524c:	mov	r1, r6
   15250:	mov	r0, r4
   15254:	bl	1507c <ftello64@plt+0x3a3c>
   15258:	ldr	r3, [sp, #28]
   1525c:	blx	r3
   15260:	mvn	r0, #0
   15264:	b	15214 <ftello64@plt+0x3bd4>
   15268:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1526c:	strd	r6, [sp, #8]
   15270:	str	r8, [sp, #16]
   15274:	str	lr, [sp, #20]
   15278:	ldr	r7, [r1]
   1527c:	cmp	r7, #0
   15280:	beq	152bc <ftello64@plt+0x3c7c>
   15284:	mov	r6, r3
   15288:	mov	r8, r0
   1528c:	mov	r4, r2
   15290:	mov	r5, r1
   15294:	mov	r2, r6
   15298:	mov	r1, r4
   1529c:	mov	r0, r8
   152a0:	bl	11358 <memcmp@plt>
   152a4:	cmp	r0, #0
   152a8:	beq	152bc <ftello64@plt+0x3c7c>
   152ac:	ldr	r7, [r5, #4]!
   152b0:	add	r4, r4, r6
   152b4:	cmp	r7, #0
   152b8:	bne	15294 <ftello64@plt+0x3c54>
   152bc:	mov	r0, r7
   152c0:	ldrd	r4, [sp]
   152c4:	ldrd	r6, [sp, #8]
   152c8:	ldr	r8, [sp, #16]
   152cc:	add	sp, sp, #20
   152d0:	pop	{pc}		; (ldr pc, [sp], #4)
   152d4:	movw	r3, #51200	; 0xc800
   152d8:	movt	r3, #3
   152dc:	str	r0, [r3]
   152e0:	bx	lr
   152e4:	movw	r3, #51200	; 0xc800
   152e8:	movt	r3, #3
   152ec:	strb	r0, [r3, #4]
   152f0:	bx	lr
   152f4:	strd	r4, [sp, #-16]!
   152f8:	str	r6, [sp, #8]
   152fc:	str	lr, [sp, #12]
   15300:	sub	sp, sp, #8
   15304:	movw	r3, #49644	; 0xc1ec
   15308:	movt	r3, #3
   1530c:	ldr	r0, [r3]
   15310:	bl	27dec <ftello64@plt+0x167ac>
   15314:	cmp	r0, #0
   15318:	beq	15340 <ftello64@plt+0x3d00>
   1531c:	movw	r3, #51200	; 0xc800
   15320:	movt	r3, #3
   15324:	ldrb	r3, [r3, #4]
   15328:	cmp	r3, #0
   1532c:	beq	1536c <ftello64@plt+0x3d2c>
   15330:	bl	114e4 <__errno_location@plt>
   15334:	ldr	r3, [r0]
   15338:	cmp	r3, #32
   1533c:	bne	1536c <ftello64@plt+0x3d2c>
   15340:	movw	r3, #49632	; 0xc1e0
   15344:	movt	r3, #3
   15348:	ldr	r0, [r3]
   1534c:	bl	27dec <ftello64@plt+0x167ac>
   15350:	cmp	r0, #0
   15354:	bne	153f4 <ftello64@plt+0x3db4>
   15358:	add	sp, sp, #8
   1535c:	ldrd	r4, [sp]
   15360:	ldr	r6, [sp, #8]
   15364:	add	sp, sp, #12
   15368:	pop	{pc}		; (ldr pc, [sp], #4)
   1536c:	mov	r2, #5
   15370:	movw	r1, #45864	; 0xb328
   15374:	movt	r1, #2
   15378:	mov	r0, #0
   1537c:	bl	1137c <dcgettext@plt>
   15380:	mov	r4, r0
   15384:	movw	r3, #51200	; 0xc800
   15388:	movt	r3, #3
   1538c:	ldr	r5, [r3]
   15390:	cmp	r5, #0
   15394:	beq	153d4 <ftello64@plt+0x3d94>
   15398:	bl	114e4 <__errno_location@plt>
   1539c:	ldr	r6, [r0]
   153a0:	mov	r0, r5
   153a4:	bl	1844c <ftello64@plt+0x6e0c>
   153a8:	str	r4, [sp]
   153ac:	mov	r3, r0
   153b0:	movw	r2, #45876	; 0xb334
   153b4:	movt	r2, #2
   153b8:	mov	r1, r6
   153bc:	mov	r0, #0
   153c0:	bl	11424 <error@plt>
   153c4:	movw	r3, #49544	; 0xc188
   153c8:	movt	r3, #3
   153cc:	ldr	r0, [r3]
   153d0:	bl	11310 <_exit@plt>
   153d4:	bl	114e4 <__errno_location@plt>
   153d8:	mov	r3, r4
   153dc:	movw	r2, #45168	; 0xb070
   153e0:	movt	r2, #2
   153e4:	ldr	r1, [r0]
   153e8:	mov	r0, #0
   153ec:	bl	11424 <error@plt>
   153f0:	b	153c4 <ftello64@plt+0x3d84>
   153f4:	movw	r3, #49544	; 0xc188
   153f8:	movt	r3, #3
   153fc:	ldr	r0, [r3]
   15400:	bl	11310 <_exit@plt>
   15404:	strd	r4, [sp, #-12]!
   15408:	str	lr, [sp, #8]
   1540c:	sub	sp, sp, #12
   15410:	mov	r5, r0
   15414:	bl	114e4 <__errno_location@plt>
   15418:	mov	r4, r0
   1541c:	ldr	r3, [r0]
   15420:	str	r3, [sp]
   15424:	str	r3, [sp, #4]
   15428:	mov	r3, #0
   1542c:	str	r3, [r0]
   15430:	mov	r0, r5
   15434:	bl	112ec <free@plt>
   15438:	ldr	r3, [r4]
   1543c:	clz	r3, r3
   15440:	lsr	r3, r3, #5
   15444:	add	r2, sp, #8
   15448:	add	r3, r2, r3, lsl #2
   1544c:	ldr	r3, [r3, #-8]
   15450:	str	r3, [r4]
   15454:	add	sp, sp, #12
   15458:	ldrd	r4, [sp]
   1545c:	add	sp, sp, #8
   15460:	pop	{pc}		; (ldr pc, [sp], #4)
   15464:	str	r4, [sp, #-8]!
   15468:	str	lr, [sp, #4]
   1546c:	mov	r4, r0
   15470:	mov	r1, #0
   15474:	movw	r0, #45884	; 0xb33c
   15478:	movt	r0, #2
   1547c:	bl	11430 <open64@plt>
   15480:	cmp	r4, r0
   15484:	moveq	r0, #1
   15488:	beq	15498 <ftello64@plt+0x3e58>
   1548c:	cmp	r0, #0
   15490:	movlt	r0, #0
   15494:	bge	154a4 <ftello64@plt+0x3e64>
   15498:	ldr	r4, [sp]
   1549c:	add	sp, sp, #4
   154a0:	pop	{pc}		; (ldr pc, [sp], #4)
   154a4:	bl	11628 <close@plt>
   154a8:	bl	114e4 <__errno_location@plt>
   154ac:	mov	r3, #9
   154b0:	str	r3, [r0]
   154b4:	mov	r0, #0
   154b8:	b	15498 <ftello64@plt+0x3e58>
   154bc:	strd	r4, [sp, #-32]!	; 0xffffffe0
   154c0:	strd	r6, [sp, #8]
   154c4:	strd	r8, [sp, #16]
   154c8:	str	sl, [sp, #24]
   154cc:	str	lr, [sp, #28]
   154d0:	mov	r8, r0
   154d4:	mov	r9, r1
   154d8:	mov	r6, r2
   154dc:	mov	r0, r2
   154e0:	bl	11544 <fileno@plt>
   154e4:	cmp	r0, #1
   154e8:	beq	155c4 <ftello64@plt+0x3f84>
   154ec:	cmp	r0, #2
   154f0:	beq	15514 <ftello64@plt+0x3ed4>
   154f4:	cmp	r0, #0
   154f8:	beq	155d0 <ftello64@plt+0x3f90>
   154fc:	mov	r1, #2
   15500:	mov	r0, r1
   15504:	bl	11394 <dup2@plt>
   15508:	subs	r4, r0, #2
   1550c:	movne	r4, #1
   15510:	b	15518 <ftello64@plt+0x3ed8>
   15514:	mov	r4, #0
   15518:	mov	r1, #1
   1551c:	mov	r0, r1
   15520:	bl	11394 <dup2@plt>
   15524:	subs	r7, r0, #1
   15528:	movne	r7, #1
   1552c:	mov	r1, #0
   15530:	mov	r0, r1
   15534:	bl	11394 <dup2@plt>
   15538:	adds	r5, r0, #0
   1553c:	movne	r5, #1
   15540:	cmp	r5, #0
   15544:	bne	155e0 <ftello64@plt+0x3fa0>
   15548:	cmp	r7, #0
   1554c:	bne	155f8 <ftello64@plt+0x3fb8>
   15550:	cmp	r4, #0
   15554:	beq	15568 <ftello64@plt+0x3f28>
   15558:	mov	r0, #2
   1555c:	bl	15464 <ftello64@plt+0x3e24>
   15560:	cmp	r0, #0
   15564:	beq	15640 <ftello64@plt+0x4000>
   15568:	mov	r2, r6
   1556c:	mov	r1, r9
   15570:	mov	r0, r8
   15574:	bl	11490 <freopen64@plt>
   15578:	mov	r6, r0
   1557c:	bl	114e4 <__errno_location@plt>
   15580:	mov	r8, r0
   15584:	ldr	r9, [r0]
   15588:	cmp	r4, #0
   1558c:	bne	15650 <ftello64@plt+0x4010>
   15590:	cmp	r7, #0
   15594:	bne	15620 <ftello64@plt+0x3fe0>
   15598:	cmp	r5, #0
   1559c:	bne	15634 <ftello64@plt+0x3ff4>
   155a0:	cmp	r6, #0
   155a4:	streq	r9, [r8]
   155a8:	mov	r0, r6
   155ac:	ldrd	r4, [sp]
   155b0:	ldrd	r6, [sp, #8]
   155b4:	ldrd	r8, [sp, #16]
   155b8:	ldr	sl, [sp, #24]
   155bc:	add	sp, sp, #28
   155c0:	pop	{pc}		; (ldr pc, [sp], #4)
   155c4:	mov	r4, #0
   155c8:	mov	r7, r4
   155cc:	b	1552c <ftello64@plt+0x3eec>
   155d0:	mov	r4, #0
   155d4:	mov	r7, r4
   155d8:	mov	r5, r4
   155dc:	b	15540 <ftello64@plt+0x3f00>
   155e0:	mov	r0, #0
   155e4:	bl	15464 <ftello64@plt+0x3e24>
   155e8:	cmp	r0, #0
   155ec:	bne	15548 <ftello64@plt+0x3f08>
   155f0:	mov	r6, #0
   155f4:	b	1557c <ftello64@plt+0x3f3c>
   155f8:	mov	r0, #1
   155fc:	bl	15464 <ftello64@plt+0x3e24>
   15600:	cmp	r0, #0
   15604:	bne	15550 <ftello64@plt+0x3f10>
   15608:	bl	114e4 <__errno_location@plt>
   1560c:	mov	r8, r0
   15610:	ldr	r9, [r0]
   15614:	cmp	r4, #0
   15618:	moveq	r6, #0
   1561c:	bne	1562c <ftello64@plt+0x3fec>
   15620:	mov	r0, #1
   15624:	bl	11628 <close@plt>
   15628:	b	15598 <ftello64@plt+0x3f58>
   1562c:	mov	r6, #0
   15630:	b	15650 <ftello64@plt+0x4010>
   15634:	mov	r0, #0
   15638:	bl	11628 <close@plt>
   1563c:	b	155a0 <ftello64@plt+0x3f60>
   15640:	bl	114e4 <__errno_location@plt>
   15644:	mov	r8, r0
   15648:	ldr	r9, [r0]
   1564c:	mov	r6, #0
   15650:	mov	r0, #2
   15654:	bl	11628 <close@plt>
   15658:	b	15590 <ftello64@plt+0x3f50>
   1565c:	strd	r4, [sp, #-16]!
   15660:	str	r6, [sp, #8]
   15664:	str	lr, [sp, #12]
   15668:	subs	r4, r0, #0
   1566c:	beq	15708 <ftello64@plt+0x40c8>
   15670:	mov	r1, #47	; 0x2f
   15674:	mov	r0, r4
   15678:	bl	115b0 <strrchr@plt>
   1567c:	subs	r5, r0, #0
   15680:	beq	156e0 <ftello64@plt+0x40a0>
   15684:	add	r6, r5, #1
   15688:	sub	r3, r6, r4
   1568c:	cmp	r3, #6
   15690:	ble	156e0 <ftello64@plt+0x40a0>
   15694:	mov	r2, #7
   15698:	movw	r1, #45952	; 0xb380
   1569c:	movt	r1, #2
   156a0:	sub	r0, r5, #6
   156a4:	bl	11610 <strncmp@plt>
   156a8:	cmp	r0, #0
   156ac:	bne	156e0 <ftello64@plt+0x40a0>
   156b0:	mov	r2, #3
   156b4:	movw	r1, #45960	; 0xb388
   156b8:	movt	r1, #2
   156bc:	mov	r0, r6
   156c0:	bl	11610 <strncmp@plt>
   156c4:	cmp	r0, #0
   156c8:	movne	r4, r6
   156cc:	bne	156e0 <ftello64@plt+0x40a0>
   156d0:	add	r4, r5, #4
   156d4:	movw	r3, #49616	; 0xc1d0
   156d8:	movt	r3, #3
   156dc:	str	r4, [r3]
   156e0:	movw	r3, #51208	; 0xc808
   156e4:	movt	r3, #3
   156e8:	str	r4, [r3]
   156ec:	movw	r3, #49620	; 0xc1d4
   156f0:	movt	r3, #3
   156f4:	str	r4, [r3]
   156f8:	ldrd	r4, [sp]
   156fc:	ldr	r6, [sp, #8]
   15700:	add	sp, sp, #12
   15704:	pop	{pc}		; (ldr pc, [sp], #4)
   15708:	movw	r3, #49632	; 0xc1e0
   1570c:	movt	r3, #3
   15710:	ldr	r3, [r3]
   15714:	mov	r2, #55	; 0x37
   15718:	mov	r1, #1
   1571c:	movw	r0, #45896	; 0xb348
   15720:	movt	r0, #2
   15724:	bl	113dc <fwrite@plt>
   15728:	bl	1161c <abort@plt>
   1572c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15730:	strd	r6, [sp, #8]
   15734:	strd	r8, [sp, #16]
   15738:	strd	sl, [sp, #24]
   1573c:	str	lr, [sp, #32]
   15740:	sub	sp, sp, #116	; 0x74
   15744:	mov	r4, r0
   15748:	mov	r0, r1
   1574c:	mov	r1, #2
   15750:	bl	26444 <ftello64@plt+0x14e04>
   15754:	mov	r9, r0
   15758:	mov	r6, #0
   1575c:	mov	r7, #0
   15760:	movw	r5, #47824	; 0xbad0
   15764:	movt	r5, #2
   15768:	b	16080 <ftello64@plt+0x4a40>
   1576c:	str	r4, [sp, #16]
   15770:	mov	r3, #0
   15774:	strb	r3, [sp]
   15778:	strd	r6, [sp, #4]
   1577c:	strb	r3, [sp, #12]
   15780:	cmp	r4, r8
   15784:	bcs	1597c <ftello64@plt+0x433c>
   15788:	mov	r4, #1
   1578c:	b	15870 <ftello64@plt+0x4230>
   15790:	add	r0, sp, #4
   15794:	bl	11340 <mbsinit@plt>
   15798:	cmp	r0, #0
   1579c:	beq	158bc <ftello64@plt+0x427c>
   157a0:	strb	r4, [sp]
   157a4:	ldr	sl, [sp, #16]
   157a8:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   157ac:	mov	r1, r0
   157b0:	mov	r0, sl
   157b4:	bl	26404 <ftello64@plt+0x14dc4>
   157b8:	add	r3, sp, #4
   157bc:	mov	r2, r0
   157c0:	mov	r1, sl
   157c4:	add	r0, sp, #28
   157c8:	bl	2823c <ftello64@plt+0x16bfc>
   157cc:	str	r0, [sp, #20]
   157d0:	cmn	r0, #1
   157d4:	streq	r4, [sp, #20]
   157d8:	moveq	r3, #0
   157dc:	strbeq	r3, [sp, #24]
   157e0:	beq	1582c <ftello64@plt+0x41ec>
   157e4:	cmn	r0, #2
   157e8:	beq	158dc <ftello64@plt+0x429c>
   157ec:	cmp	r0, #0
   157f0:	bne	15814 <ftello64@plt+0x41d4>
   157f4:	str	r4, [sp, #20]
   157f8:	ldr	r3, [sp, #16]
   157fc:	ldrb	r3, [r3]
   15800:	cmp	r3, #0
   15804:	bne	158f4 <ftello64@plt+0x42b4>
   15808:	ldr	r3, [sp, #28]
   1580c:	cmp	r3, #0
   15810:	bne	15914 <ftello64@plt+0x42d4>
   15814:	strb	r4, [sp, #24]
   15818:	add	r0, sp, #4
   1581c:	bl	11340 <mbsinit@plt>
   15820:	cmp	r0, #0
   15824:	movne	r3, #0
   15828:	strbne	r3, [sp]
   1582c:	strb	r4, [sp, #12]
   15830:	ldrb	r3, [sp, #24]
   15834:	cmp	r3, #0
   15838:	beq	15848 <ftello64@plt+0x4208>
   1583c:	ldr	r3, [sp, #28]
   15840:	cmp	r3, #0
   15844:	beq	15934 <ftello64@plt+0x42f4>
   15848:	ldrb	r1, [sp, #24]
   1584c:	ldr	r0, [sp, #28]
   15850:	ldr	r3, [sp, #16]
   15854:	ldr	r2, [sp, #20]
   15858:	add	r3, r3, r2
   1585c:	str	r3, [sp, #16]
   15860:	mov	r2, #0
   15864:	strb	r2, [sp, #12]
   15868:	cmp	r3, r8
   1586c:	bcs	15938 <ftello64@plt+0x42f8>
   15870:	ldrb	r3, [sp, #12]
   15874:	cmp	r3, #0
   15878:	bne	15830 <ftello64@plt+0x41f0>
   1587c:	ldrb	r3, [sp]
   15880:	cmp	r3, #0
   15884:	bne	157a4 <ftello64@plt+0x4164>
   15888:	ldr	r1, [sp, #16]
   1588c:	ldrb	r3, [r1]
   15890:	lsr	r2, r3, #5
   15894:	and	r3, r3, #31
   15898:	ldr	r2, [r5, r2, lsl #2]
   1589c:	lsr	r3, r2, r3
   158a0:	tst	r3, #1
   158a4:	beq	15790 <ftello64@plt+0x4150>
   158a8:	str	r4, [sp, #20]
   158ac:	ldrb	r3, [r1]
   158b0:	str	r3, [sp, #28]
   158b4:	strb	r4, [sp, #24]
   158b8:	b	1582c <ftello64@plt+0x41ec>
   158bc:	movw	r3, #45964	; 0xb38c
   158c0:	movt	r3, #2
   158c4:	mov	r2, #143	; 0x8f
   158c8:	movw	r1, #45984	; 0xb3a0
   158cc:	movt	r1, #2
   158d0:	movw	r0, #46000	; 0xb3b0
   158d4:	movt	r0, #2
   158d8:	bl	11634 <__assert_fail@plt>
   158dc:	ldr	r0, [sp, #16]
   158e0:	bl	114cc <strlen@plt>
   158e4:	str	r0, [sp, #20]
   158e8:	mov	r3, #0
   158ec:	strb	r3, [sp, #24]
   158f0:	b	1582c <ftello64@plt+0x41ec>
   158f4:	movw	r3, #45964	; 0xb38c
   158f8:	movt	r3, #2
   158fc:	mov	r2, #171	; 0xab
   15900:	movw	r1, #45984	; 0xb3a0
   15904:	movt	r1, #2
   15908:	movw	r0, #46024	; 0xb3c8
   1590c:	movt	r0, #2
   15910:	bl	11634 <__assert_fail@plt>
   15914:	movw	r3, #45964	; 0xb38c
   15918:	movt	r3, #2
   1591c:	mov	r2, #172	; 0xac
   15920:	movw	r1, #45984	; 0xb3a0
   15924:	movt	r1, #2
   15928:	movw	r0, #46048	; 0xb3e0
   1592c:	movt	r0, #2
   15930:	bl	11634 <__assert_fail@plt>
   15934:	bl	1161c <abort@plt>
   15938:	cmp	r1, r2
   1593c:	moveq	sl, #1
   15940:	beq	15950 <ftello64@plt+0x4310>
   15944:	bl	114f0 <iswalnum@plt>
   15948:	clz	sl, r0
   1594c:	lsr	sl, sl, #5
   15950:	str	r8, [sp, #16]
   15954:	mov	r3, #0
   15958:	strb	r3, [sp]
   1595c:	strd	r6, [sp, #4]
   15960:	strb	r3, [sp, #12]
   15964:	str	r9, [sp, #72]	; 0x48
   15968:	strb	r3, [sp, #56]	; 0x38
   1596c:	strd	r6, [sp, #60]	; 0x3c
   15970:	strb	r3, [sp, #68]	; 0x44
   15974:	mov	r4, #1
   15978:	b	15a68 <ftello64@plt+0x4428>
   1597c:	mov	sl, #1
   15980:	b	15950 <ftello64@plt+0x4310>
   15984:	add	r0, sp, #4
   15988:	bl	11340 <mbsinit@plt>
   1598c:	cmp	r0, #0
   15990:	beq	15b18 <ftello64@plt+0x44d8>
   15994:	strb	r4, [sp]
   15998:	ldr	fp, [sp, #16]
   1599c:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   159a0:	mov	r1, r0
   159a4:	mov	r0, fp
   159a8:	bl	26404 <ftello64@plt+0x14dc4>
   159ac:	add	r3, sp, #4
   159b0:	mov	r2, r0
   159b4:	mov	r1, fp
   159b8:	add	r0, sp, #28
   159bc:	bl	2823c <ftello64@plt+0x16bfc>
   159c0:	str	r0, [sp, #20]
   159c4:	cmn	r0, #1
   159c8:	streq	r4, [sp, #20]
   159cc:	moveq	r3, #0
   159d0:	strbeq	r3, [sp, #24]
   159d4:	beq	15a20 <ftello64@plt+0x43e0>
   159d8:	cmn	r0, #2
   159dc:	beq	15b38 <ftello64@plt+0x44f8>
   159e0:	cmp	r0, #0
   159e4:	bne	15a08 <ftello64@plt+0x43c8>
   159e8:	str	r4, [sp, #20]
   159ec:	ldr	r3, [sp, #16]
   159f0:	ldrb	r3, [r3]
   159f4:	cmp	r3, #0
   159f8:	bne	15b50 <ftello64@plt+0x4510>
   159fc:	ldr	r3, [sp, #28]
   15a00:	cmp	r3, #0
   15a04:	bne	15b70 <ftello64@plt+0x4530>
   15a08:	strb	r4, [sp, #24]
   15a0c:	add	r0, sp, #4
   15a10:	bl	11340 <mbsinit@plt>
   15a14:	cmp	r0, #0
   15a18:	movne	r3, #0
   15a1c:	strbne	r3, [sp]
   15a20:	strb	r4, [sp, #12]
   15a24:	ldrb	r3, [sp, #24]
   15a28:	cmp	r3, #0
   15a2c:	beq	15a3c <ftello64@plt+0x43fc>
   15a30:	ldr	r3, [sp, #28]
   15a34:	cmp	r3, #0
   15a38:	beq	15b90 <ftello64@plt+0x4550>
   15a3c:	ldr	r3, [sp, #16]
   15a40:	ldr	r2, [sp, #20]
   15a44:	add	r3, r3, r2
   15a48:	str	r3, [sp, #16]
   15a4c:	mov	r2, #0
   15a50:	strb	r2, [sp, #12]
   15a54:	ldr	r3, [sp, #72]	; 0x48
   15a58:	ldr	r1, [sp, #76]	; 0x4c
   15a5c:	add	r3, r3, r1
   15a60:	str	r3, [sp, #72]	; 0x48
   15a64:	strb	r2, [sp, #68]	; 0x44
   15a68:	ldrb	r3, [sp, #68]	; 0x44
   15a6c:	cmp	r3, #0
   15a70:	bne	15ab4 <ftello64@plt+0x4474>
   15a74:	ldrb	r3, [sp, #56]	; 0x38
   15a78:	cmp	r3, #0
   15a7c:	bne	15ba8 <ftello64@plt+0x4568>
   15a80:	ldr	r1, [sp, #72]	; 0x48
   15a84:	ldrb	r3, [r1]
   15a88:	lsr	r2, r3, #5
   15a8c:	and	r3, r3, #31
   15a90:	ldr	r2, [r5, r2, lsl #2]
   15a94:	lsr	r3, r2, r3
   15a98:	tst	r3, #1
   15a9c:	beq	15b94 <ftello64@plt+0x4554>
   15aa0:	str	r4, [sp, #76]	; 0x4c
   15aa4:	ldrb	r3, [r1]
   15aa8:	str	r3, [sp, #84]	; 0x54
   15aac:	strb	r4, [sp, #80]	; 0x50
   15ab0:	strb	r4, [sp, #68]	; 0x44
   15ab4:	ldrb	fp, [sp, #80]	; 0x50
   15ab8:	cmp	fp, #0
   15abc:	beq	15acc <ftello64@plt+0x448c>
   15ac0:	ldr	r3, [sp, #84]	; 0x54
   15ac4:	cmp	r3, #0
   15ac8:	beq	15cac <ftello64@plt+0x466c>
   15acc:	ldrb	r3, [sp, #12]
   15ad0:	cmp	r3, #0
   15ad4:	bne	15a24 <ftello64@plt+0x43e4>
   15ad8:	ldrb	r3, [sp]
   15adc:	cmp	r3, #0
   15ae0:	bne	15998 <ftello64@plt+0x4358>
   15ae4:	ldr	r1, [sp, #16]
   15ae8:	ldrb	r3, [r1]
   15aec:	lsr	r2, r3, #5
   15af0:	and	r3, r3, #31
   15af4:	ldr	r2, [r5, r2, lsl #2]
   15af8:	lsr	r3, r2, r3
   15afc:	tst	r3, #1
   15b00:	beq	15984 <ftello64@plt+0x4344>
   15b04:	str	r4, [sp, #20]
   15b08:	ldrb	r3, [r1]
   15b0c:	str	r3, [sp, #28]
   15b10:	strb	r4, [sp, #24]
   15b14:	b	15a20 <ftello64@plt+0x43e0>
   15b18:	movw	r3, #45964	; 0xb38c
   15b1c:	movt	r3, #2
   15b20:	mov	r2, #143	; 0x8f
   15b24:	movw	r1, #45984	; 0xb3a0
   15b28:	movt	r1, #2
   15b2c:	movw	r0, #46000	; 0xb3b0
   15b30:	movt	r0, #2
   15b34:	bl	11634 <__assert_fail@plt>
   15b38:	ldr	r0, [sp, #16]
   15b3c:	bl	114cc <strlen@plt>
   15b40:	str	r0, [sp, #20]
   15b44:	mov	r3, #0
   15b48:	strb	r3, [sp, #24]
   15b4c:	b	15a20 <ftello64@plt+0x43e0>
   15b50:	movw	r3, #45964	; 0xb38c
   15b54:	movt	r3, #2
   15b58:	mov	r2, #171	; 0xab
   15b5c:	movw	r1, #45984	; 0xb3a0
   15b60:	movt	r1, #2
   15b64:	movw	r0, #46024	; 0xb3c8
   15b68:	movt	r0, #2
   15b6c:	bl	11634 <__assert_fail@plt>
   15b70:	movw	r3, #45964	; 0xb38c
   15b74:	movt	r3, #2
   15b78:	mov	r2, #172	; 0xac
   15b7c:	movw	r1, #45984	; 0xb3a0
   15b80:	movt	r1, #2
   15b84:	movw	r0, #46048	; 0xb3e0
   15b88:	movt	r0, #2
   15b8c:	bl	11634 <__assert_fail@plt>
   15b90:	bl	1161c <abort@plt>
   15b94:	add	r0, sp, #60	; 0x3c
   15b98:	bl	11340 <mbsinit@plt>
   15b9c:	cmp	r0, #0
   15ba0:	beq	15c34 <ftello64@plt+0x45f4>
   15ba4:	strb	r4, [sp, #56]	; 0x38
   15ba8:	ldr	fp, [sp, #72]	; 0x48
   15bac:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   15bb0:	mov	r1, r0
   15bb4:	mov	r0, fp
   15bb8:	bl	26404 <ftello64@plt+0x14dc4>
   15bbc:	add	r3, sp, #60	; 0x3c
   15bc0:	mov	r2, r0
   15bc4:	mov	r1, fp
   15bc8:	add	r0, sp, #84	; 0x54
   15bcc:	bl	2823c <ftello64@plt+0x16bfc>
   15bd0:	str	r0, [sp, #76]	; 0x4c
   15bd4:	cmn	r0, #1
   15bd8:	streq	r4, [sp, #76]	; 0x4c
   15bdc:	moveq	r3, #0
   15be0:	strbeq	r3, [sp, #80]	; 0x50
   15be4:	beq	15ab0 <ftello64@plt+0x4470>
   15be8:	cmn	r0, #2
   15bec:	beq	15c54 <ftello64@plt+0x4614>
   15bf0:	cmp	r0, #0
   15bf4:	bne	15c18 <ftello64@plt+0x45d8>
   15bf8:	str	r4, [sp, #76]	; 0x4c
   15bfc:	ldr	r3, [sp, #72]	; 0x48
   15c00:	ldrb	r3, [r3]
   15c04:	cmp	r3, #0
   15c08:	bne	15c6c <ftello64@plt+0x462c>
   15c0c:	ldr	r3, [sp, #84]	; 0x54
   15c10:	cmp	r3, #0
   15c14:	bne	15c8c <ftello64@plt+0x464c>
   15c18:	strb	r4, [sp, #80]	; 0x50
   15c1c:	add	r0, sp, #60	; 0x3c
   15c20:	bl	11340 <mbsinit@plt>
   15c24:	cmp	r0, #0
   15c28:	movne	r3, #0
   15c2c:	strbne	r3, [sp, #56]	; 0x38
   15c30:	b	15ab0 <ftello64@plt+0x4470>
   15c34:	movw	r3, #45964	; 0xb38c
   15c38:	movt	r3, #2
   15c3c:	mov	r2, #143	; 0x8f
   15c40:	movw	r1, #45984	; 0xb3a0
   15c44:	movt	r1, #2
   15c48:	movw	r0, #46000	; 0xb3b0
   15c4c:	movt	r0, #2
   15c50:	bl	11634 <__assert_fail@plt>
   15c54:	ldr	r0, [sp, #72]	; 0x48
   15c58:	bl	114cc <strlen@plt>
   15c5c:	str	r0, [sp, #76]	; 0x4c
   15c60:	mov	r3, #0
   15c64:	strb	r3, [sp, #80]	; 0x50
   15c68:	b	15ab0 <ftello64@plt+0x4470>
   15c6c:	movw	r3, #45964	; 0xb38c
   15c70:	movt	r3, #2
   15c74:	mov	r2, #171	; 0xab
   15c78:	movw	r1, #45984	; 0xb3a0
   15c7c:	movt	r1, #2
   15c80:	movw	r0, #46024	; 0xb3c8
   15c84:	movt	r0, #2
   15c88:	bl	11634 <__assert_fail@plt>
   15c8c:	movw	r3, #45964	; 0xb38c
   15c90:	movt	r3, #2
   15c94:	mov	r2, #172	; 0xac
   15c98:	movw	r1, #45984	; 0xb3a0
   15c9c:	movt	r1, #2
   15ca0:	movw	r0, #46048	; 0xb3e0
   15ca4:	movt	r0, #2
   15ca8:	bl	11634 <__assert_fail@plt>
   15cac:	ldrb	r3, [sp, #12]
   15cb0:	cmp	r3, #0
   15cb4:	bne	15d00 <ftello64@plt+0x46c0>
   15cb8:	ldrb	r3, [sp]
   15cbc:	cmp	r3, #0
   15cc0:	bne	15dc8 <ftello64@plt+0x4788>
   15cc4:	ldr	r1, [sp, #16]
   15cc8:	ldrb	r3, [r1]
   15ccc:	lsr	r2, r3, #5
   15cd0:	and	r3, r3, #31
   15cd4:	ldr	r2, [r5, r2, lsl #2]
   15cd8:	lsr	r3, r2, r3
   15cdc:	tst	r3, #1
   15ce0:	beq	15db0 <ftello64@plt+0x4770>
   15ce4:	mov	r3, #1
   15ce8:	str	r3, [sp, #20]
   15cec:	ldrb	r2, [r1]
   15cf0:	str	r2, [sp, #28]
   15cf4:	strb	r3, [sp, #24]
   15cf8:	mov	r3, #1
   15cfc:	strb	r3, [sp, #12]
   15d00:	ldrb	r3, [sp, #24]
   15d04:	cmp	r3, #0
   15d08:	beq	15d1c <ftello64@plt+0x46dc>
   15d0c:	ldr	r2, [sp, #28]
   15d10:	cmp	r2, #0
   15d14:	moveq	fp, r3
   15d18:	beq	15d38 <ftello64@plt+0x46f8>
   15d1c:	ldrb	r3, [sp, #24]
   15d20:	cmp	r3, #0
   15d24:	beq	15d38 <ftello64@plt+0x46f8>
   15d28:	ldr	r0, [sp, #28]
   15d2c:	bl	114f0 <iswalnum@plt>
   15d30:	clz	fp, r0
   15d34:	lsr	fp, fp, #5
   15d38:	ands	sl, sl, fp
   15d3c:	bne	16008 <ftello64@plt+0x49c8>
   15d40:	str	r8, [sp, #16]
   15d44:	mov	r3, #0
   15d48:	strb	r3, [sp]
   15d4c:	strd	r6, [sp, #4]
   15d50:	strb	r3, [sp, #12]
   15d54:	ldrb	r3, [r8]
   15d58:	lsr	r2, r3, #5
   15d5c:	and	r3, r3, #31
   15d60:	ldr	r2, [r5, r2, lsl #2]
   15d64:	lsr	r3, r2, r3
   15d68:	tst	r3, #1
   15d6c:	beq	15edc <ftello64@plt+0x489c>
   15d70:	mov	r3, #1
   15d74:	str	r3, [sp, #20]
   15d78:	ldrb	r2, [r8]
   15d7c:	str	r2, [sp, #28]
   15d80:	strb	r3, [sp, #24]
   15d84:	mov	r3, #1
   15d88:	strb	r3, [sp, #12]
   15d8c:	ldrb	r3, [sp, #24]
   15d90:	cmp	r3, #0
   15d94:	beq	15da4 <ftello64@plt+0x4764>
   15d98:	ldr	r3, [sp, #28]
   15d9c:	cmp	r3, #0
   15da0:	beq	16008 <ftello64@plt+0x49c8>
   15da4:	ldr	r4, [sp, #20]
   15da8:	add	r4, r8, r4
   15dac:	b	16080 <ftello64@plt+0x4a40>
   15db0:	add	r0, sp, #4
   15db4:	bl	11340 <mbsinit@plt>
   15db8:	cmp	r0, #0
   15dbc:	beq	15e50 <ftello64@plt+0x4810>
   15dc0:	mov	r3, #1
   15dc4:	strb	r3, [sp]
   15dc8:	ldr	r4, [sp, #16]
   15dcc:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   15dd0:	mov	r1, r0
   15dd4:	mov	r0, r4
   15dd8:	bl	26404 <ftello64@plt+0x14dc4>
   15ddc:	add	r3, sp, #4
   15de0:	mov	r2, r0
   15de4:	mov	r1, r4
   15de8:	add	r0, sp, #28
   15dec:	bl	2823c <ftello64@plt+0x16bfc>
   15df0:	str	r0, [sp, #20]
   15df4:	cmn	r0, #1
   15df8:	beq	15e70 <ftello64@plt+0x4830>
   15dfc:	cmn	r0, #2
   15e00:	beq	15e84 <ftello64@plt+0x4844>
   15e04:	cmp	r0, #0
   15e08:	bne	15e30 <ftello64@plt+0x47f0>
   15e0c:	mov	r3, #1
   15e10:	str	r3, [sp, #20]
   15e14:	ldr	r3, [sp, #16]
   15e18:	ldrb	r3, [r3]
   15e1c:	cmp	r3, #0
   15e20:	bne	15e9c <ftello64@plt+0x485c>
   15e24:	ldr	r3, [sp, #28]
   15e28:	cmp	r3, #0
   15e2c:	bne	15ebc <ftello64@plt+0x487c>
   15e30:	mov	r3, #1
   15e34:	strb	r3, [sp, #24]
   15e38:	add	r0, sp, #4
   15e3c:	bl	11340 <mbsinit@plt>
   15e40:	cmp	r0, #0
   15e44:	movne	r3, #0
   15e48:	strbne	r3, [sp]
   15e4c:	b	15cf8 <ftello64@plt+0x46b8>
   15e50:	movw	r3, #45964	; 0xb38c
   15e54:	movt	r3, #2
   15e58:	mov	r2, #143	; 0x8f
   15e5c:	movw	r1, #45984	; 0xb3a0
   15e60:	movt	r1, #2
   15e64:	movw	r0, #46000	; 0xb3b0
   15e68:	movt	r0, #2
   15e6c:	bl	11634 <__assert_fail@plt>
   15e70:	mov	r3, #1
   15e74:	str	r3, [sp, #20]
   15e78:	mov	r3, #0
   15e7c:	strb	r3, [sp, #24]
   15e80:	b	15cf8 <ftello64@plt+0x46b8>
   15e84:	ldr	r0, [sp, #16]
   15e88:	bl	114cc <strlen@plt>
   15e8c:	str	r0, [sp, #20]
   15e90:	mov	r3, #0
   15e94:	strb	r3, [sp, #24]
   15e98:	b	15cf8 <ftello64@plt+0x46b8>
   15e9c:	movw	r3, #45964	; 0xb38c
   15ea0:	movt	r3, #2
   15ea4:	mov	r2, #171	; 0xab
   15ea8:	movw	r1, #45984	; 0xb3a0
   15eac:	movt	r1, #2
   15eb0:	movw	r0, #46024	; 0xb3c8
   15eb4:	movt	r0, #2
   15eb8:	bl	11634 <__assert_fail@plt>
   15ebc:	movw	r3, #45964	; 0xb38c
   15ec0:	movt	r3, #2
   15ec4:	mov	r2, #172	; 0xac
   15ec8:	movw	r1, #45984	; 0xb3a0
   15ecc:	movt	r1, #2
   15ed0:	movw	r0, #46048	; 0xb3e0
   15ed4:	movt	r0, #2
   15ed8:	bl	11634 <__assert_fail@plt>
   15edc:	add	r0, sp, #4
   15ee0:	bl	11340 <mbsinit@plt>
   15ee4:	cmp	r0, #0
   15ee8:	beq	15f78 <ftello64@plt+0x4938>
   15eec:	mov	r3, #1
   15ef0:	strb	r3, [sp]
   15ef4:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   15ef8:	mov	r1, r0
   15efc:	mov	r0, r8
   15f00:	bl	26404 <ftello64@plt+0x14dc4>
   15f04:	add	r3, sp, #4
   15f08:	mov	r2, r0
   15f0c:	mov	r1, r8
   15f10:	add	r0, sp, #28
   15f14:	bl	2823c <ftello64@plt+0x16bfc>
   15f18:	str	r0, [sp, #20]
   15f1c:	cmn	r0, #1
   15f20:	beq	15f98 <ftello64@plt+0x4958>
   15f24:	cmn	r0, #2
   15f28:	beq	15fac <ftello64@plt+0x496c>
   15f2c:	cmp	r0, #0
   15f30:	bne	15f58 <ftello64@plt+0x4918>
   15f34:	mov	r3, #1
   15f38:	str	r3, [sp, #20]
   15f3c:	ldr	r3, [sp, #16]
   15f40:	ldrb	r3, [r3]
   15f44:	cmp	r3, #0
   15f48:	bne	15fc4 <ftello64@plt+0x4984>
   15f4c:	ldr	r3, [sp, #28]
   15f50:	cmp	r3, #0
   15f54:	bne	15fe4 <ftello64@plt+0x49a4>
   15f58:	mov	r3, #1
   15f5c:	strb	r3, [sp, #24]
   15f60:	add	r0, sp, #4
   15f64:	bl	11340 <mbsinit@plt>
   15f68:	cmp	r0, #0
   15f6c:	movne	r3, #0
   15f70:	strbne	r3, [sp]
   15f74:	b	15d84 <ftello64@plt+0x4744>
   15f78:	movw	r3, #45964	; 0xb38c
   15f7c:	movt	r3, #2
   15f80:	mov	r2, #143	; 0x8f
   15f84:	movw	r1, #45984	; 0xb3a0
   15f88:	movt	r1, #2
   15f8c:	movw	r0, #46000	; 0xb3b0
   15f90:	movt	r0, #2
   15f94:	bl	11634 <__assert_fail@plt>
   15f98:	mov	r3, #1
   15f9c:	str	r3, [sp, #20]
   15fa0:	mov	r3, #0
   15fa4:	strb	r3, [sp, #24]
   15fa8:	b	15d84 <ftello64@plt+0x4744>
   15fac:	ldr	r0, [sp, #16]
   15fb0:	bl	114cc <strlen@plt>
   15fb4:	str	r0, [sp, #20]
   15fb8:	mov	r3, #0
   15fbc:	strb	r3, [sp, #24]
   15fc0:	b	15d84 <ftello64@plt+0x4744>
   15fc4:	movw	r3, #45964	; 0xb38c
   15fc8:	movt	r3, #2
   15fcc:	mov	r2, #171	; 0xab
   15fd0:	movw	r1, #45984	; 0xb3a0
   15fd4:	movt	r1, #2
   15fd8:	movw	r0, #46024	; 0xb3c8
   15fdc:	movt	r0, #2
   15fe0:	bl	11634 <__assert_fail@plt>
   15fe4:	movw	r3, #45964	; 0xb38c
   15fe8:	movt	r3, #2
   15fec:	mov	r2, #172	; 0xac
   15ff0:	movw	r1, #45984	; 0xb3a0
   15ff4:	movt	r1, #2
   15ff8:	movw	r0, #46048	; 0xb3e0
   15ffc:	movt	r0, #2
   16000:	bl	11634 <__assert_fail@plt>
   16004:	mov	sl, #0
   16008:	mov	r0, r9
   1600c:	bl	15404 <ftello64@plt+0x3dc4>
   16010:	mov	r0, sl
   16014:	add	sp, sp, #116	; 0x74
   16018:	ldrd	r4, [sp]
   1601c:	ldrd	r6, [sp, #8]
   16020:	ldrd	r8, [sp, #16]
   16024:	ldrd	sl, [sp, #24]
   16028:	add	sp, sp, #32
   1602c:	pop	{pc}		; (ldr pc, [sp], #4)
   16030:	mov	sl, #0
   16034:	b	16008 <ftello64@plt+0x49c8>
   16038:	mov	r0, r9
   1603c:	bl	114cc <strlen@plt>
   16040:	ldrb	r4, [r8, r0]
   16044:	cmp	r4, #0
   16048:	beq	160ec <ftello64@plt+0x4aac>
   1604c:	mov	fp, #1
   16050:	bl	114a8 <__ctype_b_loc@plt>
   16054:	ldr	r3, [r0]
   16058:	lsl	r4, r4, #1
   1605c:	ldrh	sl, [r3, r4]
   16060:	eor	r3, sl, #8
   16064:	ubfx	sl, r3, #3, #1
   16068:	ands	sl, sl, fp
   1606c:	bne	16008 <ftello64@plt+0x49c8>
   16070:	ldrb	r3, [r8]
   16074:	cmp	r3, #0
   16078:	beq	16008 <ftello64@plt+0x49c8>
   1607c:	add	r4, r8, #1
   16080:	ldrb	r3, [r4]
   16084:	cmp	r3, #0
   16088:	beq	16004 <ftello64@plt+0x49c4>
   1608c:	mov	r1, r9
   16090:	mov	r0, r4
   16094:	bl	28dac <ftello64@plt+0x1776c>
   16098:	subs	r8, r0, #0
   1609c:	beq	16030 <ftello64@plt+0x49f0>
   160a0:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   160a4:	cmp	r0, #1
   160a8:	bhi	1576c <ftello64@plt+0x412c>
   160ac:	cmp	r4, r8
   160b0:	bcs	16038 <ftello64@plt+0x49f8>
   160b4:	bl	114a8 <__ctype_b_loc@plt>
   160b8:	ldrb	r3, [r8, #-1]
   160bc:	ldr	r2, [r0]
   160c0:	lsl	r3, r3, #1
   160c4:	ldrh	sl, [r2, r3]
   160c8:	eor	sl, sl, #8
   160cc:	ubfx	fp, sl, #3, #1
   160d0:	mov	r0, r9
   160d4:	bl	114cc <strlen@plt>
   160d8:	ldrb	r4, [r8, r0]
   160dc:	cmp	r4, #0
   160e0:	moveq	sl, #1
   160e4:	beq	16068 <ftello64@plt+0x4a28>
   160e8:	b	16050 <ftello64@plt+0x4a10>
   160ec:	mov	sl, #1
   160f0:	b	16008 <ftello64@plt+0x49c8>
   160f4:	strd	r4, [sp, #-16]!
   160f8:	str	r6, [sp, #8]
   160fc:	str	lr, [sp, #12]
   16100:	sub	sp, sp, #8
   16104:	mov	r5, r0
   16108:	mov	r2, #5
   1610c:	mov	r1, r0
   16110:	mov	r0, #0
   16114:	bl	1137c <dcgettext@plt>
   16118:	mov	r4, r0
   1611c:	cmp	r5, r0
   16120:	beq	16134 <ftello64@plt+0x4af4>
   16124:	mov	r1, r5
   16128:	bl	1572c <ftello64@plt+0x40ec>
   1612c:	cmp	r0, #0
   16130:	beq	1614c <ftello64@plt+0x4b0c>
   16134:	mov	r0, r4
   16138:	add	sp, sp, #8
   1613c:	ldrd	r4, [sp]
   16140:	ldr	r6, [sp, #8]
   16144:	add	sp, sp, #12
   16148:	pop	{pc}		; (ldr pc, [sp], #4)
   1614c:	mov	r0, r4
   16150:	bl	114cc <strlen@plt>
   16154:	mov	r6, r0
   16158:	mov	r0, r5
   1615c:	bl	114cc <strlen@plt>
   16160:	add	r0, r6, r0
   16164:	add	r0, r0, #4
   16168:	bl	26f58 <ftello64@plt+0x15918>
   1616c:	mov	r6, r0
   16170:	str	r5, [sp, #4]
   16174:	str	r4, [sp]
   16178:	movw	r3, #46068	; 0xb3f4
   1617c:	movt	r3, #2
   16180:	mvn	r2, #0
   16184:	mov	r1, #1
   16188:	bl	114fc <__sprintf_chk@plt>
   1618c:	mov	r4, r6
   16190:	b	16134 <ftello64@plt+0x4af4>
   16194:	strd	r4, [sp, #-36]!	; 0xffffffdc
   16198:	strd	r6, [sp, #8]
   1619c:	strd	r8, [sp, #16]
   161a0:	strd	sl, [sp, #24]
   161a4:	str	lr, [sp, #32]
   161a8:	sub	sp, sp, #12
   161ac:	mov	r7, r0
   161b0:	mov	r4, r1
   161b4:	mov	r2, #5
   161b8:	mov	r1, r0
   161bc:	mov	r0, #0
   161c0:	bl	1137c <dcgettext@plt>
   161c4:	mov	r8, r0
   161c8:	bl	28138 <ftello64@plt+0x16af8>
   161cc:	mov	fp, r0
   161d0:	movw	r1, #46076	; 0xb3fc
   161d4:	movt	r1, #2
   161d8:	bl	27d88 <ftello64@plt+0x16748>
   161dc:	cmp	r0, #0
   161e0:	moveq	sl, r4
   161e4:	moveq	r5, #0
   161e8:	moveq	r9, r5
   161ec:	bne	16248 <ftello64@plt+0x4c08>
   161f0:	cmp	r4, #0
   161f4:	movne	r6, r4
   161f8:	beq	16318 <ftello64@plt+0x4cd8>
   161fc:	mov	r1, r7
   16200:	mov	r0, r8
   16204:	bl	112b0 <strcmp@plt>
   16208:	cmp	r0, #0
   1620c:	bne	16328 <ftello64@plt+0x4ce8>
   16210:	cmp	r9, #0
   16214:	cmpne	r9, r6
   16218:	bne	1640c <ftello64@plt+0x4dcc>
   1621c:	cmp	r5, #0
   16220:	cmpne	r5, r6
   16224:	bne	16418 <ftello64@plt+0x4dd8>
   16228:	mov	r0, r6
   1622c:	add	sp, sp, #12
   16230:	ldrd	r4, [sp]
   16234:	ldrd	r6, [sp, #8]
   16238:	ldrd	r8, [sp, #16]
   1623c:	ldrd	sl, [sp, #24]
   16240:	add	sp, sp, #32
   16244:	pop	{pc}		; (ldr pc, [sp], #4)
   16248:	movw	r5, #46076	; 0xb3fc
   1624c:	movt	r5, #2
   16250:	mov	r2, fp
   16254:	mov	r1, r5
   16258:	mov	r0, r4
   1625c:	bl	274b0 <ftello64@plt+0x15e70>
   16260:	mov	r9, r0
   16264:	mov	r0, fp
   16268:	bl	114cc <strlen@plt>
   1626c:	mov	sl, r0
   16270:	add	r0, r0, #11
   16274:	bl	26f58 <ftello64@plt+0x15918>
   16278:	mov	r6, r0
   1627c:	mov	r2, sl
   16280:	mov	r1, fp
   16284:	bl	1131c <memcpy@plt>
   16288:	add	r2, r6, sl
   1628c:	movw	r3, #46084	; 0xb404
   16290:	movt	r3, #2
   16294:	ldr	r0, [r3]
   16298:	ldr	r1, [r3, #4]
   1629c:	str	r0, [r6, sl]
   162a0:	str	r1, [r2, #4]
   162a4:	ldrh	r1, [r3, #8]
   162a8:	strh	r1, [r2, #8]
   162ac:	ldrb	r3, [r3, #10]
   162b0:	strb	r3, [r2, #10]
   162b4:	mov	r2, r6
   162b8:	mov	r1, r5
   162bc:	mov	r0, r4
   162c0:	bl	274b0 <ftello64@plt+0x15e70>
   162c4:	mov	r5, r0
   162c8:	mov	r0, r6
   162cc:	bl	15404 <ftello64@plt+0x3dc4>
   162d0:	cmp	r5, #0
   162d4:	beq	1630c <ftello64@plt+0x4ccc>
   162d8:	mov	r1, #63	; 0x3f
   162dc:	mov	r0, r5
   162e0:	bl	114d8 <strchr@plt>
   162e4:	cmp	r0, #0
   162e8:	moveq	sl, r5
   162ec:	moveq	r4, r9
   162f0:	beq	161f0 <ftello64@plt+0x4bb0>
   162f4:	mov	r0, r5
   162f8:	bl	15404 <ftello64@plt+0x3dc4>
   162fc:	mov	r4, r9
   16300:	mov	r5, #0
   16304:	mov	sl, r5
   16308:	b	161f0 <ftello64@plt+0x4bb0>
   1630c:	mov	sl, r5
   16310:	mov	r4, r9
   16314:	b	161f0 <ftello64@plt+0x4bb0>
   16318:	cmp	sl, #0
   1631c:	movne	r6, sl
   16320:	moveq	r6, r7
   16324:	b	161fc <ftello64@plt+0x4bbc>
   16328:	mov	r1, r7
   1632c:	mov	r0, r8
   16330:	bl	1572c <ftello64@plt+0x40ec>
   16334:	cmp	r0, #0
   16338:	bne	16374 <ftello64@plt+0x4d34>
   1633c:	cmp	r4, #0
   16340:	beq	16358 <ftello64@plt+0x4d18>
   16344:	mov	r1, r4
   16348:	mov	r0, r8
   1634c:	bl	1572c <ftello64@plt+0x40ec>
   16350:	cmp	r0, #0
   16354:	bne	16374 <ftello64@plt+0x4d34>
   16358:	cmp	sl, #0
   1635c:	beq	163a0 <ftello64@plt+0x4d60>
   16360:	mov	r1, sl
   16364:	mov	r0, r8
   16368:	bl	1572c <ftello64@plt+0x40ec>
   1636c:	cmp	r0, #0
   16370:	beq	163a0 <ftello64@plt+0x4d60>
   16374:	cmp	r9, #0
   16378:	beq	16384 <ftello64@plt+0x4d44>
   1637c:	mov	r0, r9
   16380:	bl	15404 <ftello64@plt+0x3dc4>
   16384:	cmp	r5, #0
   16388:	moveq	r6, r8
   1638c:	beq	16228 <ftello64@plt+0x4be8>
   16390:	mov	r0, r5
   16394:	bl	15404 <ftello64@plt+0x3dc4>
   16398:	mov	r6, r8
   1639c:	b	16228 <ftello64@plt+0x4be8>
   163a0:	mov	r0, r8
   163a4:	bl	114cc <strlen@plt>
   163a8:	mov	r4, r0
   163ac:	mov	r0, r6
   163b0:	bl	114cc <strlen@plt>
   163b4:	add	r0, r4, r0
   163b8:	add	r0, r0, #4
   163bc:	bl	26f58 <ftello64@plt+0x15918>
   163c0:	mov	r4, r0
   163c4:	str	r6, [sp, #4]
   163c8:	str	r8, [sp]
   163cc:	movw	r3, #46068	; 0xb3f4
   163d0:	movt	r3, #2
   163d4:	mvn	r2, #0
   163d8:	mov	r1, #1
   163dc:	bl	114fc <__sprintf_chk@plt>
   163e0:	cmp	r9, #0
   163e4:	beq	163f0 <ftello64@plt+0x4db0>
   163e8:	mov	r0, r9
   163ec:	bl	15404 <ftello64@plt+0x3dc4>
   163f0:	cmp	r5, #0
   163f4:	moveq	r6, r4
   163f8:	beq	16228 <ftello64@plt+0x4be8>
   163fc:	mov	r0, r5
   16400:	bl	15404 <ftello64@plt+0x3dc4>
   16404:	mov	r6, r4
   16408:	b	16228 <ftello64@plt+0x4be8>
   1640c:	mov	r0, r9
   16410:	bl	15404 <ftello64@plt+0x3dc4>
   16414:	b	1621c <ftello64@plt+0x4bdc>
   16418:	mov	r0, r5
   1641c:	bl	15404 <ftello64@plt+0x3dc4>
   16420:	b	16228 <ftello64@plt+0x4be8>
   16424:	mov	r2, #0
   16428:	mov	r3, #0
   1642c:	strd	r2, [r0]
   16430:	strd	r2, [r0, #8]
   16434:	strd	r2, [r0, #16]
   16438:	strd	r2, [r0, #24]
   1643c:	strd	r2, [r0, #32]
   16440:	strd	r2, [r0, #40]	; 0x28
   16444:	cmp	r1, #10
   16448:	beq	16454 <ftello64@plt+0x4e14>
   1644c:	str	r1, [r0]
   16450:	bx	lr
   16454:	str	r4, [sp, #-8]!
   16458:	str	lr, [sp, #4]
   1645c:	bl	1161c <abort@plt>
   16460:	strd	r4, [sp, #-16]!
   16464:	str	r6, [sp, #8]
   16468:	str	lr, [sp, #12]
   1646c:	mov	r5, r0
   16470:	mov	r6, r1
   16474:	mov	r2, #5
   16478:	mov	r1, r0
   1647c:	mov	r0, #0
   16480:	bl	1137c <dcgettext@plt>
   16484:	mov	r4, r0
   16488:	cmp	r5, r0
   1648c:	beq	164a4 <ftello64@plt+0x4e64>
   16490:	mov	r0, r4
   16494:	ldrd	r4, [sp]
   16498:	ldr	r6, [sp, #8]
   1649c:	add	sp, sp, #12
   164a0:	pop	{pc}		; (ldr pc, [sp], #4)
   164a4:	bl	28138 <ftello64@plt+0x16af8>
   164a8:	ldrb	r3, [r0]
   164ac:	bic	r3, r3, #32
   164b0:	cmp	r3, #85	; 0x55
   164b4:	bne	16538 <ftello64@plt+0x4ef8>
   164b8:	ldrb	r3, [r0, #1]
   164bc:	bic	r3, r3, #32
   164c0:	cmp	r3, #84	; 0x54
   164c4:	bne	164fc <ftello64@plt+0x4ebc>
   164c8:	ldrb	r3, [r0, #2]
   164cc:	bic	r3, r3, #32
   164d0:	cmp	r3, #70	; 0x46
   164d4:	bne	164fc <ftello64@plt+0x4ebc>
   164d8:	ldrb	r3, [r0, #3]
   164dc:	cmp	r3, #45	; 0x2d
   164e0:	bne	164fc <ftello64@plt+0x4ebc>
   164e4:	ldrb	r3, [r0, #4]
   164e8:	cmp	r3, #56	; 0x38
   164ec:	bne	164fc <ftello64@plt+0x4ebc>
   164f0:	ldrb	r3, [r0, #5]
   164f4:	cmp	r3, #0
   164f8:	beq	16518 <ftello64@plt+0x4ed8>
   164fc:	movw	r4, #45380	; 0xb144
   16500:	movt	r4, #2
   16504:	movw	r3, #46196	; 0xb474
   16508:	movt	r3, #2
   1650c:	cmp	r6, #9
   16510:	movne	r4, r3
   16514:	b	16490 <ftello64@plt+0x4e50>
   16518:	ldrb	r2, [r4]
   1651c:	movw	r4, #46192	; 0xb470
   16520:	movt	r4, #2
   16524:	movw	r3, #46180	; 0xb464
   16528:	movt	r3, #2
   1652c:	cmp	r2, #96	; 0x60
   16530:	movne	r4, r3
   16534:	b	16490 <ftello64@plt+0x4e50>
   16538:	cmp	r3, #71	; 0x47
   1653c:	bne	164fc <ftello64@plt+0x4ebc>
   16540:	ldrb	r3, [r0, #1]
   16544:	bic	r3, r3, #32
   16548:	cmp	r3, #66	; 0x42
   1654c:	bne	164fc <ftello64@plt+0x4ebc>
   16550:	ldrb	r3, [r0, #2]
   16554:	cmp	r3, #49	; 0x31
   16558:	bne	164fc <ftello64@plt+0x4ebc>
   1655c:	ldrb	r3, [r0, #3]
   16560:	cmp	r3, #56	; 0x38
   16564:	bne	164fc <ftello64@plt+0x4ebc>
   16568:	ldrb	r3, [r0, #4]
   1656c:	cmp	r3, #48	; 0x30
   16570:	bne	164fc <ftello64@plt+0x4ebc>
   16574:	ldrb	r3, [r0, #5]
   16578:	cmp	r3, #51	; 0x33
   1657c:	bne	164fc <ftello64@plt+0x4ebc>
   16580:	ldrb	r3, [r0, #6]
   16584:	cmp	r3, #48	; 0x30
   16588:	bne	164fc <ftello64@plt+0x4ebc>
   1658c:	ldrb	r3, [r0, #7]
   16590:	cmp	r3, #0
   16594:	bne	164fc <ftello64@plt+0x4ebc>
   16598:	ldrb	r2, [r4]
   1659c:	movw	r4, #46188	; 0xb46c
   165a0:	movt	r4, #2
   165a4:	movw	r3, #46184	; 0xb468
   165a8:	movt	r3, #2
   165ac:	cmp	r2, #96	; 0x60
   165b0:	movne	r4, r3
   165b4:	b	16490 <ftello64@plt+0x4e50>
   165b8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   165bc:	strd	r6, [sp, #8]
   165c0:	strd	r8, [sp, #16]
   165c4:	strd	sl, [sp, #24]
   165c8:	str	lr, [sp, #32]
   165cc:	sub	sp, sp, #116	; 0x74
   165d0:	str	r0, [sp, #64]	; 0x40
   165d4:	mov	r8, r1
   165d8:	str	r2, [sp, #48]	; 0x30
   165dc:	str	r3, [sp, #24]
   165e0:	ldr	r7, [sp, #152]	; 0x98
   165e4:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   165e8:	str	r0, [sp, #76]	; 0x4c
   165ec:	ldr	r3, [sp, #156]	; 0x9c
   165f0:	ubfx	r3, r3, #1, #1
   165f4:	str	r3, [sp, #32]
   165f8:	mov	r3, #1
   165fc:	str	r3, [sp, #40]	; 0x28
   16600:	mov	r3, #0
   16604:	str	r3, [sp, #68]	; 0x44
   16608:	str	r3, [sp, #36]	; 0x24
   1660c:	str	r3, [sp, #28]
   16610:	str	r3, [sp, #52]	; 0x34
   16614:	str	r3, [sp, #60]	; 0x3c
   16618:	str	r3, [sp, #72]	; 0x48
   1661c:	movw	r3, #46200	; 0xb478
   16620:	movt	r3, #2
   16624:	str	r3, [sp, #80]	; 0x50
   16628:	mov	r9, r8
   1662c:	mov	sl, r7
   16630:	cmp	sl, #10
   16634:	ldrls	pc, [pc, sl, lsl #2]
   16638:	b	167fc <ftello64@plt+0x51bc>
   1663c:	muleq	r1, ip, r6
   16640:	andeq	r6, r1, r0, ror r6
   16644:	ldrdeq	r6, [r1], -r4
   16648:	andeq	r6, r1, r8, ror #12
   1664c:	andeq	r6, r1, r8, lsl #15
   16650:	andeq	r6, r1, ip, lsr #13
   16654:	andeq	r7, r1, r8, ror sl
   16658:	andeq	r6, r1, r0, lsl #16
   1665c:	andeq	r6, r1, r8, ror #13
   16660:	andeq	r6, r1, r8, ror #13
   16664:	andeq	r6, r1, r8, ror #13
   16668:	mov	r3, #1
   1666c:	str	r3, [sp, #28]
   16670:	mov	r3, #1
   16674:	str	r3, [sp, #32]
   16678:	str	r3, [sp, #52]	; 0x34
   1667c:	movw	r3, #46196	; 0xb474
   16680:	movt	r3, #2
   16684:	str	r3, [sp, #60]	; 0x3c
   16688:	mov	fp, #0
   1668c:	mov	sl, #2
   16690:	mov	r6, #0
   16694:	ldr	r8, [sp, #64]	; 0x40
   16698:	b	16f10 <ftello64@plt+0x58d0>
   1669c:	mov	fp, sl
   166a0:	mov	r3, #0
   166a4:	str	r3, [sp, #32]
   166a8:	b	16690 <ftello64@plt+0x5050>
   166ac:	ldr	r3, [sp, #32]
   166b0:	cmp	r3, #0
   166b4:	bne	16814 <ftello64@plt+0x51d4>
   166b8:	cmp	r9, #0
   166bc:	beq	16838 <ftello64@plt+0x51f8>
   166c0:	mov	r3, #34	; 0x22
   166c4:	ldr	r2, [sp, #64]	; 0x40
   166c8:	strb	r3, [r2]
   166cc:	mov	fp, #1
   166d0:	str	fp, [sp, #28]
   166d4:	str	fp, [sp, #52]	; 0x34
   166d8:	movw	r3, #45380	; 0xb144
   166dc:	movt	r3, #2
   166e0:	str	r3, [sp, #60]	; 0x3c
   166e4:	b	16690 <ftello64@plt+0x5050>
   166e8:	cmp	sl, #10
   166ec:	bne	16720 <ftello64@plt+0x50e0>
   166f0:	ldr	r3, [sp, #32]
   166f4:	cmp	r3, #0
   166f8:	movne	fp, #0
   166fc:	beq	16748 <ftello64@plt+0x5108>
   16700:	ldr	r0, [sp, #168]	; 0xa8
   16704:	bl	114cc <strlen@plt>
   16708:	str	r0, [sp, #52]	; 0x34
   1670c:	ldr	r3, [sp, #168]	; 0xa8
   16710:	str	r3, [sp, #60]	; 0x3c
   16714:	mov	r3, #1
   16718:	str	r3, [sp, #28]
   1671c:	b	16690 <ftello64@plt+0x5050>
   16720:	mov	r1, sl
   16724:	ldr	r0, [sp, #80]	; 0x50
   16728:	bl	16460 <ftello64@plt+0x4e20>
   1672c:	str	r0, [sp, #164]	; 0xa4
   16730:	mov	r1, sl
   16734:	movw	r0, #46196	; 0xb474
   16738:	movt	r0, #2
   1673c:	bl	16460 <ftello64@plt+0x4e20>
   16740:	str	r0, [sp, #168]	; 0xa8
   16744:	b	166f0 <ftello64@plt+0x50b0>
   16748:	ldr	r3, [sp, #164]	; 0xa4
   1674c:	ldrb	r3, [r3]
   16750:	cmp	r3, #0
   16754:	beq	16780 <ftello64@plt+0x5140>
   16758:	ldr	r2, [sp, #164]	; 0xa4
   1675c:	mov	fp, #0
   16760:	ldr	r1, [sp, #64]	; 0x40
   16764:	cmp	r9, fp
   16768:	strbhi	r3, [r1, fp]
   1676c:	add	fp, fp, #1
   16770:	ldrb	r3, [r2, #1]!
   16774:	cmp	r3, #0
   16778:	bne	16764 <ftello64@plt+0x5124>
   1677c:	b	16700 <ftello64@plt+0x50c0>
   16780:	mov	fp, #0
   16784:	b	16700 <ftello64@plt+0x50c0>
   16788:	ldr	r3, [sp, #32]
   1678c:	cmp	r3, #0
   16790:	bne	16670 <ftello64@plt+0x5030>
   16794:	mov	r3, #1
   16798:	str	r3, [sp, #28]
   1679c:	cmp	r9, #0
   167a0:	beq	16854 <ftello64@plt+0x5214>
   167a4:	mov	r3, #39	; 0x27
   167a8:	ldr	r2, [sp, #64]	; 0x40
   167ac:	strb	r3, [r2]
   167b0:	mov	r3, #0
   167b4:	str	r3, [sp, #32]
   167b8:	mov	fp, #1
   167bc:	str	fp, [sp, #52]	; 0x34
   167c0:	movw	r3, #46196	; 0xb474
   167c4:	movt	r3, #2
   167c8:	str	r3, [sp, #60]	; 0x3c
   167cc:	mov	sl, #2
   167d0:	b	16690 <ftello64@plt+0x5050>
   167d4:	ldr	r3, [sp, #32]
   167d8:	cmp	r3, #0
   167dc:	beq	1679c <ftello64@plt+0x515c>
   167e0:	mov	r3, #1
   167e4:	str	r3, [sp, #52]	; 0x34
   167e8:	movw	r3, #46196	; 0xb474
   167ec:	movt	r3, #2
   167f0:	str	r3, [sp, #60]	; 0x3c
   167f4:	mov	fp, #0
   167f8:	b	16690 <ftello64@plt+0x5050>
   167fc:	bl	1161c <abort@plt>
   16800:	mov	fp, #0
   16804:	str	fp, [sp, #32]
   16808:	mov	r3, #1
   1680c:	str	r3, [sp, #28]
   16810:	b	16690 <ftello64@plt+0x5050>
   16814:	ldr	r3, [sp, #32]
   16818:	str	r3, [sp, #28]
   1681c:	mov	r3, #1
   16820:	str	r3, [sp, #52]	; 0x34
   16824:	movw	r3, #45380	; 0xb144
   16828:	movt	r3, #2
   1682c:	str	r3, [sp, #60]	; 0x3c
   16830:	mov	fp, #0
   16834:	b	16690 <ftello64@plt+0x5050>
   16838:	mov	fp, #1
   1683c:	str	fp, [sp, #28]
   16840:	str	fp, [sp, #52]	; 0x34
   16844:	movw	r3, #45380	; 0xb144
   16848:	movt	r3, #2
   1684c:	str	r3, [sp, #60]	; 0x3c
   16850:	b	16690 <ftello64@plt+0x5050>
   16854:	mov	r3, #0
   16858:	str	r3, [sp, #32]
   1685c:	mov	fp, #1
   16860:	str	fp, [sp, #52]	; 0x34
   16864:	movw	r3, #46196	; 0xb474
   16868:	movt	r3, #2
   1686c:	str	r3, [sp, #60]	; 0x3c
   16870:	mov	sl, #2
   16874:	b	16690 <ftello64@plt+0x5050>
   16878:	mov	r3, r2
   1687c:	add	r4, r6, r2
   16880:	ldr	r2, [sp, #24]
   16884:	cmp	r3, #1
   16888:	movls	r3, #0
   1688c:	movhi	r3, #1
   16890:	cmn	r2, #1
   16894:	movne	r3, #0
   16898:	cmp	r3, #0
   1689c:	beq	168ac <ftello64@plt+0x526c>
   168a0:	ldr	r0, [sp, #48]	; 0x30
   168a4:	bl	114cc <strlen@plt>
   168a8:	str	r0, [sp, #24]
   168ac:	ldr	r3, [sp, #24]
   168b0:	cmp	r4, r3
   168b4:	bhi	17aa0 <ftello64@plt+0x6460>
   168b8:	ldr	r3, [sp, #48]	; 0x30
   168bc:	add	r4, r3, r6
   168c0:	ldr	r2, [sp, #52]	; 0x34
   168c4:	ldr	r1, [sp, #60]	; 0x3c
   168c8:	mov	r0, r4
   168cc:	bl	11358 <memcmp@plt>
   168d0:	cmp	r0, #0
   168d4:	bne	17aa0 <ftello64@plt+0x6460>
   168d8:	ldr	r3, [sp, #32]
   168dc:	cmp	r3, #0
   168e0:	bne	16af0 <ftello64@plt+0x54b0>
   168e4:	ldrb	r4, [r4]
   168e8:	cmp	r4, #126	; 0x7e
   168ec:	ldrls	pc, [pc, r4, lsl #2]
   168f0:	b	173a4 <ftello64@plt+0x5d64>
   168f4:	andeq	r6, r1, r4, lsr fp
   168f8:	andeq	r7, r1, r4, lsr #7
   168fc:	andeq	r7, r1, r4, lsr #7
   16900:	andeq	r7, r1, r4, lsr #7
   16904:	andeq	r7, r1, r4, lsr #7
   16908:	andeq	r7, r1, r4, lsr #7
   1690c:	andeq	r7, r1, r4, lsr #7
   16910:	andeq	r7, r1, ip, asr #4
   16914:	ldrdeq	r6, [r1], -r0
   16918:	andeq	r7, r1, r4, ror r1
   1691c:	andeq	r7, r1, r0, lsr #4
   16920:	andeq	r7, r1, r8, lsl #3
   16924:	andeq	r6, r1, r4, ror #27
   16928:	strdeq	r6, [r1], -r8
   1692c:	andeq	r7, r1, r4, lsr #7
   16930:	andeq	r7, r1, r4, lsr #7
   16934:	andeq	r7, r1, r4, lsr #7
   16938:	andeq	r7, r1, r4, lsr #7
   1693c:	andeq	r7, r1, r4, lsr #7
   16940:	andeq	r7, r1, r4, lsr #7
   16944:	andeq	r7, r1, r4, lsr #7
   16948:	andeq	r7, r1, r4, lsr #7
   1694c:	andeq	r7, r1, r4, lsr #7
   16950:	andeq	r7, r1, r4, lsr #7
   16954:	andeq	r7, r1, r4, lsr #7
   16958:	andeq	r7, r1, r4, lsr #7
   1695c:	andeq	r7, r1, r4, lsr #7
   16960:	andeq	r7, r1, r4, lsr #7
   16964:	andeq	r7, r1, r4, lsr #7
   16968:	andeq	r7, r1, r4, lsr #7
   1696c:	andeq	r7, r1, r4, lsr #7
   16970:	andeq	r7, r1, r4, lsr #7
   16974:	andeq	r7, r1, r0, asr #5
   16978:	andeq	r7, r1, r4, ror #5
   1697c:	andeq	r7, r1, r4, ror #5
   16980:	andeq	r7, r1, ip, ror r2
   16984:	andeq	r7, r1, r4, ror #5
   16988:	andeq	r7, r1, r4, lsl #16
   1698c:	andeq	r7, r1, r4, ror #5
   16990:	andeq	r7, r1, r4, lsl #6
   16994:	andeq	r7, r1, r4, ror #5
   16998:	andeq	r7, r1, r4, ror #5
   1699c:	andeq	r7, r1, r4, ror #5
   169a0:	andeq	r7, r1, r4, lsl #16
   169a4:	andeq	r7, r1, r4, lsl #16
   169a8:	andeq	r7, r1, r4, lsl #16
   169ac:	andeq	r7, r1, r4, lsl #16
   169b0:	andeq	r7, r1, r4, lsl #16
   169b4:	andeq	r7, r1, r4, lsl #16
   169b8:	andeq	r7, r1, r4, lsl #16
   169bc:	andeq	r7, r1, r4, lsl #16
   169c0:	andeq	r7, r1, r4, lsl #16
   169c4:	andeq	r7, r1, r4, lsl #16
   169c8:	andeq	r7, r1, r4, lsl #16
   169cc:	andeq	r7, r1, r4, lsl #16
   169d0:	andeq	r7, r1, r4, lsl #16
   169d4:	andeq	r7, r1, r4, lsl #16
   169d8:	andeq	r7, r1, r4, lsl #16
   169dc:	andeq	r7, r1, r4, lsl #16
   169e0:	andeq	r7, r1, r4, ror #5
   169e4:	andeq	r7, r1, r4, ror #5
   169e8:	andeq	r7, r1, r4, ror #5
   169ec:	andeq	r7, r1, r4, ror #5
   169f0:	andeq	r6, r1, r4, ror #24
   169f4:	andeq	r7, r1, r4, lsr #7
   169f8:	andeq	r7, r1, r4, lsl #16
   169fc:	andeq	r7, r1, r4, lsl #16
   16a00:	andeq	r7, r1, r4, lsl #16
   16a04:	andeq	r7, r1, r4, lsl #16
   16a08:	andeq	r7, r1, r4, lsl #16
   16a0c:	andeq	r7, r1, r4, lsl #16
   16a10:	andeq	r7, r1, r4, lsl #16
   16a14:	andeq	r7, r1, r4, lsl #16
   16a18:	andeq	r7, r1, r4, lsl #16
   16a1c:	andeq	r7, r1, r4, lsl #16
   16a20:	andeq	r7, r1, r4, lsl #16
   16a24:	andeq	r7, r1, r4, lsl #16
   16a28:	andeq	r7, r1, r4, lsl #16
   16a2c:	andeq	r7, r1, r4, lsl #16
   16a30:	andeq	r7, r1, r4, lsl #16
   16a34:	andeq	r7, r1, r4, lsl #16
   16a38:	andeq	r7, r1, r4, lsl #16
   16a3c:	andeq	r7, r1, r4, lsl #16
   16a40:	andeq	r7, r1, r4, lsl #16
   16a44:	andeq	r7, r1, r4, lsl #16
   16a48:	andeq	r7, r1, r4, lsl #16
   16a4c:	andeq	r7, r1, r4, lsl #16
   16a50:	andeq	r7, r1, r4, lsl #16
   16a54:	andeq	r7, r1, r4, lsl #16
   16a58:	andeq	r7, r1, r4, lsl #16
   16a5c:	andeq	r7, r1, r4, lsl #16
   16a60:	andeq	r7, r1, r4, ror #5
   16a64:	muleq	r1, ip, r1
   16a68:	andeq	r7, r1, r4, lsl #16
   16a6c:	andeq	r7, r1, r4, ror #5
   16a70:	andeq	r7, r1, r4, lsl #16
   16a74:	andeq	r7, r1, r4, ror #5
   16a78:	andeq	r7, r1, r4, lsl #16
   16a7c:	andeq	r7, r1, r4, lsl #16
   16a80:	andeq	r7, r1, r4, lsl #16
   16a84:	andeq	r7, r1, r4, lsl #16
   16a88:	andeq	r7, r1, r4, lsl #16
   16a8c:	andeq	r7, r1, r4, lsl #16
   16a90:	andeq	r7, r1, r4, lsl #16
   16a94:	andeq	r7, r1, r4, lsl #16
   16a98:	andeq	r7, r1, r4, lsl #16
   16a9c:	andeq	r7, r1, r4, lsl #16
   16aa0:	andeq	r7, r1, r4, lsl #16
   16aa4:	andeq	r7, r1, r4, lsl #16
   16aa8:	andeq	r7, r1, r4, lsl #16
   16aac:	andeq	r7, r1, r4, lsl #16
   16ab0:	andeq	r7, r1, r4, lsl #16
   16ab4:	andeq	r7, r1, r4, lsl #16
   16ab8:	andeq	r7, r1, r4, lsl #16
   16abc:	andeq	r7, r1, r4, lsl #16
   16ac0:	andeq	r7, r1, r4, lsl #16
   16ac4:	andeq	r7, r1, r4, lsl #16
   16ac8:	andeq	r7, r1, r4, lsl #16
   16acc:	andeq	r7, r1, r4, lsl #16
   16ad0:	andeq	r7, r1, r4, lsl #16
   16ad4:	andeq	r7, r1, r4, lsl #16
   16ad8:	andeq	r7, r1, r4, lsl #16
   16adc:	andeq	r7, r1, r4, lsl #16
   16ae0:	andeq	r7, r1, ip, asr r2
   16ae4:	andeq	r7, r1, r4, ror #5
   16ae8:	andeq	r7, r1, ip, asr r2
   16aec:	andeq	r7, r1, ip, ror r2
   16af0:	mov	r8, r9
   16af4:	mov	r7, sl
   16af8:	b	179f8 <ftello64@plt+0x63b8>
   16afc:	ldr	r3, [sp, #28]
   16b00:	cmp	r3, #0
   16b04:	bne	16b24 <ftello64@plt+0x54e4>
   16b08:	ldr	r3, [sp, #156]	; 0x9c
   16b0c:	tst	r3, #1
   16b10:	bne	16f0c <ftello64@plt+0x58cc>
   16b14:	ldr	r3, [sp, #28]
   16b18:	str	r3, [sp, #44]	; 0x2c
   16b1c:	mov	r5, r3
   16b20:	b	16e2c <ftello64@plt+0x57ec>
   16b24:	ldr	r3, [sp, #32]
   16b28:	cmp	r3, #0
   16b2c:	bne	179a8 <ftello64@plt+0x6368>
   16b30:	str	r3, [sp, #44]	; 0x2c
   16b34:	ldr	r3, [sp, #36]	; 0x24
   16b38:	eor	r3, r3, #1
   16b3c:	cmp	sl, #2
   16b40:	movne	r3, #0
   16b44:	andeq	r3, r3, #1
   16b48:	cmp	r3, #0
   16b4c:	beq	16ba4 <ftello64@plt+0x5564>
   16b50:	cmp	r9, fp
   16b54:	movhi	r2, #39	; 0x27
   16b58:	strbhi	r2, [r8, fp]
   16b5c:	add	r2, fp, #1
   16b60:	cmp	r9, r2
   16b64:	movhi	r1, #36	; 0x24
   16b68:	strbhi	r1, [r8, r2]
   16b6c:	add	r2, fp, #2
   16b70:	cmp	r9, r2
   16b74:	movhi	r1, #39	; 0x27
   16b78:	strbhi	r1, [r8, r2]
   16b7c:	add	r2, fp, #3
   16b80:	cmp	r9, r2
   16b84:	bls	17a64 <ftello64@plt+0x6424>
   16b88:	mov	r1, #92	; 0x5c
   16b8c:	strb	r1, [r8, r2]
   16b90:	add	fp, fp, #4
   16b94:	str	r3, [sp, #36]	; 0x24
   16b98:	mov	r5, #0
   16b9c:	mov	r4, #48	; 0x30
   16ba0:	b	16e78 <ftello64@plt+0x5838>
   16ba4:	cmp	r9, fp
   16ba8:	bhi	16bd0 <ftello64@plt+0x5590>
   16bac:	add	r1, fp, #1
   16bb0:	ldr	r2, [sp, #56]	; 0x38
   16bb4:	cmp	r2, #0
   16bb8:	bne	16bf8 <ftello64@plt+0x55b8>
   16bbc:	mov	r3, r5
   16bc0:	ldr	r5, [sp, #56]	; 0x38
   16bc4:	mov	fp, r1
   16bc8:	mov	r4, #48	; 0x30
   16bcc:	b	16e2c <ftello64@plt+0x57ec>
   16bd0:	mov	r2, #92	; 0x5c
   16bd4:	strb	r2, [r8, fp]
   16bd8:	add	r1, fp, #1
   16bdc:	ldr	r2, [sp, #56]	; 0x38
   16be0:	cmp	r2, #0
   16be4:	moveq	r3, r5
   16be8:	moveq	r5, r2
   16bec:	moveq	fp, r1
   16bf0:	moveq	r4, #48	; 0x30
   16bf4:	beq	16e78 <ftello64@plt+0x5838>
   16bf8:	add	r2, r6, #1
   16bfc:	ldr	r0, [sp, #24]
   16c00:	cmp	r2, r0
   16c04:	bcs	16c20 <ftello64@plt+0x55e0>
   16c08:	ldr	r0, [sp, #48]	; 0x30
   16c0c:	ldrb	r2, [r0, r2]
   16c10:	sub	r2, r2, #48	; 0x30
   16c14:	uxtb	r2, r2
   16c18:	cmp	r2, #9
   16c1c:	bls	16c38 <ftello64@plt+0x55f8>
   16c20:	mov	r2, r3
   16c24:	mov	r3, r5
   16c28:	mov	r5, r2
   16c2c:	mov	fp, r1
   16c30:	mov	r4, #48	; 0x30
   16c34:	b	16e50 <ftello64@plt+0x5810>
   16c38:	cmp	r9, r1
   16c3c:	movhi	r2, #48	; 0x30
   16c40:	strbhi	r2, [r8, r1]
   16c44:	add	r2, fp, #2
   16c48:	cmp	r9, r2
   16c4c:	movhi	r1, #48	; 0x30
   16c50:	strbhi	r1, [r8, r2]
   16c54:	add	r1, fp, #3
   16c58:	b	16c20 <ftello64@plt+0x55e0>
   16c5c:	mov	r3, #0
   16c60:	str	r3, [sp, #44]	; 0x2c
   16c64:	cmp	sl, #2
   16c68:	beq	16c84 <ftello64@plt+0x5644>
   16c6c:	cmp	sl, #5
   16c70:	beq	16c9c <ftello64@plt+0x565c>
   16c74:	mov	r5, #0
   16c78:	mov	r3, r5
   16c7c:	mov	r4, #63	; 0x3f
   16c80:	b	16e2c <ftello64@plt+0x57ec>
   16c84:	ldr	r3, [sp, #32]
   16c88:	cmp	r3, #0
   16c8c:	bne	179b4 <ftello64@plt+0x6374>
   16c90:	mov	r5, r3
   16c94:	mov	r4, #63	; 0x3f
   16c98:	b	17394 <ftello64@plt+0x5d54>
   16c9c:	ldr	r3, [sp, #156]	; 0x9c
   16ca0:	tst	r3, #4
   16ca4:	beq	177cc <ftello64@plt+0x618c>
   16ca8:	add	r2, r6, #2
   16cac:	ldr	r3, [sp, #24]
   16cb0:	cmp	r2, r3
   16cb4:	bcs	177dc <ftello64@plt+0x619c>
   16cb8:	ldr	r3, [sp, #48]	; 0x30
   16cbc:	add	r3, r3, r6
   16cc0:	ldrb	r4, [r3, #1]
   16cc4:	cmp	r4, #63	; 0x3f
   16cc8:	movne	r5, #0
   16ccc:	movne	r3, r5
   16cd0:	movne	r4, #63	; 0x3f
   16cd4:	bne	16e2c <ftello64@plt+0x57ec>
   16cd8:	ldr	r3, [sp, #48]	; 0x30
   16cdc:	ldrb	r1, [r3, r2]
   16ce0:	sub	r3, r1, #33	; 0x21
   16ce4:	cmp	r3, #29
   16ce8:	ldrls	pc, [pc, r3, lsl #2]
   16cec:	b	177ec <ftello64@plt+0x61ac>
   16cf0:	andeq	r6, r1, r8, ror #26
   16cf4:	andeq	r7, r1, ip, ror #15
   16cf8:	andeq	r7, r1, ip, ror #15
   16cfc:	andeq	r7, r1, ip, ror #15
   16d00:	andeq	r7, r1, ip, ror #15
   16d04:	andeq	r7, r1, ip, ror #15
   16d08:	andeq	r6, r1, r8, ror #26
   16d0c:	andeq	r6, r1, r8, ror #26
   16d10:	andeq	r6, r1, r8, ror #26
   16d14:	andeq	r7, r1, ip, ror #15
   16d18:	andeq	r7, r1, ip, ror #15
   16d1c:	andeq	r7, r1, ip, ror #15
   16d20:	andeq	r6, r1, r8, ror #26
   16d24:	andeq	r7, r1, ip, ror #15
   16d28:	andeq	r6, r1, r8, ror #26
   16d2c:	andeq	r7, r1, ip, ror #15
   16d30:	andeq	r7, r1, ip, ror #15
   16d34:	andeq	r7, r1, ip, ror #15
   16d38:	andeq	r7, r1, ip, ror #15
   16d3c:	andeq	r7, r1, ip, ror #15
   16d40:	andeq	r7, r1, ip, ror #15
   16d44:	andeq	r7, r1, ip, ror #15
   16d48:	andeq	r7, r1, ip, ror #15
   16d4c:	andeq	r7, r1, ip, ror #15
   16d50:	andeq	r7, r1, ip, ror #15
   16d54:	andeq	r7, r1, ip, ror #15
   16d58:	andeq	r7, r1, ip, ror #15
   16d5c:	andeq	r6, r1, r8, ror #26
   16d60:	andeq	r6, r1, r8, ror #26
   16d64:	andeq	r6, r1, r8, ror #26
   16d68:	ldr	r3, [sp, #32]
   16d6c:	cmp	r3, #0
   16d70:	bne	17a58 <ftello64@plt+0x6418>
   16d74:	cmp	r9, fp
   16d78:	movhi	r3, #63	; 0x3f
   16d7c:	strbhi	r3, [r8, fp]
   16d80:	add	r3, fp, #1
   16d84:	cmp	r9, r3
   16d88:	movhi	r0, #34	; 0x22
   16d8c:	strbhi	r0, [r8, r3]
   16d90:	add	r3, fp, #2
   16d94:	cmp	r9, r3
   16d98:	movhi	r0, #34	; 0x22
   16d9c:	strbhi	r0, [r8, r3]
   16da0:	add	r3, fp, #3
   16da4:	cmp	r9, r3
   16da8:	movhi	r0, #63	; 0x3f
   16dac:	strbhi	r0, [r8, r3]
   16db0:	add	fp, fp, #4
   16db4:	ldr	r3, [sp, #32]
   16db8:	mov	r5, r3
   16dbc:	mov	r4, r1
   16dc0:	mov	r6, r2
   16dc4:	b	16e2c <ftello64@plt+0x57ec>
   16dc8:	mov	r3, #0
   16dcc:	str	r3, [sp, #44]	; 0x2c
   16dd0:	mov	r4, #8
   16dd4:	mov	r3, #98	; 0x62
   16dd8:	b	16e18 <ftello64@plt+0x57d8>
   16ddc:	mov	r3, #0
   16de0:	str	r3, [sp, #44]	; 0x2c
   16de4:	mov	r4, #12
   16de8:	mov	r3, #102	; 0x66
   16dec:	b	16e18 <ftello64@plt+0x57d8>
   16df0:	mov	r3, #0
   16df4:	str	r3, [sp, #44]	; 0x2c
   16df8:	mov	r4, #13
   16dfc:	mov	r3, #114	; 0x72
   16e00:	ldr	r2, [sp, #32]
   16e04:	cmp	sl, #2
   16e08:	movne	r2, #0
   16e0c:	andeq	r2, r2, #1
   16e10:	cmp	r2, #0
   16e14:	bne	17238 <ftello64@plt+0x5bf8>
   16e18:	ldr	r2, [sp, #28]
   16e1c:	cmp	r2, #0
   16e20:	bne	17820 <ftello64@plt+0x61e0>
   16e24:	mov	r5, r2
   16e28:	mov	r3, r2
   16e2c:	ldr	r2, [sp, #28]
   16e30:	eor	r2, r2, #1
   16e34:	cmp	sl, #2
   16e38:	orreq	r2, r2, #1
   16e3c:	eor	r2, r2, #1
   16e40:	ldr	r1, [sp, #32]
   16e44:	orr	r2, r1, r2
   16e48:	tst	r2, #255	; 0xff
   16e4c:	beq	16e78 <ftello64@plt+0x5838>
   16e50:	ldr	r2, [sp, #160]	; 0xa0
   16e54:	cmp	r2, #0
   16e58:	beq	16e78 <ftello64@plt+0x5838>
   16e5c:	ubfx	r1, r4, #5, #8
   16e60:	and	r2, r4, #31
   16e64:	ldr	r0, [sp, #160]	; 0xa0
   16e68:	ldr	r1, [r0, r1, lsl #2]
   16e6c:	lsr	r2, r1, r2
   16e70:	tst	r2, #1
   16e74:	bne	16e84 <ftello64@plt+0x5844>
   16e78:	ldr	r2, [sp, #44]	; 0x2c
   16e7c:	cmp	r2, #0
   16e80:	beq	171d8 <ftello64@plt+0x5b98>
   16e84:	ldr	r3, [sp, #32]
   16e88:	cmp	r3, #0
   16e8c:	bne	179d8 <ftello64@plt+0x6398>
   16e90:	ldr	r3, [sp, #36]	; 0x24
   16e94:	eor	r3, r3, #1
   16e98:	cmp	sl, #2
   16e9c:	movne	r3, #0
   16ea0:	andeq	r3, r3, #1
   16ea4:	cmp	r3, #0
   16ea8:	beq	16ee0 <ftello64@plt+0x58a0>
   16eac:	cmp	r9, fp
   16eb0:	movhi	r2, #39	; 0x27
   16eb4:	strbhi	r2, [r8, fp]
   16eb8:	add	r2, fp, #1
   16ebc:	cmp	r9, r2
   16ec0:	movhi	r1, #36	; 0x24
   16ec4:	strbhi	r1, [r8, r2]
   16ec8:	add	r2, fp, #2
   16ecc:	cmp	r9, r2
   16ed0:	movhi	r1, #39	; 0x27
   16ed4:	strbhi	r1, [r8, r2]
   16ed8:	add	fp, fp, #3
   16edc:	str	r3, [sp, #36]	; 0x24
   16ee0:	cmp	r9, fp
   16ee4:	movhi	r3, #92	; 0x5c
   16ee8:	strbhi	r3, [r8, fp]
   16eec:	add	fp, fp, #1
   16ef0:	cmp	fp, r9
   16ef4:	strbcc	r4, [r8, fp]
   16ef8:	add	fp, fp, #1
   16efc:	cmp	r5, #0
   16f00:	ldr	r3, [sp, #40]	; 0x28
   16f04:	moveq	r3, r5
   16f08:	str	r3, [sp, #40]	; 0x28
   16f0c:	add	r6, r6, #1
   16f10:	ldr	r3, [sp, #24]
   16f14:	cmn	r3, #1
   16f18:	beq	17848 <ftello64@plt+0x6208>
   16f1c:	ldr	r3, [sp, #24]
   16f20:	subs	r5, r3, r6
   16f24:	movne	r5, #1
   16f28:	cmp	r5, #0
   16f2c:	beq	1785c <ftello64@plt+0x621c>
   16f30:	ldr	r3, [sp, #28]
   16f34:	cmp	sl, #2
   16f38:	moveq	r3, #0
   16f3c:	andne	r3, r3, #1
   16f40:	str	r3, [sp, #56]	; 0x38
   16f44:	ldr	r2, [sp, #52]	; 0x34
   16f48:	adds	r7, r2, #0
   16f4c:	movne	r7, #1
   16f50:	ands	r3, r3, r7
   16f54:	str	r3, [sp, #44]	; 0x2c
   16f58:	bne	16878 <ftello64@plt+0x5238>
   16f5c:	ldr	r3, [sp, #48]	; 0x30
   16f60:	ldrb	r4, [r3, r6]
   16f64:	cmp	r4, #126	; 0x7e
   16f68:	ldrls	pc, [pc, r4, lsl #2]
   16f6c:	b	173a4 <ftello64@plt+0x5d64>
   16f70:	strdeq	r6, [r1], -ip
   16f74:	andeq	r7, r1, r4, lsr #7
   16f78:	andeq	r7, r1, r4, lsr #7
   16f7c:	andeq	r7, r1, r4, lsr #7
   16f80:	andeq	r7, r1, r4, lsr #7
   16f84:	andeq	r7, r1, r4, lsr #7
   16f88:	andeq	r7, r1, r4, lsr #7
   16f8c:	andeq	r7, r1, r4, asr #4
   16f90:	ldrdeq	r6, [r1], -r0
   16f94:	andeq	r7, r1, r4, ror r1
   16f98:	andeq	r7, r1, r8, lsl r2
   16f9c:	andeq	r7, r1, r8, lsl #3
   16fa0:	andeq	r6, r1, r4, ror #27
   16fa4:	strdeq	r6, [r1], -r8
   16fa8:	andeq	r7, r1, r4, lsr #7
   16fac:	andeq	r7, r1, r4, lsr #7
   16fb0:	andeq	r7, r1, r4, lsr #7
   16fb4:	andeq	r7, r1, r4, lsr #7
   16fb8:	andeq	r7, r1, r4, lsr #7
   16fbc:	andeq	r7, r1, r4, lsr #7
   16fc0:	andeq	r7, r1, r4, lsr #7
   16fc4:	andeq	r7, r1, r4, lsr #7
   16fc8:	andeq	r7, r1, r4, lsr #7
   16fcc:	andeq	r7, r1, r4, lsr #7
   16fd0:	andeq	r7, r1, r4, lsr #7
   16fd4:	andeq	r7, r1, r4, lsr #7
   16fd8:	andeq	r7, r1, r4, lsr #7
   16fdc:	andeq	r7, r1, r4, lsr #7
   16fe0:	andeq	r7, r1, r4, lsr #7
   16fe4:	andeq	r7, r1, r4, lsr #7
   16fe8:	andeq	r7, r1, r4, lsr #7
   16fec:	andeq	r7, r1, r4, lsr #7
   16ff0:	andeq	r7, r1, r0, asr #5
   16ff4:			; <UNDEFINED> instruction: 0x000172bc
   16ff8:			; <UNDEFINED> instruction: 0x000172bc
   16ffc:	andeq	r7, r1, ip, ror r2
   17000:			; <UNDEFINED> instruction: 0x000172bc
   17004:	andeq	r7, r1, r4, asr #15
   17008:			; <UNDEFINED> instruction: 0x000172bc
   1700c:	andeq	r7, r1, r4, lsl #6
   17010:			; <UNDEFINED> instruction: 0x000172bc
   17014:			; <UNDEFINED> instruction: 0x000172bc
   17018:			; <UNDEFINED> instruction: 0x000172bc
   1701c:	andeq	r7, r1, r4, asr #15
   17020:	andeq	r7, r1, r4, asr #15
   17024:	andeq	r7, r1, r4, asr #15
   17028:	andeq	r7, r1, r4, asr #15
   1702c:	andeq	r7, r1, r4, asr #15
   17030:	andeq	r7, r1, r4, asr #15
   17034:	andeq	r7, r1, r4, asr #15
   17038:	andeq	r7, r1, r4, asr #15
   1703c:	andeq	r7, r1, r4, asr #15
   17040:	andeq	r7, r1, r4, asr #15
   17044:	andeq	r7, r1, r4, asr #15
   17048:	andeq	r7, r1, r4, asr #15
   1704c:	andeq	r7, r1, r4, asr #15
   17050:	andeq	r7, r1, r4, asr #15
   17054:	andeq	r7, r1, r4, asr #15
   17058:	andeq	r7, r1, r4, asr #15
   1705c:			; <UNDEFINED> instruction: 0x000172bc
   17060:			; <UNDEFINED> instruction: 0x000172bc
   17064:			; <UNDEFINED> instruction: 0x000172bc
   17068:			; <UNDEFINED> instruction: 0x000172bc
   1706c:	andeq	r6, r1, r4, ror #24
   17070:	andeq	r7, r1, r4, lsr #7
   17074:	andeq	r7, r1, r4, asr #15
   17078:	andeq	r7, r1, r4, asr #15
   1707c:	andeq	r7, r1, r4, asr #15
   17080:	andeq	r7, r1, r4, asr #15
   17084:	andeq	r7, r1, r4, asr #15
   17088:	andeq	r7, r1, r4, asr #15
   1708c:	andeq	r7, r1, r4, asr #15
   17090:	andeq	r7, r1, r4, asr #15
   17094:	andeq	r7, r1, r4, asr #15
   17098:	andeq	r7, r1, r4, asr #15
   1709c:	andeq	r7, r1, r4, asr #15
   170a0:	andeq	r7, r1, r4, asr #15
   170a4:	andeq	r7, r1, r4, asr #15
   170a8:	andeq	r7, r1, r4, asr #15
   170ac:	andeq	r7, r1, r4, asr #15
   170b0:	andeq	r7, r1, r4, asr #15
   170b4:	andeq	r7, r1, r4, asr #15
   170b8:	andeq	r7, r1, r4, asr #15
   170bc:	andeq	r7, r1, r4, asr #15
   170c0:	andeq	r7, r1, r4, asr #15
   170c4:	andeq	r7, r1, r4, asr #15
   170c8:	andeq	r7, r1, r4, asr #15
   170cc:	andeq	r7, r1, r4, asr #15
   170d0:	andeq	r7, r1, r4, asr #15
   170d4:	andeq	r7, r1, r4, asr #15
   170d8:	andeq	r7, r1, r4, asr #15
   170dc:			; <UNDEFINED> instruction: 0x000172bc
   170e0:	muleq	r1, ip, r1
   170e4:	andeq	r7, r1, r4, asr #15
   170e8:			; <UNDEFINED> instruction: 0x000172bc
   170ec:	andeq	r7, r1, r4, asr #15
   170f0:			; <UNDEFINED> instruction: 0x000172bc
   170f4:	andeq	r7, r1, r4, asr #15
   170f8:	andeq	r7, r1, r4, asr #15
   170fc:	andeq	r7, r1, r4, asr #15
   17100:	andeq	r7, r1, r4, asr #15
   17104:	andeq	r7, r1, r4, asr #15
   17108:	andeq	r7, r1, r4, asr #15
   1710c:	andeq	r7, r1, r4, asr #15
   17110:	andeq	r7, r1, r4, asr #15
   17114:	andeq	r7, r1, r4, asr #15
   17118:	andeq	r7, r1, r4, asr #15
   1711c:	andeq	r7, r1, r4, asr #15
   17120:	andeq	r7, r1, r4, asr #15
   17124:	andeq	r7, r1, r4, asr #15
   17128:	andeq	r7, r1, r4, asr #15
   1712c:	andeq	r7, r1, r4, asr #15
   17130:	andeq	r7, r1, r4, asr #15
   17134:	andeq	r7, r1, r4, asr #15
   17138:	andeq	r7, r1, r4, asr #15
   1713c:	andeq	r7, r1, r4, asr #15
   17140:	andeq	r7, r1, r4, asr #15
   17144:	andeq	r7, r1, r4, asr #15
   17148:	andeq	r7, r1, r4, asr #15
   1714c:	andeq	r7, r1, r4, asr #15
   17150:	andeq	r7, r1, r4, asr #15
   17154:	andeq	r7, r1, r4, asr #15
   17158:	andeq	r7, r1, r4, asr #15
   1715c:	andeq	r7, r1, ip, asr r2
   17160:			; <UNDEFINED> instruction: 0x000172bc
   17164:	andeq	r7, r1, ip, asr r2
   17168:	andeq	r7, r1, ip, ror r2
   1716c:	mov	r3, #0
   17170:	str	r3, [sp, #44]	; 0x2c
   17174:	mov	r4, #9
   17178:	mov	r3, #116	; 0x74
   1717c:	b	16e00 <ftello64@plt+0x57c0>
   17180:	mov	r3, #0
   17184:	str	r3, [sp, #44]	; 0x2c
   17188:	mov	r4, #11
   1718c:	mov	r3, #118	; 0x76
   17190:	b	16e18 <ftello64@plt+0x57d8>
   17194:	mov	r3, #0
   17198:	str	r3, [sp, #44]	; 0x2c
   1719c:	cmp	sl, #2
   171a0:	beq	171c4 <ftello64@plt+0x5b84>
   171a4:	ldr	r3, [sp, #28]
   171a8:	ldr	r2, [sp, #32]
   171ac:	and	r3, r3, r2
   171b0:	tst	r7, r3
   171b4:	bne	17838 <ftello64@plt+0x61f8>
   171b8:	mov	r4, #92	; 0x5c
   171bc:	mov	r3, r4
   171c0:	b	16e18 <ftello64@plt+0x57d8>
   171c4:	ldr	r3, [sp, #32]
   171c8:	cmp	r3, #0
   171cc:	bne	179c0 <ftello64@plt+0x6380>
   171d0:	mov	r5, r3
   171d4:	mov	r4, #92	; 0x5c
   171d8:	eor	r3, r3, #1
   171dc:	ldr	r2, [sp, #36]	; 0x24
   171e0:	and	r3, r3, r2
   171e4:	tst	r3, #255	; 0xff
   171e8:	beq	16ef0 <ftello64@plt+0x58b0>
   171ec:	cmp	r9, fp
   171f0:	movhi	r3, #39	; 0x27
   171f4:	strbhi	r3, [r8, fp]
   171f8:	add	r3, fp, #1
   171fc:	cmp	r9, r3
   17200:	movhi	r2, #39	; 0x27
   17204:	strbhi	r2, [r8, r3]
   17208:	add	fp, fp, #2
   1720c:	mov	r3, #0
   17210:	str	r3, [sp, #36]	; 0x24
   17214:	b	16ef0 <ftello64@plt+0x58b0>
   17218:	mov	r3, #110	; 0x6e
   1721c:	b	16e00 <ftello64@plt+0x57c0>
   17220:	mov	r3, #110	; 0x6e
   17224:	b	16e00 <ftello64@plt+0x57c0>
   17228:	mov	r3, #0
   1722c:	str	r3, [sp, #44]	; 0x2c
   17230:	mov	r3, #110	; 0x6e
   17234:	b	16e00 <ftello64@plt+0x57c0>
   17238:	mov	r8, r9
   1723c:	mov	r7, #2
   17240:	b	179e0 <ftello64@plt+0x63a0>
   17244:	mov	r3, #97	; 0x61
   17248:	b	16e18 <ftello64@plt+0x57d8>
   1724c:	mov	r3, #97	; 0x61
   17250:	b	16e18 <ftello64@plt+0x57d8>
   17254:	mov	r3, #0
   17258:	str	r3, [sp, #44]	; 0x2c
   1725c:	ldr	r3, [sp, #24]
   17260:	cmn	r3, #1
   17264:	beq	17290 <ftello64@plt+0x5c50>
   17268:	ldr	r3, [sp, #24]
   1726c:	subs	r3, r3, #1
   17270:	movne	r3, #1
   17274:	cmp	r3, #0
   17278:	bne	177f8 <ftello64@plt+0x61b8>
   1727c:	cmp	r6, #0
   17280:	beq	172c0 <ftello64@plt+0x5c80>
   17284:	mov	r5, #0
   17288:	mov	r3, r5
   1728c:	b	16e2c <ftello64@plt+0x57ec>
   17290:	ldr	r3, [sp, #48]	; 0x30
   17294:	ldrb	r3, [r3, #1]
   17298:	adds	r3, r3, #0
   1729c:	movne	r3, #1
   172a0:	b	17274 <ftello64@plt+0x5c34>
   172a4:	mov	r3, #0
   172a8:	str	r3, [sp, #44]	; 0x2c
   172ac:	b	1727c <ftello64@plt+0x5c3c>
   172b0:	mov	r3, #0
   172b4:	str	r3, [sp, #44]	; 0x2c
   172b8:	b	172c0 <ftello64@plt+0x5c80>
   172bc:	ldr	r5, [sp, #44]	; 0x2c
   172c0:	ldr	r3, [sp, #32]
   172c4:	cmp	sl, #2
   172c8:	movne	r3, #0
   172cc:	andeq	r3, r3, #1
   172d0:	cmp	r3, #0
   172d4:	beq	16e2c <ftello64@plt+0x57ec>
   172d8:	mov	r8, r9
   172dc:	mov	r7, #2
   172e0:	b	179e0 <ftello64@plt+0x63a0>
   172e4:	ldr	r5, [sp, #32]
   172e8:	b	172c0 <ftello64@plt+0x5c80>
   172ec:	mov	r3, #0
   172f0:	str	r3, [sp, #44]	; 0x2c
   172f4:	mov	r5, r3
   172f8:	b	172c0 <ftello64@plt+0x5c80>
   172fc:	mov	r3, #0
   17300:	str	r3, [sp, #44]	; 0x2c
   17304:	cmp	sl, #2
   17308:	strne	r5, [sp, #68]	; 0x44
   1730c:	movne	r3, #0
   17310:	movne	r4, #39	; 0x27
   17314:	bne	16e2c <ftello64@plt+0x57ec>
   17318:	ldr	r3, [sp, #32]
   1731c:	cmp	r3, #0
   17320:	bne	179cc <ftello64@plt+0x638c>
   17324:	ldr	r3, [sp, #72]	; 0x48
   17328:	clz	r3, r3
   1732c:	lsr	r3, r3, #5
   17330:	cmp	r9, #0
   17334:	moveq	r3, #0
   17338:	cmp	r3, #0
   1733c:	movne	r3, #0
   17340:	bne	17368 <ftello64@plt+0x5d28>
   17344:	cmp	r9, fp
   17348:	movhi	r3, #39	; 0x27
   1734c:	strbhi	r3, [r8, fp]
   17350:	add	r3, fp, #1
   17354:	cmp	r9, r3
   17358:	movhi	r2, #92	; 0x5c
   1735c:	strbhi	r2, [r8, r3]
   17360:	mov	r3, r9
   17364:	ldr	r9, [sp, #72]	; 0x48
   17368:	add	r2, fp, #2
   1736c:	cmp	r2, r3
   17370:	movcc	r1, #39	; 0x27
   17374:	strbcc	r1, [r8, r2]
   17378:	add	fp, fp, #3
   1737c:	str	r5, [sp, #68]	; 0x44
   17380:	ldr	r2, [sp, #32]
   17384:	str	r2, [sp, #36]	; 0x24
   17388:	str	r9, [sp, #72]	; 0x48
   1738c:	mov	r9, r3
   17390:	mov	r4, #39	; 0x27
   17394:	mov	r3, #0
   17398:	b	16e78 <ftello64@plt+0x5838>
   1739c:	mov	r3, #0
   173a0:	str	r3, [sp, #44]	; 0x2c
   173a4:	ldr	r7, [sp, #76]	; 0x4c
   173a8:	cmp	r7, #1
   173ac:	bne	173e4 <ftello64@plt+0x5da4>
   173b0:	bl	114a8 <__ctype_b_loc@plt>
   173b4:	ldr	r2, [r0]
   173b8:	lsl	r3, r4, #1
   173bc:	ldrh	r5, [r2, r3]
   173c0:	ubfx	r5, r5, #14, #1
   173c4:	mov	ip, r7
   173c8:	eor	r3, r5, #1
   173cc:	ldr	r2, [sp, #28]
   173d0:	and	r3, r3, r2
   173d4:	ands	r3, r3, #255	; 0xff
   173d8:	beq	16e2c <ftello64@plt+0x57ec>
   173dc:	mov	r5, #0
   173e0:	b	17640 <ftello64@plt+0x6000>
   173e4:	mov	r2, #0
   173e8:	mov	r3, #0
   173ec:	strd	r2, [sp, #104]	; 0x68
   173f0:	ldr	r3, [sp, #24]
   173f4:	cmn	r3, #1
   173f8:	beq	1741c <ftello64@plt+0x5ddc>
   173fc:	mov	r3, #0
   17400:	str	r4, [sp, #88]	; 0x58
   17404:	str	fp, [sp, #92]	; 0x5c
   17408:	str	r8, [sp, #56]	; 0x38
   1740c:	mov	r8, r3
   17410:	str	r9, [sp, #84]	; 0x54
   17414:	ldr	r9, [sp, #48]	; 0x30
   17418:	b	17568 <ftello64@plt+0x5f28>
   1741c:	ldr	r0, [sp, #48]	; 0x30
   17420:	bl	114cc <strlen@plt>
   17424:	str	r0, [sp, #24]
   17428:	b	173fc <ftello64@plt+0x5dbc>
   1742c:	mov	r1, fp
   17430:	ldr	r4, [sp, #88]	; 0x58
   17434:	mov	r2, r8
   17438:	mov	ip, r8
   1743c:	ldr	fp, [sp, #92]	; 0x5c
   17440:	ldr	r8, [sp, #56]	; 0x38
   17444:	ldr	r9, [sp, #84]	; 0x54
   17448:	ldr	r0, [sp, #24]
   1744c:	cmp	r7, r0
   17450:	bcs	17608 <ftello64@plt+0x5fc8>
   17454:	ldrb	r3, [r1]
   17458:	cmp	r3, #0
   1745c:	beq	17610 <ftello64@plt+0x5fd0>
   17460:	mov	r3, r1
   17464:	add	r2, r2, #1
   17468:	add	r1, r6, r2
   1746c:	cmp	r0, r1
   17470:	bls	17618 <ftello64@plt+0x5fd8>
   17474:	ldrb	r1, [r3, #1]!
   17478:	cmp	r1, #0
   1747c:	bne	17464 <ftello64@plt+0x5e24>
   17480:	mov	ip, r2
   17484:	mov	r5, #0
   17488:	b	17638 <ftello64@plt+0x5ff8>
   1748c:	ldr	r3, [sp, #56]	; 0x38
   17490:	str	r3, [sp, #64]	; 0x40
   17494:	ldr	r8, [sp, #84]	; 0x54
   17498:	mov	r7, #2
   1749c:	b	179e0 <ftello64@plt+0x63a0>
   174a0:	cmp	r2, r7
   174a4:	beq	17544 <ftello64@plt+0x5f04>
   174a8:	ldrb	r3, [r2], #1
   174ac:	sub	r3, r3, #91	; 0x5b
   174b0:	cmp	r3, #33	; 0x21
   174b4:	ldrls	pc, [pc, r3, lsl #2]
   174b8:	b	174a0 <ftello64@plt+0x5e60>
   174bc:	andeq	r7, r1, ip, lsl #9
   174c0:	andeq	r7, r1, ip, lsl #9
   174c4:	andeq	r7, r1, r0, lsr #9
   174c8:	andeq	r7, r1, ip, lsl #9
   174cc:	andeq	r7, r1, r0, lsr #9
   174d0:	andeq	r7, r1, ip, lsl #9
   174d4:	andeq	r7, r1, r0, lsr #9
   174d8:	andeq	r7, r1, r0, lsr #9
   174dc:	andeq	r7, r1, r0, lsr #9
   174e0:	andeq	r7, r1, r0, lsr #9
   174e4:	andeq	r7, r1, r0, lsr #9
   174e8:	andeq	r7, r1, r0, lsr #9
   174ec:	andeq	r7, r1, r0, lsr #9
   174f0:	andeq	r7, r1, r0, lsr #9
   174f4:	andeq	r7, r1, r0, lsr #9
   174f8:	andeq	r7, r1, r0, lsr #9
   174fc:	andeq	r7, r1, r0, lsr #9
   17500:	andeq	r7, r1, r0, lsr #9
   17504:	andeq	r7, r1, r0, lsr #9
   17508:	andeq	r7, r1, r0, lsr #9
   1750c:	andeq	r7, r1, r0, lsr #9
   17510:	andeq	r7, r1, r0, lsr #9
   17514:	andeq	r7, r1, r0, lsr #9
   17518:	andeq	r7, r1, r0, lsr #9
   1751c:	andeq	r7, r1, r0, lsr #9
   17520:	andeq	r7, r1, r0, lsr #9
   17524:	andeq	r7, r1, r0, lsr #9
   17528:	andeq	r7, r1, r0, lsr #9
   1752c:	andeq	r7, r1, r0, lsr #9
   17530:	andeq	r7, r1, r0, lsr #9
   17534:	andeq	r7, r1, r0, lsr #9
   17538:	andeq	r7, r1, r0, lsr #9
   1753c:	andeq	r7, r1, r0, lsr #9
   17540:	andeq	r7, r1, ip, lsl #9
   17544:	ldr	r0, [sp, #100]	; 0x64
   17548:	bl	113c4 <iswprint@plt>
   1754c:	cmp	r0, #0
   17550:	moveq	r5, #0
   17554:	add	r8, r8, r4
   17558:	add	r0, sp, #104	; 0x68
   1755c:	bl	11340 <mbsinit@plt>
   17560:	cmp	r0, #0
   17564:	bne	175d4 <ftello64@plt+0x5f94>
   17568:	add	r7, r6, r8
   1756c:	add	fp, r9, r7
   17570:	add	r3, sp, #104	; 0x68
   17574:	ldr	r2, [sp, #24]
   17578:	sub	r2, r2, r7
   1757c:	mov	r1, fp
   17580:	add	r0, sp, #100	; 0x64
   17584:	bl	2823c <ftello64@plt+0x16bfc>
   17588:	subs	r4, r0, #0
   1758c:	beq	17624 <ftello64@plt+0x5fe4>
   17590:	cmn	r4, #1
   17594:	beq	175ec <ftello64@plt+0x5fac>
   17598:	cmn	r4, #2
   1759c:	beq	1742c <ftello64@plt+0x5dec>
   175a0:	ldr	r3, [sp, #32]
   175a4:	cmp	sl, #2
   175a8:	movne	r3, #0
   175ac:	andeq	r3, r3, #1
   175b0:	cmp	r3, #0
   175b4:	beq	17544 <ftello64@plt+0x5f04>
   175b8:	cmp	r4, #1
   175bc:	bls	17544 <ftello64@plt+0x5f04>
   175c0:	add	r2, r7, #1
   175c4:	add	r2, r9, r2
   175c8:	add	r3, r9, r4
   175cc:	add	r7, r3, r7
   175d0:	b	174a8 <ftello64@plt+0x5e68>
   175d4:	ldr	r4, [sp, #88]	; 0x58
   175d8:	mov	ip, r8
   175dc:	ldr	fp, [sp, #92]	; 0x5c
   175e0:	ldr	r8, [sp, #56]	; 0x38
   175e4:	ldr	r9, [sp, #84]	; 0x54
   175e8:	b	17638 <ftello64@plt+0x5ff8>
   175ec:	ldr	r4, [sp, #88]	; 0x58
   175f0:	mov	ip, r8
   175f4:	ldr	fp, [sp, #92]	; 0x5c
   175f8:	ldr	r8, [sp, #56]	; 0x38
   175fc:	ldr	r9, [sp, #84]	; 0x54
   17600:	mov	r5, #0
   17604:	b	17638 <ftello64@plt+0x5ff8>
   17608:	mov	r5, #0
   1760c:	b	17638 <ftello64@plt+0x5ff8>
   17610:	mov	r5, #0
   17614:	b	17638 <ftello64@plt+0x5ff8>
   17618:	mov	ip, r2
   1761c:	mov	r5, #0
   17620:	b	17638 <ftello64@plt+0x5ff8>
   17624:	ldr	r4, [sp, #88]	; 0x58
   17628:	mov	ip, r8
   1762c:	ldr	fp, [sp, #92]	; 0x5c
   17630:	ldr	r8, [sp, #56]	; 0x38
   17634:	ldr	r9, [sp, #84]	; 0x54
   17638:	cmp	ip, #1
   1763c:	bls	173c8 <ftello64@plt+0x5d88>
   17640:	add	lr, r6, ip
   17644:	ldr	r3, [sp, #48]	; 0x30
   17648:	add	r1, r3, r6
   1764c:	mov	r3, #0
   17650:	eor	r0, r5, #1
   17654:	ldr	r2, [sp, #28]
   17658:	and	r0, r0, r2
   1765c:	uxtb	r0, r0
   17660:	str	r0, [sp, #56]	; 0x38
   17664:	mov	r7, #92	; 0x5c
   17668:	ldr	ip, [sp, #36]	; 0x24
   1766c:	str	r5, [sp, #84]	; 0x54
   17670:	ldr	r2, [sp, #44]	; 0x2c
   17674:	b	176e4 <ftello64@plt+0x60a4>
   17678:	cmp	r2, #0
   1767c:	beq	1768c <ftello64@plt+0x604c>
   17680:	cmp	r9, fp
   17684:	strbhi	r7, [r8, fp]
   17688:	add	fp, fp, #1
   1768c:	add	r5, r6, #1
   17690:	cmp	r5, lr
   17694:	bcs	177a0 <ftello64@plt+0x6160>
   17698:	eor	r2, r3, #1
   1769c:	and	r2, r2, ip
   176a0:	ands	r2, r2, #255	; 0xff
   176a4:	beq	177bc <ftello64@plt+0x617c>
   176a8:	cmp	r9, fp
   176ac:	movhi	r2, #39	; 0x27
   176b0:	strbhi	r2, [r8, fp]
   176b4:	add	r2, fp, #1
   176b8:	cmp	r9, r2
   176bc:	movhi	ip, #39	; 0x27
   176c0:	strbhi	ip, [r8, r2]
   176c4:	add	fp, fp, #2
   176c8:	ldr	ip, [sp, #56]	; 0x38
   176cc:	mov	r2, ip
   176d0:	mov	r6, r5
   176d4:	cmp	r9, fp
   176d8:	strbhi	r4, [r8, fp]
   176dc:	add	fp, fp, #1
   176e0:	ldrb	r4, [r1, #1]!
   176e4:	cmp	r0, #0
   176e8:	beq	17678 <ftello64@plt+0x6038>
   176ec:	ldr	r3, [sp, #32]
   176f0:	cmp	r3, #0
   176f4:	bne	17988 <ftello64@plt+0x6348>
   176f8:	eor	r3, ip, #1
   176fc:	cmp	sl, #2
   17700:	movne	r3, #0
   17704:	andeq	r3, r3, #1
   17708:	cmp	r3, #0
   1770c:	beq	17744 <ftello64@plt+0x6104>
   17710:	cmp	r9, fp
   17714:	movhi	ip, #39	; 0x27
   17718:	strbhi	ip, [r8, fp]
   1771c:	add	ip, fp, #1
   17720:	cmp	r9, ip
   17724:	movhi	r5, #36	; 0x24
   17728:	strbhi	r5, [r8, ip]
   1772c:	add	ip, fp, #2
   17730:	cmp	r9, ip
   17734:	movhi	r5, #39	; 0x27
   17738:	strbhi	r5, [r8, ip]
   1773c:	add	fp, fp, #3
   17740:	mov	ip, r3
   17744:	cmp	r9, fp
   17748:	strbhi	r7, [r8, fp]
   1774c:	add	r3, fp, #1
   17750:	cmp	r9, r3
   17754:	bls	17764 <ftello64@plt+0x6124>
   17758:	lsr	r5, r4, #6
   1775c:	add	r5, r5, #48	; 0x30
   17760:	strb	r5, [r8, r3]
   17764:	add	r3, fp, #2
   17768:	cmp	r9, r3
   1776c:	bls	1777c <ftello64@plt+0x613c>
   17770:	ubfx	r5, r4, #3, #3
   17774:	add	r5, r5, #48	; 0x30
   17778:	strb	r5, [r8, r3]
   1777c:	add	fp, fp, #3
   17780:	and	r4, r4, #7
   17784:	add	r4, r4, #48	; 0x30
   17788:	add	r5, r6, #1
   1778c:	cmp	r5, lr
   17790:	bcs	177ac <ftello64@plt+0x616c>
   17794:	ldr	r3, [sp, #56]	; 0x38
   17798:	mov	r6, r5
   1779c:	b	176d4 <ftello64@plt+0x6094>
   177a0:	str	ip, [sp, #36]	; 0x24
   177a4:	ldr	r5, [sp, #84]	; 0x54
   177a8:	b	171d8 <ftello64@plt+0x5b98>
   177ac:	str	ip, [sp, #36]	; 0x24
   177b0:	ldr	r5, [sp, #84]	; 0x54
   177b4:	mov	r3, r0
   177b8:	b	171d8 <ftello64@plt+0x5b98>
   177bc:	mov	r6, r5
   177c0:	b	176d4 <ftello64@plt+0x6094>
   177c4:	ldr	r3, [sp, #44]	; 0x2c
   177c8:	b	16e2c <ftello64@plt+0x57ec>
   177cc:	mov	r5, #0
   177d0:	mov	r3, r5
   177d4:	mov	r4, #63	; 0x3f
   177d8:	b	16e2c <ftello64@plt+0x57ec>
   177dc:	mov	r5, #0
   177e0:	mov	r3, r5
   177e4:	mov	r4, #63	; 0x3f
   177e8:	b	16e2c <ftello64@plt+0x57ec>
   177ec:	mov	r5, #0
   177f0:	mov	r3, r5
   177f4:	b	16e2c <ftello64@plt+0x57ec>
   177f8:	mov	r5, #0
   177fc:	mov	r3, r5
   17800:	b	16e2c <ftello64@plt+0x57ec>
   17804:	ldr	r5, [sp, #44]	; 0x2c
   17808:	ldr	r3, [sp, #32]
   1780c:	b	16e2c <ftello64@plt+0x57ec>
   17810:	ldr	r5, [sp, #44]	; 0x2c
   17814:	mov	r3, #0
   17818:	str	r3, [sp, #44]	; 0x2c
   1781c:	b	16e2c <ftello64@plt+0x57ec>
   17820:	mov	r4, r3
   17824:	mov	r5, #0
   17828:	b	16e84 <ftello64@plt+0x5844>
   1782c:	mov	r5, #0
   17830:	mov	r4, #97	; 0x61
   17834:	b	16e84 <ftello64@plt+0x5844>
   17838:	mov	r5, #0
   1783c:	mov	r3, r5
   17840:	mov	r4, #92	; 0x5c
   17844:	b	171d8 <ftello64@plt+0x5b98>
   17848:	ldr	r3, [sp, #48]	; 0x30
   1784c:	ldrb	r5, [r3, r6]
   17850:	adds	r5, r5, #0
   17854:	movne	r5, #1
   17858:	b	16f28 <ftello64@plt+0x58e8>
   1785c:	cmp	sl, #2
   17860:	movne	r3, #0
   17864:	moveq	r3, #1
   17868:	ldr	r1, [sp, #32]
   1786c:	cmp	fp, #0
   17870:	andeq	r2, r3, r1
   17874:	movne	r2, #0
   17878:	cmp	r2, #0
   1787c:	bne	1799c <ftello64@plt+0x635c>
   17880:	eor	r2, r1, #1
   17884:	uxtb	r2, r2
   17888:	and	r3, r3, r2
   1788c:	ldr	r1, [sp, #68]	; 0x44
   17890:	ands	r3, r1, r3
   17894:	beq	17928 <ftello64@plt+0x62e8>
   17898:	ldr	r2, [sp, #40]	; 0x28
   1789c:	cmp	r2, #0
   178a0:	bne	178d8 <ftello64@plt+0x6298>
   178a4:	ldr	r2, [sp, #72]	; 0x48
   178a8:	adds	r2, r2, #0
   178ac:	movne	r2, #1
   178b0:	cmp	r9, #0
   178b4:	movne	r2, #0
   178b8:	str	r2, [sp, #68]	; 0x44
   178bc:	mov	sl, #2
   178c0:	ldr	r1, [sp, #40]	; 0x28
   178c4:	str	r1, [sp, #32]
   178c8:	cmp	r2, #0
   178cc:	beq	1791c <ftello64@plt+0x62dc>
   178d0:	ldr	r9, [sp, #72]	; 0x48
   178d4:	b	16630 <ftello64@plt+0x4ff0>
   178d8:	ldr	r3, [sp, #168]	; 0xa8
   178dc:	str	r3, [sp, #16]
   178e0:	ldr	r3, [sp, #164]	; 0xa4
   178e4:	str	r3, [sp, #12]
   178e8:	ldr	r3, [sp, #160]	; 0xa0
   178ec:	str	r3, [sp, #8]
   178f0:	ldr	r3, [sp, #156]	; 0x9c
   178f4:	str	r3, [sp, #4]
   178f8:	mov	r3, #5
   178fc:	str	r3, [sp]
   17900:	ldr	r3, [sp, #24]
   17904:	ldr	r2, [sp, #48]	; 0x30
   17908:	ldr	r1, [sp, #72]	; 0x48
   1790c:	ldr	r0, [sp, #64]	; 0x40
   17910:	bl	165b8 <ftello64@plt+0x4f78>
   17914:	mov	fp, r0
   17918:	b	17a38 <ftello64@plt+0x63f8>
   1791c:	mov	r8, r9
   17920:	mov	r2, r3
   17924:	b	1792c <ftello64@plt+0x62ec>
   17928:	mov	r8, r9
   1792c:	ldr	r3, [sp, #60]	; 0x3c
   17930:	cmp	r3, #0
   17934:	moveq	r2, #0
   17938:	andne	r2, r2, #1
   1793c:	cmp	r2, #0
   17940:	beq	17970 <ftello64@plt+0x6330>
   17944:	mov	r2, r3
   17948:	ldrb	r3, [r3]
   1794c:	cmp	r3, #0
   17950:	beq	17970 <ftello64@plt+0x6330>
   17954:	ldr	r1, [sp, #64]	; 0x40
   17958:	cmp	r8, fp
   1795c:	strbhi	r3, [r1, fp]
   17960:	add	fp, fp, #1
   17964:	ldrb	r3, [r2, #1]!
   17968:	cmp	r3, #0
   1796c:	bne	17958 <ftello64@plt+0x6318>
   17970:	cmp	r8, fp
   17974:	bls	17a38 <ftello64@plt+0x63f8>
   17978:	mov	r3, #0
   1797c:	ldr	r2, [sp, #64]	; 0x40
   17980:	strb	r3, [r2, fp]
   17984:	b	17a38 <ftello64@plt+0x63f8>
   17988:	mov	r8, r9
   1798c:	mov	r7, sl
   17990:	ldr	r3, [sp, #32]
   17994:	str	r3, [sp, #28]
   17998:	b	179e0 <ftello64@plt+0x63a0>
   1799c:	mov	r8, r9
   179a0:	mov	r7, #2
   179a4:	b	179e0 <ftello64@plt+0x63a0>
   179a8:	mov	r8, r9
   179ac:	mov	r7, sl
   179b0:	b	179e0 <ftello64@plt+0x63a0>
   179b4:	mov	r8, r9
   179b8:	mov	r7, sl
   179bc:	b	179e0 <ftello64@plt+0x63a0>
   179c0:	mov	r8, r9
   179c4:	mov	r7, sl
   179c8:	b	179e0 <ftello64@plt+0x63a0>
   179cc:	mov	r8, r9
   179d0:	mov	r7, sl
   179d4:	b	179e0 <ftello64@plt+0x63a0>
   179d8:	mov	r8, r9
   179dc:	mov	r7, sl
   179e0:	ldr	r3, [sp, #28]
   179e4:	cmp	r7, #2
   179e8:	movne	r3, #0
   179ec:	andeq	r3, r3, #1
   179f0:	cmp	r3, #0
   179f4:	movne	r7, #4
   179f8:	ldr	r3, [sp, #168]	; 0xa8
   179fc:	str	r3, [sp, #16]
   17a00:	ldr	r3, [sp, #164]	; 0xa4
   17a04:	str	r3, [sp, #12]
   17a08:	mov	r3, #0
   17a0c:	str	r3, [sp, #8]
   17a10:	ldr	r3, [sp, #156]	; 0x9c
   17a14:	bic	r3, r3, #2
   17a18:	str	r3, [sp, #4]
   17a1c:	str	r7, [sp]
   17a20:	ldr	r3, [sp, #24]
   17a24:	ldr	r2, [sp, #48]	; 0x30
   17a28:	mov	r1, r8
   17a2c:	ldr	r0, [sp, #64]	; 0x40
   17a30:	bl	165b8 <ftello64@plt+0x4f78>
   17a34:	mov	fp, r0
   17a38:	mov	r0, fp
   17a3c:	add	sp, sp, #116	; 0x74
   17a40:	ldrd	r4, [sp]
   17a44:	ldrd	r6, [sp, #8]
   17a48:	ldrd	r8, [sp, #16]
   17a4c:	ldrd	sl, [sp, #24]
   17a50:	add	sp, sp, #32
   17a54:	pop	{pc}		; (ldr pc, [sp], #4)
   17a58:	mov	r8, r9
   17a5c:	mov	r7, sl
   17a60:	b	179f8 <ftello64@plt+0x63b8>
   17a64:	add	fp, fp, #4
   17a68:	str	r3, [sp, #36]	; 0x24
   17a6c:	mov	r5, #0
   17a70:	mov	r4, #48	; 0x30
   17a74:	b	16e2c <ftello64@plt+0x57ec>
   17a78:	mov	r3, #1
   17a7c:	str	r3, [sp, #32]
   17a80:	str	r3, [sp, #28]
   17a84:	str	r3, [sp, #52]	; 0x34
   17a88:	movw	r3, #45380	; 0xb144
   17a8c:	movt	r3, #2
   17a90:	str	r3, [sp, #60]	; 0x3c
   17a94:	mov	fp, #0
   17a98:	mov	sl, #5
   17a9c:	b	16690 <ftello64@plt+0x5050>
   17aa0:	ldr	r3, [sp, #48]	; 0x30
   17aa4:	ldrb	r4, [r3, r6]
   17aa8:	cmp	r4, #126	; 0x7e
   17aac:	ldrls	pc, [pc, r4, lsl #2]
   17ab0:	b	1739c <ftello64@plt+0x5d5c>
   17ab4:	andeq	r6, r1, r4, lsr #22
   17ab8:	muleq	r1, ip, r3
   17abc:	muleq	r1, ip, r3
   17ac0:	muleq	r1, ip, r3
   17ac4:	muleq	r1, ip, r3
   17ac8:	muleq	r1, ip, r3
   17acc:	muleq	r1, ip, r3
   17ad0:	andeq	r7, r1, ip, lsr #16
   17ad4:	andeq	r6, r1, r8, asr #27
   17ad8:	andeq	r7, r1, ip, ror #2
   17adc:	andeq	r7, r1, r8, lsr #4
   17ae0:	andeq	r7, r1, r0, lsl #3
   17ae4:	ldrdeq	r6, [r1], -ip
   17ae8:	strdeq	r6, [r1], -r0
   17aec:	muleq	r1, ip, r3
   17af0:	muleq	r1, ip, r3
   17af4:	muleq	r1, ip, r3
   17af8:	muleq	r1, ip, r3
   17afc:	muleq	r1, ip, r3
   17b00:	muleq	r1, ip, r3
   17b04:	muleq	r1, ip, r3
   17b08:	muleq	r1, ip, r3
   17b0c:	muleq	r1, ip, r3
   17b10:	muleq	r1, ip, r3
   17b14:	muleq	r1, ip, r3
   17b18:	muleq	r1, ip, r3
   17b1c:	muleq	r1, ip, r3
   17b20:	muleq	r1, ip, r3
   17b24:	muleq	r1, ip, r3
   17b28:	muleq	r1, ip, r3
   17b2c:	muleq	r1, ip, r3
   17b30:	muleq	r1, ip, r3
   17b34:			; <UNDEFINED> instruction: 0x000172b0
   17b38:	andeq	r7, r1, ip, ror #5
   17b3c:	andeq	r7, r1, ip, ror #5
   17b40:	andeq	r7, r1, r4, lsr #5
   17b44:	andeq	r7, r1, ip, ror #5
   17b48:	andeq	r7, r1, r0, lsl r8
   17b4c:	andeq	r7, r1, ip, ror #5
   17b50:	strdeq	r7, [r1], -ip
   17b54:	andeq	r7, r1, ip, ror #5
   17b58:	andeq	r7, r1, ip, ror #5
   17b5c:	andeq	r7, r1, ip, ror #5
   17b60:	andeq	r7, r1, r0, lsl r8
   17b64:	andeq	r7, r1, r0, lsl r8
   17b68:	andeq	r7, r1, r0, lsl r8
   17b6c:	andeq	r7, r1, r0, lsl r8
   17b70:	andeq	r7, r1, r0, lsl r8
   17b74:	andeq	r7, r1, r0, lsl r8
   17b78:	andeq	r7, r1, r0, lsl r8
   17b7c:	andeq	r7, r1, r0, lsl r8
   17b80:	andeq	r7, r1, r0, lsl r8
   17b84:	andeq	r7, r1, r0, lsl r8
   17b88:	andeq	r7, r1, r0, lsl r8
   17b8c:	andeq	r7, r1, r0, lsl r8
   17b90:	andeq	r7, r1, r0, lsl r8
   17b94:	andeq	r7, r1, r0, lsl r8
   17b98:	andeq	r7, r1, r0, lsl r8
   17b9c:	andeq	r7, r1, r0, lsl r8
   17ba0:	andeq	r7, r1, ip, ror #5
   17ba4:	andeq	r7, r1, ip, ror #5
   17ba8:	andeq	r7, r1, ip, ror #5
   17bac:	andeq	r7, r1, ip, ror #5
   17bb0:	andeq	r6, r1, ip, asr ip
   17bb4:	muleq	r1, ip, r3
   17bb8:	andeq	r7, r1, r0, lsl r8
   17bbc:	andeq	r7, r1, r0, lsl r8
   17bc0:	andeq	r7, r1, r0, lsl r8
   17bc4:	andeq	r7, r1, r0, lsl r8
   17bc8:	andeq	r7, r1, r0, lsl r8
   17bcc:	andeq	r7, r1, r0, lsl r8
   17bd0:	andeq	r7, r1, r0, lsl r8
   17bd4:	andeq	r7, r1, r0, lsl r8
   17bd8:	andeq	r7, r1, r0, lsl r8
   17bdc:	andeq	r7, r1, r0, lsl r8
   17be0:	andeq	r7, r1, r0, lsl r8
   17be4:	andeq	r7, r1, r0, lsl r8
   17be8:	andeq	r7, r1, r0, lsl r8
   17bec:	andeq	r7, r1, r0, lsl r8
   17bf0:	andeq	r7, r1, r0, lsl r8
   17bf4:	andeq	r7, r1, r0, lsl r8
   17bf8:	andeq	r7, r1, r0, lsl r8
   17bfc:	andeq	r7, r1, r0, lsl r8
   17c00:	andeq	r7, r1, r0, lsl r8
   17c04:	andeq	r7, r1, r0, lsl r8
   17c08:	andeq	r7, r1, r0, lsl r8
   17c0c:	andeq	r7, r1, r0, lsl r8
   17c10:	andeq	r7, r1, r0, lsl r8
   17c14:	andeq	r7, r1, r0, lsl r8
   17c18:	andeq	r7, r1, r0, lsl r8
   17c1c:	andeq	r7, r1, r0, lsl r8
   17c20:	andeq	r7, r1, ip, ror #5
   17c24:	muleq	r1, r4, r1
   17c28:	andeq	r7, r1, r0, lsl r8
   17c2c:	andeq	r7, r1, ip, ror #5
   17c30:	andeq	r7, r1, r0, lsl r8
   17c34:	andeq	r7, r1, ip, ror #5
   17c38:	andeq	r7, r1, r0, lsl r8
   17c3c:	andeq	r7, r1, r0, lsl r8
   17c40:	andeq	r7, r1, r0, lsl r8
   17c44:	andeq	r7, r1, r0, lsl r8
   17c48:	andeq	r7, r1, r0, lsl r8
   17c4c:	andeq	r7, r1, r0, lsl r8
   17c50:	andeq	r7, r1, r0, lsl r8
   17c54:	andeq	r7, r1, r0, lsl r8
   17c58:	andeq	r7, r1, r0, lsl r8
   17c5c:	andeq	r7, r1, r0, lsl r8
   17c60:	andeq	r7, r1, r0, lsl r8
   17c64:	andeq	r7, r1, r0, lsl r8
   17c68:	andeq	r7, r1, r0, lsl r8
   17c6c:	andeq	r7, r1, r0, lsl r8
   17c70:	andeq	r7, r1, r0, lsl r8
   17c74:	andeq	r7, r1, r0, lsl r8
   17c78:	andeq	r7, r1, r0, lsl r8
   17c7c:	andeq	r7, r1, r0, lsl r8
   17c80:	andeq	r7, r1, r0, lsl r8
   17c84:	andeq	r7, r1, r0, lsl r8
   17c88:	andeq	r7, r1, r0, lsl r8
   17c8c:	andeq	r7, r1, r0, lsl r8
   17c90:	andeq	r7, r1, r0, lsl r8
   17c94:	andeq	r7, r1, r0, lsl r8
   17c98:	andeq	r7, r1, r0, lsl r8
   17c9c:	andeq	r7, r1, r0, lsl r8
   17ca0:	andeq	r7, r1, r4, asr r2
   17ca4:	andeq	r7, r1, ip, ror #5
   17ca8:	andeq	r7, r1, r4, asr r2
   17cac:	andeq	r7, r1, r4, lsr #5
   17cb0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   17cb4:	strd	r6, [sp, #8]
   17cb8:	strd	r8, [sp, #16]
   17cbc:	strd	sl, [sp, #24]
   17cc0:	str	lr, [sp, #32]
   17cc4:	sub	sp, sp, #52	; 0x34
   17cc8:	mov	r5, r0
   17ccc:	str	r1, [sp, #24]
   17cd0:	str	r2, [sp, #28]
   17cd4:	mov	r4, r3
   17cd8:	bl	114e4 <__errno_location@plt>
   17cdc:	str	r0, [sp, #32]
   17ce0:	ldr	r3, [r0]
   17ce4:	str	r3, [sp, #36]	; 0x24
   17ce8:	movw	r3, #49548	; 0xc18c
   17cec:	movt	r3, #3
   17cf0:	ldr	r6, [r3]
   17cf4:	cmn	r5, #-2147483647	; 0x80000001
   17cf8:	movne	r3, #0
   17cfc:	moveq	r3, #1
   17d00:	orrs	r3, r3, r5, lsr #31
   17d04:	bne	17e68 <ftello64@plt+0x6828>
   17d08:	movw	r3, #49548	; 0xc18c
   17d0c:	movt	r3, #3
   17d10:	ldr	r2, [r3, #4]
   17d14:	cmp	r2, r5
   17d18:	bgt	17d88 <ftello64@plt+0x6748>
   17d1c:	str	r2, [sp, #44]	; 0x2c
   17d20:	add	r3, r3, #8
   17d24:	cmp	r6, r3
   17d28:	beq	17e6c <ftello64@plt+0x682c>
   17d2c:	sub	r2, r5, r2
   17d30:	mov	r3, #8
   17d34:	str	r3, [sp]
   17d38:	mvn	r3, #-2147483648	; 0x80000000
   17d3c:	add	r2, r2, #1
   17d40:	add	r1, sp, #44	; 0x2c
   17d44:	mov	r0, r6
   17d48:	bl	271a4 <ftello64@plt+0x15b64>
   17d4c:	mov	r6, r0
   17d50:	movw	r3, #49548	; 0xc18c
   17d54:	movt	r3, #3
   17d58:	str	r0, [r3]
   17d5c:	movw	r7, #49548	; 0xc18c
   17d60:	movt	r7, #3
   17d64:	ldr	r0, [r7, #4]
   17d68:	ldr	r2, [sp, #44]	; 0x2c
   17d6c:	sub	r2, r2, r0
   17d70:	lsl	r2, r2, #3
   17d74:	mov	r1, #0
   17d78:	add	r0, r6, r0, lsl #3
   17d7c:	bl	11520 <memset@plt>
   17d80:	ldr	r3, [sp, #44]	; 0x2c
   17d84:	str	r3, [r7, #4]
   17d88:	add	fp, r6, r5, lsl #3
   17d8c:	ldr	r8, [r6, r5, lsl #3]
   17d90:	ldr	r7, [fp, #4]
   17d94:	ldr	r3, [r4, #4]
   17d98:	orr	r9, r3, #1
   17d9c:	add	sl, r4, #8
   17da0:	ldr	r3, [r4, #44]	; 0x2c
   17da4:	str	r3, [sp, #16]
   17da8:	ldr	r3, [r4, #40]	; 0x28
   17dac:	str	r3, [sp, #12]
   17db0:	str	sl, [sp, #8]
   17db4:	str	r9, [sp, #4]
   17db8:	ldr	r3, [r4]
   17dbc:	str	r3, [sp]
   17dc0:	ldr	r3, [sp, #28]
   17dc4:	ldr	r2, [sp, #24]
   17dc8:	mov	r1, r8
   17dcc:	mov	r0, r7
   17dd0:	bl	165b8 <ftello64@plt+0x4f78>
   17dd4:	cmp	r8, r0
   17dd8:	bhi	17e3c <ftello64@plt+0x67fc>
   17ddc:	add	r8, r0, #1
   17de0:	str	r8, [r6, r5, lsl #3]
   17de4:	movw	r3, #51212	; 0xc80c
   17de8:	movt	r3, #3
   17dec:	cmp	r7, r3
   17df0:	beq	17dfc <ftello64@plt+0x67bc>
   17df4:	mov	r0, r7
   17df8:	bl	15404 <ftello64@plt+0x3dc4>
   17dfc:	mov	r0, r8
   17e00:	bl	26fa0 <ftello64@plt+0x15960>
   17e04:	mov	r7, r0
   17e08:	str	r0, [fp, #4]
   17e0c:	ldr	r3, [r4, #44]	; 0x2c
   17e10:	str	r3, [sp, #16]
   17e14:	ldr	r3, [r4, #40]	; 0x28
   17e18:	str	r3, [sp, #12]
   17e1c:	str	sl, [sp, #8]
   17e20:	str	r9, [sp, #4]
   17e24:	ldr	r3, [r4]
   17e28:	str	r3, [sp]
   17e2c:	ldr	r3, [sp, #28]
   17e30:	ldr	r2, [sp, #24]
   17e34:	mov	r1, r8
   17e38:	bl	165b8 <ftello64@plt+0x4f78>
   17e3c:	ldr	r3, [sp, #32]
   17e40:	ldr	r2, [sp, #36]	; 0x24
   17e44:	str	r2, [r3]
   17e48:	mov	r0, r7
   17e4c:	add	sp, sp, #52	; 0x34
   17e50:	ldrd	r4, [sp]
   17e54:	ldrd	r6, [sp, #8]
   17e58:	ldrd	r8, [sp, #16]
   17e5c:	ldrd	sl, [sp, #24]
   17e60:	add	sp, sp, #32
   17e64:	pop	{pc}		; (ldr pc, [sp], #4)
   17e68:	bl	1161c <abort@plt>
   17e6c:	sub	r2, r5, r2
   17e70:	mov	r3, #8
   17e74:	str	r3, [sp]
   17e78:	mvn	r3, #-2147483648	; 0x80000000
   17e7c:	add	r2, r2, #1
   17e80:	add	r1, sp, #44	; 0x2c
   17e84:	mov	r0, #0
   17e88:	bl	271a4 <ftello64@plt+0x15b64>
   17e8c:	mov	r6, r0
   17e90:	movw	r3, #49548	; 0xc18c
   17e94:	movt	r3, #3
   17e98:	str	r0, [r3]
   17e9c:	ldrd	r2, [r3, #8]
   17ea0:	strd	r2, [r0]
   17ea4:	b	17d5c <ftello64@plt+0x671c>
   17ea8:	strd	r4, [sp, #-16]!
   17eac:	str	r6, [sp, #8]
   17eb0:	str	lr, [sp, #12]
   17eb4:	mov	r4, r0
   17eb8:	bl	114e4 <__errno_location@plt>
   17ebc:	mov	r5, r0
   17ec0:	ldr	r6, [r0]
   17ec4:	cmp	r4, #0
   17ec8:	ldr	r3, [pc, #32]	; 17ef0 <ftello64@plt+0x68b0>
   17ecc:	moveq	r4, r3
   17ed0:	mov	r1, #48	; 0x30
   17ed4:	mov	r0, r4
   17ed8:	bl	27314 <ftello64@plt+0x15cd4>
   17edc:	str	r6, [r5]
   17ee0:	ldrd	r4, [sp]
   17ee4:	ldr	r6, [sp, #8]
   17ee8:	add	sp, sp, #12
   17eec:	pop	{pc}		; (ldr pc, [sp], #4)
   17ef0:	andeq	ip, r3, ip, lsl #18
   17ef4:	subs	r3, r0, #0
   17ef8:	ldr	r2, [pc, #8]	; 17f08 <ftello64@plt+0x68c8>
   17efc:	moveq	r3, r2
   17f00:	ldr	r0, [r3]
   17f04:	bx	lr
   17f08:	andeq	ip, r3, ip, lsl #18
   17f0c:	subs	r3, r0, #0
   17f10:	ldr	r2, [pc, #8]	; 17f20 <ftello64@plt+0x68e0>
   17f14:	moveq	r3, r2
   17f18:	str	r1, [r3]
   17f1c:	bx	lr
   17f20:	andeq	ip, r3, ip, lsl #18
   17f24:	push	{lr}		; (str lr, [sp, #-4]!)
   17f28:	subs	r3, r0, #0
   17f2c:	ldr	r0, [pc, #44]	; 17f60 <ftello64@plt+0x6920>
   17f30:	moveq	r3, r0
   17f34:	add	r3, r3, #8
   17f38:	lsr	lr, r1, #5
   17f3c:	and	r1, r1, #31
   17f40:	ldr	ip, [r3, lr, lsl #2]
   17f44:	lsr	r0, ip, r1
   17f48:	eor	r2, r2, r0
   17f4c:	and	r2, r2, #1
   17f50:	eor	r1, ip, r2, lsl r1
   17f54:	str	r1, [r3, lr, lsl #2]
   17f58:	and	r0, r0, #1
   17f5c:	pop	{pc}		; (ldr pc, [sp], #4)
   17f60:	andeq	ip, r3, ip, lsl #18
   17f64:	subs	r3, r0, #0
   17f68:	ldr	r2, [pc, #12]	; 17f7c <ftello64@plt+0x693c>
   17f6c:	moveq	r3, r2
   17f70:	ldr	r0, [r3, #4]
   17f74:	str	r1, [r3, #4]
   17f78:	bx	lr
   17f7c:	andeq	ip, r3, ip, lsl #18
   17f80:	subs	r3, r0, #0
   17f84:	ldr	r0, [pc, #44]	; 17fb8 <ftello64@plt+0x6978>
   17f88:	moveq	r3, r0
   17f8c:	mov	r0, #10
   17f90:	str	r0, [r3]
   17f94:	cmp	r2, #0
   17f98:	cmpne	r1, #0
   17f9c:	beq	17fac <ftello64@plt+0x696c>
   17fa0:	str	r1, [r3, #40]	; 0x28
   17fa4:	str	r2, [r3, #44]	; 0x2c
   17fa8:	bx	lr
   17fac:	str	r4, [sp, #-8]!
   17fb0:	str	lr, [sp, #4]
   17fb4:	bl	1161c <abort@plt>
   17fb8:	andeq	ip, r3, ip, lsl #18
   17fbc:	strd	r4, [sp, #-32]!	; 0xffffffe0
   17fc0:	strd	r6, [sp, #8]
   17fc4:	strd	r8, [sp, #16]
   17fc8:	str	sl, [sp, #24]
   17fcc:	str	lr, [sp, #28]
   17fd0:	sub	sp, sp, #24
   17fd4:	mov	r7, r0
   17fd8:	mov	r8, r1
   17fdc:	mov	r9, r2
   17fe0:	mov	sl, r3
   17fe4:	ldr	r4, [sp, #56]	; 0x38
   17fe8:	cmp	r4, #0
   17fec:	ldr	r3, [pc, #104]	; 1805c <ftello64@plt+0x6a1c>
   17ff0:	moveq	r4, r3
   17ff4:	bl	114e4 <__errno_location@plt>
   17ff8:	mov	r5, r0
   17ffc:	ldr	r6, [r0]
   18000:	ldr	r3, [r4, #44]	; 0x2c
   18004:	str	r3, [sp, #16]
   18008:	ldr	r3, [r4, #40]	; 0x28
   1800c:	str	r3, [sp, #12]
   18010:	add	r3, r4, #8
   18014:	str	r3, [sp, #8]
   18018:	ldr	r3, [r4, #4]
   1801c:	str	r3, [sp, #4]
   18020:	ldr	r3, [r4]
   18024:	str	r3, [sp]
   18028:	mov	r3, sl
   1802c:	mov	r2, r9
   18030:	mov	r1, r8
   18034:	mov	r0, r7
   18038:	bl	165b8 <ftello64@plt+0x4f78>
   1803c:	str	r6, [r5]
   18040:	add	sp, sp, #24
   18044:	ldrd	r4, [sp]
   18048:	ldrd	r6, [sp, #8]
   1804c:	ldrd	r8, [sp, #16]
   18050:	ldr	sl, [sp, #24]
   18054:	add	sp, sp, #28
   18058:	pop	{pc}		; (ldr pc, [sp], #4)
   1805c:	andeq	ip, r3, ip, lsl #18
   18060:	strd	r4, [sp, #-36]!	; 0xffffffdc
   18064:	strd	r6, [sp, #8]
   18068:	strd	r8, [sp, #16]
   1806c:	strd	sl, [sp, #24]
   18070:	str	lr, [sp, #32]
   18074:	sub	sp, sp, #44	; 0x2c
   18078:	mov	r8, r0
   1807c:	mov	sl, r1
   18080:	mov	r6, r2
   18084:	subs	r4, r3, #0
   18088:	ldr	r3, [pc, #200]	; 18158 <ftello64@plt+0x6b18>
   1808c:	moveq	r4, r3
   18090:	bl	114e4 <__errno_location@plt>
   18094:	mov	r7, r0
   18098:	ldr	fp, [r0]
   1809c:	ldr	r5, [r4, #4]
   180a0:	cmp	r6, #0
   180a4:	orreq	r5, r5, #1
   180a8:	add	r9, r4, #8
   180ac:	ldr	r3, [r4, #44]	; 0x2c
   180b0:	str	r3, [sp, #16]
   180b4:	ldr	r3, [r4, #40]	; 0x28
   180b8:	str	r3, [sp, #12]
   180bc:	str	r9, [sp, #8]
   180c0:	str	r5, [sp, #4]
   180c4:	ldr	r3, [r4]
   180c8:	str	r3, [sp]
   180cc:	str	sl, [sp, #36]	; 0x24
   180d0:	mov	r3, sl
   180d4:	str	r8, [sp, #32]
   180d8:	mov	r2, r8
   180dc:	mov	r1, #0
   180e0:	mov	r0, r1
   180e4:	bl	165b8 <ftello64@plt+0x4f78>
   180e8:	mov	sl, r0
   180ec:	add	r8, r0, #1
   180f0:	mov	r0, r8
   180f4:	bl	26fa0 <ftello64@plt+0x15960>
   180f8:	str	r0, [sp, #28]
   180fc:	ldr	r3, [r4, #44]	; 0x2c
   18100:	str	r3, [sp, #16]
   18104:	ldr	r3, [r4, #40]	; 0x28
   18108:	str	r3, [sp, #12]
   1810c:	str	r9, [sp, #8]
   18110:	str	r5, [sp, #4]
   18114:	ldr	r3, [r4]
   18118:	str	r3, [sp]
   1811c:	ldr	r3, [sp, #36]	; 0x24
   18120:	ldr	r2, [sp, #32]
   18124:	mov	r1, r8
   18128:	bl	165b8 <ftello64@plt+0x4f78>
   1812c:	str	fp, [r7]
   18130:	cmp	r6, #0
   18134:	strne	sl, [r6]
   18138:	ldr	r0, [sp, #28]
   1813c:	add	sp, sp, #44	; 0x2c
   18140:	ldrd	r4, [sp]
   18144:	ldrd	r6, [sp, #8]
   18148:	ldrd	r8, [sp, #16]
   1814c:	ldrd	sl, [sp, #24]
   18150:	add	sp, sp, #32
   18154:	pop	{pc}		; (ldr pc, [sp], #4)
   18158:	andeq	ip, r3, ip, lsl #18
   1815c:	str	r4, [sp, #-8]!
   18160:	str	lr, [sp, #4]
   18164:	mov	r3, r2
   18168:	mov	r2, #0
   1816c:	bl	18060 <ftello64@plt+0x6a20>
   18170:	ldr	r4, [sp]
   18174:	add	sp, sp, #4
   18178:	pop	{pc}		; (ldr pc, [sp], #4)
   1817c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   18180:	strd	r6, [sp, #8]
   18184:	str	r8, [sp, #16]
   18188:	str	lr, [sp, #20]
   1818c:	movw	r3, #49548	; 0xc18c
   18190:	movt	r3, #3
   18194:	ldr	r7, [r3]
   18198:	ldr	r3, [r3, #4]
   1819c:	cmp	r3, #1
   181a0:	ble	181cc <ftello64@plt+0x6b8c>
   181a4:	mov	r4, #1
   181a8:	add	r6, r7, #4
   181ac:	movw	r5, #49548	; 0xc18c
   181b0:	movt	r5, #3
   181b4:	ldr	r0, [r6, r4, lsl #3]
   181b8:	bl	15404 <ftello64@plt+0x3dc4>
   181bc:	add	r4, r4, #1
   181c0:	ldr	r3, [r5, #4]
   181c4:	cmp	r3, r4
   181c8:	bgt	181b4 <ftello64@plt+0x6b74>
   181cc:	ldr	r0, [r7, #4]
   181d0:	movw	r3, #51212	; 0xc80c
   181d4:	movt	r3, #3
   181d8:	cmp	r0, r3
   181dc:	beq	18200 <ftello64@plt+0x6bc0>
   181e0:	bl	15404 <ftello64@plt+0x3dc4>
   181e4:	movw	r3, #49548	; 0xc18c
   181e8:	movt	r3, #3
   181ec:	mov	r2, #256	; 0x100
   181f0:	str	r2, [r3, #8]
   181f4:	movw	r2, #51212	; 0xc80c
   181f8:	movt	r2, #3
   181fc:	str	r2, [r3, #12]
   18200:	ldr	r3, [pc, #64]	; 18248 <ftello64@plt+0x6c08>
   18204:	cmp	r7, r3
   18208:	beq	18224 <ftello64@plt+0x6be4>
   1820c:	mov	r0, r7
   18210:	bl	15404 <ftello64@plt+0x3dc4>
   18214:	movw	r3, #49548	; 0xc18c
   18218:	movt	r3, #3
   1821c:	add	r2, r3, #8
   18220:	str	r2, [r3]
   18224:	movw	r3, #49548	; 0xc18c
   18228:	movt	r3, #3
   1822c:	mov	r2, #1
   18230:	str	r2, [r3, #4]
   18234:	ldrd	r4, [sp]
   18238:	ldrd	r6, [sp, #8]
   1823c:	ldr	r8, [sp, #16]
   18240:	add	sp, sp, #20
   18244:	pop	{pc}		; (ldr pc, [sp], #4)
   18248:	muleq	r3, r4, r1
   1824c:	str	r4, [sp, #-8]!
   18250:	str	lr, [sp, #4]
   18254:	ldr	r3, [pc, #16]	; 1826c <ftello64@plt+0x6c2c>
   18258:	mvn	r2, #0
   1825c:	bl	17cb0 <ftello64@plt+0x6670>
   18260:	ldr	r4, [sp]
   18264:	add	sp, sp, #4
   18268:	pop	{pc}		; (ldr pc, [sp], #4)
   1826c:	andeq	ip, r3, ip, lsl #18
   18270:	str	r4, [sp, #-8]!
   18274:	str	lr, [sp, #4]
   18278:	ldr	r3, [pc, #12]	; 1828c <ftello64@plt+0x6c4c>
   1827c:	bl	17cb0 <ftello64@plt+0x6670>
   18280:	ldr	r4, [sp]
   18284:	add	sp, sp, #4
   18288:	pop	{pc}		; (ldr pc, [sp], #4)
   1828c:	andeq	ip, r3, ip, lsl #18
   18290:	str	r4, [sp, #-8]!
   18294:	str	lr, [sp, #4]
   18298:	mov	r1, r0
   1829c:	mov	r0, #0
   182a0:	bl	1824c <ftello64@plt+0x6c0c>
   182a4:	ldr	r4, [sp]
   182a8:	add	sp, sp, #4
   182ac:	pop	{pc}		; (ldr pc, [sp], #4)
   182b0:	str	r4, [sp, #-8]!
   182b4:	str	lr, [sp, #4]
   182b8:	mov	r2, r1
   182bc:	mov	r1, r0
   182c0:	mov	r0, #0
   182c4:	bl	18270 <ftello64@plt+0x6c30>
   182c8:	ldr	r4, [sp]
   182cc:	add	sp, sp, #4
   182d0:	pop	{pc}		; (ldr pc, [sp], #4)
   182d4:	strd	r4, [sp, #-12]!
   182d8:	str	lr, [sp, #8]
   182dc:	sub	sp, sp, #52	; 0x34
   182e0:	mov	r4, r0
   182e4:	mov	r5, r2
   182e8:	mov	r0, sp
   182ec:	bl	16424 <ftello64@plt+0x4de4>
   182f0:	mov	r3, sp
   182f4:	mvn	r2, #0
   182f8:	mov	r1, r5
   182fc:	mov	r0, r4
   18300:	bl	17cb0 <ftello64@plt+0x6670>
   18304:	add	sp, sp, #52	; 0x34
   18308:	ldrd	r4, [sp]
   1830c:	add	sp, sp, #8
   18310:	pop	{pc}		; (ldr pc, [sp], #4)
   18314:	strd	r4, [sp, #-16]!
   18318:	str	r6, [sp, #8]
   1831c:	str	lr, [sp, #12]
   18320:	sub	sp, sp, #48	; 0x30
   18324:	mov	r4, r0
   18328:	mov	r5, r2
   1832c:	mov	r6, r3
   18330:	mov	r0, sp
   18334:	bl	16424 <ftello64@plt+0x4de4>
   18338:	mov	r3, sp
   1833c:	mov	r2, r6
   18340:	mov	r1, r5
   18344:	mov	r0, r4
   18348:	bl	17cb0 <ftello64@plt+0x6670>
   1834c:	add	sp, sp, #48	; 0x30
   18350:	ldrd	r4, [sp]
   18354:	ldr	r6, [sp, #8]
   18358:	add	sp, sp, #12
   1835c:	pop	{pc}		; (ldr pc, [sp], #4)
   18360:	str	r4, [sp, #-8]!
   18364:	str	lr, [sp, #4]
   18368:	mov	r2, r1
   1836c:	mov	r1, r0
   18370:	mov	r0, #0
   18374:	bl	182d4 <ftello64@plt+0x6c94>
   18378:	ldr	r4, [sp]
   1837c:	add	sp, sp, #4
   18380:	pop	{pc}		; (ldr pc, [sp], #4)
   18384:	str	r4, [sp, #-8]!
   18388:	str	lr, [sp, #4]
   1838c:	mov	r3, r2
   18390:	mov	r2, r1
   18394:	mov	r1, r0
   18398:	mov	r0, #0
   1839c:	bl	18314 <ftello64@plt+0x6cd4>
   183a0:	ldr	r4, [sp]
   183a4:	add	sp, sp, #4
   183a8:	pop	{pc}		; (ldr pc, [sp], #4)
   183ac:	strd	r4, [sp, #-12]!
   183b0:	str	lr, [sp, #8]
   183b4:	sub	sp, sp, #52	; 0x34
   183b8:	mov	r4, r0
   183bc:	mov	r5, r1
   183c0:	mov	r1, r2
   183c4:	ldr	r0, [pc, #92]	; 18428 <ftello64@plt+0x6de8>
   183c8:	ldrd	r2, [r0]
   183cc:	strd	r2, [sp]
   183d0:	ldrd	r2, [r0, #8]
   183d4:	strd	r2, [sp, #8]
   183d8:	ldrd	r2, [r0, #16]
   183dc:	strd	r2, [sp, #16]
   183e0:	ldrd	r2, [r0, #24]
   183e4:	strd	r2, [sp, #24]
   183e8:	ldrd	r2, [r0, #32]
   183ec:	strd	r2, [sp, #32]
   183f0:	ldrd	r2, [r0, #40]	; 0x28
   183f4:	strd	r2, [sp, #40]	; 0x28
   183f8:	mov	r2, #1
   183fc:	mov	r0, sp
   18400:	bl	17f24 <ftello64@plt+0x68e4>
   18404:	mov	r3, sp
   18408:	mov	r2, r5
   1840c:	mov	r1, r4
   18410:	mov	r0, #0
   18414:	bl	17cb0 <ftello64@plt+0x6670>
   18418:	add	sp, sp, #52	; 0x34
   1841c:	ldrd	r4, [sp]
   18420:	add	sp, sp, #8
   18424:	pop	{pc}		; (ldr pc, [sp], #4)
   18428:	andeq	ip, r3, ip, lsl #18
   1842c:	str	r4, [sp, #-8]!
   18430:	str	lr, [sp, #4]
   18434:	mov	r2, r1
   18438:	mvn	r1, #0
   1843c:	bl	183ac <ftello64@plt+0x6d6c>
   18440:	ldr	r4, [sp]
   18444:	add	sp, sp, #4
   18448:	pop	{pc}		; (ldr pc, [sp], #4)
   1844c:	str	r4, [sp, #-8]!
   18450:	str	lr, [sp, #4]
   18454:	mov	r1, #58	; 0x3a
   18458:	bl	1842c <ftello64@plt+0x6dec>
   1845c:	ldr	r4, [sp]
   18460:	add	sp, sp, #4
   18464:	pop	{pc}		; (ldr pc, [sp], #4)
   18468:	str	r4, [sp, #-8]!
   1846c:	str	lr, [sp, #4]
   18470:	mov	r2, #58	; 0x3a
   18474:	bl	183ac <ftello64@plt+0x6d6c>
   18478:	ldr	r4, [sp]
   1847c:	add	sp, sp, #4
   18480:	pop	{pc}		; (ldr pc, [sp], #4)
   18484:	strd	r4, [sp, #-12]!
   18488:	str	lr, [sp, #8]
   1848c:	sub	sp, sp, #100	; 0x64
   18490:	mov	r4, r0
   18494:	mov	r5, r2
   18498:	mov	r0, sp
   1849c:	bl	16424 <ftello64@plt+0x4de4>
   184a0:	ldrd	r2, [sp]
   184a4:	strd	r2, [sp, #48]	; 0x30
   184a8:	ldrd	r2, [sp, #8]
   184ac:	strd	r2, [sp, #56]	; 0x38
   184b0:	ldrd	r2, [sp, #16]
   184b4:	strd	r2, [sp, #64]	; 0x40
   184b8:	ldrd	r2, [sp, #24]
   184bc:	strd	r2, [sp, #72]	; 0x48
   184c0:	ldrd	r2, [sp, #32]
   184c4:	strd	r2, [sp, #80]	; 0x50
   184c8:	ldrd	r2, [sp, #40]	; 0x28
   184cc:	strd	r2, [sp, #88]	; 0x58
   184d0:	mov	r2, #1
   184d4:	mov	r1, #58	; 0x3a
   184d8:	add	r0, sp, #48	; 0x30
   184dc:	bl	17f24 <ftello64@plt+0x68e4>
   184e0:	add	r3, sp, #48	; 0x30
   184e4:	mvn	r2, #0
   184e8:	mov	r1, r5
   184ec:	mov	r0, r4
   184f0:	bl	17cb0 <ftello64@plt+0x6670>
   184f4:	add	sp, sp, #100	; 0x64
   184f8:	ldrd	r4, [sp]
   184fc:	add	sp, sp, #8
   18500:	pop	{pc}		; (ldr pc, [sp], #4)
   18504:	strd	r4, [sp, #-20]!	; 0xffffffec
   18508:	strd	r6, [sp, #8]
   1850c:	str	lr, [sp, #16]
   18510:	sub	sp, sp, #52	; 0x34
   18514:	mov	r4, r0
   18518:	mov	r5, r3
   1851c:	ldr	r3, [pc, #92]	; 18580 <ftello64@plt+0x6f40>
   18520:	ldrd	r6, [r3]
   18524:	strd	r6, [sp]
   18528:	ldrd	r6, [r3, #8]
   1852c:	strd	r6, [sp, #8]
   18530:	ldrd	r6, [r3, #16]
   18534:	strd	r6, [sp, #16]
   18538:	ldrd	r6, [r3, #24]
   1853c:	strd	r6, [sp, #24]
   18540:	ldrd	r6, [r3, #32]
   18544:	strd	r6, [sp, #32]
   18548:	ldrd	r6, [r3, #40]	; 0x28
   1854c:	strd	r6, [sp, #40]	; 0x28
   18550:	mov	r0, sp
   18554:	bl	17f80 <ftello64@plt+0x6940>
   18558:	mov	r3, sp
   1855c:	ldr	r2, [sp, #72]	; 0x48
   18560:	mov	r1, r5
   18564:	mov	r0, r4
   18568:	bl	17cb0 <ftello64@plt+0x6670>
   1856c:	add	sp, sp, #52	; 0x34
   18570:	ldrd	r4, [sp]
   18574:	ldrd	r6, [sp, #8]
   18578:	add	sp, sp, #16
   1857c:	pop	{pc}		; (ldr pc, [sp], #4)
   18580:	andeq	ip, r3, ip, lsl #18
   18584:	push	{lr}		; (str lr, [sp, #-4]!)
   18588:	sub	sp, sp, #12
   1858c:	mvn	ip, #0
   18590:	str	ip, [sp]
   18594:	bl	18504 <ftello64@plt+0x6ec4>
   18598:	add	sp, sp, #12
   1859c:	pop	{pc}		; (ldr pc, [sp], #4)
   185a0:	str	r4, [sp, #-8]!
   185a4:	str	lr, [sp, #4]
   185a8:	mov	r3, r2
   185ac:	mov	r2, r1
   185b0:	mov	r1, r0
   185b4:	mov	r0, #0
   185b8:	bl	18584 <ftello64@plt+0x6f44>
   185bc:	ldr	r4, [sp]
   185c0:	add	sp, sp, #4
   185c4:	pop	{pc}		; (ldr pc, [sp], #4)
   185c8:	push	{lr}		; (str lr, [sp, #-4]!)
   185cc:	sub	sp, sp, #12
   185d0:	str	r3, [sp]
   185d4:	mov	r3, r2
   185d8:	mov	r2, r1
   185dc:	mov	r1, r0
   185e0:	mov	r0, #0
   185e4:	bl	18504 <ftello64@plt+0x6ec4>
   185e8:	add	sp, sp, #12
   185ec:	pop	{pc}		; (ldr pc, [sp], #4)
   185f0:	str	r4, [sp, #-8]!
   185f4:	str	lr, [sp, #4]
   185f8:	ldr	r3, [pc, #12]	; 1860c <ftello64@plt+0x6fcc>
   185fc:	bl	17cb0 <ftello64@plt+0x6670>
   18600:	ldr	r4, [sp]
   18604:	add	sp, sp, #4
   18608:	pop	{pc}		; (ldr pc, [sp], #4)
   1860c:	muleq	r3, ip, r1
   18610:	str	r4, [sp, #-8]!
   18614:	str	lr, [sp, #4]
   18618:	mov	r2, r1
   1861c:	mov	r1, r0
   18620:	mov	r0, #0
   18624:	bl	185f0 <ftello64@plt+0x6fb0>
   18628:	ldr	r4, [sp]
   1862c:	add	sp, sp, #4
   18630:	pop	{pc}		; (ldr pc, [sp], #4)
   18634:	str	r4, [sp, #-8]!
   18638:	str	lr, [sp, #4]
   1863c:	mvn	r2, #0
   18640:	bl	185f0 <ftello64@plt+0x6fb0>
   18644:	ldr	r4, [sp]
   18648:	add	sp, sp, #4
   1864c:	pop	{pc}		; (ldr pc, [sp], #4)
   18650:	str	r4, [sp, #-8]!
   18654:	str	lr, [sp, #4]
   18658:	mov	r1, r0
   1865c:	mov	r0, #0
   18660:	bl	18634 <ftello64@plt+0x6ff4>
   18664:	ldr	r4, [sp]
   18668:	add	sp, sp, #4
   1866c:	pop	{pc}		; (ldr pc, [sp], #4)
   18670:	strd	r4, [sp, #-36]!	; 0xffffffdc
   18674:	strd	r6, [sp, #8]
   18678:	strd	r8, [sp, #16]
   1867c:	strd	sl, [sp, #24]
   18680:	str	lr, [sp, #32]
   18684:	sub	sp, sp, #124	; 0x7c
   18688:	str	r0, [sp, #4]
   1868c:	str	r1, [sp, #8]
   18690:	str	r2, [sp, #12]
   18694:	bl	11544 <fileno@plt>
   18698:	add	r2, sp, #16
   1869c:	mov	r1, r0
   186a0:	mov	r0, #3
   186a4:	bl	113d0 <__fxstat64@plt>
   186a8:	cmp	r0, #0
   186ac:	blt	18744 <ftello64@plt+0x7104>
   186b0:	ldr	r3, [sp, #32]
   186b4:	and	r3, r3, #61440	; 0xf000
   186b8:	cmp	r3, #32768	; 0x8000
   186bc:	movne	r4, #8192	; 0x2000
   186c0:	beq	186ec <ftello64@plt+0x70ac>
   186c4:	mov	r0, r4
   186c8:	bl	27cf0 <ftello64@plt+0x166b0>
   186cc:	subs	r7, r0, #0
   186d0:	beq	188f4 <ftello64@plt+0x72b4>
   186d4:	mov	r6, #0
   186d8:	mov	fp, #1
   186dc:	mvn	r9, #-2147483648	; 0x80000000
   186e0:	ldr	r3, [sp, #8]
   186e4:	and	sl, r3, #2
   186e8:	b	18838 <ftello64@plt+0x71f8>
   186ec:	ldr	r0, [sp, #4]
   186f0:	bl	11640 <ftello64@plt>
   186f4:	cmp	r0, #0
   186f8:	sbcs	r3, r1, #0
   186fc:	blt	1874c <ftello64@plt+0x710c>
   18700:	ldrd	r2, [sp, #64]	; 0x40
   18704:	cmp	r0, r2
   18708:	sbcs	ip, r1, r3
   1870c:	bge	18754 <ftello64@plt+0x7114>
   18710:	subs	r4, r2, r0
   18714:	sbc	r5, r3, r1
   18718:	mvn	r2, #-2147483647	; 0x80000001
   1871c:	mov	r3, #0
   18720:	cmp	r2, r4
   18724:	sbcs	r3, r3, r5
   18728:	addge	r4, r4, #1
   1872c:	bge	186c4 <ftello64@plt+0x7084>
   18730:	bl	114e4 <__errno_location@plt>
   18734:	mov	r3, #12
   18738:	str	r3, [r0]
   1873c:	mov	r7, #0
   18740:	b	188f4 <ftello64@plt+0x72b4>
   18744:	mov	r4, #8192	; 0x2000
   18748:	b	186c4 <ftello64@plt+0x7084>
   1874c:	mov	r4, #8192	; 0x2000
   18750:	b	186c4 <ftello64@plt+0x7084>
   18754:	mov	r4, #8192	; 0x2000
   18758:	b	186c4 <ftello64@plt+0x7084>
   1875c:	bl	114e4 <__errno_location@plt>
   18760:	ldr	r8, [r0]
   18764:	ldr	r0, [sp, #4]
   18768:	bl	11304 <ferror@plt>
   1876c:	cmp	r0, #0
   18770:	bne	188d4 <ftello64@plt+0x7294>
   18774:	sub	r3, r4, #1
   18778:	cmp	r3, r6
   1877c:	bls	187f4 <ftello64@plt+0x71b4>
   18780:	ldr	r3, [sp, #8]
   18784:	tst	r3, #2
   18788:	beq	187e0 <ftello64@plt+0x71a0>
   1878c:	add	r0, r6, #1
   18790:	bl	27cf0 <ftello64@plt+0x166b0>
   18794:	subs	r5, r0, #0
   18798:	beq	187cc <ftello64@plt+0x718c>
   1879c:	mov	r2, r6
   187a0:	mov	r1, r7
   187a4:	mov	r0, r5
   187a8:	bl	1131c <memcpy@plt>
   187ac:	mvn	r2, #0
   187b0:	mov	r1, r4
   187b4:	mov	r0, r7
   187b8:	bl	115a4 <__explicit_bzero_chk@plt>
   187bc:	mov	r0, r7
   187c0:	bl	15404 <ftello64@plt+0x3dc4>
   187c4:	mov	r7, r5
   187c8:	b	187f4 <ftello64@plt+0x71b4>
   187cc:	mvn	r2, #0
   187d0:	sub	r1, r4, r6
   187d4:	add	r0, r7, r6
   187d8:	bl	115a4 <__explicit_bzero_chk@plt>
   187dc:	b	187f4 <ftello64@plt+0x71b4>
   187e0:	add	r1, r6, #1
   187e4:	mov	r0, r7
   187e8:	bl	27d2c <ftello64@plt+0x166ec>
   187ec:	cmp	r0, #0
   187f0:	movne	r7, r0
   187f4:	mov	r3, #0
   187f8:	strb	r3, [r7, r6]
   187fc:	ldr	r3, [sp, #12]
   18800:	str	r6, [r3]
   18804:	b	188f4 <ftello64@plt+0x72b4>
   18808:	mov	r2, r4
   1880c:	mov	r1, r7
   18810:	mov	r0, r8
   18814:	bl	1131c <memcpy@plt>
   18818:	mvn	r2, #0
   1881c:	mov	r1, r4
   18820:	mov	r0, r7
   18824:	bl	115a4 <__explicit_bzero_chk@plt>
   18828:	mov	r0, r7
   1882c:	bl	15404 <ftello64@plt+0x3dc4>
   18830:	mov	r4, r5
   18834:	mov	r7, r8
   18838:	sub	r5, r4, r6
   1883c:	ldr	r3, [sp, #4]
   18840:	mov	r2, r5
   18844:	mov	r1, fp
   18848:	add	r0, r7, r6
   1884c:	bl	11400 <fread@plt>
   18850:	add	r6, r6, r0
   18854:	cmp	r5, r0
   18858:	bne	1875c <ftello64@plt+0x711c>
   1885c:	cmn	r4, #-2147483647	; 0x80000001
   18860:	beq	188d0 <ftello64@plt+0x7290>
   18864:	lsr	r5, r4, #1
   18868:	sub	r3, r9, r5
   1886c:	cmp	r3, r4
   18870:	addhi	r5, r5, r4
   18874:	movls	r5, r9
   18878:	cmp	sl, #0
   1887c:	beq	188b0 <ftello64@plt+0x7270>
   18880:	mov	r0, r5
   18884:	bl	27cf0 <ftello64@plt+0x166b0>
   18888:	subs	r8, r0, #0
   1888c:	bne	18808 <ftello64@plt+0x71c8>
   18890:	bl	114e4 <__errno_location@plt>
   18894:	ldr	r8, [r0]
   18898:	mov	r4, r5
   1889c:	mvn	r2, #0
   188a0:	mov	r1, r4
   188a4:	mov	r0, r7
   188a8:	bl	115a4 <__explicit_bzero_chk@plt>
   188ac:	b	188e0 <ftello64@plt+0x72a0>
   188b0:	mov	r1, r5
   188b4:	mov	r0, r7
   188b8:	bl	27d2c <ftello64@plt+0x166ec>
   188bc:	subs	r8, r0, #0
   188c0:	bne	18830 <ftello64@plt+0x71f0>
   188c4:	bl	114e4 <__errno_location@plt>
   188c8:	ldr	r8, [r0]
   188cc:	b	188e0 <ftello64@plt+0x72a0>
   188d0:	mov	r8, #12
   188d4:	ldr	r3, [sp, #8]
   188d8:	tst	r3, #2
   188dc:	bne	1889c <ftello64@plt+0x725c>
   188e0:	mov	r0, r7
   188e4:	bl	15404 <ftello64@plt+0x3dc4>
   188e8:	bl	114e4 <__errno_location@plt>
   188ec:	str	r8, [r0]
   188f0:	mov	r7, #0
   188f4:	mov	r0, r7
   188f8:	add	sp, sp, #124	; 0x7c
   188fc:	ldrd	r4, [sp]
   18900:	ldrd	r6, [sp, #8]
   18904:	ldrd	r8, [sp, #16]
   18908:	ldrd	sl, [sp, #24]
   1890c:	add	sp, sp, #32
   18910:	pop	{pc}		; (ldr pc, [sp], #4)
   18914:	strd	r4, [sp, #-24]!	; 0xffffffe8
   18918:	strd	r6, [sp, #8]
   1891c:	str	r8, [sp, #16]
   18920:	str	lr, [sp, #20]
   18924:	mov	r4, r1
   18928:	mov	r6, r2
   1892c:	and	r1, r1, #1
   18930:	movw	r2, #46304	; 0xb4e0
   18934:	movt	r2, #2
   18938:	movw	r3, #46308	; 0xb4e4
   1893c:	movt	r3, #2
   18940:	cmp	r1, #0
   18944:	movne	r1, r2
   18948:	moveq	r1, r3
   1894c:	bl	115e0 <fopen64@plt>
   18950:	subs	r5, r0, #0
   18954:	beq	189e8 <ftello64@plt+0x73a8>
   18958:	ands	r7, r4, #2
   1895c:	bne	1899c <ftello64@plt+0x735c>
   18960:	mov	r2, r6
   18964:	mov	r1, r4
   18968:	mov	r0, r5
   1896c:	bl	18670 <ftello64@plt+0x7030>
   18970:	mov	r4, r0
   18974:	mov	r0, r5
   18978:	bl	27f4c <ftello64@plt+0x1690c>
   1897c:	cmp	r0, #0
   18980:	bne	189b4 <ftello64@plt+0x7374>
   18984:	mov	r0, r4
   18988:	ldrd	r4, [sp]
   1898c:	ldrd	r6, [sp, #8]
   18990:	ldr	r8, [sp, #16]
   18994:	add	sp, sp, #20
   18998:	pop	{pc}		; (ldr pc, [sp], #4)
   1899c:	mov	r3, #0
   189a0:	mov	r2, #2
   189a4:	mov	r1, r3
   189a8:	mov	r0, r5
   189ac:	bl	11514 <setvbuf@plt>
   189b0:	b	18960 <ftello64@plt+0x7320>
   189b4:	cmp	r4, #0
   189b8:	beq	18984 <ftello64@plt+0x7344>
   189bc:	cmp	r7, #0
   189c0:	bne	189d4 <ftello64@plt+0x7394>
   189c4:	mov	r0, r4
   189c8:	bl	15404 <ftello64@plt+0x3dc4>
   189cc:	mov	r4, #0
   189d0:	b	18984 <ftello64@plt+0x7344>
   189d4:	mvn	r2, #0
   189d8:	ldr	r1, [r6]
   189dc:	mov	r0, r4
   189e0:	bl	115a4 <__explicit_bzero_chk@plt>
   189e4:	b	189c4 <ftello64@plt+0x7384>
   189e8:	mov	r4, r5
   189ec:	b	18984 <ftello64@plt+0x7344>
   189f0:	mov	r2, r0
   189f4:	ldr	r0, [r0, #80]	; 0x50
   189f8:	cmp	r0, #1
   189fc:	beq	18a48 <ftello64@plt+0x7408>
   18a00:	add	r0, r1, #1
   18a04:	ldr	r3, [r2, #28]
   18a08:	cmp	r0, r3
   18a0c:	bge	18a50 <ftello64@plt+0x7410>
   18a10:	ldr	ip, [r2, #8]
   18a14:	add	r2, ip, r0, lsl #2
   18a18:	ldr	r0, [ip, r0, lsl #2]
   18a1c:	cmn	r0, #1
   18a20:	bne	18a58 <ftello64@plt+0x7418>
   18a24:	sub	r0, r3, r1
   18a28:	mov	r3, #1
   18a2c:	add	r3, r3, #1
   18a30:	cmp	r3, r0
   18a34:	beq	18a4c <ftello64@plt+0x740c>
   18a38:	ldr	r1, [r2, #4]!
   18a3c:	cmn	r1, #1
   18a40:	beq	18a2c <ftello64@plt+0x73ec>
   18a44:	mov	r0, r3
   18a48:	bx	lr
   18a4c:	bx	lr
   18a50:	mov	r0, #1
   18a54:	bx	lr
   18a58:	mov	r0, #1
   18a5c:	bx	lr
   18a60:	ldr	r3, [r0, #80]	; 0x50
   18a64:	cmp	r3, #1
   18a68:	ldreq	r3, [r0, #4]
   18a6c:	ldrbeq	r0, [r3, r1]
   18a70:	ldrne	r3, [r0, #8]
   18a74:	ldrne	r0, [r3, r1, lsl #2]
   18a78:	bx	lr
   18a7c:	ldr	ip, [r0, #36]	; 0x24
   18a80:	ldr	r3, [r0, #48]	; 0x30
   18a84:	cmp	ip, r3
   18a88:	movge	ip, r3
   18a8c:	ldr	r3, [r0, #28]
   18a90:	cmp	ip, r3
   18a94:	ble	18ad0 <ftello64@plt+0x7490>
   18a98:	ldr	r2, [r0]
   18a9c:	ldr	r1, [r0, #24]
   18aa0:	add	r2, r2, r3
   18aa4:	ldrb	r2, [r2, r1]
   18aa8:	ldr	r1, [r0, #64]	; 0x40
   18aac:	ldrb	r1, [r1, r2]
   18ab0:	ldr	r2, [r0, #4]
   18ab4:	strb	r1, [r2, r3]
   18ab8:	add	r3, r3, #1
   18abc:	cmp	ip, r3
   18ac0:	bne	18a98 <ftello64@plt+0x7458>
   18ac4:	str	ip, [r0, #28]
   18ac8:	str	ip, [r0, #32]
   18acc:	bx	lr
   18ad0:	mov	ip, r3
   18ad4:	b	18ac4 <ftello64@plt+0x7484>
   18ad8:	push	{lr}		; (str lr, [sp, #-4]!)
   18adc:	mov	ip, r0
   18ae0:	mov	lr, r1
   18ae4:	clz	r1, r1
   18ae8:	lsr	r1, r1, #5
   18aec:	cmp	r0, #0
   18af0:	movne	r0, r1
   18af4:	moveq	r0, #1
   18af8:	cmp	r0, #0
   18afc:	movne	r0, #0
   18b00:	bne	18b3c <ftello64@plt+0x74fc>
   18b04:	ldr	r3, [ip, #4]
   18b08:	ldr	r2, [lr, #4]
   18b0c:	cmp	r3, r2
   18b10:	bne	18b3c <ftello64@plt+0x74fc>
   18b14:	subs	r3, r3, #1
   18b18:	bmi	18b38 <ftello64@plt+0x74f8>
   18b1c:	ldr	r1, [ip, #8]
   18b20:	ldr	r2, [lr, #8]
   18b24:	ldr	r1, [r1, r3, lsl #2]
   18b28:	ldr	r2, [r2, r3, lsl #2]
   18b2c:	cmp	r1, r2
   18b30:	beq	18b14 <ftello64@plt+0x74d4>
   18b34:	b	18b3c <ftello64@plt+0x74fc>
   18b38:	mov	r0, #1
   18b3c:	pop	{pc}		; (ldr pc, [sp], #4)
   18b40:	str	r4, [sp, #-8]!
   18b44:	str	lr, [sp, #4]
   18b48:	ldr	lr, [r0, #4]
   18b4c:	cmp	lr, #0
   18b50:	movle	r0, #0
   18b54:	ble	18bcc <ftello64@plt+0x758c>
   18b58:	sub	lr, lr, #1
   18b5c:	mov	ip, #0
   18b60:	cmp	lr, ip
   18b64:	bls	18bb8 <ftello64@plt+0x7578>
   18b68:	add	r2, lr, ip
   18b6c:	lsr	r2, r2, #1
   18b70:	ldr	r4, [r0, #8]
   18b74:	ldr	r3, [r4, r2, lsl #2]
   18b78:	cmp	r1, r3
   18b7c:	bgt	18ba4 <ftello64@plt+0x7564>
   18b80:	cmp	ip, r2
   18b84:	bcs	18bb8 <ftello64@plt+0x7578>
   18b88:	add	r3, ip, r2
   18b8c:	lsr	r3, r3, #1
   18b90:	ldr	lr, [r4, r3, lsl #2]
   18b94:	cmp	lr, r1
   18b98:	blt	18bac <ftello64@plt+0x756c>
   18b9c:	mov	r2, r3
   18ba0:	b	18b80 <ftello64@plt+0x7540>
   18ba4:	mov	r3, r2
   18ba8:	mov	r2, lr
   18bac:	add	ip, r3, #1
   18bb0:	mov	lr, r2
   18bb4:	b	18b60 <ftello64@plt+0x7520>
   18bb8:	ldr	r3, [r0, #8]
   18bbc:	ldr	r3, [r3, ip, lsl #2]
   18bc0:	cmp	r3, r1
   18bc4:	addeq	r0, ip, #1
   18bc8:	movne	r0, #0
   18bcc:	ldr	r4, [sp]
   18bd0:	add	sp, sp, #4
   18bd4:	pop	{pc}		; (ldr pc, [sp], #4)
   18bd8:	cmp	r1, #0
   18bdc:	blt	18c24 <ftello64@plt+0x75e4>
   18be0:	ldr	r3, [r0, #4]
   18be4:	cmp	r3, r1
   18be8:	ble	18c24 <ftello64@plt+0x75e4>
   18bec:	sub	r3, r3, #1
   18bf0:	str	r3, [r0, #4]
   18bf4:	cmp	r3, r1
   18bf8:	ble	18c24 <ftello64@plt+0x75e4>
   18bfc:	add	r3, r1, #1
   18c00:	lsl	r3, r3, #2
   18c04:	ldr	r2, [r0, #8]
   18c08:	ldr	ip, [r2, r3]
   18c0c:	str	ip, [r2, r1, lsl #2]
   18c10:	add	r1, r1, #1
   18c14:	add	r3, r3, #4
   18c18:	ldr	r2, [r0, #4]
   18c1c:	cmp	r2, r1
   18c20:	bgt	18c04 <ftello64@plt+0x75c4>
   18c24:	bx	lr
   18c28:	strd	r4, [sp, #-16]!
   18c2c:	str	r6, [sp, #8]
   18c30:	str	lr, [sp, #12]
   18c34:	mov	r4, r0
   18c38:	mov	r6, r1
   18c3c:	mov	r5, r2
   18c40:	b	18c48 <ftello64@plt+0x7608>
   18c44:	mov	r4, r3
   18c48:	ldr	r3, [r4, #4]
   18c4c:	cmp	r3, #0
   18c50:	bne	18c44 <ftello64@plt+0x7604>
   18c54:	ldr	r3, [r4, #8]
   18c58:	cmp	r3, #0
   18c5c:	bne	18c44 <ftello64@plt+0x7604>
   18c60:	mov	r1, r4
   18c64:	mov	r0, r5
   18c68:	blx	r6
   18c6c:	cmp	r0, #0
   18c70:	bne	18cac <ftello64@plt+0x766c>
   18c74:	ldr	r2, [r4]
   18c78:	cmp	r2, #0
   18c7c:	beq	18cac <ftello64@plt+0x766c>
   18c80:	ldr	r3, [r2, #8]
   18c84:	cmp	r3, r4
   18c88:	movne	r4, #0
   18c8c:	moveq	r4, #1
   18c90:	cmp	r3, #0
   18c94:	movne	r1, r4
   18c98:	moveq	r1, #1
   18c9c:	mov	r4, r2
   18ca0:	cmp	r1, #0
   18ca4:	bne	18c60 <ftello64@plt+0x7620>
   18ca8:	b	18c44 <ftello64@plt+0x7604>
   18cac:	ldrd	r4, [sp]
   18cb0:	ldr	r6, [sp, #8]
   18cb4:	add	sp, sp, #12
   18cb8:	pop	{pc}		; (ldr pc, [sp], #4)
   18cbc:	strd	r4, [sp, #-16]!
   18cc0:	str	r6, [sp, #8]
   18cc4:	str	lr, [sp, #12]
   18cc8:	mov	r4, r0
   18ccc:	mov	r6, r1
   18cd0:	mov	r5, r2
   18cd4:	b	18ce0 <ftello64@plt+0x76a0>
   18cd8:	mov	r3, r2
   18cdc:	mov	r4, r3
   18ce0:	mov	r1, r4
   18ce4:	mov	r0, r5
   18ce8:	blx	r6
   18cec:	cmp	r0, #0
   18cf0:	bne	18d28 <ftello64@plt+0x76e8>
   18cf4:	ldr	r3, [r4, #4]
   18cf8:	cmp	r3, #0
   18cfc:	bne	18cdc <ftello64@plt+0x769c>
   18d00:	ldr	r2, [r4, #8]
   18d04:	cmp	r2, #0
   18d08:	cmpne	r2, r3
   18d0c:	bne	18cd8 <ftello64@plt+0x7698>
   18d10:	ldr	r2, [r4]
   18d14:	mov	r3, r4
   18d18:	cmp	r2, #0
   18d1c:	beq	18d28 <ftello64@plt+0x76e8>
   18d20:	mov	r4, r2
   18d24:	b	18d00 <ftello64@plt+0x76c0>
   18d28:	ldrd	r4, [sp]
   18d2c:	ldr	r6, [sp, #8]
   18d30:	add	sp, sp, #12
   18d34:	pop	{pc}		; (ldr pc, [sp], #4)
   18d38:	ldrb	r3, [r1, #24]
   18d3c:	cmp	r3, #4
   18d40:	beq	18d54 <ftello64@plt+0x7714>
   18d44:	cmp	r3, #17
   18d48:	beq	18d80 <ftello64@plt+0x7740>
   18d4c:	mov	r0, #0
   18d50:	bx	lr
   18d54:	ldr	r3, [r0, #132]	; 0x84
   18d58:	cmp	r3, #0
   18d5c:	beq	18d4c <ftello64@plt+0x770c>
   18d60:	ldr	r2, [r1, #20]
   18d64:	ldr	r2, [r3, r2, lsl #2]
   18d68:	str	r2, [r1, #20]
   18d6c:	ldr	r3, [r0, #80]	; 0x50
   18d70:	mov	r1, #1
   18d74:	orr	r3, r3, r1, lsl r2
   18d78:	str	r3, [r0, #80]	; 0x50
   18d7c:	b	18d4c <ftello64@plt+0x770c>
   18d80:	ldr	r3, [r1, #4]
   18d84:	cmp	r3, #0
   18d88:	beq	18d4c <ftello64@plt+0x770c>
   18d8c:	ldrb	r2, [r3, #24]
   18d90:	cmp	r2, #17
   18d94:	bne	18d4c <ftello64@plt+0x770c>
   18d98:	ldr	r2, [r3, #20]
   18d9c:	ldr	r3, [r3, #4]
   18da0:	str	r3, [r1, #4]
   18da4:	cmp	r3, #0
   18da8:	strne	r1, [r3]
   18dac:	ldr	r3, [r0, #132]	; 0x84
   18db0:	ldr	r1, [r1, #20]
   18db4:	ldr	r1, [r3, r1, lsl #2]
   18db8:	str	r1, [r3, r2, lsl #2]
   18dbc:	cmp	r2, #31
   18dc0:	bgt	18d4c <ftello64@plt+0x770c>
   18dc4:	ldr	r3, [r0, #80]	; 0x50
   18dc8:	mov	r1, #1
   18dcc:	bic	r2, r3, r1, lsl r2
   18dd0:	str	r2, [r0, #80]	; 0x50
   18dd4:	b	18d4c <ftello64@plt+0x770c>
   18dd8:	ldrb	r3, [r1, #24]
   18ddc:	cmp	r3, #11
   18de0:	beq	18e10 <ftello64@plt+0x77d0>
   18de4:	cmp	r3, #16
   18de8:	beq	18e20 <ftello64@plt+0x77e0>
   18dec:	ldr	r3, [r1, #4]
   18df0:	cmp	r3, #0
   18df4:	ldrne	r2, [r1, #16]
   18df8:	strne	r2, [r3, #16]
   18dfc:	ldr	r3, [r1, #8]
   18e00:	cmp	r3, #0
   18e04:	ldrne	r2, [r1, #16]
   18e08:	strne	r2, [r3, #16]
   18e0c:	b	18e18 <ftello64@plt+0x77d8>
   18e10:	ldr	r3, [r1, #4]
   18e14:	str	r1, [r3, #16]
   18e18:	mov	r0, #0
   18e1c:	bx	lr
   18e20:	ldr	r3, [r1, #4]
   18e24:	ldr	r2, [r1, #8]
   18e28:	ldr	r2, [r2, #12]
   18e2c:	str	r2, [r3, #16]
   18e30:	ldr	r3, [r1, #8]
   18e34:	ldr	r2, [r1, #16]
   18e38:	str	r2, [r3, #16]
   18e3c:	b	18e18 <ftello64@plt+0x77d8>
   18e40:	ldr	r3, [r1, #40]	; 0x28
   18e44:	ldr	ip, [r1, #56]	; 0x38
   18e48:	cmp	ip, r3
   18e4c:	ble	18ec8 <ftello64@plt+0x7888>
   18e50:	push	{lr}		; (str lr, [sp, #-4]!)
   18e54:	ldr	ip, [r1, #4]
   18e58:	ldrb	r3, [ip, r3]
   18e5c:	strb	r3, [r0]
   18e60:	ldr	ip, [r1, #80]	; 0x50
   18e64:	cmp	ip, #1
   18e68:	ble	18e98 <ftello64@plt+0x7858>
   18e6c:	ldr	ip, [r1, #40]	; 0x28
   18e70:	ldr	lr, [r1, #28]
   18e74:	cmp	ip, lr
   18e78:	beq	18e98 <ftello64@plt+0x7858>
   18e7c:	ldr	lr, [r1, #8]
   18e80:	ldr	ip, [lr, ip, lsl #2]
   18e84:	cmn	ip, #1
   18e88:	moveq	r3, #1
   18e8c:	strbeq	r3, [r0, #4]
   18e90:	moveq	r0, r3
   18e94:	beq	18fc0 <ftello64@plt+0x7980>
   18e98:	cmp	r3, #92	; 0x5c
   18e9c:	beq	18ed8 <ftello64@plt+0x7898>
   18ea0:	cmp	r3, #91	; 0x5b
   18ea4:	beq	18f24 <ftello64@plt+0x78e4>
   18ea8:	cmp	r3, #93	; 0x5d
   18eac:	beq	18fc4 <ftello64@plt+0x7984>
   18eb0:	cmp	r3, #94	; 0x5e
   18eb4:	bne	18fac <ftello64@plt+0x796c>
   18eb8:	mov	r3, #25
   18ebc:	strb	r3, [r0, #4]
   18ec0:	mov	r0, #1
   18ec4:	b	18fc0 <ftello64@plt+0x7980>
   18ec8:	mov	r3, #2
   18ecc:	strb	r3, [r0, #4]
   18ed0:	mov	r0, #0
   18ed4:	bx	lr
   18ed8:	tst	r2, #1
   18edc:	beq	18ef4 <ftello64@plt+0x78b4>
   18ee0:	ldr	r3, [r1, #40]	; 0x28
   18ee4:	add	r3, r3, #1
   18ee8:	ldr	r2, [r1, #48]	; 0x30
   18eec:	cmp	r3, r2
   18ef0:	blt	18f04 <ftello64@plt+0x78c4>
   18ef4:	mov	r3, #1
   18ef8:	strb	r3, [r0, #4]
   18efc:	mov	r0, r3
   18f00:	b	18fc0 <ftello64@plt+0x7980>
   18f04:	str	r3, [r1, #40]	; 0x28
   18f08:	ldr	r2, [r1, #4]
   18f0c:	ldrb	r3, [r2, r3]
   18f10:	strb	r3, [r0]
   18f14:	mov	r3, #1
   18f18:	strb	r3, [r0, #4]
   18f1c:	mov	r0, r3
   18f20:	b	18fc0 <ftello64@plt+0x7980>
   18f24:	ldr	r3, [r1, #40]	; 0x28
   18f28:	add	lr, r3, #1
   18f2c:	ldr	ip, [r1, #48]	; 0x30
   18f30:	cmp	lr, ip
   18f34:	bge	18f6c <ftello64@plt+0x792c>
   18f38:	ldr	r1, [r1, #4]
   18f3c:	add	r3, r1, r3
   18f40:	ldrb	r3, [r3, #1]
   18f44:	strb	r3, [r0]
   18f48:	cmp	r3, #58	; 0x3a
   18f4c:	beq	18f94 <ftello64@plt+0x7954>
   18f50:	cmp	r3, #61	; 0x3d
   18f54:	beq	18f84 <ftello64@plt+0x7944>
   18f58:	cmp	r3, #46	; 0x2e
   18f5c:	moveq	r3, #26
   18f60:	strbeq	r3, [r0, #4]
   18f64:	moveq	r0, #2
   18f68:	beq	18fc0 <ftello64@plt+0x7980>
   18f6c:	mov	r3, #1
   18f70:	strb	r3, [r0, #4]
   18f74:	mov	r2, #91	; 0x5b
   18f78:	strb	r2, [r0]
   18f7c:	mov	r0, r3
   18f80:	b	18fc0 <ftello64@plt+0x7980>
   18f84:	mov	r3, #28
   18f88:	strb	r3, [r0, #4]
   18f8c:	mov	r0, #2
   18f90:	b	18fc0 <ftello64@plt+0x7980>
   18f94:	tst	r2, #4
   18f98:	beq	18f6c <ftello64@plt+0x792c>
   18f9c:	mov	r3, #30
   18fa0:	strb	r3, [r0, #4]
   18fa4:	mov	r0, #2
   18fa8:	b	18fc0 <ftello64@plt+0x7980>
   18fac:	cmp	r3, #45	; 0x2d
   18fb0:	bne	18ef4 <ftello64@plt+0x78b4>
   18fb4:	mov	r3, #22
   18fb8:	strb	r3, [r0, #4]
   18fbc:	mov	r0, #1
   18fc0:	pop	{pc}		; (ldr pc, [sp], #4)
   18fc4:	mov	r3, #21
   18fc8:	strb	r3, [r0, #4]
   18fcc:	mov	r0, #1
   18fd0:	b	18fc0 <ftello64@plt+0x7980>
   18fd4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   18fd8:	strd	r6, [sp, #8]
   18fdc:	strd	r8, [sp, #16]
   18fe0:	str	sl, [sp, #24]
   18fe4:	str	lr, [sp, #28]
   18fe8:	sub	sp, sp, #8
   18fec:	mov	r6, r0
   18ff0:	mov	r4, r1
   18ff4:	mov	r8, r2
   18ff8:	mov	r9, r3
   18ffc:	ldr	r5, [r1, #40]	; 0x28
   19000:	mov	r1, r5
   19004:	mov	r0, r4
   19008:	bl	189f0 <ftello64@plt+0x73b0>
   1900c:	cmp	r0, #1
   19010:	bgt	1905c <ftello64@plt+0x7a1c>
   19014:	add	r5, r5, r9
   19018:	str	r5, [r4, #40]	; 0x28
   1901c:	ldrb	r3, [r8, #4]
   19020:	and	r2, r3, #251	; 0xfb
   19024:	cmp	r3, #28
   19028:	cmpne	r2, #26
   1902c:	beq	190a4 <ftello64@plt+0x7a64>
   19030:	ldrb	r2, [sp, #48]	; 0x30
   19034:	cmp	r3, #22
   19038:	moveq	r3, r2
   1903c:	orrne	r3, r2, #1
   19040:	cmp	r3, #0
   19044:	beq	1924c <ftello64@plt+0x7c0c>
   19048:	mov	r0, #0
   1904c:	str	r0, [r6]
   19050:	ldrb	r3, [r8]
   19054:	strb	r3, [r6, #4]
   19058:	b	19088 <ftello64@plt+0x7a48>
   1905c:	mov	r7, r0
   19060:	mov	r3, #1
   19064:	str	r3, [r6]
   19068:	ldr	r1, [r4, #40]	; 0x28
   1906c:	mov	r0, r4
   19070:	bl	18a60 <ftello64@plt+0x7420>
   19074:	str	r0, [r6, #4]
   19078:	ldr	r3, [r4, #40]	; 0x28
   1907c:	add	r7, r3, r7
   19080:	str	r7, [r4, #40]	; 0x28
   19084:	mov	r0, #0
   19088:	add	sp, sp, #8
   1908c:	ldrd	r4, [sp]
   19090:	ldrd	r6, [sp, #8]
   19094:	ldrd	r8, [sp, #16]
   19098:	ldr	sl, [sp, #24]
   1909c:	add	sp, sp, #28
   190a0:	pop	{pc}		; (ldr pc, [sp], #4)
   190a4:	ldr	r3, [r4, #56]	; 0x38
   190a8:	cmp	r5, r3
   190ac:	movge	r0, #7
   190b0:	bge	19088 <ftello64@plt+0x7a48>
   190b4:	ldrb	r9, [r8]
   190b8:	mov	r5, #0
   190bc:	b	191a4 <ftello64@plt+0x7b64>
   190c0:	ldrb	r3, [r4, #75]	; 0x4b
   190c4:	cmp	r3, #0
   190c8:	bne	190e4 <ftello64@plt+0x7aa4>
   190cc:	ldr	r2, [r4, #4]
   190d0:	ldr	r3, [r4, #40]	; 0x28
   190d4:	add	r1, r3, #1
   190d8:	str	r1, [r4, #40]	; 0x28
   190dc:	ldrb	r7, [r2, r3]
   190e0:	b	191c4 <ftello64@plt+0x7b84>
   190e4:	ldrb	r3, [r4, #76]	; 0x4c
   190e8:	cmp	r3, #0
   190ec:	beq	19170 <ftello64@plt+0x7b30>
   190f0:	ldr	sl, [r4, #40]	; 0x28
   190f4:	ldr	r3, [r4, #28]
   190f8:	cmp	sl, r3
   190fc:	beq	19110 <ftello64@plt+0x7ad0>
   19100:	ldr	r3, [r4, #8]
   19104:	ldr	r3, [r3, sl, lsl #2]
   19108:	cmn	r3, #1
   1910c:	beq	19144 <ftello64@plt+0x7b04>
   19110:	ldr	r2, [r4, #12]
   19114:	ldr	r3, [r4]
   19118:	ldr	r1, [r2, sl, lsl #2]
   1911c:	ldr	r2, [r4, #24]
   19120:	add	r3, r3, r1
   19124:	ldrb	r7, [r3, r2]
   19128:	bics	r3, r7, #127	; 0x7f
   1912c:	beq	19158 <ftello64@plt+0x7b18>
   19130:	ldr	r3, [r4, #4]
   19134:	add	r2, sl, #1
   19138:	str	r2, [r4, #40]	; 0x28
   1913c:	ldrb	r7, [r3, sl]
   19140:	b	191c4 <ftello64@plt+0x7b84>
   19144:	ldr	r3, [r4, #4]
   19148:	add	r2, sl, #1
   1914c:	str	r2, [r4, #40]	; 0x28
   19150:	ldrb	r7, [r3, sl]
   19154:	b	191c4 <ftello64@plt+0x7b84>
   19158:	mov	r1, sl
   1915c:	mov	r0, r4
   19160:	bl	189f0 <ftello64@plt+0x73b0>
   19164:	add	r0, sl, r0
   19168:	str	r0, [r4, #40]	; 0x28
   1916c:	b	191c4 <ftello64@plt+0x7b84>
   19170:	ldr	r3, [r4]
   19174:	ldr	r1, [r4, #24]
   19178:	ldr	r2, [r4, #40]	; 0x28
   1917c:	add	r0, r2, #1
   19180:	str	r0, [r4, #40]	; 0x28
   19184:	add	r3, r3, r1
   19188:	ldrb	r7, [r3, r2]
   1918c:	b	191c4 <ftello64@plt+0x7b84>
   19190:	ldr	r3, [r6, #4]
   19194:	strb	r7, [r3, r5]
   19198:	add	r5, r5, #1
   1919c:	cmp	r5, #32
   191a0:	beq	19278 <ftello64@plt+0x7c38>
   191a4:	ldrb	r3, [r8, #4]
   191a8:	cmp	r3, #30
   191ac:	beq	190c0 <ftello64@plt+0x7a80>
   191b0:	ldr	r2, [r4, #4]
   191b4:	ldr	r3, [r4, #40]	; 0x28
   191b8:	add	r1, r3, #1
   191bc:	str	r1, [r4, #40]	; 0x28
   191c0:	ldrb	r7, [r2, r3]
   191c4:	ldr	r3, [r4, #40]	; 0x28
   191c8:	ldr	r2, [r4, #56]	; 0x38
   191cc:	cmp	r2, r3
   191d0:	ble	19270 <ftello64@plt+0x7c30>
   191d4:	cmp	r9, r7
   191d8:	bne	19190 <ftello64@plt+0x7b50>
   191dc:	ldr	r2, [r4, #4]
   191e0:	ldrb	r2, [r2, r3]
   191e4:	cmp	r2, #93	; 0x5d
   191e8:	bne	19190 <ftello64@plt+0x7b50>
   191ec:	add	r3, r3, #1
   191f0:	str	r3, [r4, #40]	; 0x28
   191f4:	ldr	r3, [r6, #4]
   191f8:	mov	r2, #0
   191fc:	strb	r2, [r3, r5]
   19200:	ldrb	r3, [r8, #4]
   19204:	cmp	r3, #28
   19208:	beq	1922c <ftello64@plt+0x7bec>
   1920c:	cmp	r3, #30
   19210:	beq	1923c <ftello64@plt+0x7bfc>
   19214:	cmp	r3, #26
   19218:	moveq	r3, #3
   1921c:	streq	r3, [r6]
   19220:	moveq	r0, r2
   19224:	movne	r0, #0
   19228:	b	19088 <ftello64@plt+0x7a48>
   1922c:	mov	r3, #2
   19230:	str	r3, [r6]
   19234:	mov	r0, #0
   19238:	b	19088 <ftello64@plt+0x7a48>
   1923c:	mov	r3, #4
   19240:	str	r3, [r6]
   19244:	mov	r0, #0
   19248:	b	19088 <ftello64@plt+0x7a48>
   1924c:	ldr	r2, [sp, #44]	; 0x2c
   19250:	mov	r1, r4
   19254:	mov	r0, sp
   19258:	bl	18e40 <ftello64@plt+0x7800>
   1925c:	ldrb	r3, [sp, #4]
   19260:	cmp	r3, #21
   19264:	movne	r0, #11
   19268:	beq	19048 <ftello64@plt+0x7a08>
   1926c:	b	19088 <ftello64@plt+0x7a48>
   19270:	mov	r0, #7
   19274:	b	19088 <ftello64@plt+0x7a48>
   19278:	mov	r0, #7
   1927c:	b	19088 <ftello64@plt+0x7a48>
   19280:	ldrb	r3, [r1, #24]
   19284:	cmp	r3, #17
   19288:	beq	19294 <ftello64@plt+0x7c54>
   1928c:	mov	r0, #0
   19290:	bx	lr
   19294:	ldr	r3, [r1, #20]
   19298:	cmp	r0, r3
   1929c:	bne	1928c <ftello64@plt+0x7c4c>
   192a0:	ldrb	r3, [r1, #26]
   192a4:	orr	r3, r3, #8
   192a8:	strb	r3, [r1, #26]
   192ac:	b	1928c <ftello64@plt+0x7c4c>
   192b0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   192b4:	strd	r6, [sp, #8]
   192b8:	strd	r8, [sp, #16]
   192bc:	strd	sl, [sp, #24]
   192c0:	str	lr, [sp, #32]
   192c4:	sub	sp, sp, #52	; 0x34
   192c8:	str	r0, [sp, #12]
   192cc:	mov	fp, r1
   192d0:	mov	sl, r2
   192d4:	str	r3, [sp, #32]
   192d8:	ldr	r8, [r0, #84]	; 0x54
   192dc:	add	r3, r3, r3, lsl #1
   192e0:	ldr	r7, [r8, #24]
   192e4:	add	r7, r7, r3, lsl #2
   192e8:	ldr	r3, [r7, #4]
   192ec:	cmp	r3, #0
   192f0:	ble	1948c <ftello64@plt+0x7e4c>
   192f4:	mov	r3, #1
   192f8:	lsl	r3, r3, sl
   192fc:	str	r3, [sp, #20]
   19300:	mvn	r3, r3
   19304:	str	r3, [sp, #24]
   19308:	mov	r4, #0
   1930c:	ldr	r3, [sp, #88]	; 0x58
   19310:	add	r3, r3, #1
   19314:	add	r3, r3, r3, lsl #1
   19318:	str	r3, [sp, #36]	; 0x24
   1931c:	b	193fc <ftello64@plt+0x7dbc>
   19320:	ldr	r3, [r8, #20]
   19324:	add	r3, r3, r4
   19328:	ldr	r3, [r3, #8]
   1932c:	ldr	r3, [r3]
   19330:	cmp	r7, r3
   19334:	beq	193bc <ftello64@plt+0x7d7c>
   19338:	str	fp, [sp]
   1933c:	mov	r2, sl
   19340:	ldr	r1, [sp, #16]
   19344:	ldr	r0, [sp, #12]
   19348:	bl	192b0 <ftello64@plt+0x7c70>
   1934c:	cmn	r0, #1
   19350:	beq	19490 <ftello64@plt+0x7e50>
   19354:	cmp	r0, #0
   19358:	bne	19368 <ftello64@plt+0x7d28>
   1935c:	ldr	r3, [sp, #28]
   19360:	cmp	r3, #0
   19364:	bne	19490 <ftello64@plt+0x7e50>
   19368:	cmp	sl, #31
   1936c:	bgt	19380 <ftello64@plt+0x7d40>
   19370:	ldr	r3, [r9, #-8]
   19374:	ldr	r2, [sp, #24]
   19378:	and	r3, r3, r2
   1937c:	str	r3, [r9, #-8]
   19380:	add	r5, r5, #24
   19384:	ldrb	r3, [r5, #-28]	; 0xffffffe4
   19388:	cmp	r3, #0
   1938c:	beq	193c8 <ftello64@plt+0x7d88>
   19390:	mov	r9, r5
   19394:	ldr	r3, [r5, #-24]	; 0xffffffe8
   19398:	cmp	r3, r6
   1939c:	bne	19380 <ftello64@plt+0x7d40>
   193a0:	cmp	sl, #31
   193a4:	bgt	19320 <ftello64@plt+0x7ce0>
   193a8:	ldr	r3, [r5, #-8]
   193ac:	ldr	r2, [sp, #20]
   193b0:	tst	r2, r3
   193b4:	bne	19320 <ftello64@plt+0x7ce0>
   193b8:	b	19380 <ftello64@plt+0x7d40>
   193bc:	ldr	fp, [sp, #16]
   193c0:	sbfx	r0, fp, #0, #1
   193c4:	b	19490 <ftello64@plt+0x7e50>
   193c8:	ldr	r7, [sp, #40]	; 0x28
   193cc:	ldr	r4, [sp, #44]	; 0x2c
   193d0:	ldr	fp, [sp, #16]
   193d4:	b	193ec <ftello64@plt+0x7dac>
   193d8:	tst	fp, #1
   193dc:	beq	193ec <ftello64@plt+0x7dac>
   193e0:	ldr	r3, [r2, r6, lsl #3]
   193e4:	cmp	r3, sl
   193e8:	beq	194ac <ftello64@plt+0x7e6c>
   193ec:	add	r4, r4, #1
   193f0:	ldr	r3, [r7, #4]
   193f4:	cmp	r3, r4
   193f8:	ble	1948c <ftello64@plt+0x7e4c>
   193fc:	ldr	r3, [r7, #8]
   19400:	ldr	r6, [r3, r4, lsl #2]
   19404:	ldr	r2, [r8]
   19408:	add	r3, r2, r6, lsl #3
   1940c:	ldrb	r3, [r3, #4]
   19410:	cmp	r3, #8
   19414:	beq	193d8 <ftello64@plt+0x7d98>
   19418:	cmp	r3, #9
   1941c:	beq	19470 <ftello64@plt+0x7e30>
   19420:	cmp	r3, #4
   19424:	bne	193ec <ftello64@plt+0x7dac>
   19428:	ldr	r3, [sp, #88]	; 0x58
   1942c:	cmn	r3, #1
   19430:	beq	193ec <ftello64@plt+0x7dac>
   19434:	add	r3, r6, r6, lsl #1
   19438:	lsl	r3, r3, #2
   1943c:	ldr	r2, [sp, #12]
   19440:	ldr	r5, [r2, #116]	; 0x74
   19444:	ldr	r2, [sp, #36]	; 0x24
   19448:	add	r5, r5, r2, lsl #3
   1944c:	and	r2, fp, #2
   19450:	str	r2, [sp, #28]
   19454:	str	r7, [sp, #40]	; 0x28
   19458:	str	r4, [sp, #44]	; 0x2c
   1945c:	mov	r4, r3
   19460:	str	fp, [sp, #16]
   19464:	ldr	r7, [sp, #32]
   19468:	ldr	fp, [sp, #88]	; 0x58
   1946c:	b	19390 <ftello64@plt+0x7d50>
   19470:	tst	fp, #2
   19474:	beq	193ec <ftello64@plt+0x7dac>
   19478:	ldr	r3, [r2, r6, lsl #3]
   1947c:	cmp	r3, sl
   19480:	bne	193ec <ftello64@plt+0x7dac>
   19484:	mov	r0, #0
   19488:	b	19490 <ftello64@plt+0x7e50>
   1948c:	ubfx	r0, fp, #1, #1
   19490:	add	sp, sp, #52	; 0x34
   19494:	ldrd	r4, [sp]
   19498:	ldrd	r6, [sp, #8]
   1949c:	ldrd	r8, [sp, #16]
   194a0:	ldrd	sl, [sp, #24]
   194a4:	add	sp, sp, #32
   194a8:	pop	{pc}		; (ldr pc, [sp], #4)
   194ac:	mvn	r0, #0
   194b0:	b	19490 <ftello64@plt+0x7e50>
   194b4:	str	r4, [sp, #-8]!
   194b8:	str	lr, [sp, #4]
   194bc:	sub	sp, sp, #8
   194c0:	ldr	lr, [sp, #16]
   194c4:	add	r1, r1, r1, lsl #1
   194c8:	ldr	ip, [r0, #116]	; 0x74
   194cc:	add	r1, ip, r1, lsl #3
   194d0:	ldr	ip, [r1, #8]
   194d4:	cmp	ip, lr
   194d8:	bgt	1951c <ftello64@plt+0x7edc>
   194dc:	ldr	r4, [r1, #12]
   194e0:	cmp	r4, lr
   194e4:	movlt	r0, #1
   194e8:	blt	1950c <ftello64@plt+0x7ecc>
   194ec:	cmp	ip, lr
   194f0:	movne	r1, #0
   194f4:	moveq	r1, #1
   194f8:	cmp	r4, lr
   194fc:	beq	19524 <ftello64@plt+0x7ee4>
   19500:	cmp	ip, lr
   19504:	movne	r0, #0
   19508:	beq	19528 <ftello64@plt+0x7ee8>
   1950c:	add	sp, sp, #8
   19510:	ldr	r4, [sp]
   19514:	add	sp, sp, #4
   19518:	pop	{pc}		; (ldr pc, [sp], #4)
   1951c:	mvn	r0, #0
   19520:	b	1950c <ftello64@plt+0x7ecc>
   19524:	orr	r1, r1, #2
   19528:	ldr	ip, [sp, #20]
   1952c:	str	ip, [sp]
   19530:	bl	192b0 <ftello64@plt+0x7c70>
   19534:	b	1950c <ftello64@plt+0x7ecc>
   19538:	strd	r4, [sp, #-12]!
   1953c:	str	lr, [sp, #8]
   19540:	mov	r4, r0
   19544:	ldr	r5, [r0, #108]	; 0x6c
   19548:	mov	ip, r5
   1954c:	mov	r0, #0
   19550:	cmp	ip, r0
   19554:	ble	195c0 <ftello64@plt+0x7f80>
   19558:	add	r2, ip, r0
   1955c:	add	r2, r2, r2, lsr #31
   19560:	asr	r2, r2, #1
   19564:	ldr	lr, [r4, #116]	; 0x74
   19568:	add	r3, r2, r2, lsl #1
   1956c:	add	r3, lr, r3, lsl #3
   19570:	ldr	r3, [r3, #4]
   19574:	cmp	r1, r3
   19578:	bgt	195ac <ftello64@plt+0x7f6c>
   1957c:	cmp	r0, r2
   19580:	bge	195c0 <ftello64@plt+0x7f80>
   19584:	add	r3, r0, r2
   19588:	add	r3, r3, r3, lsr #31
   1958c:	asr	r3, r3, #1
   19590:	add	ip, r3, r3, lsl #1
   19594:	add	ip, lr, ip, lsl #3
   19598:	ldr	ip, [ip, #4]
   1959c:	cmp	ip, r1
   195a0:	blt	195b4 <ftello64@plt+0x7f74>
   195a4:	mov	r2, r3
   195a8:	b	1957c <ftello64@plt+0x7f3c>
   195ac:	mov	r3, r2
   195b0:	mov	r2, ip
   195b4:	add	r0, r3, #1
   195b8:	mov	ip, r2
   195bc:	b	19550 <ftello64@plt+0x7f10>
   195c0:	cmp	r5, r0
   195c4:	ble	195ec <ftello64@plt+0x7fac>
   195c8:	ldr	r3, [r4, #116]	; 0x74
   195cc:	add	r2, r0, r0, lsl #1
   195d0:	add	r3, r3, r2, lsl #3
   195d4:	ldr	r3, [r3, #4]
   195d8:	cmp	r3, r1
   195dc:	mvnne	r0, #0
   195e0:	ldrd	r4, [sp]
   195e4:	add	sp, sp, #8
   195e8:	pop	{pc}		; (ldr pc, [sp], #4)
   195ec:	mvn	r0, #0
   195f0:	b	195e0 <ftello64@plt+0x7fa0>
   195f4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   195f8:	strd	r6, [sp, #8]
   195fc:	strd	r8, [sp, #16]
   19600:	strd	sl, [sp, #24]
   19604:	str	lr, [sp, #32]
   19608:	sub	sp, sp, #20
   1960c:	mov	r4, r0
   19610:	mov	r5, r1
   19614:	str	r2, [sp, #12]
   19618:	mov	r8, r3
   1961c:	ldr	sl, [r0, #84]	; 0x54
   19620:	mov	r1, r3
   19624:	bl	19538 <ftello64@plt+0x7ef8>
   19628:	mov	fp, r0
   1962c:	ldr	r1, [sp, #60]	; 0x3c
   19630:	mov	r0, r4
   19634:	bl	19538 <ftello64@plt+0x7ef8>
   19638:	str	r0, [sp, #8]
   1963c:	ldr	r3, [r5, #4]
   19640:	cmp	r3, #0
   19644:	ble	196ec <ftello64@plt+0x80ac>
   19648:	mov	r6, #0
   1964c:	ldr	r3, [r5, #8]
   19650:	ldr	r1, [r3, r6, lsl #2]
   19654:	ldr	r3, [r4, #116]	; 0x74
   19658:	add	r2, r1, r1, lsl #1
   1965c:	ldr	r2, [r3, r2, lsl #3]
   19660:	ldr	r3, [sl]
   19664:	ldr	r7, [r3, r2, lsl #3]
   19668:	str	fp, [sp, #4]
   1966c:	str	r8, [sp]
   19670:	ldr	r3, [sp, #12]
   19674:	mov	r2, r7
   19678:	mov	r0, r4
   1967c:	bl	194b4 <ftello64@plt+0x7e74>
   19680:	mov	r9, r0
   19684:	ldr	r3, [r5, #8]
   19688:	ldr	r1, [r3, r6, lsl #2]
   1968c:	ldr	r3, [sp, #8]
   19690:	str	r3, [sp, #4]
   19694:	ldr	r3, [sp, #60]	; 0x3c
   19698:	str	r3, [sp]
   1969c:	ldr	r3, [sp, #56]	; 0x38
   196a0:	mov	r2, r7
   196a4:	mov	r0, r4
   196a8:	bl	194b4 <ftello64@plt+0x7e74>
   196ac:	cmp	r9, r0
   196b0:	beq	196d4 <ftello64@plt+0x8094>
   196b4:	mov	r0, #1
   196b8:	add	sp, sp, #20
   196bc:	ldrd	r4, [sp]
   196c0:	ldrd	r6, [sp, #8]
   196c4:	ldrd	r8, [sp, #16]
   196c8:	ldrd	sl, [sp, #24]
   196cc:	add	sp, sp, #32
   196d0:	pop	{pc}		; (ldr pc, [sp], #4)
   196d4:	add	r6, r6, #1
   196d8:	ldr	r3, [r5, #4]
   196dc:	cmp	r3, r6
   196e0:	bgt	1964c <ftello64@plt+0x800c>
   196e4:	mov	r0, #0
   196e8:	b	196b8 <ftello64@plt+0x8078>
   196ec:	mov	r0, #0
   196f0:	b	196b8 <ftello64@plt+0x8078>
   196f4:	strd	r4, [sp, #-16]!
   196f8:	str	r6, [sp, #8]
   196fc:	str	lr, [sp, #12]
   19700:	mov	r4, r0
   19704:	mov	r5, r1
   19708:	ldr	r3, [r0, #80]	; 0x50
   1970c:	cmp	r3, #1
   19710:	ble	19758 <ftello64@plt+0x8118>
   19714:	cmn	r1, #-1073741823	; 0xc0000001
   19718:	bhi	19798 <ftello64@plt+0x8158>
   1971c:	lsl	r6, r1, #2
   19720:	mov	r1, r6
   19724:	ldr	r0, [r0, #8]
   19728:	bl	27d2c <ftello64@plt+0x166ec>
   1972c:	cmp	r0, #0
   19730:	beq	197a0 <ftello64@plt+0x8160>
   19734:	str	r0, [r4, #8]
   19738:	ldr	r0, [r4, #12]
   1973c:	cmp	r0, #0
   19740:	beq	19758 <ftello64@plt+0x8118>
   19744:	mov	r1, r6
   19748:	bl	27d2c <ftello64@plt+0x166ec>
   1974c:	cmp	r0, #0
   19750:	beq	197a8 <ftello64@plt+0x8168>
   19754:	str	r0, [r4, #12]
   19758:	ldrb	r3, [r4, #75]	; 0x4b
   1975c:	cmp	r3, #0
   19760:	bne	1977c <ftello64@plt+0x813c>
   19764:	str	r5, [r4, #36]	; 0x24
   19768:	mov	r0, #0
   1976c:	ldrd	r4, [sp]
   19770:	ldr	r6, [sp, #8]
   19774:	add	sp, sp, #12
   19778:	pop	{pc}		; (ldr pc, [sp], #4)
   1977c:	mov	r1, r5
   19780:	ldr	r0, [r4, #4]
   19784:	bl	27d2c <ftello64@plt+0x166ec>
   19788:	cmp	r0, #0
   1978c:	beq	197b0 <ftello64@plt+0x8170>
   19790:	str	r0, [r4, #4]
   19794:	b	19764 <ftello64@plt+0x8124>
   19798:	mov	r0, #12
   1979c:	b	1976c <ftello64@plt+0x812c>
   197a0:	mov	r0, #12
   197a4:	b	1976c <ftello64@plt+0x812c>
   197a8:	mov	r0, #12
   197ac:	b	1976c <ftello64@plt+0x812c>
   197b0:	mov	r0, #12
   197b4:	b	1976c <ftello64@plt+0x812c>
   197b8:	strd	r4, [sp, #-16]!
   197bc:	str	r6, [sp, #8]
   197c0:	str	lr, [sp, #12]
   197c4:	mov	r4, r0
   197c8:	mov	r5, r1
   197cc:	ldr	r1, [r0]
   197d0:	ldr	r3, [r0, #4]
   197d4:	cmp	r1, r3
   197d8:	beq	19804 <ftello64@plt+0x81c4>
   197dc:	ldr	r2, [r4, #8]
   197e0:	ldr	r3, [r4, #4]
   197e4:	add	r1, r3, #1
   197e8:	str	r1, [r4, #4]
   197ec:	str	r5, [r2, r3, lsl #2]
   197f0:	mov	r0, #1
   197f4:	ldrd	r4, [sp]
   197f8:	ldr	r6, [sp, #8]
   197fc:	add	sp, sp, #12
   19800:	pop	{pc}		; (ldr pc, [sp], #4)
   19804:	add	r1, r1, #1
   19808:	lsl	r3, r1, #1
   1980c:	str	r3, [r0]
   19810:	lsl	r1, r1, #3
   19814:	ldr	r0, [r0, #8]
   19818:	bl	27d2c <ftello64@plt+0x166ec>
   1981c:	cmp	r0, #0
   19820:	beq	1982c <ftello64@plt+0x81ec>
   19824:	str	r0, [r4, #8]
   19828:	b	197dc <ftello64@plt+0x819c>
   1982c:	mov	r0, #0
   19830:	b	197f4 <ftello64@plt+0x81b4>
   19834:	strd	r4, [sp, #-24]!	; 0xffffffe8
   19838:	strd	r6, [sp, #8]
   1983c:	str	r8, [sp, #16]
   19840:	str	lr, [sp, #20]
   19844:	mov	r7, r0
   19848:	mov	r5, r1
   1984c:	mov	r4, r2
   19850:	mov	r6, r3
   19854:	ldr	r3, [r0, #64]	; 0x40
   19858:	cmp	r3, #31
   1985c:	beq	198dc <ftello64@plt+0x829c>
   19860:	ldr	r3, [r7, #56]	; 0x38
   19864:	ldr	r2, [r7, #64]	; 0x40
   19868:	add	r1, r2, #1
   1986c:	str	r1, [r7, #64]	; 0x40
   19870:	lsl	r2, r2, #5
   19874:	add	r0, r2, #4
   19878:	add	r0, r3, r0
   1987c:	add	r3, r3, r2
   19880:	mov	r2, #0
   19884:	str	r2, [r3, #4]
   19888:	str	r5, [r3, #8]
   1988c:	str	r4, [r3, #12]
   19890:	ldrd	r6, [r6]
   19894:	strd	r6, [r3, #24]
   19898:	ldrb	r1, [r3, #30]
   1989c:	and	r1, r1, #251	; 0xfb
   198a0:	bfi	r1, r2, #3, #1
   198a4:	strb	r1, [r3, #30]
   198a8:	str	r2, [r3, #16]
   198ac:	str	r2, [r3, #20]
   198b0:	mvn	r2, #0
   198b4:	str	r2, [r3, #32]
   198b8:	cmp	r5, #0
   198bc:	strne	r0, [r5]
   198c0:	cmp	r4, #0
   198c4:	strne	r0, [r4]
   198c8:	ldrd	r4, [sp]
   198cc:	ldrd	r6, [sp, #8]
   198d0:	ldr	r8, [sp, #16]
   198d4:	add	sp, sp, #20
   198d8:	pop	{pc}		; (ldr pc, [sp], #4)
   198dc:	mov	r0, #996	; 0x3e4
   198e0:	bl	27cf0 <ftello64@plt+0x166b0>
   198e4:	cmp	r0, #0
   198e8:	beq	198c8 <ftello64@plt+0x8288>
   198ec:	ldr	r3, [r7, #56]	; 0x38
   198f0:	str	r3, [r0]
   198f4:	str	r0, [r7, #56]	; 0x38
   198f8:	mov	r3, #0
   198fc:	str	r3, [r7, #64]	; 0x40
   19900:	b	19860 <ftello64@plt+0x8220>
   19904:	strd	r4, [sp, #-24]!	; 0xffffffe8
   19908:	strd	r6, [sp, #8]
   1990c:	str	r8, [sp, #16]
   19910:	str	lr, [sp, #20]
   19914:	sub	sp, sp, #8
   19918:	mov	r4, r0
   1991c:	mov	r7, r1
   19920:	ldr	r5, [r0]
   19924:	add	r8, sp, #4
   19928:	mov	r6, #0
   1992c:	add	r3, r4, #20
   19930:	mov	r2, r6
   19934:	mov	r1, r6
   19938:	mov	r0, r7
   1993c:	bl	19834 <ftello64@plt+0x81f4>
   19940:	str	r0, [r8]
   19944:	cmp	r0, #0
   19948:	beq	19980 <ftello64@plt+0x8340>
   1994c:	str	r5, [r0]
   19950:	ldr	r2, [r8]
   19954:	ldrb	r3, [r2, #26]
   19958:	orr	r3, r3, #4
   1995c:	strb	r3, [r2, #26]
   19960:	ldr	r5, [r8]
   19964:	ldr	r3, [r4, #4]
   19968:	cmp	r3, #0
   1996c:	beq	19998 <ftello64@plt+0x8358>
   19970:	add	r8, r5, #4
   19974:	mov	r4, r3
   19978:	b	1992c <ftello64@plt+0x82ec>
   1997c:	ldr	r0, [sp, #4]
   19980:	add	sp, sp, #8
   19984:	ldrd	r4, [sp]
   19988:	ldrd	r6, [sp, #8]
   1998c:	ldr	r8, [sp, #16]
   19990:	add	sp, sp, #20
   19994:	pop	{pc}		; (ldr pc, [sp], #4)
   19998:	ldr	r2, [r4, #8]
   1999c:	cmp	r2, r3
   199a0:	cmpne	r2, #0
   199a4:	bne	199c4 <ftello64@plt+0x8384>
   199a8:	ldr	r2, [r4]
   199ac:	ldr	r5, [r5]
   199b0:	mov	r3, r4
   199b4:	cmp	r2, #0
   199b8:	beq	1997c <ftello64@plt+0x833c>
   199bc:	mov	r4, r2
   199c0:	b	19998 <ftello64@plt+0x8358>
   199c4:	add	r8, r5, #8
   199c8:	mov	r4, r2
   199cc:	b	1992c <ftello64@plt+0x82ec>
   199d0:	strd	r4, [sp, #-12]!
   199d4:	str	lr, [sp, #8]
   199d8:	sub	sp, sp, #12
   199dc:	mov	r4, #0
   199e0:	mov	r5, #0
   199e4:	strd	r4, [sp]
   199e8:	strb	r3, [sp, #4]
   199ec:	mov	r3, sp
   199f0:	bl	19834 <ftello64@plt+0x81f4>
   199f4:	add	sp, sp, #12
   199f8:	ldrd	r4, [sp]
   199fc:	add	sp, sp, #8
   19a00:	pop	{pc}		; (ldr pc, [sp], #4)
   19a04:	strd	r4, [sp, #-32]!	; 0xffffffe0
   19a08:	strd	r6, [sp, #8]
   19a0c:	strd	r8, [sp, #16]
   19a10:	str	sl, [sp, #24]
   19a14:	str	lr, [sp, #28]
   19a18:	mov	r8, r0
   19a1c:	mov	r7, r2
   19a20:	ldr	r6, [r1]
   19a24:	ldr	r4, [r2, #4]
   19a28:	ldrb	r3, [r1, #28]
   19a2c:	ubfx	r3, r3, #4, #1
   19a30:	cmp	r4, #0
   19a34:	moveq	r3, #0
   19a38:	cmp	r3, #0
   19a3c:	bne	19a84 <ftello64@plt+0x8444>
   19a40:	mov	r3, #8
   19a44:	mov	r2, #0
   19a48:	mov	r1, r2
   19a4c:	mov	r0, r6
   19a50:	bl	199d0 <ftello64@plt+0x8390>
   19a54:	mov	r5, r0
   19a58:	mov	r3, #9
   19a5c:	mov	r2, #0
   19a60:	mov	r1, r2
   19a64:	mov	r0, r6
   19a68:	bl	199d0 <ftello64@plt+0x8390>
   19a6c:	mov	sl, r0
   19a70:	cmp	r4, #0
   19a74:	moveq	r9, r0
   19a78:	beq	19ae8 <ftello64@plt+0x84a8>
   19a7c:	mov	r9, r0
   19a80:	b	19ad0 <ftello64@plt+0x8490>
   19a84:	ldr	r3, [r2, #20]
   19a88:	cmp	r3, #31
   19a8c:	bgt	19b44 <ftello64@plt+0x8504>
   19a90:	ldr	r2, [r6, #80]	; 0x50
   19a94:	lsr	r3, r2, r3
   19a98:	tst	r3, #1
   19a9c:	beq	19b44 <ftello64@plt+0x8504>
   19aa0:	mov	r3, #8
   19aa4:	mov	r2, #0
   19aa8:	mov	r1, r2
   19aac:	mov	r0, r6
   19ab0:	bl	199d0 <ftello64@plt+0x8390>
   19ab4:	mov	r5, r0
   19ab8:	mov	r3, #9
   19abc:	mov	r2, #0
   19ac0:	mov	r1, r2
   19ac4:	mov	r0, r6
   19ac8:	bl	199d0 <ftello64@plt+0x8390>
   19acc:	mov	r9, r0
   19ad0:	mov	r3, #16
   19ad4:	mov	r2, r9
   19ad8:	mov	r1, r4
   19adc:	mov	r0, r6
   19ae0:	bl	199d0 <ftello64@plt+0x8390>
   19ae4:	mov	sl, r0
   19ae8:	mov	r3, #16
   19aec:	mov	r2, sl
   19af0:	mov	r1, r5
   19af4:	mov	r0, r6
   19af8:	bl	199d0 <ftello64@plt+0x8390>
   19afc:	mov	r4, r0
   19b00:	cmp	sl, #0
   19b04:	cmpne	r0, #0
   19b08:	beq	19b60 <ftello64@plt+0x8520>
   19b0c:	cmp	r9, #0
   19b10:	cmpne	r5, #0
   19b14:	beq	19b60 <ftello64@plt+0x8520>
   19b18:	ldr	r3, [r7, #20]
   19b1c:	str	r3, [r9, #20]
   19b20:	str	r3, [r5, #20]
   19b24:	ldrb	r3, [r7, #26]
   19b28:	ubfx	r3, r3, #3, #1
   19b2c:	ldrb	r2, [r9, #26]
   19b30:	bfi	r2, r3, #3, #1
   19b34:	strb	r2, [r9, #26]
   19b38:	ldrb	r2, [r5, #26]
   19b3c:	bfi	r2, r3, #3, #1
   19b40:	strb	r2, [r5, #26]
   19b44:	mov	r0, r4
   19b48:	ldrd	r4, [sp]
   19b4c:	ldrd	r6, [sp, #8]
   19b50:	ldrd	r8, [sp, #16]
   19b54:	ldr	sl, [sp, #24]
   19b58:	add	sp, sp, #28
   19b5c:	pop	{pc}		; (ldr pc, [sp], #4)
   19b60:	mov	r3, #12
   19b64:	str	r3, [r8]
   19b68:	mov	r4, #0
   19b6c:	b	19b44 <ftello64@plt+0x8504>
   19b70:	strd	r4, [sp, #-12]!
   19b74:	str	lr, [sp, #8]
   19b78:	sub	sp, sp, #12
   19b7c:	mov	r5, r0
   19b80:	mov	r4, r1
   19b84:	mov	r3, #0
   19b88:	str	r3, [sp, #4]
   19b8c:	ldr	r2, [r1, #4]
   19b90:	cmp	r2, r3
   19b94:	beq	19ba4 <ftello64@plt+0x8564>
   19b98:	ldrb	r3, [r2, #24]
   19b9c:	cmp	r3, #17
   19ba0:	beq	19bd0 <ftello64@plt+0x8590>
   19ba4:	ldr	r2, [r4, #8]
   19ba8:	cmp	r2, #0
   19bac:	beq	19bbc <ftello64@plt+0x857c>
   19bb0:	ldrb	r3, [r2, #24]
   19bb4:	cmp	r3, #17
   19bb8:	beq	19bec <ftello64@plt+0x85ac>
   19bbc:	ldr	r0, [sp, #4]
   19bc0:	add	sp, sp, #12
   19bc4:	ldrd	r4, [sp]
   19bc8:	add	sp, sp, #8
   19bcc:	pop	{pc}		; (ldr pc, [sp], #4)
   19bd0:	mov	r1, r0
   19bd4:	add	r0, sp, #4
   19bd8:	bl	19a04 <ftello64@plt+0x83c4>
   19bdc:	str	r0, [r4, #4]
   19be0:	cmp	r0, #0
   19be4:	strne	r4, [r0]
   19be8:	b	19ba4 <ftello64@plt+0x8564>
   19bec:	mov	r1, r5
   19bf0:	add	r0, sp, #4
   19bf4:	bl	19a04 <ftello64@plt+0x83c4>
   19bf8:	str	r0, [r4, #8]
   19bfc:	cmp	r0, #0
   19c00:	strne	r4, [r0]
   19c04:	b	19bbc <ftello64@plt+0x857c>
   19c08:	strd	r4, [sp, #-16]!
   19c0c:	str	r6, [sp, #8]
   19c10:	str	lr, [sp, #12]
   19c14:	mov	r4, r0
   19c18:	mov	r5, r1
   19c1c:	mov	r3, #1
   19c20:	str	r3, [r0]
   19c24:	str	r3, [r0, #4]
   19c28:	mov	r0, #4
   19c2c:	bl	27cf0 <ftello64@plt+0x166b0>
   19c30:	str	r0, [r4, #8]
   19c34:	cmp	r0, #0
   19c38:	moveq	r3, #0
   19c3c:	streq	r3, [r4, #4]
   19c40:	streq	r3, [r4]
   19c44:	moveq	r0, #12
   19c48:	strne	r5, [r0]
   19c4c:	movne	r0, #0
   19c50:	ldrd	r4, [sp]
   19c54:	ldr	r6, [sp, #8]
   19c58:	add	sp, sp, #12
   19c5c:	pop	{pc}		; (ldr pc, [sp], #4)
   19c60:	str	r4, [sp, #-8]!
   19c64:	str	lr, [sp, #4]
   19c68:	mov	r4, r0
   19c6c:	str	r1, [r0]
   19c70:	mov	r3, #0
   19c74:	str	r3, [r0, #4]
   19c78:	lsl	r0, r1, #2
   19c7c:	bl	27cf0 <ftello64@plt+0x166b0>
   19c80:	str	r0, [r4, #8]
   19c84:	cmp	r0, #0
   19c88:	movne	r0, #0
   19c8c:	moveq	r0, #12
   19c90:	ldr	r4, [sp]
   19c94:	add	sp, sp, #4
   19c98:	pop	{pc}		; (ldr pc, [sp], #4)
   19c9c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   19ca0:	strd	r6, [sp, #8]
   19ca4:	strd	r8, [sp, #16]
   19ca8:	str	sl, [sp, #24]
   19cac:	str	lr, [sp, #28]
   19cb0:	mov	r6, r0
   19cb4:	mov	r5, r1
   19cb8:	mov	r7, r2
   19cbc:	mov	r8, r1
   19cc0:	str	r2, [r8], #16
   19cc4:	ldr	r1, [r1, #8]
   19cc8:	mov	r0, r8
   19ccc:	bl	19c60 <ftello64@plt+0x8620>
   19cd0:	subs	r9, r0, #0
   19cd4:	bne	19db0 <ftello64@plt+0x8770>
   19cd8:	ldr	r3, [r5, #8]
   19cdc:	cmp	r3, #0
   19ce0:	ble	19d30 <ftello64@plt+0x86f0>
   19ce4:	mov	r4, r9
   19ce8:	b	19cfc <ftello64@plt+0x86bc>
   19cec:	add	r4, r4, #1
   19cf0:	ldr	r3, [r5, #8]
   19cf4:	cmp	r3, r4
   19cf8:	ble	19d30 <ftello64@plt+0x86f0>
   19cfc:	ldr	r3, [r5, #12]
   19d00:	ldr	r1, [r3, r4, lsl #2]
   19d04:	ldr	r3, [r6]
   19d08:	add	r3, r3, r1, lsl #3
   19d0c:	ldrb	r3, [r3, #4]
   19d10:	tst	r3, #8
   19d14:	bne	19cec <ftello64@plt+0x86ac>
   19d18:	mov	r0, r8
   19d1c:	bl	197b8 <ftello64@plt+0x8178>
   19d20:	cmp	r0, #0
   19d24:	bne	19cec <ftello64@plt+0x86ac>
   19d28:	mov	r9, #12
   19d2c:	b	19d6c <ftello64@plt+0x872c>
   19d30:	ldr	r4, [r6, #68]	; 0x44
   19d34:	and	r7, r7, r4
   19d38:	add	r7, r7, r7, lsl #1
   19d3c:	lsl	r4, r7, #2
   19d40:	ldr	r6, [r6, #32]
   19d44:	add	r7, r6, r4
   19d48:	ldr	r3, [r6, r4]
   19d4c:	ldr	r2, [r7, #4]
   19d50:	cmp	r2, r3
   19d54:	ble	19d88 <ftello64@plt+0x8748>
   19d58:	ldr	r2, [r7, #8]
   19d5c:	ldr	r3, [r6, r4]
   19d60:	add	r1, r3, #1
   19d64:	str	r1, [r6, r4]
   19d68:	str	r5, [r2, r3, lsl #2]
   19d6c:	mov	r0, r9
   19d70:	ldrd	r4, [sp]
   19d74:	ldrd	r6, [sp, #8]
   19d78:	ldrd	r8, [sp, #16]
   19d7c:	ldr	sl, [sp, #24]
   19d80:	add	sp, sp, #28
   19d84:	pop	{pc}		; (ldr pc, [sp], #4)
   19d88:	add	r3, r3, #1
   19d8c:	lsl	r8, r3, #1
   19d90:	lsl	r1, r3, #3
   19d94:	ldr	r0, [r7, #8]
   19d98:	bl	27d2c <ftello64@plt+0x166ec>
   19d9c:	cmp	r0, #0
   19da0:	beq	19db8 <ftello64@plt+0x8778>
   19da4:	str	r0, [r7, #8]
   19da8:	str	r8, [r7, #4]
   19dac:	b	19d58 <ftello64@plt+0x8718>
   19db0:	mov	r9, #12
   19db4:	b	19d6c <ftello64@plt+0x872c>
   19db8:	mov	r9, #12
   19dbc:	b	19d6c <ftello64@plt+0x872c>
   19dc0:	strd	r4, [sp, #-20]!	; 0xffffffec
   19dc4:	strd	r6, [sp, #8]
   19dc8:	str	lr, [sp, #16]
   19dcc:	sub	sp, sp, #84	; 0x54
   19dd0:	mov	r4, r0
   19dd4:	ldr	r5, [r0, #36]	; 0x24
   19dd8:	ldr	r3, [r0, #48]	; 0x30
   19ddc:	cmp	r5, r3
   19de0:	movge	r5, r3
   19de4:	ldr	r7, [r0, #28]
   19de8:	cmp	r5, r7
   19dec:	ble	19f34 <ftello64@plt+0x88f4>
   19df0:	mov	r6, #1
   19df4:	b	19ed4 <ftello64@plt+0x8894>
   19df8:	ldr	r3, [r4, #80]	; 0x50
   19dfc:	cmp	r3, #0
   19e00:	cmpgt	r2, #0
   19e04:	ble	19e5c <ftello64@plt+0x881c>
   19e08:	add	r0, sp, #16
   19e0c:	mov	r1, #0
   19e10:	ldr	r3, [r4]
   19e14:	ldr	ip, [r4, #24]
   19e18:	add	r3, r3, r7
   19e1c:	add	r3, r3, r1
   19e20:	ldrb	r3, [r3, ip]
   19e24:	ldr	ip, [r4, #64]	; 0x40
   19e28:	ldrb	ip, [ip, r3]
   19e2c:	ldr	r3, [r4, #4]
   19e30:	add	r3, r3, r7
   19e34:	strb	ip, [r3, r1]
   19e38:	strb	ip, [r0], #1
   19e3c:	add	r1, r1, #1
   19e40:	ldr	r3, [r4, #80]	; 0x50
   19e44:	cmp	r2, r3
   19e48:	movlt	r3, r2
   19e4c:	cmp	r3, r1
   19e50:	bgt	19e10 <ftello64@plt+0x87d0>
   19e54:	add	r1, sp, #16
   19e58:	b	19efc <ftello64@plt+0x88bc>
   19e5c:	add	r1, sp, #16
   19e60:	b	19efc <ftello64@plt+0x88bc>
   19e64:	ldr	r3, [r4]
   19e68:	ldr	r2, [r4, #24]
   19e6c:	add	r3, r3, r7
   19e70:	ldrb	r3, [r3, r2]
   19e74:	str	r3, [sp, #4]
   19e78:	ldr	r2, [r4, #64]	; 0x40
   19e7c:	cmp	r2, #0
   19e80:	ldrbne	r3, [r2, r3]
   19e84:	strne	r3, [sp, #4]
   19e88:	ldrd	r2, [sp, #8]
   19e8c:	strd	r2, [r4, #16]
   19e90:	mov	r0, r6
   19e94:	add	r3, r7, #1
   19e98:	ldr	r2, [r4, #8]
   19e9c:	ldr	r1, [sp, #4]
   19ea0:	str	r1, [r2, r7, lsl #2]
   19ea4:	add	r0, r7, r0
   19ea8:	cmp	r3, r0
   19eac:	bge	19f50 <ftello64@plt+0x8910>
   19eb0:	mvn	r1, #0
   19eb4:	ldr	r2, [r4, #8]
   19eb8:	str	r1, [r2, r3, lsl #2]
   19ebc:	add	r3, r3, #1
   19ec0:	cmp	r3, r0
   19ec4:	bne	19eb4 <ftello64@plt+0x8874>
   19ec8:	mov	r7, r0
   19ecc:	cmp	r7, r5
   19ed0:	bge	19f34 <ftello64@plt+0x88f4>
   19ed4:	sub	r2, r5, r7
   19ed8:	ldrd	r0, [r4, #16]
   19edc:	strd	r0, [sp, #8]
   19ee0:	ldr	r3, [r4, #64]	; 0x40
   19ee4:	cmp	r3, #0
   19ee8:	bne	19df8 <ftello64@plt+0x87b8>
   19eec:	ldr	r1, [r4, #24]
   19ef0:	add	r3, r7, r1
   19ef4:	ldr	r1, [r4]
   19ef8:	add	r1, r1, r3
   19efc:	add	r3, r4, #16
   19f00:	add	r0, sp, #4
   19f04:	bl	2823c <ftello64@plt+0x16bfc>
   19f08:	sub	r3, r0, #1
   19f0c:	cmn	r3, #3
   19f10:	bhi	19e64 <ftello64@plt+0x8824>
   19f14:	cmn	r0, #2
   19f18:	bne	19e94 <ftello64@plt+0x8854>
   19f1c:	ldr	r2, [r4, #36]	; 0x24
   19f20:	ldr	r3, [r4, #48]	; 0x30
   19f24:	cmp	r2, r3
   19f28:	bge	19e64 <ftello64@plt+0x8824>
   19f2c:	ldrd	r2, [sp, #8]
   19f30:	strd	r2, [r4, #16]
   19f34:	str	r7, [r4, #28]
   19f38:	str	r7, [r4, #32]
   19f3c:	add	sp, sp, #84	; 0x54
   19f40:	ldrd	r4, [sp]
   19f44:	ldrd	r6, [sp, #8]
   19f48:	add	sp, sp, #16
   19f4c:	pop	{pc}		; (ldr pc, [sp], #4)
   19f50:	mov	r7, r3
   19f54:	b	19ecc <ftello64@plt+0x888c>
   19f58:	ldr	r3, [r1, #4]
   19f5c:	cmp	r3, #0
   19f60:	beq	1a11c <ftello64@plt+0x8adc>
   19f64:	ldr	ip, [r2, #4]
   19f68:	cmp	ip, #0
   19f6c:	beq	1a118 <ftello64@plt+0x8ad8>
   19f70:	strd	r4, [sp, #-24]!	; 0xffffffe8
   19f74:	strd	r6, [sp, #8]
   19f78:	str	r8, [sp, #16]
   19f7c:	str	lr, [sp, #20]
   19f80:	mov	r6, r2
   19f84:	mov	r5, r1
   19f88:	mov	r7, r0
   19f8c:	add	r3, r3, ip
   19f90:	ldr	r4, [r0]
   19f94:	ldr	r2, [r0, #4]
   19f98:	add	r2, r3, r2
   19f9c:	cmp	r2, r4
   19fa0:	bgt	19fc8 <ftello64@plt+0x8988>
   19fa4:	ldr	r3, [r7, #4]
   19fa8:	ldr	r4, [r5, #4]
   19fac:	ldr	r2, [r6, #4]
   19fb0:	add	r1, r3, r4
   19fb4:	add	r1, r1, r2
   19fb8:	sub	r4, r4, #1
   19fbc:	sub	r2, r2, #1
   19fc0:	sub	r3, r3, #1
   19fc4:	b	1a054 <ftello64@plt+0x8a14>
   19fc8:	add	r4, r3, r4
   19fcc:	lsl	r1, r4, #2
   19fd0:	ldr	r0, [r0, #8]
   19fd4:	bl	27d2c <ftello64@plt+0x166ec>
   19fd8:	cmp	r0, #0
   19fdc:	beq	1a124 <ftello64@plt+0x8ae4>
   19fe0:	str	r0, [r7, #8]
   19fe4:	str	r4, [r7]
   19fe8:	b	19fa4 <ftello64@plt+0x8964>
   19fec:	cmp	r3, #0
   19ff0:	blt	1a02c <ftello64@plt+0x89ec>
   19ff4:	ldr	r8, [r7, #8]
   19ff8:	add	lr, r8, r3, lsl #2
   19ffc:	ldr	r0, [r8, r3, lsl #2]
   1a000:	cmp	ip, r0
   1a004:	bge	1a020 <ftello64@plt+0x89e0>
   1a008:	sub	r3, r3, #1
   1a00c:	cmn	r3, #1
   1a010:	beq	1a02c <ftello64@plt+0x89ec>
   1a014:	ldr	r0, [lr, #-4]!
   1a018:	cmp	ip, r0
   1a01c:	blt	1a008 <ftello64@plt+0x89c8>
   1a020:	ldr	r0, [r8, r3, lsl #2]
   1a024:	cmp	ip, r0
   1a028:	beq	1a038 <ftello64@plt+0x89f8>
   1a02c:	sub	r1, r1, #1
   1a030:	ldr	r0, [r7, #8]
   1a034:	str	ip, [r0, r1, lsl #2]
   1a038:	subs	r4, r4, #1
   1a03c:	bmi	1a07c <ftello64@plt+0x8a3c>
   1a040:	subs	r2, r2, #1
   1a044:	bpl	1a054 <ftello64@plt+0x8a14>
   1a048:	b	1a07c <ftello64@plt+0x8a3c>
   1a04c:	subs	r4, r4, #1
   1a050:	bmi	1a07c <ftello64@plt+0x8a3c>
   1a054:	ldr	r0, [r5, #8]
   1a058:	ldr	ip, [r0, r4, lsl #2]
   1a05c:	ldr	r0, [r6, #8]
   1a060:	ldr	r0, [r0, r2, lsl #2]
   1a064:	cmp	ip, r0
   1a068:	beq	19fec <ftello64@plt+0x89ac>
   1a06c:	cmp	ip, r0
   1a070:	bge	1a04c <ftello64@plt+0x8a0c>
   1a074:	subs	r2, r2, #1
   1a078:	bpl	1a054 <ftello64@plt+0x8a14>
   1a07c:	ldr	r3, [r7, #4]
   1a080:	sub	r0, r3, #1
   1a084:	ldr	r2, [r5, #4]
   1a088:	add	r2, r3, r2
   1a08c:	ldr	ip, [r6, #4]
   1a090:	add	r2, r2, ip
   1a094:	sub	r4, r2, #1
   1a098:	sub	r2, r2, r1
   1a09c:	add	r3, r3, r2
   1a0a0:	str	r3, [r7, #4]
   1a0a4:	cmp	r0, #0
   1a0a8:	cmpge	r2, #0
   1a0ac:	bgt	1a0ec <ftello64@plt+0x8aac>
   1a0b0:	ldr	r0, [r7, #8]
   1a0b4:	lsl	r2, r2, #2
   1a0b8:	add	r1, r0, r1, lsl #2
   1a0bc:	bl	1131c <memcpy@plt>
   1a0c0:	mov	r3, #0
   1a0c4:	mov	r0, r3
   1a0c8:	ldrd	r4, [sp]
   1a0cc:	ldrd	r6, [sp, #8]
   1a0d0:	ldr	r8, [sp, #16]
   1a0d4:	add	sp, sp, #20
   1a0d8:	pop	{pc}		; (ldr pc, [sp], #4)
   1a0dc:	add	lr, r0, r2
   1a0e0:	str	ip, [r3, lr, lsl #2]
   1a0e4:	subs	r0, r0, #1
   1a0e8:	bmi	1a0b0 <ftello64@plt+0x8a70>
   1a0ec:	ldr	r3, [r7, #8]
   1a0f0:	ldr	lr, [r3, r4, lsl #2]
   1a0f4:	ldr	ip, [r3, r0, lsl #2]
   1a0f8:	cmp	lr, ip
   1a0fc:	ble	1a0dc <ftello64@plt+0x8a9c>
   1a100:	sub	r4, r4, #1
   1a104:	add	ip, r0, r2
   1a108:	str	lr, [r3, ip, lsl #2]
   1a10c:	subs	r2, r2, #1
   1a110:	bne	1a0ec <ftello64@plt+0x8aac>
   1a114:	b	1a0b0 <ftello64@plt+0x8a70>
   1a118:	mov	r3, ip
   1a11c:	mov	r0, r3
   1a120:	bx	lr
   1a124:	mov	r3, #12
   1a128:	b	1a0c4 <ftello64@plt+0x8a84>
   1a12c:	ldr	r3, [r1, #4]
   1a130:	str	r3, [r0, #4]
   1a134:	cmp	r3, #0
   1a138:	ble	1a19c <ftello64@plt+0x8b5c>
   1a13c:	strd	r4, [sp, #-16]!
   1a140:	str	r6, [sp, #8]
   1a144:	str	lr, [sp, #12]
   1a148:	mov	r5, r1
   1a14c:	mov	r4, r0
   1a150:	str	r3, [r0]
   1a154:	lsl	r0, r3, #2
   1a158:	bl	27cf0 <ftello64@plt+0x166b0>
   1a15c:	str	r0, [r4, #8]
   1a160:	cmp	r0, #0
   1a164:	moveq	r3, #0
   1a168:	streq	r3, [r4, #4]
   1a16c:	streq	r3, [r4]
   1a170:	moveq	r0, #12
   1a174:	beq	1a18c <ftello64@plt+0x8b4c>
   1a178:	ldr	r2, [r5, #4]
   1a17c:	lsl	r2, r2, #2
   1a180:	ldr	r1, [r5, #8]
   1a184:	bl	1131c <memcpy@plt>
   1a188:	mov	r0, #0
   1a18c:	ldrd	r4, [sp]
   1a190:	ldr	r6, [sp, #8]
   1a194:	add	sp, sp, #12
   1a198:	pop	{pc}		; (ldr pc, [sp], #4)
   1a19c:	mov	r3, #0
   1a1a0:	str	r3, [r0]
   1a1a4:	str	r3, [r0, #4]
   1a1a8:	str	r3, [r0, #8]
   1a1ac:	mov	r0, r3
   1a1b0:	bx	lr
   1a1b4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1a1b8:	strd	r6, [sp, #8]
   1a1bc:	strd	r8, [sp, #16]
   1a1c0:	str	sl, [sp, #24]
   1a1c4:	str	lr, [sp, #28]
   1a1c8:	mov	r5, r0
   1a1cc:	mov	r4, r2
   1a1d0:	subs	r6, r1, #0
   1a1d4:	beq	1a1f0 <ftello64@plt+0x8bb0>
   1a1d8:	ldr	r0, [r6, #4]
   1a1dc:	cmp	r2, #0
   1a1e0:	cmpne	r0, #0
   1a1e4:	bgt	1a22c <ftello64@plt+0x8bec>
   1a1e8:	cmp	r0, #0
   1a1ec:	bgt	1a238 <ftello64@plt+0x8bf8>
   1a1f0:	cmp	r4, #0
   1a1f4:	beq	1a204 <ftello64@plt+0x8bc4>
   1a1f8:	ldr	r3, [r4, #4]
   1a1fc:	cmp	r3, #0
   1a200:	bgt	1a274 <ftello64@plt+0x8c34>
   1a204:	mov	r0, #0
   1a208:	str	r0, [r5]
   1a20c:	str	r0, [r5, #4]
   1a210:	str	r0, [r5, #8]
   1a214:	ldrd	r4, [sp]
   1a218:	ldrd	r6, [sp, #8]
   1a21c:	ldrd	r8, [sp, #16]
   1a220:	ldr	sl, [sp, #24]
   1a224:	add	sp, sp, #28
   1a228:	pop	{pc}		; (ldr pc, [sp], #4)
   1a22c:	ldr	r3, [r2, #4]
   1a230:	cmp	r3, #0
   1a234:	bgt	1a248 <ftello64@plt+0x8c08>
   1a238:	mov	r1, r6
   1a23c:	mov	r0, r5
   1a240:	bl	1a12c <ftello64@plt+0x8aec>
   1a244:	b	1a214 <ftello64@plt+0x8bd4>
   1a248:	add	r0, r0, r3
   1a24c:	str	r0, [r5]
   1a250:	lsl	r0, r0, #2
   1a254:	bl	27cf0 <ftello64@plt+0x166b0>
   1a258:	str	r0, [r5, #8]
   1a25c:	cmp	r0, #0
   1a260:	beq	1a350 <ftello64@plt+0x8d10>
   1a264:	mov	r3, #0
   1a268:	mov	r8, r3
   1a26c:	mov	r7, r3
   1a270:	b	1a294 <ftello64@plt+0x8c54>
   1a274:	mov	r1, r4
   1a278:	mov	r0, r5
   1a27c:	bl	1a12c <ftello64@plt+0x8aec>
   1a280:	b	1a214 <ftello64@plt+0x8bd4>
   1a284:	add	r8, r8, #1
   1a288:	ldr	r2, [r5, #8]
   1a28c:	str	r1, [r2, r3, lsl #2]
   1a290:	add	r3, r3, #1
   1a294:	mov	r9, r3
   1a298:	ldr	r2, [r6, #4]
   1a29c:	cmp	r2, r7
   1a2a0:	ble	1a30c <ftello64@plt+0x8ccc>
   1a2a4:	ldr	r1, [r4, #4]
   1a2a8:	cmp	r1, r8
   1a2ac:	ble	1a2e0 <ftello64@plt+0x8ca0>
   1a2b0:	ldr	r2, [r6, #8]
   1a2b4:	ldr	r2, [r2, r7, lsl #2]
   1a2b8:	ldr	r1, [r4, #8]
   1a2bc:	ldr	r1, [r1, r8, lsl #2]
   1a2c0:	cmp	r2, r1
   1a2c4:	bgt	1a284 <ftello64@plt+0x8c44>
   1a2c8:	cmp	r2, r1
   1a2cc:	addeq	r8, r8, #1
   1a2d0:	add	r7, r7, #1
   1a2d4:	ldr	r1, [r5, #8]
   1a2d8:	str	r2, [r1, r3, lsl #2]
   1a2dc:	b	1a290 <ftello64@plt+0x8c50>
   1a2e0:	ldr	r0, [r5, #8]
   1a2e4:	sub	r2, r2, r7
   1a2e8:	ldr	r1, [r6, #8]
   1a2ec:	lsl	r2, r2, #2
   1a2f0:	add	r1, r1, r7, lsl #2
   1a2f4:	add	r0, r0, r3, lsl #2
   1a2f8:	bl	1131c <memcpy@plt>
   1a2fc:	ldr	r3, [r6, #4]
   1a300:	sub	r7, r3, r7
   1a304:	add	r9, r9, r7
   1a308:	b	1a318 <ftello64@plt+0x8cd8>
   1a30c:	ldr	r2, [r4, #4]
   1a310:	cmp	r2, r8
   1a314:	bgt	1a324 <ftello64@plt+0x8ce4>
   1a318:	str	r9, [r5, #4]
   1a31c:	mov	r0, #0
   1a320:	b	1a214 <ftello64@plt+0x8bd4>
   1a324:	ldr	r0, [r5, #8]
   1a328:	sub	r2, r2, r8
   1a32c:	ldr	r1, [r4, #8]
   1a330:	lsl	r2, r2, #2
   1a334:	add	r1, r1, r8, lsl #2
   1a338:	add	r0, r0, r3, lsl #2
   1a33c:	bl	1131c <memcpy@plt>
   1a340:	ldr	r3, [r4, #4]
   1a344:	sub	r8, r3, r8
   1a348:	add	r9, r9, r8
   1a34c:	b	1a318 <ftello64@plt+0x8cd8>
   1a350:	mov	r0, #12
   1a354:	b	1a214 <ftello64@plt+0x8bd4>
   1a358:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1a35c:	strd	r6, [sp, #8]
   1a360:	strd	r8, [sp, #16]
   1a364:	strd	sl, [sp, #24]
   1a368:	str	lr, [sp, #32]
   1a36c:	sub	sp, sp, #92	; 0x5c
   1a370:	mov	r5, r0
   1a374:	ldr	r4, [r0, #28]
   1a378:	ldr	r6, [r0, #36]	; 0x24
   1a37c:	ldr	r3, [r0, #48]	; 0x30
   1a380:	cmp	r6, r3
   1a384:	movge	r6, r3
   1a388:	ldrb	r3, [r0, #74]	; 0x4a
   1a38c:	cmp	r3, #0
   1a390:	bne	1a3a0 <ftello64@plt+0x8d60>
   1a394:	ldr	r3, [r0, #64]	; 0x40
   1a398:	cmp	r3, #0
   1a39c:	beq	1a3d4 <ftello64@plt+0x8d94>
   1a3a0:	ldr	r7, [r5, #32]
   1a3a4:	cmp	r4, r6
   1a3a8:	blt	1a500 <ftello64@plt+0x8ec0>
   1a3ac:	str	r4, [r5, #28]
   1a3b0:	str	r7, [r5, #32]
   1a3b4:	mov	r0, #0
   1a3b8:	add	sp, sp, #92	; 0x5c
   1a3bc:	ldrd	r4, [sp]
   1a3c0:	ldrd	r6, [sp, #8]
   1a3c4:	ldrd	r8, [sp, #16]
   1a3c8:	ldrd	sl, [sp, #24]
   1a3cc:	add	sp, sp, #32
   1a3d0:	pop	{pc}		; (ldr pc, [sp], #4)
   1a3d4:	ldrb	r3, [r0, #76]	; 0x4c
   1a3d8:	cmp	r3, #0
   1a3dc:	bne	1a3a0 <ftello64@plt+0x8d60>
   1a3e0:	cmp	r4, r6
   1a3e4:	bge	1a660 <ftello64@plt+0x9020>
   1a3e8:	add	r3, r0, #16
   1a3ec:	str	r3, [sp, #4]
   1a3f0:	mvn	r7, #0
   1a3f4:	b	1a4ac <ftello64@plt+0x8e6c>
   1a3f8:	ldr	r0, [sp, #4]
   1a3fc:	ldrd	r2, [r0]
   1a400:	strd	r2, [sp, #80]	; 0x50
   1a404:	mov	r9, r4
   1a408:	add	r1, r8, r4
   1a40c:	mov	r3, r0
   1a410:	sub	r2, r6, r4
   1a414:	add	r1, sl, r1
   1a418:	add	r0, sp, #12
   1a41c:	bl	2823c <ftello64@plt+0x16bfc>
   1a420:	mov	r8, r0
   1a424:	sub	r3, r0, #1
   1a428:	cmn	r3, #4
   1a42c:	bhi	1a5fc <ftello64@plt+0x8fbc>
   1a430:	ldr	sl, [sp, #12]
   1a434:	mov	r0, sl
   1a438:	bl	11604 <towupper@plt>
   1a43c:	mov	fp, r0
   1a440:	cmp	sl, r0
   1a444:	beq	1a5d8 <ftello64@plt+0x8f98>
   1a448:	add	r2, sp, #80	; 0x50
   1a44c:	mov	r1, r0
   1a450:	add	r0, sp, #16
   1a454:	bl	11280 <wcrtomb@plt>
   1a458:	cmp	r8, r0
   1a45c:	bne	1a4fc <ftello64@plt+0x8ebc>
   1a460:	ldr	r0, [r5, #4]
   1a464:	mov	r2, r8
   1a468:	add	r1, sp, #16
   1a46c:	add	r0, r0, r4
   1a470:	bl	1131c <memcpy@plt>
   1a474:	add	r4, r4, #1
   1a478:	ldr	r3, [r5, #8]
   1a47c:	str	fp, [r3, r9, lsl #2]
   1a480:	add	r9, r9, r8
   1a484:	cmp	r4, r9
   1a488:	bge	1a4a4 <ftello64@plt+0x8e64>
   1a48c:	ldr	r3, [r5, #8]
   1a490:	str	r7, [r3, r4, lsl #2]
   1a494:	add	r4, r4, #1
   1a498:	cmp	r9, r4
   1a49c:	bne	1a48c <ftello64@plt+0x8e4c>
   1a4a0:	mov	r4, r9
   1a4a4:	cmp	r6, r4
   1a4a8:	ble	1a660 <ftello64@plt+0x9020>
   1a4ac:	ldr	sl, [r5]
   1a4b0:	ldr	r8, [r5, #24]
   1a4b4:	add	r3, sl, r8
   1a4b8:	ldrb	fp, [r3, r4]
   1a4bc:	bics	r3, fp, #127	; 0x7f
   1a4c0:	bne	1a3f8 <ftello64@plt+0x8db8>
   1a4c4:	ldr	r0, [sp, #4]
   1a4c8:	bl	11340 <mbsinit@plt>
   1a4cc:	cmp	r0, #0
   1a4d0:	beq	1a3f8 <ftello64@plt+0x8db8>
   1a4d4:	mov	r0, fp
   1a4d8:	bl	11604 <towupper@plt>
   1a4dc:	bics	r3, r0, #127	; 0x7f
   1a4e0:	bne	1a3f8 <ftello64@plt+0x8db8>
   1a4e4:	ldr	r3, [r5, #4]
   1a4e8:	strb	r0, [r3, r4]
   1a4ec:	ldr	r3, [r5, #8]
   1a4f0:	str	r0, [r3, r4, lsl #2]
   1a4f4:	add	r4, r4, #1
   1a4f8:	b	1a4a4 <ftello64@plt+0x8e64>
   1a4fc:	mov	r7, r4
   1a500:	sub	r2, r6, r4
   1a504:	ldrd	r0, [r5, #16]
   1a508:	strd	r0, [sp, #80]	; 0x50
   1a50c:	ldr	r3, [r5, #64]	; 0x40
   1a510:	cmp	r3, #0
   1a514:	bne	1a670 <ftello64@plt+0x9030>
   1a518:	ldr	r3, [r5, #24]
   1a51c:	add	r3, r7, r3
   1a520:	ldr	r1, [r5]
   1a524:	add	r3, r1, r3
   1a528:	str	r3, [sp, #4]
   1a52c:	add	r3, r5, #16
   1a530:	ldr	r1, [sp, #4]
   1a534:	add	r0, sp, #12
   1a538:	bl	2823c <ftello64@plt+0x16bfc>
   1a53c:	mov	r8, r0
   1a540:	sub	fp, r0, #1
   1a544:	cmn	fp, #4
   1a548:	bhi	1a858 <ftello64@plt+0x9218>
   1a54c:	ldr	sl, [sp, #12]
   1a550:	mov	r0, sl
   1a554:	bl	11604 <towupper@plt>
   1a558:	mov	r9, r0
   1a55c:	cmp	sl, r0
   1a560:	beq	1a818 <ftello64@plt+0x91d8>
   1a564:	add	r2, sp, #80	; 0x50
   1a568:	mov	r1, r0
   1a56c:	add	r0, sp, #16
   1a570:	bl	11280 <wcrtomb@plt>
   1a574:	mov	sl, r0
   1a578:	cmp	r8, r0
   1a57c:	bne	1a6d0 <ftello64@plt+0x9090>
   1a580:	ldr	r0, [r5, #4]
   1a584:	mov	r2, sl
   1a588:	add	r1, sp, #16
   1a58c:	add	r0, r0, r4
   1a590:	bl	1131c <memcpy@plt>
   1a594:	ldrb	r3, [r5, #76]	; 0x4c
   1a598:	cmp	r3, #0
   1a59c:	bne	1a830 <ftello64@plt+0x91f0>
   1a5a0:	add	r7, r7, r8
   1a5a4:	add	r3, r4, #1
   1a5a8:	ldr	r2, [r5, #8]
   1a5ac:	str	r9, [r2, r4, lsl #2]
   1a5b0:	add	r4, r4, r8
   1a5b4:	cmp	r3, r4
   1a5b8:	bge	1a8d4 <ftello64@plt+0x9294>
   1a5bc:	mvn	r1, #0
   1a5c0:	ldr	r2, [r5, #8]
   1a5c4:	str	r1, [r2, r3, lsl #2]
   1a5c8:	add	r3, r3, #1
   1a5cc:	cmp	r4, r3
   1a5d0:	bne	1a5c0 <ftello64@plt+0x8f80>
   1a5d4:	b	1a3a4 <ftello64@plt+0x8d64>
   1a5d8:	ldr	r0, [r5, #4]
   1a5dc:	ldr	r3, [r5, #24]
   1a5e0:	add	r3, r4, r3
   1a5e4:	ldr	r1, [r5]
   1a5e8:	mov	r2, r8
   1a5ec:	add	r1, r1, r3
   1a5f0:	add	r0, r0, r4
   1a5f4:	bl	1131c <memcpy@plt>
   1a5f8:	b	1a474 <ftello64@plt+0x8e34>
   1a5fc:	cmn	r3, #3
   1a600:	bhi	1a62c <ftello64@plt+0x8fec>
   1a604:	ldr	r2, [r5, #36]	; 0x24
   1a608:	ldr	r3, [r5, #48]	; 0x30
   1a60c:	cmp	r2, r3
   1a610:	blt	1a658 <ftello64@plt+0x9018>
   1a614:	ldr	r3, [r5, #4]
   1a618:	strb	fp, [r3, r4]
   1a61c:	add	r4, r4, #1
   1a620:	ldr	r3, [r5, #8]
   1a624:	str	fp, [r3, r9, lsl #2]
   1a628:	b	1a4a4 <ftello64@plt+0x8e64>
   1a62c:	ldr	r3, [r5, #4]
   1a630:	strb	fp, [r3, r4]
   1a634:	add	r4, r4, #1
   1a638:	ldr	r3, [r5, #8]
   1a63c:	str	fp, [r3, r9, lsl #2]
   1a640:	cmn	r0, #1
   1a644:	bne	1a4a4 <ftello64@plt+0x8e64>
   1a648:	ldrd	r2, [sp, #80]	; 0x50
   1a64c:	ldr	r1, [sp, #4]
   1a650:	strd	r2, [r1]
   1a654:	b	1a4a4 <ftello64@plt+0x8e64>
   1a658:	ldrd	r2, [sp, #80]	; 0x50
   1a65c:	strd	r2, [r5, #16]
   1a660:	str	r4, [r5, #28]
   1a664:	str	r4, [r5, #32]
   1a668:	mov	r0, #0
   1a66c:	b	1a3b8 <ftello64@plt+0x8d78>
   1a670:	ldr	lr, [r5, #80]	; 0x50
   1a674:	cmp	r2, #0
   1a678:	cmpgt	lr, #0
   1a67c:	ble	1a6c4 <ftello64@plt+0x9084>
   1a680:	ldr	r8, [r5]
   1a684:	ldr	ip, [r5, #24]
   1a688:	add	ip, r7, ip
   1a68c:	add	r1, r8, ip
   1a690:	add	r0, sp, #16
   1a694:	cmp	lr, r2
   1a698:	movge	lr, r2
   1a69c:	mov	r8, r1
   1a6a0:	ldrb	ip, [r1], #1
   1a6a4:	ldrb	ip, [r3, ip]
   1a6a8:	strb	ip, [r0], #1
   1a6ac:	sub	ip, r1, r8
   1a6b0:	cmp	lr, ip
   1a6b4:	bgt	1a6a0 <ftello64@plt+0x9060>
   1a6b8:	add	r3, sp, #16
   1a6bc:	str	r3, [sp, #4]
   1a6c0:	b	1a52c <ftello64@plt+0x8eec>
   1a6c4:	add	r3, sp, #16
   1a6c8:	str	r3, [sp, #4]
   1a6cc:	b	1a52c <ftello64@plt+0x8eec>
   1a6d0:	cmn	r0, #1
   1a6d4:	beq	1a800 <ftello64@plt+0x91c0>
   1a6d8:	mov	r6, r4
   1a6dc:	add	r3, r4, r0
   1a6e0:	str	r3, [sp, #4]
   1a6e4:	ldr	r0, [r5, #36]	; 0x24
   1a6e8:	cmp	r3, r0
   1a6ec:	bls	1a6fc <ftello64@plt+0x90bc>
   1a6f0:	ldrd	r2, [sp, #80]	; 0x50
   1a6f4:	strd	r2, [r5, #16]
   1a6f8:	b	1a3ac <ftello64@plt+0x8d6c>
   1a6fc:	ldr	r3, [r5, #12]
   1a700:	cmp	r3, #0
   1a704:	beq	1a7e4 <ftello64@plt+0x91a4>
   1a708:	ldrb	r3, [r5, #76]	; 0x4c
   1a70c:	cmp	r3, #0
   1a710:	bne	1a738 <ftello64@plt+0x90f8>
   1a714:	cmp	r6, #0
   1a718:	beq	1a730 <ftello64@plt+0x90f0>
   1a71c:	ldr	r2, [r5, #12]
   1a720:	str	r3, [r2, r3, lsl #2]
   1a724:	add	r3, r3, #1
   1a728:	cmp	r6, r3
   1a72c:	bne	1a71c <ftello64@plt+0x90dc>
   1a730:	mov	r3, #1
   1a734:	strb	r3, [r5, #76]	; 0x4c
   1a738:	ldr	r0, [r5, #4]
   1a73c:	mov	r2, sl
   1a740:	add	r1, sp, #16
   1a744:	add	r0, r0, r6
   1a748:	bl	1131c <memcpy@plt>
   1a74c:	lsl	r3, r6, #2
   1a750:	ldr	r2, [r5, #8]
   1a754:	str	r9, [r2, r6, lsl #2]
   1a758:	ldr	r2, [r5, #12]
   1a75c:	str	r7, [r2, r6, lsl #2]
   1a760:	cmp	sl, #1
   1a764:	bls	1a7a4 <ftello64@plt+0x9164>
   1a768:	add	r3, r3, #4
   1a76c:	mov	r2, #1
   1a770:	mvn	r0, #0
   1a774:	cmp	r2, r8
   1a778:	movcc	r1, r2
   1a77c:	movcs	r1, fp
   1a780:	ldr	ip, [r5, #12]
   1a784:	add	r1, r7, r1
   1a788:	str	r1, [ip, r3]
   1a78c:	ldr	r1, [r5, #8]
   1a790:	str	r0, [r1, r3]
   1a794:	add	r2, r2, #1
   1a798:	add	r3, r3, #4
   1a79c:	cmp	r2, sl
   1a7a0:	bne	1a774 <ftello64@plt+0x9134>
   1a7a4:	sub	sl, sl, r8
   1a7a8:	ldr	r6, [r5, #48]	; 0x30
   1a7ac:	add	r6, sl, r6
   1a7b0:	str	r6, [r5, #48]	; 0x30
   1a7b4:	ldr	r3, [r5, #52]	; 0x34
   1a7b8:	cmp	r3, r7
   1a7bc:	ble	1a7cc <ftello64@plt+0x918c>
   1a7c0:	ldr	r3, [r5, #56]	; 0x38
   1a7c4:	add	sl, r3, sl
   1a7c8:	str	sl, [r5, #56]	; 0x38
   1a7cc:	ldr	r3, [r5, #36]	; 0x24
   1a7d0:	cmp	r6, r3
   1a7d4:	movge	r6, r3
   1a7d8:	ldr	r4, [sp, #4]
   1a7dc:	add	r7, r7, r8
   1a7e0:	b	1a3a4 <ftello64@plt+0x8d64>
   1a7e4:	lsl	r0, r0, #2
   1a7e8:	bl	27cf0 <ftello64@plt+0x166b0>
   1a7ec:	str	r0, [r5, #12]
   1a7f0:	cmp	r0, #0
   1a7f4:	moveq	r0, #12
   1a7f8:	bne	1a708 <ftello64@plt+0x90c8>
   1a7fc:	b	1a3b8 <ftello64@plt+0x8d78>
   1a800:	ldr	r0, [r5, #4]
   1a804:	mov	r2, r8
   1a808:	ldr	r1, [sp, #4]
   1a80c:	add	r0, r0, r4
   1a810:	bl	1131c <memcpy@plt>
   1a814:	b	1a594 <ftello64@plt+0x8f54>
   1a818:	ldr	r0, [r5, #4]
   1a81c:	mov	r2, r8
   1a820:	ldr	r1, [sp, #4]
   1a824:	add	r0, r0, r4
   1a828:	bl	1131c <memcpy@plt>
   1a82c:	b	1a594 <ftello64@plt+0x8f54>
   1a830:	lsl	r2, r4, #2
   1a834:	mov	r3, r7
   1a838:	add	r0, r8, r7
   1a83c:	ldr	r1, [r5, #12]
   1a840:	str	r3, [r1, r2]
   1a844:	add	r2, r2, #4
   1a848:	add	r3, r3, #1
   1a84c:	cmp	r3, r0
   1a850:	bne	1a83c <ftello64@plt+0x91fc>
   1a854:	b	1a5a0 <ftello64@plt+0x8f60>
   1a858:	cmn	fp, #3
   1a85c:	bhi	1a870 <ftello64@plt+0x9230>
   1a860:	ldr	r2, [r5, #36]	; 0x24
   1a864:	ldr	r3, [r5, #48]	; 0x30
   1a868:	cmp	r2, r3
   1a86c:	blt	1a8c8 <ftello64@plt+0x9288>
   1a870:	ldr	r3, [r5]
   1a874:	ldr	r2, [r5, #24]
   1a878:	add	r3, r3, r7
   1a87c:	ldrb	r3, [r3, r2]
   1a880:	ldr	r2, [r5, #64]	; 0x40
   1a884:	cmp	r2, #0
   1a888:	ldrbne	r3, [r2, r3]
   1a88c:	mov	r1, r4
   1a890:	ldr	r2, [r5, #4]
   1a894:	strb	r3, [r2, r4]
   1a898:	ldrb	r2, [r5, #76]	; 0x4c
   1a89c:	cmp	r2, #0
   1a8a0:	ldrne	r2, [r5, #12]
   1a8a4:	strne	r7, [r2, r4, lsl #2]
   1a8a8:	add	r7, r7, #1
   1a8ac:	add	r4, r4, #1
   1a8b0:	ldr	r2, [r5, #8]
   1a8b4:	str	r3, [r2, r1, lsl #2]
   1a8b8:	cmn	r8, #1
   1a8bc:	ldrdeq	r2, [sp, #80]	; 0x50
   1a8c0:	strdeq	r2, [r5, #16]
   1a8c4:	b	1a3a4 <ftello64@plt+0x8d64>
   1a8c8:	ldrd	r2, [sp, #80]	; 0x50
   1a8cc:	strd	r2, [r5, #16]
   1a8d0:	b	1a3ac <ftello64@plt+0x8d6c>
   1a8d4:	mov	r4, r3
   1a8d8:	b	1a3a4 <ftello64@plt+0x8d64>
   1a8dc:	strd	r4, [sp, #-16]!
   1a8e0:	str	r6, [sp, #8]
   1a8e4:	str	lr, [sp, #12]
   1a8e8:	mov	r5, r0
   1a8ec:	ldr	r6, [r0, #36]	; 0x24
   1a8f0:	ldr	r3, [r0, #48]	; 0x30
   1a8f4:	cmp	r6, r3
   1a8f8:	movge	r6, r3
   1a8fc:	ldr	r4, [r0, #28]
   1a900:	cmp	r6, r4
   1a904:	ble	1a95c <ftello64@plt+0x931c>
   1a908:	bl	11478 <__ctype_toupper_loc@plt>
   1a90c:	ldr	r3, [r5]
   1a910:	ldr	r2, [r5, #24]
   1a914:	add	r3, r3, r4
   1a918:	ldrb	r3, [r3, r2]
   1a91c:	ldr	r2, [r5, #64]	; 0x40
   1a920:	cmp	r2, #0
   1a924:	ldrbne	r3, [r2, r3]
   1a928:	ldr	r2, [r5, #4]
   1a92c:	ldr	r1, [r0]
   1a930:	ldr	r3, [r1, r3, lsl #2]
   1a934:	strb	r3, [r2, r4]
   1a938:	add	r4, r4, #1
   1a93c:	cmp	r6, r4
   1a940:	bne	1a90c <ftello64@plt+0x92cc>
   1a944:	str	r6, [r5, #28]
   1a948:	str	r6, [r5, #32]
   1a94c:	ldrd	r4, [sp]
   1a950:	ldr	r6, [sp, #8]
   1a954:	add	sp, sp, #12
   1a958:	pop	{pc}		; (ldr pc, [sp], #4)
   1a95c:	mov	r6, r4
   1a960:	b	1a944 <ftello64@plt+0x9304>
   1a964:	strd	r4, [sp, #-16]!
   1a968:	str	r6, [sp, #8]
   1a96c:	str	lr, [sp, #12]
   1a970:	ldr	r3, [r0, #36]	; 0x24
   1a974:	cmn	r3, #-536870910	; 0xe0000002
   1a978:	bhi	1aa40 <ftello64@plt+0x9400>
   1a97c:	mov	r4, r0
   1a980:	lsl	r3, r3, #1
   1a984:	ldr	r2, [r0, #48]	; 0x30
   1a988:	cmp	r3, r2
   1a98c:	movge	r3, r2
   1a990:	cmp	r3, r1
   1a994:	movge	r1, r3
   1a998:	bl	196f4 <ftello64@plt+0x80b4>
   1a99c:	subs	r5, r0, #0
   1a9a0:	bne	1a9f0 <ftello64@plt+0x93b0>
   1a9a4:	ldr	r0, [r4, #100]	; 0x64
   1a9a8:	cmp	r0, #0
   1a9ac:	beq	1a9cc <ftello64@plt+0x938c>
   1a9b0:	ldr	r1, [r4, #36]	; 0x24
   1a9b4:	add	r1, r1, #1
   1a9b8:	lsl	r1, r1, #2
   1a9bc:	bl	27d2c <ftello64@plt+0x166ec>
   1a9c0:	cmp	r0, #0
   1a9c4:	beq	1aa48 <ftello64@plt+0x9408>
   1a9c8:	str	r0, [r4, #100]	; 0x64
   1a9cc:	ldrb	r3, [r4, #72]	; 0x48
   1a9d0:	cmp	r3, #0
   1a9d4:	beq	1aa10 <ftello64@plt+0x93d0>
   1a9d8:	ldr	r3, [r4, #80]	; 0x50
   1a9dc:	cmp	r3, #1
   1a9e0:	ble	1aa04 <ftello64@plt+0x93c4>
   1a9e4:	mov	r0, r4
   1a9e8:	bl	1a358 <ftello64@plt+0x8d18>
   1a9ec:	mov	r5, r0
   1a9f0:	mov	r0, r5
   1a9f4:	ldrd	r4, [sp]
   1a9f8:	ldr	r6, [sp, #8]
   1a9fc:	add	sp, sp, #12
   1aa00:	pop	{pc}		; (ldr pc, [sp], #4)
   1aa04:	mov	r0, r4
   1aa08:	bl	1a8dc <ftello64@plt+0x929c>
   1aa0c:	b	1a9f0 <ftello64@plt+0x93b0>
   1aa10:	ldr	r3, [r4, #80]	; 0x50
   1aa14:	cmp	r3, #1
   1aa18:	bgt	1aa34 <ftello64@plt+0x93f4>
   1aa1c:	ldr	r3, [r4, #64]	; 0x40
   1aa20:	cmp	r3, #0
   1aa24:	beq	1a9f0 <ftello64@plt+0x93b0>
   1aa28:	mov	r0, r4
   1aa2c:	bl	18a7c <ftello64@plt+0x743c>
   1aa30:	b	1a9f0 <ftello64@plt+0x93b0>
   1aa34:	mov	r0, r4
   1aa38:	bl	19dc0 <ftello64@plt+0x8780>
   1aa3c:	b	1a9f0 <ftello64@plt+0x93b0>
   1aa40:	mov	r5, #12
   1aa44:	b	1a9f0 <ftello64@plt+0x93b0>
   1aa48:	mov	r5, #12
   1aa4c:	b	1a9f0 <ftello64@plt+0x93b0>
   1aa50:	ldr	r3, [r1, #40]	; 0x28
   1aa54:	ldr	ip, [r1, #56]	; 0x38
   1aa58:	cmp	ip, r3
   1aa5c:	ble	1acf4 <ftello64@plt+0x96b4>
   1aa60:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1aa64:	strd	r6, [sp, #8]
   1aa68:	str	r8, [sp, #16]
   1aa6c:	str	lr, [sp, #20]
   1aa70:	sub	sp, sp, #8
   1aa74:	ldr	ip, [r1, #4]
   1aa78:	ldrb	r6, [ip, r3]
   1aa7c:	strb	r6, [r0]
   1aa80:	ldrb	r3, [r0, #6]
   1aa84:	and	r3, r3, #191	; 0xbf
   1aa88:	bfc	r3, #5, #1
   1aa8c:	strb	r3, [r0, #6]
   1aa90:	ldr	r3, [r1, #80]	; 0x50
   1aa94:	cmp	r3, #1
   1aa98:	ble	1aabc <ftello64@plt+0x947c>
   1aa9c:	ldr	ip, [r1, #40]	; 0x28
   1aaa0:	ldr	lr, [r1, #28]
   1aaa4:	cmp	ip, lr
   1aaa8:	beq	1aabc <ftello64@plt+0x947c>
   1aaac:	ldr	lr, [r1, #8]
   1aab0:	ldr	ip, [lr, ip, lsl #2]
   1aab4:	cmn	ip, #1
   1aab8:	beq	1ad04 <ftello64@plt+0x96c4>
   1aabc:	mov	r7, r2
   1aac0:	mov	r4, r1
   1aac4:	mov	r5, r0
   1aac8:	cmp	r6, #92	; 0x5c
   1aacc:	beq	1ad20 <ftello64@plt+0x96e0>
   1aad0:	mov	r3, #1
   1aad4:	strb	r3, [r0, #4]
   1aad8:	ldr	r3, [r1, #80]	; 0x50
   1aadc:	cmp	r3, #1
   1aae0:	ble	1b204 <ftello64@plt+0x9bc4>
   1aae4:	ldr	r1, [r1, #40]	; 0x28
   1aae8:	mov	r0, r4
   1aaec:	bl	18a60 <ftello64@plt+0x7420>
   1aaf0:	mov	r8, r0
   1aaf4:	bl	114f0 <iswalnum@plt>
   1aaf8:	adds	r0, r0, #0
   1aafc:	movne	r0, #1
   1ab00:	cmp	r8, #95	; 0x5f
   1ab04:	orreq	r0, r0, #1
   1ab08:	ldrb	r3, [r5, #6]
   1ab0c:	bfi	r3, r0, #6, #1
   1ab10:	strb	r3, [r5, #6]
   1ab14:	sub	r3, r6, #10
   1ab18:	cmp	r3, #115	; 0x73
   1ab1c:	ldrls	pc, [pc, r3, lsl #2]
   1ab20:	b	1b41c <ftello64@plt+0x9ddc>
   1ab24:	andeq	fp, r1, r0, lsr r2
   1ab28:	andeq	fp, r1, ip, lsl r4
   1ab2c:	andeq	fp, r1, ip, lsl r4
   1ab30:	andeq	fp, r1, ip, lsl r4
   1ab34:	andeq	fp, r1, ip, lsl r4
   1ab38:	andeq	fp, r1, ip, lsl r4
   1ab3c:	andeq	fp, r1, ip, lsl r4
   1ab40:	andeq	fp, r1, ip, lsl r4
   1ab44:	andeq	fp, r1, ip, lsl r4
   1ab48:	andeq	fp, r1, ip, lsl r4
   1ab4c:	andeq	fp, r1, ip, lsl r4
   1ab50:	andeq	fp, r1, ip, lsl r4
   1ab54:	andeq	fp, r1, ip, lsl r4
   1ab58:	andeq	fp, r1, ip, lsl r4
   1ab5c:	andeq	fp, r1, ip, lsl r4
   1ab60:	andeq	fp, r1, ip, lsl r4
   1ab64:	andeq	fp, r1, ip, lsl r4
   1ab68:	andeq	fp, r1, ip, lsl r4
   1ab6c:	andeq	fp, r1, ip, lsl r4
   1ab70:	andeq	fp, r1, ip, lsl r4
   1ab74:	andeq	fp, r1, ip, lsl r4
   1ab78:	andeq	fp, r1, ip, lsl r4
   1ab7c:	andeq	fp, r1, ip, lsl r4
   1ab80:	andeq	fp, r1, ip, lsl r4
   1ab84:	andeq	fp, r1, ip, lsl r4
   1ab88:	andeq	fp, r1, ip, lsl r4
   1ab8c:	andeq	fp, r1, r4, lsr #7
   1ab90:	andeq	fp, r1, ip, lsl r4
   1ab94:	andeq	fp, r1, ip, lsl r4
   1ab98:	andeq	fp, r1, ip, lsl r4
   1ab9c:	strdeq	fp, [r1], -r0
   1aba0:	andeq	fp, r1, ip, lsl #6
   1aba4:	andeq	fp, r1, r8, ror #4
   1aba8:	andeq	fp, r1, r8, ror r2
   1abac:	andeq	fp, r1, ip, lsl r4
   1abb0:	andeq	fp, r1, ip, lsl r4
   1abb4:	andeq	fp, r1, r8, lsr r3
   1abb8:	andeq	fp, r1, ip, lsl r4
   1abbc:	andeq	fp, r1, ip, lsl r4
   1abc0:	andeq	fp, r1, ip, lsl r4
   1abc4:	andeq	fp, r1, ip, lsl r4
   1abc8:	andeq	fp, r1, ip, lsl r4
   1abcc:	andeq	fp, r1, ip, lsl r4
   1abd0:	andeq	fp, r1, ip, lsl r4
   1abd4:	andeq	fp, r1, ip, lsl r4
   1abd8:	andeq	fp, r1, ip, lsl r4
   1abdc:	andeq	fp, r1, ip, lsl r4
   1abe0:	andeq	fp, r1, ip, lsl r4
   1abe4:	andeq	fp, r1, ip, lsl r4
   1abe8:	andeq	fp, r1, ip, lsl r4
   1abec:	andeq	fp, r1, ip, lsl r4
   1abf0:	andeq	fp, r1, ip, lsl r4
   1abf4:	andeq	fp, r1, ip, lsl r4
   1abf8:	muleq	r1, r8, r2
   1abfc:	andeq	fp, r1, ip, lsl r4
   1ac00:	andeq	fp, r1, ip, lsl r4
   1ac04:	andeq	fp, r1, ip, lsl r4
   1ac08:	andeq	fp, r1, ip, lsl r4
   1ac0c:	andeq	fp, r1, ip, lsl r4
   1ac10:	andeq	fp, r1, ip, lsl r4
   1ac14:	andeq	fp, r1, ip, lsl r4
   1ac18:	andeq	fp, r1, ip, lsl r4
   1ac1c:	andeq	fp, r1, ip, lsl r4
   1ac20:	andeq	fp, r1, ip, lsl r4
   1ac24:	andeq	fp, r1, ip, lsl r4
   1ac28:	andeq	fp, r1, ip, lsl r4
   1ac2c:	andeq	fp, r1, ip, lsl r4
   1ac30:	andeq	fp, r1, ip, lsl r4
   1ac34:	andeq	fp, r1, ip, lsl r4
   1ac38:	andeq	fp, r1, ip, lsl r4
   1ac3c:	andeq	fp, r1, ip, lsl r4
   1ac40:	andeq	fp, r1, ip, lsl r4
   1ac44:	andeq	fp, r1, ip, lsl r4
   1ac48:	andeq	fp, r1, ip, lsl r4
   1ac4c:	andeq	fp, r1, ip, lsl r4
   1ac50:	andeq	fp, r1, ip, lsl r4
   1ac54:	andeq	fp, r1, ip, lsl r4
   1ac58:	andeq	fp, r1, ip, lsl r4
   1ac5c:	andeq	fp, r1, ip, lsl r4
   1ac60:	andeq	fp, r1, ip, lsl r4
   1ac64:	andeq	fp, r1, ip, lsl r4
   1ac68:	andeq	fp, r1, r8, lsr #6
   1ac6c:	andeq	fp, r1, ip, lsl r4
   1ac70:	andeq	fp, r1, ip, lsl r4
   1ac74:	andeq	fp, r1, r8, asr #6
   1ac78:	andeq	fp, r1, ip, lsl r4
   1ac7c:	andeq	fp, r1, ip, lsl r4
   1ac80:	andeq	fp, r1, ip, lsl r4
   1ac84:	andeq	fp, r1, ip, lsl r4
   1ac88:	andeq	fp, r1, ip, lsl r4
   1ac8c:	andeq	fp, r1, ip, lsl r4
   1ac90:	andeq	fp, r1, ip, lsl r4
   1ac94:	andeq	fp, r1, ip, lsl r4
   1ac98:	andeq	fp, r1, ip, lsl r4
   1ac9c:	andeq	fp, r1, ip, lsl r4
   1aca0:	andeq	fp, r1, ip, lsl r4
   1aca4:	andeq	fp, r1, ip, lsl r4
   1aca8:	andeq	fp, r1, ip, lsl r4
   1acac:	andeq	fp, r1, ip, lsl r4
   1acb0:	andeq	fp, r1, ip, lsl r4
   1acb4:	andeq	fp, r1, ip, lsl r4
   1acb8:	andeq	fp, r1, ip, lsl r4
   1acbc:	andeq	fp, r1, ip, lsl r4
   1acc0:	andeq	fp, r1, ip, lsl r4
   1acc4:	andeq	fp, r1, ip, lsl r4
   1acc8:	andeq	fp, r1, ip, lsl r4
   1accc:	andeq	fp, r1, ip, lsl r4
   1acd0:	andeq	fp, r1, ip, lsl r4
   1acd4:	andeq	fp, r1, ip, lsl r4
   1acd8:	andeq	fp, r1, ip, lsl r4
   1acdc:	andeq	fp, r1, ip, lsl r4
   1ace0:	andeq	fp, r1, ip, lsl r4
   1ace4:	andeq	fp, r1, ip, lsl r4
   1ace8:			; <UNDEFINED> instruction: 0x0001b2b8
   1acec:	andeq	fp, r1, ip, asr #4
   1acf0:	ldrdeq	fp, [r1], -r4
   1acf4:	mov	r3, #2
   1acf8:	strb	r3, [r0, #4]
   1acfc:	mov	r0, #0
   1ad00:	bx	lr
   1ad04:	mov	r3, #1
   1ad08:	strb	r3, [r0, #4]
   1ad0c:	ldrb	r2, [r0, #6]
   1ad10:	orr	r2, r2, #32
   1ad14:	strb	r2, [r0, #6]
   1ad18:	mov	r0, r3
   1ad1c:	b	1ad40 <ftello64@plt+0x9700>
   1ad20:	ldr	r1, [r1, #40]	; 0x28
   1ad24:	add	r2, r1, #1
   1ad28:	ldr	r0, [r4, #48]	; 0x30
   1ad2c:	cmp	r2, r0
   1ad30:	blt	1ad58 <ftello64@plt+0x9718>
   1ad34:	mov	r3, #36	; 0x24
   1ad38:	strb	r3, [r5, #4]
   1ad3c:	mov	r0, #1
   1ad40:	add	sp, sp, #8
   1ad44:	ldrd	r4, [sp]
   1ad48:	ldrd	r6, [sp, #8]
   1ad4c:	ldr	r8, [sp, #16]
   1ad50:	add	sp, sp, #20
   1ad54:	pop	{pc}		; (ldr pc, [sp], #4)
   1ad58:	ldrb	r0, [r4, #75]	; 0x4b
   1ad5c:	cmp	r0, #0
   1ad60:	bne	1af24 <ftello64@plt+0x98e4>
   1ad64:	ldr	r3, [r4, #4]
   1ad68:	ldrb	r6, [r3, r2]
   1ad6c:	strb	r6, [r5]
   1ad70:	mov	r3, #1
   1ad74:	strb	r3, [r5, #4]
   1ad78:	ldr	r3, [r4, #80]	; 0x50
   1ad7c:	cmp	r3, #1
   1ad80:	ble	1afa0 <ftello64@plt+0x9960>
   1ad84:	ldr	r1, [r4, #40]	; 0x28
   1ad88:	add	r1, r1, #1
   1ad8c:	mov	r0, r4
   1ad90:	bl	18a60 <ftello64@plt+0x7420>
   1ad94:	mov	r4, r0
   1ad98:	bl	114f0 <iswalnum@plt>
   1ad9c:	adds	r0, r0, #0
   1ada0:	movne	r0, #1
   1ada4:	cmp	r4, #95	; 0x5f
   1ada8:	orreq	r0, r0, #1
   1adac:	ldrb	r3, [r5, #6]
   1adb0:	bfi	r3, r0, #6, #1
   1adb4:	strb	r3, [r5, #6]
   1adb8:	sub	r3, r6, #39	; 0x27
   1adbc:	cmp	r3, #86	; 0x56
   1adc0:	ldrls	pc, [pc, r3, lsl #2]
   1adc4:	b	1b414 <ftello64@plt+0x9dd4>
   1adc8:	andeq	fp, r1, r0, lsr r1
   1adcc:	andeq	fp, r1, r4, asr r1
   1add0:	andeq	fp, r1, r0, ror r1
   1add4:	andeq	fp, r1, r4, lsl r4
   1add8:	andeq	fp, r1, ip, lsl #3
   1addc:	andeq	fp, r1, r4, lsl r4
   1ade0:	andeq	fp, r1, r4, lsl r4
   1ade4:	andeq	fp, r1, r4, lsl r4
   1ade8:	andeq	fp, r1, r4, lsl r4
   1adec:	andeq	fp, r1, r4, lsl r4
   1adf0:	andeq	sl, r1, r8, ror #31
   1adf4:	andeq	sl, r1, r8, ror #31
   1adf8:	andeq	sl, r1, r8, ror #31
   1adfc:	andeq	sl, r1, r8, ror #31
   1ae00:	andeq	sl, r1, r8, ror #31
   1ae04:	andeq	sl, r1, r8, ror #31
   1ae08:	andeq	sl, r1, r8, ror #31
   1ae0c:	andeq	sl, r1, r8, ror #31
   1ae10:	andeq	sl, r1, r8, ror #31
   1ae14:	andeq	fp, r1, r4, lsl r4
   1ae18:	andeq	fp, r1, r4, lsl r4
   1ae1c:	andeq	fp, r1, ip
   1ae20:	andeq	fp, r1, r4, lsl r4
   1ae24:	andeq	fp, r1, r0, lsr r0
   1ae28:	andeq	fp, r1, ip, lsr #3
   1ae2c:	andeq	fp, r1, r4, lsl r4
   1ae30:	andeq	fp, r1, r4, lsl r4
   1ae34:	andeq	fp, r1, r8, ror r0
   1ae38:	andeq	fp, r1, r4, lsl r4
   1ae3c:	andeq	fp, r1, r4, lsl r4
   1ae40:	andeq	fp, r1, r4, lsl r4
   1ae44:	andeq	fp, r1, r4, lsl r4
   1ae48:	andeq	fp, r1, r4, lsl r4
   1ae4c:	andeq	fp, r1, r4, lsl r4
   1ae50:	andeq	fp, r1, r4, lsl r4
   1ae54:	andeq	fp, r1, r4, lsl r4
   1ae58:	andeq	fp, r1, r4, lsl r4
   1ae5c:	andeq	fp, r1, r4, lsl r4
   1ae60:	andeq	fp, r1, r4, lsl r4
   1ae64:	andeq	fp, r1, r4, lsl r4
   1ae68:	andeq	fp, r1, r4, lsl r4
   1ae6c:	andeq	fp, r1, r4, lsl r4
   1ae70:	andeq	fp, r1, r4, lsl r4
   1ae74:	andeq	fp, r1, r4, lsl r4
   1ae78:	strdeq	fp, [r1], -r0
   1ae7c:	andeq	fp, r1, r4, lsl r4
   1ae80:	andeq	fp, r1, r4, lsl r4
   1ae84:	andeq	fp, r1, r4, lsl r4
   1ae88:	strheq	fp, [r1], -r8
   1ae8c:	andeq	fp, r1, r4, lsl r4
   1ae90:	andeq	fp, r1, r4, lsl r4
   1ae94:	andeq	fp, r1, r4, lsl r4
   1ae98:	andeq	fp, r1, r4, lsl r4
   1ae9c:	andeq	fp, r1, r4, lsl r4
   1aea0:	andeq	fp, r1, r4, lsl r4
   1aea4:	andeq	fp, r1, r4, lsl r4
   1aea8:	andeq	fp, r1, r4, lsl r4
   1aeac:	andeq	fp, r1, ip, lsl #2
   1aeb0:	andeq	fp, r1, r4, lsl r4
   1aeb4:	andeq	fp, r1, r4, asr r0
   1aeb8:	andeq	fp, r1, r4, lsl r4
   1aebc:	andeq	fp, r1, r4, lsl r4
   1aec0:	andeq	fp, r1, r4, lsl r4
   1aec4:	andeq	fp, r1, r4, lsl r4
   1aec8:	andeq	fp, r1, r4, lsl r4
   1aecc:	andeq	fp, r1, r4, lsl r4
   1aed0:	andeq	fp, r1, r4, lsl r4
   1aed4:	andeq	fp, r1, r4, lsl r4
   1aed8:	andeq	fp, r1, r4, lsl r4
   1aedc:	andeq	fp, r1, r4, lsl r4
   1aee0:	andeq	fp, r1, r4, lsl r4
   1aee4:	andeq	fp, r1, r4, lsl r4
   1aee8:	andeq	fp, r1, r4, lsl r4
   1aeec:	andeq	fp, r1, r4, lsl r4
   1aef0:	andeq	fp, r1, r4, lsl r4
   1aef4:	andeq	fp, r1, r4, lsl r4
   1aef8:	ldrdeq	fp, [r1], -r4
   1aefc:	andeq	fp, r1, r4, lsl r4
   1af00:	andeq	fp, r1, r4, lsl r4
   1af04:	andeq	fp, r1, r4, lsl r4
   1af08:	muleq	r1, ip, r0
   1af0c:	andeq	fp, r1, r4, lsl r4
   1af10:	andeq	fp, r1, r4, lsl r4
   1af14:	andeq	fp, r1, r4, lsl r4
   1af18:	andeq	fp, r1, ip, asr #3
   1af1c:	andeq	sl, r1, ip, asr #31
   1af20:	andeq	fp, r1, r8, ror #3
   1af24:	cmp	r3, #1
   1af28:	ble	1af60 <ftello64@plt+0x9920>
   1af2c:	ldr	r3, [r4, #8]
   1af30:	lsl	ip, r2, #2
   1af34:	ldr	r0, [r3, r2, lsl #2]
   1af38:	cmn	r0, #1
   1af3c:	beq	1af94 <ftello64@plt+0x9954>
   1af40:	add	r1, r1, #2
   1af44:	ldr	r0, [r4, #28]
   1af48:	cmp	r0, r1
   1af4c:	beq	1af60 <ftello64@plt+0x9920>
   1af50:	add	r3, r3, ip
   1af54:	ldr	r3, [r3, #4]
   1af58:	cmn	r3, #1
   1af5c:	beq	1af94 <ftello64@plt+0x9954>
   1af60:	ldrb	r3, [r4, #76]	; 0x4c
   1af64:	cmp	r3, #0
   1af68:	beq	1b424 <ftello64@plt+0x9de4>
   1af6c:	ldr	r1, [r4, #12]
   1af70:	ldr	r3, [r4]
   1af74:	ldr	r0, [r1, r2, lsl #2]
   1af78:	ldr	r1, [r4, #24]
   1af7c:	add	r3, r3, r0
   1af80:	ldrb	r6, [r3, r1]
   1af84:	bics	r3, r6, #127	; 0x7f
   1af88:	ldrne	r3, [r4, #4]
   1af8c:	ldrbne	r6, [r3, r2]
   1af90:	b	1ad6c <ftello64@plt+0x972c>
   1af94:	ldr	r3, [r4, #4]
   1af98:	ldrb	r6, [r3, r2]
   1af9c:	b	1ad6c <ftello64@plt+0x972c>
   1afa0:	bl	114a8 <__ctype_b_loc@plt>
   1afa4:	ldr	r2, [r0]
   1afa8:	lsl	r3, r6, #1
   1afac:	ldrh	r3, [r2, r3]
   1afb0:	ubfx	r3, r3, #3, #1
   1afb4:	cmp	r6, #95	; 0x5f
   1afb8:	orreq	r3, r3, #1
   1afbc:	ldrb	r2, [r5, #6]
   1afc0:	bfi	r2, r3, #6, #1
   1afc4:	strb	r2, [r5, #6]
   1afc8:	b	1adb8 <ftello64@plt+0x9778>
   1afcc:	tst	r7, #33792	; 0x8400
   1afd0:	movne	r0, #2
   1afd4:	bne	1ad40 <ftello64@plt+0x9700>
   1afd8:	mov	r3, #10
   1afdc:	strb	r3, [r5, #4]
   1afe0:	mov	r0, #2
   1afe4:	b	1ad40 <ftello64@plt+0x9700>
   1afe8:	tst	r7, #16384	; 0x4000
   1afec:	movne	r0, #2
   1aff0:	bne	1ad40 <ftello64@plt+0x9700>
   1aff4:	mov	r3, #4
   1aff8:	strb	r3, [r5, #4]
   1affc:	sub	r6, r6, #49	; 0x31
   1b000:	str	r6, [r5]
   1b004:	mov	r0, #2
   1b008:	b	1ad40 <ftello64@plt+0x9700>
   1b00c:	tst	r7, #524288	; 0x80000
   1b010:	movne	r0, #2
   1b014:	bne	1ad40 <ftello64@plt+0x9700>
   1b018:	mov	r3, #12
   1b01c:	strb	r3, [r5, #4]
   1b020:	mov	r3, #6
   1b024:	str	r3, [r5]
   1b028:	mov	r0, #2
   1b02c:	b	1ad40 <ftello64@plt+0x9700>
   1b030:	tst	r7, #524288	; 0x80000
   1b034:	movne	r0, #2
   1b038:	bne	1ad40 <ftello64@plt+0x9700>
   1b03c:	mov	r3, #12
   1b040:	strb	r3, [r5, #4]
   1b044:	mov	r3, #9
   1b048:	str	r3, [r5]
   1b04c:	mov	r0, #2
   1b050:	b	1ad40 <ftello64@plt+0x9700>
   1b054:	tst	r7, #524288	; 0x80000
   1b058:	movne	r0, #2
   1b05c:	bne	1ad40 <ftello64@plt+0x9700>
   1b060:	mov	r3, #12
   1b064:	strb	r3, [r5, #4]
   1b068:	mov	r3, #256	; 0x100
   1b06c:	str	r3, [r5]
   1b070:	mov	r0, #2
   1b074:	b	1ad40 <ftello64@plt+0x9700>
   1b078:	tst	r7, #524288	; 0x80000
   1b07c:	movne	r0, #2
   1b080:	bne	1ad40 <ftello64@plt+0x9700>
   1b084:	mov	r3, #12
   1b088:	strb	r3, [r5, #4]
   1b08c:	mov	r3, #512	; 0x200
   1b090:	str	r3, [r5]
   1b094:	mov	r0, #2
   1b098:	b	1ad40 <ftello64@plt+0x9700>
   1b09c:	tst	r7, #524288	; 0x80000
   1b0a0:	movne	r0, #2
   1b0a4:	bne	1ad40 <ftello64@plt+0x9700>
   1b0a8:	mov	r3, #32
   1b0ac:	strb	r3, [r5, #4]
   1b0b0:	mov	r0, #2
   1b0b4:	b	1ad40 <ftello64@plt+0x9700>
   1b0b8:	tst	r7, #524288	; 0x80000
   1b0bc:	movne	r0, #2
   1b0c0:	bne	1ad40 <ftello64@plt+0x9700>
   1b0c4:	mov	r3, #33	; 0x21
   1b0c8:	strb	r3, [r5, #4]
   1b0cc:	mov	r0, #2
   1b0d0:	b	1ad40 <ftello64@plt+0x9700>
   1b0d4:	tst	r7, #524288	; 0x80000
   1b0d8:	movne	r0, #2
   1b0dc:	bne	1ad40 <ftello64@plt+0x9700>
   1b0e0:	mov	r3, #34	; 0x22
   1b0e4:	strb	r3, [r5, #4]
   1b0e8:	mov	r0, #2
   1b0ec:	b	1ad40 <ftello64@plt+0x9700>
   1b0f0:	tst	r7, #524288	; 0x80000
   1b0f4:	movne	r0, #2
   1b0f8:	bne	1ad40 <ftello64@plt+0x9700>
   1b0fc:	mov	r3, #35	; 0x23
   1b100:	strb	r3, [r5, #4]
   1b104:	mov	r0, #2
   1b108:	b	1ad40 <ftello64@plt+0x9700>
   1b10c:	tst	r7, #524288	; 0x80000
   1b110:	movne	r0, #2
   1b114:	bne	1ad40 <ftello64@plt+0x9700>
   1b118:	mov	r3, #12
   1b11c:	strb	r3, [r5, #4]
   1b120:	mov	r3, #64	; 0x40
   1b124:	str	r3, [r5]
   1b128:	mov	r0, #2
   1b12c:	b	1ad40 <ftello64@plt+0x9700>
   1b130:	tst	r7, #524288	; 0x80000
   1b134:	movne	r0, #2
   1b138:	bne	1ad40 <ftello64@plt+0x9700>
   1b13c:	mov	r3, #12
   1b140:	strb	r3, [r5, #4]
   1b144:	mov	r3, #128	; 0x80
   1b148:	str	r3, [r5]
   1b14c:	mov	r0, #2
   1b150:	b	1ad40 <ftello64@plt+0x9700>
   1b154:	tst	r7, #8192	; 0x2000
   1b158:	movne	r0, #2
   1b15c:	bne	1ad40 <ftello64@plt+0x9700>
   1b160:	mov	r3, #8
   1b164:	strb	r3, [r5, #4]
   1b168:	mov	r0, #2
   1b16c:	b	1ad40 <ftello64@plt+0x9700>
   1b170:	tst	r7, #8192	; 0x2000
   1b174:	movne	r0, #2
   1b178:	bne	1ad40 <ftello64@plt+0x9700>
   1b17c:	mov	r3, #9
   1b180:	strb	r3, [r5, #4]
   1b184:	mov	r0, #2
   1b188:	b	1ad40 <ftello64@plt+0x9700>
   1b18c:	movw	r2, #1026	; 0x402
   1b190:	and	r2, r7, r2
   1b194:	cmp	r2, #2
   1b198:	moveq	r3, #18
   1b19c:	strbeq	r3, [r5, #4]
   1b1a0:	moveq	r0, #2
   1b1a4:	movne	r0, #2
   1b1a8:	b	1ad40 <ftello64@plt+0x9700>
   1b1ac:	movw	r2, #1026	; 0x402
   1b1b0:	and	r2, r7, r2
   1b1b4:	cmp	r2, #2
   1b1b8:	moveq	r3, #19
   1b1bc:	strbeq	r3, [r5, #4]
   1b1c0:	moveq	r0, #2
   1b1c4:	movne	r0, #2
   1b1c8:	b	1ad40 <ftello64@plt+0x9700>
   1b1cc:	and	r2, r7, #4608	; 0x1200
   1b1d0:	cmp	r2, #512	; 0x200
   1b1d4:	moveq	r3, #23
   1b1d8:	strbeq	r3, [r5, #4]
   1b1dc:	moveq	r0, #2
   1b1e0:	movne	r0, #2
   1b1e4:	b	1ad40 <ftello64@plt+0x9700>
   1b1e8:	and	r2, r7, #4608	; 0x1200
   1b1ec:	cmp	r2, #512	; 0x200
   1b1f0:	moveq	r3, #24
   1b1f4:	strbeq	r3, [r5, #4]
   1b1f8:	moveq	r0, #2
   1b1fc:	movne	r0, #2
   1b200:	b	1ad40 <ftello64@plt+0x9700>
   1b204:	bl	114a8 <__ctype_b_loc@plt>
   1b208:	ldr	r2, [r0]
   1b20c:	lsl	r3, r6, #1
   1b210:	ldrh	r3, [r2, r3]
   1b214:	ubfx	r3, r3, #3, #1
   1b218:	cmp	r6, #95	; 0x5f
   1b21c:	orreq	r3, r3, #1
   1b220:	ldrb	r2, [r5, #6]
   1b224:	bfi	r2, r3, #6, #1
   1b228:	strb	r2, [r5, #6]
   1b22c:	b	1ab14 <ftello64@plt+0x94d4>
   1b230:	tst	r7, #2048	; 0x800
   1b234:	moveq	r0, #1
   1b238:	beq	1ad40 <ftello64@plt+0x9700>
   1b23c:	mov	r3, #10
   1b240:	strb	r3, [r5, #4]
   1b244:	mov	r0, #1
   1b248:	b	1ad40 <ftello64@plt+0x9700>
   1b24c:	and	r2, r7, #33792	; 0x8400
   1b250:	cmp	r2, #32768	; 0x8000
   1b254:	moveq	r3, #10
   1b258:	strbeq	r3, [r5, #4]
   1b25c:	moveq	r0, #1
   1b260:	movne	r0, #1
   1b264:	b	1ad40 <ftello64@plt+0x9700>
   1b268:	mov	r3, #11
   1b26c:	strb	r3, [r5, #4]
   1b270:	mov	r0, #1
   1b274:	b	1ad40 <ftello64@plt+0x9700>
   1b278:	movw	r3, #1026	; 0x402
   1b27c:	tst	r7, r3
   1b280:	movne	r0, #1
   1b284:	bne	1ad40 <ftello64@plt+0x9700>
   1b288:	mov	r3, #18
   1b28c:	strb	r3, [r5, #4]
   1b290:	mov	r0, #1
   1b294:	b	1ad40 <ftello64@plt+0x9700>
   1b298:	movw	r3, #1026	; 0x402
   1b29c:	tst	r7, r3
   1b2a0:	movne	r0, #1
   1b2a4:	bne	1ad40 <ftello64@plt+0x9700>
   1b2a8:	mov	r3, #19
   1b2ac:	strb	r3, [r5, #4]
   1b2b0:	mov	r0, #1
   1b2b4:	b	1ad40 <ftello64@plt+0x9700>
   1b2b8:	and	r2, r7, #4608	; 0x1200
   1b2bc:	cmp	r2, #4608	; 0x1200
   1b2c0:	moveq	r3, #23
   1b2c4:	strbeq	r3, [r5, #4]
   1b2c8:	moveq	r0, #1
   1b2cc:	movne	r0, #1
   1b2d0:	b	1ad40 <ftello64@plt+0x9700>
   1b2d4:	and	r2, r7, #4608	; 0x1200
   1b2d8:	cmp	r2, #4608	; 0x1200
   1b2dc:	moveq	r3, #24
   1b2e0:	strbeq	r3, [r5, #4]
   1b2e4:	moveq	r0, #1
   1b2e8:	movne	r0, #1
   1b2ec:	b	1ad40 <ftello64@plt+0x9700>
   1b2f0:	tst	r7, #8192	; 0x2000
   1b2f4:	moveq	r0, #1
   1b2f8:	beq	1ad40 <ftello64@plt+0x9700>
   1b2fc:	mov	r3, #8
   1b300:	strb	r3, [r5, #4]
   1b304:	mov	r0, #1
   1b308:	b	1ad40 <ftello64@plt+0x9700>
   1b30c:	tst	r7, #8192	; 0x2000
   1b310:	moveq	r0, #1
   1b314:	beq	1ad40 <ftello64@plt+0x9700>
   1b318:	mov	r3, #9
   1b31c:	strb	r3, [r5, #4]
   1b320:	mov	r0, #1
   1b324:	b	1ad40 <ftello64@plt+0x9700>
   1b328:	mov	r3, #20
   1b32c:	strb	r3, [r5, #4]
   1b330:	mov	r0, #1
   1b334:	b	1ad40 <ftello64@plt+0x9700>
   1b338:	mov	r3, #5
   1b33c:	strb	r3, [r5, #4]
   1b340:	mov	r0, #1
   1b344:	b	1ad40 <ftello64@plt+0x9700>
   1b348:	mov	r3, #8
   1b34c:	movt	r3, #128	; 0x80
   1b350:	tst	r7, r3
   1b354:	bne	1b38c <ftello64@plt+0x9d4c>
   1b358:	ldr	r3, [r4, #40]	; 0x28
   1b35c:	cmp	r3, #0
   1b360:	beq	1b38c <ftello64@plt+0x9d4c>
   1b364:	ldr	r2, [r4, #4]
   1b368:	add	r3, r2, r3
   1b36c:	ldrb	r2, [r3, #-1]
   1b370:	eor	r3, r7, #2048	; 0x800
   1b374:	ubfx	r3, r3, #11, #1
   1b378:	cmp	r2, #10
   1b37c:	orrne	r3, r3, #1
   1b380:	cmp	r3, #0
   1b384:	movne	r0, #1
   1b388:	bne	1ad40 <ftello64@plt+0x9700>
   1b38c:	mov	r3, #12
   1b390:	strb	r3, [r5, #4]
   1b394:	mov	r3, #16
   1b398:	str	r3, [r5]
   1b39c:	mov	r0, #1
   1b3a0:	b	1ad40 <ftello64@plt+0x9700>
   1b3a4:	tst	r7, #8
   1b3a8:	bne	1b3c0 <ftello64@plt+0x9d80>
   1b3ac:	ldr	r3, [r4, #40]	; 0x28
   1b3b0:	add	r3, r3, #1
   1b3b4:	ldr	r2, [r4, #48]	; 0x30
   1b3b8:	cmp	r3, r2
   1b3bc:	bne	1b3d8 <ftello64@plt+0x9d98>
   1b3c0:	mov	r3, #12
   1b3c4:	strb	r3, [r5, #4]
   1b3c8:	mov	r3, #32
   1b3cc:	str	r3, [r5]
   1b3d0:	mov	r0, #1
   1b3d4:	b	1ad40 <ftello64@plt+0x9700>
   1b3d8:	str	r3, [r4, #40]	; 0x28
   1b3dc:	mov	r2, r7
   1b3e0:	mov	r1, r4
   1b3e4:	mov	r0, sp
   1b3e8:	bl	1aa50 <ftello64@plt+0x9410>
   1b3ec:	ldr	r3, [r4, #40]	; 0x28
   1b3f0:	sub	r3, r3, #1
   1b3f4:	str	r3, [r4, #40]	; 0x28
   1b3f8:	ldrb	r3, [sp, #4]
   1b3fc:	sub	r3, r3, #9
   1b400:	uxtb	r3, r3
   1b404:	cmp	r3, #1
   1b408:	movhi	r0, #1
   1b40c:	bhi	1ad40 <ftello64@plt+0x9700>
   1b410:	b	1b3c0 <ftello64@plt+0x9d80>
   1b414:	mov	r0, #2
   1b418:	b	1ad40 <ftello64@plt+0x9700>
   1b41c:	mov	r0, #1
   1b420:	b	1ad40 <ftello64@plt+0x9700>
   1b424:	ldr	r3, [r4]
   1b428:	ldr	r1, [r4, #24]
   1b42c:	add	r2, r3, r2
   1b430:	ldrb	r6, [r2, r1]
   1b434:	b	1ad6c <ftello64@plt+0x972c>
   1b438:	str	r4, [sp, #-8]!
   1b43c:	str	lr, [sp, #4]
   1b440:	mov	r4, r1
   1b444:	bl	1aa50 <ftello64@plt+0x9410>
   1b448:	ldr	r3, [r4, #40]	; 0x28
   1b44c:	add	r0, r3, r0
   1b450:	str	r0, [r4, #40]	; 0x28
   1b454:	ldr	r4, [sp]
   1b458:	add	sp, sp, #4
   1b45c:	pop	{pc}		; (ldr pc, [sp], #4)
   1b460:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1b464:	strd	r6, [sp, #8]
   1b468:	strd	r8, [sp, #16]
   1b46c:	str	sl, [sp, #24]
   1b470:	str	lr, [sp, #28]
   1b474:	mov	r6, r0
   1b478:	mov	r4, r1
   1b47c:	mov	r5, r2
   1b480:	mvn	r9, #0
   1b484:	movw	r8, #32816	; 0x8030
   1b488:	mvn	r7, #1
   1b48c:	mov	r2, r5
   1b490:	mov	r1, r6
   1b494:	mov	r0, r4
   1b498:	bl	1b438 <ftello64@plt+0x9df8>
   1b49c:	ldrb	r2, [r4]
   1b4a0:	ldrb	r3, [r4, #4]
   1b4a4:	cmp	r3, #2
   1b4a8:	beq	1b510 <ftello64@plt+0x9ed0>
   1b4ac:	cmp	r3, #24
   1b4b0:	cmpne	r2, #44	; 0x2c
   1b4b4:	beq	1b514 <ftello64@plt+0x9ed4>
   1b4b8:	cmp	r3, #1
   1b4bc:	movne	r9, r7
   1b4c0:	bne	1b48c <ftello64@plt+0x9e4c>
   1b4c4:	sub	r3, r2, #48	; 0x30
   1b4c8:	uxtb	r1, r3
   1b4cc:	cmp	r1, #9
   1b4d0:	movhi	r3, #0
   1b4d4:	movls	r3, #1
   1b4d8:	cmn	r9, #2
   1b4dc:	moveq	r3, #0
   1b4e0:	cmp	r3, #0
   1b4e4:	moveq	r9, r7
   1b4e8:	beq	1b48c <ftello64@plt+0x9e4c>
   1b4ec:	cmn	r9, #1
   1b4f0:	subeq	r9, r2, #48	; 0x30
   1b4f4:	beq	1b48c <ftello64@plt+0x9e4c>
   1b4f8:	add	r9, r9, r9, lsl #2
   1b4fc:	add	r2, r2, r9, lsl #1
   1b500:	cmp	r2, r8
   1b504:	movge	r2, r8
   1b508:	sub	r9, r2, #48	; 0x30
   1b50c:	b	1b48c <ftello64@plt+0x9e4c>
   1b510:	mvn	r9, #1
   1b514:	mov	r0, r9
   1b518:	ldrd	r4, [sp]
   1b51c:	ldrd	r6, [sp, #8]
   1b520:	ldrd	r8, [sp, #16]
   1b524:	ldr	sl, [sp, #24]
   1b528:	add	sp, sp, #28
   1b52c:	pop	{pc}		; (ldr pc, [sp], #4)
   1b530:	str	r4, [sp, #-8]!
   1b534:	str	lr, [sp, #4]
   1b538:	mov	r4, r0
   1b53c:	ldr	r0, [r0]
   1b540:	bl	15404 <ftello64@plt+0x3dc4>
   1b544:	ldr	r0, [r4, #4]
   1b548:	bl	15404 <ftello64@plt+0x3dc4>
   1b54c:	ldr	r0, [r4, #8]
   1b550:	bl	15404 <ftello64@plt+0x3dc4>
   1b554:	ldr	r0, [r4, #12]
   1b558:	bl	15404 <ftello64@plt+0x3dc4>
   1b55c:	mov	r0, r4
   1b560:	bl	15404 <ftello64@plt+0x3dc4>
   1b564:	ldr	r4, [sp]
   1b568:	add	sp, sp, #4
   1b56c:	pop	{pc}		; (ldr pc, [sp], #4)
   1b570:	str	r4, [sp, #-8]!
   1b574:	str	lr, [sp, #4]
   1b578:	ldr	r2, [r0, #4]
   1b57c:	mov	r3, #255	; 0xff
   1b580:	movt	r3, #4
   1b584:	and	r3, r3, r2
   1b588:	cmp	r3, #6
   1b58c:	beq	1b5a4 <ftello64@plt+0x9f64>
   1b590:	cmp	r3, #3
   1b594:	beq	1b5b0 <ftello64@plt+0x9f70>
   1b598:	ldr	r4, [sp]
   1b59c:	add	sp, sp, #4
   1b5a0:	pop	{pc}		; (ldr pc, [sp], #4)
   1b5a4:	ldr	r0, [r0]
   1b5a8:	bl	1b530 <ftello64@plt+0x9ef0>
   1b5ac:	b	1b598 <ftello64@plt+0x9f58>
   1b5b0:	ldr	r0, [r0]
   1b5b4:	bl	15404 <ftello64@plt+0x3dc4>
   1b5b8:	b	1b598 <ftello64@plt+0x9f58>
   1b5bc:	str	r4, [sp, #-8]!
   1b5c0:	str	lr, [sp, #4]
   1b5c4:	add	r0, r1, #20
   1b5c8:	bl	1b570 <ftello64@plt+0x9f30>
   1b5cc:	mov	r0, #0
   1b5d0:	ldr	r4, [sp]
   1b5d4:	add	sp, sp, #4
   1b5d8:	pop	{pc}		; (ldr pc, [sp], #4)
   1b5dc:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1b5e0:	strd	r6, [sp, #8]
   1b5e4:	strd	r8, [sp, #16]
   1b5e8:	str	sl, [sp, #24]
   1b5ec:	str	lr, [sp, #28]
   1b5f0:	sub	sp, sp, #8
   1b5f4:	mov	r4, r0
   1b5f8:	add	r3, sp, #8
   1b5fc:	stmdb	r3, {r1, r2}
   1b600:	ldrb	r5, [sp, #4]
   1b604:	ldr	r6, [r0, #4]
   1b608:	ldr	r3, [r0, #8]
   1b60c:	cmp	r3, r6
   1b610:	bcs	1b6e8 <ftello64@plt+0xa0a8>
   1b614:	ldr	r1, [r4, #8]
   1b618:	ldr	r0, [r4]
   1b61c:	lsl	r1, r1, #3
   1b620:	ldrd	r2, [sp]
   1b624:	strd	r2, [r0, r1]
   1b628:	ldr	r2, [r4, #8]
   1b62c:	ldr	r3, [r4]
   1b630:	add	r3, r3, r2, lsl #3
   1b634:	ldr	r2, [r3, #4]
   1b638:	bfc	r2, #8, #10
   1b63c:	str	r2, [r3, #4]
   1b640:	cmp	r5, #5
   1b644:	beq	1b7b8 <ftello64@plt+0xa178>
   1b648:	cmp	r5, #6
   1b64c:	movne	r5, #0
   1b650:	moveq	r5, #1
   1b654:	ldr	r2, [r4, #8]
   1b658:	ldr	r3, [r4]
   1b65c:	add	r3, r3, r2, lsl #3
   1b660:	ldrb	r2, [r3, #6]
   1b664:	bfi	r2, r5, #4, #1
   1b668:	strb	r2, [r3, #6]
   1b66c:	ldr	r2, [r4, #8]
   1b670:	ldr	r3, [r4, #12]
   1b674:	mvn	r1, #0
   1b678:	str	r1, [r3, r2, lsl #2]
   1b67c:	ldr	r3, [r4, #8]
   1b680:	add	r3, r3, r3, lsl #1
   1b684:	lsl	r3, r3, #2
   1b688:	ldr	r0, [r4, #20]
   1b68c:	add	r1, r0, r3
   1b690:	mov	r2, #0
   1b694:	str	r2, [r0, r3]
   1b698:	str	r2, [r1, #4]
   1b69c:	str	r2, [r1, #8]
   1b6a0:	ldr	r3, [r4, #8]
   1b6a4:	add	r3, r3, r3, lsl #1
   1b6a8:	lsl	r3, r3, #2
   1b6ac:	ldr	r0, [r4, #24]
   1b6b0:	add	r1, r0, r3
   1b6b4:	str	r2, [r0, r3]
   1b6b8:	str	r2, [r1, #4]
   1b6bc:	str	r2, [r1, #8]
   1b6c0:	ldr	r0, [r4, #8]
   1b6c4:	add	r3, r0, #1
   1b6c8:	str	r3, [r4, #8]
   1b6cc:	add	sp, sp, #8
   1b6d0:	ldrd	r4, [sp]
   1b6d4:	ldrd	r6, [sp, #8]
   1b6d8:	ldrd	r8, [sp, #16]
   1b6dc:	ldr	sl, [sp, #24]
   1b6e0:	add	sp, sp, #28
   1b6e4:	pop	{pc}		; (ldr pc, [sp], #4)
   1b6e8:	lsl	r7, r6, #1
   1b6ec:	movw	r3, #21845	; 0x5555
   1b6f0:	movt	r3, #5461	; 0x1555
   1b6f4:	cmp	r7, r3
   1b6f8:	bhi	1b7cc <ftello64@plt+0xa18c>
   1b6fc:	lsl	r1, r6, #4
   1b700:	ldr	r0, [r0]
   1b704:	bl	27d2c <ftello64@plt+0x166ec>
   1b708:	cmp	r0, #0
   1b70c:	beq	1b7d4 <ftello64@plt+0xa194>
   1b710:	str	r0, [r4]
   1b714:	lsl	r8, r6, #3
   1b718:	mov	r1, r8
   1b71c:	ldr	r0, [r4, #12]
   1b720:	bl	27d2c <ftello64@plt+0x166ec>
   1b724:	mov	r9, r0
   1b728:	mov	r1, r8
   1b72c:	ldr	r0, [r4, #16]
   1b730:	bl	27d2c <ftello64@plt+0x166ec>
   1b734:	mov	r8, r0
   1b738:	add	r6, r6, r6, lsl #1
   1b73c:	lsl	r6, r6, #3
   1b740:	mov	r1, r6
   1b744:	ldr	r0, [r4, #20]
   1b748:	bl	27d2c <ftello64@plt+0x166ec>
   1b74c:	mov	sl, r0
   1b750:	mov	r1, r6
   1b754:	ldr	r0, [r4, #24]
   1b758:	bl	27d2c <ftello64@plt+0x166ec>
   1b75c:	mov	r6, r0
   1b760:	cmp	r8, #0
   1b764:	cmpne	r9, #0
   1b768:	beq	1b790 <ftello64@plt+0xa150>
   1b76c:	cmp	r0, #0
   1b770:	cmpne	sl, #0
   1b774:	beq	1b790 <ftello64@plt+0xa150>
   1b778:	str	r9, [r4, #12]
   1b77c:	str	r8, [r4, #16]
   1b780:	str	sl, [r4, #20]
   1b784:	str	r0, [r4, #24]
   1b788:	str	r7, [r4, #4]
   1b78c:	b	1b614 <ftello64@plt+0x9fd4>
   1b790:	mov	r0, r9
   1b794:	bl	15404 <ftello64@plt+0x3dc4>
   1b798:	mov	r0, r8
   1b79c:	bl	15404 <ftello64@plt+0x3dc4>
   1b7a0:	mov	r0, sl
   1b7a4:	bl	15404 <ftello64@plt+0x3dc4>
   1b7a8:	mov	r0, r6
   1b7ac:	bl	15404 <ftello64@plt+0x3dc4>
   1b7b0:	mvn	r0, #0
   1b7b4:	b	1b6cc <ftello64@plt+0xa08c>
   1b7b8:	ldr	r3, [r4, #92]	; 0x5c
   1b7bc:	cmp	r3, #1
   1b7c0:	movgt	r5, #1
   1b7c4:	bgt	1b654 <ftello64@plt+0xa014>
   1b7c8:	b	1b648 <ftello64@plt+0xa008>
   1b7cc:	mvn	r0, #0
   1b7d0:	b	1b6cc <ftello64@plt+0xa08c>
   1b7d4:	mvn	r0, #0
   1b7d8:	b	1b6cc <ftello64@plt+0xa08c>
   1b7dc:	ldrb	r3, [r1, #24]
   1b7e0:	cmp	r3, #16
   1b7e4:	bne	1b804 <ftello64@plt+0xa1c4>
   1b7e8:	ldr	r3, [r1, #4]
   1b7ec:	ldr	r2, [r3, #12]
   1b7f0:	str	r2, [r1, #12]
   1b7f4:	ldr	r3, [r3, #28]
   1b7f8:	str	r3, [r1, #28]
   1b7fc:	mov	r0, #0
   1b800:	bx	lr
   1b804:	strd	r4, [sp, #-16]!
   1b808:	str	r6, [sp, #8]
   1b80c:	str	lr, [sp, #12]
   1b810:	mov	r4, r1
   1b814:	mov	r5, r0
   1b818:	str	r1, [r4, #12]
   1b81c:	add	r3, r1, #20
   1b820:	ldm	r3, {r1, r2}
   1b824:	bl	1b5dc <ftello64@plt+0x9f9c>
   1b828:	str	r0, [r4, #28]
   1b82c:	cmn	r0, #1
   1b830:	beq	1b874 <ftello64@plt+0xa234>
   1b834:	ldrb	r3, [r4, #24]
   1b838:	cmp	r3, #12
   1b83c:	movne	r0, #0
   1b840:	beq	1b854 <ftello64@plt+0xa214>
   1b844:	ldrd	r4, [sp]
   1b848:	ldr	r6, [sp, #8]
   1b84c:	add	sp, sp, #12
   1b850:	pop	{pc}		; (ldr pc, [sp], #4)
   1b854:	ldr	r3, [r5]
   1b858:	add	r0, r3, r0, lsl #3
   1b85c:	ldr	r3, [r0, #4]
   1b860:	ldr	r2, [r4, #20]
   1b864:	bfi	r3, r2, #8, #10
   1b868:	str	r3, [r0, #4]
   1b86c:	mov	r0, #0
   1b870:	b	1b844 <ftello64@plt+0xa204>
   1b874:	mov	r0, #12
   1b878:	b	1b844 <ftello64@plt+0xa204>
   1b87c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1b880:	strd	r6, [sp, #8]
   1b884:	str	r8, [sp, #16]
   1b888:	str	lr, [sp, #20]
   1b88c:	mov	r4, r0
   1b890:	mov	r5, r1
   1b894:	mov	r7, r2
   1b898:	lsl	r6, r1, #3
   1b89c:	ldr	r3, [r0]
   1b8a0:	add	r3, r3, r6
   1b8a4:	ldm	r3, {r1, r2}
   1b8a8:	bl	1b5dc <ftello64@plt+0x9f9c>
   1b8ac:	cmn	r0, #1
   1b8b0:	beq	1b90c <ftello64@plt+0xa2cc>
   1b8b4:	lsl	r3, r0, #3
   1b8b8:	ldr	r2, [r4]
   1b8bc:	add	r2, r2, r3
   1b8c0:	ldr	r1, [r2, #4]
   1b8c4:	bfi	r1, r7, #8, #10
   1b8c8:	str	r1, [r2, #4]
   1b8cc:	ldr	r2, [r4]
   1b8d0:	add	ip, r2, r3
   1b8d4:	add	r2, r2, r6
   1b8d8:	ldr	r1, [r2, #4]
   1b8dc:	ldr	r2, [ip, #4]
   1b8e0:	orr	r1, r2, r1
   1b8e4:	ubfx	r1, r1, #8, #10
   1b8e8:	bfi	r2, r1, #8, #10
   1b8ec:	str	r2, [ip, #4]
   1b8f0:	ldr	r2, [r4]
   1b8f4:	add	r3, r2, r3
   1b8f8:	ldrb	r2, [r3, #6]
   1b8fc:	orr	r2, r2, #4
   1b900:	strb	r2, [r3, #6]
   1b904:	ldr	r3, [r4, #16]
   1b908:	str	r5, [r3, r0, lsl #2]
   1b90c:	ldrd	r4, [sp]
   1b910:	ldrd	r6, [sp, #8]
   1b914:	ldr	r8, [sp, #16]
   1b918:	add	sp, sp, #20
   1b91c:	pop	{pc}		; (ldr pc, [sp], #4)
   1b920:	str	r4, [sp, #-8]!
   1b924:	str	lr, [sp, #4]
   1b928:	mov	r4, r0
   1b92c:	ldr	r0, [r0, #24]
   1b930:	bl	15404 <ftello64@plt+0x3dc4>
   1b934:	ldr	r0, [r4, #36]	; 0x24
   1b938:	bl	15404 <ftello64@plt+0x3dc4>
   1b93c:	ldr	r3, [r4, #40]	; 0x28
   1b940:	add	r2, r4, #4
   1b944:	cmp	r3, r2
   1b948:	beq	1b95c <ftello64@plt+0xa31c>
   1b94c:	ldr	r0, [r3, #8]
   1b950:	bl	15404 <ftello64@plt+0x3dc4>
   1b954:	ldr	r0, [r4, #40]	; 0x28
   1b958:	bl	15404 <ftello64@plt+0x3dc4>
   1b95c:	ldr	r0, [r4, #12]
   1b960:	bl	15404 <ftello64@plt+0x3dc4>
   1b964:	ldr	r0, [r4, #48]	; 0x30
   1b968:	bl	15404 <ftello64@plt+0x3dc4>
   1b96c:	ldr	r0, [r4, #44]	; 0x2c
   1b970:	bl	15404 <ftello64@plt+0x3dc4>
   1b974:	mov	r0, r4
   1b978:	bl	15404 <ftello64@plt+0x3dc4>
   1b97c:	ldr	r4, [sp]
   1b980:	add	sp, sp, #4
   1b984:	pop	{pc}		; (ldr pc, [sp], #4)
   1b988:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1b98c:	strd	r6, [sp, #8]
   1b990:	strd	r8, [sp, #16]
   1b994:	strd	sl, [sp, #24]
   1b998:	str	lr, [sp, #32]
   1b99c:	sub	sp, sp, #20
   1b9a0:	mov	ip, #0
   1b9a4:	str	ip, [r0]
   1b9a8:	ldr	r5, [r2, #4]
   1b9ac:	cmp	r5, ip
   1b9b0:	moveq	r5, #0
   1b9b4:	beq	1bc4c <ftello64@plt+0xa60c>
   1b9b8:	add	r8, r3, r5
   1b9bc:	ble	1b9d8 <ftello64@plt+0xa398>
   1b9c0:	ldr	ip, [r2, #8]
   1b9c4:	add	r5, ip, r5, lsl #2
   1b9c8:	ldr	lr, [ip], #4
   1b9cc:	add	r8, r8, lr
   1b9d0:	cmp	r5, ip
   1b9d4:	bne	1b9c8 <ftello64@plt+0xa388>
   1b9d8:	mov	r4, r3
   1b9dc:	mov	r7, r2
   1b9e0:	mov	r9, r1
   1b9e4:	str	r0, [sp, #12]
   1b9e8:	ldr	r3, [r1, #68]	; 0x44
   1b9ec:	and	r3, r3, r8
   1b9f0:	add	r3, r3, r3, lsl #1
   1b9f4:	lsl	r3, r3, #2
   1b9f8:	ldr	r2, [r1, #32]
   1b9fc:	add	r1, r2, r3
   1ba00:	ldr	fp, [r2, r3]
   1ba04:	cmp	fp, #0
   1ba08:	ble	1ba60 <ftello64@plt+0xa420>
   1ba0c:	ldr	sl, [r1, #8]
   1ba10:	sub	sl, sl, #4
   1ba14:	mov	r6, #0
   1ba18:	b	1ba28 <ftello64@plt+0xa3e8>
   1ba1c:	add	r6, r6, #1
   1ba20:	cmp	r6, fp
   1ba24:	beq	1ba60 <ftello64@plt+0xa420>
   1ba28:	ldr	r5, [sl, #4]!
   1ba2c:	ldr	r3, [r5]
   1ba30:	cmp	r3, r8
   1ba34:	bne	1ba1c <ftello64@plt+0xa3dc>
   1ba38:	ldrb	r3, [r5, #52]	; 0x34
   1ba3c:	and	r3, r3, #15
   1ba40:	cmp	r3, r4
   1ba44:	bne	1ba1c <ftello64@plt+0xa3dc>
   1ba48:	mov	r1, r7
   1ba4c:	ldr	r0, [r5, #40]	; 0x28
   1ba50:	bl	18ad8 <ftello64@plt+0x7498>
   1ba54:	cmp	r0, #0
   1ba58:	beq	1ba1c <ftello64@plt+0xa3dc>
   1ba5c:	b	1bc4c <ftello64@plt+0xa60c>
   1ba60:	mov	r1, #1
   1ba64:	mov	r0, #56	; 0x38
   1ba68:	bl	27c7c <ftello64@plt+0x1663c>
   1ba6c:	subs	r5, r0, #0
   1ba70:	beq	1bb24 <ftello64@plt+0xa4e4>
   1ba74:	add	fp, r5, #4
   1ba78:	mov	r1, r7
   1ba7c:	mov	r0, fp
   1ba80:	bl	1a12c <ftello64@plt+0x8aec>
   1ba84:	subs	r6, r0, #0
   1ba88:	bne	1bacc <ftello64@plt+0xa48c>
   1ba8c:	ldrb	r3, [r5, #52]	; 0x34
   1ba90:	bfi	r3, r4, #0, #4
   1ba94:	strb	r3, [r5, #52]	; 0x34
   1ba98:	str	fp, [r5, #40]	; 0x28
   1ba9c:	ldr	r3, [r7, #4]
   1baa0:	cmp	r3, #0
   1baa4:	ble	1bc34 <ftello64@plt+0xa5f4>
   1baa8:	mov	sl, r6
   1baac:	and	r3, r4, #4
   1bab0:	str	r3, [sp, #4]
   1bab4:	and	r3, r4, #2
   1bab8:	str	r3, [sp]
   1babc:	and	r3, r4, #1
   1bac0:	str	r8, [sp, #8]
   1bac4:	mov	r8, r3
   1bac8:	b	1bb9c <ftello64@plt+0xa55c>
   1bacc:	mov	r0, r5
   1bad0:	bl	15404 <ftello64@plt+0x3dc4>
   1bad4:	b	1bb24 <ftello64@plt+0xa4e4>
   1bad8:	ldrb	r3, [r5, #52]	; 0x34
   1badc:	orr	r3, r3, #64	; 0x40
   1bae0:	strb	r3, [r5, #52]	; 0x34
   1bae4:	b	1bc00 <ftello64@plt+0xa5c0>
   1bae8:	mov	r0, #12
   1baec:	bl	27cf0 <ftello64@plt+0x166b0>
   1baf0:	cmp	r0, #0
   1baf4:	beq	1bb1c <ftello64@plt+0xa4dc>
   1baf8:	str	r0, [r5, #40]	; 0x28
   1bafc:	mov	r1, r7
   1bb00:	bl	1a12c <ftello64@plt+0x8aec>
   1bb04:	subs	sl, r0, #0
   1bb08:	bne	1bb38 <ftello64@plt+0xa4f8>
   1bb0c:	ldrb	r3, [r5, #52]	; 0x34
   1bb10:	orr	r3, r3, #128	; 0x80
   1bb14:	strb	r3, [r5, #52]	; 0x34
   1bb18:	b	1bc14 <ftello64@plt+0xa5d4>
   1bb1c:	mov	r0, r5
   1bb20:	bl	1b920 <ftello64@plt+0xa2e0>
   1bb24:	mov	r3, #12
   1bb28:	ldr	r2, [sp, #12]
   1bb2c:	str	r3, [r2]
   1bb30:	mov	r5, #0
   1bb34:	b	1bc4c <ftello64@plt+0xa60c>
   1bb38:	mov	r0, r5
   1bb3c:	bl	1b920 <ftello64@plt+0xa2e0>
   1bb40:	b	1bb24 <ftello64@plt+0xa4e4>
   1bb44:	tst	r4, #2
   1bb48:	beq	1bb54 <ftello64@plt+0xa514>
   1bb4c:	cmp	r8, #0
   1bb50:	bne	1bb7c <ftello64@plt+0xa53c>
   1bb54:	tst	r4, #16
   1bb58:	beq	1bb68 <ftello64@plt+0xa528>
   1bb5c:	ldr	r3, [sp]
   1bb60:	cmp	r3, #0
   1bb64:	beq	1bb7c <ftello64@plt+0xa53c>
   1bb68:	tst	r4, #64	; 0x40
   1bb6c:	beq	1bb8c <ftello64@plt+0xa54c>
   1bb70:	ldr	r3, [sp, #4]
   1bb74:	cmp	r3, #0
   1bb78:	bne	1bb8c <ftello64@plt+0xa54c>
   1bb7c:	sub	r1, r6, sl
   1bb80:	mov	r0, fp
   1bb84:	bl	18bd8 <ftello64@plt+0x7598>
   1bb88:	add	sl, sl, #1
   1bb8c:	add	r6, r6, #1
   1bb90:	ldr	r3, [r7, #4]
   1bb94:	cmp	r6, r3
   1bb98:	bge	1bc30 <ftello64@plt+0xa5f0>
   1bb9c:	ldr	r3, [r7, #8]
   1bba0:	ldr	r2, [r3, r6, lsl #2]
   1bba4:	ldr	r3, [r9]
   1bba8:	add	r3, r3, r2, lsl #3
   1bbac:	ldrb	r1, [r3, #4]
   1bbb0:	ldr	r4, [r3, #4]
   1bbb4:	ubfx	r4, r4, #8, #10
   1bbb8:	cmp	r1, #1
   1bbbc:	cmpeq	r4, #0
   1bbc0:	beq	1bb8c <ftello64@plt+0xa54c>
   1bbc4:	ldrb	r2, [r5, #52]	; 0x34
   1bbc8:	ubfx	r0, r2, #5, #1
   1bbcc:	ldrb	r3, [r3, #6]
   1bbd0:	ubfx	r3, r3, #4, #1
   1bbd4:	orr	r0, r0, r3
   1bbd8:	mov	r3, r2
   1bbdc:	bfi	r3, r0, #5, #1
   1bbe0:	strb	r3, [r5, #52]	; 0x34
   1bbe4:	cmp	r1, #2
   1bbe8:	uxtbeq	r3, r3
   1bbec:	orreq	r3, r3, #16
   1bbf0:	strbeq	r3, [r5, #52]	; 0x34
   1bbf4:	beq	1bc00 <ftello64@plt+0xa5c0>
   1bbf8:	cmp	r1, #4
   1bbfc:	beq	1bad8 <ftello64@plt+0xa498>
   1bc00:	cmp	r4, #0
   1bc04:	beq	1bb8c <ftello64@plt+0xa54c>
   1bc08:	ldr	r3, [r5, #40]	; 0x28
   1bc0c:	cmp	fp, r3
   1bc10:	beq	1bae8 <ftello64@plt+0xa4a8>
   1bc14:	tst	r4, #1
   1bc18:	beq	1bb44 <ftello64@plt+0xa504>
   1bc1c:	cmp	r8, #0
   1bc20:	beq	1bb7c <ftello64@plt+0xa53c>
   1bc24:	tst	r4, #2
   1bc28:	bne	1bb7c <ftello64@plt+0xa53c>
   1bc2c:	b	1bb54 <ftello64@plt+0xa514>
   1bc30:	ldr	r8, [sp, #8]
   1bc34:	mov	r2, r8
   1bc38:	mov	r1, r5
   1bc3c:	mov	r0, r9
   1bc40:	bl	19c9c <ftello64@plt+0x865c>
   1bc44:	cmp	r0, #0
   1bc48:	bne	1bc6c <ftello64@plt+0xa62c>
   1bc4c:	mov	r0, r5
   1bc50:	add	sp, sp, #20
   1bc54:	ldrd	r4, [sp]
   1bc58:	ldrd	r6, [sp, #8]
   1bc5c:	ldrd	r8, [sp, #16]
   1bc60:	ldrd	sl, [sp, #24]
   1bc64:	add	sp, sp, #32
   1bc68:	pop	{pc}		; (ldr pc, [sp], #4)
   1bc6c:	mov	r0, r5
   1bc70:	bl	1b920 <ftello64@plt+0xa2e0>
   1bc74:	b	1bb24 <ftello64@plt+0xa4e4>
   1bc78:	strd	r4, [sp, #-16]!
   1bc7c:	str	r6, [sp, #8]
   1bc80:	str	lr, [sp, #12]
   1bc84:	ldr	r5, [r0]
   1bc88:	ldr	r0, [r5, #56]	; 0x38
   1bc8c:	cmp	r0, #0
   1bc90:	beq	1bca8 <ftello64@plt+0xa668>
   1bc94:	ldr	r4, [r0]
   1bc98:	bl	15404 <ftello64@plt+0x3dc4>
   1bc9c:	mov	r0, r4
   1bca0:	cmp	r4, #0
   1bca4:	bne	1bc94 <ftello64@plt+0xa654>
   1bca8:	mov	r4, #0
   1bcac:	str	r4, [r5, #56]	; 0x38
   1bcb0:	mov	r3, #31
   1bcb4:	str	r3, [r5, #64]	; 0x40
   1bcb8:	str	r4, [r5, #52]	; 0x34
   1bcbc:	ldr	r0, [r5, #16]
   1bcc0:	bl	15404 <ftello64@plt+0x3dc4>
   1bcc4:	str	r4, [r5, #16]
   1bcc8:	ldrd	r4, [sp]
   1bccc:	ldr	r6, [sp, #8]
   1bcd0:	add	sp, sp, #12
   1bcd4:	pop	{pc}		; (ldr pc, [sp], #4)
   1bcd8:	str	r4, [sp, #-8]!
   1bcdc:	str	lr, [sp, #4]
   1bce0:	mov	r4, r0
   1bce4:	ldr	r0, [r0, #8]
   1bce8:	bl	15404 <ftello64@plt+0x3dc4>
   1bcec:	ldr	r0, [r4, #12]
   1bcf0:	bl	15404 <ftello64@plt+0x3dc4>
   1bcf4:	ldrb	r3, [r4, #75]	; 0x4b
   1bcf8:	cmp	r3, #0
   1bcfc:	bne	1bd0c <ftello64@plt+0xa6cc>
   1bd00:	ldr	r4, [sp]
   1bd04:	add	sp, sp, #4
   1bd08:	pop	{pc}		; (ldr pc, [sp], #4)
   1bd0c:	ldr	r0, [r4, #4]
   1bd10:	bl	15404 <ftello64@plt+0x3dc4>
   1bd14:	b	1bd00 <ftello64@plt+0xa6c0>
   1bd18:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1bd1c:	strd	r6, [sp, #8]
   1bd20:	str	r8, [sp, #16]
   1bd24:	str	lr, [sp, #20]
   1bd28:	mov	r6, r0
   1bd2c:	ldr	r3, [r0]
   1bd30:	cmp	r3, #0
   1bd34:	beq	1bd64 <ftello64@plt+0xa724>
   1bd38:	ldr	r3, [r0, #8]
   1bd3c:	cmp	r3, #0
   1bd40:	beq	1bd64 <ftello64@plt+0xa724>
   1bd44:	mov	r4, #0
   1bd48:	ldr	r0, [r6]
   1bd4c:	add	r0, r0, r4, lsl #3
   1bd50:	bl	1b570 <ftello64@plt+0x9f30>
   1bd54:	add	r4, r4, #1
   1bd58:	ldr	r3, [r6, #8]
   1bd5c:	cmp	r3, r4
   1bd60:	bhi	1bd48 <ftello64@plt+0xa708>
   1bd64:	ldr	r0, [r6, #12]
   1bd68:	bl	15404 <ftello64@plt+0x3dc4>
   1bd6c:	ldr	r3, [r6, #8]
   1bd70:	cmp	r3, #0
   1bd74:	beq	1bde4 <ftello64@plt+0xa7a4>
   1bd78:	mov	r4, #0
   1bd7c:	mov	r5, r4
   1bd80:	b	1bd98 <ftello64@plt+0xa758>
   1bd84:	add	r5, r5, #1
   1bd88:	add	r4, r4, #12
   1bd8c:	ldr	r3, [r6, #8]
   1bd90:	cmp	r3, r5
   1bd94:	bls	1bde4 <ftello64@plt+0xa7a4>
   1bd98:	ldr	r3, [r6, #24]
   1bd9c:	cmp	r3, #0
   1bda0:	beq	1bdb0 <ftello64@plt+0xa770>
   1bda4:	add	r3, r3, r4
   1bda8:	ldr	r0, [r3, #8]
   1bdac:	bl	15404 <ftello64@plt+0x3dc4>
   1bdb0:	ldr	r3, [r6, #28]
   1bdb4:	cmp	r3, #0
   1bdb8:	beq	1bdc8 <ftello64@plt+0xa788>
   1bdbc:	add	r3, r3, r4
   1bdc0:	ldr	r0, [r3, #8]
   1bdc4:	bl	15404 <ftello64@plt+0x3dc4>
   1bdc8:	ldr	r3, [r6, #20]
   1bdcc:	cmp	r3, #0
   1bdd0:	beq	1bd84 <ftello64@plt+0xa744>
   1bdd4:	add	r3, r3, r4
   1bdd8:	ldr	r0, [r3, #8]
   1bddc:	bl	15404 <ftello64@plt+0x3dc4>
   1bde0:	b	1bd84 <ftello64@plt+0xa744>
   1bde4:	ldr	r0, [r6, #20]
   1bde8:	bl	15404 <ftello64@plt+0x3dc4>
   1bdec:	ldr	r0, [r6, #24]
   1bdf0:	bl	15404 <ftello64@plt+0x3dc4>
   1bdf4:	ldr	r0, [r6, #28]
   1bdf8:	bl	15404 <ftello64@plt+0x3dc4>
   1bdfc:	ldr	r0, [r6]
   1be00:	bl	15404 <ftello64@plt+0x3dc4>
   1be04:	ldr	r3, [r6, #32]
   1be08:	cmp	r3, #0
   1be0c:	beq	1be70 <ftello64@plt+0xa830>
   1be10:	mov	r7, #0
   1be14:	mov	r8, r7
   1be18:	b	1be38 <ftello64@plt+0xa7f8>
   1be1c:	ldr	r0, [r5, #8]
   1be20:	bl	15404 <ftello64@plt+0x3dc4>
   1be24:	add	r8, r8, #1
   1be28:	add	r7, r7, #12
   1be2c:	ldr	r3, [r6, #68]	; 0x44
   1be30:	cmp	r3, r8
   1be34:	bcc	1be70 <ftello64@plt+0xa830>
   1be38:	ldr	r3, [r6, #32]
   1be3c:	add	r5, r3, r7
   1be40:	ldr	r3, [r3, r7]
   1be44:	cmp	r3, #0
   1be48:	ble	1be1c <ftello64@plt+0xa7dc>
   1be4c:	mov	r4, #0
   1be50:	ldr	r3, [r5, #8]
   1be54:	ldr	r0, [r3, r4, lsl #2]
   1be58:	bl	1b920 <ftello64@plt+0xa2e0>
   1be5c:	add	r4, r4, #1
   1be60:	ldr	r3, [r5]
   1be64:	cmp	r3, r4
   1be68:	bgt	1be50 <ftello64@plt+0xa810>
   1be6c:	b	1be1c <ftello64@plt+0xa7dc>
   1be70:	ldr	r0, [r6, #32]
   1be74:	bl	15404 <ftello64@plt+0x3dc4>
   1be78:	ldr	r0, [r6, #60]	; 0x3c
   1be7c:	movw	r3, #46312	; 0xb4e8
   1be80:	movt	r3, #2
   1be84:	cmp	r0, r3
   1be88:	beq	1be90 <ftello64@plt+0xa850>
   1be8c:	bl	15404 <ftello64@plt+0x3dc4>
   1be90:	ldr	r0, [r6, #132]	; 0x84
   1be94:	bl	15404 <ftello64@plt+0x3dc4>
   1be98:	mov	r0, r6
   1be9c:	bl	15404 <ftello64@plt+0x3dc4>
   1bea0:	ldrd	r4, [sp]
   1bea4:	ldrd	r6, [sp, #8]
   1bea8:	ldr	r8, [sp, #16]
   1beac:	add	sp, sp, #20
   1beb0:	pop	{pc}		; (ldr pc, [sp], #4)
   1beb4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1beb8:	strd	r6, [sp, #8]
   1bebc:	str	r8, [sp, #16]
   1bec0:	str	lr, [sp, #20]
   1bec4:	mov	r8, r0
   1bec8:	ldr	r3, [r0, #124]	; 0x7c
   1becc:	cmp	r3, #0
   1bed0:	ble	1bf5c <ftello64@plt+0xa91c>
   1bed4:	mov	r7, #0
   1bed8:	b	1bef4 <ftello64@plt+0xa8b4>
   1bedc:	mov	r0, r6
   1bee0:	bl	15404 <ftello64@plt+0x3dc4>
   1bee4:	add	r7, r7, #1
   1bee8:	ldr	r3, [r8, #124]	; 0x7c
   1beec:	cmp	r3, r7
   1bef0:	ble	1bf5c <ftello64@plt+0xa91c>
   1bef4:	ldr	r3, [r8, #132]	; 0x84
   1bef8:	ldr	r6, [r3, r7, lsl #2]
   1befc:	ldr	r3, [r6, #16]
   1bf00:	cmp	r3, #0
   1bf04:	ble	1bf34 <ftello64@plt+0xa8f4>
   1bf08:	mov	r4, #0
   1bf0c:	ldr	r3, [r6, #20]
   1bf10:	ldr	r5, [r3, r4, lsl #2]
   1bf14:	ldr	r0, [r5, #16]
   1bf18:	bl	15404 <ftello64@plt+0x3dc4>
   1bf1c:	mov	r0, r5
   1bf20:	bl	15404 <ftello64@plt+0x3dc4>
   1bf24:	add	r4, r4, #1
   1bf28:	ldr	r3, [r6, #16]
   1bf2c:	cmp	r3, r4
   1bf30:	bgt	1bf0c <ftello64@plt+0xa8cc>
   1bf34:	ldr	r0, [r6, #20]
   1bf38:	bl	15404 <ftello64@plt+0x3dc4>
   1bf3c:	ldr	r3, [r6, #8]
   1bf40:	cmp	r3, #0
   1bf44:	beq	1bedc <ftello64@plt+0xa89c>
   1bf48:	ldr	r0, [r3, #8]
   1bf4c:	bl	15404 <ftello64@plt+0x3dc4>
   1bf50:	ldr	r0, [r6, #8]
   1bf54:	bl	15404 <ftello64@plt+0x3dc4>
   1bf58:	b	1bedc <ftello64@plt+0xa89c>
   1bf5c:	mov	r3, #0
   1bf60:	str	r3, [r8, #124]	; 0x7c
   1bf64:	str	r3, [r8, #108]	; 0x6c
   1bf68:	ldrd	r4, [sp]
   1bf6c:	ldrd	r6, [sp, #8]
   1bf70:	ldr	r8, [sp, #16]
   1bf74:	add	sp, sp, #20
   1bf78:	pop	{pc}		; (ldr pc, [sp], #4)
   1bf7c:	strd	r4, [sp, #-16]!
   1bf80:	str	r6, [sp, #8]
   1bf84:	str	lr, [sp, #12]
   1bf88:	mov	r4, r0
   1bf8c:	ldr	r0, [r0, #8]
   1bf90:	add	r5, r4, #12
   1bf94:	cmp	r0, r5
   1bf98:	beq	1bfa0 <ftello64@plt+0xa960>
   1bf9c:	bl	15404 <ftello64@plt+0x3dc4>
   1bfa0:	mov	r3, #0
   1bfa4:	str	r3, [r4]
   1bfa8:	mov	r3, #16
   1bfac:	str	r3, [r4, #4]
   1bfb0:	str	r5, [r4, #8]
   1bfb4:	ldrd	r4, [sp]
   1bfb8:	ldr	r6, [sp, #8]
   1bfbc:	add	sp, sp, #12
   1bfc0:	pop	{pc}		; (ldr pc, [sp], #4)
   1bfc4:	strd	r4, [sp, #-16]!
   1bfc8:	str	r6, [sp, #8]
   1bfcc:	str	lr, [sp, #12]
   1bfd0:	subs	r5, r0, #0
   1bfd4:	beq	1c028 <ftello64@plt+0xa9e8>
   1bfd8:	ldr	r3, [r5]
   1bfdc:	cmp	r3, #0
   1bfe0:	ble	1c020 <ftello64@plt+0xa9e0>
   1bfe4:	mov	r4, #0
   1bfe8:	mov	r6, r4
   1bfec:	ldr	r3, [r5, #8]
   1bff0:	add	r3, r3, r4
   1bff4:	ldr	r0, [r3, #20]
   1bff8:	bl	15404 <ftello64@plt+0x3dc4>
   1bffc:	ldr	r3, [r5, #8]
   1c000:	add	r3, r3, r4
   1c004:	ldr	r0, [r3, #8]
   1c008:	bl	15404 <ftello64@plt+0x3dc4>
   1c00c:	add	r6, r6, #1
   1c010:	add	r4, r4, #24
   1c014:	ldr	r3, [r5]
   1c018:	cmp	r3, r6
   1c01c:	bgt	1bfec <ftello64@plt+0xa9ac>
   1c020:	ldr	r0, [r5, #8]
   1c024:	bl	15404 <ftello64@plt+0x3dc4>
   1c028:	mov	r0, #0
   1c02c:	ldrd	r4, [sp]
   1c030:	ldr	r6, [sp, #8]
   1c034:	add	sp, sp, #12
   1c038:	pop	{pc}		; (ldr pc, [sp], #4)
   1c03c:	strd	r4, [sp, #-16]!
   1c040:	str	r6, [sp, #8]
   1c044:	str	lr, [sp, #12]
   1c048:	ldr	r2, [r1, #28]
   1c04c:	ldrb	r3, [r1, #24]
   1c050:	sub	r3, r3, #2
   1c054:	cmp	r3, #14
   1c058:	ldrls	pc, [pc, r3, lsl #2]
   1c05c:	b	1c194 <ftello64@plt+0xab54>
   1c060:	andeq	ip, r1, ip, lsr #3
   1c064:	muleq	r1, r4, r1
   1c068:	andeq	ip, r1, r8, asr r1
   1c06c:	muleq	r1, r4, r1
   1c070:	muleq	r1, r4, r1
   1c074:	muleq	r1, r4, r1
   1c078:	andeq	ip, r1, ip, lsr r1
   1c07c:	andeq	ip, r1, ip, lsr r1
   1c080:	muleq	r1, ip, r0
   1c084:	muleq	r1, ip, r0
   1c088:	andeq	ip, r1, ip, lsr r1
   1c08c:	muleq	r1, r4, r1
   1c090:	muleq	r1, r4, r1
   1c094:	muleq	r1, r4, r1
   1c098:	andeq	ip, r1, ip, lsr #3
   1c09c:	ldrb	r3, [r0, #88]	; 0x58
   1c0a0:	orr	r3, r3, #1
   1c0a4:	strb	r3, [r0, #88]	; 0x58
   1c0a8:	ldr	r3, [r1, #4]
   1c0ac:	cmp	r3, #0
   1c0b0:	ldrne	r3, [r3, #12]
   1c0b4:	ldreq	r3, [r1, #16]
   1c0b8:	ldr	r4, [r3, #28]
   1c0bc:	ldr	r3, [r1, #8]
   1c0c0:	cmp	r3, #0
   1c0c4:	ldrne	r3, [r3, #12]
   1c0c8:	ldreq	r3, [r1, #16]
   1c0cc:	ldr	r5, [r3, #28]
   1c0d0:	add	r2, r2, r2, lsl #1
   1c0d4:	lsl	r2, r2, #2
   1c0d8:	ldr	r3, [r0, #20]
   1c0dc:	add	r6, r3, r2
   1c0e0:	mov	r1, #2
   1c0e4:	str	r1, [r3, r2]
   1c0e8:	mov	r0, #8
   1c0ec:	bl	27cf0 <ftello64@plt+0x166b0>
   1c0f0:	str	r0, [r6, #8]
   1c0f4:	cmp	r0, #0
   1c0f8:	beq	1c1c0 <ftello64@plt+0xab80>
   1c0fc:	cmp	r4, r5
   1c100:	beq	1c128 <ftello64@plt+0xaae8>
   1c104:	mov	r3, #2
   1c108:	str	r3, [r6, #4]
   1c10c:	cmp	r4, r5
   1c110:	strlt	r4, [r0]
   1c114:	strlt	r5, [r0, #4]
   1c118:	strge	r5, [r0]
   1c11c:	strge	r4, [r0, #4]
   1c120:	mov	r0, #0
   1c124:	b	1c1b0 <ftello64@plt+0xab70>
   1c128:	mov	r3, #1
   1c12c:	str	r3, [r6, #4]
   1c130:	str	r4, [r0]
   1c134:	mov	r0, #0
   1c138:	b	1c1b0 <ftello64@plt+0xab70>
   1c13c:	ldr	r1, [r1, #16]
   1c140:	add	r2, r2, r2, lsl #1
   1c144:	ldr	r0, [r0, #20]
   1c148:	ldr	r1, [r1, #28]
   1c14c:	add	r0, r0, r2, lsl #2
   1c150:	bl	19c08 <ftello64@plt+0x85c8>
   1c154:	b	1c1b0 <ftello64@plt+0xab70>
   1c158:	ldr	r3, [r1, #16]
   1c15c:	ldr	ip, [r3, #28]
   1c160:	ldr	r3, [r0, #12]
   1c164:	str	ip, [r3, r2, lsl #2]
   1c168:	ldrb	r3, [r1, #24]
   1c16c:	cmp	r3, #4
   1c170:	movne	r0, #0
   1c174:	bne	1c1b0 <ftello64@plt+0xab70>
   1c178:	ldr	r1, [r0, #12]
   1c17c:	add	ip, r2, r2, lsl #1
   1c180:	ldr	r0, [r0, #20]
   1c184:	ldr	r1, [r1, r2, lsl #2]
   1c188:	add	r0, r0, ip, lsl #2
   1c18c:	bl	19c08 <ftello64@plt+0x85c8>
   1c190:	b	1c1b0 <ftello64@plt+0xab70>
   1c194:	ldr	r3, [r1, #16]
   1c198:	ldr	r1, [r3, #28]
   1c19c:	ldr	r3, [r0, #12]
   1c1a0:	str	r1, [r3, r2, lsl #2]
   1c1a4:	mov	r0, #0
   1c1a8:	b	1c1b0 <ftello64@plt+0xab70>
   1c1ac:	mov	r0, #0
   1c1b0:	ldrd	r4, [sp]
   1c1b4:	ldr	r6, [sp, #8]
   1c1b8:	add	sp, sp, #12
   1c1bc:	pop	{pc}		; (ldr pc, [sp], #4)
   1c1c0:	mov	r0, #12
   1c1c4:	b	1c1b0 <ftello64@plt+0xab70>
   1c1c8:	strd	r4, [sp, #-16]!
   1c1cc:	str	r6, [sp, #8]
   1c1d0:	str	lr, [sp, #12]
   1c1d4:	mov	r4, r0
   1c1d8:	mov	r5, r1
   1c1dc:	ldr	r1, [r0]
   1c1e0:	cmp	r1, #0
   1c1e4:	beq	1c21c <ftello64@plt+0xabdc>
   1c1e8:	ldr	r3, [r0, #4]
   1c1ec:	cmp	r3, #0
   1c1f0:	bne	1c230 <ftello64@plt+0xabf0>
   1c1f4:	ldr	r3, [r0, #8]
   1c1f8:	str	r5, [r3]
   1c1fc:	ldr	r3, [r0, #4]
   1c200:	add	r3, r3, #1
   1c204:	str	r3, [r0, #4]
   1c208:	mov	r0, #1
   1c20c:	ldrd	r4, [sp]
   1c210:	ldr	r6, [sp, #8]
   1c214:	add	sp, sp, #12
   1c218:	pop	{pc}		; (ldr pc, [sp], #4)
   1c21c:	mov	r1, r5
   1c220:	bl	19c08 <ftello64@plt+0x85c8>
   1c224:	clz	r0, r0
   1c228:	lsr	r0, r0, #5
   1c22c:	b	1c20c <ftello64@plt+0xabcc>
   1c230:	cmp	r1, r3
   1c234:	beq	1c290 <ftello64@plt+0xac50>
   1c238:	ldr	r1, [r4, #8]
   1c23c:	ldr	r3, [r1]
   1c240:	cmp	r3, r5
   1c244:	ble	1c2b4 <ftello64@plt+0xac74>
   1c248:	ldr	r3, [r4, #4]
   1c24c:	cmp	r3, #0
   1c250:	ble	1c274 <ftello64@plt+0xac34>
   1c254:	sub	r2, r3, #-1073741823	; 0xc0000001
   1c258:	lsl	r2, r2, #2
   1c25c:	ldr	r1, [r4, #8]
   1c260:	ldr	r0, [r1, r2]
   1c264:	str	r0, [r1, r3, lsl #2]
   1c268:	sub	r2, r2, #4
   1c26c:	subs	r3, r3, #1
   1c270:	bne	1c25c <ftello64@plt+0xac1c>
   1c274:	ldr	r2, [r4, #8]
   1c278:	str	r5, [r2, r3, lsl #2]
   1c27c:	ldr	r3, [r4, #4]
   1c280:	add	r3, r3, #1
   1c284:	str	r3, [r4, #4]
   1c288:	mov	r0, #1
   1c28c:	b	1c20c <ftello64@plt+0xabcc>
   1c290:	lsl	r3, r1, #1
   1c294:	str	r3, [r0]
   1c298:	lsl	r1, r1, #3
   1c29c:	ldr	r0, [r0, #8]
   1c2a0:	bl	27d2c <ftello64@plt+0x166ec>
   1c2a4:	cmp	r0, #0
   1c2a8:	beq	1c2f4 <ftello64@plt+0xacb4>
   1c2ac:	str	r0, [r4, #8]
   1c2b0:	b	1c238 <ftello64@plt+0xabf8>
   1c2b4:	ldr	r3, [r4, #4]
   1c2b8:	sub	r0, r3, #-1073741823	; 0xc0000001
   1c2bc:	lsl	r2, r0, #2
   1c2c0:	ldr	r0, [r1, r0, lsl #2]
   1c2c4:	cmp	r5, r0
   1c2c8:	bge	1c274 <ftello64@plt+0xac34>
   1c2cc:	add	r2, r2, #4
   1c2d0:	str	r0, [r1, r2]
   1c2d4:	sub	r3, r3, #1
   1c2d8:	ldr	r1, [r4, #8]
   1c2dc:	add	r0, r1, r2
   1c2e0:	ldr	r0, [r0, #-8]
   1c2e4:	sub	r2, r2, #4
   1c2e8:	cmp	r0, r5
   1c2ec:	bgt	1c2d0 <ftello64@plt+0xac90>
   1c2f0:	b	1c274 <ftello64@plt+0xac34>
   1c2f4:	mov	r0, #0
   1c2f8:	b	1c20c <ftello64@plt+0xabcc>
   1c2fc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1c300:	strd	r6, [sp, #8]
   1c304:	strd	r8, [sp, #16]
   1c308:	strd	sl, [sp, #24]
   1c30c:	str	lr, [sp, #32]
   1c310:	sub	sp, sp, #20
   1c314:	mov	r4, r0
   1c318:	mov	r5, r1
   1c31c:	mov	r6, r2
   1c320:	mov	r9, r3
   1c324:	ldr	r7, [sp, #56]	; 0x38
   1c328:	mov	r8, #0
   1c32c:	b	1c4fc <ftello64@plt+0xaebc>
   1c330:	lsl	fp, r5, #2
   1c334:	ldr	r3, [r4, #12]
   1c338:	ldr	r5, [r3, r5, lsl #2]
   1c33c:	str	r6, [sp, #12]
   1c340:	add	r6, r6, r6, lsl #1
   1c344:	lsl	sl, r6, #2
   1c348:	ldr	r3, [r4, #20]
   1c34c:	add	r3, r3, sl
   1c350:	str	r8, [r3, #4]
   1c354:	mov	r2, r7
   1c358:	mov	r1, r5
   1c35c:	mov	r0, r4
   1c360:	bl	1b87c <ftello64@plt+0xa23c>
   1c364:	mov	r6, r0
   1c368:	cmn	r0, #1
   1c36c:	beq	1c5f4 <ftello64@plt+0xafb4>
   1c370:	ldr	r3, [r4, #12]
   1c374:	ldr	r2, [r3, fp]
   1c378:	ldr	r1, [sp, #12]
   1c37c:	str	r2, [r3, r1, lsl #2]
   1c380:	ldr	r0, [r4, #20]
   1c384:	mov	r1, r6
   1c388:	add	r0, r0, sl
   1c38c:	bl	1c1c8 <ftello64@plt+0xab88>
   1c390:	cmp	r0, #0
   1c394:	bne	1c4fc <ftello64@plt+0xaebc>
   1c398:	mov	r0, #12
   1c39c:	b	1c620 <ftello64@plt+0xafe0>
   1c3a0:	ldr	r3, [r4, #12]
   1c3a4:	ldr	r2, [r3, r5, lsl #2]
   1c3a8:	str	r2, [r3, r6, lsl #2]
   1c3ac:	b	1c620 <ftello64@plt+0xafe0>
   1c3b0:	ldr	r2, [r2, #8]
   1c3b4:	ldr	fp, [r2]
   1c3b8:	add	sl, r6, r6, lsl #1
   1c3bc:	lsl	sl, sl, #2
   1c3c0:	add	r3, r3, sl
   1c3c4:	str	r8, [r3, #4]
   1c3c8:	cmp	r5, r9
   1c3cc:	movne	r3, #0
   1c3d0:	moveq	r3, #1
   1c3d4:	cmp	r5, r6
   1c3d8:	moveq	r3, #0
   1c3dc:	cmp	r3, #0
   1c3e0:	bne	1c434 <ftello64@plt+0xadf4>
   1c3e4:	ldr	r3, [r4]
   1c3e8:	add	r1, r3, r1
   1c3ec:	ldr	r3, [r1, #4]
   1c3f0:	ubfx	r3, r3, #8, #10
   1c3f4:	orr	r7, r7, r3
   1c3f8:	mov	r2, r7
   1c3fc:	mov	r1, fp
   1c400:	mov	r0, r4
   1c404:	bl	1b87c <ftello64@plt+0xa23c>
   1c408:	mov	r6, r0
   1c40c:	cmn	r0, #1
   1c410:	beq	1c5fc <ftello64@plt+0xafbc>
   1c414:	ldr	r0, [r4, #20]
   1c418:	mov	r1, r6
   1c41c:	add	r0, r0, sl
   1c420:	bl	1c1c8 <ftello64@plt+0xab88>
   1c424:	cmp	r0, #0
   1c428:	beq	1c454 <ftello64@plt+0xae14>
   1c42c:	mov	r5, fp
   1c430:	b	1c4fc <ftello64@plt+0xaebc>
   1c434:	ldr	r0, [r4, #20]
   1c438:	mov	r1, fp
   1c43c:	add	r0, r0, sl
   1c440:	bl	1c1c8 <ftello64@plt+0xab88>
   1c444:	cmp	r0, #0
   1c448:	movne	r0, #0
   1c44c:	moveq	r0, #12
   1c450:	b	1c620 <ftello64@plt+0xafe0>
   1c454:	mov	r0, #12
   1c458:	b	1c620 <ftello64@plt+0xafe0>
   1c45c:	sub	r1, r1, #1
   1c460:	add	r2, r2, r0
   1c464:	ldrb	r3, [r2, #6]
   1c468:	ubfx	r3, r3, #2, #1
   1c46c:	cmp	r1, #0
   1c470:	movle	r3, #0
   1c474:	andgt	r3, r3, #1
   1c478:	cmp	r3, #0
   1c47c:	beq	1c594 <ftello64@plt+0xaf54>
   1c480:	ldr	r3, [ip, #-4]!
   1c484:	cmp	r5, r3
   1c488:	bne	1c45c <ftello64@plt+0xae1c>
   1c48c:	ldr	r3, [r2, #4]
   1c490:	ubfx	r3, r3, #8, #10
   1c494:	cmp	r7, r3
   1c498:	bne	1c45c <ftello64@plt+0xae1c>
   1c49c:	cmn	r1, #1
   1c4a0:	beq	1c594 <ftello64@plt+0xaf54>
   1c4a4:	ldr	r0, [r4, #20]
   1c4a8:	add	r0, r0, fp
   1c4ac:	bl	1c1c8 <ftello64@plt+0xab88>
   1c4b0:	cmp	r0, #0
   1c4b4:	beq	1c614 <ftello64@plt+0xafd4>
   1c4b8:	ldr	r3, [r4, #20]
   1c4bc:	add	sl, r3, sl
   1c4c0:	ldr	r3, [sl, #8]
   1c4c4:	ldr	r5, [r3, #4]
   1c4c8:	mov	r2, r7
   1c4cc:	mov	r1, r5
   1c4d0:	mov	r0, r4
   1c4d4:	bl	1b87c <ftello64@plt+0xa23c>
   1c4d8:	mov	r6, r0
   1c4dc:	cmn	r0, #1
   1c4e0:	beq	1c61c <ftello64@plt+0xafdc>
   1c4e4:	ldr	r0, [r4, #20]
   1c4e8:	mov	r1, r6
   1c4ec:	add	r0, r0, fp
   1c4f0:	bl	1c1c8 <ftello64@plt+0xab88>
   1c4f4:	cmp	r0, #0
   1c4f8:	beq	1c5ec <ftello64@plt+0xafac>
   1c4fc:	lsl	r1, r5, #3
   1c500:	ldr	r3, [r4]
   1c504:	add	r3, r3, r1
   1c508:	ldrb	r3, [r3, #4]
   1c50c:	cmp	r3, #4
   1c510:	beq	1c330 <ftello64@plt+0xacf0>
   1c514:	ldr	r3, [r4, #20]
   1c518:	add	sl, r5, r5, lsl #1
   1c51c:	lsl	sl, sl, #2
   1c520:	add	r2, r3, sl
   1c524:	ldr	r0, [r2, #4]
   1c528:	cmp	r0, #0
   1c52c:	beq	1c3a0 <ftello64@plt+0xad60>
   1c530:	cmp	r0, #1
   1c534:	beq	1c3b0 <ftello64@plt+0xad70>
   1c538:	ldr	r2, [r2, #8]
   1c53c:	ldr	r5, [r2]
   1c540:	add	r6, r6, r6, lsl #1
   1c544:	lsl	fp, r6, #2
   1c548:	add	r3, r3, fp
   1c54c:	str	r8, [r3, #4]
   1c550:	ldr	lr, [r4, #8]
   1c554:	sub	r1, lr, #1
   1c558:	ldr	r0, [r4]
   1c55c:	add	r2, r0, r1, lsl #3
   1c560:	ldrb	r3, [r2, #6]
   1c564:	ubfx	r3, r3, #2, #1
   1c568:	cmp	r1, #0
   1c56c:	movle	r3, #0
   1c570:	andgt	r3, r3, #1
   1c574:	cmp	r3, #0
   1c578:	beq	1c594 <ftello64@plt+0xaf54>
   1c57c:	ldr	ip, [r4, #16]
   1c580:	add	ip, ip, lr, lsl #2
   1c584:	add	r0, r0, lr, lsl #3
   1c588:	sub	r0, r0, r2
   1c58c:	sub	r0, r0, #16
   1c590:	b	1c480 <ftello64@plt+0xae40>
   1c594:	mov	r2, r7
   1c598:	mov	r1, r5
   1c59c:	mov	r0, r4
   1c5a0:	bl	1b87c <ftello64@plt+0xa23c>
   1c5a4:	mov	r6, r0
   1c5a8:	cmn	r0, #1
   1c5ac:	beq	1c604 <ftello64@plt+0xafc4>
   1c5b0:	ldr	r0, [r4, #20]
   1c5b4:	mov	r1, r6
   1c5b8:	add	r0, r0, fp
   1c5bc:	bl	1c1c8 <ftello64@plt+0xab88>
   1c5c0:	cmp	r0, #0
   1c5c4:	beq	1c60c <ftello64@plt+0xafcc>
   1c5c8:	str	r7, [sp]
   1c5cc:	mov	r3, r9
   1c5d0:	mov	r2, r6
   1c5d4:	mov	r1, r5
   1c5d8:	mov	r0, r4
   1c5dc:	bl	1c2fc <ftello64@plt+0xacbc>
   1c5e0:	cmp	r0, #0
   1c5e4:	beq	1c4b8 <ftello64@plt+0xae78>
   1c5e8:	b	1c620 <ftello64@plt+0xafe0>
   1c5ec:	mov	r0, #12
   1c5f0:	b	1c620 <ftello64@plt+0xafe0>
   1c5f4:	mov	r0, #12
   1c5f8:	b	1c620 <ftello64@plt+0xafe0>
   1c5fc:	mov	r0, #12
   1c600:	b	1c620 <ftello64@plt+0xafe0>
   1c604:	mov	r0, #12
   1c608:	b	1c620 <ftello64@plt+0xafe0>
   1c60c:	mov	r0, #12
   1c610:	b	1c620 <ftello64@plt+0xafe0>
   1c614:	mov	r0, #12
   1c618:	b	1c620 <ftello64@plt+0xafe0>
   1c61c:	mov	r0, #12
   1c620:	add	sp, sp, #20
   1c624:	ldrd	r4, [sp]
   1c628:	ldrd	r6, [sp, #8]
   1c62c:	ldrd	r8, [sp, #16]
   1c630:	ldrd	sl, [sp, #24]
   1c634:	add	sp, sp, #32
   1c638:	pop	{pc}		; (ldr pc, [sp], #4)
   1c63c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1c640:	strd	r6, [sp, #8]
   1c644:	strd	r8, [sp, #16]
   1c648:	str	sl, [sp, #24]
   1c64c:	str	lr, [sp, #28]
   1c650:	sub	sp, sp, #8
   1c654:	mov	r6, r0
   1c658:	mov	r7, r1
   1c65c:	mov	r4, r2
   1c660:	mov	r9, r3
   1c664:	ldr	r8, [sp, #40]	; 0x28
   1c668:	b	1c6b4 <ftello64@plt+0xb074>
   1c66c:	mov	r1, r4
   1c670:	mov	r0, r7
   1c674:	bl	1c1c8 <ftello64@plt+0xab88>
   1c678:	cmp	r0, #0
   1c67c:	beq	1c73c <ftello64@plt+0xb0fc>
   1c680:	add	r5, r5, r5, lsl #1
   1c684:	lsl	r5, r5, #2
   1c688:	ldr	r3, [r6, #20]
   1c68c:	add	r3, r3, r5
   1c690:	ldr	sl, [r3, #4]
   1c694:	cmp	sl, #0
   1c698:	beq	1c740 <ftello64@plt+0xb100>
   1c69c:	cmp	sl, #2
   1c6a0:	beq	1c70c <ftello64@plt+0xb0cc>
   1c6a4:	ldr	r3, [r6, #20]
   1c6a8:	add	r5, r3, r5
   1c6ac:	ldr	r3, [r5, #8]
   1c6b0:	ldr	r4, [r3]
   1c6b4:	mov	r1, r4
   1c6b8:	mov	r0, r7
   1c6bc:	bl	18b40 <ftello64@plt+0x7500>
   1c6c0:	subs	sl, r0, #0
   1c6c4:	bne	1c734 <ftello64@plt+0xb0f4>
   1c6c8:	mov	r5, r4
   1c6cc:	ldr	r3, [r6]
   1c6d0:	add	r2, r3, r4, lsl #3
   1c6d4:	ldrb	r2, [r2, #4]
   1c6d8:	cmp	r2, r8
   1c6dc:	bne	1c66c <ftello64@plt+0xb02c>
   1c6e0:	ldr	r3, [r3, r4, lsl #3]
   1c6e4:	cmp	r3, r9
   1c6e8:	bne	1c66c <ftello64@plt+0xb02c>
   1c6ec:	cmp	r8, #9
   1c6f0:	bne	1c740 <ftello64@plt+0xb100>
   1c6f4:	mov	r1, r4
   1c6f8:	mov	r0, r7
   1c6fc:	bl	1c1c8 <ftello64@plt+0xab88>
   1c700:	cmp	r0, #0
   1c704:	moveq	sl, #12
   1c708:	b	1c740 <ftello64@plt+0xb100>
   1c70c:	ldr	r3, [r3, #8]
   1c710:	ldr	r2, [r3, #4]
   1c714:	str	r8, [sp]
   1c718:	mov	r3, r9
   1c71c:	mov	r1, r7
   1c720:	mov	r0, r6
   1c724:	bl	1c63c <ftello64@plt+0xaffc>
   1c728:	subs	sl, r0, #0
   1c72c:	beq	1c6a4 <ftello64@plt+0xb064>
   1c730:	b	1c740 <ftello64@plt+0xb100>
   1c734:	mov	sl, #0
   1c738:	b	1c740 <ftello64@plt+0xb100>
   1c73c:	mov	sl, #12
   1c740:	mov	r0, sl
   1c744:	add	sp, sp, #8
   1c748:	ldrd	r4, [sp]
   1c74c:	ldrd	r6, [sp, #8]
   1c750:	ldrd	r8, [sp, #16]
   1c754:	ldr	sl, [sp, #24]
   1c758:	add	sp, sp, #28
   1c75c:	pop	{pc}		; (ldr pc, [sp], #4)
   1c760:	strd	r4, [sp, #-16]!
   1c764:	str	r6, [sp, #8]
   1c768:	str	lr, [sp, #12]
   1c76c:	subs	r6, r1, #0
   1c770:	moveq	r2, #0
   1c774:	beq	1c8dc <ftello64@plt+0xb29c>
   1c778:	ldr	r2, [r6, #4]
   1c77c:	cmp	r2, #0
   1c780:	beq	1c8dc <ftello64@plt+0xb29c>
   1c784:	mov	r4, r0
   1c788:	ldr	r1, [r0]
   1c78c:	ldr	r3, [r0, #4]
   1c790:	add	r0, r3, r2, lsl #1
   1c794:	cmp	r1, r0
   1c798:	blt	1c7b8 <ftello64@plt+0xb178>
   1c79c:	cmp	r3, #0
   1c7a0:	beq	1c7ec <ftello64@plt+0xb1ac>
   1c7a4:	ldr	r2, [r6, #4]
   1c7a8:	add	r5, r3, r2, lsl #1
   1c7ac:	sub	r2, r2, #1
   1c7b0:	sub	r3, r3, #1
   1c7b4:	b	1c824 <ftello64@plt+0xb1e4>
   1c7b8:	add	r1, r2, r1
   1c7bc:	lsl	r5, r1, #1
   1c7c0:	lsl	r1, r1, #3
   1c7c4:	ldr	r0, [r4, #8]
   1c7c8:	bl	27d2c <ftello64@plt+0x166ec>
   1c7cc:	cmp	r0, #0
   1c7d0:	beq	1c908 <ftello64@plt+0xb2c8>
   1c7d4:	str	r0, [r4, #8]
   1c7d8:	str	r5, [r4]
   1c7dc:	ldr	r3, [r4, #4]
   1c7e0:	cmp	r3, #0
   1c7e4:	bne	1c7a4 <ftello64@plt+0xb164>
   1c7e8:	b	1c7f0 <ftello64@plt+0xb1b0>
   1c7ec:	ldr	r0, [r4, #8]
   1c7f0:	ldr	r3, [r6, #4]
   1c7f4:	str	r3, [r4, #4]
   1c7f8:	ldr	r2, [r6, #4]
   1c7fc:	lsl	r2, r2, #2
   1c800:	ldr	r1, [r6, #8]
   1c804:	bl	1131c <memcpy@plt>
   1c808:	mov	r2, #0
   1c80c:	b	1c8dc <ftello64@plt+0xb29c>
   1c810:	cmp	r0, r1
   1c814:	sublt	r2, r2, #1
   1c818:	sublt	r5, r5, #1
   1c81c:	strlt	r1, [ip, r5, lsl #2]
   1c820:	subge	r3, r3, #1
   1c824:	cmp	r2, #0
   1c828:	cmpge	r3, #0
   1c82c:	blt	1c854 <ftello64@plt+0xb214>
   1c830:	ldr	ip, [r4, #8]
   1c834:	ldr	r0, [ip, r3, lsl #2]
   1c838:	ldr	r1, [r6, #8]
   1c83c:	ldr	r1, [r1, r2, lsl #2]
   1c840:	cmp	r0, r1
   1c844:	subeq	r2, r2, #1
   1c848:	subeq	r3, r3, #1
   1c84c:	bne	1c810 <ftello64@plt+0xb1d0>
   1c850:	b	1c824 <ftello64@plt+0xb1e4>
   1c854:	cmp	r2, #0
   1c858:	bge	1c884 <ftello64@plt+0xb244>
   1c85c:	ldr	r3, [r4, #4]
   1c860:	ldr	r2, [r6, #4]
   1c864:	add	r2, r3, r2, lsl #1
   1c868:	sub	lr, r2, #1
   1c86c:	subs	r2, r2, r5
   1c870:	beq	1c8dc <ftello64@plt+0xb29c>
   1c874:	sub	ip, r3, #1
   1c878:	add	r3, r3, r2
   1c87c:	str	r3, [r4, #4]
   1c880:	b	1c8b4 <ftello64@plt+0xb274>
   1c884:	add	r2, r2, #1
   1c888:	sub	r5, r5, r2
   1c88c:	ldr	r0, [r4, #8]
   1c890:	lsl	r2, r2, #2
   1c894:	ldr	r1, [r6, #8]
   1c898:	add	r0, r0, r5, lsl #2
   1c89c:	bl	1131c <memcpy@plt>
   1c8a0:	b	1c85c <ftello64@plt+0xb21c>
   1c8a4:	add	r0, ip, r2
   1c8a8:	str	r1, [r3, r0, lsl #2]
   1c8ac:	subs	ip, ip, #1
   1c8b0:	bmi	1c8f0 <ftello64@plt+0xb2b0>
   1c8b4:	ldr	r3, [r4, #8]
   1c8b8:	ldr	r0, [r3, lr, lsl #2]
   1c8bc:	ldr	r1, [r3, ip, lsl #2]
   1c8c0:	cmp	r0, r1
   1c8c4:	ble	1c8a4 <ftello64@plt+0xb264>
   1c8c8:	sub	lr, lr, #1
   1c8cc:	add	r1, ip, r2
   1c8d0:	str	r0, [r3, r1, lsl #2]
   1c8d4:	subs	r2, r2, #1
   1c8d8:	bne	1c8b4 <ftello64@plt+0xb274>
   1c8dc:	mov	r0, r2
   1c8e0:	ldrd	r4, [sp]
   1c8e4:	ldr	r6, [sp, #8]
   1c8e8:	add	sp, sp, #12
   1c8ec:	pop	{pc}		; (ldr pc, [sp], #4)
   1c8f0:	ldr	r0, [r4, #8]
   1c8f4:	lsl	r2, r2, #2
   1c8f8:	add	r1, r0, r5, lsl #2
   1c8fc:	bl	1131c <memcpy@plt>
   1c900:	mov	r2, #0
   1c904:	b	1c8dc <ftello64@plt+0xb29c>
   1c908:	mov	r2, #12
   1c90c:	b	1c8dc <ftello64@plt+0xb29c>
   1c910:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1c914:	strd	r6, [sp, #8]
   1c918:	strd	r8, [sp, #16]
   1c91c:	strd	sl, [sp, #24]
   1c920:	str	lr, [sp, #32]
   1c924:	sub	sp, sp, #44	; 0x2c
   1c928:	mov	sl, r0
   1c92c:	mov	r4, r1
   1c930:	mov	r5, r2
   1c934:	mov	fp, r3
   1c938:	add	r7, r2, r2, lsl #1
   1c93c:	lsl	r7, r7, #2
   1c940:	ldr	r3, [r1, #20]
   1c944:	add	r3, r3, r7
   1c948:	ldr	r1, [r3, #4]
   1c94c:	add	r1, r1, #1
   1c950:	add	r0, sp, #28
   1c954:	bl	19c60 <ftello64@plt+0x8620>
   1c958:	subs	r9, r0, #0
   1c95c:	bne	1cb24 <ftello64@plt+0xb4e4>
   1c960:	mov	r8, r7
   1c964:	ldr	r3, [sp, #32]
   1c968:	add	r2, r3, #1
   1c96c:	str	r2, [sp, #32]
   1c970:	ldr	r2, [sp, #36]	; 0x24
   1c974:	str	r5, [r2, r3, lsl #2]
   1c978:	ldr	r3, [r4, #24]
   1c97c:	add	r3, r3, r7
   1c980:	mvn	r2, #0
   1c984:	str	r2, [r3, #4]
   1c988:	ldr	r2, [r4]
   1c98c:	lsl	r6, r5, #3
   1c990:	add	r1, r2, r6
   1c994:	ldr	r0, [r1, #4]
   1c998:	mov	r3, #65280	; 0xff00
   1c99c:	movt	r3, #3
   1c9a0:	and	r3, r3, r0
   1c9a4:	cmp	r3, #0
   1c9a8:	beq	1c9d8 <ftello64@plt+0xb398>
   1c9ac:	ldr	r3, [r4, #20]
   1c9b0:	add	r3, r3, r7
   1c9b4:	ldr	r0, [r3, #4]
   1c9b8:	cmp	r0, #0
   1c9bc:	beq	1cb44 <ftello64@plt+0xb504>
   1c9c0:	ldr	r3, [r3, #8]
   1c9c4:	ldr	r3, [r3]
   1c9c8:	add	r2, r2, r3, lsl #3
   1c9cc:	ldrb	r3, [r2, #6]
   1c9d0:	tst	r3, #4
   1c9d4:	beq	1ca10 <ftello64@plt+0xb3d0>
   1c9d8:	ldr	r3, [r4]
   1c9dc:	add	r6, r3, r6
   1c9e0:	ldrb	r3, [r6, #4]
   1c9e4:	tst	r3, #8
   1c9e8:	beq	1cb44 <ftello64@plt+0xb504>
   1c9ec:	ldr	r3, [r4, #20]
   1c9f0:	add	r3, r3, r7
   1c9f4:	ldr	r2, [r3, #4]
   1c9f8:	cmp	r2, #0
   1c9fc:	ble	1cb44 <ftello64@plt+0xb504>
   1ca00:	mov	r6, r9
   1ca04:	mov	r2, #0
   1ca08:	str	r2, [sp, #12]
   1ca0c:	b	1ca84 <ftello64@plt+0xb444>
   1ca10:	ldr	r3, [r1, #4]
   1ca14:	ubfx	r3, r3, #8, #10
   1ca18:	str	r3, [sp]
   1ca1c:	mov	r3, r5
   1ca20:	mov	r2, r5
   1ca24:	mov	r1, r5
   1ca28:	mov	r0, r4
   1ca2c:	bl	1c2fc <ftello64@plt+0xacbc>
   1ca30:	cmp	r0, #0
   1ca34:	beq	1c9d8 <ftello64@plt+0xb398>
   1ca38:	mov	r9, r0
   1ca3c:	b	1cb24 <ftello64@plt+0xb4e4>
   1ca40:	mov	r1, r4
   1ca44:	add	r0, sp, #16
   1ca48:	bl	1c910 <ftello64@plt+0xb2d0>
   1ca4c:	cmp	r0, #0
   1ca50:	beq	1cac8 <ftello64@plt+0xb488>
   1ca54:	mov	r9, r0
   1ca58:	b	1cb24 <ftello64@plt+0xb4e4>
   1ca5c:	ldr	r0, [sp, #24]
   1ca60:	bl	15404 <ftello64@plt+0x3dc4>
   1ca64:	mov	r3, #1
   1ca68:	str	r3, [sp, #12]
   1ca6c:	add	r6, r6, #1
   1ca70:	ldr	r3, [r4, #20]
   1ca74:	add	r3, r3, r8
   1ca78:	ldr	r2, [r3, #4]
   1ca7c:	cmp	r2, r6
   1ca80:	ble	1caf4 <ftello64@plt+0xb4b4>
   1ca84:	ldr	r3, [r3, #8]
   1ca88:	ldr	r2, [r3, r6, lsl #2]
   1ca8c:	add	r5, r2, r2, lsl #1
   1ca90:	lsl	r5, r5, #2
   1ca94:	ldr	r0, [r4, #24]
   1ca98:	add	r1, r0, r5
   1ca9c:	ldr	r3, [r1, #4]
   1caa0:	cmn	r3, #1
   1caa4:	moveq	r3, #1
   1caa8:	streq	r3, [sp, #12]
   1caac:	beq	1ca6c <ftello64@plt+0xb42c>
   1cab0:	cmp	r3, #0
   1cab4:	beq	1ca40 <ftello64@plt+0xb400>
   1cab8:	ldrd	r2, [r0, r5]
   1cabc:	strd	r2, [sp, #16]
   1cac0:	ldr	r3, [r1, #8]
   1cac4:	str	r3, [sp, #24]
   1cac8:	add	r1, sp, #16
   1cacc:	add	r0, sp, #28
   1cad0:	bl	1c760 <ftello64@plt+0xb120>
   1cad4:	cmp	r0, #0
   1cad8:	bne	1ca54 <ftello64@plt+0xb414>
   1cadc:	ldr	r3, [r4, #24]
   1cae0:	add	r5, r3, r5
   1cae4:	ldr	r3, [r5, #4]
   1cae8:	cmp	r3, #0
   1caec:	bne	1ca6c <ftello64@plt+0xb42c>
   1caf0:	b	1ca5c <ftello64@plt+0xb41c>
   1caf4:	eor	fp, fp, #1
   1caf8:	ldr	r3, [sp, #12]
   1cafc:	tst	r3, fp
   1cb00:	beq	1cb44 <ftello64@plt+0xb504>
   1cb04:	ldr	r3, [r4, #24]
   1cb08:	add	r7, r3, r7
   1cb0c:	mov	r3, #0
   1cb10:	str	r3, [r7, #4]
   1cb14:	ldrd	r2, [sp, #28]
   1cb18:	strd	r2, [sl]
   1cb1c:	ldr	r3, [sp, #36]	; 0x24
   1cb20:	str	r3, [sl, #8]
   1cb24:	mov	r0, r9
   1cb28:	add	sp, sp, #44	; 0x2c
   1cb2c:	ldrd	r4, [sp]
   1cb30:	ldrd	r6, [sp, #8]
   1cb34:	ldrd	r8, [sp, #16]
   1cb38:	ldrd	sl, [sp, #24]
   1cb3c:	add	sp, sp, #32
   1cb40:	pop	{pc}		; (ldr pc, [sp], #4)
   1cb44:	ldr	r1, [r4, #24]
   1cb48:	add	r0, r1, r7
   1cb4c:	ldrd	r2, [sp, #28]
   1cb50:	strd	r2, [r1, r7]
   1cb54:	ldr	r3, [sp, #36]	; 0x24
   1cb58:	str	r3, [r0, #8]
   1cb5c:	b	1cb14 <ftello64@plt+0xb4d4>
   1cb60:	strd	r4, [sp, #-16]!
   1cb64:	str	r6, [sp, #8]
   1cb68:	str	lr, [sp, #12]
   1cb6c:	mov	r5, r0
   1cb70:	cmp	r1, #0
   1cb74:	ldrlt	r0, [r0, #60]	; 0x3c
   1cb78:	blt	1cbb8 <ftello64@plt+0xb578>
   1cb7c:	ldr	r3, [r5, #48]	; 0x30
   1cb80:	cmp	r3, r1
   1cb84:	beq	1cbc8 <ftello64@plt+0xb588>
   1cb88:	ldr	r3, [r5, #80]	; 0x50
   1cb8c:	cmp	r3, #1
   1cb90:	ble	1cc30 <ftello64@plt+0xb5f0>
   1cb94:	ldr	r3, [r5, #8]
   1cb98:	add	r3, r3, r1, lsl #2
   1cb9c:	ldr	r4, [r3], #-4
   1cba0:	cmn	r4, #1
   1cba4:	bne	1cbdc <ftello64@plt+0xb59c>
   1cba8:	sub	r1, r1, #1
   1cbac:	cmn	r1, #1
   1cbb0:	bne	1cb9c <ftello64@plt+0xb55c>
   1cbb4:	ldr	r0, [r5, #60]	; 0x3c
   1cbb8:	ldrd	r4, [sp]
   1cbbc:	ldr	r6, [sp, #8]
   1cbc0:	add	sp, sp, #12
   1cbc4:	pop	{pc}		; (ldr pc, [sp], #4)
   1cbc8:	and	r2, r2, #2
   1cbcc:	cmp	r2, #0
   1cbd0:	movne	r0, #8
   1cbd4:	moveq	r0, #10
   1cbd8:	b	1cbb8 <ftello64@plt+0xb578>
   1cbdc:	ldrb	r3, [r5, #78]	; 0x4e
   1cbe0:	cmp	r3, #0
   1cbe4:	bne	1cc08 <ftello64@plt+0xb5c8>
   1cbe8:	cmp	r4, #10
   1cbec:	movne	r0, #0
   1cbf0:	bne	1cbb8 <ftello64@plt+0xb578>
   1cbf4:	ldrb	r3, [r5, #77]	; 0x4d
   1cbf8:	cmp	r3, #0
   1cbfc:	moveq	r0, #0
   1cc00:	movne	r0, #2
   1cc04:	b	1cbb8 <ftello64@plt+0xb578>
   1cc08:	mov	r0, r4
   1cc0c:	bl	114f0 <iswalnum@plt>
   1cc10:	adds	r3, r0, #0
   1cc14:	movne	r3, #1
   1cc18:	cmp	r4, #95	; 0x5f
   1cc1c:	orreq	r3, r3, #1
   1cc20:	cmp	r3, #0
   1cc24:	movne	r0, #1
   1cc28:	bne	1cbb8 <ftello64@plt+0xb578>
   1cc2c:	b	1cbe8 <ftello64@plt+0xb5a8>
   1cc30:	ldr	r3, [r5, #4]
   1cc34:	ldrb	r3, [r3, r1]
   1cc38:	asr	r0, r3, #5
   1cc3c:	ldr	r1, [r5, #68]	; 0x44
   1cc40:	and	r2, r3, #31
   1cc44:	ldr	r0, [r1, r0, lsl #2]
   1cc48:	lsr	r0, r0, r2
   1cc4c:	ands	r0, r0, #1
   1cc50:	bne	1cbb8 <ftello64@plt+0xb578>
   1cc54:	cmp	r3, #10
   1cc58:	bne	1cbb8 <ftello64@plt+0xb578>
   1cc5c:	ldrb	r3, [r5, #77]	; 0x4d
   1cc60:	cmp	r3, #0
   1cc64:	movne	r0, #2
   1cc68:	b	1cbb8 <ftello64@plt+0xb578>
   1cc6c:	str	r4, [sp, #-8]!
   1cc70:	str	lr, [sp, #4]
   1cc74:	ldr	r3, [r0, #4]
   1cc78:	ldrb	ip, [r3, r2]
   1cc7c:	ldrb	r3, [r1, #4]
   1cc80:	sub	r3, r3, #1
   1cc84:	cmp	r3, #6
   1cc88:	ldrls	pc, [pc, r3, lsl #2]
   1cc8c:	b	1cdb4 <ftello64@plt+0xb774>
   1cc90:	andeq	ip, r1, ip, lsr #25
   1cc94:			; <UNDEFINED> instruction: 0x0001cdb4
   1cc98:	andeq	ip, r1, r0, asr #25
   1cc9c:			; <UNDEFINED> instruction: 0x0001cdb4
   1cca0:	andeq	ip, r1, r0, asr #26
   1cca4:			; <UNDEFINED> instruction: 0x0001cdb4
   1cca8:	andeq	ip, r1, r4, lsr sp
   1ccac:	ldrb	r3, [r1]
   1ccb0:	cmp	r3, ip
   1ccb4:	movne	r0, #0
   1ccb8:	bne	1cdb8 <ftello64@plt+0xb778>
   1ccbc:	b	1ccdc <ftello64@plt+0xb69c>
   1ccc0:	lsr	lr, ip, #5
   1ccc4:	ldr	r3, [r1]
   1ccc8:	and	ip, ip, #31
   1cccc:	ldr	r3, [r3, lr, lsl #2]
   1ccd0:	lsr	ip, r3, ip
   1ccd4:	tst	ip, #1
   1ccd8:	beq	1cdc4 <ftello64@plt+0xb784>
   1ccdc:	ldr	ip, [r1, #4]
   1cce0:	mov	r3, #65280	; 0xff00
   1cce4:	movt	r3, #3
   1cce8:	and	r3, r3, ip
   1ccec:	cmp	r3, #0
   1ccf0:	moveq	r0, #1
   1ccf4:	beq	1cdb8 <ftello64@plt+0xb778>
   1ccf8:	mov	r3, r2
   1ccfc:	mov	r4, r1
   1cd00:	ldr	r2, [r0, #88]	; 0x58
   1cd04:	mov	r1, r3
   1cd08:	bl	1cb60 <ftello64@plt+0xb520>
   1cd0c:	ldr	r3, [r4, #4]
   1cd10:	ubfx	r3, r3, #8, #10
   1cd14:	tst	r3, #4
   1cd18:	beq	1cd80 <ftello64@plt+0xb740>
   1cd1c:	tst	r0, #1
   1cd20:	beq	1cdcc <ftello64@plt+0xb78c>
   1cd24:	tst	r3, #8
   1cd28:	beq	1cd90 <ftello64@plt+0xb750>
   1cd2c:	mov	r0, #0
   1cd30:	b	1cdb8 <ftello64@plt+0xb778>
   1cd34:	tst	ip, #128	; 0x80
   1cd38:	movne	r0, #0
   1cd3c:	bne	1cdb8 <ftello64@plt+0xb778>
   1cd40:	cmp	ip, #10
   1cd44:	beq	1cd68 <ftello64@plt+0xb728>
   1cd48:	cmp	ip, #0
   1cd4c:	bne	1ccdc <ftello64@plt+0xb69c>
   1cd50:	ldr	r3, [r0, #84]	; 0x54
   1cd54:	ldr	r3, [r3, #128]	; 0x80
   1cd58:	tst	r3, #128	; 0x80
   1cd5c:	movne	r0, #0
   1cd60:	beq	1ccdc <ftello64@plt+0xb69c>
   1cd64:	b	1cdb8 <ftello64@plt+0xb778>
   1cd68:	ldr	r3, [r0, #84]	; 0x54
   1cd6c:	ldr	r3, [r3, #128]	; 0x80
   1cd70:	tst	r3, #64	; 0x40
   1cd74:	bne	1ccdc <ftello64@plt+0xb69c>
   1cd78:	mov	r0, #0
   1cd7c:	b	1cdb8 <ftello64@plt+0xb778>
   1cd80:	tst	r3, #8
   1cd84:	beq	1cd90 <ftello64@plt+0xb750>
   1cd88:	tst	r0, #1
   1cd8c:	bne	1cdd4 <ftello64@plt+0xb794>
   1cd90:	tst	r3, #32
   1cd94:	beq	1cda4 <ftello64@plt+0xb764>
   1cd98:	tst	r0, #2
   1cd9c:	moveq	r0, #0
   1cda0:	beq	1cdb8 <ftello64@plt+0xb778>
   1cda4:	tst	r3, #128	; 0x80
   1cda8:	ubfxne	r0, r0, #3, #1
   1cdac:	moveq	r0, #1
   1cdb0:	b	1cdb8 <ftello64@plt+0xb778>
   1cdb4:	mov	r0, #0
   1cdb8:	ldr	r4, [sp]
   1cdbc:	add	sp, sp, #4
   1cdc0:	pop	{pc}		; (ldr pc, [sp], #4)
   1cdc4:	mov	r0, #0
   1cdc8:	b	1cdb8 <ftello64@plt+0xb778>
   1cdcc:	mov	r0, #0
   1cdd0:	b	1cdb8 <ftello64@plt+0xb778>
   1cdd4:	mov	r0, #0
   1cdd8:	b	1cdb8 <ftello64@plt+0xb778>
   1cddc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1cde0:	strd	r6, [sp, #8]
   1cde4:	strd	r8, [sp, #16]
   1cde8:	strd	sl, [sp, #24]
   1cdec:	str	lr, [sp, #32]
   1cdf0:	sub	sp, sp, #4
   1cdf4:	ldr	r7, [r0, #84]	; 0x54
   1cdf8:	ldr	r3, [r1, #4]
   1cdfc:	cmp	r3, #0
   1ce00:	ble	1cf00 <ftello64@plt+0xb8c0>
   1ce04:	mov	r9, r2
   1ce08:	mov	r6, r1
   1ce0c:	mov	r8, r0
   1ce10:	mov	r4, #0
   1ce14:	b	1ce48 <ftello64@plt+0xb808>
   1ce18:	lsl	sl, r1, #1
   1ce1c:	lsl	r1, r1, #3
   1ce20:	bl	27d2c <ftello64@plt+0x166ec>
   1ce24:	cmp	r0, #0
   1ce28:	beq	1cf08 <ftello64@plt+0xb8c8>
   1ce2c:	str	r0, [r8, #132]	; 0x84
   1ce30:	str	sl, [r8, #128]	; 0x80
   1ce34:	b	1ce94 <ftello64@plt+0xb854>
   1ce38:	add	r4, r4, #1
   1ce3c:	ldr	r3, [r6, #4]
   1ce40:	cmp	r3, r4
   1ce44:	ble	1cee0 <ftello64@plt+0xb8a0>
   1ce48:	ldr	r3, [r6, #8]
   1ce4c:	ldr	r5, [r3, r4, lsl #2]
   1ce50:	ldr	r3, [r7]
   1ce54:	add	r2, r3, r5, lsl #3
   1ce58:	ldrb	r2, [r2, #4]
   1ce5c:	cmp	r2, #8
   1ce60:	bne	1ce38 <ftello64@plt+0xb7f8>
   1ce64:	ldr	r3, [r3, r5, lsl #3]
   1ce68:	cmp	r3, #31
   1ce6c:	bgt	1ce38 <ftello64@plt+0xb7f8>
   1ce70:	ldr	r2, [r7, #80]	; 0x50
   1ce74:	lsr	r3, r2, r3
   1ce78:	tst	r3, #1
   1ce7c:	beq	1ce38 <ftello64@plt+0xb7f8>
   1ce80:	ldr	r0, [r8, #132]	; 0x84
   1ce84:	ldr	r1, [r8, #128]	; 0x80
   1ce88:	ldr	r3, [r8, #124]	; 0x7c
   1ce8c:	cmp	r1, r3
   1ce90:	beq	1ce18 <ftello64@plt+0xb7d8>
   1ce94:	ldr	fp, [r8, #124]	; 0x7c
   1ce98:	ldr	sl, [r8, #132]	; 0x84
   1ce9c:	mov	r1, #24
   1cea0:	mov	r0, #1
   1cea4:	bl	27c7c <ftello64@plt+0x1663c>
   1cea8:	str	r0, [sl, fp, lsl #2]
   1ceac:	ldr	r2, [r8, #124]	; 0x7c
   1ceb0:	ldr	r3, [r8, #132]	; 0x84
   1ceb4:	ldr	r3, [r3, r2, lsl #2]
   1ceb8:	cmp	r3, #0
   1cebc:	beq	1cf08 <ftello64@plt+0xb8c8>
   1cec0:	str	r5, [r3, #4]
   1cec4:	ldr	r2, [r8, #132]	; 0x84
   1cec8:	ldr	r3, [r8, #124]	; 0x7c
   1cecc:	add	r1, r3, #1
   1ced0:	str	r1, [r8, #124]	; 0x7c
   1ced4:	ldr	r3, [r2, r3, lsl #2]
   1ced8:	str	r9, [r3]
   1cedc:	b	1ce38 <ftello64@plt+0xb7f8>
   1cee0:	mov	r0, #0
   1cee4:	add	sp, sp, #4
   1cee8:	ldrd	r4, [sp]
   1ceec:	ldrd	r6, [sp, #8]
   1cef0:	ldrd	r8, [sp, #16]
   1cef4:	ldrd	sl, [sp, #24]
   1cef8:	add	sp, sp, #32
   1cefc:	pop	{pc}		; (ldr pc, [sp], #4)
   1cf00:	mov	r0, #0
   1cf04:	b	1cee4 <ftello64@plt+0xb8a4>
   1cf08:	mov	r0, #12
   1cf0c:	b	1cee4 <ftello64@plt+0xb8a4>
   1cf10:	strd	r4, [sp, #-16]!
   1cf14:	str	r6, [sp, #8]
   1cf18:	str	lr, [sp, #12]
   1cf1c:	mov	r4, r0
   1cf20:	mov	r5, r1
   1cf24:	ldr	r6, [r0, #104]	; 0x68
   1cf28:	ldr	r3, [r0, #36]	; 0x24
   1cf2c:	cmp	r3, r1
   1cf30:	bgt	1cf40 <ftello64@plt+0xb900>
   1cf34:	ldr	r2, [r0, #48]	; 0x30
   1cf38:	cmp	r3, r2
   1cf3c:	blt	1cf58 <ftello64@plt+0xb918>
   1cf40:	ldr	r3, [r4, #28]
   1cf44:	cmp	r3, r5
   1cf48:	bgt	1cf6c <ftello64@plt+0xb92c>
   1cf4c:	ldr	r2, [r4, #48]	; 0x30
   1cf50:	cmp	r3, r2
   1cf54:	bge	1cf6c <ftello64@plt+0xb92c>
   1cf58:	add	r1, r5, #1
   1cf5c:	mov	r0, r4
   1cf60:	bl	1a964 <ftello64@plt+0x9324>
   1cf64:	cmp	r0, #0
   1cf68:	bne	1cf9c <ftello64@plt+0xb95c>
   1cf6c:	cmp	r6, r5
   1cf70:	movge	r0, #0
   1cf74:	bge	1cf9c <ftello64@plt+0xb95c>
   1cf78:	sub	r2, r5, r6
   1cf7c:	add	r6, r6, #1
   1cf80:	ldr	r0, [r4, #100]	; 0x64
   1cf84:	lsl	r2, r2, #2
   1cf88:	mov	r1, #0
   1cf8c:	add	r0, r0, r6, lsl #2
   1cf90:	bl	11520 <memset@plt>
   1cf94:	str	r5, [r4, #104]	; 0x68
   1cf98:	mov	r0, #0
   1cf9c:	ldrd	r4, [sp]
   1cfa0:	ldr	r6, [sp, #8]
   1cfa4:	add	sp, sp, #12
   1cfa8:	pop	{pc}		; (ldr pc, [sp], #4)
   1cfac:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1cfb0:	strd	r6, [sp, #8]
   1cfb4:	strd	r8, [sp, #16]
   1cfb8:	strd	sl, [sp, #24]
   1cfbc:	str	lr, [sp, #32]
   1cfc0:	sub	sp, sp, #28
   1cfc4:	mov	r5, r0
   1cfc8:	mov	r6, r1
   1cfcc:	mov	r7, r2
   1cfd0:	mov	r8, r3
   1cfd4:	ldr	r1, [r1, #4]
   1cfd8:	add	r0, sp, #12
   1cfdc:	bl	19c60 <ftello64@plt+0x8620>
   1cfe0:	subs	r9, r0, #0
   1cfe4:	bne	1d0bc <ftello64@plt+0xba7c>
   1cfe8:	ldr	r3, [r6, #4]
   1cfec:	cmp	r3, #0
   1cff0:	ble	1d0dc <ftello64@plt+0xba9c>
   1cff4:	mov	r4, r9
   1cff8:	b	1d05c <ftello64@plt+0xba1c>
   1cffc:	add	r0, r0, #1
   1d000:	cmp	lr, r0
   1d004:	beq	1d090 <ftello64@plt+0xba50>
   1d008:	ldr	ip, [r3, #4]!
   1d00c:	add	fp, sl, ip, lsl #3
   1d010:	ldrb	fp, [fp, #4]
   1d014:	cmp	r8, fp
   1d018:	bne	1cffc <ftello64@plt+0xb9bc>
   1d01c:	ldr	fp, [sl, ip, lsl #3]
   1d020:	cmp	r7, fp
   1d024:	bne	1cffc <ftello64@plt+0xb9bc>
   1d028:	cmn	ip, #1
   1d02c:	beq	1d090 <ftello64@plt+0xba50>
   1d030:	str	r8, [sp]
   1d034:	mov	r3, r7
   1d038:	add	r1, sp, #12
   1d03c:	mov	r0, r5
   1d040:	bl	1c63c <ftello64@plt+0xaffc>
   1d044:	subs	sl, r0, #0
   1d048:	bne	1d0b0 <ftello64@plt+0xba70>
   1d04c:	add	r4, r4, #1
   1d050:	ldr	r3, [r6, #4]
   1d054:	cmp	r3, r4
   1d058:	ble	1d0dc <ftello64@plt+0xba9c>
   1d05c:	ldr	r3, [r6, #8]
   1d060:	ldr	r2, [r3, r4, lsl #2]
   1d064:	add	r3, r2, r2, lsl #1
   1d068:	ldr	r1, [r5, #24]
   1d06c:	add	r1, r1, r3, lsl #2
   1d070:	ldr	lr, [r1, #4]
   1d074:	cmp	lr, #0
   1d078:	ble	1d090 <ftello64@plt+0xba50>
   1d07c:	ldr	sl, [r5]
   1d080:	ldr	r3, [r1, #8]
   1d084:	sub	r3, r3, #4
   1d088:	mov	r0, r9
   1d08c:	b	1d008 <ftello64@plt+0xb9c8>
   1d090:	add	r0, sp, #12
   1d094:	bl	1c760 <ftello64@plt+0xb120>
   1d098:	subs	sl, r0, #0
   1d09c:	beq	1d04c <ftello64@plt+0xba0c>
   1d0a0:	ldr	r0, [sp, #20]
   1d0a4:	bl	15404 <ftello64@plt+0x3dc4>
   1d0a8:	mov	r9, sl
   1d0ac:	b	1d0bc <ftello64@plt+0xba7c>
   1d0b0:	ldr	r0, [sp, #20]
   1d0b4:	bl	15404 <ftello64@plt+0x3dc4>
   1d0b8:	mov	r9, sl
   1d0bc:	mov	r0, r9
   1d0c0:	add	sp, sp, #28
   1d0c4:	ldrd	r4, [sp]
   1d0c8:	ldrd	r6, [sp, #8]
   1d0cc:	ldrd	r8, [sp, #16]
   1d0d0:	ldrd	sl, [sp, #24]
   1d0d4:	add	sp, sp, #32
   1d0d8:	pop	{pc}		; (ldr pc, [sp], #4)
   1d0dc:	ldr	r0, [r6, #8]
   1d0e0:	bl	15404 <ftello64@plt+0x3dc4>
   1d0e4:	ldrd	r2, [sp, #12]
   1d0e8:	strd	r2, [r6]
   1d0ec:	ldr	r3, [sp, #20]
   1d0f0:	str	r3, [r6, #8]
   1d0f4:	b	1d0bc <ftello64@plt+0xba7c>
   1d0f8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1d0fc:	strd	r6, [sp, #8]
   1d100:	str	r8, [sp, #16]
   1d104:	str	lr, [sp, #20]
   1d108:	mov	r4, r0
   1d10c:	mov	r5, r1
   1d110:	mov	r1, r2
   1d114:	ldr	r2, [r0, #88]	; 0x58
   1d118:	bl	1cb60 <ftello64@plt+0xb520>
   1d11c:	ldr	lr, [r5, #8]
   1d120:	cmp	lr, #0
   1d124:	ble	1d190 <ftello64@plt+0xbb50>
   1d128:	ldr	r3, [r4, #84]	; 0x54
   1d12c:	ldr	r4, [r3]
   1d130:	ldr	ip, [r5, #12]
   1d134:	sub	ip, ip, #4
   1d138:	mov	r1, #0
   1d13c:	and	r7, r0, #8
   1d140:	and	r6, r0, #2
   1d144:	and	r5, r0, #1
   1d148:	b	1d1a4 <ftello64@plt+0xbb64>
   1d14c:	tst	r3, #8
   1d150:	beq	1d15c <ftello64@plt+0xbb1c>
   1d154:	cmp	r5, #0
   1d158:	bne	1d198 <ftello64@plt+0xbb58>
   1d15c:	tst	r3, #32
   1d160:	beq	1d16c <ftello64@plt+0xbb2c>
   1d164:	cmp	r6, #0
   1d168:	beq	1d198 <ftello64@plt+0xbb58>
   1d16c:	tst	r3, #128	; 0x80
   1d170:	beq	1d17c <ftello64@plt+0xbb3c>
   1d174:	cmp	r7, #0
   1d178:	beq	1d198 <ftello64@plt+0xbb58>
   1d17c:	ldrd	r4, [sp]
   1d180:	ldrd	r6, [sp, #8]
   1d184:	ldr	r8, [sp, #16]
   1d188:	add	sp, sp, #20
   1d18c:	pop	{pc}		; (ldr pc, [sp], #4)
   1d190:	mov	r0, #0
   1d194:	b	1d17c <ftello64@plt+0xbb3c>
   1d198:	add	r1, r1, #1
   1d19c:	cmp	lr, r1
   1d1a0:	beq	1d1e4 <ftello64@plt+0xbba4>
   1d1a4:	ldr	r0, [ip, #4]!
   1d1a8:	add	r2, r4, r0, lsl #3
   1d1ac:	ldr	r3, [r2, #4]
   1d1b0:	ubfx	r3, r3, #8, #10
   1d1b4:	ldrb	r2, [r2, #4]
   1d1b8:	cmp	r2, #2
   1d1bc:	bne	1d198 <ftello64@plt+0xbb58>
   1d1c0:	cmp	r3, #0
   1d1c4:	beq	1d17c <ftello64@plt+0xbb3c>
   1d1c8:	tst	r3, #4
   1d1cc:	beq	1d14c <ftello64@plt+0xbb0c>
   1d1d0:	cmp	r5, #0
   1d1d4:	beq	1d198 <ftello64@plt+0xbb58>
   1d1d8:	tst	r3, #8
   1d1dc:	beq	1d15c <ftello64@plt+0xbb1c>
   1d1e0:	b	1d198 <ftello64@plt+0xbb58>
   1d1e4:	mov	r0, #0
   1d1e8:	b	1d17c <ftello64@plt+0xbb3c>
   1d1ec:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1d1f0:	strd	r6, [sp, #8]
   1d1f4:	str	r8, [sp, #16]
   1d1f8:	str	lr, [sp, #20]
   1d1fc:	ldr	r7, [sp, #28]
   1d200:	subs	r5, r0, #0
   1d204:	beq	1d2b8 <ftello64@plt+0xbc78>
   1d208:	ldr	r4, [r5]
   1d20c:	cmp	r4, #0
   1d210:	beq	1d2c0 <ftello64@plt+0xbc80>
   1d214:	mov	r0, r3
   1d218:	sub	r4, r4, #1
   1d21c:	str	r4, [r5]
   1d220:	add	r4, r4, r4, lsl #1
   1d224:	lsl	r4, r4, #3
   1d228:	ldr	r3, [r5, #8]
   1d22c:	ldr	r3, [r3, r4]
   1d230:	str	r3, [r1]
   1d234:	lsl	r6, r2, #3
   1d238:	ldr	r3, [r5, #8]
   1d23c:	add	r3, r3, r4
   1d240:	mov	r2, r6
   1d244:	ldr	r1, [r3, #8]
   1d248:	bl	1131c <memcpy@plt>
   1d24c:	ldr	r3, [r5, #8]
   1d250:	add	r3, r3, r4
   1d254:	ldr	r1, [r3, #8]
   1d258:	mov	r2, r6
   1d25c:	add	r1, r1, r6
   1d260:	ldr	r0, [sp, #24]
   1d264:	bl	1131c <memcpy@plt>
   1d268:	ldr	r0, [r7, #8]
   1d26c:	bl	15404 <ftello64@plt+0x3dc4>
   1d270:	ldr	r3, [r5, #8]
   1d274:	add	r3, r3, r4
   1d278:	ldr	r0, [r3, #8]
   1d27c:	bl	15404 <ftello64@plt+0x3dc4>
   1d280:	ldr	r1, [r5, #8]
   1d284:	add	r1, r1, r4
   1d288:	ldrd	r2, [r1, #12]
   1d28c:	strd	r2, [r7]
   1d290:	ldr	r3, [r1, #20]
   1d294:	str	r3, [r7, #8]
   1d298:	ldr	r3, [r5, #8]
   1d29c:	add	r4, r3, r4
   1d2a0:	ldr	r0, [r4, #4]
   1d2a4:	ldrd	r4, [sp]
   1d2a8:	ldrd	r6, [sp, #8]
   1d2ac:	ldr	r8, [sp, #16]
   1d2b0:	add	sp, sp, #20
   1d2b4:	pop	{pc}		; (ldr pc, [sp], #4)
   1d2b8:	mvn	r0, #0
   1d2bc:	b	1d2a4 <ftello64@plt+0xbc64>
   1d2c0:	mvn	r0, #0
   1d2c4:	b	1d2a4 <ftello64@plt+0xbc64>
   1d2c8:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1d2cc:	strd	r6, [sp, #8]
   1d2d0:	strd	r8, [sp, #16]
   1d2d4:	str	sl, [sp, #24]
   1d2d8:	str	lr, [sp, #28]
   1d2dc:	mov	r6, r0
   1d2e0:	mov	r4, r1
   1d2e4:	mov	r5, r2
   1d2e8:	mov	r9, r3
   1d2ec:	ldr	r7, [sp, #32]
   1d2f0:	ldr	r3, [sp, #36]	; 0x24
   1d2f4:	tst	r3, #4194304	; 0x400000
   1d2f8:	beq	1d33c <ftello64@plt+0xbcfc>
   1d2fc:	movw	r1, #46804	; 0xb6d4
   1d300:	movt	r1, #2
   1d304:	mov	r0, r7
   1d308:	bl	112b0 <strcmp@plt>
   1d30c:	cmp	r0, #0
   1d310:	movweq	r7, #46796	; 0xb6cc
   1d314:	movteq	r7, #2
   1d318:	beq	1d33c <ftello64@plt+0xbcfc>
   1d31c:	movw	r1, #46812	; 0xb6dc
   1d320:	movt	r1, #2
   1d324:	mov	r0, r7
   1d328:	bl	112b0 <strcmp@plt>
   1d32c:	movw	r3, #46796	; 0xb6cc
   1d330:	movt	r3, #2
   1d334:	cmp	r0, #0
   1d338:	moveq	r7, r3
   1d33c:	ldr	r3, [r5, #36]	; 0x24
   1d340:	ldr	r2, [r9]
   1d344:	cmp	r2, r3
   1d348:	beq	1d398 <ftello64@plt+0xbd58>
   1d34c:	ldr	r9, [r5, #12]
   1d350:	ldr	r8, [r5, #36]	; 0x24
   1d354:	add	r3, r8, #1
   1d358:	str	r3, [r5, #36]	; 0x24
   1d35c:	mov	r0, r7
   1d360:	bl	11274 <wctype@plt>
   1d364:	str	r0, [r9, r8, lsl #2]
   1d368:	movw	r1, #46820	; 0xb6e4
   1d36c:	movt	r1, #2
   1d370:	mov	r0, r7
   1d374:	bl	112b0 <strcmp@plt>
   1d378:	subs	r5, r0, #0
   1d37c:	bne	1d45c <ftello64@plt+0xbe1c>
   1d380:	cmp	r6, #0
   1d384:	bne	1d3c0 <ftello64@plt+0xbd80>
   1d388:	bl	114a8 <__ctype_b_loc@plt>
   1d38c:	mov	r3, r5
   1d390:	mov	lr, #1
   1d394:	b	1d418 <ftello64@plt+0xbdd8>
   1d398:	lsl	r3, r3, #1
   1d39c:	add	r8, r3, #1
   1d3a0:	lsl	r1, r8, #2
   1d3a4:	ldr	r0, [r5, #12]
   1d3a8:	bl	27d2c <ftello64@plt+0x166ec>
   1d3ac:	cmp	r0, #0
   1d3b0:	beq	1dd24 <ftello64@plt+0xc6e4>
   1d3b4:	str	r0, [r5, #12]
   1d3b8:	str	r8, [r9]
   1d3bc:	b	1d34c <ftello64@plt+0xbd0c>
   1d3c0:	bl	114a8 <__ctype_b_loc@plt>
   1d3c4:	mov	r3, r5
   1d3c8:	mov	lr, #1
   1d3cc:	b	1d3dc <ftello64@plt+0xbd9c>
   1d3d0:	add	r3, r3, #1
   1d3d4:	cmp	r3, #256	; 0x100
   1d3d8:	beq	1dd28 <ftello64@plt+0xc6e8>
   1d3dc:	ldr	r1, [r0]
   1d3e0:	lsl	r2, r3, #1
   1d3e4:	ldrh	r2, [r1, r2]
   1d3e8:	tst	r2, #8
   1d3ec:	beq	1d3d0 <ftello64@plt+0xbd90>
   1d3f0:	ldrb	r2, [r6, r3]
   1d3f4:	asr	ip, r2, #5
   1d3f8:	and	r2, r2, #31
   1d3fc:	ldr	r1, [r4, ip, lsl #2]
   1d400:	orr	r2, r1, lr, lsl r2
   1d404:	str	r2, [r4, ip, lsl #2]
   1d408:	b	1d3d0 <ftello64@plt+0xbd90>
   1d40c:	add	r3, r3, #1
   1d410:	cmp	r3, #256	; 0x100
   1d414:	beq	1dd28 <ftello64@plt+0xc6e8>
   1d418:	ldr	r1, [r0]
   1d41c:	lsl	r2, r3, #1
   1d420:	ldrh	r2, [r1, r2]
   1d424:	tst	r2, #8
   1d428:	beq	1d40c <ftello64@plt+0xbdcc>
   1d42c:	add	r2, r3, #31
   1d430:	cmp	r3, #0
   1d434:	movge	r2, r3
   1d438:	asr	r2, r2, #5
   1d43c:	rsbs	r1, r3, #0
   1d440:	and	ip, r3, #31
   1d444:	and	r1, r1, #31
   1d448:	rsbpl	ip, r1, #0
   1d44c:	ldr	r1, [r4, r2, lsl #2]
   1d450:	orr	r1, r1, lr, lsl ip
   1d454:	str	r1, [r4, r2, lsl #2]
   1d458:	b	1d40c <ftello64@plt+0xbdcc>
   1d45c:	movw	r1, #46828	; 0xb6ec
   1d460:	movt	r1, #2
   1d464:	mov	r0, r7
   1d468:	bl	112b0 <strcmp@plt>
   1d46c:	subs	r5, r0, #0
   1d470:	bne	1d528 <ftello64@plt+0xbee8>
   1d474:	cmp	r6, #0
   1d478:	bne	1d48c <ftello64@plt+0xbe4c>
   1d47c:	bl	114a8 <__ctype_b_loc@plt>
   1d480:	mov	r3, r5
   1d484:	mov	lr, #1
   1d488:	b	1d4e4 <ftello64@plt+0xbea4>
   1d48c:	bl	114a8 <__ctype_b_loc@plt>
   1d490:	mov	r3, r5
   1d494:	mov	lr, #1
   1d498:	b	1d4a8 <ftello64@plt+0xbe68>
   1d49c:	add	r3, r3, #1
   1d4a0:	cmp	r3, #256	; 0x100
   1d4a4:	beq	1dd28 <ftello64@plt+0xc6e8>
   1d4a8:	ldr	r1, [r0]
   1d4ac:	lsl	r2, r3, #1
   1d4b0:	ldrh	r2, [r1, r2]
   1d4b4:	tst	r2, #2
   1d4b8:	beq	1d49c <ftello64@plt+0xbe5c>
   1d4bc:	ldrb	r2, [r6, r3]
   1d4c0:	asr	ip, r2, #5
   1d4c4:	and	r2, r2, #31
   1d4c8:	ldr	r1, [r4, ip, lsl #2]
   1d4cc:	orr	r2, r1, lr, lsl r2
   1d4d0:	str	r2, [r4, ip, lsl #2]
   1d4d4:	b	1d49c <ftello64@plt+0xbe5c>
   1d4d8:	add	r3, r3, #1
   1d4dc:	cmp	r3, #256	; 0x100
   1d4e0:	beq	1dd28 <ftello64@plt+0xc6e8>
   1d4e4:	ldr	r1, [r0]
   1d4e8:	lsl	r2, r3, #1
   1d4ec:	ldrh	r2, [r1, r2]
   1d4f0:	tst	r2, #2
   1d4f4:	beq	1d4d8 <ftello64@plt+0xbe98>
   1d4f8:	add	r2, r3, #31
   1d4fc:	cmp	r3, #0
   1d500:	movge	r2, r3
   1d504:	asr	r2, r2, #5
   1d508:	rsbs	r1, r3, #0
   1d50c:	and	ip, r3, #31
   1d510:	and	r1, r1, #31
   1d514:	rsbpl	ip, r1, #0
   1d518:	ldr	r1, [r4, r2, lsl #2]
   1d51c:	orr	r1, r1, lr, lsl ip
   1d520:	str	r1, [r4, r2, lsl #2]
   1d524:	b	1d4d8 <ftello64@plt+0xbe98>
   1d528:	movw	r1, #46812	; 0xb6dc
   1d52c:	movt	r1, #2
   1d530:	mov	r0, r7
   1d534:	bl	112b0 <strcmp@plt>
   1d538:	subs	r5, r0, #0
   1d53c:	bne	1d5f4 <ftello64@plt+0xbfb4>
   1d540:	cmp	r6, #0
   1d544:	bne	1d558 <ftello64@plt+0xbf18>
   1d548:	bl	114a8 <__ctype_b_loc@plt>
   1d54c:	mov	r3, r5
   1d550:	mov	lr, #1
   1d554:	b	1d5b0 <ftello64@plt+0xbf70>
   1d558:	bl	114a8 <__ctype_b_loc@plt>
   1d55c:	mov	r3, r5
   1d560:	mov	lr, #1
   1d564:	b	1d574 <ftello64@plt+0xbf34>
   1d568:	add	r3, r3, #1
   1d56c:	cmp	r3, #256	; 0x100
   1d570:	beq	1dd28 <ftello64@plt+0xc6e8>
   1d574:	ldr	r1, [r0]
   1d578:	lsl	r2, r3, #1
   1d57c:	ldrh	r2, [r1, r2]
   1d580:	tst	r2, #512	; 0x200
   1d584:	beq	1d568 <ftello64@plt+0xbf28>
   1d588:	ldrb	r2, [r6, r3]
   1d58c:	asr	ip, r2, #5
   1d590:	and	r2, r2, #31
   1d594:	ldr	r1, [r4, ip, lsl #2]
   1d598:	orr	r2, r1, lr, lsl r2
   1d59c:	str	r2, [r4, ip, lsl #2]
   1d5a0:	b	1d568 <ftello64@plt+0xbf28>
   1d5a4:	add	r3, r3, #1
   1d5a8:	cmp	r3, #256	; 0x100
   1d5ac:	beq	1dd28 <ftello64@plt+0xc6e8>
   1d5b0:	ldr	r1, [r0]
   1d5b4:	lsl	r2, r3, #1
   1d5b8:	ldrh	r2, [r1, r2]
   1d5bc:	tst	r2, #512	; 0x200
   1d5c0:	beq	1d5a4 <ftello64@plt+0xbf64>
   1d5c4:	add	r2, r3, #31
   1d5c8:	cmp	r3, #0
   1d5cc:	movge	r2, r3
   1d5d0:	asr	r2, r2, #5
   1d5d4:	rsbs	r1, r3, #0
   1d5d8:	and	ip, r3, #31
   1d5dc:	and	r1, r1, #31
   1d5e0:	rsbpl	ip, r1, #0
   1d5e4:	ldr	r1, [r4, r2, lsl #2]
   1d5e8:	orr	r1, r1, lr, lsl ip
   1d5ec:	str	r1, [r4, r2, lsl #2]
   1d5f0:	b	1d5a4 <ftello64@plt+0xbf64>
   1d5f4:	movw	r1, #46836	; 0xb6f4
   1d5f8:	movt	r1, #2
   1d5fc:	mov	r0, r7
   1d600:	bl	112b0 <strcmp@plt>
   1d604:	subs	r5, r0, #0
   1d608:	bne	1d6c0 <ftello64@plt+0xc080>
   1d60c:	cmp	r6, #0
   1d610:	bne	1d624 <ftello64@plt+0xbfe4>
   1d614:	bl	114a8 <__ctype_b_loc@plt>
   1d618:	mov	r3, r5
   1d61c:	mov	lr, #1
   1d620:	b	1d67c <ftello64@plt+0xc03c>
   1d624:	bl	114a8 <__ctype_b_loc@plt>
   1d628:	mov	r3, r5
   1d62c:	mov	lr, #1
   1d630:	b	1d640 <ftello64@plt+0xc000>
   1d634:	add	r3, r3, #1
   1d638:	cmp	r3, #256	; 0x100
   1d63c:	beq	1dd28 <ftello64@plt+0xc6e8>
   1d640:	ldr	r1, [r0]
   1d644:	lsl	r2, r3, #1
   1d648:	ldrh	r2, [r1, r2]
   1d64c:	tst	r2, #8192	; 0x2000
   1d650:	beq	1d634 <ftello64@plt+0xbff4>
   1d654:	ldrb	r2, [r6, r3]
   1d658:	asr	ip, r2, #5
   1d65c:	and	r2, r2, #31
   1d660:	ldr	r1, [r4, ip, lsl #2]
   1d664:	orr	r2, r1, lr, lsl r2
   1d668:	str	r2, [r4, ip, lsl #2]
   1d66c:	b	1d634 <ftello64@plt+0xbff4>
   1d670:	add	r3, r3, #1
   1d674:	cmp	r3, #256	; 0x100
   1d678:	beq	1dd28 <ftello64@plt+0xc6e8>
   1d67c:	ldr	r1, [r0]
   1d680:	lsl	r2, r3, #1
   1d684:	ldrh	r2, [r1, r2]
   1d688:	tst	r2, #8192	; 0x2000
   1d68c:	beq	1d670 <ftello64@plt+0xc030>
   1d690:	add	r2, r3, #31
   1d694:	cmp	r3, #0
   1d698:	movge	r2, r3
   1d69c:	asr	r2, r2, #5
   1d6a0:	rsbs	r1, r3, #0
   1d6a4:	and	ip, r3, #31
   1d6a8:	and	r1, r1, #31
   1d6ac:	rsbpl	ip, r1, #0
   1d6b0:	ldr	r1, [r4, r2, lsl #2]
   1d6b4:	orr	r1, r1, lr, lsl ip
   1d6b8:	str	r1, [r4, r2, lsl #2]
   1d6bc:	b	1d670 <ftello64@plt+0xc030>
   1d6c0:	movw	r1, #46796	; 0xb6cc
   1d6c4:	movt	r1, #2
   1d6c8:	mov	r0, r7
   1d6cc:	bl	112b0 <strcmp@plt>
   1d6d0:	subs	r5, r0, #0
   1d6d4:	bne	1d78c <ftello64@plt+0xc14c>
   1d6d8:	cmp	r6, #0
   1d6dc:	bne	1d6f0 <ftello64@plt+0xc0b0>
   1d6e0:	bl	114a8 <__ctype_b_loc@plt>
   1d6e4:	mov	r3, r5
   1d6e8:	mov	lr, #1
   1d6ec:	b	1d748 <ftello64@plt+0xc108>
   1d6f0:	bl	114a8 <__ctype_b_loc@plt>
   1d6f4:	mov	r3, r5
   1d6f8:	mov	lr, #1
   1d6fc:	b	1d70c <ftello64@plt+0xc0cc>
   1d700:	add	r3, r3, #1
   1d704:	cmp	r3, #256	; 0x100
   1d708:	beq	1dd28 <ftello64@plt+0xc6e8>
   1d70c:	ldr	r1, [r0]
   1d710:	lsl	r2, r3, #1
   1d714:	ldrh	r2, [r1, r2]
   1d718:	tst	r2, #1024	; 0x400
   1d71c:	beq	1d700 <ftello64@plt+0xc0c0>
   1d720:	ldrb	r2, [r6, r3]
   1d724:	asr	ip, r2, #5
   1d728:	and	r2, r2, #31
   1d72c:	ldr	r1, [r4, ip, lsl #2]
   1d730:	orr	r2, r1, lr, lsl r2
   1d734:	str	r2, [r4, ip, lsl #2]
   1d738:	b	1d700 <ftello64@plt+0xc0c0>
   1d73c:	add	r3, r3, #1
   1d740:	cmp	r3, #256	; 0x100
   1d744:	beq	1dd28 <ftello64@plt+0xc6e8>
   1d748:	ldr	r1, [r0]
   1d74c:	lsl	r2, r3, #1
   1d750:	ldrh	r2, [r1, r2]
   1d754:	tst	r2, #1024	; 0x400
   1d758:	beq	1d73c <ftello64@plt+0xc0fc>
   1d75c:	add	r2, r3, #31
   1d760:	cmp	r3, #0
   1d764:	movge	r2, r3
   1d768:	asr	r2, r2, #5
   1d76c:	rsbs	r1, r3, #0
   1d770:	and	ip, r3, #31
   1d774:	and	r1, r1, #31
   1d778:	rsbpl	ip, r1, #0
   1d77c:	ldr	r1, [r4, r2, lsl #2]
   1d780:	orr	r1, r1, lr, lsl ip
   1d784:	str	r1, [r4, r2, lsl #2]
   1d788:	b	1d73c <ftello64@plt+0xc0fc>
   1d78c:	movw	r1, #46844	; 0xb6fc
   1d790:	movt	r1, #2
   1d794:	mov	r0, r7
   1d798:	bl	112b0 <strcmp@plt>
   1d79c:	subs	r5, r0, #0
   1d7a0:	bne	1d858 <ftello64@plt+0xc218>
   1d7a4:	cmp	r6, #0
   1d7a8:	bne	1d7bc <ftello64@plt+0xc17c>
   1d7ac:	bl	114a8 <__ctype_b_loc@plt>
   1d7b0:	mov	r3, r5
   1d7b4:	mov	lr, #1
   1d7b8:	b	1d814 <ftello64@plt+0xc1d4>
   1d7bc:	bl	114a8 <__ctype_b_loc@plt>
   1d7c0:	mov	r3, r5
   1d7c4:	mov	lr, #1
   1d7c8:	b	1d7d8 <ftello64@plt+0xc198>
   1d7cc:	add	r3, r3, #1
   1d7d0:	cmp	r3, #256	; 0x100
   1d7d4:	beq	1dd28 <ftello64@plt+0xc6e8>
   1d7d8:	ldr	r1, [r0]
   1d7dc:	lsl	r2, r3, #1
   1d7e0:	ldrh	r2, [r1, r2]
   1d7e4:	tst	r2, #2048	; 0x800
   1d7e8:	beq	1d7cc <ftello64@plt+0xc18c>
   1d7ec:	ldrb	r2, [r6, r3]
   1d7f0:	asr	ip, r2, #5
   1d7f4:	and	r2, r2, #31
   1d7f8:	ldr	r1, [r4, ip, lsl #2]
   1d7fc:	orr	r2, r1, lr, lsl r2
   1d800:	str	r2, [r4, ip, lsl #2]
   1d804:	b	1d7cc <ftello64@plt+0xc18c>
   1d808:	add	r3, r3, #1
   1d80c:	cmp	r3, #256	; 0x100
   1d810:	beq	1dd28 <ftello64@plt+0xc6e8>
   1d814:	ldr	r1, [r0]
   1d818:	lsl	r2, r3, #1
   1d81c:	ldrh	r2, [r1, r2]
   1d820:	tst	r2, #2048	; 0x800
   1d824:	beq	1d808 <ftello64@plt+0xc1c8>
   1d828:	add	r2, r3, #31
   1d82c:	cmp	r3, #0
   1d830:	movge	r2, r3
   1d834:	asr	r2, r2, #5
   1d838:	rsbs	r1, r3, #0
   1d83c:	and	ip, r3, #31
   1d840:	and	r1, r1, #31
   1d844:	rsbpl	ip, r1, #0
   1d848:	ldr	r1, [r4, r2, lsl #2]
   1d84c:	orr	r1, r1, lr, lsl ip
   1d850:	str	r1, [r4, r2, lsl #2]
   1d854:	b	1d808 <ftello64@plt+0xc1c8>
   1d858:	movw	r1, #46852	; 0xb704
   1d85c:	movt	r1, #2
   1d860:	mov	r0, r7
   1d864:	bl	112b0 <strcmp@plt>
   1d868:	subs	r5, r0, #0
   1d86c:	bne	1d924 <ftello64@plt+0xc2e4>
   1d870:	cmp	r6, #0
   1d874:	bne	1d888 <ftello64@plt+0xc248>
   1d878:	bl	114a8 <__ctype_b_loc@plt>
   1d87c:	mov	r3, r5
   1d880:	mov	lr, #1
   1d884:	b	1d8e0 <ftello64@plt+0xc2a0>
   1d888:	bl	114a8 <__ctype_b_loc@plt>
   1d88c:	mov	r3, r5
   1d890:	mov	lr, #1
   1d894:	b	1d8a4 <ftello64@plt+0xc264>
   1d898:	add	r3, r3, #1
   1d89c:	cmp	r3, #256	; 0x100
   1d8a0:	beq	1dd28 <ftello64@plt+0xc6e8>
   1d8a4:	ldr	r1, [r0]
   1d8a8:	lsl	r2, r3, #1
   1d8ac:	ldrh	r2, [r1, r2]
   1d8b0:	tst	r2, #16384	; 0x4000
   1d8b4:	beq	1d898 <ftello64@plt+0xc258>
   1d8b8:	ldrb	r2, [r6, r3]
   1d8bc:	asr	ip, r2, #5
   1d8c0:	and	r2, r2, #31
   1d8c4:	ldr	r1, [r4, ip, lsl #2]
   1d8c8:	orr	r2, r1, lr, lsl r2
   1d8cc:	str	r2, [r4, ip, lsl #2]
   1d8d0:	b	1d898 <ftello64@plt+0xc258>
   1d8d4:	add	r3, r3, #1
   1d8d8:	cmp	r3, #256	; 0x100
   1d8dc:	beq	1dd28 <ftello64@plt+0xc6e8>
   1d8e0:	ldr	r1, [r0]
   1d8e4:	lsl	r2, r3, #1
   1d8e8:	ldrh	r2, [r1, r2]
   1d8ec:	tst	r2, #16384	; 0x4000
   1d8f0:	beq	1d8d4 <ftello64@plt+0xc294>
   1d8f4:	add	r2, r3, #31
   1d8f8:	cmp	r3, #0
   1d8fc:	movge	r2, r3
   1d900:	asr	r2, r2, #5
   1d904:	rsbs	r1, r3, #0
   1d908:	and	ip, r3, #31
   1d90c:	and	r1, r1, #31
   1d910:	rsbpl	ip, r1, #0
   1d914:	ldr	r1, [r4, r2, lsl #2]
   1d918:	orr	r1, r1, lr, lsl ip
   1d91c:	str	r1, [r4, r2, lsl #2]
   1d920:	b	1d8d4 <ftello64@plt+0xc294>
   1d924:	movw	r1, #46804	; 0xb6d4
   1d928:	movt	r1, #2
   1d92c:	mov	r0, r7
   1d930:	bl	112b0 <strcmp@plt>
   1d934:	subs	r5, r0, #0
   1d938:	bne	1d9f0 <ftello64@plt+0xc3b0>
   1d93c:	cmp	r6, #0
   1d940:	bne	1d954 <ftello64@plt+0xc314>
   1d944:	bl	114a8 <__ctype_b_loc@plt>
   1d948:	mov	r3, r5
   1d94c:	mov	lr, #1
   1d950:	b	1d9ac <ftello64@plt+0xc36c>
   1d954:	bl	114a8 <__ctype_b_loc@plt>
   1d958:	mov	r3, r5
   1d95c:	mov	lr, #1
   1d960:	b	1d970 <ftello64@plt+0xc330>
   1d964:	add	r3, r3, #1
   1d968:	cmp	r3, #256	; 0x100
   1d96c:	beq	1dd28 <ftello64@plt+0xc6e8>
   1d970:	ldr	r1, [r0]
   1d974:	lsl	r2, r3, #1
   1d978:	ldrh	r2, [r1, r2]
   1d97c:	tst	r2, #256	; 0x100
   1d980:	beq	1d964 <ftello64@plt+0xc324>
   1d984:	ldrb	r2, [r6, r3]
   1d988:	asr	ip, r2, #5
   1d98c:	and	r2, r2, #31
   1d990:	ldr	r1, [r4, ip, lsl #2]
   1d994:	orr	r2, r1, lr, lsl r2
   1d998:	str	r2, [r4, ip, lsl #2]
   1d99c:	b	1d964 <ftello64@plt+0xc324>
   1d9a0:	add	r3, r3, #1
   1d9a4:	cmp	r3, #256	; 0x100
   1d9a8:	beq	1dd28 <ftello64@plt+0xc6e8>
   1d9ac:	ldr	r1, [r0]
   1d9b0:	lsl	r2, r3, #1
   1d9b4:	ldrh	r2, [r1, r2]
   1d9b8:	tst	r2, #256	; 0x100
   1d9bc:	beq	1d9a0 <ftello64@plt+0xc360>
   1d9c0:	add	r2, r3, #31
   1d9c4:	cmp	r3, #0
   1d9c8:	movge	r2, r3
   1d9cc:	asr	r2, r2, #5
   1d9d0:	rsbs	r1, r3, #0
   1d9d4:	and	ip, r3, #31
   1d9d8:	and	r1, r1, #31
   1d9dc:	rsbpl	ip, r1, #0
   1d9e0:	ldr	r1, [r4, r2, lsl #2]
   1d9e4:	orr	r1, r1, lr, lsl ip
   1d9e8:	str	r1, [r4, r2, lsl #2]
   1d9ec:	b	1d9a0 <ftello64@plt+0xc360>
   1d9f0:	movw	r1, #46860	; 0xb70c
   1d9f4:	movt	r1, #2
   1d9f8:	mov	r0, r7
   1d9fc:	bl	112b0 <strcmp@plt>
   1da00:	subs	r5, r0, #0
   1da04:	bne	1dabc <ftello64@plt+0xc47c>
   1da08:	cmp	r6, #0
   1da0c:	bne	1da20 <ftello64@plt+0xc3e0>
   1da10:	bl	114a8 <__ctype_b_loc@plt>
   1da14:	mov	r3, r5
   1da18:	mov	lr, #1
   1da1c:	b	1da78 <ftello64@plt+0xc438>
   1da20:	bl	114a8 <__ctype_b_loc@plt>
   1da24:	mov	r3, r5
   1da28:	mov	lr, #1
   1da2c:	b	1da3c <ftello64@plt+0xc3fc>
   1da30:	add	r3, r3, #1
   1da34:	cmp	r3, #256	; 0x100
   1da38:	beq	1dd28 <ftello64@plt+0xc6e8>
   1da3c:	ldr	r1, [r0]
   1da40:	lsl	r2, r3, #1
   1da44:	ldrh	r2, [r1, r2]
   1da48:	tst	r2, #1
   1da4c:	beq	1da30 <ftello64@plt+0xc3f0>
   1da50:	ldrb	r2, [r6, r3]
   1da54:	asr	ip, r2, #5
   1da58:	and	r2, r2, #31
   1da5c:	ldr	r1, [r4, ip, lsl #2]
   1da60:	orr	r2, r1, lr, lsl r2
   1da64:	str	r2, [r4, ip, lsl #2]
   1da68:	b	1da30 <ftello64@plt+0xc3f0>
   1da6c:	add	r3, r3, #1
   1da70:	cmp	r3, #256	; 0x100
   1da74:	beq	1dd28 <ftello64@plt+0xc6e8>
   1da78:	ldr	r1, [r0]
   1da7c:	lsl	r2, r3, #1
   1da80:	ldrh	r2, [r1, r2]
   1da84:	tst	r2, #1
   1da88:	beq	1da6c <ftello64@plt+0xc42c>
   1da8c:	add	r2, r3, #31
   1da90:	cmp	r3, #0
   1da94:	movge	r2, r3
   1da98:	asr	r2, r2, #5
   1da9c:	rsbs	r1, r3, #0
   1daa0:	and	ip, r3, #31
   1daa4:	and	r1, r1, #31
   1daa8:	rsbpl	ip, r1, #0
   1daac:	ldr	r1, [r4, r2, lsl #2]
   1dab0:	orr	r1, r1, lr, lsl ip
   1dab4:	str	r1, [r4, r2, lsl #2]
   1dab8:	b	1da6c <ftello64@plt+0xc42c>
   1dabc:	movw	r1, #46868	; 0xb714
   1dac0:	movt	r1, #2
   1dac4:	mov	r0, r7
   1dac8:	bl	112b0 <strcmp@plt>
   1dacc:	subs	r5, r0, #0
   1dad0:	bne	1db88 <ftello64@plt+0xc548>
   1dad4:	cmp	r6, #0
   1dad8:	bne	1daec <ftello64@plt+0xc4ac>
   1dadc:	bl	114a8 <__ctype_b_loc@plt>
   1dae0:	mov	r3, r5
   1dae4:	mov	lr, #1
   1dae8:	b	1db44 <ftello64@plt+0xc504>
   1daec:	bl	114a8 <__ctype_b_loc@plt>
   1daf0:	mov	r3, r5
   1daf4:	mov	lr, #1
   1daf8:	b	1db08 <ftello64@plt+0xc4c8>
   1dafc:	add	r3, r3, #1
   1db00:	cmp	r3, #256	; 0x100
   1db04:	beq	1dd28 <ftello64@plt+0xc6e8>
   1db08:	ldr	r1, [r0]
   1db0c:	lsl	r2, r3, #1
   1db10:	ldrsh	r2, [r1, r2]
   1db14:	cmp	r2, #0
   1db18:	bge	1dafc <ftello64@plt+0xc4bc>
   1db1c:	ldrb	r2, [r6, r3]
   1db20:	asr	ip, r2, #5
   1db24:	and	r2, r2, #31
   1db28:	ldr	r1, [r4, ip, lsl #2]
   1db2c:	orr	r2, r1, lr, lsl r2
   1db30:	str	r2, [r4, ip, lsl #2]
   1db34:	b	1dafc <ftello64@plt+0xc4bc>
   1db38:	add	r3, r3, #1
   1db3c:	cmp	r3, #256	; 0x100
   1db40:	beq	1dd28 <ftello64@plt+0xc6e8>
   1db44:	ldr	r1, [r0]
   1db48:	lsl	r2, r3, #1
   1db4c:	ldrsh	r2, [r1, r2]
   1db50:	cmp	r2, #0
   1db54:	bge	1db38 <ftello64@plt+0xc4f8>
   1db58:	add	r2, r3, #31
   1db5c:	cmp	r3, #0
   1db60:	movge	r2, r3
   1db64:	asr	r2, r2, #5
   1db68:	rsbs	r1, r3, #0
   1db6c:	and	ip, r3, #31
   1db70:	and	r1, r1, #31
   1db74:	rsbpl	ip, r1, #0
   1db78:	ldr	r1, [r4, r2, lsl #2]
   1db7c:	orr	r1, r1, lr, lsl ip
   1db80:	str	r1, [r4, r2, lsl #2]
   1db84:	b	1db38 <ftello64@plt+0xc4f8>
   1db88:	movw	r1, #46876	; 0xb71c
   1db8c:	movt	r1, #2
   1db90:	mov	r0, r7
   1db94:	bl	112b0 <strcmp@plt>
   1db98:	subs	r5, r0, #0
   1db9c:	bne	1dc54 <ftello64@plt+0xc614>
   1dba0:	cmp	r6, #0
   1dba4:	bne	1dbb8 <ftello64@plt+0xc578>
   1dba8:	bl	114a8 <__ctype_b_loc@plt>
   1dbac:	mov	r3, r5
   1dbb0:	mov	lr, #1
   1dbb4:	b	1dc10 <ftello64@plt+0xc5d0>
   1dbb8:	bl	114a8 <__ctype_b_loc@plt>
   1dbbc:	mov	r3, #0
   1dbc0:	mov	lr, #1
   1dbc4:	b	1dbd8 <ftello64@plt+0xc598>
   1dbc8:	add	r3, r3, #2
   1dbcc:	add	r6, r6, #1
   1dbd0:	cmp	r3, #512	; 0x200
   1dbd4:	beq	1dd28 <ftello64@plt+0xc6e8>
   1dbd8:	ldr	r2, [r0]
   1dbdc:	ldrh	r2, [r2, r3]
   1dbe0:	tst	r2, #4
   1dbe4:	beq	1dbc8 <ftello64@plt+0xc588>
   1dbe8:	ldrb	r2, [r6]
   1dbec:	asr	ip, r2, #5
   1dbf0:	and	r2, r2, #31
   1dbf4:	ldr	r1, [r4, ip, lsl #2]
   1dbf8:	orr	r2, r1, lr, lsl r2
   1dbfc:	str	r2, [r4, ip, lsl #2]
   1dc00:	b	1dbc8 <ftello64@plt+0xc588>
   1dc04:	add	r3, r3, #1
   1dc08:	cmp	r3, #256	; 0x100
   1dc0c:	beq	1dd28 <ftello64@plt+0xc6e8>
   1dc10:	ldr	r1, [r0]
   1dc14:	lsl	r2, r3, #1
   1dc18:	ldrh	r2, [r1, r2]
   1dc1c:	tst	r2, #4
   1dc20:	beq	1dc04 <ftello64@plt+0xc5c4>
   1dc24:	add	r2, r3, #31
   1dc28:	cmp	r3, #0
   1dc2c:	movge	r2, r3
   1dc30:	asr	r2, r2, #5
   1dc34:	rsbs	r1, r3, #0
   1dc38:	and	ip, r3, #31
   1dc3c:	and	r1, r1, #31
   1dc40:	rsbpl	ip, r1, #0
   1dc44:	ldr	r1, [r4, r2, lsl #2]
   1dc48:	orr	r1, r1, lr, lsl ip
   1dc4c:	str	r1, [r4, r2, lsl #2]
   1dc50:	b	1dc04 <ftello64@plt+0xc5c4>
   1dc54:	movw	r1, #46884	; 0xb724
   1dc58:	movt	r1, #2
   1dc5c:	mov	r0, r7
   1dc60:	bl	112b0 <strcmp@plt>
   1dc64:	subs	r5, r0, #0
   1dc68:	movne	r5, #4
   1dc6c:	bne	1dd28 <ftello64@plt+0xc6e8>
   1dc70:	cmp	r6, #0
   1dc74:	bne	1dc88 <ftello64@plt+0xc648>
   1dc78:	bl	114a8 <__ctype_b_loc@plt>
   1dc7c:	mov	r3, r5
   1dc80:	mov	lr, #1
   1dc84:	b	1dce0 <ftello64@plt+0xc6a0>
   1dc88:	bl	114a8 <__ctype_b_loc@plt>
   1dc8c:	mov	r3, r5
   1dc90:	mov	lr, #1
   1dc94:	b	1dca4 <ftello64@plt+0xc664>
   1dc98:	add	r3, r3, #1
   1dc9c:	cmp	r3, #256	; 0x100
   1dca0:	beq	1dd28 <ftello64@plt+0xc6e8>
   1dca4:	ldr	r1, [r0]
   1dca8:	lsl	r2, r3, #1
   1dcac:	ldrh	r2, [r1, r2]
   1dcb0:	tst	r2, #4096	; 0x1000
   1dcb4:	beq	1dc98 <ftello64@plt+0xc658>
   1dcb8:	ldrb	r2, [r6, r3]
   1dcbc:	asr	ip, r2, #5
   1dcc0:	and	r2, r2, #31
   1dcc4:	ldr	r1, [r4, ip, lsl #2]
   1dcc8:	orr	r2, r1, lr, lsl r2
   1dccc:	str	r2, [r4, ip, lsl #2]
   1dcd0:	b	1dc98 <ftello64@plt+0xc658>
   1dcd4:	add	r3, r3, #1
   1dcd8:	cmp	r3, #256	; 0x100
   1dcdc:	beq	1dd28 <ftello64@plt+0xc6e8>
   1dce0:	ldr	r1, [r0]
   1dce4:	lsl	r2, r3, #1
   1dce8:	ldrh	r2, [r1, r2]
   1dcec:	tst	r2, #4096	; 0x1000
   1dcf0:	beq	1dcd4 <ftello64@plt+0xc694>
   1dcf4:	add	r2, r3, #31
   1dcf8:	cmp	r3, #0
   1dcfc:	movge	r2, r3
   1dd00:	asr	r2, r2, #5
   1dd04:	rsbs	r1, r3, #0
   1dd08:	and	ip, r3, #31
   1dd0c:	and	r1, r1, #31
   1dd10:	rsbpl	ip, r1, #0
   1dd14:	ldr	r1, [r4, r2, lsl #2]
   1dd18:	orr	r1, r1, lr, lsl ip
   1dd1c:	str	r1, [r4, r2, lsl #2]
   1dd20:	b	1dcd4 <ftello64@plt+0xc694>
   1dd24:	mov	r5, #12
   1dd28:	mov	r0, r5
   1dd2c:	ldrd	r4, [sp]
   1dd30:	ldrd	r6, [sp, #8]
   1dd34:	ldrd	r8, [sp, #16]
   1dd38:	ldr	sl, [sp, #24]
   1dd3c:	add	sp, sp, #28
   1dd40:	pop	{pc}		; (ldr pc, [sp], #4)
   1dd44:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1dd48:	strd	r6, [sp, #8]
   1dd4c:	strd	r8, [sp, #16]
   1dd50:	str	sl, [sp, #24]
   1dd54:	str	lr, [sp, #28]
   1dd58:	sub	sp, sp, #24
   1dd5c:	mov	r6, r0
   1dd60:	mov	r9, r1
   1dd64:	mov	sl, r2
   1dd68:	mov	r5, r3
   1dd6c:	ldrb	r8, [sp, #56]	; 0x38
   1dd70:	mov	r3, #0
   1dd74:	str	r3, [sp, #20]
   1dd78:	mov	r1, #1
   1dd7c:	mov	r0, #32
   1dd80:	bl	27c7c <ftello64@plt+0x1663c>
   1dd84:	subs	r4, r0, #0
   1dd88:	beq	1defc <ftello64@plt+0xc8bc>
   1dd8c:	mov	r1, #1
   1dd90:	mov	r0, #40	; 0x28
   1dd94:	bl	27c7c <ftello64@plt+0x1663c>
   1dd98:	subs	r7, r0, #0
   1dd9c:	beq	1df10 <ftello64@plt+0xc8d0>
   1dda0:	ldrb	r3, [r7, #16]
   1dda4:	bfi	r3, r8, #0, #1
   1dda8:	strb	r3, [r7, #16]
   1ddac:	mov	r3, #0
   1ddb0:	str	r3, [sp, #4]
   1ddb4:	str	sl, [sp]
   1ddb8:	add	r3, sp, #20
   1ddbc:	mov	r2, r7
   1ddc0:	mov	r1, r4
   1ddc4:	mov	r0, r9
   1ddc8:	bl	1d2c8 <ftello64@plt+0xbc88>
   1ddcc:	subs	r9, r0, #0
   1ddd0:	bne	1df2c <ftello64@plt+0xc8ec>
   1ddd4:	ldrb	r3, [r5]
   1ddd8:	cmp	r3, #0
   1dddc:	beq	1de04 <ftello64@plt+0xc7c4>
   1dde0:	mov	r0, #1
   1dde4:	lsr	r1, r3, #5
   1dde8:	and	r3, r3, #31
   1ddec:	ldr	r2, [r4, r1, lsl #2]
   1ddf0:	orr	r3, r2, r0, lsl r3
   1ddf4:	str	r3, [r4, r1, lsl #2]
   1ddf8:	ldrb	r3, [r5, #1]!
   1ddfc:	cmp	r3, #0
   1de00:	bne	1dde4 <ftello64@plt+0xc7a4>
   1de04:	cmp	r8, #0
   1de08:	beq	1de28 <ftello64@plt+0xc7e8>
   1de0c:	sub	r3, r4, #4
   1de10:	add	r1, r4, #28
   1de14:	ldr	r2, [r3, #4]!
   1de18:	mvn	r2, r2
   1de1c:	str	r2, [r3]
   1de20:	cmp	r3, r1
   1de24:	bne	1de14 <ftello64@plt+0xc7d4>
   1de28:	ldr	r3, [r6, #92]	; 0x5c
   1de2c:	cmp	r3, #1
   1de30:	ble	1de5c <ftello64@plt+0xc81c>
   1de34:	sub	r3, r4, #4
   1de38:	ldr	r1, [r6, #60]	; 0x3c
   1de3c:	sub	r1, r1, #4
   1de40:	add	ip, r4, #28
   1de44:	ldr	r2, [r3, #4]!
   1de48:	ldr	r0, [r1, #4]!
   1de4c:	and	r2, r2, r0
   1de50:	str	r2, [r3]
   1de54:	cmp	r3, ip
   1de58:	bne	1de44 <ftello64@plt+0xc804>
   1de5c:	mov	r1, #0
   1de60:	str	r1, [sp, #16]
   1de64:	str	r4, [sp, #12]
   1de68:	mov	r3, #3
   1de6c:	strb	r3, [sp, #16]
   1de70:	add	r3, sp, #12
   1de74:	mov	r2, r1
   1de78:	mov	r0, r6
   1de7c:	bl	19834 <ftello64@plt+0x81f4>
   1de80:	subs	r5, r0, #0
   1de84:	beq	1df58 <ftello64@plt+0xc918>
   1de88:	ldr	r3, [r6, #92]	; 0x5c
   1de8c:	cmp	r3, #1
   1de90:	ble	1df4c <ftello64@plt+0xc90c>
   1de94:	mov	r3, #6
   1de98:	strb	r3, [sp, #16]
   1de9c:	str	r7, [sp, #12]
   1dea0:	ldrb	r3, [r6, #88]	; 0x58
   1dea4:	orr	r3, r3, #2
   1dea8:	strb	r3, [r6, #88]	; 0x58
   1deac:	add	r3, sp, #12
   1deb0:	mov	r2, #0
   1deb4:	mov	r1, r2
   1deb8:	mov	r0, r6
   1debc:	bl	19834 <ftello64@plt+0x81f4>
   1dec0:	subs	r2, r0, #0
   1dec4:	beq	1df58 <ftello64@plt+0xc918>
   1dec8:	mov	r3, #10
   1decc:	mov	r1, r5
   1ded0:	mov	r0, r6
   1ded4:	bl	199d0 <ftello64@plt+0x8390>
   1ded8:	mov	r5, r0
   1dedc:	mov	r0, r5
   1dee0:	add	sp, sp, #24
   1dee4:	ldrd	r4, [sp]
   1dee8:	ldrd	r6, [sp, #8]
   1deec:	ldrd	r8, [sp, #16]
   1def0:	ldr	sl, [sp, #24]
   1def4:	add	sp, sp, #28
   1def8:	pop	{pc}		; (ldr pc, [sp], #4)
   1defc:	mov	r3, #12
   1df00:	ldr	r2, [sp, #60]	; 0x3c
   1df04:	str	r3, [r2]
   1df08:	mov	r5, r4
   1df0c:	b	1dedc <ftello64@plt+0xc89c>
   1df10:	mov	r0, r4
   1df14:	bl	15404 <ftello64@plt+0x3dc4>
   1df18:	mov	r3, #12
   1df1c:	ldr	r2, [sp, #60]	; 0x3c
   1df20:	str	r3, [r2]
   1df24:	mov	r5, r7
   1df28:	b	1dedc <ftello64@plt+0xc89c>
   1df2c:	mov	r0, r4
   1df30:	bl	15404 <ftello64@plt+0x3dc4>
   1df34:	mov	r0, r7
   1df38:	bl	1b530 <ftello64@plt+0x9ef0>
   1df3c:	ldr	r3, [sp, #60]	; 0x3c
   1df40:	str	r9, [r3]
   1df44:	mov	r5, #0
   1df48:	b	1dedc <ftello64@plt+0xc89c>
   1df4c:	mov	r0, r7
   1df50:	bl	1b530 <ftello64@plt+0x9ef0>
   1df54:	b	1dedc <ftello64@plt+0xc89c>
   1df58:	mov	r0, r4
   1df5c:	bl	15404 <ftello64@plt+0x3dc4>
   1df60:	mov	r0, r7
   1df64:	bl	1b530 <ftello64@plt+0x9ef0>
   1df68:	mov	r3, #12
   1df6c:	ldr	r2, [sp, #60]	; 0x3c
   1df70:	str	r3, [r2]
   1df74:	mov	r5, #0
   1df78:	b	1dedc <ftello64@plt+0xc89c>
   1df7c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1df80:	strd	r6, [sp, #8]
   1df84:	strd	r8, [sp, #16]
   1df88:	strd	sl, [sp, #24]
   1df8c:	str	lr, [sp, #32]
   1df90:	sub	sp, sp, #4
   1df94:	ldr	r9, [r0]
   1df98:	add	ip, r9, r1, lsl #3
   1df9c:	ldrb	fp, [ip, #4]
   1dfa0:	cmp	fp, #7
   1dfa4:	beq	1e010 <ftello64@plt+0xc9d0>
   1dfa8:	mov	r5, r3
   1dfac:	mov	r6, r2
   1dfb0:	mov	r8, r1
   1dfb4:	mov	r7, r0
   1dfb8:	mov	r1, r3
   1dfbc:	mov	r0, r2
   1dfc0:	bl	189f0 <ftello64@plt+0x73b0>
   1dfc4:	mov	sl, r0
   1dfc8:	cmp	fp, #5
   1dfcc:	beq	1e124 <ftello64@plt+0xcae4>
   1dfd0:	cmp	fp, #6
   1dfd4:	movne	r4, #0
   1dfd8:	moveq	r4, #1
   1dfdc:	cmp	r0, #1
   1dfe0:	movle	r4, #0
   1dfe4:	cmp	r4, #0
   1dfe8:	moveq	sl, #0
   1dfec:	bne	1e16c <ftello64@plt+0xcb2c>
   1dff0:	mov	r0, sl
   1dff4:	add	sp, sp, #4
   1dff8:	ldrd	r4, [sp]
   1dffc:	ldrd	r6, [sp, #8]
   1e000:	ldrd	r8, [sp, #16]
   1e004:	ldrd	sl, [sp, #24]
   1e008:	add	sp, sp, #32
   1e00c:	pop	{pc}		; (ldr pc, [sp], #4)
   1e010:	ldr	r1, [r2, #4]
   1e014:	ldrb	r0, [r1, r3]
   1e018:	cmp	r0, #193	; 0xc1
   1e01c:	movls	sl, #0
   1e020:	bls	1dff0 <ftello64@plt+0xc9b0>
   1e024:	add	ip, r3, #1
   1e028:	ldr	r2, [r2, #48]	; 0x30
   1e02c:	cmp	ip, r2
   1e030:	movge	sl, #0
   1e034:	bge	1dff0 <ftello64@plt+0xc9b0>
   1e038:	add	lr, r1, r3
   1e03c:	ldrb	lr, [lr, #1]
   1e040:	cmp	r0, #223	; 0xdf
   1e044:	bls	1e0ac <ftello64@plt+0xca6c>
   1e048:	cmp	r0, #239	; 0xef
   1e04c:	bhi	1e0c0 <ftello64@plt+0xca80>
   1e050:	cmp	lr, #159	; 0x9f
   1e054:	cmpls	r0, #224	; 0xe0
   1e058:	movne	sl, #3
   1e05c:	beq	1e294 <ftello64@plt+0xcc54>
   1e060:	add	r0, sl, r3
   1e064:	cmp	r2, r0
   1e068:	movlt	sl, #0
   1e06c:	blt	1dff0 <ftello64@plt+0xc9b0>
   1e070:	ldrb	r2, [r1, ip]
   1e074:	eor	r2, r2, #128	; 0x80
   1e078:	cmp	r2, #63	; 0x3f
   1e07c:	bhi	1e29c <ftello64@plt+0xcc5c>
   1e080:	add	r0, r3, #2
   1e084:	add	r0, r1, r0
   1e088:	add	r3, r1, r3
   1e08c:	add	r3, r3, sl
   1e090:	ldrb	r2, [r0], #1
   1e094:	eor	r2, r2, #128	; 0x80
   1e098:	cmp	r2, #63	; 0x3f
   1e09c:	bhi	1e2a4 <ftello64@plt+0xcc64>
   1e0a0:	cmp	r3, r0
   1e0a4:	bne	1e090 <ftello64@plt+0xca50>
   1e0a8:	b	1dff0 <ftello64@plt+0xc9b0>
   1e0ac:	eor	lr, lr, #128	; 0x80
   1e0b0:	cmp	lr, #63	; 0x3f
   1e0b4:	movhi	sl, #0
   1e0b8:	movls	sl, #2
   1e0bc:	b	1dff0 <ftello64@plt+0xc9b0>
   1e0c0:	cmp	r0, #247	; 0xf7
   1e0c4:	bhi	1e0e0 <ftello64@plt+0xcaa0>
   1e0c8:	cmp	lr, #143	; 0x8f
   1e0cc:	cmpls	r0, #240	; 0xf0
   1e0d0:	movne	sl, #4
   1e0d4:	bne	1e060 <ftello64@plt+0xca20>
   1e0d8:	mov	sl, #0
   1e0dc:	b	1dff0 <ftello64@plt+0xc9b0>
   1e0e0:	cmp	r0, #251	; 0xfb
   1e0e4:	bhi	1e100 <ftello64@plt+0xcac0>
   1e0e8:	cmp	lr, #135	; 0x87
   1e0ec:	cmpls	r0, #248	; 0xf8
   1e0f0:	movne	sl, #5
   1e0f4:	bne	1e060 <ftello64@plt+0xca20>
   1e0f8:	mov	sl, #0
   1e0fc:	b	1dff0 <ftello64@plt+0xc9b0>
   1e100:	cmp	r0, #253	; 0xfd
   1e104:	movhi	sl, #0
   1e108:	bhi	1dff0 <ftello64@plt+0xc9b0>
   1e10c:	cmp	lr, #131	; 0x83
   1e110:	cmpls	r0, #252	; 0xfc
   1e114:	moveq	sl, #0
   1e118:	beq	1dff0 <ftello64@plt+0xc9b0>
   1e11c:	mov	sl, #6
   1e120:	b	1e060 <ftello64@plt+0xca20>
   1e124:	cmp	r0, #1
   1e128:	movle	sl, #0
   1e12c:	ble	1dff0 <ftello64@plt+0xc9b0>
   1e130:	ldr	r3, [r7, #128]	; 0x80
   1e134:	tst	r3, #64	; 0x40
   1e138:	bne	1e150 <ftello64@plt+0xcb10>
   1e13c:	ldr	r2, [r6, #4]
   1e140:	ldrb	r2, [r2, r5]
   1e144:	cmp	r2, #10
   1e148:	moveq	sl, #0
   1e14c:	beq	1dff0 <ftello64@plt+0xc9b0>
   1e150:	tst	r3, #128	; 0x80
   1e154:	beq	1dff0 <ftello64@plt+0xc9b0>
   1e158:	ldr	r3, [r6, #4]
   1e15c:	ldrb	r3, [r3, r5]
   1e160:	cmp	r3, #0
   1e164:	moveq	sl, #0
   1e168:	b	1dff0 <ftello64@plt+0xc9b0>
   1e16c:	ldr	r7, [r9, r8, lsl #3]
   1e170:	ldr	r3, [r7, #32]
   1e174:	cmp	r3, #0
   1e178:	bne	1e1b8 <ftello64@plt+0xcb78>
   1e17c:	ldr	r3, [r7, #36]	; 0x24
   1e180:	cmp	r3, #0
   1e184:	bne	1e1b8 <ftello64@plt+0xcb78>
   1e188:	ldr	r3, [r7, #20]
   1e18c:	cmp	r3, #0
   1e190:	moveq	r4, #0
   1e194:	beq	1e24c <ftello64@plt+0xcc0c>
   1e198:	mov	r1, r5
   1e19c:	mov	r0, r6
   1e1a0:	bl	18a60 <ftello64@plt+0x7420>
   1e1a4:	mov	r4, r0
   1e1a8:	ldr	r0, [r7, #20]
   1e1ac:	cmp	r0, #0
   1e1b0:	bgt	1e1d4 <ftello64@plt+0xcb94>
   1e1b4:	b	1e24c <ftello64@plt+0xcc0c>
   1e1b8:	mov	r1, r5
   1e1bc:	mov	r0, r6
   1e1c0:	bl	18a60 <ftello64@plt+0x7420>
   1e1c4:	mov	r4, r0
   1e1c8:	ldr	r0, [r7, #20]
   1e1cc:	cmp	r0, #0
   1e1d0:	ble	1e214 <ftello64@plt+0xcbd4>
   1e1d4:	ldr	r2, [r7]
   1e1d8:	ldr	r3, [r2]
   1e1dc:	cmp	r3, r4
   1e1e0:	beq	1e200 <ftello64@plt+0xcbc0>
   1e1e4:	mov	r3, #0
   1e1e8:	add	r3, r3, #1
   1e1ec:	cmp	r0, r3
   1e1f0:	beq	1e214 <ftello64@plt+0xcbd4>
   1e1f4:	ldr	r1, [r2, #4]!
   1e1f8:	cmp	r1, r4
   1e1fc:	bne	1e1e8 <ftello64@plt+0xcba8>
   1e200:	ldrb	r3, [r7, #16]
   1e204:	and	r3, r3, #1
   1e208:	cmp	r3, #0
   1e20c:	movne	sl, #0
   1e210:	b	1dff0 <ftello64@plt+0xc9b0>
   1e214:	ldr	r3, [r7, #36]	; 0x24
   1e218:	cmp	r3, #0
   1e21c:	ble	1e24c <ftello64@plt+0xcc0c>
   1e220:	mov	r5, #0
   1e224:	ldr	r3, [r7, #12]
   1e228:	ldr	r1, [r3, r5, lsl #2]
   1e22c:	mov	r0, r4
   1e230:	bl	11298 <iswctype@plt>
   1e234:	cmp	r0, #0
   1e238:	bne	1e200 <ftello64@plt+0xcbc0>
   1e23c:	add	r5, r5, #1
   1e240:	ldr	r3, [r7, #36]	; 0x24
   1e244:	cmp	r3, r5
   1e248:	bgt	1e224 <ftello64@plt+0xcbe4>
   1e24c:	ldr	r0, [r7, #32]
   1e250:	cmp	r0, #0
   1e254:	ble	1e2b4 <ftello64@plt+0xcc74>
   1e258:	ldr	r2, [r7, #4]
   1e25c:	sub	r2, r2, #4
   1e260:	mov	r3, #0
   1e264:	b	1e274 <ftello64@plt+0xcc34>
   1e268:	add	r3, r3, #1
   1e26c:	cmp	r0, r3
   1e270:	beq	1e2b4 <ftello64@plt+0xcc74>
   1e274:	ldr	r1, [r2, #4]!
   1e278:	cmp	r4, r1
   1e27c:	bcc	1e268 <ftello64@plt+0xcc28>
   1e280:	ldr	r1, [r7, #8]
   1e284:	ldr	r1, [r1, r3, lsl #2]
   1e288:	cmp	r4, r1
   1e28c:	bhi	1e268 <ftello64@plt+0xcc28>
   1e290:	b	1e200 <ftello64@plt+0xcbc0>
   1e294:	mov	sl, #0
   1e298:	b	1dff0 <ftello64@plt+0xc9b0>
   1e29c:	mov	sl, #0
   1e2a0:	b	1dff0 <ftello64@plt+0xc9b0>
   1e2a4:	mov	sl, #0
   1e2a8:	b	1dff0 <ftello64@plt+0xc9b0>
   1e2ac:	mov	sl, #0
   1e2b0:	b	1dff0 <ftello64@plt+0xc9b0>
   1e2b4:	ldrb	r3, [r7, #16]
   1e2b8:	tst	r3, #1
   1e2bc:	beq	1e2ac <ftello64@plt+0xcc6c>
   1e2c0:	cmp	sl, #1
   1e2c4:	movlt	sl, #1
   1e2c8:	b	1dff0 <ftello64@plt+0xc9b0>
   1e2cc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1e2d0:	strd	r6, [sp, #8]
   1e2d4:	strd	r8, [sp, #16]
   1e2d8:	strd	sl, [sp, #24]
   1e2dc:	str	lr, [sp, #32]
   1e2e0:	sub	sp, sp, #28
   1e2e4:	str	r3, [sp, #4]
   1e2e8:	add	r3, r1, r1, lsl #1
   1e2ec:	ldr	r6, [r0, #28]
   1e2f0:	add	r6, r6, r3, lsl #2
   1e2f4:	mov	r3, #0
   1e2f8:	str	r3, [sp, #12]
   1e2fc:	str	r3, [sp, #16]
   1e300:	str	r3, [sp, #20]
   1e304:	ldr	r3, [r6, #4]
   1e308:	cmp	r3, #0
   1e30c:	ble	1e388 <ftello64@plt+0xcd48>
   1e310:	mov	r7, r0
   1e314:	mov	r8, r1
   1e318:	mov	fp, r2
   1e31c:	mov	r5, #0
   1e320:	b	1e408 <ftello64@plt+0xcdc8>
   1e324:	ldr	r0, [sp, #20]
   1e328:	bl	15404 <ftello64@plt+0x3dc4>
   1e32c:	b	1e394 <ftello64@plt+0xcd54>
   1e330:	cmp	r3, #0
   1e334:	ble	1e388 <ftello64@plt+0xcd48>
   1e338:	mov	r4, #0
   1e33c:	b	1e368 <ftello64@plt+0xcd28>
   1e340:	mov	r1, r5
   1e344:	mov	r0, fp
   1e348:	bl	18b40 <ftello64@plt+0x7500>
   1e34c:	sub	r1, r0, #1
   1e350:	mov	r0, fp
   1e354:	bl	18bd8 <ftello64@plt+0x7598>
   1e358:	add	r4, r4, #1
   1e35c:	ldr	r3, [r6, #4]
   1e360:	cmp	r3, r4
   1e364:	ble	1e388 <ftello64@plt+0xcd48>
   1e368:	ldr	r3, [r6, #8]
   1e36c:	ldr	r5, [r3, r4, lsl #2]
   1e370:	mov	r1, r5
   1e374:	add	r0, sp, #12
   1e378:	bl	18b40 <ftello64@plt+0x7500>
   1e37c:	cmp	r0, #0
   1e380:	bne	1e358 <ftello64@plt+0xcd18>
   1e384:	b	1e340 <ftello64@plt+0xcd00>
   1e388:	ldr	r0, [sp, #20]
   1e38c:	bl	15404 <ftello64@plt+0x3dc4>
   1e390:	mov	r4, #0
   1e394:	mov	r0, r4
   1e398:	add	sp, sp, #28
   1e39c:	ldrd	r4, [sp]
   1e3a0:	ldrd	r6, [sp, #8]
   1e3a4:	ldrd	r8, [sp, #16]
   1e3a8:	ldrd	sl, [sp, #24]
   1e3ac:	add	sp, sp, #32
   1e3b0:	pop	{pc}		; (ldr pc, [sp], #4)
   1e3b4:	mov	r1, r9
   1e3b8:	mov	r0, r6
   1e3bc:	bl	18b40 <ftello64@plt+0x7500>
   1e3c0:	cmp	r0, #0
   1e3c4:	bne	1e3f8 <ftello64@plt+0xcdb8>
   1e3c8:	mov	r1, r9
   1e3cc:	mov	r0, fp
   1e3d0:	bl	18b40 <ftello64@plt+0x7500>
   1e3d4:	cmp	r0, #0
   1e3d8:	beq	1e3f8 <ftello64@plt+0xcdb8>
   1e3dc:	ldr	r2, [r7, #28]
   1e3e0:	add	r2, r2, r4
   1e3e4:	ldr	r1, [sp, #4]
   1e3e8:	add	r0, sp, #12
   1e3ec:	bl	19f58 <ftello64@plt+0x8918>
   1e3f0:	subs	r4, r0, #0
   1e3f4:	bne	1e324 <ftello64@plt+0xcce4>
   1e3f8:	add	r5, r5, #1
   1e3fc:	ldr	r3, [r6, #4]
   1e400:	cmp	r3, r5
   1e404:	ble	1e330 <ftello64@plt+0xccf0>
   1e408:	ldr	r3, [r6, #8]
   1e40c:	ldr	r4, [r3, r5, lsl #2]
   1e410:	cmp	r8, r4
   1e414:	beq	1e3f8 <ftello64@plt+0xcdb8>
   1e418:	ldr	r3, [r7]
   1e41c:	add	r3, r3, r4, lsl #3
   1e420:	ldrb	r3, [r3, #4]
   1e424:	tst	r3, #8
   1e428:	beq	1e3f8 <ftello64@plt+0xcdb8>
   1e42c:	add	r4, r4, r4, lsl #1
   1e430:	lsl	r4, r4, #2
   1e434:	ldr	r3, [r7, #20]
   1e438:	add	r3, r3, r4
   1e43c:	ldr	r2, [r3, #8]
   1e440:	ldr	r9, [r2]
   1e444:	ldr	r3, [r3, #4]
   1e448:	cmp	r3, #1
   1e44c:	ble	1e3b4 <ftello64@plt+0xcd74>
   1e450:	ldr	sl, [r2, #4]
   1e454:	mov	r1, r9
   1e458:	mov	r0, r6
   1e45c:	bl	18b40 <ftello64@plt+0x7500>
   1e460:	cmp	r0, #0
   1e464:	bne	1e47c <ftello64@plt+0xce3c>
   1e468:	mov	r1, r9
   1e46c:	mov	r0, fp
   1e470:	bl	18b40 <ftello64@plt+0x7500>
   1e474:	cmp	r0, #0
   1e478:	bne	1e3dc <ftello64@plt+0xcd9c>
   1e47c:	cmp	sl, #0
   1e480:	ble	1e3f8 <ftello64@plt+0xcdb8>
   1e484:	mov	r1, sl
   1e488:	mov	r0, r6
   1e48c:	bl	18b40 <ftello64@plt+0x7500>
   1e490:	cmp	r0, #0
   1e494:	bne	1e3f8 <ftello64@plt+0xcdb8>
   1e498:	mov	r1, sl
   1e49c:	mov	r0, fp
   1e4a0:	bl	18b40 <ftello64@plt+0x7500>
   1e4a4:	cmp	r0, #0
   1e4a8:	beq	1e3f8 <ftello64@plt+0xcdb8>
   1e4ac:	b	1e3dc <ftello64@plt+0xcd9c>
   1e4b0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1e4b4:	strd	r6, [sp, #8]
   1e4b8:	strd	r8, [sp, #16]
   1e4bc:	strd	sl, [sp, #24]
   1e4c0:	str	lr, [sp, #32]
   1e4c4:	sub	sp, sp, #28
   1e4c8:	mov	r4, r0
   1e4cc:	mov	r6, r1
   1e4d0:	mov	r7, r2
   1e4d4:	ldr	r5, [r0, #24]
   1e4d8:	cmp	r5, r1
   1e4dc:	suble	r5, r1, r5
   1e4e0:	ble	1e53c <ftello64@plt+0xcefc>
   1e4e4:	ldr	r3, [r0, #80]	; 0x50
   1e4e8:	cmp	r3, #1
   1e4ec:	bgt	1e600 <ftello64@plt+0xcfc0>
   1e4f0:	ldr	r3, [r4, #44]	; 0x2c
   1e4f4:	str	r3, [r4, #48]	; 0x30
   1e4f8:	ldr	r3, [r4, #52]	; 0x34
   1e4fc:	str	r3, [r4, #56]	; 0x38
   1e500:	mov	r3, #0
   1e504:	str	r3, [r4, #28]
   1e508:	str	r3, [r4, #24]
   1e50c:	str	r3, [r4, #32]
   1e510:	strb	r3, [r4, #76]	; 0x4c
   1e514:	and	r3, r7, #1
   1e518:	cmp	r3, #0
   1e51c:	movne	r3, #4
   1e520:	moveq	r3, #6
   1e524:	str	r3, [r4, #60]	; 0x3c
   1e528:	ldrb	r3, [r4, #75]	; 0x4b
   1e52c:	cmp	r3, #0
   1e530:	ldreq	r3, [r4]
   1e534:	streq	r3, [r4, #4]
   1e538:	mov	r5, r6
   1e53c:	cmp	r5, #0
   1e540:	beq	1e5b8 <ftello64@plt+0xcf78>
   1e544:	ldr	r3, [r4, #32]
   1e548:	cmp	r3, r5
   1e54c:	ble	1e834 <ftello64@plt+0xd1f4>
   1e550:	ldrb	r3, [r4, #76]	; 0x4c
   1e554:	cmp	r3, #0
   1e558:	bne	1e610 <ftello64@plt+0xcfd0>
   1e55c:	mov	r2, r7
   1e560:	sub	r1, r5, #1
   1e564:	mov	r0, r4
   1e568:	bl	1cb60 <ftello64@plt+0xb520>
   1e56c:	str	r0, [r4, #60]	; 0x3c
   1e570:	ldr	r3, [r4, #80]	; 0x50
   1e574:	cmp	r3, #1
   1e578:	bgt	1e800 <ftello64@plt+0xd1c0>
   1e57c:	ldrb	r3, [r4, #75]	; 0x4b
   1e580:	cmp	r3, #0
   1e584:	bne	1e81c <ftello64@plt+0xd1dc>
   1e588:	ldr	r3, [r4, #28]
   1e58c:	sub	r3, r3, r5
   1e590:	str	r3, [r4, #28]
   1e594:	ldr	r3, [r4, #32]
   1e598:	sub	r3, r3, r5
   1e59c:	str	r3, [r4, #32]
   1e5a0:	ldrb	r3, [r4, #75]	; 0x4b
   1e5a4:	cmp	r3, #0
   1e5a8:	bne	1e5b8 <ftello64@plt+0xcf78>
   1e5ac:	ldr	r3, [r4, #4]
   1e5b0:	add	r3, r3, r5
   1e5b4:	str	r3, [r4, #4]
   1e5b8:	str	r6, [r4, #24]
   1e5bc:	ldr	r3, [r4, #48]	; 0x30
   1e5c0:	sub	r3, r3, r5
   1e5c4:	str	r3, [r4, #48]	; 0x30
   1e5c8:	ldr	r2, [r4, #56]	; 0x38
   1e5cc:	sub	r5, r2, r5
   1e5d0:	str	r5, [r4, #56]	; 0x38
   1e5d4:	ldr	r2, [r4, #80]	; 0x50
   1e5d8:	cmp	r2, #1
   1e5dc:	ble	1eb78 <ftello64@plt+0xd538>
   1e5e0:	ldrb	r3, [r4, #72]	; 0x48
   1e5e4:	cmp	r3, #0
   1e5e8:	beq	1eb6c <ftello64@plt+0xd52c>
   1e5ec:	mov	r0, r4
   1e5f0:	bl	1a358 <ftello64@plt+0x8d18>
   1e5f4:	cmp	r0, #0
   1e5f8:	beq	1eb88 <ftello64@plt+0xd548>
   1e5fc:	b	1eb90 <ftello64@plt+0xd550>
   1e600:	mov	r3, #0
   1e604:	str	r3, [r0, #16]
   1e608:	str	r3, [r0, #20]
   1e60c:	b	1e4f0 <ftello64@plt+0xceb0>
   1e610:	ldr	sl, [r4, #28]
   1e614:	ldr	r9, [r4, #12]
   1e618:	mov	r2, sl
   1e61c:	mov	r1, #0
   1e620:	b	1e630 <ftello64@plt+0xcff0>
   1e624:	mov	r2, r8
   1e628:	cmp	r1, r2
   1e62c:	bge	1e654 <ftello64@plt+0xd014>
   1e630:	add	r3, r1, r2
   1e634:	add	r3, r3, r3, lsr #31
   1e638:	asr	r8, r3, #1
   1e63c:	ldr	r3, [r9, r8, lsl #2]
   1e640:	cmp	r3, r5
   1e644:	bgt	1e624 <ftello64@plt+0xcfe4>
   1e648:	bge	1e65c <ftello64@plt+0xd01c>
   1e64c:	add	r1, r8, #1
   1e650:	b	1e628 <ftello64@plt+0xcfe8>
   1e654:	cmp	r3, r5
   1e658:	addlt	r8, r8, #1
   1e65c:	mov	r2, r7
   1e660:	sub	r1, r8, #1
   1e664:	mov	r0, r4
   1e668:	bl	1cb60 <ftello64@plt+0xb520>
   1e66c:	str	r0, [r4, #60]	; 0x3c
   1e670:	cmp	r5, sl
   1e674:	movge	r3, #0
   1e678:	movlt	r3, #1
   1e67c:	cmp	r5, r8
   1e680:	movne	r3, #0
   1e684:	cmp	r3, #0
   1e688:	bne	1e760 <ftello64@plt+0xd120>
   1e68c:	ldr	r3, [r4, #44]	; 0x2c
   1e690:	sub	r3, r3, r6
   1e694:	add	r3, r3, r5
   1e698:	str	r3, [r4, #48]	; 0x30
   1e69c:	ldr	r3, [r4, #52]	; 0x34
   1e6a0:	sub	r3, r3, r6
   1e6a4:	add	r3, r3, r5
   1e6a8:	str	r3, [r4, #56]	; 0x38
   1e6ac:	mov	r3, #0
   1e6b0:	strb	r3, [r4, #76]	; 0x4c
   1e6b4:	cmp	r8, r3
   1e6b8:	ble	1e6e4 <ftello64@plt+0xd0a4>
   1e6bc:	sub	r2, r8, #-1073741823	; 0xc0000001
   1e6c0:	add	r3, r9, r2, lsl #2
   1e6c4:	ldr	r2, [r9, r2, lsl #2]
   1e6c8:	cmp	r5, r2
   1e6cc:	bne	1e6e4 <ftello64@plt+0xd0a4>
   1e6d0:	subs	r8, r8, #1
   1e6d4:	beq	1e6e4 <ftello64@plt+0xd0a4>
   1e6d8:	ldr	r2, [r3, #-4]!
   1e6dc:	cmp	r2, r5
   1e6e0:	beq	1e6d0 <ftello64@plt+0xd090>
   1e6e4:	cmp	r8, sl
   1e6e8:	bge	1e7e4 <ftello64@plt+0xd1a4>
   1e6ec:	ldr	r2, [r4, #8]
   1e6f0:	add	r3, r2, r8, lsl #2
   1e6f4:	ldr	r2, [r2, r8, lsl #2]
   1e6f8:	cmn	r2, #1
   1e6fc:	bne	1e718 <ftello64@plt+0xd0d8>
   1e700:	add	r8, r8, #1
   1e704:	cmp	sl, r8
   1e708:	beq	1e7ec <ftello64@plt+0xd1ac>
   1e70c:	ldr	r2, [r3, #4]!
   1e710:	cmn	r2, #1
   1e714:	beq	1e700 <ftello64@plt+0xd0c0>
   1e718:	ldr	r2, [r9, r8, lsl #2]
   1e71c:	sub	r2, r2, r5
   1e720:	str	r2, [r4, #28]
   1e724:	cmp	r2, #0
   1e728:	beq	1e7f4 <ftello64@plt+0xd1b4>
   1e72c:	ble	1e750 <ftello64@plt+0xd110>
   1e730:	mov	r3, #0
   1e734:	mvn	r1, #0
   1e738:	ldr	r2, [r4, #8]
   1e73c:	str	r1, [r2, r3, lsl #2]
   1e740:	add	r3, r3, #1
   1e744:	ldr	r2, [r4, #28]
   1e748:	cmp	r2, r3
   1e74c:	bgt	1e738 <ftello64@plt+0xd0f8>
   1e750:	mov	r1, #255	; 0xff
   1e754:	ldr	r0, [r4, #4]
   1e758:	bl	11520 <memset@plt>
   1e75c:	b	1e7f4 <ftello64@plt+0xd1b4>
   1e760:	ldr	r3, [r9, r8, lsl #2]
   1e764:	cmp	r3, r5
   1e768:	bne	1e68c <ftello64@plt+0xd04c>
   1e76c:	ldr	r0, [r4, #8]
   1e770:	lsl	r7, r5, #2
   1e774:	sub	r2, sl, r5
   1e778:	lsl	r2, r2, #2
   1e77c:	add	r1, r0, r7
   1e780:	bl	112e0 <memmove@plt>
   1e784:	ldr	r0, [r4, #4]
   1e788:	ldr	r2, [r4, #28]
   1e78c:	sub	r2, r2, r5
   1e790:	add	r1, r0, r5
   1e794:	bl	112e0 <memmove@plt>
   1e798:	ldr	r3, [r4, #28]
   1e79c:	sub	r3, r3, r5
   1e7a0:	str	r3, [r4, #28]
   1e7a4:	ldr	r2, [r4, #32]
   1e7a8:	sub	r2, r2, r5
   1e7ac:	str	r2, [r4, #32]
   1e7b0:	cmp	r3, #0
   1e7b4:	ble	1e5a0 <ftello64@plt+0xcf60>
   1e7b8:	mov	r3, #0
   1e7bc:	ldr	r1, [r4, #12]
   1e7c0:	ldr	r2, [r1, r7]
   1e7c4:	sub	r2, r2, r5
   1e7c8:	str	r2, [r1, r3, lsl #2]
   1e7cc:	add	r3, r3, #1
   1e7d0:	add	r7, r7, #4
   1e7d4:	ldr	r2, [r4, #28]
   1e7d8:	cmp	r2, r3
   1e7dc:	bgt	1e7bc <ftello64@plt+0xd17c>
   1e7e0:	b	1e5a0 <ftello64@plt+0xcf60>
   1e7e4:	cmp	r8, sl
   1e7e8:	bne	1e718 <ftello64@plt+0xd0d8>
   1e7ec:	mov	r3, #0
   1e7f0:	str	r3, [r4, #28]
   1e7f4:	ldr	r3, [r4, #28]
   1e7f8:	str	r3, [r4, #32]
   1e7fc:	b	1e5a0 <ftello64@plt+0xcf60>
   1e800:	ldr	r0, [r4, #8]
   1e804:	ldr	r2, [r4, #28]
   1e808:	sub	r2, r2, r5
   1e80c:	lsl	r2, r2, #2
   1e810:	add	r1, r0, r5, lsl #2
   1e814:	bl	112e0 <memmove@plt>
   1e818:	b	1e57c <ftello64@plt+0xcf3c>
   1e81c:	ldr	r0, [r4, #4]
   1e820:	ldr	r2, [r4, #28]
   1e824:	sub	r2, r2, r5
   1e828:	add	r1, r0, r5
   1e82c:	bl	112e0 <memmove@plt>
   1e830:	b	1e588 <ftello64@plt+0xcf48>
   1e834:	ldr	fp, [r4, #28]
   1e838:	ldrb	r3, [r4, #76]	; 0x4c
   1e83c:	cmp	r3, #0
   1e840:	bne	1e9a0 <ftello64@plt+0xd360>
   1e844:	mov	r3, #0
   1e848:	str	r3, [r4, #28]
   1e84c:	ldr	r3, [r4, #80]	; 0x50
   1e850:	cmp	r3, #1
   1e854:	ble	1eb08 <ftello64@plt+0xd4c8>
   1e858:	ldrb	r2, [r4, #73]	; 0x49
   1e85c:	cmp	r2, #0
   1e860:	beq	1e918 <ftello64@plt+0xd2d8>
   1e864:	ldr	r1, [r4]
   1e868:	ldr	r9, [r4, #24]
   1e86c:	add	r9, r1, r9
   1e870:	sub	r3, r5, r3
   1e874:	add	r3, r9, r3
   1e878:	cmp	r1, r3
   1e87c:	movcc	r1, r3
   1e880:	mov	sl, r5
   1e884:	sub	r3, r5, #1
   1e888:	add	r8, r9, r3
   1e88c:	cmp	r1, r8
   1e890:	bhi	1e918 <ftello64@plt+0xd2d8>
   1e894:	ldrb	r3, [r9, r3]
   1e898:	and	r3, r3, #192	; 0xc0
   1e89c:	cmp	r3, #128	; 0x80
   1e8a0:	subeq	r3, r8, #1
   1e8a4:	subeq	r1, r1, #1
   1e8a8:	bne	1e8cc <ftello64@plt+0xd28c>
   1e8ac:	mov	r8, r3
   1e8b0:	cmp	r3, r1
   1e8b4:	beq	1e918 <ftello64@plt+0xd2d8>
   1e8b8:	sub	r3, r3, #1
   1e8bc:	ldrb	r2, [r8]
   1e8c0:	and	r2, r2, #192	; 0xc0
   1e8c4:	cmp	r2, #128	; 0x80
   1e8c8:	beq	1e8ac <ftello64@plt+0xd26c>
   1e8cc:	ldr	r2, [r4, #48]	; 0x30
   1e8d0:	add	r2, r9, r2
   1e8d4:	sub	r2, r2, r8
   1e8d8:	ldr	r3, [r4, #64]	; 0x40
   1e8dc:	cmp	r3, #0
   1e8e0:	moveq	ip, r8
   1e8e4:	bne	1e9cc <ftello64@plt+0xd38c>
   1e8e8:	mov	r0, #0
   1e8ec:	mov	r1, #0
   1e8f0:	strd	r0, [sp, #16]
   1e8f4:	add	r3, sp, #16
   1e8f8:	mov	r1, ip
   1e8fc:	add	r0, sp, #4
   1e900:	bl	2823c <ftello64@plt+0x16bfc>
   1e904:	add	r9, r9, sl
   1e908:	sub	r8, r9, r8
   1e90c:	cmp	r8, r0
   1e910:	cmnls	r0, #3
   1e914:	bls	1ea14 <ftello64@plt+0xd3d4>
   1e918:	ldr	r0, [r4, #24]
   1e91c:	ldr	r3, [r4, #32]
   1e920:	add	r0, r0, r3
   1e924:	cmp	r6, r0
   1e928:	ble	1ebdc <ftello64@plt+0xd59c>
   1e92c:	add	r9, r4, #16
   1e930:	ldr	r8, [r4, #44]	; 0x2c
   1e934:	sub	r8, r8, r0
   1e938:	ldrd	r2, [r9]
   1e93c:	strd	r2, [sp, #16]
   1e940:	mov	sl, r0
   1e944:	ldr	r1, [r4]
   1e948:	mov	r3, r9
   1e94c:	mov	r2, r8
   1e950:	add	r1, r1, r0
   1e954:	add	r0, sp, #8
   1e958:	bl	2823c <ftello64@plt+0x16bfc>
   1e95c:	sub	r3, r0, #1
   1e960:	cmn	r3, #4
   1e964:	ldrls	r8, [sp, #8]
   1e968:	bhi	1ea68 <ftello64@plt+0xd428>
   1e96c:	add	r0, sl, r0
   1e970:	cmp	r6, r0
   1e974:	bgt	1e930 <ftello64@plt+0xd2f0>
   1e978:	sub	r0, r0, r6
   1e97c:	str	r0, [r4, #28]
   1e980:	cmn	r8, #1
   1e984:	bne	1ea34 <ftello64@plt+0xd3f4>
   1e988:	mov	r2, r7
   1e98c:	sub	r1, fp, #1
   1e990:	mov	r0, r4
   1e994:	bl	1cb60 <ftello64@plt+0xb520>
   1e998:	str	r0, [r4, #60]	; 0x3c
   1e99c:	b	1ea50 <ftello64@plt+0xd410>
   1e9a0:	ldr	r3, [r4, #44]	; 0x2c
   1e9a4:	sub	r3, r3, r6
   1e9a8:	add	r3, r3, r5
   1e9ac:	str	r3, [r4, #48]	; 0x30
   1e9b0:	ldr	r3, [r4, #52]	; 0x34
   1e9b4:	sub	r3, r3, r6
   1e9b8:	add	r3, r3, r5
   1e9bc:	str	r3, [r4, #56]	; 0x38
   1e9c0:	mov	r3, #0
   1e9c4:	strb	r3, [r4, #76]	; 0x4c
   1e9c8:	b	1e844 <ftello64@plt+0xd204>
   1e9cc:	cmp	r2, #6
   1e9d0:	movlt	r0, r2
   1e9d4:	movge	r0, #6
   1e9d8:	cmp	r2, #0
   1e9dc:	addle	ip, sp, #8
   1e9e0:	ble	1e8e8 <ftello64@plt+0xd2a8>
   1e9e4:	add	r1, r8, r0
   1e9e8:	add	ip, sp, #24
   1e9ec:	add	r0, ip, r0
   1e9f0:	sub	r0, r0, #17
   1e9f4:	mov	lr, r8
   1e9f8:	ldrb	ip, [r1, #-1]!
   1e9fc:	ldrb	ip, [r3, ip]
   1ea00:	strb	ip, [r0], #-1
   1ea04:	cmp	r1, lr
   1ea08:	bne	1e9f8 <ftello64@plt+0xd3b8>
   1ea0c:	add	ip, sp, #8
   1ea10:	b	1e8e8 <ftello64@plt+0xd2a8>
   1ea14:	mov	r3, #0
   1ea18:	str	r3, [r4, #16]
   1ea1c:	str	r3, [r4, #20]
   1ea20:	sub	r0, r0, r8
   1ea24:	str	r0, [r4, #28]
   1ea28:	ldr	r8, [sp, #4]
   1ea2c:	cmn	r8, #1
   1ea30:	beq	1e918 <ftello64@plt+0xd2d8>
   1ea34:	ldrb	r3, [r4, #78]	; 0x4e
   1ea38:	cmp	r3, #0
   1ea3c:	bne	1ea8c <ftello64@plt+0xd44c>
   1ea40:	cmp	r8, #10
   1ea44:	movne	r3, #0
   1ea48:	beq	1eab4 <ftello64@plt+0xd474>
   1ea4c:	str	r3, [r4, #60]	; 0x3c
   1ea50:	ldr	r2, [r4, #28]
   1ea54:	cmp	r2, #0
   1ea58:	bne	1eac8 <ftello64@plt+0xd488>
   1ea5c:	ldr	r3, [r4, #28]
   1ea60:	str	r3, [r4, #32]
   1ea64:	b	1e5a0 <ftello64@plt+0xcf60>
   1ea68:	cmp	r8, #0
   1ea6c:	cmpne	r0, #0
   1ea70:	ldrne	r3, [r4]
   1ea74:	ldrbne	r8, [r3, sl]
   1ea78:	moveq	r8, #0
   1ea7c:	ldrd	r2, [sp, #16]
   1ea80:	strd	r2, [r9]
   1ea84:	mov	r0, #1
   1ea88:	b	1e96c <ftello64@plt+0xd32c>
   1ea8c:	mov	r0, r8
   1ea90:	bl	114f0 <iswalnum@plt>
   1ea94:	subs	r3, r8, #95	; 0x5f
   1ea98:	movne	r3, #1
   1ea9c:	cmp	r0, #0
   1eaa0:	movne	r3, #0
   1eaa4:	cmp	r3, #0
   1eaa8:	moveq	r3, #1
   1eaac:	beq	1ea4c <ftello64@plt+0xd40c>
   1eab0:	b	1ea40 <ftello64@plt+0xd400>
   1eab4:	ldrb	r3, [r4, #77]	; 0x4d
   1eab8:	cmp	r3, #0
   1eabc:	moveq	r3, #0
   1eac0:	movne	r3, #2
   1eac4:	b	1ea4c <ftello64@plt+0xd40c>
   1eac8:	ble	1eaec <ftello64@plt+0xd4ac>
   1eacc:	mov	r3, #0
   1ead0:	mvn	r1, #0
   1ead4:	ldr	r2, [r4, #8]
   1ead8:	str	r1, [r2, r3, lsl #2]
   1eadc:	add	r3, r3, #1
   1eae0:	ldr	r2, [r4, #28]
   1eae4:	cmp	r2, r3
   1eae8:	bgt	1ead4 <ftello64@plt+0xd494>
   1eaec:	ldrb	r3, [r4, #75]	; 0x4b
   1eaf0:	cmp	r3, #0
   1eaf4:	beq	1ea5c <ftello64@plt+0xd41c>
   1eaf8:	mov	r1, #255	; 0xff
   1eafc:	ldr	r0, [r4, #4]
   1eb00:	bl	11520 <memset@plt>
   1eb04:	b	1ea5c <ftello64@plt+0xd41c>
   1eb08:	ldr	r3, [r4]
   1eb0c:	ldr	r2, [r4, #24]
   1eb10:	add	r3, r3, r5
   1eb14:	add	r3, r3, r2
   1eb18:	ldrb	r1, [r3, #-1]
   1eb1c:	mov	r3, #0
   1eb20:	str	r3, [r4, #32]
   1eb24:	ldr	r3, [r4, #64]	; 0x40
   1eb28:	cmp	r3, #0
   1eb2c:	ldrbne	r1, [r3, r1]
   1eb30:	lsr	r2, r1, #5
   1eb34:	ldr	r0, [r4, #68]	; 0x44
   1eb38:	and	r3, r1, #31
   1eb3c:	ldr	r2, [r0, r2, lsl #2]
   1eb40:	lsr	r3, r2, r3
   1eb44:	ands	r3, r3, #1
   1eb48:	bne	1eb54 <ftello64@plt+0xd514>
   1eb4c:	cmp	r1, #10
   1eb50:	beq	1eb5c <ftello64@plt+0xd51c>
   1eb54:	str	r3, [r4, #60]	; 0x3c
   1eb58:	b	1e5a0 <ftello64@plt+0xcf60>
   1eb5c:	ldrb	r2, [r4, #77]	; 0x4d
   1eb60:	cmp	r2, #0
   1eb64:	movne	r3, #2
   1eb68:	b	1eb54 <ftello64@plt+0xd514>
   1eb6c:	mov	r0, r4
   1eb70:	bl	19dc0 <ftello64@plt+0x8780>
   1eb74:	b	1eb88 <ftello64@plt+0xd548>
   1eb78:	ldrb	r2, [r4, #75]	; 0x4b
   1eb7c:	cmp	r2, #0
   1eb80:	streq	r3, [r4, #28]
   1eb84:	bne	1ebac <ftello64@plt+0xd56c>
   1eb88:	mov	r0, #0
   1eb8c:	str	r0, [r4, #40]	; 0x28
   1eb90:	add	sp, sp, #28
   1eb94:	ldrd	r4, [sp]
   1eb98:	ldrd	r6, [sp, #8]
   1eb9c:	ldrd	r8, [sp, #16]
   1eba0:	ldrd	sl, [sp, #24]
   1eba4:	add	sp, sp, #32
   1eba8:	pop	{pc}		; (ldr pc, [sp], #4)
   1ebac:	ldrb	r3, [r4, #72]	; 0x48
   1ebb0:	cmp	r3, #0
   1ebb4:	bne	1ebd0 <ftello64@plt+0xd590>
   1ebb8:	ldr	r3, [r4, #64]	; 0x40
   1ebbc:	cmp	r3, #0
   1ebc0:	beq	1eb88 <ftello64@plt+0xd548>
   1ebc4:	mov	r0, r4
   1ebc8:	bl	18a7c <ftello64@plt+0x743c>
   1ebcc:	b	1eb88 <ftello64@plt+0xd548>
   1ebd0:	mov	r0, r4
   1ebd4:	bl	1a8dc <ftello64@plt+0x929c>
   1ebd8:	b	1eb88 <ftello64@plt+0xd548>
   1ebdc:	sub	r0, r0, r6
   1ebe0:	str	r0, [r4, #28]
   1ebe4:	b	1e988 <ftello64@plt+0xd348>
   1ebe8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1ebec:	strd	r6, [sp, #8]
   1ebf0:	strd	r8, [sp, #16]
   1ebf4:	strd	sl, [sp, #24]
   1ebf8:	str	lr, [sp, #32]
   1ebfc:	sub	sp, sp, #14464	; 0x3880
   1ec00:	sub	sp, sp, #44	; 0x2c
   1ec04:	str	r1, [sp, #16]
   1ec08:	mov	r3, #0
   1ec0c:	str	r3, [r1, #44]	; 0x2c
   1ec10:	str	r3, [r1, #48]	; 0x30
   1ec14:	mov	r2, #0
   1ec18:	mov	r3, #0
   1ec1c:	strd	r2, [sp, #24]
   1ec20:	strd	r2, [sp, #32]
   1ec24:	strd	r2, [sp, #40]	; 0x28
   1ec28:	strd	r2, [sp, #48]	; 0x30
   1ec2c:	ldr	r3, [r1, #8]
   1ec30:	cmp	r3, #0
   1ec34:	ble	1f284 <ftello64@plt+0xdc44>
   1ec38:	mov	r9, r1
   1ec3c:	mov	sl, #0
   1ec40:	str	sl, [sp, #4]
   1ec44:	str	r0, [sp, #8]
   1ec48:	b	1f0c0 <ftello64@plt+0xda80>
   1ec4c:	ldrb	r3, [r3, r1, lsl #3]
   1ec50:	asr	r0, r3, #5
   1ec54:	and	r3, r3, #31
   1ec58:	add	r1, sp, #24
   1ec5c:	ldr	r1, [r1, r0, lsl #2]
   1ec60:	mov	ip, #1
   1ec64:	orr	r3, r1, ip, lsl r3
   1ec68:	add	r1, sp, #24
   1ec6c:	str	r3, [r1, r0, lsl #2]
   1ec70:	cmp	r2, #0
   1ec74:	beq	1ed54 <ftello64@plt+0xd714>
   1ec78:	tst	r2, #32
   1ec7c:	bne	1ee20 <ftello64@plt+0xd7e0>
   1ec80:	tst	r2, #128	; 0x80
   1ec84:	bne	1ee50 <ftello64@plt+0xd810>
   1ec88:	tst	r2, #4
   1ec8c:	beq	1ecf0 <ftello64@plt+0xd6b0>
   1ec90:	cmp	r7, #1
   1ec94:	beq	1ee6c <ftello64@plt+0xd82c>
   1ec98:	ldr	r1, [sp, #8]
   1ec9c:	ldr	r3, [r1, #92]	; 0x5c
   1eca0:	cmp	r3, #1
   1eca4:	ble	1ee94 <ftello64@plt+0xd854>
   1eca8:	add	ip, sp, #20
   1ecac:	add	r0, r1, #96	; 0x60
   1ecb0:	ldr	lr, [r1, #60]	; 0x3c
   1ecb4:	sub	lr, lr, #4
   1ecb8:	add	r4, r1, #128	; 0x80
   1ecbc:	mov	r1, #0
   1ecc0:	ldr	r5, [r0], #4
   1ecc4:	ldr	r3, [lr, #4]!
   1ecc8:	mvn	r3, r3
   1eccc:	orr	r3, r3, r5
   1ecd0:	ldr	r5, [ip, #4]!
   1ecd4:	and	r3, r3, r5
   1ecd8:	str	r3, [ip]
   1ecdc:	orr	r1, r1, r3
   1ece0:	cmp	r0, r4
   1ece4:	bne	1ecc0 <ftello64@plt+0xd680>
   1ece8:	cmp	r1, #0
   1ecec:	beq	1f0a4 <ftello64@plt+0xda64>
   1ecf0:	tst	r2, #8
   1ecf4:	beq	1ed54 <ftello64@plt+0xd714>
   1ecf8:	cmp	r7, #1
   1ecfc:	beq	1eec8 <ftello64@plt+0xd888>
   1ed00:	ldr	r2, [sp, #8]
   1ed04:	ldr	r3, [r2, #92]	; 0x5c
   1ed08:	cmp	r3, #1
   1ed0c:	ble	1eef0 <ftello64@plt+0xd8b0>
   1ed10:	add	r0, sp, #20
   1ed14:	add	r1, r2, #96	; 0x60
   1ed18:	ldr	ip, [r2, #60]	; 0x3c
   1ed1c:	sub	ip, ip, #4
   1ed20:	add	lr, r2, #128	; 0x80
   1ed24:	mov	r2, #0
   1ed28:	ldr	r3, [r1], #4
   1ed2c:	ldr	r4, [ip, #4]!
   1ed30:	and	r4, r4, r3
   1ed34:	ldr	r3, [r0, #4]!
   1ed38:	bic	r3, r3, r4
   1ed3c:	str	r3, [r0]
   1ed40:	orr	r2, r2, r3
   1ed44:	cmp	r1, lr
   1ed48:	bne	1ed28 <ftello64@plt+0xd6e8>
   1ed4c:	cmp	r2, #0
   1ed50:	beq	1f0a4 <ftello64@plt+0xda64>
   1ed54:	cmp	sl, #0
   1ed58:	addgt	r4, sp, #148	; 0x94
   1ed5c:	movgt	r5, #0
   1ed60:	bgt	1ef70 <ftello64@plt+0xd930>
   1ed64:	mov	r5, #0
   1ed68:	b	1f09c <ftello64@plt+0xda5c>
   1ed6c:	ldr	lr, [r3, r1, lsl #3]
   1ed70:	add	r0, sp, #20
   1ed74:	sub	r1, lr, #4
   1ed78:	add	lr, lr, #28
   1ed7c:	ldr	r3, [r0, #4]!
   1ed80:	ldr	ip, [r1, #4]!
   1ed84:	orr	r3, r3, ip
   1ed88:	str	r3, [r0]
   1ed8c:	cmp	r1, lr
   1ed90:	bne	1ed7c <ftello64@plt+0xd73c>
   1ed94:	b	1ec70 <ftello64@plt+0xd630>
   1ed98:	ldr	r1, [sp, #8]
   1ed9c:	ldr	r3, [r1, #92]	; 0x5c
   1eda0:	cmp	r3, #1
   1eda4:	ble	1edd4 <ftello64@plt+0xd794>
   1eda8:	ldr	lr, [r1, #60]	; 0x3c
   1edac:	add	r0, sp, #20
   1edb0:	sub	r1, lr, #4
   1edb4:	add	lr, lr, #28
   1edb8:	ldr	r3, [r0, #4]!
   1edbc:	ldr	ip, [r1, #4]!
   1edc0:	orr	r3, r3, ip
   1edc4:	str	r3, [r0]
   1edc8:	cmp	r1, lr
   1edcc:	bne	1edb8 <ftello64@plt+0xd778>
   1edd0:	b	1edec <ftello64@plt+0xd7ac>
   1edd4:	mvn	r0, #0
   1edd8:	mvn	r1, #0
   1eddc:	strd	r0, [sp, #24]
   1ede0:	strd	r0, [sp, #32]
   1ede4:	strd	r0, [sp, #40]	; 0x28
   1ede8:	strd	r0, [sp, #48]	; 0x30
   1edec:	ldr	r3, [sp, #8]
   1edf0:	ldr	r3, [r3, #128]	; 0x80
   1edf4:	tst	r3, #64	; 0x40
   1edf8:	bne	1ee08 <ftello64@plt+0xd7c8>
   1edfc:	ldr	r1, [sp, #24]
   1ee00:	bic	r1, r1, #1024	; 0x400
   1ee04:	str	r1, [sp, #24]
   1ee08:	tst	r3, #128	; 0x80
   1ee0c:	beq	1ec70 <ftello64@plt+0xd630>
   1ee10:	ldr	r3, [sp, #24]
   1ee14:	bic	r3, r3, #1
   1ee18:	str	r3, [sp, #24]
   1ee1c:	b	1ec70 <ftello64@plt+0xd630>
   1ee20:	ldr	r3, [sp, #24]
   1ee24:	mov	r0, #0
   1ee28:	mov	r1, #0
   1ee2c:	strd	r0, [sp, #24]
   1ee30:	strd	r0, [sp, #32]
   1ee34:	strd	r0, [sp, #40]	; 0x28
   1ee38:	strd	r0, [sp, #48]	; 0x30
   1ee3c:	tst	r3, #1024	; 0x400
   1ee40:	beq	1f0a4 <ftello64@plt+0xda64>
   1ee44:	mov	r3, #1024	; 0x400
   1ee48:	str	r3, [sp, #24]
   1ee4c:	b	1ec80 <ftello64@plt+0xd640>
   1ee50:	mov	r2, #0
   1ee54:	mov	r3, #0
   1ee58:	strd	r2, [sp, #24]
   1ee5c:	strd	r2, [sp, #32]
   1ee60:	strd	r2, [sp, #40]	; 0x28
   1ee64:	strd	r2, [sp, #48]	; 0x30
   1ee68:	b	1f0a4 <ftello64@plt+0xda64>
   1ee6c:	ldrb	r3, [r8, #6]
   1ee70:	tst	r3, #64	; 0x40
   1ee74:	bne	1ec98 <ftello64@plt+0xd658>
   1ee78:	mov	r2, #0
   1ee7c:	mov	r3, #0
   1ee80:	strd	r2, [sp, #24]
   1ee84:	strd	r2, [sp, #32]
   1ee88:	strd	r2, [sp, #40]	; 0x28
   1ee8c:	strd	r2, [sp, #48]	; 0x30
   1ee90:	b	1f0a4 <ftello64@plt+0xda64>
   1ee94:	add	ip, sp, #20
   1ee98:	ldr	r3, [sp, #8]
   1ee9c:	add	r0, r3, #96	; 0x60
   1eea0:	add	lr, r3, #128	; 0x80
   1eea4:	mov	r1, #0
   1eea8:	ldr	r3, [r0], #4
   1eeac:	ldr	r4, [ip, #4]!
   1eeb0:	and	r3, r3, r4
   1eeb4:	str	r3, [ip]
   1eeb8:	orr	r1, r1, r3
   1eebc:	cmp	r0, lr
   1eec0:	bne	1eea8 <ftello64@plt+0xd868>
   1eec4:	b	1ece8 <ftello64@plt+0xd6a8>
   1eec8:	ldrb	r3, [r8, #6]
   1eecc:	tst	r3, #64	; 0x40
   1eed0:	beq	1ed00 <ftello64@plt+0xd6c0>
   1eed4:	mov	r2, #0
   1eed8:	mov	r3, #0
   1eedc:	strd	r2, [sp, #24]
   1eee0:	strd	r2, [sp, #32]
   1eee4:	strd	r2, [sp, #40]	; 0x28
   1eee8:	strd	r2, [sp, #48]	; 0x30
   1eeec:	b	1f0a4 <ftello64@plt+0xda64>
   1eef0:	add	r0, sp, #20
   1eef4:	ldr	r3, [sp, #8]
   1eef8:	add	r1, r3, #96	; 0x60
   1eefc:	add	lr, r3, #128	; 0x80
   1ef00:	mov	r2, #0
   1ef04:	ldr	ip, [r1], #4
   1ef08:	ldr	r3, [r0, #4]!
   1ef0c:	bic	r3, r3, ip
   1ef10:	str	r3, [r0]
   1ef14:	orr	r2, r2, r3
   1ef18:	cmp	r1, lr
   1ef1c:	bne	1ef04 <ftello64@plt+0xd8c4>
   1ef20:	b	1ed4c <ftello64@plt+0xd70c>
   1ef24:	add	r2, sp, #20
   1ef28:	sub	r1, r4, #32
   1ef2c:	add	r6, sp, #52	; 0x34
   1ef30:	mov	ip, r1
   1ef34:	mov	lr, r2
   1ef38:	mov	r0, #0
   1ef3c:	ldr	r3, [lr, #4]!
   1ef40:	ldr	fp, [ip, #4]!
   1ef44:	and	r3, r3, fp
   1ef48:	str	r3, [r6, #4]!
   1ef4c:	orr	r0, r0, r3
   1ef50:	cmp	ip, r4
   1ef54:	bne	1ef3c <ftello64@plt+0xd8fc>
   1ef58:	cmp	r0, #0
   1ef5c:	bne	1efb0 <ftello64@plt+0xd970>
   1ef60:	add	r5, r5, #1
   1ef64:	add	r4, r4, #32
   1ef68:	cmp	r5, sl
   1ef6c:	bge	1f09c <ftello64@plt+0xda5c>
   1ef70:	cmp	r7, #1
   1ef74:	bne	1ef24 <ftello64@plt+0xd8e4>
   1ef78:	ldrb	r2, [r8]
   1ef7c:	asr	r1, r2, #5
   1ef80:	lsl	r3, r5, #5
   1ef84:	add	r3, r3, r1, lsl #2
   1ef88:	add	r1, sp, #14464	; 0x3880
   1ef8c:	add	r1, r1, #40	; 0x28
   1ef90:	add	r3, r1, r3
   1ef94:	sub	r3, r3, #14336	; 0x3800
   1ef98:	and	r2, r2, #31
   1ef9c:	ldr	r3, [r3, #-48]	; 0xffffffd0
   1efa0:	lsr	r2, r3, r2
   1efa4:	tst	r2, #1
   1efa8:	beq	1ef60 <ftello64@plt+0xd920>
   1efac:	b	1ef24 <ftello64@plt+0xd8e4>
   1efb0:	add	fp, sp, #84	; 0x54
   1efb4:	mov	r6, #0
   1efb8:	mov	lr, r6
   1efbc:	ldr	r3, [r2, #4]!
   1efc0:	ldr	r0, [r1, #4]!
   1efc4:	bic	ip, r0, r3
   1efc8:	str	ip, [fp, #4]!
   1efcc:	orr	lr, lr, ip
   1efd0:	bic	r3, r3, r0
   1efd4:	str	r3, [r2]
   1efd8:	orr	r6, r6, r3
   1efdc:	cmp	r1, r4
   1efe0:	bne	1efbc <ftello64@plt+0xd97c>
   1efe4:	cmp	lr, #0
   1efe8:	beq	1f06c <ftello64@plt+0xda2c>
   1efec:	add	r3, sp, #14464	; 0x3880
   1eff0:	add	r3, r3, #40	; 0x28
   1eff4:	add	ip, r3, sl, lsl #5
   1eff8:	sub	ip, ip, #14336	; 0x3800
   1effc:	add	r1, sp, #88	; 0x58
   1f000:	ldrd	r2, [r1]
   1f004:	strd	r2, [ip, #-48]	; 0xffffffd0
   1f008:	ldrd	r2, [r1, #8]
   1f00c:	strd	r2, [ip, #-40]	; 0xffffffd8
   1f010:	ldrd	r2, [r1, #16]
   1f014:	strd	r2, [ip, #-32]	; 0xffffffe0
   1f018:	ldrd	r2, [r1, #24]
   1f01c:	strd	r2, [ip, #-24]	; 0xffffffe8
   1f020:	add	r1, sp, #56	; 0x38
   1f024:	ldrd	r2, [r1]
   1f028:	strd	r2, [r4, #-28]	; 0xffffffe4
   1f02c:	ldrd	r2, [r1, #8]
   1f030:	strd	r2, [r4, #-20]	; 0xffffffec
   1f034:	ldrd	r2, [r1, #16]
   1f038:	strd	r2, [r4, #-12]
   1f03c:	ldrd	r2, [r1, #24]
   1f040:	strd	r2, [r4, #-4]
   1f044:	add	r1, r5, r5, lsl #1
   1f048:	add	r0, sl, sl, lsl #1
   1f04c:	add	r3, sp, #8256	; 0x2040
   1f050:	add	r3, r3, #56	; 0x38
   1f054:	add	r1, r3, r1, lsl #2
   1f058:	add	r0, r3, r0, lsl #2
   1f05c:	bl	1a12c <ftello64@plt+0x8aec>
   1f060:	cmp	r0, #0
   1f064:	bne	1f1c8 <ftello64@plt+0xdb88>
   1f068:	add	sl, sl, #1
   1f06c:	ldr	r3, [r9, #12]
   1f070:	add	r0, r5, r5, lsl #1
   1f074:	ldr	r2, [sp, #12]
   1f078:	ldr	r1, [r3, r2]
   1f07c:	add	r3, sp, #8256	; 0x2040
   1f080:	add	r3, r3, #56	; 0x38
   1f084:	add	r0, r3, r0, lsl #2
   1f088:	bl	1c1c8 <ftello64@plt+0xab88>
   1f08c:	cmp	r0, #0
   1f090:	beq	1f1c8 <ftello64@plt+0xdb88>
   1f094:	cmp	r6, #0
   1f098:	bne	1ef60 <ftello64@plt+0xd920>
   1f09c:	cmp	sl, r5
   1f0a0:	beq	1f150 <ftello64@plt+0xdb10>
   1f0a4:	ldr	r3, [sp, #4]
   1f0a8:	add	r3, r3, #1
   1f0ac:	mov	r2, r3
   1f0b0:	str	r3, [sp, #4]
   1f0b4:	ldr	r3, [r9, #8]
   1f0b8:	cmp	r2, r3
   1f0bc:	bge	1f1fc <ftello64@plt+0xdbbc>
   1f0c0:	ldr	r2, [sp, #4]
   1f0c4:	lsl	r3, r2, #2
   1f0c8:	str	r3, [sp, #12]
   1f0cc:	ldr	r3, [r9, #12]
   1f0d0:	ldr	r1, [r3, r2, lsl #2]
   1f0d4:	ldr	r3, [sp, #8]
   1f0d8:	ldr	r3, [r3]
   1f0dc:	add	r8, r3, r1, lsl #3
   1f0e0:	ldrb	r7, [r8, #4]
   1f0e4:	ldr	r2, [r8, #4]
   1f0e8:	ubfx	r2, r2, #8, #10
   1f0ec:	cmp	r7, #1
   1f0f0:	beq	1ec4c <ftello64@plt+0xd60c>
   1f0f4:	cmp	r7, #3
   1f0f8:	beq	1ed6c <ftello64@plt+0xd72c>
   1f0fc:	cmp	r7, #5
   1f100:	beq	1ed98 <ftello64@plt+0xd758>
   1f104:	cmp	r7, #7
   1f108:	bne	1f0a4 <ftello64@plt+0xda64>
   1f10c:	mvn	r0, #0
   1f110:	mvn	r1, #0
   1f114:	strd	r0, [sp, #24]
   1f118:	strd	r0, [sp, #32]
   1f11c:	ldr	r3, [sp, #8]
   1f120:	ldr	r3, [r3, #128]	; 0x80
   1f124:	tst	r3, #64	; 0x40
   1f128:	bne	1f138 <ftello64@plt+0xdaf8>
   1f12c:	ldr	r1, [sp, #24]
   1f130:	bic	r1, r1, #1024	; 0x400
   1f134:	str	r1, [sp, #24]
   1f138:	tst	r3, #128	; 0x80
   1f13c:	beq	1ec70 <ftello64@plt+0xd630>
   1f140:	ldr	r3, [sp, #24]
   1f144:	bic	r3, r3, #1
   1f148:	str	r3, [sp, #24]
   1f14c:	b	1ec70 <ftello64@plt+0xd630>
   1f150:	add	r3, sp, #14464	; 0x3880
   1f154:	add	r3, r3, #40	; 0x28
   1f158:	add	r1, r3, sl, lsl #5
   1f15c:	sub	r1, r1, #14336	; 0x3800
   1f160:	ldrd	r2, [sp, #24]
   1f164:	strd	r2, [r1, #-48]	; 0xffffffd0
   1f168:	ldrd	r2, [sp, #32]
   1f16c:	strd	r2, [r1, #-40]	; 0xffffffd8
   1f170:	ldrd	r2, [sp, #40]	; 0x28
   1f174:	strd	r2, [r1, #-32]	; 0xffffffe0
   1f178:	ldrd	r2, [sp, #48]	; 0x30
   1f17c:	strd	r2, [r1, #-24]	; 0xffffffe8
   1f180:	ldr	r3, [r9, #12]
   1f184:	add	r0, sl, sl, lsl #1
   1f188:	ldr	r2, [sp, #12]
   1f18c:	ldr	r1, [r3, r2]
   1f190:	add	r3, sp, #8256	; 0x2040
   1f194:	add	r3, r3, #56	; 0x38
   1f198:	add	r0, r3, r0, lsl #2
   1f19c:	bl	19c08 <ftello64@plt+0x85c8>
   1f1a0:	cmp	r0, #0
   1f1a4:	bne	1f1c8 <ftello64@plt+0xdb88>
   1f1a8:	add	sl, sl, #1
   1f1ac:	mov	r2, #0
   1f1b0:	mov	r3, #0
   1f1b4:	strd	r2, [sp, #24]
   1f1b8:	strd	r2, [sp, #32]
   1f1bc:	strd	r2, [sp, #40]	; 0x28
   1f1c0:	strd	r2, [sp, #48]	; 0x30
   1f1c4:	b	1f0a4 <ftello64@plt+0xda64>
   1f1c8:	cmp	sl, #0
   1f1cc:	ble	1f1f4 <ftello64@plt+0xdbb4>
   1f1d0:	add	r4, sp, #8256	; 0x2040
   1f1d4:	add	r4, r4, #56	; 0x38
   1f1d8:	add	r5, sl, sl, lsl #1
   1f1dc:	add	r5, r4, r5, lsl #2
   1f1e0:	ldr	r0, [r4, #8]
   1f1e4:	bl	15404 <ftello64@plt+0x3dc4>
   1f1e8:	add	r4, r4, #12
   1f1ec:	cmp	r4, r5
   1f1f0:	bne	1f1e0 <ftello64@plt+0xdba0>
   1f1f4:	mov	r0, #0
   1f1f8:	b	1f330 <ftello64@plt+0xdcf0>
   1f1fc:	ldr	r7, [sp, #8]
   1f200:	cmp	sl, #0
   1f204:	ble	1f280 <ftello64@plt+0xdc40>
   1f208:	add	r1, sl, #1
   1f20c:	add	r0, sp, #11392	; 0x2c80
   1f210:	add	r0, r0, #24
   1f214:	bl	19c60 <ftello64@plt+0x8620>
   1f218:	str	r0, [sp, #4]
   1f21c:	add	r2, sp, #14464	; 0x3880
   1f220:	add	r2, r2, #36	; 0x24
   1f224:	str	r0, [r2]
   1f228:	cmp	r0, #0
   1f22c:	bne	1f2f8 <ftello64@plt+0xdcb8>
   1f230:	add	r3, sp, #11328	; 0x2c40
   1f234:	add	r3, r3, #56	; 0x38
   1f238:	mov	r0, #0
   1f23c:	mov	r1, #0
   1f240:	strd	r0, [r3]
   1f244:	strd	r0, [r3, #8]
   1f248:	strd	r0, [r3, #16]
   1f24c:	strd	r0, [r3, #24]
   1f250:	add	r8, sp, #8256	; 0x2040
   1f254:	add	r8, r8, #56	; 0x38
   1f258:	str	r8, [sp, #20]
   1f25c:	add	r3, sp, #120	; 0x78
   1f260:	str	r3, [sp, #12]
   1f264:	add	r6, sp, #148	; 0x94
   1f268:	add	fp, sp, #13440	; 0x3480
   1f26c:	add	fp, fp, #36	; 0x24
   1f270:	ldr	r9, [sp, #4]
   1f274:	mov	r3, #0
   1f278:	str	r3, [sp, #8]
   1f27c:	b	1f3dc <ftello64@plt+0xdd9c>
   1f280:	bne	1f6f0 <ftello64@plt+0xe0b0>
   1f284:	mov	r1, #256	; 0x100
   1f288:	mov	r0, #4
   1f28c:	bl	27c7c <ftello64@plt+0x1663c>
   1f290:	ldr	r3, [sp, #16]
   1f294:	str	r0, [r3, #44]	; 0x2c
   1f298:	adds	r0, r0, #0
   1f29c:	movne	r0, #1
   1f2a0:	b	1f330 <ftello64@plt+0xdcf0>
   1f2a4:	add	r4, r4, #1
   1f2a8:	ldr	r3, [r5, #4]
   1f2ac:	cmp	r3, r4
   1f2b0:	ble	1f350 <ftello64@plt+0xdd10>
   1f2b4:	ldr	r3, [r5, #8]
   1f2b8:	ldr	r2, [r3, r4, lsl #2]
   1f2bc:	ldr	r3, [r7, #12]
   1f2c0:	ldr	r1, [r3, r2, lsl #2]
   1f2c4:	cmn	r1, #1
   1f2c8:	beq	1f2a4 <ftello64@plt+0xdc64>
   1f2cc:	add	r1, r1, r1, lsl #1
   1f2d0:	ldr	r3, [r7, #24]
   1f2d4:	add	r1, r3, r1, lsl #2
   1f2d8:	add	r0, sp, #11392	; 0x2c80
   1f2dc:	add	r0, r0, #24
   1f2e0:	bl	1c760 <ftello64@plt+0xb120>
   1f2e4:	add	r3, sp, #14464	; 0x3880
   1f2e8:	add	r3, r3, #36	; 0x24
   1f2ec:	str	r0, [r3]
   1f2f0:	cmp	r0, #0
   1f2f4:	beq	1f2a4 <ftello64@plt+0xdc64>
   1f2f8:	add	r3, sp, #11392	; 0x2c80
   1f2fc:	add	r3, r3, #32
   1f300:	ldr	r0, [r3]
   1f304:	bl	15404 <ftello64@plt+0x3dc4>
   1f308:	add	r4, sp, #8256	; 0x2040
   1f30c:	add	r4, r4, #56	; 0x38
   1f310:	add	r5, sl, sl, lsl #1
   1f314:	add	r5, r4, r5, lsl #2
   1f318:	ldr	r0, [r4, #8]
   1f31c:	bl	15404 <ftello64@plt+0x3dc4>
   1f320:	add	r4, r4, #12
   1f324:	cmp	r5, r4
   1f328:	bne	1f318 <ftello64@plt+0xdcd8>
   1f32c:	mov	r0, #0
   1f330:	add	sp, sp, #14464	; 0x3880
   1f334:	add	sp, sp, #44	; 0x2c
   1f338:	ldrd	r4, [sp]
   1f33c:	ldrd	r6, [sp, #8]
   1f340:	ldrd	r8, [sp, #16]
   1f344:	ldrd	sl, [sp, #24]
   1f348:	add	sp, sp, #32
   1f34c:	pop	{pc}		; (ldr pc, [sp], #4)
   1f350:	mov	r3, #0
   1f354:	add	r2, sp, #11392	; 0x2c80
   1f358:	add	r2, r2, #24
   1f35c:	mov	r1, r7
   1f360:	add	r0, sp, #14464	; 0x3880
   1f364:	add	r0, r0, #36	; 0x24
   1f368:	bl	1b988 <ftello64@plt+0xa348>
   1f36c:	mov	r4, r0
   1f370:	str	r0, [fp], #4
   1f374:	cmp	r0, #0
   1f378:	beq	1f404 <ftello64@plt+0xddc4>
   1f37c:	ldrsb	r3, [r4, #52]	; 0x34
   1f380:	cmp	r3, #0
   1f384:	blt	1f41c <ftello64@plt+0xdddc>
   1f388:	add	r3, sp, #12416	; 0x3080
   1f38c:	add	r3, r3, #36	; 0x24
   1f390:	str	r4, [r3, r9, lsl #2]
   1f394:	add	r3, sp, #11392	; 0x2c80
   1f398:	add	r3, r3, #36	; 0x24
   1f39c:	str	r4, [r3, r9, lsl #2]
   1f3a0:	add	r4, sp, #11328	; 0x2c40
   1f3a4:	add	r4, r4, #52	; 0x34
   1f3a8:	sub	r1, r6, #32
   1f3ac:	mov	r2, r4
   1f3b0:	ldr	r3, [r2, #4]!
   1f3b4:	ldr	r0, [r1, #4]!
   1f3b8:	orr	r3, r3, r0
   1f3bc:	str	r3, [r2]
   1f3c0:	cmp	r6, r1
   1f3c4:	bne	1f3b0 <ftello64@plt+0xdd70>
   1f3c8:	add	r9, r9, #1
   1f3cc:	add	r8, r8, #12
   1f3d0:	add	r6, r6, #32
   1f3d4:	cmp	r9, sl
   1f3d8:	beq	1f4cc <ftello64@plt+0xde8c>
   1f3dc:	add	r3, sp, #11392	; 0x2c80
   1f3e0:	add	r3, r3, #28
   1f3e4:	mov	r2, #0
   1f3e8:	str	r2, [r3]
   1f3ec:	mov	r5, r8
   1f3f0:	ldr	r3, [r8, #4]
   1f3f4:	cmp	r3, r2
   1f3f8:	ble	1f350 <ftello64@plt+0xdd10>
   1f3fc:	ldr	r4, [sp, #4]
   1f400:	b	1f2b4 <ftello64@plt+0xdc74>
   1f404:	add	r3, sp, #14464	; 0x3880
   1f408:	add	r3, r3, #36	; 0x24
   1f40c:	ldr	r3, [r3]
   1f410:	cmp	r3, #0
   1f414:	beq	1f37c <ftello64@plt+0xdd3c>
   1f418:	b	1f2f8 <ftello64@plt+0xdcb8>
   1f41c:	mov	r3, #1
   1f420:	add	r2, sp, #11392	; 0x2c80
   1f424:	add	r2, r2, #24
   1f428:	mov	r1, r7
   1f42c:	add	r0, sp, #14464	; 0x3880
   1f430:	add	r0, r0, #36	; 0x24
   1f434:	bl	1b988 <ftello64@plt+0xa348>
   1f438:	mov	r5, r9
   1f43c:	add	r3, sp, #12416	; 0x3080
   1f440:	add	r3, r3, #36	; 0x24
   1f444:	str	r0, [r3, r9, lsl #2]
   1f448:	cmp	r0, #0
   1f44c:	beq	1f4b4 <ftello64@plt+0xde74>
   1f450:	cmp	r4, r0
   1f454:	beq	1f46c <ftello64@plt+0xde2c>
   1f458:	ldr	r3, [r7, #92]	; 0x5c
   1f45c:	cmp	r3, #2
   1f460:	ldr	r3, [sp, #8]
   1f464:	movge	r3, #1
   1f468:	str	r3, [sp, #8]
   1f46c:	mov	r3, #2
   1f470:	add	r2, sp, #11392	; 0x2c80
   1f474:	add	r2, r2, #24
   1f478:	mov	r1, r7
   1f47c:	add	r0, sp, #14464	; 0x3880
   1f480:	add	r0, r0, #36	; 0x24
   1f484:	bl	1b988 <ftello64@plt+0xa348>
   1f488:	add	r3, sp, #11392	; 0x2c80
   1f48c:	add	r3, r3, #36	; 0x24
   1f490:	str	r0, [r3, r5, lsl #2]
   1f494:	cmp	r0, #0
   1f498:	bne	1f3a0 <ftello64@plt+0xdd60>
   1f49c:	add	r3, sp, #14464	; 0x3880
   1f4a0:	add	r3, r3, #36	; 0x24
   1f4a4:	ldr	r3, [r3]
   1f4a8:	cmp	r3, #0
   1f4ac:	beq	1f3a0 <ftello64@plt+0xdd60>
   1f4b0:	b	1f2f8 <ftello64@plt+0xdcb8>
   1f4b4:	add	r3, sp, #14464	; 0x3880
   1f4b8:	add	r3, r3, #36	; 0x24
   1f4bc:	ldr	r3, [r3]
   1f4c0:	cmp	r3, #0
   1f4c4:	beq	1f458 <ftello64@plt+0xde18>
   1f4c8:	b	1f2f8 <ftello64@plt+0xdcb8>
   1f4cc:	ldr	r3, [sp, #8]
   1f4d0:	cmp	r3, #0
   1f4d4:	bne	1f638 <ftello64@plt+0xdff8>
   1f4d8:	mov	r1, #256	; 0x100
   1f4dc:	mov	r0, #4
   1f4e0:	bl	27c7c <ftello64@plt+0x1663c>
   1f4e4:	mov	r9, r0
   1f4e8:	ldr	r3, [sp, #16]
   1f4ec:	str	r0, [r3, #44]	; 0x2c
   1f4f0:	cmp	r0, #0
   1f4f4:	beq	1f2f8 <ftello64@plt+0xdcb8>
   1f4f8:	mov	r5, r0
   1f4fc:	add	r7, r7, #96	; 0x60
   1f500:	add	r8, r0, #1024	; 0x400
   1f504:	ldr	r6, [sp, #12]
   1f508:	ldr	r3, [r4, #4]!
   1f50c:	cmp	r3, #0
   1f510:	beq	1f538 <ftello64@plt+0xdef8>
   1f514:	mov	r0, r5
   1f518:	mov	r2, #1
   1f51c:	mov	ip, r6
   1f520:	tst	r3, #1
   1f524:	bne	1f5ec <ftello64@plt+0xdfac>
   1f528:	lsl	r2, r2, #1
   1f52c:	add	r0, r0, #4
   1f530:	lsrs	r3, r3, #1
   1f534:	bne	1f520 <ftello64@plt+0xdee0>
   1f538:	add	r5, r5, #128	; 0x80
   1f53c:	add	r7, r7, #4
   1f540:	add	r6, r6, #4
   1f544:	cmp	r8, r5
   1f548:	bne	1f508 <ftello64@plt+0xdec8>
   1f54c:	add	r3, sp, #11328	; 0x2c40
   1f550:	add	r3, r3, #56	; 0x38
   1f554:	ldr	r3, [r3]
   1f558:	tst	r3, #1024	; 0x400
   1f55c:	beq	1f5b4 <ftello64@plt+0xdf74>
   1f560:	ldr	r3, [sp, #120]	; 0x78
   1f564:	tst	r3, #1024	; 0x400
   1f568:	bne	1f590 <ftello64@plt+0xdf50>
   1f56c:	ldr	r2, [sp, #12]
   1f570:	ldr	r3, [sp, #4]
   1f574:	add	r3, r3, #1
   1f578:	cmp	r3, sl
   1f57c:	beq	1f5b4 <ftello64@plt+0xdf74>
   1f580:	ldr	r1, [r2, #32]!
   1f584:	tst	r1, #1024	; 0x400
   1f588:	beq	1f574 <ftello64@plt+0xdf34>
   1f58c:	str	r3, [sp, #4]
   1f590:	add	r3, sp, #14464	; 0x3880
   1f594:	add	r3, r3, #40	; 0x28
   1f598:	ldr	r2, [sp, #4]
   1f59c:	add	r3, r3, r2, lsl #2
   1f5a0:	ldr	r3, [r3, #-3076]	; 0xfffff3fc
   1f5a4:	str	r3, [r9, #40]	; 0x28
   1f5a8:	ldr	r2, [sp, #8]
   1f5ac:	cmp	r2, #0
   1f5b0:	strne	r3, [r9, #1064]	; 0x428
   1f5b4:	add	r3, sp, #11392	; 0x2c80
   1f5b8:	add	r3, r3, #32
   1f5bc:	ldr	r0, [r3]
   1f5c0:	bl	15404 <ftello64@plt+0x3dc4>
   1f5c4:	add	r4, sl, sl, lsl #1
   1f5c8:	ldr	r5, [sp, #20]
   1f5cc:	add	r4, r5, r4, lsl #2
   1f5d0:	ldr	r0, [r5, #8]
   1f5d4:	bl	15404 <ftello64@plt+0x3dc4>
   1f5d8:	add	r5, r5, #12
   1f5dc:	cmp	r4, r5
   1f5e0:	bne	1f5d0 <ftello64@plt+0xdf90>
   1f5e4:	mov	r0, #1
   1f5e8:	b	1f330 <ftello64@plt+0xdcf0>
   1f5ec:	ldr	r1, [r6]
   1f5f0:	tst	r2, r1
   1f5f4:	bne	1f630 <ftello64@plt+0xdff0>
   1f5f8:	ldr	r1, [sp, #4]
   1f5fc:	add	r1, r1, #1
   1f600:	ldr	lr, [ip, r1, lsl #5]
   1f604:	tst	r2, lr
   1f608:	beq	1f5fc <ftello64@plt+0xdfbc>
   1f60c:	ldr	lr, [r7]
   1f610:	tst	r2, lr
   1f614:	add	lr, sp, #14464	; 0x3880
   1f618:	add	lr, lr, #40	; 0x28
   1f61c:	add	r1, lr, r1, lsl #2
   1f620:	ldrne	r1, [r1, #-2052]	; 0xfffff7fc
   1f624:	ldreq	r1, [r1, #-1028]	; 0xfffffbfc
   1f628:	str	r1, [r0]
   1f62c:	b	1f528 <ftello64@plt+0xdee8>
   1f630:	ldr	r1, [sp, #4]
   1f634:	b	1f60c <ftello64@plt+0xdfcc>
   1f638:	mov	r1, #512	; 0x200
   1f63c:	mov	r0, #4
   1f640:	bl	27c7c <ftello64@plt+0x1663c>
   1f644:	mov	r9, r0
   1f648:	ldr	r3, [sp, #16]
   1f64c:	str	r0, [r3, #48]	; 0x30
   1f650:	cmp	r0, #0
   1f654:	beq	1f2f8 <ftello64@plt+0xdcb8>
   1f658:	mov	r6, r0
   1f65c:	add	r7, r0, #1024	; 0x400
   1f660:	ldr	r5, [sp, #12]
   1f664:	ldr	r3, [r4, #4]!
   1f668:	cmp	r3, #0
   1f66c:	beq	1f694 <ftello64@plt+0xe054>
   1f670:	mov	r0, r6
   1f674:	mov	r2, #1
   1f678:	mov	lr, r5
   1f67c:	tst	r3, #1
   1f680:	bne	1f6a8 <ftello64@plt+0xe068>
   1f684:	lsl	r2, r2, #1
   1f688:	add	r0, r0, #4
   1f68c:	lsrs	r3, r3, #1
   1f690:	bne	1f67c <ftello64@plt+0xe03c>
   1f694:	add	r6, r6, #128	; 0x80
   1f698:	add	r5, r5, #4
   1f69c:	cmp	r7, r6
   1f6a0:	bne	1f664 <ftello64@plt+0xe024>
   1f6a4:	b	1f54c <ftello64@plt+0xdf0c>
   1f6a8:	ldr	r1, [r5]
   1f6ac:	tst	r2, r1
   1f6b0:	bne	1f6e8 <ftello64@plt+0xe0a8>
   1f6b4:	ldr	r1, [sp, #4]
   1f6b8:	add	r1, r1, #1
   1f6bc:	ldr	ip, [lr, r1, lsl #5]
   1f6c0:	tst	r2, ip
   1f6c4:	beq	1f6b8 <ftello64@plt+0xe078>
   1f6c8:	add	ip, sp, #14464	; 0x3880
   1f6cc:	add	ip, ip, #40	; 0x28
   1f6d0:	add	r1, ip, r1, lsl #2
   1f6d4:	ldr	ip, [r1, #-1028]	; 0xfffffbfc
   1f6d8:	str	ip, [r0]
   1f6dc:	ldr	r1, [r1, #-2052]	; 0xfffff7fc
   1f6e0:	str	r1, [r0, #1024]	; 0x400
   1f6e4:	b	1f684 <ftello64@plt+0xe044>
   1f6e8:	ldr	r1, [sp, #4]
   1f6ec:	b	1f6c8 <ftello64@plt+0xe088>
   1f6f0:	mov	r0, #0
   1f6f4:	b	1f330 <ftello64@plt+0xdcf0>
   1f6f8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1f6fc:	strd	r6, [sp, #8]
   1f700:	strd	r8, [sp, #16]
   1f704:	strd	sl, [sp, #24]
   1f708:	str	lr, [sp, #32]
   1f70c:	sub	sp, sp, #316	; 0x13c
   1f710:	ldr	fp, [r0]
   1f714:	ldr	r3, [fp, #92]	; 0x5c
   1f718:	cmp	r3, #1
   1f71c:	ldreq	r3, [r0, #12]
   1f720:	ubfxeq	r3, r3, #22, #1
   1f724:	movne	r3, #0
   1f728:	mov	r9, r3
   1f72c:	ldr	r3, [r1, #8]
   1f730:	cmp	r3, #0
   1f734:	ble	1f838 <ftello64@plt+0xe1f8>
   1f738:	mov	r7, r2
   1f73c:	str	r1, [sp, #8]
   1f740:	str	r0, [sp, #28]
   1f744:	mov	r3, #0
   1f748:	str	r3, [sp, #4]
   1f74c:	str	r3, [sp, #20]
   1f750:	str	r3, [sp, #24]
   1f754:	mov	r3, #255	; 0xff
   1f758:	movt	r3, #32
   1f75c:	str	r3, [sp, #32]
   1f760:	mov	r3, #1
   1f764:	movt	r3, #32
   1f768:	str	r3, [sp, #36]	; 0x24
   1f76c:	mov	sl, fp
   1f770:	b	1f7d0 <ftello64@plt+0xe190>
   1f774:	ldrb	r5, [r2, r4, lsl #3]
   1f778:	strb	r3, [r7, r5]
   1f77c:	cmp	r9, #0
   1f780:	beq	1f798 <ftello64@plt+0xe158>
   1f784:	bl	1146c <__ctype_tolower_loc@plt>
   1f788:	ldr	r3, [r0]
   1f78c:	ldr	r3, [r3, r5, lsl #2]
   1f790:	mov	r2, #1
   1f794:	strb	r2, [r7, r3]
   1f798:	ldr	r3, [sp, #28]
   1f79c:	ldr	r3, [r3, #12]
   1f7a0:	tst	r3, #4194304	; 0x400000
   1f7a4:	beq	1f7b4 <ftello64@plt+0xe174>
   1f7a8:	ldr	r3, [sl, #92]	; 0x5c
   1f7ac:	cmp	r3, #1
   1f7b0:	bgt	1f854 <ftello64@plt+0xe214>
   1f7b4:	ldr	r3, [sp, #4]
   1f7b8:	add	r2, r3, #1
   1f7bc:	str	r2, [sp, #4]
   1f7c0:	ldr	r3, [sp, #8]
   1f7c4:	ldr	r3, [r3, #8]
   1f7c8:	cmp	r3, r2
   1f7cc:	ble	1f838 <ftello64@plt+0xe1f8>
   1f7d0:	ldr	r3, [sp, #8]
   1f7d4:	ldr	r3, [r3, #12]
   1f7d8:	ldr	r2, [sp, #4]
   1f7dc:	ldr	r4, [r3, r2, lsl #2]
   1f7e0:	lsl	r3, r4, #3
   1f7e4:	str	r3, [sp, #12]
   1f7e8:	ldr	r2, [sl]
   1f7ec:	add	r3, r2, r3
   1f7f0:	ldrb	r3, [r3, #4]
   1f7f4:	mov	r5, r3
   1f7f8:	cmp	r3, #1
   1f7fc:	beq	1f774 <ftello64@plt+0xe134>
   1f800:	cmp	r3, #3
   1f804:	beq	1f938 <ftello64@plt+0xe2f8>
   1f808:	cmp	r3, #6
   1f80c:	beq	1f9c8 <ftello64@plt+0xe388>
   1f810:	and	r2, r3, #253	; 0xfd
   1f814:	cmp	r3, #2
   1f818:	cmpne	r2, #5
   1f81c:	bne	1f7b4 <ftello64@plt+0xe174>
   1f820:	mov	r2, #256	; 0x100
   1f824:	mov	r1, #1
   1f828:	mov	r0, r7
   1f82c:	bl	11520 <memset@plt>
   1f830:	cmp	r5, #2
   1f834:	beq	1fb28 <ftello64@plt+0xe4e8>
   1f838:	add	sp, sp, #316	; 0x13c
   1f83c:	ldrd	r4, [sp]
   1f840:	ldrd	r6, [sp, #8]
   1f844:	ldrd	r8, [sp, #16]
   1f848:	ldrd	sl, [sp, #24]
   1f84c:	add	sp, sp, #32
   1f850:	pop	{pc}		; (ldr pc, [sp], #4)
   1f854:	ldr	r3, [sl]
   1f858:	ldrb	r3, [r3, r4, lsl #3]
   1f85c:	strb	r3, [sp, #56]	; 0x38
   1f860:	add	r2, r4, #1
   1f864:	ldr	r3, [sl, #8]
   1f868:	cmp	r2, r3
   1f86c:	bcs	1f928 <ftello64@plt+0xe2e8>
   1f870:	ldr	r3, [sp, #12]
   1f874:	add	r3, r3, #8
   1f878:	ldr	r1, [sl]
   1f87c:	add	r3, r1, r3
   1f880:	ldr	r1, [r3, #4]
   1f884:	ldr	r0, [sp, #32]
   1f888:	and	r1, r1, r0
   1f88c:	ldr	ip, [sp, #36]	; 0x24
   1f890:	cmp	r1, ip
   1f894:	bne	1f930 <ftello64@plt+0xe2f0>
   1f898:	add	r4, sp, #57	; 0x39
   1f89c:	ldrb	r3, [r3]
   1f8a0:	strb	r3, [r4], #1
   1f8a4:	add	r2, r2, #1
   1f8a8:	ldr	r3, [sl, #8]
   1f8ac:	cmp	r3, r2
   1f8b0:	bls	1f8cc <ftello64@plt+0xe28c>
   1f8b4:	ldr	r3, [sl]
   1f8b8:	add	r3, r3, r2, lsl #3
   1f8bc:	ldr	r1, [r3, #4]
   1f8c0:	and	r1, r1, r0
   1f8c4:	cmp	r1, ip
   1f8c8:	beq	1f89c <ftello64@plt+0xe25c>
   1f8cc:	mov	r3, #0
   1f8d0:	str	r3, [sp, #48]	; 0x30
   1f8d4:	str	r3, [sp, #52]	; 0x34
   1f8d8:	add	r1, sp, #56	; 0x38
   1f8dc:	sub	r4, r4, r1
   1f8e0:	add	r3, sp, #48	; 0x30
   1f8e4:	mov	r2, r4
   1f8e8:	add	r0, sp, #44	; 0x2c
   1f8ec:	bl	2823c <ftello64@plt+0x16bfc>
   1f8f0:	cmp	r4, r0
   1f8f4:	bne	1f7b4 <ftello64@plt+0xe174>
   1f8f8:	ldr	r0, [sp, #44]	; 0x2c
   1f8fc:	bl	11334 <towlower@plt>
   1f900:	add	r2, sp, #48	; 0x30
   1f904:	mov	r1, r0
   1f908:	add	r0, sp, #56	; 0x38
   1f90c:	bl	11280 <wcrtomb@plt>
   1f910:	cmn	r0, #1
   1f914:	beq	1f7b4 <ftello64@plt+0xe174>
   1f918:	ldrb	r3, [sp, #56]	; 0x38
   1f91c:	mov	r2, #1
   1f920:	strb	r2, [r7, r3]
   1f924:	b	1f7b4 <ftello64@plt+0xe174>
   1f928:	add	r4, sp, #57	; 0x39
   1f92c:	b	1f8cc <ftello64@plt+0xe28c>
   1f930:	add	r4, sp, #57	; 0x39
   1f934:	b	1f8cc <ftello64@plt+0xe28c>
   1f938:	mov	fp, #0
   1f93c:	mov	r8, #1
   1f940:	str	sl, [sp, #16]
   1f944:	b	1f9a0 <ftello64@plt+0xe360>
   1f948:	strb	r8, [r7, r3]
   1f94c:	add	r4, r4, #1
   1f950:	add	r5, r5, #1
   1f954:	cmp	r4, #32
   1f958:	beq	1f994 <ftello64@plt+0xe354>
   1f95c:	lsr	r3, r6, r4
   1f960:	tst	r3, #1
   1f964:	beq	1f94c <ftello64@plt+0xe30c>
   1f968:	strb	r8, [r7, r5]
   1f96c:	cmp	r9, #0
   1f970:	beq	1f94c <ftello64@plt+0xe30c>
   1f974:	add	r3, r5, #128	; 0x80
   1f978:	cmp	r3, #384	; 0x180
   1f97c:	movcs	r3, r5
   1f980:	bcs	1f948 <ftello64@plt+0xe308>
   1f984:	bl	1146c <__ctype_tolower_loc@plt>
   1f988:	ldr	r3, [r0]
   1f98c:	ldr	r3, [r3, r5, lsl #2]
   1f990:	b	1f948 <ftello64@plt+0xe308>
   1f994:	add	fp, fp, #4
   1f998:	cmp	fp, #32
   1f99c:	beq	1f9c0 <ftello64@plt+0xe380>
   1f9a0:	lsl	r5, fp, #3
   1f9a4:	ldr	r3, [sp, #16]
   1f9a8:	ldr	r3, [r3]
   1f9ac:	ldr	r2, [sp, #12]
   1f9b0:	ldr	r3, [r3, r2]
   1f9b4:	ldr	r6, [r3, fp]
   1f9b8:	mov	r4, #0
   1f9bc:	b	1f95c <ftello64@plt+0xe31c>
   1f9c0:	ldr	sl, [sp, #16]
   1f9c4:	b	1f7b4 <ftello64@plt+0xe174>
   1f9c8:	ldr	r5, [r2, r4, lsl #3]
   1f9cc:	ldr	r3, [sl, #92]	; 0x5c
   1f9d0:	cmp	r3, #1
   1f9d4:	ble	1fa10 <ftello64@plt+0xe3d0>
   1f9d8:	ldr	r3, [r5, #36]	; 0x24
   1f9dc:	cmp	r3, #0
   1f9e0:	bne	1f9fc <ftello64@plt+0xe3bc>
   1f9e4:	ldrb	r3, [r5, #16]
   1f9e8:	tst	r3, #1
   1f9ec:	bne	1f9fc <ftello64@plt+0xe3bc>
   1f9f0:	ldr	r3, [r5, #32]
   1f9f4:	cmp	r3, #0
   1f9f8:	beq	1fa10 <ftello64@plt+0xe3d0>
   1f9fc:	mov	r3, #0
   1fa00:	strb	r3, [sp, #48]	; 0x30
   1fa04:	ldr	r4, [sp, #20]
   1fa08:	ldr	r5, [sp, #24]
   1fa0c:	b	1fa40 <ftello64@plt+0xe400>
   1fa10:	ldr	r3, [r5, #20]
   1fa14:	cmp	r3, #0
   1fa18:	ble	1f7b4 <ftello64@plt+0xe174>
   1fa1c:	mov	r4, #0
   1fa20:	ldr	fp, [sp, #28]
   1fa24:	b	1fa84 <ftello64@plt+0xe444>
   1fa28:	ldrb	r3, [sp, #48]	; 0x30
   1fa2c:	add	r3, r3, #1
   1fa30:	uxtb	r3, r3
   1fa34:	strb	r3, [sp, #48]	; 0x30
   1fa38:	cmp	r3, #0
   1fa3c:	beq	1f7b4 <ftello64@plt+0xe174>
   1fa40:	str	r4, [sp, #56]	; 0x38
   1fa44:	str	r5, [sp, #60]	; 0x3c
   1fa48:	add	r3, sp, #56	; 0x38
   1fa4c:	mov	r2, #1
   1fa50:	add	r1, sp, #48	; 0x30
   1fa54:	mov	r0, #0
   1fa58:	bl	2823c <ftello64@plt+0x16bfc>
   1fa5c:	cmn	r0, #2
   1fa60:	bne	1fa28 <ftello64@plt+0xe3e8>
   1fa64:	ldrb	r3, [sp, #48]	; 0x30
   1fa68:	mov	r2, #1
   1fa6c:	strb	r2, [r7, r3]
   1fa70:	b	1fa28 <ftello64@plt+0xe3e8>
   1fa74:	add	r4, r4, #1
   1fa78:	ldr	r3, [r5, #20]
   1fa7c:	cmp	r3, r4
   1fa80:	ble	1f7b4 <ftello64@plt+0xe174>
   1fa84:	ldr	r3, [sp, #20]
   1fa88:	str	r3, [sp, #48]	; 0x30
   1fa8c:	ldr	r3, [sp, #24]
   1fa90:	str	r3, [sp, #52]	; 0x34
   1fa94:	lsl	r8, r4, #2
   1fa98:	ldr	r3, [r5]
   1fa9c:	add	r2, sp, #48	; 0x30
   1faa0:	ldr	r1, [r3, r4, lsl #2]
   1faa4:	add	r0, sp, #56	; 0x38
   1faa8:	bl	11280 <wcrtomb@plt>
   1faac:	cmn	r0, #1
   1fab0:	beq	1fadc <ftello64@plt+0xe49c>
   1fab4:	ldrb	r6, [sp, #56]	; 0x38
   1fab8:	mov	r3, #1
   1fabc:	strb	r3, [r7, r6]
   1fac0:	cmp	r9, #0
   1fac4:	beq	1fadc <ftello64@plt+0xe49c>
   1fac8:	bl	1146c <__ctype_tolower_loc@plt>
   1facc:	ldr	r3, [r0]
   1fad0:	ldr	r3, [r3, r6, lsl #2]
   1fad4:	mov	r2, #1
   1fad8:	strb	r2, [r7, r3]
   1fadc:	ldr	r3, [fp, #12]
   1fae0:	tst	r3, #4194304	; 0x400000
   1fae4:	beq	1fa74 <ftello64@plt+0xe434>
   1fae8:	ldr	r3, [sl, #92]	; 0x5c
   1faec:	cmp	r3, #1
   1faf0:	ble	1fa74 <ftello64@plt+0xe434>
   1faf4:	ldr	r3, [r5]
   1faf8:	ldr	r0, [r3, r8]
   1fafc:	bl	11334 <towlower@plt>
   1fb00:	add	r2, sp, #48	; 0x30
   1fb04:	mov	r1, r0
   1fb08:	add	r0, sp, #56	; 0x38
   1fb0c:	bl	11280 <wcrtomb@plt>
   1fb10:	cmn	r0, #1
   1fb14:	beq	1fa74 <ftello64@plt+0xe434>
   1fb18:	ldrb	r3, [sp, #56]	; 0x38
   1fb1c:	mov	r2, #1
   1fb20:	strb	r2, [r7, r3]
   1fb24:	b	1fa74 <ftello64@plt+0xe434>
   1fb28:	ldr	r2, [sp, #28]
   1fb2c:	ldrb	r3, [r2, #28]
   1fb30:	orr	r3, r3, #1
   1fb34:	strb	r3, [r2, #28]
   1fb38:	b	1f838 <ftello64@plt+0xe1f8>
   1fb3c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1fb40:	strd	r6, [sp, #8]
   1fb44:	strd	r8, [sp, #16]
   1fb48:	strd	sl, [sp, #24]
   1fb4c:	str	lr, [sp, #32]
   1fb50:	sub	sp, sp, #164	; 0xa4
   1fb54:	mov	r9, r0
   1fb58:	mov	r4, r1
   1fb5c:	mov	r8, r2
   1fb60:	str	r3, [sp, #24]
   1fb64:	ldr	fp, [sp, #204]	; 0xcc
   1fb68:	ldr	r3, [r1]
   1fb6c:	str	r3, [sp, #20]
   1fb70:	ldrb	r2, [r2, #4]
   1fb74:	sub	r3, r2, #1
   1fb78:	cmp	r3, #35	; 0x23
   1fb7c:	ldrls	pc, [pc, r3, lsl #2]
   1fb80:	b	20a3c <ftello64@plt+0xf3fc>
   1fb84:	andeq	pc, r1, r4, lsl ip	; <UNPREDICTABLE>
   1fb88:	andeq	r0, r2, r0, lsr #29
   1fb8c:	andeq	r0, r2, ip, lsr sl
   1fb90:	ldrdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   1fb94:	andeq	r0, r2, r8, asr #18
   1fb98:	andeq	r0, r2, ip, lsr sl
   1fb9c:	andeq	r0, r2, ip, lsr sl
   1fba0:	ldrdeq	pc, [r1], -ip
   1fba4:	andeq	r0, r2, r4, lsl #13
   1fba8:	andeq	r0, r2, r0, lsr #29
   1fbac:	andeq	r0, r2, r0, ror #12
   1fbb0:	andeq	r0, r2, ip, lsr r7
   1fbb4:	andeq	r0, r2, ip, lsr sl
   1fbb8:	andeq	r0, r2, ip, lsr sl
   1fbbc:	andeq	r0, r2, ip, lsr sl
   1fbc0:	andeq	r0, r2, ip, lsr sl
   1fbc4:	andeq	r0, r2, ip, lsr sl
   1fbc8:	andeq	r0, r2, r0, ror #12
   1fbcc:	andeq	r0, r2, r0, ror #12
   1fbd0:			; <UNDEFINED> instruction: 0x0001fdbc
   1fbd4:	andeq	r0, r2, ip, lsr sl
   1fbd8:	andeq	r0, r2, ip, lsr sl
   1fbdc:	andeq	r0, r2, r8, asr #12
   1fbe0:	andeq	r0, r2, ip, lsl #13
   1fbe4:	andeq	r0, r2, ip, lsr sl
   1fbe8:	andeq	r0, r2, ip, lsr sl
   1fbec:	andeq	r0, r2, ip, lsr sl
   1fbf0:	andeq	r0, r2, ip, lsr sl
   1fbf4:	andeq	r0, r2, ip, lsr sl
   1fbf8:	andeq	r0, r2, ip, lsr sl
   1fbfc:	andeq	r0, r2, ip, lsr sl
   1fc00:	andeq	r0, r2, ip, lsl #19
   1fc04:	andeq	r0, r2, ip, lsl #19
   1fc08:	andeq	r0, r2, r4, ror #19
   1fc0c:	andeq	r0, r2, r4, ror #19
   1fc10:	andeq	r0, r2, ip, lsr sl
   1fc14:	mov	r3, r8
   1fc18:	mov	r2, #0
   1fc1c:	mov	r1, r2
   1fc20:	ldr	r0, [sp, #20]
   1fc24:	bl	19834 <ftello64@plt+0x81f4>
   1fc28:	subs	sl, r0, #0
   1fc2c:	moveq	r3, #12
   1fc30:	streq	r3, [fp]
   1fc34:	beq	20cc4 <ftello64@plt+0xf684>
   1fc38:	ldr	r3, [sp, #20]
   1fc3c:	ldr	r3, [r3, #92]	; 0x5c
   1fc40:	cmp	r3, #1
   1fc44:	movgt	r6, #0
   1fc48:	movgt	r5, #16
   1fc4c:	ble	206b8 <ftello64@plt+0xf078>
   1fc50:	ldr	r3, [r9, #40]	; 0x28
   1fc54:	ldr	r2, [r9, #56]	; 0x38
   1fc58:	cmp	r2, r3
   1fc5c:	ble	206b8 <ftello64@plt+0xf078>
   1fc60:	ldr	r2, [r9, #28]
   1fc64:	cmp	r3, r2
   1fc68:	beq	206b8 <ftello64@plt+0xf078>
   1fc6c:	ldr	r2, [r9, #8]
   1fc70:	ldr	r3, [r2, r3, lsl #2]
   1fc74:	cmn	r3, #1
   1fc78:	bne	206b8 <ftello64@plt+0xf078>
   1fc7c:	ldr	r2, [sp, #24]
   1fc80:	mov	r1, r9
   1fc84:	mov	r0, r8
   1fc88:	bl	1b438 <ftello64@plt+0x9df8>
   1fc8c:	mov	r3, r8
   1fc90:	mov	r2, r6
   1fc94:	mov	r1, r6
   1fc98:	ldr	r7, [sp, #20]
   1fc9c:	mov	r0, r7
   1fca0:	bl	19834 <ftello64@plt+0x81f4>
   1fca4:	mov	r4, r0
   1fca8:	mov	r3, r5
   1fcac:	mov	r2, r0
   1fcb0:	mov	r1, sl
   1fcb4:	mov	r0, r7
   1fcb8:	bl	199d0 <ftello64@plt+0x8390>
   1fcbc:	mov	sl, r0
   1fcc0:	cmp	r0, #0
   1fcc4:	cmpne	r4, #0
   1fcc8:	bne	1fc50 <ftello64@plt+0xe610>
   1fccc:	mov	r3, #12
   1fcd0:	str	r3, [fp]
   1fcd4:	mov	sl, #0
   1fcd8:	b	20cc4 <ftello64@plt+0xf684>
   1fcdc:	ldr	r5, [r1, #24]
   1fce0:	add	r3, r5, #1
   1fce4:	str	r3, [r1, #24]
   1fce8:	ldr	r6, [sp, #24]
   1fcec:	orr	r2, r6, #8388608	; 0x800000
   1fcf0:	mov	r1, r0
   1fcf4:	mov	r0, r8
   1fcf8:	bl	1b438 <ftello64@plt+0x9df8>
   1fcfc:	ldrb	r3, [r8, #4]
   1fd00:	cmp	r3, #9
   1fd04:	moveq	r0, #0
   1fd08:	bne	1fd54 <ftello64@plt+0xe714>
   1fd0c:	cmp	r5, #8
   1fd10:	bhi	1fd28 <ftello64@plt+0xe6e8>
   1fd14:	ldr	r1, [sp, #20]
   1fd18:	ldr	r3, [r1, #84]	; 0x54
   1fd1c:	mov	r2, #1
   1fd20:	orr	r3, r3, r2, lsl r5
   1fd24:	str	r3, [r1, #84]	; 0x54
   1fd28:	mov	r3, #17
   1fd2c:	mov	r2, #0
   1fd30:	mov	r1, r0
   1fd34:	ldr	r0, [sp, #20]
   1fd38:	bl	199d0 <ftello64@plt+0x8390>
   1fd3c:	subs	sl, r0, #0
   1fd40:	moveq	r3, #12
   1fd44:	streq	r3, [fp]
   1fd48:	beq	1fd84 <ftello64@plt+0xe744>
   1fd4c:	str	r5, [sl, #20]
   1fd50:	b	206b8 <ftello64@plt+0xf078>
   1fd54:	str	fp, [sp, #4]
   1fd58:	ldr	r3, [sp, #200]	; 0xc8
   1fd5c:	add	r3, r3, #1
   1fd60:	str	r3, [sp]
   1fd64:	mov	r3, r6
   1fd68:	mov	r2, r8
   1fd6c:	mov	r1, r4
   1fd70:	mov	r0, r9
   1fd74:	bl	21124 <ftello64@plt+0xfae4>
   1fd78:	ldr	r3, [fp]
   1fd7c:	cmp	r3, #0
   1fd80:	beq	1fd8c <ftello64@plt+0xe74c>
   1fd84:	mov	sl, #0
   1fd88:	b	20cc4 <ftello64@plt+0xf684>
   1fd8c:	ldrb	r3, [r8, #4]
   1fd90:	cmp	r3, #9
   1fd94:	beq	1fd0c <ftello64@plt+0xe6cc>
   1fd98:	cmp	r0, #0
   1fd9c:	beq	1fdb0 <ftello64@plt+0xe770>
   1fda0:	mov	r2, #0
   1fda4:	movw	r1, #46524	; 0xb5bc
   1fda8:	movt	r1, #1
   1fdac:	bl	18c28 <ftello64@plt+0x75e8>
   1fdb0:	mov	r3, #8
   1fdb4:	str	r3, [fp]
   1fdb8:	b	1fd84 <ftello64@plt+0xe744>
   1fdbc:	mov	r3, #0
   1fdc0:	str	r3, [sp, #68]	; 0x44
   1fdc4:	mov	r1, #1
   1fdc8:	mov	r0, #32
   1fdcc:	bl	27c7c <ftello64@plt+0x1663c>
   1fdd0:	mov	r4, r0
   1fdd4:	str	r0, [sp, #32]
   1fdd8:	mov	r1, #1
   1fddc:	mov	r0, #40	; 0x28
   1fde0:	bl	27c7c <ftello64@plt+0x1663c>
   1fde4:	str	r0, [sp, #36]	; 0x24
   1fde8:	clz	r0, r0
   1fdec:	lsr	r0, r0, #5
   1fdf0:	cmp	r4, #0
   1fdf4:	movne	r7, r0
   1fdf8:	moveq	r7, #1
   1fdfc:	cmp	r7, #0
   1fe00:	bne	1fe78 <ftello64@plt+0xe838>
   1fe04:	ldr	r2, [sp, #24]
   1fe08:	mov	r1, r9
   1fe0c:	mov	r0, r8
   1fe10:	bl	18e40 <ftello64@plt+0x7800>
   1fe14:	str	r0, [sp, #28]
   1fe18:	ldrb	r3, [r8, #4]
   1fe1c:	cmp	r3, #2
   1fe20:	streq	r3, [fp]
   1fe24:	beq	1ff08 <ftello64@plt+0xe8c8>
   1fe28:	cmp	r3, #25
   1fe2c:	strne	r7, [sp, #52]	; 0x34
   1fe30:	beq	1fe94 <ftello64@plt+0xe854>
   1fe34:	ldrb	r3, [r8, #4]
   1fe38:	cmp	r3, #21
   1fe3c:	moveq	r3, #1
   1fe40:	strbeq	r3, [r8, #4]
   1fe44:	mov	r3, #0
   1fe48:	str	r3, [sp, #48]	; 0x30
   1fe4c:	mov	r2, #1
   1fe50:	str	r3, [sp, #44]	; 0x2c
   1fe54:	add	sl, sp, #96	; 0x60
   1fe58:	ldr	r3, [sp, #24]
   1fe5c:	ubfx	r3, r3, #16, #1
   1fe60:	str	r3, [sp, #60]	; 0x3c
   1fe64:	ldr	r4, [sp, #32]
   1fe68:	str	r7, [sp, #40]	; 0x28
   1fe6c:	str	fp, [sp, #204]	; 0xcc
   1fe70:	ldr	fp, [sp, #36]	; 0x24
   1fe74:	b	20298 <ftello64@plt+0xec58>
   1fe78:	ldr	r0, [sp, #32]
   1fe7c:	bl	15404 <ftello64@plt+0x3dc4>
   1fe80:	ldr	r0, [sp, #36]	; 0x24
   1fe84:	bl	15404 <ftello64@plt+0x3dc4>
   1fe88:	mov	r3, #12
   1fe8c:	str	r3, [fp]
   1fe90:	b	1ff18 <ftello64@plt+0xe8d8>
   1fe94:	ldr	r2, [sp, #36]	; 0x24
   1fe98:	ldrb	r3, [r2, #16]
   1fe9c:	orr	r3, r3, #1
   1fea0:	strb	r3, [r2, #16]
   1fea4:	ldr	r3, [sp, #24]
   1fea8:	tst	r3, #256	; 0x100
   1feac:	beq	1fec0 <ftello64@plt+0xe880>
   1feb0:	ldr	r2, [sp, #32]
   1feb4:	ldr	r3, [r2]
   1feb8:	orr	r3, r3, #1024	; 0x400
   1febc:	str	r3, [r2]
   1fec0:	ldr	r3, [r9, #40]	; 0x28
   1fec4:	ldr	r2, [sp, #28]
   1fec8:	add	r3, r3, r2
   1fecc:	str	r3, [r9, #40]	; 0x28
   1fed0:	ldr	r2, [sp, #24]
   1fed4:	mov	r1, r9
   1fed8:	mov	r0, r8
   1fedc:	bl	18e40 <ftello64@plt+0x7800>
   1fee0:	str	r0, [sp, #28]
   1fee4:	ldrb	r3, [r8, #4]
   1fee8:	cmp	r3, #2
   1feec:	streq	r3, [fp]
   1fef0:	beq	1ff08 <ftello64@plt+0xe8c8>
   1fef4:	mov	r3, #1
   1fef8:	str	r3, [sp, #52]	; 0x34
   1fefc:	b	1fe34 <ftello64@plt+0xe7f4>
   1ff00:	ldr	fp, [sp, #204]	; 0xcc
   1ff04:	str	r0, [fp]
   1ff08:	ldr	r0, [sp, #32]
   1ff0c:	bl	15404 <ftello64@plt+0x3dc4>
   1ff10:	ldr	r0, [sp, #36]	; 0x24
   1ff14:	bl	1b530 <ftello64@plt+0x9ef0>
   1ff18:	ldr	r3, [fp]
   1ff1c:	cmp	r3, #0
   1ff20:	bne	20ea8 <ftello64@plt+0xf868>
   1ff24:	mov	sl, #0
   1ff28:	b	206b8 <ftello64@plt+0xf078>
   1ff2c:	ldr	fp, [sp, #204]	; 0xcc
   1ff30:	mov	r3, #7
   1ff34:	str	r3, [fp]
   1ff38:	b	1ff08 <ftello64@plt+0xe8c8>
   1ff3c:	ldr	r3, [r9, #40]	; 0x28
   1ff40:	ldr	r2, [sp, #28]
   1ff44:	add	r3, r3, r2
   1ff48:	str	r3, [r9, #40]	; 0x28
   1ff4c:	ldr	r2, [sp, #24]
   1ff50:	mov	r1, r9
   1ff54:	add	r0, sp, #88	; 0x58
   1ff58:	bl	18e40 <ftello64@plt+0x7800>
   1ff5c:	mov	r3, r0
   1ff60:	ldrb	r2, [sp, #92]	; 0x5c
   1ff64:	cmp	r2, #2
   1ff68:	beq	1ff90 <ftello64@plt+0xe950>
   1ff6c:	cmp	r2, #21
   1ff70:	bne	1ffa0 <ftello64@plt+0xe960>
   1ff74:	ldr	r3, [r9, #40]	; 0x28
   1ff78:	ldr	r2, [sp, #28]
   1ff7c:	sub	r3, r3, r2
   1ff80:	str	r3, [r9, #40]	; 0x28
   1ff84:	mov	r3, #1
   1ff88:	strb	r3, [r8, #4]
   1ff8c:	b	2030c <ftello64@plt+0xeccc>
   1ff90:	ldr	fp, [sp, #204]	; 0xcc
   1ff94:	mov	r3, #7
   1ff98:	str	r3, [fp]
   1ff9c:	b	1ff08 <ftello64@plt+0xe8c8>
   1ffa0:	add	r2, sp, #128	; 0x80
   1ffa4:	str	r2, [sp, #84]	; 0x54
   1ffa8:	mov	r2, #3
   1ffac:	str	r2, [sp, #80]	; 0x50
   1ffb0:	mov	r2, #1
   1ffb4:	str	r2, [sp, #8]
   1ffb8:	ldr	r2, [sp, #24]
   1ffbc:	str	r2, [sp, #4]
   1ffc0:	ldr	r2, [sp, #20]
   1ffc4:	str	r2, [sp]
   1ffc8:	add	r2, sp, #88	; 0x58
   1ffcc:	mov	r1, r9
   1ffd0:	add	r0, sp, #80	; 0x50
   1ffd4:	bl	18fd4 <ftello64@plt+0x7994>
   1ffd8:	cmp	r0, #0
   1ffdc:	bne	200e8 <ftello64@plt+0xeaa8>
   1ffe0:	ldr	r2, [sp, #24]
   1ffe4:	mov	r1, r9
   1ffe8:	mov	r0, r8
   1ffec:	bl	18e40 <ftello64@plt+0x7800>
   1fff0:	str	r0, [sp, #28]
   1fff4:	ldr	r6, [sp, #72]	; 0x48
   1fff8:	sub	r3, r6, #2
   1fffc:	bics	r3, r3, #2
   20000:	beq	20f28 <ftello64@plt+0xf8e8>
   20004:	ldr	r7, [sp, #80]	; 0x50
   20008:	sub	r3, r7, #2
   2000c:	bics	r3, r3, #2
   20010:	beq	20f34 <ftello64@plt+0xf8f4>
   20014:	cmp	r6, #3
   20018:	moveq	r3, #1
   2001c:	movne	r3, #0
   20020:	str	r3, [sp, #56]	; 0x38
   20024:	beq	200f4 <ftello64@plt+0xeab4>
   20028:	cmp	r7, #3
   2002c:	beq	20124 <ftello64@plt+0xeae4>
   20030:	cmp	r6, #0
   20034:	movne	r5, #0
   20038:	bne	20040 <ftello64@plt+0xea00>
   2003c:	ldrb	r5, [sp, #76]	; 0x4c
   20040:	cmp	r7, #0
   20044:	bne	2014c <ftello64@plt+0xeb0c>
   20048:	ldrb	r7, [sp, #84]	; 0x54
   2004c:	ldr	r3, [sp, #56]	; 0x38
   20050:	cmp	r6, #0
   20054:	moveq	r3, #1
   20058:	cmp	r3, #0
   2005c:	bne	20160 <ftello64@plt+0xeb20>
   20060:	ldr	r5, [sp, #76]	; 0x4c
   20064:	ldr	r3, [sp, #80]	; 0x50
   20068:	cmp	r3, #3
   2006c:	cmpne	r3, #0
   20070:	beq	20180 <ftello64@plt+0xeb40>
   20074:	ldr	r7, [sp, #84]	; 0x54
   20078:	cmn	r5, #1
   2007c:	cmnne	r7, #1
   20080:	beq	20f50 <ftello64@plt+0xf910>
   20084:	ldr	r3, [sp, #60]	; 0x3c
   20088:	cmp	r7, r5
   2008c:	movcs	r3, #0
   20090:	andcc	r3, r3, #1
   20094:	cmp	r3, #0
   20098:	bne	20f5c <ftello64@plt+0xf91c>
   2009c:	ldr	r3, [sp, #20]
   200a0:	ldr	r3, [r3, #92]	; 0x5c
   200a4:	cmp	r3, #1
   200a8:	ble	200dc <ftello64@plt+0xea9c>
   200ac:	ldr	r3, [fp, #32]
   200b0:	ldr	r2, [sp, #48]	; 0x30
   200b4:	cmp	r3, r2
   200b8:	beq	201a0 <ftello64@plt+0xeb60>
   200bc:	ldr	r2, [fp, #32]
   200c0:	ldr	r3, [fp, #4]
   200c4:	str	r5, [r3, r2, lsl #2]
   200c8:	ldr	r2, [fp, #8]
   200cc:	ldr	r3, [fp, #32]
   200d0:	add	r1, r3, #1
   200d4:	str	r1, [fp, #32]
   200d8:	str	r7, [r2, r3, lsl #2]
   200dc:	mov	r3, #0
   200e0:	mov	ip, #1
   200e4:	b	20218 <ftello64@plt+0xebd8>
   200e8:	ldr	fp, [sp, #204]	; 0xcc
   200ec:	str	r0, [fp]
   200f0:	b	1ff08 <ftello64@plt+0xe8c8>
   200f4:	ldr	r0, [sp, #76]	; 0x4c
   200f8:	bl	114cc <strlen@plt>
   200fc:	cmp	r0, #1
   20100:	bhi	20118 <ftello64@plt+0xead8>
   20104:	cmp	r7, #3
   20108:	beq	20f84 <ftello64@plt+0xf944>
   2010c:	ldr	r3, [sp, #76]	; 0x4c
   20110:	ldrb	r5, [r3]
   20114:	b	20040 <ftello64@plt+0xea00>
   20118:	ldr	fp, [sp, #204]	; 0xcc
   2011c:	mov	r3, #3
   20120:	b	20f3c <ftello64@plt+0xf8fc>
   20124:	ldr	r0, [sp, #84]	; 0x54
   20128:	bl	114cc <strlen@plt>
   2012c:	cmp	r0, #1
   20130:	bhi	20f44 <ftello64@plt+0xf904>
   20134:	cmp	r6, #0
   20138:	beq	2003c <ftello64@plt+0xe9fc>
   2013c:	cmp	r6, #3
   20140:	beq	2010c <ftello64@plt+0xeacc>
   20144:	mov	r5, #0
   20148:	b	20040 <ftello64@plt+0xea00>
   2014c:	cmp	r7, #3
   20150:	ldreq	r3, [sp, #84]	; 0x54
   20154:	ldrbeq	r7, [r3]
   20158:	movne	r7, #0
   2015c:	b	2004c <ftello64@plt+0xea0c>
   20160:	ldr	r3, [sp, #20]
   20164:	ldr	r3, [r3, #92]	; 0x5c
   20168:	cmp	r3, #1
   2016c:	ble	20f70 <ftello64@plt+0xf930>
   20170:	mov	r0, r5
   20174:	bl	1152c <btowc@plt>
   20178:	mov	r5, r0
   2017c:	b	20064 <ftello64@plt+0xea24>
   20180:	ldr	r3, [sp, #20]
   20184:	ldr	r3, [r3, #92]	; 0x5c
   20188:	cmp	r3, #1
   2018c:	ble	20078 <ftello64@plt+0xea38>
   20190:	mov	r0, r7
   20194:	bl	1152c <btowc@plt>
   20198:	mov	r7, r0
   2019c:	b	20078 <ftello64@plt+0xea38>
   201a0:	lsl	r3, r2, #1
   201a4:	add	r3, r3, #1
   201a8:	str	r3, [sp, #48]	; 0x30
   201ac:	lsl	r6, r3, #2
   201b0:	mov	r1, r6
   201b4:	ldr	r0, [fp, #4]
   201b8:	bl	27d2c <ftello64@plt+0x166ec>
   201bc:	str	r0, [sp, #56]	; 0x38
   201c0:	mov	r1, r6
   201c4:	ldr	r0, [fp, #8]
   201c8:	bl	27d2c <ftello64@plt+0x166ec>
   201cc:	mov	r6, r0
   201d0:	ldr	r3, [sp, #56]	; 0x38
   201d4:	cmp	r0, #0
   201d8:	cmpne	r3, #0
   201dc:	beq	201f0 <ftello64@plt+0xebb0>
   201e0:	ldr	r3, [sp, #56]	; 0x38
   201e4:	str	r3, [fp, #4]
   201e8:	str	r0, [fp, #8]
   201ec:	b	200bc <ftello64@plt+0xea7c>
   201f0:	ldr	fp, [sp, #204]	; 0xcc
   201f4:	mov	r0, r3
   201f8:	bl	15404 <ftello64@plt+0x3dc4>
   201fc:	mov	r0, r6
   20200:	bl	15404 <ftello64@plt+0x3dc4>
   20204:	mov	r3, #12
   20208:	b	20f3c <ftello64@plt+0xf8fc>
   2020c:	add	r3, r3, #1
   20210:	cmp	r3, #256	; 0x100
   20214:	beq	20f18 <ftello64@plt+0xf8d8>
   20218:	cmp	r3, r5
   2021c:	movcc	r2, #0
   20220:	movcs	r2, #1
   20224:	cmp	r3, r7
   20228:	movhi	r2, #0
   2022c:	cmp	r2, #0
   20230:	beq	2020c <ftello64@plt+0xebcc>
   20234:	add	r2, r3, #31
   20238:	cmp	r3, #0
   2023c:	movge	r2, r3
   20240:	asr	r2, r2, #5
   20244:	rsbs	r1, r3, #0
   20248:	and	r0, r3, #31
   2024c:	and	r1, r1, #31
   20250:	rsbpl	r0, r1, #0
   20254:	ldr	r1, [r4, r2, lsl #2]
   20258:	orr	r1, r1, ip, lsl r0
   2025c:	str	r1, [r4, r2, lsl #2]
   20260:	b	2020c <ftello64@plt+0xebcc>
   20264:	ldrb	r3, [sp, #76]	; 0x4c
   20268:	asr	r1, r3, #5
   2026c:	and	r3, r3, #31
   20270:	ldr	r2, [r4, r1, lsl #2]
   20274:	mov	r0, #1
   20278:	orr	r3, r2, r0, lsl r3
   2027c:	str	r3, [r4, r1, lsl #2]
   20280:	ldrb	r3, [r8, #4]
   20284:	cmp	r3, #2
   20288:	beq	20438 <ftello64@plt+0xedf8>
   2028c:	cmp	r3, #21
   20290:	beq	20448 <ftello64@plt+0xee08>
   20294:	ldr	r2, [sp, #40]	; 0x28
   20298:	str	sl, [sp, #76]	; 0x4c
   2029c:	mov	r3, #3
   202a0:	str	r3, [sp, #72]	; 0x48
   202a4:	str	r2, [sp, #8]
   202a8:	ldr	r3, [sp, #24]
   202ac:	str	r3, [sp, #4]
   202b0:	ldr	r3, [sp, #20]
   202b4:	str	r3, [sp]
   202b8:	ldr	r3, [sp, #28]
   202bc:	mov	r2, r8
   202c0:	mov	r1, r9
   202c4:	add	r0, sp, #72	; 0x48
   202c8:	bl	18fd4 <ftello64@plt+0x7994>
   202cc:	cmp	r0, #0
   202d0:	bne	1ff00 <ftello64@plt+0xe8c0>
   202d4:	ldr	r2, [sp, #24]
   202d8:	mov	r1, r9
   202dc:	mov	r0, r8
   202e0:	bl	18e40 <ftello64@plt+0x7800>
   202e4:	str	r0, [sp, #28]
   202e8:	ldr	r3, [sp, #72]	; 0x48
   202ec:	sub	r3, r3, #2
   202f0:	bics	r3, r3, #2
   202f4:	beq	2030c <ftello64@plt+0xeccc>
   202f8:	ldrb	r3, [r8, #4]
   202fc:	cmp	r3, #2
   20300:	beq	1ff2c <ftello64@plt+0xe8ec>
   20304:	cmp	r3, #22
   20308:	beq	1ff3c <ftello64@plt+0xe8fc>
   2030c:	ldr	r3, [sp, #72]	; 0x48
   20310:	cmp	r3, #4
   20314:	ldrls	pc, [pc, r3, lsl #2]
   20318:	b	203fc <ftello64@plt+0xedbc>
   2031c:	andeq	r0, r2, r4, ror #4
   20320:	andeq	r0, r2, r0, lsr r3
   20324:	andeq	r0, r2, r4, lsl #7
   20328:	andeq	r0, r2, r0, asr #7
   2032c:	strdeq	r0, [r2], -ip
   20330:	ldr	r3, [fp, #20]
   20334:	ldr	r2, [sp, #44]	; 0x2c
   20338:	cmp	r3, r2
   2033c:	beq	2035c <ftello64@plt+0xed1c>
   20340:	ldr	r2, [fp]
   20344:	ldr	r3, [fp, #20]
   20348:	add	r1, r3, #1
   2034c:	str	r1, [fp, #20]
   20350:	ldr	r1, [sp, #76]	; 0x4c
   20354:	str	r1, [r2, r3, lsl #2]
   20358:	b	20280 <ftello64@plt+0xec40>
   2035c:	lsl	r3, r2, #1
   20360:	add	r3, r3, #1
   20364:	str	r3, [sp, #44]	; 0x2c
   20368:	lsl	r1, r3, #2
   2036c:	ldr	r0, [fp]
   20370:	bl	27d2c <ftello64@plt+0x166ec>
   20374:	cmp	r0, #0
   20378:	beq	205c0 <ftello64@plt+0xef80>
   2037c:	str	r0, [fp]
   20380:	b	20340 <ftello64@plt+0xed00>
   20384:	ldr	r5, [sp, #76]	; 0x4c
   20388:	mov	r0, r5
   2038c:	bl	114cc <strlen@plt>
   20390:	cmp	r0, #1
   20394:	bne	20ef8 <ftello64@plt+0xf8b8>
   20398:	ldrb	r3, [r5]
   2039c:	asr	r1, r3, #5
   203a0:	and	r3, r3, #31
   203a4:	ldr	r2, [r4, r1, lsl #2]
   203a8:	orr	r3, r2, r0, lsl r3
   203ac:	str	r3, [r4, r1, lsl #2]
   203b0:	mov	r3, #0
   203b4:	ldr	r2, [sp, #204]	; 0xcc
   203b8:	str	r3, [r2]
   203bc:	b	20280 <ftello64@plt+0xec40>
   203c0:	ldr	r5, [sp, #76]	; 0x4c
   203c4:	mov	r0, r5
   203c8:	bl	114cc <strlen@plt>
   203cc:	cmp	r0, #1
   203d0:	bne	20f08 <ftello64@plt+0xf8c8>
   203d4:	ldrb	r3, [r5]
   203d8:	asr	r1, r3, #5
   203dc:	and	r3, r3, #31
   203e0:	ldr	r2, [r4, r1, lsl #2]
   203e4:	orr	r3, r2, r0, lsl r3
   203e8:	str	r3, [r4, r1, lsl #2]
   203ec:	mov	r3, #0
   203f0:	ldr	r2, [sp, #204]	; 0xcc
   203f4:	str	r3, [r2]
   203f8:	b	20280 <ftello64@plt+0xec40>
   203fc:	ldr	r3, [sp, #24]
   20400:	str	r3, [sp, #4]
   20404:	ldr	r3, [sp, #76]	; 0x4c
   20408:	str	r3, [sp]
   2040c:	add	r3, sp, #68	; 0x44
   20410:	mov	r2, fp
   20414:	mov	r1, r4
   20418:	ldr	r0, [r9, #64]	; 0x40
   2041c:	bl	1d2c8 <ftello64@plt+0xbc88>
   20420:	ldr	r3, [sp, #204]	; 0xcc
   20424:	str	r0, [r3]
   20428:	cmp	r0, #0
   2042c:	beq	20280 <ftello64@plt+0xec40>
   20430:	ldr	fp, [sp, #204]	; 0xcc
   20434:	b	1ff08 <ftello64@plt+0xe8c8>
   20438:	ldr	fp, [sp, #204]	; 0xcc
   2043c:	mov	r3, #7
   20440:	str	r3, [fp]
   20444:	b	1ff08 <ftello64@plt+0xe8c8>
   20448:	ldr	fp, [sp, #204]	; 0xcc
   2044c:	ldr	r3, [r9, #40]	; 0x28
   20450:	ldr	r2, [sp, #28]
   20454:	add	r3, r3, r2
   20458:	str	r3, [r9, #40]	; 0x28
   2045c:	ldr	r3, [sp, #52]	; 0x34
   20460:	cmp	r3, #0
   20464:	beq	20488 <ftello64@plt+0xee48>
   20468:	ldr	r2, [sp, #32]
   2046c:	sub	r3, r2, #4
   20470:	add	r1, r2, #28
   20474:	ldr	r2, [r3, #4]!
   20478:	mvn	r2, r2
   2047c:	str	r2, [r3]
   20480:	cmp	r3, r1
   20484:	bne	20474 <ftello64@plt+0xee34>
   20488:	ldr	r3, [sp, #20]
   2048c:	ldr	r0, [r3, #92]	; 0x5c
   20490:	cmp	r0, #1
   20494:	ble	204c4 <ftello64@plt+0xee84>
   20498:	ldr	r1, [sp, #32]
   2049c:	sub	r2, r1, #4
   204a0:	ldr	r3, [r3, #60]	; 0x3c
   204a4:	sub	r3, r3, #4
   204a8:	add	ip, r1, #28
   204ac:	ldr	r1, [r2, #4]!
   204b0:	ldr	lr, [r3, #4]!
   204b4:	and	r1, r1, lr
   204b8:	str	r1, [r2]
   204bc:	cmp	ip, r2
   204c0:	bne	204ac <ftello64@plt+0xee6c>
   204c4:	ldr	r2, [sp, #36]	; 0x24
   204c8:	ldr	r3, [r2, #20]
   204cc:	cmp	r3, #0
   204d0:	bne	20518 <ftello64@plt+0xeed8>
   204d4:	ldr	r3, [r2, #24]
   204d8:	cmp	r3, #0
   204dc:	bne	20518 <ftello64@plt+0xeed8>
   204e0:	ldr	r3, [r2, #28]
   204e4:	cmp	r3, #0
   204e8:	bne	20518 <ftello64@plt+0xeed8>
   204ec:	ldr	r3, [r2, #32]
   204f0:	cmp	r3, #0
   204f4:	bne	20518 <ftello64@plt+0xeed8>
   204f8:	cmp	r0, #1
   204fc:	ble	20588 <ftello64@plt+0xef48>
   20500:	ldr	r3, [r2, #36]	; 0x24
   20504:	cmp	r3, #0
   20508:	bne	20518 <ftello64@plt+0xeed8>
   2050c:	ldrb	r3, [r2, #16]
   20510:	tst	r3, #1
   20514:	beq	20588 <ftello64@plt+0xef48>
   20518:	ldr	r0, [sp, #20]
   2051c:	ldrb	r3, [r0, #88]	; 0x58
   20520:	orr	r3, r3, #2
   20524:	strb	r3, [r0, #88]	; 0x58
   20528:	mov	r3, #6
   2052c:	strb	r3, [sp, #132]	; 0x84
   20530:	ldr	r3, [sp, #36]	; 0x24
   20534:	str	r3, [sp, #128]	; 0x80
   20538:	add	r3, sp, #128	; 0x80
   2053c:	mov	r2, #0
   20540:	mov	r1, r2
   20544:	bl	19834 <ftello64@plt+0x81f4>
   20548:	subs	sl, r0, #0
   2054c:	beq	205c4 <ftello64@plt+0xef84>
   20550:	ldr	r2, [sp, #32]
   20554:	ldr	r3, [r2]
   20558:	cmp	r3, #0
   2055c:	bne	20eb0 <ftello64@plt+0xf870>
   20560:	mov	r3, r2
   20564:	add	r2, r2, #28
   20568:	ldr	r1, [r3, #4]!
   2056c:	cmp	r1, #0
   20570:	bne	20eb0 <ftello64@plt+0xf870>
   20574:	cmp	r3, r2
   20578:	bne	20568 <ftello64@plt+0xef28>
   2057c:	ldr	r0, [sp, #32]
   20580:	bl	15404 <ftello64@plt+0x3dc4>
   20584:	b	206b8 <ftello64@plt+0xf078>
   20588:	ldr	r0, [sp, #36]	; 0x24
   2058c:	bl	1b530 <ftello64@plt+0x9ef0>
   20590:	mov	r3, #3
   20594:	strb	r3, [sp, #132]	; 0x84
   20598:	ldr	r3, [sp, #32]
   2059c:	str	r3, [sp, #128]	; 0x80
   205a0:	add	r3, sp, #128	; 0x80
   205a4:	mov	r2, #0
   205a8:	mov	r1, r2
   205ac:	ldr	r0, [sp, #20]
   205b0:	bl	19834 <ftello64@plt+0x81f4>
   205b4:	subs	sl, r0, #0
   205b8:	bne	206b8 <ftello64@plt+0xf078>
   205bc:	b	205c4 <ftello64@plt+0xef84>
   205c0:	ldr	fp, [sp, #204]	; 0xcc
   205c4:	mov	r3, #12
   205c8:	str	r3, [fp]
   205cc:	b	1ff08 <ftello64@plt+0xe8c8>
   205d0:	ldr	r2, [r8]
   205d4:	mov	r3, #1
   205d8:	lsl	r3, r3, r2
   205dc:	ldr	r2, [sp, #20]
   205e0:	ldr	r2, [r2, #84]	; 0x54
   205e4:	tst	r3, r2
   205e8:	moveq	r3, #6
   205ec:	streq	r3, [fp]
   205f0:	moveq	sl, #0
   205f4:	beq	20cc4 <ftello64@plt+0xf684>
   205f8:	ldr	r0, [sp, #20]
   205fc:	ldr	r2, [r0, #80]	; 0x50
   20600:	orr	r3, r2, r3
   20604:	str	r3, [r0, #80]	; 0x50
   20608:	mov	r3, r8
   2060c:	mov	r2, #0
   20610:	mov	r1, r2
   20614:	bl	19834 <ftello64@plt+0x81f4>
   20618:	subs	sl, r0, #0
   2061c:	moveq	r3, #12
   20620:	streq	r3, [fp]
   20624:	beq	20cc4 <ftello64@plt+0xf684>
   20628:	ldr	r2, [sp, #20]
   2062c:	ldr	r3, [r2, #76]	; 0x4c
   20630:	add	r3, r3, #1
   20634:	str	r3, [r2, #76]	; 0x4c
   20638:	ldrb	r3, [r2, #88]	; 0x58
   2063c:	orr	r3, r3, #2
   20640:	strb	r3, [r2, #88]	; 0x58
   20644:	b	206b8 <ftello64@plt+0xf078>
   20648:	ldr	r3, [sp, #24]
   2064c:	tst	r3, #16777216	; 0x1000000
   20650:	movne	r3, #13
   20654:	strne	r3, [fp]
   20658:	movne	sl, #0
   2065c:	bne	20cc4 <ftello64@plt+0xf684>
   20660:	ldr	r3, [sp, #24]
   20664:	tst	r3, #32
   20668:	movne	r3, #13
   2066c:	strne	r3, [fp]
   20670:	movne	sl, #0
   20674:	bne	20cc4 <ftello64@plt+0xf684>
   20678:	ldr	r3, [sp, #24]
   2067c:	tst	r3, #16
   20680:	bne	206e4 <ftello64@plt+0xf0a4>
   20684:	cmp	r2, #9
   20688:	beq	20720 <ftello64@plt+0xf0e0>
   2068c:	mov	r3, #1
   20690:	strb	r3, [r8, #4]
   20694:	mov	r3, r8
   20698:	mov	r2, #0
   2069c:	mov	r1, r2
   206a0:	ldr	r0, [sp, #20]
   206a4:	bl	19834 <ftello64@plt+0x81f4>
   206a8:	subs	sl, r0, #0
   206ac:	moveq	r3, #12
   206b0:	streq	r3, [fp]
   206b4:	beq	20cc4 <ftello64@plt+0xf684>
   206b8:	ldr	r2, [sp, #24]
   206bc:	mov	r1, r9
   206c0:	mov	r0, r8
   206c4:	bl	1b438 <ftello64@plt+0x9df8>
   206c8:	movw	r3, #37504	; 0x9280
   206cc:	movt	r3, #1
   206d0:	str	r3, [sp, #32]
   206d4:	movw	r3, #46524	; 0xb5bc
   206d8:	movt	r3, #1
   206dc:	str	r3, [sp, #36]	; 0x24
   206e0:	b	20d5c <ftello64@plt+0xf71c>
   206e4:	mov	r5, r3
   206e8:	mov	r2, r3
   206ec:	mov	r1, r9
   206f0:	mov	r0, r8
   206f4:	bl	1b438 <ftello64@plt+0x9df8>
   206f8:	str	fp, [sp, #4]
   206fc:	ldr	r3, [sp, #200]	; 0xc8
   20700:	str	r3, [sp]
   20704:	mov	r3, r5
   20708:	mov	r2, r8
   2070c:	mov	r1, r4
   20710:	mov	r0, r9
   20714:	bl	1fb3c <ftello64@plt+0xe4fc>
   20718:	mov	sl, r0
   2071c:	b	20cc4 <ftello64@plt+0xf684>
   20720:	ldr	r3, [sp, #24]
   20724:	tst	r3, #131072	; 0x20000
   20728:	moveq	r3, #16
   2072c:	streq	r3, [fp]
   20730:	moveq	sl, #0
   20734:	bne	2068c <ftello64@plt+0xf04c>
   20738:	b	20cc4 <ftello64@plt+0xf684>
   2073c:	ldr	r3, [r8]
   20740:	movw	r2, #783	; 0x30f
   20744:	tst	r2, r3
   20748:	beq	2075c <ftello64@plt+0xf11c>
   2074c:	ldr	r3, [sp, #20]
   20750:	ldrb	r3, [r3, #88]	; 0x58
   20754:	tst	r3, #16
   20758:	beq	20810 <ftello64@plt+0xf1d0>
   2075c:	ldr	r3, [r8]
   20760:	sub	r2, r3, #256	; 0x100
   20764:	bics	r2, r2, #256	; 0x100
   20768:	bne	20920 <ftello64@plt+0xf2e0>
   2076c:	cmp	r3, #256	; 0x100
   20770:	beq	208f4 <ftello64@plt+0xf2b4>
   20774:	mov	r3, #5
   20778:	str	r3, [r8]
   2077c:	mov	r3, r8
   20780:	mov	r2, #0
   20784:	mov	r1, r2
   20788:	ldr	r0, [sp, #20]
   2078c:	bl	19834 <ftello64@plt+0x81f4>
   20790:	mov	r5, r0
   20794:	mov	r3, #10
   20798:	str	r3, [r8]
   2079c:	mov	r3, r8
   207a0:	mov	r2, #0
   207a4:	mov	r1, r2
   207a8:	ldr	r6, [sp, #20]
   207ac:	mov	r0, r6
   207b0:	bl	19834 <ftello64@plt+0x81f4>
   207b4:	mov	r4, r0
   207b8:	mov	r3, #10
   207bc:	mov	r2, r0
   207c0:	mov	r1, r5
   207c4:	mov	r0, r6
   207c8:	bl	199d0 <ftello64@plt+0x8390>
   207cc:	clz	r3, r4
   207d0:	lsr	r3, r3, #5
   207d4:	cmp	r5, #0
   207d8:	moveq	r3, #1
   207dc:	mov	sl, r0
   207e0:	cmp	r0, #0
   207e4:	moveq	r3, #1
   207e8:	cmp	r3, #0
   207ec:	movne	r3, #12
   207f0:	strne	r3, [fp]
   207f4:	movne	sl, #0
   207f8:	bne	20cc4 <ftello64@plt+0xf684>
   207fc:	ldr	r2, [sp, #24]
   20800:	mov	r1, r9
   20804:	mov	r0, r8
   20808:	bl	1b438 <ftello64@plt+0x9df8>
   2080c:	b	20cc4 <ftello64@plt+0xf684>
   20810:	ldr	r2, [sp, #20]
   20814:	orr	r3, r3, #16
   20818:	strb	r3, [r2, #88]	; 0x58
   2081c:	tst	r3, #8
   20820:	bne	20874 <ftello64@plt+0xf234>
   20824:	mov	r3, #0
   20828:	str	r3, [r2, #96]	; 0x60
   2082c:	movt	r3, #1023	; 0x3ff
   20830:	str	r3, [r2, #100]	; 0x64
   20834:	mvn	r3, #2013265921	; 0x78000001
   20838:	str	r3, [r2, #104]	; 0x68
   2083c:	mvn	r3, #-134217727	; 0xf8000001
   20840:	str	r3, [r2, #108]	; 0x6c
   20844:	ldrb	r3, [r2, #88]	; 0x58
   20848:	tst	r3, #4
   2084c:	moveq	r5, #128	; 0x80
   20850:	moveq	r3, #4
   20854:	beq	2087c <ftello64@plt+0xf23c>
   20858:	ldr	r1, [sp, #20]
   2085c:	mov	r2, #0
   20860:	str	r2, [r1, #112]	; 0x70
   20864:	str	r2, [r1, #116]	; 0x74
   20868:	str	r2, [r1, #120]	; 0x78
   2086c:	str	r2, [r1, #124]	; 0x7c
   20870:	b	2075c <ftello64@plt+0xf11c>
   20874:	mov	r5, #0
   20878:	mov	r3, r5
   2087c:	add	r3, r3, #24
   20880:	ldr	r2, [sp, #20]
   20884:	add	r4, r2, r3, lsl #2
   20888:	add	r6, r2, #128	; 0x80
   2088c:	bl	114a8 <__ctype_b_loc@plt>
   20890:	mov	ip, #1
   20894:	b	208e8 <ftello64@plt+0xf2a8>
   20898:	ldr	r3, [r4]
   2089c:	orr	r3, r3, ip, lsl r1
   208a0:	str	r3, [r4]
   208a4:	add	r1, r1, #1
   208a8:	add	r2, r2, #1
   208ac:	cmp	r1, #32
   208b0:	beq	208d8 <ftello64@plt+0xf298>
   208b4:	ldr	lr, [r0]
   208b8:	lsl	r3, r2, #1
   208bc:	ldrh	r3, [lr, r3]
   208c0:	ubfx	r3, r3, #3, #1
   208c4:	cmp	r2, #95	; 0x5f
   208c8:	orreq	r3, r3, #1
   208cc:	cmp	r3, #0
   208d0:	bne	20898 <ftello64@plt+0xf258>
   208d4:	b	208a4 <ftello64@plt+0xf264>
   208d8:	add	r5, r5, #32
   208dc:	add	r4, r4, #4
   208e0:	cmp	r6, r4
   208e4:	beq	2075c <ftello64@plt+0xf11c>
   208e8:	mov	r2, r5
   208ec:	mov	r1, #0
   208f0:	b	208b4 <ftello64@plt+0xf274>
   208f4:	mov	r3, #6
   208f8:	str	r3, [r8]
   208fc:	mov	r3, r8
   20900:	mov	r2, #0
   20904:	mov	r1, r2
   20908:	ldr	r0, [sp, #20]
   2090c:	bl	19834 <ftello64@plt+0x81f4>
   20910:	mov	r5, r0
   20914:	mov	r3, #9
   20918:	str	r3, [r8]
   2091c:	b	2079c <ftello64@plt+0xf15c>
   20920:	mov	r3, r8
   20924:	mov	r2, #0
   20928:	mov	r1, r2
   2092c:	ldr	r0, [sp, #20]
   20930:	bl	19834 <ftello64@plt+0x81f4>
   20934:	subs	sl, r0, #0
   20938:	moveq	r3, #12
   2093c:	streq	r3, [fp]
   20940:	bne	207fc <ftello64@plt+0xf1bc>
   20944:	b	20cc4 <ftello64@plt+0xf684>
   20948:	mov	r3, r8
   2094c:	mov	r2, #0
   20950:	mov	r1, r2
   20954:	ldr	r0, [sp, #20]
   20958:	bl	19834 <ftello64@plt+0x81f4>
   2095c:	subs	sl, r0, #0
   20960:	moveq	r3, #12
   20964:	streq	r3, [fp]
   20968:	beq	20cc4 <ftello64@plt+0xf684>
   2096c:	ldr	r2, [sp, #20]
   20970:	ldr	r3, [r2, #92]	; 0x5c
   20974:	cmp	r3, #1
   20978:	ble	206b8 <ftello64@plt+0xf078>
   2097c:	ldrb	r3, [r2, #88]	; 0x58
   20980:	orr	r3, r3, #2
   20984:	strb	r3, [r2, #88]	; 0x58
   20988:	b	206b8 <ftello64@plt+0xf078>
   2098c:	str	fp, [sp, #4]
   20990:	cmp	r2, #33	; 0x21
   20994:	movne	r2, #0
   20998:	moveq	r2, #1
   2099c:	str	r2, [sp]
   209a0:	movw	r3, #46892	; 0xb72c
   209a4:	movt	r3, #2
   209a8:	movw	r2, #46820	; 0xb6e4
   209ac:	movt	r2, #2
   209b0:	ldr	r1, [r0, #64]	; 0x40
   209b4:	ldr	r0, [sp, #20]
   209b8:	bl	1dd44 <ftello64@plt+0xc704>
   209bc:	ldr	r3, [fp]
   209c0:	mov	sl, r0
   209c4:	clz	r0, r0
   209c8:	lsr	r0, r0, #5
   209cc:	cmp	r3, #0
   209d0:	moveq	r0, #0
   209d4:	cmp	r0, #0
   209d8:	beq	206b8 <ftello64@plt+0xf078>
   209dc:	mov	sl, #0
   209e0:	b	20cc4 <ftello64@plt+0xf684>
   209e4:	str	fp, [sp, #4]
   209e8:	cmp	r2, #35	; 0x23
   209ec:	movne	r2, #0
   209f0:	moveq	r2, #1
   209f4:	str	r2, [sp]
   209f8:	movw	r3, #43636	; 0xaa74
   209fc:	movt	r3, #2
   20a00:	movw	r2, #46836	; 0xb6f4
   20a04:	movt	r2, #2
   20a08:	ldr	r1, [r0, #64]	; 0x40
   20a0c:	ldr	r0, [sp, #20]
   20a10:	bl	1dd44 <ftello64@plt+0xc704>
   20a14:	ldr	r3, [fp]
   20a18:	mov	sl, r0
   20a1c:	clz	r0, r0
   20a20:	lsr	r0, r0, #5
   20a24:	cmp	r3, #0
   20a28:	moveq	r0, #0
   20a2c:	cmp	r0, #0
   20a30:	beq	206b8 <ftello64@plt+0xf078>
   20a34:	mov	sl, #0
   20a38:	b	20cc4 <ftello64@plt+0xf684>
   20a3c:	mov	r3, #5
   20a40:	str	r3, [fp]
   20a44:	mov	sl, #0
   20a48:	b	20cc4 <ftello64@plt+0xf684>
   20a4c:	ldr	r2, [sp, #24]
   20a50:	mov	r1, r8
   20a54:	mov	r0, r9
   20a58:	bl	1b460 <ftello64@plt+0x9e20>
   20a5c:	mov	r4, r0
   20a60:	cmn	r0, #1
   20a64:	beq	20aac <ftello64@plt+0xf46c>
   20a68:	cmn	r0, #2
   20a6c:	beq	20a84 <ftello64@plt+0xf444>
   20a70:	ldrb	r3, [r8, #4]
   20a74:	cmp	r3, #24
   20a78:	beq	20bb4 <ftello64@plt+0xf574>
   20a7c:	cmp	r3, #1
   20a80:	beq	20ac8 <ftello64@plt+0xf488>
   20a84:	ldr	r3, [sp, #24]
   20a88:	tst	r3, #2097152	; 0x200000
   20a8c:	bne	20ae0 <ftello64@plt+0xf4a0>
   20a90:	ldrb	r3, [r8, #4]
   20a94:	cmp	r3, #2
   20a98:	bne	20ba4 <ftello64@plt+0xf564>
   20a9c:	mov	r3, #9
   20aa0:	str	r3, [fp]
   20aa4:	mov	r6, #0
   20aa8:	b	20c60 <ftello64@plt+0xf620>
   20aac:	ldrb	r3, [r8, #4]
   20ab0:	cmp	r3, #1
   20ab4:	bne	20afc <ftello64@plt+0xf4bc>
   20ab8:	ldrb	r3, [r8]
   20abc:	cmp	r3, #44	; 0x2c
   20ac0:	moveq	r4, #0
   20ac4:	bne	20afc <ftello64@plt+0xf4bc>
   20ac8:	ldrb	r3, [r8]
   20acc:	cmp	r3, #44	; 0x2c
   20ad0:	beq	20b0c <ftello64@plt+0xf4cc>
   20ad4:	ldr	r3, [sp, #24]
   20ad8:	tst	r3, #2097152	; 0x200000
   20adc:	beq	20ba4 <ftello64@plt+0xf564>
   20ae0:	str	r6, [r9, #40]	; 0x28
   20ae4:	ldrd	r2, [sp, #128]	; 0x80
   20ae8:	strd	r2, [r8]
   20aec:	mov	r3, #1
   20af0:	strb	r3, [r8, #4]
   20af4:	mov	r6, sl
   20af8:	b	20c60 <ftello64@plt+0xf620>
   20afc:	mov	r3, #10
   20b00:	str	r3, [fp]
   20b04:	mov	r6, #0
   20b08:	b	20c60 <ftello64@plt+0xf620>
   20b0c:	ldr	r2, [sp, #24]
   20b10:	mov	r1, r8
   20b14:	mov	r0, r9
   20b18:	bl	1b460 <ftello64@plt+0x9e20>
   20b1c:	mov	r7, r0
   20b20:	cmn	r4, #2
   20b24:	cmnne	r0, #2
   20b28:	beq	20a84 <ftello64@plt+0xf444>
   20b2c:	cmn	r0, #1
   20b30:	cmpne	r4, r0
   20b34:	bgt	20bbc <ftello64@plt+0xf57c>
   20b38:	ldrb	r3, [r8, #4]
   20b3c:	cmp	r3, #24
   20b40:	bne	20bbc <ftello64@plt+0xf57c>
   20b44:	cmn	r7, #1
   20b48:	beq	20bcc <ftello64@plt+0xf58c>
   20b4c:	cmp	r7, #32768	; 0x8000
   20b50:	movlt	r3, #0
   20b54:	movge	r3, #1
   20b58:	cmp	r3, #0
   20b5c:	movne	r3, #15
   20b60:	strne	r3, [fp]
   20b64:	movne	r6, #0
   20b68:	bne	20c60 <ftello64@plt+0xf620>
   20b6c:	ldr	r2, [sp, #24]
   20b70:	mov	r1, r9
   20b74:	mov	r0, r8
   20b78:	bl	1b438 <ftello64@plt+0x9df8>
   20b7c:	cmp	sl, #0
   20b80:	beq	20d1c <ftello64@plt+0xf6dc>
   20b84:	orrs	r3, r4, r7
   20b88:	bne	20bdc <ftello64@plt+0xf59c>
   20b8c:	mov	r2, #0
   20b90:	ldr	r1, [sp, #36]	; 0x24
   20b94:	mov	r0, sl
   20b98:	bl	18c28 <ftello64@plt+0x75e8>
   20b9c:	mov	r6, #0
   20ba0:	b	20c60 <ftello64@plt+0xf620>
   20ba4:	mov	r3, #10
   20ba8:	str	r3, [fp]
   20bac:	mov	r6, #0
   20bb0:	b	20c60 <ftello64@plt+0xf620>
   20bb4:	mov	r7, r0
   20bb8:	b	20b38 <ftello64@plt+0xf4f8>
   20bbc:	mov	r3, #10
   20bc0:	str	r3, [fp]
   20bc4:	mov	r6, #0
   20bc8:	b	20c60 <ftello64@plt+0xf620>
   20bcc:	cmp	r4, #32768	; 0x8000
   20bd0:	movlt	r3, #0
   20bd4:	movge	r3, #1
   20bd8:	b	20b58 <ftello64@plt+0xf518>
   20bdc:	cmp	r4, #0
   20be0:	ble	20cf8 <ftello64@plt+0xf6b8>
   20be4:	cmp	r4, #1
   20be8:	ble	20ce4 <ftello64@plt+0xf6a4>
   20bec:	str	sl, [sp, #28]
   20bf0:	mov	r5, sl
   20bf4:	mov	r6, #2
   20bf8:	ldr	r1, [sp, #20]
   20bfc:	mov	r0, r5
   20c00:	bl	19904 <ftello64@plt+0x82c4>
   20c04:	mov	r5, r0
   20c08:	mov	r3, #16
   20c0c:	mov	r2, r0
   20c10:	ldr	r1, [sp, #28]
   20c14:	ldr	r0, [sp, #20]
   20c18:	bl	199d0 <ftello64@plt+0x8390>
   20c1c:	str	r0, [sp, #28]
   20c20:	cmp	r0, #0
   20c24:	cmpne	r5, #0
   20c28:	beq	20c54 <ftello64@plt+0xf614>
   20c2c:	add	r6, r6, #1
   20c30:	cmp	r4, r6
   20c34:	bge	20bf8 <ftello64@plt+0xf5b8>
   20c38:	cmp	r4, r7
   20c3c:	beq	20f68 <ftello64@plt+0xf928>
   20c40:	ldr	r1, [sp, #20]
   20c44:	mov	r0, r5
   20c48:	bl	19904 <ftello64@plt+0x82c4>
   20c4c:	subs	r5, r0, #0
   20c50:	bne	20de0 <ftello64@plt+0xf7a0>
   20c54:	mov	r3, #12
   20c58:	str	r3, [fp]
   20c5c:	mov	r6, #0
   20c60:	ldr	r2, [fp]
   20c64:	clz	r3, r6
   20c68:	lsr	r3, r3, #5
   20c6c:	cmp	r2, #0
   20c70:	moveq	r3, #0
   20c74:	cmp	r3, #0
   20c78:	bne	20d34 <ftello64@plt+0xf6f4>
   20c7c:	ldr	r3, [sp, #24]
   20c80:	tst	r3, #16777216	; 0x1000000
   20c84:	beq	20d58 <ftello64@plt+0xf718>
   20c88:	ldrb	r3, [r8, #4]
   20c8c:	mov	sl, r6
   20c90:	cmp	r3, #23
   20c94:	cmpne	r3, #11
   20c98:	bne	20d5c <ftello64@plt+0xf71c>
   20c9c:	cmp	r6, #0
   20ca0:	beq	20cb8 <ftello64@plt+0xf678>
   20ca4:	mov	r2, #0
   20ca8:	movw	r1, #46524	; 0xb5bc
   20cac:	movt	r1, #1
   20cb0:	mov	r0, r6
   20cb4:	bl	18c28 <ftello64@plt+0x75e8>
   20cb8:	mov	r3, #13
   20cbc:	str	r3, [fp]
   20cc0:	mov	sl, #0
   20cc4:	mov	r0, sl
   20cc8:	add	sp, sp, #164	; 0xa4
   20ccc:	ldrd	r4, [sp]
   20cd0:	ldrd	r6, [sp, #8]
   20cd4:	ldrd	r8, [sp, #16]
   20cd8:	ldrd	sl, [sp, #24]
   20cdc:	add	sp, sp, #32
   20ce0:	pop	{pc}		; (ldr pc, [sp], #4)
   20ce4:	cmp	r4, r7
   20ce8:	beq	20d24 <ftello64@plt+0xf6e4>
   20cec:	str	sl, [sp, #28]
   20cf0:	mov	r5, sl
   20cf4:	b	20c40 <ftello64@plt+0xf600>
   20cf8:	mov	r5, sl
   20cfc:	mov	r3, #0
   20d00:	str	r3, [sp, #28]
   20d04:	b	20de0 <ftello64@plt+0xf7a0>
   20d08:	ldr	r2, [r5, #20]
   20d0c:	ldr	r1, [sp, #32]
   20d10:	mov	r0, r5
   20d14:	bl	18c28 <ftello64@plt+0x75e8>
   20d18:	b	20dec <ftello64@plt+0xf7ac>
   20d1c:	mov	r6, sl
   20d20:	b	20c60 <ftello64@plt+0xf620>
   20d24:	mov	r6, sl
   20d28:	b	20c60 <ftello64@plt+0xf620>
   20d2c:	mov	r6, sl
   20d30:	b	20c60 <ftello64@plt+0xf620>
   20d34:	cmp	sl, #0
   20d38:	beq	20cc4 <ftello64@plt+0xf684>
   20d3c:	mov	r2, #0
   20d40:	movw	r1, #46524	; 0xb5bc
   20d44:	movt	r1, #1
   20d48:	mov	r0, sl
   20d4c:	bl	18c28 <ftello64@plt+0x75e8>
   20d50:	mov	sl, #0
   20d54:	b	20cc4 <ftello64@plt+0xf684>
   20d58:	mov	sl, r6
   20d5c:	ldrb	r5, [r8, #4]
   20d60:	cmp	r5, #18
   20d64:	movne	r4, #0
   20d68:	moveq	r4, #1
   20d6c:	cmp	r5, #11
   20d70:	cmpne	r5, #23
   20d74:	moveq	r3, #1
   20d78:	movne	r3, #0
   20d7c:	sub	r2, r5, #18
   20d80:	uxtb	r2, r2
   20d84:	cmp	r2, #1
   20d88:	orrls	r3, r3, #1
   20d8c:	cmp	r3, #0
   20d90:	beq	20cc4 <ftello64@plt+0xf684>
   20d94:	ldr	r6, [r9, #40]	; 0x28
   20d98:	ldrd	r2, [r8]
   20d9c:	strd	r2, [sp, #128]	; 0x80
   20da0:	cmp	r5, #23
   20da4:	beq	20a4c <ftello64@plt+0xf40c>
   20da8:	cmp	r5, #19
   20dac:	moveq	r7, #1
   20db0:	mvnne	r7, #0
   20db4:	ldr	r2, [sp, #24]
   20db8:	mov	r1, r9
   20dbc:	mov	r0, r8
   20dc0:	bl	1b438 <ftello64@plt+0x9df8>
   20dc4:	cmp	sl, #0
   20dc8:	beq	20d2c <ftello64@plt+0xf6ec>
   20dcc:	cmp	r5, #18
   20dd0:	beq	20ce4 <ftello64@plt+0xf6a4>
   20dd4:	mov	r5, sl
   20dd8:	mov	r3, #0
   20ddc:	str	r3, [sp, #28]
   20de0:	ldrb	r3, [r5, #24]
   20de4:	cmp	r3, #17
   20de8:	beq	20d08 <ftello64@plt+0xf6c8>
   20dec:	cmn	r7, #1
   20df0:	moveq	r3, #11
   20df4:	movne	r3, #10
   20df8:	mov	r2, #0
   20dfc:	mov	r1, r5
   20e00:	ldr	r0, [sp, #20]
   20e04:	bl	199d0 <ftello64@plt+0x8390>
   20e08:	subs	r6, r0, #0
   20e0c:	beq	20c54 <ftello64@plt+0xf614>
   20e10:	add	r4, r4, #2
   20e14:	cmp	r7, r4
   20e18:	blt	20e78 <ftello64@plt+0xf838>
   20e1c:	ldr	r1, [sp, #20]
   20e20:	mov	r0, r5
   20e24:	bl	19904 <ftello64@plt+0x82c4>
   20e28:	mov	r5, r0
   20e2c:	mov	r3, #16
   20e30:	mov	r2, r0
   20e34:	mov	r1, r6
   20e38:	ldr	r6, [sp, #20]
   20e3c:	mov	r0, r6
   20e40:	bl	199d0 <ftello64@plt+0x8390>
   20e44:	mov	r1, r0
   20e48:	cmp	r0, #0
   20e4c:	cmpne	r5, #0
   20e50:	beq	20c54 <ftello64@plt+0xf614>
   20e54:	mov	r3, #10
   20e58:	mov	r2, #0
   20e5c:	mov	r0, r6
   20e60:	bl	199d0 <ftello64@plt+0x8390>
   20e64:	subs	r6, r0, #0
   20e68:	beq	20c54 <ftello64@plt+0xf614>
   20e6c:	add	r4, r4, #1
   20e70:	cmp	r7, r4
   20e74:	bge	20e1c <ftello64@plt+0xf7dc>
   20e78:	ldr	r3, [sp, #28]
   20e7c:	cmp	r3, #0
   20e80:	beq	20c7c <ftello64@plt+0xf63c>
   20e84:	mov	r3, #16
   20e88:	mov	r2, r6
   20e8c:	ldr	r1, [sp, #28]
   20e90:	ldr	r0, [sp, #20]
   20e94:	bl	199d0 <ftello64@plt+0x8390>
   20e98:	mov	r6, r0
   20e9c:	b	20c60 <ftello64@plt+0xf620>
   20ea0:	mov	sl, #0
   20ea4:	b	20cc4 <ftello64@plt+0xf684>
   20ea8:	mov	sl, #0
   20eac:	b	20cc4 <ftello64@plt+0xf684>
   20eb0:	mov	r3, #3
   20eb4:	strb	r3, [sp, #132]	; 0x84
   20eb8:	ldr	r3, [sp, #32]
   20ebc:	str	r3, [sp, #128]	; 0x80
   20ec0:	add	r3, sp, #128	; 0x80
   20ec4:	mov	r2, #0
   20ec8:	mov	r1, r2
   20ecc:	ldr	r0, [sp, #20]
   20ed0:	bl	19834 <ftello64@plt+0x81f4>
   20ed4:	subs	r1, r0, #0
   20ed8:	beq	205c4 <ftello64@plt+0xef84>
   20edc:	mov	r3, #10
   20ee0:	mov	r2, sl
   20ee4:	ldr	r0, [sp, #20]
   20ee8:	bl	199d0 <ftello64@plt+0x8390>
   20eec:	subs	sl, r0, #0
   20ef0:	bne	206b8 <ftello64@plt+0xf078>
   20ef4:	b	205c4 <ftello64@plt+0xef84>
   20ef8:	ldr	fp, [sp, #204]	; 0xcc
   20efc:	mov	r3, #3
   20f00:	str	r3, [fp]
   20f04:	b	1ff08 <ftello64@plt+0xe8c8>
   20f08:	ldr	fp, [sp, #204]	; 0xcc
   20f0c:	mov	r3, #3
   20f10:	str	r3, [fp]
   20f14:	b	1ff08 <ftello64@plt+0xe8c8>
   20f18:	mov	r3, #0
   20f1c:	ldr	r2, [sp, #204]	; 0xcc
   20f20:	str	r3, [r2]
   20f24:	b	20280 <ftello64@plt+0xec40>
   20f28:	ldr	fp, [sp, #204]	; 0xcc
   20f2c:	mov	r3, #11
   20f30:	b	20f3c <ftello64@plt+0xf8fc>
   20f34:	ldr	fp, [sp, #204]	; 0xcc
   20f38:	mov	r3, #11
   20f3c:	str	r3, [fp]
   20f40:	b	1ff08 <ftello64@plt+0xe8c8>
   20f44:	ldr	fp, [sp, #204]	; 0xcc
   20f48:	mov	r3, #3
   20f4c:	b	20f3c <ftello64@plt+0xf8fc>
   20f50:	ldr	fp, [sp, #204]	; 0xcc
   20f54:	mov	r3, #3
   20f58:	b	20f3c <ftello64@plt+0xf8fc>
   20f5c:	ldr	fp, [sp, #204]	; 0xcc
   20f60:	mov	r3, #11
   20f64:	b	20f3c <ftello64@plt+0xf8fc>
   20f68:	ldr	r6, [sp, #28]
   20f6c:	b	20c7c <ftello64@plt+0xf63c>
   20f70:	ldr	r3, [sp, #80]	; 0x50
   20f74:	cmp	r3, #3
   20f78:	cmpne	r3, #0
   20f7c:	bne	20074 <ftello64@plt+0xea34>
   20f80:	b	20078 <ftello64@plt+0xea38>
   20f84:	ldr	r0, [sp, #84]	; 0x54
   20f88:	bl	114cc <strlen@plt>
   20f8c:	cmp	r0, #1
   20f90:	bls	2010c <ftello64@plt+0xeacc>
   20f94:	ldr	fp, [sp, #204]	; 0xcc
   20f98:	mov	r3, #3
   20f9c:	b	20f3c <ftello64@plt+0xf8fc>
   20fa0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   20fa4:	strd	r6, [sp, #8]
   20fa8:	strd	r8, [sp, #16]
   20fac:	strd	sl, [sp, #24]
   20fb0:	str	lr, [sp, #32]
   20fb4:	sub	sp, sp, #20
   20fb8:	mov	fp, r0
   20fbc:	mov	r9, r1
   20fc0:	mov	r8, r2
   20fc4:	mov	sl, r3
   20fc8:	ldr	r7, [sp, #56]	; 0x38
   20fcc:	ldr	r6, [sp, #60]	; 0x3c
   20fd0:	ldr	ip, [r1]
   20fd4:	str	ip, [sp, #12]
   20fd8:	str	r6, [sp, #4]
   20fdc:	str	r7, [sp]
   20fe0:	bl	1fb3c <ftello64@plt+0xe4fc>
   20fe4:	ldr	r3, [r6]
   20fe8:	mov	r4, r0
   20fec:	clz	r0, r0
   20ff0:	lsr	r0, r0, #5
   20ff4:	cmp	r3, #0
   20ff8:	moveq	r0, #0
   20ffc:	cmp	r0, #0
   21000:	beq	21050 <ftello64@plt+0xfa10>
   21004:	mov	r4, #0
   21008:	b	21104 <ftello64@plt+0xfac4>
   2100c:	cmp	r4, #0
   21010:	beq	21104 <ftello64@plt+0xfac4>
   21014:	mov	r2, #0
   21018:	movw	r1, #46524	; 0xb5bc
   2101c:	movt	r1, #1
   21020:	mov	r0, r4
   21024:	bl	18c28 <ftello64@plt+0x75e8>
   21028:	mov	r4, #0
   2102c:	b	21104 <ftello64@plt+0xfac4>
   21030:	mov	r3, #16
   21034:	mov	r2, r5
   21038:	mov	r1, r4
   2103c:	ldr	r0, [sp, #12]
   21040:	bl	199d0 <ftello64@plt+0x8390>
   21044:	cmp	r0, #0
   21048:	beq	210cc <ftello64@plt+0xfa8c>
   2104c:	mov	r4, r0
   21050:	ldrb	r2, [r8, #4]
   21054:	and	r3, r2, #247	; 0xf7
   21058:	cmp	r3, #2
   2105c:	beq	21104 <ftello64@plt+0xfac4>
   21060:	clz	r3, r7
   21064:	lsr	r3, r3, #5
   21068:	cmp	r2, #9
   2106c:	orrne	r3, r3, #1
   21070:	cmp	r3, #0
   21074:	beq	21104 <ftello64@plt+0xfac4>
   21078:	str	r6, [sp, #4]
   2107c:	str	r7, [sp]
   21080:	mov	r3, sl
   21084:	mov	r2, r8
   21088:	mov	r1, r9
   2108c:	mov	r0, fp
   21090:	bl	1fb3c <ftello64@plt+0xe4fc>
   21094:	ldr	r3, [r6]
   21098:	mov	r5, r0
   2109c:	clz	r0, r0
   210a0:	lsr	r0, r0, #5
   210a4:	cmp	r3, #0
   210a8:	moveq	r0, #0
   210ac:	cmp	r0, #0
   210b0:	bne	2100c <ftello64@plt+0xf9cc>
   210b4:	cmp	r4, #0
   210b8:	cmpne	r5, #0
   210bc:	bne	21030 <ftello64@plt+0xf9f0>
   210c0:	cmp	r4, #0
   210c4:	moveq	r4, r5
   210c8:	b	21050 <ftello64@plt+0xfa10>
   210cc:	mov	fp, r0
   210d0:	movw	r7, #46524	; 0xb5bc
   210d4:	movt	r7, #1
   210d8:	mov	r2, #0
   210dc:	mov	r1, r7
   210e0:	mov	r0, r5
   210e4:	bl	18c28 <ftello64@plt+0x75e8>
   210e8:	mov	r2, #0
   210ec:	mov	r1, r7
   210f0:	mov	r0, r4
   210f4:	bl	18c28 <ftello64@plt+0x75e8>
   210f8:	mov	r3, #12
   210fc:	str	r3, [r6]
   21100:	mov	r4, fp
   21104:	mov	r0, r4
   21108:	add	sp, sp, #20
   2110c:	ldrd	r4, [sp]
   21110:	ldrd	r6, [sp, #8]
   21114:	ldrd	r8, [sp, #16]
   21118:	ldrd	sl, [sp, #24]
   2111c:	add	sp, sp, #32
   21120:	pop	{pc}		; (ldr pc, [sp], #4)
   21124:	strd	r4, [sp, #-36]!	; 0xffffffdc
   21128:	strd	r6, [sp, #8]
   2112c:	strd	r8, [sp, #16]
   21130:	strd	sl, [sp, #24]
   21134:	str	lr, [sp, #32]
   21138:	sub	sp, sp, #28
   2113c:	str	r0, [sp, #12]
   21140:	str	r1, [sp, #16]
   21144:	mov	r4, r2
   21148:	mov	r9, r3
   2114c:	str	r3, [sp, #20]
   21150:	ldr	r8, [sp, #64]	; 0x40
   21154:	ldr	r7, [sp, #68]	; 0x44
   21158:	ldr	r5, [r1]
   2115c:	ldr	fp, [r5, #84]	; 0x54
   21160:	str	r7, [sp, #4]
   21164:	str	r8, [sp]
   21168:	bl	20fa0 <ftello64@plt+0xf960>
   2116c:	ldr	r3, [r7]
   21170:	mov	r6, r0
   21174:	clz	r0, r0
   21178:	lsr	r0, r0, #5
   2117c:	cmp	r3, #0
   21180:	moveq	r0, #0
   21184:	cmp	r0, #0
   21188:	bne	2129c <ftello64@plt+0xfc5c>
   2118c:	orr	r9, r9, #8388608	; 0x800000
   21190:	b	211d4 <ftello64@plt+0xfb94>
   21194:	cmp	r6, #0
   21198:	beq	2127c <ftello64@plt+0xfc3c>
   2119c:	mov	r2, #0
   211a0:	movw	r1, #46524	; 0xb5bc
   211a4:	movt	r1, #1
   211a8:	mov	r0, r6
   211ac:	bl	18c28 <ftello64@plt+0x75e8>
   211b0:	mov	r6, #0
   211b4:	b	2127c <ftello64@plt+0xfc3c>
   211b8:	mov	r2, #0
   211bc:	mov	r3, #10
   211c0:	mov	r1, r6
   211c4:	mov	r0, r5
   211c8:	bl	199d0 <ftello64@plt+0x8390>
   211cc:	subs	r6, r0, #0
   211d0:	beq	21274 <ftello64@plt+0xfc34>
   211d4:	ldrb	r3, [r4, #4]
   211d8:	cmp	r3, #10
   211dc:	bne	2127c <ftello64@plt+0xfc3c>
   211e0:	mov	r2, r9
   211e4:	ldr	r1, [sp, #12]
   211e8:	mov	r0, r4
   211ec:	bl	1b438 <ftello64@plt+0x9df8>
   211f0:	ldrb	r2, [r4, #4]
   211f4:	and	r3, r2, #247	; 0xf7
   211f8:	cmp	r3, #2
   211fc:	beq	211b8 <ftello64@plt+0xfb78>
   21200:	clz	r3, r8
   21204:	lsr	r3, r3, #5
   21208:	cmp	r2, #9
   2120c:	orrne	r3, r3, #1
   21210:	cmp	r3, #0
   21214:	beq	2126c <ftello64@plt+0xfc2c>
   21218:	ldr	sl, [r5, #84]	; 0x54
   2121c:	str	fp, [r5, #84]	; 0x54
   21220:	str	r7, [sp, #4]
   21224:	str	r8, [sp]
   21228:	ldr	r3, [sp, #20]
   2122c:	mov	r2, r4
   21230:	ldr	r1, [sp, #16]
   21234:	ldr	r0, [sp, #12]
   21238:	bl	20fa0 <ftello64@plt+0xf960>
   2123c:	ldr	r3, [r7]
   21240:	mov	r2, r0
   21244:	clz	r0, r0
   21248:	lsr	r0, r0, #5
   2124c:	cmp	r3, #0
   21250:	moveq	r0, #0
   21254:	cmp	r0, #0
   21258:	bne	21194 <ftello64@plt+0xfb54>
   2125c:	ldr	r3, [r5, #84]	; 0x54
   21260:	orr	sl, r3, sl
   21264:	str	sl, [r5, #84]	; 0x54
   21268:	b	211bc <ftello64@plt+0xfb7c>
   2126c:	mov	r2, #0
   21270:	b	211bc <ftello64@plt+0xfb7c>
   21274:	mov	r3, #12
   21278:	str	r3, [r7]
   2127c:	mov	r0, r6
   21280:	add	sp, sp, #28
   21284:	ldrd	r4, [sp]
   21288:	ldrd	r6, [sp, #8]
   2128c:	ldrd	r8, [sp, #16]
   21290:	ldrd	sl, [sp, #24]
   21294:	add	sp, sp, #32
   21298:	pop	{pc}		; (ldr pc, [sp], #4)
   2129c:	mov	r6, #0
   212a0:	b	2127c <ftello64@plt+0xfc3c>
   212a4:	strd	r4, [sp, #-36]!	; 0xffffffdc
   212a8:	strd	r6, [sp, #8]
   212ac:	strd	r8, [sp, #16]
   212b0:	strd	sl, [sp, #24]
   212b4:	str	lr, [sp, #32]
   212b8:	sub	sp, sp, #4
   212bc:	mov	r3, #0
   212c0:	str	r3, [r0]
   212c4:	ldr	lr, [r2, #4]
   212c8:	cmp	lr, r3
   212cc:	beq	214c8 <ftello64@plt+0xfe88>
   212d0:	mov	r6, lr
   212d4:	ble	212f0 <ftello64@plt+0xfcb0>
   212d8:	ldr	r3, [r2, #8]
   212dc:	add	lr, r3, lr, lsl #2
   212e0:	ldr	ip, [r3], #4
   212e4:	add	r6, r6, ip
   212e8:	cmp	r3, lr
   212ec:	bne	212e0 <ftello64@plt+0xfca0>
   212f0:	mov	fp, r2
   212f4:	mov	r9, r1
   212f8:	mov	sl, r0
   212fc:	ldr	r3, [r1, #68]	; 0x44
   21300:	and	r3, r3, r6
   21304:	add	r3, r3, r3, lsl #1
   21308:	lsl	r3, r3, #2
   2130c:	ldr	r2, [r1, #32]
   21310:	add	r1, r2, r3
   21314:	ldr	r8, [r2, r3]
   21318:	cmp	r8, #0
   2131c:	ble	21364 <ftello64@plt+0xfd24>
   21320:	ldr	r7, [r1, #8]
   21324:	sub	r7, r7, #4
   21328:	mov	r5, #0
   2132c:	b	2133c <ftello64@plt+0xfcfc>
   21330:	add	r5, r5, #1
   21334:	cmp	r8, r5
   21338:	beq	21364 <ftello64@plt+0xfd24>
   2133c:	ldr	r4, [r7, #4]!
   21340:	ldr	r3, [r4]
   21344:	cmp	r6, r3
   21348:	bne	21330 <ftello64@plt+0xfcf0>
   2134c:	mov	r1, fp
   21350:	add	r0, r4, #4
   21354:	bl	18ad8 <ftello64@plt+0x7498>
   21358:	cmp	r0, #0
   2135c:	beq	21330 <ftello64@plt+0xfcf0>
   21360:	b	2149c <ftello64@plt+0xfe5c>
   21364:	mov	r1, #1
   21368:	mov	r0, #56	; 0x38
   2136c:	bl	27c7c <ftello64@plt+0x1663c>
   21370:	subs	r4, r0, #0
   21374:	beq	213c0 <ftello64@plt+0xfd80>
   21378:	add	r5, r4, #4
   2137c:	mov	r1, fp
   21380:	mov	r0, r5
   21384:	bl	1a12c <ftello64@plt+0x8aec>
   21388:	cmp	r0, #0
   2138c:	bne	213b8 <ftello64@plt+0xfd78>
   21390:	str	r5, [r4, #40]	; 0x28
   21394:	ldr	lr, [fp, #4]
   21398:	cmp	lr, #0
   2139c:	ble	21484 <ftello64@plt+0xfe44>
   213a0:	ldr	r5, [r9]
   213a4:	ldr	r1, [fp, #8]
   213a8:	add	lr, r1, lr, lsl #2
   213ac:	mov	r7, #65280	; 0xff00
   213b0:	movt	r7, #3
   213b4:	b	2141c <ftello64@plt+0xfddc>
   213b8:	mov	r0, r4
   213bc:	bl	15404 <ftello64@plt+0x3dc4>
   213c0:	mov	r3, #12
   213c4:	str	r3, [sl]
   213c8:	mov	r4, #0
   213cc:	b	2149c <ftello64@plt+0xfe5c>
   213d0:	ldr	r2, [r3, #4]
   213d4:	tst	r7, r2
   213d8:	beq	21414 <ftello64@plt+0xfdd4>
   213dc:	ldrb	r2, [r4, #52]	; 0x34
   213e0:	ubfx	r0, r2, #5, #1
   213e4:	ldrb	ip, [r3, #6]
   213e8:	ubfx	ip, ip, #4, #1
   213ec:	orr	r0, r0, ip
   213f0:	bfi	r2, r0, #5, #1
   213f4:	strb	r2, [r4, #52]	; 0x34
   213f8:	ldr	r3, [r3, #4]
   213fc:	tst	r7, r3
   21400:	beq	21414 <ftello64@plt+0xfdd4>
   21404:	b	21474 <ftello64@plt+0xfe34>
   21408:	uxtb	r3, r2
   2140c:	orr	r3, r3, #16
   21410:	strb	r3, [r4, #52]	; 0x34
   21414:	cmp	r1, lr
   21418:	beq	21484 <ftello64@plt+0xfe44>
   2141c:	ldr	r3, [r1], #4
   21420:	add	r3, r5, r3, lsl #3
   21424:	ldrb	r0, [r3, #4]
   21428:	cmp	r0, #1
   2142c:	beq	213d0 <ftello64@plt+0xfd90>
   21430:	ldrb	r2, [r4, #52]	; 0x34
   21434:	ubfx	ip, r2, #5, #1
   21438:	ldrb	r8, [r3, #6]
   2143c:	ubfx	r8, r8, #4, #1
   21440:	orr	ip, ip, r8
   21444:	bfi	r2, ip, #5, #1
   21448:	strb	r2, [r4, #52]	; 0x34
   2144c:	cmp	r0, #2
   21450:	beq	21408 <ftello64@plt+0xfdc8>
   21454:	cmp	r0, #4
   21458:	bne	2146c <ftello64@plt+0xfe2c>
   2145c:	ldrb	r3, [r4, #52]	; 0x34
   21460:	orr	r3, r3, #64	; 0x40
   21464:	strb	r3, [r4, #52]	; 0x34
   21468:	b	21414 <ftello64@plt+0xfdd4>
   2146c:	cmp	r0, #12
   21470:	bne	213f8 <ftello64@plt+0xfdb8>
   21474:	ldrb	r3, [r4, #52]	; 0x34
   21478:	orr	r3, r3, #128	; 0x80
   2147c:	strb	r3, [r4, #52]	; 0x34
   21480:	b	21414 <ftello64@plt+0xfdd4>
   21484:	mov	r2, r6
   21488:	mov	r1, r4
   2148c:	mov	r0, r9
   21490:	bl	19c9c <ftello64@plt+0x865c>
   21494:	cmp	r0, #0
   21498:	bne	214bc <ftello64@plt+0xfe7c>
   2149c:	mov	r0, r4
   214a0:	add	sp, sp, #4
   214a4:	ldrd	r4, [sp]
   214a8:	ldrd	r6, [sp, #8]
   214ac:	ldrd	r8, [sp, #16]
   214b0:	ldrd	sl, [sp, #24]
   214b4:	add	sp, sp, #32
   214b8:	pop	{pc}		; (ldr pc, [sp], #4)
   214bc:	mov	r0, r4
   214c0:	bl	1b920 <ftello64@plt+0xa2e0>
   214c4:	b	213c0 <ftello64@plt+0xfd80>
   214c8:	mov	r4, #0
   214cc:	b	2149c <ftello64@plt+0xfe5c>
   214d0:	strd	r4, [sp, #-28]!	; 0xffffffe4
   214d4:	strd	r6, [sp, #8]
   214d8:	strd	r8, [sp, #16]
   214dc:	str	lr, [sp, #24]
   214e0:	sub	sp, sp, #20
   214e4:	subs	r8, r3, #0
   214e8:	ble	21594 <ftello64@plt+0xff54>
   214ec:	mov	r7, r2
   214f0:	mov	r9, r0
   214f4:	sub	r4, r1, #4
   214f8:	mov	r5, #0
   214fc:	b	21514 <ftello64@plt+0xfed4>
   21500:	ldr	r3, [r7, r5, lsl #2]
   21504:	str	r3, [r4]
   21508:	add	r5, r5, #1
   2150c:	cmp	r8, r5
   21510:	beq	21578 <ftello64@plt+0xff38>
   21514:	add	r4, r4, #4
   21518:	ldr	r1, [r4]
   2151c:	cmp	r1, #0
   21520:	beq	21500 <ftello64@plt+0xfec0>
   21524:	ldr	r2, [r7, r5, lsl #2]
   21528:	cmp	r2, #0
   2152c:	beq	21508 <ftello64@plt+0xfec8>
   21530:	add	r2, r2, #4
   21534:	add	r1, r1, #4
   21538:	mov	r0, sp
   2153c:	bl	1a1b4 <ftello64@plt+0x8b74>
   21540:	str	r0, [sp, #12]
   21544:	cmp	r0, #0
   21548:	bne	2157c <ftello64@plt+0xff3c>
   2154c:	mov	r2, sp
   21550:	mov	r1, r9
   21554:	add	r0, sp, #12
   21558:	bl	212a4 <ftello64@plt+0xfc64>
   2155c:	str	r0, [r4]
   21560:	ldr	r0, [sp, #8]
   21564:	bl	15404 <ftello64@plt+0x3dc4>
   21568:	ldr	r0, [sp, #12]
   2156c:	cmp	r0, #0
   21570:	beq	21508 <ftello64@plt+0xfec8>
   21574:	b	2157c <ftello64@plt+0xff3c>
   21578:	mov	r0, #0
   2157c:	add	sp, sp, #20
   21580:	ldrd	r4, [sp]
   21584:	ldrd	r6, [sp, #8]
   21588:	ldrd	r8, [sp, #16]
   2158c:	add	sp, sp, #24
   21590:	pop	{pc}		; (ldr pc, [sp], #4)
   21594:	mov	r0, #0
   21598:	b	2157c <ftello64@plt+0xff3c>
   2159c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   215a0:	strd	r6, [sp, #8]
   215a4:	strd	r8, [sp, #16]
   215a8:	strd	sl, [sp, #24]
   215ac:	str	lr, [sp, #32]
   215b0:	sub	sp, sp, #28
   215b4:	mov	r8, r0
   215b8:	str	r1, [sp]
   215bc:	mov	r7, r2
   215c0:	str	r3, [sp, #4]
   215c4:	mov	r1, r2
   215c8:	bl	19538 <ftello64@plt+0x7ef8>
   215cc:	cmn	r0, #1
   215d0:	moveq	r0, #0
   215d4:	beq	217a4 <ftello64@plt+0x10164>
   215d8:	ldr	r9, [r8, #84]	; 0x54
   215dc:	add	r0, r0, #1
   215e0:	add	r0, r0, r0, lsl #1
   215e4:	lsl	fp, r0, #3
   215e8:	b	21668 <ftello64@plt+0x10028>
   215ec:	ldr	r3, [r9, #20]
   215f0:	add	r6, r6, r6, lsl #1
   215f4:	add	r6, r3, r6, lsl #2
   215f8:	ldr	r3, [r6, #8]
   215fc:	ldr	r5, [r3]
   21600:	mov	r1, r5
   21604:	ldr	r6, [sp]
   21608:	mov	r0, r6
   2160c:	bl	18b40 <ftello64@plt+0x7500>
   21610:	cmp	r0, #0
   21614:	bne	216d4 <ftello64@plt+0x10094>
   21618:	mov	r1, r5
   2161c:	add	r0, sp, #8
   21620:	bl	19c08 <ftello64@plt+0x85c8>
   21624:	str	r0, [sp, #20]
   21628:	ldr	r3, [sp, #64]	; 0x40
   2162c:	ldr	r2, [sp, #4]
   21630:	add	r1, sp, #8
   21634:	mov	r0, r9
   21638:	bl	1cfac <ftello64@plt+0xb96c>
   2163c:	mov	r4, r0
   21640:	add	r1, sp, #8
   21644:	mov	r0, r6
   21648:	bl	1c760 <ftello64@plt+0xb120>
   2164c:	mov	r5, r0
   21650:	ldr	r0, [sp, #16]
   21654:	bl	15404 <ftello64@plt+0x3dc4>
   21658:	ldr	r0, [sp, #20]
   2165c:	orr	r3, r4, r5
   21660:	orrs	r3, r3, r0
   21664:	bne	21674 <ftello64@plt+0x10034>
   21668:	ldr	r4, [r8, #116]	; 0x74
   2166c:	add	r4, r4, fp
   21670:	b	216e4 <ftello64@plt+0x100a4>
   21674:	cmp	r0, #0
   21678:	bne	217a4 <ftello64@plt+0x10164>
   2167c:	cmp	r4, #0
   21680:	movne	r0, r4
   21684:	moveq	r0, r5
   21688:	b	217a4 <ftello64@plt+0x10164>
   2168c:	mov	r1, sl
   21690:	add	r0, sp, #8
   21694:	bl	19c08 <ftello64@plt+0x85c8>
   21698:	str	r0, [sp, #20]
   2169c:	cmp	r0, #0
   216a0:	bne	217a4 <ftello64@plt+0x10164>
   216a4:	ldr	r6, [r8, #100]	; 0x64
   216a8:	add	r2, sp, #8
   216ac:	mov	r1, r9
   216b0:	add	r0, sp, #20
   216b4:	bl	212a4 <ftello64@plt+0xfc64>
   216b8:	str	r0, [r6, r5, lsl #2]
   216bc:	ldr	r0, [sp, #16]
   216c0:	bl	15404 <ftello64@plt+0x3dc4>
   216c4:	ldr	r3, [r8, #100]	; 0x64
   216c8:	ldr	r3, [r3, r5, lsl #2]
   216cc:	cmp	r3, #0
   216d0:	beq	21790 <ftello64@plt+0x10150>
   216d4:	add	r4, r4, #24
   216d8:	ldrb	r3, [r4, #-28]	; 0xffffffe4
   216dc:	cmp	r3, #0
   216e0:	beq	217a0 <ftello64@plt+0x10160>
   216e4:	ldr	r6, [r4, #-24]	; 0xffffffe8
   216e8:	mov	r1, r6
   216ec:	ldr	r0, [sp]
   216f0:	bl	18b40 <ftello64@plt+0x7500>
   216f4:	cmp	r0, #0
   216f8:	beq	216d4 <ftello64@plt+0x10094>
   216fc:	ldr	r5, [r4, #-12]
   21700:	add	r5, r7, r5
   21704:	ldr	r3, [r4, #-16]
   21708:	sub	r5, r5, r3
   2170c:	cmp	r7, r5
   21710:	beq	215ec <ftello64@plt+0xffac>
   21714:	ldr	r3, [r9, #12]
   21718:	ldr	sl, [r3, r6, lsl #2]
   2171c:	ldr	r3, [r8, #100]	; 0x64
   21720:	ldr	r6, [r3, r5, lsl #2]
   21724:	cmp	r6, #0
   21728:	beq	2168c <ftello64@plt+0x1004c>
   2172c:	add	r6, r6, #4
   21730:	mov	r1, sl
   21734:	mov	r0, r6
   21738:	bl	18b40 <ftello64@plt+0x7500>
   2173c:	cmp	r0, #0
   21740:	bne	216d4 <ftello64@plt+0x10094>
   21744:	mov	r1, r6
   21748:	add	r0, sp, #8
   2174c:	bl	1a12c <ftello64@plt+0x8aec>
   21750:	str	r0, [sp, #20]
   21754:	mov	r1, sl
   21758:	add	r0, sp, #8
   2175c:	bl	1c1c8 <ftello64@plt+0xab88>
   21760:	eor	r0, r0, #1
   21764:	ldr	r3, [sp, #20]
   21768:	cmp	r3, #0
   2176c:	orrne	r0, r0, #1
   21770:	tst	r0, #255	; 0xff
   21774:	beq	216a4 <ftello64@plt+0x10064>
   21778:	ldr	r0, [sp, #16]
   2177c:	bl	15404 <ftello64@plt+0x3dc4>
   21780:	ldr	r0, [sp, #20]
   21784:	cmp	r0, #0
   21788:	moveq	r0, #12
   2178c:	b	217a4 <ftello64@plt+0x10164>
   21790:	ldr	r0, [sp, #20]
   21794:	cmp	r0, #0
   21798:	beq	216d4 <ftello64@plt+0x10094>
   2179c:	b	217a4 <ftello64@plt+0x10164>
   217a0:	mov	r0, #0
   217a4:	add	sp, sp, #28
   217a8:	ldrd	r4, [sp]
   217ac:	ldrd	r6, [sp, #8]
   217b0:	ldrd	r8, [sp, #16]
   217b4:	ldrd	sl, [sp, #24]
   217b8:	add	sp, sp, #32
   217bc:	pop	{pc}		; (ldr pc, [sp], #4)
   217c0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   217c4:	strd	r6, [sp, #8]
   217c8:	strd	r8, [sp, #16]
   217cc:	strd	sl, [sp, #24]
   217d0:	str	lr, [sp, #32]
   217d4:	sub	sp, sp, #84	; 0x54
   217d8:	mov	r4, r0
   217dc:	str	r1, [sp, #32]
   217e0:	mov	r7, r2
   217e4:	mov	r6, r3
   217e8:	ldr	r3, [r0, #84]	; 0x54
   217ec:	mov	r2, r3
   217f0:	str	r3, [sp, #24]
   217f4:	mov	r3, #0
   217f8:	str	r3, [sp, #76]	; 0x4c
   217fc:	ldr	r3, [r2]
   21800:	ldr	r3, [r3, r7, lsl #3]
   21804:	str	r3, [sp, #28]
   21808:	ldr	r5, [r0, #120]	; 0x78
   2180c:	ldr	r3, [sp, #124]	; 0x7c
   21810:	add	r5, r3, r5
   21814:	ldr	r8, [r1, #4]
   21818:	cmp	r5, r8
   2181c:	bge	2196c <ftello64@plt+0x1032c>
   21820:	ldr	r3, [sp, #32]
   21824:	ldr	r5, [r3]
   21828:	cmp	r5, #0
   2182c:	beq	21d98 <ftello64@plt+0x10758>
   21830:	ldr	r2, [r4, #100]	; 0x64
   21834:	str	r2, [sp, #40]	; 0x28
   21838:	ldr	r2, [r4, #40]	; 0x28
   2183c:	str	r2, [sp, #44]	; 0x2c
   21840:	ldr	r9, [r3, #8]
   21844:	str	r9, [r4, #100]	; 0x64
   21848:	str	r5, [r4, #40]	; 0x28
   2184c:	str	r4, [sp, #12]
   21850:	ldr	r2, [r4, #88]	; 0x58
   21854:	sub	r1, r5, #1
   21858:	mov	r0, r4
   2185c:	bl	1cb60 <ftello64@plt+0xb520>
   21860:	mov	r8, r0
   21864:	cmp	r5, r6
   21868:	beq	21dd0 <ftello64@plt+0x10790>
   2186c:	ldr	sl, [r9, r5, lsl #2]
   21870:	cmp	sl, #0
   21874:	beq	21e1c <ftello64@plt+0x107dc>
   21878:	ldrb	r3, [sl, #52]	; 0x34
   2187c:	tst	r3, #64	; 0x40
   21880:	bne	219c4 <ftello64@plt+0x10384>
   21884:	mov	r3, #0
   21888:	str	r3, [sp, #64]	; 0x40
   2188c:	str	r3, [sp, #68]	; 0x44
   21890:	str	r3, [sp, #72]	; 0x48
   21894:	ldrb	r3, [sl, #52]	; 0x34
   21898:	tst	r3, #64	; 0x40
   2189c:	beq	218f8 <ftello64@plt+0x102b8>
   218a0:	ldr	r3, [sp, #68]	; 0x44
   218a4:	cmp	r3, #0
   218a8:	beq	218d4 <ftello64@plt+0x10294>
   218ac:	ldr	r3, [sp, #128]	; 0x80
   218b0:	str	r3, [sp]
   218b4:	ldr	r3, [sp, #28]
   218b8:	mov	r2, r5
   218bc:	add	r1, sp, #64	; 0x40
   218c0:	mov	r0, r4
   218c4:	bl	2159c <ftello64@plt+0xff5c>
   218c8:	str	r0, [sp, #76]	; 0x4c
   218cc:	cmp	r0, #0
   218d0:	bne	219e0 <ftello64@plt+0x103a0>
   218d4:	mov	r3, r8
   218d8:	add	r2, sp, #64	; 0x40
   218dc:	ldr	r1, [sp, #24]
   218e0:	add	r0, sp, #76	; 0x4c
   218e4:	bl	1b988 <ftello64@plt+0xa348>
   218e8:	subs	sl, r0, #0
   218ec:	beq	219f0 <ftello64@plt+0x103b0>
   218f0:	ldr	r3, [r4, #100]	; 0x64
   218f4:	str	sl, [r3, r5, lsl #2]
   218f8:	ldr	r3, [sp, #124]	; 0x7c
   218fc:	cmp	r3, r5
   21900:	ble	21920 <ftello64@plt+0x102e0>
   21904:	ldr	r3, [r4, #120]	; 0x78
   21908:	cmp	r3, #0
   2190c:	addge	r7, r5, #1
   21910:	movge	r3, #0
   21914:	strge	r3, [sp, #16]
   21918:	movge	r9, r3
   2191c:	bge	21c04 <ftello64@plt+0x105c4>
   21920:	ldr	r0, [sp, #72]	; 0x48
   21924:	bl	15404 <ftello64@plt+0x3dc4>
   21928:	ldr	r3, [r4, #100]	; 0x64
   2192c:	ldr	r2, [sp, #124]	; 0x7c
   21930:	ldr	r0, [r3, r2, lsl #2]
   21934:	cmp	r0, #0
   21938:	beq	21d68 <ftello64@plt+0x10728>
   2193c:	ldr	r3, [sp, #32]
   21940:	str	r5, [r3]
   21944:	ldr	r3, [sp, #40]	; 0x28
   21948:	str	r3, [r4, #100]	; 0x64
   2194c:	ldr	r3, [sp, #44]	; 0x2c
   21950:	str	r3, [r4, #40]	; 0x28
   21954:	ldr	r1, [sp, #120]	; 0x78
   21958:	add	r0, r0, #4
   2195c:	bl	18b40 <ftello64@plt+0x7500>
   21960:	clz	r0, r0
   21964:	lsr	r0, r0, #5
   21968:	b	21a18 <ftello64@plt+0x103d8>
   2196c:	add	r5, r5, #1
   21970:	movw	r3, #65535	; 0xffff
   21974:	movt	r3, #32767	; 0x7fff
   21978:	sub	r3, r3, r8
   2197c:	cmp	r3, r5
   21980:	blt	21d50 <ftello64@plt+0x10710>
   21984:	add	r9, r8, r5
   21988:	cmn	r9, #-1073741823	; 0xc0000001
   2198c:	bhi	21d58 <ftello64@plt+0x10718>
   21990:	lsl	r1, r9, #2
   21994:	ldr	sl, [sp, #32]
   21998:	ldr	r0, [sl, #8]
   2199c:	bl	27d2c <ftello64@plt+0x166ec>
   219a0:	cmp	r0, #0
   219a4:	beq	21d60 <ftello64@plt+0x10720>
   219a8:	str	r0, [sl, #8]
   219ac:	str	r9, [sl, #4]
   219b0:	lsl	r2, r5, #2
   219b4:	mov	r1, #0
   219b8:	add	r0, r0, r8, lsl #2
   219bc:	bl	11520 <memset@plt>
   219c0:	b	21820 <ftello64@plt+0x101e0>
   219c4:	add	r1, sl, #4
   219c8:	add	r0, sp, #64	; 0x40
   219cc:	bl	1a12c <ftello64@plt+0x8aec>
   219d0:	str	r0, [sp, #76]	; 0x4c
   219d4:	cmp	r0, #0
   219d8:	beq	21894 <ftello64@plt+0x10254>
   219dc:	b	21a18 <ftello64@plt+0x103d8>
   219e0:	ldr	r0, [sp, #72]	; 0x48
   219e4:	bl	15404 <ftello64@plt+0x3dc4>
   219e8:	ldr	r0, [sp, #76]	; 0x4c
   219ec:	b	21a18 <ftello64@plt+0x103d8>
   219f0:	ldr	r3, [sp, #76]	; 0x4c
   219f4:	cmp	r3, #0
   219f8:	beq	218f0 <ftello64@plt+0x102b0>
   219fc:	ldr	r0, [sp, #72]	; 0x48
   21a00:	bl	15404 <ftello64@plt+0x3dc4>
   21a04:	ldr	r0, [sp, #76]	; 0x4c
   21a08:	b	21a18 <ftello64@plt+0x103d8>
   21a0c:	ldr	r0, [sp, #72]	; 0x48
   21a10:	bl	15404 <ftello64@plt+0x3dc4>
   21a14:	ldr	r0, [sp, #76]	; 0x4c
   21a18:	add	sp, sp, #84	; 0x54
   21a1c:	ldrd	r4, [sp]
   21a20:	ldrd	r6, [sp, #8]
   21a24:	ldrd	r8, [sp, #16]
   21a28:	ldrd	sl, [sp, #24]
   21a2c:	add	sp, sp, #32
   21a30:	pop	{pc}		; (ldr pc, [sp], #4)
   21a34:	ldr	r5, [sp, #8]
   21a38:	mov	r3, r5
   21a3c:	ldr	r2, [sp, #12]
   21a40:	mov	r0, r6
   21a44:	bl	1df7c <ftello64@plt+0xc93c>
   21a48:	cmp	r0, #1
   21a4c:	ble	21cb8 <ftello64@plt+0x10678>
   21a50:	ldr	r3, [r6, #12]
   21a54:	ldr	fp, [r3, r7, lsl #2]
   21a58:	add	r5, r5, r0
   21a5c:	ldr	r3, [r4, #100]	; 0x64
   21a60:	ldr	r1, [r3, r5, lsl #2]
   21a64:	str	r9, [sp, #56]	; 0x38
   21a68:	cmp	r1, #0
   21a6c:	beq	21a88 <ftello64@plt+0x10448>
   21a70:	add	r1, r1, #4
   21a74:	add	r0, sp, #52	; 0x34
   21a78:	bl	1c760 <ftello64@plt+0xb120>
   21a7c:	str	r0, [sp, #48]	; 0x30
   21a80:	cmp	r0, #0
   21a84:	bne	21b30 <ftello64@plt+0x104f0>
   21a88:	mov	r1, fp
   21a8c:	add	r0, sp, #52	; 0x34
   21a90:	bl	1c1c8 <ftello64@plt+0xab88>
   21a94:	cmp	r0, #0
   21a98:	beq	21c8c <ftello64@plt+0x1064c>
   21a9c:	ldr	fp, [r4, #100]	; 0x64
   21aa0:	add	r2, sp, #52	; 0x34
   21aa4:	mov	r1, r6
   21aa8:	add	r0, sp, #48	; 0x30
   21aac:	bl	212a4 <ftello64@plt+0xfc64>
   21ab0:	str	r0, [fp, r5, lsl #2]
   21ab4:	ldr	r3, [r4, #100]	; 0x64
   21ab8:	ldr	r3, [r3, r5, lsl #2]
   21abc:	cmp	r3, #0
   21ac0:	beq	21c98 <ftello64@plt+0x10658>
   21ac4:	ldr	r3, [r6, #12]
   21ac8:	ldr	r1, [r3, r7, lsl #2]
   21acc:	add	r0, sp, #64	; 0x40
   21ad0:	bl	1c1c8 <ftello64@plt+0xab88>
   21ad4:	cmp	r0, #0
   21ad8:	beq	21cc4 <ftello64@plt+0x10684>
   21adc:	add	r8, r8, #1
   21ae0:	ldr	r3, [sl, #20]
   21ae4:	cmp	r8, r3
   21ae8:	bge	21ce4 <ftello64@plt+0x106a4>
   21aec:	ldr	r3, [sl, #24]
   21af0:	ldr	r1, [r3, r8, lsl #2]
   21af4:	mov	r7, r1
   21af8:	lsl	fp, r1, #3
   21afc:	ldr	r3, [r6]
   21b00:	add	r3, r3, fp
   21b04:	ldrb	r3, [r3, #6]
   21b08:	tst	r3, #16
   21b0c:	bne	21a34 <ftello64@plt+0x103f4>
   21b10:	ldr	r1, [r6]
   21b14:	ldr	r2, [sp, #8]
   21b18:	add	r1, r1, fp
   21b1c:	mov	r0, r4
   21b20:	bl	1cc6c <ftello64@plt+0xb62c>
   21b24:	cmp	r0, #0
   21b28:	beq	21adc <ftello64@plt+0x1049c>
   21b2c:	b	21ac4 <ftello64@plt+0x10484>
   21b30:	ldr	r7, [sp, #36]	; 0x24
   21b34:	ldr	r0, [sp, #60]	; 0x3c
   21b38:	bl	15404 <ftello64@plt+0x3dc4>
   21b3c:	ldr	r3, [sp, #48]	; 0x30
   21b40:	str	r3, [sp, #76]	; 0x4c
   21b44:	cmp	r3, #0
   21b48:	bne	21cd4 <ftello64@plt+0x10694>
   21b4c:	mov	r5, r7
   21b50:	ldr	r3, [sp, #68]	; 0x44
   21b54:	cmp	r3, #0
   21b58:	beq	21ba4 <ftello64@plt+0x10564>
   21b5c:	ldr	r3, [sp, #128]	; 0x80
   21b60:	ldr	r2, [sp, #28]
   21b64:	add	r1, sp, #64	; 0x40
   21b68:	ldr	r0, [sp, #24]
   21b6c:	bl	1cfac <ftello64@plt+0xb96c>
   21b70:	str	r0, [sp, #76]	; 0x4c
   21b74:	cmp	r0, #0
   21b78:	bne	21cf8 <ftello64@plt+0x106b8>
   21b7c:	ldr	r3, [sp, #128]	; 0x80
   21b80:	str	r3, [sp]
   21b84:	ldr	r3, [sp, #28]
   21b88:	mov	r2, r7
   21b8c:	add	r1, sp, #64	; 0x40
   21b90:	mov	r0, r4
   21b94:	bl	2159c <ftello64@plt+0xff5c>
   21b98:	str	r0, [sp, #76]	; 0x4c
   21b9c:	cmp	r0, #0
   21ba0:	bne	21d08 <ftello64@plt+0x106c8>
   21ba4:	ldr	r2, [r4, #88]	; 0x58
   21ba8:	ldr	r1, [sp, #8]
   21bac:	ldr	r0, [sp, #12]
   21bb0:	bl	1cb60 <ftello64@plt+0xb520>
   21bb4:	mov	r3, r0
   21bb8:	add	r2, sp, #64	; 0x40
   21bbc:	ldr	r1, [sp, #24]
   21bc0:	add	r0, sp, #76	; 0x4c
   21bc4:	bl	1b988 <ftello64@plt+0xa348>
   21bc8:	subs	sl, r0, #0
   21bcc:	beq	21d18 <ftello64@plt+0x106d8>
   21bd0:	ldr	r3, [r4, #100]	; 0x64
   21bd4:	ldr	r2, [sp, #20]
   21bd8:	str	sl, [r3, r2]
   21bdc:	mov	r3, #0
   21be0:	str	r3, [sp, #16]
   21be4:	ldr	r3, [sp, #124]	; 0x7c
   21be8:	cmp	r3, r5
   21bec:	ble	21920 <ftello64@plt+0x102e0>
   21bf0:	add	r7, r7, #1
   21bf4:	ldr	r3, [r4, #120]	; 0x78
   21bf8:	ldr	r2, [sp, #16]
   21bfc:	cmp	r2, r3
   21c00:	bgt	21920 <ftello64@plt+0x102e0>
   21c04:	sub	r3, r7, #1
   21c08:	str	r3, [sp, #8]
   21c0c:	str	r9, [sp, #68]	; 0x44
   21c10:	lsl	r3, r7, #2
   21c14:	str	r3, [sp, #20]
   21c18:	ldr	r3, [r4, #100]	; 0x64
   21c1c:	ldr	r1, [r3, r7, lsl #2]
   21c20:	cmp	r1, #0
   21c24:	beq	21d88 <ftello64@plt+0x10748>
   21c28:	add	r1, r1, #4
   21c2c:	add	r0, sp, #64	; 0x40
   21c30:	bl	1c760 <ftello64@plt+0xb120>
   21c34:	str	r0, [sp, #76]	; 0x4c
   21c38:	cmp	r0, #0
   21c3c:	bne	21a0c <ftello64@plt+0x103cc>
   21c40:	cmp	sl, #0
   21c44:	beq	21b4c <ftello64@plt+0x1050c>
   21c48:	ldr	r6, [r4, #84]	; 0x54
   21c4c:	str	r9, [sp, #48]	; 0x30
   21c50:	str	r9, [sp, #52]	; 0x34
   21c54:	str	r9, [sp, #56]	; 0x38
   21c58:	str	r9, [sp, #60]	; 0x3c
   21c5c:	ldr	r3, [sl, #20]
   21c60:	cmp	r3, #0
   21c64:	ble	21ce8 <ftello64@plt+0x106a8>
   21c68:	ldr	r3, [sl, #24]
   21c6c:	ldr	r1, [r3]
   21c70:	lsl	fp, r1, #3
   21c74:	ldr	r3, [r6]
   21c78:	add	r3, r3, fp
   21c7c:	mov	r8, #0
   21c80:	str	r7, [sp, #36]	; 0x24
   21c84:	mov	r7, r1
   21c88:	b	21b04 <ftello64@plt+0x104c4>
   21c8c:	ldr	r0, [sp, #60]	; 0x3c
   21c90:	bl	15404 <ftello64@plt+0x3dc4>
   21c94:	b	21ccc <ftello64@plt+0x1068c>
   21c98:	ldr	r3, [sp, #48]	; 0x30
   21c9c:	cmp	r3, #0
   21ca0:	beq	21ac4 <ftello64@plt+0x10484>
   21ca4:	ldr	r7, [sp, #36]	; 0x24
   21ca8:	ldr	r0, [sp, #60]	; 0x3c
   21cac:	bl	15404 <ftello64@plt+0x3dc4>
   21cb0:	ldr	r3, [sp, #48]	; 0x30
   21cb4:	b	21b40 <ftello64@plt+0x10500>
   21cb8:	cmp	r0, #0
   21cbc:	beq	21b10 <ftello64@plt+0x104d0>
   21cc0:	b	21ac4 <ftello64@plt+0x10484>
   21cc4:	ldr	r0, [sp, #60]	; 0x3c
   21cc8:	bl	15404 <ftello64@plt+0x3dc4>
   21ccc:	mov	r3, #12
   21cd0:	str	r3, [sp, #76]	; 0x4c
   21cd4:	ldr	r0, [sp, #72]	; 0x48
   21cd8:	bl	15404 <ftello64@plt+0x3dc4>
   21cdc:	ldr	r0, [sp, #76]	; 0x4c
   21ce0:	b	21a18 <ftello64@plt+0x103d8>
   21ce4:	ldr	r7, [sp, #36]	; 0x24
   21ce8:	ldr	r0, [sp, #60]	; 0x3c
   21cec:	bl	15404 <ftello64@plt+0x3dc4>
   21cf0:	str	r9, [sp, #76]	; 0x4c
   21cf4:	b	21b4c <ftello64@plt+0x1050c>
   21cf8:	ldr	r0, [sp, #72]	; 0x48
   21cfc:	bl	15404 <ftello64@plt+0x3dc4>
   21d00:	ldr	r0, [sp, #76]	; 0x4c
   21d04:	b	21a18 <ftello64@plt+0x103d8>
   21d08:	ldr	r0, [sp, #72]	; 0x48
   21d0c:	bl	15404 <ftello64@plt+0x3dc4>
   21d10:	ldr	r0, [sp, #76]	; 0x4c
   21d14:	b	21a18 <ftello64@plt+0x103d8>
   21d18:	ldr	r3, [sp, #76]	; 0x4c
   21d1c:	cmp	r3, #0
   21d20:	bne	21d40 <ftello64@plt+0x10700>
   21d24:	ldr	r3, [r4, #100]	; 0x64
   21d28:	ldr	r2, [sp, #20]
   21d2c:	str	r9, [r3, r2]
   21d30:	ldr	r3, [sp, #16]
   21d34:	add	r3, r3, #1
   21d38:	str	r3, [sp, #16]
   21d3c:	b	21be4 <ftello64@plt+0x105a4>
   21d40:	ldr	r0, [sp, #72]	; 0x48
   21d44:	bl	15404 <ftello64@plt+0x3dc4>
   21d48:	ldr	r0, [sp, #76]	; 0x4c
   21d4c:	b	21a18 <ftello64@plt+0x103d8>
   21d50:	mov	r0, #12
   21d54:	b	21a18 <ftello64@plt+0x103d8>
   21d58:	mov	r0, #12
   21d5c:	b	21a18 <ftello64@plt+0x103d8>
   21d60:	mov	r0, #12
   21d64:	b	21a18 <ftello64@plt+0x103d8>
   21d68:	ldr	r3, [sp, #32]
   21d6c:	str	r5, [r3]
   21d70:	ldr	r3, [sp, #40]	; 0x28
   21d74:	str	r3, [r4, #100]	; 0x64
   21d78:	ldr	r3, [sp, #44]	; 0x2c
   21d7c:	str	r3, [r4, #40]	; 0x28
   21d80:	mov	r0, #1
   21d84:	b	21a18 <ftello64@plt+0x103d8>
   21d88:	cmp	sl, #0
   21d8c:	bne	21c48 <ftello64@plt+0x10608>
   21d90:	mov	r5, r7
   21d94:	b	21ba4 <ftello64@plt+0x10564>
   21d98:	ldr	r3, [r4, #100]	; 0x64
   21d9c:	str	r3, [sp, #40]	; 0x28
   21da0:	ldr	r3, [r4, #40]	; 0x28
   21da4:	str	r3, [sp, #44]	; 0x2c
   21da8:	ldr	r3, [sp, #32]
   21dac:	ldr	r3, [r3, #8]
   21db0:	str	r3, [r4, #100]	; 0x64
   21db4:	str	r6, [r4, #40]	; 0x28
   21db8:	str	r4, [sp, #12]
   21dbc:	ldr	r2, [r4, #88]	; 0x58
   21dc0:	sub	r1, r6, #1
   21dc4:	mov	r0, r4
   21dc8:	bl	1cb60 <ftello64@plt+0xb520>
   21dcc:	mov	r8, r0
   21dd0:	mov	r1, r7
   21dd4:	add	r0, sp, #64	; 0x40
   21dd8:	bl	19c08 <ftello64@plt+0x85c8>
   21ddc:	str	r0, [sp, #76]	; 0x4c
   21de0:	cmp	r0, #0
   21de4:	bne	21a18 <ftello64@plt+0x103d8>
   21de8:	ldr	r3, [sp, #128]	; 0x80
   21dec:	ldr	r2, [sp, #28]
   21df0:	add	r1, sp, #64	; 0x40
   21df4:	ldr	r0, [sp, #24]
   21df8:	bl	1cfac <ftello64@plt+0xb96c>
   21dfc:	str	r0, [sp, #76]	; 0x4c
   21e00:	cmp	r0, #0
   21e04:	moveq	r5, r6
   21e08:	beq	218a0 <ftello64@plt+0x10260>
   21e0c:	ldr	r0, [sp, #72]	; 0x48
   21e10:	bl	15404 <ftello64@plt+0x3dc4>
   21e14:	ldr	r0, [sp, #76]	; 0x4c
   21e18:	b	21a18 <ftello64@plt+0x103d8>
   21e1c:	mov	r3, #0
   21e20:	str	r3, [sp, #64]	; 0x40
   21e24:	str	r3, [sp, #68]	; 0x44
   21e28:	str	r3, [sp, #72]	; 0x48
   21e2c:	b	218f8 <ftello64@plt+0x102b8>
   21e30:	strd	r4, [sp, #-32]!	; 0xffffffe0
   21e34:	strd	r6, [sp, #8]
   21e38:	strd	r8, [sp, #16]
   21e3c:	str	sl, [sp, #24]
   21e40:	str	lr, [sp, #28]
   21e44:	sub	sp, sp, #16
   21e48:	mov	r4, r0
   21e4c:	mov	r8, r1
   21e50:	mov	r6, r2
   21e54:	mov	r9, r3
   21e58:	ldr	r5, [sp, #48]	; 0x30
   21e5c:	mov	r1, r2
   21e60:	mov	r3, #8
   21e64:	str	r3, [sp, #8]
   21e68:	str	r5, [sp, #4]
   21e6c:	str	r9, [sp]
   21e70:	ldr	r3, [r2, #4]
   21e74:	ldr	r2, [r1], #8
   21e78:	bl	217c0 <ftello64@plt+0x10180>
   21e7c:	cmp	r0, #0
   21e80:	beq	21ea0 <ftello64@plt+0x10860>
   21e84:	add	sp, sp, #16
   21e88:	ldrd	r4, [sp]
   21e8c:	ldrd	r6, [sp, #8]
   21e90:	ldrd	r8, [sp, #16]
   21e94:	ldr	sl, [sp, #24]
   21e98:	add	sp, sp, #28
   21e9c:	pop	{pc}		; (ldr pc, [sp], #4)
   21ea0:	ldr	sl, [r8]
   21ea4:	ldr	r7, [r6, #4]
   21ea8:	ldr	r1, [r4, #112]	; 0x70
   21eac:	ldr	r3, [r4, #108]	; 0x6c
   21eb0:	cmp	r3, r1
   21eb4:	bge	21fa0 <ftello64@plt+0x10960>
   21eb8:	ldr	r3, [r4, #108]	; 0x6c
   21ebc:	cmp	r3, #0
   21ec0:	ble	21ee8 <ftello64@plt+0x108a8>
   21ec4:	add	r3, r3, r3, lsl #1
   21ec8:	lsl	r3, r3, #3
   21ecc:	sub	r3, r3, #24
   21ed0:	ldr	r2, [r4, #116]	; 0x74
   21ed4:	add	r3, r2, r3
   21ed8:	ldr	r2, [r3, #4]
   21edc:	cmp	r5, r2
   21ee0:	moveq	r2, #1
   21ee4:	strbeq	r2, [r3, #20]
   21ee8:	ldr	r3, [r4, #108]	; 0x6c
   21eec:	ldr	r2, [r4, #116]	; 0x74
   21ef0:	add	r3, r3, r3, lsl #1
   21ef4:	str	r9, [r2, r3, lsl #3]
   21ef8:	ldr	r3, [r4, #108]	; 0x6c
   21efc:	ldr	r2, [r4, #116]	; 0x74
   21f00:	add	r3, r3, r3, lsl #1
   21f04:	add	r3, r2, r3, lsl #3
   21f08:	str	r5, [r3, #4]
   21f0c:	ldr	r3, [r4, #108]	; 0x6c
   21f10:	ldr	r2, [r4, #116]	; 0x74
   21f14:	add	r3, r3, r3, lsl #1
   21f18:	add	r3, r2, r3, lsl #3
   21f1c:	str	sl, [r3, #8]
   21f20:	ldr	r3, [r4, #108]	; 0x6c
   21f24:	ldr	r2, [r4, #116]	; 0x74
   21f28:	add	r3, r3, r3, lsl #1
   21f2c:	add	r3, r2, r3, lsl #3
   21f30:	str	r7, [r3, #12]
   21f34:	ldr	r3, [r4, #108]	; 0x6c
   21f38:	ldr	r2, [r4, #116]	; 0x74
   21f3c:	add	r3, r3, r3, lsl #1
   21f40:	add	r3, r2, r3, lsl #3
   21f44:	cmp	sl, r7
   21f48:	movne	r2, #0
   21f4c:	mvneq	r2, #0
   21f50:	str	r2, [r3, #16]
   21f54:	ldr	r2, [r4, #116]	; 0x74
   21f58:	ldr	r3, [r4, #108]	; 0x6c
   21f5c:	add	r1, r3, #1
   21f60:	str	r1, [r4, #108]	; 0x6c
   21f64:	add	r3, r3, r3, lsl #1
   21f68:	add	r3, r2, r3, lsl #3
   21f6c:	mov	r2, #0
   21f70:	strb	r2, [r3, #20]
   21f74:	sub	r7, r7, sl
   21f78:	ldr	r3, [r4, #120]	; 0x78
   21f7c:	cmp	r3, r7
   21f80:	strlt	r7, [r4, #120]	; 0x78
   21f84:	ldr	r1, [r6, #4]
   21f88:	add	r5, r5, r1
   21f8c:	ldr	r1, [r8]
   21f90:	sub	r1, r5, r1
   21f94:	mov	r0, r4
   21f98:	bl	1cf10 <ftello64@plt+0xb8d0>
   21f9c:	b	21e84 <ftello64@plt+0x10844>
   21fa0:	add	r1, r1, r1, lsl #1
   21fa4:	lsl	r1, r1, #4
   21fa8:	ldr	r0, [r4, #116]	; 0x74
   21fac:	bl	27d2c <ftello64@plt+0x166ec>
   21fb0:	cmp	r0, #0
   21fb4:	beq	21fec <ftello64@plt+0x109ac>
   21fb8:	str	r0, [r4, #116]	; 0x74
   21fbc:	ldr	r2, [r4, #112]	; 0x70
   21fc0:	add	r2, r2, r2, lsl #1
   21fc4:	ldr	r3, [r4, #108]	; 0x6c
   21fc8:	add	r3, r3, r3, lsl #1
   21fcc:	lsl	r2, r2, #3
   21fd0:	mov	r1, #0
   21fd4:	add	r0, r0, r3, lsl #3
   21fd8:	bl	11520 <memset@plt>
   21fdc:	ldr	r3, [r4, #112]	; 0x70
   21fe0:	lsl	r3, r3, #1
   21fe4:	str	r3, [r4, #112]	; 0x70
   21fe8:	b	21eb8 <ftello64@plt+0x10878>
   21fec:	ldr	r0, [r4, #116]	; 0x74
   21ff0:	bl	15404 <ftello64@plt+0x3dc4>
   21ff4:	mov	r0, #12
   21ff8:	b	21e84 <ftello64@plt+0x10844>
   21ffc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   22000:	strd	r6, [sp, #8]
   22004:	strd	r8, [sp, #16]
   22008:	strd	sl, [sp, #24]
   2200c:	str	lr, [sp, #32]
   22010:	sub	sp, sp, #84	; 0x54
   22014:	ldr	fp, [r0, #84]	; 0x54
   22018:	ldr	r2, [r0, #40]	; 0x28
   2201c:	str	r2, [sp, #28]
   22020:	ldr	r3, [r1, #4]
   22024:	cmp	r3, #0
   22028:	ble	226e4 <ftello64@plt+0x110a4>
   2202c:	mov	sl, r0
   22030:	lsl	r3, r2, #2
   22034:	str	r3, [sp, #40]	; 0x28
   22038:	mov	r3, #0
   2203c:	str	r3, [sp, #20]
   22040:	mov	r7, r1
   22044:	b	22094 <ftello64@plt+0x10a54>
   22048:	tst	r3, #8
   2204c:	beq	22058 <ftello64@plt+0x10a18>
   22050:	tst	r0, #1
   22054:	bne	22078 <ftello64@plt+0x10a38>
   22058:	tst	r3, #32
   2205c:	beq	22068 <ftello64@plt+0x10a28>
   22060:	tst	r0, #2
   22064:	beq	22078 <ftello64@plt+0x10a38>
   22068:	tst	r3, #128	; 0x80
   2206c:	beq	22100 <ftello64@plt+0x10ac0>
   22070:	tst	r0, #8
   22074:	bne	22100 <ftello64@plt+0x10ac0>
   22078:	ldr	r3, [sp, #20]
   2207c:	add	r3, r3, #1
   22080:	mov	r2, r3
   22084:	str	r3, [sp, #20]
   22088:	ldr	r3, [r7, #4]
   2208c:	cmp	r3, r2
   22090:	ble	226e4 <ftello64@plt+0x110a4>
   22094:	ldr	r3, [r7, #8]
   22098:	ldr	r2, [sp, #20]
   2209c:	ldr	r8, [r3, r2, lsl #2]
   220a0:	ldr	r4, [fp]
   220a4:	add	r4, r4, r8, lsl #3
   220a8:	ldrb	r3, [r4, #4]
   220ac:	cmp	r3, #4
   220b0:	bne	22078 <ftello64@plt+0x10a38>
   220b4:	ldr	r2, [r4, #4]
   220b8:	mov	r3, #65280	; 0xff00
   220bc:	movt	r3, #3
   220c0:	and	r3, r3, r2
   220c4:	cmp	r3, #0
   220c8:	beq	22100 <ftello64@plt+0x10ac0>
   220cc:	ldr	r2, [sl, #88]	; 0x58
   220d0:	ldr	r1, [sp, #28]
   220d4:	mov	r0, sl
   220d8:	bl	1cb60 <ftello64@plt+0xb520>
   220dc:	ldr	r3, [r4, #4]
   220e0:	ubfx	r3, r3, #8, #10
   220e4:	tst	r3, #4
   220e8:	beq	22048 <ftello64@plt+0x10a08>
   220ec:	tst	r0, #1
   220f0:	beq	22078 <ftello64@plt+0x10a38>
   220f4:	tst	r3, #8
   220f8:	beq	22058 <ftello64@plt+0x10a18>
   220fc:	b	22078 <ftello64@plt+0x10a38>
   22100:	ldr	r9, [sl, #108]	; 0x6c
   22104:	ldr	r1, [sp, #28]
   22108:	mov	r0, sl
   2210c:	bl	19538 <ftello64@plt+0x7ef8>
   22110:	cmn	r0, #1
   22114:	beq	22144 <ftello64@plt+0x10b04>
   22118:	add	r0, r0, #1
   2211c:	add	r0, r0, r0, lsl #1
   22120:	ldr	r3, [sl, #116]	; 0x74
   22124:	add	r3, r3, r0, lsl #3
   22128:	ldr	r2, [r3, #-24]	; 0xffffffe8
   2212c:	cmp	r8, r2
   22130:	beq	224b4 <ftello64@plt+0x10e74>
   22134:	add	r3, r3, #24
   22138:	ldrb	r2, [r3, #-28]	; 0xffffffe4
   2213c:	cmp	r2, #0
   22140:	bne	22128 <ftello64@plt+0x10ae8>
   22144:	ldr	r3, [sl, #84]	; 0x54
   22148:	str	r3, [sp, #44]	; 0x2c
   2214c:	ldr	r3, [r3]
   22150:	ldr	r3, [r3, r8, lsl #3]
   22154:	str	r3, [sp, #48]	; 0x30
   22158:	ldr	r3, [sl, #124]	; 0x7c
   2215c:	cmp	r3, #0
   22160:	ble	224b4 <ftello64@plt+0x10e74>
   22164:	ldr	r3, [sl, #4]
   22168:	mov	r2, #0
   2216c:	str	r2, [sp, #32]
   22170:	str	fp, [sp, #52]	; 0x34
   22174:	str	r8, [sp, #36]	; 0x24
   22178:	str	r9, [sp, #56]	; 0x38
   2217c:	mov	fp, r3
   22180:	str	r7, [sp, #60]	; 0x3c
   22184:	b	2225c <ftello64@plt+0x10c1c>
   22188:	mov	r2, r5
   2218c:	ldr	r3, [sp, #24]
   22190:	add	r1, fp, r3
   22194:	add	r0, fp, r7
   22198:	bl	11358 <memcmp@plt>
   2219c:	cmp	r0, #0
   221a0:	bne	22234 <ftello64@plt+0x10bf4>
   221a4:	add	r7, r7, r5
   221a8:	ldr	r3, [sp, #28]
   221ac:	str	r3, [sp]
   221b0:	ldr	r3, [sp, #36]	; 0x24
   221b4:	mov	r2, r8
   221b8:	mov	r1, r4
   221bc:	mov	r0, sl
   221c0:	bl	21e30 <ftello64@plt+0x107f0>
   221c4:	ldr	fp, [sl, #4]
   221c8:	cmp	r0, #1
   221cc:	bhi	224e8 <ftello64@plt+0x10ea8>
   221d0:	add	r6, r6, #1
   221d4:	str	r9, [sp, #24]
   221d8:	ldr	r3, [r4, #16]
   221dc:	cmp	r6, r3
   221e0:	bge	222a8 <ftello64@plt+0x10c68>
   221e4:	ldr	r3, [r4, #20]
   221e8:	ldr	r8, [r3, r6, lsl #2]
   221ec:	ldr	r9, [r8, #4]
   221f0:	ldr	r3, [sp, #24]
   221f4:	sub	r5, r9, r3
   221f8:	cmp	r5, #0
   221fc:	ble	221a4 <ftello64@plt+0x10b64>
   22200:	add	r1, r5, r7
   22204:	ldr	r3, [sl, #28]
   22208:	cmp	r1, r3
   2220c:	ble	22188 <ftello64@plt+0x10b48>
   22210:	ldr	r3, [sl, #48]	; 0x30
   22214:	cmp	r1, r3
   22218:	bgt	22234 <ftello64@plt+0x10bf4>
   2221c:	mov	r0, sl
   22220:	bl	1cf10 <ftello64@plt+0xb8d0>
   22224:	cmp	r0, #0
   22228:	bne	226f4 <ftello64@plt+0x110b4>
   2222c:	ldr	fp, [sl, #4]
   22230:	b	22188 <ftello64@plt+0x10b48>
   22234:	ldr	r3, [r4, #16]
   22238:	cmp	r3, r6
   2223c:	ble	222a4 <ftello64@plt+0x10c64>
   22240:	ldr	r3, [sp, #32]
   22244:	add	r3, r3, #1
   22248:	mov	r2, r3
   2224c:	str	r3, [sp, #32]
   22250:	ldr	r3, [sl, #124]	; 0x7c
   22254:	cmp	r2, r3
   22258:	bge	224a4 <ftello64@plt+0x10e64>
   2225c:	ldr	r3, [sl, #132]	; 0x84
   22260:	ldr	r2, [sp, #32]
   22264:	ldr	r4, [r3, r2, lsl #2]
   22268:	ldr	r2, [r4, #4]
   2226c:	ldr	r3, [sp, #44]	; 0x2c
   22270:	ldr	r3, [r3]
   22274:	ldr	r3, [r3, r2, lsl #3]
   22278:	ldr	r2, [sp, #48]	; 0x30
   2227c:	cmp	r2, r3
   22280:	bne	22240 <ftello64@plt+0x10c00>
   22284:	ldr	r3, [r4]
   22288:	str	r3, [sp, #24]
   2228c:	ldr	r3, [r4, #16]
   22290:	cmp	r3, #0
   22294:	ble	222c8 <ftello64@plt+0x10c88>
   22298:	ldr	r7, [sp, #28]
   2229c:	mov	r6, #0
   222a0:	b	221e4 <ftello64@plt+0x10ba4>
   222a4:	ldr	r9, [sp, #24]
   222a8:	cmp	r6, #0
   222ac:	addgt	r9, r9, #1
   222b0:	ldr	r3, [sp, #28]
   222b4:	cmp	r3, r9
   222b8:	blt	22240 <ftello64@plt+0x10c00>
   222bc:	mov	r8, #1
   222c0:	ldr	r6, [sp, #48]	; 0x30
   222c4:	b	223e8 <ftello64@plt+0x10da8>
   222c8:	ldr	r7, [sp, #28]
   222cc:	ldr	r9, [sp, #24]
   222d0:	b	222b0 <ftello64@plt+0x10c70>
   222d4:	ldr	r3, [sl, #48]	; 0x30
   222d8:	cmp	r3, r7
   222dc:	ble	22240 <ftello64@plt+0x10c00>
   222e0:	add	r1, r7, #1
   222e4:	mov	r0, sl
   222e8:	bl	1a964 <ftello64@plt+0x9324>
   222ec:	cmp	r0, #0
   222f0:	bne	226f4 <ftello64@plt+0x110b4>
   222f4:	ldr	fp, [sl, #4]
   222f8:	b	22404 <ftello64@plt+0x10dc4>
   222fc:	add	r3, r3, #1
   22300:	cmp	ip, r3
   22304:	beq	223d8 <ftello64@plt+0x10d98>
   22308:	ldr	r5, [r2, #4]!
   2230c:	add	r1, r0, r5, lsl #3
   22310:	ldrb	r1, [r1, #4]
   22314:	cmp	r1, #9
   22318:	bne	222fc <ftello64@plt+0x10cbc>
   2231c:	ldr	r1, [r0, r5, lsl #3]
   22320:	cmp	r6, r1
   22324:	bne	222fc <ftello64@plt+0x10cbc>
   22328:	cmn	r5, #1
   2232c:	beq	223d8 <ftello64@plt+0x10d98>
   22330:	ldr	r3, [r4, #8]
   22334:	cmp	r3, #0
   22338:	beq	22454 <ftello64@plt+0x10e14>
   2233c:	ldr	r3, [r4]
   22340:	ldr	r2, [r4, #4]
   22344:	ldr	r1, [r4, #8]
   22348:	mov	r0, #9
   2234c:	str	r0, [sp, #8]
   22350:	str	r9, [sp, #4]
   22354:	str	r5, [sp]
   22358:	mov	r0, sl
   2235c:	bl	217c0 <ftello64@plt+0x10180>
   22360:	cmp	r0, #1
   22364:	beq	223d8 <ftello64@plt+0x10d98>
   22368:	cmp	r0, #0
   2236c:	bne	226f4 <ftello64@plt+0x110b4>
   22370:	ldr	r3, [r4, #12]
   22374:	ldr	r2, [r4, #16]
   22378:	cmp	r2, r3
   2237c:	beq	2247c <ftello64@plt+0x10e3c>
   22380:	mov	r1, #20
   22384:	mov	r0, r8
   22388:	bl	27c7c <ftello64@plt+0x1663c>
   2238c:	subs	r2, r0, #0
   22390:	beq	226f0 <ftello64@plt+0x110b0>
   22394:	ldr	r1, [r4, #16]
   22398:	ldr	r3, [r4, #20]
   2239c:	str	r2, [r3, r1, lsl #2]
   223a0:	str	r5, [r2]
   223a4:	str	r9, [r2, #4]
   223a8:	ldr	r3, [r4, #16]
   223ac:	add	r3, r3, #1
   223b0:	str	r3, [r4, #16]
   223b4:	ldr	r3, [sp, #28]
   223b8:	str	r3, [sp]
   223bc:	ldr	r3, [sp, #36]	; 0x24
   223c0:	mov	r1, r4
   223c4:	mov	r0, sl
   223c8:	bl	21e30 <ftello64@plt+0x107f0>
   223cc:	ldr	fp, [sl, #4]
   223d0:	cmp	r0, #1
   223d4:	bhi	224e8 <ftello64@plt+0x10ea8>
   223d8:	add	r9, r9, #1
   223dc:	ldr	r3, [sp, #28]
   223e0:	cmp	r3, r9
   223e4:	blt	22240 <ftello64@plt+0x10c00>
   223e8:	ldr	r3, [r4]
   223ec:	sub	r3, r9, r3
   223f0:	cmp	r3, #0
   223f4:	ble	22420 <ftello64@plt+0x10de0>
   223f8:	ldr	r3, [sl, #28]
   223fc:	cmp	r3, r7
   22400:	ble	222d4 <ftello64@plt+0x10c94>
   22404:	add	r1, r7, #1
   22408:	add	r3, fp, r9
   2240c:	ldrb	r2, [fp, r7]
   22410:	ldrb	r3, [r3, #-1]
   22414:	cmp	r2, r3
   22418:	bne	22240 <ftello64@plt+0x10c00>
   2241c:	mov	r7, r1
   22420:	ldr	r3, [sl, #100]	; 0x64
   22424:	ldr	r3, [r3, r9, lsl #2]
   22428:	cmp	r3, #0
   2242c:	beq	223d8 <ftello64@plt+0x10d98>
   22430:	ldr	ip, [r3, #8]
   22434:	cmp	ip, #0
   22438:	ble	223d8 <ftello64@plt+0x10d98>
   2243c:	ldr	r2, [sp, #44]	; 0x2c
   22440:	ldr	r0, [r2]
   22444:	ldr	r2, [r3, #12]
   22448:	sub	r2, r2, #4
   2244c:	mov	r3, #0
   22450:	b	22308 <ftello64@plt+0x10cc8>
   22454:	ldr	r1, [r4]
   22458:	sub	r1, r9, r1
   2245c:	add	r1, r1, #1
   22460:	mov	r0, #12
   22464:	bl	27c7c <ftello64@plt+0x1663c>
   22468:	str	r0, [r4, #8]
   2246c:	cmp	r0, #0
   22470:	bne	2233c <ftello64@plt+0x10cfc>
   22474:	mov	r0, #12
   22478:	b	226f4 <ftello64@plt+0x110b4>
   2247c:	lsl	r3, r3, #1
   22480:	add	fp, r3, #1
   22484:	lsl	r1, fp, #2
   22488:	ldr	r0, [r4, #20]
   2248c:	bl	27d2c <ftello64@plt+0x166ec>
   22490:	cmp	r0, #0
   22494:	beq	226f0 <ftello64@plt+0x110b0>
   22498:	str	r0, [r4, #20]
   2249c:	str	fp, [r4, #12]
   224a0:	b	22380 <ftello64@plt+0x10d40>
   224a4:	ldr	fp, [sp, #52]	; 0x34
   224a8:	ldr	r8, [sp, #36]	; 0x24
   224ac:	ldr	r9, [sp, #56]	; 0x38
   224b0:	ldr	r7, [sp, #60]	; 0x3c
   224b4:	mov	r3, #0
   224b8:	str	r3, [sp, #76]	; 0x4c
   224bc:	lsl	r3, r8, #2
   224c0:	str	r3, [sp, #44]	; 0x2c
   224c4:	ldr	r3, [sl, #108]	; 0x6c
   224c8:	cmp	r3, r9
   224cc:	ble	22078 <ftello64@plt+0x10a38>
   224d0:	add	r3, r8, r8, lsl #1
   224d4:	lsl	r3, r3, #2
   224d8:	str	r3, [sp, #48]	; 0x30
   224dc:	ldr	r6, [sp, #28]
   224e0:	str	r7, [sp, #52]	; 0x34
   224e4:	b	22590 <ftello64@plt+0x10f50>
   224e8:	str	r0, [sp, #76]	; 0x4c
   224ec:	ldr	r0, [sp, #76]	; 0x4c
   224f0:	add	sp, sp, #84	; 0x54
   224f4:	ldrd	r4, [sp]
   224f8:	ldrd	r6, [sp, #8]
   224fc:	ldrd	r8, [sp, #16]
   22500:	ldrd	sl, [sp, #24]
   22504:	add	sp, sp, #32
   22508:	pop	{pc}		; (ldr pc, [sp], #4)
   2250c:	ldr	r2, [fp, #12]
   22510:	ldr	r1, [sp, #44]	; 0x2c
   22514:	ldr	r2, [r2, r1]
   22518:	add	r2, r2, r2, lsl #1
   2251c:	ldr	r1, [fp, #24]
   22520:	add	r2, r1, r2, lsl #2
   22524:	str	r2, [sp, #24]
   22528:	b	225e8 <ftello64@plt+0x10fa8>
   2252c:	ldr	r3, [sp, #32]
   22530:	ldr	r2, [sp, #24]
   22534:	mov	r1, fp
   22538:	add	r0, sp, #76	; 0x4c
   2253c:	bl	1b988 <ftello64@plt+0xa348>
   22540:	str	r0, [r5, r4, lsl #2]
   22544:	ldr	r3, [sl, #100]	; 0x64
   22548:	ldr	r3, [r3, r4, lsl #2]
   2254c:	cmp	r3, #0
   22550:	bne	2267c <ftello64@plt+0x1103c>
   22554:	ldr	r3, [sp, #76]	; 0x4c
   22558:	cmp	r3, #0
   2255c:	beq	2267c <ftello64@plt+0x1103c>
   22560:	b	224ec <ftello64@plt+0x10eac>
   22564:	ldr	r0, [sp, #72]	; 0x48
   22568:	bl	15404 <ftello64@plt+0x3dc4>
   2256c:	b	224ec <ftello64@plt+0x10eac>
   22570:	ldr	r3, [sp, #76]	; 0x4c
   22574:	cmp	r3, #0
   22578:	beq	2267c <ftello64@plt+0x1103c>
   2257c:	b	224ec <ftello64@plt+0x10eac>
   22580:	add	r9, r9, #1
   22584:	ldr	r3, [sl, #108]	; 0x6c
   22588:	cmp	r3, r9
   2258c:	ble	226dc <ftello64@plt+0x1109c>
   22590:	add	r3, r9, r9, lsl #1
   22594:	ldr	r2, [sl, #116]	; 0x74
   22598:	add	r1, r2, r3, lsl #3
   2259c:	ldr	r3, [r2, r3, lsl #3]
   225a0:	cmp	r3, r8
   225a4:	bne	22580 <ftello64@plt+0x10f40>
   225a8:	ldr	r3, [r1, #4]
   225ac:	cmp	r3, r6
   225b0:	bne	22580 <ftello64@plt+0x10f40>
   225b4:	ldr	r3, [r1, #12]
   225b8:	ldr	r4, [r1, #8]
   225bc:	subs	r7, r3, r4
   225c0:	bne	2250c <ftello64@plt+0x10ecc>
   225c4:	ldr	r2, [fp, #20]
   225c8:	ldr	r1, [sp, #48]	; 0x30
   225cc:	add	r2, r2, r1
   225d0:	ldr	r2, [r2, #8]
   225d4:	ldr	r2, [r2]
   225d8:	add	r2, r2, r2, lsl #1
   225dc:	ldr	r1, [fp, #24]
   225e0:	add	r2, r1, r2, lsl #2
   225e4:	str	r2, [sp, #24]
   225e8:	add	r3, r3, r6
   225ec:	sub	r4, r3, r4
   225f0:	ldr	r2, [sl, #88]	; 0x58
   225f4:	sub	r1, r4, #1
   225f8:	mov	r0, sl
   225fc:	bl	1cb60 <ftello64@plt+0xb520>
   22600:	str	r0, [sp, #32]
   22604:	ldr	r5, [sl, #100]	; 0x64
   22608:	ldr	r3, [r5, r4, lsl #2]
   2260c:	ldr	r2, [sp, #40]	; 0x28
   22610:	ldr	r2, [r5, r2]
   22614:	cmp	r2, #0
   22618:	ldrne	r2, [r2, #8]
   2261c:	moveq	r2, #0
   22620:	str	r2, [sp, #36]	; 0x24
   22624:	cmp	r3, #0
   22628:	beq	2252c <ftello64@plt+0x10eec>
   2262c:	ldr	r2, [sp, #24]
   22630:	ldr	r1, [r3, #40]	; 0x28
   22634:	add	r0, sp, #64	; 0x40
   22638:	bl	1a1b4 <ftello64@plt+0x8b74>
   2263c:	str	r0, [sp, #76]	; 0x4c
   22640:	cmp	r0, #0
   22644:	bne	22564 <ftello64@plt+0x10f24>
   22648:	ldr	r5, [sl, #100]	; 0x64
   2264c:	ldr	r3, [sp, #32]
   22650:	add	r2, sp, #64	; 0x40
   22654:	mov	r1, fp
   22658:	add	r0, sp, #76	; 0x4c
   2265c:	bl	1b988 <ftello64@plt+0xa348>
   22660:	str	r0, [r5, r4, lsl #2]
   22664:	ldr	r0, [sp, #72]	; 0x48
   22668:	bl	15404 <ftello64@plt+0x3dc4>
   2266c:	ldr	r3, [sl, #100]	; 0x64
   22670:	ldr	r3, [r3, r4, lsl #2]
   22674:	cmp	r3, #0
   22678:	beq	22570 <ftello64@plt+0x10f30>
   2267c:	cmp	r7, #0
   22680:	bne	22580 <ftello64@plt+0x10f40>
   22684:	ldr	r3, [sl, #100]	; 0x64
   22688:	ldr	r2, [sp, #40]	; 0x28
   2268c:	ldr	r3, [r3, r2]
   22690:	ldr	r3, [r3, #8]
   22694:	ldr	r2, [sp, #36]	; 0x24
   22698:	cmp	r3, r2
   2269c:	ble	22580 <ftello64@plt+0x10f40>
   226a0:	mov	r2, r6
   226a4:	ldr	r4, [sp, #24]
   226a8:	mov	r1, r4
   226ac:	mov	r0, sl
   226b0:	bl	1cddc <ftello64@plt+0xb79c>
   226b4:	str	r0, [sp, #76]	; 0x4c
   226b8:	cmp	r0, #0
   226bc:	bne	224ec <ftello64@plt+0x10eac>
   226c0:	mov	r1, r4
   226c4:	mov	r0, sl
   226c8:	bl	21ffc <ftello64@plt+0x109bc>
   226cc:	str	r0, [sp, #76]	; 0x4c
   226d0:	cmp	r0, #0
   226d4:	beq	22580 <ftello64@plt+0x10f40>
   226d8:	b	224ec <ftello64@plt+0x10eac>
   226dc:	ldr	r7, [sp, #52]	; 0x34
   226e0:	b	22078 <ftello64@plt+0x10a38>
   226e4:	mov	r3, #0
   226e8:	str	r3, [sp, #76]	; 0x4c
   226ec:	b	224ec <ftello64@plt+0x10eac>
   226f0:	mov	r0, #12
   226f4:	str	r0, [sp, #76]	; 0x4c
   226f8:	b	224ec <ftello64@plt+0x10eac>
   226fc:	strd	r4, [sp, #-32]!	; 0xffffffe0
   22700:	strd	r6, [sp, #8]
   22704:	strd	r8, [sp, #16]
   22708:	str	sl, [sp, #24]
   2270c:	str	lr, [sp, #28]
   22710:	sub	sp, sp, #16
   22714:	mov	r8, r0
   22718:	mov	r4, r1
   2271c:	ldr	r7, [r1, #84]	; 0x54
   22720:	ldr	r6, [r1, #40]	; 0x28
   22724:	ldr	r3, [r1, #104]	; 0x68
   22728:	cmp	r3, r6
   2272c:	bge	22770 <ftello64@plt+0x11130>
   22730:	ldr	r3, [r1, #100]	; 0x64
   22734:	str	r2, [r3, r6, lsl #2]
   22738:	str	r6, [r1, #104]	; 0x68
   2273c:	mov	r5, r2
   22740:	ldr	r3, [r7, #76]	; 0x4c
   22744:	cmp	r3, #0
   22748:	cmpne	r5, #0
   2274c:	bne	22840 <ftello64@plt+0x11200>
   22750:	mov	r0, r5
   22754:	add	sp, sp, #16
   22758:	ldrd	r4, [sp]
   2275c:	ldrd	r6, [sp, #8]
   22760:	ldrd	r8, [sp, #16]
   22764:	ldr	sl, [sp, #24]
   22768:	add	sp, sp, #28
   2276c:	pop	{pc}		; (ldr pc, [sp], #4)
   22770:	ldr	r9, [r1, #100]	; 0x64
   22774:	ldr	r3, [r9, r6, lsl #2]
   22778:	cmp	r3, #0
   2277c:	streq	r2, [r9, r6, lsl #2]
   22780:	moveq	r5, r2
   22784:	beq	22740 <ftello64@plt+0x11100>
   22788:	ldr	r3, [r3, #40]	; 0x28
   2278c:	cmp	r2, #0
   22790:	beq	22800 <ftello64@plt+0x111c0>
   22794:	ldr	r9, [r2, #40]	; 0x28
   22798:	mov	r2, r3
   2279c:	mov	r1, r9
   227a0:	add	r0, sp, #4
   227a4:	bl	1a1b4 <ftello64@plt+0x8b74>
   227a8:	str	r0, [r8]
   227ac:	cmp	r0, #0
   227b0:	movne	r5, #0
   227b4:	bne	22750 <ftello64@plt+0x11110>
   227b8:	ldr	r1, [r4, #40]	; 0x28
   227bc:	ldr	r2, [r4, #88]	; 0x58
   227c0:	sub	r1, r1, #1
   227c4:	mov	r0, r4
   227c8:	bl	1cb60 <ftello64@plt+0xb520>
   227cc:	ldr	sl, [r4, #100]	; 0x64
   227d0:	mov	r3, r0
   227d4:	add	r2, sp, #4
   227d8:	mov	r1, r7
   227dc:	mov	r0, r8
   227e0:	bl	1b988 <ftello64@plt+0xa348>
   227e4:	mov	r5, r0
   227e8:	str	r0, [sl, r6, lsl #2]
   227ec:	cmp	r9, #0
   227f0:	beq	22740 <ftello64@plt+0x11100>
   227f4:	ldr	r0, [sp, #12]
   227f8:	bl	15404 <ftello64@plt+0x3dc4>
   227fc:	b	22740 <ftello64@plt+0x11100>
   22800:	ldrd	r0, [r3]
   22804:	strd	r0, [sp, #4]
   22808:	ldr	r3, [r3, #8]
   2280c:	str	r3, [sp, #12]
   22810:	ldr	r2, [r4, #88]	; 0x58
   22814:	sub	r1, r6, #1
   22818:	mov	r0, r4
   2281c:	bl	1cb60 <ftello64@plt+0xb520>
   22820:	mov	r3, r0
   22824:	add	r2, sp, #4
   22828:	mov	r1, r7
   2282c:	mov	r0, r8
   22830:	bl	1b988 <ftello64@plt+0xa348>
   22834:	mov	r5, r0
   22838:	str	r0, [r9, r6, lsl #2]
   2283c:	b	22740 <ftello64@plt+0x11100>
   22840:	add	r7, r5, #4
   22844:	mov	r2, r6
   22848:	mov	r1, r7
   2284c:	mov	r0, r4
   22850:	bl	1cddc <ftello64@plt+0xb79c>
   22854:	str	r0, [r8]
   22858:	cmp	r0, #0
   2285c:	bne	22890 <ftello64@plt+0x11250>
   22860:	ldrb	r3, [r5, #52]	; 0x34
   22864:	tst	r3, #64	; 0x40
   22868:	beq	22750 <ftello64@plt+0x11110>
   2286c:	mov	r1, r7
   22870:	mov	r0, r4
   22874:	bl	21ffc <ftello64@plt+0x109bc>
   22878:	str	r0, [r8]
   2287c:	cmp	r0, #0
   22880:	bne	22898 <ftello64@plt+0x11258>
   22884:	ldr	r3, [r4, #100]	; 0x64
   22888:	ldr	r5, [r3, r6, lsl #2]
   2288c:	b	22750 <ftello64@plt+0x11110>
   22890:	mov	r5, #0
   22894:	b	22750 <ftello64@plt+0x11110>
   22898:	mov	r5, #0
   2289c:	b	22750 <ftello64@plt+0x11110>
   228a0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   228a4:	strd	r6, [sp, #8]
   228a8:	strd	r8, [sp, #16]
   228ac:	strd	sl, [sp, #24]
   228b0:	str	lr, [sp, #32]
   228b4:	sub	sp, sp, #84	; 0x54
   228b8:	str	r0, [sp, #8]
   228bc:	mov	r4, r1
   228c0:	mov	sl, r2
   228c4:	mov	r5, r3
   228c8:	ldr	r6, [r0, #84]	; 0x54
   228cc:	mov	r3, #0
   228d0:	str	r3, [sp, #76]	; 0x4c
   228d4:	lsl	r3, sl, #2
   228d8:	str	r3, [sp, #12]
   228dc:	ldr	r3, [r0, #100]	; 0x64
   228e0:	ldr	fp, [r3, sl, lsl #2]
   228e4:	cmp	fp, #0
   228e8:	beq	229e8 <ftello64@plt+0x113a8>
   228ec:	add	fp, fp, #4
   228f0:	ldr	r3, [r5, #4]
   228f4:	cmp	r3, #0
   228f8:	beq	229f4 <ftello64@plt+0x113b4>
   228fc:	mov	r3, #0
   22900:	str	r3, [sp, #48]	; 0x30
   22904:	mov	r2, r5
   22908:	mov	r1, r6
   2290c:	add	r0, sp, #48	; 0x30
   22910:	bl	212a4 <ftello64@plt+0xfc64>
   22914:	mov	r9, r0
   22918:	ldr	r8, [sp, #48]	; 0x30
   2291c:	cmp	r8, #0
   22920:	bne	22a28 <ftello64@plt+0x113e8>
   22924:	ldr	r3, [r0, #28]
   22928:	cmp	r3, #0
   2292c:	bne	22994 <ftello64@plt+0x11354>
   22930:	add	r8, r0, #28
   22934:	ldr	r1, [r5, #4]
   22938:	mov	r0, r8
   2293c:	bl	19c60 <ftello64@plt+0x8620>
   22940:	mov	r7, r0
   22944:	str	r0, [sp, #48]	; 0x30
   22948:	cmp	r0, #0
   2294c:	bne	22f3c <ftello64@plt+0x118fc>
   22950:	ldr	r3, [r5, #4]
   22954:	cmp	r3, #0
   22958:	ble	22994 <ftello64@plt+0x11354>
   2295c:	ldr	r3, [r5, #8]
   22960:	ldr	r1, [r3, r7, lsl #2]
   22964:	add	r1, r1, r1, lsl #1
   22968:	ldr	r3, [r6, #28]
   2296c:	add	r1, r3, r1, lsl #2
   22970:	mov	r0, r8
   22974:	bl	1c760 <ftello64@plt+0xb120>
   22978:	str	r0, [sp, #48]	; 0x30
   2297c:	cmp	r0, #0
   22980:	bne	22f44 <ftello64@plt+0x11904>
   22984:	add	r7, r7, #1
   22988:	ldr	r3, [r5, #4]
   2298c:	cmp	r7, r3
   22990:	blt	2295c <ftello64@plt+0x1131c>
   22994:	add	r2, r9, #28
   22998:	mov	r1, fp
   2299c:	mov	r0, r5
   229a0:	bl	19f58 <ftello64@plt+0x8918>
   229a4:	str	r0, [sp, #28]
   229a8:	str	r0, [sp, #76]	; 0x4c
   229ac:	cmp	r0, #0
   229b0:	bne	22f34 <ftello64@plt+0x118f4>
   229b4:	ldr	r3, [r4, #20]
   229b8:	cmp	r3, #0
   229bc:	bne	22a48 <ftello64@plt+0x11408>
   229c0:	ldr	r7, [r4]
   229c4:	mov	r2, r5
   229c8:	mov	r1, r6
   229cc:	add	r0, sp, #76	; 0x4c
   229d0:	bl	212a4 <ftello64@plt+0xfc64>
   229d4:	str	r0, [r7, sl, lsl #2]
   229d8:	ldr	r8, [sp, #76]	; 0x4c
   229dc:	cmp	r8, #0
   229e0:	beq	22a0c <ftello64@plt+0x113cc>
   229e4:	b	22a28 <ftello64@plt+0x113e8>
   229e8:	ldr	r3, [r5, #4]
   229ec:	cmp	r3, #0
   229f0:	bne	22c58 <ftello64@plt+0x11618>
   229f4:	ldr	r3, [r4]
   229f8:	mov	r2, #0
   229fc:	str	r2, [r3, sl, lsl #2]
   22a00:	cmp	fp, r2
   22a04:	moveq	r8, r2
   22a08:	beq	22a28 <ftello64@plt+0x113e8>
   22a0c:	ldr	r3, [sp, #8]
   22a10:	ldr	r3, [r3, #100]	; 0x64
   22a14:	ldr	r3, [r3, sl, lsl #2]
   22a18:	ldrb	r3, [r3, #52]	; 0x34
   22a1c:	tst	r3, #64	; 0x40
   22a20:	moveq	r8, #0
   22a24:	bne	22c78 <ftello64@plt+0x11638>
   22a28:	mov	r0, r8
   22a2c:	add	sp, sp, #84	; 0x54
   22a30:	ldrd	r4, [sp]
   22a34:	ldrd	r6, [sp, #8]
   22a38:	ldrd	r8, [sp, #16]
   22a3c:	ldrd	sl, [sp, #24]
   22a40:	add	sp, sp, #32
   22a44:	pop	{pc}		; (ldr pc, [sp], #4)
   22a48:	ldr	r3, [sp, #8]
   22a4c:	ldr	r3, [r3, #116]	; 0x74
   22a50:	str	r3, [sp, #20]
   22a54:	ble	22c4c <ftello64@plt+0x1160c>
   22a58:	mov	r7, r0
   22a5c:	str	fp, [sp, #24]
   22a60:	b	22aec <ftello64@plt+0x114ac>
   22a64:	ldr	lr, [r5, #4]
   22a68:	cmp	lr, #0
   22a6c:	ble	22adc <ftello64@plt+0x1149c>
   22a70:	ldr	r2, [r5, #8]
   22a74:	add	lr, r2, lr, lsl #2
   22a78:	mvn	r8, #0
   22a7c:	mov	r1, r8
   22a80:	b	22a98 <ftello64@plt+0x11458>
   22a84:	ldr	ip, [r0, r3, lsl #3]
   22a88:	cmp	r9, ip
   22a8c:	moveq	r1, r3
   22a90:	cmp	r2, lr
   22a94:	beq	22ac4 <ftello64@plt+0x11484>
   22a98:	ldr	r3, [r2], #4
   22a9c:	add	ip, r0, r3, lsl #3
   22aa0:	ldrb	ip, [ip, #4]
   22aa4:	cmp	ip, #8
   22aa8:	beq	22a84 <ftello64@plt+0x11444>
   22aac:	cmp	ip, #9
   22ab0:	bne	22a90 <ftello64@plt+0x11450>
   22ab4:	ldr	ip, [r0, r3, lsl #3]
   22ab8:	cmp	r9, ip
   22abc:	moveq	r8, r3
   22ac0:	b	22a90 <ftello64@plt+0x11450>
   22ac4:	str	r8, [sp, #16]
   22ac8:	cmp	r1, #0
   22acc:	bge	22b44 <ftello64@plt+0x11504>
   22ad0:	ldr	r3, [sp, #16]
   22ad4:	cmp	r3, #0
   22ad8:	bge	22b70 <ftello64@plt+0x11530>
   22adc:	add	r7, r7, #1
   22ae0:	ldr	r3, [r4, #20]
   22ae4:	cmp	r7, r3
   22ae8:	bge	22c48 <ftello64@plt+0x11608>
   22aec:	ldr	r3, [r4, #24]
   22af0:	ldr	r3, [r3, r7, lsl #2]
   22af4:	add	r3, r3, r3, lsl #1
   22af8:	ldr	ip, [sp, #20]
   22afc:	add	r2, ip, r3, lsl #3
   22b00:	ldr	r1, [r2, #8]
   22b04:	cmp	sl, r1
   22b08:	ble	22adc <ftello64@plt+0x1149c>
   22b0c:	ldr	r1, [r2, #4]
   22b10:	cmp	sl, r1
   22b14:	bgt	22adc <ftello64@plt+0x1149c>
   22b18:	ldr	r0, [r6]
   22b1c:	ldr	r3, [ip, r3, lsl #3]
   22b20:	ldr	r9, [r0, r3, lsl #3]
   22b24:	ldr	r3, [r2, #12]
   22b28:	cmp	sl, r3
   22b2c:	beq	22a64 <ftello64@plt+0x11424>
   22b30:	ldr	r3, [r5, #4]
   22b34:	cmp	r3, #0
   22b38:	ldrgt	fp, [sp, #28]
   22b3c:	bgt	22bfc <ftello64@plt+0x115bc>
   22b40:	b	22adc <ftello64@plt+0x1149c>
   22b44:	ldr	r3, [sp, #24]
   22b48:	mov	r2, r5
   22b4c:	mov	r0, r6
   22b50:	bl	1e2cc <ftello64@plt+0xcc8c>
   22b54:	cmp	r0, #0
   22b58:	bne	22f4c <ftello64@plt+0x1190c>
   22b5c:	cmp	r8, #0
   22b60:	blt	22adc <ftello64@plt+0x1149c>
   22b64:	ldr	r3, [r5, #4]
   22b68:	cmp	r3, #0
   22b6c:	ble	22adc <ftello64@plt+0x1149c>
   22b70:	ldr	r9, [sp, #28]
   22b74:	b	22b88 <ftello64@plt+0x11548>
   22b78:	add	r9, r9, #1
   22b7c:	ldr	r3, [r5, #4]
   22b80:	cmp	r9, r3
   22b84:	bge	22adc <ftello64@plt+0x1149c>
   22b88:	ldr	r3, [r5, #8]
   22b8c:	ldr	fp, [r3, r9, lsl #2]
   22b90:	add	r8, fp, fp, lsl #1
   22b94:	lsl	r8, r8, #2
   22b98:	ldr	r0, [r6, #28]
   22b9c:	ldr	r1, [sp, #16]
   22ba0:	add	r0, r0, r8
   22ba4:	bl	18b40 <ftello64@plt+0x7500>
   22ba8:	cmp	r0, #0
   22bac:	bne	22b78 <ftello64@plt+0x11538>
   22bb0:	ldr	r0, [r6, #24]
   22bb4:	ldr	r1, [sp, #16]
   22bb8:	add	r0, r0, r8
   22bbc:	bl	18b40 <ftello64@plt+0x7500>
   22bc0:	cmp	r0, #0
   22bc4:	bne	22b78 <ftello64@plt+0x11538>
   22bc8:	ldr	r3, [sp, #24]
   22bcc:	mov	r2, r5
   22bd0:	mov	r1, fp
   22bd4:	mov	r0, r6
   22bd8:	bl	1e2cc <ftello64@plt+0xcc8c>
   22bdc:	cmp	r0, #0
   22be0:	bne	22f54 <ftello64@plt+0x11914>
   22be4:	sub	r9, r9, #1
   22be8:	b	22b78 <ftello64@plt+0x11538>
   22bec:	add	fp, fp, #1
   22bf0:	ldr	r3, [r5, #4]
   22bf4:	cmp	fp, r3
   22bf8:	bge	22adc <ftello64@plt+0x1149c>
   22bfc:	ldr	r3, [r5, #8]
   22c00:	ldr	r1, [r3, fp, lsl #2]
   22c04:	ldr	r2, [r6]
   22c08:	add	r3, r2, r1, lsl #3
   22c0c:	ldrb	r3, [r3, #4]
   22c10:	sub	r3, r3, #8
   22c14:	cmp	r3, #1
   22c18:	bhi	22bec <ftello64@plt+0x115ac>
   22c1c:	ldr	r3, [r2, r1, lsl #3]
   22c20:	cmp	r9, r3
   22c24:	bne	22bec <ftello64@plt+0x115ac>
   22c28:	ldr	r3, [sp, #24]
   22c2c:	mov	r2, r5
   22c30:	mov	r0, r6
   22c34:	bl	1e2cc <ftello64@plt+0xcc8c>
   22c38:	cmp	r0, #0
   22c3c:	beq	22bec <ftello64@plt+0x115ac>
   22c40:	mov	r8, r0
   22c44:	b	22a28 <ftello64@plt+0x113e8>
   22c48:	ldr	fp, [sp, #24]
   22c4c:	mov	r3, #0
   22c50:	str	r3, [sp, #76]	; 0x4c
   22c54:	b	229c0 <ftello64@plt+0x11380>
   22c58:	ldr	r4, [r1]
   22c5c:	mov	r2, r5
   22c60:	mov	r1, r6
   22c64:	add	r0, sp, #76	; 0x4c
   22c68:	bl	212a4 <ftello64@plt+0xfc64>
   22c6c:	str	r0, [r4, sl, lsl #2]
   22c70:	ldr	r8, [sp, #76]	; 0x4c
   22c74:	b	22a28 <ftello64@plt+0x113e8>
   22c78:	mov	r1, sl
   22c7c:	ldr	r5, [sp, #8]
   22c80:	mov	r0, r5
   22c84:	bl	19538 <ftello64@plt+0x7ef8>
   22c88:	str	r0, [sp, #32]
   22c8c:	cmn	r0, #1
   22c90:	moveq	r8, #0
   22c94:	beq	22a28 <ftello64@plt+0x113e8>
   22c98:	ldr	r7, [r5, #84]	; 0x54
   22c9c:	mov	r3, #0
   22ca0:	str	r3, [sp, #48]	; 0x30
   22ca4:	ldr	r3, [fp, #4]
   22ca8:	cmp	r3, #0
   22cac:	ble	22f2c <ftello64@plt+0x118ec>
   22cb0:	add	r3, r0, r0, lsl #1
   22cb4:	lsl	r3, r3, #3
   22cb8:	str	r3, [sp, #36]	; 0x24
   22cbc:	mov	r3, #0
   22cc0:	add	r2, r4, #16
   22cc4:	str	r2, [sp, #24]
   22cc8:	str	sl, [sp, #28]
   22ccc:	mov	sl, r3
   22cd0:	b	22cec <ftello64@plt+0x116ac>
   22cd4:	cmp	r2, #4
   22cd8:	beq	22d20 <ftello64@plt+0x116e0>
   22cdc:	add	sl, sl, #1
   22ce0:	ldr	r3, [fp, #4]
   22ce4:	cmp	sl, r3
   22ce8:	bge	22f00 <ftello64@plt+0x118c0>
   22cec:	ldr	r3, [fp, #8]
   22cf0:	ldr	r6, [r3, sl, lsl #2]
   22cf4:	ldr	r3, [r7]
   22cf8:	add	r3, r3, r6, lsl #3
   22cfc:	ldrb	r2, [r3, #4]
   22d00:	ldr	r3, [r4, #8]
   22d04:	cmp	r6, r3
   22d08:	bne	22cd4 <ftello64@plt+0x11694>
   22d0c:	ldr	r3, [r4, #12]
   22d10:	ldr	r1, [sp, #28]
   22d14:	cmp	r1, r3
   22d18:	bne	22cd4 <ftello64@plt+0x11694>
   22d1c:	b	22cdc <ftello64@plt+0x1169c>
   22d20:	ldr	r3, [sp, #8]
   22d24:	ldr	r5, [r3, #116]	; 0x74
   22d28:	ldr	r3, [sp, #36]	; 0x24
   22d2c:	add	r5, r5, r3
   22d30:	add	r3, r6, r6, lsl #1
   22d34:	lsl	r3, r3, #2
   22d38:	str	r3, [sp, #20]
   22d3c:	lsl	r3, r6, #2
   22d40:	str	r3, [sp, #16]
   22d44:	ldr	r3, [sp, #32]
   22d48:	str	fp, [sp, #40]	; 0x28
   22d4c:	str	sl, [sp, #44]	; 0x2c
   22d50:	mov	sl, r3
   22d54:	ldr	fp, [sp, #28]
   22d58:	b	22dfc <ftello64@plt+0x117bc>
   22d5c:	ldr	r3, [r7, #20]
   22d60:	ldr	r2, [sp, #20]
   22d64:	add	r3, r3, r2
   22d68:	ldr	r3, [r3, #8]
   22d6c:	ldr	r8, [r3]
   22d70:	b	22e2c <ftello64@plt+0x117ec>
   22d74:	ldrd	r2, [r4]
   22d78:	strd	r2, [sp, #48]	; 0x30
   22d7c:	ldrd	r2, [r4, #8]
   22d80:	strd	r2, [sp, #56]	; 0x38
   22d84:	ldrd	r2, [r4, #16]
   22d88:	strd	r2, [sp, #64]	; 0x40
   22d8c:	ldr	r3, [r4, #24]
   22d90:	str	r3, [sp, #72]	; 0x48
   22d94:	ldr	r1, [sp, #24]
   22d98:	add	r0, sp, #64	; 0x40
   22d9c:	bl	1a12c <ftello64@plt+0x8aec>
   22da0:	cmp	r0, #0
   22da4:	beq	22e8c <ftello64@plt+0x1184c>
   22da8:	mov	r8, r0
   22dac:	b	22f0c <ftello64@plt+0x118cc>
   22db0:	ldr	r3, [sp, #48]	; 0x30
   22db4:	ldr	r2, [sp, #12]
   22db8:	str	r5, [r3, r2]
   22dbc:	mov	r1, sl
   22dc0:	add	r0, sp, #64	; 0x40
   22dc4:	bl	18b40 <ftello64@plt+0x7500>
   22dc8:	sub	r1, r0, #1
   22dcc:	add	r0, sp, #64	; 0x40
   22dd0:	bl	18bd8 <ftello64@plt+0x7598>
   22dd4:	add	r5, sl, sl, lsl #1
   22dd8:	ldr	r3, [sp, #8]
   22ddc:	ldr	r3, [r3, #116]	; 0x74
   22de0:	add	r5, r3, r5, lsl #3
   22de4:	add	sl, sl, #1
   22de8:	add	r2, r5, #24
   22dec:	ldrb	r3, [r5, #20]
   22df0:	cmp	r3, #0
   22df4:	beq	22ef4 <ftello64@plt+0x118b4>
   22df8:	mov	r5, r2
   22dfc:	ldr	r3, [r5]
   22e00:	cmp	r6, r3
   22e04:	bne	22de4 <ftello64@plt+0x117a4>
   22e08:	ldr	r3, [r5, #12]
   22e0c:	ldr	r2, [r5, #8]
   22e10:	sub	r3, r3, r2
   22e14:	add	r9, fp, r3
   22e18:	cmp	r3, #0
   22e1c:	beq	22d5c <ftello64@plt+0x1171c>
   22e20:	ldr	r3, [r7, #12]
   22e24:	ldr	r2, [sp, #16]
   22e28:	ldr	r8, [r3, r2]
   22e2c:	ldr	r3, [r4, #12]
   22e30:	cmp	r9, r3
   22e34:	bgt	22de4 <ftello64@plt+0x117a4>
   22e38:	ldr	r3, [r4]
   22e3c:	ldr	r0, [r3, r9, lsl #2]
   22e40:	cmp	r0, #0
   22e44:	beq	22de4 <ftello64@plt+0x117a4>
   22e48:	mov	r1, r8
   22e4c:	add	r0, r0, #4
   22e50:	bl	18b40 <ftello64@plt+0x7500>
   22e54:	cmp	r0, #0
   22e58:	beq	22de4 <ftello64@plt+0x117a4>
   22e5c:	str	r9, [sp, #4]
   22e60:	str	r8, [sp]
   22e64:	mov	r3, fp
   22e68:	mov	r2, r6
   22e6c:	ldr	r1, [sp, #24]
   22e70:	ldr	r0, [sp, #8]
   22e74:	bl	195f4 <ftello64@plt+0x7fb4>
   22e78:	cmp	r0, #0
   22e7c:	bne	22de4 <ftello64@plt+0x117a4>
   22e80:	ldr	r3, [sp, #48]	; 0x30
   22e84:	cmp	r3, #0
   22e88:	beq	22d74 <ftello64@plt+0x11734>
   22e8c:	str	r6, [sp, #56]	; 0x38
   22e90:	str	fp, [sp, #60]	; 0x3c
   22e94:	mov	r1, sl
   22e98:	add	r0, sp, #64	; 0x40
   22e9c:	bl	1c1c8 <ftello64@plt+0xab88>
   22ea0:	cmp	r0, #0
   22ea4:	beq	22f08 <ftello64@plt+0x118c8>
   22ea8:	ldr	r3, [sp, #48]	; 0x30
   22eac:	ldr	r2, [sp, #12]
   22eb0:	ldr	r5, [r3, r2]
   22eb4:	add	r1, sp, #48	; 0x30
   22eb8:	ldr	r0, [sp, #8]
   22ebc:	bl	22f5c <ftello64@plt+0x1191c>
   22ec0:	cmp	r0, #0
   22ec4:	bne	22f24 <ftello64@plt+0x118e4>
   22ec8:	ldr	r1, [r4, #4]
   22ecc:	cmp	r1, #0
   22ed0:	beq	22db0 <ftello64@plt+0x11770>
   22ed4:	add	r3, fp, #1
   22ed8:	ldr	r2, [sp, #48]	; 0x30
   22edc:	mov	r0, r7
   22ee0:	bl	214d0 <ftello64@plt+0xfe90>
   22ee4:	cmp	r0, #0
   22ee8:	beq	22db0 <ftello64@plt+0x11770>
   22eec:	mov	r8, r0
   22ef0:	b	22f0c <ftello64@plt+0x118cc>
   22ef4:	ldr	fp, [sp, #40]	; 0x28
   22ef8:	ldr	sl, [sp, #44]	; 0x2c
   22efc:	b	22cdc <ftello64@plt+0x1169c>
   22f00:	mov	r8, #0
   22f04:	b	22f0c <ftello64@plt+0x118cc>
   22f08:	mov	r8, #12
   22f0c:	ldr	r3, [sp, #48]	; 0x30
   22f10:	cmp	r3, #0
   22f14:	beq	22a28 <ftello64@plt+0x113e8>
   22f18:	ldr	r0, [sp, #72]	; 0x48
   22f1c:	bl	15404 <ftello64@plt+0x3dc4>
   22f20:	b	22a28 <ftello64@plt+0x113e8>
   22f24:	mov	r8, r0
   22f28:	b	22f0c <ftello64@plt+0x118cc>
   22f2c:	mov	r8, #0
   22f30:	b	22a28 <ftello64@plt+0x113e8>
   22f34:	ldr	r8, [sp, #28]
   22f38:	b	22a28 <ftello64@plt+0x113e8>
   22f3c:	mov	r8, #12
   22f40:	b	22a28 <ftello64@plt+0x113e8>
   22f44:	mov	r8, #12
   22f48:	b	22a28 <ftello64@plt+0x113e8>
   22f4c:	mov	r8, r0
   22f50:	b	22a28 <ftello64@plt+0x113e8>
   22f54:	mov	r8, r0
   22f58:	b	22a28 <ftello64@plt+0x113e8>
   22f5c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   22f60:	strd	r6, [sp, #8]
   22f64:	strd	r8, [sp, #16]
   22f68:	strd	sl, [sp, #24]
   22f6c:	str	lr, [sp, #32]
   22f70:	sub	sp, sp, #60	; 0x3c
   22f74:	mov	sl, r0
   22f78:	mov	r7, r1
   22f7c:	ldr	fp, [r1, #12]
   22f80:	ldr	r1, [r1, #8]
   22f84:	add	r0, sp, #44	; 0x2c
   22f88:	bl	19c08 <ftello64@plt+0x85c8>
   22f8c:	subs	r4, r0, #0
   22f90:	bne	2321c <ftello64@plt+0x11bdc>
   22f94:	add	r3, sp, #44	; 0x2c
   22f98:	mov	r2, fp
   22f9c:	mov	r1, r7
   22fa0:	mov	r0, sl
   22fa4:	bl	228a0 <ftello64@plt+0x11260>
   22fa8:	subs	r3, r0, #0
   22fac:	str	r3, [sp, #32]
   22fb0:	bne	23200 <ftello64@plt+0x11bc0>
   22fb4:	cmp	fp, #0
   22fb8:	ble	23208 <ftello64@plt+0x11bc8>
   22fbc:	str	r3, [sp, #20]
   22fc0:	mov	r9, sl
   22fc4:	b	2315c <ftello64@plt+0x11b1c>
   22fc8:	ldr	r2, [sp, #16]
   22fcc:	mov	r1, #0
   22fd0:	bl	11520 <memset@plt>
   22fd4:	ldr	r0, [sp, #52]	; 0x34
   22fd8:	bl	15404 <ftello64@plt+0x3dc4>
   22fdc:	ldr	r4, [sp, #32]
   22fe0:	b	2321c <ftello64@plt+0x11bdc>
   22fe4:	ldr	r3, [r7, #12]
   22fe8:	str	r3, [sp, #24]
   22fec:	ldr	r2, [sp, #12]
   22ff0:	ldr	r3, [r2, #84]	; 0x54
   22ff4:	mov	r0, r3
   22ff8:	mov	r3, r9
   22ffc:	mov	r1, fp
   23000:	str	r0, [sp, #36]	; 0x24
   23004:	bl	1df7c <ftello64@plt+0xc93c>
   23008:	subs	r6, r0, #0
   2300c:	ble	23124 <ftello64@plt+0x11ae4>
   23010:	add	r3, r9, r6
   23014:	ldr	r2, [sp, #24]
   23018:	cmp	r2, r3
   2301c:	blt	23050 <ftello64@plt+0x11a10>
   23020:	ldr	r2, [r7]
   23024:	ldr	r0, [r2, r3, lsl #2]
   23028:	cmp	r0, #0
   2302c:	beq	230d0 <ftello64@plt+0x11a90>
   23030:	ldr	r3, [sp, #36]	; 0x24
   23034:	ldr	r3, [r3, #12]
   23038:	ldr	r2, [sp, #8]
   2303c:	ldr	r1, [r3, r2, lsl #2]
   23040:	add	r0, r0, #4
   23044:	bl	18b40 <ftello64@plt+0x7500>
   23048:	cmp	r0, #0
   2304c:	beq	230d0 <ftello64@plt+0x11a90>
   23050:	ldr	r3, [r7, #20]
   23054:	cmp	r3, #0
   23058:	beq	23088 <ftello64@plt+0x11a48>
   2305c:	ldr	r3, [r4, #12]
   23060:	ldr	r2, [sp, #8]
   23064:	ldr	r2, [r3, r2, lsl #2]
   23068:	str	r9, [sp, #4]
   2306c:	str	fp, [sp]
   23070:	add	r3, r9, r6
   23074:	ldr	r1, [sp, #28]
   23078:	ldr	r0, [sp, #12]
   2307c:	bl	195f4 <ftello64@plt+0x7fb4>
   23080:	cmp	r0, #0
   23084:	bne	2309c <ftello64@plt+0x11a5c>
   23088:	mov	r1, fp
   2308c:	add	r0, sp, #44	; 0x2c
   23090:	bl	1c1c8 <ftello64@plt+0xab88>
   23094:	cmp	r0, #0
   23098:	beq	23210 <ftello64@plt+0x11bd0>
   2309c:	add	sl, sl, #1
   230a0:	ldr	r3, [r5, #20]
   230a4:	cmp	sl, r3
   230a8:	bge	23130 <ftello64@plt+0x11af0>
   230ac:	ldr	r3, [r5, #24]
   230b0:	ldr	fp, [r3, sl, lsl #2]
   230b4:	str	fp, [sp, #8]
   230b8:	lsl	r8, fp, #3
   230bc:	ldr	r3, [r4]
   230c0:	add	r3, r3, r8
   230c4:	ldrb	r3, [r3, #6]
   230c8:	tst	r3, #16
   230cc:	bne	22fe4 <ftello64@plt+0x119a4>
   230d0:	ldr	r1, [r4]
   230d4:	mov	r2, r9
   230d8:	add	r1, r1, r8
   230dc:	ldr	r0, [sp, #12]
   230e0:	bl	1cc6c <ftello64@plt+0xb62c>
   230e4:	cmp	r0, #0
   230e8:	beq	2309c <ftello64@plt+0x11a5c>
   230ec:	ldr	r3, [r7]
   230f0:	ldr	r2, [sp, #16]
   230f4:	ldr	r0, [r3, r2]
   230f8:	cmp	r0, #0
   230fc:	beq	2309c <ftello64@plt+0x11a5c>
   23100:	ldr	r3, [r4, #12]
   23104:	ldr	r2, [sp, #8]
   23108:	ldr	r1, [r3, r2, lsl #2]
   2310c:	add	r0, r0, #4
   23110:	bl	18b40 <ftello64@plt+0x7500>
   23114:	cmp	r0, #0
   23118:	beq	2309c <ftello64@plt+0x11a5c>
   2311c:	mov	r6, #1
   23120:	b	23050 <ftello64@plt+0x11a10>
   23124:	cmp	r6, #0
   23128:	beq	230d0 <ftello64@plt+0x11a90>
   2312c:	b	23050 <ftello64@plt+0x11a10>
   23130:	mov	fp, r9
   23134:	ldr	r9, [sp, #12]
   23138:	add	r3, sp, #44	; 0x2c
   2313c:	mov	r2, fp
   23140:	mov	r1, r7
   23144:	mov	r0, r9
   23148:	bl	228a0 <ftello64@plt+0x11260>
   2314c:	cmp	r0, #0
   23150:	bne	2323c <ftello64@plt+0x11bfc>
   23154:	cmp	fp, #0
   23158:	beq	231f8 <ftello64@plt+0x11bb8>
   2315c:	ldr	r0, [r7]
   23160:	lsl	r3, fp, #2
   23164:	str	r3, [sp, #16]
   23168:	ldr	r3, [r0, fp, lsl #2]
   2316c:	cmp	r3, #0
   23170:	ldreq	r3, [sp, #20]
   23174:	addeq	r3, r3, #1
   23178:	ldrne	r3, [sp, #32]
   2317c:	str	r3, [sp, #20]
   23180:	ldr	r3, [r9, #120]	; 0x78
   23184:	ldr	r2, [sp, #20]
   23188:	cmp	r3, r2
   2318c:	blt	22fc8 <ftello64@plt+0x11988>
   23190:	mov	r3, #0
   23194:	str	r3, [sp, #48]	; 0x30
   23198:	sub	fp, fp, #1
   2319c:	ldr	r3, [r9, #100]	; 0x64
   231a0:	ldr	r2, [sp, #16]
   231a4:	add	r3, r3, r2
   231a8:	ldr	r5, [r3, #-4]
   231ac:	cmp	r5, #0
   231b0:	beq	23138 <ftello64@plt+0x11af8>
   231b4:	ldr	r4, [r9, #84]	; 0x54
   231b8:	ldr	r3, [r5, #20]
   231bc:	cmp	r3, #0
   231c0:	ble	23138 <ftello64@plt+0x11af8>
   231c4:	ldr	r3, [r5, #24]
   231c8:	ldr	r6, [r3]
   231cc:	str	r6, [sp, #8]
   231d0:	lsl	r8, r6, #3
   231d4:	ldr	r3, [r4]
   231d8:	add	r3, r3, r8
   231dc:	ldr	sl, [sp, #32]
   231e0:	add	r2, r7, #16
   231e4:	str	r2, [sp, #28]
   231e8:	str	r9, [sp, #12]
   231ec:	mov	r9, fp
   231f0:	mov	fp, r6
   231f4:	b	230c4 <ftello64@plt+0x11a84>
   231f8:	mov	r4, fp
   231fc:	b	23214 <ftello64@plt+0x11bd4>
   23200:	ldr	r4, [sp, #32]
   23204:	b	23214 <ftello64@plt+0x11bd4>
   23208:	ldr	r4, [sp, #32]
   2320c:	b	23214 <ftello64@plt+0x11bd4>
   23210:	mov	r4, #12
   23214:	ldr	r0, [sp, #52]	; 0x34
   23218:	bl	15404 <ftello64@plt+0x3dc4>
   2321c:	mov	r0, r4
   23220:	add	sp, sp, #60	; 0x3c
   23224:	ldrd	r4, [sp]
   23228:	ldrd	r6, [sp, #8]
   2322c:	ldrd	r8, [sp, #16]
   23230:	ldrd	sl, [sp, #24]
   23234:	add	sp, sp, #32
   23238:	pop	{pc}		; (ldr pc, [sp], #4)
   2323c:	mov	r4, r0
   23240:	b	23214 <ftello64@plt+0x11bd4>
   23244:	strd	r4, [sp, #-36]!	; 0xffffffdc
   23248:	strd	r6, [sp, #8]
   2324c:	strd	r8, [sp, #16]
   23250:	strd	sl, [sp, #24]
   23254:	str	lr, [sp, #32]
   23258:	sub	sp, sp, #420	; 0x1a4
   2325c:	mov	r5, r0
   23260:	str	r0, [sp, #20]
   23264:	str	r1, [sp, #44]	; 0x2c
   23268:	str	r2, [sp, #60]	; 0x3c
   2326c:	mov	r4, r3
   23270:	ldr	r6, [sp, #456]	; 0x1c8
   23274:	ldr	sl, [r0]
   23278:	mov	r2, #136	; 0x88
   2327c:	mov	r1, #0
   23280:	add	r0, sp, #276	; 0x114
   23284:	bl	11520 <memset@plt>
   23288:	str	sl, [sp, #360]	; 0x168
   2328c:	ldr	r2, [r5, #16]
   23290:	str	r2, [sp, #32]
   23294:	cmp	r2, #0
   23298:	beq	232c0 <ftello64@plt+0x11c80>
   2329c:	ldrb	r2, [r5, #28]
   232a0:	ubfx	r3, r2, #3, #1
   232a4:	cmp	r4, r6
   232a8:	moveq	r3, #0
   232ac:	andne	r3, r3, #1
   232b0:	cmp	r3, #0
   232b4:	moveq	r3, #0
   232b8:	streq	r3, [sp, #32]
   232bc:	bne	2360c <ftello64@plt+0x11fcc>
   232c0:	ldr	r3, [sp, #20]
   232c4:	ldr	r3, [r3, #24]
   232c8:	ldr	r2, [sp, #464]	; 0x1d0
   232cc:	cmp	r3, r2
   232d0:	subcc	r2, r2, #1
   232d4:	subcc	r3, r2, r3
   232d8:	movcs	r3, #0
   232dc:	str	r3, [sp, #72]	; 0x48
   232e0:	ldr	ip, [sp, #20]
   232e4:	ldr	r3, [ip, #8]
   232e8:	cmp	r3, #0
   232ec:	beq	24808 <ftello64@plt+0x131c8>
   232f0:	ldr	r3, [sl, #36]	; 0x24
   232f4:	cmp	r3, #0
   232f8:	beq	24814 <ftello64@plt+0x131d4>
   232fc:	ldr	r2, [sl, #40]	; 0x28
   23300:	cmp	r2, #0
   23304:	beq	24820 <ftello64@plt+0x131e0>
   23308:	ldr	r1, [sl, #44]	; 0x2c
   2330c:	cmp	r1, #0
   23310:	beq	2482c <ftello64@plt+0x131ec>
   23314:	ldr	r0, [sl, #48]	; 0x30
   23318:	cmp	r0, #0
   2331c:	beq	24838 <ftello64@plt+0x131f8>
   23320:	ldr	r3, [r3, #8]
   23324:	cmp	r3, #0
   23328:	bne	23364 <ftello64@plt+0x11d24>
   2332c:	ldr	r3, [r2, #8]
   23330:	cmp	r3, #0
   23334:	bne	23364 <ftello64@plt+0x11d24>
   23338:	ldr	r2, [r1, #8]
   2333c:	cmp	r2, #0
   23340:	beq	23350 <ftello64@plt+0x11d10>
   23344:	ldrsb	r2, [ip, #28]
   23348:	cmp	r2, #0
   2334c:	blt	23364 <ftello64@plt+0x11d24>
   23350:	cmp	r4, #0
   23354:	cmpne	r6, #0
   23358:	bne	24844 <ftello64@plt+0x13204>
   2335c:	mov	r6, r3
   23360:	mov	r4, r3
   23364:	ldr	r3, [sp, #464]	; 0x1d0
   23368:	ldr	r2, [sp, #72]	; 0x48
   2336c:	subs	r3, r3, r2
   23370:	str	r3, [sp, #64]	; 0x40
   23374:	movne	r5, #1
   23378:	bne	23388 <ftello64@plt+0x11d48>
   2337c:	ldr	r5, [sl, #76]	; 0x4c
   23380:	adds	r5, r5, #0
   23384:	movne	r5, #1
   23388:	ldr	r3, [sp, #20]
   2338c:	ldr	ip, [r3, #20]
   23390:	str	ip, [sp, #68]	; 0x44
   23394:	ldr	r2, [r3, #12]
   23398:	ldr	r0, [sl, #92]	; 0x5c
   2339c:	ldr	r3, [sl, #8]
   233a0:	add	r3, r3, #1
   233a4:	cmp	r3, r0
   233a8:	movlt	r3, r0
   233ac:	ldr	lr, [sp, #60]	; 0x3c
   233b0:	add	r1, lr, #1
   233b4:	ldr	r7, [sp, #44]	; 0x2c
   233b8:	str	r7, [sp, #276]	; 0x114
   233bc:	str	lr, [sp, #324]	; 0x144
   233c0:	str	lr, [sp, #320]	; 0x140
   233c4:	mov	r7, ip
   233c8:	str	ip, [sp, #340]	; 0x154
   233cc:	and	ip, r2, #4194304	; 0x400000
   233d0:	ubfx	r2, r2, #22, #1
   233d4:	strb	r2, [sp, #348]	; 0x15c
   233d8:	orrs	r2, r7, ip
   233dc:	movne	r2, #1
   233e0:	moveq	r2, #0
   233e4:	strb	r2, [sp, #351]	; 0x15f
   233e8:	str	r0, [sp, #356]	; 0x164
   233ec:	ldrb	r2, [sl, #88]	; 0x58
   233f0:	ubfx	r0, r2, #2, #1
   233f4:	strb	r0, [sp, #349]	; 0x15d
   233f8:	ubfx	r2, r2, #3, #1
   233fc:	strb	r2, [sp, #350]	; 0x15e
   23400:	str	lr, [sp, #332]	; 0x14c
   23404:	str	lr, [sp, #328]	; 0x148
   23408:	cmp	r3, r1
   2340c:	movlt	r1, r3
   23410:	add	r0, sp, #276	; 0x114
   23414:	bl	196f4 <ftello64@plt+0x80b4>
   23418:	subs	r2, r0, #0
   2341c:	str	r2, [sp, #76]	; 0x4c
   23420:	bne	2479c <ftello64@plt+0x1315c>
   23424:	add	r3, sl, #96	; 0x60
   23428:	str	r3, [sp, #344]	; 0x158
   2342c:	ldrb	r3, [sl, #88]	; 0x58
   23430:	ubfx	r3, r3, #4, #1
   23434:	strb	r3, [sp, #354]	; 0x162
   23438:	ldrb	r3, [sp, #351]	; 0x15f
   2343c:	cmp	r3, #0
   23440:	beq	2494c <ftello64@plt+0x1330c>
   23444:	mov	r3, r2
   23448:	str	r3, [sp, #304]	; 0x130
   2344c:	str	r3, [sp, #308]	; 0x134
   23450:	ldr	r3, [sp, #460]	; 0x1cc
   23454:	str	r3, [sp, #332]	; 0x14c
   23458:	str	r3, [sp, #328]	; 0x148
   2345c:	ldr	r3, [sp, #20]
   23460:	ldrb	r3, [r3, #28]
   23464:	ubfx	r3, r3, #7, #1
   23468:	strb	r3, [sp, #353]	; 0x161
   2346c:	ldr	r7, [sl, #76]	; 0x4c
   23470:	lsl	r7, r7, #1
   23474:	ldr	r3, [sp, #472]	; 0x1d8
   23478:	str	r3, [sp, #364]	; 0x16c
   2347c:	mvn	r3, #0
   23480:	str	r3, [sp, #368]	; 0x170
   23484:	cmp	r7, #0
   23488:	ble	234c8 <ftello64@plt+0x11e88>
   2348c:	movw	r3, #43690	; 0xaaaa
   23490:	movt	r3, #2730	; 0xaaa
   23494:	cmp	r7, r3
   23498:	bhi	24940 <ftello64@plt+0x13300>
   2349c:	add	r0, r7, r7, lsl #1
   234a0:	lsl	r0, r0, #3
   234a4:	bl	27cf0 <ftello64@plt+0x166b0>
   234a8:	str	r0, [sp, #392]	; 0x188
   234ac:	lsl	r0, r7, #2
   234b0:	bl	27cf0 <ftello64@plt+0x166b0>
   234b4:	str	r0, [sp, #408]	; 0x198
   234b8:	ldr	r3, [sp, #392]	; 0x188
   234bc:	cmp	r0, #0
   234c0:	cmpne	r3, #0
   234c4:	beq	24940 <ftello64@plt+0x13300>
   234c8:	str	r7, [sp, #388]	; 0x184
   234cc:	mov	r3, #1
   234d0:	str	r3, [sp, #396]	; 0x18c
   234d4:	str	r7, [sp, #404]	; 0x194
   234d8:	ldr	r3, [sp, #64]	; 0x40
   234dc:	cmp	r3, #1
   234e0:	bls	23624 <ftello64@plt+0x11fe4>
   234e4:	ldr	r0, [sp, #312]	; 0x138
   234e8:	cmn	r0, #-1073741822	; 0xc0000002
   234ec:	bhi	247a8 <ftello64@plt+0x13168>
   234f0:	add	r0, r0, #1
   234f4:	lsl	r0, r0, #2
   234f8:	bl	27cf0 <ftello64@plt+0x166b0>
   234fc:	str	r0, [sp, #376]	; 0x178
   23500:	cmp	r0, #0
   23504:	beq	247b4 <ftello64@plt+0x13174>
   23508:	str	r4, [sp, #412]	; 0x19c
   2350c:	ldr	r3, [sp, #472]	; 0x1d8
   23510:	and	r3, r3, #1
   23514:	cmp	r3, #0
   23518:	movne	r3, #4
   2351c:	moveq	r3, #6
   23520:	str	r3, [sp, #336]	; 0x150
   23524:	cmp	r4, r6
   23528:	mvngt	r3, #0
   2352c:	movle	r3, #1
   23530:	str	r3, [sp, #92]	; 0x5c
   23534:	movlt	r3, r4
   23538:	movge	r3, r6
   2353c:	str	r3, [sp, #56]	; 0x38
   23540:	movge	r3, r4
   23544:	movlt	r3, r6
   23548:	str	r3, [sp, #48]	; 0x30
   2354c:	ldr	r3, [sl, #92]	; 0x5c
   23550:	str	r3, [sp, #88]	; 0x58
   23554:	ldr	r2, [sp, #32]
   23558:	cmp	r2, #0
   2355c:	beq	23634 <ftello64@plt+0x11ff4>
   23560:	cmp	r3, #1
   23564:	moveq	r3, #4
   23568:	beq	2358c <ftello64@plt+0x11f4c>
   2356c:	ldr	r3, [sp, #20]
   23570:	ldr	r3, [r3, #12]
   23574:	and	r3, r3, #4194304	; 0x400000
   23578:	ldr	r2, [sp, #68]	; 0x44
   2357c:	orr	r3, r2, r3
   23580:	cmp	r3, #0
   23584:	ldr	r3, [sp, #76]	; 0x4c
   23588:	moveq	r3, #4
   2358c:	ldr	r2, [sp, #76]	; 0x4c
   23590:	cmp	r4, r6
   23594:	movle	r2, #2
   23598:	ldr	r1, [sp, #68]	; 0x44
   2359c:	cmp	r1, #0
   235a0:	orrne	r3, r3, #1
   235a4:	orr	r3, r3, r2
   235a8:	str	r3, [sp, #80]	; 0x50
   235ac:	ldr	r3, [sp, #48]	; 0x30
   235b0:	cmp	r4, r3
   235b4:	movle	r3, #0
   235b8:	movgt	r3, #1
   235bc:	ldr	r2, [sp, #56]	; 0x38
   235c0:	cmp	r4, r2
   235c4:	orrlt	r3, r3, #1
   235c8:	str	r3, [sp, #84]	; 0x54
   235cc:	cmp	r3, #0
   235d0:	bne	247c0 <ftello64@plt+0x13180>
   235d4:	str	r5, [sp, #16]
   235d8:	add	r3, sp, #416	; 0x1a0
   235dc:	cmp	r4, r6
   235e0:	suble	r3, r3, #4
   235e4:	movgt	r3, #0
   235e8:	str	r3, [sp, #96]	; 0x60
   235ec:	adds	r3, r3, #0
   235f0:	movne	r3, #1
   235f4:	str	r3, [sp, #100]	; 0x64
   235f8:	mov	r3, #65280	; 0xff00
   235fc:	movt	r3, #3
   23600:	str	r3, [sp, #40]	; 0x28
   23604:	str	sl, [sp, #52]	; 0x34
   23608:	b	249e0 <ftello64@plt+0x133a0>
   2360c:	and	r2, r2, #1
   23610:	cmp	r2, #0
   23614:	ldr	r3, [sp, #32]
   23618:	movne	r3, #0
   2361c:	str	r3, [sp, #32]
   23620:	b	232c0 <ftello64@plt+0x11c80>
   23624:	ldrb	r3, [sl, #88]	; 0x58
   23628:	tst	r3, #2
   2362c:	beq	23508 <ftello64@plt+0x11ec8>
   23630:	b	234e4 <ftello64@plt+0x11ea4>
   23634:	mov	r3, #8
   23638:	str	r3, [sp, #80]	; 0x50
   2363c:	b	235ac <ftello64@plt+0x11f6c>
   23640:	ldr	r5, [sp, #76]	; 0x4c
   23644:	ldr	r4, [sp, #412]	; 0x19c
   23648:	ldr	r3, [sp, #300]	; 0x12c
   2364c:	sub	r3, r4, r3
   23650:	ldr	r2, [sp, #308]	; 0x134
   23654:	cmp	r2, r3
   23658:	bhi	23680 <ftello64@plt+0x12040>
   2365c:	ldr	r2, [sp, #472]	; 0x1d8
   23660:	mov	r1, r4
   23664:	add	r0, sp, #276	; 0x114
   23668:	bl	1e4b0 <ftello64@plt+0xce70>
   2366c:	subs	r3, r0, #0
   23670:	str	r3, [sp, #24]
   23674:	bne	247dc <ftello64@plt+0x1319c>
   23678:	ldr	r3, [sp, #300]	; 0x12c
   2367c:	sub	r3, r4, r3
   23680:	ldr	r2, [sp, #304]	; 0x130
   23684:	cmp	r2, r3
   23688:	ldrhi	r2, [sp, #280]	; 0x118
   2368c:	ldrbhi	r3, [r2, r3]
   23690:	movls	r3, r5
   23694:	ldr	r2, [sp, #32]
   23698:	ldrb	r3, [r2, r3]
   2369c:	cmp	r3, #0
   236a0:	bne	23898 <ftello64@plt+0x12258>
   236a4:	ldr	r3, [sp, #92]	; 0x5c
   236a8:	add	r4, r4, r3
   236ac:	str	r4, [sp, #412]	; 0x19c
   236b0:	ldr	r3, [sp, #48]	; 0x30
   236b4:	cmp	r4, r3
   236b8:	movle	r3, #0
   236bc:	movgt	r3, #1
   236c0:	ldr	r2, [sp, #56]	; 0x38
   236c4:	cmp	r4, r2
   236c8:	movge	r4, r3
   236cc:	orrlt	r4, r3, #1
   236d0:	cmp	r4, #0
   236d4:	beq	23644 <ftello64@plt+0x12004>
   236d8:	ldr	sl, [sp, #52]	; 0x34
   236dc:	mov	r3, #1
   236e0:	str	r3, [sp, #24]
   236e4:	b	23838 <ftello64@plt+0x121f8>
   236e8:	ldr	r2, [sp, #412]	; 0x19c
   236ec:	ldr	r3, [sp, #48]	; 0x30
   236f0:	cmp	r3, r2
   236f4:	ble	23888 <ftello64@plt+0x12248>
   236f8:	ldr	r1, [sp, #44]	; 0x2c
   236fc:	add	r3, r1, r2
   23700:	ldrb	r2, [r1, r2]
   23704:	ldr	r1, [sp, #68]	; 0x44
   23708:	ldrb	r2, [r1, r2]
   2370c:	ldr	r1, [sp, #32]
   23710:	ldrb	r2, [r1, r2]
   23714:	cmp	r2, #0
   23718:	bne	23898 <ftello64@plt+0x12258>
   2371c:	ldr	r2, [sp, #44]	; 0x2c
   23720:	sub	r1, r2, #1
   23724:	ldr	r0, [sp, #48]	; 0x30
   23728:	add	r1, r1, r0
   2372c:	rsb	ip, r2, #1
   23730:	ldr	lr, [sp, #32]
   23734:	ldr	r4, [sp, #68]	; 0x44
   23738:	add	r0, ip, r3
   2373c:	cmp	r3, r1
   23740:	beq	2396c <ftello64@plt+0x1232c>
   23744:	ldrb	r2, [r3, #1]!
   23748:	ldrb	r2, [r4, r2]
   2374c:	ldrb	r2, [lr, r2]
   23750:	cmp	r2, #0
   23754:	beq	23738 <ftello64@plt+0x120f8>
   23758:	str	r0, [sp, #412]	; 0x19c
   2375c:	b	23898 <ftello64@plt+0x12258>
   23760:	ldr	r2, [sp, #412]	; 0x19c
   23764:	ldr	r3, [sp, #48]	; 0x30
   23768:	cmp	r3, r2
   2376c:	ble	23888 <ftello64@plt+0x12248>
   23770:	ldr	r1, [sp, #44]	; 0x2c
   23774:	add	r3, r1, r2
   23778:	ldrb	r2, [r1, r2]
   2377c:	ldr	r1, [sp, #32]
   23780:	ldrb	r2, [r1, r2]
   23784:	cmp	r2, #0
   23788:	bne	23898 <ftello64@plt+0x12258>
   2378c:	ldr	r2, [sp, #44]	; 0x2c
   23790:	sub	r1, r2, #1
   23794:	ldr	r0, [sp, #48]	; 0x30
   23798:	add	r1, r1, r0
   2379c:	rsb	ip, r2, #1
   237a0:	ldr	lr, [sp, #32]
   237a4:	add	r0, ip, r3
   237a8:	cmp	r1, r3
   237ac:	beq	23884 <ftello64@plt+0x12244>
   237b0:	ldrb	r2, [r3, #1]!
   237b4:	ldrb	r2, [lr, r2]
   237b8:	cmp	r2, #0
   237bc:	beq	237a4 <ftello64@plt+0x12164>
   237c0:	str	r0, [sp, #412]	; 0x19c
   237c4:	b	23898 <ftello64@plt+0x12258>
   237c8:	ldr	r3, [sp, #412]	; 0x19c
   237cc:	ldr	r2, [sp, #56]	; 0x38
   237d0:	cmp	r2, r3
   237d4:	bgt	23874 <ftello64@plt+0x12234>
   237d8:	ldr	r1, [sp, #84]	; 0x54
   237dc:	ldr	ip, [sp, #76]	; 0x4c
   237e0:	mov	r0, #1
   237e4:	ldr	r4, [sp, #32]
   237e8:	ldr	lr, [sp, #68]	; 0x44
   237ec:	ldr	r6, [sp, #56]	; 0x38
   237f0:	ldr	r7, [sp, #44]	; 0x2c
   237f4:	ldr	r5, [sp, #60]	; 0x3c
   237f8:	cmp	r5, r3
   237fc:	ldrbgt	r2, [r7, r3]
   23800:	movle	r2, ip
   23804:	cmp	lr, #0
   23808:	ldrbne	r2, [lr, r2]
   2380c:	ldrb	r2, [r4, r2]
   23810:	cmp	r2, #0
   23814:	bne	239b4 <ftello64@plt+0x12374>
   23818:	sub	r3, r3, #1
   2381c:	mov	r1, r0
   23820:	cmp	r3, r6
   23824:	bge	237f8 <ftello64@plt+0x121b8>
   23828:	ldr	sl, [sp, #52]	; 0x34
   2382c:	str	r3, [sp, #412]	; 0x19c
   23830:	mov	r3, #1
   23834:	str	r3, [sp, #24]
   23838:	ldr	r0, [sp, #376]	; 0x178
   2383c:	bl	15404 <ftello64@plt+0x3dc4>
   23840:	ldr	r3, [sl, #76]	; 0x4c
   23844:	cmp	r3, #0
   23848:	bne	247ec <ftello64@plt+0x131ac>
   2384c:	add	r0, sp, #276	; 0x114
   23850:	bl	1bcd8 <ftello64@plt+0xa698>
   23854:	ldr	r0, [sp, #24]
   23858:	add	sp, sp, #420	; 0x1a4
   2385c:	ldrd	r4, [sp]
   23860:	ldrd	r6, [sp, #8]
   23864:	ldrd	r8, [sp, #16]
   23868:	ldrd	sl, [sp, #24]
   2386c:	add	sp, sp, #32
   23870:	pop	{pc}		; (ldr pc, [sp], #4)
   23874:	ldr	sl, [sp, #52]	; 0x34
   23878:	mov	r3, #1
   2387c:	str	r3, [sp, #24]
   23880:	b	23838 <ftello64@plt+0x121f8>
   23884:	str	r0, [sp, #412]	; 0x19c
   23888:	ldr	r3, [sp, #412]	; 0x19c
   2388c:	ldr	r2, [sp, #48]	; 0x30
   23890:	cmp	r3, r2
   23894:	beq	23974 <ftello64@plt+0x12334>
   23898:	ldr	r2, [sp, #472]	; 0x1d8
   2389c:	ldr	r1, [sp, #412]	; 0x19c
   238a0:	add	r0, sp, #276	; 0x114
   238a4:	bl	1e4b0 <ftello64@plt+0xce70>
   238a8:	subs	r3, r0, #0
   238ac:	str	r3, [sp, #24]
   238b0:	bne	247e4 <ftello64@plt+0x131a4>
   238b4:	ldr	r3, [sp, #88]	; 0x58
   238b8:	cmp	r3, #1
   238bc:	beq	238dc <ftello64@plt+0x1229c>
   238c0:	ldr	r3, [sp, #304]	; 0x130
   238c4:	cmp	r3, #0
   238c8:	beq	238dc <ftello64@plt+0x1229c>
   238cc:	ldr	r3, [sp, #284]	; 0x11c
   238d0:	ldr	r3, [r3]
   238d4:	cmn	r3, #1
   238d8:	beq	249a8 <ftello64@plt+0x13368>
   238dc:	mov	r3, #0
   238e0:	str	r3, [sp, #396]	; 0x18c
   238e4:	str	r3, [sp, #384]	; 0x180
   238e8:	str	r3, [sp, #380]	; 0x17c
   238ec:	ldr	r4, [sp, #360]	; 0x168
   238f0:	ldr	r1, [sp, #316]	; 0x13c
   238f4:	str	r1, [sp, #36]	; 0x24
   238f8:	str	r3, [sp, #112]	; 0x70
   238fc:	ldr	r5, [r4, #36]	; 0x24
   23900:	ldrsb	r3, [r5, #52]	; 0x34
   23904:	cmp	r3, #0
   23908:	bge	239dc <ftello64@plt+0x1239c>
   2390c:	ldr	r2, [sp, #364]	; 0x16c
   23910:	sub	r1, r1, #1
   23914:	add	r0, sp, #276	; 0x114
   23918:	bl	1cb60 <ftello64@plt+0xb520>
   2391c:	tst	r0, #1
   23920:	bne	239d8 <ftello64@plt+0x12398>
   23924:	cmp	r0, #0
   23928:	beq	239dc <ftello64@plt+0x1239c>
   2392c:	and	r3, r0, #6
   23930:	cmp	r3, #6
   23934:	beq	23a24 <ftello64@plt+0x123e4>
   23938:	tst	r0, #2
   2393c:	bne	23a2c <ftello64@plt+0x123ec>
   23940:	tst	r0, #4
   23944:	beq	239dc <ftello64@plt+0x1239c>
   23948:	mov	r3, r0
   2394c:	ldr	r2, [r5, #40]	; 0x28
   23950:	mov	r1, r4
   23954:	add	r0, sp, #112	; 0x70
   23958:	bl	1b988 <ftello64@plt+0xa348>
   2395c:	subs	r5, r0, #0
   23960:	bne	239dc <ftello64@plt+0x1239c>
   23964:	ldr	sl, [sp, #52]	; 0x34
   23968:	b	24928 <ftello64@plt+0x132e8>
   2396c:	str	r0, [sp, #412]	; 0x19c
   23970:	b	23888 <ftello64@plt+0x12248>
   23974:	ldr	r2, [sp, #60]	; 0x3c
   23978:	cmp	r3, r2
   2397c:	ldrlt	r2, [sp, #44]	; 0x2c
   23980:	ldrblt	r3, [r2, r3]
   23984:	ldrge	r3, [sp, #76]	; 0x4c
   23988:	ldr	r2, [sp, #68]	; 0x44
   2398c:	cmp	r2, #0
   23990:	ldrbne	r3, [r2, r3]
   23994:	ldr	r2, [sp, #32]
   23998:	ldrb	r3, [r2, r3]
   2399c:	cmp	r3, #0
   239a0:	bne	23898 <ftello64@plt+0x12258>
   239a4:	ldr	sl, [sp, #52]	; 0x34
   239a8:	mov	r3, #1
   239ac:	str	r3, [sp, #24]
   239b0:	b	23838 <ftello64@plt+0x121f8>
   239b4:	cmp	r1, #0
   239b8:	strne	r3, [sp, #412]	; 0x19c
   239bc:	ldr	r2, [sp, #56]	; 0x38
   239c0:	cmp	r2, r3
   239c4:	ble	23898 <ftello64@plt+0x12258>
   239c8:	ldr	sl, [sp, #52]	; 0x34
   239cc:	mov	r3, #1
   239d0:	str	r3, [sp, #24]
   239d4:	b	23838 <ftello64@plt+0x121f8>
   239d8:	ldr	r5, [r4, #40]	; 0x28
   239dc:	ldr	r3, [sp, #376]	; 0x178
   239e0:	cmp	r3, #0
   239e4:	beq	23a90 <ftello64@plt+0x12450>
   239e8:	ldr	r2, [sp, #36]	; 0x24
   239ec:	str	r5, [r3, r2, lsl #2]
   239f0:	ldr	r3, [r4, #76]	; 0x4c
   239f4:	cmp	r3, #0
   239f8:	ldreq	sl, [sp, #100]	; 0x64
   239fc:	bne	23a34 <ftello64@plt+0x123f4>
   23a00:	ldrb	r3, [r5, #52]	; 0x34
   23a04:	tst	r3, #16
   23a08:	bne	23a98 <ftello64@plt+0x12458>
   23a0c:	ldr	r3, [sp, #24]
   23a10:	str	r3, [sp, #12]
   23a14:	mvn	fp, #0
   23a18:	ldr	r3, [sp, #96]	; 0x60
   23a1c:	str	r3, [sp, #28]
   23a20:	b	23e3c <ftello64@plt+0x127fc>
   23a24:	ldr	r5, [r4, #48]	; 0x30
   23a28:	b	239dc <ftello64@plt+0x1239c>
   23a2c:	ldr	r5, [r4, #44]	; 0x2c
   23a30:	b	239dc <ftello64@plt+0x1239c>
   23a34:	add	r4, r5, #4
   23a38:	mov	r2, #0
   23a3c:	mov	r1, r4
   23a40:	add	r0, sp, #276	; 0x114
   23a44:	bl	1cddc <ftello64@plt+0xb79c>
   23a48:	mov	fp, r0
   23a4c:	str	r0, [sp, #112]	; 0x70
   23a50:	cmp	r0, #0
   23a54:	bne	24bac <ftello64@plt+0x1356c>
   23a58:	ldrb	r3, [r5, #52]	; 0x34
   23a5c:	tst	r3, #64	; 0x40
   23a60:	bne	23a6c <ftello64@plt+0x1242c>
   23a64:	ldr	sl, [sp, #84]	; 0x54
   23a68:	b	23a00 <ftello64@plt+0x123c0>
   23a6c:	mov	r1, r4
   23a70:	add	r0, sp, #276	; 0x114
   23a74:	bl	21ffc <ftello64@plt+0x109bc>
   23a78:	mov	fp, r0
   23a7c:	str	r0, [sp, #112]	; 0x70
   23a80:	cmp	r0, #0
   23a84:	bne	24bac <ftello64@plt+0x1356c>
   23a88:	ldr	sl, [sp, #84]	; 0x54
   23a8c:	b	23a00 <ftello64@plt+0x123c0>
   23a90:	ldr	sl, [sp, #100]	; 0x64
   23a94:	b	23a00 <ftello64@plt+0x123c0>
   23a98:	ldrsb	r3, [r5, #52]	; 0x34
   23a9c:	cmp	r3, #0
   23aa0:	blt	23ac0 <ftello64@plt+0x12480>
   23aa4:	ldr	r3, [sp, #16]
   23aa8:	cmp	r3, #0
   23aac:	beq	23ae4 <ftello64@plt+0x124a4>
   23ab0:	ldr	fp, [sp, #36]	; 0x24
   23ab4:	mov	r3, #1
   23ab8:	str	r3, [sp, #12]
   23abc:	b	23a18 <ftello64@plt+0x123d8>
   23ac0:	ldr	r2, [sp, #36]	; 0x24
   23ac4:	mov	r1, r5
   23ac8:	add	r0, sp, #276	; 0x114
   23acc:	bl	1d0f8 <ftello64@plt+0xbab8>
   23ad0:	subs	r3, r0, #0
   23ad4:	str	r3, [sp, #12]
   23ad8:	bne	23aa4 <ftello64@plt+0x12464>
   23adc:	mvn	fp, #0
   23ae0:	b	23a18 <ftello64@plt+0x123d8>
   23ae4:	ldr	fp, [sp, #36]	; 0x24
   23ae8:	b	24bac <ftello64@plt+0x1356c>
   23aec:	ldr	r2, [sp, #324]	; 0x144
   23af0:	cmp	r3, r2
   23af4:	bge	23e5c <ftello64@plt+0x1281c>
   23af8:	add	r1, r1, #2
   23afc:	add	r0, sp, #276	; 0x114
   23b00:	bl	1a964 <ftello64@plt+0x9324>
   23b04:	str	r0, [sp, #112]	; 0x70
   23b08:	cmp	r0, #0
   23b0c:	beq	23e68 <ftello64@plt+0x12828>
   23b10:	ldr	sl, [sp, #52]	; 0x34
   23b14:	b	24928 <ftello64@plt+0x132e8>
   23b18:	ldr	r2, [sp, #324]	; 0x144
   23b1c:	cmp	r3, r2
   23b20:	bge	23e68 <ftello64@plt+0x12828>
   23b24:	b	23af8 <ftello64@plt+0x124b8>
   23b28:	ldr	r6, [sp, #360]	; 0x168
   23b2c:	ldr	r3, [r5, #8]
   23b30:	cmp	r3, #0
   23b34:	ble	24934 <ftello64@plt+0x132f4>
   23b38:	ldr	r7, [sp, #24]
   23b3c:	b	23c50 <ftello64@plt+0x12610>
   23b40:	tst	r3, #8
   23b44:	beq	23b50 <ftello64@plt+0x12510>
   23b48:	tst	r0, #1
   23b4c:	bne	23c40 <ftello64@plt+0x12600>
   23b50:	tst	r3, #32
   23b54:	beq	23b60 <ftello64@plt+0x12520>
   23b58:	tst	r0, #2
   23b5c:	beq	23c40 <ftello64@plt+0x12600>
   23b60:	tst	r3, #128	; 0x80
   23b64:	beq	23b70 <ftello64@plt+0x12530>
   23b68:	tst	r0, #8
   23b6c:	beq	23c40 <ftello64@plt+0x12600>
   23b70:	ldr	r3, [sp, #316]	; 0x13c
   23b74:	add	r2, sp, #276	; 0x114
   23b78:	mov	r1, r8
   23b7c:	mov	r0, r6
   23b80:	bl	1df7c <ftello64@plt+0xc93c>
   23b84:	cmp	r0, #0
   23b88:	beq	23c40 <ftello64@plt+0x12600>
   23b8c:	ldr	r4, [sp, #316]	; 0x13c
   23b90:	add	r4, r0, r4
   23b94:	ldr	r3, [sp, #396]	; 0x18c
   23b98:	cmp	r3, r0
   23b9c:	movlt	r3, r0
   23ba0:	str	r3, [sp, #396]	; 0x18c
   23ba4:	mov	r1, r4
   23ba8:	add	r0, sp, #276	; 0x114
   23bac:	bl	1cf10 <ftello64@plt+0xb8d0>
   23bb0:	str	r0, [sp, #124]	; 0x7c
   23bb4:	cmp	r0, #0
   23bb8:	bne	23cf8 <ftello64@plt+0x126b8>
   23bbc:	ldr	r3, [r6, #12]
   23bc0:	ldr	r3, [r3, r8, lsl #2]
   23bc4:	add	r3, r3, r3, lsl #1
   23bc8:	lsl	r3, r3, #2
   23bcc:	ldr	r0, [r6, #24]
   23bd0:	add	r2, r0, r3
   23bd4:	ldr	r8, [sp, #376]	; 0x178
   23bd8:	ldr	r1, [r8, r4, lsl #2]
   23bdc:	cmp	r1, #0
   23be0:	beq	23cb0 <ftello64@plt+0x12670>
   23be4:	ldr	r1, [r1, #40]	; 0x28
   23be8:	add	r0, sp, #136	; 0x88
   23bec:	bl	1a1b4 <ftello64@plt+0x8b74>
   23bf0:	str	r0, [sp, #124]	; 0x7c
   23bf4:	cmp	r0, #0
   23bf8:	bne	23cf8 <ftello64@plt+0x126b8>
   23bfc:	ldr	r2, [sp, #364]	; 0x16c
   23c00:	sub	r1, r4, #1
   23c04:	add	r0, sp, #276	; 0x114
   23c08:	bl	1cb60 <ftello64@plt+0xb520>
   23c0c:	ldr	r8, [sp, #376]	; 0x178
   23c10:	mov	r3, r0
   23c14:	add	r2, sp, #136	; 0x88
   23c18:	mov	r1, r6
   23c1c:	add	r0, sp, #124	; 0x7c
   23c20:	bl	1b988 <ftello64@plt+0xa348>
   23c24:	str	r0, [r8, r4, lsl #2]
   23c28:	ldr	r0, [sp, #144]	; 0x90
   23c2c:	bl	15404 <ftello64@plt+0x3dc4>
   23c30:	ldr	r3, [sp, #376]	; 0x178
   23c34:	ldr	r3, [r3, r4, lsl #2]
   23c38:	cmp	r3, #0
   23c3c:	beq	23cec <ftello64@plt+0x126ac>
   23c40:	add	r7, r7, #1
   23c44:	ldr	r3, [r5, #8]
   23c48:	cmp	r7, r3
   23c4c:	bge	24934 <ftello64@plt+0x132f4>
   23c50:	ldr	r3, [r5, #12]
   23c54:	ldr	r8, [r3, r7, lsl #2]
   23c58:	ldr	r4, [r6]
   23c5c:	add	r4, r4, r8, lsl #3
   23c60:	ldrb	r3, [r4, #6]
   23c64:	tst	r3, #16
   23c68:	beq	23c40 <ftello64@plt+0x12600>
   23c6c:	ldr	r3, [r4, #4]
   23c70:	ldr	r2, [sp, #40]	; 0x28
   23c74:	tst	r2, r3
   23c78:	beq	23b70 <ftello64@plt+0x12530>
   23c7c:	ldr	r2, [sp, #364]	; 0x16c
   23c80:	ldr	r1, [sp, #316]	; 0x13c
   23c84:	add	r0, sp, #276	; 0x114
   23c88:	bl	1cb60 <ftello64@plt+0xb520>
   23c8c:	ldr	r3, [r4, #4]
   23c90:	ubfx	r3, r3, #8, #10
   23c94:	tst	r3, #4
   23c98:	beq	23b40 <ftello64@plt+0x12500>
   23c9c:	tst	r0, #1
   23ca0:	beq	23c40 <ftello64@plt+0x12600>
   23ca4:	tst	r3, #8
   23ca8:	beq	23b50 <ftello64@plt+0x12510>
   23cac:	b	23c40 <ftello64@plt+0x12600>
   23cb0:	ldrd	r0, [r0, r3]
   23cb4:	strd	r0, [sp, #136]	; 0x88
   23cb8:	ldr	r3, [r2, #8]
   23cbc:	str	r3, [sp, #144]	; 0x90
   23cc0:	ldr	r2, [sp, #364]	; 0x16c
   23cc4:	sub	r1, r4, #1
   23cc8:	add	r0, sp, #276	; 0x114
   23ccc:	bl	1cb60 <ftello64@plt+0xb520>
   23cd0:	mov	r3, r0
   23cd4:	add	r2, sp, #136	; 0x88
   23cd8:	mov	r1, r6
   23cdc:	add	r0, sp, #124	; 0x7c
   23ce0:	bl	1b988 <ftello64@plt+0xa348>
   23ce4:	str	r0, [r8, r4, lsl #2]
   23ce8:	b	23c30 <ftello64@plt+0x125f0>
   23cec:	ldr	r0, [sp, #124]	; 0x7c
   23cf0:	cmp	r0, #0
   23cf4:	beq	23c40 <ftello64@plt+0x12600>
   23cf8:	str	r0, [sp, #112]	; 0x70
   23cfc:	ldr	r3, [sp, #376]	; 0x178
   23d00:	cmp	r3, #0
   23d04:	beq	24b84 <ftello64@plt+0x13544>
   23d08:	mov	r4, #0
   23d0c:	b	23ea4 <ftello64@plt+0x12864>
   23d10:	ldr	r6, [r5, #48]	; 0x30
   23d14:	cmp	r6, #0
   23d18:	beq	23d40 <ftello64@plt+0x12700>
   23d1c:	ldr	r2, [sp, #364]	; 0x16c
   23d20:	ldr	r1, [sp, #316]	; 0x13c
   23d24:	sub	r1, r1, #1
   23d28:	add	r0, sp, #276	; 0x114
   23d2c:	bl	1cb60 <ftello64@plt+0xb520>
   23d30:	tst	r0, #1
   23d34:	addne	r4, r4, #256	; 0x100
   23d38:	ldr	r4, [r6, r4, lsl #2]
   23d3c:	b	23e98 <ftello64@plt+0x12858>
   23d40:	mov	r1, r5
   23d44:	ldr	r0, [sp, #360]	; 0x168
   23d48:	bl	1ebe8 <ftello64@plt+0xd5a8>
   23d4c:	cmp	r0, #0
   23d50:	bne	23e88 <ftello64@plt+0x12848>
   23d54:	mov	r3, #12
   23d58:	str	r3, [sp, #112]	; 0x70
   23d5c:	b	23cfc <ftello64@plt+0x126bc>
   23d60:	ldr	r3, [sp, #112]	; 0x70
   23d64:	cmp	r3, #0
   23d68:	bne	24924 <ftello64@plt+0x132e4>
   23d6c:	ldr	r3, [sp, #376]	; 0x178
   23d70:	cmp	r3, #0
   23d74:	beq	24b90 <ftello64@plt+0x13550>
   23d78:	ldr	r3, [sp, #12]
   23d7c:	ldr	r2, [sp, #16]
   23d80:	cmp	r3, #0
   23d84:	eorne	r3, r2, #1
   23d88:	moveq	r3, #0
   23d8c:	cmp	r3, #0
   23d90:	bne	24b90 <ftello64@plt+0x13550>
   23d94:	mov	r6, #0
   23d98:	ldr	r0, [sp, #380]	; 0x17c
   23d9c:	ldr	r2, [sp, #316]	; 0x13c
   23da0:	ldr	r3, [sp, #376]	; 0x178
   23da4:	add	r3, r3, r2, lsl #2
   23da8:	add	r2, r2, #1
   23dac:	cmp	r0, r2
   23db0:	blt	24b90 <ftello64@plt+0x13550>
   23db4:	ldr	r1, [sp, #316]	; 0x13c
   23db8:	add	r1, r1, #1
   23dbc:	str	r1, [sp, #316]	; 0x13c
   23dc0:	ldr	r1, [r3, #4]!
   23dc4:	cmp	r1, #0
   23dc8:	beq	23da8 <ftello64@plt+0x12768>
   23dcc:	mov	r2, r6
   23dd0:	add	r1, sp, #276	; 0x114
   23dd4:	add	r0, sp, #112	; 0x70
   23dd8:	bl	226fc <ftello64@plt+0x110bc>
   23ddc:	ldr	r3, [sp, #112]	; 0x70
   23de0:	orrs	r3, r0, r3
   23de4:	beq	23d98 <ftello64@plt+0x12758>
   23de8:	mov	r4, r0
   23dec:	cmp	r0, #0
   23df0:	bne	23ec0 <ftello64@plt+0x12880>
   23df4:	b	24b90 <ftello64@plt+0x13550>
   23df8:	ldr	r3, [sp, #84]	; 0x54
   23dfc:	cmp	r5, r4
   23e00:	movne	sl, r3
   23e04:	ldr	r3, [sp, #36]	; 0x24
   23e08:	cmp	r5, r4
   23e0c:	moveq	r3, r9
   23e10:	str	r3, [sp, #36]	; 0x24
   23e14:	b	23ec8 <ftello64@plt+0x12888>
   23e18:	ldr	fp, [sp, #316]	; 0x13c
   23e1c:	ldr	r3, [sp, #16]
   23e20:	cmp	r3, #0
   23e24:	beq	24bac <ftello64@plt+0x1356c>
   23e28:	mov	r3, #1
   23e2c:	str	r3, [sp, #12]
   23e30:	mov	r3, #0
   23e34:	str	r3, [sp, #28]
   23e38:	mov	r5, r4
   23e3c:	ldr	r1, [sp, #316]	; 0x13c
   23e40:	ldr	r3, [sp, #332]	; 0x14c
   23e44:	cmp	r1, r3
   23e48:	bge	24b90 <ftello64@plt+0x13550>
   23e4c:	add	r9, r1, #1
   23e50:	ldr	r3, [sp, #312]	; 0x138
   23e54:	cmp	r9, r3
   23e58:	bge	23aec <ftello64@plt+0x124ac>
   23e5c:	ldr	r3, [sp, #304]	; 0x130
   23e60:	cmp	r9, r3
   23e64:	bge	23b18 <ftello64@plt+0x124d8>
   23e68:	ldrb	r3, [r5, #52]	; 0x34
   23e6c:	tst	r3, #32
   23e70:	bne	23b28 <ftello64@plt+0x124e8>
   23e74:	ldr	r3, [sp, #316]	; 0x13c
   23e78:	add	r2, r3, #1
   23e7c:	str	r2, [sp, #316]	; 0x13c
   23e80:	ldr	r2, [sp, #280]	; 0x118
   23e84:	ldrb	r4, [r2, r3]
   23e88:	ldr	r3, [r5, #44]	; 0x2c
   23e8c:	cmp	r3, #0
   23e90:	beq	23d10 <ftello64@plt+0x126d0>
   23e94:	ldr	r4, [r3, r4, lsl #2]
   23e98:	ldr	r3, [sp, #376]	; 0x178
   23e9c:	cmp	r3, #0
   23ea0:	beq	23eb8 <ftello64@plt+0x12878>
   23ea4:	mov	r2, r4
   23ea8:	add	r1, sp, #276	; 0x114
   23eac:	add	r0, sp, #112	; 0x70
   23eb0:	bl	226fc <ftello64@plt+0x110bc>
   23eb4:	mov	r4, r0
   23eb8:	cmp	r4, #0
   23ebc:	beq	23d60 <ftello64@plt+0x12720>
   23ec0:	cmp	sl, #0
   23ec4:	bne	23df8 <ftello64@plt+0x127b8>
   23ec8:	ldrb	r3, [r4, #52]	; 0x34
   23ecc:	tst	r3, #16
   23ed0:	beq	23e38 <ftello64@plt+0x127f8>
   23ed4:	tst	r3, #128	; 0x80
   23ed8:	beq	23e18 <ftello64@plt+0x127d8>
   23edc:	ldr	r2, [sp, #316]	; 0x13c
   23ee0:	mov	r1, r4
   23ee4:	add	r0, sp, #276	; 0x114
   23ee8:	bl	1d0f8 <ftello64@plt+0xbab8>
   23eec:	cmp	r0, #0
   23ef0:	beq	23e38 <ftello64@plt+0x127f8>
   23ef4:	b	23e18 <ftello64@plt+0x127d8>
   23ef8:	ldr	r9, [sp, #28]
   23efc:	mov	r3, sl
   23f00:	ldr	sl, [sp, #12]
   23f04:	mov	r2, r5
   23f08:	mov	r1, r4
   23f0c:	mov	r0, r9
   23f10:	bl	214d0 <ftello64@plt+0xfe90>
   23f14:	mov	r8, r0
   23f18:	mov	r0, r5
   23f1c:	bl	15404 <ftello64@plt+0x3dc4>
   23f20:	cmp	r8, #0
   23f24:	beq	23f7c <ftello64@plt+0x1293c>
   23f28:	mov	r5, #0
   23f2c:	b	24988 <ftello64@plt+0x13348>
   23f30:	str	r4, [sp, #136]	; 0x88
   23f34:	mov	r3, #0
   23f38:	str	r3, [sp, #140]	; 0x8c
   23f3c:	str	r7, [sp, #144]	; 0x90
   23f40:	str	fp, [sp, #148]	; 0x94
   23f44:	str	r3, [sp, #152]	; 0x98
   23f48:	str	r3, [sp, #156]	; 0x9c
   23f4c:	str	r3, [sp, #160]	; 0xa0
   23f50:	add	r1, sp, #136	; 0x88
   23f54:	add	r0, sp, #276	; 0x114
   23f58:	bl	22f5c <ftello64@plt+0x1191c>
   23f5c:	mov	r8, r0
   23f60:	ldr	r0, [sp, #160]	; 0xa0
   23f64:	bl	15404 <ftello64@plt+0x3dc4>
   23f68:	cmp	r8, #0
   23f6c:	bne	24984 <ftello64@plt+0x13344>
   23f70:	ldr	r5, [r4]
   23f74:	cmp	r5, #0
   23f78:	beq	24970 <ftello64@plt+0x13330>
   23f7c:	mov	r8, sl
   23f80:	ldr	sl, [sp, #52]	; 0x34
   23f84:	ldr	r0, [sp, #376]	; 0x178
   23f88:	bl	15404 <ftello64@plt+0x3dc4>
   23f8c:	str	r4, [sp, #376]	; 0x178
   23f90:	str	r7, [sp, #372]	; 0x174
   23f94:	str	fp, [sp, #368]	; 0x170
   23f98:	mov	r0, #0
   23f9c:	bl	15404 <ftello64@plt+0x3dc4>
   23fa0:	mov	r0, #0
   23fa4:	bl	15404 <ftello64@plt+0x3dc4>
   23fa8:	b	24c00 <ftello64@plt+0x135c0>
   23fac:	ldr	sl, [sp, #52]	; 0x34
   23fb0:	mov	r3, #1
   23fb4:	str	r3, [sp, #24]
   23fb8:	b	23838 <ftello64@plt+0x121f8>
   23fbc:	mov	r8, sl
   23fc0:	ldr	sl, [sp, #52]	; 0x34
   23fc4:	b	24c00 <ftello64@plt+0x135c0>
   23fc8:	ldrb	r3, [sl, #88]	; 0x58
   23fcc:	tst	r3, #1
   23fd0:	beq	2485c <ftello64@plt+0x1321c>
   23fd4:	ldr	r3, [sl, #76]	; 0x4c
   23fd8:	cmp	r3, #0
   23fdc:	ble	2485c <ftello64@plt+0x1321c>
   23fe0:	ldr	r3, [sp, #20]
   23fe4:	ldr	r3, [r3]
   23fe8:	str	r3, [sp, #16]
   23fec:	mov	r3, #0
   23ff0:	str	r3, [sp, #124]	; 0x7c
   23ff4:	mov	r2, #2
   23ff8:	str	r2, [sp, #128]	; 0x80
   23ffc:	str	r3, [sp, #132]	; 0x84
   24000:	str	r3, [sp, #136]	; 0x88
   24004:	mov	r3, #16
   24008:	str	r3, [sp, #140]	; 0x8c
   2400c:	add	r3, sp, #148	; 0x94
   24010:	str	r3, [sp, #144]	; 0x90
   24014:	mov	r0, #48	; 0x30
   24018:	bl	27cf0 <ftello64@plt+0x166b0>
   2401c:	str	r0, [sp, #132]	; 0x84
   24020:	cmp	r0, #0
   24024:	beq	24850 <ftello64@plt+0x13210>
   24028:	add	fp, sp, #124	; 0x7c
   2402c:	b	24890 <ftello64@plt+0x13250>
   24030:	mov	r3, #8
   24034:	add	r2, sp, #148	; 0x94
   24038:	ldr	r1, [sp, #64]	; 0x40
   2403c:	add	r0, sp, #136	; 0x88
   24040:	bl	27e78 <ftello64@plt+0x16838>
   24044:	cmp	r0, #0
   24048:	bne	248c0 <ftello64@plt+0x13280>
   2404c:	ldr	r0, [sp, #144]	; 0x90
   24050:	add	r3, sp, #148	; 0x94
   24054:	cmp	r0, r3
   24058:	beq	24060 <ftello64@plt+0x12a20>
   2405c:	bl	15404 <ftello64@plt+0x3dc4>
   24060:	add	r3, sp, #148	; 0x94
   24064:	str	r3, [sp, #144]	; 0x90
   24068:	mov	r3, #0
   2406c:	str	r3, [sp, #136]	; 0x88
   24070:	mvn	r3, #0
   24074:	str	r3, [sp, #140]	; 0x8c
   24078:	add	r0, sp, #136	; 0x88
   2407c:	bl	1bf7c <ftello64@plt+0xa93c>
   24080:	mov	r0, fp
   24084:	bl	1bfc4 <ftello64@plt+0xa984>
   24088:	mov	r3, #12
   2408c:	str	r3, [sp, #24]
   24090:	b	23838 <ftello64@plt+0x121f8>
   24094:	ldr	r3, [r2, r7, lsl #3]
   24098:	add	r3, r3, #1
   2409c:	ldr	r2, [sp, #64]	; 0x40
   240a0:	cmp	r2, r3
   240a4:	ble	24420 <ftello64@plt+0x12de0>
   240a8:	ldr	r2, [sp, #468]	; 0x1d4
   240ac:	add	r2, r2, r3, lsl #3
   240b0:	ldr	r0, [sp, #468]	; 0x1d4
   240b4:	str	r1, [r0, r3, lsl #3]
   240b8:	mvn	r3, #0
   240bc:	str	r3, [r2, #4]
   240c0:	b	24420 <ftello64@plt+0x12de0>
   240c4:	ldr	r3, [r2, r0]
   240c8:	add	r3, r3, #1
   240cc:	ldr	r2, [sp, #64]	; 0x40
   240d0:	cmp	r2, r3
   240d4:	ble	24420 <ftello64@plt+0x12de0>
   240d8:	ldr	r2, [sp, #468]	; 0x1d4
   240dc:	add	r2, r2, r3, lsl #3
   240e0:	ldr	r0, [sp, #468]	; 0x1d4
   240e4:	ldr	r0, [r0, r3, lsl #3]
   240e8:	cmp	r1, r0
   240ec:	bgt	24114 <ftello64@plt+0x12ad4>
   240f0:	ldrb	r0, [ip, #6]
   240f4:	tst	r0, #8
   240f8:	beq	2410c <ftello64@plt+0x12acc>
   240fc:	ldr	r0, [sp, #32]
   24100:	ldr	r3, [r0, r3, lsl #3]
   24104:	cmn	r3, #1
   24108:	bne	2412c <ftello64@plt+0x12aec>
   2410c:	str	r1, [r2, #4]
   24110:	b	24420 <ftello64@plt+0x12de0>
   24114:	str	r1, [r2, #4]
   24118:	ldr	r2, [sp, #36]	; 0x24
   2411c:	ldr	r1, [sp, #468]	; 0x1d4
   24120:	ldr	r0, [sp, #32]
   24124:	bl	1131c <memcpy@plt>
   24128:	b	24420 <ftello64@plt+0x12de0>
   2412c:	ldr	r2, [sp, #36]	; 0x24
   24130:	mov	r1, r0
   24134:	ldr	r0, [sp, #468]	; 0x1d4
   24138:	bl	1131c <memcpy@plt>
   2413c:	b	24420 <ftello64@plt+0x12de0>
   24140:	ldr	r3, [sp, #372]	; 0x174
   24144:	cmp	r7, r3
   24148:	bne	24434 <ftello64@plt+0x12df4>
   2414c:	cmp	fp, #0
   24150:	beq	241e4 <ftello64@plt+0x12ba4>
   24154:	ldr	r3, [sp, #24]
   24158:	b	24160 <ftello64@plt+0x12b20>
   2415c:	ldr	r3, [sp, #24]
   24160:	ldr	r1, [sp, #12]
   24164:	b	24174 <ftello64@plt+0x12b34>
   24168:	add	r3, r3, #1
   2416c:	cmp	r1, r3
   24170:	beq	241c4 <ftello64@plt+0x12b84>
   24174:	ldr	r2, [sp, #468]	; 0x1d4
   24178:	ldr	r2, [r2, r3, lsl #3]
   2417c:	cmp	r2, #0
   24180:	blt	24168 <ftello64@plt+0x12b28>
   24184:	ldr	r2, [r9, r3, lsl #3]
   24188:	cmn	r2, #1
   2418c:	bne	24168 <ftello64@plt+0x12b28>
   24190:	add	r3, sp, #112	; 0x70
   24194:	str	r3, [sp, #4]
   24198:	ldr	r3, [sp, #32]
   2419c:	str	r3, [sp]
   241a0:	ldr	r3, [sp, #468]	; 0x1d4
   241a4:	ldr	r2, [sp, #12]
   241a8:	add	r1, sp, #108	; 0x6c
   241ac:	mov	r0, fp
   241b0:	bl	1d1ec <ftello64@plt+0xbbac>
   241b4:	subs	r7, r0, #0
   241b8:	bge	24450 <ftello64@plt+0x12e10>
   241bc:	ldr	sl, [sp, #28]
   241c0:	b	241c8 <ftello64@plt+0x12b88>
   241c4:	ldr	sl, [sp, #28]
   241c8:	ldr	r0, [sp, #120]	; 0x78
   241cc:	bl	15404 <ftello64@plt+0x3dc4>
   241d0:	add	r0, sp, #136	; 0x88
   241d4:	bl	1bf7c <ftello64@plt+0xa93c>
   241d8:	mov	r0, fp
   241dc:	bl	1bfc4 <ftello64@plt+0xa984>
   241e0:	b	24688 <ftello64@plt+0x13048>
   241e4:	ldr	sl, [sp, #28]
   241e8:	b	241c8 <ftello64@plt+0x12b88>
   241ec:	mov	r1, r7
   241f0:	add	r0, sp, #112	; 0x70
   241f4:	bl	1c1c8 <ftello64@plt+0xab88>
   241f8:	cmp	r0, #0
   241fc:	bne	244a0 <ftello64@plt+0x12e60>
   24200:	ldr	sl, [sp, #28]
   24204:	ldr	r0, [sp, #120]	; 0x78
   24208:	bl	15404 <ftello64@plt+0x3dc4>
   2420c:	add	r0, sp, #136	; 0x88
   24210:	bl	1bf7c <ftello64@plt+0xa93c>
   24214:	mov	r0, fp
   24218:	bl	1bfc4 <ftello64@plt+0xa984>
   2421c:	mov	r3, #12
   24220:	str	r3, [sp, #24]
   24224:	b	23838 <ftello64@plt+0x121f8>
   24228:	mov	r1, r7
   2422c:	add	r0, sp, #112	; 0x70
   24230:	bl	18b40 <ftello64@plt+0x7500>
   24234:	cmp	r0, #0
   24238:	bne	24644 <ftello64@plt+0x13004>
   2423c:	cmp	fp, #0
   24240:	beq	243d8 <ftello64@plt+0x12d98>
   24244:	ldr	r8, [sp, #108]	; 0x6c
   24248:	ldr	r4, [fp]
   2424c:	add	r3, r4, #1
   24250:	str	r3, [fp]
   24254:	ldr	r1, [fp, #4]
   24258:	cmp	r3, r1
   2425c:	beq	242f4 <ftello64@plt+0x12cb4>
   24260:	add	r4, r4, r4, lsl #1
   24264:	lsl	r6, r4, #3
   24268:	ldr	r3, [fp, #8]
   2426c:	str	r8, [r3, r4, lsl #3]
   24270:	ldr	r3, [fp, #8]
   24274:	add	r3, r3, r6
   24278:	str	r5, [r3, #4]
   2427c:	ldr	r4, [fp, #8]
   24280:	add	r4, r4, r6
   24284:	ldr	r0, [sp, #40]	; 0x28
   24288:	bl	27cf0 <ftello64@plt+0x166b0>
   2428c:	str	r0, [r4, #8]
   24290:	ldr	r3, [fp, #8]
   24294:	add	r3, r3, r6
   24298:	ldr	r0, [r3, #8]
   2429c:	cmp	r0, #0
   242a0:	beq	2465c <ftello64@plt+0x1301c>
   242a4:	ldr	r4, [sp, #36]	; 0x24
   242a8:	mov	r2, r4
   242ac:	ldr	r1, [sp, #468]	; 0x1d4
   242b0:	bl	1131c <memcpy@plt>
   242b4:	ldr	r3, [fp, #8]
   242b8:	add	r3, r3, r6
   242bc:	ldr	r0, [r3, #8]
   242c0:	mov	r2, r4
   242c4:	ldr	r1, [sp, #32]
   242c8:	add	r0, r0, r4
   242cc:	bl	1131c <memcpy@plt>
   242d0:	ldr	r0, [fp, #8]
   242d4:	add	r0, r0, r6
   242d8:	add	r1, sp, #112	; 0x70
   242dc:	add	r0, r0, #12
   242e0:	bl	1a12c <ftello64@plt+0x8aec>
   242e4:	cmp	r0, #0
   242e8:	beq	243d8 <ftello64@plt+0x12d98>
   242ec:	ldr	sl, [sp, #28]
   242f0:	b	24204 <ftello64@plt+0x12bc4>
   242f4:	add	r1, r1, r1, lsl #1
   242f8:	lsl	r1, r1, #4
   242fc:	ldr	r0, [fp, #8]
   24300:	bl	27d2c <ftello64@plt+0x166ec>
   24304:	cmp	r0, #0
   24308:	beq	24654 <ftello64@plt+0x13014>
   2430c:	ldr	r3, [fp, #4]
   24310:	lsl	r3, r3, #1
   24314:	str	r3, [fp, #4]
   24318:	str	r0, [fp, #8]
   2431c:	b	24260 <ftello64@plt+0x12c20>
   24320:	add	r4, r4, #1
   24324:	cmp	sl, r4
   24328:	beq	243d8 <ftello64@plt+0x12d98>
   2432c:	ldr	r5, [r6, #4]!
   24330:	mov	r1, r5
   24334:	mov	r0, r8
   24338:	bl	18b40 <ftello64@plt+0x7500>
   2433c:	cmp	r0, #0
   24340:	beq	24320 <ftello64@plt+0x12ce0>
   24344:	cmn	r7, #1
   24348:	bne	24228 <ftello64@plt+0x12be8>
   2434c:	mov	r7, r5
   24350:	b	24320 <ftello64@plt+0x12ce0>
   24354:	ldrb	r3, [r3, #6]
   24358:	tst	r3, #16
   2435c:	bne	244c0 <ftello64@plt+0x12e80>
   24360:	cmp	r2, #4
   24364:	beq	244f0 <ftello64@plt+0x12eb0>
   24368:	ldr	r5, [sp, #108]	; 0x6c
   2436c:	ldr	r1, [r4]
   24370:	mov	r2, r5
   24374:	add	r1, r1, r6
   24378:	add	r0, sp, #276	; 0x114
   2437c:	bl	1cc6c <ftello64@plt+0xb62c>
   24380:	cmp	r0, #0
   24384:	beq	24580 <ftello64@plt+0x12f40>
   24388:	ldr	r3, [r4, #12]
   2438c:	ldr	r7, [r3, r8, lsl #2]
   24390:	add	r5, r5, #1
   24394:	str	r5, [sp, #108]	; 0x6c
   24398:	cmp	fp, #0
   2439c:	beq	243d0 <ftello64@plt+0x12d90>
   243a0:	ldr	r3, [sp, #368]	; 0x170
   243a4:	cmp	r5, r3
   243a8:	bgt	24580 <ftello64@plt+0x12f40>
   243ac:	ldr	r3, [sp, #376]	; 0x178
   243b0:	ldr	r0, [r3, r5, lsl #2]
   243b4:	cmp	r0, #0
   243b8:	beq	24580 <ftello64@plt+0x12f40>
   243bc:	mov	r1, r7
   243c0:	add	r0, r0, #4
   243c4:	bl	18b40 <ftello64@plt+0x7500>
   243c8:	cmp	r0, #0
   243cc:	beq	24580 <ftello64@plt+0x12f40>
   243d0:	mov	r3, #0
   243d4:	str	r3, [sp, #116]	; 0x74
   243d8:	cmp	r7, #0
   243dc:	blt	24584 <ftello64@plt+0x12f44>
   243e0:	ldr	r1, [sp, #108]	; 0x6c
   243e4:	ldr	r3, [sp, #468]	; 0x1d4
   243e8:	ldr	r3, [r3, #4]
   243ec:	cmp	r1, r3
   243f0:	bgt	2466c <ftello64@plt+0x1302c>
   243f4:	ldr	r3, [sp, #12]
   243f8:	str	r3, [sp, #20]
   243fc:	lsl	r0, r7, #3
   24400:	ldr	r3, [sp, #16]
   24404:	ldr	r2, [r3]
   24408:	add	ip, r2, r0
   2440c:	ldrb	r3, [ip, #4]
   24410:	cmp	r3, #8
   24414:	beq	24094 <ftello64@plt+0x12a54>
   24418:	cmp	r3, #9
   2441c:	beq	240c4 <ftello64@plt+0x12a84>
   24420:	ldr	r3, [sp, #468]	; 0x1d4
   24424:	ldr	r2, [r3, #4]
   24428:	ldr	r3, [sp, #108]	; 0x6c
   2442c:	cmp	r2, r3
   24430:	beq	24140 <ftello64@plt+0x12b00>
   24434:	cmp	fp, #0
   24438:	beq	24450 <ftello64@plt+0x12e10>
   2443c:	mov	r1, r7
   24440:	add	r0, sp, #112	; 0x70
   24444:	bl	18b40 <ftello64@plt+0x7500>
   24448:	cmp	r0, #0
   2444c:	bne	2415c <ftello64@plt+0x12b1c>
   24450:	ldr	r4, [sp, #360]	; 0x168
   24454:	mov	r8, r7
   24458:	lsl	r6, r7, #3
   2445c:	ldr	r1, [r4]
   24460:	add	r3, r1, r6
   24464:	ldrb	r2, [r3, #4]
   24468:	tst	r2, #8
   2446c:	beq	24354 <ftello64@plt+0x12d14>
   24470:	ldr	r2, [sp, #108]	; 0x6c
   24474:	ldr	r3, [sp, #376]	; 0x178
   24478:	ldr	r8, [r3, r2, lsl #2]
   2447c:	add	r8, r8, #4
   24480:	add	r3, r7, r7, lsl #1
   24484:	ldr	r4, [r4, #20]
   24488:	add	r4, r4, r3, lsl #2
   2448c:	mov	r1, r7
   24490:	add	r0, sp, #112	; 0x70
   24494:	bl	18b40 <ftello64@plt+0x7500>
   24498:	cmp	r0, #0
   2449c:	beq	241ec <ftello64@plt+0x12bac>
   244a0:	ldr	sl, [r4, #4]
   244a4:	cmp	sl, #0
   244a8:	ble	24580 <ftello64@plt+0x12f40>
   244ac:	ldr	r6, [r4, #8]
   244b0:	sub	r6, r6, #4
   244b4:	ldr	r4, [sp, #24]
   244b8:	mvn	r7, #0
   244bc:	b	2432c <ftello64@plt+0x12cec>
   244c0:	ldr	r3, [sp, #108]	; 0x6c
   244c4:	add	r2, sp, #276	; 0x114
   244c8:	mov	r1, r7
   244cc:	mov	r0, r4
   244d0:	bl	1df7c <ftello64@plt+0xc93c>
   244d4:	subs	r5, r0, #0
   244d8:	beq	24368 <ftello64@plt+0x12d28>
   244dc:	ldr	r3, [r4, #12]
   244e0:	ldr	r7, [r3, r8, lsl #2]
   244e4:	ldr	r3, [sp, #108]	; 0x6c
   244e8:	add	r5, r5, r3
   244ec:	b	24394 <ftello64@plt+0x12d54>
   244f0:	ldr	r3, [r1, r6]
   244f4:	add	r3, r3, #1
   244f8:	ldr	r2, [sp, #64]	; 0x40
   244fc:	cmp	r2, r3
   24500:	ble	245e0 <ftello64@plt+0x12fa0>
   24504:	ldr	r2, [sp, #468]	; 0x1d4
   24508:	add	r2, r2, r3, lsl #3
   2450c:	ldr	r5, [r2, #4]
   24510:	ldr	r2, [sp, #468]	; 0x1d4
   24514:	ldr	r2, [r2, r3, lsl #3]
   24518:	sub	r5, r5, r2
   2451c:	cmp	fp, #0
   24520:	beq	24638 <ftello64@plt+0x12ff8>
   24524:	ldr	r2, [sp, #468]	; 0x1d4
   24528:	add	r2, r2, r3, lsl #3
   2452c:	ldr	r1, [sp, #468]	; 0x1d4
   24530:	ldr	r0, [r1, r3, lsl #3]
   24534:	cmn	r0, #1
   24538:	beq	24580 <ftello64@plt+0x12f40>
   2453c:	ldr	r3, [r2, #4]
   24540:	cmn	r3, #1
   24544:	beq	24580 <ftello64@plt+0x12f40>
   24548:	cmp	r5, #0
   2454c:	beq	245ec <ftello64@plt+0x12fac>
   24550:	ldr	ip, [sp, #280]	; 0x118
   24554:	ldr	r1, [sp, #108]	; 0x6c
   24558:	ldr	r3, [sp, #304]	; 0x130
   2455c:	sub	r3, r3, r1
   24560:	cmp	r5, r3
   24564:	bgt	24580 <ftello64@plt+0x12f40>
   24568:	mov	r2, r5
   2456c:	add	r1, ip, r1
   24570:	add	r0, ip, r0
   24574:	bl	11358 <memcmp@plt>
   24578:	cmp	r0, #0
   2457c:	beq	244dc <ftello64@plt+0x12e9c>
   24580:	mvn	r7, #0
   24584:	cmn	r7, #2
   24588:	beq	2464c <ftello64@plt+0x1300c>
   2458c:	add	r3, sp, #112	; 0x70
   24590:	str	r3, [sp, #4]
   24594:	ldr	r3, [sp, #32]
   24598:	str	r3, [sp]
   2459c:	ldr	r3, [sp, #468]	; 0x1d4
   245a0:	ldr	r2, [sp, #20]
   245a4:	add	r1, sp, #108	; 0x6c
   245a8:	mov	r0, fp
   245ac:	bl	1d1ec <ftello64@plt+0xbbac>
   245b0:	subs	r7, r0, #0
   245b4:	bge	243e0 <ftello64@plt+0x12da0>
   245b8:	ldr	sl, [sp, #28]
   245bc:	ldr	r0, [sp, #120]	; 0x78
   245c0:	bl	15404 <ftello64@plt+0x3dc4>
   245c4:	add	r0, sp, #136	; 0x88
   245c8:	bl	1bf7c <ftello64@plt+0xa93c>
   245cc:	mov	r0, fp
   245d0:	bl	1bfc4 <ftello64@plt+0xa984>
   245d4:	mov	r3, #1
   245d8:	str	r3, [sp, #24]
   245dc:	b	23838 <ftello64@plt+0x121f8>
   245e0:	cmp	fp, #0
   245e4:	mvnne	r7, #0
   245e8:	bne	243d8 <ftello64@plt+0x12d98>
   245ec:	mov	r1, r7
   245f0:	add	r0, sp, #112	; 0x70
   245f4:	bl	1c1c8 <ftello64@plt+0xab88>
   245f8:	cmp	r0, #0
   245fc:	beq	24664 <ftello64@plt+0x13024>
   24600:	ldr	r3, [r4, #20]
   24604:	add	r2, r8, r8, lsl #1
   24608:	add	r3, r3, r2, lsl #2
   2460c:	ldr	r3, [r3, #8]
   24610:	ldr	r7, [r3]
   24614:	ldr	r2, [sp, #108]	; 0x6c
   24618:	ldr	r3, [sp, #376]	; 0x178
   2461c:	ldr	r0, [r3, r2, lsl #2]
   24620:	mov	r1, r7
   24624:	add	r0, r0, #4
   24628:	bl	18b40 <ftello64@plt+0x7500>
   2462c:	cmp	r0, #0
   24630:	beq	24368 <ftello64@plt+0x12d28>
   24634:	b	243d8 <ftello64@plt+0x12d98>
   24638:	cmp	r5, #0
   2463c:	bne	244dc <ftello64@plt+0x12e9c>
   24640:	b	245ec <ftello64@plt+0x12fac>
   24644:	mov	r7, r5
   24648:	b	243d8 <ftello64@plt+0x12d98>
   2464c:	ldr	sl, [sp, #28]
   24650:	b	24204 <ftello64@plt+0x12bc4>
   24654:	ldr	sl, [sp, #28]
   24658:	b	24204 <ftello64@plt+0x12bc4>
   2465c:	ldr	sl, [sp, #28]
   24660:	b	24204 <ftello64@plt+0x12bc4>
   24664:	ldr	sl, [sp, #28]
   24668:	b	24204 <ftello64@plt+0x12bc4>
   2466c:	ldr	sl, [sp, #28]
   24670:	ldr	r0, [sp, #120]	; 0x78
   24674:	bl	15404 <ftello64@plt+0x3dc4>
   24678:	add	r0, sp, #136	; 0x88
   2467c:	bl	1bf7c <ftello64@plt+0xa93c>
   24680:	mov	r0, fp
   24684:	bl	1bfc4 <ftello64@plt+0xa984>
   24688:	cmp	r0, #0
   2468c:	beq	24c68 <ftello64@plt+0x13628>
   24690:	str	r0, [sp, #24]
   24694:	b	23838 <ftello64@plt+0x121f8>
   24698:	ldr	r0, [r1, #-4]
   2469c:	add	r0, r0, ip
   246a0:	str	r0, [r1, #-4]
   246a4:	ldr	r0, [r1]
   246a8:	add	r0, r0, ip
   246ac:	str	r0, [r1]
   246b0:	add	r2, r2, #8
   246b4:	cmp	r2, lr
   246b8:	beq	246fc <ftello64@plt+0x130bc>
   246bc:	mov	r1, r2
   246c0:	ldr	r0, [r2, #-4]
   246c4:	cmn	r0, #1
   246c8:	beq	246b0 <ftello64@plt+0x13070>
   246cc:	cmp	r4, #0
   246d0:	beq	24698 <ftello64@plt+0x13058>
   246d4:	cmp	r0, r5
   246d8:	ldrne	r0, [r6, r0, lsl #2]
   246dc:	moveq	r0, r7
   246e0:	str	r0, [r2, #-4]
   246e4:	ldr	r0, [r2]
   246e8:	cmp	r5, r0
   246ec:	ldrne	r0, [r6, r0, lsl #2]
   246f0:	moveq	r0, r7
   246f4:	str	r0, [r2]
   246f8:	b	24698 <ftello64@plt+0x13058>
   246fc:	ldr	r2, [sp, #72]	; 0x48
   24700:	cmp	r2, #0
   24704:	ble	24730 <ftello64@plt+0x130f0>
   24708:	ldr	r2, [sp, #468]	; 0x1d4
   2470c:	add	r3, r2, r3
   24710:	ldr	r1, [sp, #464]	; 0x1d0
   24714:	add	r1, r2, r1, lsl #3
   24718:	mvn	r2, #0
   2471c:	str	r2, [r3]
   24720:	str	r2, [r3, #4]
   24724:	add	r3, r3, #8
   24728:	cmp	r1, r3
   2472c:	bne	2471c <ftello64@plt+0x130dc>
   24730:	ldr	r3, [sl, #132]	; 0x84
   24734:	cmp	r3, #0
   24738:	beq	23838 <ftello64@plt+0x121f8>
   2473c:	ldr	r3, [sp, #64]	; 0x40
   24740:	sub	r1, r3, #1
   24744:	mov	r3, #0
   24748:	ldr	r2, [sp, #468]	; 0x1d4
   2474c:	add	ip, r2, #8
   24750:	add	r0, r2, #12
   24754:	b	24780 <ftello64@plt+0x13140>
   24758:	add	r2, r2, #1
   2475c:	ldr	lr, [sp, #468]	; 0x1d4
   24760:	ldr	r2, [lr, r2, lsl #3]
   24764:	str	r2, [ip, r3, lsl #3]
   24768:	ldr	r2, [sl, #132]	; 0x84
   2476c:	ldr	r2, [r2, r3, lsl #2]
   24770:	add	r2, lr, r2, lsl #3
   24774:	ldr	r2, [r2, #12]
   24778:	str	r2, [r0, r3, lsl #3]
   2477c:	add	r3, r3, #1
   24780:	cmp	r3, r1
   24784:	beq	23838 <ftello64@plt+0x121f8>
   24788:	ldr	r2, [sl, #132]	; 0x84
   2478c:	ldr	r2, [r2, r3, lsl #2]
   24790:	cmp	r3, r2
   24794:	bne	24758 <ftello64@plt+0x13118>
   24798:	b	2477c <ftello64@plt+0x1313c>
   2479c:	ldr	r3, [sp, #76]	; 0x4c
   247a0:	str	r3, [sp, #24]
   247a4:	b	23838 <ftello64@plt+0x121f8>
   247a8:	mov	r3, #12
   247ac:	str	r3, [sp, #24]
   247b0:	b	23838 <ftello64@plt+0x121f8>
   247b4:	mov	r3, #12
   247b8:	str	r3, [sp, #24]
   247bc:	b	23838 <ftello64@plt+0x121f8>
   247c0:	mov	r3, #1
   247c4:	str	r3, [sp, #24]
   247c8:	b	23838 <ftello64@plt+0x121f8>
   247cc:	ldr	sl, [sp, #52]	; 0x34
   247d0:	mov	r3, #12
   247d4:	str	r3, [sp, #24]
   247d8:	b	23838 <ftello64@plt+0x121f8>
   247dc:	ldr	sl, [sp, #52]	; 0x34
   247e0:	b	23838 <ftello64@plt+0x121f8>
   247e4:	ldr	sl, [sp, #52]	; 0x34
   247e8:	b	23838 <ftello64@plt+0x121f8>
   247ec:	add	r0, sp, #276	; 0x114
   247f0:	bl	1beb4 <ftello64@plt+0xa874>
   247f4:	ldr	r0, [sp, #408]	; 0x198
   247f8:	bl	15404 <ftello64@plt+0x3dc4>
   247fc:	ldr	r0, [sp, #392]	; 0x188
   24800:	bl	15404 <ftello64@plt+0x3dc4>
   24804:	b	2384c <ftello64@plt+0x1220c>
   24808:	mov	r3, #1
   2480c:	str	r3, [sp, #24]
   24810:	b	23854 <ftello64@plt+0x12214>
   24814:	mov	r3, #1
   24818:	str	r3, [sp, #24]
   2481c:	b	23854 <ftello64@plt+0x12214>
   24820:	mov	r3, #1
   24824:	str	r3, [sp, #24]
   24828:	b	23854 <ftello64@plt+0x12214>
   2482c:	mov	r3, #1
   24830:	str	r3, [sp, #24]
   24834:	b	23854 <ftello64@plt+0x12214>
   24838:	mov	r3, #1
   2483c:	str	r3, [sp, #24]
   24840:	b	23854 <ftello64@plt+0x12214>
   24844:	mov	r3, #1
   24848:	str	r3, [sp, #24]
   2484c:	b	23854 <ftello64@plt+0x12214>
   24850:	mov	r3, #12
   24854:	str	r3, [sp, #24]
   24858:	b	23838 <ftello64@plt+0x121f8>
   2485c:	ldr	r3, [sp, #20]
   24860:	ldr	r3, [r3]
   24864:	str	r3, [sp, #16]
   24868:	mov	fp, #0
   2486c:	str	fp, [sp, #124]	; 0x7c
   24870:	mov	r3, #2
   24874:	str	r3, [sp, #128]	; 0x80
   24878:	str	fp, [sp, #132]	; 0x84
   2487c:	str	fp, [sp, #136]	; 0x88
   24880:	mov	r3, #16
   24884:	str	r3, [sp, #140]	; 0x8c
   24888:	add	r3, sp, #148	; 0x94
   2488c:	str	r3, [sp, #144]	; 0x90
   24890:	ldr	r3, [sp, #16]
   24894:	ldr	r7, [r3, #72]	; 0x48
   24898:	mov	r3, #0
   2489c:	str	r3, [sp, #112]	; 0x70
   248a0:	str	r3, [sp, #116]	; 0x74
   248a4:	str	r3, [sp, #120]	; 0x78
   248a8:	ldr	r3, [sp, #136]	; 0x88
   248ac:	ldr	r2, [sp, #64]	; 0x40
   248b0:	cmp	r2, r3
   248b4:	bhi	24030 <ftello64@plt+0x129f0>
   248b8:	ldr	r3, [sp, #64]	; 0x40
   248bc:	str	r3, [sp, #136]	; 0x88
   248c0:	ldr	r3, [sp, #144]	; 0x90
   248c4:	str	r3, [sp, #32]
   248c8:	ldr	r2, [sp, #36]	; 0x24
   248cc:	ldr	r1, [sp, #468]	; 0x1d4
   248d0:	mov	r0, r3
   248d4:	bl	1131c <memcpy@plt>
   248d8:	ldr	r9, [sp, #468]	; 0x1d4
   248dc:	ldr	r3, [r9], #4
   248e0:	str	r3, [sp, #108]	; 0x6c
   248e4:	ldr	r3, [sp, #64]	; 0x40
   248e8:	lsl	r2, r3, #4
   248ec:	str	r2, [sp, #40]	; 0x28
   248f0:	str	r3, [sp, #12]
   248f4:	str	sl, [sp, #28]
   248f8:	b	243e0 <ftello64@plt+0x12da0>
   248fc:	mov	r3, #0
   24900:	ldr	r2, [sp, #468]	; 0x1d4
   24904:	str	r3, [r2]
   24908:	ldr	r3, [sp, #368]	; 0x170
   2490c:	str	r3, [r2, #4]
   24910:	b	24c68 <ftello64@plt+0x13628>
   24914:	ldr	sl, [sp, #52]	; 0x34
   24918:	mov	r3, #12
   2491c:	str	r3, [sp, #24]
   24920:	b	23838 <ftello64@plt+0x121f8>
   24924:	ldr	sl, [sp, #52]	; 0x34
   24928:	mov	r3, #12
   2492c:	str	r3, [sp, #24]
   24930:	b	23838 <ftello64@plt+0x121f8>
   24934:	mov	r3, #0
   24938:	str	r3, [sp, #112]	; 0x70
   2493c:	b	23e74 <ftello64@plt+0x12834>
   24940:	mov	r3, #12
   24944:	str	r3, [sp, #24]
   24948:	b	23838 <ftello64@plt+0x121f8>
   2494c:	ldr	r3, [sp, #44]	; 0x2c
   24950:	str	r3, [sp, #280]	; 0x118
   24954:	ldr	r3, [sl, #92]	; 0x5c
   24958:	ldr	r2, [sp, #60]	; 0x3c
   2495c:	ldr	r1, [sp, #76]	; 0x4c
   24960:	cmp	r3, #1
   24964:	movgt	r2, r1
   24968:	mov	r3, r2
   2496c:	b	23448 <ftello64@plt+0x11e08>
   24970:	mov	r0, r4
   24974:	bl	15404 <ftello64@plt+0x3dc4>
   24978:	mov	r0, r5
   2497c:	bl	15404 <ftello64@plt+0x3dc4>
   24980:	b	249a0 <ftello64@plt+0x13360>
   24984:	mov	r5, #0
   24988:	mov	r0, r4
   2498c:	bl	15404 <ftello64@plt+0x3dc4>
   24990:	mov	r0, r5
   24994:	bl	15404 <ftello64@plt+0x3dc4>
   24998:	cmp	r8, #1
   2499c:	bne	24a08 <ftello64@plt+0x133c8>
   249a0:	add	r0, sp, #276	; 0x114
   249a4:	bl	1beb4 <ftello64@plt+0xa874>
   249a8:	ldr	r3, [sp, #412]	; 0x19c
   249ac:	ldr	r2, [sp, #92]	; 0x5c
   249b0:	add	r3, r2, r3
   249b4:	str	r3, [sp, #412]	; 0x19c
   249b8:	ldr	r2, [sp, #48]	; 0x30
   249bc:	cmp	r3, r2
   249c0:	movle	r2, #0
   249c4:	movgt	r2, #1
   249c8:	ldr	r1, [sp, #56]	; 0x38
   249cc:	cmp	r3, r1
   249d0:	movge	r3, r2
   249d4:	orrlt	r3, r2, #1
   249d8:	cmp	r3, #0
   249dc:	bne	23fac <ftello64@plt+0x1296c>
   249e0:	ldr	r3, [sp, #80]	; 0x50
   249e4:	sub	r3, r3, #4
   249e8:	cmp	r3, #4
   249ec:	ldrls	pc, [pc, r3, lsl #2]
   249f0:	b	23640 <ftello64@plt+0x12000>
   249f4:	andeq	r3, r2, r8, asr #15
   249f8:	andeq	r3, r2, r8, asr #15
   249fc:	andeq	r3, r2, r0, ror #14
   24a00:	andeq	r3, r2, r8, ror #13
   24a04:	muleq	r2, r8, r8
   24a08:	mov	r3, r8
   24a0c:	ldr	sl, [sp, #52]	; 0x34
   24a10:	str	r3, [sp, #24]
   24a14:	b	23838 <ftello64@plt+0x121f8>
   24a18:	ldr	sl, [sp, #52]	; 0x34
   24a1c:	mov	r0, r4
   24a20:	bl	15404 <ftello64@plt+0x3dc4>
   24a24:	mov	r0, #0
   24a28:	bl	15404 <ftello64@plt+0x3dc4>
   24a2c:	mov	r3, #12
   24a30:	b	24a10 <ftello64@plt+0x133d0>
   24a34:	mov	r2, fp
   24a38:	ldr	r3, [sp, #376]	; 0x178
   24a3c:	ldr	r1, [r3, fp, lsl #2]
   24a40:	add	r0, sp, #276	; 0x114
   24a44:	bl	1d0f8 <ftello64@plt+0xbab8>
   24a48:	str	r0, [sp, #372]	; 0x174
   24a4c:	ldr	r3, [sp, #52]	; 0x34
   24a50:	ldrb	r3, [r3, #88]	; 0x58
   24a54:	tst	r3, #1
   24a58:	bne	24a88 <ftello64@plt+0x13448>
   24a5c:	b	24a78 <ftello64@plt+0x13438>
   24a60:	mov	r2, fp
   24a64:	ldr	r3, [sp, #376]	; 0x178
   24a68:	ldr	r1, [r3, fp, lsl #2]
   24a6c:	add	r0, sp, #276	; 0x114
   24a70:	bl	1d0f8 <ftello64@plt+0xbab8>
   24a74:	str	r0, [sp, #372]	; 0x174
   24a78:	ldr	r3, [sp, #52]	; 0x34
   24a7c:	ldr	r3, [r3, #76]	; 0x4c
   24a80:	cmp	r3, #0
   24a84:	beq	23fbc <ftello64@plt+0x1297c>
   24a88:	ldr	r9, [sp, #360]	; 0x168
   24a8c:	ldr	r7, [sp, #372]	; 0x174
   24a90:	cmn	fp, #-1073741822	; 0xc0000002
   24a94:	bhi	24914 <ftello64@plt+0x132d4>
   24a98:	add	r5, fp, #1
   24a9c:	lsl	r5, r5, #2
   24aa0:	mov	r0, r5
   24aa4:	bl	27cf0 <ftello64@plt+0x166b0>
   24aa8:	subs	r4, r0, #0
   24aac:	beq	24a18 <ftello64@plt+0x133d8>
   24ab0:	ldr	r3, [r9, #76]	; 0x4c
   24ab4:	cmp	r3, #0
   24ab8:	beq	23f30 <ftello64@plt+0x128f0>
   24abc:	mov	r0, r5
   24ac0:	bl	27cf0 <ftello64@plt+0x166b0>
   24ac4:	subs	r5, r0, #0
   24ac8:	beq	24a18 <ftello64@plt+0x133d8>
   24acc:	mov	r6, #0
   24ad0:	str	sl, [sp, #12]
   24ad4:	str	r9, [sp, #28]
   24ad8:	add	sl, fp, #1
   24adc:	lsl	r9, sl, #2
   24ae0:	mov	r2, r9
   24ae4:	mov	r1, r6
   24ae8:	mov	r0, r5
   24aec:	bl	11520 <memset@plt>
   24af0:	str	r4, [sp, #136]	; 0x88
   24af4:	str	r5, [sp, #140]	; 0x8c
   24af8:	str	r7, [sp, #144]	; 0x90
   24afc:	str	fp, [sp, #148]	; 0x94
   24b00:	str	r6, [sp, #152]	; 0x98
   24b04:	str	r6, [sp, #156]	; 0x9c
   24b08:	str	r6, [sp, #160]	; 0xa0
   24b0c:	add	r1, sp, #136	; 0x88
   24b10:	add	r0, sp, #276	; 0x114
   24b14:	bl	22f5c <ftello64@plt+0x1191c>
   24b18:	mov	r8, r0
   24b1c:	ldr	r0, [sp, #160]	; 0xa0
   24b20:	bl	15404 <ftello64@plt+0x3dc4>
   24b24:	cmp	r8, #0
   24b28:	bne	24988 <ftello64@plt+0x13348>
   24b2c:	ldr	r3, [r4]
   24b30:	cmp	r3, #0
   24b34:	bne	23ef8 <ftello64@plt+0x128b8>
   24b38:	ldr	r3, [r5]
   24b3c:	cmp	r3, #0
   24b40:	bne	23ef8 <ftello64@plt+0x128b8>
   24b44:	sub	r9, r9, #4
   24b48:	ldr	r3, [sp, #376]	; 0x178
   24b4c:	add	r9, r3, r9
   24b50:	subs	fp, fp, #1
   24b54:	bmi	24970 <ftello64@plt+0x13330>
   24b58:	ldr	r1, [r9, #-4]!
   24b5c:	cmp	r1, #0
   24b60:	beq	24b50 <ftello64@plt+0x13510>
   24b64:	ldrb	r3, [r1, #52]	; 0x34
   24b68:	tst	r3, #16
   24b6c:	beq	24b50 <ftello64@plt+0x13510>
   24b70:	mov	r2, fp
   24b74:	add	r0, sp, #276	; 0x114
   24b78:	bl	1d0f8 <ftello64@plt+0xbab8>
   24b7c:	mov	r7, r0
   24b80:	b	24ad8 <ftello64@plt+0x13498>
   24b84:	ldr	r3, [sp, #112]	; 0x70
   24b88:	cmp	r3, #0
   24b8c:	bne	24c94 <ftello64@plt+0x13654>
   24b90:	ldr	r2, [sp, #28]
   24b94:	cmp	r2, #0
   24b98:	beq	24bac <ftello64@plt+0x1356c>
   24b9c:	ldr	r3, [r2]
   24ba0:	ldr	r1, [sp, #36]	; 0x24
   24ba4:	add	r3, r3, r1
   24ba8:	str	r3, [r2]
   24bac:	cmn	fp, #1
   24bb0:	beq	249a0 <ftello64@plt+0x13360>
   24bb4:	cmn	fp, #2
   24bb8:	beq	247cc <ftello64@plt+0x1318c>
   24bbc:	str	fp, [sp, #368]	; 0x170
   24bc0:	ldr	r3, [sp, #64]	; 0x40
   24bc4:	cmp	r3, #1
   24bc8:	movls	sl, #0
   24bcc:	movhi	sl, #1
   24bd0:	ldr	r3, [sp, #20]
   24bd4:	ldrb	r3, [r3, #28]
   24bd8:	eor	r3, r3, #16
   24bdc:	ubfx	r3, r3, #4, #1
   24be0:	tst	sl, r3
   24be4:	bne	24a34 <ftello64@plt+0x133f4>
   24be8:	ldr	r2, [sp, #52]	; 0x34
   24bec:	ldr	r3, [r2, #76]	; 0x4c
   24bf0:	cmp	r3, #0
   24bf4:	bne	24a60 <ftello64@plt+0x13420>
   24bf8:	mov	r8, sl
   24bfc:	mov	sl, r2
   24c00:	ldr	r2, [sp, #64]	; 0x40
   24c04:	cmp	r2, #0
   24c08:	beq	23838 <ftello64@plt+0x121f8>
   24c0c:	cmp	r2, #1
   24c10:	bls	248fc <ftello64@plt+0x132bc>
   24c14:	ldr	r3, [sp, #468]	; 0x1d4
   24c18:	lsl	r2, r2, #3
   24c1c:	str	r2, [sp, #36]	; 0x24
   24c20:	sub	r1, r3, #8
   24c24:	add	r1, r1, r2
   24c28:	mvn	r2, #0
   24c2c:	str	r2, [r3, #12]
   24c30:	str	r2, [r3, #8]!
   24c34:	cmp	r3, r1
   24c38:	bne	24c2c <ftello64@plt+0x135ec>
   24c3c:	mov	r3, #0
   24c40:	ldr	r2, [sp, #468]	; 0x1d4
   24c44:	str	r3, [r2]
   24c48:	ldr	r3, [sp, #368]	; 0x170
   24c4c:	str	r3, [r2, #4]
   24c50:	ldr	r3, [sp, #20]
   24c54:	ldrb	r3, [r3, #28]
   24c58:	eor	r3, r3, #16
   24c5c:	ubfx	r3, r3, #4, #1
   24c60:	tst	r8, r3
   24c64:	bne	23fc8 <ftello64@plt+0x12988>
   24c68:	ldrb	r4, [sp, #352]	; 0x160
   24c6c:	ldr	r5, [sp, #304]	; 0x130
   24c70:	ldr	r6, [sp, #288]	; 0x120
   24c74:	ldr	ip, [sp, #412]	; 0x19c
   24c78:	ldr	r3, [sp, #468]	; 0x1d4
   24c7c:	add	r2, r3, #4
   24c80:	ldr	r3, [sp, #64]	; 0x40
   24c84:	lsl	r3, r3, #3
   24c88:	add	lr, r2, r3
   24c8c:	ldr	r7, [sp, #308]	; 0x134
   24c90:	b	246bc <ftello64@plt+0x1307c>
   24c94:	ldr	sl, [sp, #52]	; 0x34
   24c98:	b	24928 <ftello64@plt+0x132e8>
   24c9c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   24ca0:	strd	r6, [sp, #8]
   24ca4:	strd	r8, [sp, #16]
   24ca8:	strd	sl, [sp, #24]
   24cac:	str	lr, [sp, #32]
   24cb0:	sub	sp, sp, #132	; 0x84
   24cb4:	mov	r5, r0
   24cb8:	mov	fp, r1
   24cbc:	mov	r6, r2
   24cc0:	mov	r9, r3
   24cc4:	mov	r2, #0
   24cc8:	str	r2, [sp, #124]	; 0x7c
   24ccc:	ldrb	r3, [r0, #28]
   24cd0:	str	r9, [r0, #12]
   24cd4:	str	r2, [r0, #8]
   24cd8:	str	r2, [r0, #24]
   24cdc:	and	r3, r3, #150	; 0x96
   24ce0:	bfi	r3, r2, #1, #2
   24ce4:	strb	r3, [r0, #28]
   24ce8:	ldr	r4, [r0]
   24cec:	ldr	r3, [r0, #4]
   24cf0:	cmp	r3, #159	; 0x9f
   24cf4:	bls	24fb8 <ftello64@plt+0x13978>
   24cf8:	mov	r2, #160	; 0xa0
   24cfc:	str	r2, [r5, #8]
   24d00:	mov	r1, #0
   24d04:	mov	r0, r4
   24d08:	bl	11520 <memset@plt>
   24d0c:	mov	r3, #31
   24d10:	str	r3, [r4, #64]	; 0x40
   24d14:	movw	r3, #43689	; 0xaaa9
   24d18:	movt	r3, #2730	; 0xaaa
   24d1c:	cmp	r6, r3
   24d20:	bhi	258f0 <ftello64@plt+0x142b0>
   24d24:	add	r0, r6, #1
   24d28:	str	r0, [r4, #4]
   24d2c:	lsl	r0, r0, #3
   24d30:	bl	27cf0 <ftello64@plt+0x166b0>
   24d34:	str	r0, [r4]
   24d38:	cmp	r6, #0
   24d3c:	beq	24fdc <ftello64@plt+0x1399c>
   24d40:	mov	r7, #1
   24d44:	lsl	r7, r7, #1
   24d48:	cmp	r6, r7
   24d4c:	bcs	24d44 <ftello64@plt+0x13704>
   24d50:	mov	r1, r7
   24d54:	mov	r0, #12
   24d58:	bl	27c7c <ftello64@plt+0x1663c>
   24d5c:	str	r0, [r4, #32]
   24d60:	sub	r7, r7, #1
   24d64:	str	r7, [r4, #68]	; 0x44
   24d68:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   24d6c:	str	r0, [r4, #92]	; 0x5c
   24d70:	mov	r0, #14
   24d74:	bl	115bc <nl_langinfo@plt>
   24d78:	ldrb	r3, [r0]
   24d7c:	and	r3, r3, #223	; 0xdf
   24d80:	cmp	r3, #85	; 0x55
   24d84:	bne	24ddc <ftello64@plt+0x1379c>
   24d88:	ldrb	r3, [r0, #1]
   24d8c:	and	r3, r3, #223	; 0xdf
   24d90:	cmp	r3, #84	; 0x54
   24d94:	bne	24ddc <ftello64@plt+0x1379c>
   24d98:	ldrb	r3, [r0, #2]
   24d9c:	and	r3, r3, #223	; 0xdf
   24da0:	cmp	r3, #70	; 0x46
   24da4:	bne	24ddc <ftello64@plt+0x1379c>
   24da8:	ldrb	r3, [r0, #3]
   24dac:	cmp	r3, #45	; 0x2d
   24db0:	moveq	r3, #4
   24db4:	movne	r3, #3
   24db8:	movw	r1, #46080	; 0xb400
   24dbc:	movt	r1, #2
   24dc0:	add	r0, r0, r3
   24dc4:	bl	112b0 <strcmp@plt>
   24dc8:	cmp	r0, #0
   24dcc:	bne	24ddc <ftello64@plt+0x1379c>
   24dd0:	ldrb	r3, [r4, #88]	; 0x58
   24dd4:	orr	r3, r3, #4
   24dd8:	strb	r3, [r4, #88]	; 0x58
   24ddc:	ldrb	r3, [r4, #88]	; 0x58
   24de0:	bfc	r3, #3, #1
   24de4:	strb	r3, [r4, #88]	; 0x58
   24de8:	ldr	r3, [r4, #92]	; 0x5c
   24dec:	cmp	r3, #1
   24df0:	ble	24e0c <ftello64@plt+0x137cc>
   24df4:	ldrb	r3, [r4, #88]	; 0x58
   24df8:	tst	r3, #4
   24dfc:	beq	24fe4 <ftello64@plt+0x139a4>
   24e00:	movw	r3, #46312	; 0xb4e8
   24e04:	movt	r3, #2
   24e08:	str	r3, [r4, #60]	; 0x3c
   24e0c:	ldr	r3, [r4]
   24e10:	cmp	r3, #0
   24e14:	beq	258f0 <ftello64@plt+0x142b0>
   24e18:	ldr	r3, [r4, #32]
   24e1c:	cmp	r3, #0
   24e20:	beq	258f0 <ftello64@plt+0x142b0>
   24e24:	mov	r3, #0
   24e28:	str	r3, [sp, #124]	; 0x7c
   24e2c:	movw	r3, #0
   24e30:	movt	r3, #0
   24e34:	cmp	r3, #0
   24e38:	movne	r3, #1
   24e3c:	moveq	r3, #0
   24e40:	mov	r2, r3
   24e44:	movw	r3, #0
   24e48:	movt	r3, #0
   24e4c:	cmp	r3, #0
   24e50:	movne	r3, #1
   24e54:	moveq	r3, #0
   24e58:	orr	r3, r2, r3
   24e5c:	ands	r3, r3, #255	; 0xff
   24e60:	str	r3, [sp, #16]
   24e64:	beq	24e90 <ftello64@plt+0x13850>
   24e68:	mov	r1, #0
   24e6c:	add	r0, r4, #136	; 0x88
   24e70:	bl	11328 <pthread_mutex_init@plt>
   24e74:	cmp	r0, #0
   24e78:	movne	r3, #12
   24e7c:	strne	r3, [sp, #124]	; 0x7c
   24e80:	bne	258f8 <ftello64@plt+0x142b8>
   24e84:	ldr	r3, [sp, #124]	; 0x7c
   24e88:	cmp	r3, #0
   24e8c:	bne	258f8 <ftello64@plt+0x142b8>
   24e90:	str	r6, [sp, #12]
   24e94:	ldr	r8, [r5, #20]
   24e98:	and	r7, r9, #4194304	; 0x400000
   24e9c:	orr	sl, r8, r7
   24ea0:	mov	r2, #76	; 0x4c
   24ea4:	mov	r1, #0
   24ea8:	add	r0, sp, #44	; 0x2c
   24eac:	bl	11520 <memset@plt>
   24eb0:	str	fp, [sp, #40]	; 0x28
   24eb4:	str	r6, [sp, #88]	; 0x58
   24eb8:	str	r6, [sp, #84]	; 0x54
   24ebc:	str	r8, [sp, #104]	; 0x68
   24ec0:	adds	r3, r7, #0
   24ec4:	movne	r3, #1
   24ec8:	strb	r3, [sp, #112]	; 0x70
   24ecc:	adds	r3, sl, #0
   24ed0:	movne	r3, #1
   24ed4:	strb	r3, [sp, #115]	; 0x73
   24ed8:	ldr	r3, [r4, #92]	; 0x5c
   24edc:	str	r3, [sp, #120]	; 0x78
   24ee0:	ldrb	r3, [r4, #88]	; 0x58
   24ee4:	ubfx	r2, r3, #2, #1
   24ee8:	strb	r2, [sp, #113]	; 0x71
   24eec:	ubfx	r3, r3, #3, #1
   24ef0:	strb	r3, [sp, #114]	; 0x72
   24ef4:	str	r6, [sp, #96]	; 0x60
   24ef8:	str	r6, [sp, #92]	; 0x5c
   24efc:	cmp	r6, #0
   24f00:	bgt	25070 <ftello64@plt+0x13a30>
   24f04:	ldrb	r3, [sp, #115]	; 0x73
   24f08:	cmp	r3, #0
   24f0c:	ldrne	fp, [sp, #44]	; 0x2c
   24f10:	str	fp, [sp, #44]	; 0x2c
   24f14:	cmp	r7, #0
   24f18:	beq	25094 <ftello64@plt+0x13a54>
   24f1c:	ldr	r3, [r4, #92]	; 0x5c
   24f20:	cmp	r3, #1
   24f24:	ble	25088 <ftello64@plt+0x13a48>
   24f28:	ldr	r6, [sp, #12]
   24f2c:	add	r0, sp, #40	; 0x28
   24f30:	bl	1a358 <ftello64@plt+0x8d18>
   24f34:	cmp	r0, #0
   24f38:	bne	24f74 <ftello64@plt+0x13934>
   24f3c:	ldr	r3, [sp, #72]	; 0x48
   24f40:	cmp	r6, r3
   24f44:	ble	250bc <ftello64@plt+0x13a7c>
   24f48:	ldr	r1, [sp, #76]	; 0x4c
   24f4c:	ldr	r2, [r4, #92]	; 0x5c
   24f50:	ldr	r3, [sp, #68]	; 0x44
   24f54:	add	r3, r3, r2
   24f58:	cmp	r1, r3
   24f5c:	bgt	250bc <ftello64@plt+0x13a7c>
   24f60:	lsl	r1, r1, #1
   24f64:	add	r0, sp, #40	; 0x28
   24f68:	bl	196f4 <ftello64@plt+0x80b4>
   24f6c:	cmp	r0, #0
   24f70:	beq	24f2c <ftello64@plt+0x138ec>
   24f74:	str	r0, [sp, #124]	; 0x7c
   24f78:	mov	r0, r5
   24f7c:	bl	1bc78 <ftello64@plt+0xa638>
   24f80:	add	r0, sp, #40	; 0x28
   24f84:	bl	1bcd8 <ftello64@plt+0xa698>
   24f88:	ldr	r3, [sp, #16]
   24f8c:	cmp	r3, #0
   24f90:	beq	24f9c <ftello64@plt+0x1395c>
   24f94:	add	r0, r4, #136	; 0x88
   24f98:	bl	112bc <pthread_mutex_destroy@plt>
   24f9c:	mov	r0, r4
   24fa0:	bl	1bd18 <ftello64@plt+0xa6d8>
   24fa4:	mov	r3, #0
   24fa8:	str	r3, [r5]
   24fac:	str	r3, [r5, #4]
   24fb0:	ldr	r0, [sp, #124]	; 0x7c
   24fb4:	b	257f4 <ftello64@plt+0x141b4>
   24fb8:	mov	r1, #160	; 0xa0
   24fbc:	mov	r0, r4
   24fc0:	bl	27d2c <ftello64@plt+0x166ec>
   24fc4:	subs	r4, r0, #0
   24fc8:	beq	258a8 <ftello64@plt+0x14268>
   24fcc:	mov	r3, #160	; 0xa0
   24fd0:	str	r3, [r5, #4]
   24fd4:	str	r4, [r5]
   24fd8:	b	24cf8 <ftello64@plt+0x136b8>
   24fdc:	mov	r7, #1
   24fe0:	b	24d50 <ftello64@plt+0x13710>
   24fe4:	mov	r1, #1
   24fe8:	mov	r0, #32
   24fec:	bl	27c7c <ftello64@plt+0x1663c>
   24ff0:	str	r0, [r4, #60]	; 0x3c
   24ff4:	cmp	r0, #0
   24ff8:	beq	258f0 <ftello64@plt+0x142b0>
   24ffc:	mov	r7, #0
   25000:	b	25064 <ftello64@plt+0x13a24>
   25004:	ldrb	r3, [r4, #88]	; 0x58
   25008:	orr	r3, r3, #8
   2500c:	strb	r3, [r4, #88]	; 0x58
   25010:	add	sl, sl, #1
   25014:	add	r8, r8, #1
   25018:	cmp	sl, #32
   2501c:	beq	25058 <ftello64@plt+0x13a18>
   25020:	mov	r0, r8
   25024:	bl	1152c <btowc@plt>
   25028:	cmn	r0, #1
   2502c:	beq	25044 <ftello64@plt+0x13a04>
   25030:	ldr	r2, [r4, #60]	; 0x3c
   25034:	ldr	r3, [r2, r7]
   25038:	mov	r1, #1
   2503c:	orr	r3, r3, r1, lsl sl
   25040:	str	r3, [r2, r7]
   25044:	bics	r3, r8, #127	; 0x7f
   25048:	bne	25010 <ftello64@plt+0x139d0>
   2504c:	cmp	r0, r8
   25050:	bne	25004 <ftello64@plt+0x139c4>
   25054:	b	25010 <ftello64@plt+0x139d0>
   25058:	add	r7, r7, #4
   2505c:	cmp	r7, #32
   25060:	beq	24e0c <ftello64@plt+0x137cc>
   25064:	lsl	r8, r7, #3
   25068:	mov	sl, #0
   2506c:	b	25020 <ftello64@plt+0x139e0>
   25070:	add	r1, r6, #1
   25074:	add	r0, sp, #40	; 0x28
   25078:	bl	196f4 <ftello64@plt+0x80b4>
   2507c:	cmp	r0, #0
   25080:	beq	24f04 <ftello64@plt+0x138c4>
   25084:	b	24f74 <ftello64@plt+0x13934>
   25088:	add	r0, sp, #40	; 0x28
   2508c:	bl	1a8dc <ftello64@plt+0x929c>
   25090:	b	250bc <ftello64@plt+0x13a7c>
   25094:	ldr	r3, [r4, #92]	; 0x5c
   25098:	cmp	r3, #1
   2509c:	bgt	250b4 <ftello64@plt+0x13a74>
   250a0:	cmp	sl, #0
   250a4:	beq	252f0 <ftello64@plt+0x13cb0>
   250a8:	add	r0, sp, #40	; 0x28
   250ac:	bl	18a7c <ftello64@plt+0x743c>
   250b0:	b	250bc <ftello64@plt+0x13a7c>
   250b4:	add	r0, sp, #40	; 0x28
   250b8:	bl	19dc0 <ftello64@plt+0x8780>
   250bc:	mov	r8, #0
   250c0:	str	r8, [sp, #124]	; 0x7c
   250c4:	str	r8, [r5, #24]
   250c8:	ldr	r6, [r5]
   250cc:	str	r9, [r6, #128]	; 0x80
   250d0:	orr	r2, r9, #8388608	; 0x800000
   250d4:	add	r1, sp, #40	; 0x28
   250d8:	add	r0, sp, #28
   250dc:	bl	1b438 <ftello64@plt+0x9df8>
   250e0:	add	r3, sp, #124	; 0x7c
   250e4:	str	r3, [sp, #4]
   250e8:	str	r8, [sp]
   250ec:	mov	r3, r9
   250f0:	add	r2, sp, #28
   250f4:	mov	r1, r5
   250f8:	add	r0, sp, #40	; 0x28
   250fc:	bl	21124 <ftello64@plt+0xfae4>
   25100:	mov	r8, r0
   25104:	clz	r0, r0
   25108:	lsr	r0, r0, #5
   2510c:	ldr	r3, [sp, #124]	; 0x7c
   25110:	cmp	r3, #0
   25114:	moveq	r0, #0
   25118:	cmp	r0, #0
   2511c:	bne	258e4 <ftello64@plt+0x142a4>
   25120:	mov	r3, #2
   25124:	mov	r2, #0
   25128:	mov	r1, r2
   2512c:	mov	r0, r6
   25130:	bl	199d0 <ftello64@plt+0x8390>
   25134:	mov	r9, r0
   25138:	cmp	r8, #0
   2513c:	beq	25154 <ftello64@plt+0x13b14>
   25140:	mov	r3, #16
   25144:	mov	r2, r9
   25148:	mov	r1, r8
   2514c:	mov	r0, r6
   25150:	bl	199d0 <ftello64@plt+0x8390>
   25154:	cmp	r0, #0
   25158:	cmpne	r9, #0
   2515c:	moveq	r3, #12
   25160:	streq	r3, [sp, #124]	; 0x7c
   25164:	beq	258e4 <ftello64@plt+0x142a4>
   25168:	str	r0, [r4, #52]	; 0x34
   2516c:	ldr	r6, [r5]
   25170:	ldr	r0, [r6, #4]
   25174:	lsl	r0, r0, #2
   25178:	bl	27cf0 <ftello64@plt+0x166b0>
   2517c:	str	r0, [r6, #12]
   25180:	ldr	r0, [r6, #4]
   25184:	lsl	r0, r0, #2
   25188:	bl	27cf0 <ftello64@plt+0x166b0>
   2518c:	str	r0, [r6, #16]
   25190:	ldr	r0, [r6, #4]
   25194:	add	r0, r0, r0, lsl #1
   25198:	lsl	r0, r0, #2
   2519c:	bl	27cf0 <ftello64@plt+0x166b0>
   251a0:	str	r0, [r6, #20]
   251a4:	ldr	r0, [r6, #4]
   251a8:	add	r0, r0, r0, lsl #1
   251ac:	lsl	r0, r0, #2
   251b0:	bl	27cf0 <ftello64@plt+0x166b0>
   251b4:	str	r0, [r6, #24]
   251b8:	ldr	r3, [r6, #12]
   251bc:	cmp	r3, #0
   251c0:	beq	258dc <ftello64@plt+0x1429c>
   251c4:	ldr	r3, [r6, #16]
   251c8:	cmp	r3, #0
   251cc:	beq	258b0 <ftello64@plt+0x14270>
   251d0:	ldr	r3, [r6, #20]
   251d4:	clz	sl, r0
   251d8:	lsr	sl, sl, #5
   251dc:	cmp	r3, #0
   251e0:	moveq	sl, #1
   251e4:	cmp	sl, #0
   251e8:	bne	258b8 <ftello64@plt+0x14278>
   251ec:	ldr	r0, [r5, #24]
   251f0:	lsl	r0, r0, #2
   251f4:	bl	27cf0 <ftello64@plt+0x166b0>
   251f8:	str	r0, [r6, #132]	; 0x84
   251fc:	cmp	r0, #0
   25200:	beq	25278 <ftello64@plt+0x13c38>
   25204:	ldr	r3, [r5, #24]
   25208:	cmp	r3, #0
   2520c:	beq	2522c <ftello64@plt+0x13bec>
   25210:	mov	r3, #0
   25214:	ldr	r2, [r6, #132]	; 0x84
   25218:	str	r3, [r2, r3, lsl #2]
   2521c:	add	r3, r3, #1
   25220:	ldr	r2, [r5, #24]
   25224:	cmp	r2, r3
   25228:	bhi	25214 <ftello64@plt+0x13bd4>
   2522c:	mov	r2, r6
   25230:	movw	r1, #36152	; 0x8d38
   25234:	movt	r1, #1
   25238:	ldr	r0, [r6, #52]	; 0x34
   2523c:	bl	18cbc <ftello64@plt+0x767c>
   25240:	ldr	ip, [r5, #24]
   25244:	cmp	ip, #0
   25248:	beq	25308 <ftello64@plt+0x13cc8>
   2524c:	ldr	r2, [r6, #132]	; 0x84
   25250:	ldr	r3, [r2]
   25254:	cmp	r3, #0
   25258:	bne	25278 <ftello64@plt+0x13c38>
   2525c:	mov	r0, ip
   25260:	add	r3, r3, #1
   25264:	cmp	r0, r3
   25268:	beq	25300 <ftello64@plt+0x13cc0>
   2526c:	ldr	r1, [r2, #4]!
   25270:	cmp	r1, r3
   25274:	beq	25260 <ftello64@plt+0x13c20>
   25278:	mov	r2, r5
   2527c:	movw	r1, #39792	; 0x9b70
   25280:	movt	r1, #1
   25284:	ldr	r0, [r6, #52]	; 0x34
   25288:	bl	18c28 <ftello64@plt+0x75e8>
   2528c:	cmp	r0, #0
   25290:	bne	258d4 <ftello64@plt+0x14294>
   25294:	mov	r2, r6
   25298:	movw	r1, #47068	; 0xb7dc
   2529c:	movt	r1, #1
   252a0:	ldr	r0, [r6, #52]	; 0x34
   252a4:	bl	18c28 <ftello64@plt+0x75e8>
   252a8:	cmp	r0, #0
   252ac:	bne	258d4 <ftello64@plt+0x14294>
   252b0:	mov	r2, r6
   252b4:	movw	r1, #36312	; 0x8dd8
   252b8:	movt	r1, #1
   252bc:	ldr	r0, [r6, #52]	; 0x34
   252c0:	bl	18cbc <ftello64@plt+0x767c>
   252c4:	mov	r2, r6
   252c8:	movw	r1, #49212	; 0xc03c
   252cc:	movt	r1, #1
   252d0:	ldr	r0, [r6, #52]	; 0x34
   252d4:	bl	18cbc <ftello64@plt+0x767c>
   252d8:	subs	r3, r0, #0
   252dc:	str	r3, [sp, #12]
   252e0:	bne	258c0 <ftello64@plt+0x14280>
   252e4:	mov	r8, sl
   252e8:	mov	r9, r3
   252ec:	b	2534c <ftello64@plt+0x13d0c>
   252f0:	ldr	r3, [sp, #76]	; 0x4c
   252f4:	str	r3, [sp, #68]	; 0x44
   252f8:	str	r3, [sp, #72]	; 0x48
   252fc:	b	250bc <ftello64@plt+0x13a7c>
   25300:	cmp	ip, r3
   25304:	bne	25278 <ftello64@plt+0x13c38>
   25308:	ldr	r0, [r6, #132]	; 0x84
   2530c:	bl	15404 <ftello64@plt+0x3dc4>
   25310:	mov	r3, #0
   25314:	str	r3, [r6, #132]	; 0x84
   25318:	b	25278 <ftello64@plt+0x13c38>
   2531c:	cmp	r8, #0
   25320:	beq	2539c <ftello64@plt+0x13d5c>
   25324:	mov	r8, sl
   25328:	ldr	r9, [sp, #12]
   2532c:	b	2534c <ftello64@plt+0x13d0c>
   25330:	ldr	r0, [sp, #36]	; 0x24
   25334:	bl	15404 <ftello64@plt+0x3dc4>
   25338:	mov	r8, #1
   2533c:	add	r9, r9, #1
   25340:	ldr	r3, [r6, #8]
   25344:	cmp	r3, r9
   25348:	beq	2531c <ftello64@plt+0x13cdc>
   2534c:	add	fp, r9, r9, lsl #1
   25350:	lsl	fp, fp, #2
   25354:	ldr	r3, [r6, #24]
   25358:	add	r3, r3, fp
   2535c:	ldr	r3, [r3, #4]
   25360:	cmp	r3, #0
   25364:	bne	2533c <ftello64@plt+0x13cfc>
   25368:	mov	r3, #1
   2536c:	mov	r2, r9
   25370:	mov	r1, r6
   25374:	add	r0, sp, #28
   25378:	bl	1c910 <ftello64@plt+0xb2d0>
   2537c:	cmp	r0, #0
   25380:	bne	258d4 <ftello64@plt+0x14294>
   25384:	ldr	r3, [r6, #24]
   25388:	add	fp, r3, fp
   2538c:	ldr	r3, [fp, #4]
   25390:	cmp	r3, #0
   25394:	bne	2533c <ftello64@plt+0x13cfc>
   25398:	b	25330 <ftello64@plt+0x13cf0>
   2539c:	ldrb	r3, [r5, #28]
   253a0:	tst	r3, #16
   253a4:	beq	25510 <ftello64@plt+0x13ed0>
   253a8:	ldr	r3, [r6, #76]	; 0x4c
   253ac:	cmp	r3, #0
   253b0:	beq	25498 <ftello64@plt+0x13e58>
   253b4:	ldr	r0, [r6, #8]
   253b8:	add	r0, r0, r0, lsl #1
   253bc:	lsl	r0, r0, #2
   253c0:	bl	27cf0 <ftello64@plt+0x166b0>
   253c4:	str	r0, [r6, #28]
   253c8:	cmp	r0, #0
   253cc:	beq	258c8 <ftello64@plt+0x14288>
   253d0:	ldr	r3, [r6, #8]
   253d4:	cmp	r3, #0
   253d8:	beq	25498 <ftello64@plt+0x13e58>
   253dc:	ldr	r1, [sp, #12]
   253e0:	mov	r3, #0
   253e4:	mov	r2, r3
   253e8:	ldr	ip, [r6, #28]
   253ec:	add	r0, ip, r3
   253f0:	str	r2, [ip, r3]
   253f4:	str	r2, [r0, #4]
   253f8:	str	r2, [r0, #8]
   253fc:	add	r1, r1, #1
   25400:	ldr	r0, [r6, #8]
   25404:	add	r3, r3, #12
   25408:	cmp	r1, r0
   2540c:	bcc	253e8 <ftello64@plt+0x13da8>
   25410:	cmp	r0, #0
   25414:	beq	25498 <ftello64@plt+0x13e58>
   25418:	ldr	r3, [sp, #12]
   2541c:	mov	fp, #0
   25420:	str	r7, [sp, #20]
   25424:	mov	r7, r3
   25428:	ldr	r3, [r6, #24]
   2542c:	add	r3, r3, fp
   25430:	ldr	sl, [r3, #8]
   25434:	ldr	r3, [r3, #4]
   25438:	cmp	r3, #0
   2543c:	ble	25480 <ftello64@plt+0x13e40>
   25440:	sub	sl, sl, #4
   25444:	ldr	r9, [sp, #12]
   25448:	ldr	r0, [sl, #4]!
   2544c:	add	r0, r0, r0, lsl #1
   25450:	ldr	r3, [r6, #28]
   25454:	mov	r1, r7
   25458:	add	r0, r3, r0, lsl #2
   2545c:	bl	197b8 <ftello64@plt+0x8178>
   25460:	cmp	r0, #0
   25464:	beq	258d0 <ftello64@plt+0x14290>
   25468:	add	r9, r9, #1
   2546c:	ldr	r3, [r6, #24]
   25470:	add	r3, r3, fp
   25474:	ldr	r3, [r3, #4]
   25478:	cmp	r9, r3
   2547c:	blt	25448 <ftello64@plt+0x13e08>
   25480:	add	r7, r7, #1
   25484:	add	fp, fp, #12
   25488:	ldr	r3, [r6, #8]
   2548c:	cmp	r7, r3
   25490:	bcc	25428 <ftello64@plt+0x13de8>
   25494:	ldr	r7, [sp, #20]
   25498:	mov	r3, #0
   2549c:	str	r3, [sp, #124]	; 0x7c
   254a0:	ldrb	r3, [r4, #88]	; 0x58
   254a4:	ubfx	r3, r3, #2, #1
   254a8:	cmp	r7, #0
   254ac:	moveq	r7, r3
   254b0:	movne	r7, #0
   254b4:	cmp	r7, #0
   254b8:	bne	2552c <ftello64@plt+0x13eec>
   254bc:	ldr	r3, [r4, #52]	; 0x34
   254c0:	ldr	r3, [r3, #12]
   254c4:	ldr	r1, [r3, #28]
   254c8:	str	r1, [r4, #72]	; 0x48
   254cc:	add	r1, r1, r1, lsl #1
   254d0:	ldr	r3, [r4, #24]
   254d4:	add	r1, r3, r1, lsl #2
   254d8:	add	r0, sp, #28
   254dc:	bl	1a12c <ftello64@plt+0x8aec>
   254e0:	mov	r7, r0
   254e4:	str	r0, [sp, #24]
   254e8:	cmp	r0, #0
   254ec:	bne	257d0 <ftello64@plt+0x14190>
   254f0:	ldr	r3, [r4, #76]	; 0x4c
   254f4:	cmp	r3, #0
   254f8:	ble	2578c <ftello64@plt+0x1414c>
   254fc:	ldr	r0, [sp, #32]
   25500:	cmp	r0, #0
   25504:	ble	2578c <ftello64@plt+0x1414c>
   25508:	mov	r6, r7
   2550c:	b	25730 <ftello64@plt+0x140f0>
   25510:	ldr	r3, [r5, #24]
   25514:	cmp	r3, #0
   25518:	beq	253a8 <ftello64@plt+0x13d68>
   2551c:	ldrb	r3, [r6, #88]	; 0x58
   25520:	tst	r3, #1
   25524:	bne	253b4 <ftello64@plt+0x13d74>
   25528:	b	253a8 <ftello64@plt+0x13d68>
   2552c:	ldr	r3, [r5, #20]
   25530:	cmp	r3, #0
   25534:	bne	254bc <ftello64@plt+0x13e7c>
   25538:	ldr	r0, [r4, #8]
   2553c:	cmp	r0, #0
   25540:	beq	25694 <ftello64@plt+0x14054>
   25544:	ldr	r2, [r4]
   25548:	mov	ip, r8
   2554c:	ldr	r1, [sp, #12]
   25550:	mov	lr, r7
   25554:	b	255b4 <ftello64@plt+0x13f74>
   25558:	mov	ip, lr
   2555c:	b	255a4 <ftello64@plt+0x13f64>
   25560:	ldr	r3, [r2]
   25564:	ldr	r6, [r3, #16]
   25568:	cmp	r6, #0
   2556c:	bne	254bc <ftello64@plt+0x13e7c>
   25570:	ldr	r6, [r3, #20]
   25574:	cmp	r6, #0
   25578:	bne	254bc <ftello64@plt+0x13e7c>
   2557c:	ldr	r6, [r3, #24]
   25580:	cmp	r6, #0
   25584:	bne	254bc <ftello64@plt+0x13e7c>
   25588:	ldr	r3, [r3, #28]
   2558c:	cmp	r3, #0
   25590:	beq	255a4 <ftello64@plt+0x13f64>
   25594:	b	254bc <ftello64@plt+0x13e7c>
   25598:	ldrsb	r3, [r2]
   2559c:	cmp	r3, #0
   255a0:	movlt	r8, r7
   255a4:	add	r1, r1, #1
   255a8:	add	r2, r2, #8
   255ac:	cmp	r1, r0
   255b0:	beq	2562c <ftello64@plt+0x13fec>
   255b4:	ldrb	r3, [r2, #4]
   255b8:	sub	r3, r3, #1
   255bc:	cmp	r3, #11
   255c0:	ldrls	pc, [pc, r3, lsl #2]
   255c4:	b	25628 <ftello64@plt+0x13fe8>
   255c8:	muleq	r2, r8, r5
   255cc:	andeq	r5, r2, r4, lsr #11
   255d0:	andeq	r5, r2, r0, ror #10
   255d4:	andeq	r5, r2, r4, lsr #11
   255d8:	andeq	r5, r2, r8, asr r5
   255dc:			; <UNDEFINED> instruction: 0x000254bc
   255e0:	andeq	r5, r2, r8, lsr #12
   255e4:	andeq	r5, r2, r4, lsr #11
   255e8:	andeq	r5, r2, r4, lsr #11
   255ec:	andeq	r5, r2, r4, lsr #11
   255f0:	andeq	r5, r2, r4, lsr #11
   255f4:	strdeq	r5, [r2], -r8
   255f8:	ldr	r3, [r2]
   255fc:	cmp	r3, #32
   25600:	beq	255a4 <ftello64@plt+0x13f64>
   25604:	bls	2561c <ftello64@plt+0x13fdc>
   25608:	cmp	r3, #64	; 0x40
   2560c:	beq	255a4 <ftello64@plt+0x13f64>
   25610:	cmp	r3, #128	; 0x80
   25614:	beq	255a4 <ftello64@plt+0x13f64>
   25618:	b	254bc <ftello64@plt+0x13e7c>
   2561c:	cmp	r3, #16
   25620:	beq	255a4 <ftello64@plt+0x13f64>
   25624:	b	254bc <ftello64@plt+0x13e7c>
   25628:	bl	1161c <abort@plt>
   2562c:	orr	r8, r8, ip
   25630:	tst	r8, #255	; 0xff
   25634:	beq	25698 <ftello64@plt+0x14058>
   25638:	mov	lr, #7
   2563c:	ldr	r3, [sp, #12]
   25640:	b	25660 <ftello64@plt+0x14020>
   25644:	ldrsb	r2, [r6, r0]
   25648:	cmp	r2, #0
   2564c:	blt	25684 <ftello64@plt+0x14044>
   25650:	add	r3, r3, #1
   25654:	ldr	r2, [r4, #8]
   25658:	cmp	r3, r2
   2565c:	bcs	25698 <ftello64@plt+0x14058>
   25660:	lsl	r0, r3, #3
   25664:	ldr	r6, [r4]
   25668:	add	r1, r6, r0
   2566c:	ldrb	r2, [r1, #4]
   25670:	cmp	r2, #1
   25674:	beq	25644 <ftello64@plt+0x14004>
   25678:	cmp	r2, #5
   2567c:	strbeq	lr, [r1, #4]
   25680:	b	25650 <ftello64@plt+0x14010>
   25684:	ldrb	r2, [r1, #6]
   25688:	bfc	r2, #5, #1
   2568c:	strb	r2, [r1, #6]
   25690:	b	25650 <ftello64@plt+0x14010>
   25694:	mov	ip, r8
   25698:	mov	r3, #1
   2569c:	str	r3, [r4, #92]	; 0x5c
   256a0:	ldrb	r3, [r4, #88]	; 0x58
   256a4:	ldr	r2, [r4, #76]	; 0x4c
   256a8:	cmp	r2, #0
   256ac:	orrgt	ip, ip, #1
   256b0:	and	r3, r3, #251	; 0xfb
   256b4:	bfi	r3, ip, #1, #1
   256b8:	strb	r3, [r4, #88]	; 0x58
   256bc:	b	254bc <ftello64@plt+0x13e7c>
   256c0:	add	r1, r1, #1
   256c4:	cmp	r0, r1
   256c8:	beq	25720 <ftello64@plt+0x140e0>
   256cc:	ldr	r8, [r2, #4]!
   256d0:	add	r9, ip, r8, lsl #3
   256d4:	ldrb	r9, [r9, #4]
   256d8:	cmp	r9, #9
   256dc:	bne	256c0 <ftello64@plt+0x14080>
   256e0:	ldr	r9, [ip, r8, lsl #3]
   256e4:	ldr	r8, [lr]
   256e8:	cmp	r9, r8
   256ec:	bne	256c0 <ftello64@plt+0x14080>
   256f0:	cmp	r1, r0
   256f4:	beq	25720 <ftello64@plt+0x140e0>
   256f8:	ldr	r2, [r4, #20]
   256fc:	add	r3, r3, r3, lsl #1
   25700:	add	r3, r2, r3, lsl #2
   25704:	ldr	r3, [r3, #8]
   25708:	ldr	r8, [r3]
   2570c:	mov	r1, r8
   25710:	add	r0, sp, #28
   25714:	bl	18b40 <ftello64@plt+0x7500>
   25718:	cmp	r0, #0
   2571c:	beq	25768 <ftello64@plt+0x14128>
   25720:	add	r6, r6, #1
   25724:	ldr	r0, [sp, #32]
   25728:	cmp	r0, r6
   2572c:	ble	2578c <ftello64@plt+0x1414c>
   25730:	ldr	r2, [sp, #36]	; 0x24
   25734:	ldr	ip, [r4]
   25738:	ldr	r3, [r2, r6, lsl #2]
   2573c:	add	lr, ip, r3, lsl #3
   25740:	ldrb	r1, [lr, #4]
   25744:	cmp	r1, #4
   25748:	bne	25720 <ftello64@plt+0x140e0>
   2574c:	cmp	r0, #0
   25750:	ble	25760 <ftello64@plt+0x14120>
   25754:	sub	r2, r2, #4
   25758:	mov	r1, r7
   2575c:	b	256cc <ftello64@plt+0x1408c>
   25760:	mov	r1, r7
   25764:	b	256f0 <ftello64@plt+0x140b0>
   25768:	add	r8, r8, r8, lsl #1
   2576c:	ldr	r1, [r4, #24]
   25770:	add	r1, r1, r8, lsl #2
   25774:	add	r0, sp, #28
   25778:	bl	1c760 <ftello64@plt+0xb120>
   2577c:	subs	r6, r0, #0
   25780:	beq	25720 <ftello64@plt+0x140e0>
   25784:	mov	r7, r6
   25788:	b	257d0 <ftello64@plt+0x14190>
   2578c:	mov	r3, #0
   25790:	add	r2, sp, #28
   25794:	mov	r1, r4
   25798:	add	r0, sp, #24
   2579c:	bl	1b988 <ftello64@plt+0xa348>
   257a0:	str	r0, [r4, #36]	; 0x24
   257a4:	cmp	r0, #0
   257a8:	ldreq	r7, [sp, #24]
   257ac:	beq	257d0 <ftello64@plt+0x14190>
   257b0:	ldrsb	r3, [r0, #52]	; 0x34
   257b4:	cmp	r3, #0
   257b8:	strge	r0, [r4, #48]	; 0x30
   257bc:	strge	r0, [r4, #44]	; 0x2c
   257c0:	strge	r0, [r4, #40]	; 0x28
   257c4:	blt	25810 <ftello64@plt+0x141d0>
   257c8:	ldr	r0, [sp, #36]	; 0x24
   257cc:	bl	15404 <ftello64@plt+0x3dc4>
   257d0:	str	r7, [sp, #124]	; 0x7c
   257d4:	mov	r0, r5
   257d8:	bl	1bc78 <ftello64@plt+0xa638>
   257dc:	add	r0, sp, #40	; 0x28
   257e0:	bl	1bcd8 <ftello64@plt+0xa698>
   257e4:	ldr	r3, [sp, #124]	; 0x7c
   257e8:	cmp	r3, #0
   257ec:	bne	2587c <ftello64@plt+0x1423c>
   257f0:	ldr	r0, [sp, #124]	; 0x7c
   257f4:	add	sp, sp, #132	; 0x84
   257f8:	ldrd	r4, [sp]
   257fc:	ldrd	r6, [sp, #8]
   25800:	ldrd	r8, [sp, #16]
   25804:	ldrd	sl, [sp, #24]
   25808:	add	sp, sp, #32
   2580c:	pop	{pc}		; (ldr pc, [sp], #4)
   25810:	mov	r3, #1
   25814:	add	r2, sp, #28
   25818:	mov	r1, r4
   2581c:	add	r0, sp, #24
   25820:	bl	1b988 <ftello64@plt+0xa348>
   25824:	str	r0, [r4, #40]	; 0x28
   25828:	mov	r3, #2
   2582c:	add	r2, sp, #28
   25830:	mov	r1, r4
   25834:	add	r0, sp, #24
   25838:	bl	1b988 <ftello64@plt+0xa348>
   2583c:	str	r0, [r4, #44]	; 0x2c
   25840:	mov	r3, #6
   25844:	add	r2, sp, #28
   25848:	mov	r1, r4
   2584c:	add	r0, sp, #24
   25850:	bl	1b988 <ftello64@plt+0xa348>
   25854:	str	r0, [r4, #48]	; 0x30
   25858:	ldr	r3, [r4, #40]	; 0x28
   2585c:	cmp	r3, #0
   25860:	beq	25874 <ftello64@plt+0x14234>
   25864:	ldr	r3, [r4, #44]	; 0x2c
   25868:	cmp	r0, #0
   2586c:	cmpne	r3, #0
   25870:	bne	257c8 <ftello64@plt+0x14188>
   25874:	ldr	r7, [sp, #24]
   25878:	b	257d0 <ftello64@plt+0x14190>
   2587c:	ldr	r3, [sp, #16]
   25880:	cmp	r3, #0
   25884:	beq	25890 <ftello64@plt+0x14250>
   25888:	add	r0, r4, #136	; 0x88
   2588c:	bl	112bc <pthread_mutex_destroy@plt>
   25890:	mov	r0, r4
   25894:	bl	1bd18 <ftello64@plt+0xa6d8>
   25898:	mov	r3, #0
   2589c:	str	r3, [r5]
   258a0:	str	r3, [r5, #4]
   258a4:	b	257f0 <ftello64@plt+0x141b0>
   258a8:	mov	r0, #12
   258ac:	b	257f4 <ftello64@plt+0x141b4>
   258b0:	mov	r0, #12
   258b4:	b	258d4 <ftello64@plt+0x14294>
   258b8:	mov	r0, #12
   258bc:	b	258d4 <ftello64@plt+0x14294>
   258c0:	ldr	r0, [sp, #12]
   258c4:	b	258d4 <ftello64@plt+0x14294>
   258c8:	mov	r0, #12
   258cc:	b	258d4 <ftello64@plt+0x14294>
   258d0:	mov	r0, #12
   258d4:	str	r0, [sp, #124]	; 0x7c
   258d8:	b	24f78 <ftello64@plt+0x13938>
   258dc:	mov	r0, #12
   258e0:	b	258d4 <ftello64@plt+0x14294>
   258e4:	mov	r3, #0
   258e8:	str	r3, [r4, #52]	; 0x34
   258ec:	b	24f78 <ftello64@plt+0x13938>
   258f0:	mov	r3, #12
   258f4:	str	r3, [sp, #124]	; 0x7c
   258f8:	mov	r0, r4
   258fc:	bl	1bd18 <ftello64@plt+0xa6d8>
   25900:	mov	r3, #0
   25904:	str	r3, [r5]
   25908:	str	r3, [r5, #4]
   2590c:	ldr	r0, [sp, #124]	; 0x7c
   25910:	b	257f4 <ftello64@plt+0x141b4>
   25914:	str	r4, [sp, #-8]!
   25918:	str	lr, [sp, #4]
   2591c:	mov	ip, r2
   25920:	movw	r3, #51516	; 0xc93c
   25924:	movt	r3, #3
   25928:	ldr	r3, [r3]
   2592c:	ubfx	lr, r3, #25, #1
   25930:	ldrb	r2, [r2, #28]
   25934:	bfi	r2, lr, #4, #1
   25938:	mvn	r2, r2, lsl #25
   2593c:	mvn	r2, r2, lsr #25
   25940:	strb	r2, [ip, #28]
   25944:	mov	r2, r1
   25948:	mov	r1, r0
   2594c:	mov	r0, ip
   25950:	bl	24c9c <ftello64@plt+0x1365c>
   25954:	cmp	r0, #0
   25958:	moveq	r0, #0
   2595c:	beq	25984 <ftello64@plt+0x14344>
   25960:	movw	r3, #46312	; 0xb4e8
   25964:	movt	r3, #2
   25968:	add	r1, r3, #32
   2596c:	add	r3, r3, r0, lsl #2
   25970:	ldr	r3, [r3, #416]	; 0x1a0
   25974:	mov	r2, #5
   25978:	add	r1, r1, r3
   2597c:	mov	r0, #0
   25980:	bl	1137c <dcgettext@plt>
   25984:	ldr	r4, [sp]
   25988:	add	sp, sp, #4
   2598c:	pop	{pc}		; (ldr pc, [sp], #4)
   25990:	movw	r3, #51516	; 0xc93c
   25994:	movt	r3, #3
   25998:	ldr	r2, [r3]
   2599c:	str	r0, [r3]
   259a0:	mov	r0, r2
   259a4:	bx	lr
   259a8:	strd	r4, [sp, #-16]!
   259ac:	str	r6, [sp, #8]
   259b0:	str	lr, [sp, #12]
   259b4:	mov	r5, r0
   259b8:	ldr	r4, [r0]
   259bc:	ldr	r6, [r0, #16]
   259c0:	mov	r2, #256	; 0x100
   259c4:	mov	r1, #0
   259c8:	mov	r0, r6
   259cc:	bl	11520 <memset@plt>
   259d0:	mov	r2, r6
   259d4:	ldr	r1, [r4, #36]	; 0x24
   259d8:	mov	r0, r5
   259dc:	bl	1f6f8 <ftello64@plt+0xe0b8>
   259e0:	ldr	r1, [r4, #40]	; 0x28
   259e4:	ldr	r3, [r4, #36]	; 0x24
   259e8:	cmp	r3, r1
   259ec:	beq	259fc <ftello64@plt+0x143bc>
   259f0:	mov	r2, r6
   259f4:	mov	r0, r5
   259f8:	bl	1f6f8 <ftello64@plt+0xe0b8>
   259fc:	ldr	r1, [r4, #44]	; 0x2c
   25a00:	ldr	r3, [r4, #36]	; 0x24
   25a04:	cmp	r3, r1
   25a08:	beq	25a18 <ftello64@plt+0x143d8>
   25a0c:	mov	r2, r6
   25a10:	mov	r0, r5
   25a14:	bl	1f6f8 <ftello64@plt+0xe0b8>
   25a18:	ldr	r1, [r4, #48]	; 0x30
   25a1c:	ldr	r3, [r4, #36]	; 0x24
   25a20:	cmp	r3, r1
   25a24:	beq	25a34 <ftello64@plt+0x143f4>
   25a28:	mov	r2, r6
   25a2c:	mov	r0, r5
   25a30:	bl	1f6f8 <ftello64@plt+0xe0b8>
   25a34:	ldrb	r3, [r5, #28]
   25a38:	orr	r3, r3, #8
   25a3c:	strb	r3, [r5, #28]
   25a40:	mov	r0, #0
   25a44:	ldrd	r4, [sp]
   25a48:	ldr	r6, [sp, #8]
   25a4c:	add	sp, sp, #12
   25a50:	pop	{pc}		; (ldr pc, [sp], #4)
   25a54:	strd	r4, [sp, #-36]!	; 0xffffffdc
   25a58:	strd	r6, [sp, #8]
   25a5c:	strd	r8, [sp, #16]
   25a60:	strd	sl, [sp, #24]
   25a64:	str	lr, [sp, #32]
   25a68:	sub	sp, sp, #52	; 0x34
   25a6c:	ldr	ip, [sp, #88]	; 0x58
   25a70:	ldr	r7, [sp, #96]	; 0x60
   25a74:	ldr	r9, [r0]
   25a78:	add	r8, r3, ip
   25a7c:	cmp	r3, r2
   25a80:	movle	lr, #0
   25a84:	movgt	lr, #1
   25a88:	orrs	lr, lr, r3, lsr #31
   25a8c:	bne	25df0 <ftello64@plt+0x147b0>
   25a90:	mov	r5, r3
   25a94:	str	r2, [sp, #32]
   25a98:	str	r1, [sp, #36]	; 0x24
   25a9c:	mov	r6, r0
   25aa0:	cmp	r8, r2
   25aa4:	bgt	25bfc <ftello64@plt+0x145bc>
   25aa8:	cmp	ip, #0
   25aac:	cmpge	r3, r8
   25ab0:	bgt	25c04 <ftello64@plt+0x145c4>
   25ab4:	cmp	r8, #0
   25ab8:	blt	25e00 <ftello64@plt+0x147c0>
   25abc:	cmp	r3, r8
   25ac0:	movgt	r3, #0
   25ac4:	movle	r3, #1
   25ac8:	ands	r3, r3, ip, lsr #31
   25acc:	bne	25e00 <ftello64@plt+0x147c0>
   25ad0:	movw	r3, #0
   25ad4:	movt	r3, #0
   25ad8:	cmp	r3, #0
   25adc:	movne	r3, #1
   25ae0:	moveq	r3, #0
   25ae4:	mov	r2, r3
   25ae8:	movw	r3, #0
   25aec:	movt	r3, #0
   25af0:	cmp	r3, #0
   25af4:	movne	r3, #1
   25af8:	moveq	r3, #0
   25afc:	orr	r3, r2, r3
   25b00:	ands	r3, r3, #255	; 0xff
   25b04:	str	r3, [sp, #28]
   25b08:	beq	25b1c <ftello64@plt+0x144dc>
   25b0c:	add	r0, r9, #136	; 0x88
   25b10:	bl	112f8 <pthread_mutex_lock@plt>
   25b14:	mov	r3, #1
   25b18:	str	r3, [sp, #28]
   25b1c:	ldrb	r3, [r6, #28]
   25b20:	ubfx	fp, r3, #5, #2
   25b24:	cmp	r8, r5
   25b28:	ble	25b40 <ftello64@plt+0x14500>
   25b2c:	ldr	r2, [r6, #16]
   25b30:	cmp	r2, #0
   25b34:	beq	25b40 <ftello64@plt+0x14500>
   25b38:	tst	r3, #8
   25b3c:	beq	25c0c <ftello64@plt+0x145cc>
   25b40:	ldrb	r3, [r6, #28]
   25b44:	tst	r3, #16
   25b48:	bne	25c3c <ftello64@plt+0x145fc>
   25b4c:	cmp	r7, #0
   25b50:	moveq	r4, #1
   25b54:	beq	25b6c <ftello64@plt+0x1452c>
   25b58:	and	r3, r3, #6
   25b5c:	cmp	r3, #4
   25b60:	beq	25c18 <ftello64@plt+0x145d8>
   25b64:	ldr	r4, [r6, #24]
   25b68:	add	r4, r4, #1
   25b6c:	str	r4, [sp, #40]	; 0x28
   25b70:	lsl	r0, r4, #3
   25b74:	bl	27cf0 <ftello64@plt+0x166b0>
   25b78:	subs	sl, r0, #0
   25b7c:	beq	25de8 <ftello64@plt+0x147a8>
   25b80:	str	fp, [sp, #16]
   25b84:	str	sl, [sp, #12]
   25b88:	str	r4, [sp, #8]
   25b8c:	ldr	r3, [sp, #92]	; 0x5c
   25b90:	str	r3, [sp, #4]
   25b94:	str	r8, [sp]
   25b98:	mov	r3, r5
   25b9c:	ldr	r2, [sp, #32]
   25ba0:	ldr	r1, [sp, #36]	; 0x24
   25ba4:	mov	r0, r6
   25ba8:	bl	23244 <ftello64@plt+0x11c04>
   25bac:	subs	r8, r0, #0
   25bb0:	beq	25c48 <ftello64@plt+0x14608>
   25bb4:	cmp	r8, #1
   25bb8:	mvneq	r5, #0
   25bbc:	mvnne	r5, #1
   25bc0:	mov	r0, sl
   25bc4:	bl	15404 <ftello64@plt+0x3dc4>
   25bc8:	ldr	r3, [sp, #28]
   25bcc:	cmp	r3, #0
   25bd0:	beq	25bdc <ftello64@plt+0x1459c>
   25bd4:	add	r0, r9, #136	; 0x88
   25bd8:	bl	11250 <pthread_mutex_unlock@plt>
   25bdc:	mov	r0, r5
   25be0:	add	sp, sp, #52	; 0x34
   25be4:	ldrd	r4, [sp]
   25be8:	ldrd	r6, [sp, #8]
   25bec:	ldrd	r8, [sp, #16]
   25bf0:	ldrd	sl, [sp, #24]
   25bf4:	add	sp, sp, #32
   25bf8:	pop	{pc}		; (ldr pc, [sp], #4)
   25bfc:	ldr	r8, [sp, #32]
   25c00:	b	25ad0 <ftello64@plt+0x14490>
   25c04:	ldr	r8, [sp, #32]
   25c08:	b	25ad0 <ftello64@plt+0x14490>
   25c0c:	mov	r0, r6
   25c10:	bl	259a8 <ftello64@plt+0x14368>
   25c14:	b	25b40 <ftello64@plt+0x14500>
   25c18:	ldr	r3, [r7]
   25c1c:	ldr	r2, [r6, #24]
   25c20:	cmp	r3, r2
   25c24:	bhi	25b64 <ftello64@plt+0x14524>
   25c28:	cmp	r3, #0
   25c2c:	movgt	r4, r3
   25c30:	movle	r4, #1
   25c34:	movle	r7, #0
   25c38:	b	25b6c <ftello64@plt+0x1452c>
   25c3c:	mov	r4, #1
   25c40:	mov	r7, #0
   25c44:	b	25b6c <ftello64@plt+0x1452c>
   25c48:	cmp	r7, #0
   25c4c:	beq	25cf8 <ftello64@plt+0x146b8>
   25c50:	ldrb	fp, [r6, #28]
   25c54:	ubfx	fp, fp, #1, #2
   25c58:	add	r3, r4, #1
   25c5c:	str	r3, [sp, #32]
   25c60:	cmp	fp, #0
   25c64:	beq	25d0c <ftello64@plt+0x146cc>
   25c68:	cmp	fp, #1
   25c6c:	movne	fp, #2
   25c70:	beq	25d58 <ftello64@plt+0x14718>
   25c74:	cmp	r4, #0
   25c78:	ble	25dc4 <ftello64@plt+0x14784>
   25c7c:	ldr	r3, [sp, #40]	; 0x28
   25c80:	lsl	ip, r3, #2
   25c84:	mov	r3, #0
   25c88:	add	r0, sl, #4
   25c8c:	ldr	r1, [sl, r3, lsl #1]
   25c90:	ldr	r2, [r7, #4]
   25c94:	str	r1, [r2, r3]
   25c98:	ldr	r1, [r0, r3, lsl #1]
   25c9c:	ldr	r2, [r7, #8]
   25ca0:	str	r1, [r2, r3]
   25ca4:	add	r3, r3, #4
   25ca8:	cmp	ip, r3
   25cac:	bne	25c8c <ftello64@plt+0x1464c>
   25cb0:	ldr	r3, [r7]
   25cb4:	cmp	r4, r3
   25cb8:	bcs	25ce0 <ftello64@plt+0x146a0>
   25cbc:	mvn	r3, #0
   25cc0:	ldr	r2, [r7, #8]
   25cc4:	str	r3, [r2, r4, lsl #2]
   25cc8:	ldr	r2, [r7, #4]
   25ccc:	str	r3, [r2, r4, lsl #2]
   25cd0:	add	r4, r4, #1
   25cd4:	ldr	r2, [r7]
   25cd8:	cmp	r4, r2
   25cdc:	bcc	25cc0 <ftello64@plt+0x14680>
   25ce0:	ldrb	r3, [r6, #28]
   25ce4:	bfi	r3, fp, #1, #2
   25ce8:	strb	r3, [r6, #28]
   25cec:	and	r3, r3, #6
   25cf0:	cmp	r3, #0
   25cf4:	beq	25df8 <ftello64@plt+0x147b8>
   25cf8:	ldrb	r3, [sp, #100]	; 0x64
   25cfc:	cmp	r3, #0
   25d00:	bne	25ddc <ftello64@plt+0x1479c>
   25d04:	ldr	r5, [sl]
   25d08:	b	25bc0 <ftello64@plt+0x14580>
   25d0c:	lsl	fp, r3, #2
   25d10:	mov	r0, fp
   25d14:	bl	27cf0 <ftello64@plt+0x166b0>
   25d18:	str	r0, [r7, #4]
   25d1c:	cmp	r0, #0
   25d20:	beq	25dcc <ftello64@plt+0x1478c>
   25d24:	mov	r0, fp
   25d28:	bl	27cf0 <ftello64@plt+0x166b0>
   25d2c:	str	r0, [r7, #8]
   25d30:	cmp	r0, #0
   25d34:	beq	25d48 <ftello64@plt+0x14708>
   25d38:	ldr	r3, [sp, #32]
   25d3c:	str	r3, [r7]
   25d40:	mov	fp, #1
   25d44:	b	25c74 <ftello64@plt+0x14634>
   25d48:	ldr	r0, [r7, #4]
   25d4c:	bl	15404 <ftello64@plt+0x3dc4>
   25d50:	mov	fp, #0
   25d54:	b	25ce0 <ftello64@plt+0x146a0>
   25d58:	ldr	r3, [r7]
   25d5c:	ldr	r2, [sp, #32]
   25d60:	cmp	r3, r2
   25d64:	bcs	25c74 <ftello64@plt+0x14634>
   25d68:	lsl	r3, r2, #2
   25d6c:	str	r3, [sp, #44]	; 0x2c
   25d70:	mov	r1, r3
   25d74:	ldr	r0, [r7, #4]
   25d78:	bl	27d2c <ftello64@plt+0x166ec>
   25d7c:	subs	r2, r0, #0
   25d80:	str	r2, [sp, #36]	; 0x24
   25d84:	beq	25dd4 <ftello64@plt+0x14794>
   25d88:	ldr	r1, [sp, #44]	; 0x2c
   25d8c:	ldr	r0, [r7, #8]
   25d90:	bl	27d2c <ftello64@plt+0x166ec>
   25d94:	cmp	r0, #0
   25d98:	beq	25db4 <ftello64@plt+0x14774>
   25d9c:	ldr	r3, [sp, #36]	; 0x24
   25da0:	str	r3, [r7, #4]
   25da4:	str	r0, [r7, #8]
   25da8:	ldr	r3, [sp, #32]
   25dac:	str	r3, [r7]
   25db0:	b	25c74 <ftello64@plt+0x14634>
   25db4:	ldr	r0, [sp, #36]	; 0x24
   25db8:	bl	15404 <ftello64@plt+0x3dc4>
   25dbc:	mov	fp, #0
   25dc0:	b	25ce0 <ftello64@plt+0x146a0>
   25dc4:	mov	r4, r8
   25dc8:	b	25cb0 <ftello64@plt+0x14670>
   25dcc:	mov	fp, #0
   25dd0:	b	25ce0 <ftello64@plt+0x146a0>
   25dd4:	mov	fp, #0
   25dd8:	b	25ce0 <ftello64@plt+0x146a0>
   25ddc:	ldr	r3, [sl, #4]
   25de0:	sub	r5, r3, r5
   25de4:	b	25bc0 <ftello64@plt+0x14580>
   25de8:	mvn	r5, #1
   25dec:	b	25bc8 <ftello64@plt+0x14588>
   25df0:	mvn	r5, #0
   25df4:	b	25bdc <ftello64@plt+0x1459c>
   25df8:	mvn	r5, #1
   25dfc:	b	25bc0 <ftello64@plt+0x14580>
   25e00:	movw	r3, #0
   25e04:	movt	r3, #0
   25e08:	cmp	r3, #0
   25e0c:	movne	r3, #1
   25e10:	moveq	r3, #0
   25e14:	mov	r2, r3
   25e18:	movw	r3, #0
   25e1c:	movt	r3, #0
   25e20:	cmp	r3, #0
   25e24:	movne	r3, #1
   25e28:	moveq	r3, #0
   25e2c:	orr	r3, r2, r3
   25e30:	ands	r3, r3, #255	; 0xff
   25e34:	str	r3, [sp, #28]
   25e38:	movne	r8, #0
   25e3c:	bne	25b0c <ftello64@plt+0x144cc>
   25e40:	ldrb	fp, [r6, #28]
   25e44:	ubfx	fp, fp, #5, #2
   25e48:	mov	r8, #0
   25e4c:	b	25b40 <ftello64@plt+0x14500>
   25e50:	strd	r4, [sp, #-36]!	; 0xffffffdc
   25e54:	strd	r6, [sp, #8]
   25e58:	strd	r8, [sp, #16]
   25e5c:	strd	sl, [sp, #24]
   25e60:	str	lr, [sp, #32]
   25e64:	sub	sp, sp, #20
   25e68:	mov	r7, r3
   25e6c:	ldr	r5, [sp, #56]	; 0x38
   25e70:	ldr	r6, [sp, #72]	; 0x48
   25e74:	orr	r3, r5, r2
   25e78:	orrs	r3, r3, r6
   25e7c:	mvnmi	r4, #1
   25e80:	bmi	25ee8 <ftello64@plt+0x148a8>
   25e84:	mov	r9, r0
   25e88:	mov	sl, r1
   25e8c:	mov	r4, r2
   25e90:	adds	fp, r2, r5
   25e94:	bvs	25f4c <ftello64@plt+0x1490c>
   25e98:	cmp	r5, #0
   25e9c:	ble	25f40 <ftello64@plt+0x14900>
   25ea0:	cmp	r2, #0
   25ea4:	movle	r8, #0
   25ea8:	bgt	25f08 <ftello64@plt+0x148c8>
   25eac:	ldrb	r3, [sp, #76]	; 0x4c
   25eb0:	str	r3, [sp, #12]
   25eb4:	ldr	r3, [sp, #68]	; 0x44
   25eb8:	str	r3, [sp, #8]
   25ebc:	str	r6, [sp, #4]
   25ec0:	ldr	r3, [sp, #64]	; 0x40
   25ec4:	str	r3, [sp]
   25ec8:	ldr	r3, [sp, #60]	; 0x3c
   25ecc:	mov	r2, fp
   25ed0:	mov	r1, r7
   25ed4:	mov	r0, r9
   25ed8:	bl	25a54 <ftello64@plt+0x14414>
   25edc:	mov	r4, r0
   25ee0:	mov	r0, r8
   25ee4:	bl	15404 <ftello64@plt+0x3dc4>
   25ee8:	mov	r0, r4
   25eec:	add	sp, sp, #20
   25ef0:	ldrd	r4, [sp]
   25ef4:	ldrd	r6, [sp, #8]
   25ef8:	ldrd	r8, [sp, #16]
   25efc:	ldrd	sl, [sp, #24]
   25f00:	add	sp, sp, #32
   25f04:	pop	{pc}		; (ldr pc, [sp], #4)
   25f08:	mov	r0, fp
   25f0c:	bl	27cf0 <ftello64@plt+0x166b0>
   25f10:	subs	r8, r0, #0
   25f14:	beq	25f54 <ftello64@plt+0x14914>
   25f18:	mov	r2, r4
   25f1c:	mov	r1, sl
   25f20:	mov	r0, r8
   25f24:	bl	1131c <memcpy@plt>
   25f28:	mov	r2, r5
   25f2c:	mov	r1, r7
   25f30:	add	r0, r8, r4
   25f34:	bl	1131c <memcpy@plt>
   25f38:	mov	r7, r8
   25f3c:	b	25eac <ftello64@plt+0x1486c>
   25f40:	mov	r7, r1
   25f44:	mov	r8, #0
   25f48:	b	25eac <ftello64@plt+0x1486c>
   25f4c:	mvn	r4, #1
   25f50:	b	25ee8 <ftello64@plt+0x148a8>
   25f54:	mvn	r4, #1
   25f58:	b	25ee8 <ftello64@plt+0x148a8>
   25f5c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   25f60:	strd	r6, [sp, #8]
   25f64:	str	r8, [sp, #16]
   25f68:	str	lr, [sp, #20]
   25f6c:	mov	r4, r0
   25f70:	mov	r7, r1
   25f74:	mov	r6, r2
   25f78:	and	r2, r2, #1
   25f7c:	movw	r5, #45820	; 0xb2fc
   25f80:	movt	r5, #3
   25f84:	movw	r3, #710	; 0x2c6
   25f88:	movt	r3, #257	; 0x101
   25f8c:	cmp	r2, #0
   25f90:	moveq	r5, r3
   25f94:	mov	r3, #0
   25f98:	str	r3, [r0]
   25f9c:	str	r3, [r0, #4]
   25fa0:	str	r3, [r0, #8]
   25fa4:	mov	r0, #256	; 0x100
   25fa8:	bl	27cf0 <ftello64@plt+0x166b0>
   25fac:	str	r0, [r4, #16]
   25fb0:	cmp	r0, #0
   25fb4:	beq	2605c <ftello64@plt+0x14a1c>
   25fb8:	lsl	r3, r6, #21
   25fbc:	and	r3, r3, #4194304	; 0x400000
   25fc0:	orr	r5, r3, r5
   25fc4:	tst	r6, #4
   25fc8:	bicne	r5, r5, #64	; 0x40
   25fcc:	orrne	r5, r5, #256	; 0x100
   25fd0:	movne	r2, #1
   25fd4:	moveq	r2, #0
   25fd8:	ldrb	r3, [r4, #28]
   25fdc:	bfi	r3, r2, #7, #1
   25fe0:	ubfx	r6, r6, #3, #1
   25fe4:	bfi	r3, r6, #4, #1
   25fe8:	strb	r3, [r4, #28]
   25fec:	mov	r3, #0
   25ff0:	str	r3, [r4, #20]
   25ff4:	mov	r0, r7
   25ff8:	bl	114cc <strlen@plt>
   25ffc:	mov	r3, r5
   26000:	mov	r2, r0
   26004:	mov	r1, r7
   26008:	mov	r0, r4
   2600c:	bl	24c9c <ftello64@plt+0x1365c>
   26010:	mov	r5, r0
   26014:	cmp	r0, #16
   26018:	beq	26044 <ftello64@plt+0x14a04>
   2601c:	cmp	r0, #0
   26020:	bne	26048 <ftello64@plt+0x14a08>
   26024:	mov	r0, r4
   26028:	bl	259a8 <ftello64@plt+0x14368>
   2602c:	mov	r0, r5
   26030:	ldrd	r4, [sp]
   26034:	ldrd	r6, [sp, #8]
   26038:	ldr	r8, [sp, #16]
   2603c:	add	sp, sp, #20
   26040:	pop	{pc}		; (ldr pc, [sp], #4)
   26044:	mov	r5, #8
   26048:	ldr	r0, [r4, #16]
   2604c:	bl	15404 <ftello64@plt+0x3dc4>
   26050:	mov	r3, #0
   26054:	str	r3, [r4, #16]
   26058:	b	2602c <ftello64@plt+0x149ec>
   2605c:	mov	r5, #12
   26060:	b	2602c <ftello64@plt+0x149ec>
   26064:	strd	r4, [sp, #-24]!	; 0xffffffe8
   26068:	strd	r6, [sp, #8]
   2606c:	str	r8, [sp, #16]
   26070:	str	lr, [sp, #20]
   26074:	cmp	r0, #16
   26078:	bhi	260f4 <ftello64@plt+0x14ab4>
   2607c:	mov	r6, r2
   26080:	mov	r4, r3
   26084:	movw	r3, #46312	; 0xb4e8
   26088:	movt	r3, #2
   2608c:	add	r1, r3, #32
   26090:	add	r3, r3, r0, lsl #2
   26094:	ldr	r3, [r3, #416]	; 0x1a0
   26098:	mov	r2, #5
   2609c:	add	r1, r1, r3
   260a0:	mov	r0, #0
   260a4:	bl	1137c <dcgettext@plt>
   260a8:	mov	r7, r0
   260ac:	bl	114cc <strlen@plt>
   260b0:	add	r5, r0, #1
   260b4:	cmp	r4, #0
   260b8:	beq	260dc <ftello64@plt+0x14a9c>
   260bc:	cmp	r5, r4
   260c0:	subhi	r2, r4, #1
   260c4:	movhi	r3, #0
   260c8:	strbhi	r3, [r6, r2]
   260cc:	movls	r2, r5
   260d0:	mov	r1, r7
   260d4:	mov	r0, r6
   260d8:	bl	1131c <memcpy@plt>
   260dc:	mov	r0, r5
   260e0:	ldrd	r4, [sp]
   260e4:	ldrd	r6, [sp, #8]
   260e8:	ldr	r8, [sp, #16]
   260ec:	add	sp, sp, #20
   260f0:	pop	{pc}		; (ldr pc, [sp], #4)
   260f4:	bl	1161c <abort@plt>
   260f8:	strd	r4, [sp, #-16]!
   260fc:	str	r6, [sp, #8]
   26100:	str	lr, [sp, #12]
   26104:	mov	r4, r0
   26108:	ldr	r5, [r0]
   2610c:	cmp	r5, #0
   26110:	beq	26158 <ftello64@plt+0x14b18>
   26114:	movw	r3, #0
   26118:	movt	r3, #0
   2611c:	cmp	r3, #0
   26120:	movne	r3, #1
   26124:	moveq	r3, #0
   26128:	movw	r2, #0
   2612c:	movt	r2, #0
   26130:	cmp	r2, #0
   26134:	movne	r2, #1
   26138:	moveq	r2, #0
   2613c:	orr	r3, r3, r2
   26140:	tst	r3, #255	; 0xff
   26144:	beq	26150 <ftello64@plt+0x14b10>
   26148:	add	r0, r5, #136	; 0x88
   2614c:	bl	112bc <pthread_mutex_destroy@plt>
   26150:	mov	r0, r5
   26154:	bl	1bd18 <ftello64@plt+0xa6d8>
   26158:	mov	r5, #0
   2615c:	str	r5, [r4]
   26160:	str	r5, [r4, #4]
   26164:	ldr	r0, [r4, #16]
   26168:	bl	15404 <ftello64@plt+0x3dc4>
   2616c:	str	r5, [r4, #16]
   26170:	ldr	r0, [r4, #20]
   26174:	bl	15404 <ftello64@plt+0x3dc4>
   26178:	str	r5, [r4, #20]
   2617c:	ldrd	r4, [sp]
   26180:	ldr	r6, [sp, #8]
   26184:	add	sp, sp, #12
   26188:	pop	{pc}		; (ldr pc, [sp], #4)
   2618c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   26190:	strd	r6, [sp, #8]
   26194:	strd	r8, [sp, #16]
   26198:	strd	sl, [sp, #24]
   2619c:	str	lr, [sp, #32]
   261a0:	sub	sp, sp, #36	; 0x24
   261a4:	ldr	r6, [sp, #72]	; 0x48
   261a8:	bics	ip, r6, #7
   261ac:	movne	r0, #2
   261b0:	bne	26270 <ftello64@plt+0x14c30>
   261b4:	mov	r7, r3
   261b8:	mov	r9, r2
   261bc:	str	r1, [sp, #28]
   261c0:	mov	r5, r0
   261c4:	ands	fp, r6, #4
   261c8:	beq	2628c <ftello64@plt+0x14c4c>
   261cc:	ldr	fp, [r3]
   261d0:	ldr	r8, [r3, #4]
   261d4:	ldr	sl, [r5]
   261d8:	movw	r3, #0
   261dc:	movt	r3, #0
   261e0:	cmp	r3, #0
   261e4:	movne	r4, #1
   261e8:	moveq	r4, #0
   261ec:	mov	r3, r4
   261f0:	mov	r4, #1
   261f4:	movw	r2, #0
   261f8:	movt	r2, #0
   261fc:	cmp	r2, #0
   26200:	movne	r4, #1
   26204:	moveq	r4, #0
   26208:	orr	r4, r3, r4
   2620c:	ands	r4, r4, #255	; 0xff
   26210:	beq	2621c <ftello64@plt+0x14bdc>
   26214:	add	r0, sl, #136	; 0x88
   26218:	bl	112f8 <pthread_mutex_lock@plt>
   2621c:	ldrb	r3, [r5, #28]
   26220:	tst	r3, #16
   26224:	beq	2629c <ftello64@plt+0x14c5c>
   26228:	str	r6, [sp, #16]
   2622c:	mov	r3, #0
   26230:	str	r3, [sp, #12]
   26234:	str	r3, [sp, #8]
   26238:	str	r8, [sp, #4]
   2623c:	str	r8, [sp]
   26240:	mov	r3, fp
   26244:	mov	r2, r8
   26248:	ldr	r1, [sp, #28]
   2624c:	mov	r0, r5
   26250:	bl	23244 <ftello64@plt+0x11c04>
   26254:	mov	r5, r0
   26258:	cmp	r4, #0
   2625c:	beq	26268 <ftello64@plt+0x14c28>
   26260:	add	r0, sl, #136	; 0x88
   26264:	bl	11250 <pthread_mutex_unlock@plt>
   26268:	adds	r0, r5, #0
   2626c:	movne	r0, #1
   26270:	add	sp, sp, #36	; 0x24
   26274:	ldrd	r4, [sp]
   26278:	ldrd	r6, [sp, #8]
   2627c:	ldrd	r8, [sp, #16]
   26280:	ldrd	sl, [sp, #24]
   26284:	add	sp, sp, #32
   26288:	pop	{pc}		; (ldr pc, [sp], #4)
   2628c:	ldr	r0, [sp, #28]
   26290:	bl	114cc <strlen@plt>
   26294:	mov	r8, r0
   26298:	b	261d4 <ftello64@plt+0x14b94>
   2629c:	str	r6, [sp, #16]
   262a0:	str	r7, [sp, #12]
   262a4:	str	r9, [sp, #8]
   262a8:	str	r8, [sp, #4]
   262ac:	str	r8, [sp]
   262b0:	mov	r3, fp
   262b4:	mov	r2, r8
   262b8:	ldr	r1, [sp, #28]
   262bc:	mov	r0, r5
   262c0:	bl	23244 <ftello64@plt+0x11c04>
   262c4:	mov	r5, r0
   262c8:	b	26258 <ftello64@plt+0x14c18>
   262cc:	push	{lr}		; (str lr, [sp, #-4]!)
   262d0:	sub	sp, sp, #20
   262d4:	mov	ip, #1
   262d8:	str	ip, [sp, #12]
   262dc:	ldr	ip, [sp, #24]
   262e0:	str	ip, [sp, #8]
   262e4:	str	r2, [sp, #4]
   262e8:	mov	ip, #0
   262ec:	str	ip, [sp]
   262f0:	bl	25a54 <ftello64@plt+0x14414>
   262f4:	add	sp, sp, #20
   262f8:	pop	{pc}		; (ldr pc, [sp], #4)
   262fc:	push	{lr}		; (str lr, [sp, #-4]!)
   26300:	sub	sp, sp, #20
   26304:	mov	ip, #0
   26308:	str	ip, [sp, #12]
   2630c:	ldr	ip, [sp, #28]
   26310:	str	ip, [sp, #8]
   26314:	str	r2, [sp, #4]
   26318:	ldr	ip, [sp, #24]
   2631c:	str	ip, [sp]
   26320:	bl	25a54 <ftello64@plt+0x14414>
   26324:	add	sp, sp, #20
   26328:	pop	{pc}		; (ldr pc, [sp], #4)
   2632c:	push	{lr}		; (str lr, [sp, #-4]!)
   26330:	sub	sp, sp, #28
   26334:	mov	ip, #1
   26338:	str	ip, [sp, #20]
   2633c:	ldr	ip, [sp, #44]	; 0x2c
   26340:	str	ip, [sp, #16]
   26344:	ldr	ip, [sp, #40]	; 0x28
   26348:	str	ip, [sp, #12]
   2634c:	mov	ip, #0
   26350:	str	ip, [sp, #8]
   26354:	ldr	ip, [sp, #36]	; 0x24
   26358:	str	ip, [sp, #4]
   2635c:	ldr	ip, [sp, #32]
   26360:	str	ip, [sp]
   26364:	bl	25e50 <ftello64@plt+0x14810>
   26368:	add	sp, sp, #28
   2636c:	pop	{pc}		; (ldr pc, [sp], #4)
   26370:	push	{lr}		; (str lr, [sp, #-4]!)
   26374:	sub	sp, sp, #28
   26378:	mov	ip, #0
   2637c:	str	ip, [sp, #20]
   26380:	ldr	ip, [sp, #48]	; 0x30
   26384:	str	ip, [sp, #16]
   26388:	ldr	ip, [sp, #44]	; 0x2c
   2638c:	str	ip, [sp, #12]
   26390:	ldr	ip, [sp, #40]	; 0x28
   26394:	str	ip, [sp, #8]
   26398:	ldr	ip, [sp, #36]	; 0x24
   2639c:	str	ip, [sp, #4]
   263a0:	ldr	ip, [sp, #32]
   263a4:	str	ip, [sp]
   263a8:	bl	25e50 <ftello64@plt+0x14810>
   263ac:	add	sp, sp, #28
   263b0:	pop	{pc}		; (ldr pc, [sp], #4)
   263b4:	cmp	r2, #0
   263b8:	beq	263e4 <ftello64@plt+0x14da4>
   263bc:	push	{lr}		; (str lr, [sp, #-4]!)
   263c0:	ldrb	ip, [r0, #28]
   263c4:	mov	lr, #1
   263c8:	bfi	ip, lr, #1, #2
   263cc:	strb	ip, [r0, #28]
   263d0:	str	r2, [r1]
   263d4:	str	r3, [r1, #4]
   263d8:	ldr	r3, [sp, #4]
   263dc:	str	r3, [r1, #8]
   263e0:	pop	{pc}		; (ldr pc, [sp], #4)
   263e4:	ldrb	r3, [r0, #28]
   263e8:	bfc	r3, #1, #2
   263ec:	strb	r3, [r0, #28]
   263f0:	mov	r3, #0
   263f4:	str	r3, [r1]
   263f8:	str	r3, [r1, #8]
   263fc:	str	r3, [r1, #4]
   26400:	bx	lr
   26404:	strd	r4, [sp, #-16]!
   26408:	str	r6, [sp, #8]
   2640c:	str	lr, [sp, #12]
   26410:	mov	r5, r0
   26414:	mov	r4, r1
   26418:	mov	r2, r1
   2641c:	mov	r1, #0
   26420:	bl	1155c <memchr@plt>
   26424:	cmp	r0, #0
   26428:	subne	r0, r0, r5
   2642c:	addne	r0, r0, #1
   26430:	moveq	r0, r4
   26434:	ldrd	r4, [sp]
   26438:	ldr	r6, [sp, #8]
   2643c:	add	sp, sp, #12
   26440:	pop	{pc}		; (ldr pc, [sp], #4)
   26444:	strd	r4, [sp, #-32]!	; 0xffffffe0
   26448:	strd	r6, [sp, #8]
   2644c:	strd	r8, [sp, #16]
   26450:	str	sl, [sp, #24]
   26454:	str	lr, [sp, #28]
   26458:	sub	sp, sp, #64	; 0x40
   2645c:	mov	r7, r1
   26460:	bl	11388 <strdup@plt>
   26464:	subs	r5, r0, #0
   26468:	beq	264d0 <ftello64@plt+0x14e90>
   2646c:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   26470:	cmp	r0, #1
   26474:	bls	268f8 <ftello64@plt+0x152b8>
   26478:	cmp	r7, #0
   2647c:	bne	264d4 <ftello64@plt+0x14e94>
   26480:	str	r5, [sp, #24]
   26484:	mov	r0, r5
   26488:	bl	114cc <strlen@plt>
   2648c:	add	r7, r5, r0
   26490:	str	r7, [sp, #4]
   26494:	mov	r3, #0
   26498:	strb	r3, [sp, #8]
   2649c:	mov	r0, #0
   264a0:	mov	r1, #0
   264a4:	strd	r0, [sp, #12]
   264a8:	strb	r3, [sp, #20]
   264ac:	cmp	r7, r5
   264b0:	bls	2653c <ftello64@plt+0x14efc>
   264b4:	mov	r4, r5
   264b8:	mov	sl, #0
   264bc:	mov	r6, sl
   264c0:	mov	r8, #1
   264c4:	movw	r9, #47824	; 0xbad0
   264c8:	movt	r9, #2
   264cc:	b	26730 <ftello64@plt+0x150f0>
   264d0:	bl	273ec <ftello64@plt+0x15dac>
   264d4:	str	r5, [sp, #24]
   264d8:	mov	r0, r5
   264dc:	bl	114cc <strlen@plt>
   264e0:	add	r6, r5, r0
   264e4:	str	r6, [sp, #4]
   264e8:	mov	r3, #0
   264ec:	strb	r3, [sp, #8]
   264f0:	mov	r0, #0
   264f4:	mov	r1, #0
   264f8:	strd	r0, [sp, #12]
   264fc:	strb	r3, [sp, #20]
   26500:	cmp	r6, r5
   26504:	movhi	r4, r5
   26508:	movhi	r8, #1
   2650c:	movwhi	r9, #47824	; 0xbad0
   26510:	movthi	r9, #2
   26514:	bhi	26628 <ftello64@plt+0x14fe8>
   26518:	ldr	r4, [sp, #24]
   2651c:	mov	r0, r4
   26520:	bl	114cc <strlen@plt>
   26524:	add	r2, r0, #1
   26528:	mov	r1, r4
   2652c:	mov	r0, r5
   26530:	bl	112e0 <memmove@plt>
   26534:	cmp	r7, #1
   26538:	bne	26480 <ftello64@plt+0x14e40>
   2653c:	mov	r0, r5
   26540:	add	sp, sp, #64	; 0x40
   26544:	ldrd	r4, [sp]
   26548:	ldrd	r6, [sp, #8]
   2654c:	ldrd	r8, [sp, #16]
   26550:	ldr	sl, [sp, #24]
   26554:	add	sp, sp, #28
   26558:	pop	{pc}		; (ldr pc, [sp], #4)
   2655c:	add	r0, sp, #12
   26560:	bl	11340 <mbsinit@plt>
   26564:	cmp	r0, #0
   26568:	beq	26670 <ftello64@plt+0x15030>
   2656c:	strb	r8, [sp, #8]
   26570:	add	r3, sp, #12
   26574:	sub	r2, r6, r4
   26578:	mov	r1, r4
   2657c:	add	r0, sp, #36	; 0x24
   26580:	bl	2823c <ftello64@plt+0x16bfc>
   26584:	str	r0, [sp, #28]
   26588:	cmn	r0, #1
   2658c:	streq	r8, [sp, #28]
   26590:	moveq	r3, #0
   26594:	strbeq	r3, [sp, #32]
   26598:	beq	265e4 <ftello64@plt+0x14fa4>
   2659c:	cmn	r0, #2
   265a0:	beq	26690 <ftello64@plt+0x15050>
   265a4:	cmp	r0, #0
   265a8:	bne	265cc <ftello64@plt+0x14f8c>
   265ac:	str	r8, [sp, #28]
   265b0:	ldr	r3, [sp, #24]
   265b4:	ldrb	r3, [r3]
   265b8:	cmp	r3, #0
   265bc:	bne	266ac <ftello64@plt+0x1506c>
   265c0:	ldr	r3, [sp, #36]	; 0x24
   265c4:	cmp	r3, #0
   265c8:	bne	266cc <ftello64@plt+0x1508c>
   265cc:	strb	r8, [sp, #32]
   265d0:	add	r0, sp, #12
   265d4:	bl	11340 <mbsinit@plt>
   265d8:	cmp	r0, #0
   265dc:	movne	r3, #0
   265e0:	strbne	r3, [sp, #8]
   265e4:	strb	r8, [sp, #20]
   265e8:	ldrb	r3, [sp, #32]
   265ec:	cmp	r3, #0
   265f0:	beq	26518 <ftello64@plt+0x14ed8>
   265f4:	ldr	r0, [sp, #36]	; 0x24
   265f8:	bl	114c0 <iswspace@plt>
   265fc:	cmp	r0, #0
   26600:	beq	26518 <ftello64@plt+0x14ed8>
   26604:	ldr	r4, [sp, #24]
   26608:	ldr	r3, [sp, #28]
   2660c:	add	r4, r4, r3
   26610:	str	r4, [sp, #24]
   26614:	mov	r3, #0
   26618:	strb	r3, [sp, #20]
   2661c:	ldr	r6, [sp, #4]
   26620:	cmp	r4, r6
   26624:	bcs	26518 <ftello64@plt+0x14ed8>
   26628:	ldrb	r3, [sp, #20]
   2662c:	cmp	r3, #0
   26630:	bne	265e8 <ftello64@plt+0x14fa8>
   26634:	ldrb	r3, [sp, #8]
   26638:	cmp	r3, #0
   2663c:	bne	26570 <ftello64@plt+0x14f30>
   26640:	ldrb	r3, [r4]
   26644:	lsr	r2, r3, #5
   26648:	and	r3, r3, #31
   2664c:	ldr	r2, [r9, r2, lsl #2]
   26650:	lsr	r3, r2, r3
   26654:	tst	r3, #1
   26658:	beq	2655c <ftello64@plt+0x14f1c>
   2665c:	str	r8, [sp, #28]
   26660:	ldrb	r3, [r4]
   26664:	str	r3, [sp, #36]	; 0x24
   26668:	strb	r8, [sp, #32]
   2666c:	b	265e4 <ftello64@plt+0x14fa4>
   26670:	movw	r3, #46896	; 0xb730
   26674:	movt	r3, #2
   26678:	mov	r2, #135	; 0x87
   2667c:	movw	r1, #46916	; 0xb744
   26680:	movt	r1, #2
   26684:	movw	r0, #46000	; 0xb3b0
   26688:	movt	r0, #2
   2668c:	bl	11634 <__assert_fail@plt>
   26690:	ldr	r3, [sp, #4]
   26694:	ldr	r2, [sp, #24]
   26698:	sub	r3, r3, r2
   2669c:	str	r3, [sp, #28]
   266a0:	mov	r3, #0
   266a4:	strb	r3, [sp, #32]
   266a8:	b	265e4 <ftello64@plt+0x14fa4>
   266ac:	movw	r3, #46896	; 0xb730
   266b0:	movt	r3, #2
   266b4:	mov	r2, #162	; 0xa2
   266b8:	movw	r1, #46916	; 0xb744
   266bc:	movt	r1, #2
   266c0:	movw	r0, #46024	; 0xb3c8
   266c4:	movt	r0, #2
   266c8:	bl	11634 <__assert_fail@plt>
   266cc:	movw	r3, #46896	; 0xb730
   266d0:	movt	r3, #2
   266d4:	mov	r2, #163	; 0xa3
   266d8:	movw	r1, #46916	; 0xb744
   266dc:	movt	r1, #2
   266e0:	movw	r0, #46048	; 0xb3e0
   266e4:	movt	r0, #2
   266e8:	bl	11634 <__assert_fail@plt>
   266ec:	ldrb	r3, [sp, #32]
   266f0:	cmp	r3, #0
   266f4:	moveq	r6, #1
   266f8:	beq	2670c <ftello64@plt+0x150cc>
   266fc:	ldr	r0, [sp, #36]	; 0x24
   26700:	bl	114c0 <iswspace@plt>
   26704:	clz	r6, r0
   26708:	lsr	r6, r6, #5
   2670c:	ldr	r4, [sp, #24]
   26710:	ldr	r3, [sp, #28]
   26714:	add	r4, r4, r3
   26718:	str	r4, [sp, #24]
   2671c:	mov	r3, #0
   26720:	strb	r3, [sp, #20]
   26724:	ldr	r7, [sp, #4]
   26728:	cmp	r4, r7
   2672c:	bcs	268e8 <ftello64@plt+0x152a8>
   26730:	ldrb	r3, [sp, #20]
   26734:	cmp	r3, #0
   26738:	bne	26778 <ftello64@plt+0x15138>
   2673c:	ldrb	r3, [sp, #8]
   26740:	cmp	r3, #0
   26744:	bne	267f4 <ftello64@plt+0x151b4>
   26748:	ldrb	r3, [r4]
   2674c:	lsr	r2, r3, #5
   26750:	and	r3, r3, #31
   26754:	ldr	r2, [r9, r2, lsl #2]
   26758:	lsr	r3, r2, r3
   2675c:	tst	r3, #1
   26760:	beq	267e0 <ftello64@plt+0x151a0>
   26764:	str	r8, [sp, #28]
   26768:	ldrb	r3, [r4]
   2676c:	str	r3, [sp, #36]	; 0x24
   26770:	strb	r8, [sp, #32]
   26774:	strb	r8, [sp, #20]
   26778:	cmp	r6, #0
   2677c:	beq	266ec <ftello64@plt+0x150ac>
   26780:	cmp	r6, #1
   26784:	beq	267b8 <ftello64@plt+0x15178>
   26788:	cmp	r6, #2
   2678c:	movne	r6, #1
   26790:	bne	2670c <ftello64@plt+0x150cc>
   26794:	ldrb	r3, [sp, #32]
   26798:	cmp	r3, #0
   2679c:	moveq	r6, #1
   267a0:	beq	2670c <ftello64@plt+0x150cc>
   267a4:	ldr	r0, [sp, #36]	; 0x24
   267a8:	bl	114c0 <iswspace@plt>
   267ac:	cmp	r0, #0
   267b0:	moveq	r6, #1
   267b4:	b	2670c <ftello64@plt+0x150cc>
   267b8:	ldrb	r3, [sp, #32]
   267bc:	cmp	r3, #0
   267c0:	beq	2670c <ftello64@plt+0x150cc>
   267c4:	ldr	r0, [sp, #36]	; 0x24
   267c8:	bl	114c0 <iswspace@plt>
   267cc:	cmp	r0, #0
   267d0:	beq	2670c <ftello64@plt+0x150cc>
   267d4:	ldr	sl, [sp, #24]
   267d8:	mov	r6, #2
   267dc:	b	2670c <ftello64@plt+0x150cc>
   267e0:	add	r0, sp, #12
   267e4:	bl	11340 <mbsinit@plt>
   267e8:	cmp	r0, #0
   267ec:	beq	2686c <ftello64@plt+0x1522c>
   267f0:	strb	r8, [sp, #8]
   267f4:	add	r3, sp, #12
   267f8:	sub	r2, r7, r4
   267fc:	mov	r1, r4
   26800:	add	r0, sp, #36	; 0x24
   26804:	bl	2823c <ftello64@plt+0x16bfc>
   26808:	str	r0, [sp, #28]
   2680c:	cmn	r0, #1
   26810:	streq	r8, [sp, #28]
   26814:	moveq	r3, #0
   26818:	strbeq	r3, [sp, #32]
   2681c:	beq	26774 <ftello64@plt+0x15134>
   26820:	cmn	r0, #2
   26824:	beq	2688c <ftello64@plt+0x1524c>
   26828:	cmp	r0, #0
   2682c:	bne	26850 <ftello64@plt+0x15210>
   26830:	str	r8, [sp, #28]
   26834:	ldr	r3, [sp, #24]
   26838:	ldrb	r3, [r3]
   2683c:	cmp	r3, #0
   26840:	bne	268a8 <ftello64@plt+0x15268>
   26844:	ldr	r3, [sp, #36]	; 0x24
   26848:	cmp	r3, #0
   2684c:	bne	268c8 <ftello64@plt+0x15288>
   26850:	strb	r8, [sp, #32]
   26854:	add	r0, sp, #12
   26858:	bl	11340 <mbsinit@plt>
   2685c:	cmp	r0, #0
   26860:	movne	r3, #0
   26864:	strbne	r3, [sp, #8]
   26868:	b	26774 <ftello64@plt+0x15134>
   2686c:	movw	r3, #46896	; 0xb730
   26870:	movt	r3, #2
   26874:	mov	r2, #135	; 0x87
   26878:	movw	r1, #46916	; 0xb744
   2687c:	movt	r1, #2
   26880:	movw	r0, #46000	; 0xb3b0
   26884:	movt	r0, #2
   26888:	bl	11634 <__assert_fail@plt>
   2688c:	ldr	r3, [sp, #4]
   26890:	ldr	r2, [sp, #24]
   26894:	sub	r3, r3, r2
   26898:	str	r3, [sp, #28]
   2689c:	mov	r3, #0
   268a0:	strb	r3, [sp, #32]
   268a4:	b	26774 <ftello64@plt+0x15134>
   268a8:	movw	r3, #46896	; 0xb730
   268ac:	movt	r3, #2
   268b0:	mov	r2, #162	; 0xa2
   268b4:	movw	r1, #46916	; 0xb744
   268b8:	movt	r1, #2
   268bc:	movw	r0, #46024	; 0xb3c8
   268c0:	movt	r0, #2
   268c4:	bl	11634 <__assert_fail@plt>
   268c8:	movw	r3, #46896	; 0xb730
   268cc:	movt	r3, #2
   268d0:	mov	r2, #163	; 0xa3
   268d4:	movw	r1, #46916	; 0xb744
   268d8:	movt	r1, #2
   268dc:	movw	r0, #46048	; 0xb3e0
   268e0:	movt	r0, #2
   268e4:	bl	11634 <__assert_fail@plt>
   268e8:	cmp	r6, #2
   268ec:	moveq	r3, #0
   268f0:	strbeq	r3, [sl]
   268f4:	b	2653c <ftello64@plt+0x14efc>
   268f8:	cmp	r7, #0
   268fc:	beq	26954 <ftello64@plt+0x15314>
   26900:	ldrb	r4, [r5]
   26904:	cmp	r4, #0
   26908:	beq	2699c <ftello64@plt+0x1535c>
   2690c:	bl	114a8 <__ctype_b_loc@plt>
   26910:	ldr	r2, [r0]
   26914:	mov	r6, r5
   26918:	lsl	r4, r4, #1
   2691c:	ldrh	r3, [r2, r4]
   26920:	tst	r3, #8192	; 0x2000
   26924:	beq	26934 <ftello64@plt+0x152f4>
   26928:	ldrb	r4, [r6, #1]!
   2692c:	cmp	r4, #0
   26930:	bne	26918 <ftello64@plt+0x152d8>
   26934:	mov	r0, r6
   26938:	bl	114cc <strlen@plt>
   2693c:	add	r2, r0, #1
   26940:	mov	r1, r6
   26944:	mov	r0, r5
   26948:	bl	112e0 <memmove@plt>
   2694c:	cmp	r7, #1
   26950:	beq	2653c <ftello64@plt+0x14efc>
   26954:	mov	r0, r5
   26958:	bl	114cc <strlen@plt>
   2695c:	sub	r0, r0, #1
   26960:	adds	r4, r5, r0
   26964:	bcs	2653c <ftello64@plt+0x14efc>
   26968:	bl	114a8 <__ctype_b_loc@plt>
   2696c:	ldr	r2, [r0]
   26970:	mov	r0, r4
   26974:	mov	r1, #0
   26978:	ldrb	r3, [r0], #-1
   2697c:	lsl	r3, r3, #1
   26980:	ldrh	r3, [r2, r3]
   26984:	tst	r3, #8192	; 0x2000
   26988:	beq	2653c <ftello64@plt+0x14efc>
   2698c:	strb	r1, [r0, #1]
   26990:	cmp	r0, r5
   26994:	bcs	26978 <ftello64@plt+0x15338>
   26998:	b	2653c <ftello64@plt+0x14efc>
   2699c:	mov	r6, r5
   269a0:	b	26934 <ftello64@plt+0x152f4>
   269a4:	strd	r4, [sp, #-16]!
   269a8:	str	r6, [sp, #8]
   269ac:	str	lr, [sp, #12]
   269b0:	sub	sp, sp, #32
   269b4:	mov	r4, r0
   269b8:	ldr	r5, [sp, #48]	; 0x30
   269bc:	ldr	r6, [sp, #52]	; 0x34
   269c0:	cmp	r1, #0
   269c4:	beq	26a90 <ftello64@plt+0x15450>
   269c8:	str	r3, [sp, #4]
   269cc:	str	r2, [sp]
   269d0:	mov	r3, r1
   269d4:	movw	r2, #46932	; 0xb754
   269d8:	movt	r2, #2
   269dc:	mov	r1, #1
   269e0:	bl	11550 <__fprintf_chk@plt>
   269e4:	mov	r2, #5
   269e8:	movw	r1, #46952	; 0xb768
   269ec:	movt	r1, #2
   269f0:	mov	r0, #0
   269f4:	bl	1137c <dcgettext@plt>
   269f8:	movw	r3, #2022	; 0x7e6
   269fc:	str	r3, [sp]
   26a00:	mov	r3, r0
   26a04:	movw	r2, #47680	; 0xba40
   26a08:	movt	r2, #2
   26a0c:	mov	r1, #1
   26a10:	mov	r0, r4
   26a14:	bl	11550 <__fprintf_chk@plt>
   26a18:	mov	r1, r4
   26a1c:	mov	r0, #10
   26a20:	bl	11370 <fputc_unlocked@plt>
   26a24:	mov	r2, #5
   26a28:	movw	r1, #46956	; 0xb76c
   26a2c:	movt	r1, #2
   26a30:	mov	r0, #0
   26a34:	bl	1137c <dcgettext@plt>
   26a38:	movw	r3, #47128	; 0xb818
   26a3c:	movt	r3, #2
   26a40:	mov	r2, r0
   26a44:	mov	r1, #1
   26a48:	mov	r0, r4
   26a4c:	bl	11550 <__fprintf_chk@plt>
   26a50:	mov	r1, r4
   26a54:	mov	r0, #10
   26a58:	bl	11370 <fputc_unlocked@plt>
   26a5c:	cmp	r6, #9
   26a60:	ldrls	pc, [pc, r6, lsl #2]
   26a64:	b	26d68 <ftello64@plt+0x15728>
   26a68:	ldrdeq	r6, [r2], -r4
   26a6c:	andeq	r6, r2, ip, lsr #21
   26a70:	andeq	r6, r2, r8, ror #21
   26a74:	andeq	r6, r2, ip, lsl fp
   26a78:	andeq	r6, r2, r8, asr fp
   26a7c:	muleq	r2, ip, fp
   26a80:	andeq	r6, r2, r8, ror #23
   26a84:	andeq	r6, r2, ip, lsr ip
   26a88:	muleq	r2, r8, ip
   26a8c:	strdeq	r6, [r2], -ip
   26a90:	str	r3, [sp]
   26a94:	mov	r3, r2
   26a98:	movw	r2, #46944	; 0xb760
   26a9c:	movt	r2, #2
   26aa0:	mov	r1, #1
   26aa4:	bl	11550 <__fprintf_chk@plt>
   26aa8:	b	269e4 <ftello64@plt+0x153a4>
   26aac:	mov	r2, #5
   26ab0:	movw	r1, #47164	; 0xb83c
   26ab4:	movt	r1, #2
   26ab8:	mov	r0, #0
   26abc:	bl	1137c <dcgettext@plt>
   26ac0:	ldr	r3, [r5]
   26ac4:	mov	r2, r0
   26ac8:	mov	r1, #1
   26acc:	mov	r0, r4
   26ad0:	bl	11550 <__fprintf_chk@plt>
   26ad4:	add	sp, sp, #32
   26ad8:	ldrd	r4, [sp]
   26adc:	ldr	r6, [sp, #8]
   26ae0:	add	sp, sp, #12
   26ae4:	pop	{pc}		; (ldr pc, [sp], #4)
   26ae8:	mov	r2, #5
   26aec:	movw	r1, #47180	; 0xb84c
   26af0:	movt	r1, #2
   26af4:	mov	r0, #0
   26af8:	bl	1137c <dcgettext@plt>
   26afc:	ldr	r3, [r5, #4]
   26b00:	str	r3, [sp]
   26b04:	ldr	r3, [r5]
   26b08:	mov	r2, r0
   26b0c:	mov	r1, #1
   26b10:	mov	r0, r4
   26b14:	bl	11550 <__fprintf_chk@plt>
   26b18:	b	26ad4 <ftello64@plt+0x15494>
   26b1c:	mov	r2, #5
   26b20:	movw	r1, #47204	; 0xb864
   26b24:	movt	r1, #2
   26b28:	mov	r0, #0
   26b2c:	bl	1137c <dcgettext@plt>
   26b30:	ldr	r3, [r5, #8]
   26b34:	str	r3, [sp, #4]
   26b38:	ldr	r3, [r5, #4]
   26b3c:	str	r3, [sp]
   26b40:	ldr	r3, [r5]
   26b44:	mov	r2, r0
   26b48:	mov	r1, #1
   26b4c:	mov	r0, r4
   26b50:	bl	11550 <__fprintf_chk@plt>
   26b54:	b	26ad4 <ftello64@plt+0x15494>
   26b58:	mov	r2, #5
   26b5c:	movw	r1, #47232	; 0xb880
   26b60:	movt	r1, #2
   26b64:	mov	r0, #0
   26b68:	bl	1137c <dcgettext@plt>
   26b6c:	ldr	r3, [r5, #12]
   26b70:	str	r3, [sp, #8]
   26b74:	ldr	r3, [r5, #8]
   26b78:	str	r3, [sp, #4]
   26b7c:	ldr	r3, [r5, #4]
   26b80:	str	r3, [sp]
   26b84:	ldr	r3, [r5]
   26b88:	mov	r2, r0
   26b8c:	mov	r1, #1
   26b90:	mov	r0, r4
   26b94:	bl	11550 <__fprintf_chk@plt>
   26b98:	b	26ad4 <ftello64@plt+0x15494>
   26b9c:	mov	r2, #5
   26ba0:	movw	r1, #47264	; 0xb8a0
   26ba4:	movt	r1, #2
   26ba8:	mov	r0, #0
   26bac:	bl	1137c <dcgettext@plt>
   26bb0:	ldr	r3, [r5, #16]
   26bb4:	str	r3, [sp, #12]
   26bb8:	ldr	r3, [r5, #12]
   26bbc:	str	r3, [sp, #8]
   26bc0:	ldr	r3, [r5, #8]
   26bc4:	str	r3, [sp, #4]
   26bc8:	ldr	r3, [r5, #4]
   26bcc:	str	r3, [sp]
   26bd0:	ldr	r3, [r5]
   26bd4:	mov	r2, r0
   26bd8:	mov	r1, #1
   26bdc:	mov	r0, r4
   26be0:	bl	11550 <__fprintf_chk@plt>
   26be4:	b	26ad4 <ftello64@plt+0x15494>
   26be8:	mov	r2, #5
   26bec:	movw	r1, #47300	; 0xb8c4
   26bf0:	movt	r1, #2
   26bf4:	mov	r0, #0
   26bf8:	bl	1137c <dcgettext@plt>
   26bfc:	ldr	r3, [r5, #20]
   26c00:	str	r3, [sp, #16]
   26c04:	ldr	r3, [r5, #16]
   26c08:	str	r3, [sp, #12]
   26c0c:	ldr	r3, [r5, #12]
   26c10:	str	r3, [sp, #8]
   26c14:	ldr	r3, [r5, #8]
   26c18:	str	r3, [sp, #4]
   26c1c:	ldr	r3, [r5, #4]
   26c20:	str	r3, [sp]
   26c24:	ldr	r3, [r5]
   26c28:	mov	r2, r0
   26c2c:	mov	r1, #1
   26c30:	mov	r0, r4
   26c34:	bl	11550 <__fprintf_chk@plt>
   26c38:	b	26ad4 <ftello64@plt+0x15494>
   26c3c:	mov	r2, #5
   26c40:	movw	r1, #47340	; 0xb8ec
   26c44:	movt	r1, #2
   26c48:	mov	r0, #0
   26c4c:	bl	1137c <dcgettext@plt>
   26c50:	ldr	r3, [r5, #24]
   26c54:	str	r3, [sp, #20]
   26c58:	ldr	r3, [r5, #20]
   26c5c:	str	r3, [sp, #16]
   26c60:	ldr	r3, [r5, #16]
   26c64:	str	r3, [sp, #12]
   26c68:	ldr	r3, [r5, #12]
   26c6c:	str	r3, [sp, #8]
   26c70:	ldr	r3, [r5, #8]
   26c74:	str	r3, [sp, #4]
   26c78:	ldr	r3, [r5, #4]
   26c7c:	str	r3, [sp]
   26c80:	ldr	r3, [r5]
   26c84:	mov	r2, r0
   26c88:	mov	r1, #1
   26c8c:	mov	r0, r4
   26c90:	bl	11550 <__fprintf_chk@plt>
   26c94:	b	26ad4 <ftello64@plt+0x15494>
   26c98:	mov	r2, #5
   26c9c:	movw	r1, #47384	; 0xb918
   26ca0:	movt	r1, #2
   26ca4:	mov	r0, #0
   26ca8:	bl	1137c <dcgettext@plt>
   26cac:	ldr	r3, [r5, #28]
   26cb0:	str	r3, [sp, #24]
   26cb4:	ldr	r3, [r5, #24]
   26cb8:	str	r3, [sp, #20]
   26cbc:	ldr	r3, [r5, #20]
   26cc0:	str	r3, [sp, #16]
   26cc4:	ldr	r3, [r5, #16]
   26cc8:	str	r3, [sp, #12]
   26ccc:	ldr	r3, [r5, #12]
   26cd0:	str	r3, [sp, #8]
   26cd4:	ldr	r3, [r5, #8]
   26cd8:	str	r3, [sp, #4]
   26cdc:	ldr	r3, [r5, #4]
   26ce0:	str	r3, [sp]
   26ce4:	ldr	r3, [r5]
   26ce8:	mov	r2, r0
   26cec:	mov	r1, #1
   26cf0:	mov	r0, r4
   26cf4:	bl	11550 <__fprintf_chk@plt>
   26cf8:	b	26ad4 <ftello64@plt+0x15494>
   26cfc:	mov	r2, #5
   26d00:	movw	r1, #47432	; 0xb948
   26d04:	movt	r1, #2
   26d08:	mov	r0, #0
   26d0c:	bl	1137c <dcgettext@plt>
   26d10:	ldr	r3, [r5, #32]
   26d14:	str	r3, [sp, #28]
   26d18:	ldr	r3, [r5, #28]
   26d1c:	str	r3, [sp, #24]
   26d20:	ldr	r3, [r5, #24]
   26d24:	str	r3, [sp, #20]
   26d28:	ldr	r3, [r5, #20]
   26d2c:	str	r3, [sp, #16]
   26d30:	ldr	r3, [r5, #16]
   26d34:	str	r3, [sp, #12]
   26d38:	ldr	r3, [r5, #12]
   26d3c:	str	r3, [sp, #8]
   26d40:	ldr	r3, [r5, #8]
   26d44:	str	r3, [sp, #4]
   26d48:	ldr	r3, [r5, #4]
   26d4c:	str	r3, [sp]
   26d50:	ldr	r3, [r5]
   26d54:	mov	r2, r0
   26d58:	mov	r1, #1
   26d5c:	mov	r0, r4
   26d60:	bl	11550 <__fprintf_chk@plt>
   26d64:	b	26ad4 <ftello64@plt+0x15494>
   26d68:	mov	r2, #5
   26d6c:	movw	r1, #47484	; 0xb97c
   26d70:	movt	r1, #2
   26d74:	mov	r0, #0
   26d78:	bl	1137c <dcgettext@plt>
   26d7c:	ldr	r3, [r5, #32]
   26d80:	str	r3, [sp, #28]
   26d84:	ldr	r3, [r5, #28]
   26d88:	str	r3, [sp, #24]
   26d8c:	ldr	r3, [r5, #24]
   26d90:	str	r3, [sp, #20]
   26d94:	ldr	r3, [r5, #20]
   26d98:	str	r3, [sp, #16]
   26d9c:	ldr	r3, [r5, #16]
   26da0:	str	r3, [sp, #12]
   26da4:	ldr	r3, [r5, #12]
   26da8:	str	r3, [sp, #8]
   26dac:	ldr	r3, [r5, #8]
   26db0:	str	r3, [sp, #4]
   26db4:	ldr	r3, [r5, #4]
   26db8:	str	r3, [sp]
   26dbc:	ldr	r3, [r5]
   26dc0:	mov	r2, r0
   26dc4:	mov	r1, #1
   26dc8:	mov	r0, r4
   26dcc:	bl	11550 <__fprintf_chk@plt>
   26dd0:	b	26ad4 <ftello64@plt+0x15494>
   26dd4:	strd	r4, [sp, #-12]!
   26dd8:	str	lr, [sp, #8]
   26ddc:	sub	sp, sp, #12
   26de0:	ldr	r5, [sp, #24]
   26de4:	ldr	ip, [r5]
   26de8:	cmp	ip, #0
   26dec:	beq	26e24 <ftello64@plt+0x157e4>
   26df0:	mov	lr, r5
   26df4:	mov	ip, #0
   26df8:	add	ip, ip, #1
   26dfc:	ldr	r4, [lr, #4]!
   26e00:	cmp	r4, #0
   26e04:	bne	26df8 <ftello64@plt+0x157b8>
   26e08:	str	ip, [sp, #4]
   26e0c:	str	r5, [sp]
   26e10:	bl	269a4 <ftello64@plt+0x15364>
   26e14:	add	sp, sp, #12
   26e18:	ldrd	r4, [sp]
   26e1c:	add	sp, sp, #8
   26e20:	pop	{pc}		; (ldr pc, [sp], #4)
   26e24:	mov	ip, #0
   26e28:	b	26e08 <ftello64@plt+0x157c8>
   26e2c:	strd	r4, [sp, #-12]!
   26e30:	str	lr, [sp, #8]
   26e34:	sub	sp, sp, #52	; 0x34
   26e38:	ldr	r5, [sp, #64]	; 0x40
   26e3c:	add	r4, sp, #8
   26e40:	mov	ip, #0
   26e44:	ldr	lr, [r5], #4
   26e48:	str	lr, [r4], #4
   26e4c:	cmp	lr, #0
   26e50:	beq	26e60 <ftello64@plt+0x15820>
   26e54:	add	ip, ip, #1
   26e58:	cmp	ip, #10
   26e5c:	bne	26e44 <ftello64@plt+0x15804>
   26e60:	str	ip, [sp, #4]
   26e64:	add	ip, sp, #8
   26e68:	str	ip, [sp]
   26e6c:	bl	269a4 <ftello64@plt+0x15364>
   26e70:	add	sp, sp, #52	; 0x34
   26e74:	ldrd	r4, [sp]
   26e78:	add	sp, sp, #8
   26e7c:	pop	{pc}		; (ldr pc, [sp], #4)
   26e80:	push	{r3}		; (str r3, [sp, #-4]!)
   26e84:	push	{lr}		; (str lr, [sp, #-4]!)
   26e88:	sub	sp, sp, #16
   26e8c:	add	r3, sp, #24
   26e90:	str	r3, [sp, #12]
   26e94:	str	r3, [sp]
   26e98:	ldr	r3, [sp, #20]
   26e9c:	bl	26e2c <ftello64@plt+0x157ec>
   26ea0:	add	sp, sp, #16
   26ea4:	pop	{lr}		; (ldr lr, [sp], #4)
   26ea8:	add	sp, sp, #4
   26eac:	bx	lr
   26eb0:	str	r4, [sp, #-8]!
   26eb4:	str	lr, [sp, #4]
   26eb8:	movw	r3, #49644	; 0xc1ec
   26ebc:	movt	r3, #3
   26ec0:	ldr	r1, [r3]
   26ec4:	mov	r0, #10
   26ec8:	bl	11370 <fputc_unlocked@plt>
   26ecc:	mov	r2, #5
   26ed0:	movw	r1, #47544	; 0xb9b8
   26ed4:	movt	r1, #2
   26ed8:	mov	r0, #0
   26edc:	bl	1137c <dcgettext@plt>
   26ee0:	movw	r2, #47564	; 0xb9cc
   26ee4:	movt	r2, #2
   26ee8:	mov	r1, r0
   26eec:	mov	r0, #1
   26ef0:	bl	11538 <__printf_chk@plt>
   26ef4:	mov	r2, #5
   26ef8:	movw	r1, #47588	; 0xb9e4
   26efc:	movt	r1, #2
   26f00:	mov	r0, #0
   26f04:	bl	1137c <dcgettext@plt>
   26f08:	movw	r3, #44876	; 0xaf4c
   26f0c:	movt	r3, #2
   26f10:	movw	r2, #44916	; 0xaf74
   26f14:	movt	r2, #2
   26f18:	mov	r1, r0
   26f1c:	mov	r0, #1
   26f20:	bl	11538 <__printf_chk@plt>
   26f24:	mov	r2, #5
   26f28:	movw	r1, #47608	; 0xb9f8
   26f2c:	movt	r1, #2
   26f30:	mov	r0, #0
   26f34:	bl	1137c <dcgettext@plt>
   26f38:	movw	r2, #47648	; 0xba20
   26f3c:	movt	r2, #2
   26f40:	mov	r1, r0
   26f44:	mov	r0, #1
   26f48:	bl	11538 <__printf_chk@plt>
   26f4c:	ldr	r4, [sp]
   26f50:	add	sp, sp, #4
   26f54:	pop	{pc}		; (ldr pc, [sp], #4)
   26f58:	str	r4, [sp, #-8]!
   26f5c:	str	lr, [sp, #4]
   26f60:	bl	27cf0 <ftello64@plt+0x166b0>
   26f64:	cmp	r0, #0
   26f68:	beq	26f78 <ftello64@plt+0x15938>
   26f6c:	ldr	r4, [sp]
   26f70:	add	sp, sp, #4
   26f74:	pop	{pc}		; (ldr pc, [sp], #4)
   26f78:	bl	273ec <ftello64@plt+0x15dac>
   26f7c:	str	r4, [sp, #-8]!
   26f80:	str	lr, [sp, #4]
   26f84:	bl	27cf0 <ftello64@plt+0x166b0>
   26f88:	cmp	r0, #0
   26f8c:	beq	26f9c <ftello64@plt+0x1595c>
   26f90:	ldr	r4, [sp]
   26f94:	add	sp, sp, #4
   26f98:	pop	{pc}		; (ldr pc, [sp], #4)
   26f9c:	bl	273ec <ftello64@plt+0x15dac>
   26fa0:	str	r4, [sp, #-8]!
   26fa4:	str	lr, [sp, #4]
   26fa8:	bl	26f58 <ftello64@plt+0x15918>
   26fac:	ldr	r4, [sp]
   26fb0:	add	sp, sp, #4
   26fb4:	pop	{pc}		; (ldr pc, [sp], #4)
   26fb8:	strd	r4, [sp, #-16]!
   26fbc:	str	r6, [sp, #8]
   26fc0:	str	lr, [sp, #12]
   26fc4:	mov	r5, r0
   26fc8:	mov	r4, r1
   26fcc:	bl	27d2c <ftello64@plt+0x166ec>
   26fd0:	cmp	r0, #0
   26fd4:	beq	26fe8 <ftello64@plt+0x159a8>
   26fd8:	ldrd	r4, [sp]
   26fdc:	ldr	r6, [sp, #8]
   26fe0:	add	sp, sp, #12
   26fe4:	pop	{pc}		; (ldr pc, [sp], #4)
   26fe8:	adds	r4, r4, #0
   26fec:	movne	r4, #1
   26ff0:	cmp	r5, #0
   26ff4:	moveq	r4, #1
   26ff8:	cmp	r4, #0
   26ffc:	beq	26fd8 <ftello64@plt+0x15998>
   27000:	bl	273ec <ftello64@plt+0x15dac>
   27004:	str	r4, [sp, #-8]!
   27008:	str	lr, [sp, #4]
   2700c:	cmp	r1, #0
   27010:	orreq	r1, r1, #1
   27014:	bl	27d2c <ftello64@plt+0x166ec>
   27018:	cmp	r0, #0
   2701c:	beq	2702c <ftello64@plt+0x159ec>
   27020:	ldr	r4, [sp]
   27024:	add	sp, sp, #4
   27028:	pop	{pc}		; (ldr pc, [sp], #4)
   2702c:	bl	273ec <ftello64@plt+0x15dac>
   27030:	strd	r4, [sp, #-16]!
   27034:	str	r6, [sp, #8]
   27038:	str	lr, [sp, #12]
   2703c:	mov	r4, r0
   27040:	mov	r6, r1
   27044:	mov	r5, r2
   27048:	bl	29cec <ftello64@plt+0x186ac>
   2704c:	cmp	r0, #0
   27050:	beq	27064 <ftello64@plt+0x15a24>
   27054:	ldrd	r4, [sp]
   27058:	ldr	r6, [sp, #8]
   2705c:	add	sp, sp, #12
   27060:	pop	{pc}		; (ldr pc, [sp], #4)
   27064:	cmp	r4, #0
   27068:	beq	27078 <ftello64@plt+0x15a38>
   2706c:	cmp	r6, #0
   27070:	cmpne	r5, #0
   27074:	beq	27054 <ftello64@plt+0x15a14>
   27078:	bl	273ec <ftello64@plt+0x15dac>
   2707c:	str	r4, [sp, #-8]!
   27080:	str	lr, [sp, #4]
   27084:	bl	27030 <ftello64@plt+0x159f0>
   27088:	ldr	r4, [sp]
   2708c:	add	sp, sp, #4
   27090:	pop	{pc}		; (ldr pc, [sp], #4)
   27094:	str	r4, [sp, #-8]!
   27098:	str	lr, [sp, #4]
   2709c:	mov	ip, r1
   270a0:	mov	r3, r2
   270a4:	cmp	r2, #0
   270a8:	cmpne	r1, #0
   270ac:	moveq	r3, #1
   270b0:	moveq	ip, r3
   270b4:	mov	r2, r3
   270b8:	mov	r1, ip
   270bc:	bl	29cec <ftello64@plt+0x186ac>
   270c0:	cmp	r0, #0
   270c4:	beq	270d4 <ftello64@plt+0x15a94>
   270c8:	ldr	r4, [sp]
   270cc:	add	sp, sp, #4
   270d0:	pop	{pc}		; (ldr pc, [sp], #4)
   270d4:	bl	273ec <ftello64@plt+0x15dac>
   270d8:	str	r4, [sp, #-8]!
   270dc:	str	lr, [sp, #4]
   270e0:	mov	r2, r1
   270e4:	mov	r1, r0
   270e8:	mov	r0, #0
   270ec:	bl	27030 <ftello64@plt+0x159f0>
   270f0:	ldr	r4, [sp]
   270f4:	add	sp, sp, #4
   270f8:	pop	{pc}		; (ldr pc, [sp], #4)
   270fc:	str	r4, [sp, #-8]!
   27100:	str	lr, [sp, #4]
   27104:	mov	r2, r1
   27108:	mov	r1, r0
   2710c:	mov	r0, #0
   27110:	bl	27094 <ftello64@plt+0x15a54>
   27114:	ldr	r4, [sp]
   27118:	add	sp, sp, #4
   2711c:	pop	{pc}		; (ldr pc, [sp], #4)
   27120:	strd	r4, [sp, #-16]!
   27124:	str	r6, [sp, #8]
   27128:	str	lr, [sp, #12]
   2712c:	mov	r5, r1
   27130:	ldr	r4, [r1]
   27134:	cmp	r0, #0
   27138:	beq	27168 <ftello64@plt+0x15b28>
   2713c:	lsr	r3, r4, #1
   27140:	add	r3, r3, #1
   27144:	adds	r4, r4, r3
   27148:	bcs	27184 <ftello64@plt+0x15b44>
   2714c:	mov	r1, r4
   27150:	bl	27030 <ftello64@plt+0x159f0>
   27154:	str	r4, [r5]
   27158:	ldrd	r4, [sp]
   2715c:	ldr	r6, [sp, #8]
   27160:	add	sp, sp, #12
   27164:	pop	{pc}		; (ldr pc, [sp], #4)
   27168:	cmp	r4, #0
   2716c:	bne	2714c <ftello64@plt+0x15b0c>
   27170:	mov	r4, #64	; 0x40
   27174:	udiv	r4, r4, r2
   27178:	cmp	r2, #64	; 0x40
   2717c:	addhi	r4, r4, #1
   27180:	b	2714c <ftello64@plt+0x15b0c>
   27184:	bl	273ec <ftello64@plt+0x15dac>
   27188:	str	r4, [sp, #-8]!
   2718c:	str	lr, [sp, #4]
   27190:	mov	r2, #1
   27194:	bl	27120 <ftello64@plt+0x15ae0>
   27198:	ldr	r4, [sp]
   2719c:	add	sp, sp, #4
   271a0:	pop	{pc}		; (ldr pc, [sp], #4)
   271a4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   271a8:	strd	r6, [sp, #8]
   271ac:	str	r8, [sp, #16]
   271b0:	str	lr, [sp, #20]
   271b4:	mov	r5, r1
   271b8:	ldr	lr, [sp, #24]
   271bc:	ldr	ip, [r1]
   271c0:	asr	r4, ip, #1
   271c4:	adds	r4, ip, r4
   271c8:	movvs	r1, #1
   271cc:	movvc	r1, #0
   271d0:	cmp	r1, #0
   271d4:	mvnne	r4, #-2147483648	; 0x80000000
   271d8:	mvn	r8, r3
   271dc:	lsr	r8, r8, #31
   271e0:	cmp	r3, r4
   271e4:	movge	r1, #0
   271e8:	andlt	r1, r8, #1
   271ec:	cmp	r1, #0
   271f0:	movne	r4, r3
   271f4:	smull	r6, r7, r4, lr
   271f8:	asr	r1, r6, #31
   271fc:	cmp	r1, r7
   27200:	bne	27218 <ftello64@plt+0x15bd8>
   27204:	mov	r1, r6
   27208:	cmp	r6, #63	; 0x3f
   2720c:	movle	r1, #64	; 0x40
   27210:	ble	2721c <ftello64@plt+0x15bdc>
   27214:	b	27228 <ftello64@plt+0x15be8>
   27218:	mvn	r1, #-2147483648	; 0x80000000
   2721c:	sdiv	r4, r1, lr
   27220:	mls	r6, lr, r4, r1
   27224:	sub	r1, r1, r6
   27228:	cmp	r0, #0
   2722c:	moveq	r6, #0
   27230:	streq	r6, [r5]
   27234:	sub	r6, r4, ip
   27238:	cmp	r6, r2
   2723c:	bge	27274 <ftello64@plt+0x15c34>
   27240:	adds	r2, ip, r2
   27244:	mov	r4, r2
   27248:	bvs	27290 <ftello64@plt+0x15c50>
   2724c:	cmp	r2, r3
   27250:	movle	r3, #0
   27254:	andgt	r3, r8, #1
   27258:	cmp	r3, #0
   2725c:	bne	27290 <ftello64@plt+0x15c50>
   27260:	smull	r2, r3, r2, lr
   27264:	asr	ip, r2, #31
   27268:	mov	r1, r2
   2726c:	cmp	ip, r3
   27270:	bne	27290 <ftello64@plt+0x15c50>
   27274:	bl	26fb8 <ftello64@plt+0x15978>
   27278:	str	r4, [r5]
   2727c:	ldrd	r4, [sp]
   27280:	ldrd	r6, [sp, #8]
   27284:	ldr	r8, [sp, #16]
   27288:	add	sp, sp, #20
   2728c:	pop	{pc}		; (ldr pc, [sp], #4)
   27290:	bl	273ec <ftello64@plt+0x15dac>
   27294:	str	r4, [sp, #-8]!
   27298:	str	lr, [sp, #4]
   2729c:	bl	27c7c <ftello64@plt+0x1663c>
   272a0:	cmp	r0, #0
   272a4:	beq	272b4 <ftello64@plt+0x15c74>
   272a8:	ldr	r4, [sp]
   272ac:	add	sp, sp, #4
   272b0:	pop	{pc}		; (ldr pc, [sp], #4)
   272b4:	bl	273ec <ftello64@plt+0x15dac>
   272b8:	str	r4, [sp, #-8]!
   272bc:	str	lr, [sp, #4]
   272c0:	mov	r1, #1
   272c4:	bl	27294 <ftello64@plt+0x15c54>
   272c8:	ldr	r4, [sp]
   272cc:	add	sp, sp, #4
   272d0:	pop	{pc}		; (ldr pc, [sp], #4)
   272d4:	str	r4, [sp, #-8]!
   272d8:	str	lr, [sp, #4]
   272dc:	bl	27c7c <ftello64@plt+0x1663c>
   272e0:	cmp	r0, #0
   272e4:	beq	272f4 <ftello64@plt+0x15cb4>
   272e8:	ldr	r4, [sp]
   272ec:	add	sp, sp, #4
   272f0:	pop	{pc}		; (ldr pc, [sp], #4)
   272f4:	bl	273ec <ftello64@plt+0x15dac>
   272f8:	str	r4, [sp, #-8]!
   272fc:	str	lr, [sp, #4]
   27300:	mov	r1, #1
   27304:	bl	272d4 <ftello64@plt+0x15c94>
   27308:	ldr	r4, [sp]
   2730c:	add	sp, sp, #4
   27310:	pop	{pc}		; (ldr pc, [sp], #4)
   27314:	strd	r4, [sp, #-16]!
   27318:	str	r6, [sp, #8]
   2731c:	str	lr, [sp, #12]
   27320:	mov	r5, r0
   27324:	mov	r4, r1
   27328:	mov	r0, r1
   2732c:	bl	26f58 <ftello64@plt+0x15918>
   27330:	mov	r2, r4
   27334:	mov	r1, r5
   27338:	bl	1131c <memcpy@plt>
   2733c:	ldrd	r4, [sp]
   27340:	ldr	r6, [sp, #8]
   27344:	add	sp, sp, #12
   27348:	pop	{pc}		; (ldr pc, [sp], #4)
   2734c:	strd	r4, [sp, #-16]!
   27350:	str	r6, [sp, #8]
   27354:	str	lr, [sp, #12]
   27358:	mov	r5, r0
   2735c:	mov	r4, r1
   27360:	mov	r0, r1
   27364:	bl	26f7c <ftello64@plt+0x1593c>
   27368:	mov	r2, r4
   2736c:	mov	r1, r5
   27370:	bl	1131c <memcpy@plt>
   27374:	ldrd	r4, [sp]
   27378:	ldr	r6, [sp, #8]
   2737c:	add	sp, sp, #12
   27380:	pop	{pc}		; (ldr pc, [sp], #4)
   27384:	strd	r4, [sp, #-16]!
   27388:	str	r6, [sp, #8]
   2738c:	str	lr, [sp, #12]
   27390:	mov	r5, r0
   27394:	mov	r4, r1
   27398:	add	r0, r1, #1
   2739c:	bl	26f7c <ftello64@plt+0x1593c>
   273a0:	mov	r2, #0
   273a4:	strb	r2, [r0, r4]
   273a8:	mov	r2, r4
   273ac:	mov	r1, r5
   273b0:	bl	1131c <memcpy@plt>
   273b4:	ldrd	r4, [sp]
   273b8:	ldr	r6, [sp, #8]
   273bc:	add	sp, sp, #12
   273c0:	pop	{pc}		; (ldr pc, [sp], #4)
   273c4:	str	r4, [sp, #-8]!
   273c8:	str	lr, [sp, #4]
   273cc:	mov	r4, r0
   273d0:	bl	114cc <strlen@plt>
   273d4:	add	r1, r0, #1
   273d8:	mov	r0, r4
   273dc:	bl	27314 <ftello64@plt+0x15cd4>
   273e0:	ldr	r4, [sp]
   273e4:	add	sp, sp, #4
   273e8:	pop	{pc}		; (ldr pc, [sp], #4)
   273ec:	str	r4, [sp, #-8]!
   273f0:	str	lr, [sp, #4]
   273f4:	movw	r3, #49544	; 0xc188
   273f8:	movt	r3, #3
   273fc:	ldr	r4, [r3]
   27400:	mov	r2, #5
   27404:	movw	r1, #47728	; 0xba70
   27408:	movt	r1, #2
   2740c:	mov	r0, #0
   27410:	bl	1137c <dcgettext@plt>
   27414:	mov	r3, r0
   27418:	movw	r2, #45168	; 0xb070
   2741c:	movt	r2, #2
   27420:	mov	r1, #0
   27424:	mov	r0, r4
   27428:	bl	11424 <error@plt>
   2742c:	bl	1161c <abort@plt>
   27430:	str	r4, [sp, #-8]!
   27434:	str	lr, [sp, #4]
   27438:	sub	sp, sp, #8
   2743c:	ldr	ip, [sp, #16]
   27440:	str	ip, [sp]
   27444:	bl	29d28 <ftello64@plt+0x186e8>
   27448:	subs	r4, r0, #0
   2744c:	blt	27464 <ftello64@plt+0x15e24>
   27450:	mov	r0, r4
   27454:	add	sp, sp, #8
   27458:	ldr	r4, [sp]
   2745c:	add	sp, sp, #4
   27460:	pop	{pc}		; (ldr pc, [sp], #4)
   27464:	bl	114e4 <__errno_location@plt>
   27468:	ldr	r3, [r0]
   2746c:	cmp	r3, #12
   27470:	bne	27450 <ftello64@plt+0x15e10>
   27474:	bl	273ec <ftello64@plt+0x15dac>
   27478:	str	r4, [sp, #-8]!
   2747c:	str	lr, [sp, #4]
   27480:	bl	29f80 <ftello64@plt+0x18940>
   27484:	subs	r4, r0, #0
   27488:	beq	2749c <ftello64@plt+0x15e5c>
   2748c:	mov	r0, r4
   27490:	ldr	r4, [sp]
   27494:	add	sp, sp, #4
   27498:	pop	{pc}		; (ldr pc, [sp], #4)
   2749c:	bl	114e4 <__errno_location@plt>
   274a0:	ldr	r3, [r0]
   274a4:	cmp	r3, #12
   274a8:	bne	2748c <ftello64@plt+0x15e4c>
   274ac:	bl	273ec <ftello64@plt+0x15dac>
   274b0:	str	r4, [sp, #-8]!
   274b4:	str	lr, [sp, #4]
   274b8:	bl	2a194 <ftello64@plt+0x18b54>
   274bc:	subs	r4, r0, #0
   274c0:	beq	274d4 <ftello64@plt+0x15e94>
   274c4:	mov	r0, r4
   274c8:	ldr	r4, [sp]
   274cc:	add	sp, sp, #4
   274d0:	pop	{pc}		; (ldr pc, [sp], #4)
   274d4:	bl	114e4 <__errno_location@plt>
   274d8:	ldr	r3, [r0]
   274dc:	cmp	r3, #12
   274e0:	bne	274c4 <ftello64@plt+0x15e84>
   274e4:	bl	273ec <ftello64@plt+0x15dac>
   274e8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   274ec:	strd	r6, [sp, #8]
   274f0:	strd	r8, [sp, #16]
   274f4:	strd	sl, [sp, #24]
   274f8:	str	lr, [sp, #32]
   274fc:	sub	sp, sp, #20
   27500:	cmp	r2, #0
   27504:	beq	2761c <ftello64@plt+0x15fdc>
   27508:	sub	ip, r2, #1
   2750c:	mov	lr, #0
   27510:	mov	r2, r1
   27514:	asr	r3, r1, #31
   27518:	strd	r2, [sp, #8]
   2751c:	mov	r8, lr
   27520:	b	275c4 <ftello64@plt+0x15f84>
   27524:	umull	r4, r5, r2, r1
   27528:	umull	r6, r7, r1, r3
   2752c:	strd	r6, [sp]
   27530:	cmp	r3, #0
   27534:	bge	27550 <ftello64@plt+0x15f10>
   27538:	mov	sl, #0
   2753c:	subs	r6, r6, sl
   27540:	str	r6, [sp]
   27544:	ldr	r6, [sp, #4]
   27548:	sbc	r6, r6, r1
   2754c:	str	r6, [sp, #4]
   27550:	cmp	r1, #0
   27554:	bge	27570 <ftello64@plt+0x15f30>
   27558:	ldr	r6, [sp]
   2755c:	subs	r6, r6, r2
   27560:	str	r6, [sp]
   27564:	ldr	r6, [sp, #4]
   27568:	sbc	r6, r6, r3
   2756c:	str	r6, [sp, #4]
   27570:	mov	sl, #0
   27574:	ldr	r6, [sp]
   27578:	adds	r6, r6, r5
   2757c:	ldr	r7, [sp, #4]
   27580:	adc	sl, r7, sl
   27584:	cmp	sl, r6, asr #31
   27588:	bne	27594 <ftello64@plt+0x15f54>
   2758c:	mov	r5, r6
   27590:	b	275e0 <ftello64@plt+0x15fa0>
   27594:	ldr	r4, [sp, #12]
   27598:	mul	r5, r2, r4
   2759c:	mla	r6, r1, r3, r5
   275a0:	umull	sl, fp, r2, r1
   275a4:	add	r5, r6, fp
   275a8:	mov	r4, sl
   275ac:	mov	r9, #1
   275b0:	b	275e0 <ftello64@plt+0x15fa0>
   275b4:	orr	lr, lr, r3
   275b8:	sub	ip, ip, #1
   275bc:	cmn	ip, #1
   275c0:	beq	27620 <ftello64@plt+0x15fe0>
   275c4:	ldrd	r2, [r0]
   275c8:	mov	r9, r8
   275cc:	cmp	r3, r2, asr #31
   275d0:	bne	27524 <ftello64@plt+0x15ee4>
   275d4:	smull	r6, r7, r2, r1
   275d8:	mov	r4, r6
   275dc:	mov	r5, r7
   275e0:	cmp	r9, #0
   275e4:	streq	r4, [r0]
   275e8:	streq	r5, [r0, #4]
   275ec:	moveq	r3, r8
   275f0:	beq	275b4 <ftello64@plt+0x15f74>
   275f4:	cmp	r2, #0
   275f8:	sbcs	r3, r3, #0
   275fc:	mvnge	r2, #0
   27600:	mvnge	r3, #-2147483648	; 0x80000000
   27604:	movlt	r2, #0
   27608:	movlt	r3, #-2147483648	; 0x80000000
   2760c:	str	r2, [r0]
   27610:	str	r3, [r0, #4]
   27614:	mov	r3, #1
   27618:	b	275b4 <ftello64@plt+0x15f74>
   2761c:	mov	lr, #0
   27620:	mov	r0, lr
   27624:	add	sp, sp, #20
   27628:	ldrd	r4, [sp]
   2762c:	ldrd	r6, [sp, #8]
   27630:	ldrd	r8, [sp, #16]
   27634:	ldrd	sl, [sp, #24]
   27638:	add	sp, sp, #32
   2763c:	pop	{pc}		; (ldr pc, [sp], #4)
   27640:	strd	r4, [sp, #-36]!	; 0xffffffdc
   27644:	strd	r6, [sp, #8]
   27648:	strd	r8, [sp, #16]
   2764c:	strd	sl, [sp, #24]
   27650:	str	lr, [sp, #32]
   27654:	sub	sp, sp, #20
   27658:	cmp	r2, #36	; 0x24
   2765c:	bhi	276c8 <ftello64@plt+0x16088>
   27660:	mov	r5, r0
   27664:	mov	r4, r1
   27668:	mov	r6, r2
   2766c:	mov	r8, r3
   27670:	cmp	r1, #0
   27674:	addeq	r4, sp, #12
   27678:	bl	114e4 <__errno_location@plt>
   2767c:	mov	r7, r0
   27680:	mov	r3, #0
   27684:	str	r3, [r0]
   27688:	mov	r2, r6
   2768c:	mov	r1, r4
   27690:	mov	r0, r5
   27694:	bl	115d4 <__strtoll_internal@plt>
   27698:	strd	r0, [sp]
   2769c:	ldr	r6, [r4]
   276a0:	cmp	r6, r5
   276a4:	beq	276e8 <ftello64@plt+0x160a8>
   276a8:	ldr	r3, [r7]
   276ac:	cmp	r3, #0
   276b0:	beq	2780c <ftello64@plt+0x161cc>
   276b4:	cmp	r3, #34	; 0x22
   276b8:	moveq	r5, #1
   276bc:	beq	27810 <ftello64@plt+0x161d0>
   276c0:	mov	r5, #4
   276c4:	b	27834 <ftello64@plt+0x161f4>
   276c8:	movw	r3, #47748	; 0xba84
   276cc:	movt	r3, #2
   276d0:	mov	r2, #85	; 0x55
   276d4:	movw	r1, #47760	; 0xba90
   276d8:	movt	r1, #2
   276dc:	movw	r0, #47776	; 0xbaa0
   276e0:	movt	r0, #2
   276e4:	bl	11634 <__assert_fail@plt>
   276e8:	ldr	r3, [sp, #56]	; 0x38
   276ec:	cmp	r3, #0
   276f0:	beq	27c6c <ftello64@plt+0x1662c>
   276f4:	ldrb	r1, [r5]
   276f8:	cmp	r1, #0
   276fc:	moveq	r5, #4
   27700:	beq	27834 <ftello64@plt+0x161f4>
   27704:	mov	r0, r3
   27708:	bl	114d8 <strchr@plt>
   2770c:	cmp	r0, #0
   27710:	beq	27c74 <ftello64@plt+0x16634>
   27714:	mov	r2, #1
   27718:	mov	r3, #0
   2771c:	strd	r2, [sp]
   27720:	ldrb	r7, [r6]
   27724:	mov	r5, #0
   27728:	mov	r1, r7
   2772c:	ldr	r0, [sp, #56]	; 0x38
   27730:	bl	114d8 <strchr@plt>
   27734:	cmp	r0, #0
   27738:	beq	27854 <ftello64@plt+0x16214>
   2773c:	sub	r3, r7, #69	; 0x45
   27740:	cmp	r3, #47	; 0x2f
   27744:	ldrls	pc, [pc, r3, lsl #2]
   27748:	b	279a0 <ftello64@plt+0x16360>
   2774c:	andeq	r7, r2, r4, ror #16
   27750:	andeq	r7, r2, r0, lsr #19
   27754:	andeq	r7, r2, r4, ror #16
   27758:	andeq	r7, r2, r0, lsr #19
   2775c:	andeq	r7, r2, r0, lsr #19
   27760:	andeq	r7, r2, r0, lsr #19
   27764:	andeq	r7, r2, r4, ror #16
   27768:	andeq	r7, r2, r0, lsr #19
   2776c:	andeq	r7, r2, r4, ror #16
   27770:	andeq	r7, r2, r0, lsr #19
   27774:	andeq	r7, r2, r0, lsr #19
   27778:	andeq	r7, r2, r4, ror #16
   2777c:	andeq	r7, r2, r0, lsr #19
   27780:	andeq	r7, r2, r0, lsr #19
   27784:	andeq	r7, r2, r0, lsr #19
   27788:	andeq	r7, r2, r4, ror #16
   2778c:	andeq	r7, r2, r0, lsr #19
   27790:	andeq	r7, r2, r0, lsr #19
   27794:	andeq	r7, r2, r0, lsr #19
   27798:	andeq	r7, r2, r0, lsr #19
   2779c:	andeq	r7, r2, r4, ror #16
   277a0:	andeq	r7, r2, r4, ror #16
   277a4:	andeq	r7, r2, r0, lsr #19
   277a8:	andeq	r7, r2, r0, lsr #19
   277ac:	andeq	r7, r2, r0, lsr #19
   277b0:	andeq	r7, r2, r0, lsr #19
   277b4:	andeq	r7, r2, r0, lsr #19
   277b8:	andeq	r7, r2, r0, lsr #19
   277bc:	andeq	r7, r2, r0, lsr #19
   277c0:	andeq	r7, r2, r0, lsr #19
   277c4:	andeq	r7, r2, r0, lsr #19
   277c8:	andeq	r7, r2, r0, lsr #19
   277cc:	andeq	r7, r2, r0, lsr #19
   277d0:	andeq	r7, r2, r0, lsr #19
   277d4:	andeq	r7, r2, r4, ror #16
   277d8:	andeq	r7, r2, r0, lsr #19
   277dc:	andeq	r7, r2, r0, lsr #19
   277e0:	andeq	r7, r2, r0, lsr #19
   277e4:	andeq	r7, r2, r4, ror #16
   277e8:	andeq	r7, r2, r0, lsr #19
   277ec:	andeq	r7, r2, r4, ror #16
   277f0:	andeq	r7, r2, r0, lsr #19
   277f4:	andeq	r7, r2, r0, lsr #19
   277f8:	andeq	r7, r2, r0, lsr #19
   277fc:	andeq	r7, r2, r0, lsr #19
   27800:	andeq	r7, r2, r0, lsr #19
   27804:	andeq	r7, r2, r0, lsr #19
   27808:	andeq	r7, r2, r4, ror #16
   2780c:	mov	r5, #0
   27810:	ldr	r3, [sp, #56]	; 0x38
   27814:	cmp	r3, #0
   27818:	strdeq	r0, [r8]
   2781c:	beq	27834 <ftello64@plt+0x161f4>
   27820:	ldrb	r7, [r6]
   27824:	cmp	r7, #0
   27828:	bne	27728 <ftello64@plt+0x160e8>
   2782c:	ldrd	r2, [sp]
   27830:	strd	r2, [r8]
   27834:	mov	r0, r5
   27838:	add	sp, sp, #20
   2783c:	ldrd	r4, [sp]
   27840:	ldrd	r6, [sp, #8]
   27844:	ldrd	r8, [sp, #16]
   27848:	ldrd	sl, [sp, #24]
   2784c:	add	sp, sp, #32
   27850:	pop	{pc}		; (ldr pc, [sp], #4)
   27854:	ldrd	r2, [sp]
   27858:	strd	r2, [r8]
   2785c:	orr	r5, r5, #2
   27860:	b	27834 <ftello64@plt+0x161f4>
   27864:	mov	r1, #48	; 0x30
   27868:	ldr	r0, [sp, #56]	; 0x38
   2786c:	bl	114d8 <strchr@plt>
   27870:	cmp	r0, #0
   27874:	beq	279ac <ftello64@plt+0x1636c>
   27878:	ldrb	r3, [r6, #1]
   2787c:	cmp	r3, #68	; 0x44
   27880:	beq	279b8 <ftello64@plt+0x16378>
   27884:	cmp	r3, #105	; 0x69
   27888:	beq	27988 <ftello64@plt+0x16348>
   2788c:	cmp	r3, #66	; 0x42
   27890:	moveq	r6, #2
   27894:	movne	r6, #1
   27898:	moveq	r1, #1000	; 0x3e8
   2789c:	movne	r1, #1024	; 0x400
   278a0:	sub	r7, r7, #66	; 0x42
   278a4:	cmp	r7, #53	; 0x35
   278a8:	ldrls	pc, [pc, r7, lsl #2]
   278ac:	b	27c38 <ftello64@plt+0x165f8>
   278b0:	andeq	r7, r2, r8, ror #20
   278b4:	andeq	r7, r2, r8, lsr ip
   278b8:	andeq	r7, r2, r8, lsr ip
   278bc:	andeq	r7, r2, ip, lsl #22
   278c0:	andeq	r7, r2, r8, lsr ip
   278c4:	andeq	r7, r2, ip, lsl fp
   278c8:	andeq	r7, r2, r8, lsr ip
   278cc:	andeq	r7, r2, r8, lsr ip
   278d0:	andeq	r7, r2, r8, lsr ip
   278d4:	andeq	r7, r2, ip, lsr #22
   278d8:	andeq	r7, r2, r8, lsr ip
   278dc:	andeq	r7, r2, ip, lsr fp
   278e0:	andeq	r7, r2, r8, lsr ip
   278e4:	andeq	r7, r2, r8, lsr ip
   278e8:	andeq	r7, r2, ip, asr #22
   278ec:	andeq	r7, r2, r8, lsr ip
   278f0:	andeq	r7, r2, r8, lsr ip
   278f4:	andeq	r7, r2, r8, lsr ip
   278f8:	andeq	r7, r2, ip, asr fp
   278fc:	andeq	r7, r2, r8, lsr ip
   27900:	andeq	r7, r2, r8, lsr ip
   27904:	andeq	r7, r2, r8, lsr ip
   27908:	andeq	r7, r2, r8, lsr ip
   2790c:	andeq	r7, r2, r8, lsl ip
   27910:	andeq	r7, r2, r8, lsr #24
   27914:	andeq	r7, r2, r8, lsr ip
   27918:	andeq	r7, r2, r8, lsr ip
   2791c:	andeq	r7, r2, r8, lsr ip
   27920:	andeq	r7, r2, r8, lsr ip
   27924:	andeq	r7, r2, r8, lsr ip
   27928:	andeq	r7, r2, r8, lsr ip
   2792c:	andeq	r7, r2, r8, lsr ip
   27930:	andeq	r7, r2, r4, asr #19
   27934:	andeq	r7, r2, r8, asr #24
   27938:	andeq	r7, r2, r8, lsr ip
   2793c:	andeq	r7, r2, r8, lsr ip
   27940:	andeq	r7, r2, r8, lsr ip
   27944:	andeq	r7, r2, ip, lsl fp
   27948:	andeq	r7, r2, r8, lsr ip
   2794c:	andeq	r7, r2, r8, lsr ip
   27950:	andeq	r7, r2, r8, lsr ip
   27954:	andeq	r7, r2, ip, lsr #22
   27958:	andeq	r7, r2, r8, lsr ip
   2795c:	andeq	r7, r2, ip, lsr fp
   27960:	andeq	r7, r2, r8, lsr ip
   27964:	andeq	r7, r2, r8, lsr ip
   27968:	andeq	r7, r2, r8, lsr ip
   2796c:	andeq	r7, r2, r8, lsr ip
   27970:	andeq	r7, r2, r8, lsr ip
   27974:	andeq	r7, r2, r8, lsr ip
   27978:	andeq	r7, r2, ip, asr fp
   2797c:	andeq	r7, r2, r8, lsr ip
   27980:	andeq	r7, r2, r8, lsr ip
   27984:	andeq	r7, r2, ip, ror #22
   27988:	ldrb	r3, [r6, #2]
   2798c:	cmp	r3, #66	; 0x42
   27990:	movne	r6, #1
   27994:	moveq	r6, #3
   27998:	mov	r1, #1024	; 0x400
   2799c:	b	278a0 <ftello64@plt+0x16260>
   279a0:	mov	r6, #1
   279a4:	mov	r1, #1024	; 0x400
   279a8:	b	278a0 <ftello64@plt+0x16260>
   279ac:	mov	r6, #1
   279b0:	mov	r1, #1024	; 0x400
   279b4:	b	278a0 <ftello64@plt+0x16260>
   279b8:	mov	r6, #2
   279bc:	mov	r1, #1000	; 0x3e8
   279c0:	b	278a0 <ftello64@plt+0x16260>
   279c4:	ldrd	r2, [sp]
   279c8:	mov	ip, #0
   279cc:	cmp	r3, r2, asr #31
   279d0:	bne	27a18 <ftello64@plt+0x163d8>
   279d4:	lsl	r1, r3, #9
   279d8:	lsl	r0, r2, #9
   279dc:	orr	r1, r1, r2, lsr #23
   279e0:	cmp	ip, #0
   279e4:	streq	r0, [sp]
   279e8:	streq	r1, [sp, #4]
   279ec:	moveq	r0, #0
   279f0:	beq	27c4c <ftello64@plt+0x1660c>
   279f4:	cmp	r2, #0
   279f8:	sbcs	r3, r3, #0
   279fc:	mvnge	r2, #0
   27a00:	mvnge	r3, #-2147483648	; 0x80000000
   27a04:	movlt	r2, #0
   27a08:	movlt	r3, #-2147483648	; 0x80000000
   27a0c:	strd	r2, [sp]
   27a10:	mov	r0, #1
   27a14:	b	27c4c <ftello64@plt+0x1660c>
   27a18:	mov	lr, #512	; 0x200
   27a1c:	lsr	r7, r2, #23
   27a20:	lsl	r0, r2, #9
   27a24:	umull	sl, fp, lr, r3
   27a28:	cmp	r3, #0
   27a2c:	bge	27a3c <ftello64@plt+0x163fc>
   27a30:	mov	r1, #0
   27a34:	subs	sl, sl, r1
   27a38:	sbc	fp, fp, lr
   27a3c:	mov	r1, #0
   27a40:	mov	lr, r1
   27a44:	adds	r1, sl, r7
   27a48:	adc	lr, fp, lr
   27a4c:	cmp	lr, r1, asr #31
   27a50:	beq	279e0 <ftello64@plt+0x163a0>
   27a54:	lsl	r1, r3, #9
   27a58:	lsl	r0, r2, #9
   27a5c:	orr	r1, r1, r2, lsr #23
   27a60:	mov	ip, #1
   27a64:	b	279e0 <ftello64@plt+0x163a0>
   27a68:	ldrd	r2, [sp]
   27a6c:	mov	ip, #0
   27a70:	cmp	r3, r2, asr #31
   27a74:	bne	27abc <ftello64@plt+0x1647c>
   27a78:	lsl	r1, r3, #10
   27a7c:	lsl	r0, r2, #10
   27a80:	orr	r1, r1, r2, lsr #22
   27a84:	cmp	ip, #0
   27a88:	streq	r0, [sp]
   27a8c:	streq	r1, [sp, #4]
   27a90:	moveq	r0, #0
   27a94:	beq	27c4c <ftello64@plt+0x1660c>
   27a98:	cmp	r2, #0
   27a9c:	sbcs	r3, r3, #0
   27aa0:	mvnge	r2, #0
   27aa4:	mvnge	r3, #-2147483648	; 0x80000000
   27aa8:	movlt	r2, #0
   27aac:	movlt	r3, #-2147483648	; 0x80000000
   27ab0:	strd	r2, [sp]
   27ab4:	mov	r0, #1
   27ab8:	b	27c4c <ftello64@plt+0x1660c>
   27abc:	mov	lr, #1024	; 0x400
   27ac0:	lsr	r7, r2, #22
   27ac4:	lsl	r0, r2, #10
   27ac8:	umull	sl, fp, lr, r3
   27acc:	cmp	r3, #0
   27ad0:	bge	27ae0 <ftello64@plt+0x164a0>
   27ad4:	mov	r1, #0
   27ad8:	subs	sl, sl, r1
   27adc:	sbc	fp, fp, lr
   27ae0:	mov	r1, #0
   27ae4:	mov	lr, r1
   27ae8:	adds	r1, sl, r7
   27aec:	adc	lr, fp, lr
   27af0:	cmp	lr, r1, asr #31
   27af4:	beq	27a84 <ftello64@plt+0x16444>
   27af8:	lsl	r1, r3, #10
   27afc:	lsl	r0, r2, #10
   27b00:	orr	r1, r1, r2, lsr #22
   27b04:	mov	ip, #1
   27b08:	b	27a84 <ftello64@plt+0x16444>
   27b0c:	mov	r2, #6
   27b10:	mov	r0, sp
   27b14:	bl	274e8 <ftello64@plt+0x15ea8>
   27b18:	b	27c4c <ftello64@plt+0x1660c>
   27b1c:	mov	r2, #3
   27b20:	mov	r0, sp
   27b24:	bl	274e8 <ftello64@plt+0x15ea8>
   27b28:	b	27c4c <ftello64@plt+0x1660c>
   27b2c:	mov	r2, #1
   27b30:	mov	r0, sp
   27b34:	bl	274e8 <ftello64@plt+0x15ea8>
   27b38:	b	27c4c <ftello64@plt+0x1660c>
   27b3c:	mov	r2, #2
   27b40:	mov	r0, sp
   27b44:	bl	274e8 <ftello64@plt+0x15ea8>
   27b48:	b	27c4c <ftello64@plt+0x1660c>
   27b4c:	mov	r2, #5
   27b50:	mov	r0, sp
   27b54:	bl	274e8 <ftello64@plt+0x15ea8>
   27b58:	b	27c4c <ftello64@plt+0x1660c>
   27b5c:	mov	r2, #4
   27b60:	mov	r0, sp
   27b64:	bl	274e8 <ftello64@plt+0x15ea8>
   27b68:	b	27c4c <ftello64@plt+0x1660c>
   27b6c:	ldrd	r2, [sp]
   27b70:	mov	lr, #0
   27b74:	cmp	r3, r2, asr #31
   27b78:	bne	27bbc <ftello64@plt+0x1657c>
   27b7c:	adds	r0, r2, r2
   27b80:	adc	r1, r3, r3
   27b84:	cmp	lr, #0
   27b88:	streq	r0, [sp]
   27b8c:	streq	r1, [sp, #4]
   27b90:	moveq	r0, #0
   27b94:	beq	27c4c <ftello64@plt+0x1660c>
   27b98:	cmp	r2, #0
   27b9c:	sbcs	r3, r3, #0
   27ba0:	mvnge	r2, #0
   27ba4:	mvnge	r3, #-2147483648	; 0x80000000
   27ba8:	movlt	r2, #0
   27bac:	movlt	r3, #-2147483648	; 0x80000000
   27bb0:	strd	r2, [sp]
   27bb4:	mov	r0, #1
   27bb8:	b	27c4c <ftello64@plt+0x1660c>
   27bbc:	mov	ip, #2
   27bc0:	mov	r1, #0
   27bc4:	adds	r7, r2, r2
   27bc8:	adc	sl, r1, r1
   27bcc:	umull	r0, r1, ip, r3
   27bd0:	cmp	r3, #0
   27bd4:	bge	27be4 <ftello64@plt+0x165a4>
   27bd8:	mov	r9, #0
   27bdc:	subs	r0, r0, r9
   27be0:	sbc	r1, r1, ip
   27be4:	mov	ip, #0
   27be8:	mov	r9, ip
   27bec:	adds	ip, r0, sl
   27bf0:	adc	r9, r1, r9
   27bf4:	cmp	r9, ip, asr #31
   27bf8:	bne	27c08 <ftello64@plt+0x165c8>
   27bfc:	mov	r0, r7
   27c00:	mov	r1, ip
   27c04:	b	27b84 <ftello64@plt+0x16544>
   27c08:	adds	r0, r2, r2
   27c0c:	adc	r1, r3, r3
   27c10:	mov	lr, #1
   27c14:	b	27b84 <ftello64@plt+0x16544>
   27c18:	mov	r2, #8
   27c1c:	mov	r0, sp
   27c20:	bl	274e8 <ftello64@plt+0x15ea8>
   27c24:	b	27c4c <ftello64@plt+0x1660c>
   27c28:	mov	r2, #7
   27c2c:	mov	r0, sp
   27c30:	bl	274e8 <ftello64@plt+0x15ea8>
   27c34:	b	27c4c <ftello64@plt+0x1660c>
   27c38:	ldrd	r2, [sp]
   27c3c:	strd	r2, [r8]
   27c40:	orr	r5, r5, #2
   27c44:	b	27834 <ftello64@plt+0x161f4>
   27c48:	mov	r0, #0
   27c4c:	orr	r5, r5, r0
   27c50:	ldr	r3, [r4]
   27c54:	add	r2, r3, r6
   27c58:	str	r2, [r4]
   27c5c:	ldrb	r3, [r3, r6]
   27c60:	cmp	r3, #0
   27c64:	orrne	r5, r5, #2
   27c68:	b	2782c <ftello64@plt+0x161ec>
   27c6c:	mov	r5, #4
   27c70:	b	27834 <ftello64@plt+0x161f4>
   27c74:	mov	r5, #4
   27c78:	b	27834 <ftello64@plt+0x161f4>
   27c7c:	strd	r4, [sp, #-16]!
   27c80:	str	r6, [sp, #8]
   27c84:	str	lr, [sp, #12]
   27c88:	cmp	r1, #0
   27c8c:	cmpne	r0, #0
   27c90:	beq	27ccc <ftello64@plt+0x1668c>
   27c94:	mov	r2, r0
   27c98:	mov	r3, r1
   27c9c:	umull	r4, r5, r0, r1
   27ca0:	adds	r1, r5, #0
   27ca4:	movne	r1, #1
   27ca8:	cmp	r4, #0
   27cac:	movlt	r1, #1
   27cb0:	cmp	r1, #0
   27cb4:	beq	27cd4 <ftello64@plt+0x16694>
   27cb8:	bl	114e4 <__errno_location@plt>
   27cbc:	mov	r3, #12
   27cc0:	str	r3, [r0]
   27cc4:	mov	r0, #0
   27cc8:	b	27ce0 <ftello64@plt+0x166a0>
   27ccc:	mov	r3, #1
   27cd0:	mov	r2, r3
   27cd4:	mov	r1, r3
   27cd8:	mov	r0, r2
   27cdc:	bl	1125c <calloc@plt>
   27ce0:	ldrd	r4, [sp]
   27ce4:	ldr	r6, [sp, #8]
   27ce8:	add	sp, sp, #12
   27cec:	pop	{pc}		; (ldr pc, [sp], #4)
   27cf0:	str	r4, [sp, #-8]!
   27cf4:	str	lr, [sp, #4]
   27cf8:	cmp	r0, #0
   27cfc:	beq	27d18 <ftello64@plt+0x166d8>
   27d00:	bge	27d1c <ftello64@plt+0x166dc>
   27d04:	bl	114e4 <__errno_location@plt>
   27d08:	mov	r3, #12
   27d0c:	str	r3, [r0]
   27d10:	mov	r0, #0
   27d14:	b	27d20 <ftello64@plt+0x166e0>
   27d18:	mov	r0, #1
   27d1c:	bl	1143c <malloc@plt>
   27d20:	ldr	r4, [sp]
   27d24:	add	sp, sp, #4
   27d28:	pop	{pc}		; (ldr pc, [sp], #4)
   27d2c:	str	r4, [sp, #-8]!
   27d30:	str	lr, [sp, #4]
   27d34:	cmp	r0, #0
   27d38:	beq	27d5c <ftello64@plt+0x1671c>
   27d3c:	cmp	r1, #0
   27d40:	beq	27d68 <ftello64@plt+0x16728>
   27d44:	cmp	r1, #0
   27d48:	blt	27d74 <ftello64@plt+0x16734>
   27d4c:	bl	113a0 <realloc@plt>
   27d50:	ldr	r4, [sp]
   27d54:	add	sp, sp, #4
   27d58:	pop	{pc}		; (ldr pc, [sp], #4)
   27d5c:	mov	r0, r1
   27d60:	bl	27cf0 <ftello64@plt+0x166b0>
   27d64:	b	27d50 <ftello64@plt+0x16710>
   27d68:	bl	15404 <ftello64@plt+0x3dc4>
   27d6c:	mov	r0, #0
   27d70:	b	27d50 <ftello64@plt+0x16710>
   27d74:	bl	114e4 <__errno_location@plt>
   27d78:	mov	r3, #12
   27d7c:	str	r3, [r0]
   27d80:	mov	r0, #0
   27d84:	b	27d50 <ftello64@plt+0x16710>
   27d88:	cmp	r0, r1
   27d8c:	beq	27de4 <ftello64@plt+0x167a4>
   27d90:	push	{lr}		; (str lr, [sp, #-4]!)
   27d94:	sub	ip, r0, #1
   27d98:	sub	r1, r1, #1
   27d9c:	ldrb	r3, [ip, #1]!
   27da0:	sub	r2, r3, #65	; 0x41
   27da4:	cmp	r2, #25
   27da8:	addls	r3, r3, #32
   27dac:	uxtb	r2, r3
   27db0:	ldrb	r0, [r1, #1]!
   27db4:	sub	lr, r0, #65	; 0x41
   27db8:	cmp	lr, #25
   27dbc:	addls	r0, r0, #32
   27dc0:	uxtb	lr, r0
   27dc4:	cmp	r2, #0
   27dc8:	beq	27dd4 <ftello64@plt+0x16794>
   27dcc:	cmp	r2, lr
   27dd0:	beq	27d9c <ftello64@plt+0x1675c>
   27dd4:	uxtb	r3, r3
   27dd8:	uxtb	r0, r0
   27ddc:	sub	r0, r3, r0
   27de0:	pop	{pc}		; (ldr pc, [sp], #4)
   27de4:	mov	r0, #0
   27de8:	bx	lr
   27dec:	strd	r4, [sp, #-16]!
   27df0:	str	r6, [sp, #8]
   27df4:	str	lr, [sp, #12]
   27df8:	mov	r5, r0
   27dfc:	bl	1140c <__fpending@plt>
   27e00:	mov	r6, r0
   27e04:	ldr	r4, [r5]
   27e08:	and	r4, r4, #32
   27e0c:	mov	r0, r5
   27e10:	bl	27f4c <ftello64@plt+0x1690c>
   27e14:	cmp	r4, #0
   27e18:	bne	27e4c <ftello64@plt+0x1680c>
   27e1c:	cmp	r0, #0
   27e20:	beq	27e3c <ftello64@plt+0x167fc>
   27e24:	cmp	r6, #0
   27e28:	bne	27e68 <ftello64@plt+0x16828>
   27e2c:	bl	114e4 <__errno_location@plt>
   27e30:	ldr	r0, [r0]
   27e34:	subs	r0, r0, #9
   27e38:	mvnne	r0, #0
   27e3c:	ldrd	r4, [sp]
   27e40:	ldr	r6, [sp, #8]
   27e44:	add	sp, sp, #12
   27e48:	pop	{pc}		; (ldr pc, [sp], #4)
   27e4c:	cmp	r0, #0
   27e50:	bne	27e70 <ftello64@plt+0x16830>
   27e54:	bl	114e4 <__errno_location@plt>
   27e58:	mov	r3, #0
   27e5c:	str	r3, [r0]
   27e60:	mvn	r0, #0
   27e64:	b	27e3c <ftello64@plt+0x167fc>
   27e68:	mvn	r0, #0
   27e6c:	b	27e3c <ftello64@plt+0x167fc>
   27e70:	mvn	r0, #0
   27e74:	b	27e3c <ftello64@plt+0x167fc>
   27e78:	strd	r4, [sp, #-32]!	; 0xffffffe0
   27e7c:	strd	r6, [sp, #8]
   27e80:	strd	r8, [sp, #16]
   27e84:	str	sl, [sp, #24]
   27e88:	str	lr, [sp, #28]
   27e8c:	ldr	ip, [r0, #4]
   27e90:	cmp	ip, r1
   27e94:	strcs	r1, [r0]
   27e98:	movcs	r4, #1
   27e9c:	bcs	27eec <ftello64@plt+0x168ac>
   27ea0:	mov	r7, r3
   27ea4:	mov	r6, r1
   27ea8:	mov	r5, r0
   27eac:	umull	r8, r9, r1, r3
   27eb0:	adds	r4, r9, #0
   27eb4:	movne	r4, #1
   27eb8:	cmp	r4, #0
   27ebc:	bne	27f08 <ftello64@plt+0x168c8>
   27ec0:	ldr	r0, [r0, #8]
   27ec4:	cmp	r0, r2
   27ec8:	beq	27f1c <ftello64@plt+0x168dc>
   27ecc:	mov	r1, r8
   27ed0:	bl	27d2c <ftello64@plt+0x166ec>
   27ed4:	subs	r8, r0, #0
   27ed8:	beq	27eec <ftello64@plt+0x168ac>
   27edc:	str	r8, [r5, #8]
   27ee0:	str	r6, [r5, #4]
   27ee4:	str	r6, [r5]
   27ee8:	mov	r4, #1
   27eec:	mov	r0, r4
   27ef0:	ldrd	r4, [sp]
   27ef4:	ldrd	r6, [sp, #8]
   27ef8:	ldrd	r8, [sp, #16]
   27efc:	ldr	sl, [sp, #24]
   27f00:	add	sp, sp, #28
   27f04:	pop	{pc}		; (ldr pc, [sp], #4)
   27f08:	bl	114e4 <__errno_location@plt>
   27f0c:	mov	r3, #12
   27f10:	str	r3, [r0]
   27f14:	mov	r4, #0
   27f18:	b	27eec <ftello64@plt+0x168ac>
   27f1c:	mov	r0, r8
   27f20:	bl	27cf0 <ftello64@plt+0x166b0>
   27f24:	subs	r8, r0, #0
   27f28:	beq	27eec <ftello64@plt+0x168ac>
   27f2c:	ldr	r1, [r5, #8]
   27f30:	cmp	r1, #0
   27f34:	beq	27edc <ftello64@plt+0x1689c>
   27f38:	ldr	r2, [r5]
   27f3c:	mul	r2, r2, r7
   27f40:	mov	r0, r8
   27f44:	bl	1131c <memcpy@plt>
   27f48:	b	27edc <ftello64@plt+0x1689c>
   27f4c:	strd	r4, [sp, #-16]!
   27f50:	str	r6, [sp, #8]
   27f54:	str	lr, [sp, #12]
   27f58:	sub	sp, sp, #8
   27f5c:	mov	r4, r0
   27f60:	bl	11544 <fileno@plt>
   27f64:	cmp	r0, #0
   27f68:	blt	27fe0 <ftello64@plt+0x169a0>
   27f6c:	mov	r0, r4
   27f70:	bl	11460 <__freading@plt>
   27f74:	cmp	r0, #0
   27f78:	beq	27fac <ftello64@plt+0x1696c>
   27f7c:	mov	r0, r4
   27f80:	bl	11544 <fileno@plt>
   27f84:	mov	r3, #1
   27f88:	str	r3, [sp]
   27f8c:	mov	r2, #0
   27f90:	mov	r3, #0
   27f94:	bl	113e8 <lseek64@plt>
   27f98:	mvn	r2, #0
   27f9c:	mvn	r3, #0
   27fa0:	cmp	r1, r3
   27fa4:	cmpeq	r0, r2
   27fa8:	beq	27fec <ftello64@plt+0x169ac>
   27fac:	mov	r0, r4
   27fb0:	bl	28008 <ftello64@plt+0x169c8>
   27fb4:	cmp	r0, #0
   27fb8:	beq	27fec <ftello64@plt+0x169ac>
   27fbc:	bl	114e4 <__errno_location@plt>
   27fc0:	mov	r5, r0
   27fc4:	ldr	r6, [r0]
   27fc8:	mov	r0, r4
   27fcc:	bl	11568 <fclose@plt>
   27fd0:	cmp	r6, #0
   27fd4:	strne	r6, [r5]
   27fd8:	mvnne	r0, #0
   27fdc:	b	27ff4 <ftello64@plt+0x169b4>
   27fe0:	mov	r0, r4
   27fe4:	bl	11568 <fclose@plt>
   27fe8:	b	27ff4 <ftello64@plt+0x169b4>
   27fec:	mov	r0, r4
   27ff0:	bl	11568 <fclose@plt>
   27ff4:	add	sp, sp, #8
   27ff8:	ldrd	r4, [sp]
   27ffc:	ldr	r6, [sp, #8]
   28000:	add	sp, sp, #12
   28004:	pop	{pc}		; (ldr pc, [sp], #4)
   28008:	str	r4, [sp, #-8]!
   2800c:	str	lr, [sp, #4]
   28010:	sub	sp, sp, #8
   28014:	subs	r4, r0, #0
   28018:	beq	2802c <ftello64@plt+0x169ec>
   2801c:	mov	r0, r4
   28020:	bl	11460 <__freading@plt>
   28024:	cmp	r0, #0
   28028:	bne	28044 <ftello64@plt+0x16a04>
   2802c:	mov	r0, r4
   28030:	bl	112c8 <fflush@plt>
   28034:	add	sp, sp, #8
   28038:	ldr	r4, [sp]
   2803c:	add	sp, sp, #4
   28040:	pop	{pc}		; (ldr pc, [sp], #4)
   28044:	ldr	r3, [r4]
   28048:	tst	r3, #256	; 0x100
   2804c:	bne	2805c <ftello64@plt+0x16a1c>
   28050:	mov	r0, r4
   28054:	bl	112c8 <fflush@plt>
   28058:	b	28034 <ftello64@plt+0x169f4>
   2805c:	mov	r3, #1
   28060:	str	r3, [sp]
   28064:	mov	r2, #0
   28068:	mov	r3, #0
   2806c:	mov	r0, r4
   28070:	bl	28078 <ftello64@plt+0x16a38>
   28074:	b	28050 <ftello64@plt+0x16a10>
   28078:	str	r4, [sp, #-16]!
   2807c:	strd	r6, [sp, #4]
   28080:	str	lr, [sp, #12]
   28084:	sub	sp, sp, #8
   28088:	mov	r4, r0
   2808c:	mov	r6, r2
   28090:	mov	r7, r3
   28094:	ldr	r2, [r0, #8]
   28098:	ldr	r3, [r0, #4]
   2809c:	cmp	r2, r3
   280a0:	beq	280d0 <ftello64@plt+0x16a90>
   280a4:	ldr	r3, [sp, #24]
   280a8:	str	r3, [sp]
   280ac:	mov	r2, r6
   280b0:	mov	r3, r7
   280b4:	mov	r0, r4
   280b8:	bl	11580 <fseeko64@plt>
   280bc:	add	sp, sp, #8
   280c0:	ldr	r4, [sp]
   280c4:	ldrd	r6, [sp, #4]
   280c8:	add	sp, sp, #12
   280cc:	pop	{pc}		; (ldr pc, [sp], #4)
   280d0:	ldr	r2, [r0, #20]
   280d4:	ldr	r3, [r0, #16]
   280d8:	cmp	r2, r3
   280dc:	bne	280a4 <ftello64@plt+0x16a64>
   280e0:	ldr	r3, [r0, #36]	; 0x24
   280e4:	cmp	r3, #0
   280e8:	bne	280a4 <ftello64@plt+0x16a64>
   280ec:	bl	11544 <fileno@plt>
   280f0:	ldr	r3, [sp, #24]
   280f4:	str	r3, [sp]
   280f8:	mov	r2, r6
   280fc:	mov	r3, r7
   28100:	bl	113e8 <lseek64@plt>
   28104:	mvn	r2, #0
   28108:	mvn	r3, #0
   2810c:	cmp	r1, r3
   28110:	cmpeq	r0, r2
   28114:	beq	28130 <ftello64@plt+0x16af0>
   28118:	ldr	r3, [r4]
   2811c:	bic	r3, r3, #16
   28120:	str	r3, [r4]
   28124:	strd	r0, [r4, #80]	; 0x50
   28128:	mov	r0, #0
   2812c:	b	280bc <ftello64@plt+0x16a7c>
   28130:	mvn	r0, #0
   28134:	b	280bc <ftello64@plt+0x16a7c>
   28138:	str	r4, [sp, #-8]!
   2813c:	str	lr, [sp, #4]
   28140:	mov	r0, #14
   28144:	bl	115bc <nl_langinfo@plt>
   28148:	cmp	r0, #0
   2814c:	beq	28170 <ftello64@plt+0x16b30>
   28150:	ldrb	r2, [r0]
   28154:	movw	r3, #47816	; 0xbac8
   28158:	movt	r3, #2
   2815c:	cmp	r2, #0
   28160:	moveq	r0, r3
   28164:	ldr	r4, [sp]
   28168:	add	sp, sp, #4
   2816c:	pop	{pc}		; (ldr pc, [sp], #4)
   28170:	movw	r0, #47816	; 0xbac8
   28174:	movt	r0, #2
   28178:	b	28164 <ftello64@plt+0x16b24>
   2817c:	str	r4, [sp, #-8]!
   28180:	str	lr, [sp, #4]
   28184:	mov	r4, r0
   28188:	bl	112d4 <wcwidth@plt>
   2818c:	cmp	r0, #0
   28190:	blt	281a0 <ftello64@plt+0x16b60>
   28194:	ldr	r4, [sp]
   28198:	add	sp, sp, #4
   2819c:	pop	{pc}		; (ldr pc, [sp], #4)
   281a0:	mov	r0, r4
   281a4:	bl	113b8 <iswcntrl@plt>
   281a8:	clz	r0, r0
   281ac:	lsr	r0, r0, #5
   281b0:	b	28194 <ftello64@plt+0x16b54>
   281b4:	strd	r4, [sp, #-16]!
   281b8:	str	r6, [sp, #8]
   281bc:	str	lr, [sp, #12]
   281c0:	mov	r5, r0
   281c4:	mov	r4, r1
   281c8:	ldr	r3, [r1], #16
   281cc:	cmp	r3, r1
   281d0:	strne	r3, [r0]
   281d4:	beq	28204 <ftello64@plt+0x16bc4>
   281d8:	ldr	r3, [r4, #4]
   281dc:	str	r3, [r5, #4]
   281e0:	ldrb	r3, [r4, #8]
   281e4:	strb	r3, [r5, #8]
   281e8:	cmp	r3, #0
   281ec:	ldrne	r3, [r4, #12]
   281f0:	strne	r3, [r5, #12]
   281f4:	ldrd	r4, [sp]
   281f8:	ldr	r6, [sp, #8]
   281fc:	add	sp, sp, #12
   28200:	pop	{pc}		; (ldr pc, [sp], #4)
   28204:	add	r6, r0, #16
   28208:	ldr	r2, [r4, #4]
   2820c:	mov	r0, r6
   28210:	bl	1131c <memcpy@plt>
   28214:	str	r6, [r5]
   28218:	b	281d8 <ftello64@plt+0x16b98>
   2821c:	movw	r3, #47824	; 0xbad0
   28220:	movt	r3, #2
   28224:	lsr	r2, r0, #5
   28228:	and	r0, r0, #31
   2822c:	ldr	r3, [r3, r2, lsl #2]
   28230:	lsr	r0, r3, r0
   28234:	and	r0, r0, #1
   28238:	bx	lr
   2823c:	strd	r4, [sp, #-20]!	; 0xffffffec
   28240:	strd	r6, [sp, #8]
   28244:	str	lr, [sp, #16]
   28248:	sub	sp, sp, #12
   2824c:	mov	r7, r1
   28250:	mov	r5, r2
   28254:	subs	r6, r0, #0
   28258:	addeq	r6, sp, #4
   2825c:	mov	r0, r6
   28260:	bl	11418 <mbrtowc@plt>
   28264:	mov	r4, r0
   28268:	cmp	r5, #0
   2826c:	cmnne	r0, #3
   28270:	bhi	2828c <ftello64@plt+0x16c4c>
   28274:	mov	r0, r4
   28278:	add	sp, sp, #12
   2827c:	ldrd	r4, [sp]
   28280:	ldrd	r6, [sp, #8]
   28284:	add	sp, sp, #16
   28288:	pop	{pc}		; (ldr pc, [sp], #4)
   2828c:	mov	r0, #0
   28290:	bl	2a274 <ftello64@plt+0x18c34>
   28294:	cmp	r0, #0
   28298:	bne	28274 <ftello64@plt+0x16c34>
   2829c:	ldrb	r3, [r7]
   282a0:	str	r3, [r6]
   282a4:	mov	r4, #1
   282a8:	b	28274 <ftello64@plt+0x16c34>
   282ac:	strd	r4, [sp, #-32]!	; 0xffffffe0
   282b0:	strd	r6, [sp, #8]
   282b4:	strd	r8, [sp, #16]
   282b8:	str	fp, [sp, #24]
   282bc:	str	lr, [sp, #28]
   282c0:	add	fp, sp, #28
   282c4:	mov	r7, r3
   282c8:	lsl	r3, r2, #2
   282cc:	lsr	r8, r2, #30
   282d0:	adds	r8, r8, #0
   282d4:	movne	r8, #1
   282d8:	cmp	r3, #0
   282dc:	movlt	r8, #1
   282e0:	cmp	r8, #0
   282e4:	movne	r8, #0
   282e8:	bne	28404 <ftello64@plt+0x16dc4>
   282ec:	mov	r6, r0
   282f0:	mov	r4, r1
   282f4:	mov	r5, r2
   282f8:	mov	r0, r3
   282fc:	cmp	r3, #4016	; 0xfb0
   28300:	bhi	28340 <ftello64@plt+0x16d00>
   28304:	add	r3, r3, #22
   28308:	bic	r3, r3, #7
   2830c:	sub	sp, sp, r3
   28310:	add	r0, sp, #15
   28314:	bic	r0, r0, #15
   28318:	cmp	r0, #0
   2831c:	beq	28404 <ftello64@plt+0x16dc4>
   28320:	mov	r3, #1
   28324:	str	r3, [r0, #4]
   28328:	cmp	r5, #2
   2832c:	bls	283a0 <ftello64@plt+0x16d60>
   28330:	mov	lr, r4
   28334:	mov	r3, #0
   28338:	mov	ip, #2
   2833c:	b	28360 <ftello64@plt+0x16d20>
   28340:	bl	2a2d0 <ftello64@plt+0x18c90>
   28344:	b	28318 <ftello64@plt+0x16cd8>
   28348:	add	r3, r3, #1
   2834c:	sub	r2, ip, r3
   28350:	str	r2, [r0, ip, lsl #2]
   28354:	add	ip, ip, #1
   28358:	cmp	r5, ip
   2835c:	beq	283a0 <ftello64@plt+0x16d60>
   28360:	ldrb	r1, [lr, #1]!
   28364:	ldrb	r2, [r4, r3]
   28368:	cmp	r2, r1
   2836c:	beq	28348 <ftello64@plt+0x16d08>
   28370:	cmp	r3, #0
   28374:	beq	28394 <ftello64@plt+0x16d54>
   28378:	ldr	r2, [r0, r3, lsl #2]
   2837c:	sub	r3, r3, r2
   28380:	ldrb	r2, [r4, r3]
   28384:	cmp	r2, r1
   28388:	beq	28348 <ftello64@plt+0x16d08>
   2838c:	cmp	r3, #0
   28390:	bne	28378 <ftello64@plt+0x16d38>
   28394:	str	ip, [r0, ip, lsl #2]
   28398:	mov	r3, #0
   2839c:	b	28354 <ftello64@plt+0x16d14>
   283a0:	mov	r3, #0
   283a4:	str	r3, [r7]
   283a8:	mov	r1, r6
   283ac:	b	283c0 <ftello64@plt+0x16d80>
   283b0:	add	r3, r3, #1
   283b4:	add	r1, r1, #1
   283b8:	cmp	r5, r3
   283bc:	beq	283f8 <ftello64@plt+0x16db8>
   283c0:	ldrb	r2, [r1]
   283c4:	cmp	r2, #0
   283c8:	beq	283fc <ftello64@plt+0x16dbc>
   283cc:	ldrb	ip, [r4, r3]
   283d0:	cmp	ip, r2
   283d4:	beq	283b0 <ftello64@plt+0x16d70>
   283d8:	cmp	r3, #0
   283dc:	addeq	r6, r6, #1
   283e0:	addeq	r1, r1, #1
   283e4:	beq	283c0 <ftello64@plt+0x16d80>
   283e8:	ldr	r2, [r0, r3, lsl #2]
   283ec:	add	r6, r6, r2
   283f0:	sub	r3, r3, r2
   283f4:	b	283c0 <ftello64@plt+0x16d80>
   283f8:	str	r6, [r7]
   283fc:	bl	2a338 <ftello64@plt+0x18cf8>
   28400:	mov	r8, #1
   28404:	mov	r0, r8
   28408:	sub	sp, fp, #28
   2840c:	ldrd	r4, [sp]
   28410:	ldrd	r6, [sp, #8]
   28414:	ldrd	r8, [sp, #16]
   28418:	ldr	fp, [sp, #24]
   2841c:	add	sp, sp, #28
   28420:	pop	{pc}		; (ldr pc, [sp], #4)
   28424:	strd	r4, [sp, #-36]!	; 0xffffffdc
   28428:	strd	r6, [sp, #8]
   2842c:	strd	r8, [sp, #16]
   28430:	strd	sl, [sp, #24]
   28434:	str	lr, [sp, #32]
   28438:	add	fp, sp, #32
   2843c:	sub	sp, sp, #140	; 0x8c
   28440:	str	r0, [fp, #-164]	; 0xffffff5c
   28444:	mov	r4, r1
   28448:	str	r2, [fp, #-160]	; 0xffffff60
   2844c:	mov	r0, r1
   28450:	bl	2a370 <ftello64@plt+0x18d30>
   28454:	str	r0, [fp, #-152]	; 0xffffff68
   28458:	mov	r2, #44	; 0x2c
   2845c:	umull	r6, r7, r0, r2
   28460:	adds	r3, r7, #0
   28464:	movne	r3, #1
   28468:	cmp	r6, #0
   2846c:	movlt	r3, #1
   28470:	str	r3, [fp, #-156]	; 0xffffff64
   28474:	cmp	r3, #0
   28478:	bne	28cc8 <ftello64@plt+0x17688>
   2847c:	mov	r1, r0
   28480:	mul	r0, r2, r1
   28484:	cmp	r0, #4016	; 0xfb0
   28488:	bhi	284e4 <ftello64@plt+0x16ea4>
   2848c:	add	r3, r0, #22
   28490:	bic	r3, r3, #7
   28494:	sub	sp, sp, r3
   28498:	add	r8, sp, #15
   2849c:	bic	r8, r8, #15
   284a0:	cmp	r8, #0
   284a4:	beq	28824 <ftello64@plt+0x171e4>
   284a8:	ldr	r3, [fp, #-152]	; 0xffffff68
   284ac:	add	r9, r3, r3, lsl #2
   284b0:	add	r9, r8, r9, lsl #3
   284b4:	str	r4, [fp, #-76]	; 0xffffffb4
   284b8:	mov	r3, #0
   284bc:	strb	r3, [fp, #-92]	; 0xffffffa4
   284c0:	mov	r0, #0
   284c4:	mov	r1, #0
   284c8:	strd	r0, [fp, #-88]	; 0xffffffa8
   284cc:	strb	r3, [fp, #-80]	; 0xffffffb0
   284d0:	add	r4, r8, #16
   284d4:	mov	r5, #1
   284d8:	movw	r7, #47824	; 0xbad0
   284dc:	movt	r7, #2
   284e0:	b	28608 <ftello64@plt+0x16fc8>
   284e4:	bl	2a2d0 <ftello64@plt+0x18c90>
   284e8:	mov	r8, r0
   284ec:	b	284a0 <ftello64@plt+0x16e60>
   284f0:	ldr	r2, [fp, #-72]	; 0xffffffb8
   284f4:	sub	r1, fp, #60	; 0x3c
   284f8:	mov	r0, r4
   284fc:	bl	1131c <memcpy@plt>
   28500:	str	r4, [r4, #-16]
   28504:	b	285d4 <ftello64@plt+0x16f94>
   28508:	sub	r0, fp, #88	; 0x58
   2850c:	bl	11340 <mbsinit@plt>
   28510:	cmp	r0, #0
   28514:	beq	28654 <ftello64@plt+0x17014>
   28518:	strb	r5, [fp, #-92]	; 0xffffffa4
   2851c:	ldr	r6, [fp, #-76]	; 0xffffffb4
   28520:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   28524:	mov	r1, r0
   28528:	mov	r0, r6
   2852c:	bl	26404 <ftello64@plt+0x14dc4>
   28530:	sub	r3, fp, #88	; 0x58
   28534:	mov	r2, r0
   28538:	mov	r1, r6
   2853c:	sub	r0, fp, #64	; 0x40
   28540:	bl	2823c <ftello64@plt+0x16bfc>
   28544:	str	r0, [fp, #-72]	; 0xffffffb8
   28548:	cmn	r0, #1
   2854c:	streq	r5, [fp, #-72]	; 0xffffffb8
   28550:	moveq	r3, #0
   28554:	strbeq	r3, [fp, #-68]	; 0xffffffbc
   28558:	beq	285a4 <ftello64@plt+0x16f64>
   2855c:	cmn	r0, #2
   28560:	beq	28674 <ftello64@plt+0x17034>
   28564:	cmp	r0, #0
   28568:	bne	2858c <ftello64@plt+0x16f4c>
   2856c:	str	r5, [fp, #-72]	; 0xffffffb8
   28570:	ldr	r3, [fp, #-76]	; 0xffffffb4
   28574:	ldrb	r3, [r3]
   28578:	cmp	r3, #0
   2857c:	bne	2868c <ftello64@plt+0x1704c>
   28580:	ldr	r3, [fp, #-64]	; 0xffffffc0
   28584:	cmp	r3, #0
   28588:	bne	286ac <ftello64@plt+0x1706c>
   2858c:	strb	r5, [fp, #-68]	; 0xffffffbc
   28590:	sub	r0, fp, #88	; 0x58
   28594:	bl	11340 <mbsinit@plt>
   28598:	cmp	r0, #0
   2859c:	movne	r3, #0
   285a0:	strbne	r3, [fp, #-92]	; 0xffffffa4
   285a4:	strb	r5, [fp, #-80]	; 0xffffffb0
   285a8:	ldrb	r3, [fp, #-68]	; 0xffffffbc
   285ac:	cmp	r3, #0
   285b0:	beq	285c0 <ftello64@plt+0x16f80>
   285b4:	ldr	r6, [fp, #-64]	; 0xffffffc0
   285b8:	cmp	r6, #0
   285bc:	beq	286cc <ftello64@plt+0x1708c>
   285c0:	ldr	r3, [fp, #-76]	; 0xffffffb4
   285c4:	sub	r2, fp, #60	; 0x3c
   285c8:	cmp	r3, r2
   285cc:	strne	r3, [r4, #-16]
   285d0:	beq	284f0 <ftello64@plt+0x16eb0>
   285d4:	ldr	r2, [fp, #-72]	; 0xffffffb8
   285d8:	str	r2, [r4, #-12]
   285dc:	ldrb	r3, [fp, #-68]	; 0xffffffbc
   285e0:	strb	r3, [r4, #-8]
   285e4:	cmp	r3, #0
   285e8:	ldrne	r3, [fp, #-64]	; 0xffffffc0
   285ec:	strne	r3, [r4, #-4]
   285f0:	ldr	r3, [fp, #-76]	; 0xffffffb4
   285f4:	add	r3, r3, r2
   285f8:	str	r3, [fp, #-76]	; 0xffffffb4
   285fc:	mov	r3, #0
   28600:	strb	r3, [fp, #-80]	; 0xffffffb0
   28604:	add	r4, r4, #40	; 0x28
   28608:	ldrb	r3, [fp, #-80]	; 0xffffffb0
   2860c:	cmp	r3, #0
   28610:	bne	285a8 <ftello64@plt+0x16f68>
   28614:	ldrb	r3, [fp, #-92]	; 0xffffffa4
   28618:	cmp	r3, #0
   2861c:	bne	2851c <ftello64@plt+0x16edc>
   28620:	ldr	r1, [fp, #-76]	; 0xffffffb4
   28624:	ldrb	r3, [r1]
   28628:	lsr	r2, r3, #5
   2862c:	and	r3, r3, #31
   28630:	ldr	r2, [r7, r2, lsl #2]
   28634:	lsr	r3, r2, r3
   28638:	tst	r3, #1
   2863c:	beq	28508 <ftello64@plt+0x16ec8>
   28640:	str	r5, [fp, #-72]	; 0xffffffb8
   28644:	ldrb	r3, [r1]
   28648:	str	r3, [fp, #-64]	; 0xffffffc0
   2864c:	strb	r5, [fp, #-68]	; 0xffffffbc
   28650:	b	285a4 <ftello64@plt+0x16f64>
   28654:	movw	r3, #47856	; 0xbaf0
   28658:	movt	r3, #2
   2865c:	mov	r2, #143	; 0x8f
   28660:	movw	r1, #45984	; 0xb3a0
   28664:	movt	r1, #2
   28668:	movw	r0, #46000	; 0xb3b0
   2866c:	movt	r0, #2
   28670:	bl	11634 <__assert_fail@plt>
   28674:	ldr	r0, [fp, #-76]	; 0xffffffb4
   28678:	bl	114cc <strlen@plt>
   2867c:	str	r0, [fp, #-72]	; 0xffffffb8
   28680:	mov	r3, #0
   28684:	strb	r3, [fp, #-68]	; 0xffffffbc
   28688:	b	285a4 <ftello64@plt+0x16f64>
   2868c:	movw	r3, #47856	; 0xbaf0
   28690:	movt	r3, #2
   28694:	mov	r2, #171	; 0xab
   28698:	movw	r1, #45984	; 0xb3a0
   2869c:	movt	r1, #2
   286a0:	movw	r0, #46024	; 0xb3c8
   286a4:	movt	r0, #2
   286a8:	bl	11634 <__assert_fail@plt>
   286ac:	movw	r3, #47856	; 0xbaf0
   286b0:	movt	r3, #2
   286b4:	mov	r2, #172	; 0xac
   286b8:	movw	r1, #45984	; 0xb3a0
   286bc:	movt	r1, #2
   286c0:	movw	r0, #46048	; 0xb3e0
   286c4:	movt	r0, #2
   286c8:	bl	11634 <__assert_fail@plt>
   286cc:	str	r3, [fp, #-156]	; 0xffffff64
   286d0:	mov	r3, #1
   286d4:	str	r3, [r9, #4]
   286d8:	ldr	r3, [fp, #-152]	; 0xffffff68
   286dc:	cmp	r3, #2
   286e0:	bls	287b0 <ftello64@plt+0x17170>
   286e4:	mov	r7, r8
   286e8:	mov	r4, r6
   286ec:	mov	sl, #2
   286f0:	str	r6, [fp, #-168]	; 0xffffff58
   286f4:	b	28798 <ftello64@plt+0x17158>
   286f8:	ldr	r2, [r5, #44]	; 0x2c
   286fc:	add	r3, r4, r4, lsl #2
   28700:	add	r1, r8, r3, lsl #3
   28704:	ldr	r1, [r1, #4]
   28708:	cmp	r2, r1
   2870c:	movne	r0, #0
   28710:	beq	28760 <ftello64@plt+0x17120>
   28714:	cmp	r0, #0
   28718:	bne	28778 <ftello64@plt+0x17138>
   2871c:	cmp	r4, #0
   28720:	beq	287a4 <ftello64@plt+0x17164>
   28724:	ldr	r3, [r9, r4, lsl #2]
   28728:	sub	r4, r4, r3
   2872c:	cmp	r6, #0
   28730:	beq	286f8 <ftello64@plt+0x170b8>
   28734:	add	r3, r4, r4, lsl #2
   28738:	add	r3, r8, r3, lsl #3
   2873c:	ldrb	r2, [r3, #8]
   28740:	cmp	r2, #0
   28744:	beq	286f8 <ftello64@plt+0x170b8>
   28748:	ldr	r0, [r5, #52]	; 0x34
   2874c:	ldr	r3, [r3, #12]
   28750:	cmp	r0, r3
   28754:	movne	r0, #0
   28758:	moveq	r0, #1
   2875c:	b	28714 <ftello64@plt+0x170d4>
   28760:	ldr	r1, [r8, r3, lsl #3]
   28764:	ldr	r0, [r5, #40]	; 0x28
   28768:	bl	11358 <memcmp@plt>
   2876c:	clz	r0, r0
   28770:	lsr	r0, r0, #5
   28774:	b	28714 <ftello64@plt+0x170d4>
   28778:	add	r4, r4, #1
   2877c:	sub	r3, sl, r4
   28780:	str	r3, [r9, sl, lsl #2]
   28784:	add	sl, sl, #1
   28788:	add	r7, r7, #40	; 0x28
   2878c:	ldr	r3, [fp, #-152]	; 0xffffff68
   28790:	cmp	r3, sl
   28794:	beq	287ac <ftello64@plt+0x1716c>
   28798:	mov	r5, r7
   2879c:	ldrb	r6, [r7, #48]	; 0x30
   287a0:	b	2872c <ftello64@plt+0x170ec>
   287a4:	str	sl, [r9, sl, lsl #2]
   287a8:	b	28784 <ftello64@plt+0x17144>
   287ac:	ldr	r6, [fp, #-168]	; 0xffffff58
   287b0:	mov	r3, #0
   287b4:	ldr	r2, [fp, #-160]	; 0xffffff60
   287b8:	str	r3, [r2]
   287bc:	ldr	r2, [fp, #-164]	; 0xffffff5c
   287c0:	str	r2, [fp, #-132]	; 0xffffff7c
   287c4:	strb	r3, [fp, #-148]	; 0xffffff6c
   287c8:	mov	r0, #0
   287cc:	mov	r1, #0
   287d0:	strd	r0, [fp, #-144]	; 0xffffff70
   287d4:	strb	r3, [fp, #-136]	; 0xffffff78
   287d8:	str	r2, [fp, #-76]	; 0xffffffb4
   287dc:	strb	r3, [fp, #-92]	; 0xffffffa4
   287e0:	strd	r0, [fp, #-88]	; 0xffffffa8
   287e4:	strb	r3, [fp, #-80]	; 0xffffffb0
   287e8:	mov	r5, #1
   287ec:	movw	sl, #47824	; 0xbad0
   287f0:	movt	sl, #2
   287f4:	b	28d20 <ftello64@plt+0x176e0>
   287f8:	ldr	r1, [fp, #-76]	; 0xffffffb4
   287fc:	ldr	r0, [r3]
   28800:	bl	11358 <memcmp@plt>
   28804:	clz	r0, r0
   28808:	lsr	r0, r0, #5
   2880c:	b	28cf0 <ftello64@plt+0x176b0>
   28810:	ldr	r3, [fp, #-132]	; 0xffffff7c
   28814:	ldr	r2, [fp, #-160]	; 0xffffff60
   28818:	str	r3, [r2]
   2881c:	mov	r0, r8
   28820:	bl	2a338 <ftello64@plt+0x18cf8>
   28824:	ldr	r0, [fp, #-156]	; 0xffffff64
   28828:	sub	sp, fp, #32
   2882c:	ldrd	r4, [sp]
   28830:	ldrd	r6, [sp, #8]
   28834:	ldrd	r8, [sp, #16]
   28838:	ldrd	sl, [sp, #24]
   2883c:	add	sp, sp, #32
   28840:	pop	{pc}		; (ldr pc, [sp], #4)
   28844:	cmp	r6, #0
   28848:	bne	288e0 <ftello64@plt+0x172a0>
   2884c:	ldrb	r3, [fp, #-136]	; 0xffffff78
   28850:	cmp	r3, #0
   28854:	bne	28898 <ftello64@plt+0x17258>
   28858:	ldrb	r3, [fp, #-148]	; 0xffffff6c
   2885c:	cmp	r3, #0
   28860:	bne	28aa8 <ftello64@plt+0x17468>
   28864:	ldr	r1, [fp, #-132]	; 0xffffff7c
   28868:	ldrb	r3, [r1]
   2886c:	lsr	r2, r3, #5
   28870:	and	r3, r3, #31
   28874:	ldr	r2, [sl, r2, lsl #2]
   28878:	lsr	r3, r2, r3
   2887c:	tst	r3, #1
   28880:	beq	28a94 <ftello64@plt+0x17454>
   28884:	str	r5, [fp, #-128]	; 0xffffff80
   28888:	ldrb	r3, [r1]
   2888c:	str	r3, [fp, #-120]	; 0xffffff88
   28890:	strb	r5, [fp, #-124]	; 0xffffff84
   28894:	strb	r5, [fp, #-136]	; 0xffffff78
   28898:	ldrb	r3, [fp, #-124]	; 0xffffff84
   2889c:	cmp	r3, #0
   288a0:	beq	288b0 <ftello64@plt+0x17270>
   288a4:	ldr	r3, [fp, #-120]	; 0xffffff88
   288a8:	cmp	r3, #0
   288ac:	beq	28bac <ftello64@plt+0x1756c>
   288b0:	ldr	r3, [fp, #-132]	; 0xffffff7c
   288b4:	ldr	r2, [fp, #-128]	; 0xffffff80
   288b8:	add	r3, r3, r2
   288bc:	str	r3, [fp, #-132]	; 0xffffff7c
   288c0:	mov	r2, #0
   288c4:	strb	r2, [fp, #-136]	; 0xffffff78
   288c8:	ldr	r3, [fp, #-76]	; 0xffffffb4
   288cc:	ldr	r1, [fp, #-72]	; 0xffffffb8
   288d0:	add	r3, r3, r1
   288d4:	str	r3, [fp, #-76]	; 0xffffffb4
   288d8:	strb	r2, [fp, #-80]	; 0xffffffb0
   288dc:	b	28d20 <ftello64@plt+0x176e0>
   288e0:	ldr	r4, [r9, r6, lsl #2]
   288e4:	sub	r6, r6, r4
   288e8:	cmp	r4, #0
   288ec:	bne	289cc <ftello64@plt+0x1738c>
   288f0:	b	28d20 <ftello64@plt+0x176e0>
   288f4:	sub	r0, fp, #144	; 0x90
   288f8:	bl	11340 <mbsinit@plt>
   288fc:	cmp	r0, #0
   28900:	beq	28a18 <ftello64@plt+0x173d8>
   28904:	strb	r5, [fp, #-148]	; 0xffffff6c
   28908:	ldr	r7, [fp, #-132]	; 0xffffff7c
   2890c:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   28910:	mov	r1, r0
   28914:	mov	r0, r7
   28918:	bl	26404 <ftello64@plt+0x14dc4>
   2891c:	sub	r3, fp, #144	; 0x90
   28920:	mov	r2, r0
   28924:	mov	r1, r7
   28928:	sub	r0, fp, #120	; 0x78
   2892c:	bl	2823c <ftello64@plt+0x16bfc>
   28930:	str	r0, [fp, #-128]	; 0xffffff80
   28934:	cmn	r0, #1
   28938:	streq	r5, [fp, #-128]	; 0xffffff80
   2893c:	moveq	r3, #0
   28940:	strbeq	r3, [fp, #-124]	; 0xffffff84
   28944:	beq	28990 <ftello64@plt+0x17350>
   28948:	cmn	r0, #2
   2894c:	beq	28a38 <ftello64@plt+0x173f8>
   28950:	cmp	r0, #0
   28954:	bne	28978 <ftello64@plt+0x17338>
   28958:	str	r5, [fp, #-128]	; 0xffffff80
   2895c:	ldr	r3, [fp, #-132]	; 0xffffff7c
   28960:	ldrb	r3, [r3]
   28964:	cmp	r3, #0
   28968:	bne	28a50 <ftello64@plt+0x17410>
   2896c:	ldr	r3, [fp, #-120]	; 0xffffff88
   28970:	cmp	r3, #0
   28974:	bne	28a70 <ftello64@plt+0x17430>
   28978:	strb	r5, [fp, #-124]	; 0xffffff84
   2897c:	sub	r0, fp, #144	; 0x90
   28980:	bl	11340 <mbsinit@plt>
   28984:	cmp	r0, #0
   28988:	movne	r3, #0
   2898c:	strbne	r3, [fp, #-148]	; 0xffffff6c
   28990:	strb	r5, [fp, #-136]	; 0xffffff78
   28994:	ldrb	r3, [fp, #-124]	; 0xffffff84
   28998:	cmp	r3, #0
   2899c:	beq	289ac <ftello64@plt+0x1736c>
   289a0:	ldr	r3, [fp, #-120]	; 0xffffff88
   289a4:	cmp	r3, #0
   289a8:	beq	28a90 <ftello64@plt+0x17450>
   289ac:	ldr	r3, [fp, #-132]	; 0xffffff7c
   289b0:	ldr	r2, [fp, #-128]	; 0xffffff80
   289b4:	add	r3, r3, r2
   289b8:	str	r3, [fp, #-132]	; 0xffffff7c
   289bc:	mov	r3, #0
   289c0:	strb	r3, [fp, #-136]	; 0xffffff78
   289c4:	subs	r4, r4, #1
   289c8:	beq	28d20 <ftello64@plt+0x176e0>
   289cc:	ldrb	r3, [fp, #-136]	; 0xffffff78
   289d0:	cmp	r3, #0
   289d4:	bne	28994 <ftello64@plt+0x17354>
   289d8:	ldrb	r3, [fp, #-148]	; 0xffffff6c
   289dc:	cmp	r3, #0
   289e0:	bne	28908 <ftello64@plt+0x172c8>
   289e4:	ldr	r1, [fp, #-132]	; 0xffffff7c
   289e8:	ldrb	r3, [r1]
   289ec:	lsr	r2, r3, #5
   289f0:	and	r3, r3, #31
   289f4:	ldr	r2, [sl, r2, lsl #2]
   289f8:	lsr	r3, r2, r3
   289fc:	tst	r3, #1
   28a00:	beq	288f4 <ftello64@plt+0x172b4>
   28a04:	str	r5, [fp, #-128]	; 0xffffff80
   28a08:	ldrb	r3, [r1]
   28a0c:	str	r3, [fp, #-120]	; 0xffffff88
   28a10:	strb	r5, [fp, #-124]	; 0xffffff84
   28a14:	b	28990 <ftello64@plt+0x17350>
   28a18:	movw	r3, #47856	; 0xbaf0
   28a1c:	movt	r3, #2
   28a20:	mov	r2, #143	; 0x8f
   28a24:	movw	r1, #45984	; 0xb3a0
   28a28:	movt	r1, #2
   28a2c:	movw	r0, #46000	; 0xb3b0
   28a30:	movt	r0, #2
   28a34:	bl	11634 <__assert_fail@plt>
   28a38:	ldr	r0, [fp, #-132]	; 0xffffff7c
   28a3c:	bl	114cc <strlen@plt>
   28a40:	str	r0, [fp, #-128]	; 0xffffff80
   28a44:	mov	r3, #0
   28a48:	strb	r3, [fp, #-124]	; 0xffffff84
   28a4c:	b	28990 <ftello64@plt+0x17350>
   28a50:	movw	r3, #47856	; 0xbaf0
   28a54:	movt	r3, #2
   28a58:	mov	r2, #171	; 0xab
   28a5c:	movw	r1, #45984	; 0xb3a0
   28a60:	movt	r1, #2
   28a64:	movw	r0, #46024	; 0xb3c8
   28a68:	movt	r0, #2
   28a6c:	bl	11634 <__assert_fail@plt>
   28a70:	movw	r3, #47856	; 0xbaf0
   28a74:	movt	r3, #2
   28a78:	mov	r2, #172	; 0xac
   28a7c:	movw	r1, #45984	; 0xb3a0
   28a80:	movt	r1, #2
   28a84:	movw	r0, #46048	; 0xb3e0
   28a88:	movt	r0, #2
   28a8c:	bl	11634 <__assert_fail@plt>
   28a90:	bl	1161c <abort@plt>
   28a94:	sub	r0, fp, #144	; 0x90
   28a98:	bl	11340 <mbsinit@plt>
   28a9c:	cmp	r0, #0
   28aa0:	beq	28b34 <ftello64@plt+0x174f4>
   28aa4:	strb	r5, [fp, #-148]	; 0xffffff6c
   28aa8:	ldr	r4, [fp, #-132]	; 0xffffff7c
   28aac:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   28ab0:	mov	r1, r0
   28ab4:	mov	r0, r4
   28ab8:	bl	26404 <ftello64@plt+0x14dc4>
   28abc:	sub	r3, fp, #144	; 0x90
   28ac0:	mov	r2, r0
   28ac4:	mov	r1, r4
   28ac8:	sub	r0, fp, #120	; 0x78
   28acc:	bl	2823c <ftello64@plt+0x16bfc>
   28ad0:	str	r0, [fp, #-128]	; 0xffffff80
   28ad4:	cmn	r0, #1
   28ad8:	streq	r5, [fp, #-128]	; 0xffffff80
   28adc:	moveq	r3, #0
   28ae0:	strbeq	r3, [fp, #-124]	; 0xffffff84
   28ae4:	beq	28894 <ftello64@plt+0x17254>
   28ae8:	cmn	r0, #2
   28aec:	beq	28b54 <ftello64@plt+0x17514>
   28af0:	cmp	r0, #0
   28af4:	bne	28b18 <ftello64@plt+0x174d8>
   28af8:	str	r5, [fp, #-128]	; 0xffffff80
   28afc:	ldr	r3, [fp, #-132]	; 0xffffff7c
   28b00:	ldrb	r3, [r3]
   28b04:	cmp	r3, #0
   28b08:	bne	28b6c <ftello64@plt+0x1752c>
   28b0c:	ldr	r3, [fp, #-120]	; 0xffffff88
   28b10:	cmp	r3, #0
   28b14:	bne	28b8c <ftello64@plt+0x1754c>
   28b18:	strb	r5, [fp, #-124]	; 0xffffff84
   28b1c:	sub	r0, fp, #144	; 0x90
   28b20:	bl	11340 <mbsinit@plt>
   28b24:	cmp	r0, #0
   28b28:	movne	r3, #0
   28b2c:	strbne	r3, [fp, #-148]	; 0xffffff6c
   28b30:	b	28894 <ftello64@plt+0x17254>
   28b34:	movw	r3, #47856	; 0xbaf0
   28b38:	movt	r3, #2
   28b3c:	mov	r2, #143	; 0x8f
   28b40:	movw	r1, #45984	; 0xb3a0
   28b44:	movt	r1, #2
   28b48:	movw	r0, #46000	; 0xb3b0
   28b4c:	movt	r0, #2
   28b50:	bl	11634 <__assert_fail@plt>
   28b54:	ldr	r0, [fp, #-132]	; 0xffffff7c
   28b58:	bl	114cc <strlen@plt>
   28b5c:	str	r0, [fp, #-128]	; 0xffffff80
   28b60:	mov	r3, #0
   28b64:	strb	r3, [fp, #-124]	; 0xffffff84
   28b68:	b	28894 <ftello64@plt+0x17254>
   28b6c:	movw	r3, #47856	; 0xbaf0
   28b70:	movt	r3, #2
   28b74:	mov	r2, #171	; 0xab
   28b78:	movw	r1, #45984	; 0xb3a0
   28b7c:	movt	r1, #2
   28b80:	movw	r0, #46024	; 0xb3c8
   28b84:	movt	r0, #2
   28b88:	bl	11634 <__assert_fail@plt>
   28b8c:	movw	r3, #47856	; 0xbaf0
   28b90:	movt	r3, #2
   28b94:	mov	r2, #172	; 0xac
   28b98:	movw	r1, #45984	; 0xb3a0
   28b9c:	movt	r1, #2
   28ba0:	movw	r0, #46048	; 0xb3e0
   28ba4:	movt	r0, #2
   28ba8:	bl	11634 <__assert_fail@plt>
   28bac:	bl	1161c <abort@plt>
   28bb0:	sub	r0, fp, #88	; 0x58
   28bb4:	bl	11340 <mbsinit@plt>
   28bb8:	cmp	r0, #0
   28bbc:	beq	28c50 <ftello64@plt+0x17610>
   28bc0:	strb	r5, [fp, #-92]	; 0xffffffa4
   28bc4:	ldr	r4, [fp, #-76]	; 0xffffffb4
   28bc8:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   28bcc:	mov	r1, r0
   28bd0:	mov	r0, r4
   28bd4:	bl	26404 <ftello64@plt+0x14dc4>
   28bd8:	sub	r3, fp, #88	; 0x58
   28bdc:	mov	r2, r0
   28be0:	mov	r1, r4
   28be4:	sub	r0, fp, #64	; 0x40
   28be8:	bl	2823c <ftello64@plt+0x16bfc>
   28bec:	str	r0, [fp, #-72]	; 0xffffffb8
   28bf0:	cmn	r0, #1
   28bf4:	streq	r5, [fp, #-72]	; 0xffffffb8
   28bf8:	moveq	r3, #0
   28bfc:	strbeq	r3, [fp, #-68]	; 0xffffffbc
   28c00:	beq	28d68 <ftello64@plt+0x17728>
   28c04:	cmn	r0, #2
   28c08:	beq	28c70 <ftello64@plt+0x17630>
   28c0c:	cmp	r0, #0
   28c10:	bne	28c34 <ftello64@plt+0x175f4>
   28c14:	str	r5, [fp, #-72]	; 0xffffffb8
   28c18:	ldr	r3, [fp, #-76]	; 0xffffffb4
   28c1c:	ldrb	r3, [r3]
   28c20:	cmp	r3, #0
   28c24:	bne	28c88 <ftello64@plt+0x17648>
   28c28:	ldr	r3, [fp, #-64]	; 0xffffffc0
   28c2c:	cmp	r3, #0
   28c30:	bne	28ca8 <ftello64@plt+0x17668>
   28c34:	strb	r5, [fp, #-68]	; 0xffffffbc
   28c38:	sub	r0, fp, #88	; 0x58
   28c3c:	bl	11340 <mbsinit@plt>
   28c40:	cmp	r0, #0
   28c44:	movne	r3, #0
   28c48:	strbne	r3, [fp, #-92]	; 0xffffffa4
   28c4c:	b	28d68 <ftello64@plt+0x17728>
   28c50:	movw	r3, #47856	; 0xbaf0
   28c54:	movt	r3, #2
   28c58:	mov	r2, #143	; 0x8f
   28c5c:	movw	r1, #45984	; 0xb3a0
   28c60:	movt	r1, #2
   28c64:	movw	r0, #46000	; 0xb3b0
   28c68:	movt	r0, #2
   28c6c:	bl	11634 <__assert_fail@plt>
   28c70:	ldr	r0, [fp, #-76]	; 0xffffffb4
   28c74:	bl	114cc <strlen@plt>
   28c78:	str	r0, [fp, #-72]	; 0xffffffb8
   28c7c:	mov	r3, #0
   28c80:	strb	r3, [fp, #-68]	; 0xffffffbc
   28c84:	b	28d68 <ftello64@plt+0x17728>
   28c88:	movw	r3, #47856	; 0xbaf0
   28c8c:	movt	r3, #2
   28c90:	mov	r2, #171	; 0xab
   28c94:	movw	r1, #45984	; 0xb3a0
   28c98:	movt	r1, #2
   28c9c:	movw	r0, #46024	; 0xb3c8
   28ca0:	movt	r0, #2
   28ca4:	bl	11634 <__assert_fail@plt>
   28ca8:	movw	r3, #47856	; 0xbaf0
   28cac:	movt	r3, #2
   28cb0:	mov	r2, #172	; 0xac
   28cb4:	movw	r1, #45984	; 0xb3a0
   28cb8:	movt	r1, #2
   28cbc:	movw	r0, #46048	; 0xb3e0
   28cc0:	movt	r0, #2
   28cc4:	bl	11634 <__assert_fail@plt>
   28cc8:	mov	r3, #0
   28ccc:	str	r3, [fp, #-156]	; 0xffffff64
   28cd0:	b	28824 <ftello64@plt+0x171e4>
   28cd4:	add	r3, r6, r6, lsl #2
   28cd8:	add	r3, r8, r3, lsl #3
   28cdc:	ldr	r2, [r3, #4]
   28ce0:	ldr	r1, [fp, #-72]	; 0xffffffb8
   28ce4:	cmp	r2, r1
   28ce8:	movne	r0, #0
   28cec:	beq	287f8 <ftello64@plt+0x171b8>
   28cf0:	cmp	r0, #0
   28cf4:	beq	28844 <ftello64@plt+0x17204>
   28cf8:	add	r6, r6, #1
   28cfc:	ldr	r3, [fp, #-76]	; 0xffffffb4
   28d00:	ldr	r2, [fp, #-72]	; 0xffffffb8
   28d04:	add	r3, r3, r2
   28d08:	str	r3, [fp, #-76]	; 0xffffffb4
   28d0c:	mov	r3, #0
   28d10:	strb	r3, [fp, #-80]	; 0xffffffb0
   28d14:	ldr	r3, [fp, #-152]	; 0xffffff68
   28d18:	cmp	r3, r6
   28d1c:	beq	28810 <ftello64@plt+0x171d0>
   28d20:	ldrb	r3, [fp, #-80]	; 0xffffffb0
   28d24:	cmp	r3, #0
   28d28:	bne	28d6c <ftello64@plt+0x1772c>
   28d2c:	ldrb	r3, [fp, #-92]	; 0xffffffa4
   28d30:	cmp	r3, #0
   28d34:	bne	28bc4 <ftello64@plt+0x17584>
   28d38:	ldr	r1, [fp, #-76]	; 0xffffffb4
   28d3c:	ldrb	r3, [r1]
   28d40:	lsr	r2, r3, #5
   28d44:	and	r3, r3, #31
   28d48:	ldr	r2, [sl, r2, lsl #2]
   28d4c:	lsr	r3, r2, r3
   28d50:	tst	r3, #1
   28d54:	beq	28bb0 <ftello64@plt+0x17570>
   28d58:	str	r5, [fp, #-72]	; 0xffffffb8
   28d5c:	ldrb	r3, [r1]
   28d60:	str	r3, [fp, #-64]	; 0xffffffc0
   28d64:	strb	r5, [fp, #-68]	; 0xffffffbc
   28d68:	strb	r5, [fp, #-80]	; 0xffffffb0
   28d6c:	ldrb	r3, [fp, #-68]	; 0xffffffbc
   28d70:	cmp	r3, #0
   28d74:	beq	28cd4 <ftello64@plt+0x17694>
   28d78:	ldr	r2, [fp, #-64]	; 0xffffffc0
   28d7c:	cmp	r2, #0
   28d80:	beq	2881c <ftello64@plt+0x171dc>
   28d84:	add	r3, r6, r6, lsl #2
   28d88:	add	r3, r8, r3, lsl #3
   28d8c:	ldrb	r1, [r3, #8]
   28d90:	cmp	r1, #0
   28d94:	beq	28cdc <ftello64@plt+0x1769c>
   28d98:	ldr	r0, [r3, #12]
   28d9c:	cmp	r0, r2
   28da0:	movne	r0, #0
   28da4:	moveq	r0, #1
   28da8:	b	28cf0 <ftello64@plt+0x176b0>
   28dac:	strd	r4, [sp, #-36]!	; 0xffffffdc
   28db0:	strd	r6, [sp, #8]
   28db4:	strd	r8, [sp, #16]
   28db8:	strd	sl, [sp, #24]
   28dbc:	str	lr, [sp, #32]
   28dc0:	sub	sp, sp, #292	; 0x124
   28dc4:	mov	r5, r0
   28dc8:	mov	r7, r1
   28dcc:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   28dd0:	cmp	r0, #1
   28dd4:	bhi	28e14 <ftello64@plt+0x177d4>
   28dd8:	ldrb	r8, [r7]
   28ddc:	cmp	r8, #0
   28de0:	moveq	r0, r5
   28de4:	beq	297c0 <ftello64@plt+0x18180>
   28de8:	add	r3, r7, #1
   28dec:	str	r3, [sp, #4]
   28df0:	ldrb	r3, [r5]
   28df4:	cmp	r3, #0
   28df8:	beq	29b68 <ftello64@plt+0x18528>
   28dfc:	mov	sl, r7
   28e00:	mov	ip, #0
   28e04:	mov	r6, ip
   28e08:	mov	r9, ip
   28e0c:	mov	lr, #1
   28e10:	b	29a60 <ftello64@plt+0x18420>
   28e14:	str	r7, [sp, #24]
   28e18:	mov	r3, #0
   28e1c:	strb	r3, [sp, #8]
   28e20:	mov	r0, #0
   28e24:	mov	r1, #0
   28e28:	strd	r0, [sp, #12]
   28e2c:	strb	r3, [sp, #20]
   28e30:	ldrb	r1, [r7]
   28e34:	movw	r2, #47824	; 0xbad0
   28e38:	movt	r2, #2
   28e3c:	lsr	r3, r1, #5
   28e40:	and	r0, r1, #31
   28e44:	ldr	r3, [r2, r3, lsl #2]
   28e48:	lsr	r3, r3, r0
   28e4c:	tst	r3, #1
   28e50:	beq	28ec8 <ftello64@plt+0x17888>
   28e54:	mov	r3, #1
   28e58:	str	r3, [sp, #28]
   28e5c:	str	r1, [sp, #36]	; 0x24
   28e60:	strb	r3, [sp, #32]
   28e64:	mov	r3, #1
   28e68:	strb	r3, [sp, #20]
   28e6c:	ldrb	r3, [sp, #32]
   28e70:	cmp	r3, #0
   28e74:	beq	28e84 <ftello64@plt+0x17844>
   28e78:	ldr	r3, [sp, #36]	; 0x24
   28e7c:	cmp	r3, #0
   28e80:	beq	29a48 <ftello64@plt+0x18408>
   28e84:	str	r7, [sp, #80]	; 0x50
   28e88:	mov	r6, #0
   28e8c:	strb	r6, [sp, #64]	; 0x40
   28e90:	mov	r2, #0
   28e94:	mov	r3, #0
   28e98:	strd	r2, [sp, #68]	; 0x44
   28e9c:	strb	r6, [sp, #76]	; 0x4c
   28ea0:	str	r5, [sp, #136]	; 0x88
   28ea4:	strb	r6, [sp, #120]	; 0x78
   28ea8:	strd	r2, [sp, #124]	; 0x7c
   28eac:	strb	r6, [sp, #132]	; 0x84
   28eb0:	mov	sl, r6
   28eb4:	str	r6, [sp]
   28eb8:	mov	fp, #1
   28ebc:	movw	r8, #47824	; 0xbad0
   28ec0:	movt	r8, #2
   28ec4:	b	29c04 <ftello64@plt+0x185c4>
   28ec8:	add	r0, sp, #12
   28ecc:	bl	11340 <mbsinit@plt>
   28ed0:	cmp	r0, #0
   28ed4:	beq	28f64 <ftello64@plt+0x17924>
   28ed8:	mov	r3, #1
   28edc:	strb	r3, [sp, #8]
   28ee0:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   28ee4:	mov	r1, r0
   28ee8:	mov	r0, r7
   28eec:	bl	26404 <ftello64@plt+0x14dc4>
   28ef0:	add	r3, sp, #12
   28ef4:	mov	r2, r0
   28ef8:	mov	r1, r7
   28efc:	add	r0, sp, #36	; 0x24
   28f00:	bl	2823c <ftello64@plt+0x16bfc>
   28f04:	str	r0, [sp, #28]
   28f08:	cmn	r0, #1
   28f0c:	beq	28f84 <ftello64@plt+0x17944>
   28f10:	cmn	r0, #2
   28f14:	beq	28f98 <ftello64@plt+0x17958>
   28f18:	cmp	r0, #0
   28f1c:	bne	28f44 <ftello64@plt+0x17904>
   28f20:	mov	r3, #1
   28f24:	str	r3, [sp, #28]
   28f28:	ldr	r3, [sp, #24]
   28f2c:	ldrb	r3, [r3]
   28f30:	cmp	r3, #0
   28f34:	bne	28fb0 <ftello64@plt+0x17970>
   28f38:	ldr	r3, [sp, #36]	; 0x24
   28f3c:	cmp	r3, #0
   28f40:	bne	28fd0 <ftello64@plt+0x17990>
   28f44:	mov	r3, #1
   28f48:	strb	r3, [sp, #32]
   28f4c:	add	r0, sp, #12
   28f50:	bl	11340 <mbsinit@plt>
   28f54:	cmp	r0, #0
   28f58:	movne	r3, #0
   28f5c:	strbne	r3, [sp, #8]
   28f60:	b	28e64 <ftello64@plt+0x17824>
   28f64:	movw	r3, #47856	; 0xbaf0
   28f68:	movt	r3, #2
   28f6c:	mov	r2, #143	; 0x8f
   28f70:	movw	r1, #45984	; 0xb3a0
   28f74:	movt	r1, #2
   28f78:	movw	r0, #46000	; 0xb3b0
   28f7c:	movt	r0, #2
   28f80:	bl	11634 <__assert_fail@plt>
   28f84:	mov	r3, #1
   28f88:	str	r3, [sp, #28]
   28f8c:	mov	r3, #0
   28f90:	strb	r3, [sp, #32]
   28f94:	b	28e64 <ftello64@plt+0x17824>
   28f98:	ldr	r0, [sp, #24]
   28f9c:	bl	114cc <strlen@plt>
   28fa0:	str	r0, [sp, #28]
   28fa4:	mov	r3, #0
   28fa8:	strb	r3, [sp, #32]
   28fac:	b	28e64 <ftello64@plt+0x17824>
   28fb0:	movw	r3, #47856	; 0xbaf0
   28fb4:	movt	r3, #2
   28fb8:	mov	r2, #171	; 0xab
   28fbc:	movw	r1, #45984	; 0xb3a0
   28fc0:	movt	r1, #2
   28fc4:	movw	r0, #46024	; 0xb3c8
   28fc8:	movt	r0, #2
   28fcc:	bl	11634 <__assert_fail@plt>
   28fd0:	movw	r3, #47856	; 0xbaf0
   28fd4:	movt	r3, #2
   28fd8:	mov	r2, #172	; 0xac
   28fdc:	movw	r1, #45984	; 0xb3a0
   28fe0:	movt	r1, #2
   28fe4:	movw	r0, #46048	; 0xb3e0
   28fe8:	movt	r0, #2
   28fec:	bl	11634 <__assert_fail@plt>
   28ff0:	add	r0, sp, #124	; 0x7c
   28ff4:	bl	11340 <mbsinit@plt>
   28ff8:	cmp	r0, #0
   28ffc:	beq	29090 <ftello64@plt+0x17a50>
   29000:	mov	r3, #1
   29004:	strb	r3, [sp, #120]	; 0x78
   29008:	ldr	r4, [sp, #136]	; 0x88
   2900c:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   29010:	mov	r1, r0
   29014:	mov	r0, r4
   29018:	bl	26404 <ftello64@plt+0x14dc4>
   2901c:	add	r3, sp, #124	; 0x7c
   29020:	mov	r2, r0
   29024:	mov	r1, r4
   29028:	add	r0, sp, #148	; 0x94
   2902c:	bl	2823c <ftello64@plt+0x16bfc>
   29030:	str	r0, [sp, #140]	; 0x8c
   29034:	cmn	r0, #1
   29038:	beq	290b0 <ftello64@plt+0x17a70>
   2903c:	cmn	r0, #2
   29040:	beq	290c4 <ftello64@plt+0x17a84>
   29044:	cmp	r0, #0
   29048:	bne	29070 <ftello64@plt+0x17a30>
   2904c:	mov	r3, #1
   29050:	str	r3, [sp, #140]	; 0x8c
   29054:	ldr	r3, [sp, #136]	; 0x88
   29058:	ldrb	r3, [r3]
   2905c:	cmp	r3, #0
   29060:	bne	290dc <ftello64@plt+0x17a9c>
   29064:	ldr	r3, [sp, #148]	; 0x94
   29068:	cmp	r3, #0
   2906c:	bne	290fc <ftello64@plt+0x17abc>
   29070:	mov	r3, #1
   29074:	strb	r3, [sp, #144]	; 0x90
   29078:	add	r0, sp, #124	; 0x7c
   2907c:	bl	11340 <mbsinit@plt>
   29080:	cmp	r0, #0
   29084:	movne	r3, #0
   29088:	strbne	r3, [sp, #120]	; 0x78
   2908c:	b	29c50 <ftello64@plt+0x18610>
   29090:	movw	r3, #47856	; 0xbaf0
   29094:	movt	r3, #2
   29098:	mov	r2, #143	; 0x8f
   2909c:	movw	r1, #45984	; 0xb3a0
   290a0:	movt	r1, #2
   290a4:	movw	r0, #46000	; 0xb3b0
   290a8:	movt	r0, #2
   290ac:	bl	11634 <__assert_fail@plt>
   290b0:	mov	r3, #1
   290b4:	str	r3, [sp, #140]	; 0x8c
   290b8:	mov	r3, #0
   290bc:	strb	r3, [sp, #144]	; 0x90
   290c0:	b	29c50 <ftello64@plt+0x18610>
   290c4:	ldr	r0, [sp, #136]	; 0x88
   290c8:	bl	114cc <strlen@plt>
   290cc:	str	r0, [sp, #140]	; 0x8c
   290d0:	mov	r3, #0
   290d4:	strb	r3, [sp, #144]	; 0x90
   290d8:	b	29c50 <ftello64@plt+0x18610>
   290dc:	movw	r3, #47856	; 0xbaf0
   290e0:	movt	r3, #2
   290e4:	mov	r2, #171	; 0xab
   290e8:	movw	r1, #45984	; 0xb3a0
   290ec:	movt	r1, #2
   290f0:	movw	r0, #46024	; 0xb3c8
   290f4:	movt	r0, #2
   290f8:	bl	11634 <__assert_fail@plt>
   290fc:	movw	r3, #47856	; 0xbaf0
   29100:	movt	r3, #2
   29104:	mov	r2, #172	; 0xac
   29108:	movw	r1, #45984	; 0xb3a0
   2910c:	movt	r1, #2
   29110:	movw	r0, #46048	; 0xb3e0
   29114:	movt	r0, #2
   29118:	bl	11634 <__assert_fail@plt>
   2911c:	mov	r0, #0
   29120:	b	297c0 <ftello64@plt+0x18180>
   29124:	add	r0, sp, #68	; 0x44
   29128:	bl	11340 <mbsinit@plt>
   2912c:	cmp	r0, #0
   29130:	beq	29248 <ftello64@plt+0x17c08>
   29134:	strb	r9, [sp, #64]	; 0x40
   29138:	ldr	fp, [sp, #80]	; 0x50
   2913c:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   29140:	mov	r1, r0
   29144:	mov	r0, fp
   29148:	bl	26404 <ftello64@plt+0x14dc4>
   2914c:	add	r3, sp, #68	; 0x44
   29150:	mov	r2, r0
   29154:	mov	r1, fp
   29158:	add	r0, sp, #92	; 0x5c
   2915c:	bl	2823c <ftello64@plt+0x16bfc>
   29160:	str	r0, [sp, #84]	; 0x54
   29164:	cmn	r0, #1
   29168:	streq	r9, [sp, #84]	; 0x54
   2916c:	moveq	r3, #0
   29170:	strbeq	r3, [sp, #88]	; 0x58
   29174:	beq	291c0 <ftello64@plt+0x17b80>
   29178:	cmn	r0, #2
   2917c:	beq	29268 <ftello64@plt+0x17c28>
   29180:	cmp	r0, #0
   29184:	bne	291a8 <ftello64@plt+0x17b68>
   29188:	str	r9, [sp, #84]	; 0x54
   2918c:	ldr	r3, [sp, #80]	; 0x50
   29190:	ldrb	r3, [r3]
   29194:	cmp	r3, #0
   29198:	bne	29280 <ftello64@plt+0x17c40>
   2919c:	ldr	r3, [sp, #92]	; 0x5c
   291a0:	cmp	r3, #0
   291a4:	bne	292a0 <ftello64@plt+0x17c60>
   291a8:	strb	r9, [sp, #88]	; 0x58
   291ac:	add	r0, sp, #68	; 0x44
   291b0:	bl	11340 <mbsinit@plt>
   291b4:	cmp	r0, #0
   291b8:	movne	r3, #0
   291bc:	strbne	r3, [sp, #64]	; 0x40
   291c0:	strb	r9, [sp, #76]	; 0x4c
   291c4:	ldrb	r3, [sp, #88]	; 0x58
   291c8:	cmp	r3, #0
   291cc:	beq	291dc <ftello64@plt+0x17b9c>
   291d0:	ldr	r3, [sp, #92]	; 0x5c
   291d4:	cmp	r3, #0
   291d8:	beq	29b88 <ftello64@plt+0x18548>
   291dc:	ldr	r3, [sp, #80]	; 0x50
   291e0:	ldr	r2, [sp, #84]	; 0x54
   291e4:	add	r3, r3, r2
   291e8:	str	r3, [sp, #80]	; 0x50
   291ec:	mov	r3, #0
   291f0:	strb	r3, [sp, #76]	; 0x4c
   291f4:	subs	r4, r4, #1
   291f8:	beq	292cc <ftello64@plt+0x17c8c>
   291fc:	ldrb	r3, [sp, #76]	; 0x4c
   29200:	cmp	r3, #0
   29204:	bne	291c4 <ftello64@plt+0x17b84>
   29208:	ldrb	r3, [sp, #64]	; 0x40
   2920c:	cmp	r3, #0
   29210:	bne	29138 <ftello64@plt+0x17af8>
   29214:	ldr	r1, [sp, #80]	; 0x50
   29218:	ldrb	r3, [r1]
   2921c:	lsr	r2, r3, #5
   29220:	and	r3, r3, #31
   29224:	ldr	r2, [r8, r2, lsl #2]
   29228:	lsr	r3, r2, r3
   2922c:	tst	r3, #1
   29230:	beq	29124 <ftello64@plt+0x17ae4>
   29234:	str	r9, [sp, #84]	; 0x54
   29238:	ldrb	r3, [r1]
   2923c:	str	r3, [sp, #92]	; 0x5c
   29240:	strb	r9, [sp, #88]	; 0x58
   29244:	b	291c0 <ftello64@plt+0x17b80>
   29248:	movw	r3, #47856	; 0xbaf0
   2924c:	movt	r3, #2
   29250:	mov	r2, #143	; 0x8f
   29254:	movw	r1, #45984	; 0xb3a0
   29258:	movt	r1, #2
   2925c:	movw	r0, #46000	; 0xb3b0
   29260:	movt	r0, #2
   29264:	bl	11634 <__assert_fail@plt>
   29268:	ldr	r0, [sp, #80]	; 0x50
   2926c:	bl	114cc <strlen@plt>
   29270:	str	r0, [sp, #84]	; 0x54
   29274:	mov	r3, #0
   29278:	strb	r3, [sp, #88]	; 0x58
   2927c:	b	291c0 <ftello64@plt+0x17b80>
   29280:	movw	r3, #47856	; 0xbaf0
   29284:	movt	r3, #2
   29288:	mov	r2, #171	; 0xab
   2928c:	movw	r1, #45984	; 0xb3a0
   29290:	movt	r1, #2
   29294:	movw	r0, #46024	; 0xb3c8
   29298:	movt	r0, #2
   2929c:	bl	11634 <__assert_fail@plt>
   292a0:	movw	r3, #47856	; 0xbaf0
   292a4:	movt	r3, #2
   292a8:	mov	r2, #172	; 0xac
   292ac:	movw	r1, #45984	; 0xb3a0
   292b0:	movt	r1, #2
   292b4:	movw	r0, #46048	; 0xb3e0
   292b8:	movt	r0, #2
   292bc:	bl	11634 <__assert_fail@plt>
   292c0:	ldrb	r3, [sp, #76]	; 0x4c
   292c4:	cmp	r3, #0
   292c8:	bne	29314 <ftello64@plt+0x17cd4>
   292cc:	ldrb	r3, [sp, #64]	; 0x40
   292d0:	cmp	r3, #0
   292d4:	bne	29358 <ftello64@plt+0x17d18>
   292d8:	ldr	r1, [sp, #80]	; 0x50
   292dc:	ldrb	r3, [r1]
   292e0:	lsr	r2, r3, #5
   292e4:	and	r3, r3, #31
   292e8:	ldr	r2, [r8, r2, lsl #2]
   292ec:	lsr	r3, r2, r3
   292f0:	tst	r3, #1
   292f4:	beq	29340 <ftello64@plt+0x17d00>
   292f8:	mov	r3, #1
   292fc:	str	r3, [sp, #84]	; 0x54
   29300:	ldrb	r2, [r1]
   29304:	str	r2, [sp, #92]	; 0x5c
   29308:	strb	r3, [sp, #88]	; 0x58
   2930c:	mov	r3, #1
   29310:	strb	r3, [sp, #76]	; 0x4c
   29314:	ldrb	fp, [sp, #88]	; 0x58
   29318:	cmp	fp, #0
   2931c:	moveq	fp, #1
   29320:	bne	2946c <ftello64@plt+0x17e2c>
   29324:	add	r2, r6, #1
   29328:	ldrb	r3, [sp, #144]	; 0x90
   2932c:	cmp	r3, #0
   29330:	beq	2947c <ftello64@plt+0x17e3c>
   29334:	str	r6, [sp]
   29338:	mov	r6, r2
   2933c:	b	29c88 <ftello64@plt+0x18648>
   29340:	add	r0, sp, #68	; 0x44
   29344:	bl	11340 <mbsinit@plt>
   29348:	cmp	r0, #0
   2934c:	beq	293e0 <ftello64@plt+0x17da0>
   29350:	mov	r3, #1
   29354:	strb	r3, [sp, #64]	; 0x40
   29358:	ldr	r4, [sp, #80]	; 0x50
   2935c:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   29360:	mov	r1, r0
   29364:	mov	r0, r4
   29368:	bl	26404 <ftello64@plt+0x14dc4>
   2936c:	add	r3, sp, #68	; 0x44
   29370:	mov	r2, r0
   29374:	mov	r1, r4
   29378:	add	r0, sp, #92	; 0x5c
   2937c:	bl	2823c <ftello64@plt+0x16bfc>
   29380:	str	r0, [sp, #84]	; 0x54
   29384:	cmn	r0, #1
   29388:	beq	29400 <ftello64@plt+0x17dc0>
   2938c:	cmn	r0, #2
   29390:	beq	29414 <ftello64@plt+0x17dd4>
   29394:	cmp	r0, #0
   29398:	bne	293c0 <ftello64@plt+0x17d80>
   2939c:	mov	r3, #1
   293a0:	str	r3, [sp, #84]	; 0x54
   293a4:	ldr	r3, [sp, #80]	; 0x50
   293a8:	ldrb	r3, [r3]
   293ac:	cmp	r3, #0
   293b0:	bne	2942c <ftello64@plt+0x17dec>
   293b4:	ldr	r3, [sp, #92]	; 0x5c
   293b8:	cmp	r3, #0
   293bc:	bne	2944c <ftello64@plt+0x17e0c>
   293c0:	mov	r3, #1
   293c4:	strb	r3, [sp, #88]	; 0x58
   293c8:	add	r0, sp, #68	; 0x44
   293cc:	bl	11340 <mbsinit@plt>
   293d0:	cmp	r0, #0
   293d4:	movne	r3, #0
   293d8:	strbne	r3, [sp, #64]	; 0x40
   293dc:	b	2930c <ftello64@plt+0x17ccc>
   293e0:	movw	r3, #47856	; 0xbaf0
   293e4:	movt	r3, #2
   293e8:	mov	r2, #143	; 0x8f
   293ec:	movw	r1, #45984	; 0xb3a0
   293f0:	movt	r1, #2
   293f4:	movw	r0, #46000	; 0xb3b0
   293f8:	movt	r0, #2
   293fc:	bl	11634 <__assert_fail@plt>
   29400:	mov	r3, #1
   29404:	str	r3, [sp, #84]	; 0x54
   29408:	mov	r3, #0
   2940c:	strb	r3, [sp, #88]	; 0x58
   29410:	b	2930c <ftello64@plt+0x17ccc>
   29414:	ldr	r0, [sp, #80]	; 0x50
   29418:	bl	114cc <strlen@plt>
   2941c:	str	r0, [sp, #84]	; 0x54
   29420:	mov	r3, #0
   29424:	strb	r3, [sp, #88]	; 0x58
   29428:	b	2930c <ftello64@plt+0x17ccc>
   2942c:	movw	r3, #47856	; 0xbaf0
   29430:	movt	r3, #2
   29434:	mov	r2, #171	; 0xab
   29438:	movw	r1, #45984	; 0xb3a0
   2943c:	movt	r1, #2
   29440:	movw	r0, #46024	; 0xb3c8
   29444:	movt	r0, #2
   29448:	bl	11634 <__assert_fail@plt>
   2944c:	movw	r3, #47856	; 0xbaf0
   29450:	movt	r3, #2
   29454:	mov	r2, #172	; 0xac
   29458:	movw	r1, #45984	; 0xb3a0
   2945c:	movt	r1, #2
   29460:	movw	r0, #46048	; 0xb3e0
   29464:	movt	r0, #2
   29468:	bl	11634 <__assert_fail@plt>
   2946c:	ldr	r3, [sp, #92]	; 0x5c
   29470:	cmp	r3, #0
   29474:	bne	29324 <ftello64@plt+0x17ce4>
   29478:	b	29b94 <ftello64@plt+0x18554>
   2947c:	str	r6, [sp]
   29480:	mov	r6, r2
   29484:	b	29bcc <ftello64@plt+0x1858c>
   29488:	ldr	r1, [sp, #24]
   2948c:	ldr	r0, [sp, #136]	; 0x88
   29490:	bl	11358 <memcmp@plt>
   29494:	clz	r0, r0
   29498:	lsr	r0, r0, #5
   2949c:	b	29be0 <ftello64@plt+0x185a0>
   294a0:	ldrd	r2, [sp, #120]	; 0x78
   294a4:	strd	r2, [sp, #176]	; 0xb0
   294a8:	ldrd	r2, [sp, #128]	; 0x80
   294ac:	strd	r2, [sp, #184]	; 0xb8
   294b0:	ldr	r1, [sp, #136]	; 0x88
   294b4:	ldr	r3, [sp, #140]	; 0x8c
   294b8:	str	r3, [sp, #196]	; 0xc4
   294bc:	ldrd	r2, [sp, #144]	; 0x90
   294c0:	strd	r2, [sp, #200]	; 0xc8
   294c4:	ldrd	r2, [sp, #152]	; 0x98
   294c8:	strd	r2, [sp, #208]	; 0xd0
   294cc:	ldrd	r2, [sp, #160]	; 0xa0
   294d0:	strd	r2, [sp, #216]	; 0xd8
   294d4:	ldrd	r2, [sp, #168]	; 0xa8
   294d8:	strd	r2, [sp, #224]	; 0xe0
   294dc:	ldr	r3, [sp, #196]	; 0xc4
   294e0:	add	r1, r3, r1
   294e4:	str	r1, [sp, #192]	; 0xc0
   294e8:	mov	r3, #0
   294ec:	strb	r3, [sp, #188]	; 0xbc
   294f0:	str	r7, [sp, #248]	; 0xf8
   294f4:	strb	r3, [sp, #232]	; 0xe8
   294f8:	mov	r0, #0
   294fc:	mov	r1, #0
   29500:	strd	r0, [sp, #236]	; 0xec
   29504:	strb	r3, [sp, #244]	; 0xf4
   29508:	ldrb	r2, [r7]
   2950c:	lsr	r3, r2, #5
   29510:	and	r1, r2, #31
   29514:	ldr	r3, [r8, r3, lsl #2]
   29518:	lsr	r3, r3, r1
   2951c:	tst	r3, #1
   29520:	beq	29578 <ftello64@plt+0x17f38>
   29524:	mov	r3, #1
   29528:	str	r3, [sp, #252]	; 0xfc
   2952c:	str	r2, [sp, #260]	; 0x104
   29530:	strb	r3, [sp, #256]	; 0x100
   29534:	mov	r3, #1
   29538:	strb	r3, [sp, #244]	; 0xf4
   2953c:	ldrb	r3, [sp, #256]	; 0x100
   29540:	cmp	r3, #0
   29544:	beq	29554 <ftello64@plt+0x17f14>
   29548:	ldr	r3, [sp, #260]	; 0x104
   2954c:	cmp	r3, #0
   29550:	beq	296a0 <ftello64@plt+0x18060>
   29554:	ldr	r3, [sp, #248]	; 0xf8
   29558:	ldr	r2, [sp, #252]	; 0xfc
   2955c:	add	r3, r3, r2
   29560:	str	r3, [sp, #248]	; 0xf8
   29564:	mov	r3, #0
   29568:	strb	r3, [sp, #244]	; 0xf4
   2956c:	add	r6, r6, #1
   29570:	mov	r4, #1
   29574:	b	298f0 <ftello64@plt+0x182b0>
   29578:	add	r0, sp, #236	; 0xec
   2957c:	bl	11340 <mbsinit@plt>
   29580:	cmp	r0, #0
   29584:	beq	29614 <ftello64@plt+0x17fd4>
   29588:	mov	r3, #1
   2958c:	strb	r3, [sp, #232]	; 0xe8
   29590:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   29594:	mov	r1, r0
   29598:	mov	r0, r7
   2959c:	bl	26404 <ftello64@plt+0x14dc4>
   295a0:	add	r3, sp, #236	; 0xec
   295a4:	mov	r2, r0
   295a8:	mov	r1, r7
   295ac:	add	r0, sp, #260	; 0x104
   295b0:	bl	2823c <ftello64@plt+0x16bfc>
   295b4:	str	r0, [sp, #252]	; 0xfc
   295b8:	cmn	r0, #1
   295bc:	beq	29634 <ftello64@plt+0x17ff4>
   295c0:	cmn	r0, #2
   295c4:	beq	29648 <ftello64@plt+0x18008>
   295c8:	cmp	r0, #0
   295cc:	bne	295f4 <ftello64@plt+0x17fb4>
   295d0:	mov	r3, #1
   295d4:	str	r3, [sp, #252]	; 0xfc
   295d8:	ldr	r3, [sp, #248]	; 0xf8
   295dc:	ldrb	r3, [r3]
   295e0:	cmp	r3, #0
   295e4:	bne	29660 <ftello64@plt+0x18020>
   295e8:	ldr	r3, [sp, #260]	; 0x104
   295ec:	cmp	r3, #0
   295f0:	bne	29680 <ftello64@plt+0x18040>
   295f4:	mov	r3, #1
   295f8:	strb	r3, [sp, #256]	; 0x100
   295fc:	add	r0, sp, #236	; 0xec
   29600:	bl	11340 <mbsinit@plt>
   29604:	cmp	r0, #0
   29608:	movne	r3, #0
   2960c:	strbne	r3, [sp, #232]	; 0xe8
   29610:	b	29534 <ftello64@plt+0x17ef4>
   29614:	movw	r3, #47856	; 0xbaf0
   29618:	movt	r3, #2
   2961c:	mov	r2, #143	; 0x8f
   29620:	movw	r1, #45984	; 0xb3a0
   29624:	movt	r1, #2
   29628:	movw	r0, #46000	; 0xb3b0
   2962c:	movt	r0, #2
   29630:	bl	11634 <__assert_fail@plt>
   29634:	mov	r3, #1
   29638:	str	r3, [sp, #252]	; 0xfc
   2963c:	mov	r3, #0
   29640:	strb	r3, [sp, #256]	; 0x100
   29644:	b	29534 <ftello64@plt+0x17ef4>
   29648:	ldr	r0, [sp, #248]	; 0xf8
   2964c:	bl	114cc <strlen@plt>
   29650:	str	r0, [sp, #252]	; 0xfc
   29654:	mov	r3, #0
   29658:	strb	r3, [sp, #256]	; 0x100
   2965c:	b	29534 <ftello64@plt+0x17ef4>
   29660:	movw	r3, #47856	; 0xbaf0
   29664:	movt	r3, #2
   29668:	mov	r2, #171	; 0xab
   2966c:	movw	r1, #45984	; 0xb3a0
   29670:	movt	r1, #2
   29674:	movw	r0, #46024	; 0xb3c8
   29678:	movt	r0, #2
   2967c:	bl	11634 <__assert_fail@plt>
   29680:	movw	r3, #47856	; 0xbaf0
   29684:	movt	r3, #2
   29688:	mov	r2, #172	; 0xac
   2968c:	movw	r1, #45984	; 0xb3a0
   29690:	movt	r1, #2
   29694:	movw	r0, #46048	; 0xb3e0
   29698:	movt	r0, #2
   2969c:	bl	11634 <__assert_fail@plt>
   296a0:	bl	1161c <abort@plt>
   296a4:	add	r0, sp, #236	; 0xec
   296a8:	bl	11340 <mbsinit@plt>
   296ac:	cmp	r0, #0
   296b0:	beq	29744 <ftello64@plt+0x18104>
   296b4:	strb	r4, [sp, #232]	; 0xe8
   296b8:	ldr	r9, [sp, #248]	; 0xf8
   296bc:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   296c0:	mov	r1, r0
   296c4:	mov	r0, r9
   296c8:	bl	26404 <ftello64@plt+0x14dc4>
   296cc:	add	r3, sp, #236	; 0xec
   296d0:	mov	r2, r0
   296d4:	mov	r1, r9
   296d8:	add	r0, sp, #260	; 0x104
   296dc:	bl	2823c <ftello64@plt+0x16bfc>
   296e0:	str	r0, [sp, #252]	; 0xfc
   296e4:	cmn	r0, #1
   296e8:	streq	r4, [sp, #252]	; 0xfc
   296ec:	moveq	r3, #0
   296f0:	strbeq	r3, [sp, #256]	; 0x100
   296f4:	beq	29938 <ftello64@plt+0x182f8>
   296f8:	cmn	r0, #2
   296fc:	beq	29764 <ftello64@plt+0x18124>
   29700:	cmp	r0, #0
   29704:	bne	29728 <ftello64@plt+0x180e8>
   29708:	str	r4, [sp, #252]	; 0xfc
   2970c:	ldr	r3, [sp, #248]	; 0xf8
   29710:	ldrb	r3, [r3]
   29714:	cmp	r3, #0
   29718:	bne	2977c <ftello64@plt+0x1813c>
   2971c:	ldr	r3, [sp, #260]	; 0x104
   29720:	cmp	r3, #0
   29724:	bne	2979c <ftello64@plt+0x1815c>
   29728:	strb	r4, [sp, #256]	; 0x100
   2972c:	add	r0, sp, #236	; 0xec
   29730:	bl	11340 <mbsinit@plt>
   29734:	cmp	r0, #0
   29738:	movne	r3, #0
   2973c:	strbne	r3, [sp, #232]	; 0xe8
   29740:	b	29938 <ftello64@plt+0x182f8>
   29744:	movw	r3, #47856	; 0xbaf0
   29748:	movt	r3, #2
   2974c:	mov	r2, #143	; 0x8f
   29750:	movw	r1, #45984	; 0xb3a0
   29754:	movt	r1, #2
   29758:	movw	r0, #46000	; 0xb3b0
   2975c:	movt	r0, #2
   29760:	bl	11634 <__assert_fail@plt>
   29764:	ldr	r0, [sp, #248]	; 0xf8
   29768:	bl	114cc <strlen@plt>
   2976c:	str	r0, [sp, #252]	; 0xfc
   29770:	mov	r3, #0
   29774:	strb	r3, [sp, #256]	; 0x100
   29778:	b	29938 <ftello64@plt+0x182f8>
   2977c:	movw	r3, #47856	; 0xbaf0
   29780:	movt	r3, #2
   29784:	mov	r2, #171	; 0xab
   29788:	movw	r1, #45984	; 0xb3a0
   2978c:	movt	r1, #2
   29790:	movw	r0, #46024	; 0xb3c8
   29794:	movt	r0, #2
   29798:	bl	11634 <__assert_fail@plt>
   2979c:	movw	r3, #47856	; 0xbaf0
   297a0:	movt	r3, #2
   297a4:	mov	r2, #172	; 0xac
   297a8:	movw	r1, #45984	; 0xb3a0
   297ac:	movt	r1, #2
   297b0:	movw	r0, #46048	; 0xb3e0
   297b4:	movt	r0, #2
   297b8:	bl	11634 <__assert_fail@plt>
   297bc:	ldr	r0, [sp, #136]	; 0x88
   297c0:	add	sp, sp, #292	; 0x124
   297c4:	ldrd	r4, [sp]
   297c8:	ldrd	r6, [sp, #8]
   297cc:	ldrd	r8, [sp, #16]
   297d0:	ldrd	sl, [sp, #24]
   297d4:	add	sp, sp, #32
   297d8:	pop	{pc}		; (ldr pc, [sp], #4)
   297dc:	add	r0, sp, #180	; 0xb4
   297e0:	bl	11340 <mbsinit@plt>
   297e4:	cmp	r0, #0
   297e8:	beq	299a0 <ftello64@plt+0x18360>
   297ec:	strb	r4, [sp, #176]	; 0xb0
   297f0:	ldr	r9, [sp, #192]	; 0xc0
   297f4:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   297f8:	mov	r1, r0
   297fc:	mov	r0, r9
   29800:	bl	26404 <ftello64@plt+0x14dc4>
   29804:	add	r3, sp, #180	; 0xb4
   29808:	mov	r2, r0
   2980c:	mov	r1, r9
   29810:	add	r0, sp, #204	; 0xcc
   29814:	bl	2823c <ftello64@plt+0x16bfc>
   29818:	str	r0, [sp, #196]	; 0xc4
   2981c:	cmn	r0, #1
   29820:	streq	r4, [sp, #196]	; 0xc4
   29824:	moveq	r3, #0
   29828:	strbeq	r3, [sp, #200]	; 0xc8
   2982c:	beq	29878 <ftello64@plt+0x18238>
   29830:	cmn	r0, #2
   29834:	beq	299c0 <ftello64@plt+0x18380>
   29838:	cmp	r0, #0
   2983c:	bne	29860 <ftello64@plt+0x18220>
   29840:	str	r4, [sp, #196]	; 0xc4
   29844:	ldr	r3, [sp, #192]	; 0xc0
   29848:	ldrb	r3, [r3]
   2984c:	cmp	r3, #0
   29850:	bne	299d8 <ftello64@plt+0x18398>
   29854:	ldr	r3, [sp, #204]	; 0xcc
   29858:	cmp	r3, #0
   2985c:	bne	299f8 <ftello64@plt+0x183b8>
   29860:	strb	r4, [sp, #200]	; 0xc8
   29864:	add	r0, sp, #180	; 0xb4
   29868:	bl	11340 <mbsinit@plt>
   2986c:	cmp	r0, #0
   29870:	movne	r3, #0
   29874:	strbne	r3, [sp, #176]	; 0xb0
   29878:	strb	r4, [sp, #188]	; 0xbc
   2987c:	ldrb	r3, [sp, #200]	; 0xc8
   29880:	cmp	r3, #0
   29884:	beq	298a0 <ftello64@plt+0x18260>
   29888:	ldr	r3, [sp, #204]	; 0xcc
   2988c:	cmp	r3, #0
   29890:	beq	29a18 <ftello64@plt+0x183d8>
   29894:	ldrb	r2, [sp, #256]	; 0x100
   29898:	cmp	r2, #0
   2989c:	bne	29a20 <ftello64@plt+0x183e0>
   298a0:	ldr	r2, [sp, #196]	; 0xc4
   298a4:	ldr	r3, [sp, #252]	; 0xfc
   298a8:	cmp	r2, r3
   298ac:	movne	r0, r4
   298b0:	beq	29a30 <ftello64@plt+0x183f0>
   298b4:	add	r1, r6, #1
   298b8:	cmp	r0, #0
   298bc:	bne	29be8 <ftello64@plt+0x185a8>
   298c0:	ldr	r3, [sp, #192]	; 0xc0
   298c4:	ldr	r2, [sp, #196]	; 0xc4
   298c8:	add	r3, r3, r2
   298cc:	str	r3, [sp, #192]	; 0xc0
   298d0:	mov	r2, #0
   298d4:	strb	r2, [sp, #188]	; 0xbc
   298d8:	ldr	r3, [sp, #248]	; 0xf8
   298dc:	ldr	r0, [sp, #252]	; 0xfc
   298e0:	add	r3, r3, r0
   298e4:	str	r3, [sp, #248]	; 0xf8
   298e8:	strb	r2, [sp, #244]	; 0xf4
   298ec:	mov	r6, r1
   298f0:	ldrb	r3, [sp, #244]	; 0xf4
   298f4:	cmp	r3, #0
   298f8:	bne	2993c <ftello64@plt+0x182fc>
   298fc:	ldrb	r3, [sp, #232]	; 0xe8
   29900:	cmp	r3, #0
   29904:	bne	296b8 <ftello64@plt+0x18078>
   29908:	ldr	r1, [sp, #248]	; 0xf8
   2990c:	ldrb	r3, [r1]
   29910:	lsr	r2, r3, #5
   29914:	and	r3, r3, #31
   29918:	ldr	r2, [r8, r2, lsl #2]
   2991c:	lsr	r3, r2, r3
   29920:	tst	r3, #1
   29924:	beq	296a4 <ftello64@plt+0x18064>
   29928:	str	r4, [sp, #252]	; 0xfc
   2992c:	ldrb	r3, [r1]
   29930:	str	r3, [sp, #260]	; 0x104
   29934:	strb	r4, [sp, #256]	; 0x100
   29938:	strb	r4, [sp, #244]	; 0xf4
   2993c:	ldrb	r3, [sp, #256]	; 0x100
   29940:	cmp	r3, #0
   29944:	beq	29954 <ftello64@plt+0x18314>
   29948:	ldr	r3, [sp, #260]	; 0x104
   2994c:	cmp	r3, #0
   29950:	beq	297bc <ftello64@plt+0x1817c>
   29954:	ldrb	r3, [sp, #188]	; 0xbc
   29958:	cmp	r3, #0
   2995c:	bne	2987c <ftello64@plt+0x1823c>
   29960:	ldrb	r3, [sp, #176]	; 0xb0
   29964:	cmp	r3, #0
   29968:	bne	297f0 <ftello64@plt+0x181b0>
   2996c:	ldr	r1, [sp, #192]	; 0xc0
   29970:	ldrb	r3, [r1]
   29974:	lsr	r2, r3, #5
   29978:	and	r3, r3, #31
   2997c:	ldr	r2, [r8, r2, lsl #2]
   29980:	lsr	r3, r2, r3
   29984:	tst	r3, #1
   29988:	beq	297dc <ftello64@plt+0x1819c>
   2998c:	str	r4, [sp, #196]	; 0xc4
   29990:	ldrb	r3, [r1]
   29994:	str	r3, [sp, #204]	; 0xcc
   29998:	strb	r4, [sp, #200]	; 0xc8
   2999c:	b	29878 <ftello64@plt+0x18238>
   299a0:	movw	r3, #47856	; 0xbaf0
   299a4:	movt	r3, #2
   299a8:	mov	r2, #143	; 0x8f
   299ac:	movw	r1, #45984	; 0xb3a0
   299b0:	movt	r1, #2
   299b4:	movw	r0, #46000	; 0xb3b0
   299b8:	movt	r0, #2
   299bc:	bl	11634 <__assert_fail@plt>
   299c0:	ldr	r0, [sp, #192]	; 0xc0
   299c4:	bl	114cc <strlen@plt>
   299c8:	str	r0, [sp, #196]	; 0xc4
   299cc:	mov	r3, #0
   299d0:	strb	r3, [sp, #200]	; 0xc8
   299d4:	b	29878 <ftello64@plt+0x18238>
   299d8:	movw	r3, #47856	; 0xbaf0
   299dc:	movt	r3, #2
   299e0:	mov	r2, #171	; 0xab
   299e4:	movw	r1, #45984	; 0xb3a0
   299e8:	movt	r1, #2
   299ec:	movw	r0, #46024	; 0xb3c8
   299f0:	movt	r0, #2
   299f4:	bl	11634 <__assert_fail@plt>
   299f8:	movw	r3, #47856	; 0xbaf0
   299fc:	movt	r3, #2
   29a00:	mov	r2, #172	; 0xac
   29a04:	movw	r1, #45984	; 0xb3a0
   29a08:	movt	r1, #2
   29a0c:	movw	r0, #46048	; 0xb3e0
   29a10:	movt	r0, #2
   29a14:	bl	11634 <__assert_fail@plt>
   29a18:	mov	r0, #0
   29a1c:	b	297c0 <ftello64@plt+0x18180>
   29a20:	ldr	r0, [sp, #260]	; 0x104
   29a24:	subs	r0, r0, r3
   29a28:	movne	r0, #1
   29a2c:	b	298b4 <ftello64@plt+0x18274>
   29a30:	ldr	r1, [sp, #248]	; 0xf8
   29a34:	ldr	r0, [sp, #192]	; 0xc0
   29a38:	bl	11358 <memcmp@plt>
   29a3c:	adds	r0, r0, #0
   29a40:	movne	r0, #1
   29a44:	b	298b4 <ftello64@plt+0x18274>
   29a48:	mov	r0, r5
   29a4c:	b	297c0 <ftello64@plt+0x18180>
   29a50:	ldr	r0, [sp, #232]	; 0xe8
   29a54:	b	297c0 <ftello64@plt+0x18180>
   29a58:	mov	lr, fp
   29a5c:	mov	ip, r4
   29a60:	mov	r0, r5
   29a64:	add	r6, r6, #1
   29a68:	add	r4, ip, #1
   29a6c:	add	r5, r5, #1
   29a70:	ldrb	r3, [r0]
   29a74:	cmp	r3, r8
   29a78:	beq	29b08 <ftello64@plt+0x184c8>
   29a7c:	str	r5, [sp]
   29a80:	ldrb	r3, [r5]
   29a84:	cmp	r3, #0
   29a88:	beq	29b80 <ftello64@plt+0x18540>
   29a8c:	cmp	r6, #9
   29a90:	movls	fp, #0
   29a94:	andhi	fp, lr, #1
   29a98:	cmp	fp, #0
   29a9c:	beq	29a5c <ftello64@plt+0x1841c>
   29aa0:	add	r3, r6, r6, lsl #2
   29aa4:	cmp	r3, r4
   29aa8:	bhi	29a58 <ftello64@plt+0x18418>
   29aac:	cmp	sl, #0
   29ab0:	beq	29ad0 <ftello64@plt+0x18490>
   29ab4:	sub	r1, r4, r9
   29ab8:	mov	r0, sl
   29abc:	bl	11574 <strnlen@plt>
   29ac0:	ldrb	r3, [sl, r0]!
   29ac4:	cmp	r3, #0
   29ac8:	bne	29afc <ftello64@plt+0x184bc>
   29acc:	mov	r9, r4
   29ad0:	mov	r0, r7
   29ad4:	bl	114cc <strlen@plt>
   29ad8:	add	r3, sp, #232	; 0xe8
   29adc:	mov	r2, r0
   29ae0:	mov	r1, r7
   29ae4:	ldr	r0, [sp]
   29ae8:	bl	282ac <ftello64@plt+0x16c6c>
   29aec:	subs	lr, r0, #0
   29af0:	bne	29a50 <ftello64@plt+0x18410>
   29af4:	mov	sl, #0
   29af8:	b	29a5c <ftello64@plt+0x1841c>
   29afc:	mov	r9, r4
   29b00:	mov	lr, fp
   29b04:	b	29a5c <ftello64@plt+0x1841c>
   29b08:	ldrb	r3, [r7, #1]
   29b0c:	cmp	r3, #0
   29b10:	beq	297c0 <ftello64@plt+0x18180>
   29b14:	str	r5, [sp]
   29b18:	ldrb	r2, [r5]
   29b1c:	cmp	r2, #0
   29b20:	beq	29b70 <ftello64@plt+0x18530>
   29b24:	add	r4, ip, #2
   29b28:	cmp	r3, r2
   29b2c:	bne	29a8c <ftello64@plt+0x1844c>
   29b30:	mov	fp, r5
   29b34:	ldr	r3, [sp, #4]
   29b38:	ldrb	r2, [r3, #1]!
   29b3c:	cmp	r2, #0
   29b40:	beq	297c0 <ftello64@plt+0x18180>
   29b44:	ldrb	r1, [fp, #1]!
   29b48:	cmp	r1, #0
   29b4c:	beq	29b78 <ftello64@plt+0x18538>
   29b50:	add	r4, r3, #1
   29b54:	sub	r4, r4, r7
   29b58:	add	r4, r4, ip
   29b5c:	cmp	r2, r1
   29b60:	beq	29b38 <ftello64@plt+0x184f8>
   29b64:	b	29a8c <ftello64@plt+0x1844c>
   29b68:	mov	r0, #0
   29b6c:	b	297c0 <ftello64@plt+0x18180>
   29b70:	mov	r0, #0
   29b74:	b	297c0 <ftello64@plt+0x18180>
   29b78:	mov	r0, #0
   29b7c:	b	297c0 <ftello64@plt+0x18180>
   29b80:	mov	r0, #0
   29b84:	b	297c0 <ftello64@plt+0x18180>
   29b88:	ldrb	r3, [sp, #76]	; 0x4c
   29b8c:	cmp	r3, #0
   29b90:	beq	292cc <ftello64@plt+0x17c8c>
   29b94:	add	r2, sp, #232	; 0xe8
   29b98:	mov	r1, r7
   29b9c:	mov	r0, r5
   29ba0:	bl	28424 <ftello64@plt+0x16de4>
   29ba4:	subs	fp, r0, #0
   29ba8:	beq	29324 <ftello64@plt+0x17ce4>
   29bac:	ldr	r0, [sp, #232]	; 0xe8
   29bb0:	b	297c0 <ftello64@plt+0x18180>
   29bb4:	cmp	sl, #9
   29bb8:	movls	r3, #0
   29bbc:	andhi	r3, fp, #1
   29bc0:	cmp	r3, #0
   29bc4:	bne	29cc4 <ftello64@plt+0x18684>
   29bc8:	add	r6, r6, #1
   29bcc:	ldr	r2, [sp, #140]	; 0x8c
   29bd0:	ldr	r3, [sp, #28]
   29bd4:	cmp	r2, r3
   29bd8:	movne	r0, #0
   29bdc:	beq	29488 <ftello64@plt+0x17e48>
   29be0:	cmp	r0, #0
   29be4:	bne	294a0 <ftello64@plt+0x17e60>
   29be8:	ldr	r3, [sp, #136]	; 0x88
   29bec:	ldr	r2, [sp, #140]	; 0x8c
   29bf0:	add	r3, r3, r2
   29bf4:	str	r3, [sp, #136]	; 0x88
   29bf8:	mov	r3, #0
   29bfc:	strb	r3, [sp, #132]	; 0x84
   29c00:	add	sl, sl, #1
   29c04:	ldrb	r3, [sp, #132]	; 0x84
   29c08:	cmp	r3, #0
   29c0c:	bne	29c58 <ftello64@plt+0x18618>
   29c10:	ldrb	r3, [sp, #120]	; 0x78
   29c14:	cmp	r3, #0
   29c18:	bne	29008 <ftello64@plt+0x179c8>
   29c1c:	ldr	r1, [sp, #136]	; 0x88
   29c20:	ldrb	r3, [r1]
   29c24:	lsr	r2, r3, #5
   29c28:	and	r3, r3, #31
   29c2c:	ldr	r2, [r8, r2, lsl #2]
   29c30:	lsr	r3, r2, r3
   29c34:	tst	r3, #1
   29c38:	beq	28ff0 <ftello64@plt+0x179b0>
   29c3c:	mov	r3, #1
   29c40:	str	r3, [sp, #140]	; 0x8c
   29c44:	ldrb	r2, [r1]
   29c48:	str	r2, [sp, #148]	; 0x94
   29c4c:	strb	r3, [sp, #144]	; 0x90
   29c50:	mov	r3, #1
   29c54:	strb	r3, [sp, #132]	; 0x84
   29c58:	ldrb	r3, [sp, #144]	; 0x90
   29c5c:	cmp	r3, #0
   29c60:	beq	29bb4 <ftello64@plt+0x18574>
   29c64:	ldr	r3, [sp, #148]	; 0x94
   29c68:	cmp	r3, #0
   29c6c:	beq	2911c <ftello64@plt+0x17adc>
   29c70:	cmp	sl, #9
   29c74:	movls	r3, #0
   29c78:	andhi	r3, fp, #1
   29c7c:	cmp	r3, #0
   29c80:	addeq	r6, r6, #1
   29c84:	bne	29cac <ftello64@plt+0x1866c>
   29c88:	ldrb	r3, [sp, #32]
   29c8c:	cmp	r3, #0
   29c90:	beq	29bcc <ftello64@plt+0x1858c>
   29c94:	ldr	r0, [sp, #148]	; 0x94
   29c98:	ldr	r3, [sp, #36]	; 0x24
   29c9c:	cmp	r0, r3
   29ca0:	movne	r0, #0
   29ca4:	moveq	r0, #1
   29ca8:	b	29be0 <ftello64@plt+0x185a0>
   29cac:	add	r2, sl, sl, lsl #2
   29cb0:	cmp	r6, r2
   29cb4:	addcc	r6, r6, #1
   29cb8:	movcc	fp, r3
   29cbc:	bcc	29c88 <ftello64@plt+0x18648>
   29cc0:	b	29cd8 <ftello64@plt+0x18698>
   29cc4:	add	r2, sl, sl, lsl #2
   29cc8:	cmp	r2, r6
   29ccc:	addhi	r6, r6, #1
   29cd0:	movhi	fp, r3
   29cd4:	bhi	29bcc <ftello64@plt+0x1858c>
   29cd8:	ldr	r3, [sp]
   29cdc:	subs	r4, r6, r3
   29ce0:	beq	292c0 <ftello64@plt+0x17c80>
   29ce4:	mov	r9, #1
   29ce8:	b	291fc <ftello64@plt+0x17bbc>
   29cec:	str	r4, [sp, #-8]!
   29cf0:	str	lr, [sp, #4]
   29cf4:	umull	r2, r3, r1, r2
   29cf8:	cmp	r3, #0
   29cfc:	bne	29d14 <ftello64@plt+0x186d4>
   29d00:	mov	r1, r2
   29d04:	bl	27d2c <ftello64@plt+0x166ec>
   29d08:	ldr	r4, [sp]
   29d0c:	add	sp, sp, #4
   29d10:	pop	{pc}		; (ldr pc, [sp], #4)
   29d14:	bl	114e4 <__errno_location@plt>
   29d18:	mov	r3, #12
   29d1c:	str	r3, [r0]
   29d20:	mov	r0, #0
   29d24:	b	29d08 <ftello64@plt+0x186c8>
   29d28:	strd	r4, [sp, #-36]!	; 0xffffffdc
   29d2c:	strd	r6, [sp, #8]
   29d30:	strd	r8, [sp, #16]
   29d34:	strd	sl, [sp, #24]
   29d38:	str	lr, [sp, #32]
   29d3c:	sub	sp, sp, #4096	; 0x1000
   29d40:	sub	sp, sp, #28
   29d44:	mov	r9, r0
   29d48:	mov	r8, r1
   29d4c:	mov	r6, r2
   29d50:	mov	sl, r3
   29d54:	add	r3, sp, #4160	; 0x1040
   29d58:	ldr	fp, [r3]
   29d5c:	mov	r1, #0
   29d60:	str	r1, [sp]
   29d64:	mov	r3, r1
   29d68:	mov	r2, r1
   29d6c:	mov	r0, r6
   29d70:	bl	112a4 <iconv@plt>
   29d74:	str	r9, [sp, #8]
   29d78:	str	r8, [sp, #12]
   29d7c:	cmp	r8, #0
   29d80:	beq	29ef0 <ftello64@plt+0x188b0>
   29d84:	mov	r5, #0
   29d88:	add	r4, sp, #24
   29d8c:	mov	r7, #4096	; 0x1000
   29d90:	b	29dac <ftello64@plt+0x1876c>
   29d94:	ldr	r3, [r4, #-8]
   29d98:	sub	r3, r3, r4
   29d9c:	add	r5, r5, r3
   29da0:	ldr	r3, [r4, #-12]
   29da4:	cmp	r3, #0
   29da8:	beq	29df0 <ftello64@plt+0x187b0>
   29dac:	str	r4, [r4, #-8]
   29db0:	str	r7, [r4, #-4]
   29db4:	sub	r3, r4, #4
   29db8:	str	r3, [sp]
   29dbc:	add	r3, sp, #16
   29dc0:	sub	r2, r4, #12
   29dc4:	sub	r1, r4, #16
   29dc8:	mov	r0, r6
   29dcc:	bl	112a4 <iconv@plt>
   29dd0:	cmn	r0, #1
   29dd4:	bne	29d94 <ftello64@plt+0x18754>
   29dd8:	bl	114e4 <__errno_location@plt>
   29ddc:	ldr	r3, [r0]
   29de0:	cmp	r3, #7
   29de4:	beq	29d94 <ftello64@plt+0x18754>
   29de8:	cmp	r3, #22
   29dec:	bne	29ef8 <ftello64@plt+0x188b8>
   29df0:	add	r3, sp, #24
   29df4:	str	r3, [r3, #-8]
   29df8:	mov	r2, #4096	; 0x1000
   29dfc:	str	r2, [r3, #-4]
   29e00:	sub	r2, r3, #4
   29e04:	str	r2, [sp]
   29e08:	sub	r3, r3, #8
   29e0c:	mov	r2, #0
   29e10:	mov	r1, r2
   29e14:	mov	r0, r6
   29e18:	bl	112a4 <iconv@plt>
   29e1c:	cmn	r0, #1
   29e20:	beq	29ef8 <ftello64@plt+0x188b8>
   29e24:	add	r2, sp, #24
   29e28:	ldr	r3, [sp, #16]
   29e2c:	sub	r3, r3, r2
   29e30:	adds	r5, r3, r5
   29e34:	beq	29f00 <ftello64@plt+0x188c0>
   29e38:	ldr	r7, [sl]
   29e3c:	cmp	r7, #0
   29e40:	beq	29e50 <ftello64@plt+0x18810>
   29e44:	ldr	r3, [fp]
   29e48:	cmp	r3, r5
   29e4c:	bcs	29e60 <ftello64@plt+0x18820>
   29e50:	mov	r0, r5
   29e54:	bl	27cf0 <ftello64@plt+0x166b0>
   29e58:	subs	r7, r0, #0
   29e5c:	beq	29f0c <ftello64@plt+0x188cc>
   29e60:	mov	r1, #0
   29e64:	str	r1, [sp]
   29e68:	mov	r3, r1
   29e6c:	mov	r2, r1
   29e70:	mov	r0, r6
   29e74:	bl	112a4 <iconv@plt>
   29e78:	str	r9, [sp, #12]
   29e7c:	str	r8, [sp, #16]
   29e80:	str	r7, [sp, #20]
   29e84:	str	r5, [sp, #24]
   29e88:	add	r4, sp, #24
   29e8c:	sub	r9, r4, #4
   29e90:	sub	r8, r4, #8
   29e94:	ldr	r3, [r4, #-8]
   29e98:	cmp	r3, #0
   29e9c:	beq	29f20 <ftello64@plt+0x188e0>
   29ea0:	str	r4, [sp]
   29ea4:	mov	r3, r9
   29ea8:	mov	r2, r8
   29eac:	sub	r1, r4, #12
   29eb0:	mov	r0, r6
   29eb4:	bl	112a4 <iconv@plt>
   29eb8:	cmn	r0, #1
   29ebc:	bne	29e94 <ftello64@plt+0x18854>
   29ec0:	bl	114e4 <__errno_location@plt>
   29ec4:	ldr	r3, [r0]
   29ec8:	cmp	r3, #22
   29ecc:	beq	29f20 <ftello64@plt+0x188e0>
   29ed0:	ldr	r3, [sl]
   29ed4:	cmp	r3, r7
   29ed8:	mvneq	r0, #0
   29edc:	beq	29f5c <ftello64@plt+0x1891c>
   29ee0:	mov	r0, r7
   29ee4:	bl	15404 <ftello64@plt+0x3dc4>
   29ee8:	mvn	r0, #0
   29eec:	b	29f5c <ftello64@plt+0x1891c>
   29ef0:	mov	r5, r8
   29ef4:	b	29df0 <ftello64@plt+0x187b0>
   29ef8:	mvn	r0, #0
   29efc:	b	29f5c <ftello64@plt+0x1891c>
   29f00:	mov	r0, #0
   29f04:	str	r0, [fp]
   29f08:	b	29f5c <ftello64@plt+0x1891c>
   29f0c:	bl	114e4 <__errno_location@plt>
   29f10:	mov	r3, #12
   29f14:	str	r3, [r0]
   29f18:	mvn	r0, #0
   29f1c:	b	29f5c <ftello64@plt+0x1891c>
   29f20:	add	r3, sp, #24
   29f24:	str	r3, [sp]
   29f28:	add	r3, sp, #20
   29f2c:	mov	r2, #0
   29f30:	mov	r1, r2
   29f34:	mov	r0, r6
   29f38:	bl	112a4 <iconv@plt>
   29f3c:	cmn	r0, #1
   29f40:	beq	29ed0 <ftello64@plt+0x18890>
   29f44:	ldr	r3, [sp, #24]
   29f48:	cmp	r3, #0
   29f4c:	streq	r7, [sl]
   29f50:	streq	r5, [fp]
   29f54:	moveq	r0, #0
   29f58:	bne	29f7c <ftello64@plt+0x1893c>
   29f5c:	add	sp, sp, #4096	; 0x1000
   29f60:	add	sp, sp, #28
   29f64:	ldrd	r4, [sp]
   29f68:	ldrd	r6, [sp, #8]
   29f6c:	ldrd	r8, [sp, #16]
   29f70:	ldrd	sl, [sp, #24]
   29f74:	add	sp, sp, #32
   29f78:	pop	{pc}		; (ldr pc, [sp], #4)
   29f7c:	bl	1161c <abort@plt>
   29f80:	strd	r4, [sp, #-36]!	; 0xffffffdc
   29f84:	strd	r6, [sp, #8]
   29f88:	strd	r8, [sp, #16]
   29f8c:	strd	sl, [sp, #24]
   29f90:	str	lr, [sp, #32]
   29f94:	sub	sp, sp, #28
   29f98:	mov	r8, r1
   29f9c:	str	r0, [sp, #20]
   29fa0:	bl	114cc <strlen@plt>
   29fa4:	mov	r4, r0
   29fa8:	str	r0, [sp, #16]
   29fac:	cmp	r0, #4096	; 0x1000
   29fb0:	lslcc	r4, r0, #4
   29fb4:	add	r7, r4, #1
   29fb8:	mov	r0, r7
   29fbc:	bl	27cf0 <ftello64@plt+0x166b0>
   29fc0:	subs	r6, r0, #0
   29fc4:	beq	2a070 <ftello64@plt+0x18a30>
   29fc8:	mov	r1, #0
   29fcc:	str	r1, [sp]
   29fd0:	mov	r3, r1
   29fd4:	mov	r2, r1
   29fd8:	mov	r0, r8
   29fdc:	bl	112a4 <iconv@plt>
   29fe0:	str	r6, [sp, #8]
   29fe4:	str	r4, [sp, #12]
   29fe8:	add	r3, sp, #12
   29fec:	str	r3, [sp]
   29ff0:	add	r3, sp, #8
   29ff4:	add	r2, sp, #16
   29ff8:	add	r1, sp, #20
   29ffc:	mov	r0, r8
   2a000:	bl	112a4 <iconv@plt>
   2a004:	cmn	r0, #1
   2a008:	bne	2a0c0 <ftello64@plt+0x18a80>
   2a00c:	bl	114e4 <__errno_location@plt>
   2a010:	mov	r9, r0
   2a014:	ldr	r3, [r0]
   2a018:	cmp	r3, #22
   2a01c:	beq	2a0c0 <ftello64@plt+0x18a80>
   2a020:	cmp	r3, #7
   2a024:	bne	2a088 <ftello64@plt+0x18a48>
   2a028:	ldr	r4, [sp, #8]
   2a02c:	sub	r4, r4, r6
   2a030:	lsl	r5, r7, #1
   2a034:	cmp	r7, r5
   2a038:	bcs	2a080 <ftello64@plt+0x18a40>
   2a03c:	mov	r1, r5
   2a040:	mov	r0, r6
   2a044:	bl	27d2c <ftello64@plt+0x166ec>
   2a048:	cmp	r0, #0
   2a04c:	beq	2a0b4 <ftello64@plt+0x18a74>
   2a050:	add	r3, r0, r4
   2a054:	str	r3, [sp, #8]
   2a058:	sub	r3, r5, #1
   2a05c:	sub	r4, r3, r4
   2a060:	str	r4, [sp, #12]
   2a064:	mov	r6, r0
   2a068:	mov	r7, r5
   2a06c:	b	29fe8 <ftello64@plt+0x189a8>
   2a070:	bl	114e4 <__errno_location@plt>
   2a074:	mov	r3, #12
   2a078:	str	r3, [r0]
   2a07c:	b	2a094 <ftello64@plt+0x18a54>
   2a080:	mov	r3, #12
   2a084:	str	r3, [r0]
   2a088:	mov	r0, r6
   2a08c:	bl	15404 <ftello64@plt+0x3dc4>
   2a090:	mov	r6, #0
   2a094:	mov	r0, r6
   2a098:	add	sp, sp, #28
   2a09c:	ldrd	r4, [sp]
   2a0a0:	ldrd	r6, [sp, #8]
   2a0a4:	ldrd	r8, [sp, #16]
   2a0a8:	ldrd	sl, [sp, #24]
   2a0ac:	add	sp, sp, #32
   2a0b0:	pop	{pc}		; (ldr pc, [sp], #4)
   2a0b4:	mov	r3, #12
   2a0b8:	str	r3, [r9]
   2a0bc:	b	2a088 <ftello64@plt+0x18a48>
   2a0c0:	add	sl, sp, #12
   2a0c4:	mov	r9, #0
   2a0c8:	b	2a0f4 <ftello64@plt+0x18ab4>
   2a0cc:	mov	r3, #12
   2a0d0:	str	r3, [r0]
   2a0d4:	b	2a088 <ftello64@plt+0x18a48>
   2a0d8:	add	r3, r0, r4
   2a0dc:	str	r3, [sp, #8]
   2a0e0:	sub	r3, r5, #1
   2a0e4:	sub	r4, r3, r4
   2a0e8:	str	r4, [sp, #12]
   2a0ec:	mov	r6, r0
   2a0f0:	mov	r7, r5
   2a0f4:	str	sl, [sp]
   2a0f8:	add	r3, sp, #8
   2a0fc:	mov	r2, r9
   2a100:	mov	r1, r9
   2a104:	mov	r0, r8
   2a108:	bl	112a4 <iconv@plt>
   2a10c:	cmn	r0, #1
   2a110:	bne	2a15c <ftello64@plt+0x18b1c>
   2a114:	bl	114e4 <__errno_location@plt>
   2a118:	mov	fp, r0
   2a11c:	ldr	r3, [r0]
   2a120:	cmp	r3, #7
   2a124:	bne	2a088 <ftello64@plt+0x18a48>
   2a128:	ldr	r4, [sp, #8]
   2a12c:	sub	r4, r4, r6
   2a130:	lsl	r5, r7, #1
   2a134:	cmp	r7, r5
   2a138:	bcs	2a0cc <ftello64@plt+0x18a8c>
   2a13c:	mov	r1, r5
   2a140:	mov	r0, r6
   2a144:	bl	27d2c <ftello64@plt+0x166ec>
   2a148:	cmp	r0, #0
   2a14c:	bne	2a0d8 <ftello64@plt+0x18a98>
   2a150:	mov	r3, #12
   2a154:	str	r3, [fp]
   2a158:	b	2a088 <ftello64@plt+0x18a48>
   2a15c:	ldr	r3, [sp, #8]
   2a160:	add	r2, r3, #1
   2a164:	str	r2, [sp, #8]
   2a168:	mov	r2, #0
   2a16c:	strb	r2, [r3]
   2a170:	ldr	r1, [sp, #8]
   2a174:	sub	r1, r1, r6
   2a178:	cmp	r7, r1
   2a17c:	bls	2a094 <ftello64@plt+0x18a54>
   2a180:	mov	r0, r6
   2a184:	bl	27d2c <ftello64@plt+0x166ec>
   2a188:	cmp	r0, #0
   2a18c:	movne	r6, r0
   2a190:	b	2a094 <ftello64@plt+0x18a54>
   2a194:	strd	r4, [sp, #-24]!	; 0xffffffe8
   2a198:	strd	r6, [sp, #8]
   2a19c:	str	r8, [sp, #16]
   2a1a0:	str	lr, [sp, #20]
   2a1a4:	mov	r4, r0
   2a1a8:	ldrb	r3, [r0]
   2a1ac:	cmp	r3, #0
   2a1b0:	beq	2a1d0 <ftello64@plt+0x18b90>
   2a1b4:	mov	r6, r1
   2a1b8:	mov	r5, r2
   2a1bc:	mov	r1, r2
   2a1c0:	mov	r0, r6
   2a1c4:	bl	27d88 <ftello64@plt+0x16748>
   2a1c8:	cmp	r0, #0
   2a1cc:	bne	2a208 <ftello64@plt+0x18bc8>
   2a1d0:	mov	r0, r4
   2a1d4:	bl	11388 <strdup@plt>
   2a1d8:	subs	r4, r0, #0
   2a1dc:	beq	2a1f8 <ftello64@plt+0x18bb8>
   2a1e0:	mov	r0, r4
   2a1e4:	ldrd	r4, [sp]
   2a1e8:	ldrd	r6, [sp, #8]
   2a1ec:	ldr	r8, [sp, #16]
   2a1f0:	add	sp, sp, #20
   2a1f4:	pop	{pc}		; (ldr pc, [sp], #4)
   2a1f8:	bl	114e4 <__errno_location@plt>
   2a1fc:	mov	r3, #12
   2a200:	str	r3, [r0]
   2a204:	b	2a1e0 <ftello64@plt+0x18ba0>
   2a208:	mov	r1, r6
   2a20c:	mov	r0, r5
   2a210:	bl	11448 <iconv_open@plt>
   2a214:	mov	r5, r0
   2a218:	cmn	r0, #1
   2a21c:	moveq	r4, #0
   2a220:	beq	2a1e0 <ftello64@plt+0x18ba0>
   2a224:	mov	r1, r0
   2a228:	mov	r0, r4
   2a22c:	bl	29f80 <ftello64@plt+0x18940>
   2a230:	subs	r4, r0, #0
   2a234:	beq	2a258 <ftello64@plt+0x18c18>
   2a238:	mov	r0, r5
   2a23c:	bl	1128c <iconv_close@plt>
   2a240:	cmp	r0, #0
   2a244:	bge	2a1e0 <ftello64@plt+0x18ba0>
   2a248:	mov	r0, r4
   2a24c:	bl	15404 <ftello64@plt+0x3dc4>
   2a250:	mov	r4, #0
   2a254:	b	2a1e0 <ftello64@plt+0x18ba0>
   2a258:	bl	114e4 <__errno_location@plt>
   2a25c:	mov	r6, r0
   2a260:	ldr	r7, [r0]
   2a264:	mov	r0, r5
   2a268:	bl	1128c <iconv_close@plt>
   2a26c:	str	r7, [r6]
   2a270:	b	2a1e0 <ftello64@plt+0x18ba0>
   2a274:	push	{lr}		; (str lr, [sp, #-4]!)
   2a278:	sub	sp, sp, #268	; 0x10c
   2a27c:	movw	r2, #257	; 0x101
   2a280:	add	r1, sp, #4
   2a284:	bl	2a574 <ftello64@plt+0x18f34>
   2a288:	cmp	r0, #0
   2a28c:	movne	r0, #0
   2a290:	bne	2a2c8 <ftello64@plt+0x18c88>
   2a294:	movw	r1, #47876	; 0xbb04
   2a298:	movt	r1, #2
   2a29c:	add	r0, sp, #4
   2a2a0:	bl	112b0 <strcmp@plt>
   2a2a4:	cmp	r0, #0
   2a2a8:	beq	2a2c4 <ftello64@plt+0x18c84>
   2a2ac:	movw	r1, #47880	; 0xbb08
   2a2b0:	movt	r1, #2
   2a2b4:	add	r0, sp, #4
   2a2b8:	bl	112b0 <strcmp@plt>
   2a2bc:	adds	r0, r0, #0
   2a2c0:	movne	r0, #1
   2a2c4:	and	r0, r0, #1
   2a2c8:	add	sp, sp, #268	; 0x10c
   2a2cc:	pop	{pc}		; (ldr pc, [sp], #4)
   2a2d0:	adds	r3, r0, #16
   2a2d4:	bmi	2a328 <ftello64@plt+0x18ce8>
   2a2d8:	mov	r2, #0
   2a2dc:	cmp	r3, r0
   2a2e0:	bcc	2a328 <ftello64@plt+0x18ce8>
   2a2e4:	cmp	r2, #0
   2a2e8:	bne	2a330 <ftello64@plt+0x18cf0>
   2a2ec:	str	r4, [sp, #-8]!
   2a2f0:	str	lr, [sp, #4]
   2a2f4:	mov	r0, r3
   2a2f8:	bl	1143c <malloc@plt>
   2a2fc:	cmp	r0, #0
   2a300:	beq	2a31c <ftello64@plt+0x18cdc>
   2a304:	add	r3, r0, #8
   2a308:	bic	r3, r3, #15
   2a30c:	rsb	r2, r0, #8
   2a310:	add	r3, r3, r2
   2a314:	add	r0, r0, r3
   2a318:	strb	r3, [r0, #-1]
   2a31c:	ldr	r4, [sp]
   2a320:	add	sp, sp, #4
   2a324:	pop	{pc}		; (ldr pc, [sp], #4)
   2a328:	mov	r2, #1
   2a32c:	b	2a2e4 <ftello64@plt+0x18ca4>
   2a330:	mov	r0, #0
   2a334:	bx	lr
   2a338:	str	r4, [sp, #-8]!
   2a33c:	str	lr, [sp, #4]
   2a340:	tst	r0, #7
   2a344:	bne	2a35c <ftello64@plt+0x18d1c>
   2a348:	tst	r0, #8
   2a34c:	bne	2a360 <ftello64@plt+0x18d20>
   2a350:	ldr	r4, [sp]
   2a354:	add	sp, sp, #4
   2a358:	pop	{pc}		; (ldr pc, [sp], #4)
   2a35c:	bl	1161c <abort@plt>
   2a360:	ldrb	r3, [r0, #-1]
   2a364:	sub	r0, r0, r3
   2a368:	bl	15404 <ftello64@plt+0x3dc4>
   2a36c:	b	2a350 <ftello64@plt+0x18d10>
   2a370:	strd	r4, [sp, #-20]!	; 0xffffffec
   2a374:	strd	r6, [sp, #8]
   2a378:	str	lr, [sp, #16]
   2a37c:	sub	sp, sp, #60	; 0x3c
   2a380:	mov	r4, r0
   2a384:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   2a388:	cmp	r0, #1
   2a38c:	bhi	2a3b4 <ftello64@plt+0x18d74>
   2a390:	mov	r0, r4
   2a394:	bl	114cc <strlen@plt>
   2a398:	mov	r4, r0
   2a39c:	mov	r0, r4
   2a3a0:	add	sp, sp, #60	; 0x3c
   2a3a4:	ldrd	r4, [sp]
   2a3a8:	ldrd	r6, [sp, #8]
   2a3ac:	add	sp, sp, #16
   2a3b0:	pop	{pc}		; (ldr pc, [sp], #4)
   2a3b4:	str	r4, [sp, #16]
   2a3b8:	mov	r4, #0
   2a3bc:	strb	r4, [sp]
   2a3c0:	mov	r2, #0
   2a3c4:	mov	r3, #0
   2a3c8:	strd	r2, [sp, #4]
   2a3cc:	strb	r4, [sp, #12]
   2a3d0:	mov	r5, #1
   2a3d4:	movw	r6, #47824	; 0xbad0
   2a3d8:	movt	r6, #2
   2a3dc:	b	2a4b0 <ftello64@plt+0x18e70>
   2a3e0:	add	r0, sp, #4
   2a3e4:	bl	11340 <mbsinit@plt>
   2a3e8:	cmp	r0, #0
   2a3ec:	beq	2a4fc <ftello64@plt+0x18ebc>
   2a3f0:	strb	r5, [sp]
   2a3f4:	ldr	r7, [sp, #16]
   2a3f8:	bl	113f4 <__ctype_get_mb_cur_max@plt>
   2a3fc:	mov	r1, r0
   2a400:	mov	r0, r7
   2a404:	bl	26404 <ftello64@plt+0x14dc4>
   2a408:	add	r3, sp, #4
   2a40c:	mov	r2, r0
   2a410:	mov	r1, r7
   2a414:	add	r0, sp, #28
   2a418:	bl	2823c <ftello64@plt+0x16bfc>
   2a41c:	str	r0, [sp, #20]
   2a420:	cmn	r0, #1
   2a424:	streq	r5, [sp, #20]
   2a428:	moveq	r3, #0
   2a42c:	strbeq	r3, [sp, #24]
   2a430:	beq	2a47c <ftello64@plt+0x18e3c>
   2a434:	cmn	r0, #2
   2a438:	beq	2a51c <ftello64@plt+0x18edc>
   2a43c:	cmp	r0, #0
   2a440:	bne	2a464 <ftello64@plt+0x18e24>
   2a444:	str	r5, [sp, #20]
   2a448:	ldr	r3, [sp, #16]
   2a44c:	ldrb	r3, [r3]
   2a450:	cmp	r3, #0
   2a454:	bne	2a534 <ftello64@plt+0x18ef4>
   2a458:	ldr	r3, [sp, #28]
   2a45c:	cmp	r3, #0
   2a460:	bne	2a554 <ftello64@plt+0x18f14>
   2a464:	strb	r5, [sp, #24]
   2a468:	add	r0, sp, #4
   2a46c:	bl	11340 <mbsinit@plt>
   2a470:	cmp	r0, #0
   2a474:	movne	r3, #0
   2a478:	strbne	r3, [sp]
   2a47c:	ldrb	r3, [sp, #24]
   2a480:	cmp	r3, #0
   2a484:	beq	2a494 <ftello64@plt+0x18e54>
   2a488:	ldr	r3, [sp, #28]
   2a48c:	cmp	r3, #0
   2a490:	beq	2a39c <ftello64@plt+0x18d5c>
   2a494:	add	r4, r4, #1
   2a498:	ldr	r3, [sp, #16]
   2a49c:	ldr	r2, [sp, #20]
   2a4a0:	add	r3, r3, r2
   2a4a4:	str	r3, [sp, #16]
   2a4a8:	mov	r3, #0
   2a4ac:	strb	r3, [sp, #12]
   2a4b0:	ldrb	r3, [sp, #12]
   2a4b4:	cmp	r3, #0
   2a4b8:	bne	2a47c <ftello64@plt+0x18e3c>
   2a4bc:	ldrb	r3, [sp]
   2a4c0:	cmp	r3, #0
   2a4c4:	bne	2a3f4 <ftello64@plt+0x18db4>
   2a4c8:	ldr	r1, [sp, #16]
   2a4cc:	ldrb	r3, [r1]
   2a4d0:	lsr	r2, r3, #5
   2a4d4:	and	r3, r3, #31
   2a4d8:	ldr	r2, [r6, r2, lsl #2]
   2a4dc:	lsr	r3, r2, r3
   2a4e0:	tst	r3, #1
   2a4e4:	beq	2a3e0 <ftello64@plt+0x18da0>
   2a4e8:	str	r5, [sp, #20]
   2a4ec:	ldrb	r3, [r1]
   2a4f0:	str	r3, [sp, #28]
   2a4f4:	strb	r5, [sp, #24]
   2a4f8:	b	2a47c <ftello64@plt+0x18e3c>
   2a4fc:	movw	r3, #47888	; 0xbb10
   2a500:	movt	r3, #2
   2a504:	mov	r2, #143	; 0x8f
   2a508:	movw	r1, #45984	; 0xb3a0
   2a50c:	movt	r1, #2
   2a510:	movw	r0, #46000	; 0xb3b0
   2a514:	movt	r0, #2
   2a518:	bl	11634 <__assert_fail@plt>
   2a51c:	ldr	r0, [sp, #16]
   2a520:	bl	114cc <strlen@plt>
   2a524:	str	r0, [sp, #20]
   2a528:	mov	r3, #0
   2a52c:	strb	r3, [sp, #24]
   2a530:	b	2a47c <ftello64@plt+0x18e3c>
   2a534:	movw	r3, #47888	; 0xbb10
   2a538:	movt	r3, #2
   2a53c:	mov	r2, #171	; 0xab
   2a540:	movw	r1, #45984	; 0xb3a0
   2a544:	movt	r1, #2
   2a548:	movw	r0, #46024	; 0xb3c8
   2a54c:	movt	r0, #2
   2a550:	bl	11634 <__assert_fail@plt>
   2a554:	movw	r3, #47888	; 0xbb10
   2a558:	movt	r3, #2
   2a55c:	mov	r2, #172	; 0xac
   2a560:	movw	r1, #45984	; 0xb3a0
   2a564:	movt	r1, #2
   2a568:	movw	r0, #46048	; 0xb3e0
   2a56c:	movt	r0, #2
   2a570:	bl	11634 <__assert_fail@plt>
   2a574:	strd	r4, [sp, #-16]!
   2a578:	str	r6, [sp, #8]
   2a57c:	str	lr, [sp, #12]
   2a580:	mov	r6, r1
   2a584:	mov	r4, r2
   2a588:	mov	r1, #0
   2a58c:	bl	11598 <setlocale@plt>
   2a590:	subs	r5, r0, #0
   2a594:	beq	2a5d8 <ftello64@plt+0x18f98>
   2a598:	mov	r0, r5
   2a59c:	bl	114cc <strlen@plt>
   2a5a0:	cmp	r4, r0
   2a5a4:	bhi	2a5f4 <ftello64@plt+0x18fb4>
   2a5a8:	cmp	r4, #0
   2a5ac:	moveq	r0, #34	; 0x22
   2a5b0:	beq	2a608 <ftello64@plt+0x18fc8>
   2a5b4:	sub	r4, r4, #1
   2a5b8:	mov	r2, r4
   2a5bc:	mov	r1, r5
   2a5c0:	mov	r0, r6
   2a5c4:	bl	1131c <memcpy@plt>
   2a5c8:	mov	r3, #0
   2a5cc:	strb	r3, [r6, r4]
   2a5d0:	mov	r0, #34	; 0x22
   2a5d4:	b	2a608 <ftello64@plt+0x18fc8>
   2a5d8:	cmp	r4, #0
   2a5dc:	moveq	r0, #22
   2a5e0:	beq	2a608 <ftello64@plt+0x18fc8>
   2a5e4:	mov	r3, #0
   2a5e8:	strb	r3, [r6]
   2a5ec:	mov	r0, #22
   2a5f0:	b	2a608 <ftello64@plt+0x18fc8>
   2a5f4:	add	r2, r0, #1
   2a5f8:	mov	r1, r5
   2a5fc:	mov	r0, r6
   2a600:	bl	1131c <memcpy@plt>
   2a604:	mov	r0, #0
   2a608:	ldrd	r4, [sp]
   2a60c:	ldr	r6, [sp, #8]
   2a610:	add	sp, sp, #12
   2a614:	pop	{pc}		; (ldr pc, [sp], #4)
   2a618:	str	r4, [sp, #-8]!
   2a61c:	str	lr, [sp, #4]
   2a620:	mov	r1, #0
   2a624:	bl	11598 <setlocale@plt>
   2a628:	ldr	r4, [sp]
   2a62c:	add	sp, sp, #4
   2a630:	pop	{pc}		; (ldr pc, [sp], #4)
   2a634:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2a638:	mov	r7, r0
   2a63c:	ldr	r6, [pc, #72]	; 2a68c <ftello64@plt+0x1904c>
   2a640:	ldr	r5, [pc, #72]	; 2a690 <ftello64@plt+0x19050>
   2a644:	add	r6, pc, r6
   2a648:	add	r5, pc, r5
   2a64c:	sub	r6, r6, r5
   2a650:	mov	r8, r1
   2a654:	mov	r9, r2
   2a658:	bl	11230 <pthread_mutex_unlock@plt-0x20>
   2a65c:	asrs	r6, r6, #2
   2a660:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   2a664:	mov	r4, #0
   2a668:	add	r4, r4, #1
   2a66c:	ldr	r3, [r5], #4
   2a670:	mov	r2, r9
   2a674:	mov	r1, r8
   2a678:	mov	r0, r7
   2a67c:	blx	r3
   2a680:	cmp	r6, r4
   2a684:	bne	2a668 <ftello64@plt+0x19028>
   2a688:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2a68c:	andeq	r1, r1, r8, asr #17
   2a690:	andeq	r1, r1, r0, asr #17
   2a694:	bx	lr
   2a698:	ldr	r3, [pc, #12]	; 2a6ac <ftello64@plt+0x1906c>
   2a69c:	mov	r1, #0
   2a6a0:	add	r3, pc, r3
   2a6a4:	ldr	r2, [r3]
   2a6a8:	b	11508 <__cxa_atexit@plt>
   2a6ac:	andeq	r1, r1, r0, asr #21

Disassembly of section .fini:

0002a6b0 <.fini>:
   2a6b0:	push	{r3, lr}
   2a6b4:	pop	{r3, pc}
