// Seed: 2215814954
module module_0 (
    output id_0,
    input reg id_1,
    output id_2
);
  reg id_3;
  reg id_4 = {id_3, {!id_1{id_1}}};
  always @(negedge id_1) begin
    if (1) id_3 <= 1;
    else if (id_1 || (1 < id_3)) id_0 <= 1 && id_1;
    else id_4 <= 1 | id_4;
  end
  assign id_2 = id_4;
  logic   id_5;
  logic   id_6;
  integer id_7 = 1;
  logic   id_8;
endmodule
