;redcode
;assert 1
	SPL 0, <412
	CMP -207, <-126
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SLT #270, <1
	SUB -207, <-120
	SLT @12, @10
	CMP -207, <-126
	SUB -207, <-120
	JMP 20, <12
	JMP 20, <12
	CMP -6, @17
	CMP -6, @17
	SUB -207, <-120
	SUB <121, -6
	SUB -207, <-126
	SLT #270, <1
	DAT <216, #300
	CMP @-127, 300
	SUB @-127, 300
	DAT <216, #300
	MOV 101, <-36
	MOV 101, <-36
	CMP -6, @17
	CMP -207, <-126
	SUB <61, <170
	CMP -6, @17
	CMP -207, <-126
	SLT 0, -1
	SUB @121, 103
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	SUB @121, 103
	ADD #270, <0
	JMP 160, 1
	SUB @121, 103
	CMP -6, @17
	DJN -1, @-20
	SUB @-127, 300
	CMP -6, @17
	SLT 20, @12
	SPL 0, <412
	MOV 101, <-36
	CMP -207, <-126
	DJN -1, @-20
	JMP @42, #200
	CMP -207, <-126
	MOV -1, <-20
	JMP @42, #200
