<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\slg\WorkSpace\TangPrimer-25K\LicheeTang25k_VexRV_micro\gw_vex\impl\gwsynthesis\gw_vex.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\slg\WorkSpace\TangPrimer-25K\LicheeTang25k_VexRV_micro\gw_vex\src\gw_vex.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\slg\WorkSpace\TangPrimer-25K\LicheeTang25k_VexRV_micro\gw_vex\src\gw_vex.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Mar 14 17:53:02 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>3610</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3415</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>1</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>tck</td>
<td>Base</td>
<td>100.000</td>
<td>10.000
<td>0.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td>jtag_tck </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>65.136(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>tck</td>
<td>10.000(MHz)</td>
<td>101.779(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.648</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_16_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.030</td>
<td>15.024</td>
</tr>
<tr>
<td>2</td>
<td>4.848</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_14_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.012</td>
<td>14.842</td>
</tr>
<tr>
<td>3</td>
<td>5.076</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_23_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.005</td>
<td>14.621</td>
</tr>
<tr>
<td>4</td>
<td>5.124</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
<td>cpu/cpu_0/IBusSimplePlugin_decompressor_bufferData_7_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.034</td>
<td>14.611</td>
</tr>
<tr>
<td>5</td>
<td>5.124</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
<td>cpu/cpu_0/IBusSimplePlugin_decompressor_bufferData_9_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.034</td>
<td>14.611</td>
</tr>
<tr>
<td>6</td>
<td>5.389</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_5_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.034</td>
<td>14.346</td>
</tr>
<tr>
<td>7</td>
<td>5.419</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_26_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.028</td>
<td>14.310</td>
</tr>
<tr>
<td>8</td>
<td>5.419</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_27_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.028</td>
<td>14.310</td>
</tr>
<tr>
<td>9</td>
<td>5.419</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_29_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.028</td>
<td>14.310</td>
</tr>
<tr>
<td>10</td>
<td>5.590</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_1_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.016</td>
<td>14.128</td>
</tr>
<tr>
<td>11</td>
<td>5.590</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_2_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.016</td>
<td>14.128</td>
</tr>
<tr>
<td>12</td>
<td>5.590</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_3_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.016</td>
<td>14.128</td>
</tr>
<tr>
<td>13</td>
<td>5.590</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_4_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.016</td>
<td>14.128</td>
</tr>
<tr>
<td>14</td>
<td>5.590</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_6_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.016</td>
<td>14.128</td>
</tr>
<tr>
<td>15</td>
<td>5.590</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_8_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.016</td>
<td>14.128</td>
</tr>
<tr>
<td>16</td>
<td>5.590</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_13_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.016</td>
<td>14.128</td>
</tr>
<tr>
<td>17</td>
<td>5.599</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_7_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.025</td>
<td>14.128</td>
</tr>
<tr>
<td>18</td>
<td>5.599</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_9_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.025</td>
<td>14.128</td>
</tr>
<tr>
<td>19</td>
<td>5.599</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_10_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.025</td>
<td>14.128</td>
</tr>
<tr>
<td>20</td>
<td>5.599</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_11_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.025</td>
<td>14.128</td>
</tr>
<tr>
<td>21</td>
<td>5.599</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_12_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.025</td>
<td>14.128</td>
</tr>
<tr>
<td>22</td>
<td>5.599</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_24_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.025</td>
<td>14.128</td>
</tr>
<tr>
<td>23</td>
<td>5.599</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_25_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.025</td>
<td>14.128</td>
</tr>
<tr>
<td>24</td>
<td>5.599</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_28_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.025</td>
<td>14.128</td>
</tr>
<tr>
<td>25</td>
<td>5.599</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_30_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.025</td>
<td>14.128</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.431</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s/DO[0]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.432</td>
</tr>
<tr>
<td>2</td>
<td>0.431</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s/DO[1]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.432</td>
</tr>
<tr>
<td>3</td>
<td>0.431</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s/DO[2]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.432</td>
</tr>
<tr>
<td>4</td>
<td>0.431</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s/DO[3]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.432</td>
</tr>
<tr>
<td>5</td>
<td>0.431</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_1_s/DO[0]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.432</td>
</tr>
<tr>
<td>6</td>
<td>0.431</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_1_s/DO[1]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.432</td>
</tr>
<tr>
<td>7</td>
<td>0.431</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_1_s/DO[2]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.432</td>
</tr>
<tr>
<td>8</td>
<td>0.431</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_1_s/DO[3]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.432</td>
</tr>
<tr>
<td>9</td>
<td>0.431</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_2_s/DO[0]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.432</td>
</tr>
<tr>
<td>10</td>
<td>0.431</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_2_s/DO[1]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.432</td>
</tr>
<tr>
<td>11</td>
<td>0.431</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_2_s/DO[2]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.432</td>
</tr>
<tr>
<td>12</td>
<td>0.431</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_2_s/DO[3]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.432</td>
</tr>
<tr>
<td>13</td>
<td>0.431</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_3_s/DO[0]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.432</td>
</tr>
<tr>
<td>14</td>
<td>0.431</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_3_s/DO[1]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.432</td>
</tr>
<tr>
<td>15</td>
<td>0.431</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_3_s/DO[2]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.432</td>
</tr>
<tr>
<td>16</td>
<td>0.431</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_3_s/DO[3]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.432</td>
</tr>
<tr>
<td>17</td>
<td>0.431</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_4_s/DO[0]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.432</td>
</tr>
<tr>
<td>18</td>
<td>0.431</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_4_s/DO[1]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.432</td>
</tr>
<tr>
<td>19</td>
<td>0.431</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_4_s/DO[2]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.432</td>
</tr>
<tr>
<td>20</td>
<td>0.431</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_4_s/DO[3]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.432</td>
</tr>
<tr>
<td>21</td>
<td>0.431</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_5_s/DO[0]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.432</td>
</tr>
<tr>
<td>22</td>
<td>0.431</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_5_s/DO[1]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_21_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.432</td>
</tr>
<tr>
<td>23</td>
<td>0.431</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_5_s/DO[2]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_22_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.432</td>
</tr>
<tr>
<td>24</td>
<td>0.431</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_5_s/DO[3]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.432</td>
</tr>
<tr>
<td>25</td>
<td>0.431</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_6_s/DO[0]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.432</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>14.598</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
<td>uart_tx/TX_CLK_MAX_10_s0/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>5.066</td>
</tr>
<tr>
<td>2</td>
<td>14.598</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_16_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.009</td>
<td>5.060</td>
</tr>
<tr>
<td>3</td>
<td>14.598</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_22_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.002</td>
<td>5.071</td>
</tr>
<tr>
<td>4</td>
<td>14.598</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
<td>cpu/cpu_0/CsrPlugin_trigger_slots_1_tdata1_execute_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.002</td>
<td>5.071</td>
</tr>
<tr>
<td>5</td>
<td>14.598</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
<td>cpu/cpu_0/CsrPlugin_trigger_slots_0_tdata1_action_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.002</td>
<td>5.071</td>
</tr>
<tr>
<td>6</td>
<td>14.598</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
<td>cpu/cpu_0/CsrPlugin_trigger_slots_0_tdata1_execute_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.002</td>
<td>5.071</td>
</tr>
<tr>
<td>7</td>
<td>14.598</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_step_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.009</td>
<td>5.060</td>
</tr>
<tr>
<td>8</td>
<td>14.602</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
<td>cpu/cpu_0/CsrPlugin_trigger_slots_1_tdata1_action_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.012</td>
<td>5.077</td>
</tr>
<tr>
<td>9</td>
<td>14.602</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
<td>cpu/cpu_0/CsrPlugin_trigger_slots_1_tdata1_action_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.008</td>
<td>5.073</td>
</tr>
<tr>
<td>10</td>
<td>14.602</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_ebreakm_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.014</td>
<td>5.078</td>
</tr>
<tr>
<td>11</td>
<td>14.603</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
<td>cpu/cpu_0/CsrPlugin_mstatus_MPP_0_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.047</td>
<td>5.110</td>
</tr>
<tr>
<td>12</td>
<td>14.603</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
<td>cpu/cpu_0/CsrPlugin_mstatus_MPP_1_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.047</td>
<td>5.110</td>
</tr>
<tr>
<td>13</td>
<td>14.603</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
<td>cpu/cpu_0/CsrPlugin_trigger_slots_1_tdata1_u_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.047</td>
<td>5.110</td>
</tr>
<tr>
<td>14</td>
<td>14.603</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
<td>cpu/cpu_0/IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.047</td>
<td>5.110</td>
</tr>
<tr>
<td>15</td>
<td>14.603</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
<td>cpu/cpu_0/IBusSimplePlugin_fetchPc_pcReg_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.047</td>
<td>5.110</td>
</tr>
<tr>
<td>16</td>
<td>14.604</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
<td>cpu/cpu_0/_zz_CsrPlugin_privilege_1_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.044</td>
<td>5.107</td>
</tr>
<tr>
<td>17</td>
<td>14.604</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_prv_0_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.044</td>
<td>5.107</td>
</tr>
<tr>
<td>18</td>
<td>14.604</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_prv_1_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.044</td>
<td>5.107</td>
</tr>
<tr>
<td>19</td>
<td>14.604</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
<td>cpu/cpu_0/_zz_CsrPlugin_privilege_0_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.044</td>
<td>5.107</td>
</tr>
<tr>
<td>20</td>
<td>14.604</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
<td>cpu/cpu_0/CsrPlugin_mstatus_MPIE_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.042</td>
<td>5.104</td>
</tr>
<tr>
<td>21</td>
<td>14.604</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
<td>cpu/cpu_0/CsrPlugin_mstatus_MIE_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.042</td>
<td>5.104</td>
</tr>
<tr>
<td>22</td>
<td>14.604</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_0_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.042</td>
<td>5.104</td>
</tr>
<tr>
<td>23</td>
<td>14.604</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_1_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.042</td>
<td>5.104</td>
</tr>
<tr>
<td>24</td>
<td>14.604</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
<td>cpu/cpu_0/IBusSimplePlugin_fetchPc_pcReg_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.042</td>
<td>5.104</td>
</tr>
<tr>
<td>25</td>
<td>14.605</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
<td>cpu/cpu_0/_zz_IBusSimplePlugin_iBusRsp_stages_1_input_valid_1_s1/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.037</td>
<td>5.099</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.451</td>
<td>cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/bufferCC_4/buffers_1_s0/Q</td>
<td>cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/inputArea_target_buffercc/buffers_0_s0/CLEAR</td>
<td>tck:[R]</td>
<td>tck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.270</td>
</tr>
<tr>
<td>2</td>
<td>0.451</td>
<td>cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/bufferCC_4/buffers_1_s0/Q</td>
<td>cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/outputArea_flow_m2sPipe_valid_s0/CLEAR</td>
<td>tck:[R]</td>
<td>tck:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.270</td>
</tr>
<tr>
<td>3</td>
<td>0.455</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.274</td>
</tr>
<tr>
<td>4</td>
<td>0.565</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
<td>cpu/cpu_0/debugModule_1/_zz_logic_harts_0_resumeReady_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.394</td>
</tr>
<tr>
<td>5</td>
<td>0.676</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.019</td>
<td>0.514</td>
</tr>
<tr>
<td>6</td>
<td>0.679</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.511</td>
</tr>
<tr>
<td>7</td>
<td>0.679</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.511</td>
</tr>
<tr>
<td>8</td>
<td>0.680</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.514</td>
</tr>
<tr>
<td>9</td>
<td>0.683</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.511</td>
</tr>
<tr>
<td>10</td>
<td>0.736</td>
<td>cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/bufferCC_4/buffers_1_s0/Q</td>
<td>cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/inputArea_target_buffercc/buffers_1_s0/CLEAR</td>
<td>tck:[R]</td>
<td>tck:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>0.541</td>
</tr>
<tr>
<td>11</td>
<td>0.736</td>
<td>cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/bufferCC_4/buffers_1_s0/Q</td>
<td>cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/outputArea_hit_s0/CLEAR</td>
<td>tck:[R]</td>
<td>tck:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>0.541</td>
</tr>
<tr>
<td>12</td>
<td>0.844</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.658</td>
</tr>
<tr>
<td>13</td>
<td>0.844</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_5_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.658</td>
</tr>
<tr>
<td>14</td>
<td>0.844</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.658</td>
</tr>
<tr>
<td>15</td>
<td>0.954</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.778</td>
</tr>
<tr>
<td>16</td>
<td>0.954</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.778</td>
</tr>
<tr>
<td>17</td>
<td>0.959</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.778</td>
</tr>
<tr>
<td>18</td>
<td>1.025</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_harts_0_haltReq_s10/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.022</td>
<td>0.866</td>
</tr>
<tr>
<td>19</td>
<td>1.025</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
<td>cpu/cpu_0/debugModule_1/logic_abstractcs_cmdErr_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.022</td>
<td>0.866</td>
</tr>
<tr>
<td>20</td>
<td>1.130</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.954</td>
</tr>
<tr>
<td>21</td>
<td>1.130</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.954</td>
</tr>
<tr>
<td>22</td>
<td>1.135</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.954</td>
</tr>
<tr>
<td>23</td>
<td>1.135</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.954</td>
</tr>
<tr>
<td>24</td>
<td>1.162</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
<td>cpu/cpu_0/debugModule_1/logic_abstractAuto_autoexecProgbuf_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>0.997</td>
</tr>
<tr>
<td>25</td>
<td>1.162</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
<td>cpu/cpu_0/debugModule_1/logic_abstractAuto_autoexecProgbuf_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>0.997</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.507</td>
<td>9.507</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu/mem/core_mem_1_core_mem_1_0_1_s</td>
</tr>
<tr>
<td>2</td>
<td>8.507</td>
<td>9.507</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu/mem/core_mem_3_core_mem_3_0_1_s</td>
</tr>
<tr>
<td>3</td>
<td>8.511</td>
<td>9.511</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu/mem/core_mem_0_core_mem_0_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>8.511</td>
<td>9.511</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu/mem/core_mem_1_core_mem_1_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>8.511</td>
<td>9.511</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu/mem/core_mem_2_core_mem_2_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>8.511</td>
<td>9.511</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu/mem/core_mem_3_core_mem_3_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>8.516</td>
<td>9.516</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu/mem/core_mem_0_core_mem_0_0_1_s</td>
</tr>
<tr>
<td>8</td>
<td>8.516</td>
<td>9.516</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu/mem/core_mem_2_core_mem_2_0_1_s</td>
</tr>
<tr>
<td>9</td>
<td>8.516</td>
<td>9.516</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>cpu/mem/core_mem_1_core_mem_1_0_1_s</td>
</tr>
<tr>
<td>10</td>
<td>8.516</td>
<td>9.516</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>cpu/mem/core_mem_3_core_mem_3_0_1_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.186</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.515</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/CLK</td>
</tr>
<tr>
<td>1.882</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C40[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
</tr>
<tr>
<td>4.025</td>
<td>2.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>cpu/cpu_0/n6348_s0/I1</td>
</tr>
<tr>
<td>4.565</td>
<td>0.540</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6348_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td>cpu/cpu_0/n6349_s0/CIN</td>
</tr>
<tr>
<td>4.613</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6349_s0/COUT</td>
</tr>
<tr>
<td>4.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>cpu/cpu_0/n6350_s0/CIN</td>
</tr>
<tr>
<td>4.661</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6350_s0/COUT</td>
</tr>
<tr>
<td>4.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>cpu/cpu_0/n6351_s0/CIN</td>
</tr>
<tr>
<td>4.709</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6351_s0/COUT</td>
</tr>
<tr>
<td>4.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>cpu/cpu_0/n6352_s0/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6352_s0/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td>cpu/cpu_0/n6353_s0/CIN</td>
</tr>
<tr>
<td>4.805</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6353_s0/COUT</td>
</tr>
<tr>
<td>4.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>cpu/cpu_0/n6354_s0/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6354_s0/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>cpu/cpu_0/n6355_s0/CIN</td>
</tr>
<tr>
<td>4.901</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6355_s0/COUT</td>
</tr>
<tr>
<td>4.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>cpu/cpu_0/n6356_s0/CIN</td>
</tr>
<tr>
<td>4.949</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6356_s0/COUT</td>
</tr>
<tr>
<td>4.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>cpu/cpu_0/n6357_s0/CIN</td>
</tr>
<tr>
<td>4.997</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6357_s0/COUT</td>
</tr>
<tr>
<td>4.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>cpu/cpu_0/n6358_s0/CIN</td>
</tr>
<tr>
<td>5.045</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6358_s0/COUT</td>
</tr>
<tr>
<td>5.045</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>cpu/cpu_0/n6359_s0/CIN</td>
</tr>
<tr>
<td>5.093</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6359_s0/COUT</td>
</tr>
<tr>
<td>5.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cpu/cpu_0/n6360_s0/CIN</td>
</tr>
<tr>
<td>5.141</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6360_s0/COUT</td>
</tr>
<tr>
<td>5.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>cpu/cpu_0/n6361_s0/CIN</td>
</tr>
<tr>
<td>5.189</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6361_s0/COUT</td>
</tr>
<tr>
<td>5.189</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cpu/cpu_0/n6362_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6362_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td>cpu/cpu_0/n6363_s0/CIN</td>
</tr>
<tr>
<td>5.285</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6363_s0/COUT</td>
</tr>
<tr>
<td>5.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cpu/cpu_0/n6364_s0/CIN</td>
</tr>
<tr>
<td>5.333</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6364_s0/COUT</td>
</tr>
<tr>
<td>5.333</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td>cpu/cpu_0/n6365_s0/CIN</td>
</tr>
<tr>
<td>5.381</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6365_s0/COUT</td>
</tr>
<tr>
<td>5.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu/cpu_0/n6366_s0/CIN</td>
</tr>
<tr>
<td>5.429</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6366_s0/COUT</td>
</tr>
<tr>
<td>5.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cpu/cpu_0/n6367_s0/CIN</td>
</tr>
<tr>
<td>5.477</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6367_s0/COUT</td>
</tr>
<tr>
<td>5.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cpu/cpu_0/n6368_s0/CIN</td>
</tr>
<tr>
<td>5.525</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6368_s0/COUT</td>
</tr>
<tr>
<td>5.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>cpu/cpu_0/n6369_s0/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6369_s0/COUT</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cpu/cpu_0/n6370_s0/CIN</td>
</tr>
<tr>
<td>5.621</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6370_s0/COUT</td>
</tr>
<tr>
<td>5.621</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td>cpu/cpu_0/n6371_s0/CIN</td>
</tr>
<tr>
<td>5.669</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6371_s0/COUT</td>
</tr>
<tr>
<td>5.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cpu/cpu_0/n6372_s0/CIN</td>
</tr>
<tr>
<td>5.717</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6372_s0/COUT</td>
</tr>
<tr>
<td>5.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cpu/cpu_0/n6373_s0/CIN</td>
</tr>
<tr>
<td>5.765</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6373_s0/COUT</td>
</tr>
<tr>
<td>5.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cpu/cpu_0/n6374_s0/CIN</td>
</tr>
<tr>
<td>5.813</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6374_s0/COUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>cpu/cpu_0/n6375_s0/CIN</td>
</tr>
<tr>
<td>5.861</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6375_s0/COUT</td>
</tr>
<tr>
<td>5.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>cpu/cpu_0/n6376_s0/CIN</td>
</tr>
<tr>
<td>5.909</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6376_s0/COUT</td>
</tr>
<tr>
<td>5.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cpu/cpu_0/n6377_s0/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6377_s0/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cpu/cpu_0/n6378_s0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6378_s0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>cpu/cpu_0/n6379_s0/CIN</td>
</tr>
<tr>
<td>6.053</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6379_s0/COUT</td>
</tr>
<tr>
<td>7.332</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/I2</td>
</tr>
<tr>
<td>7.611</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/F</td>
</tr>
<tr>
<td>7.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/I3</td>
</tr>
<tr>
<td>8.058</td>
<td>0.443</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/F</td>
</tr>
<tr>
<td>8.728</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/I3</td>
</tr>
<tr>
<td>9.228</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C30[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/F</td>
</tr>
<tr>
<td>9.730</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>cpu/cpu_0/n8990_s4/I3</td>
</tr>
<tr>
<td>9.982</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n8990_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>cpu/iBus_acc_ram_s4/I0</td>
</tr>
<tr>
<td>10.761</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/iBus_acc_ram_s4/F</td>
</tr>
<tr>
<td>11.447</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>cpu/cpu_0/n9301_s12/I3</td>
</tr>
<tr>
<td>11.943</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R24C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9301_s12/F</td>
</tr>
<tr>
<td>12.636</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[2][A]</td>
<td>cpu/cpu_0/n9288_s1/I1</td>
</tr>
<tr>
<td>12.888</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9288_s1/F</td>
</tr>
<tr>
<td>14.013</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/I1</td>
</tr>
<tr>
<td>14.518</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>16.539</td>
<td>2.021</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_16_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.485</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_16_s1/CLK</td>
</tr>
<tr>
<td>21.186</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.058%; route: 0.832, 54.942%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.197, 34.593%; route: 9.460, 62.963%; tC2Q: 0.367, 2.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 45.960%; route: 0.803, 54.040%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.848</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.515</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/CLK</td>
</tr>
<tr>
<td>1.882</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C40[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
</tr>
<tr>
<td>4.025</td>
<td>2.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>cpu/cpu_0/n6348_s0/I1</td>
</tr>
<tr>
<td>4.565</td>
<td>0.540</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6348_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td>cpu/cpu_0/n6349_s0/CIN</td>
</tr>
<tr>
<td>4.613</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6349_s0/COUT</td>
</tr>
<tr>
<td>4.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>cpu/cpu_0/n6350_s0/CIN</td>
</tr>
<tr>
<td>4.661</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6350_s0/COUT</td>
</tr>
<tr>
<td>4.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>cpu/cpu_0/n6351_s0/CIN</td>
</tr>
<tr>
<td>4.709</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6351_s0/COUT</td>
</tr>
<tr>
<td>4.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>cpu/cpu_0/n6352_s0/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6352_s0/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td>cpu/cpu_0/n6353_s0/CIN</td>
</tr>
<tr>
<td>4.805</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6353_s0/COUT</td>
</tr>
<tr>
<td>4.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>cpu/cpu_0/n6354_s0/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6354_s0/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>cpu/cpu_0/n6355_s0/CIN</td>
</tr>
<tr>
<td>4.901</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6355_s0/COUT</td>
</tr>
<tr>
<td>4.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>cpu/cpu_0/n6356_s0/CIN</td>
</tr>
<tr>
<td>4.949</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6356_s0/COUT</td>
</tr>
<tr>
<td>4.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>cpu/cpu_0/n6357_s0/CIN</td>
</tr>
<tr>
<td>4.997</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6357_s0/COUT</td>
</tr>
<tr>
<td>4.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>cpu/cpu_0/n6358_s0/CIN</td>
</tr>
<tr>
<td>5.045</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6358_s0/COUT</td>
</tr>
<tr>
<td>5.045</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>cpu/cpu_0/n6359_s0/CIN</td>
</tr>
<tr>
<td>5.093</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6359_s0/COUT</td>
</tr>
<tr>
<td>5.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cpu/cpu_0/n6360_s0/CIN</td>
</tr>
<tr>
<td>5.141</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6360_s0/COUT</td>
</tr>
<tr>
<td>5.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>cpu/cpu_0/n6361_s0/CIN</td>
</tr>
<tr>
<td>5.189</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6361_s0/COUT</td>
</tr>
<tr>
<td>5.189</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cpu/cpu_0/n6362_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6362_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td>cpu/cpu_0/n6363_s0/CIN</td>
</tr>
<tr>
<td>5.285</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6363_s0/COUT</td>
</tr>
<tr>
<td>5.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cpu/cpu_0/n6364_s0/CIN</td>
</tr>
<tr>
<td>5.333</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6364_s0/COUT</td>
</tr>
<tr>
<td>5.333</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td>cpu/cpu_0/n6365_s0/CIN</td>
</tr>
<tr>
<td>5.381</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6365_s0/COUT</td>
</tr>
<tr>
<td>5.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu/cpu_0/n6366_s0/CIN</td>
</tr>
<tr>
<td>5.429</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6366_s0/COUT</td>
</tr>
<tr>
<td>5.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cpu/cpu_0/n6367_s0/CIN</td>
</tr>
<tr>
<td>5.477</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6367_s0/COUT</td>
</tr>
<tr>
<td>5.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cpu/cpu_0/n6368_s0/CIN</td>
</tr>
<tr>
<td>5.525</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6368_s0/COUT</td>
</tr>
<tr>
<td>5.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>cpu/cpu_0/n6369_s0/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6369_s0/COUT</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cpu/cpu_0/n6370_s0/CIN</td>
</tr>
<tr>
<td>5.621</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6370_s0/COUT</td>
</tr>
<tr>
<td>5.621</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td>cpu/cpu_0/n6371_s0/CIN</td>
</tr>
<tr>
<td>5.669</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6371_s0/COUT</td>
</tr>
<tr>
<td>5.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cpu/cpu_0/n6372_s0/CIN</td>
</tr>
<tr>
<td>5.717</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6372_s0/COUT</td>
</tr>
<tr>
<td>5.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cpu/cpu_0/n6373_s0/CIN</td>
</tr>
<tr>
<td>5.765</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6373_s0/COUT</td>
</tr>
<tr>
<td>5.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cpu/cpu_0/n6374_s0/CIN</td>
</tr>
<tr>
<td>5.813</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6374_s0/COUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>cpu/cpu_0/n6375_s0/CIN</td>
</tr>
<tr>
<td>5.861</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6375_s0/COUT</td>
</tr>
<tr>
<td>5.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>cpu/cpu_0/n6376_s0/CIN</td>
</tr>
<tr>
<td>5.909</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6376_s0/COUT</td>
</tr>
<tr>
<td>5.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cpu/cpu_0/n6377_s0/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6377_s0/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cpu/cpu_0/n6378_s0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6378_s0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>cpu/cpu_0/n6379_s0/CIN</td>
</tr>
<tr>
<td>6.053</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6379_s0/COUT</td>
</tr>
<tr>
<td>7.332</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/I2</td>
</tr>
<tr>
<td>7.611</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/F</td>
</tr>
<tr>
<td>7.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/I3</td>
</tr>
<tr>
<td>8.058</td>
<td>0.443</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/F</td>
</tr>
<tr>
<td>8.728</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/I3</td>
</tr>
<tr>
<td>9.228</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C30[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/F</td>
</tr>
<tr>
<td>9.730</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>cpu/cpu_0/n8990_s4/I3</td>
</tr>
<tr>
<td>9.982</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n8990_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>cpu/iBus_acc_ram_s4/I0</td>
</tr>
<tr>
<td>10.761</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/iBus_acc_ram_s4/F</td>
</tr>
<tr>
<td>11.447</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>cpu/cpu_0/n9301_s12/I3</td>
</tr>
<tr>
<td>11.943</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R24C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9301_s12/F</td>
</tr>
<tr>
<td>12.636</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[2][A]</td>
<td>cpu/cpu_0/n9288_s1/I1</td>
</tr>
<tr>
<td>12.888</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9288_s1/F</td>
</tr>
<tr>
<td>14.013</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/I1</td>
</tr>
<tr>
<td>14.518</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>16.356</td>
<td>1.838</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_14_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.503</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[1][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_14_s1/CLK</td>
</tr>
<tr>
<td>21.204</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C29[1][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.058%; route: 0.832, 54.942%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.197, 35.018%; route: 9.277, 62.508%; tC2Q: 0.367, 2.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 45.409%; route: 0.821, 54.591%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.211</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.515</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/CLK</td>
</tr>
<tr>
<td>1.882</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C40[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
</tr>
<tr>
<td>4.025</td>
<td>2.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>cpu/cpu_0/n6348_s0/I1</td>
</tr>
<tr>
<td>4.565</td>
<td>0.540</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6348_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td>cpu/cpu_0/n6349_s0/CIN</td>
</tr>
<tr>
<td>4.613</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6349_s0/COUT</td>
</tr>
<tr>
<td>4.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>cpu/cpu_0/n6350_s0/CIN</td>
</tr>
<tr>
<td>4.661</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6350_s0/COUT</td>
</tr>
<tr>
<td>4.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>cpu/cpu_0/n6351_s0/CIN</td>
</tr>
<tr>
<td>4.709</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6351_s0/COUT</td>
</tr>
<tr>
<td>4.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>cpu/cpu_0/n6352_s0/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6352_s0/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td>cpu/cpu_0/n6353_s0/CIN</td>
</tr>
<tr>
<td>4.805</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6353_s0/COUT</td>
</tr>
<tr>
<td>4.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>cpu/cpu_0/n6354_s0/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6354_s0/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>cpu/cpu_0/n6355_s0/CIN</td>
</tr>
<tr>
<td>4.901</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6355_s0/COUT</td>
</tr>
<tr>
<td>4.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>cpu/cpu_0/n6356_s0/CIN</td>
</tr>
<tr>
<td>4.949</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6356_s0/COUT</td>
</tr>
<tr>
<td>4.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>cpu/cpu_0/n6357_s0/CIN</td>
</tr>
<tr>
<td>4.997</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6357_s0/COUT</td>
</tr>
<tr>
<td>4.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>cpu/cpu_0/n6358_s0/CIN</td>
</tr>
<tr>
<td>5.045</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6358_s0/COUT</td>
</tr>
<tr>
<td>5.045</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>cpu/cpu_0/n6359_s0/CIN</td>
</tr>
<tr>
<td>5.093</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6359_s0/COUT</td>
</tr>
<tr>
<td>5.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cpu/cpu_0/n6360_s0/CIN</td>
</tr>
<tr>
<td>5.141</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6360_s0/COUT</td>
</tr>
<tr>
<td>5.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>cpu/cpu_0/n6361_s0/CIN</td>
</tr>
<tr>
<td>5.189</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6361_s0/COUT</td>
</tr>
<tr>
<td>5.189</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cpu/cpu_0/n6362_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6362_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td>cpu/cpu_0/n6363_s0/CIN</td>
</tr>
<tr>
<td>5.285</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6363_s0/COUT</td>
</tr>
<tr>
<td>5.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cpu/cpu_0/n6364_s0/CIN</td>
</tr>
<tr>
<td>5.333</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6364_s0/COUT</td>
</tr>
<tr>
<td>5.333</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td>cpu/cpu_0/n6365_s0/CIN</td>
</tr>
<tr>
<td>5.381</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6365_s0/COUT</td>
</tr>
<tr>
<td>5.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu/cpu_0/n6366_s0/CIN</td>
</tr>
<tr>
<td>5.429</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6366_s0/COUT</td>
</tr>
<tr>
<td>5.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cpu/cpu_0/n6367_s0/CIN</td>
</tr>
<tr>
<td>5.477</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6367_s0/COUT</td>
</tr>
<tr>
<td>5.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cpu/cpu_0/n6368_s0/CIN</td>
</tr>
<tr>
<td>5.525</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6368_s0/COUT</td>
</tr>
<tr>
<td>5.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>cpu/cpu_0/n6369_s0/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6369_s0/COUT</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cpu/cpu_0/n6370_s0/CIN</td>
</tr>
<tr>
<td>5.621</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6370_s0/COUT</td>
</tr>
<tr>
<td>5.621</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td>cpu/cpu_0/n6371_s0/CIN</td>
</tr>
<tr>
<td>5.669</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6371_s0/COUT</td>
</tr>
<tr>
<td>5.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cpu/cpu_0/n6372_s0/CIN</td>
</tr>
<tr>
<td>5.717</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6372_s0/COUT</td>
</tr>
<tr>
<td>5.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cpu/cpu_0/n6373_s0/CIN</td>
</tr>
<tr>
<td>5.765</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6373_s0/COUT</td>
</tr>
<tr>
<td>5.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cpu/cpu_0/n6374_s0/CIN</td>
</tr>
<tr>
<td>5.813</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6374_s0/COUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>cpu/cpu_0/n6375_s0/CIN</td>
</tr>
<tr>
<td>5.861</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6375_s0/COUT</td>
</tr>
<tr>
<td>5.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>cpu/cpu_0/n6376_s0/CIN</td>
</tr>
<tr>
<td>5.909</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6376_s0/COUT</td>
</tr>
<tr>
<td>5.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cpu/cpu_0/n6377_s0/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6377_s0/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cpu/cpu_0/n6378_s0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6378_s0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>cpu/cpu_0/n6379_s0/CIN</td>
</tr>
<tr>
<td>6.053</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6379_s0/COUT</td>
</tr>
<tr>
<td>7.332</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/I2</td>
</tr>
<tr>
<td>7.611</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/F</td>
</tr>
<tr>
<td>7.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/I3</td>
</tr>
<tr>
<td>8.058</td>
<td>0.443</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/F</td>
</tr>
<tr>
<td>8.728</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/I3</td>
</tr>
<tr>
<td>9.228</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C30[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/F</td>
</tr>
<tr>
<td>9.730</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>cpu/cpu_0/n8990_s4/I3</td>
</tr>
<tr>
<td>9.982</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n8990_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>cpu/iBus_acc_ram_s4/I0</td>
</tr>
<tr>
<td>10.761</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/iBus_acc_ram_s4/F</td>
</tr>
<tr>
<td>11.447</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>cpu/cpu_0/n9301_s12/I3</td>
</tr>
<tr>
<td>11.943</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R24C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9301_s12/F</td>
</tr>
<tr>
<td>12.636</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[2][A]</td>
<td>cpu/cpu_0/n9288_s1/I1</td>
</tr>
<tr>
<td>12.888</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9288_s1/F</td>
</tr>
<tr>
<td>14.013</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/I1</td>
</tr>
<tr>
<td>14.518</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>16.135</td>
<td>1.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_23_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.510</td>
<td>0.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_23_s1/CLK</td>
</tr>
<tr>
<td>21.211</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C28[0][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.058%; route: 0.832, 54.942%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.197, 35.547%; route: 9.056, 61.942%; tC2Q: 0.367, 2.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 45.202%; route: 0.827, 54.798%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.126</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/IBusSimplePlugin_decompressor_bufferData_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.515</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/CLK</td>
</tr>
<tr>
<td>1.882</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C40[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
</tr>
<tr>
<td>4.025</td>
<td>2.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>cpu/cpu_0/n6348_s0/I1</td>
</tr>
<tr>
<td>4.565</td>
<td>0.540</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6348_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td>cpu/cpu_0/n6349_s0/CIN</td>
</tr>
<tr>
<td>4.613</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6349_s0/COUT</td>
</tr>
<tr>
<td>4.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>cpu/cpu_0/n6350_s0/CIN</td>
</tr>
<tr>
<td>4.661</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6350_s0/COUT</td>
</tr>
<tr>
<td>4.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>cpu/cpu_0/n6351_s0/CIN</td>
</tr>
<tr>
<td>4.709</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6351_s0/COUT</td>
</tr>
<tr>
<td>4.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>cpu/cpu_0/n6352_s0/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6352_s0/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td>cpu/cpu_0/n6353_s0/CIN</td>
</tr>
<tr>
<td>4.805</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6353_s0/COUT</td>
</tr>
<tr>
<td>4.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>cpu/cpu_0/n6354_s0/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6354_s0/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>cpu/cpu_0/n6355_s0/CIN</td>
</tr>
<tr>
<td>4.901</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6355_s0/COUT</td>
</tr>
<tr>
<td>4.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>cpu/cpu_0/n6356_s0/CIN</td>
</tr>
<tr>
<td>4.949</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6356_s0/COUT</td>
</tr>
<tr>
<td>4.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>cpu/cpu_0/n6357_s0/CIN</td>
</tr>
<tr>
<td>4.997</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6357_s0/COUT</td>
</tr>
<tr>
<td>4.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>cpu/cpu_0/n6358_s0/CIN</td>
</tr>
<tr>
<td>5.045</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6358_s0/COUT</td>
</tr>
<tr>
<td>5.045</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>cpu/cpu_0/n6359_s0/CIN</td>
</tr>
<tr>
<td>5.093</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6359_s0/COUT</td>
</tr>
<tr>
<td>5.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cpu/cpu_0/n6360_s0/CIN</td>
</tr>
<tr>
<td>5.141</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6360_s0/COUT</td>
</tr>
<tr>
<td>5.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>cpu/cpu_0/n6361_s0/CIN</td>
</tr>
<tr>
<td>5.189</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6361_s0/COUT</td>
</tr>
<tr>
<td>5.189</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cpu/cpu_0/n6362_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6362_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td>cpu/cpu_0/n6363_s0/CIN</td>
</tr>
<tr>
<td>5.285</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6363_s0/COUT</td>
</tr>
<tr>
<td>5.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cpu/cpu_0/n6364_s0/CIN</td>
</tr>
<tr>
<td>5.333</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6364_s0/COUT</td>
</tr>
<tr>
<td>5.333</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td>cpu/cpu_0/n6365_s0/CIN</td>
</tr>
<tr>
<td>5.381</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6365_s0/COUT</td>
</tr>
<tr>
<td>5.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu/cpu_0/n6366_s0/CIN</td>
</tr>
<tr>
<td>5.429</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6366_s0/COUT</td>
</tr>
<tr>
<td>5.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cpu/cpu_0/n6367_s0/CIN</td>
</tr>
<tr>
<td>5.477</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6367_s0/COUT</td>
</tr>
<tr>
<td>5.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cpu/cpu_0/n6368_s0/CIN</td>
</tr>
<tr>
<td>5.525</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6368_s0/COUT</td>
</tr>
<tr>
<td>5.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>cpu/cpu_0/n6369_s0/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6369_s0/COUT</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cpu/cpu_0/n6370_s0/CIN</td>
</tr>
<tr>
<td>5.621</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6370_s0/COUT</td>
</tr>
<tr>
<td>5.621</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td>cpu/cpu_0/n6371_s0/CIN</td>
</tr>
<tr>
<td>5.669</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6371_s0/COUT</td>
</tr>
<tr>
<td>5.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cpu/cpu_0/n6372_s0/CIN</td>
</tr>
<tr>
<td>5.717</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6372_s0/COUT</td>
</tr>
<tr>
<td>5.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cpu/cpu_0/n6373_s0/CIN</td>
</tr>
<tr>
<td>5.765</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6373_s0/COUT</td>
</tr>
<tr>
<td>5.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cpu/cpu_0/n6374_s0/CIN</td>
</tr>
<tr>
<td>5.813</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6374_s0/COUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>cpu/cpu_0/n6375_s0/CIN</td>
</tr>
<tr>
<td>5.861</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6375_s0/COUT</td>
</tr>
<tr>
<td>5.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>cpu/cpu_0/n6376_s0/CIN</td>
</tr>
<tr>
<td>5.909</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6376_s0/COUT</td>
</tr>
<tr>
<td>5.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cpu/cpu_0/n6377_s0/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6377_s0/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cpu/cpu_0/n6378_s0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6378_s0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>cpu/cpu_0/n6379_s0/CIN</td>
</tr>
<tr>
<td>6.053</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6379_s0/COUT</td>
</tr>
<tr>
<td>7.332</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/I2</td>
</tr>
<tr>
<td>7.611</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/F</td>
</tr>
<tr>
<td>7.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/I3</td>
</tr>
<tr>
<td>8.058</td>
<td>0.443</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/F</td>
</tr>
<tr>
<td>8.728</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/I3</td>
</tr>
<tr>
<td>9.228</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C30[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/F</td>
</tr>
<tr>
<td>9.730</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>cpu/cpu_0/n8990_s4/I3</td>
</tr>
<tr>
<td>9.982</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n8990_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>cpu/iBus_acc_ram_s4/I0</td>
</tr>
<tr>
<td>10.761</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/iBus_acc_ram_s4/F</td>
</tr>
<tr>
<td>11.447</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>cpu/cpu_0/n9301_s12/I3</td>
</tr>
<tr>
<td>11.943</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R24C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9301_s12/F</td>
</tr>
<tr>
<td>12.819</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td>cpu/cpu_0/_zz_IBusSimplePlugin_injector_decodeInput_payload_isRvc_s4/I3</td>
</tr>
<tr>
<td>13.071</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R23C29[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/_zz_IBusSimplePlugin_injector_decodeInput_payload_isRvc_s4/F</td>
</tr>
<tr>
<td>13.881</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>cpu/cpu_0/when_Fetcher_l285_s2/I3</td>
</tr>
<tr>
<td>14.133</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R20C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/when_Fetcher_l285_s2/F</td>
</tr>
<tr>
<td>16.126</td>
<td>1.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decompressor_bufferData_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.549</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[0][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decompressor_bufferData_7_s0/CLK</td>
</tr>
<tr>
<td>21.250</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C45[0][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decompressor_bufferData_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.058%; route: 0.832, 54.942%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.944, 33.837%; route: 9.300, 63.650%; tC2Q: 0.367, 2.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.064%; route: 0.866, 55.936%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.126</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/IBusSimplePlugin_decompressor_bufferData_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.515</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/CLK</td>
</tr>
<tr>
<td>1.882</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C40[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
</tr>
<tr>
<td>4.025</td>
<td>2.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>cpu/cpu_0/n6348_s0/I1</td>
</tr>
<tr>
<td>4.565</td>
<td>0.540</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6348_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td>cpu/cpu_0/n6349_s0/CIN</td>
</tr>
<tr>
<td>4.613</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6349_s0/COUT</td>
</tr>
<tr>
<td>4.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>cpu/cpu_0/n6350_s0/CIN</td>
</tr>
<tr>
<td>4.661</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6350_s0/COUT</td>
</tr>
<tr>
<td>4.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>cpu/cpu_0/n6351_s0/CIN</td>
</tr>
<tr>
<td>4.709</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6351_s0/COUT</td>
</tr>
<tr>
<td>4.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>cpu/cpu_0/n6352_s0/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6352_s0/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td>cpu/cpu_0/n6353_s0/CIN</td>
</tr>
<tr>
<td>4.805</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6353_s0/COUT</td>
</tr>
<tr>
<td>4.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>cpu/cpu_0/n6354_s0/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6354_s0/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>cpu/cpu_0/n6355_s0/CIN</td>
</tr>
<tr>
<td>4.901</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6355_s0/COUT</td>
</tr>
<tr>
<td>4.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>cpu/cpu_0/n6356_s0/CIN</td>
</tr>
<tr>
<td>4.949</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6356_s0/COUT</td>
</tr>
<tr>
<td>4.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>cpu/cpu_0/n6357_s0/CIN</td>
</tr>
<tr>
<td>4.997</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6357_s0/COUT</td>
</tr>
<tr>
<td>4.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>cpu/cpu_0/n6358_s0/CIN</td>
</tr>
<tr>
<td>5.045</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6358_s0/COUT</td>
</tr>
<tr>
<td>5.045</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>cpu/cpu_0/n6359_s0/CIN</td>
</tr>
<tr>
<td>5.093</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6359_s0/COUT</td>
</tr>
<tr>
<td>5.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cpu/cpu_0/n6360_s0/CIN</td>
</tr>
<tr>
<td>5.141</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6360_s0/COUT</td>
</tr>
<tr>
<td>5.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>cpu/cpu_0/n6361_s0/CIN</td>
</tr>
<tr>
<td>5.189</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6361_s0/COUT</td>
</tr>
<tr>
<td>5.189</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cpu/cpu_0/n6362_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6362_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td>cpu/cpu_0/n6363_s0/CIN</td>
</tr>
<tr>
<td>5.285</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6363_s0/COUT</td>
</tr>
<tr>
<td>5.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cpu/cpu_0/n6364_s0/CIN</td>
</tr>
<tr>
<td>5.333</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6364_s0/COUT</td>
</tr>
<tr>
<td>5.333</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td>cpu/cpu_0/n6365_s0/CIN</td>
</tr>
<tr>
<td>5.381</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6365_s0/COUT</td>
</tr>
<tr>
<td>5.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu/cpu_0/n6366_s0/CIN</td>
</tr>
<tr>
<td>5.429</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6366_s0/COUT</td>
</tr>
<tr>
<td>5.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cpu/cpu_0/n6367_s0/CIN</td>
</tr>
<tr>
<td>5.477</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6367_s0/COUT</td>
</tr>
<tr>
<td>5.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cpu/cpu_0/n6368_s0/CIN</td>
</tr>
<tr>
<td>5.525</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6368_s0/COUT</td>
</tr>
<tr>
<td>5.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>cpu/cpu_0/n6369_s0/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6369_s0/COUT</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cpu/cpu_0/n6370_s0/CIN</td>
</tr>
<tr>
<td>5.621</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6370_s0/COUT</td>
</tr>
<tr>
<td>5.621</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td>cpu/cpu_0/n6371_s0/CIN</td>
</tr>
<tr>
<td>5.669</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6371_s0/COUT</td>
</tr>
<tr>
<td>5.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cpu/cpu_0/n6372_s0/CIN</td>
</tr>
<tr>
<td>5.717</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6372_s0/COUT</td>
</tr>
<tr>
<td>5.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cpu/cpu_0/n6373_s0/CIN</td>
</tr>
<tr>
<td>5.765</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6373_s0/COUT</td>
</tr>
<tr>
<td>5.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cpu/cpu_0/n6374_s0/CIN</td>
</tr>
<tr>
<td>5.813</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6374_s0/COUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>cpu/cpu_0/n6375_s0/CIN</td>
</tr>
<tr>
<td>5.861</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6375_s0/COUT</td>
</tr>
<tr>
<td>5.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>cpu/cpu_0/n6376_s0/CIN</td>
</tr>
<tr>
<td>5.909</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6376_s0/COUT</td>
</tr>
<tr>
<td>5.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cpu/cpu_0/n6377_s0/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6377_s0/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cpu/cpu_0/n6378_s0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6378_s0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>cpu/cpu_0/n6379_s0/CIN</td>
</tr>
<tr>
<td>6.053</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6379_s0/COUT</td>
</tr>
<tr>
<td>7.332</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/I2</td>
</tr>
<tr>
<td>7.611</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/F</td>
</tr>
<tr>
<td>7.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/I3</td>
</tr>
<tr>
<td>8.058</td>
<td>0.443</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/F</td>
</tr>
<tr>
<td>8.728</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/I3</td>
</tr>
<tr>
<td>9.228</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C30[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/F</td>
</tr>
<tr>
<td>9.730</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>cpu/cpu_0/n8990_s4/I3</td>
</tr>
<tr>
<td>9.982</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n8990_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>cpu/iBus_acc_ram_s4/I0</td>
</tr>
<tr>
<td>10.761</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/iBus_acc_ram_s4/F</td>
</tr>
<tr>
<td>11.447</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>cpu/cpu_0/n9301_s12/I3</td>
</tr>
<tr>
<td>11.943</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R24C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9301_s12/F</td>
</tr>
<tr>
<td>12.819</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td>cpu/cpu_0/_zz_IBusSimplePlugin_injector_decodeInput_payload_isRvc_s4/I3</td>
</tr>
<tr>
<td>13.071</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R23C29[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/_zz_IBusSimplePlugin_injector_decodeInput_payload_isRvc_s4/F</td>
</tr>
<tr>
<td>13.881</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>cpu/cpu_0/when_Fetcher_l285_s2/I3</td>
</tr>
<tr>
<td>14.133</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R20C35[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/when_Fetcher_l285_s2/F</td>
</tr>
<tr>
<td>16.126</td>
<td>1.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[0][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decompressor_bufferData_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.549</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[0][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decompressor_bufferData_9_s0/CLK</td>
</tr>
<tr>
<td>21.250</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C45[0][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decompressor_bufferData_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.058%; route: 0.832, 54.942%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.944, 33.837%; route: 9.300, 63.650%; tC2Q: 0.367, 2.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.064%; route: 0.866, 55.936%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.515</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/CLK</td>
</tr>
<tr>
<td>1.882</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C40[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
</tr>
<tr>
<td>4.025</td>
<td>2.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>cpu/cpu_0/n6348_s0/I1</td>
</tr>
<tr>
<td>4.565</td>
<td>0.540</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6348_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td>cpu/cpu_0/n6349_s0/CIN</td>
</tr>
<tr>
<td>4.613</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6349_s0/COUT</td>
</tr>
<tr>
<td>4.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>cpu/cpu_0/n6350_s0/CIN</td>
</tr>
<tr>
<td>4.661</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6350_s0/COUT</td>
</tr>
<tr>
<td>4.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>cpu/cpu_0/n6351_s0/CIN</td>
</tr>
<tr>
<td>4.709</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6351_s0/COUT</td>
</tr>
<tr>
<td>4.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>cpu/cpu_0/n6352_s0/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6352_s0/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td>cpu/cpu_0/n6353_s0/CIN</td>
</tr>
<tr>
<td>4.805</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6353_s0/COUT</td>
</tr>
<tr>
<td>4.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>cpu/cpu_0/n6354_s0/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6354_s0/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>cpu/cpu_0/n6355_s0/CIN</td>
</tr>
<tr>
<td>4.901</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6355_s0/COUT</td>
</tr>
<tr>
<td>4.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>cpu/cpu_0/n6356_s0/CIN</td>
</tr>
<tr>
<td>4.949</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6356_s0/COUT</td>
</tr>
<tr>
<td>4.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>cpu/cpu_0/n6357_s0/CIN</td>
</tr>
<tr>
<td>4.997</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6357_s0/COUT</td>
</tr>
<tr>
<td>4.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>cpu/cpu_0/n6358_s0/CIN</td>
</tr>
<tr>
<td>5.045</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6358_s0/COUT</td>
</tr>
<tr>
<td>5.045</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>cpu/cpu_0/n6359_s0/CIN</td>
</tr>
<tr>
<td>5.093</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6359_s0/COUT</td>
</tr>
<tr>
<td>5.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cpu/cpu_0/n6360_s0/CIN</td>
</tr>
<tr>
<td>5.141</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6360_s0/COUT</td>
</tr>
<tr>
<td>5.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>cpu/cpu_0/n6361_s0/CIN</td>
</tr>
<tr>
<td>5.189</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6361_s0/COUT</td>
</tr>
<tr>
<td>5.189</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cpu/cpu_0/n6362_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6362_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td>cpu/cpu_0/n6363_s0/CIN</td>
</tr>
<tr>
<td>5.285</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6363_s0/COUT</td>
</tr>
<tr>
<td>5.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cpu/cpu_0/n6364_s0/CIN</td>
</tr>
<tr>
<td>5.333</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6364_s0/COUT</td>
</tr>
<tr>
<td>5.333</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td>cpu/cpu_0/n6365_s0/CIN</td>
</tr>
<tr>
<td>5.381</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6365_s0/COUT</td>
</tr>
<tr>
<td>5.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu/cpu_0/n6366_s0/CIN</td>
</tr>
<tr>
<td>5.429</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6366_s0/COUT</td>
</tr>
<tr>
<td>5.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cpu/cpu_0/n6367_s0/CIN</td>
</tr>
<tr>
<td>5.477</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6367_s0/COUT</td>
</tr>
<tr>
<td>5.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cpu/cpu_0/n6368_s0/CIN</td>
</tr>
<tr>
<td>5.525</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6368_s0/COUT</td>
</tr>
<tr>
<td>5.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>cpu/cpu_0/n6369_s0/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6369_s0/COUT</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cpu/cpu_0/n6370_s0/CIN</td>
</tr>
<tr>
<td>5.621</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6370_s0/COUT</td>
</tr>
<tr>
<td>5.621</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td>cpu/cpu_0/n6371_s0/CIN</td>
</tr>
<tr>
<td>5.669</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6371_s0/COUT</td>
</tr>
<tr>
<td>5.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cpu/cpu_0/n6372_s0/CIN</td>
</tr>
<tr>
<td>5.717</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6372_s0/COUT</td>
</tr>
<tr>
<td>5.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cpu/cpu_0/n6373_s0/CIN</td>
</tr>
<tr>
<td>5.765</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6373_s0/COUT</td>
</tr>
<tr>
<td>5.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cpu/cpu_0/n6374_s0/CIN</td>
</tr>
<tr>
<td>5.813</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6374_s0/COUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>cpu/cpu_0/n6375_s0/CIN</td>
</tr>
<tr>
<td>5.861</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6375_s0/COUT</td>
</tr>
<tr>
<td>5.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>cpu/cpu_0/n6376_s0/CIN</td>
</tr>
<tr>
<td>5.909</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6376_s0/COUT</td>
</tr>
<tr>
<td>5.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cpu/cpu_0/n6377_s0/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6377_s0/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cpu/cpu_0/n6378_s0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6378_s0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>cpu/cpu_0/n6379_s0/CIN</td>
</tr>
<tr>
<td>6.053</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6379_s0/COUT</td>
</tr>
<tr>
<td>7.332</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/I2</td>
</tr>
<tr>
<td>7.611</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/F</td>
</tr>
<tr>
<td>7.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/I3</td>
</tr>
<tr>
<td>8.058</td>
<td>0.443</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/F</td>
</tr>
<tr>
<td>8.728</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/I3</td>
</tr>
<tr>
<td>9.228</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C30[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/F</td>
</tr>
<tr>
<td>9.730</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>cpu/cpu_0/n8990_s4/I3</td>
</tr>
<tr>
<td>9.982</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n8990_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>cpu/iBus_acc_ram_s4/I0</td>
</tr>
<tr>
<td>10.761</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/iBus_acc_ram_s4/F</td>
</tr>
<tr>
<td>11.447</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>cpu/cpu_0/n9301_s12/I3</td>
</tr>
<tr>
<td>11.943</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R24C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9301_s12/F</td>
</tr>
<tr>
<td>12.636</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[2][A]</td>
<td>cpu/cpu_0/n9288_s1/I1</td>
</tr>
<tr>
<td>12.888</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9288_s1/F</td>
</tr>
<tr>
<td>14.013</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/I1</td>
</tr>
<tr>
<td>14.518</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>15.861</td>
<td>1.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.549</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_5_s1/CLK</td>
</tr>
<tr>
<td>21.250</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.058%; route: 0.832, 54.942%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.197, 36.228%; route: 8.782, 61.213%; tC2Q: 0.367, 2.560%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.064%; route: 0.866, 55.936%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.515</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/CLK</td>
</tr>
<tr>
<td>1.882</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C40[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
</tr>
<tr>
<td>4.025</td>
<td>2.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>cpu/cpu_0/n6348_s0/I1</td>
</tr>
<tr>
<td>4.565</td>
<td>0.540</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6348_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td>cpu/cpu_0/n6349_s0/CIN</td>
</tr>
<tr>
<td>4.613</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6349_s0/COUT</td>
</tr>
<tr>
<td>4.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>cpu/cpu_0/n6350_s0/CIN</td>
</tr>
<tr>
<td>4.661</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6350_s0/COUT</td>
</tr>
<tr>
<td>4.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>cpu/cpu_0/n6351_s0/CIN</td>
</tr>
<tr>
<td>4.709</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6351_s0/COUT</td>
</tr>
<tr>
<td>4.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>cpu/cpu_0/n6352_s0/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6352_s0/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td>cpu/cpu_0/n6353_s0/CIN</td>
</tr>
<tr>
<td>4.805</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6353_s0/COUT</td>
</tr>
<tr>
<td>4.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>cpu/cpu_0/n6354_s0/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6354_s0/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>cpu/cpu_0/n6355_s0/CIN</td>
</tr>
<tr>
<td>4.901</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6355_s0/COUT</td>
</tr>
<tr>
<td>4.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>cpu/cpu_0/n6356_s0/CIN</td>
</tr>
<tr>
<td>4.949</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6356_s0/COUT</td>
</tr>
<tr>
<td>4.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>cpu/cpu_0/n6357_s0/CIN</td>
</tr>
<tr>
<td>4.997</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6357_s0/COUT</td>
</tr>
<tr>
<td>4.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>cpu/cpu_0/n6358_s0/CIN</td>
</tr>
<tr>
<td>5.045</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6358_s0/COUT</td>
</tr>
<tr>
<td>5.045</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>cpu/cpu_0/n6359_s0/CIN</td>
</tr>
<tr>
<td>5.093</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6359_s0/COUT</td>
</tr>
<tr>
<td>5.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cpu/cpu_0/n6360_s0/CIN</td>
</tr>
<tr>
<td>5.141</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6360_s0/COUT</td>
</tr>
<tr>
<td>5.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>cpu/cpu_0/n6361_s0/CIN</td>
</tr>
<tr>
<td>5.189</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6361_s0/COUT</td>
</tr>
<tr>
<td>5.189</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cpu/cpu_0/n6362_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6362_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td>cpu/cpu_0/n6363_s0/CIN</td>
</tr>
<tr>
<td>5.285</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6363_s0/COUT</td>
</tr>
<tr>
<td>5.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cpu/cpu_0/n6364_s0/CIN</td>
</tr>
<tr>
<td>5.333</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6364_s0/COUT</td>
</tr>
<tr>
<td>5.333</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td>cpu/cpu_0/n6365_s0/CIN</td>
</tr>
<tr>
<td>5.381</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6365_s0/COUT</td>
</tr>
<tr>
<td>5.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu/cpu_0/n6366_s0/CIN</td>
</tr>
<tr>
<td>5.429</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6366_s0/COUT</td>
</tr>
<tr>
<td>5.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cpu/cpu_0/n6367_s0/CIN</td>
</tr>
<tr>
<td>5.477</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6367_s0/COUT</td>
</tr>
<tr>
<td>5.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cpu/cpu_0/n6368_s0/CIN</td>
</tr>
<tr>
<td>5.525</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6368_s0/COUT</td>
</tr>
<tr>
<td>5.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>cpu/cpu_0/n6369_s0/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6369_s0/COUT</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cpu/cpu_0/n6370_s0/CIN</td>
</tr>
<tr>
<td>5.621</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6370_s0/COUT</td>
</tr>
<tr>
<td>5.621</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td>cpu/cpu_0/n6371_s0/CIN</td>
</tr>
<tr>
<td>5.669</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6371_s0/COUT</td>
</tr>
<tr>
<td>5.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cpu/cpu_0/n6372_s0/CIN</td>
</tr>
<tr>
<td>5.717</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6372_s0/COUT</td>
</tr>
<tr>
<td>5.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cpu/cpu_0/n6373_s0/CIN</td>
</tr>
<tr>
<td>5.765</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6373_s0/COUT</td>
</tr>
<tr>
<td>5.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cpu/cpu_0/n6374_s0/CIN</td>
</tr>
<tr>
<td>5.813</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6374_s0/COUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>cpu/cpu_0/n6375_s0/CIN</td>
</tr>
<tr>
<td>5.861</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6375_s0/COUT</td>
</tr>
<tr>
<td>5.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>cpu/cpu_0/n6376_s0/CIN</td>
</tr>
<tr>
<td>5.909</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6376_s0/COUT</td>
</tr>
<tr>
<td>5.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cpu/cpu_0/n6377_s0/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6377_s0/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cpu/cpu_0/n6378_s0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6378_s0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>cpu/cpu_0/n6379_s0/CIN</td>
</tr>
<tr>
<td>6.053</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6379_s0/COUT</td>
</tr>
<tr>
<td>7.332</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/I2</td>
</tr>
<tr>
<td>7.611</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/F</td>
</tr>
<tr>
<td>7.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/I3</td>
</tr>
<tr>
<td>8.058</td>
<td>0.443</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/F</td>
</tr>
<tr>
<td>8.728</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/I3</td>
</tr>
<tr>
<td>9.228</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C30[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/F</td>
</tr>
<tr>
<td>9.730</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>cpu/cpu_0/n8990_s4/I3</td>
</tr>
<tr>
<td>9.982</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n8990_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>cpu/iBus_acc_ram_s4/I0</td>
</tr>
<tr>
<td>10.761</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/iBus_acc_ram_s4/F</td>
</tr>
<tr>
<td>11.447</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>cpu/cpu_0/n9301_s12/I3</td>
</tr>
<tr>
<td>11.943</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R24C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9301_s12/F</td>
</tr>
<tr>
<td>12.636</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[2][A]</td>
<td>cpu/cpu_0/n9288_s1/I1</td>
</tr>
<tr>
<td>12.888</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9288_s1/F</td>
</tr>
<tr>
<td>14.013</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/I1</td>
</tr>
<tr>
<td>14.518</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>15.825</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[3][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_26_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.542</td>
<td>0.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[3][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_26_s1/CLK</td>
</tr>
<tr>
<td>21.243</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C26[3][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.058%; route: 0.832, 54.942%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.197, 36.319%; route: 8.746, 61.115%; tC2Q: 0.367, 2.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.252%; route: 0.860, 55.748%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.515</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/CLK</td>
</tr>
<tr>
<td>1.882</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C40[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
</tr>
<tr>
<td>4.025</td>
<td>2.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>cpu/cpu_0/n6348_s0/I1</td>
</tr>
<tr>
<td>4.565</td>
<td>0.540</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6348_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td>cpu/cpu_0/n6349_s0/CIN</td>
</tr>
<tr>
<td>4.613</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6349_s0/COUT</td>
</tr>
<tr>
<td>4.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>cpu/cpu_0/n6350_s0/CIN</td>
</tr>
<tr>
<td>4.661</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6350_s0/COUT</td>
</tr>
<tr>
<td>4.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>cpu/cpu_0/n6351_s0/CIN</td>
</tr>
<tr>
<td>4.709</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6351_s0/COUT</td>
</tr>
<tr>
<td>4.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>cpu/cpu_0/n6352_s0/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6352_s0/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td>cpu/cpu_0/n6353_s0/CIN</td>
</tr>
<tr>
<td>4.805</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6353_s0/COUT</td>
</tr>
<tr>
<td>4.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>cpu/cpu_0/n6354_s0/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6354_s0/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>cpu/cpu_0/n6355_s0/CIN</td>
</tr>
<tr>
<td>4.901</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6355_s0/COUT</td>
</tr>
<tr>
<td>4.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>cpu/cpu_0/n6356_s0/CIN</td>
</tr>
<tr>
<td>4.949</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6356_s0/COUT</td>
</tr>
<tr>
<td>4.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>cpu/cpu_0/n6357_s0/CIN</td>
</tr>
<tr>
<td>4.997</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6357_s0/COUT</td>
</tr>
<tr>
<td>4.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>cpu/cpu_0/n6358_s0/CIN</td>
</tr>
<tr>
<td>5.045</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6358_s0/COUT</td>
</tr>
<tr>
<td>5.045</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>cpu/cpu_0/n6359_s0/CIN</td>
</tr>
<tr>
<td>5.093</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6359_s0/COUT</td>
</tr>
<tr>
<td>5.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cpu/cpu_0/n6360_s0/CIN</td>
</tr>
<tr>
<td>5.141</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6360_s0/COUT</td>
</tr>
<tr>
<td>5.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>cpu/cpu_0/n6361_s0/CIN</td>
</tr>
<tr>
<td>5.189</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6361_s0/COUT</td>
</tr>
<tr>
<td>5.189</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cpu/cpu_0/n6362_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6362_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td>cpu/cpu_0/n6363_s0/CIN</td>
</tr>
<tr>
<td>5.285</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6363_s0/COUT</td>
</tr>
<tr>
<td>5.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cpu/cpu_0/n6364_s0/CIN</td>
</tr>
<tr>
<td>5.333</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6364_s0/COUT</td>
</tr>
<tr>
<td>5.333</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td>cpu/cpu_0/n6365_s0/CIN</td>
</tr>
<tr>
<td>5.381</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6365_s0/COUT</td>
</tr>
<tr>
<td>5.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu/cpu_0/n6366_s0/CIN</td>
</tr>
<tr>
<td>5.429</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6366_s0/COUT</td>
</tr>
<tr>
<td>5.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cpu/cpu_0/n6367_s0/CIN</td>
</tr>
<tr>
<td>5.477</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6367_s0/COUT</td>
</tr>
<tr>
<td>5.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cpu/cpu_0/n6368_s0/CIN</td>
</tr>
<tr>
<td>5.525</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6368_s0/COUT</td>
</tr>
<tr>
<td>5.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>cpu/cpu_0/n6369_s0/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6369_s0/COUT</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cpu/cpu_0/n6370_s0/CIN</td>
</tr>
<tr>
<td>5.621</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6370_s0/COUT</td>
</tr>
<tr>
<td>5.621</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td>cpu/cpu_0/n6371_s0/CIN</td>
</tr>
<tr>
<td>5.669</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6371_s0/COUT</td>
</tr>
<tr>
<td>5.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cpu/cpu_0/n6372_s0/CIN</td>
</tr>
<tr>
<td>5.717</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6372_s0/COUT</td>
</tr>
<tr>
<td>5.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cpu/cpu_0/n6373_s0/CIN</td>
</tr>
<tr>
<td>5.765</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6373_s0/COUT</td>
</tr>
<tr>
<td>5.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cpu/cpu_0/n6374_s0/CIN</td>
</tr>
<tr>
<td>5.813</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6374_s0/COUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>cpu/cpu_0/n6375_s0/CIN</td>
</tr>
<tr>
<td>5.861</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6375_s0/COUT</td>
</tr>
<tr>
<td>5.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>cpu/cpu_0/n6376_s0/CIN</td>
</tr>
<tr>
<td>5.909</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6376_s0/COUT</td>
</tr>
<tr>
<td>5.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cpu/cpu_0/n6377_s0/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6377_s0/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cpu/cpu_0/n6378_s0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6378_s0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>cpu/cpu_0/n6379_s0/CIN</td>
</tr>
<tr>
<td>6.053</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6379_s0/COUT</td>
</tr>
<tr>
<td>7.332</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/I2</td>
</tr>
<tr>
<td>7.611</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/F</td>
</tr>
<tr>
<td>7.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/I3</td>
</tr>
<tr>
<td>8.058</td>
<td>0.443</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/F</td>
</tr>
<tr>
<td>8.728</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/I3</td>
</tr>
<tr>
<td>9.228</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C30[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/F</td>
</tr>
<tr>
<td>9.730</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>cpu/cpu_0/n8990_s4/I3</td>
</tr>
<tr>
<td>9.982</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n8990_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>cpu/iBus_acc_ram_s4/I0</td>
</tr>
<tr>
<td>10.761</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/iBus_acc_ram_s4/F</td>
</tr>
<tr>
<td>11.447</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>cpu/cpu_0/n9301_s12/I3</td>
</tr>
<tr>
<td>11.943</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R24C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9301_s12/F</td>
</tr>
<tr>
<td>12.636</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[2][A]</td>
<td>cpu/cpu_0/n9288_s1/I1</td>
</tr>
<tr>
<td>12.888</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9288_s1/F</td>
</tr>
<tr>
<td>14.013</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/I1</td>
</tr>
<tr>
<td>14.518</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>15.825</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_27_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.542</td>
<td>0.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[2][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_27_s1/CLK</td>
</tr>
<tr>
<td>21.243</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C26[2][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.058%; route: 0.832, 54.942%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.197, 36.319%; route: 8.746, 61.115%; tC2Q: 0.367, 2.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.252%; route: 0.860, 55.748%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.243</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.515</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/CLK</td>
</tr>
<tr>
<td>1.882</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C40[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
</tr>
<tr>
<td>4.025</td>
<td>2.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>cpu/cpu_0/n6348_s0/I1</td>
</tr>
<tr>
<td>4.565</td>
<td>0.540</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6348_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td>cpu/cpu_0/n6349_s0/CIN</td>
</tr>
<tr>
<td>4.613</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6349_s0/COUT</td>
</tr>
<tr>
<td>4.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>cpu/cpu_0/n6350_s0/CIN</td>
</tr>
<tr>
<td>4.661</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6350_s0/COUT</td>
</tr>
<tr>
<td>4.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>cpu/cpu_0/n6351_s0/CIN</td>
</tr>
<tr>
<td>4.709</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6351_s0/COUT</td>
</tr>
<tr>
<td>4.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>cpu/cpu_0/n6352_s0/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6352_s0/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td>cpu/cpu_0/n6353_s0/CIN</td>
</tr>
<tr>
<td>4.805</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6353_s0/COUT</td>
</tr>
<tr>
<td>4.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>cpu/cpu_0/n6354_s0/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6354_s0/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>cpu/cpu_0/n6355_s0/CIN</td>
</tr>
<tr>
<td>4.901</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6355_s0/COUT</td>
</tr>
<tr>
<td>4.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>cpu/cpu_0/n6356_s0/CIN</td>
</tr>
<tr>
<td>4.949</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6356_s0/COUT</td>
</tr>
<tr>
<td>4.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>cpu/cpu_0/n6357_s0/CIN</td>
</tr>
<tr>
<td>4.997</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6357_s0/COUT</td>
</tr>
<tr>
<td>4.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>cpu/cpu_0/n6358_s0/CIN</td>
</tr>
<tr>
<td>5.045</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6358_s0/COUT</td>
</tr>
<tr>
<td>5.045</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>cpu/cpu_0/n6359_s0/CIN</td>
</tr>
<tr>
<td>5.093</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6359_s0/COUT</td>
</tr>
<tr>
<td>5.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cpu/cpu_0/n6360_s0/CIN</td>
</tr>
<tr>
<td>5.141</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6360_s0/COUT</td>
</tr>
<tr>
<td>5.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>cpu/cpu_0/n6361_s0/CIN</td>
</tr>
<tr>
<td>5.189</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6361_s0/COUT</td>
</tr>
<tr>
<td>5.189</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cpu/cpu_0/n6362_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6362_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td>cpu/cpu_0/n6363_s0/CIN</td>
</tr>
<tr>
<td>5.285</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6363_s0/COUT</td>
</tr>
<tr>
<td>5.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cpu/cpu_0/n6364_s0/CIN</td>
</tr>
<tr>
<td>5.333</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6364_s0/COUT</td>
</tr>
<tr>
<td>5.333</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td>cpu/cpu_0/n6365_s0/CIN</td>
</tr>
<tr>
<td>5.381</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6365_s0/COUT</td>
</tr>
<tr>
<td>5.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu/cpu_0/n6366_s0/CIN</td>
</tr>
<tr>
<td>5.429</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6366_s0/COUT</td>
</tr>
<tr>
<td>5.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cpu/cpu_0/n6367_s0/CIN</td>
</tr>
<tr>
<td>5.477</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6367_s0/COUT</td>
</tr>
<tr>
<td>5.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cpu/cpu_0/n6368_s0/CIN</td>
</tr>
<tr>
<td>5.525</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6368_s0/COUT</td>
</tr>
<tr>
<td>5.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>cpu/cpu_0/n6369_s0/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6369_s0/COUT</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cpu/cpu_0/n6370_s0/CIN</td>
</tr>
<tr>
<td>5.621</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6370_s0/COUT</td>
</tr>
<tr>
<td>5.621</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td>cpu/cpu_0/n6371_s0/CIN</td>
</tr>
<tr>
<td>5.669</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6371_s0/COUT</td>
</tr>
<tr>
<td>5.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cpu/cpu_0/n6372_s0/CIN</td>
</tr>
<tr>
<td>5.717</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6372_s0/COUT</td>
</tr>
<tr>
<td>5.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cpu/cpu_0/n6373_s0/CIN</td>
</tr>
<tr>
<td>5.765</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6373_s0/COUT</td>
</tr>
<tr>
<td>5.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cpu/cpu_0/n6374_s0/CIN</td>
</tr>
<tr>
<td>5.813</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6374_s0/COUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>cpu/cpu_0/n6375_s0/CIN</td>
</tr>
<tr>
<td>5.861</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6375_s0/COUT</td>
</tr>
<tr>
<td>5.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>cpu/cpu_0/n6376_s0/CIN</td>
</tr>
<tr>
<td>5.909</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6376_s0/COUT</td>
</tr>
<tr>
<td>5.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cpu/cpu_0/n6377_s0/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6377_s0/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cpu/cpu_0/n6378_s0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6378_s0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>cpu/cpu_0/n6379_s0/CIN</td>
</tr>
<tr>
<td>6.053</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6379_s0/COUT</td>
</tr>
<tr>
<td>7.332</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/I2</td>
</tr>
<tr>
<td>7.611</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/F</td>
</tr>
<tr>
<td>7.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/I3</td>
</tr>
<tr>
<td>8.058</td>
<td>0.443</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/F</td>
</tr>
<tr>
<td>8.728</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/I3</td>
</tr>
<tr>
<td>9.228</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C30[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/F</td>
</tr>
<tr>
<td>9.730</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>cpu/cpu_0/n8990_s4/I3</td>
</tr>
<tr>
<td>9.982</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n8990_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>cpu/iBus_acc_ram_s4/I0</td>
</tr>
<tr>
<td>10.761</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/iBus_acc_ram_s4/F</td>
</tr>
<tr>
<td>11.447</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>cpu/cpu_0/n9301_s12/I3</td>
</tr>
<tr>
<td>11.943</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R24C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9301_s12/F</td>
</tr>
<tr>
<td>12.636</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[2][A]</td>
<td>cpu/cpu_0/n9288_s1/I1</td>
</tr>
<tr>
<td>12.888</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9288_s1/F</td>
</tr>
<tr>
<td>14.013</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/I1</td>
</tr>
<tr>
<td>14.518</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>15.825</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[2][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_29_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.542</td>
<td>0.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[2][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_29_s1/CLK</td>
</tr>
<tr>
<td>21.243</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C26[2][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.058%; route: 0.832, 54.942%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.197, 36.319%; route: 8.746, 61.115%; tC2Q: 0.367, 2.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.252%; route: 0.860, 55.748%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.515</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/CLK</td>
</tr>
<tr>
<td>1.882</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C40[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
</tr>
<tr>
<td>4.025</td>
<td>2.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>cpu/cpu_0/n6348_s0/I1</td>
</tr>
<tr>
<td>4.565</td>
<td>0.540</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6348_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td>cpu/cpu_0/n6349_s0/CIN</td>
</tr>
<tr>
<td>4.613</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6349_s0/COUT</td>
</tr>
<tr>
<td>4.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>cpu/cpu_0/n6350_s0/CIN</td>
</tr>
<tr>
<td>4.661</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6350_s0/COUT</td>
</tr>
<tr>
<td>4.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>cpu/cpu_0/n6351_s0/CIN</td>
</tr>
<tr>
<td>4.709</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6351_s0/COUT</td>
</tr>
<tr>
<td>4.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>cpu/cpu_0/n6352_s0/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6352_s0/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td>cpu/cpu_0/n6353_s0/CIN</td>
</tr>
<tr>
<td>4.805</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6353_s0/COUT</td>
</tr>
<tr>
<td>4.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>cpu/cpu_0/n6354_s0/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6354_s0/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>cpu/cpu_0/n6355_s0/CIN</td>
</tr>
<tr>
<td>4.901</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6355_s0/COUT</td>
</tr>
<tr>
<td>4.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>cpu/cpu_0/n6356_s0/CIN</td>
</tr>
<tr>
<td>4.949</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6356_s0/COUT</td>
</tr>
<tr>
<td>4.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>cpu/cpu_0/n6357_s0/CIN</td>
</tr>
<tr>
<td>4.997</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6357_s0/COUT</td>
</tr>
<tr>
<td>4.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>cpu/cpu_0/n6358_s0/CIN</td>
</tr>
<tr>
<td>5.045</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6358_s0/COUT</td>
</tr>
<tr>
<td>5.045</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>cpu/cpu_0/n6359_s0/CIN</td>
</tr>
<tr>
<td>5.093</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6359_s0/COUT</td>
</tr>
<tr>
<td>5.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cpu/cpu_0/n6360_s0/CIN</td>
</tr>
<tr>
<td>5.141</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6360_s0/COUT</td>
</tr>
<tr>
<td>5.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>cpu/cpu_0/n6361_s0/CIN</td>
</tr>
<tr>
<td>5.189</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6361_s0/COUT</td>
</tr>
<tr>
<td>5.189</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cpu/cpu_0/n6362_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6362_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td>cpu/cpu_0/n6363_s0/CIN</td>
</tr>
<tr>
<td>5.285</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6363_s0/COUT</td>
</tr>
<tr>
<td>5.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cpu/cpu_0/n6364_s0/CIN</td>
</tr>
<tr>
<td>5.333</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6364_s0/COUT</td>
</tr>
<tr>
<td>5.333</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td>cpu/cpu_0/n6365_s0/CIN</td>
</tr>
<tr>
<td>5.381</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6365_s0/COUT</td>
</tr>
<tr>
<td>5.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu/cpu_0/n6366_s0/CIN</td>
</tr>
<tr>
<td>5.429</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6366_s0/COUT</td>
</tr>
<tr>
<td>5.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cpu/cpu_0/n6367_s0/CIN</td>
</tr>
<tr>
<td>5.477</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6367_s0/COUT</td>
</tr>
<tr>
<td>5.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cpu/cpu_0/n6368_s0/CIN</td>
</tr>
<tr>
<td>5.525</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6368_s0/COUT</td>
</tr>
<tr>
<td>5.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>cpu/cpu_0/n6369_s0/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6369_s0/COUT</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cpu/cpu_0/n6370_s0/CIN</td>
</tr>
<tr>
<td>5.621</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6370_s0/COUT</td>
</tr>
<tr>
<td>5.621</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td>cpu/cpu_0/n6371_s0/CIN</td>
</tr>
<tr>
<td>5.669</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6371_s0/COUT</td>
</tr>
<tr>
<td>5.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cpu/cpu_0/n6372_s0/CIN</td>
</tr>
<tr>
<td>5.717</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6372_s0/COUT</td>
</tr>
<tr>
<td>5.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cpu/cpu_0/n6373_s0/CIN</td>
</tr>
<tr>
<td>5.765</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6373_s0/COUT</td>
</tr>
<tr>
<td>5.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cpu/cpu_0/n6374_s0/CIN</td>
</tr>
<tr>
<td>5.813</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6374_s0/COUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>cpu/cpu_0/n6375_s0/CIN</td>
</tr>
<tr>
<td>5.861</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6375_s0/COUT</td>
</tr>
<tr>
<td>5.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>cpu/cpu_0/n6376_s0/CIN</td>
</tr>
<tr>
<td>5.909</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6376_s0/COUT</td>
</tr>
<tr>
<td>5.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cpu/cpu_0/n6377_s0/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6377_s0/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cpu/cpu_0/n6378_s0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6378_s0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>cpu/cpu_0/n6379_s0/CIN</td>
</tr>
<tr>
<td>6.053</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6379_s0/COUT</td>
</tr>
<tr>
<td>7.332</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/I2</td>
</tr>
<tr>
<td>7.611</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/F</td>
</tr>
<tr>
<td>7.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/I3</td>
</tr>
<tr>
<td>8.058</td>
<td>0.443</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/F</td>
</tr>
<tr>
<td>8.728</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/I3</td>
</tr>
<tr>
<td>9.228</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C30[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/F</td>
</tr>
<tr>
<td>9.730</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>cpu/cpu_0/n8990_s4/I3</td>
</tr>
<tr>
<td>9.982</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n8990_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>cpu/iBus_acc_ram_s4/I0</td>
</tr>
<tr>
<td>10.761</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/iBus_acc_ram_s4/F</td>
</tr>
<tr>
<td>11.447</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>cpu/cpu_0/n9301_s12/I3</td>
</tr>
<tr>
<td>11.943</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R24C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9301_s12/F</td>
</tr>
<tr>
<td>12.636</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[2][A]</td>
<td>cpu/cpu_0/n9288_s1/I1</td>
</tr>
<tr>
<td>12.888</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9288_s1/F</td>
</tr>
<tr>
<td>14.013</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/I1</td>
</tr>
<tr>
<td>14.518</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>15.642</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[1][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.531</td>
<td>0.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[1][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_1_s1/CLK</td>
</tr>
<tr>
<td>21.232</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C27[1][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.058%; route: 0.832, 54.942%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.197, 36.788%; route: 8.563, 60.613%; tC2Q: 0.367, 2.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.582%; route: 0.848, 55.418%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.515</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/CLK</td>
</tr>
<tr>
<td>1.882</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C40[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
</tr>
<tr>
<td>4.025</td>
<td>2.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>cpu/cpu_0/n6348_s0/I1</td>
</tr>
<tr>
<td>4.565</td>
<td>0.540</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6348_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td>cpu/cpu_0/n6349_s0/CIN</td>
</tr>
<tr>
<td>4.613</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6349_s0/COUT</td>
</tr>
<tr>
<td>4.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>cpu/cpu_0/n6350_s0/CIN</td>
</tr>
<tr>
<td>4.661</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6350_s0/COUT</td>
</tr>
<tr>
<td>4.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>cpu/cpu_0/n6351_s0/CIN</td>
</tr>
<tr>
<td>4.709</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6351_s0/COUT</td>
</tr>
<tr>
<td>4.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>cpu/cpu_0/n6352_s0/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6352_s0/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td>cpu/cpu_0/n6353_s0/CIN</td>
</tr>
<tr>
<td>4.805</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6353_s0/COUT</td>
</tr>
<tr>
<td>4.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>cpu/cpu_0/n6354_s0/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6354_s0/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>cpu/cpu_0/n6355_s0/CIN</td>
</tr>
<tr>
<td>4.901</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6355_s0/COUT</td>
</tr>
<tr>
<td>4.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>cpu/cpu_0/n6356_s0/CIN</td>
</tr>
<tr>
<td>4.949</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6356_s0/COUT</td>
</tr>
<tr>
<td>4.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>cpu/cpu_0/n6357_s0/CIN</td>
</tr>
<tr>
<td>4.997</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6357_s0/COUT</td>
</tr>
<tr>
<td>4.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>cpu/cpu_0/n6358_s0/CIN</td>
</tr>
<tr>
<td>5.045</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6358_s0/COUT</td>
</tr>
<tr>
<td>5.045</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>cpu/cpu_0/n6359_s0/CIN</td>
</tr>
<tr>
<td>5.093</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6359_s0/COUT</td>
</tr>
<tr>
<td>5.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cpu/cpu_0/n6360_s0/CIN</td>
</tr>
<tr>
<td>5.141</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6360_s0/COUT</td>
</tr>
<tr>
<td>5.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>cpu/cpu_0/n6361_s0/CIN</td>
</tr>
<tr>
<td>5.189</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6361_s0/COUT</td>
</tr>
<tr>
<td>5.189</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cpu/cpu_0/n6362_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6362_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td>cpu/cpu_0/n6363_s0/CIN</td>
</tr>
<tr>
<td>5.285</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6363_s0/COUT</td>
</tr>
<tr>
<td>5.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cpu/cpu_0/n6364_s0/CIN</td>
</tr>
<tr>
<td>5.333</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6364_s0/COUT</td>
</tr>
<tr>
<td>5.333</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td>cpu/cpu_0/n6365_s0/CIN</td>
</tr>
<tr>
<td>5.381</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6365_s0/COUT</td>
</tr>
<tr>
<td>5.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu/cpu_0/n6366_s0/CIN</td>
</tr>
<tr>
<td>5.429</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6366_s0/COUT</td>
</tr>
<tr>
<td>5.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cpu/cpu_0/n6367_s0/CIN</td>
</tr>
<tr>
<td>5.477</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6367_s0/COUT</td>
</tr>
<tr>
<td>5.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cpu/cpu_0/n6368_s0/CIN</td>
</tr>
<tr>
<td>5.525</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6368_s0/COUT</td>
</tr>
<tr>
<td>5.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>cpu/cpu_0/n6369_s0/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6369_s0/COUT</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cpu/cpu_0/n6370_s0/CIN</td>
</tr>
<tr>
<td>5.621</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6370_s0/COUT</td>
</tr>
<tr>
<td>5.621</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td>cpu/cpu_0/n6371_s0/CIN</td>
</tr>
<tr>
<td>5.669</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6371_s0/COUT</td>
</tr>
<tr>
<td>5.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cpu/cpu_0/n6372_s0/CIN</td>
</tr>
<tr>
<td>5.717</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6372_s0/COUT</td>
</tr>
<tr>
<td>5.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cpu/cpu_0/n6373_s0/CIN</td>
</tr>
<tr>
<td>5.765</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6373_s0/COUT</td>
</tr>
<tr>
<td>5.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cpu/cpu_0/n6374_s0/CIN</td>
</tr>
<tr>
<td>5.813</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6374_s0/COUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>cpu/cpu_0/n6375_s0/CIN</td>
</tr>
<tr>
<td>5.861</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6375_s0/COUT</td>
</tr>
<tr>
<td>5.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>cpu/cpu_0/n6376_s0/CIN</td>
</tr>
<tr>
<td>5.909</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6376_s0/COUT</td>
</tr>
<tr>
<td>5.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cpu/cpu_0/n6377_s0/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6377_s0/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cpu/cpu_0/n6378_s0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6378_s0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>cpu/cpu_0/n6379_s0/CIN</td>
</tr>
<tr>
<td>6.053</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6379_s0/COUT</td>
</tr>
<tr>
<td>7.332</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/I2</td>
</tr>
<tr>
<td>7.611</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/F</td>
</tr>
<tr>
<td>7.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/I3</td>
</tr>
<tr>
<td>8.058</td>
<td>0.443</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/F</td>
</tr>
<tr>
<td>8.728</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/I3</td>
</tr>
<tr>
<td>9.228</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C30[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/F</td>
</tr>
<tr>
<td>9.730</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>cpu/cpu_0/n8990_s4/I3</td>
</tr>
<tr>
<td>9.982</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n8990_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>cpu/iBus_acc_ram_s4/I0</td>
</tr>
<tr>
<td>10.761</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/iBus_acc_ram_s4/F</td>
</tr>
<tr>
<td>11.447</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>cpu/cpu_0/n9301_s12/I3</td>
</tr>
<tr>
<td>11.943</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R24C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9301_s12/F</td>
</tr>
<tr>
<td>12.636</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[2][A]</td>
<td>cpu/cpu_0/n9288_s1/I1</td>
</tr>
<tr>
<td>12.888</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9288_s1/F</td>
</tr>
<tr>
<td>14.013</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/I1</td>
</tr>
<tr>
<td>14.518</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>15.642</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.531</td>
<td>0.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[2][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_2_s1/CLK</td>
</tr>
<tr>
<td>21.232</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C27[2][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.058%; route: 0.832, 54.942%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.197, 36.788%; route: 8.563, 60.613%; tC2Q: 0.367, 2.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.582%; route: 0.848, 55.418%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.515</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/CLK</td>
</tr>
<tr>
<td>1.882</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C40[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
</tr>
<tr>
<td>4.025</td>
<td>2.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>cpu/cpu_0/n6348_s0/I1</td>
</tr>
<tr>
<td>4.565</td>
<td>0.540</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6348_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td>cpu/cpu_0/n6349_s0/CIN</td>
</tr>
<tr>
<td>4.613</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6349_s0/COUT</td>
</tr>
<tr>
<td>4.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>cpu/cpu_0/n6350_s0/CIN</td>
</tr>
<tr>
<td>4.661</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6350_s0/COUT</td>
</tr>
<tr>
<td>4.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>cpu/cpu_0/n6351_s0/CIN</td>
</tr>
<tr>
<td>4.709</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6351_s0/COUT</td>
</tr>
<tr>
<td>4.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>cpu/cpu_0/n6352_s0/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6352_s0/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td>cpu/cpu_0/n6353_s0/CIN</td>
</tr>
<tr>
<td>4.805</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6353_s0/COUT</td>
</tr>
<tr>
<td>4.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>cpu/cpu_0/n6354_s0/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6354_s0/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>cpu/cpu_0/n6355_s0/CIN</td>
</tr>
<tr>
<td>4.901</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6355_s0/COUT</td>
</tr>
<tr>
<td>4.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>cpu/cpu_0/n6356_s0/CIN</td>
</tr>
<tr>
<td>4.949</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6356_s0/COUT</td>
</tr>
<tr>
<td>4.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>cpu/cpu_0/n6357_s0/CIN</td>
</tr>
<tr>
<td>4.997</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6357_s0/COUT</td>
</tr>
<tr>
<td>4.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>cpu/cpu_0/n6358_s0/CIN</td>
</tr>
<tr>
<td>5.045</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6358_s0/COUT</td>
</tr>
<tr>
<td>5.045</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>cpu/cpu_0/n6359_s0/CIN</td>
</tr>
<tr>
<td>5.093</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6359_s0/COUT</td>
</tr>
<tr>
<td>5.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cpu/cpu_0/n6360_s0/CIN</td>
</tr>
<tr>
<td>5.141</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6360_s0/COUT</td>
</tr>
<tr>
<td>5.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>cpu/cpu_0/n6361_s0/CIN</td>
</tr>
<tr>
<td>5.189</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6361_s0/COUT</td>
</tr>
<tr>
<td>5.189</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cpu/cpu_0/n6362_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6362_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td>cpu/cpu_0/n6363_s0/CIN</td>
</tr>
<tr>
<td>5.285</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6363_s0/COUT</td>
</tr>
<tr>
<td>5.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cpu/cpu_0/n6364_s0/CIN</td>
</tr>
<tr>
<td>5.333</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6364_s0/COUT</td>
</tr>
<tr>
<td>5.333</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td>cpu/cpu_0/n6365_s0/CIN</td>
</tr>
<tr>
<td>5.381</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6365_s0/COUT</td>
</tr>
<tr>
<td>5.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu/cpu_0/n6366_s0/CIN</td>
</tr>
<tr>
<td>5.429</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6366_s0/COUT</td>
</tr>
<tr>
<td>5.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cpu/cpu_0/n6367_s0/CIN</td>
</tr>
<tr>
<td>5.477</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6367_s0/COUT</td>
</tr>
<tr>
<td>5.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cpu/cpu_0/n6368_s0/CIN</td>
</tr>
<tr>
<td>5.525</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6368_s0/COUT</td>
</tr>
<tr>
<td>5.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>cpu/cpu_0/n6369_s0/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6369_s0/COUT</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cpu/cpu_0/n6370_s0/CIN</td>
</tr>
<tr>
<td>5.621</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6370_s0/COUT</td>
</tr>
<tr>
<td>5.621</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td>cpu/cpu_0/n6371_s0/CIN</td>
</tr>
<tr>
<td>5.669</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6371_s0/COUT</td>
</tr>
<tr>
<td>5.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cpu/cpu_0/n6372_s0/CIN</td>
</tr>
<tr>
<td>5.717</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6372_s0/COUT</td>
</tr>
<tr>
<td>5.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cpu/cpu_0/n6373_s0/CIN</td>
</tr>
<tr>
<td>5.765</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6373_s0/COUT</td>
</tr>
<tr>
<td>5.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cpu/cpu_0/n6374_s0/CIN</td>
</tr>
<tr>
<td>5.813</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6374_s0/COUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>cpu/cpu_0/n6375_s0/CIN</td>
</tr>
<tr>
<td>5.861</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6375_s0/COUT</td>
</tr>
<tr>
<td>5.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>cpu/cpu_0/n6376_s0/CIN</td>
</tr>
<tr>
<td>5.909</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6376_s0/COUT</td>
</tr>
<tr>
<td>5.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cpu/cpu_0/n6377_s0/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6377_s0/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cpu/cpu_0/n6378_s0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6378_s0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>cpu/cpu_0/n6379_s0/CIN</td>
</tr>
<tr>
<td>6.053</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6379_s0/COUT</td>
</tr>
<tr>
<td>7.332</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/I2</td>
</tr>
<tr>
<td>7.611</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/F</td>
</tr>
<tr>
<td>7.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/I3</td>
</tr>
<tr>
<td>8.058</td>
<td>0.443</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/F</td>
</tr>
<tr>
<td>8.728</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/I3</td>
</tr>
<tr>
<td>9.228</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C30[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/F</td>
</tr>
<tr>
<td>9.730</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>cpu/cpu_0/n8990_s4/I3</td>
</tr>
<tr>
<td>9.982</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n8990_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>cpu/iBus_acc_ram_s4/I0</td>
</tr>
<tr>
<td>10.761</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/iBus_acc_ram_s4/F</td>
</tr>
<tr>
<td>11.447</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>cpu/cpu_0/n9301_s12/I3</td>
</tr>
<tr>
<td>11.943</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R24C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9301_s12/F</td>
</tr>
<tr>
<td>12.636</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[2][A]</td>
<td>cpu/cpu_0/n9288_s1/I1</td>
</tr>
<tr>
<td>12.888</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9288_s1/F</td>
</tr>
<tr>
<td>14.013</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/I1</td>
</tr>
<tr>
<td>14.518</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>15.642</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[2][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.531</td>
<td>0.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[2][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_3_s1/CLK</td>
</tr>
<tr>
<td>21.232</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C27[2][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.058%; route: 0.832, 54.942%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.197, 36.788%; route: 8.563, 60.613%; tC2Q: 0.367, 2.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.582%; route: 0.848, 55.418%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.515</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/CLK</td>
</tr>
<tr>
<td>1.882</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C40[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
</tr>
<tr>
<td>4.025</td>
<td>2.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>cpu/cpu_0/n6348_s0/I1</td>
</tr>
<tr>
<td>4.565</td>
<td>0.540</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6348_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td>cpu/cpu_0/n6349_s0/CIN</td>
</tr>
<tr>
<td>4.613</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6349_s0/COUT</td>
</tr>
<tr>
<td>4.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>cpu/cpu_0/n6350_s0/CIN</td>
</tr>
<tr>
<td>4.661</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6350_s0/COUT</td>
</tr>
<tr>
<td>4.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>cpu/cpu_0/n6351_s0/CIN</td>
</tr>
<tr>
<td>4.709</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6351_s0/COUT</td>
</tr>
<tr>
<td>4.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>cpu/cpu_0/n6352_s0/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6352_s0/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td>cpu/cpu_0/n6353_s0/CIN</td>
</tr>
<tr>
<td>4.805</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6353_s0/COUT</td>
</tr>
<tr>
<td>4.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>cpu/cpu_0/n6354_s0/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6354_s0/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>cpu/cpu_0/n6355_s0/CIN</td>
</tr>
<tr>
<td>4.901</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6355_s0/COUT</td>
</tr>
<tr>
<td>4.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>cpu/cpu_0/n6356_s0/CIN</td>
</tr>
<tr>
<td>4.949</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6356_s0/COUT</td>
</tr>
<tr>
<td>4.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>cpu/cpu_0/n6357_s0/CIN</td>
</tr>
<tr>
<td>4.997</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6357_s0/COUT</td>
</tr>
<tr>
<td>4.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>cpu/cpu_0/n6358_s0/CIN</td>
</tr>
<tr>
<td>5.045</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6358_s0/COUT</td>
</tr>
<tr>
<td>5.045</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>cpu/cpu_0/n6359_s0/CIN</td>
</tr>
<tr>
<td>5.093</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6359_s0/COUT</td>
</tr>
<tr>
<td>5.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cpu/cpu_0/n6360_s0/CIN</td>
</tr>
<tr>
<td>5.141</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6360_s0/COUT</td>
</tr>
<tr>
<td>5.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>cpu/cpu_0/n6361_s0/CIN</td>
</tr>
<tr>
<td>5.189</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6361_s0/COUT</td>
</tr>
<tr>
<td>5.189</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cpu/cpu_0/n6362_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6362_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td>cpu/cpu_0/n6363_s0/CIN</td>
</tr>
<tr>
<td>5.285</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6363_s0/COUT</td>
</tr>
<tr>
<td>5.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cpu/cpu_0/n6364_s0/CIN</td>
</tr>
<tr>
<td>5.333</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6364_s0/COUT</td>
</tr>
<tr>
<td>5.333</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td>cpu/cpu_0/n6365_s0/CIN</td>
</tr>
<tr>
<td>5.381</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6365_s0/COUT</td>
</tr>
<tr>
<td>5.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu/cpu_0/n6366_s0/CIN</td>
</tr>
<tr>
<td>5.429</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6366_s0/COUT</td>
</tr>
<tr>
<td>5.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cpu/cpu_0/n6367_s0/CIN</td>
</tr>
<tr>
<td>5.477</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6367_s0/COUT</td>
</tr>
<tr>
<td>5.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cpu/cpu_0/n6368_s0/CIN</td>
</tr>
<tr>
<td>5.525</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6368_s0/COUT</td>
</tr>
<tr>
<td>5.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>cpu/cpu_0/n6369_s0/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6369_s0/COUT</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cpu/cpu_0/n6370_s0/CIN</td>
</tr>
<tr>
<td>5.621</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6370_s0/COUT</td>
</tr>
<tr>
<td>5.621</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td>cpu/cpu_0/n6371_s0/CIN</td>
</tr>
<tr>
<td>5.669</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6371_s0/COUT</td>
</tr>
<tr>
<td>5.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cpu/cpu_0/n6372_s0/CIN</td>
</tr>
<tr>
<td>5.717</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6372_s0/COUT</td>
</tr>
<tr>
<td>5.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cpu/cpu_0/n6373_s0/CIN</td>
</tr>
<tr>
<td>5.765</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6373_s0/COUT</td>
</tr>
<tr>
<td>5.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cpu/cpu_0/n6374_s0/CIN</td>
</tr>
<tr>
<td>5.813</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6374_s0/COUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>cpu/cpu_0/n6375_s0/CIN</td>
</tr>
<tr>
<td>5.861</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6375_s0/COUT</td>
</tr>
<tr>
<td>5.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>cpu/cpu_0/n6376_s0/CIN</td>
</tr>
<tr>
<td>5.909</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6376_s0/COUT</td>
</tr>
<tr>
<td>5.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cpu/cpu_0/n6377_s0/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6377_s0/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cpu/cpu_0/n6378_s0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6378_s0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>cpu/cpu_0/n6379_s0/CIN</td>
</tr>
<tr>
<td>6.053</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6379_s0/COUT</td>
</tr>
<tr>
<td>7.332</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/I2</td>
</tr>
<tr>
<td>7.611</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/F</td>
</tr>
<tr>
<td>7.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/I3</td>
</tr>
<tr>
<td>8.058</td>
<td>0.443</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/F</td>
</tr>
<tr>
<td>8.728</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/I3</td>
</tr>
<tr>
<td>9.228</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C30[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/F</td>
</tr>
<tr>
<td>9.730</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>cpu/cpu_0/n8990_s4/I3</td>
</tr>
<tr>
<td>9.982</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n8990_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>cpu/iBus_acc_ram_s4/I0</td>
</tr>
<tr>
<td>10.761</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/iBus_acc_ram_s4/F</td>
</tr>
<tr>
<td>11.447</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>cpu/cpu_0/n9301_s12/I3</td>
</tr>
<tr>
<td>11.943</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R24C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9301_s12/F</td>
</tr>
<tr>
<td>12.636</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[2][A]</td>
<td>cpu/cpu_0/n9288_s1/I1</td>
</tr>
<tr>
<td>12.888</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9288_s1/F</td>
</tr>
<tr>
<td>14.013</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/I1</td>
</tr>
<tr>
<td>14.518</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>15.642</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[3][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.531</td>
<td>0.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[3][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_4_s1/CLK</td>
</tr>
<tr>
<td>21.232</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C27[3][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.058%; route: 0.832, 54.942%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.197, 36.788%; route: 8.563, 60.613%; tC2Q: 0.367, 2.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.582%; route: 0.848, 55.418%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.515</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/CLK</td>
</tr>
<tr>
<td>1.882</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C40[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
</tr>
<tr>
<td>4.025</td>
<td>2.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>cpu/cpu_0/n6348_s0/I1</td>
</tr>
<tr>
<td>4.565</td>
<td>0.540</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6348_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td>cpu/cpu_0/n6349_s0/CIN</td>
</tr>
<tr>
<td>4.613</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6349_s0/COUT</td>
</tr>
<tr>
<td>4.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>cpu/cpu_0/n6350_s0/CIN</td>
</tr>
<tr>
<td>4.661</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6350_s0/COUT</td>
</tr>
<tr>
<td>4.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>cpu/cpu_0/n6351_s0/CIN</td>
</tr>
<tr>
<td>4.709</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6351_s0/COUT</td>
</tr>
<tr>
<td>4.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>cpu/cpu_0/n6352_s0/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6352_s0/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td>cpu/cpu_0/n6353_s0/CIN</td>
</tr>
<tr>
<td>4.805</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6353_s0/COUT</td>
</tr>
<tr>
<td>4.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>cpu/cpu_0/n6354_s0/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6354_s0/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>cpu/cpu_0/n6355_s0/CIN</td>
</tr>
<tr>
<td>4.901</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6355_s0/COUT</td>
</tr>
<tr>
<td>4.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>cpu/cpu_0/n6356_s0/CIN</td>
</tr>
<tr>
<td>4.949</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6356_s0/COUT</td>
</tr>
<tr>
<td>4.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>cpu/cpu_0/n6357_s0/CIN</td>
</tr>
<tr>
<td>4.997</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6357_s0/COUT</td>
</tr>
<tr>
<td>4.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>cpu/cpu_0/n6358_s0/CIN</td>
</tr>
<tr>
<td>5.045</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6358_s0/COUT</td>
</tr>
<tr>
<td>5.045</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>cpu/cpu_0/n6359_s0/CIN</td>
</tr>
<tr>
<td>5.093</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6359_s0/COUT</td>
</tr>
<tr>
<td>5.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cpu/cpu_0/n6360_s0/CIN</td>
</tr>
<tr>
<td>5.141</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6360_s0/COUT</td>
</tr>
<tr>
<td>5.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>cpu/cpu_0/n6361_s0/CIN</td>
</tr>
<tr>
<td>5.189</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6361_s0/COUT</td>
</tr>
<tr>
<td>5.189</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cpu/cpu_0/n6362_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6362_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td>cpu/cpu_0/n6363_s0/CIN</td>
</tr>
<tr>
<td>5.285</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6363_s0/COUT</td>
</tr>
<tr>
<td>5.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cpu/cpu_0/n6364_s0/CIN</td>
</tr>
<tr>
<td>5.333</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6364_s0/COUT</td>
</tr>
<tr>
<td>5.333</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td>cpu/cpu_0/n6365_s0/CIN</td>
</tr>
<tr>
<td>5.381</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6365_s0/COUT</td>
</tr>
<tr>
<td>5.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu/cpu_0/n6366_s0/CIN</td>
</tr>
<tr>
<td>5.429</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6366_s0/COUT</td>
</tr>
<tr>
<td>5.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cpu/cpu_0/n6367_s0/CIN</td>
</tr>
<tr>
<td>5.477</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6367_s0/COUT</td>
</tr>
<tr>
<td>5.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cpu/cpu_0/n6368_s0/CIN</td>
</tr>
<tr>
<td>5.525</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6368_s0/COUT</td>
</tr>
<tr>
<td>5.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>cpu/cpu_0/n6369_s0/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6369_s0/COUT</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cpu/cpu_0/n6370_s0/CIN</td>
</tr>
<tr>
<td>5.621</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6370_s0/COUT</td>
</tr>
<tr>
<td>5.621</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td>cpu/cpu_0/n6371_s0/CIN</td>
</tr>
<tr>
<td>5.669</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6371_s0/COUT</td>
</tr>
<tr>
<td>5.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cpu/cpu_0/n6372_s0/CIN</td>
</tr>
<tr>
<td>5.717</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6372_s0/COUT</td>
</tr>
<tr>
<td>5.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cpu/cpu_0/n6373_s0/CIN</td>
</tr>
<tr>
<td>5.765</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6373_s0/COUT</td>
</tr>
<tr>
<td>5.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cpu/cpu_0/n6374_s0/CIN</td>
</tr>
<tr>
<td>5.813</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6374_s0/COUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>cpu/cpu_0/n6375_s0/CIN</td>
</tr>
<tr>
<td>5.861</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6375_s0/COUT</td>
</tr>
<tr>
<td>5.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>cpu/cpu_0/n6376_s0/CIN</td>
</tr>
<tr>
<td>5.909</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6376_s0/COUT</td>
</tr>
<tr>
<td>5.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cpu/cpu_0/n6377_s0/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6377_s0/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cpu/cpu_0/n6378_s0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6378_s0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>cpu/cpu_0/n6379_s0/CIN</td>
</tr>
<tr>
<td>6.053</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6379_s0/COUT</td>
</tr>
<tr>
<td>7.332</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/I2</td>
</tr>
<tr>
<td>7.611</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/F</td>
</tr>
<tr>
<td>7.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/I3</td>
</tr>
<tr>
<td>8.058</td>
<td>0.443</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/F</td>
</tr>
<tr>
<td>8.728</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/I3</td>
</tr>
<tr>
<td>9.228</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C30[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/F</td>
</tr>
<tr>
<td>9.730</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>cpu/cpu_0/n8990_s4/I3</td>
</tr>
<tr>
<td>9.982</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n8990_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>cpu/iBus_acc_ram_s4/I0</td>
</tr>
<tr>
<td>10.761</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/iBus_acc_ram_s4/F</td>
</tr>
<tr>
<td>11.447</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>cpu/cpu_0/n9301_s12/I3</td>
</tr>
<tr>
<td>11.943</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R24C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9301_s12/F</td>
</tr>
<tr>
<td>12.636</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[2][A]</td>
<td>cpu/cpu_0/n9288_s1/I1</td>
</tr>
<tr>
<td>12.888</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9288_s1/F</td>
</tr>
<tr>
<td>14.013</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/I1</td>
</tr>
<tr>
<td>14.518</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>15.642</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.531</td>
<td>0.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[0][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_6_s1/CLK</td>
</tr>
<tr>
<td>21.232</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C27[0][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.058%; route: 0.832, 54.942%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.197, 36.788%; route: 8.563, 60.613%; tC2Q: 0.367, 2.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.582%; route: 0.848, 55.418%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.515</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/CLK</td>
</tr>
<tr>
<td>1.882</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C40[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
</tr>
<tr>
<td>4.025</td>
<td>2.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>cpu/cpu_0/n6348_s0/I1</td>
</tr>
<tr>
<td>4.565</td>
<td>0.540</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6348_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td>cpu/cpu_0/n6349_s0/CIN</td>
</tr>
<tr>
<td>4.613</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6349_s0/COUT</td>
</tr>
<tr>
<td>4.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>cpu/cpu_0/n6350_s0/CIN</td>
</tr>
<tr>
<td>4.661</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6350_s0/COUT</td>
</tr>
<tr>
<td>4.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>cpu/cpu_0/n6351_s0/CIN</td>
</tr>
<tr>
<td>4.709</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6351_s0/COUT</td>
</tr>
<tr>
<td>4.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>cpu/cpu_0/n6352_s0/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6352_s0/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td>cpu/cpu_0/n6353_s0/CIN</td>
</tr>
<tr>
<td>4.805</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6353_s0/COUT</td>
</tr>
<tr>
<td>4.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>cpu/cpu_0/n6354_s0/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6354_s0/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>cpu/cpu_0/n6355_s0/CIN</td>
</tr>
<tr>
<td>4.901</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6355_s0/COUT</td>
</tr>
<tr>
<td>4.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>cpu/cpu_0/n6356_s0/CIN</td>
</tr>
<tr>
<td>4.949</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6356_s0/COUT</td>
</tr>
<tr>
<td>4.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>cpu/cpu_0/n6357_s0/CIN</td>
</tr>
<tr>
<td>4.997</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6357_s0/COUT</td>
</tr>
<tr>
<td>4.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>cpu/cpu_0/n6358_s0/CIN</td>
</tr>
<tr>
<td>5.045</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6358_s0/COUT</td>
</tr>
<tr>
<td>5.045</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>cpu/cpu_0/n6359_s0/CIN</td>
</tr>
<tr>
<td>5.093</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6359_s0/COUT</td>
</tr>
<tr>
<td>5.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cpu/cpu_0/n6360_s0/CIN</td>
</tr>
<tr>
<td>5.141</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6360_s0/COUT</td>
</tr>
<tr>
<td>5.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>cpu/cpu_0/n6361_s0/CIN</td>
</tr>
<tr>
<td>5.189</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6361_s0/COUT</td>
</tr>
<tr>
<td>5.189</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cpu/cpu_0/n6362_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6362_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td>cpu/cpu_0/n6363_s0/CIN</td>
</tr>
<tr>
<td>5.285</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6363_s0/COUT</td>
</tr>
<tr>
<td>5.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cpu/cpu_0/n6364_s0/CIN</td>
</tr>
<tr>
<td>5.333</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6364_s0/COUT</td>
</tr>
<tr>
<td>5.333</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td>cpu/cpu_0/n6365_s0/CIN</td>
</tr>
<tr>
<td>5.381</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6365_s0/COUT</td>
</tr>
<tr>
<td>5.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu/cpu_0/n6366_s0/CIN</td>
</tr>
<tr>
<td>5.429</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6366_s0/COUT</td>
</tr>
<tr>
<td>5.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cpu/cpu_0/n6367_s0/CIN</td>
</tr>
<tr>
<td>5.477</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6367_s0/COUT</td>
</tr>
<tr>
<td>5.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cpu/cpu_0/n6368_s0/CIN</td>
</tr>
<tr>
<td>5.525</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6368_s0/COUT</td>
</tr>
<tr>
<td>5.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>cpu/cpu_0/n6369_s0/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6369_s0/COUT</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cpu/cpu_0/n6370_s0/CIN</td>
</tr>
<tr>
<td>5.621</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6370_s0/COUT</td>
</tr>
<tr>
<td>5.621</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td>cpu/cpu_0/n6371_s0/CIN</td>
</tr>
<tr>
<td>5.669</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6371_s0/COUT</td>
</tr>
<tr>
<td>5.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cpu/cpu_0/n6372_s0/CIN</td>
</tr>
<tr>
<td>5.717</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6372_s0/COUT</td>
</tr>
<tr>
<td>5.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cpu/cpu_0/n6373_s0/CIN</td>
</tr>
<tr>
<td>5.765</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6373_s0/COUT</td>
</tr>
<tr>
<td>5.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cpu/cpu_0/n6374_s0/CIN</td>
</tr>
<tr>
<td>5.813</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6374_s0/COUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>cpu/cpu_0/n6375_s0/CIN</td>
</tr>
<tr>
<td>5.861</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6375_s0/COUT</td>
</tr>
<tr>
<td>5.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>cpu/cpu_0/n6376_s0/CIN</td>
</tr>
<tr>
<td>5.909</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6376_s0/COUT</td>
</tr>
<tr>
<td>5.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cpu/cpu_0/n6377_s0/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6377_s0/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cpu/cpu_0/n6378_s0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6378_s0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>cpu/cpu_0/n6379_s0/CIN</td>
</tr>
<tr>
<td>6.053</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6379_s0/COUT</td>
</tr>
<tr>
<td>7.332</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/I2</td>
</tr>
<tr>
<td>7.611</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/F</td>
</tr>
<tr>
<td>7.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/I3</td>
</tr>
<tr>
<td>8.058</td>
<td>0.443</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/F</td>
</tr>
<tr>
<td>8.728</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/I3</td>
</tr>
<tr>
<td>9.228</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C30[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/F</td>
</tr>
<tr>
<td>9.730</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>cpu/cpu_0/n8990_s4/I3</td>
</tr>
<tr>
<td>9.982</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n8990_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>cpu/iBus_acc_ram_s4/I0</td>
</tr>
<tr>
<td>10.761</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/iBus_acc_ram_s4/F</td>
</tr>
<tr>
<td>11.447</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>cpu/cpu_0/n9301_s12/I3</td>
</tr>
<tr>
<td>11.943</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R24C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9301_s12/F</td>
</tr>
<tr>
<td>12.636</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[2][A]</td>
<td>cpu/cpu_0/n9288_s1/I1</td>
</tr>
<tr>
<td>12.888</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9288_s1/F</td>
</tr>
<tr>
<td>14.013</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/I1</td>
</tr>
<tr>
<td>14.518</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>15.642</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[1][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.531</td>
<td>0.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[1][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_8_s1/CLK</td>
</tr>
<tr>
<td>21.232</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C27[1][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.058%; route: 0.832, 54.942%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.197, 36.788%; route: 8.563, 60.613%; tC2Q: 0.367, 2.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.582%; route: 0.848, 55.418%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.232</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.515</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/CLK</td>
</tr>
<tr>
<td>1.882</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C40[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
</tr>
<tr>
<td>4.025</td>
<td>2.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>cpu/cpu_0/n6348_s0/I1</td>
</tr>
<tr>
<td>4.565</td>
<td>0.540</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6348_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td>cpu/cpu_0/n6349_s0/CIN</td>
</tr>
<tr>
<td>4.613</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6349_s0/COUT</td>
</tr>
<tr>
<td>4.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>cpu/cpu_0/n6350_s0/CIN</td>
</tr>
<tr>
<td>4.661</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6350_s0/COUT</td>
</tr>
<tr>
<td>4.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>cpu/cpu_0/n6351_s0/CIN</td>
</tr>
<tr>
<td>4.709</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6351_s0/COUT</td>
</tr>
<tr>
<td>4.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>cpu/cpu_0/n6352_s0/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6352_s0/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td>cpu/cpu_0/n6353_s0/CIN</td>
</tr>
<tr>
<td>4.805</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6353_s0/COUT</td>
</tr>
<tr>
<td>4.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>cpu/cpu_0/n6354_s0/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6354_s0/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>cpu/cpu_0/n6355_s0/CIN</td>
</tr>
<tr>
<td>4.901</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6355_s0/COUT</td>
</tr>
<tr>
<td>4.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>cpu/cpu_0/n6356_s0/CIN</td>
</tr>
<tr>
<td>4.949</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6356_s0/COUT</td>
</tr>
<tr>
<td>4.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>cpu/cpu_0/n6357_s0/CIN</td>
</tr>
<tr>
<td>4.997</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6357_s0/COUT</td>
</tr>
<tr>
<td>4.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>cpu/cpu_0/n6358_s0/CIN</td>
</tr>
<tr>
<td>5.045</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6358_s0/COUT</td>
</tr>
<tr>
<td>5.045</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>cpu/cpu_0/n6359_s0/CIN</td>
</tr>
<tr>
<td>5.093</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6359_s0/COUT</td>
</tr>
<tr>
<td>5.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cpu/cpu_0/n6360_s0/CIN</td>
</tr>
<tr>
<td>5.141</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6360_s0/COUT</td>
</tr>
<tr>
<td>5.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>cpu/cpu_0/n6361_s0/CIN</td>
</tr>
<tr>
<td>5.189</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6361_s0/COUT</td>
</tr>
<tr>
<td>5.189</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cpu/cpu_0/n6362_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6362_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td>cpu/cpu_0/n6363_s0/CIN</td>
</tr>
<tr>
<td>5.285</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6363_s0/COUT</td>
</tr>
<tr>
<td>5.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cpu/cpu_0/n6364_s0/CIN</td>
</tr>
<tr>
<td>5.333</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6364_s0/COUT</td>
</tr>
<tr>
<td>5.333</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td>cpu/cpu_0/n6365_s0/CIN</td>
</tr>
<tr>
<td>5.381</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6365_s0/COUT</td>
</tr>
<tr>
<td>5.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu/cpu_0/n6366_s0/CIN</td>
</tr>
<tr>
<td>5.429</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6366_s0/COUT</td>
</tr>
<tr>
<td>5.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cpu/cpu_0/n6367_s0/CIN</td>
</tr>
<tr>
<td>5.477</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6367_s0/COUT</td>
</tr>
<tr>
<td>5.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cpu/cpu_0/n6368_s0/CIN</td>
</tr>
<tr>
<td>5.525</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6368_s0/COUT</td>
</tr>
<tr>
<td>5.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>cpu/cpu_0/n6369_s0/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6369_s0/COUT</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cpu/cpu_0/n6370_s0/CIN</td>
</tr>
<tr>
<td>5.621</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6370_s0/COUT</td>
</tr>
<tr>
<td>5.621</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td>cpu/cpu_0/n6371_s0/CIN</td>
</tr>
<tr>
<td>5.669</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6371_s0/COUT</td>
</tr>
<tr>
<td>5.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cpu/cpu_0/n6372_s0/CIN</td>
</tr>
<tr>
<td>5.717</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6372_s0/COUT</td>
</tr>
<tr>
<td>5.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cpu/cpu_0/n6373_s0/CIN</td>
</tr>
<tr>
<td>5.765</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6373_s0/COUT</td>
</tr>
<tr>
<td>5.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cpu/cpu_0/n6374_s0/CIN</td>
</tr>
<tr>
<td>5.813</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6374_s0/COUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>cpu/cpu_0/n6375_s0/CIN</td>
</tr>
<tr>
<td>5.861</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6375_s0/COUT</td>
</tr>
<tr>
<td>5.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>cpu/cpu_0/n6376_s0/CIN</td>
</tr>
<tr>
<td>5.909</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6376_s0/COUT</td>
</tr>
<tr>
<td>5.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cpu/cpu_0/n6377_s0/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6377_s0/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cpu/cpu_0/n6378_s0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6378_s0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>cpu/cpu_0/n6379_s0/CIN</td>
</tr>
<tr>
<td>6.053</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6379_s0/COUT</td>
</tr>
<tr>
<td>7.332</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/I2</td>
</tr>
<tr>
<td>7.611</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/F</td>
</tr>
<tr>
<td>7.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/I3</td>
</tr>
<tr>
<td>8.058</td>
<td>0.443</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/F</td>
</tr>
<tr>
<td>8.728</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/I3</td>
</tr>
<tr>
<td>9.228</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C30[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/F</td>
</tr>
<tr>
<td>9.730</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>cpu/cpu_0/n8990_s4/I3</td>
</tr>
<tr>
<td>9.982</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n8990_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>cpu/iBus_acc_ram_s4/I0</td>
</tr>
<tr>
<td>10.761</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/iBus_acc_ram_s4/F</td>
</tr>
<tr>
<td>11.447</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>cpu/cpu_0/n9301_s12/I3</td>
</tr>
<tr>
<td>11.943</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R24C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9301_s12/F</td>
</tr>
<tr>
<td>12.636</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[2][A]</td>
<td>cpu/cpu_0/n9288_s1/I1</td>
</tr>
<tr>
<td>12.888</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9288_s1/F</td>
</tr>
<tr>
<td>14.013</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/I1</td>
</tr>
<tr>
<td>14.518</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>15.642</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[0][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_13_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.531</td>
<td>0.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[0][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_13_s1/CLK</td>
</tr>
<tr>
<td>21.232</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C27[0][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.058%; route: 0.832, 54.942%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.197, 36.788%; route: 8.563, 60.613%; tC2Q: 0.367, 2.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.582%; route: 0.848, 55.418%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.515</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/CLK</td>
</tr>
<tr>
<td>1.882</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C40[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
</tr>
<tr>
<td>4.025</td>
<td>2.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>cpu/cpu_0/n6348_s0/I1</td>
</tr>
<tr>
<td>4.565</td>
<td>0.540</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6348_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td>cpu/cpu_0/n6349_s0/CIN</td>
</tr>
<tr>
<td>4.613</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6349_s0/COUT</td>
</tr>
<tr>
<td>4.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>cpu/cpu_0/n6350_s0/CIN</td>
</tr>
<tr>
<td>4.661</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6350_s0/COUT</td>
</tr>
<tr>
<td>4.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>cpu/cpu_0/n6351_s0/CIN</td>
</tr>
<tr>
<td>4.709</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6351_s0/COUT</td>
</tr>
<tr>
<td>4.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>cpu/cpu_0/n6352_s0/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6352_s0/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td>cpu/cpu_0/n6353_s0/CIN</td>
</tr>
<tr>
<td>4.805</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6353_s0/COUT</td>
</tr>
<tr>
<td>4.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>cpu/cpu_0/n6354_s0/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6354_s0/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>cpu/cpu_0/n6355_s0/CIN</td>
</tr>
<tr>
<td>4.901</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6355_s0/COUT</td>
</tr>
<tr>
<td>4.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>cpu/cpu_0/n6356_s0/CIN</td>
</tr>
<tr>
<td>4.949</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6356_s0/COUT</td>
</tr>
<tr>
<td>4.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>cpu/cpu_0/n6357_s0/CIN</td>
</tr>
<tr>
<td>4.997</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6357_s0/COUT</td>
</tr>
<tr>
<td>4.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>cpu/cpu_0/n6358_s0/CIN</td>
</tr>
<tr>
<td>5.045</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6358_s0/COUT</td>
</tr>
<tr>
<td>5.045</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>cpu/cpu_0/n6359_s0/CIN</td>
</tr>
<tr>
<td>5.093</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6359_s0/COUT</td>
</tr>
<tr>
<td>5.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cpu/cpu_0/n6360_s0/CIN</td>
</tr>
<tr>
<td>5.141</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6360_s0/COUT</td>
</tr>
<tr>
<td>5.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>cpu/cpu_0/n6361_s0/CIN</td>
</tr>
<tr>
<td>5.189</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6361_s0/COUT</td>
</tr>
<tr>
<td>5.189</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cpu/cpu_0/n6362_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6362_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td>cpu/cpu_0/n6363_s0/CIN</td>
</tr>
<tr>
<td>5.285</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6363_s0/COUT</td>
</tr>
<tr>
<td>5.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cpu/cpu_0/n6364_s0/CIN</td>
</tr>
<tr>
<td>5.333</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6364_s0/COUT</td>
</tr>
<tr>
<td>5.333</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td>cpu/cpu_0/n6365_s0/CIN</td>
</tr>
<tr>
<td>5.381</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6365_s0/COUT</td>
</tr>
<tr>
<td>5.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu/cpu_0/n6366_s0/CIN</td>
</tr>
<tr>
<td>5.429</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6366_s0/COUT</td>
</tr>
<tr>
<td>5.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cpu/cpu_0/n6367_s0/CIN</td>
</tr>
<tr>
<td>5.477</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6367_s0/COUT</td>
</tr>
<tr>
<td>5.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cpu/cpu_0/n6368_s0/CIN</td>
</tr>
<tr>
<td>5.525</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6368_s0/COUT</td>
</tr>
<tr>
<td>5.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>cpu/cpu_0/n6369_s0/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6369_s0/COUT</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cpu/cpu_0/n6370_s0/CIN</td>
</tr>
<tr>
<td>5.621</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6370_s0/COUT</td>
</tr>
<tr>
<td>5.621</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td>cpu/cpu_0/n6371_s0/CIN</td>
</tr>
<tr>
<td>5.669</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6371_s0/COUT</td>
</tr>
<tr>
<td>5.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cpu/cpu_0/n6372_s0/CIN</td>
</tr>
<tr>
<td>5.717</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6372_s0/COUT</td>
</tr>
<tr>
<td>5.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cpu/cpu_0/n6373_s0/CIN</td>
</tr>
<tr>
<td>5.765</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6373_s0/COUT</td>
</tr>
<tr>
<td>5.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cpu/cpu_0/n6374_s0/CIN</td>
</tr>
<tr>
<td>5.813</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6374_s0/COUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>cpu/cpu_0/n6375_s0/CIN</td>
</tr>
<tr>
<td>5.861</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6375_s0/COUT</td>
</tr>
<tr>
<td>5.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>cpu/cpu_0/n6376_s0/CIN</td>
</tr>
<tr>
<td>5.909</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6376_s0/COUT</td>
</tr>
<tr>
<td>5.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cpu/cpu_0/n6377_s0/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6377_s0/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cpu/cpu_0/n6378_s0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6378_s0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>cpu/cpu_0/n6379_s0/CIN</td>
</tr>
<tr>
<td>6.053</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6379_s0/COUT</td>
</tr>
<tr>
<td>7.332</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/I2</td>
</tr>
<tr>
<td>7.611</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/F</td>
</tr>
<tr>
<td>7.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/I3</td>
</tr>
<tr>
<td>8.058</td>
<td>0.443</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/F</td>
</tr>
<tr>
<td>8.728</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/I3</td>
</tr>
<tr>
<td>9.228</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C30[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/F</td>
</tr>
<tr>
<td>9.730</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>cpu/cpu_0/n8990_s4/I3</td>
</tr>
<tr>
<td>9.982</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n8990_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>cpu/iBus_acc_ram_s4/I0</td>
</tr>
<tr>
<td>10.761</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/iBus_acc_ram_s4/F</td>
</tr>
<tr>
<td>11.447</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>cpu/cpu_0/n9301_s12/I3</td>
</tr>
<tr>
<td>11.943</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R24C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9301_s12/F</td>
</tr>
<tr>
<td>12.636</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[2][A]</td>
<td>cpu/cpu_0/n9288_s1/I1</td>
</tr>
<tr>
<td>12.888</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9288_s1/F</td>
</tr>
<tr>
<td>14.013</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/I1</td>
</tr>
<tr>
<td>14.518</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>15.642</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.540</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[0][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_7_s1/CLK</td>
</tr>
<tr>
<td>21.241</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C28[0][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.058%; route: 0.832, 54.942%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.197, 36.788%; route: 8.563, 60.613%; tC2Q: 0.367, 2.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.321%; route: 0.857, 55.679%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.515</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/CLK</td>
</tr>
<tr>
<td>1.882</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C40[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
</tr>
<tr>
<td>4.025</td>
<td>2.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>cpu/cpu_0/n6348_s0/I1</td>
</tr>
<tr>
<td>4.565</td>
<td>0.540</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6348_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td>cpu/cpu_0/n6349_s0/CIN</td>
</tr>
<tr>
<td>4.613</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6349_s0/COUT</td>
</tr>
<tr>
<td>4.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>cpu/cpu_0/n6350_s0/CIN</td>
</tr>
<tr>
<td>4.661</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6350_s0/COUT</td>
</tr>
<tr>
<td>4.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>cpu/cpu_0/n6351_s0/CIN</td>
</tr>
<tr>
<td>4.709</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6351_s0/COUT</td>
</tr>
<tr>
<td>4.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>cpu/cpu_0/n6352_s0/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6352_s0/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td>cpu/cpu_0/n6353_s0/CIN</td>
</tr>
<tr>
<td>4.805</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6353_s0/COUT</td>
</tr>
<tr>
<td>4.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>cpu/cpu_0/n6354_s0/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6354_s0/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>cpu/cpu_0/n6355_s0/CIN</td>
</tr>
<tr>
<td>4.901</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6355_s0/COUT</td>
</tr>
<tr>
<td>4.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>cpu/cpu_0/n6356_s0/CIN</td>
</tr>
<tr>
<td>4.949</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6356_s0/COUT</td>
</tr>
<tr>
<td>4.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>cpu/cpu_0/n6357_s0/CIN</td>
</tr>
<tr>
<td>4.997</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6357_s0/COUT</td>
</tr>
<tr>
<td>4.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>cpu/cpu_0/n6358_s0/CIN</td>
</tr>
<tr>
<td>5.045</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6358_s0/COUT</td>
</tr>
<tr>
<td>5.045</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>cpu/cpu_0/n6359_s0/CIN</td>
</tr>
<tr>
<td>5.093</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6359_s0/COUT</td>
</tr>
<tr>
<td>5.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cpu/cpu_0/n6360_s0/CIN</td>
</tr>
<tr>
<td>5.141</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6360_s0/COUT</td>
</tr>
<tr>
<td>5.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>cpu/cpu_0/n6361_s0/CIN</td>
</tr>
<tr>
<td>5.189</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6361_s0/COUT</td>
</tr>
<tr>
<td>5.189</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cpu/cpu_0/n6362_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6362_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td>cpu/cpu_0/n6363_s0/CIN</td>
</tr>
<tr>
<td>5.285</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6363_s0/COUT</td>
</tr>
<tr>
<td>5.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cpu/cpu_0/n6364_s0/CIN</td>
</tr>
<tr>
<td>5.333</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6364_s0/COUT</td>
</tr>
<tr>
<td>5.333</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td>cpu/cpu_0/n6365_s0/CIN</td>
</tr>
<tr>
<td>5.381</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6365_s0/COUT</td>
</tr>
<tr>
<td>5.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu/cpu_0/n6366_s0/CIN</td>
</tr>
<tr>
<td>5.429</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6366_s0/COUT</td>
</tr>
<tr>
<td>5.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cpu/cpu_0/n6367_s0/CIN</td>
</tr>
<tr>
<td>5.477</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6367_s0/COUT</td>
</tr>
<tr>
<td>5.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cpu/cpu_0/n6368_s0/CIN</td>
</tr>
<tr>
<td>5.525</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6368_s0/COUT</td>
</tr>
<tr>
<td>5.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>cpu/cpu_0/n6369_s0/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6369_s0/COUT</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cpu/cpu_0/n6370_s0/CIN</td>
</tr>
<tr>
<td>5.621</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6370_s0/COUT</td>
</tr>
<tr>
<td>5.621</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td>cpu/cpu_0/n6371_s0/CIN</td>
</tr>
<tr>
<td>5.669</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6371_s0/COUT</td>
</tr>
<tr>
<td>5.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cpu/cpu_0/n6372_s0/CIN</td>
</tr>
<tr>
<td>5.717</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6372_s0/COUT</td>
</tr>
<tr>
<td>5.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cpu/cpu_0/n6373_s0/CIN</td>
</tr>
<tr>
<td>5.765</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6373_s0/COUT</td>
</tr>
<tr>
<td>5.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cpu/cpu_0/n6374_s0/CIN</td>
</tr>
<tr>
<td>5.813</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6374_s0/COUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>cpu/cpu_0/n6375_s0/CIN</td>
</tr>
<tr>
<td>5.861</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6375_s0/COUT</td>
</tr>
<tr>
<td>5.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>cpu/cpu_0/n6376_s0/CIN</td>
</tr>
<tr>
<td>5.909</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6376_s0/COUT</td>
</tr>
<tr>
<td>5.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cpu/cpu_0/n6377_s0/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6377_s0/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cpu/cpu_0/n6378_s0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6378_s0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>cpu/cpu_0/n6379_s0/CIN</td>
</tr>
<tr>
<td>6.053</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6379_s0/COUT</td>
</tr>
<tr>
<td>7.332</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/I2</td>
</tr>
<tr>
<td>7.611</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/F</td>
</tr>
<tr>
<td>7.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/I3</td>
</tr>
<tr>
<td>8.058</td>
<td>0.443</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/F</td>
</tr>
<tr>
<td>8.728</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/I3</td>
</tr>
<tr>
<td>9.228</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C30[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/F</td>
</tr>
<tr>
<td>9.730</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>cpu/cpu_0/n8990_s4/I3</td>
</tr>
<tr>
<td>9.982</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n8990_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>cpu/iBus_acc_ram_s4/I0</td>
</tr>
<tr>
<td>10.761</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/iBus_acc_ram_s4/F</td>
</tr>
<tr>
<td>11.447</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>cpu/cpu_0/n9301_s12/I3</td>
</tr>
<tr>
<td>11.943</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R24C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9301_s12/F</td>
</tr>
<tr>
<td>12.636</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[2][A]</td>
<td>cpu/cpu_0/n9288_s1/I1</td>
</tr>
<tr>
<td>12.888</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9288_s1/F</td>
</tr>
<tr>
<td>14.013</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/I1</td>
</tr>
<tr>
<td>14.518</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>15.642</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[0][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_9_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.540</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[0][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_9_s1/CLK</td>
</tr>
<tr>
<td>21.241</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C28[0][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.058%; route: 0.832, 54.942%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.197, 36.788%; route: 8.563, 60.613%; tC2Q: 0.367, 2.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.321%; route: 0.857, 55.679%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.515</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/CLK</td>
</tr>
<tr>
<td>1.882</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C40[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
</tr>
<tr>
<td>4.025</td>
<td>2.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>cpu/cpu_0/n6348_s0/I1</td>
</tr>
<tr>
<td>4.565</td>
<td>0.540</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6348_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td>cpu/cpu_0/n6349_s0/CIN</td>
</tr>
<tr>
<td>4.613</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6349_s0/COUT</td>
</tr>
<tr>
<td>4.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>cpu/cpu_0/n6350_s0/CIN</td>
</tr>
<tr>
<td>4.661</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6350_s0/COUT</td>
</tr>
<tr>
<td>4.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>cpu/cpu_0/n6351_s0/CIN</td>
</tr>
<tr>
<td>4.709</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6351_s0/COUT</td>
</tr>
<tr>
<td>4.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>cpu/cpu_0/n6352_s0/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6352_s0/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td>cpu/cpu_0/n6353_s0/CIN</td>
</tr>
<tr>
<td>4.805</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6353_s0/COUT</td>
</tr>
<tr>
<td>4.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>cpu/cpu_0/n6354_s0/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6354_s0/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>cpu/cpu_0/n6355_s0/CIN</td>
</tr>
<tr>
<td>4.901</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6355_s0/COUT</td>
</tr>
<tr>
<td>4.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>cpu/cpu_0/n6356_s0/CIN</td>
</tr>
<tr>
<td>4.949</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6356_s0/COUT</td>
</tr>
<tr>
<td>4.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>cpu/cpu_0/n6357_s0/CIN</td>
</tr>
<tr>
<td>4.997</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6357_s0/COUT</td>
</tr>
<tr>
<td>4.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>cpu/cpu_0/n6358_s0/CIN</td>
</tr>
<tr>
<td>5.045</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6358_s0/COUT</td>
</tr>
<tr>
<td>5.045</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>cpu/cpu_0/n6359_s0/CIN</td>
</tr>
<tr>
<td>5.093</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6359_s0/COUT</td>
</tr>
<tr>
<td>5.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cpu/cpu_0/n6360_s0/CIN</td>
</tr>
<tr>
<td>5.141</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6360_s0/COUT</td>
</tr>
<tr>
<td>5.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>cpu/cpu_0/n6361_s0/CIN</td>
</tr>
<tr>
<td>5.189</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6361_s0/COUT</td>
</tr>
<tr>
<td>5.189</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cpu/cpu_0/n6362_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6362_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td>cpu/cpu_0/n6363_s0/CIN</td>
</tr>
<tr>
<td>5.285</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6363_s0/COUT</td>
</tr>
<tr>
<td>5.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cpu/cpu_0/n6364_s0/CIN</td>
</tr>
<tr>
<td>5.333</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6364_s0/COUT</td>
</tr>
<tr>
<td>5.333</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td>cpu/cpu_0/n6365_s0/CIN</td>
</tr>
<tr>
<td>5.381</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6365_s0/COUT</td>
</tr>
<tr>
<td>5.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu/cpu_0/n6366_s0/CIN</td>
</tr>
<tr>
<td>5.429</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6366_s0/COUT</td>
</tr>
<tr>
<td>5.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cpu/cpu_0/n6367_s0/CIN</td>
</tr>
<tr>
<td>5.477</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6367_s0/COUT</td>
</tr>
<tr>
<td>5.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cpu/cpu_0/n6368_s0/CIN</td>
</tr>
<tr>
<td>5.525</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6368_s0/COUT</td>
</tr>
<tr>
<td>5.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>cpu/cpu_0/n6369_s0/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6369_s0/COUT</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cpu/cpu_0/n6370_s0/CIN</td>
</tr>
<tr>
<td>5.621</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6370_s0/COUT</td>
</tr>
<tr>
<td>5.621</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td>cpu/cpu_0/n6371_s0/CIN</td>
</tr>
<tr>
<td>5.669</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6371_s0/COUT</td>
</tr>
<tr>
<td>5.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cpu/cpu_0/n6372_s0/CIN</td>
</tr>
<tr>
<td>5.717</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6372_s0/COUT</td>
</tr>
<tr>
<td>5.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cpu/cpu_0/n6373_s0/CIN</td>
</tr>
<tr>
<td>5.765</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6373_s0/COUT</td>
</tr>
<tr>
<td>5.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cpu/cpu_0/n6374_s0/CIN</td>
</tr>
<tr>
<td>5.813</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6374_s0/COUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>cpu/cpu_0/n6375_s0/CIN</td>
</tr>
<tr>
<td>5.861</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6375_s0/COUT</td>
</tr>
<tr>
<td>5.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>cpu/cpu_0/n6376_s0/CIN</td>
</tr>
<tr>
<td>5.909</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6376_s0/COUT</td>
</tr>
<tr>
<td>5.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cpu/cpu_0/n6377_s0/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6377_s0/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cpu/cpu_0/n6378_s0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6378_s0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>cpu/cpu_0/n6379_s0/CIN</td>
</tr>
<tr>
<td>6.053</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6379_s0/COUT</td>
</tr>
<tr>
<td>7.332</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/I2</td>
</tr>
<tr>
<td>7.611</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/F</td>
</tr>
<tr>
<td>7.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/I3</td>
</tr>
<tr>
<td>8.058</td>
<td>0.443</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/F</td>
</tr>
<tr>
<td>8.728</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/I3</td>
</tr>
<tr>
<td>9.228</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C30[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/F</td>
</tr>
<tr>
<td>9.730</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>cpu/cpu_0/n8990_s4/I3</td>
</tr>
<tr>
<td>9.982</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n8990_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>cpu/iBus_acc_ram_s4/I0</td>
</tr>
<tr>
<td>10.761</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/iBus_acc_ram_s4/F</td>
</tr>
<tr>
<td>11.447</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>cpu/cpu_0/n9301_s12/I3</td>
</tr>
<tr>
<td>11.943</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R24C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9301_s12/F</td>
</tr>
<tr>
<td>12.636</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[2][A]</td>
<td>cpu/cpu_0/n9288_s1/I1</td>
</tr>
<tr>
<td>12.888</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9288_s1/F</td>
</tr>
<tr>
<td>14.013</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/I1</td>
</tr>
<tr>
<td>14.518</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>15.642</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[1][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_10_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.540</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[1][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_10_s1/CLK</td>
</tr>
<tr>
<td>21.241</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C28[1][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.058%; route: 0.832, 54.942%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.197, 36.788%; route: 8.563, 60.613%; tC2Q: 0.367, 2.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.321%; route: 0.857, 55.679%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.515</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/CLK</td>
</tr>
<tr>
<td>1.882</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C40[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
</tr>
<tr>
<td>4.025</td>
<td>2.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>cpu/cpu_0/n6348_s0/I1</td>
</tr>
<tr>
<td>4.565</td>
<td>0.540</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6348_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td>cpu/cpu_0/n6349_s0/CIN</td>
</tr>
<tr>
<td>4.613</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6349_s0/COUT</td>
</tr>
<tr>
<td>4.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>cpu/cpu_0/n6350_s0/CIN</td>
</tr>
<tr>
<td>4.661</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6350_s0/COUT</td>
</tr>
<tr>
<td>4.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>cpu/cpu_0/n6351_s0/CIN</td>
</tr>
<tr>
<td>4.709</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6351_s0/COUT</td>
</tr>
<tr>
<td>4.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>cpu/cpu_0/n6352_s0/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6352_s0/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td>cpu/cpu_0/n6353_s0/CIN</td>
</tr>
<tr>
<td>4.805</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6353_s0/COUT</td>
</tr>
<tr>
<td>4.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>cpu/cpu_0/n6354_s0/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6354_s0/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>cpu/cpu_0/n6355_s0/CIN</td>
</tr>
<tr>
<td>4.901</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6355_s0/COUT</td>
</tr>
<tr>
<td>4.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>cpu/cpu_0/n6356_s0/CIN</td>
</tr>
<tr>
<td>4.949</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6356_s0/COUT</td>
</tr>
<tr>
<td>4.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>cpu/cpu_0/n6357_s0/CIN</td>
</tr>
<tr>
<td>4.997</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6357_s0/COUT</td>
</tr>
<tr>
<td>4.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>cpu/cpu_0/n6358_s0/CIN</td>
</tr>
<tr>
<td>5.045</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6358_s0/COUT</td>
</tr>
<tr>
<td>5.045</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>cpu/cpu_0/n6359_s0/CIN</td>
</tr>
<tr>
<td>5.093</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6359_s0/COUT</td>
</tr>
<tr>
<td>5.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cpu/cpu_0/n6360_s0/CIN</td>
</tr>
<tr>
<td>5.141</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6360_s0/COUT</td>
</tr>
<tr>
<td>5.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>cpu/cpu_0/n6361_s0/CIN</td>
</tr>
<tr>
<td>5.189</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6361_s0/COUT</td>
</tr>
<tr>
<td>5.189</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cpu/cpu_0/n6362_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6362_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td>cpu/cpu_0/n6363_s0/CIN</td>
</tr>
<tr>
<td>5.285</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6363_s0/COUT</td>
</tr>
<tr>
<td>5.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cpu/cpu_0/n6364_s0/CIN</td>
</tr>
<tr>
<td>5.333</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6364_s0/COUT</td>
</tr>
<tr>
<td>5.333</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td>cpu/cpu_0/n6365_s0/CIN</td>
</tr>
<tr>
<td>5.381</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6365_s0/COUT</td>
</tr>
<tr>
<td>5.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu/cpu_0/n6366_s0/CIN</td>
</tr>
<tr>
<td>5.429</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6366_s0/COUT</td>
</tr>
<tr>
<td>5.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cpu/cpu_0/n6367_s0/CIN</td>
</tr>
<tr>
<td>5.477</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6367_s0/COUT</td>
</tr>
<tr>
<td>5.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cpu/cpu_0/n6368_s0/CIN</td>
</tr>
<tr>
<td>5.525</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6368_s0/COUT</td>
</tr>
<tr>
<td>5.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>cpu/cpu_0/n6369_s0/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6369_s0/COUT</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cpu/cpu_0/n6370_s0/CIN</td>
</tr>
<tr>
<td>5.621</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6370_s0/COUT</td>
</tr>
<tr>
<td>5.621</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td>cpu/cpu_0/n6371_s0/CIN</td>
</tr>
<tr>
<td>5.669</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6371_s0/COUT</td>
</tr>
<tr>
<td>5.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cpu/cpu_0/n6372_s0/CIN</td>
</tr>
<tr>
<td>5.717</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6372_s0/COUT</td>
</tr>
<tr>
<td>5.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cpu/cpu_0/n6373_s0/CIN</td>
</tr>
<tr>
<td>5.765</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6373_s0/COUT</td>
</tr>
<tr>
<td>5.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cpu/cpu_0/n6374_s0/CIN</td>
</tr>
<tr>
<td>5.813</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6374_s0/COUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>cpu/cpu_0/n6375_s0/CIN</td>
</tr>
<tr>
<td>5.861</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6375_s0/COUT</td>
</tr>
<tr>
<td>5.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>cpu/cpu_0/n6376_s0/CIN</td>
</tr>
<tr>
<td>5.909</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6376_s0/COUT</td>
</tr>
<tr>
<td>5.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cpu/cpu_0/n6377_s0/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6377_s0/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cpu/cpu_0/n6378_s0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6378_s0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>cpu/cpu_0/n6379_s0/CIN</td>
</tr>
<tr>
<td>6.053</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6379_s0/COUT</td>
</tr>
<tr>
<td>7.332</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/I2</td>
</tr>
<tr>
<td>7.611</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/F</td>
</tr>
<tr>
<td>7.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/I3</td>
</tr>
<tr>
<td>8.058</td>
<td>0.443</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/F</td>
</tr>
<tr>
<td>8.728</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/I3</td>
</tr>
<tr>
<td>9.228</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C30[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/F</td>
</tr>
<tr>
<td>9.730</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>cpu/cpu_0/n8990_s4/I3</td>
</tr>
<tr>
<td>9.982</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n8990_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>cpu/iBus_acc_ram_s4/I0</td>
</tr>
<tr>
<td>10.761</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/iBus_acc_ram_s4/F</td>
</tr>
<tr>
<td>11.447</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>cpu/cpu_0/n9301_s12/I3</td>
</tr>
<tr>
<td>11.943</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R24C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9301_s12/F</td>
</tr>
<tr>
<td>12.636</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[2][A]</td>
<td>cpu/cpu_0/n9288_s1/I1</td>
</tr>
<tr>
<td>12.888</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9288_s1/F</td>
</tr>
<tr>
<td>14.013</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/I1</td>
</tr>
<tr>
<td>14.518</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>15.642</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_11_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.540</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[2][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_11_s1/CLK</td>
</tr>
<tr>
<td>21.241</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C28[2][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.058%; route: 0.832, 54.942%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.197, 36.788%; route: 8.563, 60.613%; tC2Q: 0.367, 2.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.321%; route: 0.857, 55.679%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.515</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/CLK</td>
</tr>
<tr>
<td>1.882</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C40[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
</tr>
<tr>
<td>4.025</td>
<td>2.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>cpu/cpu_0/n6348_s0/I1</td>
</tr>
<tr>
<td>4.565</td>
<td>0.540</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6348_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td>cpu/cpu_0/n6349_s0/CIN</td>
</tr>
<tr>
<td>4.613</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6349_s0/COUT</td>
</tr>
<tr>
<td>4.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>cpu/cpu_0/n6350_s0/CIN</td>
</tr>
<tr>
<td>4.661</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6350_s0/COUT</td>
</tr>
<tr>
<td>4.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>cpu/cpu_0/n6351_s0/CIN</td>
</tr>
<tr>
<td>4.709</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6351_s0/COUT</td>
</tr>
<tr>
<td>4.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>cpu/cpu_0/n6352_s0/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6352_s0/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td>cpu/cpu_0/n6353_s0/CIN</td>
</tr>
<tr>
<td>4.805</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6353_s0/COUT</td>
</tr>
<tr>
<td>4.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>cpu/cpu_0/n6354_s0/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6354_s0/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>cpu/cpu_0/n6355_s0/CIN</td>
</tr>
<tr>
<td>4.901</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6355_s0/COUT</td>
</tr>
<tr>
<td>4.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>cpu/cpu_0/n6356_s0/CIN</td>
</tr>
<tr>
<td>4.949</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6356_s0/COUT</td>
</tr>
<tr>
<td>4.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>cpu/cpu_0/n6357_s0/CIN</td>
</tr>
<tr>
<td>4.997</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6357_s0/COUT</td>
</tr>
<tr>
<td>4.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>cpu/cpu_0/n6358_s0/CIN</td>
</tr>
<tr>
<td>5.045</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6358_s0/COUT</td>
</tr>
<tr>
<td>5.045</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>cpu/cpu_0/n6359_s0/CIN</td>
</tr>
<tr>
<td>5.093</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6359_s0/COUT</td>
</tr>
<tr>
<td>5.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cpu/cpu_0/n6360_s0/CIN</td>
</tr>
<tr>
<td>5.141</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6360_s0/COUT</td>
</tr>
<tr>
<td>5.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>cpu/cpu_0/n6361_s0/CIN</td>
</tr>
<tr>
<td>5.189</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6361_s0/COUT</td>
</tr>
<tr>
<td>5.189</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cpu/cpu_0/n6362_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6362_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td>cpu/cpu_0/n6363_s0/CIN</td>
</tr>
<tr>
<td>5.285</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6363_s0/COUT</td>
</tr>
<tr>
<td>5.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cpu/cpu_0/n6364_s0/CIN</td>
</tr>
<tr>
<td>5.333</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6364_s0/COUT</td>
</tr>
<tr>
<td>5.333</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td>cpu/cpu_0/n6365_s0/CIN</td>
</tr>
<tr>
<td>5.381</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6365_s0/COUT</td>
</tr>
<tr>
<td>5.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu/cpu_0/n6366_s0/CIN</td>
</tr>
<tr>
<td>5.429</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6366_s0/COUT</td>
</tr>
<tr>
<td>5.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cpu/cpu_0/n6367_s0/CIN</td>
</tr>
<tr>
<td>5.477</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6367_s0/COUT</td>
</tr>
<tr>
<td>5.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cpu/cpu_0/n6368_s0/CIN</td>
</tr>
<tr>
<td>5.525</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6368_s0/COUT</td>
</tr>
<tr>
<td>5.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>cpu/cpu_0/n6369_s0/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6369_s0/COUT</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cpu/cpu_0/n6370_s0/CIN</td>
</tr>
<tr>
<td>5.621</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6370_s0/COUT</td>
</tr>
<tr>
<td>5.621</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td>cpu/cpu_0/n6371_s0/CIN</td>
</tr>
<tr>
<td>5.669</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6371_s0/COUT</td>
</tr>
<tr>
<td>5.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cpu/cpu_0/n6372_s0/CIN</td>
</tr>
<tr>
<td>5.717</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6372_s0/COUT</td>
</tr>
<tr>
<td>5.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cpu/cpu_0/n6373_s0/CIN</td>
</tr>
<tr>
<td>5.765</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6373_s0/COUT</td>
</tr>
<tr>
<td>5.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cpu/cpu_0/n6374_s0/CIN</td>
</tr>
<tr>
<td>5.813</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6374_s0/COUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>cpu/cpu_0/n6375_s0/CIN</td>
</tr>
<tr>
<td>5.861</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6375_s0/COUT</td>
</tr>
<tr>
<td>5.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>cpu/cpu_0/n6376_s0/CIN</td>
</tr>
<tr>
<td>5.909</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6376_s0/COUT</td>
</tr>
<tr>
<td>5.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cpu/cpu_0/n6377_s0/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6377_s0/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cpu/cpu_0/n6378_s0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6378_s0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>cpu/cpu_0/n6379_s0/CIN</td>
</tr>
<tr>
<td>6.053</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6379_s0/COUT</td>
</tr>
<tr>
<td>7.332</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/I2</td>
</tr>
<tr>
<td>7.611</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/F</td>
</tr>
<tr>
<td>7.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/I3</td>
</tr>
<tr>
<td>8.058</td>
<td>0.443</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/F</td>
</tr>
<tr>
<td>8.728</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/I3</td>
</tr>
<tr>
<td>9.228</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C30[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/F</td>
</tr>
<tr>
<td>9.730</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>cpu/cpu_0/n8990_s4/I3</td>
</tr>
<tr>
<td>9.982</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n8990_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>cpu/iBus_acc_ram_s4/I0</td>
</tr>
<tr>
<td>10.761</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/iBus_acc_ram_s4/F</td>
</tr>
<tr>
<td>11.447</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>cpu/cpu_0/n9301_s12/I3</td>
</tr>
<tr>
<td>11.943</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R24C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9301_s12/F</td>
</tr>
<tr>
<td>12.636</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[2][A]</td>
<td>cpu/cpu_0/n9288_s1/I1</td>
</tr>
<tr>
<td>12.888</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9288_s1/F</td>
</tr>
<tr>
<td>14.013</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/I1</td>
</tr>
<tr>
<td>14.518</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>15.642</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[1][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_12_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.540</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[1][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_12_s1/CLK</td>
</tr>
<tr>
<td>21.241</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C28[1][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.058%; route: 0.832, 54.942%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.197, 36.788%; route: 8.563, 60.613%; tC2Q: 0.367, 2.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.321%; route: 0.857, 55.679%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.515</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/CLK</td>
</tr>
<tr>
<td>1.882</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C40[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
</tr>
<tr>
<td>4.025</td>
<td>2.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>cpu/cpu_0/n6348_s0/I1</td>
</tr>
<tr>
<td>4.565</td>
<td>0.540</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6348_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td>cpu/cpu_0/n6349_s0/CIN</td>
</tr>
<tr>
<td>4.613</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6349_s0/COUT</td>
</tr>
<tr>
<td>4.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>cpu/cpu_0/n6350_s0/CIN</td>
</tr>
<tr>
<td>4.661</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6350_s0/COUT</td>
</tr>
<tr>
<td>4.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>cpu/cpu_0/n6351_s0/CIN</td>
</tr>
<tr>
<td>4.709</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6351_s0/COUT</td>
</tr>
<tr>
<td>4.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>cpu/cpu_0/n6352_s0/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6352_s0/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td>cpu/cpu_0/n6353_s0/CIN</td>
</tr>
<tr>
<td>4.805</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6353_s0/COUT</td>
</tr>
<tr>
<td>4.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>cpu/cpu_0/n6354_s0/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6354_s0/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>cpu/cpu_0/n6355_s0/CIN</td>
</tr>
<tr>
<td>4.901</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6355_s0/COUT</td>
</tr>
<tr>
<td>4.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>cpu/cpu_0/n6356_s0/CIN</td>
</tr>
<tr>
<td>4.949</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6356_s0/COUT</td>
</tr>
<tr>
<td>4.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>cpu/cpu_0/n6357_s0/CIN</td>
</tr>
<tr>
<td>4.997</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6357_s0/COUT</td>
</tr>
<tr>
<td>4.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>cpu/cpu_0/n6358_s0/CIN</td>
</tr>
<tr>
<td>5.045</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6358_s0/COUT</td>
</tr>
<tr>
<td>5.045</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>cpu/cpu_0/n6359_s0/CIN</td>
</tr>
<tr>
<td>5.093</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6359_s0/COUT</td>
</tr>
<tr>
<td>5.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cpu/cpu_0/n6360_s0/CIN</td>
</tr>
<tr>
<td>5.141</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6360_s0/COUT</td>
</tr>
<tr>
<td>5.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>cpu/cpu_0/n6361_s0/CIN</td>
</tr>
<tr>
<td>5.189</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6361_s0/COUT</td>
</tr>
<tr>
<td>5.189</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cpu/cpu_0/n6362_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6362_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td>cpu/cpu_0/n6363_s0/CIN</td>
</tr>
<tr>
<td>5.285</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6363_s0/COUT</td>
</tr>
<tr>
<td>5.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cpu/cpu_0/n6364_s0/CIN</td>
</tr>
<tr>
<td>5.333</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6364_s0/COUT</td>
</tr>
<tr>
<td>5.333</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td>cpu/cpu_0/n6365_s0/CIN</td>
</tr>
<tr>
<td>5.381</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6365_s0/COUT</td>
</tr>
<tr>
<td>5.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu/cpu_0/n6366_s0/CIN</td>
</tr>
<tr>
<td>5.429</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6366_s0/COUT</td>
</tr>
<tr>
<td>5.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cpu/cpu_0/n6367_s0/CIN</td>
</tr>
<tr>
<td>5.477</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6367_s0/COUT</td>
</tr>
<tr>
<td>5.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cpu/cpu_0/n6368_s0/CIN</td>
</tr>
<tr>
<td>5.525</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6368_s0/COUT</td>
</tr>
<tr>
<td>5.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>cpu/cpu_0/n6369_s0/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6369_s0/COUT</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cpu/cpu_0/n6370_s0/CIN</td>
</tr>
<tr>
<td>5.621</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6370_s0/COUT</td>
</tr>
<tr>
<td>5.621</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td>cpu/cpu_0/n6371_s0/CIN</td>
</tr>
<tr>
<td>5.669</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6371_s0/COUT</td>
</tr>
<tr>
<td>5.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cpu/cpu_0/n6372_s0/CIN</td>
</tr>
<tr>
<td>5.717</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6372_s0/COUT</td>
</tr>
<tr>
<td>5.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cpu/cpu_0/n6373_s0/CIN</td>
</tr>
<tr>
<td>5.765</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6373_s0/COUT</td>
</tr>
<tr>
<td>5.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cpu/cpu_0/n6374_s0/CIN</td>
</tr>
<tr>
<td>5.813</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6374_s0/COUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>cpu/cpu_0/n6375_s0/CIN</td>
</tr>
<tr>
<td>5.861</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6375_s0/COUT</td>
</tr>
<tr>
<td>5.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>cpu/cpu_0/n6376_s0/CIN</td>
</tr>
<tr>
<td>5.909</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6376_s0/COUT</td>
</tr>
<tr>
<td>5.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cpu/cpu_0/n6377_s0/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6377_s0/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cpu/cpu_0/n6378_s0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6378_s0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>cpu/cpu_0/n6379_s0/CIN</td>
</tr>
<tr>
<td>6.053</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6379_s0/COUT</td>
</tr>
<tr>
<td>7.332</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/I2</td>
</tr>
<tr>
<td>7.611</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/F</td>
</tr>
<tr>
<td>7.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/I3</td>
</tr>
<tr>
<td>8.058</td>
<td>0.443</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/F</td>
</tr>
<tr>
<td>8.728</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/I3</td>
</tr>
<tr>
<td>9.228</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C30[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/F</td>
</tr>
<tr>
<td>9.730</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>cpu/cpu_0/n8990_s4/I3</td>
</tr>
<tr>
<td>9.982</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n8990_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>cpu/iBus_acc_ram_s4/I0</td>
</tr>
<tr>
<td>10.761</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/iBus_acc_ram_s4/F</td>
</tr>
<tr>
<td>11.447</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>cpu/cpu_0/n9301_s12/I3</td>
</tr>
<tr>
<td>11.943</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R24C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9301_s12/F</td>
</tr>
<tr>
<td>12.636</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[2][A]</td>
<td>cpu/cpu_0/n9288_s1/I1</td>
</tr>
<tr>
<td>12.888</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9288_s1/F</td>
</tr>
<tr>
<td>14.013</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/I1</td>
</tr>
<tr>
<td>14.518</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>15.642</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[2][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_24_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.540</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[2][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_24_s1/CLK</td>
</tr>
<tr>
<td>21.241</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C26[2][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.058%; route: 0.832, 54.942%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.197, 36.788%; route: 8.563, 60.613%; tC2Q: 0.367, 2.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.321%; route: 0.857, 55.679%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.515</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/CLK</td>
</tr>
<tr>
<td>1.882</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C40[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
</tr>
<tr>
<td>4.025</td>
<td>2.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>cpu/cpu_0/n6348_s0/I1</td>
</tr>
<tr>
<td>4.565</td>
<td>0.540</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6348_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td>cpu/cpu_0/n6349_s0/CIN</td>
</tr>
<tr>
<td>4.613</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6349_s0/COUT</td>
</tr>
<tr>
<td>4.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>cpu/cpu_0/n6350_s0/CIN</td>
</tr>
<tr>
<td>4.661</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6350_s0/COUT</td>
</tr>
<tr>
<td>4.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>cpu/cpu_0/n6351_s0/CIN</td>
</tr>
<tr>
<td>4.709</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6351_s0/COUT</td>
</tr>
<tr>
<td>4.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>cpu/cpu_0/n6352_s0/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6352_s0/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td>cpu/cpu_0/n6353_s0/CIN</td>
</tr>
<tr>
<td>4.805</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6353_s0/COUT</td>
</tr>
<tr>
<td>4.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>cpu/cpu_0/n6354_s0/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6354_s0/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>cpu/cpu_0/n6355_s0/CIN</td>
</tr>
<tr>
<td>4.901</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6355_s0/COUT</td>
</tr>
<tr>
<td>4.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>cpu/cpu_0/n6356_s0/CIN</td>
</tr>
<tr>
<td>4.949</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6356_s0/COUT</td>
</tr>
<tr>
<td>4.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>cpu/cpu_0/n6357_s0/CIN</td>
</tr>
<tr>
<td>4.997</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6357_s0/COUT</td>
</tr>
<tr>
<td>4.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>cpu/cpu_0/n6358_s0/CIN</td>
</tr>
<tr>
<td>5.045</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6358_s0/COUT</td>
</tr>
<tr>
<td>5.045</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>cpu/cpu_0/n6359_s0/CIN</td>
</tr>
<tr>
<td>5.093</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6359_s0/COUT</td>
</tr>
<tr>
<td>5.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cpu/cpu_0/n6360_s0/CIN</td>
</tr>
<tr>
<td>5.141</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6360_s0/COUT</td>
</tr>
<tr>
<td>5.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>cpu/cpu_0/n6361_s0/CIN</td>
</tr>
<tr>
<td>5.189</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6361_s0/COUT</td>
</tr>
<tr>
<td>5.189</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cpu/cpu_0/n6362_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6362_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td>cpu/cpu_0/n6363_s0/CIN</td>
</tr>
<tr>
<td>5.285</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6363_s0/COUT</td>
</tr>
<tr>
<td>5.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cpu/cpu_0/n6364_s0/CIN</td>
</tr>
<tr>
<td>5.333</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6364_s0/COUT</td>
</tr>
<tr>
<td>5.333</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td>cpu/cpu_0/n6365_s0/CIN</td>
</tr>
<tr>
<td>5.381</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6365_s0/COUT</td>
</tr>
<tr>
<td>5.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu/cpu_0/n6366_s0/CIN</td>
</tr>
<tr>
<td>5.429</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6366_s0/COUT</td>
</tr>
<tr>
<td>5.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cpu/cpu_0/n6367_s0/CIN</td>
</tr>
<tr>
<td>5.477</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6367_s0/COUT</td>
</tr>
<tr>
<td>5.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cpu/cpu_0/n6368_s0/CIN</td>
</tr>
<tr>
<td>5.525</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6368_s0/COUT</td>
</tr>
<tr>
<td>5.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>cpu/cpu_0/n6369_s0/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6369_s0/COUT</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cpu/cpu_0/n6370_s0/CIN</td>
</tr>
<tr>
<td>5.621</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6370_s0/COUT</td>
</tr>
<tr>
<td>5.621</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td>cpu/cpu_0/n6371_s0/CIN</td>
</tr>
<tr>
<td>5.669</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6371_s0/COUT</td>
</tr>
<tr>
<td>5.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cpu/cpu_0/n6372_s0/CIN</td>
</tr>
<tr>
<td>5.717</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6372_s0/COUT</td>
</tr>
<tr>
<td>5.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cpu/cpu_0/n6373_s0/CIN</td>
</tr>
<tr>
<td>5.765</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6373_s0/COUT</td>
</tr>
<tr>
<td>5.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cpu/cpu_0/n6374_s0/CIN</td>
</tr>
<tr>
<td>5.813</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6374_s0/COUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>cpu/cpu_0/n6375_s0/CIN</td>
</tr>
<tr>
<td>5.861</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6375_s0/COUT</td>
</tr>
<tr>
<td>5.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>cpu/cpu_0/n6376_s0/CIN</td>
</tr>
<tr>
<td>5.909</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6376_s0/COUT</td>
</tr>
<tr>
<td>5.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cpu/cpu_0/n6377_s0/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6377_s0/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cpu/cpu_0/n6378_s0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6378_s0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>cpu/cpu_0/n6379_s0/CIN</td>
</tr>
<tr>
<td>6.053</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6379_s0/COUT</td>
</tr>
<tr>
<td>7.332</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/I2</td>
</tr>
<tr>
<td>7.611</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/F</td>
</tr>
<tr>
<td>7.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/I3</td>
</tr>
<tr>
<td>8.058</td>
<td>0.443</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/F</td>
</tr>
<tr>
<td>8.728</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/I3</td>
</tr>
<tr>
<td>9.228</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C30[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/F</td>
</tr>
<tr>
<td>9.730</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>cpu/cpu_0/n8990_s4/I3</td>
</tr>
<tr>
<td>9.982</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n8990_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>cpu/iBus_acc_ram_s4/I0</td>
</tr>
<tr>
<td>10.761</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/iBus_acc_ram_s4/F</td>
</tr>
<tr>
<td>11.447</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>cpu/cpu_0/n9301_s12/I3</td>
</tr>
<tr>
<td>11.943</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R24C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9301_s12/F</td>
</tr>
<tr>
<td>12.636</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[2][A]</td>
<td>cpu/cpu_0/n9288_s1/I1</td>
</tr>
<tr>
<td>12.888</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9288_s1/F</td>
</tr>
<tr>
<td>14.013</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/I1</td>
</tr>
<tr>
<td>14.518</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>15.642</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[3][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_25_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.540</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[3][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_25_s1/CLK</td>
</tr>
<tr>
<td>21.241</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C26[3][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.058%; route: 0.832, 54.942%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.197, 36.788%; route: 8.563, 60.613%; tC2Q: 0.367, 2.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.321%; route: 0.857, 55.679%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.515</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/CLK</td>
</tr>
<tr>
<td>1.882</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C40[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
</tr>
<tr>
<td>4.025</td>
<td>2.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>cpu/cpu_0/n6348_s0/I1</td>
</tr>
<tr>
<td>4.565</td>
<td>0.540</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6348_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td>cpu/cpu_0/n6349_s0/CIN</td>
</tr>
<tr>
<td>4.613</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6349_s0/COUT</td>
</tr>
<tr>
<td>4.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>cpu/cpu_0/n6350_s0/CIN</td>
</tr>
<tr>
<td>4.661</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6350_s0/COUT</td>
</tr>
<tr>
<td>4.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>cpu/cpu_0/n6351_s0/CIN</td>
</tr>
<tr>
<td>4.709</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6351_s0/COUT</td>
</tr>
<tr>
<td>4.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>cpu/cpu_0/n6352_s0/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6352_s0/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td>cpu/cpu_0/n6353_s0/CIN</td>
</tr>
<tr>
<td>4.805</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6353_s0/COUT</td>
</tr>
<tr>
<td>4.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>cpu/cpu_0/n6354_s0/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6354_s0/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>cpu/cpu_0/n6355_s0/CIN</td>
</tr>
<tr>
<td>4.901</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6355_s0/COUT</td>
</tr>
<tr>
<td>4.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>cpu/cpu_0/n6356_s0/CIN</td>
</tr>
<tr>
<td>4.949</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6356_s0/COUT</td>
</tr>
<tr>
<td>4.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>cpu/cpu_0/n6357_s0/CIN</td>
</tr>
<tr>
<td>4.997</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6357_s0/COUT</td>
</tr>
<tr>
<td>4.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>cpu/cpu_0/n6358_s0/CIN</td>
</tr>
<tr>
<td>5.045</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6358_s0/COUT</td>
</tr>
<tr>
<td>5.045</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>cpu/cpu_0/n6359_s0/CIN</td>
</tr>
<tr>
<td>5.093</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6359_s0/COUT</td>
</tr>
<tr>
<td>5.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cpu/cpu_0/n6360_s0/CIN</td>
</tr>
<tr>
<td>5.141</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6360_s0/COUT</td>
</tr>
<tr>
<td>5.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>cpu/cpu_0/n6361_s0/CIN</td>
</tr>
<tr>
<td>5.189</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6361_s0/COUT</td>
</tr>
<tr>
<td>5.189</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cpu/cpu_0/n6362_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6362_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td>cpu/cpu_0/n6363_s0/CIN</td>
</tr>
<tr>
<td>5.285</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6363_s0/COUT</td>
</tr>
<tr>
<td>5.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cpu/cpu_0/n6364_s0/CIN</td>
</tr>
<tr>
<td>5.333</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6364_s0/COUT</td>
</tr>
<tr>
<td>5.333</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td>cpu/cpu_0/n6365_s0/CIN</td>
</tr>
<tr>
<td>5.381</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6365_s0/COUT</td>
</tr>
<tr>
<td>5.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu/cpu_0/n6366_s0/CIN</td>
</tr>
<tr>
<td>5.429</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6366_s0/COUT</td>
</tr>
<tr>
<td>5.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cpu/cpu_0/n6367_s0/CIN</td>
</tr>
<tr>
<td>5.477</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6367_s0/COUT</td>
</tr>
<tr>
<td>5.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cpu/cpu_0/n6368_s0/CIN</td>
</tr>
<tr>
<td>5.525</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6368_s0/COUT</td>
</tr>
<tr>
<td>5.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>cpu/cpu_0/n6369_s0/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6369_s0/COUT</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cpu/cpu_0/n6370_s0/CIN</td>
</tr>
<tr>
<td>5.621</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6370_s0/COUT</td>
</tr>
<tr>
<td>5.621</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td>cpu/cpu_0/n6371_s0/CIN</td>
</tr>
<tr>
<td>5.669</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6371_s0/COUT</td>
</tr>
<tr>
<td>5.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cpu/cpu_0/n6372_s0/CIN</td>
</tr>
<tr>
<td>5.717</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6372_s0/COUT</td>
</tr>
<tr>
<td>5.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cpu/cpu_0/n6373_s0/CIN</td>
</tr>
<tr>
<td>5.765</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6373_s0/COUT</td>
</tr>
<tr>
<td>5.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cpu/cpu_0/n6374_s0/CIN</td>
</tr>
<tr>
<td>5.813</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6374_s0/COUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>cpu/cpu_0/n6375_s0/CIN</td>
</tr>
<tr>
<td>5.861</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6375_s0/COUT</td>
</tr>
<tr>
<td>5.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>cpu/cpu_0/n6376_s0/CIN</td>
</tr>
<tr>
<td>5.909</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6376_s0/COUT</td>
</tr>
<tr>
<td>5.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cpu/cpu_0/n6377_s0/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6377_s0/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cpu/cpu_0/n6378_s0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6378_s0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>cpu/cpu_0/n6379_s0/CIN</td>
</tr>
<tr>
<td>6.053</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6379_s0/COUT</td>
</tr>
<tr>
<td>7.332</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/I2</td>
</tr>
<tr>
<td>7.611</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/F</td>
</tr>
<tr>
<td>7.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/I3</td>
</tr>
<tr>
<td>8.058</td>
<td>0.443</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/F</td>
</tr>
<tr>
<td>8.728</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/I3</td>
</tr>
<tr>
<td>9.228</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C30[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/F</td>
</tr>
<tr>
<td>9.730</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>cpu/cpu_0/n8990_s4/I3</td>
</tr>
<tr>
<td>9.982</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n8990_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>cpu/iBus_acc_ram_s4/I0</td>
</tr>
<tr>
<td>10.761</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/iBus_acc_ram_s4/F</td>
</tr>
<tr>
<td>11.447</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>cpu/cpu_0/n9301_s12/I3</td>
</tr>
<tr>
<td>11.943</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R24C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9301_s12/F</td>
</tr>
<tr>
<td>12.636</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[2][A]</td>
<td>cpu/cpu_0/n9288_s1/I1</td>
</tr>
<tr>
<td>12.888</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9288_s1/F</td>
</tr>
<tr>
<td>14.013</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/I1</td>
</tr>
<tr>
<td>14.518</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>15.642</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[1][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_28_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.540</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[1][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_28_s1/CLK</td>
</tr>
<tr>
<td>21.241</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C26[1][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.058%; route: 0.832, 54.942%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.197, 36.788%; route: 8.563, 60.613%; tC2Q: 0.367, 2.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.321%; route: 0.857, 55.679%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.515</td>
<td>0.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/CLK</td>
</tr>
<tr>
<td>1.882</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C40[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_0_s1/Q</td>
</tr>
<tr>
<td>4.025</td>
<td>2.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>cpu/cpu_0/n6348_s0/I1</td>
</tr>
<tr>
<td>4.565</td>
<td>0.540</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6348_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td>cpu/cpu_0/n6349_s0/CIN</td>
</tr>
<tr>
<td>4.613</td>
<td>0.048</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6349_s0/COUT</td>
</tr>
<tr>
<td>4.613</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>cpu/cpu_0/n6350_s0/CIN</td>
</tr>
<tr>
<td>4.661</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6350_s0/COUT</td>
</tr>
<tr>
<td>4.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>cpu/cpu_0/n6351_s0/CIN</td>
</tr>
<tr>
<td>4.709</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6351_s0/COUT</td>
</tr>
<tr>
<td>4.709</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>cpu/cpu_0/n6352_s0/CIN</td>
</tr>
<tr>
<td>4.757</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6352_s0/COUT</td>
</tr>
<tr>
<td>4.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td>cpu/cpu_0/n6353_s0/CIN</td>
</tr>
<tr>
<td>4.805</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6353_s0/COUT</td>
</tr>
<tr>
<td>4.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>cpu/cpu_0/n6354_s0/CIN</td>
</tr>
<tr>
<td>4.853</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6354_s0/COUT</td>
</tr>
<tr>
<td>4.853</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>cpu/cpu_0/n6355_s0/CIN</td>
</tr>
<tr>
<td>4.901</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6355_s0/COUT</td>
</tr>
<tr>
<td>4.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>cpu/cpu_0/n6356_s0/CIN</td>
</tr>
<tr>
<td>4.949</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6356_s0/COUT</td>
</tr>
<tr>
<td>4.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>cpu/cpu_0/n6357_s0/CIN</td>
</tr>
<tr>
<td>4.997</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6357_s0/COUT</td>
</tr>
<tr>
<td>4.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td>cpu/cpu_0/n6358_s0/CIN</td>
</tr>
<tr>
<td>5.045</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6358_s0/COUT</td>
</tr>
<tr>
<td>5.045</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td>cpu/cpu_0/n6359_s0/CIN</td>
</tr>
<tr>
<td>5.093</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C29[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6359_s0/COUT</td>
</tr>
<tr>
<td>5.093</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>cpu/cpu_0/n6360_s0/CIN</td>
</tr>
<tr>
<td>5.141</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6360_s0/COUT</td>
</tr>
<tr>
<td>5.141</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td>cpu/cpu_0/n6361_s0/CIN</td>
</tr>
<tr>
<td>5.189</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6361_s0/COUT</td>
</tr>
<tr>
<td>5.189</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td>cpu/cpu_0/n6362_s0/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6362_s0/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td>cpu/cpu_0/n6363_s0/CIN</td>
</tr>
<tr>
<td>5.285</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6363_s0/COUT</td>
</tr>
<tr>
<td>5.285</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>cpu/cpu_0/n6364_s0/CIN</td>
</tr>
<tr>
<td>5.333</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6364_s0/COUT</td>
</tr>
<tr>
<td>5.333</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td>cpu/cpu_0/n6365_s0/CIN</td>
</tr>
<tr>
<td>5.381</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6365_s0/COUT</td>
</tr>
<tr>
<td>5.381</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td>cpu/cpu_0/n6366_s0/CIN</td>
</tr>
<tr>
<td>5.429</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6366_s0/COUT</td>
</tr>
<tr>
<td>5.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td>cpu/cpu_0/n6367_s0/CIN</td>
</tr>
<tr>
<td>5.477</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6367_s0/COUT</td>
</tr>
<tr>
<td>5.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td>cpu/cpu_0/n6368_s0/CIN</td>
</tr>
<tr>
<td>5.525</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6368_s0/COUT</td>
</tr>
<tr>
<td>5.525</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td>cpu/cpu_0/n6369_s0/CIN</td>
</tr>
<tr>
<td>5.573</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6369_s0/COUT</td>
</tr>
<tr>
<td>5.573</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>cpu/cpu_0/n6370_s0/CIN</td>
</tr>
<tr>
<td>5.621</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6370_s0/COUT</td>
</tr>
<tr>
<td>5.621</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td>cpu/cpu_0/n6371_s0/CIN</td>
</tr>
<tr>
<td>5.669</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6371_s0/COUT</td>
</tr>
<tr>
<td>5.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cpu/cpu_0/n6372_s0/CIN</td>
</tr>
<tr>
<td>5.717</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6372_s0/COUT</td>
</tr>
<tr>
<td>5.717</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cpu/cpu_0/n6373_s0/CIN</td>
</tr>
<tr>
<td>5.765</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6373_s0/COUT</td>
</tr>
<tr>
<td>5.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cpu/cpu_0/n6374_s0/CIN</td>
</tr>
<tr>
<td>5.813</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6374_s0/COUT</td>
</tr>
<tr>
<td>5.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>cpu/cpu_0/n6375_s0/CIN</td>
</tr>
<tr>
<td>5.861</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6375_s0/COUT</td>
</tr>
<tr>
<td>5.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>cpu/cpu_0/n6376_s0/CIN</td>
</tr>
<tr>
<td>5.909</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6376_s0/COUT</td>
</tr>
<tr>
<td>5.909</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cpu/cpu_0/n6377_s0/CIN</td>
</tr>
<tr>
<td>5.957</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6377_s0/COUT</td>
</tr>
<tr>
<td>5.957</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cpu/cpu_0/n6378_s0/CIN</td>
</tr>
<tr>
<td>6.005</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6378_s0/COUT</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>cpu/cpu_0/n6379_s0/CIN</td>
</tr>
<tr>
<td>6.053</td>
<td>0.048</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n6379_s0/COUT</td>
</tr>
<tr>
<td>7.332</td>
<td>1.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/I2</td>
</tr>
<tr>
<td>7.611</td>
<td>0.278</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s14/F</td>
</tr>
<tr>
<td>7.615</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/I3</td>
</tr>
<tr>
<td>8.058</td>
<td>0.443</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C31[2][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s10/F</td>
</tr>
<tr>
<td>8.728</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/I3</td>
</tr>
<tr>
<td>9.228</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C30[3][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/CsrPlugin_dcsr_cause_2_s6/F</td>
</tr>
<tr>
<td>9.730</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[1][A]</td>
<td>cpu/cpu_0/n8990_s4/I3</td>
</tr>
<tr>
<td>9.982</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C30[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n8990_s4/F</td>
</tr>
<tr>
<td>10.318</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][A]</td>
<td>cpu/iBus_acc_ram_s4/I0</td>
</tr>
<tr>
<td>10.761</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C29[2][A]</td>
<td style=" background: #97FFFF;">cpu/iBus_acc_ram_s4/F</td>
</tr>
<tr>
<td>11.447</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[1][A]</td>
<td>cpu/cpu_0/n9301_s12/I3</td>
</tr>
<tr>
<td>11.943</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R24C35[1][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9301_s12/F</td>
</tr>
<tr>
<td>12.636</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[2][A]</td>
<td>cpu/cpu_0/n9288_s1/I1</td>
</tr>
<tr>
<td>12.888</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R24C30[2][A]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/n9288_s1/F</td>
</tr>
<tr>
<td>14.013</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/I1</td>
</tr>
<tr>
<td>14.518</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>31</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_31_s3/F</td>
</tr>
<tr>
<td>15.642</td>
<td>1.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_30_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.540</td>
<td>0.857</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[2][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_30_s1/CLK</td>
</tr>
<tr>
<td>21.241</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C26[2][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.058%; route: 0.832, 54.942%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.197, 36.788%; route: 8.563, 60.613%; tC2Q: 0.367, 2.599%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.321%; route: 0.857, 55.679%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/decode_to_execute_RS2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R16C34</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s/CLK</td>
</tr>
<tr>
<td>1.049</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C34</td>
<td style=" font-weight:bold;">cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s/DO[0]</td>
</tr>
<tr>
<td>1.049</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/decode_to_execute_RS2_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C34[0][A]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.672%; route: 0.353, 34.328%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.672%; route: 0.353, 34.328%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/decode_to_execute_RS2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R16C34</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s/CLK</td>
</tr>
<tr>
<td>1.049</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C34</td>
<td style=" font-weight:bold;">cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s/DO[1]</td>
</tr>
<tr>
<td>1.049</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/decode_to_execute_RS2_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_1_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C34[0][B]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.672%; route: 0.353, 34.328%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.672%; route: 0.353, 34.328%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/decode_to_execute_RS2_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R16C34</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s/CLK</td>
</tr>
<tr>
<td>1.049</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C34</td>
<td style=" font-weight:bold;">cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s/DO[2]</td>
</tr>
<tr>
<td>1.049</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/decode_to_execute_RS2_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][A]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_2_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C34[1][A]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.672%; route: 0.353, 34.328%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.672%; route: 0.353, 34.328%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.030</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/decode_to_execute_RS2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R16C34</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s/CLK</td>
</tr>
<tr>
<td>1.049</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C34</td>
<td style=" font-weight:bold;">cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_0_s/DO[3]</td>
</tr>
<tr>
<td>1.049</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/decode_to_execute_RS2_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C34[1][B]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C34[1][B]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.672%; route: 0.353, 34.328%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.672%; route: 0.353, 34.328%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/decode_to_execute_RS2_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.032</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R15C33</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_1_s/CLK</td>
</tr>
<tr>
<td>1.052</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C33</td>
<td style=" font-weight:bold;">cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_1_s/DO[0]</td>
</tr>
<tr>
<td>1.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/decode_to_execute_RS2_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.032</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_4_s0/CLK</td>
</tr>
<tr>
<td>1.033</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C33[0][A]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.462%; route: 0.356, 34.538%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.462%; route: 0.356, 34.538%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/decode_to_execute_RS2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.032</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R15C33</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_1_s/CLK</td>
</tr>
<tr>
<td>1.052</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C33</td>
<td style=" font-weight:bold;">cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_1_s/DO[1]</td>
</tr>
<tr>
<td>1.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/decode_to_execute_RS2_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.032</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[0][B]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_5_s0/CLK</td>
</tr>
<tr>
<td>1.033</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C33[0][B]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.462%; route: 0.356, 34.538%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.462%; route: 0.356, 34.538%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/decode_to_execute_RS2_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.032</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R15C33</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_1_s/CLK</td>
</tr>
<tr>
<td>1.052</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C33</td>
<td style=" font-weight:bold;">cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_1_s/DO[2]</td>
</tr>
<tr>
<td>1.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/decode_to_execute_RS2_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.032</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_6_s0/CLK</td>
</tr>
<tr>
<td>1.033</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C33[1][A]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.462%; route: 0.356, 34.538%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.462%; route: 0.356, 34.538%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.033</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/decode_to_execute_RS2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.032</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R15C33</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_1_s/CLK</td>
</tr>
<tr>
<td>1.052</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C33</td>
<td style=" font-weight:bold;">cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_1_s/DO[3]</td>
</tr>
<tr>
<td>1.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/decode_to_execute_RS2_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.032</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_7_s0/CLK</td>
</tr>
<tr>
<td>1.033</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C33[1][B]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.462%; route: 0.356, 34.538%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.462%; route: 0.356, 34.538%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.035</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_2_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/decode_to_execute_RS2_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.033</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R16C33</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_2_s/CLK</td>
</tr>
<tr>
<td>1.053</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C33</td>
<td style=" font-weight:bold;">cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_2_s/DO[0]</td>
</tr>
<tr>
<td>1.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/decode_to_execute_RS2_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.033</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_8_s0/CLK</td>
</tr>
<tr>
<td>1.035</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.367%; route: 0.358, 34.633%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.367%; route: 0.358, 34.633%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.035</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_2_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/decode_to_execute_RS2_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.033</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R16C33</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_2_s/CLK</td>
</tr>
<tr>
<td>1.053</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C33</td>
<td style=" font-weight:bold;">cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_2_s/DO[1]</td>
</tr>
<tr>
<td>1.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/decode_to_execute_RS2_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.033</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_9_s0/CLK</td>
</tr>
<tr>
<td>1.035</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C33[0][B]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.367%; route: 0.358, 34.633%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.367%; route: 0.358, 34.633%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.035</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_2_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/decode_to_execute_RS2_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.033</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R16C33</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_2_s/CLK</td>
</tr>
<tr>
<td>1.053</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C33</td>
<td style=" font-weight:bold;">cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_2_s/DO[2]</td>
</tr>
<tr>
<td>1.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/decode_to_execute_RS2_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.033</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_10_s0/CLK</td>
</tr>
<tr>
<td>1.035</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C33[1][A]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.367%; route: 0.358, 34.633%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.367%; route: 0.358, 34.633%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.035</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_2_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/decode_to_execute_RS2_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.033</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R16C33</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_2_s/CLK</td>
</tr>
<tr>
<td>1.053</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C33</td>
<td style=" font-weight:bold;">cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_2_s/DO[3]</td>
</tr>
<tr>
<td>1.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/decode_to_execute_RS2_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.033</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_11_s0/CLK</td>
</tr>
<tr>
<td>1.035</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C33[1][B]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.367%; route: 0.358, 34.633%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.367%; route: 0.358, 34.633%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/decode_to_execute_RS2_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.035</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R17C33</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_3_s/CLK</td>
</tr>
<tr>
<td>1.055</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C33</td>
<td style=" font-weight:bold;">cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_3_s/DO[0]</td>
</tr>
<tr>
<td>1.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/decode_to_execute_RS2_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.035</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_12_s0/CLK</td>
</tr>
<tr>
<td>1.036</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.272%; route: 0.359, 34.728%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.272%; route: 0.359, 34.728%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/decode_to_execute_RS2_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.035</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R17C33</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_3_s/CLK</td>
</tr>
<tr>
<td>1.055</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C33</td>
<td style=" font-weight:bold;">cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_3_s/DO[1]</td>
</tr>
<tr>
<td>1.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/decode_to_execute_RS2_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.035</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_13_s0/CLK</td>
</tr>
<tr>
<td>1.036</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.272%; route: 0.359, 34.728%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.272%; route: 0.359, 34.728%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/decode_to_execute_RS2_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.035</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R17C33</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_3_s/CLK</td>
</tr>
<tr>
<td>1.055</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C33</td>
<td style=" font-weight:bold;">cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_3_s/DO[2]</td>
</tr>
<tr>
<td>1.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/decode_to_execute_RS2_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.035</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[1][A]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_14_s0/CLK</td>
</tr>
<tr>
<td>1.036</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C33[1][A]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.272%; route: 0.359, 34.728%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.272%; route: 0.359, 34.728%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_3_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/decode_to_execute_RS2_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.035</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R17C33</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_3_s/CLK</td>
</tr>
<tr>
<td>1.055</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C33</td>
<td style=" font-weight:bold;">cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_3_s/DO[3]</td>
</tr>
<tr>
<td>1.055</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/decode_to_execute_RS2_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.035</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[1][B]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_15_s0/CLK</td>
</tr>
<tr>
<td>1.036</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C33[1][B]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.272%; route: 0.359, 34.728%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.272%; route: 0.359, 34.728%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_4_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/decode_to_execute_RS2_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.022</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R15C35</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_4_s/CLK</td>
</tr>
<tr>
<td>1.042</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C35</td>
<td style=" font-weight:bold;">cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_4_s/DO[0]</td>
</tr>
<tr>
<td>1.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/decode_to_execute_RS2_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.022</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_16_s0/CLK</td>
</tr>
<tr>
<td>1.023</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C35[0][A]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 66.076%; route: 0.347, 33.924%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 66.076%; route: 0.347, 33.924%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_4_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/decode_to_execute_RS2_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.022</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R15C35</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_4_s/CLK</td>
</tr>
<tr>
<td>1.042</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C35</td>
<td style=" font-weight:bold;">cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_4_s/DO[1]</td>
</tr>
<tr>
<td>1.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/decode_to_execute_RS2_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.022</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_17_s0/CLK</td>
</tr>
<tr>
<td>1.023</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C35[0][B]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 66.076%; route: 0.347, 33.924%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 66.076%; route: 0.347, 33.924%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_4_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/decode_to_execute_RS2_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.022</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R15C35</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_4_s/CLK</td>
</tr>
<tr>
<td>1.042</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C35</td>
<td style=" font-weight:bold;">cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_4_s/DO[2]</td>
</tr>
<tr>
<td>1.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/decode_to_execute_RS2_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.022</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_18_s0/CLK</td>
</tr>
<tr>
<td>1.023</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C35[1][A]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 66.076%; route: 0.347, 33.924%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 66.076%; route: 0.347, 33.924%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_4_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/decode_to_execute_RS2_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.022</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R15C35</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_4_s/CLK</td>
</tr>
<tr>
<td>1.042</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C35</td>
<td style=" font-weight:bold;">cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_4_s/DO[3]</td>
</tr>
<tr>
<td>1.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/decode_to_execute_RS2_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.022</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C35[1][B]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_19_s0/CLK</td>
</tr>
<tr>
<td>1.023</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C35[1][B]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 66.076%; route: 0.347, 33.924%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 66.076%; route: 0.347, 33.924%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_5_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/decode_to_execute_RS2_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.024</td>
<td>0.348</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R16C35</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_5_s/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C35</td>
<td style=" font-weight:bold;">cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_5_s/DO[0]</td>
</tr>
<tr>
<td>1.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/decode_to_execute_RS2_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.024</td>
<td>0.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_20_s0/CLK</td>
</tr>
<tr>
<td>1.025</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C35[0][A]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.980%; route: 0.348, 34.020%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.980%; route: 0.348, 34.020%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_5_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/decode_to_execute_RS2_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.024</td>
<td>0.348</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R16C35</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_5_s/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C35</td>
<td style=" font-weight:bold;">cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_5_s/DO[1]</td>
</tr>
<tr>
<td>1.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/decode_to_execute_RS2_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.024</td>
<td>0.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[0][B]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_21_s0/CLK</td>
</tr>
<tr>
<td>1.025</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C35[0][B]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.980%; route: 0.348, 34.020%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.980%; route: 0.348, 34.020%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_5_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/decode_to_execute_RS2_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.024</td>
<td>0.348</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R16C35</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_5_s/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C35</td>
<td style=" font-weight:bold;">cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_5_s/DO[2]</td>
</tr>
<tr>
<td>1.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/decode_to_execute_RS2_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.024</td>
<td>0.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_22_s0/CLK</td>
</tr>
<tr>
<td>1.025</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C35[1][A]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.980%; route: 0.348, 34.020%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.980%; route: 0.348, 34.020%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_5_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/decode_to_execute_RS2_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.024</td>
<td>0.348</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R16C35</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_5_s/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C35</td>
<td style=" font-weight:bold;">cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_5_s/DO[3]</td>
</tr>
<tr>
<td>1.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/decode_to_execute_RS2_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.024</td>
<td>0.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[1][B]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_23_s0/CLK</td>
</tr>
<tr>
<td>1.025</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C35[1][B]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.980%; route: 0.348, 34.020%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.980%; route: 0.348, 34.020%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_6_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/decode_to_execute_RS2_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.025</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R17C35</td>
<td>cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_6_s/CLK</td>
</tr>
<tr>
<td>1.045</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C35</td>
<td style=" font-weight:bold;">cpu/cpu_0/RegFilePlugin_regFile_RegFilePlugin_regFile_0_6_s/DO[0]</td>
</tr>
<tr>
<td>1.045</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/decode_to_execute_RS2_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.025</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_24_s0/CLK</td>
</tr>
<tr>
<td>1.026</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C35[0][A]</td>
<td>cpu/cpu_0/decode_to_execute_RS2_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 65.883%; route: 0.350, 34.117%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.883%; route: 0.350, 34.117%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.157</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx/TX_CLK_MAX_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
</tr>
<tr>
<td>4.139</td>
<td>2.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>sys_rst_s0/I1</td>
</tr>
<tr>
<td>4.504</td>
<td>0.365</td>
<td>tINS</td>
<td>RF</td>
<td>157</td>
<td>R32C37[0][A]</td>
<td style=" background: #97FFFF;">sys_rst_s0/F</td>
</tr>
<tr>
<td>6.560</td>
<td>2.056</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td style=" font-weight:bold;">uart_tx/TX_CLK_MAX_10_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.491</td>
<td>0.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>uart_tx/TX_CLK_MAX_10_s0/CLK</td>
</tr>
<tr>
<td>21.157</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>uart_tx/TX_CLK_MAX_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.683%; route: 0.812, 54.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.365, 7.202%; route: 4.333, 85.549%; tC2Q: 0.367, 7.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 45.784%; route: 0.808, 54.216%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
</tr>
<tr>
<td>4.139</td>
<td>2.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>sys_rst_s0/I1</td>
</tr>
<tr>
<td>4.504</td>
<td>0.365</td>
<td>tINS</td>
<td>RF</td>
<td>157</td>
<td>R32C37[0][A]</td>
<td style=" background: #97FFFF;">sys_rst_s0/F</td>
</tr>
<tr>
<td>6.554</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.485</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_16_s1/CLK</td>
</tr>
<tr>
<td>21.151</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.683%; route: 0.812, 54.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.365, 7.210%; route: 4.328, 85.533%; tC2Q: 0.367, 7.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 45.960%; route: 0.803, 54.040%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
</tr>
<tr>
<td>4.139</td>
<td>2.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>sys_rst_s0/I1</td>
</tr>
<tr>
<td>4.504</td>
<td>0.365</td>
<td>tINS</td>
<td>RF</td>
<td>157</td>
<td>R32C37[0][A]</td>
<td style=" background: #97FFFF;">sys_rst_s0/F</td>
</tr>
<tr>
<td>6.565</td>
<td>2.062</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_22_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.496</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_22_s1/CLK</td>
</tr>
<tr>
<td>21.163</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_decodePc_pcReg_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.683%; route: 0.812, 54.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.365, 7.194%; route: 4.339, 85.566%; tC2Q: 0.367, 7.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 45.609%; route: 0.814, 54.391%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/CsrPlugin_trigger_slots_1_tdata1_execute_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
</tr>
<tr>
<td>4.139</td>
<td>2.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>sys_rst_s0/I1</td>
</tr>
<tr>
<td>4.504</td>
<td>0.365</td>
<td>tINS</td>
<td>RF</td>
<td>157</td>
<td>R32C37[0][A]</td>
<td style=" background: #97FFFF;">sys_rst_s0/F</td>
</tr>
<tr>
<td>6.565</td>
<td>2.062</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/CsrPlugin_trigger_slots_1_tdata1_execute_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.496</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>cpu/cpu_0/CsrPlugin_trigger_slots_1_tdata1_execute_s0/CLK</td>
</tr>
<tr>
<td>21.163</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>cpu/cpu_0/CsrPlugin_trigger_slots_1_tdata1_execute_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.683%; route: 0.812, 54.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.365, 7.194%; route: 4.339, 85.566%; tC2Q: 0.367, 7.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 45.609%; route: 0.814, 54.391%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/CsrPlugin_trigger_slots_0_tdata1_action_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
</tr>
<tr>
<td>4.139</td>
<td>2.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>sys_rst_s0/I1</td>
</tr>
<tr>
<td>4.504</td>
<td>0.365</td>
<td>tINS</td>
<td>RF</td>
<td>157</td>
<td>R32C37[0][A]</td>
<td style=" background: #97FFFF;">sys_rst_s0/F</td>
</tr>
<tr>
<td>6.565</td>
<td>2.062</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/CsrPlugin_trigger_slots_0_tdata1_action_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.496</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td>cpu/cpu_0/CsrPlugin_trigger_slots_0_tdata1_action_0_s0/CLK</td>
</tr>
<tr>
<td>21.163</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C39[1][A]</td>
<td>cpu/cpu_0/CsrPlugin_trigger_slots_0_tdata1_action_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.683%; route: 0.812, 54.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.365, 7.194%; route: 4.339, 85.566%; tC2Q: 0.367, 7.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 45.609%; route: 0.814, 54.391%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/CsrPlugin_trigger_slots_0_tdata1_execute_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
</tr>
<tr>
<td>4.139</td>
<td>2.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>sys_rst_s0/I1</td>
</tr>
<tr>
<td>4.504</td>
<td>0.365</td>
<td>tINS</td>
<td>RF</td>
<td>157</td>
<td>R32C37[0][A]</td>
<td style=" background: #97FFFF;">sys_rst_s0/F</td>
</tr>
<tr>
<td>6.565</td>
<td>2.062</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/CsrPlugin_trigger_slots_0_tdata1_execute_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.496</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>cpu/cpu_0/CsrPlugin_trigger_slots_0_tdata1_execute_s0/CLK</td>
</tr>
<tr>
<td>21.163</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31[0][A]</td>
<td>cpu/cpu_0/CsrPlugin_trigger_slots_0_tdata1_execute_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.683%; route: 0.812, 54.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.365, 7.194%; route: 4.339, 85.566%; tC2Q: 0.367, 7.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 45.609%; route: 0.814, 54.391%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.554</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.151</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_step_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
</tr>
<tr>
<td>4.139</td>
<td>2.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>sys_rst_s0/I1</td>
</tr>
<tr>
<td>4.504</td>
<td>0.365</td>
<td>tINS</td>
<td>RF</td>
<td>157</td>
<td>R32C37[0][A]</td>
<td style=" background: #97FFFF;">sys_rst_s0/F</td>
</tr>
<tr>
<td>6.554</td>
<td>2.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/CsrPlugin_dcsr_step_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.485</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[1][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_step_s0/CLK</td>
</tr>
<tr>
<td>21.151</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C31[1][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_step_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.683%; route: 0.812, 54.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.365, 7.210%; route: 4.328, 85.533%; tC2Q: 0.367, 7.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 45.960%; route: 0.803, 54.040%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.172</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/CsrPlugin_trigger_slots_1_tdata1_action_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
</tr>
<tr>
<td>4.139</td>
<td>2.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>sys_rst_s0/I1</td>
</tr>
<tr>
<td>4.504</td>
<td>0.365</td>
<td>tINS</td>
<td>RF</td>
<td>157</td>
<td>R32C37[0][A]</td>
<td style=" background: #97FFFF;">sys_rst_s0/F</td>
</tr>
<tr>
<td>6.571</td>
<td>2.067</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/CsrPlugin_trigger_slots_1_tdata1_action_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.506</td>
<td>0.823</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][B]</td>
<td>cpu/cpu_0/CsrPlugin_trigger_slots_1_tdata1_action_3_s0/CLK</td>
</tr>
<tr>
<td>21.172</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[2][B]</td>
<td>cpu/cpu_0/CsrPlugin_trigger_slots_1_tdata1_action_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.683%; route: 0.812, 54.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.365, 7.186%; route: 4.345, 85.581%; tC2Q: 0.367, 7.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 45.328%; route: 0.823, 54.672%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.169</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/CsrPlugin_trigger_slots_1_tdata1_action_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
</tr>
<tr>
<td>4.139</td>
<td>2.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>sys_rst_s0/I1</td>
</tr>
<tr>
<td>4.504</td>
<td>0.365</td>
<td>tINS</td>
<td>RF</td>
<td>157</td>
<td>R32C37[0][A]</td>
<td style=" background: #97FFFF;">sys_rst_s0/F</td>
</tr>
<tr>
<td>6.567</td>
<td>2.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/CsrPlugin_trigger_slots_1_tdata1_action_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.502</td>
<td>0.820</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>cpu/cpu_0/CsrPlugin_trigger_slots_1_tdata1_action_2_s0/CLK</td>
</tr>
<tr>
<td>21.169</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C31[2][B]</td>
<td>cpu/cpu_0/CsrPlugin_trigger_slots_1_tdata1_action_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.683%; route: 0.812, 54.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.365, 7.191%; route: 4.341, 85.571%; tC2Q: 0.367, 7.238%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 45.436%; route: 0.820, 54.564%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_ebreakm_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
</tr>
<tr>
<td>4.139</td>
<td>2.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>sys_rst_s0/I1</td>
</tr>
<tr>
<td>4.504</td>
<td>0.365</td>
<td>tINS</td>
<td>RF</td>
<td>157</td>
<td>R32C37[0][A]</td>
<td style=" background: #97FFFF;">sys_rst_s0/F</td>
</tr>
<tr>
<td>6.572</td>
<td>2.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[0][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/CsrPlugin_dcsr_ebreakm_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.507</td>
<td>0.825</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[0][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_ebreakm_s0/CLK</td>
</tr>
<tr>
<td>21.174</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C31[0][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_ebreakm_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.683%; route: 0.812, 54.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.365, 7.183%; route: 4.346, 85.586%; tC2Q: 0.367, 7.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 45.274%; route: 0.825, 54.726%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/CsrPlugin_mstatus_MPP_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
</tr>
<tr>
<td>4.139</td>
<td>2.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>sys_rst_s0/I1</td>
</tr>
<tr>
<td>4.504</td>
<td>0.365</td>
<td>tINS</td>
<td>RF</td>
<td>157</td>
<td>R32C37[0][A]</td>
<td style=" background: #97FFFF;">sys_rst_s0/F</td>
</tr>
<tr>
<td>6.604</td>
<td>2.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/CsrPlugin_mstatus_MPP_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.541</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[0][A]</td>
<td>cpu/cpu_0/CsrPlugin_mstatus_MPP_0_s1/CLK</td>
</tr>
<tr>
<td>21.207</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C39[0][A]</td>
<td>cpu/cpu_0/CsrPlugin_mstatus_MPP_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.047</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.683%; route: 0.812, 54.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.365, 7.140%; route: 4.378, 85.674%; tC2Q: 0.367, 7.186%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.304%; route: 0.858, 55.696%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/CsrPlugin_mstatus_MPP_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
</tr>
<tr>
<td>4.139</td>
<td>2.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>sys_rst_s0/I1</td>
</tr>
<tr>
<td>4.504</td>
<td>0.365</td>
<td>tINS</td>
<td>RF</td>
<td>157</td>
<td>R32C37[0][A]</td>
<td style=" background: #97FFFF;">sys_rst_s0/F</td>
</tr>
<tr>
<td>6.604</td>
<td>2.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[0][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/CsrPlugin_mstatus_MPP_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.541</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[0][B]</td>
<td>cpu/cpu_0/CsrPlugin_mstatus_MPP_1_s1/CLK</td>
</tr>
<tr>
<td>21.207</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C39[0][B]</td>
<td>cpu/cpu_0/CsrPlugin_mstatus_MPP_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.047</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.683%; route: 0.812, 54.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.365, 7.140%; route: 4.378, 85.674%; tC2Q: 0.367, 7.186%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.304%; route: 0.858, 55.696%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/CsrPlugin_trigger_slots_1_tdata1_u_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
</tr>
<tr>
<td>4.139</td>
<td>2.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>sys_rst_s0/I1</td>
</tr>
<tr>
<td>4.504</td>
<td>0.365</td>
<td>tINS</td>
<td>RF</td>
<td>157</td>
<td>R32C37[0][A]</td>
<td style=" background: #97FFFF;">sys_rst_s0/F</td>
</tr>
<tr>
<td>6.604</td>
<td>2.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[1][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/CsrPlugin_trigger_slots_1_tdata1_u_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.541</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[1][B]</td>
<td>cpu/cpu_0/CsrPlugin_trigger_slots_1_tdata1_u_s0/CLK</td>
</tr>
<tr>
<td>21.207</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C31[1][B]</td>
<td>cpu/cpu_0/CsrPlugin_trigger_slots_1_tdata1_u_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.047</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.683%; route: 0.812, 54.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.365, 7.140%; route: 4.378, 85.674%; tC2Q: 0.367, 7.186%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.304%; route: 0.858, 55.696%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
</tr>
<tr>
<td>4.139</td>
<td>2.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>sys_rst_s0/I1</td>
</tr>
<tr>
<td>4.504</td>
<td>0.365</td>
<td>tINS</td>
<td>RF</td>
<td>157</td>
<td>R32C37[0][A]</td>
<td style=" background: #97FFFF;">sys_rst_s0/F</td>
</tr>
<tr>
<td>6.604</td>
<td>2.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[0][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.541</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[0][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_0_s0/CLK</td>
</tr>
<tr>
<td>21.207</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C31[0][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_rspJoin_rspBuffer_discardCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.047</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.683%; route: 0.812, 54.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.365, 7.140%; route: 4.378, 85.674%; tC2Q: 0.367, 7.186%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.304%; route: 0.858, 55.696%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/IBusSimplePlugin_fetchPc_pcReg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
</tr>
<tr>
<td>4.139</td>
<td>2.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>sys_rst_s0/I1</td>
</tr>
<tr>
<td>4.504</td>
<td>0.365</td>
<td>tINS</td>
<td>RF</td>
<td>157</td>
<td>R32C37[0][A]</td>
<td style=" background: #97FFFF;">sys_rst_s0/F</td>
</tr>
<tr>
<td>6.604</td>
<td>2.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[2][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_fetchPc_pcReg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.541</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[2][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_fetchPc_pcReg_1_s0/CLK</td>
</tr>
<tr>
<td>21.207</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C27[2][B]</td>
<td>cpu/cpu_0/IBusSimplePlugin_fetchPc_pcReg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.047</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.683%; route: 0.812, 54.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.365, 7.140%; route: 4.378, 85.674%; tC2Q: 0.367, 7.186%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.304%; route: 0.858, 55.696%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/_zz_CsrPlugin_privilege_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
</tr>
<tr>
<td>4.139</td>
<td>2.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>sys_rst_s0/I1</td>
</tr>
<tr>
<td>4.504</td>
<td>0.365</td>
<td>tINS</td>
<td>RF</td>
<td>157</td>
<td>R32C37[0][A]</td>
<td style=" background: #97FFFF;">sys_rst_s0/F</td>
</tr>
<tr>
<td>6.601</td>
<td>2.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/_zz_CsrPlugin_privilege_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>cpu/cpu_0/_zz_CsrPlugin_privilege_1_s1/CLK</td>
</tr>
<tr>
<td>21.205</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C39[0][B]</td>
<td>cpu/cpu_0/_zz_CsrPlugin_privilege_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.683%; route: 0.812, 54.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.365, 7.143%; route: 4.375, 85.666%; tC2Q: 0.367, 7.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.373%; route: 0.856, 55.627%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_prv_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
</tr>
<tr>
<td>4.139</td>
<td>2.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>sys_rst_s0/I1</td>
</tr>
<tr>
<td>4.504</td>
<td>0.365</td>
<td>tINS</td>
<td>RF</td>
<td>157</td>
<td>R32C37[0][A]</td>
<td style=" background: #97FFFF;">sys_rst_s0/F</td>
</tr>
<tr>
<td>6.601</td>
<td>2.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/CsrPlugin_dcsr_prv_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_prv_0_s1/CLK</td>
</tr>
<tr>
<td>21.205</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C39[1][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_prv_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.683%; route: 0.812, 54.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.365, 7.143%; route: 4.375, 85.666%; tC2Q: 0.367, 7.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.373%; route: 0.856, 55.627%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_prv_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
</tr>
<tr>
<td>4.139</td>
<td>2.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>sys_rst_s0/I1</td>
</tr>
<tr>
<td>4.504</td>
<td>0.365</td>
<td>tINS</td>
<td>RF</td>
<td>157</td>
<td>R32C37[0][A]</td>
<td style=" background: #97FFFF;">sys_rst_s0/F</td>
</tr>
<tr>
<td>6.601</td>
<td>2.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/CsrPlugin_dcsr_prv_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_prv_1_s1/CLK</td>
</tr>
<tr>
<td>21.205</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C39[1][A]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_prv_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.683%; route: 0.812, 54.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.365, 7.143%; route: 4.375, 85.666%; tC2Q: 0.367, 7.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.373%; route: 0.856, 55.627%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/_zz_CsrPlugin_privilege_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
</tr>
<tr>
<td>4.139</td>
<td>2.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>sys_rst_s0/I1</td>
</tr>
<tr>
<td>4.504</td>
<td>0.365</td>
<td>tINS</td>
<td>RF</td>
<td>157</td>
<td>R32C37[0][A]</td>
<td style=" background: #97FFFF;">sys_rst_s0/F</td>
</tr>
<tr>
<td>6.601</td>
<td>2.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/_zz_CsrPlugin_privilege_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.538</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>cpu/cpu_0/_zz_CsrPlugin_privilege_0_s1/CLK</td>
</tr>
<tr>
<td>21.205</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C39[0][A]</td>
<td>cpu/cpu_0/_zz_CsrPlugin_privilege_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.683%; route: 0.812, 54.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.365, 7.143%; route: 4.375, 85.666%; tC2Q: 0.367, 7.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.373%; route: 0.856, 55.627%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/CsrPlugin_mstatus_MPIE_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
</tr>
<tr>
<td>4.139</td>
<td>2.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>sys_rst_s0/I1</td>
</tr>
<tr>
<td>4.504</td>
<td>0.365</td>
<td>tINS</td>
<td>RF</td>
<td>157</td>
<td>R32C37[0][A]</td>
<td style=" background: #97FFFF;">sys_rst_s0/F</td>
</tr>
<tr>
<td>6.598</td>
<td>2.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/CsrPlugin_mstatus_MPIE_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.536</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td>cpu/cpu_0/CsrPlugin_mstatus_MPIE_s1/CLK</td>
</tr>
<tr>
<td>21.202</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C39[0][A]</td>
<td>cpu/cpu_0/CsrPlugin_mstatus_MPIE_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.683%; route: 0.812, 54.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.365, 7.147%; route: 4.372, 85.659%; tC2Q: 0.367, 7.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.442%; route: 0.853, 55.558%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/CsrPlugin_mstatus_MIE_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
</tr>
<tr>
<td>4.139</td>
<td>2.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>sys_rst_s0/I1</td>
</tr>
<tr>
<td>4.504</td>
<td>0.365</td>
<td>tINS</td>
<td>RF</td>
<td>157</td>
<td>R32C37[0][A]</td>
<td style=" background: #97FFFF;">sys_rst_s0/F</td>
</tr>
<tr>
<td>6.598</td>
<td>2.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/CsrPlugin_mstatus_MIE_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.536</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>cpu/cpu_0/CsrPlugin_mstatus_MIE_s1/CLK</td>
</tr>
<tr>
<td>21.202</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>cpu/cpu_0/CsrPlugin_mstatus_MIE_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.683%; route: 0.812, 54.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.365, 7.147%; route: 4.372, 85.659%; tC2Q: 0.367, 7.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.442%; route: 0.853, 55.558%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
</tr>
<tr>
<td>4.139</td>
<td>2.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>sys_rst_s0/I1</td>
</tr>
<tr>
<td>4.504</td>
<td>0.365</td>
<td>tINS</td>
<td>RF</td>
<td>157</td>
<td>R32C37[0][A]</td>
<td style=" background: #97FFFF;">sys_rst_s0/F</td>
</tr>
<tr>
<td>6.598</td>
<td>2.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/CsrPlugin_dcsr_cause_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.536</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_0_s1/CLK</td>
</tr>
<tr>
<td>21.202</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C27[1][A]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.683%; route: 0.812, 54.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.365, 7.147%; route: 4.372, 85.659%; tC2Q: 0.367, 7.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.442%; route: 0.853, 55.558%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
</tr>
<tr>
<td>4.139</td>
<td>2.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>sys_rst_s0/I1</td>
</tr>
<tr>
<td>4.504</td>
<td>0.365</td>
<td>tINS</td>
<td>RF</td>
<td>157</td>
<td>R32C37[0][A]</td>
<td style=" background: #97FFFF;">sys_rst_s0/F</td>
</tr>
<tr>
<td>6.598</td>
<td>2.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/CsrPlugin_dcsr_cause_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.536</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_1_s1/CLK</td>
</tr>
<tr>
<td>21.202</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C27[1][B]</td>
<td>cpu/cpu_0/CsrPlugin_dcsr_cause_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.683%; route: 0.812, 54.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.365, 7.147%; route: 4.372, 85.659%; tC2Q: 0.367, 7.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.442%; route: 0.853, 55.558%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.202</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/IBusSimplePlugin_fetchPc_pcReg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
</tr>
<tr>
<td>4.139</td>
<td>2.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>sys_rst_s0/I1</td>
</tr>
<tr>
<td>4.504</td>
<td>0.365</td>
<td>tINS</td>
<td>RF</td>
<td>157</td>
<td>R32C37[0][A]</td>
<td style=" background: #97FFFF;">sys_rst_s0/F</td>
</tr>
<tr>
<td>6.598</td>
<td>2.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/IBusSimplePlugin_fetchPc_pcReg_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.536</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_fetchPc_pcReg_6_s0/CLK</td>
</tr>
<tr>
<td>21.202</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C27[0][A]</td>
<td>cpu/cpu_0/IBusSimplePlugin_fetchPc_pcReg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.683%; route: 0.812, 54.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.365, 7.147%; route: 4.372, 85.659%; tC2Q: 0.367, 7.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.442%; route: 0.853, 55.558%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/_zz_IBusSimplePlugin_iBusRsp_stages_1_input_valid_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.494</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/Q</td>
</tr>
<tr>
<td>4.139</td>
<td>2.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C37[0][A]</td>
<td>sys_rst_s0/I1</td>
</tr>
<tr>
<td>4.504</td>
<td>0.365</td>
<td>tINS</td>
<td>RF</td>
<td>157</td>
<td>R32C37[0][A]</td>
<td style=" background: #97FFFF;">sys_rst_s0/F</td>
</tr>
<tr>
<td>6.593</td>
<td>2.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[0][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/_zz_IBusSimplePlugin_iBusRsp_stages_1_input_valid_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.531</td>
<td>0.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[0][B]</td>
<td>cpu/cpu_0/_zz_IBusSimplePlugin_iBusRsp_stages_1_input_valid_1_s1/CLK</td>
</tr>
<tr>
<td>21.197</td>
<td>-0.334</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C31[0][B]</td>
<td>cpu/cpu_0/_zz_IBusSimplePlugin_iBusRsp_stages_1_input_valid_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 45.683%; route: 0.812, 54.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.365, 7.155%; route: 4.367, 85.644%; tC2Q: 0.367, 7.202%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 44.582%; route: 0.848, 55.418%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.955</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/bufferCC_4/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/inputArea_target_buffercc/buffers_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT72[B]</td>
<td>jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>235</td>
<td>IOT72[B]</td>
<td>jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>2.137</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[0][B]</td>
<td>cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/bufferCC_4/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>2.309</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C46[0][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/bufferCC_4/buffers_1_s0/Q</td>
</tr>
<tr>
<td>2.407</td>
<td>0.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[1][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/inputArea_target_buffercc/buffers_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT72[B]</td>
<td>jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>235</td>
<td>IOT72[B]</td>
<td>jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>2.137</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[1][A]</td>
<td>cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/inputArea_target_buffercc/buffers_0_s0/CLK</td>
</tr>
<tr>
<td>1.955</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C46[1][A]</td>
<td>cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/inputArea_target_buffercc/buffers_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.617%; route: 1.461, 68.383%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.097, 36.000%; tC2Q: 0.173, 64.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.617%; route: 1.461, 68.383%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.955</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/bufferCC_4/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/outputArea_flow_m2sPipe_valid_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT72[B]</td>
<td>jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>235</td>
<td>IOT72[B]</td>
<td>jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>2.137</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[0][B]</td>
<td>cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/bufferCC_4/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>2.309</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C46[0][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/bufferCC_4/buffers_1_s0/Q</td>
</tr>
<tr>
<td>2.407</td>
<td>0.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[1][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/outputArea_flow_m2sPipe_valid_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT72[B]</td>
<td>jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>235</td>
<td>IOT72[B]</td>
<td>jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>2.137</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[1][B]</td>
<td>cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/outputArea_flow_m2sPipe_valid_s0/CLK</td>
</tr>
<tr>
<td>1.955</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C46[1][B]</td>
<td>cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/outputArea_flow_m2sPipe_valid_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.617%; route: 1.461, 68.383%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.097, 36.000%; tC2Q: 0.173, 64.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.617%; route: 1.461, 68.383%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.455</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.831</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[2][A]</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R12C44[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
</tr>
<tr>
<td>1.286</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0/CLK</td>
</tr>
<tr>
<td>0.831</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C44[0][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_ndmreset_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 66.703%; route: 0.337, 33.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.101, 36.842%; tC2Q: 0.173, 63.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 66.703%; route: 0.337, 33.297%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/debugModule_1/_zz_logic_harts_0_resumeReady_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[2][A]</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R12C44[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
</tr>
<tr>
<td>1.406</td>
<td>0.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/_zz_logic_harts_0_resumeReady_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.022</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>cpu/cpu_0/debugModule_1/_zz_logic_harts_0_resumeReady_1_s0/CLK</td>
</tr>
<tr>
<td>0.841</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>cpu/cpu_0/debugModule_1/_zz_logic_harts_0_resumeReady_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 66.703%; route: 0.337, 33.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.221, 56.098%; tC2Q: 0.173, 43.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 66.076%; route: 0.347, 33.924%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.676</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.850</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[2][A]</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R12C44[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
</tr>
<tr>
<td>1.526</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.031</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[1][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_0_s0/CLK</td>
</tr>
<tr>
<td>0.850</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C46[1][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 66.703%; route: 0.337, 33.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.341, 66.355%; tC2Q: 0.173, 33.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.500%; route: 0.356, 34.500%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[2][A]</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R12C44[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
</tr>
<tr>
<td>1.524</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.026</td>
<td>0.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_3_s0/CLK</td>
</tr>
<tr>
<td>0.845</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C46[0][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 66.703%; route: 0.337, 33.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.338, 66.197%; tC2Q: 0.173, 33.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.806%; route: 0.351, 34.194%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[2][A]</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R12C44[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
</tr>
<tr>
<td>1.524</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.026</td>
<td>0.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][B]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_4_s0/CLK</td>
</tr>
<tr>
<td>0.845</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C46[0][B]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 66.703%; route: 0.337, 33.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.338, 66.197%; tC2Q: 0.173, 33.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.806%; route: 0.351, 34.194%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[2][A]</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R12C44[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
</tr>
<tr>
<td>1.526</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[0][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.027</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[0][B]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_7_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C45[0][B]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 66.703%; route: 0.337, 33.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.341, 66.355%; tC2Q: 0.173, 33.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.768%; route: 0.352, 34.232%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.841</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[2][A]</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R12C44[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
</tr>
<tr>
<td>1.524</td>
<td>0.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.022</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[2][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_1_s0/CLK</td>
</tr>
<tr>
<td>0.841</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C45[2][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 66.703%; route: 0.337, 33.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.338, 66.197%; tC2Q: 0.173, 33.803%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 66.076%; route: 0.347, 33.924%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/bufferCC_4/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/inputArea_target_buffercc/buffers_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT72[B]</td>
<td>jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>235</td>
<td>IOT72[B]</td>
<td>jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>2.137</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[0][B]</td>
<td>cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/bufferCC_4/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>2.309</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C46[0][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/bufferCC_4/buffers_1_s0/Q</td>
</tr>
<tr>
<td>2.678</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[2][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/inputArea_target_buffercc/buffers_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT72[B]</td>
<td>jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>235</td>
<td>IOT72[B]</td>
<td>jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>2.123</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[2][B]</td>
<td>cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/inputArea_target_buffercc/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>1.942</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C47[2][B]</td>
<td>cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/inputArea_target_buffercc/buffers_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.617%; route: 1.461, 68.383%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.368, 68.071%; tC2Q: 0.173, 31.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.823%; route: 1.447, 68.177%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.678</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/bufferCC_4/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/outputArea_hit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT72[B]</td>
<td>jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>235</td>
<td>IOT72[B]</td>
<td>jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>2.137</td>
<td>1.461</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C46[0][B]</td>
<td>cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/bufferCC_4/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>2.309</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C46[0][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/bufferCC_4/buffers_1_s0/Q</td>
</tr>
<tr>
<td>2.678</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/outputArea_hit_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT72[B]</td>
<td>jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>235</td>
<td>IOT72[B]</td>
<td>jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>2.123</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[2][A]</td>
<td>cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/outputArea_hit_s0/CLK</td>
</tr>
<tr>
<td>1.942</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C47[2][A]</td>
<td>cpu/cpu_0/debugTransportModuleJtagTap_1/logic_systemLogic_bus_rsp_ccToggle/outputArea_hit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 31.617%; route: 1.461, 68.383%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.368, 68.071%; tC2Q: 0.173, 31.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 31.823%; route: 1.447, 68.177%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[2][A]</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R12C44[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
</tr>
<tr>
<td>1.670</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.008</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[2][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_5_s0/CLK</td>
</tr>
<tr>
<td>0.827</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C47[2][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 66.703%; route: 0.337, 33.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.485, 73.723%; tC2Q: 0.173, 26.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 67.021%; route: 0.332, 32.979%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[2][A]</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R12C44[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
</tr>
<tr>
<td>1.670</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.008</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_5_s0/CLK</td>
</tr>
<tr>
<td>0.827</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C47[1][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 66.703%; route: 0.337, 33.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.485, 73.723%; tC2Q: 0.173, 26.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 67.021%; route: 0.332, 32.979%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.827</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[2][A]</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R12C44[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
</tr>
<tr>
<td>1.670</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[2][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.008</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[2][B]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_6_s0/CLK</td>
</tr>
<tr>
<td>0.827</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C47[2][B]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 66.703%; route: 0.337, 33.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.485, 73.723%; tC2Q: 0.173, 26.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 67.021%; route: 0.332, 32.979%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.836</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[2][A]</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R12C44[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
</tr>
<tr>
<td>1.790</td>
<td>0.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C49[0][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C49[0][B]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_0_s0/CLK</td>
</tr>
<tr>
<td>0.836</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C49[0][B]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 66.703%; route: 0.337, 33.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.605, 77.778%; tC2Q: 0.173, 22.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 66.388%; route: 0.342, 33.612%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.836</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[2][A]</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R12C44[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
</tr>
<tr>
<td>1.790</td>
<td>0.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C49[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C49[2][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_3_s0/CLK</td>
</tr>
<tr>
<td>0.836</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C49[2][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 66.703%; route: 0.337, 33.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.605, 77.778%; tC2Q: 0.173, 22.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 66.388%; route: 0.342, 33.612%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.831</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[2][A]</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R12C44[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
</tr>
<tr>
<td>1.790</td>
<td>0.605</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_2_s0/CLK</td>
</tr>
<tr>
<td>0.831</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C48[1][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 66.703%; route: 0.337, 33.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.605, 77.778%; tC2Q: 0.173, 22.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 66.703%; route: 0.337, 33.297%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_harts_0_haltReq_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[2][A]</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R12C44[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
</tr>
<tr>
<td>1.879</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_harts_0_haltReq_s10/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.035</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_harts_0_haltReq_s10/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_harts_0_haltReq_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 66.703%; route: 0.337, 33.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.694, 80.055%; tC2Q: 0.173, 19.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.272%; route: 0.359, 34.728%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/debugModule_1/logic_abstractcs_cmdErr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[2][A]</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R12C44[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
</tr>
<tr>
<td>1.879</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_abstractcs_cmdErr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.035</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_abstractcs_cmdErr_1_s0/CLK</td>
</tr>
<tr>
<td>0.854</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C45[1][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_abstractcs_cmdErr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 66.703%; route: 0.337, 33.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.694, 80.055%; tC2Q: 0.173, 19.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.272%; route: 0.359, 34.728%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.836</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[2][A]</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R12C44[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
</tr>
<tr>
<td>1.967</td>
<td>0.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[1][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[1][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_2_s0/CLK</td>
</tr>
<tr>
<td>0.836</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C47[1][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 66.703%; route: 0.337, 33.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.781, 81.887%; tC2Q: 0.173, 18.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 66.388%; route: 0.342, 33.612%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.836</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[2][A]</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R12C44[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
</tr>
<tr>
<td>1.967</td>
<td>0.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[1][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.017</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C47[1][B]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_8_s0/CLK</td>
</tr>
<tr>
<td>0.836</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C47[1][B]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelLo_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 66.703%; route: 0.337, 33.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.781, 81.887%; tC2Q: 0.173, 18.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 66.388%; route: 0.342, 33.612%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.831</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[2][A]</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R12C44[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
</tr>
<tr>
<td>1.967</td>
<td>0.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_8_s0/CLK</td>
</tr>
<tr>
<td>0.831</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C47[2][B]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 66.703%; route: 0.337, 33.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.781, 81.887%; tC2Q: 0.173, 18.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 66.703%; route: 0.337, 33.297%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.831</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[2][A]</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R12C44[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
</tr>
<tr>
<td>1.967</td>
<td>0.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[2][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_9_s0/CLK</td>
</tr>
<tr>
<td>0.831</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C47[2][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_dmcontrol_hartSelHi_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 66.703%; route: 0.337, 33.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.781, 81.887%; tC2Q: 0.173, 18.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 66.703%; route: 0.337, 33.297%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.847</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/debugModule_1/logic_abstractAuto_autoexecProgbuf_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[2][A]</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R12C44[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
</tr>
<tr>
<td>2.010</td>
<td>0.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[0][B]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_abstractAuto_autoexecProgbuf_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[0][B]</td>
<td>cpu/cpu_0/debugModule_1/logic_abstractAuto_autoexecProgbuf_0_s0/CLK</td>
</tr>
<tr>
<td>0.847</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C48[0][B]</td>
<td>cpu/cpu_0/debugModule_1/logic_abstractAuto_autoexecProgbuf_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 66.703%; route: 0.337, 33.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.824, 82.671%; tC2Q: 0.173, 17.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.672%; route: 0.353, 34.328%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.847</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/cpu_0/debugModule_1/logic_abstractAuto_autoexecProgbuf_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.013</td>
<td>0.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C44[2][A]</td>
<td>cpu/cpu_0/debugModule_1/dmactive_s0/CLK</td>
</tr>
<tr>
<td>1.185</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>35</td>
<td>R12C44[2][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/dmactive_s0/Q</td>
</tr>
<tr>
<td>2.010</td>
<td>0.824</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[0][A]</td>
<td style=" font-weight:bold;">cpu/cpu_0/debugModule_1/logic_abstractAuto_autoexecProgbuf_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1294</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[0][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_abstractAuto_autoexecProgbuf_1_s0/CLK</td>
</tr>
<tr>
<td>0.847</td>
<td>-0.181</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C48[0][A]</td>
<td>cpu/cpu_0/debugModule_1/logic_abstractAuto_autoexecProgbuf_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 66.703%; route: 0.337, 33.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.824, 82.671%; tC2Q: 0.173, 17.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 65.672%; route: 0.353, 34.328%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.507</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.507</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu/mem/core_mem_1_core_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.527</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/mem/core_mem_1_core_mem_1_0_1_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.034</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/mem/core_mem_1_core_mem_1_0_1_s/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.507</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.507</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu/mem/core_mem_3_core_mem_3_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.527</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/mem/core_mem_3_core_mem_3_0_1_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.034</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/mem/core_mem_3_core_mem_3_0_1_s/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.511</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.511</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu/mem/core_mem_0_core_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.518</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/mem/core_mem_0_core_mem_0_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.354</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/mem/core_mem_0_core_mem_0_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.511</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.511</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu/mem/core_mem_1_core_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.518</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/mem/core_mem_1_core_mem_1_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.354</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/mem/core_mem_1_core_mem_1_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.511</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.511</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu/mem/core_mem_2_core_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.518</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/mem/core_mem_2_core_mem_2_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.354</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/mem/core_mem_2_core_mem_2_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.511</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.511</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu/mem/core_mem_3_core_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.518</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/mem/core_mem_3_core_mem_3_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.354</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/mem/core_mem_3_core_mem_3_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.516</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.516</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu/mem/core_mem_0_core_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.509</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/mem/core_mem_0_core_mem_0_0_1_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.025</td>
<td>0.349</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/mem/core_mem_0_core_mem_0_0_1_s/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.516</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.516</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu/mem/core_mem_2_core_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.509</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/mem/core_mem_2_core_mem_2_0_1_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.025</td>
<td>0.349</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/mem/core_mem_2_core_mem_2_0_1_s/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.516</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.516</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu/mem/core_mem_1_core_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.526</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/mem/core_mem_1_core_mem_1_0_1_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.042</td>
<td>0.365</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/mem/core_mem_1_core_mem_1_0_1_s/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.516</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.516</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu/mem/core_mem_3_core_mem_3_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.526</td>
<td>0.843</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/mem/core_mem_3_core_mem_3_0_1_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.042</td>
<td>0.365</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/mem/core_mem_3_core_mem_3_0_1_s/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1294</td>
<td>clk_d</td>
<td>4.647</td>
<td>0.885</td>
</tr>
<tr>
<td>235</td>
<td>jtag_tck_d</td>
<td>45.087</td>
<td>2.635</td>
</tr>
<tr>
<td>234</td>
<td>decode_to_execute_PC_31_6</td>
<td>5.772</td>
<td>2.862</td>
</tr>
<tr>
<td>157</td>
<td>sys_rst</td>
<td>12.876</td>
<td>2.366</td>
</tr>
<tr>
<td>123</td>
<td>execute_to_memory_PC_31_6</td>
<td>5.772</td>
<td>3.123</td>
</tr>
<tr>
<td>86</td>
<td>dBus_cmd_payload_size[0]</td>
<td>14.015</td>
<td>4.446</td>
</tr>
<tr>
<td>78</td>
<td>n1542_7</td>
<td>45.365</td>
<td>2.297</td>
</tr>
<tr>
<td>62</td>
<td>dBus_cmd_payload_size[1]</td>
<td>11.496</td>
<td>5.302</td>
</tr>
<tr>
<td>54</td>
<td>IBusSimplePlugin_decompressor_isRvc_11</td>
<td>10.227</td>
<td>1.549</td>
</tr>
<tr>
<td>52</td>
<td>IBusSimplePlugin_decodePc_pcReg_0_9</td>
<td>9.372</td>
<td>2.171</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R16C34</td>
<td>68.06%</td>
</tr>
<tr>
<td>R13C30</td>
<td>62.50%</td>
</tr>
<tr>
<td>R17C35</td>
<td>62.50%</td>
</tr>
<tr>
<td>R14C31</td>
<td>62.50%</td>
</tr>
<tr>
<td>R16C30</td>
<td>61.11%</td>
</tr>
<tr>
<td>R13C31</td>
<td>59.72%</td>
</tr>
<tr>
<td>R15C29</td>
<td>59.72%</td>
</tr>
<tr>
<td>R17C30</td>
<td>58.33%</td>
</tr>
<tr>
<td>R14C32</td>
<td>58.33%</td>
</tr>
<tr>
<td>R13C33</td>
<td>58.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 10} [get_ports {clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name tck -period 100 -waveform {0 50} [get_ports {jtag_tck}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {clk}] -to [get_clocks {tck}] </td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {tck}] -to [get_clocks {clk}] </td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
