#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Nov 30 11:19:23 2017
# Process ID: 8168
# Current directory: C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj
# Command line: vivado.exe -mode batch -source vivado_build.tcl
# Log file: C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado.log
# Journal file: C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj\vivado.jou
#-----------------------------------------------------------
source vivado_build.tcl
# open_project vivado_prj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 284.555 ; gain = 77.656
# update_compile_order -fileset sources_1
# reset_run impl_1
# reset_run synth_1
# launch_runs synth_1
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:ADXL345_ip:1.0 - ADXL345_ip_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system_top> from BD file <C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd>
INFO: [BD 41-1662] The design 'system_top.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.vhd
VHDL Output written to : C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top_wrapper.vhd
Wrote  : <C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
WARNING: [xilinx.com:ip:processing_system7:5.5-1] system_top_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADXL345_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hw_handoff/system_top.hwh
Generated Block Design Tcl file C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hw_handoff/system_top_bd.tcl
Generated Hardware Definition File C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.hwdef
[Thu Nov 30 11:20:41 2017] Launched synth_1...
Run output will be captured here: C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:47 ; elapsed = 00:01:06 . Memory (MB): peak = 443.660 ; gain = 159.105
# wait_on_run synth_1
[Thu Nov 30 11:20:42 2017] Waiting for synth_1 to finish...

*** Running vivado
    with args -log system_top_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source system_top_wrapper.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source system_top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 285.773 ; gain = 60.602
Command: synth_design -top system_top_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3432 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 371.332 ; gain = 164.191
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_top_wrapper' [C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top_wrapper.vhd:44]
INFO: [Synth 8-3491] module 'system_top' declared at 'C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.vhd:579' bound to instance 'system_top_i' of component 'system_top' [C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top_wrapper.vhd:75]
INFO: [Synth 8-638] synthesizing module 'system_top' [C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.vhd:613]
INFO: [Synth 8-3491] module 'system_top_ADXL345_ip_0_0' declared at 'c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_ADXL345_ip_0_0/synth/system_top_ADXL345_ip_0_0.vhd:56' bound to instance 'ADXL345_ip_0' of component 'system_top_ADXL345_ip_0_0' [C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.vhd:836]
INFO: [Synth 8-638] synthesizing module 'system_top_ADXL345_ip_0_0' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_ADXL345_ip_0_0/synth/system_top_ADXL345_ip_0_0.vhd:86]
INFO: [Synth 8-3491] module 'ADXL345_ip' declared at 'c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip.vhd:29' bound to instance 'U0' of component 'ADXL345_ip' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_ADXL345_ip_0_0/synth/system_top_ADXL345_ip_0_0.vhd:147]
INFO: [Synth 8-638] synthesizing module 'ADXL345_ip' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip.vhd:59]
INFO: [Synth 8-3491] module 'ADXL345_ip_axi_lite' declared at 'c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_axi_lite.vhd:22' bound to instance 'u_ADXL345_ip_axi_lite_inst' of component 'ADXL345_ip_axi_lite' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip.vhd:157]
INFO: [Synth 8-638] synthesizing module 'ADXL345_ip_axi_lite' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_axi_lite.vhd:60]
INFO: [Synth 8-3491] module 'ADXL345_ip_addr_decoder' declared at 'c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_addr_decoder.vhd:22' bound to instance 'u_ADXL345_ip_addr_decoder_inst' of component 'ADXL345_ip_addr_decoder' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_axi_lite.vhd:135]
INFO: [Synth 8-638] synthesizing module 'ADXL345_ip_addr_decoder' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_addr_decoder.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'ADXL345_ip_addr_decoder' (1#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_addr_decoder.vhd:46]
INFO: [Synth 8-3491] module 'ADXL345_ip_axi_lite_module' declared at 'c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_axi_lite_module.vhd:22' bound to instance 'u_ADXL345_ip_axi_lite_module_inst' of component 'ADXL345_ip_axi_lite_module' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_axi_lite.vhd:157]
INFO: [Synth 8-638] synthesizing module 'ADXL345_ip_axi_lite_module' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_axi_lite_module.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'ADXL345_ip_axi_lite_module' (2#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_axi_lite_module.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'ADXL345_ip_axi_lite' (3#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_axi_lite.vhd:60]
INFO: [Synth 8-3491] module 'ADXL345_ip_dut' declared at 'c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_dut.vhd:22' bound to instance 'u_ADXL345_ip_dut_inst' of component 'ADXL345_ip_dut' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip.vhd:193]
INFO: [Synth 8-638] synthesizing module 'ADXL345_ip_dut' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_dut.vhd:46]
INFO: [Synth 8-3491] module 'ADXL345_ip_src_I2C_MPU6050_IP' declared at 'c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_I2C_MPU6050_IP.vhd:55' bound to instance 'u_ADXL345_ip_src_I2C_MPU6050_IP' of component 'ADXL345_ip_src_I2C_MPU6050_IP' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_dut.vhd:95]
INFO: [Synth 8-638] synthesizing module 'ADXL345_ip_src_I2C_MPU6050_IP' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_I2C_MPU6050_IP.vhd:79]
INFO: [Synth 8-3491] module 'ADXL345_ip_src_AXI4LiteRead' declared at 'c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4LiteRead.vhd:22' bound to instance 'u_AXI4LiteRead' of component 'ADXL345_ip_src_AXI4LiteRead' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_I2C_MPU6050_IP.vhd:136]
INFO: [Synth 8-638] synthesizing module 'ADXL345_ip_src_AXI4LiteRead' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4LiteRead.vhd:40]
INFO: [Synth 8-3491] module 'ADXL345_ip_src_AXI4Lite_Read_AccelX' declared at 'c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_AccelX.vhd:22' bound to instance 'u_AXI4Lite_Read_AccelX' of component 'ADXL345_ip_src_AXI4Lite_Read_AccelX' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4LiteRead.vhd:155]
INFO: [Synth 8-638] synthesizing module 'ADXL345_ip_src_AXI4Lite_Read_AccelX' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_AccelX.vhd:28]
INFO: [Synth 8-3491] module 'ADXL345_ip_src_zynq_AXIRead' declared at 'c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_zynq_AXIRead.vhd:22' bound to instance 'u_AXI4_Interface_Read' of component 'ADXL345_ip_src_zynq_AXIRead' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_AccelX.vhd:47]
INFO: [Synth 8-638] synthesizing module 'ADXL345_ip_src_zynq_AXIRead' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_zynq_AXIRead.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ADXL345_ip_src_zynq_AXIRead' (4#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_zynq_AXIRead.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ADXL345_ip_src_AXI4Lite_Read_AccelX' (5#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_AccelX.vhd:28]
INFO: [Synth 8-3491] module 'ADXL345_ip_src_AXI4Lite_Read_AccelY' declared at 'c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_AccelY.vhd:22' bound to instance 'u_AXI4Lite_Read_AccelY' of component 'ADXL345_ip_src_AXI4Lite_Read_AccelY' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4LiteRead.vhd:160]
INFO: [Synth 8-638] synthesizing module 'ADXL345_ip_src_AXI4Lite_Read_AccelY' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_AccelY.vhd:28]
INFO: [Synth 8-3491] module 'ADXL345_ip_src_zynq_AXIRead_block' declared at 'c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_zynq_AXIRead_block.vhd:22' bound to instance 'u_AXI4_Interface_Read' of component 'ADXL345_ip_src_zynq_AXIRead_block' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_AccelY.vhd:47]
INFO: [Synth 8-638] synthesizing module 'ADXL345_ip_src_zynq_AXIRead_block' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_zynq_AXIRead_block.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ADXL345_ip_src_zynq_AXIRead_block' (6#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_zynq_AXIRead_block.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ADXL345_ip_src_AXI4Lite_Read_AccelY' (7#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_AccelY.vhd:28]
INFO: [Synth 8-3491] module 'ADXL345_ip_src_AXI4Lite_Read_AccelZ' declared at 'c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_AccelZ.vhd:22' bound to instance 'u_AXI4Lite_Read_AccelZ' of component 'ADXL345_ip_src_AXI4Lite_Read_AccelZ' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4LiteRead.vhd:165]
INFO: [Synth 8-638] synthesizing module 'ADXL345_ip_src_AXI4Lite_Read_AccelZ' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_AccelZ.vhd:28]
INFO: [Synth 8-3491] module 'ADXL345_ip_src_zynq_AXIRead_block1' declared at 'c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_zynq_AXIRead_block1.vhd:22' bound to instance 'u_AXI4_Interface_Read' of component 'ADXL345_ip_src_zynq_AXIRead_block1' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_AccelZ.vhd:47]
INFO: [Synth 8-638] synthesizing module 'ADXL345_ip_src_zynq_AXIRead_block1' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_zynq_AXIRead_block1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ADXL345_ip_src_zynq_AXIRead_block1' (8#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_zynq_AXIRead_block1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ADXL345_ip_src_AXI4Lite_Read_AccelZ' (9#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_AccelZ.vhd:28]
INFO: [Synth 8-3491] module 'ADXL345_ip_src_AXI4Lite_Read_validout' declared at 'c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_validout.vhd:22' bound to instance 'u_AXI4Lite_Read_validout' of component 'ADXL345_ip_src_AXI4Lite_Read_validout' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4LiteRead.vhd:170]
INFO: [Synth 8-638] synthesizing module 'ADXL345_ip_src_AXI4Lite_Read_validout' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_validout.vhd:28]
INFO: [Synth 8-3491] module 'ADXL345_ip_src_zynq_AXIRead_block7' declared at 'c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_zynq_AXIRead_block7.vhd:22' bound to instance 'u_AXI4_Interface_Read' of component 'ADXL345_ip_src_zynq_AXIRead_block7' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_validout.vhd:47]
INFO: [Synth 8-638] synthesizing module 'ADXL345_ip_src_zynq_AXIRead_block7' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_zynq_AXIRead_block7.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ADXL345_ip_src_zynq_AXIRead_block7' (10#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_zynq_AXIRead_block7.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ADXL345_ip_src_AXI4Lite_Read_validout' (11#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_validout.vhd:28]
INFO: [Synth 8-3491] module 'ADXL345_ip_src_AXI4Lite_Read_deviceID' declared at 'c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_deviceID.vhd:22' bound to instance 'u_AXI4Lite_Read_deviceID' of component 'ADXL345_ip_src_AXI4Lite_Read_deviceID' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4LiteRead.vhd:175]
INFO: [Synth 8-638] synthesizing module 'ADXL345_ip_src_AXI4Lite_Read_deviceID' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_deviceID.vhd:28]
INFO: [Synth 8-3491] module 'ADXL345_ip_src_zynq_AXIRead_block6' declared at 'c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_zynq_AXIRead_block6.vhd:22' bound to instance 'u_AXI4_Interface_Read' of component 'ADXL345_ip_src_zynq_AXIRead_block6' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_deviceID.vhd:47]
INFO: [Synth 8-638] synthesizing module 'ADXL345_ip_src_zynq_AXIRead_block6' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_zynq_AXIRead_block6.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ADXL345_ip_src_zynq_AXIRead_block6' (12#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_zynq_AXIRead_block6.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ADXL345_ip_src_AXI4Lite_Read_deviceID' (13#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_deviceID.vhd:28]
INFO: [Synth 8-3491] module 'ADXL345_ip_src_AXI4Lite_Read_RegData' declared at 'c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_RegData.vhd:22' bound to instance 'u_AXI4Lite_Read_RegData' of component 'ADXL345_ip_src_AXI4Lite_Read_RegData' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4LiteRead.vhd:180]
INFO: [Synth 8-638] synthesizing module 'ADXL345_ip_src_AXI4Lite_Read_RegData' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_RegData.vhd:28]
INFO: [Synth 8-3491] module 'ADXL345_ip_src_zynq_AXIRead_block5' declared at 'c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_zynq_AXIRead_block5.vhd:22' bound to instance 'u_AXI4_Interface_Read' of component 'ADXL345_ip_src_zynq_AXIRead_block5' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_RegData.vhd:47]
INFO: [Synth 8-638] synthesizing module 'ADXL345_ip_src_zynq_AXIRead_block5' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_zynq_AXIRead_block5.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ADXL345_ip_src_zynq_AXIRead_block5' (14#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_zynq_AXIRead_block5.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ADXL345_ip_src_AXI4Lite_Read_RegData' (15#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_RegData.vhd:28]
INFO: [Synth 8-3491] module 'ADXL345_ip_src_AXI4Lite_Read_GyroX' declared at 'c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_GyroX.vhd:22' bound to instance 'u_AXI4Lite_Read_GyroX' of component 'ADXL345_ip_src_AXI4Lite_Read_GyroX' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4LiteRead.vhd:185]
INFO: [Synth 8-638] synthesizing module 'ADXL345_ip_src_AXI4Lite_Read_GyroX' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_GyroX.vhd:28]
INFO: [Synth 8-3491] module 'ADXL345_ip_src_zynq_AXIRead_block2' declared at 'c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_zynq_AXIRead_block2.vhd:22' bound to instance 'u_AXI4_Interface_Read' of component 'ADXL345_ip_src_zynq_AXIRead_block2' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_GyroX.vhd:47]
INFO: [Synth 8-638] synthesizing module 'ADXL345_ip_src_zynq_AXIRead_block2' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_zynq_AXIRead_block2.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ADXL345_ip_src_zynq_AXIRead_block2' (16#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_zynq_AXIRead_block2.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ADXL345_ip_src_AXI4Lite_Read_GyroX' (17#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_GyroX.vhd:28]
INFO: [Synth 8-3491] module 'ADXL345_ip_src_AXI4Lite_Read_GyroY' declared at 'c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_GyroY.vhd:22' bound to instance 'u_AXI4Lite_Read_GyroY' of component 'ADXL345_ip_src_AXI4Lite_Read_GyroY' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4LiteRead.vhd:190]
INFO: [Synth 8-638] synthesizing module 'ADXL345_ip_src_AXI4Lite_Read_GyroY' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_GyroY.vhd:28]
INFO: [Synth 8-3491] module 'ADXL345_ip_src_zynq_AXIRead_block3' declared at 'c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_zynq_AXIRead_block3.vhd:22' bound to instance 'u_AXI4_Interface_Read' of component 'ADXL345_ip_src_zynq_AXIRead_block3' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_GyroY.vhd:47]
INFO: [Synth 8-638] synthesizing module 'ADXL345_ip_src_zynq_AXIRead_block3' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_zynq_AXIRead_block3.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ADXL345_ip_src_zynq_AXIRead_block3' (18#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_zynq_AXIRead_block3.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ADXL345_ip_src_AXI4Lite_Read_GyroY' (19#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_GyroY.vhd:28]
INFO: [Synth 8-3491] module 'ADXL345_ip_src_AXI4Lite_Read_GyroZ' declared at 'c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_GyroZ.vhd:22' bound to instance 'u_AXI4Lite_Read_GyroZ' of component 'ADXL345_ip_src_AXI4Lite_Read_GyroZ' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4LiteRead.vhd:195]
INFO: [Synth 8-638] synthesizing module 'ADXL345_ip_src_AXI4Lite_Read_GyroZ' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_GyroZ.vhd:28]
INFO: [Synth 8-3491] module 'ADXL345_ip_src_zynq_AXIRead_block4' declared at 'c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_zynq_AXIRead_block4.vhd:22' bound to instance 'u_AXI4_Interface_Read' of component 'ADXL345_ip_src_zynq_AXIRead_block4' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_GyroZ.vhd:47]
INFO: [Synth 8-638] synthesizing module 'ADXL345_ip_src_zynq_AXIRead_block4' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_zynq_AXIRead_block4.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ADXL345_ip_src_zynq_AXIRead_block4' (20#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_zynq_AXIRead_block4.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ADXL345_ip_src_AXI4Lite_Read_GyroZ' (21#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4Lite_Read_GyroZ.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ADXL345_ip_src_AXI4LiteRead' (22#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_AXI4LiteRead.vhd:40]
INFO: [Synth 8-3491] module 'ADXL345_ip_src_I2C_MPU6050_IP_tc' declared at 'c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_I2C_MPU6050_IP_tc.vhd:27' bound to instance 'u_I2C_MPU6050_IP_tc' of component 'ADXL345_ip_src_I2C_MPU6050_IP_tc' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_I2C_MPU6050_IP.vhd:153]
INFO: [Synth 8-638] synthesizing module 'ADXL345_ip_src_I2C_MPU6050_IP_tc' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_I2C_MPU6050_IP_tc.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ADXL345_ip_src_I2C_MPU6050_IP_tc' (23#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_I2C_MPU6050_IP_tc.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ADXL345_ip_src_I2C_MPU6050_IP' (24#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_src_I2C_MPU6050_IP.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'ADXL345_ip_dut' (25#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_dut.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'ADXL345_ip' (26#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'system_top_ADXL345_ip_0_0' (27#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_ADXL345_ip_0_0/synth/system_top_ADXL345_ip_0_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'system_top_axi_interconnect_0_0' [C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.vhd:392]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1U10WOS' [C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.vhd:78]
INFO: [Synth 8-3491] module 'system_top_auto_pc_0' declared at 'c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_auto_pc_0/synth/system_top_auto_pc_0.v:58' bound to instance 'auto_pc' of component 'system_top_auto_pc_0' [C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.vhd:259]
INFO: [Synth 8-638] synthesizing module 'system_top_auto_pc_0' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_auto_pc_0/synth/system_top_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_aw_channel' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_cmd_translator' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_incr_cmd' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_incr_cmd' (28#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wrap_cmd' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wrap_cmd' (29#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_cmd_translator' (30#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm' (31#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_aw_channel' (32#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_b_channel' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo' (33#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0' (33#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_b_channel' (34#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_ar_channel' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm' (35#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_ar_channel' (36#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_r_channel' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1' (36#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2' (36#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s_r_channel' (37#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (38#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice' (39#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized0' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized0' (39#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized1' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized1' (39#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized2' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized2' (39#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (40#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice' (41#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized0' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (41#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized3' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized3' (41#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized4' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized4' (41#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized5' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized5' (41#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized6' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized6' (41#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized7' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axic_register_slice__parameterized7' (41#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (41#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_9_axi_register_slice__parameterized0' (41#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b2s' (42#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter' (43#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'system_top_auto_pc_0' (44#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_auto_pc_0/synth/system_top_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1U10WOS' (45#1) [C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'system_top_axi_interconnect_0_0' (46#1) [C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.vhd:392]
INFO: [Synth 8-3491] module 'system_top_clk_wiz_0_0' declared at 'c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.v:70' bound to instance 'clk_wiz_0' of component 'system_top_clk_wiz_0_0' [C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.vhd:928]
INFO: [Synth 8-638] synthesizing module 'system_top_clk_wiz_0_0' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'system_top_clk_wiz_0_0_clk_wiz' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (47#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (48#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (49#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'system_top_clk_wiz_0_0_clk_wiz' (50#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'system_top_clk_wiz_0_0' (51#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.v:70]
INFO: [Synth 8-3491] module 'system_top_proc_sys_reset_0_0' declared at 'c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/synth/system_top_proc_sys_reset_0_0.vhd:56' bound to instance 'proc_sys_reset_0' of component 'system_top_proc_sys_reset_0_0' [C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.vhd:935]
INFO: [Synth 8-638] synthesizing module 'system_top_proc_sys_reset_0_0' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/synth/system_top_proc_sys_reset_0_0.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/synth/system_top_proc_sys_reset_0_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (52#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (53#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (54#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (55#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (56#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (57#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'system_top_proc_sys_reset_0_0' (58#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/synth/system_top_proc_sys_reset_0_0.vhd:71]
INFO: [Synth 8-3491] module 'system_top_processing_system7_0_0' declared at 'c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/synth/system_top_processing_system7_0_0.v:59' bound to instance 'processing_system7_0' of component 'system_top_processing_system7_0_0' [C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.vhd:948]
INFO: [Synth 8-638] synthesizing module 'system_top_processing_system7_0_0' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/synth/system_top_processing_system7_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1338]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1339]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (59#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'PS7' (60#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (61#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/synth/system_top_processing_system7_0_0.v:318]
INFO: [Synth 8-256] done synthesizing module 'system_top_processing_system7_0_0' (62#1) [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/synth/system_top_processing_system7_0_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'system_top' (63#1) [C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.vhd:613]
INFO: [Synth 8-256] done synthesizing module 'system_top_wrapper' (64#1) [C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top_wrapper.vhd:44]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG3_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG2_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG1_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG0_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[31]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[30]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[29]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[28]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[27]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[26]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[25]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[24]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[23]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[22]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[21]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[20]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[19]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[18]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[17]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[16]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[15]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[14]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[13]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[12]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[11]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[10]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[9]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[8]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_VALID
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_9_axic_register_slice__parameterized7 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_9_axic_register_slice__parameterized7 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_9_axic_register_slice__parameterized6 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_9_axic_register_slice__parameterized6 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_9_axic_register_slice__parameterized5 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_9_axic_register_slice__parameterized5 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_9_axic_register_slice__parameterized4 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_9_axic_register_slice__parameterized4 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_9_axic_register_slice__parameterized3 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_9_axic_register_slice__parameterized3 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awid[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:03 ; elapsed = 00:01:16 . Memory (MB): peak = 488.488 ; gain = 281.348
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:17 . Memory (MB): peak = 488.488 ; gain = 281.348
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0_board.xdc] for cell 'system_top_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0_board.xdc] for cell 'system_top_i/clk_wiz_0/inst'
Parsing XDC File [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.xdc] for cell 'system_top_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.xdc] for cell 'system_top_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0_board.xdc] for cell 'system_top_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0_board.xdc] for cell 'system_top_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0.xdc] for cell 'system_top_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0.xdc] for cell 'system_top_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/system_top_processing_system7_0_0.xdc] for cell 'system_top_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/system_top_processing_system7_0_0.xdc] for cell 'system_top_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/system_top_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/ADXL345_ip_src_I2C_MPU6050_IP_top.xdc]
Finished Parsing XDC File [C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/ADXL345_ip_src_I2C_MPU6050_IP_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/ADXL345_ip_src_I2C_MPU6050_IP_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 723.984 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:23 ; elapsed = 00:01:42 . Memory (MB): peak = 723.984 ; gain = 516.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:23 ; elapsed = 00:01:42 . Memory (MB): peak = 723.984 ; gain = 516.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for system_top_i/clk_wiz_0/inst. (constraint file  C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 28).
Applied set_property DONT_TOUCH = true for system_top_i/proc_sys_reset_0/U0. (constraint file  C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 36).
Applied set_property DONT_TOUCH = true for system_top_i/processing_system7_0/inst. (constraint file  C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.runs/synth_1/dont_touch.xdc, line 44).
Applied set_property DONT_TOUCH = true for system_top_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/ADXL345_ip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_top_i/processing_system7_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:43 . Memory (MB): peak = 723.984 ; gain = 516.844
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "decode_sel_GyroZ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_GyroY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_GyroX" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_RegData" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_deviceID" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_validout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_AccelZ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_AccelY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_AccelX" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_axi_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_ConfigDevice" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decode_sel_RegAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AXI4_Lite_BVALID" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "AXI4_Lite_RVALID" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "strobe_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:26 ; elapsed = 00:01:45 . Memory (MB): peak = 723.984 ; gain = 516.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               66 Bit    Registers := 4     
	               47 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 7     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 47    
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 17    
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      2 Bit        Muxes := 11    
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 50    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ADXL345_ip_addr_decoder 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 12    
Module ADXL345_ip_axi_lite_module 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 3     
Module ADXL345_ip_src_I2C_MPU6050_IP_tc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_9_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_9_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_9_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_9_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_9_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_9_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_9_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_9_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_9_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_9_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:26 ; elapsed = 00:01:46 . Memory (MB): peak = 723.984 ; gain = 516.844
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_AccelY_reg[15:0]' into 'U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_AccelX_reg[15:0]' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_addr_decoder.vhd:194]
INFO: [Synth 8-4471] merging register 'U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_AccelZ_reg[15:0]' into 'U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_AccelX_reg[15:0]' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_addr_decoder.vhd:212]
INFO: [Synth 8-4471] merging register 'U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_RegData_reg[7:0]' into 'U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_deviceID_reg[7:0]' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_addr_decoder.vhd:266]
INFO: [Synth 8-4471] merging register 'U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_GyroX_reg[15:0]' into 'U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_AccelX_reg[15:0]' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_addr_decoder.vhd:284]
INFO: [Synth 8-4471] merging register 'U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_GyroY_reg[15:0]' into 'U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_AccelX_reg[15:0]' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_addr_decoder.vhd:302]
INFO: [Synth 8-4471] merging register 'U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_GyroZ_reg[15:0]' into 'U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_AccelX_reg[15:0]' [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/adxl345_ip_v1_0/hdl/vhdl/ADXL345_ip_addr_decoder.vhd:320]
INFO: [Synth 8-5546] ROM "U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/decode_sel_GyroZ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/decode_sel_GyroY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/decode_sel_GyroX" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/decode_sel_RegData" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/decode_sel_deviceID" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/decode_sel_validout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/decode_sel_AccelZ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/decode_sel_AccelY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/decode_sel_AccelX" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/decode_sel_axi_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/decode_sel_ConfigDevice" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/decode_sel_RegAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/strobe_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:318]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:01:47 . Memory (MB): peak = 723.984 ; gain = 516.844
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:27 ; elapsed = 00:01:47 . Memory (MB): peak = 723.984 ; gain = 516.844

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_deviceID_reg[0]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_deviceID_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_validout_reg' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_deviceID_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_AccelX_reg[0]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_deviceID_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_deviceID_reg[1]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_deviceID_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_AccelX_reg[1]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_deviceID_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_deviceID_reg[2]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_deviceID_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_AccelX_reg[2]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_deviceID_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_deviceID_reg[3]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_deviceID_reg[4]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_AccelX_reg[3]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_deviceID_reg[4]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_deviceID_reg[4]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_deviceID_reg[5]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_AccelX_reg[4]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_deviceID_reg[5]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_deviceID_reg[5]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_deviceID_reg[6]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_AccelX_reg[5]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_deviceID_reg[6]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_deviceID_reg[6]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_deviceID_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_AccelX_reg[6]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_deviceID_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_deviceID_reg[7]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_AccelX_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_AccelX_reg[7]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_AccelX_reg[8]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_AccelX_reg[8]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_AccelX_reg[9]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_AccelX_reg[9]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_AccelX_reg[10]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_AccelX_reg[10]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_AccelX_reg[11]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_AccelX_reg[11]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_AccelX_reg[12]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_AccelX_reg[12]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_AccelX_reg[13]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_AccelX_reg[13]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_AccelX_reg[14]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_AccelX_reg[14]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_AccelX_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/ADXL345_ip_0/\U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_AccelX_reg[15] )
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[15]' (FDRE) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[16]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[16]' (FDRE) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[17]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[17]' (FDRE) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[18]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[18]' (FDRE) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[19]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[19]' (FDRE) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[20]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[20]' (FDRE) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[21]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[21]' (FDRE) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[22]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[22]' (FDRE) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[23]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[23]' (FDRE) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[24]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[24]' (FDRE) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[25]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[25]' (FDRE) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[26]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[26]' (FDRE) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[27]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[27]' (FDRE) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[28]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[28]' (FDRE) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[29]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[29]' (FDRE) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[30]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[30]' (FDRE) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/axi_lite_rstate_reg[5]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/axi_lite_rstate_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/axi_lite_rstate_reg[4]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/axi_lite_rstate_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/axi_lite_rstate_reg[7]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/axi_lite_rstate_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/axi_lite_rstate_reg[6]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/axi_lite_rstate_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/axi_lite_rstate_reg[3]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/axi_lite_rstate_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/axi_lite_rstate_reg[1]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/axi_lite_rstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/axi_lite_rstate_reg[2]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/axi_lite_wstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/axi_lite_wstate_reg[7]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/axi_lite_wstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/axi_lite_wstate_reg[6]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/axi_lite_wstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/axi_lite_wstate_reg[5]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/axi_lite_wstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/axi_lite_wstate_reg[4]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/axi_lite_wstate_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/axi_lite_wstate_reg[2]' (FDR) to 'system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/axi_lite_wstate_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_top_i/ADXL345_ip_0/\U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/axi_lite_wstate_reg[3] )
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/waddr_reg[15]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/waddr_reg[14]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/waddr_reg[13]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/waddr_reg[12]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/waddr_reg[11]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/waddr_reg[10]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/waddr_reg[9]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/waddr_reg[8]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/waddr_reg[7]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/waddr_reg[6]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/waddr_reg[5]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/waddr_reg[4]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/waddr_reg[3]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/waddr_reg[2]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/waddr_reg[1]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/waddr_reg[0]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/wdata_reg[31]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/wdata_reg[30]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/wdata_reg[29]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/wdata_reg[28]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/wdata_reg[27]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/wdata_reg[26]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/wdata_reg[25]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/wdata_reg[24]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/wdata_reg[23]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/wdata_reg[22]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/wdata_reg[21]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/wdata_reg[20]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/wdata_reg[19]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/wdata_reg[18]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/wdata_reg[17]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/wdata_reg[16]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/wdata_reg[15]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/wdata_reg[14]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/wdata_reg[13]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/wdata_reg[12]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/wdata_reg[11]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/wdata_reg[10]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/wdata_reg[9]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/wdata_reg[8]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/wdata_reg[7]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/wdata_reg[6]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/wdata_reg[5]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/wdata_reg[4]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/wdata_reg[3]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/wdata_reg[2]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/wdata_reg[1]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/wdata_reg[0]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/write_reg_axi_enable_reg) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/axi_lite_rstate_reg[7]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/axi_lite_rstate_reg[6]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/axi_lite_rstate_reg[5]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/axi_lite_rstate_reg[4]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/axi_lite_rstate_reg[3]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/axi_lite_rstate_reg[1]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_validout_reg) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_deviceID_reg[0]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[31]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[30]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[29]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[28]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[27]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[26]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[25]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[24]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[23]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[22]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[21]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[20]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[19]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[18]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[17]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[16]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[15]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[14]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[13]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[12]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[11]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[10]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[9]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[8]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[7]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[6]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[5]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[4]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[3]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[2]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[1]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp_reg[0]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/wr_enb_1_reg) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/soft_reset_reg) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MPU6050_IP_tc/count125_reg[6]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MPU6050_IP_tc/count125_reg[5]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MPU6050_IP_tc/count125_reg[4]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MPU6050_IP_tc/count125_reg[3]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MPU6050_IP_tc/count125_reg[2]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MPU6050_IP_tc/count125_reg[1]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MPU6050_IP_tc/count125_reg[0]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MPU6050_IP_tc/phase_1_reg) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/read_reg_deviceID_reg[1]) is unused and will be removed from module system_top_ADXL345_ip_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[0]' (FDR) to 'system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[0]' (FDR) to 'system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]' (FDR) to 'system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aresetn_d_reg[1]' (FDR) to 'system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[0]' (FDR) to 'system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]' (FDR) to 'system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_top_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[1]' (FD) to 'system_top_i/proc_sys_reset_0/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_top_i/proc_sys_reset_0/U0/SEQ/bsr_dec_reg[1]' (FD) to 'system_top_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]'
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:51 . Memory (MB): peak = 723.984 ; gain = 516.844
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:31 ; elapsed = 00:01:51 . Memory (MB): peak = 723.984 ; gain = 516.844

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_top_i/clk_wiz_0/inst/clk_in1' to pin 'system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O'
INFO: [Synth 8-5820] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:48 ; elapsed = 00:02:10 . Memory (MB): peak = 865.738 ; gain = 658.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:02:13 . Memory (MB): peak = 907.008 ; gain = 699.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:54 ; elapsed = 00:02:16 . Memory (MB): peak = 911.707 ; gain = 704.566
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:54 ; elapsed = 00:02:16 . Memory (MB): peak = 911.707 ; gain = 704.566

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:54 ; elapsed = 00:02:16 . Memory (MB): peak = 911.707 ; gain = 704.566
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:57 ; elapsed = 00:02:18 . Memory (MB): peak = 911.707 ; gain = 704.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:57 ; elapsed = 00:02:18 . Memory (MB): peak = 911.707 ; gain = 704.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:57 ; elapsed = 00:02:19 . Memory (MB): peak = 911.707 ; gain = 704.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:57 ; elapsed = 00:02:19 . Memory (MB): peak = 911.707 ; gain = 704.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:57 ; elapsed = 00:02:19 . Memory (MB): peak = 911.707 ; gain = 704.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:57 ; elapsed = 00:02:19 . Memory (MB): peak = 911.707 ; gain = 704.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
|dsrl__4     | memory_reg[3]  | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__5     | memory_reg[3]  | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     3|
|3     |CARRY4     |    18|
|4     |LUT1       |   156|
|5     |LUT2       |    28|
|6     |LUT3       |   234|
|7     |LUT4       |    42|
|8     |LUT5       |    75|
|9     |LUT6       |   113|
|10    |MMCME2_ADV |     1|
|11    |PS7        |     1|
|12    |SRL16      |     1|
|13    |SRL16E     |    22|
|14    |SRLC32E    |    47|
|15    |FDR        |     8|
|16    |FDRE       |   581|
|17    |FDSE       |    55|
|18    |IBUF       |     1|
|19    |OBUF       |    11|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------------+--------------------------------------------------------------+------+
|      |Instance                                           |Module                                                        |Cells |
+------+---------------------------------------------------+--------------------------------------------------------------+------+
|1     |top                                                |                                                              |  1527|
|2     |  system_top_i                                     |system_top                                                    |  1516|
|3     |    ADXL345_ip_0                                   |system_top_ADXL345_ip_0_0                                     |    10|
|4     |      U0                                           |ADXL345_ip                                                    |    10|
|5     |        u_ADXL345_ip_axi_lite_inst                 |ADXL345_ip_axi_lite                                           |    10|
|6     |          u_ADXL345_ip_axi_lite_module_inst        |ADXL345_ip_axi_lite_module                                    |    10|
|7     |    axi_interconnect_0                             |system_top_axi_interconnect_0_0                               |  1191|
|8     |      s00_couplers                                 |s00_couplers_imp_1U10WOS                                      |  1191|
|9     |        auto_pc                                    |system_top_auto_pc_0                                          |  1191|
|10    |          inst                                     |axi_protocol_converter_v2_1_9_axi_protocol_converter          |  1191|
|11    |            \gen_axilite.gen_b2s_conv.axilite_b2s  |axi_protocol_converter_v2_1_9_b2s                             |  1191|
|12    |              \RD.ar_channel_0                     |axi_protocol_converter_v2_1_9_b2s_ar_channel                  |   181|
|13    |                ar_cmd_fsm_0                       |axi_protocol_converter_v2_1_9_b2s_rd_cmd_fsm                  |    27|
|14    |                cmd_translator_0                   |axi_protocol_converter_v2_1_9_b2s_cmd_translator_2            |   142|
|15    |                  incr_cmd_0                       |axi_protocol_converter_v2_1_9_b2s_incr_cmd_3                  |    48|
|16    |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_9_b2s_wrap_cmd_4                  |    89|
|17    |              \RD.r_channel_0                      |axi_protocol_converter_v2_1_9_b2s_r_channel                   |   124|
|18    |                rd_data_fifo_0                     |axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized1 |    72|
|19    |                transaction_fifo_0                 |axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized2 |    38|
|20    |              SI_REG                               |axi_register_slice_v2_1_9_axi_register_slice                  |   627|
|21    |                ar_pipe                            |axi_register_slice_v2_1_9_axic_register_slice                 |   217|
|22    |                aw_pipe                            |axi_register_slice_v2_1_9_axic_register_slice_1               |   216|
|23    |                b_pipe                             |axi_register_slice_v2_1_9_axic_register_slice__parameterized1 |    48|
|24    |                r_pipe                             |axi_register_slice_v2_1_9_axic_register_slice__parameterized2 |   146|
|25    |              \WR.aw_channel_0                     |axi_protocol_converter_v2_1_9_b2s_aw_channel                  |   187|
|26    |                aw_cmd_fsm_0                       |axi_protocol_converter_v2_1_9_b2s_wr_cmd_fsm                  |    33|
|27    |                cmd_translator_0                   |axi_protocol_converter_v2_1_9_b2s_cmd_translator              |   138|
|28    |                  incr_cmd_0                       |axi_protocol_converter_v2_1_9_b2s_incr_cmd                    |    46|
|29    |                  wrap_cmd_0                       |axi_protocol_converter_v2_1_9_b2s_wrap_cmd                    |    88|
|30    |              \WR.b_channel_0                      |axi_protocol_converter_v2_1_9_b2s_b_channel                   |    70|
|31    |                bid_fifo_0                         |axi_protocol_converter_v2_1_9_b2s_simple_fifo                 |    38|
|32    |                bresp_fifo_0                       |axi_protocol_converter_v2_1_9_b2s_simple_fifo__parameterized0 |     8|
|33    |    clk_wiz_0                                      |system_top_clk_wiz_0_0                                        |     5|
|34    |      inst                                         |system_top_clk_wiz_0_0_clk_wiz                                |     5|
|35    |    proc_sys_reset_0                               |system_top_proc_sys_reset_0_0                                 |    66|
|36    |      U0                                           |proc_sys_reset                                                |    66|
|37    |        EXT_LPF                                    |lpf                                                           |    23|
|38    |          \ACTIVE_LOW_AUX.ACT_LO_AUX               |cdc_sync                                                      |     6|
|39    |          \ACTIVE_LOW_EXT.ACT_LO_EXT               |cdc_sync_0                                                    |     6|
|40    |        SEQ                                        |sequence_psr                                                  |    38|
|41    |          SEQ_COUNTER                              |upcnt_n                                                       |    13|
|42    |    processing_system7_0                           |system_top_processing_system7_0_0                             |   244|
|43    |      inst                                         |processing_system7_v5_5_processing_system7                    |   244|
+------+---------------------------------------------------+--------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:57 ; elapsed = 00:02:19 . Memory (MB): peak = 911.707 ; gain = 704.566
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 124 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:01:43 . Memory (MB): peak = 911.707 ; gain = 390.438
Synthesis Optimization Complete : Time (s): cpu = 00:01:58 ; elapsed = 00:02:19 . Memory (MB): peak = 911.707 ; gain = 704.566
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. system_top_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  FDR => FDRE: 8 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
444 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:52 ; elapsed = 00:02:08 . Memory (MB): peak = 911.707 ; gain = 625.934
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 911.707 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 30 11:23:08 2017...
[Thu Nov 30 11:23:10 2017] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:02:28 . Memory (MB): peak = 443.660 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream
[Thu Nov 30 11:23:10 2017] Launched impl_1...
Run output will be captured here: C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/runme.log
# wait_on_run impl_1
[Thu Nov 30 11:23:10 2017] Waiting for impl_1 to finish...

*** Running vivado
    with args -log system_top_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source system_top_wrapper.tcl -notrace


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source system_top_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0_board.xdc] for cell 'system_top_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0_board.xdc] for cell 'system_top_i/clk_wiz_0/inst'
Parsing XDC File [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.xdc] for cell 'system_top_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 965.570 ; gain = 451.090
Finished Parsing XDC File [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_clk_wiz_0_0/system_top_clk_wiz_0_0.xdc] for cell 'system_top_i/clk_wiz_0/inst'
Parsing XDC File [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0_board.xdc] for cell 'system_top_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0_board.xdc] for cell 'system_top_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0.xdc] for cell 'system_top_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_proc_sys_reset_0_0/system_top_proc_sys_reset_0_0.xdc] for cell 'system_top_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/system_top_processing_system7_0_0.xdc] for cell 'system_top_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/ip/system_top_processing_system7_0_0/system_top_processing_system7_0_0.xdc] for cell 'system_top_i/processing_system7_0/inst'
Parsing XDC File [C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/ADXL345_ip_src_I2C_MPU6050_IP_top.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: 'AJ21' is not a valid site or package pin name. [C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/ADXL345_ip_src_I2C_MPU6050_IP_top.xdc:11]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port PmodJA1[1] can not be placed on PACKAGE_PIN AA11 because the PACKAGE_PIN is occupied by port SDA[0] [C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/ADXL345_ip_src_I2C_MPU6050_IP_top.xdc:17]
Finished Parsing XDC File [C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/ADXL345_ip_src_I2C_MPU6050_IP_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 965.594 ; gain = 733.723
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.432 . Memory (MB): peak = 965.594 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 102b7d1dd

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 14 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1135e49be

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.523 . Memory (MB): peak = 970.129 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 12 cells.
Phase 2 Constant Propagation | Checksum: 13341e8ee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.984 . Memory (MB): peak = 970.129 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 515 unconnected nets.
INFO: [Opt 31-11] Eliminated 621 unconnected cells.
Phase 3 Sweep | Checksum: 8d0aa2f7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 970.129 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 970.129 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 8d0aa2f7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 970.129 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 8d0aa2f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 970.129 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.280 . Memory (MB): peak = 970.129 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/MATLAB/senior-design/three_axis_gimbal/MPU6050/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/system_top_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC 23-20] Rule violation (BIVC-1) Bank IO standard Vcc - Conflicting Vcc voltages in bank 13. For example, the following two ports in this bank have conflicting VCCOs:  
SDA[0] (LVCMOS18, requiring VCCO=1.800) and PmodJA1[0] (LVCMOS33, requiring VCCO=3.300)
INFO: [Vivado_Tcl 4-198] DRC finished with 1 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-23] Error(s) found during DRC. Placer not run.
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 2 Critical Warnings and 2 Errors encountered.
place_design failed
ERROR: [Common 17-39] 'place_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Thu Nov 30 11:24:08 2017...
[Thu Nov 30 11:24:11 2017] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:01 . Memory (MB): peak = 443.660 ; gain = 0.000
# close_project
# puts "------------------------------------"
------------------------------------
# puts "Embedded system build completed."
Embedded system build completed.
# puts "You may close this shell."
You may close this shell.
# puts "------------------------------------"
------------------------------------
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 30 11:24:12 2017...
