{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 09 16:00:39 2021 " "Info: Processing started: Thu Dec 09 16:00:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS1CYCLE -c MIPS1CYCLE " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS1CYCLE -c MIPS1CYCLE" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MIPS1CYCLE.v(87) " "Warning (10268): Verilog HDL information at MIPS1CYCLE.v(87): Always Construct contains both blocking and non-blocking assignments" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 87 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "Jump MIPS1CYCLE.v(205) " "Warning (10236): Verilog HDL Implicit Net warning at MIPS1CYCLE.v(205): created implicit net for \"Jump\"" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 205 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS1CYCLE.v 7 7 " "Info: Found 7 design units, including 7 entities, in source file MIPS1CYCLE.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Info: Found entity 1: RegisterFile" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 ALUControl " "Info: Found entity 2: ALUControl" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 MIPSALU " "Info: Found entity 3: MIPSALU" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 58 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "4 DataMemory " "Info: Found entity 4: DataMemory" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 80 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "5 Control " "Info: Found entity 5: Control" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 103 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "6 DataPath " "Info: Found entity 6: DataPath" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 127 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "7 MIPS1CYCLE " "Info: Found entity 7: MIPS1CYCLE" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 190 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS1CYCLE " "Info: Elaborating entity \"MIPS1CYCLE\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath DataPath:MIPSDP " "Info: Elaborating entity \"DataPath\" for hierarchy \"DataPath:MIPSDP\"" {  } { { "MIPS1CYCLE.v" "MIPSDP" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 205 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shamt MIPS1CYCLE.v(146) " "Warning (10036): Verilog HDL or VHDL warning at MIPS1CYCLE.v(146): object \"shamt\" assigned a value but never read" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 MIPS1CYCLE.v(172) " "Warning (10230): Verilog HDL assignment warning at MIPS1CYCLE.v(172): truncated value with size 32 to match size of target (28)" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 MIPS1CYCLE.v(180) " "Warning (10230): Verilog HDL assignment warning at MIPS1CYCLE.v(180): truncated value with size 32 to match size of target (28)" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl DataPath:MIPSDP\|ALUControl:alucontroller " "Info: Elaborating entity \"ALUControl\" for hierarchy \"DataPath:MIPSDP\|ALUControl:alucontroller\"" {  } { { "MIPS1CYCLE.v" "alucontroller" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 152 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPSALU DataPath:MIPSDP\|MIPSALU:ALU " "Info: Elaborating entity \"MIPSALU\" for hierarchy \"DataPath:MIPSDP\|MIPSALU:ALU\"" {  } { { "MIPS1CYCLE.v" "ALU" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 155 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 MIPS1CYCLE.v(72) " "Warning (10230): Verilog HDL assignment warning at MIPS1CYCLE.v(72): truncated value with size 32 to match size of target (28)" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile DataPath:MIPSDP\|RegisterFile:REG " "Info: Elaborating entity \"RegisterFile\" for hierarchy \"DataPath:MIPSDP\|RegisterFile:REG\"" {  } { { "MIPS1CYCLE.v" "REG" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 158 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 MIPS1CYCLE.v(17) " "Warning (10230): Verilog HDL assignment warning at MIPS1CYCLE.v(17): truncated value with size 32 to match size of target (28)" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 MIPS1CYCLE.v(18) " "Warning (10230): Verilog HDL assignment warning at MIPS1CYCLE.v(18): truncated value with size 32 to match size of target (28)" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 MIPS1CYCLE.v(19) " "Warning (10230): Verilog HDL assignment warning at MIPS1CYCLE.v(19): truncated value with size 32 to match size of target (28)" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 MIPS1CYCLE.v(20) " "Warning (10230): Verilog HDL assignment warning at MIPS1CYCLE.v(20): truncated value with size 32 to match size of target (28)" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 MIPS1CYCLE.v(21) " "Warning (10230): Verilog HDL assignment warning at MIPS1CYCLE.v(21): truncated value with size 32 to match size of target (28)" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 MIPS1CYCLE.v(22) " "Warning (10230): Verilog HDL assignment warning at MIPS1CYCLE.v(22): truncated value with size 32 to match size of target (28)" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Error" "EVRFX_VERI_ILLEGAL_CONSTANT_INDEX_FOR_ARRAY" "28 27 0 0 RF MIPS1CYCLE.v(25) " "Error (10251): Verilog HDL error at MIPS1CYCLE.v(25): index 28 cannot fall outside the declared range \[27:0\] for dimension 0 of array \"RF\"" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 25 0 0 } }  } 0 10251 "Verilog HDL error at %6!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for dimension %4!d! of array \"%5!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k MIPS1CYCLE.v(24) " "Warning (10240): Verilog HDL Always Construct warning at MIPS1CYCLE.v(24): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "MIPS1CYCLE.v" "" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "DataPath:MIPSDP\|RegisterFile:REG " "Error: Can't elaborate user hierarchy \"DataPath:MIPSDP\|RegisterFile:REG\"" {  } { { "MIPS1CYCLE.v" "REG" { Text "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.v" 158 0 0 } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/WD500/MIPS1CYCLE/MIPS1CYCLE.map.smsg " "Info: Generated suppressed messages file D:/WD500/MIPS1CYCLE/MIPS1CYCLE.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 11 s Quartus II 64-Bit " "Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4374 " "Info: Allocated 4374 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 09 16:00:47 2021 " "Error: Processing ended: Thu Dec 09 16:00:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Error: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
