<!DOCTYPE html >
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1612" style="overflow: hidden; position: relative; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	-webkit-transform-origin: top left;
	-moz-transform-origin: top left;
	-o-transform-origin: top left;
	-ms-transform-origin: top left;
	-webkit-transform: scale(0.25);
	-moz-transform: scale(0.25);
	-o-transform: scale(0.25);
	-ms-transform: scale(0.25);
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1612{left:360px;top:1124px;letter-spacing:0.1px;}
#t2_1612{left:69px;top:49px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t3_1612{left:69px;top:1124px;letter-spacing:0.1px;}
#t4_1612{left:110px;top:1124px;letter-spacing:0.1px;}
#t5_1612{left:69px;top:101px;letter-spacing:-0.4px;word-spacing:0.4px;}
#t6_1612{left:359px;top:545px;}
#t7_1612{left:69px;top:649px;}
#t8_1612{left:69px;top:674px;letter-spacing:-0.1px;word-spacing:-3.4px;}
#t9_1612{left:69px;top:691px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#ta_1612{left:69px;top:707px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#tb_1612{left:69px;top:724px;letter-spacing:-0.2px;word-spacing:-1.8px;}
#tc_1612{left:69px;top:747px;letter-spacing:-0.1px;word-spacing:-3.2px;}
#td_1612{left:69px;top:764px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#te_1612{left:69px;top:781px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#tf_1612{left:69px;top:798px;word-spacing:-2px;}
#tg_1612{left:69px;top:814px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#th_1612{left:69px;top:831px;letter-spacing:-0.1px;word-spacing:-1.7px;}
#ti_1612{left:69px;top:854px;letter-spacing:-0.1px;word-spacing:-2.6px;}
#tj_1612{left:69px;top:871px;letter-spacing:-0.1px;word-spacing:-5.3px;}
#tk_1612{left:69px;top:888px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#tl_1612{left:69px;top:911px;letter-spacing:-0.1px;word-spacing:-3.5px;}
#tm_1612{left:69px;top:927px;word-spacing:-3.9px;}
#tn_1612{left:607px;top:927px;word-spacing:-4.2px;}
#to_1612{left:69px;top:944px;letter-spacing:-0.1px;word-spacing:-2.2px;}
#tp_1612{left:69px;top:961px;letter-spacing:-0.1px;word-spacing:-2.8px;}
#tq_1612{left:69px;top:978px;word-spacing:-2.7px;}
#tr_1612{left:69px;top:995px;word-spacing:-1.9px;}
#ts_1612{left:69px;top:1018px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#tt_1612{left:69px;top:1034px;letter-spacing:-0.1px;word-spacing:-4.7px;}
#tu_1612{left:377px;top:1034px;letter-spacing:-0.1px;word-spacing:-4.7px;}
#tv_1612{left:656px;top:1034px;letter-spacing:-0.1px;word-spacing:-4.6px;}
#tw_1612{left:69px;top:1051px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#tx_1612{left:69px;top:1068px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#ty_1612{left:78px;top:125px;letter-spacing:-0.2px;}
#tz_1612{left:78px;top:142px;letter-spacing:-0.1px;}
#t10_1612{left:320px;top:125px;}
#t11_1612{left:320px;top:142px;letter-spacing:-0.2px;}
#t12_1612{left:367px;top:125px;}
#t13_1612{left:367px;top:142px;}
#t14_1612{left:367px;top:159px;}
#t15_1612{left:425px;top:125px;}
#t16_1612{left:425px;top:142px;letter-spacing:-0.5px;}
#t17_1612{left:425px;top:159px;}
#t18_1612{left:493px;top:125px;letter-spacing:-0.1px;}
#t19_1612{left:78px;top:179px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1a_1612{left:78px;top:196px;letter-spacing:-0.5px;}
#t1b_1612{left:161px;top:196px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1c_1612{left:320px;top:179px;letter-spacing:-0.5px;}
#t1d_1612{left:367px;top:179px;letter-spacing:0.1px;}
#t1e_1612{left:425px;top:179px;letter-spacing:-1.1px;}
#t1f_1612{left:493px;top:179px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1g_1612{left:680px;top:179px;}
#t1h_1612{left:721px;top:179px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1i_1612{left:493px;top:196px;letter-spacing:-0.1px;}
#t1j_1612{left:493px;top:212px;letter-spacing:0.1px;}
#t1k_1612{left:510px;top:212px;letter-spacing:-0.1px;}
#t1l_1612{left:547px;top:212px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t1m_1612{left:493px;top:229px;}
#t1n_1612{left:530px;top:229px;}
#t1o_1612{left:78px;top:266px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1p_1612{left:78px;top:283px;letter-spacing:-0.6px;}
#t1q_1612{left:162px;top:283px;}
#t1r_1612{left:320px;top:266px;letter-spacing:-0.5px;}
#t1s_1612{left:367px;top:266px;letter-spacing:0.1px;}
#t1t_1612{left:425px;top:266px;letter-spacing:-1.1px;}
#t1u_1612{left:493px;top:266px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1v_1612{left:680px;top:266px;}
#t1w_1612{left:721px;top:266px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1x_1612{left:493px;top:283px;letter-spacing:-0.1px;}
#t1y_1612{left:493px;top:299px;letter-spacing:0.1px;}
#t1z_1612{left:510px;top:299px;letter-spacing:-0.1px;}
#t20_1612{left:547px;top:299px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t21_1612{left:493px;top:316px;}
#t22_1612{left:530px;top:316px;}
#t23_1612{left:78px;top:353px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t24_1612{left:78px;top:370px;letter-spacing:-0.5px;}
#t25_1612{left:161px;top:370px;letter-spacing:-0.2px;word-spacing:-0.1px;}
#t26_1612{left:320px;top:353px;letter-spacing:-0.5px;}
#t27_1612{left:367px;top:353px;letter-spacing:0.1px;}
#t28_1612{left:425px;top:353px;letter-spacing:-1.1px;}
#t29_1612{left:493px;top:353px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t2a_1612{left:680px;top:353px;}
#t2b_1612{left:721px;top:353px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t2c_1612{left:493px;top:370px;letter-spacing:-0.1px;}
#t2d_1612{left:493px;top:387px;letter-spacing:0.1px;}
#t2e_1612{left:510px;top:387px;letter-spacing:-0.1px;}
#t2f_1612{left:547px;top:387px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t2g_1612{left:493px;top:403px;}
#t2h_1612{left:529px;top:403px;}
#t2i_1612{left:78px;top:440px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t2j_1612{left:78px;top:457px;letter-spacing:-0.7px;}
#t2k_1612{left:162px;top:457px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t2l_1612{left:320px;top:440px;letter-spacing:-0.5px;}
#t2m_1612{left:367px;top:440px;letter-spacing:0.1px;}
#t2n_1612{left:425px;top:440px;letter-spacing:-1.1px;}
#t2o_1612{left:493px;top:440px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t2p_1612{left:680px;top:440px;}
#t2q_1612{left:721px;top:440px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t2r_1612{left:493px;top:457px;letter-spacing:-0.1px;}
#t2s_1612{left:493px;top:474px;letter-spacing:0.1px;}
#t2t_1612{left:510px;top:474px;letter-spacing:-0.1px;}
#t2u_1612{left:547px;top:474px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t2v_1612{left:493px;top:490px;}
#t2w_1612{left:530px;top:490px;}
#t2x_1612{left:87px;top:568px;}
#t2y_1612{left:197px;top:568px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t2z_1612{left:374px;top:568px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t30_1612{left:551px;top:568px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t31_1612{left:730px;top:568px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t32_1612{left:100px;top:593px;}
#t33_1612{left:180px;top:593px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t34_1612{left:336px;top:593px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t35_1612{left:332px;top:610px;letter-spacing:-0.3px;word-spacing:0.3px;}
#t36_1612{left:538px;top:593px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t37_1612{left:751px;top:593px;letter-spacing:0.2px;}

.s1_1612{
	FONT-SIZE: 48.8px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

.s2_1612{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(8,96,168);
}

.s3_1612{
	FONT-SIZE: 73.3px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s4_1612{
	FONT-SIZE: 60.9px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s5_1612{
	FONT-SIZE: 55px;
	FONT-FAMILY: Verdana_9zn;
	color: rgb(0,0,0);
}

.s6_1612{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(0,0,0);
}

.s7_1612{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

.s8_1612{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel-Italic_2kok;
	color: rgb(0,0,0);
}

</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1612" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_2kog;
	src: url("fonts/NeoSansIntelMedium_2kog.woff") format("woff");
}

@font-face {
	font-family: Verdana_9zn;
	src: url("fonts/Verdana_9zn.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_2koi;
	src: url("fonts/NeoSansIntel_2koi.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel-Italic_2kok;
	src: url("fonts/NeoSansIntel-Italic_2kok.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1612Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1612" style="-webkit-user-select: none;"><object width="935" height="1210" data="1612/1612.svg" type="image/svg+xml" id="pdf1612" style="width:935px; height:1210px; background-color:white; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div id="t1_1612" class="t s1_1612">VGATHERDPS/VGATHERQPS — Gather Packed SP FP values Using Signed Dword/Qword Indices</div>
<div id="t2_1612" class="t s2_1612">INSTRUCTION SET REFERENCE, V-Z</div>
<div id="t3_1612" class="t s1_1612">5-256</div>
<div id="t4_1612" class="t s1_1612">Vol. 2C</div>
<div id="t5_1612" class="t s3_1612">VGATHERDPS/VGATHERQPS — Gather Packed SP FP values Using Signed Dword/Qword Indices </div>
<div id="t6_1612" class="t s4_1612">Instruction Operand Encoding</div>
<div id="t7_1612" class="t s4_1612">Description</div>
<div id="t8_1612" class="t s5_1612">The instruction conditionally loads up to 4 or 8 single-precision floating-point values from memory addresses spec-</div>
<div id="t9_1612" class="t s5_1612">ified by the memory operand (the second operand) and using dword indices. The memory operand uses the VSIB </div>
<div id="ta_1612" class="t s5_1612">form of the SIB byte to specify a general purpose register operand as the common base, a vector register for an </div>
<div id="tb_1612" class="t s5_1612">array of indices relative to the base and a constant scale factor.</div>
<div id="tc_1612" class="t s5_1612">The mask operand (the third operand) specifies the conditional load operation from each memory address and the </div>
<div id="td_1612" class="t s5_1612">corresponding update of each data element of the destination operand (the first operand). Conditionality is speci-</div>
<div id="te_1612" class="t s5_1612">fied by the most significant bit of each data element of the mask register. If an element’s mask bit is not set, the </div>
<div id="tf_1612" class="t s5_1612">corresponding element of the destination register is left unchanged. The width of data element in the destination </div>
<div id="tg_1612" class="t s5_1612">register and mask register are identical. The entire mask register will be set to zero by this instruction unless the </div>
<div id="th_1612" class="t s5_1612">instruction causes an exception. </div>
<div id="ti_1612" class="t s5_1612">Using qword indices, the instruction conditionally loads up to 2 or 4 single-precision floating-point values from the </div>
<div id="tj_1612" class="t s5_1612">VSIB addressing memory operand, and updates the lower half of the destination register. The upper 128 or 256 bits </div>
<div id="tk_1612" class="t s5_1612">of the destination register are zero’ed with qword indices.</div>
<div id="tl_1612" class="t s5_1612">This instruction can be suspended by an exception if at least one element is already gathered (i.e., if the exception </div>
<div id="tm_1612" class="t s5_1612">is triggered by an element other than the rightmost one with its mask bit set). </div>
<div id="tn_1612" class="t s5_1612">When this happens, the destination </div>
<div id="to_1612" class="t s5_1612">register and the mask operand are partially updated; those elements that have been gathered are placed into the </div>
<div id="tp_1612" class="t s5_1612">destination register and have their mask bits set to zero.  If any traps or interrupts are pending from already gath-</div>
<div id="tq_1612" class="t s5_1612">ered elements, they will be delivered in lieu of the exception; in this case, EFLAG.RF is set to one so an instruction </div>
<div id="tr_1612" class="t s5_1612">breakpoint is not re-triggered when the instruction is continued.</div>
<div id="ts_1612" class="t s5_1612">If the data size and index size are different, part of the destination register and part of the mask register do not </div>
<div id="tt_1612" class="t s5_1612">correspond to any elements being gathered. </div>
<div id="tu_1612" class="t s5_1612">This instruction sets those parts to zero. </div>
<div id="tv_1612" class="t s5_1612">It may do this to one or both </div>
<div id="tw_1612" class="t s5_1612">of those registers even if the instruction triggers an exception, and even if the instruction triggers the exception </div>
<div id="tx_1612" class="t s5_1612">before gathering any elements.</div>
<div id="ty_1612" class="t s6_1612">Opcode/</div>
<div id="tz_1612" class="t s6_1612">Instruction</div>
<div id="t10_1612" class="t s6_1612">Op/ </div>
<div id="t11_1612" class="t s6_1612">En</div>
<div id="t12_1612" class="t s6_1612">64/32</div>
<div id="t13_1612" class="t s6_1612">-bit </div>
<div id="t14_1612" class="t s6_1612">Mode</div>
<div id="t15_1612" class="t s6_1612">CPUID </div>
<div id="t16_1612" class="t s6_1612">Feature </div>
<div id="t17_1612" class="t s6_1612">Flag</div>
<div id="t18_1612" class="t s6_1612">Description</div>
<div id="t19_1612" class="t s7_1612">VEX.DDS.128.66.0F38.W0 92 /r</div>
<div id="t1a_1612" class="t s7_1612">VGATHERDPS </div>
<div id="t1b_1612" class="t s8_1612">xmm1, vm32x, xmm2</div>
<div id="t1c_1612" class="t s7_1612">RMV</div>
<div id="t1d_1612" class="t s7_1612">V/V</div>
<div id="t1e_1612" class="t s7_1612">AVX2</div>
<div id="t1f_1612" class="t s7_1612">Using dword indices specified in </div>
<div id="t1g_1612" class="t s8_1612">vm32x</div>
<div id="t1h_1612" class="t s7_1612">, gather single-preci-</div>
<div id="t1i_1612" class="t s7_1612">sion FP values from memory conditioned on mask specified </div>
<div id="t1j_1612" class="t s7_1612">by </div>
<div id="t1k_1612" class="t s8_1612">xmm2</div>
<div id="t1l_1612" class="t s7_1612">. Conditionally gathered elements are merged into </div>
<div id="t1m_1612" class="t s8_1612">xmm1</div>
<div id="t1n_1612" class="t s7_1612">.</div>
<div id="t1o_1612" class="t s7_1612">VEX.DDS.128.66.0F38.W0 93 /r</div>
<div id="t1p_1612" class="t s7_1612">VGATHERQPS </div>
<div id="t1q_1612" class="t s8_1612">xmm1, vm64x, xmm2</div>
<div id="t1r_1612" class="t s7_1612">RMV</div>
<div id="t1s_1612" class="t s7_1612">V/V</div>
<div id="t1t_1612" class="t s7_1612">AVX2</div>
<div id="t1u_1612" class="t s7_1612">Using qword indices specified in </div>
<div id="t1v_1612" class="t s8_1612">vm64x</div>
<div id="t1w_1612" class="t s7_1612">, gather single-preci-</div>
<div id="t1x_1612" class="t s7_1612">sion FP values from memory conditioned on mask specified </div>
<div id="t1y_1612" class="t s7_1612">by </div>
<div id="t1z_1612" class="t s8_1612">xmm2</div>
<div id="t20_1612" class="t s7_1612">. Conditionally gathered elements are merged into </div>
<div id="t21_1612" class="t s8_1612">xmm1</div>
<div id="t22_1612" class="t s7_1612">.</div>
<div id="t23_1612" class="t s7_1612">VEX.DDS.256.66.0F38.W0 92 /r</div>
<div id="t24_1612" class="t s7_1612">VGATHERDPS </div>
<div id="t25_1612" class="t s8_1612">ymm1, vm32y, ymm2</div>
<div id="t26_1612" class="t s7_1612">RMV</div>
<div id="t27_1612" class="t s7_1612">V/V</div>
<div id="t28_1612" class="t s7_1612">AVX2</div>
<div id="t29_1612" class="t s7_1612">Using dword indices specified in </div>
<div id="t2a_1612" class="t s8_1612">vm32y</div>
<div id="t2b_1612" class="t s7_1612">, gather single-preci-</div>
<div id="t2c_1612" class="t s7_1612">sion FP values from memory conditioned on mask specified </div>
<div id="t2d_1612" class="t s7_1612">by </div>
<div id="t2e_1612" class="t s8_1612">ymm2</div>
<div id="t2f_1612" class="t s7_1612">. Conditionally gathered elements are merged into </div>
<div id="t2g_1612" class="t s8_1612">ymm1</div>
<div id="t2h_1612" class="t s7_1612">.</div>
<div id="t2i_1612" class="t s7_1612">VEX.DDS.256.66.0F38.W0 93 /r</div>
<div id="t2j_1612" class="t s7_1612">VGATHERQPS</div>
<div id="t2k_1612" class="t s8_1612">xmm1, vm64y, xmm2</div>
<div id="t2l_1612" class="t s7_1612">RMV</div>
<div id="t2m_1612" class="t s7_1612">V/V</div>
<div id="t2n_1612" class="t s7_1612">AVX2</div>
<div id="t2o_1612" class="t s7_1612">Using qword indices specified in </div>
<div id="t2p_1612" class="t s8_1612">vm64y</div>
<div id="t2q_1612" class="t s7_1612">, gather single-preci-</div>
<div id="t2r_1612" class="t s7_1612">sion FP values from memory conditioned on mask specified </div>
<div id="t2s_1612" class="t s7_1612">by </div>
<div id="t2t_1612" class="t s8_1612">xmm2</div>
<div id="t2u_1612" class="t s7_1612">. Conditionally gathered elements are merged into </div>
<div id="t2v_1612" class="t s8_1612">xmm1</div>
<div id="t2w_1612" class="t s7_1612">.</div>
<div id="t2x_1612" class="t s7_1612">Op/En</div>
<div id="t2y_1612" class="t s7_1612">Operand 1</div>
<div id="t2z_1612" class="t s7_1612">Operand 2</div>
<div id="t30_1612" class="t s7_1612">Operand 3</div>
<div id="t31_1612" class="t s7_1612">Operand 4</div>
<div id="t32_1612" class="t s7_1612">A</div>
<div id="t33_1612" class="t s7_1612">ModRM:reg (r,w)</div>
<div id="t34_1612" class="t s7_1612">BaseReg (R): VSIB:base,</div>
<div id="t35_1612" class="t s7_1612">VectorReg(R): VSIB:index</div>
<div id="t36_1612" class="t s7_1612">VEX.vvvv (r, w)</div>
<div id="t37_1612" class="t s7_1612">NA</div>

<!-- End text definitions -->


</div>
</body>
</html>
