

================================================================
== Vitis HLS Report for 'apply_reward_signal_Pipeline_REWARD_OUTER_REWARD_INNER'
================================================================
* Date:           Mon Dec  8 20:06:21 2025

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_output
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.158 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
    |   min   |   max   |    min    |    max    | min | max |        Type       |
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |     4103|     4103|  41.030 us|  41.030 us|    0|    0|  loop pipeline stp|
    +---------+---------+-----------+-----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- REWARD_OUTER_REWARD_INNER  |     4101|     4101|         7|          1|          1|  4096|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.85>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/snn_top_hls.cpp:224]   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/snn_top_hls.cpp:223]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln223_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln223"   --->   Operation 13 'read' 'sext_ln223_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln230_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sext_ln230"   --->   Operation 14 'read' 'sext_ln230_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln223_cast = sext i16 %sext_ln223_read"   --->   Operation 15 'sext' 'sext_ln223_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln230_cast = sext i10 %sext_ln230_read"   --->   Operation 16 'sext' 'sext_ln230_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_0, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_1, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_2, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_3, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_0, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_1, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_2, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_3, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_4, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_5, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_6, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_7, i64 666, i64 22, i64 18446744073709551615, i1 0"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln223 = store i7 0, i7 %i" [src/snn_top_hls.cpp:223]   --->   Operation 30 'store' 'store_ln223' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln224 = store i7 0, i7 %j" [src/snn_top_hls.cpp:224]   --->   Operation 31 'store' 'store_ln224' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body6"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [src/snn_top_hls.cpp:223]   --->   Operation 33 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.67ns)   --->   "%icmp_ln223 = icmp_eq  i13 %indvar_flatten_load, i13 4096" [src/snn_top_hls.cpp:223]   --->   Operation 34 'icmp' 'icmp_ln223' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.67ns)   --->   "%add_ln223_1 = add i13 %indvar_flatten_load, i13 1" [src/snn_top_hls.cpp:223]   --->   Operation 35 'add' 'add_ln223_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln223 = br i1 %icmp_ln223, void %for.inc26, void %return.loopexit.exitStub" [src/snn_top_hls.cpp:223]   --->   Operation 36 'br' 'br_ln223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln223 = store i13 %add_ln223_1, i13 %indvar_flatten" [src/snn_top_hls.cpp:223]   --->   Operation 37 'store' 'store_ln223' <Predicate = (!icmp_ln223)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.32>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [src/snn_top_hls.cpp:224]   --->   Operation 38 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [src/snn_top_hls.cpp:223]   --->   Operation 39 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.87ns)   --->   "%add_ln223 = add i7 %i_load, i7 1" [src/snn_top_hls.cpp:223]   --->   Operation 40 'add' 'add_ln223' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.87ns)   --->   "%icmp_ln224 = icmp_eq  i7 %j_load, i7 64" [src/snn_top_hls.cpp:224]   --->   Operation 41 'icmp' 'icmp_ln224' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.99ns)   --->   "%select_ln223 = select i1 %icmp_ln224, i7 0, i7 %j_load" [src/snn_top_hls.cpp:223]   --->   Operation 42 'select' 'select_ln223' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.99ns)   --->   "%select_ln223_1 = select i1 %icmp_ln224, i7 %add_ln223, i7 %i_load" [src/snn_top_hls.cpp:223]   --->   Operation 43 'select' 'select_ln223_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln224 = trunc i7 %select_ln223_1" [src/snn_top_hls.cpp:224]   --->   Operation 44 'trunc' 'trunc_ln224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln224_1 = trunc i7 %select_ln223" [src/snn_top_hls.cpp:224]   --->   Operation 45 'trunc' 'trunc_ln224_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln224_2 = trunc i7 %select_ln223" [src/snn_top_hls.cpp:224]   --->   Operation 46 'trunc' 'trunc_ln224_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %select_ln223, i32 3, i32 5" [src/snn_top_hls.cpp:224]   --->   Operation 47 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%lshr_ln224_1 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %select_ln223, i32 2, i32 5" [src/snn_top_hls.cpp:224]   --->   Operation 48 'partselect' 'lshr_ln224_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_113 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln224, i4 %lshr_ln224_1" [src/snn_top_hls.cpp:227]   --->   Operation 49 'bitconcatenate' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i10 %tmp_113" [src/snn_top_hls.cpp:227]   --->   Operation 50 'zext' 'zext_ln227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_ZL18eligibility_traces_0_addr = getelementptr i16 %p_ZL18eligibility_traces_0, i64 0, i64 %zext_ln227" [src/snn_top_hls.cpp:227]   --->   Operation 51 'getelementptr' 'p_ZL18eligibility_traces_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_ZL18eligibility_traces_1_addr = getelementptr i16 %p_ZL18eligibility_traces_1, i64 0, i64 %zext_ln227" [src/snn_top_hls.cpp:227]   --->   Operation 52 'getelementptr' 'p_ZL18eligibility_traces_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_ZL18eligibility_traces_2_addr = getelementptr i16 %p_ZL18eligibility_traces_2, i64 0, i64 %zext_ln227" [src/snn_top_hls.cpp:227]   --->   Operation 53 'getelementptr' 'p_ZL18eligibility_traces_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_ZL18eligibility_traces_3_addr = getelementptr i16 %p_ZL18eligibility_traces_3, i64 0, i64 %zext_ln227" [src/snn_top_hls.cpp:227]   --->   Operation 54 'getelementptr' 'p_ZL18eligibility_traces_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (3.25ns)   --->   "%p_ZL18eligibility_traces_0_load = load i10 %p_ZL18eligibility_traces_0_addr" [src/snn_top_hls.cpp:227]   --->   Operation 55 'load' 'p_ZL18eligibility_traces_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 56 [2/2] (3.25ns)   --->   "%p_ZL18eligibility_traces_1_load = load i10 %p_ZL18eligibility_traces_1_addr" [src/snn_top_hls.cpp:227]   --->   Operation 56 'load' 'p_ZL18eligibility_traces_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 57 [2/2] (3.25ns)   --->   "%p_ZL18eligibility_traces_2_load = load i10 %p_ZL18eligibility_traces_2_addr" [src/snn_top_hls.cpp:227]   --->   Operation 57 'load' 'p_ZL18eligibility_traces_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 58 [2/2] (3.25ns)   --->   "%p_ZL18eligibility_traces_3_load = load i10 %p_ZL18eligibility_traces_3_addr" [src/snn_top_hls.cpp:227]   --->   Operation 58 'load' 'p_ZL18eligibility_traces_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 59 [1/1] (1.87ns)   --->   "%add_ln224 = add i7 %select_ln223, i7 1" [src/snn_top_hls.cpp:224]   --->   Operation 59 'add' 'add_ln224' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln223 = store i7 %select_ln223_1, i7 %i" [src/snn_top_hls.cpp:223]   --->   Operation 60 'store' 'store_ln223' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln224 = store i7 %add_ln224, i7 %j" [src/snn_top_hls.cpp:224]   --->   Operation 61 'store' 'store_ln224' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln224 = br void %for.body6" [src/snn_top_hls.cpp:224]   --->   Operation 62 'br' 'br_ln224' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.15>
ST_3 : Operation 63 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL18eligibility_traces_0_load = load i10 %p_ZL18eligibility_traces_0_addr" [src/snn_top_hls.cpp:227]   --->   Operation 63 'load' 'p_ZL18eligibility_traces_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 64 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL18eligibility_traces_1_load = load i10 %p_ZL18eligibility_traces_1_addr" [src/snn_top_hls.cpp:227]   --->   Operation 64 'load' 'p_ZL18eligibility_traces_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 65 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL18eligibility_traces_2_load = load i10 %p_ZL18eligibility_traces_2_addr" [src/snn_top_hls.cpp:227]   --->   Operation 65 'load' 'p_ZL18eligibility_traces_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 66 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL18eligibility_traces_3_load = load i10 %p_ZL18eligibility_traces_3_addr" [src/snn_top_hls.cpp:227]   --->   Operation 66 'load' 'p_ZL18eligibility_traces_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_3 : Operation 67 [1/1] (1.82ns)   --->   "%trace = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %p_ZL18eligibility_traces_0_load, i2 1, i16 %p_ZL18eligibility_traces_1_load, i2 2, i16 %p_ZL18eligibility_traces_2_load, i2 3, i16 %p_ZL18eligibility_traces_3_load, i16 0, i2 %trunc_ln224_1" [src/snn_top_hls.cpp:227]   --->   Operation 67 'sparsemux' 'trace' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (2.07ns)   --->   "%icmp_ln228 = icmp_eq  i16 %trace, i16 0" [src/snn_top_hls.cpp:228]   --->   Operation 68 'icmp' 'icmp_ln228' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln228 = br i1 %icmp_ln228, void %if.then10_ifconv, void %for.inc" [src/snn_top_hls.cpp:228]   --->   Operation 69 'br' 'br_ln228' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.58>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @REWARD_OUTER_REWARD_INNER_str"   --->   Operation 70 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 71 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln225 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_0" [src/snn_top_hls.cpp:225]   --->   Operation 72 'specpipeline' 'specpipeline_ln225' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln224, i3 %lshr_ln" [src/snn_top_hls.cpp:229]   --->   Operation 73 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i9 %tmp_s" [src/snn_top_hls.cpp:229]   --->   Operation 74 'zext' 'zext_ln229' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_0_addr = getelementptr i8 %p_ZL13weight_memory_0, i64 0, i64 %zext_ln229" [src/snn_top_hls.cpp:229]   --->   Operation 75 'getelementptr' 'p_ZL13weight_memory_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_1_addr = getelementptr i8 %p_ZL13weight_memory_1, i64 0, i64 %zext_ln229" [src/snn_top_hls.cpp:229]   --->   Operation 76 'getelementptr' 'p_ZL13weight_memory_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_2_addr = getelementptr i8 %p_ZL13weight_memory_2, i64 0, i64 %zext_ln229" [src/snn_top_hls.cpp:229]   --->   Operation 77 'getelementptr' 'p_ZL13weight_memory_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_3_addr = getelementptr i8 %p_ZL13weight_memory_3, i64 0, i64 %zext_ln229" [src/snn_top_hls.cpp:229]   --->   Operation 78 'getelementptr' 'p_ZL13weight_memory_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_4_addr = getelementptr i8 %p_ZL13weight_memory_4, i64 0, i64 %zext_ln229" [src/snn_top_hls.cpp:229]   --->   Operation 79 'getelementptr' 'p_ZL13weight_memory_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_5_addr = getelementptr i8 %p_ZL13weight_memory_5, i64 0, i64 %zext_ln229" [src/snn_top_hls.cpp:229]   --->   Operation 80 'getelementptr' 'p_ZL13weight_memory_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_6_addr = getelementptr i8 %p_ZL13weight_memory_6, i64 0, i64 %zext_ln229" [src/snn_top_hls.cpp:229]   --->   Operation 81 'getelementptr' 'p_ZL13weight_memory_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%p_ZL13weight_memory_7_addr = getelementptr i8 %p_ZL13weight_memory_7, i64 0, i64 %zext_ln229" [src/snn_top_hls.cpp:229]   --->   Operation 82 'getelementptr' 'p_ZL13weight_memory_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_0_load = load i9 %p_ZL13weight_memory_0_addr" [src/snn_top_hls.cpp:229]   --->   Operation 83 'load' 'p_ZL13weight_memory_0_load' <Predicate = (!icmp_ln228 & trunc_ln224_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 84 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_1_load = load i9 %p_ZL13weight_memory_1_addr" [src/snn_top_hls.cpp:229]   --->   Operation 84 'load' 'p_ZL13weight_memory_1_load' <Predicate = (!icmp_ln228 & trunc_ln224_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 85 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_2_load = load i9 %p_ZL13weight_memory_2_addr" [src/snn_top_hls.cpp:229]   --->   Operation 85 'load' 'p_ZL13weight_memory_2_load' <Predicate = (!icmp_ln228 & trunc_ln224_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 86 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_3_load = load i9 %p_ZL13weight_memory_3_addr" [src/snn_top_hls.cpp:229]   --->   Operation 86 'load' 'p_ZL13weight_memory_3_load' <Predicate = (!icmp_ln228 & trunc_ln224_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 87 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_4_load = load i9 %p_ZL13weight_memory_4_addr" [src/snn_top_hls.cpp:229]   --->   Operation 87 'load' 'p_ZL13weight_memory_4_load' <Predicate = (!icmp_ln228 & trunc_ln224_2 == 4)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 88 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_5_load = load i9 %p_ZL13weight_memory_5_addr" [src/snn_top_hls.cpp:229]   --->   Operation 88 'load' 'p_ZL13weight_memory_5_load' <Predicate = (!icmp_ln228 & trunc_ln224_2 == 5)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 89 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_6_load = load i9 %p_ZL13weight_memory_6_addr" [src/snn_top_hls.cpp:229]   --->   Operation 89 'load' 'p_ZL13weight_memory_6_load' <Predicate = (!icmp_ln228 & trunc_ln224_2 == 6)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 90 [2/2] (3.25ns)   --->   "%p_ZL13weight_memory_7_load = load i9 %p_ZL13weight_memory_7_addr" [src/snn_top_hls.cpp:229]   --->   Operation 90 'load' 'p_ZL13weight_memory_7_load' <Predicate = (!icmp_ln228 & trunc_ln224_2 == 7)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln230_1 = sext i16 %trace" [src/snn_top_hls.cpp:230]   --->   Operation 91 'sext' 'sext_ln230_1' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (5.58ns)   --->   "%mul_ln230 = mul i26 %sext_ln230_1, i26 %sext_ln230_cast" [src/snn_top_hls.cpp:230]   --->   Operation 92 'mul' 'mul_ln230' <Predicate = (!icmp_ln228)> <Delay = 5.58> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (1.65ns)   --->   "%switch_ln231 = switch i3 %trunc_ln224_2, void %arrayidx142.case.7, i3 0, void %arrayidx142.case.0, i3 1, void %arrayidx142.case.1, i3 2, void %arrayidx142.case.2, i3 3, void %arrayidx142.case.3, i3 4, void %arrayidx142.case.4, i3 5, void %arrayidx142.case.5, i3 6, void %arrayidx142.case.6" [src/snn_top_hls.cpp:231]   --->   Operation 93 'switch' 'switch_ln231' <Predicate = (!icmp_ln228)> <Delay = 1.65>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 94 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_0_load = load i9 %p_ZL13weight_memory_0_addr" [src/snn_top_hls.cpp:229]   --->   Operation 94 'load' 'p_ZL13weight_memory_0_load' <Predicate = (!icmp_ln228 & trunc_ln224_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 95 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_1_load = load i9 %p_ZL13weight_memory_1_addr" [src/snn_top_hls.cpp:229]   --->   Operation 95 'load' 'p_ZL13weight_memory_1_load' <Predicate = (!icmp_ln228 & trunc_ln224_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 96 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_2_load = load i9 %p_ZL13weight_memory_2_addr" [src/snn_top_hls.cpp:229]   --->   Operation 96 'load' 'p_ZL13weight_memory_2_load' <Predicate = (!icmp_ln228 & trunc_ln224_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 97 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_3_load = load i9 %p_ZL13weight_memory_3_addr" [src/snn_top_hls.cpp:229]   --->   Operation 97 'load' 'p_ZL13weight_memory_3_load' <Predicate = (!icmp_ln228 & trunc_ln224_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 98 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_4_load = load i9 %p_ZL13weight_memory_4_addr" [src/snn_top_hls.cpp:229]   --->   Operation 98 'load' 'p_ZL13weight_memory_4_load' <Predicate = (!icmp_ln228 & trunc_ln224_2 == 4)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 99 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_5_load = load i9 %p_ZL13weight_memory_5_addr" [src/snn_top_hls.cpp:229]   --->   Operation 99 'load' 'p_ZL13weight_memory_5_load' <Predicate = (!icmp_ln228 & trunc_ln224_2 == 5)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 100 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_6_load = load i9 %p_ZL13weight_memory_6_addr" [src/snn_top_hls.cpp:229]   --->   Operation 100 'load' 'p_ZL13weight_memory_6_load' <Predicate = (!icmp_ln228 & trunc_ln224_2 == 6)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 101 [1/2] ( I:3.25ns O:3.25ns )   --->   "%p_ZL13weight_memory_7_load = load i9 %p_ZL13weight_memory_7_addr" [src/snn_top_hls.cpp:229]   --->   Operation 101 'load' 'p_ZL13weight_memory_7_load' <Predicate = (!icmp_ln228 & trunc_ln224_2 == 7)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 102 [1/1] (2.30ns)   --->   "%current = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.8i8.i8.i3, i3 0, i8 %p_ZL13weight_memory_0_load, i3 1, i8 %p_ZL13weight_memory_1_load, i3 2, i8 %p_ZL13weight_memory_2_load, i3 3, i8 %p_ZL13weight_memory_3_load, i3 4, i8 %p_ZL13weight_memory_4_load, i3 5, i8 %p_ZL13weight_memory_5_load, i3 6, i8 %p_ZL13weight_memory_6_load, i3 7, i8 %p_ZL13weight_memory_7_load, i8 0, i3 %trunc_ln224_2" [src/snn_top_hls.cpp:229]   --->   Operation 102 'sparsemux' 'current' <Predicate = (!icmp_ln228)> <Delay = 2.30> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln230_2 = sext i26 %mul_ln230" [src/snn_top_hls.cpp:230]   --->   Operation 103 'sext' 'sext_ln230_2' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (6.91ns)   --->   "%mul_ln230_1 = mul i40 %sext_ln230_2, i40 %sext_ln223_cast" [src/snn_top_hls.cpp:230]   --->   Operation 104 'mul' 'mul_ln230_1' <Predicate = (!icmp_ln228)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_154_cast = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %mul_ln230_1, i32 17, i32 32" [src/snn_top_hls.cpp:230]   --->   Operation 105 'partselect' 'tmp_154_cast' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln230 = trunc i40 %mul_ln230_1" [src/snn_top_hls.cpp:230]   --->   Operation 106 'trunc' 'trunc_ln230' <Predicate = (!icmp_ln228)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.21>
ST_6 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node w)   --->   "%sext_ln230_3 = sext i40 %mul_ln230_1" [src/snn_top_hls.cpp:230]   --->   Operation 107 'sext' 'sext_ln230_3' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node w)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i42.i32, i42 %sext_ln230_3, i32 41" [src/snn_top_hls.cpp:230]   --->   Operation 108 'bitselect' 'tmp' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_114 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i17.i7, i17 %trunc_ln230, i7 0" [src/snn_top_hls.cpp:230]   --->   Operation 109 'bitconcatenate' 'tmp_114' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (2.31ns)   --->   "%icmp_ln230 = icmp_ne  i24 %tmp_114, i24 0" [src/snn_top_hls.cpp:230]   --->   Operation 110 'icmp' 'icmp_ln230' <Predicate = (!icmp_ln228)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (2.07ns)   --->   "%add_ln230 = add i16 %tmp_154_cast, i16 1" [src/snn_top_hls.cpp:230]   --->   Operation 111 'add' 'add_ln230' <Predicate = (!icmp_ln228)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node w)   --->   "%select_ln230 = select i1 %icmp_ln230, i16 %add_ln230, i16 %tmp_154_cast" [src/snn_top_hls.cpp:230]   --->   Operation 112 'select' 'select_ln230' <Predicate = (!icmp_ln228)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node w)   --->   "%delta = select i1 %tmp, i16 %select_ln230, i16 %tmp_154_cast" [src/snn_top_hls.cpp:230]   --->   Operation 113 'select' 'delta' <Predicate = (!icmp_ln228)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node w)   --->   "%sext_ln231 = sext i8 %current" [src/snn_top_hls.cpp:231]   --->   Operation 114 'sext' 'sext_ln231' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (2.07ns) (out node of the LUT)   --->   "%w = add i16 %delta, i16 %sext_ln231" [src/snn_top_hls.cpp:231]   --->   Operation 115 'add' 'w' <Predicate = (!icmp_ln228)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_115 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %w, i32 7, i32 15" [src/snn_top_hls.cpp:70->src/snn_top_hls.cpp:231]   --->   Operation 116 'partselect' 'tmp_115' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (1.82ns)   --->   "%icmp_ln70 = icmp_sgt  i9 %tmp_115, i9 0" [src/snn_top_hls.cpp:70->src/snn_top_hls.cpp:231]   --->   Operation 117 'icmp' 'icmp_ln70' <Predicate = (!icmp_ln228)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln231 = br void %arrayidx142.exit" [src/snn_top_hls.cpp:231]   --->   Operation 118 'br' 'br_ln231' <Predicate = (!icmp_ln228 & trunc_ln224_2 == 6)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln231 = br void %arrayidx142.exit" [src/snn_top_hls.cpp:231]   --->   Operation 119 'br' 'br_ln231' <Predicate = (!icmp_ln228 & trunc_ln224_2 == 5)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln231 = br void %arrayidx142.exit" [src/snn_top_hls.cpp:231]   --->   Operation 120 'br' 'br_ln231' <Predicate = (!icmp_ln228 & trunc_ln224_2 == 4)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln231 = br void %arrayidx142.exit" [src/snn_top_hls.cpp:231]   --->   Operation 121 'br' 'br_ln231' <Predicate = (!icmp_ln228 & trunc_ln224_2 == 3)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln231 = br void %arrayidx142.exit" [src/snn_top_hls.cpp:231]   --->   Operation 122 'br' 'br_ln231' <Predicate = (!icmp_ln228 & trunc_ln224_2 == 2)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln231 = br void %arrayidx142.exit" [src/snn_top_hls.cpp:231]   --->   Operation 123 'br' 'br_ln231' <Predicate = (!icmp_ln228 & trunc_ln224_2 == 1)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln231 = br void %arrayidx142.exit" [src/snn_top_hls.cpp:231]   --->   Operation 124 'br' 'br_ln231' <Predicate = (!icmp_ln228 & trunc_ln224_2 == 0)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln231 = br void %arrayidx142.exit" [src/snn_top_hls.cpp:231]   --->   Operation 125 'br' 'br_ln231' <Predicate = (!icmp_ln228 & trunc_ln224_2 == 7)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 140 'ret' 'ret_ln0' <Predicate = (icmp_ln223)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 6.57>
ST_7 : Operation 126 [1/1] (2.07ns)   --->   "%icmp_ln71 = icmp_slt  i16 %w, i16 65408" [src/snn_top_hls.cpp:71->src/snn_top_hls.cpp:231]   --->   Operation 126 'icmp' 'icmp_ln71' <Predicate = (!icmp_ln228)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln70)   --->   "%trunc_ln72 = trunc i16 %w" [src/snn_top_hls.cpp:72->src/snn_top_hls.cpp:231]   --->   Operation 127 'trunc' 'trunc_ln72' <Predicate = (!icmp_ln228)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln70)   --->   "%select_ln70_2 = select i1 %icmp_ln70, i8 127, i8 128" [src/snn_top_hls.cpp:70->src/snn_top_hls.cpp:231]   --->   Operation 128 'select' 'select_ln70_2' <Predicate = (!icmp_ln228)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln70)   --->   "%or_ln70 = or i1 %icmp_ln70, i1 %icmp_ln71" [src/snn_top_hls.cpp:70->src/snn_top_hls.cpp:231]   --->   Operation 129 'or' 'or_ln70' <Predicate = (!icmp_ln228)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln70 = select i1 %or_ln70, i8 %select_ln70_2, i8 %trunc_ln72" [src/snn_top_hls.cpp:70->src/snn_top_hls.cpp:231]   --->   Operation 130 'select' 'select_ln70' <Predicate = (!icmp_ln228)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 131 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln231 = store i8 %select_ln70, i9 %p_ZL13weight_memory_6_addr" [src/snn_top_hls.cpp:231]   --->   Operation 131 'store' 'store_ln231' <Predicate = (!icmp_ln228 & trunc_ln224_2 == 6)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 132 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln231 = store i8 %select_ln70, i9 %p_ZL13weight_memory_5_addr" [src/snn_top_hls.cpp:231]   --->   Operation 132 'store' 'store_ln231' <Predicate = (!icmp_ln228 & trunc_ln224_2 == 5)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 133 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln231 = store i8 %select_ln70, i9 %p_ZL13weight_memory_4_addr" [src/snn_top_hls.cpp:231]   --->   Operation 133 'store' 'store_ln231' <Predicate = (!icmp_ln228 & trunc_ln224_2 == 4)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 134 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln231 = store i8 %select_ln70, i9 %p_ZL13weight_memory_3_addr" [src/snn_top_hls.cpp:231]   --->   Operation 134 'store' 'store_ln231' <Predicate = (!icmp_ln228 & trunc_ln224_2 == 3)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 135 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln231 = store i8 %select_ln70, i9 %p_ZL13weight_memory_2_addr" [src/snn_top_hls.cpp:231]   --->   Operation 135 'store' 'store_ln231' <Predicate = (!icmp_ln228 & trunc_ln224_2 == 2)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 136 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln231 = store i8 %select_ln70, i9 %p_ZL13weight_memory_1_addr" [src/snn_top_hls.cpp:231]   --->   Operation 136 'store' 'store_ln231' <Predicate = (!icmp_ln228 & trunc_ln224_2 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 137 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln231 = store i8 %select_ln70, i9 %p_ZL13weight_memory_0_addr" [src/snn_top_hls.cpp:231]   --->   Operation 137 'store' 'store_ln231' <Predicate = (!icmp_ln228 & trunc_ln224_2 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 138 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln231 = store i8 %select_ln70, i9 %p_ZL13weight_memory_7_addr" [src/snn_top_hls.cpp:231]   --->   Operation 138 'store' 'store_ln231' <Predicate = (!icmp_ln228 & trunc_ln224_2 == 7)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln232 = br void %for.inc" [src/snn_top_hls.cpp:232]   --->   Operation 139 'br' 'br_ln232' <Predicate = (!icmp_ln228)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.856ns
The critical path consists of the following:
	'store' operation ('store_ln0') of constant 0 13 bit on local variable 'indvar_flatten' [34]  (1.588 ns)
	'load' operation 13 bit ('indvar_flatten_load', src/snn_top_hls.cpp:223) on local variable 'indvar_flatten' [39]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln223', src/snn_top_hls.cpp:223) [40]  (1.679 ns)
	'store' operation ('store_ln223', src/snn_top_hls.cpp:223) of variable 'add_ln223_1', src/snn_top_hls.cpp:223 13 bit on local variable 'indvar_flatten' [142]  (1.588 ns)

 <State 2>: 6.321ns
The critical path consists of the following:
	'load' operation 7 bit ('j_load', src/snn_top_hls.cpp:224) on local variable 'j', src/snn_top_hls.cpp:224 [44]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln224', src/snn_top_hls.cpp:224) [49]  (1.870 ns)
	'select' operation 7 bit ('select_ln223', src/snn_top_hls.cpp:223) [50]  (0.993 ns)
	'add' operation 7 bit ('add_ln224', src/snn_top_hls.cpp:224) [141]  (1.870 ns)
	'store' operation ('store_ln224', src/snn_top_hls.cpp:224) of variable 'add_ln224', src/snn_top_hls.cpp:224 7 bit on local variable 'j', src/snn_top_hls.cpp:224 [144]  (1.588 ns)

 <State 3>: 7.158ns
The critical path consists of the following:
	'load' operation 16 bit ('p_ZL18eligibility_traces_0_load', src/snn_top_hls.cpp:227) on array 'p_ZL18eligibility_traces_0' [74]  (3.254 ns)
	'sparsemux' operation 16 bit ('trace', src/snn_top_hls.cpp:227) [78]  (1.827 ns)
	'icmp' operation 1 bit ('icmp_ln228', src/snn_top_hls.cpp:228) [79]  (2.077 ns)

 <State 4>: 5.580ns
The critical path consists of the following:
	'mul' operation 26 bit ('mul_ln230', src/snn_top_hls.cpp:230) [92]  (5.580 ns)

 <State 5>: 6.915ns
The critical path consists of the following:
	'mul' operation 40 bit ('mul_ln230_1', src/snn_top_hls.cpp:230) [94]  (6.915 ns)

 <State 6>: 6.214ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln230', src/snn_top_hls.cpp:230) [100]  (2.314 ns)
	'select' operation 16 bit ('select_ln230', src/snn_top_hls.cpp:230) [102]  (0.000 ns)
	'select' operation 16 bit ('delta', src/snn_top_hls.cpp:230) [103]  (0.000 ns)
	'add' operation 16 bit ('w', src/snn_top_hls.cpp:231) [105]  (2.077 ns)
	'icmp' operation 1 bit ('icmp_ln70', src/snn_top_hls.cpp:70->src/snn_top_hls.cpp:231) [107]  (1.823 ns)

 <State 7>: 6.579ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln71', src/snn_top_hls.cpp:71->src/snn_top_hls.cpp:231) [108]  (2.077 ns)
	'or' operation 1 bit ('or_ln70', src/snn_top_hls.cpp:70->src/snn_top_hls.cpp:231) [111]  (0.000 ns)
	'select' operation 8 bit ('select_ln70', src/snn_top_hls.cpp:70->src/snn_top_hls.cpp:231) [112]  (1.248 ns)
	'store' operation ('store_ln231', src/snn_top_hls.cpp:231) of variable 'select_ln70', src/snn_top_hls.cpp:70->src/snn_top_hls.cpp:231 8 bit on array 'p_ZL13weight_memory_6' [115]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
