
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003357                       # Number of seconds simulated
sim_ticks                                  3356684868                       # Number of ticks simulated
final_tick                               574887722544                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 334754                       # Simulator instruction rate (inst/s)
host_op_rate                                   430877                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 261626                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919368                       # Number of bytes of host memory used
host_seconds                                 12830.07                       # Real time elapsed on the host
sim_insts                                  4294923234                       # Number of instructions simulated
sim_ops                                    5528187628                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       222976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       273408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       124928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       171776                       # Number of bytes read from this memory
system.physmem.bytes_read::total               814464                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       271872                       # Number of bytes written to this memory
system.physmem.bytes_written::total            271872                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1742                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2136                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          976                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1342                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6363                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2124                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2124                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1563447                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     66427445                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1563447                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     81451793                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1677846                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     37217673                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1563447                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     51174300                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               242639399                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1563447                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1563447                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1677846                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1563447                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6368188                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          80994198                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               80994198                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          80994198                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1563447                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     66427445                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1563447                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     81451793                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1677846                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     37217673                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1563447                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     51174300                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              323633598                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8049605                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2855290                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2489874                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189094                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1426897                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1383496                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          199953                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5738                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3496849                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15857993                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2855290                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1583449                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3357393                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         875642                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        350227                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1719374                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90873                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7889870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.315846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.291949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4532477     57.45%     57.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601828      7.63%     65.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293765      3.72%     68.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          221365      2.81%     71.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          181721      2.30%     73.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          157979      2.00%     75.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54510      0.69%     76.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195367      2.48%     79.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1650858     20.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7889870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354712                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.970034                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3620770                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       326709                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3243407                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16415                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        682568                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312460                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2844                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17721366                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4436                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        682568                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3771748                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         144155                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        40350                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3107418                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       143624                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17162672                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         71325                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        59899                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22731746                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78141023                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78141023                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903407                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7828296                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2133                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1134                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           367014                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2625315                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595016                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7601                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       136545                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16139760                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2137                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13772352                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18490                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4654473                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12624723                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          101                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7889870                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.745574                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.861823                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2833961     35.92%     35.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1691396     21.44%     57.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       821500     10.41%     67.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       994816     12.61%     80.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       756621      9.59%     89.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       476927      6.04%     96.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       207321      2.63%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60161      0.76%     99.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        47167      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7889870                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58397     72.71%     72.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12611     15.70%     88.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9303     11.58%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10803671     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109543      0.80%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2358842     17.13%     96.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       499300      3.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13772352                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.710935                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80311                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005831                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35533371                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20796471                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13288743                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13852663                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22613                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       737237                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           99                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          108                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155259                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        682568                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          81416                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7255                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16141898                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62779                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2625315                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595016                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1121                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3946                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           34                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          108                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95122                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       112047                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207169                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13469552                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2256996                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       302796                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2742610                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2016928                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            485614                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.673318                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13314199                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13288743                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7996044                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19694776                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.650857                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405998                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370184                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4771814                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2036                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187335                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7207302                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.577592                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.292784                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3373172     46.80%     46.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532098     21.26%     68.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       838623     11.64%     79.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305562      4.24%     83.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       259856      3.61%     87.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       115028      1.60%     89.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       278659      3.87%     93.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        76796      1.07%     94.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       427508      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7207302                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370184                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888073                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       427508                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22921688                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32967466                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3583                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 159735                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.804960                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.804960                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.242297                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.242297                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62366749                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17436824                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18289700                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2032                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 8049605                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2924389                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2373894                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       199607                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1206716                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1150267                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          310493                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8592                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3063720                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16128504                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2924389                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1460760                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3405064                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1048381                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        551696                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1506610                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        90256                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7864676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.528091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.325430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4459612     56.70%     56.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          213705      2.72%     59.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          242920      3.09%     62.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          443603      5.64%     68.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          197725      2.51%     70.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          306068      3.89%     74.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          168175      2.14%     76.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          140968      1.79%     78.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1691900     21.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7864676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363296                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.003639                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3233840                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       506735                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3248954                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        32887                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        842255                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       496424                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2665                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19190194                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4635                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        842255                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3410143                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         131938                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       132175                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3101338                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       246822                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18443037                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3653                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        131960                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        72321                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          411                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25834796                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85913056                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85913056                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15890377                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9944387                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3861                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2315                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           634550                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1719302                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       879405                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12858                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       350000                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17326990                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3863                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13947978                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27156                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5846522                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17520186                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          721                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7864676                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.773497                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.917538                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2751217     34.98%     34.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1648885     20.97%     55.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1169700     14.87%     70.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       792609     10.08%     80.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       645149      8.20%     89.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       358166      4.55%     93.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       350820      4.46%     98.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        79520      1.01%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        68610      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7864676                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         101292     77.20%     77.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14372     10.95%     88.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15535     11.84%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11634510     83.41%     83.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       197133      1.41%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1538      0.01%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1390590      9.97%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       724207      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13947978                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.732753                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             131203                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009407                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35918987                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23177531                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13546786                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14079181                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        27051                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       671098                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          195                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          163                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       222625                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        842255                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          52879                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8537                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17330853                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        60099                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1719302                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       879405                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2295                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6248                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          163                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       117942                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       114617                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       232559                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13687688                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1297714                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       260286                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1996551                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1938983                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            698837                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.700417                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13557398                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13546786                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8868748                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24885280                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.682913                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356385                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9313906                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11439441                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5891469                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3142                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       202125                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7022421                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.628988                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.159242                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2775985     39.53%     39.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1909563     27.19%     66.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       781657     11.13%     77.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       390462      5.56%     83.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       401224      5.71%     89.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       160058      2.28%     91.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       174348      2.48%     93.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        89088      1.27%     95.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       340036      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7022421                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9313906                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11439441                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1704984                       # Number of memory references committed
system.switch_cpus1.commit.loads              1048204                       # Number of loads committed
system.switch_cpus1.commit.membars               1562                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1644807                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10305908                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       232760                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       340036                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24013139                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35504839                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4420                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 184929                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9313906                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11439441                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9313906                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.864257                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.864257                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.157064                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.157064                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61532303                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18732692                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17759757                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3136                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8049605                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3031832                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2469317                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       201332                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1226353                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1174914                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          322348                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8909                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3112795                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16541125                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3031832                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1497262                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3463571                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1084519                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        461032                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           43                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1527750                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        87446                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      7917674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.588059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.374839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4454103     56.26%     56.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          241430      3.05%     59.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          249943      3.16%     62.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          398068      5.03%     67.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          187294      2.37%     69.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          266114      3.36%     73.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          178291      2.25%     75.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          133056      1.68%     77.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1809375     22.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      7917674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.376644                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.054899                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3279892                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       418383                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3312856                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        27439                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        879100                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       514354                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1157                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19753855                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4271                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        879100                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3446217                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          97830                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       107576                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3171984                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       214963                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19036958                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        123440                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        64164                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26660257                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     88725847                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     88725847                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16227199                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10433040                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3267                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1669                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           569872                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1772736                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       914195                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9766                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       304046                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17837937                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3285                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14151776                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        25281                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6170027                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19034215                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      7917674                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.787365                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.930569                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2745883     34.68%     34.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1714873     21.66%     56.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1124168     14.20%     70.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       753388      9.52%     80.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       692692      8.75%     88.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       386848      4.89%     93.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       348564      4.40%     98.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        78053      0.99%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        73205      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      7917674                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         106389     77.47%     77.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     77.47% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15626     11.38%     88.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15315     11.15%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11811959     83.47%     83.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       188161      1.33%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1595      0.01%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1401391      9.90%     94.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       748670      5.29%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14151776                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.758071                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             137330                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009704                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     36383836                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24011359                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13745986                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14289106                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        20528                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       711056                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          116                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       242277                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        879100                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          58365                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12164                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17841227                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        42227                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1772736                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       914195                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1664                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          9926                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          116                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       120019                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       114598                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       234617                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13894534                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1308328                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       257241                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2029879                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1975424                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            721551                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.726114                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13756715                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13745986                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9020765                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25644720                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.707660                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351759                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9455279                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11640902                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6200339                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3255                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       203056                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7038574                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.653872                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.174616                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2694938     38.29%     38.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1993330     28.32%     66.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       791310     11.24%     77.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       397809      5.65%     83.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       365960      5.20%     88.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       166361      2.36%     91.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       181366      2.58%     93.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        92316      1.31%     94.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       355184      5.05%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7038574                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9455279                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11640902                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1733595                       # Number of memory references committed
system.switch_cpus2.commit.loads              1061677                       # Number of loads committed
system.switch_cpus2.commit.membars               1621                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1680681                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10486717                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       239900                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       355184                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24524462                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36562647                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3619                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 131931                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9455279                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11640902                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9455279                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.851334                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.851334                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.174626                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.174626                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        62375373                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19064154                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18189202                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3242                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus3.numCycles                 8049605                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2917509                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2373249                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       195784                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1191033                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1127608                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          307530                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8696                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2909524                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16096393                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2917509                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1435138                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3540963                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1052078                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        598573                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1425033                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        83794                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7901713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.520003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.308405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4360750     55.19%     55.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          310575      3.93%     59.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          250367      3.17%     62.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          607764      7.69%     69.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          162056      2.05%     72.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          219592      2.78%     74.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          151916      1.92%     76.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           89485      1.13%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1749208     22.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7901713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.362441                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.999650                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3036976                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       585814                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3404335                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        22204                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        852378                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       498151                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19276168                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1488                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        852378                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3260043                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         106244                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       158529                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3198953                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       325561                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18591655                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          283                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        131401                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       105260                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     26004091                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     86791488                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     86791488                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15949086                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10054985                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3939                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2381                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           913024                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1747164                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       906798                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18447                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       267774                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17558158                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3943                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13927722                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28954                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6047984                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18618007                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          764                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7901713                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.762621                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897552                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2764971     34.99%     34.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1702263     21.54%     56.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1081124     13.68%     70.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       818074     10.35%     80.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       716997      9.07%     89.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       368662      4.67%     94.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       318274      4.03%     98.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        62737      0.79%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        68611      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7901713                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          82411     69.51%     69.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             3      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         17941     15.13%     84.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        18198     15.35%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11574989     83.11%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       194292      1.40%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1554      0.01%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1391045      9.99%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       765842      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13927722                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.730237                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             118553                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008512                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35904662                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23610268                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13567344                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14046275                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        53852                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       691080                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          328                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          189                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       229750                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        852378                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          58675                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         7890                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17562102                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        37157                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1747164                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       906798                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2356                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6376                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          189                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       118377                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       111631                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       230008                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13704094                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1302447                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       223626                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2047777                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1932789                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            745330                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.702455                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13576860                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13567344                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8820458                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25055418                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.685467                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.352038                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9345438                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11486114                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6076167                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3179                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       199027                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7049335                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.629390                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.147022                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2738533     38.85%     38.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1952802     27.70%     66.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       788630     11.19%     77.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       453668      6.44%     84.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       360009      5.11%     89.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       150173      2.13%     91.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       176407      2.50%     93.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        87199      1.24%     95.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       341914      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7049335                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9345438                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11486114                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1733126                       # Number of memory references committed
system.switch_cpus3.commit.loads              1056079                       # Number of loads committed
system.switch_cpus3.commit.membars               1580                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1647483                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10352622                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       234158                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       341914                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24269546                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35977529                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3449                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 147892                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9345438                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11486114                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9345438                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.861341                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.861341                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.160981                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.160981                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61647366                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18737690                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17779343                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3174                       # number of misc regfile writes
system.l2.replacements                           6366                       # number of replacements
system.l2.tagsinuse                      16378.299740                       # Cycle average of tags in use
system.l2.total_refs                           713841                       # Total number of references to valid blocks.
system.l2.sampled_refs                          22741                       # Sample count of references to valid blocks.
system.l2.avg_refs                          31.390044                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           176.383069                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     37.426916                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    906.286857                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     37.643036                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1037.706359                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     39.929379                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    483.436080                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     37.346651                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    676.761661                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3676.319464                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3653.433550                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2510.362751                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3105.263967                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.010766                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002284                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.055315                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002298                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.063337                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.002437                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.029507                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.002279                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.041306                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.224385                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.222988                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.153220                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.189530                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999652                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3688                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4800                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3207                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3883                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   15588                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             5184                       # number of Writeback hits
system.l2.Writeback_hits::total                  5184                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           23                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           59                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   182                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3711                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4859                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3259                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3931                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15770                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3711                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4859                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3259                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3931                       # number of overall hits
system.l2.overall_hits::total                   15770                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1742                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2136                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          976                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1341                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  6362                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1742                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2136                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          976                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1342                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6363                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1742                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2136                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          976                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1342                       # number of overall misses
system.l2.overall_misses::total                  6363                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2667035                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    106685955                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2286330                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    128110579                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2517528                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     61337504                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2306354                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     78861104                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       384772389                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        50506                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         50506                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2667035                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    106685955                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2286330                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    128110579                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2517528                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     61337504                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2306354                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     78911610                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        384822895                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2667035                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    106685955                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2286330                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    128110579                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2517528                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     61337504                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2306354                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     78911610                       # number of overall miss cycles
system.l2.overall_miss_latency::total       384822895                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5430                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6936                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4183                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5224                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21950                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         5184                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              5184                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           23                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           59                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           49                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               183                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5453                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6995                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4235                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5273                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                22133                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5453                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6995                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4235                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5273                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               22133                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.931818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.320810                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.307958                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.956522                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.233325                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.256700                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.289841                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.020408                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.005464                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.931818                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.319457                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.305361                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.956522                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.230460                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.254504                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.287489                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.931818                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.319457                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.911111                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.305361                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.956522                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.230460                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.254504                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.287489                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 65049.634146                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61243.372560                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 55764.146341                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 59976.862828                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 57216.545455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 62845.803279                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 56252.536585                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 58807.683818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60479.784502                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        50506                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        50506                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 65049.634146                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61243.372560                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 55764.146341                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 59976.862828                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 57216.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 62845.803279                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 56252.536585                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 58801.497765                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60478.217036                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 65049.634146                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61243.372560                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 55764.146341                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 59976.862828                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 57216.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 62845.803279                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 56252.536585                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 58801.497765                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60478.217036                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2124                       # number of writebacks
system.l2.writebacks::total                      2124                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1742                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2136                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          976                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1341                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             6362                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1742                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2136                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          976                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1342                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6363                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1742                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2136                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          976                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1342                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6363                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2433051                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     96604044                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2049422                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    115808715                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2267843                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     55711399                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2070283                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     71065485                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    348010242                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        45037                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        45037                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2433051                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     96604044                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2049422                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    115808715                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2267843                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     55711399                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2070283                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     71110522                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    348055279                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2433051                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     96604044                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2049422                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    115808715                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2267843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     55711399                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2070283                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     71110522                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    348055279                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931818                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.320810                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.307958                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.956522                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.233325                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.256700                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.289841                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.020408                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.005464                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.931818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.319457                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.305361                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.956522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.230460                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.254504                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.287489                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.931818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.319457                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.911111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.305361                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.956522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.230460                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.254504                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.287489                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 59342.707317                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55455.823192                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 49985.902439                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 54217.563202                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 51541.886364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 57081.351434                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 50494.707317                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 52994.395973                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 54701.389815                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        45037                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        45037                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 59342.707317                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55455.823192                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 49985.902439                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 54217.563202                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 51541.886364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 57081.351434                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 50494.707317                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 52988.466468                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 54699.870973                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 59342.707317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55455.823192                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 49985.902439                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 54217.563202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 51541.886364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 57081.351434                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 50494.707317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 52988.466468                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 54699.870973                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               556.694610                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001751840                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1782476.583630                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.451628                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.242982                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.066429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825710                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.892139                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1719319                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1719319                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1719319                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1719319                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1719319                       # number of overall hits
system.cpu0.icache.overall_hits::total        1719319                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           55                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           55                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           55                       # number of overall misses
system.cpu0.icache.overall_misses::total           55                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3875122                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3875122                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3875122                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3875122                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3875122                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3875122                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1719374                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1719374                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1719374                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1719374                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1719374                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1719374                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 70456.763636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70456.763636                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 70456.763636                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70456.763636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 70456.763636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70456.763636                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3253464                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3253464                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3253464                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3253464                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3253464                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3253464                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 73942.363636                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73942.363636                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 73942.363636                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73942.363636                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 73942.363636                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73942.363636                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5453                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249733                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5709                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39104.875285                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   202.516300                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    53.483700                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.791079                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.208921                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055300                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055300                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437588                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437588                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1098                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1098                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1016                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1016                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2492888                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2492888                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2492888                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2492888                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        17382                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17382                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           68                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17450                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17450                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17450                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17450                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    812259481                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    812259481                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2142211                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2142211                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    814401692                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    814401692                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    814401692                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    814401692                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2072682                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2072682                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1098                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1098                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2510338                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2510338                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2510338                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2510338                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008386                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008386                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000155                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000155                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006951                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006951                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006951                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006951                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 46729.920665                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46729.920665                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 31503.102941                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31503.102941                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 46670.584069                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46670.584069                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 46670.584069                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46670.584069                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          887                       # number of writebacks
system.cpu0.dcache.writebacks::total              887                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11952                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11952                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           45                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11997                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11997                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11997                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11997                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5430                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5430                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           23                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           23                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5453                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5453                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5453                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5453                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    143788118                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    143788118                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       470665                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       470665                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    144258783                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    144258783                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    144258783                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    144258783                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002620                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002620                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002172                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002172                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002172                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002172                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 26480.316390                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26480.316390                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 20463.695652                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20463.695652                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 26454.939116                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26454.939116                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 26454.939116                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26454.939116                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               513.323130                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088479903                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2105376.988395                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.323130                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.066223                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.822633                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1506552                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1506552                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1506552                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1506552                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1506552                       # number of overall hits
system.cpu1.icache.overall_hits::total        1506552                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           58                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           58                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           58                       # number of overall misses
system.cpu1.icache.overall_misses::total           58                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3132146                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3132146                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3132146                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3132146                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3132146                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3132146                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1506610                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1506610                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1506610                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1506610                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1506610                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1506610                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 54002.517241                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54002.517241                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 54002.517241                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54002.517241                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 54002.517241                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54002.517241                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2653871                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2653871                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2653871                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2653871                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2653871                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2653871                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 58974.911111                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 58974.911111                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 58974.911111                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58974.911111                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 58974.911111                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58974.911111                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6995                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177678996                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7251                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24504.067853                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.050131                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.949869                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886915                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113085                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1012093                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1012093                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       653345                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        653345                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2225                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2225                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1568                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1568                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1665438                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1665438                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1665438                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1665438                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13551                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13551                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          233                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          233                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13784                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13784                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13784                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13784                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    486673636                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    486673636                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9627773                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9627773                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    496301409                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    496301409                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    496301409                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    496301409                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1025644                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1025644                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       653578                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       653578                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2225                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2225                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1568                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1568                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1679222                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1679222                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1679222                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1679222                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013212                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013212                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000356                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000356                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008209                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008209                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008209                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008209                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 35914.223009                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35914.223009                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 41320.914163                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 41320.914163                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36005.615859                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36005.615859                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36005.615859                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36005.615859                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1232                       # number of writebacks
system.cpu1.dcache.writebacks::total             1232                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6615                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6615                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          174                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          174                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6789                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6789                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6789                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6789                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6936                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6936                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           59                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           59                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6995                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6995                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6995                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6995                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    178763155                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    178763155                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1671901                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1671901                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    180435056                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    180435056                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    180435056                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    180435056                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006763                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006763                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004166                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004166                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004166                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004166                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 25773.234573                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 25773.234573                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 28337.305085                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28337.305085                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 25794.861472                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25794.861472                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 25794.861472                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25794.861472                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               505.099001                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1086303716                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2138393.141732                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    43.099001                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.069069                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.809454                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1527690                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1527690                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1527690                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1527690                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1527690                       # number of overall hits
system.cpu2.icache.overall_hits::total        1527690                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           60                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           60                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           60                       # number of overall misses
system.cpu2.icache.overall_misses::total           60                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3811412                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3811412                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3811412                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3811412                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3811412                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3811412                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1527750                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1527750                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1527750                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1527750                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1527750                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1527750                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000039                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000039                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 63523.533333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 63523.533333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 63523.533333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 63523.533333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 63523.533333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 63523.533333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           14                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           14                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           46                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           46                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3009853                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3009853                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3009853                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3009853                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3009853                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3009853                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 65431.586957                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 65431.586957                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 65431.586957                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 65431.586957                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 65431.586957                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 65431.586957                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4235                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               166149811                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4491                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36996.172567                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.116746                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.883254                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.871550                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.128450                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1023507                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1023507                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       668481                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        668481                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1624                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1624                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1621                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1621                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1691988                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1691988                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1691988                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1691988                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10654                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10654                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          167                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          167                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        10821                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10821                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        10821                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10821                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    412518076                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    412518076                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5513922                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5513922                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    418031998                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    418031998                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    418031998                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    418031998                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1034161                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1034161                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       668648                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       668648                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1624                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1702809                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1702809                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1702809                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1702809                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010302                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010302                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000250                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000250                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006355                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006355                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006355                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006355                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 38719.549090                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 38719.549090                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 33017.497006                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 33017.497006                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 38631.549580                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 38631.549580                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 38631.549580                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 38631.549580                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          902                       # number of writebacks
system.cpu2.dcache.writebacks::total              902                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6471                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6471                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          115                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6586                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6586                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6586                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6586                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4183                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4183                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4235                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4235                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4235                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4235                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     93830125                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     93830125                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1221529                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1221529                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     95051654                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     95051654                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     95051654                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     95051654                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004045                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004045                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002487                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002487                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002487                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002487                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 22431.299307                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 22431.299307                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 23490.942308                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 23490.942308                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 22444.310272                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 22444.310272                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 22444.310272                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 22444.310272                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               513.089751                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086510899                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2105641.277132                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.089751                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.062644                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.822259                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1424983                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1424983                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1424983                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1424983                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1424983                       # number of overall hits
system.cpu3.icache.overall_hits::total        1424983                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           50                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           50                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           50                       # number of overall misses
system.cpu3.icache.overall_misses::total           50                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3008568                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3008568                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3008568                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3008568                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3008568                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3008568                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1425033                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1425033                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1425033                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1425033                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1425033                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1425033                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 60171.360000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 60171.360000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 60171.360000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 60171.360000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 60171.360000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 60171.360000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2561459                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2561459                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2561459                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2561459                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2561459                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2561459                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 60987.119048                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 60987.119048                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 60987.119048                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 60987.119048                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 60987.119048                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 60987.119048                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5273                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170692160                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5529                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              30872.157714                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.368498                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.631502                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.880346                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.119654                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       987893                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         987893                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       673382                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        673382                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1808                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1808                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1587                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1587                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1661275                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1661275                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1661275                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1661275                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13392                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13392                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          334                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          334                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13726                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13726                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13726                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13726                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    545419546                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    545419546                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     18291295                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     18291295                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    563710841                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    563710841                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    563710841                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    563710841                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1001285                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1001285                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       673716                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       673716                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1587                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1587                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1675001                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1675001                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1675001                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1675001                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013375                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013375                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000496                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000496                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008195                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008195                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008195                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008195                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 40727.265980                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 40727.265980                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 54764.356287                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 54764.356287                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 41068.835859                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 41068.835859                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 41068.835859                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 41068.835859                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2163                       # number of writebacks
system.cpu3.dcache.writebacks::total             2163                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8168                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8168                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          285                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          285                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8453                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8453                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8453                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8453                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5224                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5224                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           49                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           49                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5273                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5273                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5273                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5273                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    120292095                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    120292095                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1169827                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1169827                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    121461922                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    121461922                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    121461922                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    121461922                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005217                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005217                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003148                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003148                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003148                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003148                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 23026.817573                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 23026.817573                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 23874.020408                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 23874.020408                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 23034.690309                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 23034.690309                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 23034.690309                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 23034.690309                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
