// Seed: 3741718952
module module_0;
  wire id_1;
  wire id_2, id_3;
  wor id_4;
  assign id_2 = 1;
  wire id_5;
  wire id_6;
  module_2 modCall_1 (
      id_3,
      id_1
  );
  assign modCall_1.id_3 = 0;
  wire id_7;
  initial begin : LABEL_0
    id_4 = 1;
  end
  wire id_8;
endmodule
module module_1 ();
  module_0 modCall_1 ();
  wire id_1;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  tri0 id_3;
  id_4(
      .id_0(1), .id_1(1), .id_2(!id_3), .id_3(id_2), .id_4(id_3), .id_5(1)
  );
  tri0 id_5 = id_3, id_6;
  wire id_7;
endmodule
