vhdl SimUAid_Synthesis_Package "\\austin.utexas.edu\disk\engrstu\ece\ajt2459\__SchoolWork\EE316_Lab5\lab5-part 2\Lab5O_auto\SimUAid_Synthesis_Package.vhd"
vhdl work "\\austin.utexas.edu\disk\engrstu\ece\ajt2459\__SchoolWork\EE316_Lab5\lab5-part 2\lab5_testbench.vhd"
vhdl work "\\austin.utexas.edu\disk\engrstu\ece\ajt2459\__SchoolWork\EE316_Lab5\lab5-part 2\Testbench_modified.vhd"
