DECL|ADDR_CTL|member|__IOM uint32_t ADDR_CTL; /*!< 0x00000020 Address control */
DECL|ADDR|member|__IOM uint32_t ADDR; /*!< 0x00000008 Device region base address */
DECL|CRYPTO_CMD|member|__IOM uint32_t CRYPTO_CMD; /*!< 0x00000200 Cryptography Command */
DECL|CRYPTO_INPUT0|member|__IOM uint32_t CRYPTO_INPUT0; /*!< 0x00000220 Cryptography input 0 */
DECL|CRYPTO_INPUT1|member|__IOM uint32_t CRYPTO_INPUT1; /*!< 0x00000224 Cryptography input 1 */
DECL|CRYPTO_INPUT2|member|__IOM uint32_t CRYPTO_INPUT2; /*!< 0x00000228 Cryptography input 2 */
DECL|CRYPTO_INPUT3|member|__IOM uint32_t CRYPTO_INPUT3; /*!< 0x0000022C Cryptography input 3 */
DECL|CRYPTO_KEY0|member|__OM uint32_t CRYPTO_KEY0; /*!< 0x00000240 Cryptography key 0 */
DECL|CRYPTO_KEY1|member|__OM uint32_t CRYPTO_KEY1; /*!< 0x00000244 Cryptography key 1 */
DECL|CRYPTO_KEY2|member|__OM uint32_t CRYPTO_KEY2; /*!< 0x00000248 Cryptography key 2 */
DECL|CRYPTO_KEY3|member|__OM uint32_t CRYPTO_KEY3; /*!< 0x0000024C Cryptography key 3 */
DECL|CRYPTO_OUTPUT0|member|__IOM uint32_t CRYPTO_OUTPUT0; /*!< 0x00000260 Cryptography output 0 */
DECL|CRYPTO_OUTPUT1|member|__IOM uint32_t CRYPTO_OUTPUT1; /*!< 0x00000264 Cryptography output 1 */
DECL|CRYPTO_OUTPUT2|member|__IOM uint32_t CRYPTO_OUTPUT2; /*!< 0x00000268 Cryptography output 2 */
DECL|CRYPTO_OUTPUT3|member|__IOM uint32_t CRYPTO_OUTPUT3; /*!< 0x0000026C Cryptography output 3 */
DECL|CTL|member|__IOM uint32_t CTL; /*!< 0x00000000 Control */
DECL|CTL|member|__IOM uint32_t CTL; /*!< 0x00000000 Control */
DECL|DEVICE|member|SMIF_DEVICE_V1_Type DEVICE[4]; /*!< 0x00000800 Device (only used in XIP mode) */
DECL|FAST_CA_CMD|member|__IOM uint32_t FAST_CA_CMD; /*!< 0x00000188 Fast cache command */
DECL|FAST_CA_CTL|member|__IOM uint32_t FAST_CA_CTL; /*!< 0x00000180 Fast cache control */
DECL|INTR_MASKED|member|__IM uint32_t INTR_MASKED; /*!< 0x000007CC Interrupt masked register */
DECL|INTR_MASK|member|__IOM uint32_t INTR_MASK; /*!< 0x000007C8 Interrupt mask register */
DECL|INTR_SET|member|__IOM uint32_t INTR_SET; /*!< 0x000007C4 Interrupt set register */
DECL|INTR|member|__IOM uint32_t INTR; /*!< 0x000007C0 Interrupt register */
DECL|MASK|member|__IOM uint32_t MASK; /*!< 0x0000000C Device region mask */
DECL|RD_ADDR_CTL|member|__IOM uint32_t RD_ADDR_CTL; /*!< 0x00000044 Read address control */
DECL|RD_CMD_CTL|member|__IOM uint32_t RD_CMD_CTL; /*!< 0x00000040 Read command control */
DECL|RD_DATA_CTL|member|__IOM uint32_t RD_DATA_CTL; /*!< 0x00000050 Read data control */
DECL|RD_DUMMY_CTL|member|__IOM uint32_t RD_DUMMY_CTL; /*!< 0x0000004C Read dummy control */
DECL|RD_MODE_CTL|member|__IOM uint32_t RD_MODE_CTL; /*!< 0x00000048 Read mode control */
DECL|RESERVED10|member|__IM uint32_t RESERVED10;
DECL|RESERVED11|member|__IM uint32_t RESERVED11[29];
DECL|RESERVED12|member|__IM uint32_t RESERVED12[7];
DECL|RESERVED13|member|__IM uint32_t RESERVED13[4];
DECL|RESERVED14|member|__IM uint32_t RESERVED14[4];
DECL|RESERVED15|member|__IM uint32_t RESERVED15[340];
DECL|RESERVED16|member|__IM uint32_t RESERVED16[12];
DECL|RESERVED1|member|__IM uint32_t RESERVED1[2];
DECL|RESERVED1|member|__IM uint32_t RESERVED1[4];
DECL|RESERVED2|member|__IM uint32_t RESERVED2[11];
DECL|RESERVED2|member|__IM uint32_t RESERVED2[7];
DECL|RESERVED3|member|__IM uint32_t RESERVED3[2];
DECL|RESERVED3|member|__IM uint32_t RESERVED3[3];
DECL|RESERVED4|member|__IM uint32_t RESERVED4[3];
DECL|RESERVED4|member|__IM uint32_t RESERVED4[9];
DECL|RESERVED5|member|__IM uint32_t RESERVED5[2];
DECL|RESERVED6|member|__IM uint32_t RESERVED6;
DECL|RESERVED7|member|__IM uint32_t RESERVED7[7];
DECL|RESERVED8|member|__IM uint32_t RESERVED8;
DECL|RESERVED9|member|__IM uint32_t RESERVED9[29];
DECL|RESERVED|member|__IM uint32_t RESERVED;
DECL|RESERVED|member|__IM uint32_t RESERVED[15];
DECL|RX_DATA_FIFO_CTL|member|__IOM uint32_t RX_DATA_FIFO_CTL; /*!< 0x000000C0 Receiver data FIFO control */
DECL|RX_DATA_FIFO_RD1_SILENT|member|__IM uint32_t RX_DATA_FIFO_RD1_SILENT; /*!< 0x000000E0 Receiver data FIFO silent read */
DECL|RX_DATA_FIFO_RD1|member|__IM uint32_t RX_DATA_FIFO_RD1; /*!< 0x000000D0 Receiver data FIFO read */
DECL|RX_DATA_FIFO_RD2|member|__IM uint32_t RX_DATA_FIFO_RD2; /*!< 0x000000D4 Receiver data FIFO read */
DECL|RX_DATA_FIFO_RD4|member|__IM uint32_t RX_DATA_FIFO_RD4; /*!< 0x000000D8 Receiver data FIFO read */
DECL|RX_DATA_FIFO_STATUS|member|__IM uint32_t RX_DATA_FIFO_STATUS; /*!< 0x000000C4 Receiver data FIFO status */
DECL|SLOW_CA_CMD|member|__IOM uint32_t SLOW_CA_CMD; /*!< 0x00000108 Slow cache command */
DECL|SLOW_CA_CTL|member|__IOM uint32_t SLOW_CA_CTL; /*!< 0x00000100 Slow cache control */
DECL|SMIF_CRYPTO_CMD_START_Msk|macro|SMIF_CRYPTO_CMD_START_Msk
DECL|SMIF_CRYPTO_CMD_START_Pos|macro|SMIF_CRYPTO_CMD_START_Pos
DECL|SMIF_CRYPTO_INPUT0_INPUT_Msk|macro|SMIF_CRYPTO_INPUT0_INPUT_Msk
DECL|SMIF_CRYPTO_INPUT0_INPUT_Pos|macro|SMIF_CRYPTO_INPUT0_INPUT_Pos
DECL|SMIF_CRYPTO_INPUT1_INPUT_Msk|macro|SMIF_CRYPTO_INPUT1_INPUT_Msk
DECL|SMIF_CRYPTO_INPUT1_INPUT_Pos|macro|SMIF_CRYPTO_INPUT1_INPUT_Pos
DECL|SMIF_CRYPTO_INPUT2_INPUT_Msk|macro|SMIF_CRYPTO_INPUT2_INPUT_Msk
DECL|SMIF_CRYPTO_INPUT2_INPUT_Pos|macro|SMIF_CRYPTO_INPUT2_INPUT_Pos
DECL|SMIF_CRYPTO_INPUT3_INPUT_Msk|macro|SMIF_CRYPTO_INPUT3_INPUT_Msk
DECL|SMIF_CRYPTO_INPUT3_INPUT_Pos|macro|SMIF_CRYPTO_INPUT3_INPUT_Pos
DECL|SMIF_CRYPTO_KEY0_KEY_Msk|macro|SMIF_CRYPTO_KEY0_KEY_Msk
DECL|SMIF_CRYPTO_KEY0_KEY_Pos|macro|SMIF_CRYPTO_KEY0_KEY_Pos
DECL|SMIF_CRYPTO_KEY1_KEY_Msk|macro|SMIF_CRYPTO_KEY1_KEY_Msk
DECL|SMIF_CRYPTO_KEY1_KEY_Pos|macro|SMIF_CRYPTO_KEY1_KEY_Pos
DECL|SMIF_CRYPTO_KEY2_KEY_Msk|macro|SMIF_CRYPTO_KEY2_KEY_Msk
DECL|SMIF_CRYPTO_KEY2_KEY_Pos|macro|SMIF_CRYPTO_KEY2_KEY_Pos
DECL|SMIF_CRYPTO_KEY3_KEY_Msk|macro|SMIF_CRYPTO_KEY3_KEY_Msk
DECL|SMIF_CRYPTO_KEY3_KEY_Pos|macro|SMIF_CRYPTO_KEY3_KEY_Pos
DECL|SMIF_CRYPTO_OUTPUT0_OUTPUT_Msk|macro|SMIF_CRYPTO_OUTPUT0_OUTPUT_Msk
DECL|SMIF_CRYPTO_OUTPUT0_OUTPUT_Pos|macro|SMIF_CRYPTO_OUTPUT0_OUTPUT_Pos
DECL|SMIF_CRYPTO_OUTPUT1_OUTPUT_Msk|macro|SMIF_CRYPTO_OUTPUT1_OUTPUT_Msk
DECL|SMIF_CRYPTO_OUTPUT1_OUTPUT_Pos|macro|SMIF_CRYPTO_OUTPUT1_OUTPUT_Pos
DECL|SMIF_CRYPTO_OUTPUT2_OUTPUT_Msk|macro|SMIF_CRYPTO_OUTPUT2_OUTPUT_Msk
DECL|SMIF_CRYPTO_OUTPUT2_OUTPUT_Pos|macro|SMIF_CRYPTO_OUTPUT2_OUTPUT_Pos
DECL|SMIF_CRYPTO_OUTPUT3_OUTPUT_Msk|macro|SMIF_CRYPTO_OUTPUT3_OUTPUT_Msk
DECL|SMIF_CRYPTO_OUTPUT3_OUTPUT_Pos|macro|SMIF_CRYPTO_OUTPUT3_OUTPUT_Pos
DECL|SMIF_CTL_BLOCK_Msk|macro|SMIF_CTL_BLOCK_Msk
DECL|SMIF_CTL_BLOCK_Pos|macro|SMIF_CTL_BLOCK_Pos
DECL|SMIF_CTL_CLOCK_IF_RX_SEL_Msk|macro|SMIF_CTL_CLOCK_IF_RX_SEL_Msk
DECL|SMIF_CTL_CLOCK_IF_RX_SEL_Pos|macro|SMIF_CTL_CLOCK_IF_RX_SEL_Pos
DECL|SMIF_CTL_DESELECT_DELAY_Msk|macro|SMIF_CTL_DESELECT_DELAY_Msk
DECL|SMIF_CTL_DESELECT_DELAY_Pos|macro|SMIF_CTL_DESELECT_DELAY_Pos
DECL|SMIF_CTL_ENABLED_Msk|macro|SMIF_CTL_ENABLED_Msk
DECL|SMIF_CTL_ENABLED_Pos|macro|SMIF_CTL_ENABLED_Pos
DECL|SMIF_CTL_XIP_MODE_Msk|macro|SMIF_CTL_XIP_MODE_Msk
DECL|SMIF_CTL_XIP_MODE_Pos|macro|SMIF_CTL_XIP_MODE_Pos
DECL|SMIF_DEVICE_ADDR_ADDR_Msk|macro|SMIF_DEVICE_ADDR_ADDR_Msk
DECL|SMIF_DEVICE_ADDR_ADDR_Pos|macro|SMIF_DEVICE_ADDR_ADDR_Pos
DECL|SMIF_DEVICE_ADDR_CTL_DIV2_Msk|macro|SMIF_DEVICE_ADDR_CTL_DIV2_Msk
DECL|SMIF_DEVICE_ADDR_CTL_DIV2_Pos|macro|SMIF_DEVICE_ADDR_CTL_DIV2_Pos
DECL|SMIF_DEVICE_ADDR_CTL_SIZE2_Msk|macro|SMIF_DEVICE_ADDR_CTL_SIZE2_Msk
DECL|SMIF_DEVICE_ADDR_CTL_SIZE2_Pos|macro|SMIF_DEVICE_ADDR_CTL_SIZE2_Pos
DECL|SMIF_DEVICE_CTL_CRYPTO_EN_Msk|macro|SMIF_DEVICE_CTL_CRYPTO_EN_Msk
DECL|SMIF_DEVICE_CTL_CRYPTO_EN_Pos|macro|SMIF_DEVICE_CTL_CRYPTO_EN_Pos
DECL|SMIF_DEVICE_CTL_DATA_SEL_Msk|macro|SMIF_DEVICE_CTL_DATA_SEL_Msk
DECL|SMIF_DEVICE_CTL_DATA_SEL_Pos|macro|SMIF_DEVICE_CTL_DATA_SEL_Pos
DECL|SMIF_DEVICE_CTL_ENABLED_Msk|macro|SMIF_DEVICE_CTL_ENABLED_Msk
DECL|SMIF_DEVICE_CTL_ENABLED_Pos|macro|SMIF_DEVICE_CTL_ENABLED_Pos
DECL|SMIF_DEVICE_CTL_WR_EN_Msk|macro|SMIF_DEVICE_CTL_WR_EN_Msk
DECL|SMIF_DEVICE_CTL_WR_EN_Pos|macro|SMIF_DEVICE_CTL_WR_EN_Pos
DECL|SMIF_DEVICE_MASK_MASK_Msk|macro|SMIF_DEVICE_MASK_MASK_Msk
DECL|SMIF_DEVICE_MASK_MASK_Pos|macro|SMIF_DEVICE_MASK_MASK_Pos
DECL|SMIF_DEVICE_RD_ADDR_CTL_WIDTH_Msk|macro|SMIF_DEVICE_RD_ADDR_CTL_WIDTH_Msk
DECL|SMIF_DEVICE_RD_ADDR_CTL_WIDTH_Pos|macro|SMIF_DEVICE_RD_ADDR_CTL_WIDTH_Pos
DECL|SMIF_DEVICE_RD_CMD_CTL_CODE_Msk|macro|SMIF_DEVICE_RD_CMD_CTL_CODE_Msk
DECL|SMIF_DEVICE_RD_CMD_CTL_CODE_Pos|macro|SMIF_DEVICE_RD_CMD_CTL_CODE_Pos
DECL|SMIF_DEVICE_RD_CMD_CTL_PRESENT_Msk|macro|SMIF_DEVICE_RD_CMD_CTL_PRESENT_Msk
DECL|SMIF_DEVICE_RD_CMD_CTL_PRESENT_Pos|macro|SMIF_DEVICE_RD_CMD_CTL_PRESENT_Pos
DECL|SMIF_DEVICE_RD_CMD_CTL_WIDTH_Msk|macro|SMIF_DEVICE_RD_CMD_CTL_WIDTH_Msk
DECL|SMIF_DEVICE_RD_CMD_CTL_WIDTH_Pos|macro|SMIF_DEVICE_RD_CMD_CTL_WIDTH_Pos
DECL|SMIF_DEVICE_RD_DATA_CTL_WIDTH_Msk|macro|SMIF_DEVICE_RD_DATA_CTL_WIDTH_Msk
DECL|SMIF_DEVICE_RD_DATA_CTL_WIDTH_Pos|macro|SMIF_DEVICE_RD_DATA_CTL_WIDTH_Pos
DECL|SMIF_DEVICE_RD_DUMMY_CTL_PRESENT_Msk|macro|SMIF_DEVICE_RD_DUMMY_CTL_PRESENT_Msk
DECL|SMIF_DEVICE_RD_DUMMY_CTL_PRESENT_Pos|macro|SMIF_DEVICE_RD_DUMMY_CTL_PRESENT_Pos
DECL|SMIF_DEVICE_RD_DUMMY_CTL_SIZE5_Msk|macro|SMIF_DEVICE_RD_DUMMY_CTL_SIZE5_Msk
DECL|SMIF_DEVICE_RD_DUMMY_CTL_SIZE5_Pos|macro|SMIF_DEVICE_RD_DUMMY_CTL_SIZE5_Pos
DECL|SMIF_DEVICE_RD_MODE_CTL_CODE_Msk|macro|SMIF_DEVICE_RD_MODE_CTL_CODE_Msk
DECL|SMIF_DEVICE_RD_MODE_CTL_CODE_Pos|macro|SMIF_DEVICE_RD_MODE_CTL_CODE_Pos
DECL|SMIF_DEVICE_RD_MODE_CTL_PRESENT_Msk|macro|SMIF_DEVICE_RD_MODE_CTL_PRESENT_Msk
DECL|SMIF_DEVICE_RD_MODE_CTL_PRESENT_Pos|macro|SMIF_DEVICE_RD_MODE_CTL_PRESENT_Pos
DECL|SMIF_DEVICE_RD_MODE_CTL_WIDTH_Msk|macro|SMIF_DEVICE_RD_MODE_CTL_WIDTH_Msk
DECL|SMIF_DEVICE_RD_MODE_CTL_WIDTH_Pos|macro|SMIF_DEVICE_RD_MODE_CTL_WIDTH_Pos
DECL|SMIF_DEVICE_SECTION_SIZE|macro|SMIF_DEVICE_SECTION_SIZE
DECL|SMIF_DEVICE_V1_Type|typedef|} SMIF_DEVICE_V1_Type; /*!< Size = 128 (0x80) */
DECL|SMIF_DEVICE_WR_ADDR_CTL_WIDTH_Msk|macro|SMIF_DEVICE_WR_ADDR_CTL_WIDTH_Msk
DECL|SMIF_DEVICE_WR_ADDR_CTL_WIDTH_Pos|macro|SMIF_DEVICE_WR_ADDR_CTL_WIDTH_Pos
DECL|SMIF_DEVICE_WR_CMD_CTL_CODE_Msk|macro|SMIF_DEVICE_WR_CMD_CTL_CODE_Msk
DECL|SMIF_DEVICE_WR_CMD_CTL_CODE_Pos|macro|SMIF_DEVICE_WR_CMD_CTL_CODE_Pos
DECL|SMIF_DEVICE_WR_CMD_CTL_PRESENT_Msk|macro|SMIF_DEVICE_WR_CMD_CTL_PRESENT_Msk
DECL|SMIF_DEVICE_WR_CMD_CTL_PRESENT_Pos|macro|SMIF_DEVICE_WR_CMD_CTL_PRESENT_Pos
DECL|SMIF_DEVICE_WR_CMD_CTL_WIDTH_Msk|macro|SMIF_DEVICE_WR_CMD_CTL_WIDTH_Msk
DECL|SMIF_DEVICE_WR_CMD_CTL_WIDTH_Pos|macro|SMIF_DEVICE_WR_CMD_CTL_WIDTH_Pos
DECL|SMIF_DEVICE_WR_DATA_CTL_WIDTH_Msk|macro|SMIF_DEVICE_WR_DATA_CTL_WIDTH_Msk
DECL|SMIF_DEVICE_WR_DATA_CTL_WIDTH_Pos|macro|SMIF_DEVICE_WR_DATA_CTL_WIDTH_Pos
DECL|SMIF_DEVICE_WR_DUMMY_CTL_PRESENT_Msk|macro|SMIF_DEVICE_WR_DUMMY_CTL_PRESENT_Msk
DECL|SMIF_DEVICE_WR_DUMMY_CTL_PRESENT_Pos|macro|SMIF_DEVICE_WR_DUMMY_CTL_PRESENT_Pos
DECL|SMIF_DEVICE_WR_DUMMY_CTL_SIZE5_Msk|macro|SMIF_DEVICE_WR_DUMMY_CTL_SIZE5_Msk
DECL|SMIF_DEVICE_WR_DUMMY_CTL_SIZE5_Pos|macro|SMIF_DEVICE_WR_DUMMY_CTL_SIZE5_Pos
DECL|SMIF_DEVICE_WR_MODE_CTL_CODE_Msk|macro|SMIF_DEVICE_WR_MODE_CTL_CODE_Msk
DECL|SMIF_DEVICE_WR_MODE_CTL_CODE_Pos|macro|SMIF_DEVICE_WR_MODE_CTL_CODE_Pos
DECL|SMIF_DEVICE_WR_MODE_CTL_PRESENT_Msk|macro|SMIF_DEVICE_WR_MODE_CTL_PRESENT_Msk
DECL|SMIF_DEVICE_WR_MODE_CTL_PRESENT_Pos|macro|SMIF_DEVICE_WR_MODE_CTL_PRESENT_Pos
DECL|SMIF_DEVICE_WR_MODE_CTL_WIDTH_Msk|macro|SMIF_DEVICE_WR_MODE_CTL_WIDTH_Msk
DECL|SMIF_DEVICE_WR_MODE_CTL_WIDTH_Pos|macro|SMIF_DEVICE_WR_MODE_CTL_WIDTH_Pos
DECL|SMIF_FAST_CA_CMD_INV_Msk|macro|SMIF_FAST_CA_CMD_INV_Msk
DECL|SMIF_FAST_CA_CMD_INV_Pos|macro|SMIF_FAST_CA_CMD_INV_Pos
DECL|SMIF_FAST_CA_CTL_ENABLED_Msk|macro|SMIF_FAST_CA_CTL_ENABLED_Msk
DECL|SMIF_FAST_CA_CTL_ENABLED_Pos|macro|SMIF_FAST_CA_CTL_ENABLED_Pos
DECL|SMIF_FAST_CA_CTL_PREF_EN_Msk|macro|SMIF_FAST_CA_CTL_PREF_EN_Msk
DECL|SMIF_FAST_CA_CTL_PREF_EN_Pos|macro|SMIF_FAST_CA_CTL_PREF_EN_Pos
DECL|SMIF_FAST_CA_CTL_SET_ADDR_Msk|macro|SMIF_FAST_CA_CTL_SET_ADDR_Msk
DECL|SMIF_FAST_CA_CTL_SET_ADDR_Pos|macro|SMIF_FAST_CA_CTL_SET_ADDR_Pos
DECL|SMIF_FAST_CA_CTL_WAY_Msk|macro|SMIF_FAST_CA_CTL_WAY_Msk
DECL|SMIF_FAST_CA_CTL_WAY_Pos|macro|SMIF_FAST_CA_CTL_WAY_Pos
DECL|SMIF_INTR_MASKED_RX_DATA_FIFO_UNDERFLOW_Msk|macro|SMIF_INTR_MASKED_RX_DATA_FIFO_UNDERFLOW_Msk
DECL|SMIF_INTR_MASKED_RX_DATA_FIFO_UNDERFLOW_Pos|macro|SMIF_INTR_MASKED_RX_DATA_FIFO_UNDERFLOW_Pos
DECL|SMIF_INTR_MASKED_TR_RX_REQ_Msk|macro|SMIF_INTR_MASKED_TR_RX_REQ_Msk
DECL|SMIF_INTR_MASKED_TR_RX_REQ_Pos|macro|SMIF_INTR_MASKED_TR_RX_REQ_Pos
DECL|SMIF_INTR_MASKED_TR_TX_REQ_Msk|macro|SMIF_INTR_MASKED_TR_TX_REQ_Msk
DECL|SMIF_INTR_MASKED_TR_TX_REQ_Pos|macro|SMIF_INTR_MASKED_TR_TX_REQ_Pos
DECL|SMIF_INTR_MASKED_TX_CMD_FIFO_OVERFLOW_Msk|macro|SMIF_INTR_MASKED_TX_CMD_FIFO_OVERFLOW_Msk
DECL|SMIF_INTR_MASKED_TX_CMD_FIFO_OVERFLOW_Pos|macro|SMIF_INTR_MASKED_TX_CMD_FIFO_OVERFLOW_Pos
DECL|SMIF_INTR_MASKED_TX_DATA_FIFO_OVERFLOW_Msk|macro|SMIF_INTR_MASKED_TX_DATA_FIFO_OVERFLOW_Msk
DECL|SMIF_INTR_MASKED_TX_DATA_FIFO_OVERFLOW_Pos|macro|SMIF_INTR_MASKED_TX_DATA_FIFO_OVERFLOW_Pos
DECL|SMIF_INTR_MASKED_XIP_ALIGNMENT_ERROR_Msk|macro|SMIF_INTR_MASKED_XIP_ALIGNMENT_ERROR_Msk
DECL|SMIF_INTR_MASKED_XIP_ALIGNMENT_ERROR_Pos|macro|SMIF_INTR_MASKED_XIP_ALIGNMENT_ERROR_Pos
DECL|SMIF_INTR_MASK_RX_DATA_FIFO_UNDERFLOW_Msk|macro|SMIF_INTR_MASK_RX_DATA_FIFO_UNDERFLOW_Msk
DECL|SMIF_INTR_MASK_RX_DATA_FIFO_UNDERFLOW_Pos|macro|SMIF_INTR_MASK_RX_DATA_FIFO_UNDERFLOW_Pos
DECL|SMIF_INTR_MASK_TR_RX_REQ_Msk|macro|SMIF_INTR_MASK_TR_RX_REQ_Msk
DECL|SMIF_INTR_MASK_TR_RX_REQ_Pos|macro|SMIF_INTR_MASK_TR_RX_REQ_Pos
DECL|SMIF_INTR_MASK_TR_TX_REQ_Msk|macro|SMIF_INTR_MASK_TR_TX_REQ_Msk
DECL|SMIF_INTR_MASK_TR_TX_REQ_Pos|macro|SMIF_INTR_MASK_TR_TX_REQ_Pos
DECL|SMIF_INTR_MASK_TX_CMD_FIFO_OVERFLOW_Msk|macro|SMIF_INTR_MASK_TX_CMD_FIFO_OVERFLOW_Msk
DECL|SMIF_INTR_MASK_TX_CMD_FIFO_OVERFLOW_Pos|macro|SMIF_INTR_MASK_TX_CMD_FIFO_OVERFLOW_Pos
DECL|SMIF_INTR_MASK_TX_DATA_FIFO_OVERFLOW_Msk|macro|SMIF_INTR_MASK_TX_DATA_FIFO_OVERFLOW_Msk
DECL|SMIF_INTR_MASK_TX_DATA_FIFO_OVERFLOW_Pos|macro|SMIF_INTR_MASK_TX_DATA_FIFO_OVERFLOW_Pos
DECL|SMIF_INTR_MASK_XIP_ALIGNMENT_ERROR_Msk|macro|SMIF_INTR_MASK_XIP_ALIGNMENT_ERROR_Msk
DECL|SMIF_INTR_MASK_XIP_ALIGNMENT_ERROR_Pos|macro|SMIF_INTR_MASK_XIP_ALIGNMENT_ERROR_Pos
DECL|SMIF_INTR_RX_DATA_FIFO_UNDERFLOW_Msk|macro|SMIF_INTR_RX_DATA_FIFO_UNDERFLOW_Msk
DECL|SMIF_INTR_RX_DATA_FIFO_UNDERFLOW_Pos|macro|SMIF_INTR_RX_DATA_FIFO_UNDERFLOW_Pos
DECL|SMIF_INTR_SET_RX_DATA_FIFO_UNDERFLOW_Msk|macro|SMIF_INTR_SET_RX_DATA_FIFO_UNDERFLOW_Msk
DECL|SMIF_INTR_SET_RX_DATA_FIFO_UNDERFLOW_Pos|macro|SMIF_INTR_SET_RX_DATA_FIFO_UNDERFLOW_Pos
DECL|SMIF_INTR_SET_TR_RX_REQ_Msk|macro|SMIF_INTR_SET_TR_RX_REQ_Msk
DECL|SMIF_INTR_SET_TR_RX_REQ_Pos|macro|SMIF_INTR_SET_TR_RX_REQ_Pos
DECL|SMIF_INTR_SET_TR_TX_REQ_Msk|macro|SMIF_INTR_SET_TR_TX_REQ_Msk
DECL|SMIF_INTR_SET_TR_TX_REQ_Pos|macro|SMIF_INTR_SET_TR_TX_REQ_Pos
DECL|SMIF_INTR_SET_TX_CMD_FIFO_OVERFLOW_Msk|macro|SMIF_INTR_SET_TX_CMD_FIFO_OVERFLOW_Msk
DECL|SMIF_INTR_SET_TX_CMD_FIFO_OVERFLOW_Pos|macro|SMIF_INTR_SET_TX_CMD_FIFO_OVERFLOW_Pos
DECL|SMIF_INTR_SET_TX_DATA_FIFO_OVERFLOW_Msk|macro|SMIF_INTR_SET_TX_DATA_FIFO_OVERFLOW_Msk
DECL|SMIF_INTR_SET_TX_DATA_FIFO_OVERFLOW_Pos|macro|SMIF_INTR_SET_TX_DATA_FIFO_OVERFLOW_Pos
DECL|SMIF_INTR_SET_XIP_ALIGNMENT_ERROR_Msk|macro|SMIF_INTR_SET_XIP_ALIGNMENT_ERROR_Msk
DECL|SMIF_INTR_SET_XIP_ALIGNMENT_ERROR_Pos|macro|SMIF_INTR_SET_XIP_ALIGNMENT_ERROR_Pos
DECL|SMIF_INTR_TR_RX_REQ_Msk|macro|SMIF_INTR_TR_RX_REQ_Msk
DECL|SMIF_INTR_TR_RX_REQ_Pos|macro|SMIF_INTR_TR_RX_REQ_Pos
DECL|SMIF_INTR_TR_TX_REQ_Msk|macro|SMIF_INTR_TR_TX_REQ_Msk
DECL|SMIF_INTR_TR_TX_REQ_Pos|macro|SMIF_INTR_TR_TX_REQ_Pos
DECL|SMIF_INTR_TX_CMD_FIFO_OVERFLOW_Msk|macro|SMIF_INTR_TX_CMD_FIFO_OVERFLOW_Msk
DECL|SMIF_INTR_TX_CMD_FIFO_OVERFLOW_Pos|macro|SMIF_INTR_TX_CMD_FIFO_OVERFLOW_Pos
DECL|SMIF_INTR_TX_DATA_FIFO_OVERFLOW_Msk|macro|SMIF_INTR_TX_DATA_FIFO_OVERFLOW_Msk
DECL|SMIF_INTR_TX_DATA_FIFO_OVERFLOW_Pos|macro|SMIF_INTR_TX_DATA_FIFO_OVERFLOW_Pos
DECL|SMIF_INTR_XIP_ALIGNMENT_ERROR_Msk|macro|SMIF_INTR_XIP_ALIGNMENT_ERROR_Msk
DECL|SMIF_INTR_XIP_ALIGNMENT_ERROR_Pos|macro|SMIF_INTR_XIP_ALIGNMENT_ERROR_Pos
DECL|SMIF_RX_DATA_FIFO_CTL_TRIGGER_LEVEL_Msk|macro|SMIF_RX_DATA_FIFO_CTL_TRIGGER_LEVEL_Msk
DECL|SMIF_RX_DATA_FIFO_CTL_TRIGGER_LEVEL_Pos|macro|SMIF_RX_DATA_FIFO_CTL_TRIGGER_LEVEL_Pos
DECL|SMIF_RX_DATA_FIFO_RD1_DATA0_Msk|macro|SMIF_RX_DATA_FIFO_RD1_DATA0_Msk
DECL|SMIF_RX_DATA_FIFO_RD1_DATA0_Pos|macro|SMIF_RX_DATA_FIFO_RD1_DATA0_Pos
DECL|SMIF_RX_DATA_FIFO_RD1_SILENT_DATA0_Msk|macro|SMIF_RX_DATA_FIFO_RD1_SILENT_DATA0_Msk
DECL|SMIF_RX_DATA_FIFO_RD1_SILENT_DATA0_Pos|macro|SMIF_RX_DATA_FIFO_RD1_SILENT_DATA0_Pos
DECL|SMIF_RX_DATA_FIFO_RD2_DATA0_Msk|macro|SMIF_RX_DATA_FIFO_RD2_DATA0_Msk
DECL|SMIF_RX_DATA_FIFO_RD2_DATA0_Pos|macro|SMIF_RX_DATA_FIFO_RD2_DATA0_Pos
DECL|SMIF_RX_DATA_FIFO_RD2_DATA1_Msk|macro|SMIF_RX_DATA_FIFO_RD2_DATA1_Msk
DECL|SMIF_RX_DATA_FIFO_RD2_DATA1_Pos|macro|SMIF_RX_DATA_FIFO_RD2_DATA1_Pos
DECL|SMIF_RX_DATA_FIFO_RD4_DATA0_Msk|macro|SMIF_RX_DATA_FIFO_RD4_DATA0_Msk
DECL|SMIF_RX_DATA_FIFO_RD4_DATA0_Pos|macro|SMIF_RX_DATA_FIFO_RD4_DATA0_Pos
DECL|SMIF_RX_DATA_FIFO_RD4_DATA1_Msk|macro|SMIF_RX_DATA_FIFO_RD4_DATA1_Msk
DECL|SMIF_RX_DATA_FIFO_RD4_DATA1_Pos|macro|SMIF_RX_DATA_FIFO_RD4_DATA1_Pos
DECL|SMIF_RX_DATA_FIFO_RD4_DATA2_Msk|macro|SMIF_RX_DATA_FIFO_RD4_DATA2_Msk
DECL|SMIF_RX_DATA_FIFO_RD4_DATA2_Pos|macro|SMIF_RX_DATA_FIFO_RD4_DATA2_Pos
DECL|SMIF_RX_DATA_FIFO_RD4_DATA3_Msk|macro|SMIF_RX_DATA_FIFO_RD4_DATA3_Msk
DECL|SMIF_RX_DATA_FIFO_RD4_DATA3_Pos|macro|SMIF_RX_DATA_FIFO_RD4_DATA3_Pos
DECL|SMIF_RX_DATA_FIFO_STATUS_USED4_Msk|macro|SMIF_RX_DATA_FIFO_STATUS_USED4_Msk
DECL|SMIF_RX_DATA_FIFO_STATUS_USED4_Pos|macro|SMIF_RX_DATA_FIFO_STATUS_USED4_Pos
DECL|SMIF_SECTION_SIZE|macro|SMIF_SECTION_SIZE
DECL|SMIF_SLOW_CA_CMD_INV_Msk|macro|SMIF_SLOW_CA_CMD_INV_Msk
DECL|SMIF_SLOW_CA_CMD_INV_Pos|macro|SMIF_SLOW_CA_CMD_INV_Pos
DECL|SMIF_SLOW_CA_CTL_ENABLED_Msk|macro|SMIF_SLOW_CA_CTL_ENABLED_Msk
DECL|SMIF_SLOW_CA_CTL_ENABLED_Pos|macro|SMIF_SLOW_CA_CTL_ENABLED_Pos
DECL|SMIF_SLOW_CA_CTL_PREF_EN_Msk|macro|SMIF_SLOW_CA_CTL_PREF_EN_Msk
DECL|SMIF_SLOW_CA_CTL_PREF_EN_Pos|macro|SMIF_SLOW_CA_CTL_PREF_EN_Pos
DECL|SMIF_SLOW_CA_CTL_SET_ADDR_Msk|macro|SMIF_SLOW_CA_CTL_SET_ADDR_Msk
DECL|SMIF_SLOW_CA_CTL_SET_ADDR_Pos|macro|SMIF_SLOW_CA_CTL_SET_ADDR_Pos
DECL|SMIF_SLOW_CA_CTL_WAY_Msk|macro|SMIF_SLOW_CA_CTL_WAY_Msk
DECL|SMIF_SLOW_CA_CTL_WAY_Pos|macro|SMIF_SLOW_CA_CTL_WAY_Pos
DECL|SMIF_STATUS_BUSY_Msk|macro|SMIF_STATUS_BUSY_Msk
DECL|SMIF_STATUS_BUSY_Pos|macro|SMIF_STATUS_BUSY_Pos
DECL|SMIF_TX_CMD_FIFO_STATUS_USED3_Msk|macro|SMIF_TX_CMD_FIFO_STATUS_USED3_Msk
DECL|SMIF_TX_CMD_FIFO_STATUS_USED3_Pos|macro|SMIF_TX_CMD_FIFO_STATUS_USED3_Pos
DECL|SMIF_TX_CMD_FIFO_WR_DATA20_Msk|macro|SMIF_TX_CMD_FIFO_WR_DATA20_Msk
DECL|SMIF_TX_CMD_FIFO_WR_DATA20_Pos|macro|SMIF_TX_CMD_FIFO_WR_DATA20_Pos
DECL|SMIF_TX_DATA_FIFO_CTL_TRIGGER_LEVEL_Msk|macro|SMIF_TX_DATA_FIFO_CTL_TRIGGER_LEVEL_Msk
DECL|SMIF_TX_DATA_FIFO_CTL_TRIGGER_LEVEL_Pos|macro|SMIF_TX_DATA_FIFO_CTL_TRIGGER_LEVEL_Pos
DECL|SMIF_TX_DATA_FIFO_STATUS_USED4_Msk|macro|SMIF_TX_DATA_FIFO_STATUS_USED4_Msk
DECL|SMIF_TX_DATA_FIFO_STATUS_USED4_Pos|macro|SMIF_TX_DATA_FIFO_STATUS_USED4_Pos
DECL|SMIF_TX_DATA_FIFO_WR1_DATA0_Msk|macro|SMIF_TX_DATA_FIFO_WR1_DATA0_Msk
DECL|SMIF_TX_DATA_FIFO_WR1_DATA0_Pos|macro|SMIF_TX_DATA_FIFO_WR1_DATA0_Pos
DECL|SMIF_TX_DATA_FIFO_WR2_DATA0_Msk|macro|SMIF_TX_DATA_FIFO_WR2_DATA0_Msk
DECL|SMIF_TX_DATA_FIFO_WR2_DATA0_Pos|macro|SMIF_TX_DATA_FIFO_WR2_DATA0_Pos
DECL|SMIF_TX_DATA_FIFO_WR2_DATA1_Msk|macro|SMIF_TX_DATA_FIFO_WR2_DATA1_Msk
DECL|SMIF_TX_DATA_FIFO_WR2_DATA1_Pos|macro|SMIF_TX_DATA_FIFO_WR2_DATA1_Pos
DECL|SMIF_TX_DATA_FIFO_WR4_DATA0_Msk|macro|SMIF_TX_DATA_FIFO_WR4_DATA0_Msk
DECL|SMIF_TX_DATA_FIFO_WR4_DATA0_Pos|macro|SMIF_TX_DATA_FIFO_WR4_DATA0_Pos
DECL|SMIF_TX_DATA_FIFO_WR4_DATA1_Msk|macro|SMIF_TX_DATA_FIFO_WR4_DATA1_Msk
DECL|SMIF_TX_DATA_FIFO_WR4_DATA1_Pos|macro|SMIF_TX_DATA_FIFO_WR4_DATA1_Pos
DECL|SMIF_TX_DATA_FIFO_WR4_DATA2_Msk|macro|SMIF_TX_DATA_FIFO_WR4_DATA2_Msk
DECL|SMIF_TX_DATA_FIFO_WR4_DATA2_Pos|macro|SMIF_TX_DATA_FIFO_WR4_DATA2_Pos
DECL|SMIF_TX_DATA_FIFO_WR4_DATA3_Msk|macro|SMIF_TX_DATA_FIFO_WR4_DATA3_Msk
DECL|SMIF_TX_DATA_FIFO_WR4_DATA3_Pos|macro|SMIF_TX_DATA_FIFO_WR4_DATA3_Pos
DECL|SMIF_V1_Type|typedef|} SMIF_V1_Type; /*!< Size = 2560 (0xA00) */
DECL|STATUS|member|__IM uint32_t STATUS; /*!< 0x00000004 Status */
DECL|TX_CMD_FIFO_STATUS|member|__IM uint32_t TX_CMD_FIFO_STATUS; /*!< 0x00000044 Transmitter command FIFO status */
DECL|TX_CMD_FIFO_WR|member|__OM uint32_t TX_CMD_FIFO_WR; /*!< 0x00000050 Transmitter command FIFO write */
DECL|TX_DATA_FIFO_CTL|member|__IOM uint32_t TX_DATA_FIFO_CTL; /*!< 0x00000080 Transmitter data FIFO control */
DECL|TX_DATA_FIFO_STATUS|member|__IM uint32_t TX_DATA_FIFO_STATUS; /*!< 0x00000084 Transmitter data FIFO status */
DECL|TX_DATA_FIFO_WR1|member|__OM uint32_t TX_DATA_FIFO_WR1; /*!< 0x00000090 Transmitter data FIFO write */
DECL|TX_DATA_FIFO_WR2|member|__OM uint32_t TX_DATA_FIFO_WR2; /*!< 0x00000094 Transmitter data FIFO write */
DECL|TX_DATA_FIFO_WR4|member|__OM uint32_t TX_DATA_FIFO_WR4; /*!< 0x00000098 Transmitter data FIFO write */
DECL|WR_ADDR_CTL|member|__IOM uint32_t WR_ADDR_CTL; /*!< 0x00000064 Write address control */
DECL|WR_CMD_CTL|member|__IOM uint32_t WR_CMD_CTL; /*!< 0x00000060 Write command control */
DECL|WR_DATA_CTL|member|__IOM uint32_t WR_DATA_CTL; /*!< 0x00000070 Write data control */
DECL|WR_DUMMY_CTL|member|__IOM uint32_t WR_DUMMY_CTL; /*!< 0x0000006C Write dummy control */
DECL|WR_MODE_CTL|member|__IOM uint32_t WR_MODE_CTL; /*!< 0x00000068 Write mode control */
DECL|_CYIP_SMIF_H_|macro|_CYIP_SMIF_H_
