// Seed: 3516807573
module module_0 (
    input uwire id_0,
    input tri1  id_1,
    input tri0  id_2
);
  tri0 id_4;
  assign id_4 = id_2;
endmodule
module module_1 (
    input logic id_0,
    output uwire id_1,
    input uwire id_2
    , id_14,
    input wand id_3,
    output tri id_4,
    input wire id_5,
    input uwire id_6,
    input wand id_7,
    input supply1 id_8,
    input supply1 id_9
    , id_15,
    output tri id_10,
    input uwire id_11,
    input tri0 id_12
);
  assign id_10 = 1 | id_3;
  module_0(
      id_8, id_11, id_11
  );
  always id_15[1'h0] <= id_0;
  always id_14 = id_15;
endmodule
