{
    "code": "```verilog\nmodule TopModule (\n    input [1023:0] data_in,\n    input [7:0] select,\n    output [3:0] data_out\n);\n    assign data_out = data_in[select*4 +: 4];\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}