// Seed: 3566504339
module module_0 (
    output tri1 id_0,
    output tri id_1,
    input wor id_2,
    input tri id_3,
    output supply1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    input wand id_7,
    output supply1 id_8,
    input wand id_9
);
  assign id_6 = 1 == 1;
  assign id_1 = 1;
  wire id_11 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    input wor id_2,
    output supply1 id_3,
    input wire id_4,
    input supply1 id_5,
    output wire id_6,
    output uwire id_7,
    input uwire id_8,
    output tri id_9,
    output tri id_10
);
  tri0 id_12 = id_5;
  id_13(
      .id_0(id_12), .id_1(1), .id_2(id_2), .id_3(id_3 - id_3), .id_4(1), .id_5(id_2 - 1), .id_6(1)
  );
  assign id_1 = 1;
  module_0(
      id_12, id_12, id_8, id_5, id_12, id_8, id_7, id_5, id_10, id_8
  );
endmodule
