{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 13 19:45:20 2014 " "Info: Processing started: Thu Nov 13 19:45:20 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stat_prj -c stat_prj " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off stat_prj -c stat_prj" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main.sv(33) " "Warning (10268): Verilog HDL information at main.sv(33): always construct contains both blocking and non-blocking assignments" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main.sv(105) " "Warning (10268): Verilog HDL information at main.sv(105): always construct contains both blocking and non-blocking assignments" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 105 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stat_prj " "Info: Found entity 1: stat_prj" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 testbench " "Info: Found entity 2: testbench" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 79 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "stat_prj " "Info: Elaborating entity \"stat_prj\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "337 " "Info: Implemented 337 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Info: Implemented 40 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Info: Implemented 33 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "264 " "Info: Implemented 264 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 13 19:45:25 2014 " "Info: Processing ended: Thu Nov 13 19:45:25 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 13 19:45:27 2014 " "Info: Processing started: Thu Nov 13 19:45:27 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off stat_prj -c stat_prj " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off stat_prj -c stat_prj" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "stat_prj EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design stat_prj" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S30F484C3 " "Info: Device EP2S30F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3 " "Info: Device EP2S60F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3ES " "Info: Device EP2S60F484C3ES is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 479 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "73 73 " "Critical Warning: No exact pin location assignment(s) for 73 pins of 73 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[0\] " "Info: Pin rd_data_o\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[0] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 136 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[1\] " "Info: Pin rd_data_o\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[1] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 134 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[2\] " "Info: Pin rd_data_o\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[2] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 132 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[3\] " "Info: Pin rd_data_o\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[3] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 130 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[4\] " "Info: Pin rd_data_o\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[4] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 128 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[5\] " "Info: Pin rd_data_o\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[5] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 126 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[6\] " "Info: Pin rd_data_o\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[6] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 124 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[7\] " "Info: Pin rd_data_o\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[7] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 122 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[8\] " "Info: Pin rd_data_o\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[8] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 120 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[9\] " "Info: Pin rd_data_o\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[9] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 118 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[10\] " "Info: Pin rd_data_o\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[10] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 116 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[11\] " "Info: Pin rd_data_o\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[11] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 114 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[12\] " "Info: Pin rd_data_o\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[12] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 112 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[13\] " "Info: Pin rd_data_o\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[13] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 110 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[14\] " "Info: Pin rd_data_o\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[14] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 108 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[15\] " "Info: Pin rd_data_o\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[15] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 106 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[16\] " "Info: Pin rd_data_o\[16\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[16] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 104 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[17\] " "Info: Pin rd_data_o\[17\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[17] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 102 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[18\] " "Info: Pin rd_data_o\[18\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[18] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 100 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[19\] " "Info: Pin rd_data_o\[19\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[19] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 98 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[20\] " "Info: Pin rd_data_o\[20\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[20] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 96 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[21\] " "Info: Pin rd_data_o\[21\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[21] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 94 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[22\] " "Info: Pin rd_data_o\[22\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[22] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 92 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[23\] " "Info: Pin rd_data_o\[23\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[23] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 90 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[24\] " "Info: Pin rd_data_o\[24\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[24] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 88 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[25\] " "Info: Pin rd_data_o\[25\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[25] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 86 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[26\] " "Info: Pin rd_data_o\[26\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[26] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 84 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[27\] " "Info: Pin rd_data_o\[27\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[27] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 82 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[28\] " "Info: Pin rd_data_o\[28\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[28] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 80 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[29\] " "Info: Pin rd_data_o\[29\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[29] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 78 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[30\] " "Info: Pin rd_data_o\[30\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[30] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 76 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_o\[31\] " "Info: Pin rd_data_o\[31\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_o[31] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 74 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data_val_o " "Info: Pin rd_data_val_o not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_data_val_o } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 19 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_val_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 174 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_i " "Info: Pin clk_i not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { clk_i } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 9 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 178 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_flow_num_i\[0\] " "Info: Pin rx_flow_num_i\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rx_flow_num_i[0] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 11 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_flow_num_i[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 138 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_flow_num_i\[6\] " "Info: Pin rx_flow_num_i\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rx_flow_num_i[6] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 11 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_flow_num_i[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 144 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_flow_num_i\[5\] " "Info: Pin rx_flow_num_i\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rx_flow_num_i[5] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 11 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_flow_num_i[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 143 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_flow_num_i\[4\] " "Info: Pin rx_flow_num_i\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rx_flow_num_i[4] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 11 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_flow_num_i[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 142 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_flow_num_i\[3\] " "Info: Pin rx_flow_num_i\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rx_flow_num_i[3] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 11 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_flow_num_i[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 141 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_flow_num_i\[1\] " "Info: Pin rx_flow_num_i\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rx_flow_num_i[1] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 11 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_flow_num_i[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 139 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_flow_num_i\[2\] " "Info: Pin rx_flow_num_i\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rx_flow_num_i[2] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 11 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_flow_num_i[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 140 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_flow_num_i\[9\] " "Info: Pin rx_flow_num_i\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rx_flow_num_i[9] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 11 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_flow_num_i[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 147 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_flow_num_i\[7\] " "Info: Pin rx_flow_num_i\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rx_flow_num_i[7] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 11 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_flow_num_i[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 145 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_flow_num_i\[8\] " "Info: Pin rx_flow_num_i\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rx_flow_num_i[8] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 11 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_flow_num_i[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 146 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pkt_size_en_i " "Info: Pin pkt_size_en_i not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { pkt_size_en_i } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 13 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_en_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 180 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pkt_size_i\[0\] " "Info: Pin pkt_size_i\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { pkt_size_i[0] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 12 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_i[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 148 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_stb_i " "Info: Pin rd_stb_i not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_stb_i } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 15 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_stb_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 181 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_flow_num_i\[0\] " "Info: Pin rd_flow_num_i\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_flow_num_i[0] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_flow_num_i[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 164 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_i " "Info: Pin rst_i not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rst_i } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 10 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 179 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pkt_size_i\[1\] " "Info: Pin pkt_size_i\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { pkt_size_i[1] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 12 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_i[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 149 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pkt_size_i\[2\] " "Info: Pin pkt_size_i\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { pkt_size_i[2] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 12 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_i[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 150 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pkt_size_i\[3\] " "Info: Pin pkt_size_i\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { pkt_size_i[3] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 12 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_i[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 151 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pkt_size_i\[4\] " "Info: Pin pkt_size_i\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { pkt_size_i[4] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 12 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_i[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 152 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pkt_size_i\[5\] " "Info: Pin pkt_size_i\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { pkt_size_i[5] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 12 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_i[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 153 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pkt_size_i\[6\] " "Info: Pin pkt_size_i\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { pkt_size_i[6] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 12 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_i[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 154 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pkt_size_i\[7\] " "Info: Pin pkt_size_i\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { pkt_size_i[7] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 12 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_i[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 155 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pkt_size_i\[8\] " "Info: Pin pkt_size_i\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { pkt_size_i[8] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 12 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_i[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 156 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pkt_size_i\[9\] " "Info: Pin pkt_size_i\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { pkt_size_i[9] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 12 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_i[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 157 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pkt_size_i\[10\] " "Info: Pin pkt_size_i\[10\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { pkt_size_i[10] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 12 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_i[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 158 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pkt_size_i\[11\] " "Info: Pin pkt_size_i\[11\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { pkt_size_i[11] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 12 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_i[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 159 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pkt_size_i\[12\] " "Info: Pin pkt_size_i\[12\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { pkt_size_i[12] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 12 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_i[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 160 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pkt_size_i\[13\] " "Info: Pin pkt_size_i\[13\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { pkt_size_i[13] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 12 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_i[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 161 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pkt_size_i\[14\] " "Info: Pin pkt_size_i\[14\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { pkt_size_i[14] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 12 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_i[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 162 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pkt_size_i\[15\] " "Info: Pin pkt_size_i\[15\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { pkt_size_i[15] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 12 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pkt_size_i[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 163 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_flow_num_i\[6\] " "Info: Pin rd_flow_num_i\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_flow_num_i[6] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_flow_num_i[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 170 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_flow_num_i\[5\] " "Info: Pin rd_flow_num_i\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_flow_num_i[5] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_flow_num_i[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 169 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_flow_num_i\[4\] " "Info: Pin rd_flow_num_i\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_flow_num_i[4] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_flow_num_i[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 168 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_flow_num_i\[3\] " "Info: Pin rd_flow_num_i\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_flow_num_i[3] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_flow_num_i[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 167 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_flow_num_i\[1\] " "Info: Pin rd_flow_num_i\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_flow_num_i[1] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_flow_num_i[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 165 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_flow_num_i\[2\] " "Info: Pin rd_flow_num_i\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_flow_num_i[2] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_flow_num_i[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 166 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_flow_num_i\[9\] " "Info: Pin rd_flow_num_i\[9\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_flow_num_i[9] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_flow_num_i[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 173 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_flow_num_i\[7\] " "Info: Pin rd_flow_num_i\[7\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_flow_num_i[7] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_flow_num_i[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 171 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_flow_num_i\[8\] " "Info: Pin rd_flow_num_i\[8\] not assigned to an exact location on the device" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rd_flow_num_i[8] } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 16 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_flow_num_i[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 172 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_i (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk_i (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { clk_i } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 9 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 178 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_i (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node rst_i (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rst_i } } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 10 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/stat/" 0 { } { { 0 { 0 ""} 0 179 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "71 unused 3.3V 38 33 0 " "Info: Number of I/O pins in group: 71 (unused VREF, 3.3V VCCIO, 38 input, 33 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.009 ns register register " "Info: Estimated most critical path is register to register delay of 1.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mem\[0\]\[5\] 1 REG LAB_X25_Y19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X25_Y19; Fanout = 5; REG Node = 'mem\[0\]\[5\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem[0][5] } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.148 ns) + CELL(0.357 ns) 0.505 ns mem~19 2 COMB LAB_X25_Y19 2 " "Info: 2: + IC(0.148 ns) + CELL(0.357 ns) = 0.505 ns; Loc. = LAB_X25_Y19; Fanout = 2; COMB Node = 'mem~19'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { mem[0][5] mem~19 } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.155 ns) 1.009 ns mem\[-1\]\[5\] 3 REG LAB_X26_Y19 4 " "Info: 3: + IC(0.349 ns) + CELL(0.155 ns) = 1.009 ns; Loc. = LAB_X26_Y19; Fanout = 4; REG Node = 'mem\[-1\]\[5\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.504 ns" { mem~19 mem[-1][5] } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.512 ns ( 50.74 % ) " "Info: Total cell delay = 0.512 ns ( 50.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.497 ns ( 49.26 % ) " "Info: Total interconnect delay = 0.497 ns ( 49.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { mem[0][5] mem~19 mem[-1][5] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "33 " "Warning: Found 33 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_data_o\[0\] 0 " "Info: Pin \"rd_data_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_data_o\[1\] 0 " "Info: Pin \"rd_data_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_data_o\[2\] 0 " "Info: Pin \"rd_data_o\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_data_o\[3\] 0 " "Info: Pin \"rd_data_o\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_data_o\[4\] 0 " "Info: Pin \"rd_data_o\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_data_o\[5\] 0 " "Info: Pin \"rd_data_o\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_data_o\[6\] 0 " "Info: Pin \"rd_data_o\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_data_o\[7\] 0 " "Info: Pin \"rd_data_o\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_data_o\[8\] 0 " "Info: Pin \"rd_data_o\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_data_o\[9\] 0 " "Info: Pin \"rd_data_o\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_data_o\[10\] 0 " "Info: Pin \"rd_data_o\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_data_o\[11\] 0 " "Info: Pin \"rd_data_o\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_data_o\[12\] 0 " "Info: Pin \"rd_data_o\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_data_o\[13\] 0 " "Info: Pin \"rd_data_o\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_data_o\[14\] 0 " "Info: Pin \"rd_data_o\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_data_o\[15\] 0 " "Info: Pin \"rd_data_o\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_data_o\[16\] 0 " "Info: Pin \"rd_data_o\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_data_o\[17\] 0 " "Info: Pin \"rd_data_o\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_data_o\[18\] 0 " "Info: Pin \"rd_data_o\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_data_o\[19\] 0 " "Info: Pin \"rd_data_o\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_data_o\[20\] 0 " "Info: Pin \"rd_data_o\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_data_o\[21\] 0 " "Info: Pin \"rd_data_o\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_data_o\[22\] 0 " "Info: Pin \"rd_data_o\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_data_o\[23\] 0 " "Info: Pin \"rd_data_o\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_data_o\[24\] 0 " "Info: Pin \"rd_data_o\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_data_o\[25\] 0 " "Info: Pin \"rd_data_o\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_data_o\[26\] 0 " "Info: Pin \"rd_data_o\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_data_o\[27\] 0 " "Info: Pin \"rd_data_o\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_data_o\[28\] 0 " "Info: Pin \"rd_data_o\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_data_o\[29\] 0 " "Info: Pin \"rd_data_o\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_data_o\[30\] 0 " "Info: Pin \"rd_data_o\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_data_o\[31\] 0 " "Info: Pin \"rd_data_o\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rd_data_val_o 0 " "Info: Pin \"rd_data_val_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/altera/stat/stat_prj.fit.smsg " "Info: Generated suppressed messages file D:/altera/stat/stat_prj.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "274 " "Info: Peak virtual memory: 274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 13 19:45:41 2014 " "Info: Processing ended: Thu Nov 13 19:45:41 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 13 19:45:46 2014 " "Info: Processing started: Thu Nov 13 19:45:46 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off stat_prj -c stat_prj " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off stat_prj -c stat_prj" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 13 19:45:49 2014 " "Info: Processing ended: Thu Nov 13 19:45:49 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 13 19:45:52 2014 " "Info: Processing started: Thu Nov 13 19:45:52 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off stat_prj -c stat_prj --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off stat_prj -c stat_prj --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_i " "Info: Assuming node \"clk_i\" is an undefined clock" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 9 -1 0 } } { "e:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_i" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk_i register register mem\[-1\]\[5\] mem\[-1\]\[5\] 500.0 MHz Internal " "Info: Clock \"clk_i\" Internal fmax is restricted to 500.0 MHz between source register \"mem\[-1\]\[5\]\" and destination register \"mem\[-1\]\[5\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.887 ns + Longest register register " "Info: + Longest register to register delay is 0.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mem\[-1\]\[5\] 1 REG LCFF_X26_Y19_N11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y19_N11; Fanout = 4; REG Node = 'mem\[-1\]\[5\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem[-1][5] } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.053 ns) 0.385 ns mem~19 2 COMB LCCOMB_X25_Y19_N20 2 " "Info: 2: + IC(0.332 ns) + CELL(0.053 ns) = 0.385 ns; Loc. = LCCOMB_X25_Y19_N20; Fanout = 2; COMB Node = 'mem~19'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.385 ns" { mem[-1][5] mem~19 } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.053 ns) 0.732 ns mem\[-1\]\[5\]~feeder 3 COMB LCCOMB_X26_Y19_N10 1 " "Info: 3: + IC(0.294 ns) + CELL(0.053 ns) = 0.732 ns; Loc. = LCCOMB_X26_Y19_N10; Fanout = 1; COMB Node = 'mem\[-1\]\[5\]~feeder'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.347 ns" { mem~19 mem[-1][5]~feeder } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.887 ns mem\[-1\]\[5\] 4 REG LCFF_X26_Y19_N11 4 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 0.887 ns; Loc. = LCFF_X26_Y19_N11; Fanout = 4; REG Node = 'mem\[-1\]\[5\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { mem[-1][5]~feeder mem[-1][5] } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.261 ns ( 29.43 % ) " "Info: Total cell delay = 0.261 ns ( 29.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.626 ns ( 70.57 % ) " "Info: Total interconnect delay = 0.626 ns ( 70.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { mem[-1][5] mem~19 mem[-1][5]~feeder mem[-1][5] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.887 ns" { mem[-1][5] {} mem~19 {} mem[-1][5]~feeder {} mem[-1][5] {} } { 0.000ns 0.332ns 0.294ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_i destination 2.479 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_i\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_i 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_i'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_i } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_i~clkctrl 2 COMB CLKCTRL_G3 97 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 97; COMB Node = 'clk_i~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_i clk_i~clkctrl } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns mem\[-1\]\[5\] 3 REG LCFF_X26_Y19_N11 4 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X26_Y19_N11; Fanout = 4; REG Node = 'mem\[-1\]\[5\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clk_i~clkctrl mem[-1][5] } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk_i clk_i~clkctrl mem[-1][5] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk_i {} clk_i~combout {} clk_i~clkctrl {} mem[-1][5] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_i source 2.479 ns - Longest register " "Info: - Longest clock path from clock \"clk_i\" to source register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_i 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_i'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_i } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_i~clkctrl 2 COMB CLKCTRL_G3 97 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 97; COMB Node = 'clk_i~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_i clk_i~clkctrl } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns mem\[-1\]\[5\] 3 REG LCFF_X26_Y19_N11 4 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X26_Y19_N11; Fanout = 4; REG Node = 'mem\[-1\]\[5\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clk_i~clkctrl mem[-1][5] } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk_i clk_i~clkctrl mem[-1][5] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk_i {} clk_i~combout {} clk_i~clkctrl {} mem[-1][5] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk_i clk_i~clkctrl mem[-1][5] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk_i {} clk_i~combout {} clk_i~clkctrl {} mem[-1][5] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { mem[-1][5] mem~19 mem[-1][5]~feeder mem[-1][5] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.887 ns" { mem[-1][5] {} mem~19 {} mem[-1][5]~feeder {} mem[-1][5] {} } { 0.000ns 0.332ns 0.294ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.155ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk_i clk_i~clkctrl mem[-1][5] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk_i {} clk_i~combout {} clk_i~clkctrl {} mem[-1][5] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem[-1][5] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { mem[-1][5] {} } {  } {  } "" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "mem\[-1\]\[5\] rx_flow_num_i\[4\] clk_i 6.798 ns register " "Info: tsu for register \"mem\[-1\]\[5\]\" (data pin = \"rx_flow_num_i\[4\]\", clock pin = \"clk_i\") is 6.798 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.187 ns + Longest pin register " "Info: + Longest pin to register delay is 9.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns rx_flow_num_i\[4\] 1 PIN PIN_C11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_C11; Fanout = 1; PIN Node = 'rx_flow_num_i\[4\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_flow_num_i[4] } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.423 ns) + CELL(0.366 ns) 5.598 ns LessThan0~0 2 COMB LCCOMB_X21_Y12_N12 1 " "Info: 2: + IC(4.423 ns) + CELL(0.366 ns) = 5.598 ns; Loc. = LCCOMB_X21_Y12_N12; Fanout = 1; COMB Node = 'LessThan0~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.789 ns" { rx_flow_num_i[4] LessThan0~0 } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.346 ns) 6.351 ns LessThan0~1 3 COMB LCCOMB_X21_Y12_N16 2 " "Info: 3: + IC(0.407 ns) + CELL(0.346 ns) = 6.351 ns; Loc. = LCCOMB_X21_Y12_N16; Fanout = 2; COMB Node = 'LessThan0~1'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { LessThan0~0 LessThan0~1 } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.053 ns) 6.608 ns mem~5 4 COMB LCCOMB_X21_Y12_N30 64 " "Info: 4: + IC(0.204 ns) + CELL(0.053 ns) = 6.608 ns; Loc. = LCCOMB_X21_Y12_N30; Fanout = 64; COMB Node = 'mem~5'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.257 ns" { LessThan0~1 mem~5 } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.833 ns) + CELL(0.746 ns) 9.187 ns mem\[-1\]\[5\] 5 REG LCFF_X26_Y19_N11 4 " "Info: 5: + IC(1.833 ns) + CELL(0.746 ns) = 9.187 ns; Loc. = LCFF_X26_Y19_N11; Fanout = 4; REG Node = 'mem\[-1\]\[5\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { mem~5 mem[-1][5] } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.320 ns ( 25.25 % ) " "Info: Total cell delay = 2.320 ns ( 25.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.867 ns ( 74.75 % ) " "Info: Total interconnect delay = 6.867 ns ( 74.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.187 ns" { rx_flow_num_i[4] LessThan0~0 LessThan0~1 mem~5 mem[-1][5] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.187 ns" { rx_flow_num_i[4] {} rx_flow_num_i[4]~combout {} LessThan0~0 {} LessThan0~1 {} mem~5 {} mem[-1][5] {} } { 0.000ns 0.000ns 4.423ns 0.407ns 0.204ns 1.833ns } { 0.000ns 0.809ns 0.366ns 0.346ns 0.053ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_i destination 2.479 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_i\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_i 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_i'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_i } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_i~clkctrl 2 COMB CLKCTRL_G3 97 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 97; COMB Node = 'clk_i~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_i clk_i~clkctrl } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns mem\[-1\]\[5\] 3 REG LCFF_X26_Y19_N11 4 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X26_Y19_N11; Fanout = 4; REG Node = 'mem\[-1\]\[5\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clk_i~clkctrl mem[-1][5] } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk_i clk_i~clkctrl mem[-1][5] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk_i {} clk_i~combout {} clk_i~clkctrl {} mem[-1][5] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.187 ns" { rx_flow_num_i[4] LessThan0~0 LessThan0~1 mem~5 mem[-1][5] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.187 ns" { rx_flow_num_i[4] {} rx_flow_num_i[4]~combout {} LessThan0~0 {} LessThan0~1 {} mem~5 {} mem[-1][5] {} } { 0.000ns 0.000ns 4.423ns 0.407ns 0.204ns 1.833ns } { 0.000ns 0.809ns 0.366ns 0.346ns 0.053ns 0.746ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk_i clk_i~clkctrl mem[-1][5] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk_i {} clk_i~combout {} clk_i~clkctrl {} mem[-1][5] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_i rd_data_o\[12\] rd_data_o\[12\]~reg0 6.570 ns register " "Info: tco from clock \"clk_i\" to destination pin \"rd_data_o\[12\]\" through register \"rd_data_o\[12\]~reg0\" is 6.570 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_i source 2.481 ns + Longest register " "Info: + Longest clock path from clock \"clk_i\" to source register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_i 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_i'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_i } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_i~clkctrl 2 COMB CLKCTRL_G3 97 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 97; COMB Node = 'clk_i~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_i clk_i~clkctrl } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns rd_data_o\[12\]~reg0 3 REG LCFF_X21_Y12_N3 1 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X21_Y12_N3; Fanout = 1; REG Node = 'rd_data_o\[12\]~reg0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clk_i~clkctrl rd_data_o[12]~reg0 } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk_i clk_i~clkctrl rd_data_o[12]~reg0 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk_i {} clk_i~combout {} clk_i~clkctrl {} rd_data_o[12]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.995 ns + Longest register pin " "Info: + Longest register to pin delay is 3.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rd_data_o\[12\]~reg0 1 REG LCFF_X21_Y12_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y12_N3; Fanout = 1; REG Node = 'rd_data_o\[12\]~reg0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data_o[12]~reg0 } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.891 ns) + CELL(2.104 ns) 3.995 ns rd_data_o\[12\] 2 PIN PIN_K8 0 " "Info: 2: + IC(1.891 ns) + CELL(2.104 ns) = 3.995 ns; Loc. = PIN_K8; Fanout = 0; PIN Node = 'rd_data_o\[12\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.995 ns" { rd_data_o[12]~reg0 rd_data_o[12] } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.104 ns ( 52.67 % ) " "Info: Total cell delay = 2.104 ns ( 52.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.891 ns ( 47.33 % ) " "Info: Total interconnect delay = 1.891 ns ( 47.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.995 ns" { rd_data_o[12]~reg0 rd_data_o[12] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.995 ns" { rd_data_o[12]~reg0 {} rd_data_o[12] {} } { 0.000ns 1.891ns } { 0.000ns 2.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk_i clk_i~clkctrl rd_data_o[12]~reg0 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk_i {} clk_i~combout {} clk_i~clkctrl {} rd_data_o[12]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.995 ns" { rd_data_o[12]~reg0 rd_data_o[12] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.995 ns" { rd_data_o[12]~reg0 {} rd_data_o[12] {} } { 0.000ns 1.891ns } { 0.000ns 2.104ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "mem\[-1\]\[20\] rx_flow_num_i\[0\] clk_i -2.609 ns register " "Info: th for register \"mem\[-1\]\[20\]\" (data pin = \"rx_flow_num_i\[0\]\", clock pin = \"clk_i\") is -2.609 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_i destination 2.479 ns + Longest register " "Info: + Longest clock path from clock \"clk_i\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_i 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_i'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_i } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_i~clkctrl 2 COMB CLKCTRL_G3 97 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 97; COMB Node = 'clk_i~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_i clk_i~clkctrl } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns mem\[-1\]\[20\] 3 REG LCFF_X26_Y19_N27 4 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X26_Y19_N27; Fanout = 4; REG Node = 'mem\[-1\]\[20\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clk_i~clkctrl mem[-1][20] } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk_i clk_i~clkctrl mem[-1][20] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk_i {} clk_i~combout {} clk_i~clkctrl {} mem[-1][20] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.237 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns rx_flow_num_i\[0\] 1 PIN PIN_A10 97 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_A10; Fanout = 97; PIN Node = 'rx_flow_num_i\[0\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_flow_num_i[0] } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.082 ns) + CELL(0.228 ns) 5.082 ns mem~64 2 COMB LCCOMB_X26_Y19_N26 2 " "Info: 2: + IC(4.082 ns) + CELL(0.228 ns) = 5.082 ns; Loc. = LCCOMB_X26_Y19_N26; Fanout = 2; COMB Node = 'mem~64'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.310 ns" { rx_flow_num_i[0] mem~64 } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.237 ns mem\[-1\]\[20\] 3 REG LCFF_X26_Y19_N27 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.237 ns; Loc. = LCFF_X26_Y19_N27; Fanout = 4; REG Node = 'mem\[-1\]\[20\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { mem~64 mem[-1][20] } "NODE_NAME" } } { "main.sv" "" { Text "D:/altera/stat/main.sv" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.155 ns ( 22.05 % ) " "Info: Total cell delay = 1.155 ns ( 22.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.082 ns ( 77.95 % ) " "Info: Total interconnect delay = 4.082 ns ( 77.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.237 ns" { rx_flow_num_i[0] mem~64 mem[-1][20] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.237 ns" { rx_flow_num_i[0] {} rx_flow_num_i[0]~combout {} mem~64 {} mem[-1][20] {} } { 0.000ns 0.000ns 4.082ns 0.000ns } { 0.000ns 0.772ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk_i clk_i~clkctrl mem[-1][20] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk_i {} clk_i~combout {} clk_i~clkctrl {} mem[-1][20] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.237 ns" { rx_flow_num_i[0] mem~64 mem[-1][20] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.237 ns" { rx_flow_num_i[0] {} rx_flow_num_i[0]~combout {} mem~64 {} mem[-1][20] {} } { 0.000ns 0.000ns 4.082ns 0.000ns } { 0.000ns 0.772ns 0.228ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 13 19:45:52 2014 " "Info: Processing ended: Thu Nov 13 19:45:52 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 5 s " "Info: Quartus II Full Compilation was successful. 0 errors, 5 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
