#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon May 20 17:47:27 2019
# Process ID: 1816
# Current directory: D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.runs/synth_1
# Command line: vivado.exe -log ldis_task1_bd_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ldis_task1_bd_wrapper.tcl
# Log file: D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.runs/synth_1/ldis_task1_bd_wrapper.vds
# Journal file: D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.runs/synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/David/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source ldis_task1_bd_wrapper.tcl -notrace
WARNING: [Board 49-91] Board repository path '{C:UsersDavidDocumentsivado-boards
ewoard_files}' does not exist, it will not be used to search board files.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 338.066 ; gain = 70.125
Command: synth_design -top ldis_task1_bd_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5988 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 437.547 ; gain = 97.664
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ldis_task1_bd_wrapper' [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/hdl/ldis_task1_bd_wrapper.vhd:26]
INFO: [Synth 8-3491] module 'ldis_task1_bd' declared at 'D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/synth/ldis_task1_bd.vhd:14' bound to instance 'ldis_task1_bd_i' of component 'ldis_task1_bd' [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/hdl/ldis_task1_bd_wrapper.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ldis_task1_bd' [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/synth/ldis_task1_bd.vhd:30]
INFO: [Synth 8-3491] module 'ldis_task1_bd_CTRLWrapper_0_0' declared at 'D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.runs/synth_1/.Xil/Vivado-1816-FREISMUTHDESK/realtime/ldis_task1_bd_CTRLWrapper_0_0_stub.vhdl:5' bound to instance 'CTRLWrapper_0' of component 'ldis_task1_bd_CTRLWrapper_0_0' [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/synth/ldis_task1_bd.vhd:194]
INFO: [Synth 8-638] synthesizing module 'ldis_task1_bd_CTRLWrapper_0_0' [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.runs/synth_1/.Xil/Vivado-1816-FREISMUTHDESK/realtime/ldis_task1_bd_CTRLWrapper_0_0_stub.vhdl:27]
INFO: [Synth 8-3491] module 'ldis_task1_bd_DspWrapper_0_0' declared at 'D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.runs/synth_1/.Xil/Vivado-1816-FREISMUTHDESK/realtime/ldis_task1_bd_DspWrapper_0_0_stub.vhdl:5' bound to instance 'DspWrapper_0' of component 'ldis_task1_bd_DspWrapper_0_0' [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/synth/ldis_task1_bd.vhd:213]
INFO: [Synth 8-638] synthesizing module 'ldis_task1_bd_DspWrapper_0_0' [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.runs/synth_1/.Xil/Vivado-1816-FREISMUTHDESK/realtime/ldis_task1_bd_DspWrapper_0_0_stub.vhdl:27]
INFO: [Synth 8-3491] module 'ldis_task1_bd_OutputWrapper_0_0' declared at 'D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.runs/synth_1/.Xil/Vivado-1816-FREISMUTHDESK/realtime/ldis_task1_bd_OutputWrapper_0_0_stub.vhdl:5' bound to instance 'OutputWrapper_0' of component 'ldis_task1_bd_OutputWrapper_0_0' [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/synth/ldis_task1_bd.vhd:232]
INFO: [Synth 8-638] synthesizing module 'ldis_task1_bd_OutputWrapper_0_0' [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.runs/synth_1/.Xil/Vivado-1816-FREISMUTHDESK/realtime/ldis_task1_bd_OutputWrapper_0_0_stub.vhdl:27]
INFO: [Synth 8-3491] module 'ldis_task1_bd_SamplingWrapper_0_0' declared at 'D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.runs/synth_1/.Xil/Vivado-1816-FREISMUTHDESK/realtime/ldis_task1_bd_SamplingWrapper_0_0_stub.vhdl:5' bound to instance 'SamplingWrapper_0' of component 'ldis_task1_bd_SamplingWrapper_0_0' [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/synth/ldis_task1_bd.vhd:251]
INFO: [Synth 8-638] synthesizing module 'ldis_task1_bd_SamplingWrapper_0_0' [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.runs/synth_1/.Xil/Vivado-1816-FREISMUTHDESK/realtime/ldis_task1_bd_SamplingWrapper_0_0_stub.vhdl:29]
INFO: [Synth 8-3491] module 'ldis_task1_bd_clk_wiz_0_0' declared at 'D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.runs/synth_1/.Xil/Vivado-1816-FREISMUTHDESK/realtime/ldis_task1_bd_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'ldis_task1_bd_clk_wiz_0_0' [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/synth/ldis_task1_bd.vhd:272]
INFO: [Synth 8-638] synthesizing module 'ldis_task1_bd_clk_wiz_0_0' [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.runs/synth_1/.Xil/Vivado-1816-FREISMUTHDESK/realtime/ldis_task1_bd_clk_wiz_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'ldis_task1_bd_ila_0_0' declared at 'D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.runs/synth_1/.Xil/Vivado-1816-FREISMUTHDESK/realtime/ldis_task1_bd_ila_0_0_stub.vhdl:5' bound to instance 'ila_0' of component 'ldis_task1_bd_ila_0_0' [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/synth/ldis_task1_bd.vhd:277]
INFO: [Synth 8-638] synthesizing module 'ldis_task1_bd_ila_0_0' [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.runs/synth_1/.Xil/Vivado-1816-FREISMUTHDESK/realtime/ldis_task1_bd_ila_0_0_stub.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'ldis_task1_bd' (1#1) [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/synth/ldis_task1_bd.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ldis_task1_bd_wrapper' (2#1) [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/hdl/ldis_task1_bd_wrapper.vhd:26]
WARNING: [Synth 8-3331] design ldis_task1_bd has unconnected port Reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 494.465 ; gain = 154.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 494.465 ; gain = 154.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 494.465 ; gain = 154.582
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_clk_wiz_0_0/ldis_task1_bd_clk_wiz_0_0/ldis_task1_bd_clk_wiz_0_0_in_context.xdc] for cell 'ldis_task1_bd_i/clk_wiz_0'
Finished Parsing XDC File [d:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_clk_wiz_0_0/ldis_task1_bd_clk_wiz_0_0/ldis_task1_bd_clk_wiz_0_0_in_context.xdc] for cell 'ldis_task1_bd_i/clk_wiz_0'
Parsing XDC File [d:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_SamplingWrapper_0_0/ldis_task1_bd_SamplingWrapper_0_0/ldis_task1_bd_SamplingWrapper_0_0_in_context.xdc] for cell 'ldis_task1_bd_i/SamplingWrapper_0'
Finished Parsing XDC File [d:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_SamplingWrapper_0_0/ldis_task1_bd_SamplingWrapper_0_0/ldis_task1_bd_SamplingWrapper_0_0_in_context.xdc] for cell 'ldis_task1_bd_i/SamplingWrapper_0'
Parsing XDC File [d:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_CTRLWrapper_0_0/ldis_task1_bd_CTRLWrapper_0_0/ldis_task1_bd_CTRLWrapper_0_0_in_context.xdc] for cell 'ldis_task1_bd_i/CTRLWrapper_0'
Finished Parsing XDC File [d:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_CTRLWrapper_0_0/ldis_task1_bd_CTRLWrapper_0_0/ldis_task1_bd_CTRLWrapper_0_0_in_context.xdc] for cell 'ldis_task1_bd_i/CTRLWrapper_0'
Parsing XDC File [d:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_ila_0_0/ldis_task1_bd_ila_0_0/ldis_task1_bd_ila_0_0_in_context.xdc] for cell 'ldis_task1_bd_i/ila_0'
Finished Parsing XDC File [d:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_ila_0_0/ldis_task1_bd_ila_0_0/ldis_task1_bd_ila_0_0_in_context.xdc] for cell 'ldis_task1_bd_i/ila_0'
Parsing XDC File [d:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_DspWrapper_0_0/ldis_task1_bd_DspWrapper_0_0/ldis_task1_bd_DspWrapper_0_0_in_context.xdc] for cell 'ldis_task1_bd_i/DspWrapper_0'
Finished Parsing XDC File [d:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_DspWrapper_0_0/ldis_task1_bd_DspWrapper_0_0/ldis_task1_bd_DspWrapper_0_0_in_context.xdc] for cell 'ldis_task1_bd_i/DspWrapper_0'
Parsing XDC File [d:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_OutputWrapper_0_0/ldis_task1_bd_OutputWrapper_0_0/ldis_task1_bd_OutputWrapper_0_0_in_context.xdc] for cell 'ldis_task1_bd_i/OutputWrapper_0'
Finished Parsing XDC File [d:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_OutputWrapper_0_0/ldis_task1_bd_OutputWrapper_0_0/ldis_task1_bd_OutputWrapper_0_0_in_context.xdc] for cell 'ldis_task1_bd_i/OutputWrapper_0'
Parsing XDC File [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ldis_task1_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ldis_task1_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 782.250 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 782.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 782.250 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 782.250 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 782.250 ; gain = 442.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 782.250 ; gain = 442.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK. (constraint file  d:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_clk_wiz_0_0/ldis_task1_bd_clk_wiz_0_0/ldis_task1_bd_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK. (constraint file  d:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.srcs/sources_1/bd/ldis_task1_bd/ip/ldis_task1_bd_clk_wiz_0_0/ldis_task1_bd_clk_wiz_0_0/ldis_task1_bd_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for ldis_task1_bd_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ldis_task1_bd_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ldis_task1_bd_i/SamplingWrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ldis_task1_bd_i/CTRLWrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ldis_task1_bd_i/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ldis_task1_bd_i/DspWrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ldis_task1_bd_i/OutputWrapper_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 782.250 ; gain = 442.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 782.250 ; gain = 442.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ldis_task1_bd has unconnected port Reset
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 782.250 ; gain = 442.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ldis_task1_bd_i/clk_wiz_0/clk_out1' to pin 'ldis_task1_bd_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 807.250 ; gain = 467.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 807.250 ; gain = 467.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 817.402 ; gain = 477.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin NLW_ila_0_probe6_UNCONNECTED_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 817.402 ; gain = 477.520
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 817.402 ; gain = 477.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 817.402 ; gain = 477.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 817.402 ; gain = 477.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 817.402 ; gain = 477.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 817.402 ; gain = 477.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |ldis_task1_bd_CTRLWrapper_0_0     |         1|
|2     |ldis_task1_bd_DspWrapper_0_0      |         1|
|3     |ldis_task1_bd_OutputWrapper_0_0   |         1|
|4     |ldis_task1_bd_SamplingWrapper_0_0 |         1|
|5     |ldis_task1_bd_clk_wiz_0_0         |         1|
|6     |ldis_task1_bd_ila_0_0             |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |ldis_task1_bd_CTRLWrapper_0_0_bbox_0     |     1|
|2     |ldis_task1_bd_DspWrapper_0_0_bbox_1      |     1|
|3     |ldis_task1_bd_OutputWrapper_0_0_bbox_2   |     1|
|4     |ldis_task1_bd_SamplingWrapper_0_0_bbox_3 |     1|
|5     |ldis_task1_bd_clk_wiz_0_0_bbox_4         |     1|
|6     |ldis_task1_bd_ila_0_0_bbox_5             |     1|
|7     |LUT1                                     |     1|
|8     |IBUF                                     |     1|
|9     |OBUF                                     |    19|
+------+-----------------------------------------+------+

Report Instance Areas: 
+------+------------------+--------------+------+
|      |Instance          |Module        |Cells |
+------+------------------+--------------+------+
|1     |top               |              |   523|
|2     |  ldis_task1_bd_i |ldis_task1_bd |   503|
+------+------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 817.402 ; gain = 477.520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 817.402 ; gain = 189.734
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 817.402 ; gain = 477.520
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 830.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 830.195 ; gain = 492.129
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 830.195 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/DEV/ldis_task2/_DAFR_/vivado/ldis_task1_DAFR.runs/synth_1/ldis_task1_bd_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ldis_task1_bd_wrapper_utilization_synth.rpt -pb ldis_task1_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 20 17:48:10 2019...
