<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XenevaOS: SPD_LPDDR_CAS_LATENCIES_SUPPORTED_STRUCT Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XenevaOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">SPD_LPDDR_CAS_LATENCIES_SUPPORTED_STRUCT Union Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="SdramSpdLpDdr_8h_source.html">SdramSpdLpDdr.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:acfe4d5a61697cbf1fa1bd968e7d750eb" id="r_acfe4d5a61697cbf1fa1bd968e7d750eb"><td class="memItemLeft" >struct {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f0ed4d1f105bd2eddcbc04c00aeb44" id="r_a66f0ed4d1f105bd2eddcbc04c00aeb44"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#abe976deca150d87bb1f9a1328bb51035">Cl3</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a66f0ed4d1f105bd2eddcbc04c00aeb44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 0:0.  <a href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#abe976deca150d87bb1f9a1328bb51035">More...</a><br /></td></tr>
<tr class="separator:a66f0ed4d1f105bd2eddcbc04c00aeb44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac07548316e118d2d7fa8ff34e9ad673" id="r_aac07548316e118d2d7fa8ff34e9ad673"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#ae3c62d1e22ba8911f018d4a8e056c548">Cl6</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:aac07548316e118d2d7fa8ff34e9ad673"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 1:1.  <a href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#ae3c62d1e22ba8911f018d4a8e056c548">More...</a><br /></td></tr>
<tr class="separator:aac07548316e118d2d7fa8ff34e9ad673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72f7550ae9717b93551e68ca5000060d" id="r_a72f7550ae9717b93551e68ca5000060d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#a7b8ddee2b4b9799def361b53cdfca1c3">Cl8</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a72f7550ae9717b93551e68ca5000060d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 2:2.  <a href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#a7b8ddee2b4b9799def361b53cdfca1c3">More...</a><br /></td></tr>
<tr class="separator:a72f7550ae9717b93551e68ca5000060d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a108b82fe28d99a86371f7fbfda179200" id="r_a108b82fe28d99a86371f7fbfda179200"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#a359d34fb289ad9224f6be154774dcb13">Cl9</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a108b82fe28d99a86371f7fbfda179200"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 3:3.  <a href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#a359d34fb289ad9224f6be154774dcb13">More...</a><br /></td></tr>
<tr class="separator:a108b82fe28d99a86371f7fbfda179200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7970476920e1a85662e2f102bb8a8867" id="r_a7970476920e1a85662e2f102bb8a8867"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#a703646645a156b102bc6e62001559024">Cl10</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a7970476920e1a85662e2f102bb8a8867"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 4:4.  <a href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#a703646645a156b102bc6e62001559024">More...</a><br /></td></tr>
<tr class="separator:a7970476920e1a85662e2f102bb8a8867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ed13b7a6706af5ecafc516681bde94e" id="r_a8ed13b7a6706af5ecafc516681bde94e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#a9707730e6174cc9923871526a3971672">Cl11</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a8ed13b7a6706af5ecafc516681bde94e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 5:5.  <a href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#a9707730e6174cc9923871526a3971672">More...</a><br /></td></tr>
<tr class="separator:a8ed13b7a6706af5ecafc516681bde94e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76da7e22afff24dd6347fe3f40878deb" id="r_a76da7e22afff24dd6347fe3f40878deb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#aff827eb7e45c458de5dfbb4068ff3f8f">Cl12</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a76da7e22afff24dd6347fe3f40878deb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 6:6.  <a href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#aff827eb7e45c458de5dfbb4068ff3f8f">More...</a><br /></td></tr>
<tr class="separator:a76da7e22afff24dd6347fe3f40878deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fa31e3affe966b393f93ac09de06ef4" id="r_a5fa31e3affe966b393f93ac09de06ef4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#a06b94d5e379b0c5d0217709de4967c9c">Cl14</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a5fa31e3affe966b393f93ac09de06ef4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 7:7.  <a href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#a06b94d5e379b0c5d0217709de4967c9c">More...</a><br /></td></tr>
<tr class="separator:a5fa31e3affe966b393f93ac09de06ef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a716f7477ec6b6b13c8a2b34049469d85" id="r_a716f7477ec6b6b13c8a2b34049469d85"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#a1c66f857570b8c645c4eaf10001e8339">Cl16</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a716f7477ec6b6b13c8a2b34049469d85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 8:8.  <a href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#a1c66f857570b8c645c4eaf10001e8339">More...</a><br /></td></tr>
<tr class="separator:a716f7477ec6b6b13c8a2b34049469d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a101a0b616437645bb408cd59e1afaaff" id="r_a101a0b616437645bb408cd59e1afaaff"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#a43dcd9da27c3170dfc10bf3cb99a1d50">Reserved0</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a101a0b616437645bb408cd59e1afaaff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 9:9.  <a href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#a43dcd9da27c3170dfc10bf3cb99a1d50">More...</a><br /></td></tr>
<tr class="separator:a101a0b616437645bb408cd59e1afaaff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa13dcc38483d21d7959bccb0e2f4533c" id="r_aa13dcc38483d21d7959bccb0e2f4533c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#a2a97fffcf6f8d500796bc5b10b945eb0">Cl20</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:aa13dcc38483d21d7959bccb0e2f4533c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 10:10.  <a href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#a2a97fffcf6f8d500796bc5b10b945eb0">More...</a><br /></td></tr>
<tr class="separator:aa13dcc38483d21d7959bccb0e2f4533c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55638adab0025444b0b562b22b0684d8" id="r_a55638adab0025444b0b562b22b0684d8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#ae8ef1f88f08d3bad4e1adf2228272de6">Cl22</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a55638adab0025444b0b562b22b0684d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 11:11.  <a href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#ae8ef1f88f08d3bad4e1adf2228272de6">More...</a><br /></td></tr>
<tr class="separator:a55638adab0025444b0b562b22b0684d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b8cdf58f9c26ff8b1aa3b3b26c11092" id="r_a9b8cdf58f9c26ff8b1aa3b3b26c11092"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#a6888c717b8e9f8bffc674b95bfb3c24b">Cl24</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a9b8cdf58f9c26ff8b1aa3b3b26c11092"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 12:12.  <a href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#a6888c717b8e9f8bffc674b95bfb3c24b">More...</a><br /></td></tr>
<tr class="separator:a9b8cdf58f9c26ff8b1aa3b3b26c11092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a149471a6fe58df7be21655b969476fb6" id="r_a149471a6fe58df7be21655b969476fb6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#aa3bc346e0b055d258bcd508c9ea1ee66">Reserved1</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a149471a6fe58df7be21655b969476fb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 13:13.  <a href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#aa3bc346e0b055d258bcd508c9ea1ee66">More...</a><br /></td></tr>
<tr class="separator:a149471a6fe58df7be21655b969476fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb7117d5c837a00bc1762f4f76a4e6fb" id="r_afb7117d5c837a00bc1762f4f76a4e6fb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#a0ee350c381f33c0f334df23dd05df85b">Cl28</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:afb7117d5c837a00bc1762f4f76a4e6fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 14:14.  <a href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#a0ee350c381f33c0f334df23dd05df85b">More...</a><br /></td></tr>
<tr class="separator:afb7117d5c837a00bc1762f4f76a4e6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa117bf780c05dd8b8c4ebfbc41c46e08" id="r_aa117bf780c05dd8b8c4ebfbc41c46e08"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#a107066550d9a685c81ea85ec0ae5e033">Reserved2</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:aa117bf780c05dd8b8c4ebfbc41c46e08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 15:15.  <a href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#a107066550d9a685c81ea85ec0ae5e033">More...</a><br /></td></tr>
<tr class="separator:aa117bf780c05dd8b8c4ebfbc41c46e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1bbd0a64e239781c0941683b1de56f0" id="r_af1bbd0a64e239781c0941683b1de56f0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#a000db8df6efabfee4ed54e5df693a023">Cl32</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:af1bbd0a64e239781c0941683b1de56f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 16:16.  <a href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#a000db8df6efabfee4ed54e5df693a023">More...</a><br /></td></tr>
<tr class="separator:af1bbd0a64e239781c0941683b1de56f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcd7e193165fa92b11c4f5a297c0dee6" id="r_afcd7e193165fa92b11c4f5a297c0dee6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#a514afaad1a318509048669ab7f479902">Reserved3</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:afcd7e193165fa92b11c4f5a297c0dee6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 17:17.  <a href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#a514afaad1a318509048669ab7f479902">More...</a><br /></td></tr>
<tr class="separator:afcd7e193165fa92b11c4f5a297c0dee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab68cca0ca4d69e40f626e9c6461fc48f" id="r_ab68cca0ca4d69e40f626e9c6461fc48f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#abda83ff7a50ab7ef2284076ad46724e3">Cl36</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ab68cca0ca4d69e40f626e9c6461fc48f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 18:18.  <a href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#abda83ff7a50ab7ef2284076ad46724e3">More...</a><br /></td></tr>
<tr class="separator:ab68cca0ca4d69e40f626e9c6461fc48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab313aff2c0af2c1642b1743cd2aedf1b" id="r_ab313aff2c0af2c1642b1743cd2aedf1b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#a8939f6310f23e4aac84d39fd4293fbb8">Reserved4</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ab313aff2c0af2c1642b1743cd2aedf1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 19:19.  <a href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#a8939f6310f23e4aac84d39fd4293fbb8">More...</a><br /></td></tr>
<tr class="separator:ab313aff2c0af2c1642b1743cd2aedf1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5876a6a07e65a71439f1dba83eb51412" id="r_a5876a6a07e65a71439f1dba83eb51412"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#a5c1a52e3fd28db01b6d0350df601da13">Cl40</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a5876a6a07e65a71439f1dba83eb51412"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 20:20.  <a href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#a5c1a52e3fd28db01b6d0350df601da13">More...</a><br /></td></tr>
<tr class="separator:a5876a6a07e65a71439f1dba83eb51412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d9a480c3289b57c317315241d0afeda" id="r_a3d9a480c3289b57c317315241d0afeda"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#a916696873e2b6864d82948c0f86bff54">Reserved5</a>: 11&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a3d9a480c3289b57c317315241d0afeda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 31:21.  <a href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#a916696873e2b6864d82948c0f86bff54">More...</a><br /></td></tr>
<tr class="separator:a3d9a480c3289b57c317315241d0afeda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfe4d5a61697cbf1fa1bd968e7d750eb" id="r_acfe4d5a61697cbf1fa1bd968e7d750eb"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#acfe4d5a61697cbf1fa1bd968e7d750eb">Bits</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:acfe4d5a61697cbf1fa1bd968e7d750eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3bab7fa0a28850d96ce0fc2ccf0dcdd" id="r_ac3bab7fa0a28850d96ce0fc2ccf0dcdd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#ac3bab7fa0a28850d96ce0fc2ccf0dcdd">Data</a></td></tr>
<tr class="separator:ac3bab7fa0a28850d96ce0fc2ccf0dcdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55cf16dc6f8e2a5600bbdd97f281809a" id="r_a55cf16dc6f8e2a5600bbdd97f281809a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#a55cf16dc6f8e2a5600bbdd97f281809a">Data16</a> [2]</td></tr>
<tr class="separator:a55cf16dc6f8e2a5600bbdd97f281809a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b9d5c1726bd1e8b725ea34d7b32bc0b" id="r_a9b9d5c1726bd1e8b725ea34d7b32bc0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionSPD__LPDDR__CAS__LATENCIES__SUPPORTED__STRUCT.html#a9b9d5c1726bd1e8b725ea34d7b32bc0b">Data8</a> [4]</td></tr>
<tr class="separator:a9b9d5c1726bd1e8b725ea34d7b32bc0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="acfe4d5a61697cbf1fa1bd968e7d750eb" name="acfe4d5a61697cbf1fa1bd968e7d750eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfe4d5a61697cbf1fa1bd968e7d750eb">&#9670;&#160;</a></span>[struct]</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SPD_LPDDR_CAS_LATENCIES_SUPPORTED_STRUCT::Bits</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a703646645a156b102bc6e62001559024" name="a703646645a156b102bc6e62001559024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a703646645a156b102bc6e62001559024">&#9670;&#160;</a></span>Cl10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD_LPDDR_CAS_LATENCIES_SUPPORTED_STRUCT::Cl10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 4:4. </p>

</div>
</div>
<a id="a9707730e6174cc9923871526a3971672" name="a9707730e6174cc9923871526a3971672"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9707730e6174cc9923871526a3971672">&#9670;&#160;</a></span>Cl11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD_LPDDR_CAS_LATENCIES_SUPPORTED_STRUCT::Cl11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 5:5. </p>

</div>
</div>
<a id="aff827eb7e45c458de5dfbb4068ff3f8f" name="aff827eb7e45c458de5dfbb4068ff3f8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff827eb7e45c458de5dfbb4068ff3f8f">&#9670;&#160;</a></span>Cl12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD_LPDDR_CAS_LATENCIES_SUPPORTED_STRUCT::Cl12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 6:6. </p>

</div>
</div>
<a id="a06b94d5e379b0c5d0217709de4967c9c" name="a06b94d5e379b0c5d0217709de4967c9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06b94d5e379b0c5d0217709de4967c9c">&#9670;&#160;</a></span>Cl14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD_LPDDR_CAS_LATENCIES_SUPPORTED_STRUCT::Cl14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 7:7. </p>

</div>
</div>
<a id="a1c66f857570b8c645c4eaf10001e8339" name="a1c66f857570b8c645c4eaf10001e8339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c66f857570b8c645c4eaf10001e8339">&#9670;&#160;</a></span>Cl16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD_LPDDR_CAS_LATENCIES_SUPPORTED_STRUCT::Cl16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 8:8. </p>

</div>
</div>
<a id="a2a97fffcf6f8d500796bc5b10b945eb0" name="a2a97fffcf6f8d500796bc5b10b945eb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a97fffcf6f8d500796bc5b10b945eb0">&#9670;&#160;</a></span>Cl20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD_LPDDR_CAS_LATENCIES_SUPPORTED_STRUCT::Cl20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 10:10. </p>

</div>
</div>
<a id="ae8ef1f88f08d3bad4e1adf2228272de6" name="ae8ef1f88f08d3bad4e1adf2228272de6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8ef1f88f08d3bad4e1adf2228272de6">&#9670;&#160;</a></span>Cl22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD_LPDDR_CAS_LATENCIES_SUPPORTED_STRUCT::Cl22</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 11:11. </p>

</div>
</div>
<a id="a6888c717b8e9f8bffc674b95bfb3c24b" name="a6888c717b8e9f8bffc674b95bfb3c24b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6888c717b8e9f8bffc674b95bfb3c24b">&#9670;&#160;</a></span>Cl24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD_LPDDR_CAS_LATENCIES_SUPPORTED_STRUCT::Cl24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 12:12. </p>

</div>
</div>
<a id="a0ee350c381f33c0f334df23dd05df85b" name="a0ee350c381f33c0f334df23dd05df85b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ee350c381f33c0f334df23dd05df85b">&#9670;&#160;</a></span>Cl28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD_LPDDR_CAS_LATENCIES_SUPPORTED_STRUCT::Cl28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 14:14. </p>

</div>
</div>
<a id="abe976deca150d87bb1f9a1328bb51035" name="abe976deca150d87bb1f9a1328bb51035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe976deca150d87bb1f9a1328bb51035">&#9670;&#160;</a></span>Cl3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD_LPDDR_CAS_LATENCIES_SUPPORTED_STRUCT::Cl3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 0:0. </p>

</div>
</div>
<a id="a000db8df6efabfee4ed54e5df693a023" name="a000db8df6efabfee4ed54e5df693a023"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a000db8df6efabfee4ed54e5df693a023">&#9670;&#160;</a></span>Cl32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD_LPDDR_CAS_LATENCIES_SUPPORTED_STRUCT::Cl32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 16:16. </p>

</div>
</div>
<a id="abda83ff7a50ab7ef2284076ad46724e3" name="abda83ff7a50ab7ef2284076ad46724e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abda83ff7a50ab7ef2284076ad46724e3">&#9670;&#160;</a></span>Cl36</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD_LPDDR_CAS_LATENCIES_SUPPORTED_STRUCT::Cl36</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 18:18. </p>

</div>
</div>
<a id="a5c1a52e3fd28db01b6d0350df601da13" name="a5c1a52e3fd28db01b6d0350df601da13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c1a52e3fd28db01b6d0350df601da13">&#9670;&#160;</a></span>Cl40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD_LPDDR_CAS_LATENCIES_SUPPORTED_STRUCT::Cl40</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 20:20. </p>

</div>
</div>
<a id="ae3c62d1e22ba8911f018d4a8e056c548" name="ae3c62d1e22ba8911f018d4a8e056c548"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3c62d1e22ba8911f018d4a8e056c548">&#9670;&#160;</a></span>Cl6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD_LPDDR_CAS_LATENCIES_SUPPORTED_STRUCT::Cl6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 1:1. </p>

</div>
</div>
<a id="a7b8ddee2b4b9799def361b53cdfca1c3" name="a7b8ddee2b4b9799def361b53cdfca1c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b8ddee2b4b9799def361b53cdfca1c3">&#9670;&#160;</a></span>Cl8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD_LPDDR_CAS_LATENCIES_SUPPORTED_STRUCT::Cl8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 2:2. </p>

</div>
</div>
<a id="a359d34fb289ad9224f6be154774dcb13" name="a359d34fb289ad9224f6be154774dcb13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a359d34fb289ad9224f6be154774dcb13">&#9670;&#160;</a></span>Cl9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD_LPDDR_CAS_LATENCIES_SUPPORTED_STRUCT::Cl9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 3:3. </p>

</div>
</div>
<a id="ac3bab7fa0a28850d96ce0fc2ccf0dcdd" name="ac3bab7fa0a28850d96ce0fc2ccf0dcdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3bab7fa0a28850d96ce0fc2ccf0dcdd">&#9670;&#160;</a></span>Data</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD_LPDDR_CAS_LATENCIES_SUPPORTED_STRUCT::Data</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55cf16dc6f8e2a5600bbdd97f281809a" name="a55cf16dc6f8e2a5600bbdd97f281809a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55cf16dc6f8e2a5600bbdd97f281809a">&#9670;&#160;</a></span>Data16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> SPD_LPDDR_CAS_LATENCIES_SUPPORTED_STRUCT::Data16[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b9d5c1726bd1e8b725ea34d7b32bc0b" name="a9b9d5c1726bd1e8b725ea34d7b32bc0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b9d5c1726bd1e8b725ea34d7b32bc0b">&#9670;&#160;</a></span>Data8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> SPD_LPDDR_CAS_LATENCIES_SUPPORTED_STRUCT::Data8[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43dcd9da27c3170dfc10bf3cb99a1d50" name="a43dcd9da27c3170dfc10bf3cb99a1d50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43dcd9da27c3170dfc10bf3cb99a1d50">&#9670;&#160;</a></span>Reserved0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD_LPDDR_CAS_LATENCIES_SUPPORTED_STRUCT::Reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 9:9. </p>

</div>
</div>
<a id="aa3bc346e0b055d258bcd508c9ea1ee66" name="aa3bc346e0b055d258bcd508c9ea1ee66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3bc346e0b055d258bcd508c9ea1ee66">&#9670;&#160;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD_LPDDR_CAS_LATENCIES_SUPPORTED_STRUCT::Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 13:13. </p>

</div>
</div>
<a id="a107066550d9a685c81ea85ec0ae5e033" name="a107066550d9a685c81ea85ec0ae5e033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a107066550d9a685c81ea85ec0ae5e033">&#9670;&#160;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD_LPDDR_CAS_LATENCIES_SUPPORTED_STRUCT::Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 15:15. </p>

</div>
</div>
<a id="a514afaad1a318509048669ab7f479902" name="a514afaad1a318509048669ab7f479902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a514afaad1a318509048669ab7f479902">&#9670;&#160;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD_LPDDR_CAS_LATENCIES_SUPPORTED_STRUCT::Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 17:17. </p>

</div>
</div>
<a id="a8939f6310f23e4aac84d39fd4293fbb8" name="a8939f6310f23e4aac84d39fd4293fbb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8939f6310f23e4aac84d39fd4293fbb8">&#9670;&#160;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD_LPDDR_CAS_LATENCIES_SUPPORTED_STRUCT::Reserved4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 19:19. </p>

</div>
</div>
<a id="a916696873e2b6864d82948c0f86bff54" name="a916696873e2b6864d82948c0f86bff54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a916696873e2b6864d82948c0f86bff54">&#9670;&#160;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD_LPDDR_CAS_LATENCIES_SUPPORTED_STRUCT::Reserved5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 31:21. </p>

</div>
</div>
<hr/>The documentation for this union was generated from the following file:<ul>
<li>XenevaOS/Boot/include/IndustryStandard/<a class="el" href="SdramSpdLpDdr_8h_source.html">SdramSpdLpDdr.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
