$date
	Thu Jan 28 16:04:06 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module blackbox_test $end
$var wire 1 ! out $end
$var reg 1 " k $end
$var reg 1 # p $end
$var reg 1 $ q $end
$scope module box $end
$var wire 1 " k $end
$var wire 1 # p $end
$var wire 1 $ q $end
$var wire 1 % w00 $end
$var wire 1 & w08 $end
$var wire 1 ' w09 $end
$var wire 1 ( w12 $end
$var wire 1 ) w17 $end
$var wire 1 * w21 $end
$var wire 1 + w26 $end
$var wire 1 , w27 $end
$var wire 1 - w33 $end
$var wire 1 . w40 $end
$var wire 1 / w43 $end
$var wire 1 0 w48 $end
$var wire 1 1 w58 $end
$var wire 1 2 w65 $end
$var wire 1 3 w69 $end
$var wire 1 4 w78 $end
$var wire 1 5 w82 $end
$var wire 1 6 w86 $end
$var wire 1 7 w90 $end
$var wire 1 8 w91 $end
$var wire 1 9 w93 $end
$var wire 1 : w97 $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0:
19
18
07
06
15
14
03
02
01
00
0/
1.
1-
0,
1+
0*
0)
1(
1'
0&
0%
0$
0#
0"
0!
$end
#10
1%
12
09
04
05
0'
0.
1"
#20
1)
1!
17
1*
1,
15
1'
1.
0-
16
0+
0"
1#
#30
0)
0!
07
0*
0,
05
0'
0.
1"
#40
1!
1:
1)
0%
13
02
1,
19
10
14
11
15
1'
1.
08
1-
16
1+
0(
0"
0#
1$
#50
0!
1%
12
0)
0:
09
03
00
04
0,
18
05
0'
0.
1"
#60
0%
13
1/
02
1)
1!
19
07
0*
1&
1,
01
15
1'
1.
0-
0+
0"
1#
#70
1%
12
0)
0!
09
03
0/
0&
0,
05
0'
0.
1"
#80
