<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/index.crates.io-1949cf8c6b5b557f/rp2040-pac-0.6.0/src/dma/ch.rs`."><title>ch.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-84e720fa.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.89.0 (29483883e 2025-08-04)" data-channel="1.89.0" data-search-js="search-92309212.js" data-settings-js="settings-5514c975.js" ><script src="../../../static.files/storage-4e99c027.js"></script><script defer src="../../../static.files/src-script-813739b1.js"></script><script defer src="../../../src-files.js"></script><script defer src="../../../static.files/main-fd3af306.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">rp2040_pac/dma/</div>ch.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="attr">#[doc = <span class="string">r"Register block"</span>]
<a href=#2 id=2 data-nosnippet>2</a>#[repr(C)]
<a href=#3 id=3 data-nosnippet>3</a></span><span class="kw">pub struct </span>CH {
<a href=#4 id=4 data-nosnippet>4</a>    ch_read_addr: CH_READ_ADDR,
<a href=#5 id=5 data-nosnippet>5</a>    ch_write_addr: CH_WRITE_ADDR,
<a href=#6 id=6 data-nosnippet>6</a>    ch_trans_count: CH_TRANS_COUNT,
<a href=#7 id=7 data-nosnippet>7</a>    ch_ctrl_trig: CH_CTRL_TRIG,
<a href=#8 id=8 data-nosnippet>8</a>    ch_al1_ctrl: CH_AL1_CTRL,
<a href=#9 id=9 data-nosnippet>9</a>    ch_al1_read_addr: CH_AL1_READ_ADDR,
<a href=#10 id=10 data-nosnippet>10</a>    ch_al1_write_addr: CH_AL1_WRITE_ADDR,
<a href=#11 id=11 data-nosnippet>11</a>    ch_al1_trans_count_trig: CH_AL1_TRANS_COUNT_TRIG,
<a href=#12 id=12 data-nosnippet>12</a>    ch_al2_ctrl: CH_AL2_CTRL,
<a href=#13 id=13 data-nosnippet>13</a>    ch_al2_trans_count: CH_AL2_TRANS_COUNT,
<a href=#14 id=14 data-nosnippet>14</a>    ch_al2_read_addr: CH_AL2_READ_ADDR,
<a href=#15 id=15 data-nosnippet>15</a>    ch_al2_write_addr_trig: CH_AL2_WRITE_ADDR_TRIG,
<a href=#16 id=16 data-nosnippet>16</a>    ch_al3_ctrl: CH_AL3_CTRL,
<a href=#17 id=17 data-nosnippet>17</a>    ch_al3_write_addr: CH_AL3_WRITE_ADDR,
<a href=#18 id=18 data-nosnippet>18</a>    ch_al3_trans_count: CH_AL3_TRANS_COUNT,
<a href=#19 id=19 data-nosnippet>19</a>    ch_al3_read_addr_trig: CH_AL3_READ_ADDR_TRIG,
<a href=#20 id=20 data-nosnippet>20</a>}
<a href=#21 id=21 data-nosnippet>21</a><span class="kw">impl </span>CH {
<a href=#22 id=22 data-nosnippet>22</a>    <span class="attr">#[doc = <span class="string">"0x00 - DMA Channel 0 Read Address pointer  
<a href=#23 id=23 data-nosnippet>23</a> This register updates automatically each time a read completes. The current value is the next address to be read by this channel."</span>]
<a href=#24 id=24 data-nosnippet>24</a>    #[inline(always)]
<a href=#25 id=25 data-nosnippet>25</a>    </span><span class="kw">pub const fn </span>ch_read_addr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH_READ_ADDR {
<a href=#26 id=26 data-nosnippet>26</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.ch_read_addr
<a href=#27 id=27 data-nosnippet>27</a>    }
<a href=#28 id=28 data-nosnippet>28</a>    <span class="attr">#[doc = <span class="string">"0x04 - DMA Channel 0 Write Address pointer  
<a href=#29 id=29 data-nosnippet>29</a> This register updates automatically each time a write completes. The current value is the next address to be written by this channel."</span>]
<a href=#30 id=30 data-nosnippet>30</a>    #[inline(always)]
<a href=#31 id=31 data-nosnippet>31</a>    </span><span class="kw">pub const fn </span>ch_write_addr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH_WRITE_ADDR {
<a href=#32 id=32 data-nosnippet>32</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.ch_write_addr
<a href=#33 id=33 data-nosnippet>33</a>    }
<a href=#34 id=34 data-nosnippet>34</a>    <span class="attr">#[doc = <span class="string">"0x08 - DMA Channel 0 Transfer Count  
<a href=#35 id=35 data-nosnippet>35</a> Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).  
<a href=#36 id=36 data-nosnippet>36</a>
<a href=#37 id=37 data-nosnippet>37</a> When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.  
<a href=#38 id=38 data-nosnippet>38</a>
<a href=#39 id=39 data-nosnippet>39</a> Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.  
<a href=#40 id=40 data-nosnippet>40</a>
<a href=#41 id=41 data-nosnippet>41</a> The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD."</span>]
<a href=#42 id=42 data-nosnippet>42</a>    #[inline(always)]
<a href=#43 id=43 data-nosnippet>43</a>    </span><span class="kw">pub const fn </span>ch_trans_count(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH_TRANS_COUNT {
<a href=#44 id=44 data-nosnippet>44</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.ch_trans_count
<a href=#45 id=45 data-nosnippet>45</a>    }
<a href=#46 id=46 data-nosnippet>46</a>    <span class="attr">#[doc = <span class="string">"0x0c - DMA Channel 0 Control and Status"</span>]
<a href=#47 id=47 data-nosnippet>47</a>    #[inline(always)]
<a href=#48 id=48 data-nosnippet>48</a>    </span><span class="kw">pub const fn </span>ch_ctrl_trig(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH_CTRL_TRIG {
<a href=#49 id=49 data-nosnippet>49</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.ch_ctrl_trig
<a href=#50 id=50 data-nosnippet>50</a>    }
<a href=#51 id=51 data-nosnippet>51</a>    <span class="attr">#[doc = <span class="string">"0x10 - DMA Channel 0 Control and Status"</span>]
<a href=#52 id=52 data-nosnippet>52</a>    #[inline(always)]
<a href=#53 id=53 data-nosnippet>53</a>    </span><span class="kw">pub const fn </span>ch_al1_ctrl(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH_AL1_CTRL {
<a href=#54 id=54 data-nosnippet>54</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.ch_al1_ctrl
<a href=#55 id=55 data-nosnippet>55</a>    }
<a href=#56 id=56 data-nosnippet>56</a>    <span class="attr">#[doc = <span class="string">"0x14 - Alias for channel 0 READ_ADDR register"</span>]
<a href=#57 id=57 data-nosnippet>57</a>    #[inline(always)]
<a href=#58 id=58 data-nosnippet>58</a>    </span><span class="kw">pub const fn </span>ch_al1_read_addr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH_AL1_READ_ADDR {
<a href=#59 id=59 data-nosnippet>59</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.ch_al1_read_addr
<a href=#60 id=60 data-nosnippet>60</a>    }
<a href=#61 id=61 data-nosnippet>61</a>    <span class="attr">#[doc = <span class="string">"0x18 - Alias for channel 0 WRITE_ADDR register"</span>]
<a href=#62 id=62 data-nosnippet>62</a>    #[inline(always)]
<a href=#63 id=63 data-nosnippet>63</a>    </span><span class="kw">pub const fn </span>ch_al1_write_addr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH_AL1_WRITE_ADDR {
<a href=#64 id=64 data-nosnippet>64</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.ch_al1_write_addr
<a href=#65 id=65 data-nosnippet>65</a>    }
<a href=#66 id=66 data-nosnippet>66</a>    <span class="attr">#[doc = <span class="string">"0x1c - Alias for channel 0 TRANS_COUNT register  
<a href=#67 id=67 data-nosnippet>67</a> This is a trigger register (0xc). Writing a nonzero value will  
<a href=#68 id=68 data-nosnippet>68</a> reload the channel counter and start the channel."</span>]
<a href=#69 id=69 data-nosnippet>69</a>    #[inline(always)]
<a href=#70 id=70 data-nosnippet>70</a>    </span><span class="kw">pub const fn </span>ch_al1_trans_count_trig(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH_AL1_TRANS_COUNT_TRIG {
<a href=#71 id=71 data-nosnippet>71</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.ch_al1_trans_count_trig
<a href=#72 id=72 data-nosnippet>72</a>    }
<a href=#73 id=73 data-nosnippet>73</a>    <span class="attr">#[doc = <span class="string">"0x20 - DMA Channel 0 Control and Status"</span>]
<a href=#74 id=74 data-nosnippet>74</a>    #[inline(always)]
<a href=#75 id=75 data-nosnippet>75</a>    </span><span class="kw">pub const fn </span>ch_al2_ctrl(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH_AL2_CTRL {
<a href=#76 id=76 data-nosnippet>76</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.ch_al2_ctrl
<a href=#77 id=77 data-nosnippet>77</a>    }
<a href=#78 id=78 data-nosnippet>78</a>    <span class="attr">#[doc = <span class="string">"0x24 - Alias for channel 0 TRANS_COUNT register"</span>]
<a href=#79 id=79 data-nosnippet>79</a>    #[inline(always)]
<a href=#80 id=80 data-nosnippet>80</a>    </span><span class="kw">pub const fn </span>ch_al2_trans_count(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH_AL2_TRANS_COUNT {
<a href=#81 id=81 data-nosnippet>81</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.ch_al2_trans_count
<a href=#82 id=82 data-nosnippet>82</a>    }
<a href=#83 id=83 data-nosnippet>83</a>    <span class="attr">#[doc = <span class="string">"0x28 - Alias for channel 0 READ_ADDR register"</span>]
<a href=#84 id=84 data-nosnippet>84</a>    #[inline(always)]
<a href=#85 id=85 data-nosnippet>85</a>    </span><span class="kw">pub const fn </span>ch_al2_read_addr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH_AL2_READ_ADDR {
<a href=#86 id=86 data-nosnippet>86</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.ch_al2_read_addr
<a href=#87 id=87 data-nosnippet>87</a>    }
<a href=#88 id=88 data-nosnippet>88</a>    <span class="attr">#[doc = <span class="string">"0x2c - Alias for channel 0 WRITE_ADDR register  
<a href=#89 id=89 data-nosnippet>89</a> This is a trigger register (0xc). Writing a nonzero value will  
<a href=#90 id=90 data-nosnippet>90</a> reload the channel counter and start the channel."</span>]
<a href=#91 id=91 data-nosnippet>91</a>    #[inline(always)]
<a href=#92 id=92 data-nosnippet>92</a>    </span><span class="kw">pub const fn </span>ch_al2_write_addr_trig(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH_AL2_WRITE_ADDR_TRIG {
<a href=#93 id=93 data-nosnippet>93</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.ch_al2_write_addr_trig
<a href=#94 id=94 data-nosnippet>94</a>    }
<a href=#95 id=95 data-nosnippet>95</a>    <span class="attr">#[doc = <span class="string">"0x30 - DMA Channel 0 Control and Status"</span>]
<a href=#96 id=96 data-nosnippet>96</a>    #[inline(always)]
<a href=#97 id=97 data-nosnippet>97</a>    </span><span class="kw">pub const fn </span>ch_al3_ctrl(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH_AL3_CTRL {
<a href=#98 id=98 data-nosnippet>98</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.ch_al3_ctrl
<a href=#99 id=99 data-nosnippet>99</a>    }
<a href=#100 id=100 data-nosnippet>100</a>    <span class="attr">#[doc = <span class="string">"0x34 - Alias for channel 0 WRITE_ADDR register"</span>]
<a href=#101 id=101 data-nosnippet>101</a>    #[inline(always)]
<a href=#102 id=102 data-nosnippet>102</a>    </span><span class="kw">pub const fn </span>ch_al3_write_addr(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH_AL3_WRITE_ADDR {
<a href=#103 id=103 data-nosnippet>103</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.ch_al3_write_addr
<a href=#104 id=104 data-nosnippet>104</a>    }
<a href=#105 id=105 data-nosnippet>105</a>    <span class="attr">#[doc = <span class="string">"0x38 - Alias for channel 0 TRANS_COUNT register"</span>]
<a href=#106 id=106 data-nosnippet>106</a>    #[inline(always)]
<a href=#107 id=107 data-nosnippet>107</a>    </span><span class="kw">pub const fn </span>ch_al3_trans_count(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH_AL3_TRANS_COUNT {
<a href=#108 id=108 data-nosnippet>108</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.ch_al3_trans_count
<a href=#109 id=109 data-nosnippet>109</a>    }
<a href=#110 id=110 data-nosnippet>110</a>    <span class="attr">#[doc = <span class="string">"0x3c - Alias for channel 0 READ_ADDR register  
<a href=#111 id=111 data-nosnippet>111</a> This is a trigger register (0xc). Writing a nonzero value will  
<a href=#112 id=112 data-nosnippet>112</a> reload the channel counter and start the channel."</span>]
<a href=#113 id=113 data-nosnippet>113</a>    #[inline(always)]
<a href=#114 id=114 data-nosnippet>114</a>    </span><span class="kw">pub const fn </span>ch_al3_read_addr_trig(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>CH_AL3_READ_ADDR_TRIG {
<a href=#115 id=115 data-nosnippet>115</a>        <span class="kw-2">&amp;</span><span class="self">self</span>.ch_al3_read_addr_trig
<a href=#116 id=116 data-nosnippet>116</a>    }
<a href=#117 id=117 data-nosnippet>117</a>}
<a href=#118 id=118 data-nosnippet>118</a><span class="attr">#[doc = <span class="string">"CH_READ_ADDR (rw) register accessor: DMA Channel 0 Read Address pointer  
<a href=#119 id=119 data-nosnippet>119</a> This register updates automatically each time a read completes. The current value is the next address to be read by this channel.  
<a href=#120 id=120 data-nosnippet>120</a>
<a href=#121 id=121 data-nosnippet>121</a>You can [`read`](crate::generic::Reg::read) this register and get [`ch_read_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch_read_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#122 id=122 data-nosnippet>122</a>
<a href=#123 id=123 data-nosnippet>123</a>For information about available fields see [`mod@ch_read_addr`]
<a href=#124 id=124 data-nosnippet>124</a>module"</span>]
<a href=#125 id=125 data-nosnippet>125</a></span><span class="kw">pub type </span>CH_READ_ADDR = <span class="kw">crate</span>::Reg&lt;ch_read_addr::CH_READ_ADDR_SPEC&gt;;
<a href=#126 id=126 data-nosnippet>126</a><span class="attr">#[doc = <span class="string">"DMA Channel 0 Read Address pointer  
<a href=#127 id=127 data-nosnippet>127</a> This register updates automatically each time a read completes. The current value is the next address to be read by this channel."</span>]
<a href=#128 id=128 data-nosnippet>128</a></span><span class="kw">pub mod </span>ch_read_addr;
<a href=#129 id=129 data-nosnippet>129</a><span class="attr">#[doc = <span class="string">"CH_WRITE_ADDR (rw) register accessor: DMA Channel 0 Write Address pointer  
<a href=#130 id=130 data-nosnippet>130</a> This register updates automatically each time a write completes. The current value is the next address to be written by this channel.  
<a href=#131 id=131 data-nosnippet>131</a>
<a href=#132 id=132 data-nosnippet>132</a>You can [`read`](crate::generic::Reg::read) this register and get [`ch_write_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch_write_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#133 id=133 data-nosnippet>133</a>
<a href=#134 id=134 data-nosnippet>134</a>For information about available fields see [`mod@ch_write_addr`]
<a href=#135 id=135 data-nosnippet>135</a>module"</span>]
<a href=#136 id=136 data-nosnippet>136</a></span><span class="kw">pub type </span>CH_WRITE_ADDR = <span class="kw">crate</span>::Reg&lt;ch_write_addr::CH_WRITE_ADDR_SPEC&gt;;
<a href=#137 id=137 data-nosnippet>137</a><span class="attr">#[doc = <span class="string">"DMA Channel 0 Write Address pointer  
<a href=#138 id=138 data-nosnippet>138</a> This register updates automatically each time a write completes. The current value is the next address to be written by this channel."</span>]
<a href=#139 id=139 data-nosnippet>139</a></span><span class="kw">pub mod </span>ch_write_addr;
<a href=#140 id=140 data-nosnippet>140</a><span class="attr">#[doc = <span class="string">"CH_TRANS_COUNT (rw) register accessor: DMA Channel 0 Transfer Count  
<a href=#141 id=141 data-nosnippet>141</a> Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).  
<a href=#142 id=142 data-nosnippet>142</a>
<a href=#143 id=143 data-nosnippet>143</a> When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.  
<a href=#144 id=144 data-nosnippet>144</a>
<a href=#145 id=145 data-nosnippet>145</a> Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.  
<a href=#146 id=146 data-nosnippet>146</a>
<a href=#147 id=147 data-nosnippet>147</a> The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD.  
<a href=#148 id=148 data-nosnippet>148</a>
<a href=#149 id=149 data-nosnippet>149</a>You can [`read`](crate::generic::Reg::read) this register and get [`ch_trans_count::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch_trans_count::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#150 id=150 data-nosnippet>150</a>
<a href=#151 id=151 data-nosnippet>151</a>For information about available fields see [`mod@ch_trans_count`]
<a href=#152 id=152 data-nosnippet>152</a>module"</span>]
<a href=#153 id=153 data-nosnippet>153</a></span><span class="kw">pub type </span>CH_TRANS_COUNT = <span class="kw">crate</span>::Reg&lt;ch_trans_count::CH_TRANS_COUNT_SPEC&gt;;
<a href=#154 id=154 data-nosnippet>154</a><span class="attr">#[doc = <span class="string">"DMA Channel 0 Transfer Count  
<a href=#155 id=155 data-nosnippet>155</a> Program the number of bus transfers a channel will perform before halting. Note that, if transfers are larger than one byte in size, this is not equal to the number of bytes transferred (see CTRL_DATA_SIZE).  
<a href=#156 id=156 data-nosnippet>156</a>
<a href=#157 id=157 data-nosnippet>157</a> When the channel is active, reading this register shows the number of transfers remaining, updating automatically each time a write transfer completes.  
<a href=#158 id=158 data-nosnippet>158</a>
<a href=#159 id=159 data-nosnippet>159</a> Writing this register sets the RELOAD value for the transfer counter. Each time this channel is triggered, the RELOAD value is copied into the live transfer counter. The channel can be started multiple times, and will perform the same number of transfers each time, as programmed by most recent write.  
<a href=#160 id=160 data-nosnippet>160</a>
<a href=#161 id=161 data-nosnippet>161</a> The RELOAD value can be observed at CHx_DBG_TCR. If TRANS_COUNT is used as a trigger, the written value is used immediately as the length of the new transfer sequence, as well as being written to RELOAD."</span>]
<a href=#162 id=162 data-nosnippet>162</a></span><span class="kw">pub mod </span>ch_trans_count;
<a href=#163 id=163 data-nosnippet>163</a><span class="attr">#[doc = <span class="string">"CH_CTRL_TRIG (rw) register accessor: DMA Channel 0 Control and Status  
<a href=#164 id=164 data-nosnippet>164</a>
<a href=#165 id=165 data-nosnippet>165</a>You can [`read`](crate::generic::Reg::read) this register and get [`ch_ctrl_trig::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch_ctrl_trig::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#166 id=166 data-nosnippet>166</a>
<a href=#167 id=167 data-nosnippet>167</a>For information about available fields see [`mod@ch_ctrl_trig`]
<a href=#168 id=168 data-nosnippet>168</a>module"</span>]
<a href=#169 id=169 data-nosnippet>169</a></span><span class="kw">pub type </span>CH_CTRL_TRIG = <span class="kw">crate</span>::Reg&lt;ch_ctrl_trig::CH_CTRL_TRIG_SPEC&gt;;
<a href=#170 id=170 data-nosnippet>170</a><span class="attr">#[doc = <span class="string">"DMA Channel 0 Control and Status"</span>]
<a href=#171 id=171 data-nosnippet>171</a></span><span class="kw">pub mod </span>ch_ctrl_trig;
<a href=#172 id=172 data-nosnippet>172</a><span class="attr">#[doc = <span class="string">"CH_AL1_CTRL (rw) register accessor: DMA Channel 0 Control and Status  
<a href=#173 id=173 data-nosnippet>173</a>
<a href=#174 id=174 data-nosnippet>174</a>You can [`read`](crate::generic::Reg::read) this register and get [`ch_al1_ctrl::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch_al1_ctrl::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#175 id=175 data-nosnippet>175</a>
<a href=#176 id=176 data-nosnippet>176</a>For information about available fields see [`mod@ch_al1_ctrl`]
<a href=#177 id=177 data-nosnippet>177</a>module"</span>]
<a href=#178 id=178 data-nosnippet>178</a></span><span class="kw">pub type </span>CH_AL1_CTRL = <span class="kw">crate</span>::Reg&lt;ch_al1_ctrl::CH_AL1_CTRL_SPEC&gt;;
<a href=#179 id=179 data-nosnippet>179</a><span class="attr">#[doc = <span class="string">"DMA Channel 0 Control and Status"</span>]
<a href=#180 id=180 data-nosnippet>180</a></span><span class="kw">pub mod </span>ch_al1_ctrl;
<a href=#181 id=181 data-nosnippet>181</a><span class="attr">#[doc = <span class="string">"CH_AL1_READ_ADDR (rw) register accessor: Alias for channel 0 READ_ADDR register  
<a href=#182 id=182 data-nosnippet>182</a>
<a href=#183 id=183 data-nosnippet>183</a>You can [`read`](crate::generic::Reg::read) this register and get [`ch_al1_read_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch_al1_read_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#184 id=184 data-nosnippet>184</a>
<a href=#185 id=185 data-nosnippet>185</a>For information about available fields see [`mod@ch_al1_read_addr`]
<a href=#186 id=186 data-nosnippet>186</a>module"</span>]
<a href=#187 id=187 data-nosnippet>187</a></span><span class="kw">pub type </span>CH_AL1_READ_ADDR = <span class="kw">crate</span>::Reg&lt;ch_al1_read_addr::CH_AL1_READ_ADDR_SPEC&gt;;
<a href=#188 id=188 data-nosnippet>188</a><span class="attr">#[doc = <span class="string">"Alias for channel 0 READ_ADDR register"</span>]
<a href=#189 id=189 data-nosnippet>189</a></span><span class="kw">pub mod </span>ch_al1_read_addr;
<a href=#190 id=190 data-nosnippet>190</a><span class="attr">#[doc = <span class="string">"CH_AL1_WRITE_ADDR (rw) register accessor: Alias for channel 0 WRITE_ADDR register  
<a href=#191 id=191 data-nosnippet>191</a>
<a href=#192 id=192 data-nosnippet>192</a>You can [`read`](crate::generic::Reg::read) this register and get [`ch_al1_write_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch_al1_write_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#193 id=193 data-nosnippet>193</a>
<a href=#194 id=194 data-nosnippet>194</a>For information about available fields see [`mod@ch_al1_write_addr`]
<a href=#195 id=195 data-nosnippet>195</a>module"</span>]
<a href=#196 id=196 data-nosnippet>196</a></span><span class="kw">pub type </span>CH_AL1_WRITE_ADDR = <span class="kw">crate</span>::Reg&lt;ch_al1_write_addr::CH_AL1_WRITE_ADDR_SPEC&gt;;
<a href=#197 id=197 data-nosnippet>197</a><span class="attr">#[doc = <span class="string">"Alias for channel 0 WRITE_ADDR register"</span>]
<a href=#198 id=198 data-nosnippet>198</a></span><span class="kw">pub mod </span>ch_al1_write_addr;
<a href=#199 id=199 data-nosnippet>199</a><span class="attr">#[doc = <span class="string">"CH_AL1_TRANS_COUNT_TRIG (rw) register accessor: Alias for channel 0 TRANS_COUNT register  
<a href=#200 id=200 data-nosnippet>200</a> This is a trigger register (0xc). Writing a nonzero value will  
<a href=#201 id=201 data-nosnippet>201</a> reload the channel counter and start the channel.  
<a href=#202 id=202 data-nosnippet>202</a>
<a href=#203 id=203 data-nosnippet>203</a>You can [`read`](crate::generic::Reg::read) this register and get [`ch_al1_trans_count_trig::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch_al1_trans_count_trig::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#204 id=204 data-nosnippet>204</a>
<a href=#205 id=205 data-nosnippet>205</a>For information about available fields see [`mod@ch_al1_trans_count_trig`]
<a href=#206 id=206 data-nosnippet>206</a>module"</span>]
<a href=#207 id=207 data-nosnippet>207</a></span><span class="kw">pub type </span>CH_AL1_TRANS_COUNT_TRIG =
<a href=#208 id=208 data-nosnippet>208</a>    <span class="kw">crate</span>::Reg&lt;ch_al1_trans_count_trig::CH_AL1_TRANS_COUNT_TRIG_SPEC&gt;;
<a href=#209 id=209 data-nosnippet>209</a><span class="attr">#[doc = <span class="string">"Alias for channel 0 TRANS_COUNT register  
<a href=#210 id=210 data-nosnippet>210</a> This is a trigger register (0xc). Writing a nonzero value will  
<a href=#211 id=211 data-nosnippet>211</a> reload the channel counter and start the channel."</span>]
<a href=#212 id=212 data-nosnippet>212</a></span><span class="kw">pub mod </span>ch_al1_trans_count_trig;
<a href=#213 id=213 data-nosnippet>213</a><span class="attr">#[doc = <span class="string">"CH_AL2_CTRL (rw) register accessor: DMA Channel 0 Control and Status  
<a href=#214 id=214 data-nosnippet>214</a>
<a href=#215 id=215 data-nosnippet>215</a>You can [`read`](crate::generic::Reg::read) this register and get [`ch_al2_ctrl::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch_al2_ctrl::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#216 id=216 data-nosnippet>216</a>
<a href=#217 id=217 data-nosnippet>217</a>For information about available fields see [`mod@ch_al2_ctrl`]
<a href=#218 id=218 data-nosnippet>218</a>module"</span>]
<a href=#219 id=219 data-nosnippet>219</a></span><span class="kw">pub type </span>CH_AL2_CTRL = <span class="kw">crate</span>::Reg&lt;ch_al2_ctrl::CH_AL2_CTRL_SPEC&gt;;
<a href=#220 id=220 data-nosnippet>220</a><span class="attr">#[doc = <span class="string">"DMA Channel 0 Control and Status"</span>]
<a href=#221 id=221 data-nosnippet>221</a></span><span class="kw">pub mod </span>ch_al2_ctrl;
<a href=#222 id=222 data-nosnippet>222</a><span class="attr">#[doc = <span class="string">"CH_AL2_TRANS_COUNT (rw) register accessor: Alias for channel 0 TRANS_COUNT register  
<a href=#223 id=223 data-nosnippet>223</a>
<a href=#224 id=224 data-nosnippet>224</a>You can [`read`](crate::generic::Reg::read) this register and get [`ch_al2_trans_count::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch_al2_trans_count::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#225 id=225 data-nosnippet>225</a>
<a href=#226 id=226 data-nosnippet>226</a>For information about available fields see [`mod@ch_al2_trans_count`]
<a href=#227 id=227 data-nosnippet>227</a>module"</span>]
<a href=#228 id=228 data-nosnippet>228</a></span><span class="kw">pub type </span>CH_AL2_TRANS_COUNT = <span class="kw">crate</span>::Reg&lt;ch_al2_trans_count::CH_AL2_TRANS_COUNT_SPEC&gt;;
<a href=#229 id=229 data-nosnippet>229</a><span class="attr">#[doc = <span class="string">"Alias for channel 0 TRANS_COUNT register"</span>]
<a href=#230 id=230 data-nosnippet>230</a></span><span class="kw">pub mod </span>ch_al2_trans_count;
<a href=#231 id=231 data-nosnippet>231</a><span class="attr">#[doc = <span class="string">"CH_AL2_READ_ADDR (rw) register accessor: Alias for channel 0 READ_ADDR register  
<a href=#232 id=232 data-nosnippet>232</a>
<a href=#233 id=233 data-nosnippet>233</a>You can [`read`](crate::generic::Reg::read) this register and get [`ch_al2_read_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch_al2_read_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#234 id=234 data-nosnippet>234</a>
<a href=#235 id=235 data-nosnippet>235</a>For information about available fields see [`mod@ch_al2_read_addr`]
<a href=#236 id=236 data-nosnippet>236</a>module"</span>]
<a href=#237 id=237 data-nosnippet>237</a></span><span class="kw">pub type </span>CH_AL2_READ_ADDR = <span class="kw">crate</span>::Reg&lt;ch_al2_read_addr::CH_AL2_READ_ADDR_SPEC&gt;;
<a href=#238 id=238 data-nosnippet>238</a><span class="attr">#[doc = <span class="string">"Alias for channel 0 READ_ADDR register"</span>]
<a href=#239 id=239 data-nosnippet>239</a></span><span class="kw">pub mod </span>ch_al2_read_addr;
<a href=#240 id=240 data-nosnippet>240</a><span class="attr">#[doc = <span class="string">"CH_AL2_WRITE_ADDR_TRIG (rw) register accessor: Alias for channel 0 WRITE_ADDR register  
<a href=#241 id=241 data-nosnippet>241</a> This is a trigger register (0xc). Writing a nonzero value will  
<a href=#242 id=242 data-nosnippet>242</a> reload the channel counter and start the channel.  
<a href=#243 id=243 data-nosnippet>243</a>
<a href=#244 id=244 data-nosnippet>244</a>You can [`read`](crate::generic::Reg::read) this register and get [`ch_al2_write_addr_trig::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch_al2_write_addr_trig::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#245 id=245 data-nosnippet>245</a>
<a href=#246 id=246 data-nosnippet>246</a>For information about available fields see [`mod@ch_al2_write_addr_trig`]
<a href=#247 id=247 data-nosnippet>247</a>module"</span>]
<a href=#248 id=248 data-nosnippet>248</a></span><span class="kw">pub type </span>CH_AL2_WRITE_ADDR_TRIG = <span class="kw">crate</span>::Reg&lt;ch_al2_write_addr_trig::CH_AL2_WRITE_ADDR_TRIG_SPEC&gt;;
<a href=#249 id=249 data-nosnippet>249</a><span class="attr">#[doc = <span class="string">"Alias for channel 0 WRITE_ADDR register  
<a href=#250 id=250 data-nosnippet>250</a> This is a trigger register (0xc). Writing a nonzero value will  
<a href=#251 id=251 data-nosnippet>251</a> reload the channel counter and start the channel."</span>]
<a href=#252 id=252 data-nosnippet>252</a></span><span class="kw">pub mod </span>ch_al2_write_addr_trig;
<a href=#253 id=253 data-nosnippet>253</a><span class="attr">#[doc = <span class="string">"CH_AL3_CTRL (rw) register accessor: DMA Channel 0 Control and Status  
<a href=#254 id=254 data-nosnippet>254</a>
<a href=#255 id=255 data-nosnippet>255</a>You can [`read`](crate::generic::Reg::read) this register and get [`ch_al3_ctrl::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch_al3_ctrl::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#256 id=256 data-nosnippet>256</a>
<a href=#257 id=257 data-nosnippet>257</a>For information about available fields see [`mod@ch_al3_ctrl`]
<a href=#258 id=258 data-nosnippet>258</a>module"</span>]
<a href=#259 id=259 data-nosnippet>259</a></span><span class="kw">pub type </span>CH_AL3_CTRL = <span class="kw">crate</span>::Reg&lt;ch_al3_ctrl::CH_AL3_CTRL_SPEC&gt;;
<a href=#260 id=260 data-nosnippet>260</a><span class="attr">#[doc = <span class="string">"DMA Channel 0 Control and Status"</span>]
<a href=#261 id=261 data-nosnippet>261</a></span><span class="kw">pub mod </span>ch_al3_ctrl;
<a href=#262 id=262 data-nosnippet>262</a><span class="attr">#[doc = <span class="string">"CH_AL3_WRITE_ADDR (rw) register accessor: Alias for channel 0 WRITE_ADDR register  
<a href=#263 id=263 data-nosnippet>263</a>
<a href=#264 id=264 data-nosnippet>264</a>You can [`read`](crate::generic::Reg::read) this register and get [`ch_al3_write_addr::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch_al3_write_addr::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#265 id=265 data-nosnippet>265</a>
<a href=#266 id=266 data-nosnippet>266</a>For information about available fields see [`mod@ch_al3_write_addr`]
<a href=#267 id=267 data-nosnippet>267</a>module"</span>]
<a href=#268 id=268 data-nosnippet>268</a></span><span class="kw">pub type </span>CH_AL3_WRITE_ADDR = <span class="kw">crate</span>::Reg&lt;ch_al3_write_addr::CH_AL3_WRITE_ADDR_SPEC&gt;;
<a href=#269 id=269 data-nosnippet>269</a><span class="attr">#[doc = <span class="string">"Alias for channel 0 WRITE_ADDR register"</span>]
<a href=#270 id=270 data-nosnippet>270</a></span><span class="kw">pub mod </span>ch_al3_write_addr;
<a href=#271 id=271 data-nosnippet>271</a><span class="attr">#[doc = <span class="string">"CH_AL3_TRANS_COUNT (rw) register accessor: Alias for channel 0 TRANS_COUNT register  
<a href=#272 id=272 data-nosnippet>272</a>
<a href=#273 id=273 data-nosnippet>273</a>You can [`read`](crate::generic::Reg::read) this register and get [`ch_al3_trans_count::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch_al3_trans_count::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#274 id=274 data-nosnippet>274</a>
<a href=#275 id=275 data-nosnippet>275</a>For information about available fields see [`mod@ch_al3_trans_count`]
<a href=#276 id=276 data-nosnippet>276</a>module"</span>]
<a href=#277 id=277 data-nosnippet>277</a></span><span class="kw">pub type </span>CH_AL3_TRANS_COUNT = <span class="kw">crate</span>::Reg&lt;ch_al3_trans_count::CH_AL3_TRANS_COUNT_SPEC&gt;;
<a href=#278 id=278 data-nosnippet>278</a><span class="attr">#[doc = <span class="string">"Alias for channel 0 TRANS_COUNT register"</span>]
<a href=#279 id=279 data-nosnippet>279</a></span><span class="kw">pub mod </span>ch_al3_trans_count;
<a href=#280 id=280 data-nosnippet>280</a><span class="attr">#[doc = <span class="string">"CH_AL3_READ_ADDR_TRIG (rw) register accessor: Alias for channel 0 READ_ADDR register  
<a href=#281 id=281 data-nosnippet>281</a> This is a trigger register (0xc). Writing a nonzero value will  
<a href=#282 id=282 data-nosnippet>282</a> reload the channel counter and start the channel.  
<a href=#283 id=283 data-nosnippet>283</a>
<a href=#284 id=284 data-nosnippet>284</a>You can [`read`](crate::generic::Reg::read) this register and get [`ch_al3_read_addr_trig::R`].  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`ch_al3_read_addr_trig::W`]. You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).  
<a href=#285 id=285 data-nosnippet>285</a>
<a href=#286 id=286 data-nosnippet>286</a>For information about available fields see [`mod@ch_al3_read_addr_trig`]
<a href=#287 id=287 data-nosnippet>287</a>module"</span>]
<a href=#288 id=288 data-nosnippet>288</a></span><span class="kw">pub type </span>CH_AL3_READ_ADDR_TRIG = <span class="kw">crate</span>::Reg&lt;ch_al3_read_addr_trig::CH_AL3_READ_ADDR_TRIG_SPEC&gt;;
<a href=#289 id=289 data-nosnippet>289</a><span class="attr">#[doc = <span class="string">"Alias for channel 0 READ_ADDR register  
<a href=#290 id=290 data-nosnippet>290</a> This is a trigger register (0xc). Writing a nonzero value will  
<a href=#291 id=291 data-nosnippet>291</a> reload the channel counter and start the channel."</span>]
<a href=#292 id=292 data-nosnippet>292</a></span><span class="kw">pub mod </span>ch_al3_read_addr_trig;</code></pre></div></section></main></body></html>