{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.816842",
   "Default View_TopLeft":"-190,0",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port clk_300mhz -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x 0 -y 340 -defaultsOSRD
preplace port LED0 -pg 1 -lvl 4 -x 1160 -y 750 -defaultsOSRD
preplace port LED1 -pg 1 -lvl 4 -x 1160 -y 770 -defaultsOSRD
preplace inst BRAM_32KB_CODE -pg 1 -lvl 3 -x 970 -y 120 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 130 -y 330 -defaultsOSRD
preplace inst constant_1 -pg 1 -lvl 2 -x 510 -y 690 -defaultsOSRD
preplace inst constant_0 -pg 1 -lvl 2 -x 510 -y 790 -defaultsOSRD
preplace inst constant_0_16bit -pg 1 -lvl 2 -x 510 -y 890 -defaultsOSRD
preplace inst BRAM_32k_DATA -pg 1 -lvl 3 -x 970 -y 400 -defaultsOSRD
preplace inst bus_matrix_0 -pg 1 -lvl 2 -x 510 -y 380 -defaultsOSRD
preplace inst cortex_m0_core_0 -pg 1 -lvl 3 -x 970 -y 700 -defaultsOSRD
preplace netloc clk_wiz_0_CLK 1 1 2 240 190 820
preplace netloc xlconstant_0_dout 1 2 1 NJ 690
preplace netloc constant_0_dout 1 2 1 750 710n
preplace netloc constant_0_16bit_dout 1 2 1 810J 750n
preplace netloc cortex_m0_core_0_LOCKUP 1 3 1 NJ 750
preplace netloc cortex_m0_core_0_SLEEPING 1 3 1 NJ 770
preplace netloc reset_1 1 0 1 NJ 340
preplace netloc clk_wiz_0_locked 1 1 2 250 240 750
preplace netloc cortex_m0_core_0_HWDATA 1 1 3 290 220 810J 240 1140
preplace netloc cortex_m0_core_0_HWRITE 1 1 3 300 230 780J 250 1130
preplace netloc bus_matrix_0_cortex_m0_HRDATA 1 2 1 730 300n
preplace netloc BRAM_32KB_CODE_douta 1 1 2 260 140 NJ
preplace netloc BRAM_32k_DATA_douta 1 1 2 270 200 800
preplace netloc bus_matrix_0_code_bram_ENA 1 2 1 760 160n
preplace netloc bus_matrix_0_code_bram_ADDRA 1 2 1 720 80n
preplace netloc bus_matrix_0_code_bram_DINA 1 2 1 740 120n
preplace netloc bus_matrix_0_code_bram_WEA 1 2 1 770 180n
preplace netloc bus_matrix_0_data_bram_ADDRA 1 2 1 780 360n
preplace netloc bus_matrix_0_data_bram_DINA 1 2 1 790 400n
preplace netloc bus_matrix_0_data_bram_ENA 1 2 1 N 440
preplace netloc bus_matrix_0_data_bram_WEA 1 2 1 N 460
preplace netloc cortex_m0_core_0_HADDR 1 1 3 280 210 790J 260 1120
preplace netloc clk_300mhz_1 1 0 1 NJ 320
levelinfo -pg 1 0 130 510 970 1160
pagesize -pg 1 -db -bbox -sgen -130 0 1250 950
"
}
{
   "da_board_cnt":"6"
}
