{
  "module_name": "d11.h",
  "hash_id": "862efae80b257281b0680c3dcee4126cb79576c7ad1a158da46b21985f4c1a69",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/broadcom/brcm80211/brcmsmac/d11.h",
  "human_readable_source": " \n\n#ifndef\t_BRCM_D11_H_\n#define\t_BRCM_D11_H_\n\n#include <linux/ieee80211.h>\n\n#include <defs.h>\n#include \"pub.h\"\n#include \"dma.h\"\n\n \n#define\tRX_FIFO\t\t\t0\t \n#define\tRX_TXSTATUS_FIFO\t3\t \n\n \n#define\tTX_AC_BK_FIFO\t\t0\t \n#define\tTX_AC_BE_FIFO\t\t1\t \n#define\tTX_AC_VI_FIFO\t\t2\t \n#define\tTX_AC_VO_FIFO\t\t3\t \n#define\tTX_BCMC_FIFO\t\t4\t \n#define\tTX_ATIM_FIFO\t\t5\t \n\n \n\n \n#define M_AC_TXLMT_BASE_ADDR         (0x180 * 2)\n#define M_AC_TXLMT_ADDR(_ac)         (M_AC_TXLMT_BASE_ADDR + (2 * (_ac)))\n\n \n#define\tTX_DATA_FIFO\t\tTX_AC_BE_FIFO\n#define\tTX_CTL_FIFO\t\tTX_AC_VO_FIFO\n\n#define WL_RSSI_ANT_MAX\t\t4\t \n\nstruct intctrlregs {\n\tu32 intstatus;\n\tu32 intmask;\n};\n\n \n \nstruct pio2regs {\n\tu16 fifocontrol;\n\tu16 fifodata;\n\tu16 fifofree;\t \n\tu16 PAD;\n};\n\n \nstruct pio2regp {\n\tstruct pio2regs tx;\n\tstruct pio2regs rx;\n};\n\n \nstruct pio4regs {\n\tu32 fifocontrol;\n\tu32 fifodata;\n};\n\n \nstruct pio4regp {\n\tstruct pio4regs tx;\n\tstruct pio4regs rx;\n};\n\n \nunion pmqreg {\n\tu32 pmqhostdata;\t \n\tstruct {\n\t\tu16 pmqctrlstatus;\t \n\t\tu16 PAD;\n\t} w;\n};\n\nstruct fifo64 {\n\tstruct dma64regs dmaxmt;\t \n\tstruct pio4regs piotx;\t \n\tstruct dma64regs dmarcv;\t \n\tstruct pio4regs piorx;\t \n};\n\n \nstruct d11regs {\n\t \n\tu32 PAD[3];\t\t \n\tu32 biststatus;\t \n\tu32 biststatus2;\t \n\tu32 PAD;\t\t \n\tu32 gptimer;\t\t \n\tu32 usectimer;\t \n\n\tu32 intrcvlazy[4];\t \n\n\tu32 PAD[4];\t\t \n\n\tu32 maccontrol;\t \n\tu32 maccommand;\t \n\tu32 macintstatus;\t \n\tu32 macintmask;\t \n\n\t \n\tu32 tplatewrptr;\t \n\tu32 tplatewrdata;\t \n\tu32 PAD[2];\t\t \n\n\t \n\tunion pmqreg pmqreg;\t \n\tu32 pmqpatl;\t\t \n\tu32 pmqpath;\t\t \n\tu32 PAD;\t\t \n\n\tu32 chnstatus;\t \n\tu32 psmdebug;\t \n\tu32 phydebug;\t \n\tu32 machwcap;\t \n\n\t \n\tu32 objaddr;\t\t \n\tu32 objdata;\t\t \n\tu32 PAD[2];\t\t \n\n\tu32 frmtxstatus;\t \n\tu32 frmtxstatus2;\t \n\tu32 PAD[2];\t\t \n\n\t \n\tu32 tsf_timerlow;\t \n\tu32 tsf_timerhigh;\t \n\tu32 tsf_cfprep;\t \n\tu32 tsf_cfpstart;\t \n\tu32 tsf_cfpmaxdur32;\t \n\tu32 PAD[3];\t\t \n\n\tu32 maccontrol1;\t \n\tu32 machwcap1;\t \n\tu32 PAD[14];\t\t \n\n\t \n\tu32 clk_ctl_st;\t \n\tu32 hw_war;\n\tu32 d11_phypllctl;\t \n\tu32 PAD[5];\t\t \n\n\t \n\tstruct fifo64 fifo64regs[6];\n\n\t \n\tstruct dma32diag dmafifo;\t \n\n\tu32 aggfifocnt;\t \n\tu32 aggfifodata;\t \n\tu32 PAD[16];\t\t \n\tu16 radioregaddr;\t \n\tu16 radioregdata;\t \n\n\t \n\tu32 rfdisabledly;\t \n\n\t \n\tu16 phyversion;\t \n\tu16 phybbconfig;\t \n\tu16 phyadcbias;\t \n\tu16 phyanacore;\t \n\tu16 phyrxstatus0;\t \n\tu16 phyrxstatus1;\t \n\tu16 phycrsth;\t \n\tu16 phytxerror;\t \n\tu16 phychannel;\t \n\tu16 PAD[1];\t\t \n\tu16 phytest;\t\t \n\tu16 phy4waddr;\t \n\tu16 phy4wdatahi;\t \n\tu16 phy4wdatalo;\t \n\tu16 phyregaddr;\t \n\tu16 phyregdata;\t \n\n\t \n\tu16 PAD[3];\t\t \n\tu16 rcv_fifo_ctl;\t \n\tu16 PAD;\t\t \n\tu16 rcv_frm_cnt;\t \n\tu16 PAD[4];\t\t \n\tu16 rssi;\t\t \n\tu16 PAD[5];\t\t \n\tu16 rcm_ctl;\t\t \n\tu16 rcm_mat_data;\t \n\tu16 rcm_mat_mask;\t \n\tu16 rcm_mat_dly;\t \n\tu16 rcm_cond_mask_l;\t \n\tu16 rcm_cond_mask_h;\t \n\tu16 rcm_cond_dly;\t \n\tu16 PAD[1];\t\t \n\tu16 ext_ihr_addr;\t \n\tu16 ext_ihr_data;\t \n\tu16 rxe_phyrs_2;\t \n\tu16 rxe_phyrs_3;\t \n\tu16 phy_mode;\t \n\tu16 rcmta_ctl;\t \n\tu16 rcmta_size;\t \n\tu16 rcmta_addr0;\t \n\tu16 rcmta_addr1;\t \n\tu16 rcmta_addr2;\t \n\tu16 PAD[30];\t\t \n\n\t \n\tu16 psm_maccontrol_h;\t \n\tu16 psm_macintstatus_l;\t \n\tu16 psm_macintstatus_h;\t \n\tu16 psm_macintmask_l;\t \n\tu16 psm_macintmask_h;\t \n\tu16 PAD;\t\t \n\tu16 psm_maccommand;\t \n\tu16 psm_brc;\t\t \n\tu16 psm_phy_hdr_param;\t \n\tu16 psm_postcard;\t \n\tu16 psm_pcard_loc_l;\t \n\tu16 psm_pcard_loc_h;\t \n\tu16 psm_gpio_in;\t \n\tu16 psm_gpio_out;\t \n\tu16 psm_gpio_oe;\t \n\n\tu16 psm_bred_0;\t \n\tu16 psm_bred_1;\t \n\tu16 psm_bred_2;\t \n\tu16 psm_bred_3;\t \n\tu16 psm_brcl_0;\t \n\tu16 psm_brcl_1;\t \n\tu16 psm_brcl_2;\t \n\tu16 psm_brcl_3;\t \n\tu16 psm_brpo_0;\t \n\tu16 psm_brpo_1;\t \n\tu16 psm_brpo_2;\t \n\tu16 psm_brpo_3;\t \n\tu16 psm_brwk_0;\t \n\tu16 psm_brwk_1;\t \n\tu16 psm_brwk_2;\t \n\tu16 psm_brwk_3;\t \n\n\tu16 psm_base_0;\t \n\tu16 psm_base_1;\t \n\tu16 psm_base_2;\t \n\tu16 psm_base_3;\t \n\tu16 psm_base_4;\t \n\tu16 psm_base_5;\t \n\tu16 psm_base_6;\t \n\tu16 psm_pc_reg_0;\t \n\tu16 psm_pc_reg_1;\t \n\tu16 psm_pc_reg_2;\t \n\tu16 psm_pc_reg_3;\t \n\tu16 PAD[0xD];\t \n\tu16 psm_corectlsts;\t \n\n\t \n\tu16 txe_aux;\t\t \n\tu16 txe_ts_loc;\t \n\tu16 txe_time_out;\t \n\tu16 txe_wm_0;\t \n\tu16 txe_wm_1;\t \n\tu16 txe_phyctl;\t \n\tu16 txe_status;\t \n\tu16 txe_mmplcp0;\t \n\tu16 txe_mmplcp1;\t \n\tu16 txe_phyctl1;\t \n\n\tu16 PAD[0x05];\t \n\n\t \n\tu16 xmtfifodef;\t \n\tu16 xmtfifo_frame_cnt;\t \n\n\tu16 xmtfifocmd;\t \n\tu16 xmtfifoflush;\t \n\tu16 xmtfifothresh;\t \n\tu16 xmtfifordy;\t \n\tu16 xmtfifoprirdy;\t \n\tu16 xmtfiforqpri;\t \n\tu16 xmttplatetxptr;\t \n\tu16 PAD;\t\t \n\tu16 xmttplateptr;\t \n\tu16 smpl_clct_strptr;\t \n\tu16 xmttplatedatalo;\t \n\tu16 xmttplatedatahi;\t \n\n\tu16 PAD[2];\t\t \n\n\tu16 xmtsel;\t\t \n\tu16 xmttxcnt;\t \n\tu16 xmttxshmaddr;\t \n\n\tu16 PAD[0x09];\t \n\n\t \n\tu16 PAD[0x40];\t \n\n\t \n\tu16 PAD[0X02];\t \n\tu16 tsf_cfpstrt_l;\t \n\tu16 tsf_cfpstrt_h;\t \n\tu16 PAD[0X05];\t \n\tu16 tsf_cfppretbtt;\t \n\tu16 PAD[0XD];\t \n\tu16 tsf_clk_frac_l;\t \n\tu16 tsf_clk_frac_h;\t \n\tu16 PAD[0X14];\t \n\tu16 tsf_random;\t \n\tu16 PAD[0x05];\t \n\t \n\tu16 tsf_gpt2_stat;\t \n\tu16 tsf_gpt2_ctr_l;\t \n\tu16 tsf_gpt2_ctr_h;\t \n\tu16 tsf_gpt2_val_l;\t \n\tu16 tsf_gpt2_val_h;\t \n\tu16 tsf_gptall_stat;\t \n\tu16 PAD[0x07];\t \n\n\t \n\tu16 ifs_sifs_rx_tx_tx;\t \n\tu16 ifs_sifs_nav_tx;\t \n\tu16 ifs_slot;\t \n\tu16 PAD;\t\t \n\tu16 ifs_ctl;\t\t \n\tu16 PAD[0x3];\t \n\tu16 ifsstat;\t\t \n\tu16 ifsmedbusyctl;\t \n\tu16 iftxdur;\t\t \n\tu16 PAD[0x3];\t \n\t \n\tu16 ifs_aifsn;\t \n\tu16 ifs_ctl1;\t \n\n\t \n\tu16 scc_ctl;\t\t \n\tu16 scc_timer_l;\t \n\tu16 scc_timer_h;\t \n\tu16 scc_frac;\t \n\tu16 scc_fastpwrup_dly;\t \n\tu16 scc_per;\t\t \n\tu16 scc_per_frac;\t \n\tu16 scc_cal_timer_l;\t \n\tu16 scc_cal_timer_h;\t \n\tu16 PAD;\t\t \n\n\tu16 PAD[0x26];\n\n\t \n\tu16 nav_ctl;\t\t \n\tu16 navstat;\t\t \n\tu16 PAD[0x3e];\t \n\n\t \n\n\tu16 wepctl;\t\t \n\tu16 wepivloc;\t \n\tu16 wepivkey;\t \n\tu16 wepwkey;\t\t \n\n\tu16 PAD[4];\t\t \n\tu16 pcmctl;\t\t \n\tu16 pcmstat;\t\t \n\tu16 PAD[6];\t\t \n\n\tu16 pmqctl;\t\t \n\tu16 pmqstatus;\t \n\tu16 pmqpat0;\t\t \n\tu16 pmqpat1;\t\t \n\tu16 pmqpat2;\t\t \n\n\tu16 pmqdat;\t\t \n\tu16 pmqdator;\t \n\tu16 pmqhst;\t\t \n\tu16 pmqpath0;\t \n\tu16 pmqpath1;\t \n\tu16 pmqpath2;\t \n\tu16 pmqdath;\t\t \n\n\tu16 PAD[0x04];\t \n\n\t \n};\n\n \n#define D11REGOFFS(field)\toffsetof(struct d11regs, field)\n\n#define\tPIHR_BASE\t0x0400\t \n\n \n#define\tBT_DONE\t\t(1U << 31)\t \n#define\tBT_B2S\t\t(1 << 30)\t \n\n \n#define\tI_PC\t\t(1 << 10)\t \n#define\tI_PD\t\t(1 << 11)\t \n#define\tI_DE\t\t(1 << 12)\t \n#define\tI_RU\t\t(1 << 13)\t \n#define\tI_RO\t\t(1 << 14)\t \n#define\tI_XU\t\t(1 << 15)\t \n#define\tI_RI\t\t(1 << 16)\t \n#define\tI_XI\t\t(1 << 24)\t \n\n \n#define\tIRL_TO_MASK\t\t0x00ffffff\t \n#define\tIRL_FC_MASK\t\t0xff000000\t \n#define\tIRL_FC_SHIFT\t\t24\t \n\n \n#define\tMCTL_GMODE\t\t(1U << 31)\n#define\tMCTL_DISCARD_PMQ\t(1 << 30)\n#define\tMCTL_TBTTHOLD\t\t(1 << 28)\n#define\tMCTL_WAKE\t\t(1 << 26)\n#define\tMCTL_HPS\t\t(1 << 25)\n#define\tMCTL_PROMISC\t\t(1 << 24)\n#define\tMCTL_KEEPBADFCS\t\t(1 << 23)\n#define\tMCTL_KEEPCONTROL\t(1 << 22)\n#define\tMCTL_PHYLOCK\t\t(1 << 21)\n#define\tMCTL_BCNS_PROMISC\t(1 << 20)\n#define\tMCTL_LOCK_RADIO\t\t(1 << 19)\n#define\tMCTL_AP\t\t\t(1 << 18)\n#define\tMCTL_INFRA\t\t(1 << 17)\n#define\tMCTL_BIGEND\t\t(1 << 16)\n#define\tMCTL_GPOUT_SEL_MASK\t(3 << 14)\n#define\tMCTL_GPOUT_SEL_SHIFT\t14\n#define\tMCTL_EN_PSMDBG\t\t(1 << 13)\n#define\tMCTL_IHR_EN\t\t(1 << 10)\n#define\tMCTL_SHM_UPPER\t\t(1 <<  9)\n#define\tMCTL_SHM_EN\t\t(1 <<  8)\n#define\tMCTL_PSM_JMP_0\t\t(1 <<  2)\n#define\tMCTL_PSM_RUN\t\t(1 <<  1)\n#define\tMCTL_EN_MAC\t\t(1 <<  0)\n\n \n#define\tMCMD_BCN0VLD\t\t(1 <<  0)\n#define\tMCMD_BCN1VLD\t\t(1 <<  1)\n#define\tMCMD_DIRFRMQVAL\t\t(1 <<  2)\n#define\tMCMD_CCA\t\t(1 <<  3)\n#define\tMCMD_BG_NOISE\t\t(1 <<  4)\n#define\tMCMD_SKIP_SHMINIT\t(1 <<  5)\t \n#define MCMD_SAMPLECOLL\t\tMCMD_SKIP_SHMINIT  \n\n \n \n#define\tMI_MACSSPNDD\t\t(1 <<  0)\n \n#define\tMI_BCNTPL\t\t(1 <<  1)\n \n#define\tMI_TBTT\t\t\t(1 <<  2)\n \n#define\tMI_BCNSUCCESS\t\t(1 <<  3)\n \n#define\tMI_BCNCANCLD\t\t(1 <<  4)\n \n#define\tMI_ATIMWINEND\t\t(1 <<  5)\n \n#define\tMI_PMQ\t\t\t(1 <<  6)\n \n#define\tMI_NSPECGEN_0\t\t(1 <<  7)\n \n#define\tMI_NSPECGEN_1\t\t(1 <<  8)\n \n#define\tMI_MACTXERR\t\t(1 <<  9)\n \n#define\tMI_NSPECGEN_3\t\t(1 << 10)\n \n#define\tMI_PHYTXERR\t\t(1 << 11)\n \n#define\tMI_PME\t\t\t(1 << 12)\n \n#define\tMI_GP0\t\t\t(1 << 13)\n \n#define\tMI_GP1\t\t\t(1 << 14)\n \n#define\tMI_DMAINT\t\t(1 << 15)\n \n#define\tMI_TXSTOP\t\t(1 << 16)\n \n#define\tMI_CCA\t\t\t(1 << 17)\n \n#define\tMI_BG_NOISE\t\t(1 << 18)\n \n#define\tMI_DTIM_TBTT\t\t(1 << 19)\n \n#define MI_PRQ\t\t\t(1 << 20)\n \n#define\tMI_PWRUP\t\t(1 << 21)\n#define\tMI_RESERVED3\t\t(1 << 22)\n#define\tMI_RESERVED2\t\t(1 << 23)\n#define MI_RESERVED1\t\t(1 << 25)\n \n#define MI_RFDISABLE\t\t(1 << 28)\n \n#define\tMI_TFS\t\t\t(1 << 29)\n \n#define\tMI_PHYCHANGED\t\t(1 << 30)\n \n#define\tMI_TO\t\t\t(1U << 31)\n\n \n \n#define\tMCAP_TKIPMIC\t\t0x80000000\t \n\n \n \n#define\tPMQH_DATA_MASK\t\t0xffff0000\n \n#define\tPMQH_BSSCFG\t\t0x00100000\n \n#define\tPMQH_PMOFF\t\t0x00010000\n \n#define\tPMQH_PMON\t\t0x00020000\n \n#define\tPMQH_DASAT\t\t0x00040000\n \n#define\tPMQH_ATIMFAIL\t\t0x00080000\n \n#define\tPMQH_DEL_ENTRY\t\t0x00000001\n \n#define\tPMQH_DEL_MULT\t\t0x00000002\n \n#define\tPMQH_OFLO\t\t0x00000004\n \n#define\tPMQH_NOT_EMPTY\t\t0x00000008\n\n \n \n#define\tPDBG_CRS\t\t(1 << 0)\n \n#define\tPDBG_TXA\t\t(1 << 1)\n \n#define\tPDBG_TXF\t\t(1 << 2)\n \n#define\tPDBG_TXE\t\t(1 << 3)\n \n#define\tPDBG_RXF\t\t(1 << 4)\n \n#define\tPDBG_RXS\t\t(1 << 5)\n \n#define\tPDBG_RXFRG\t\t(1 << 6)\n \n#define\tPDBG_RXV\t\t(1 << 7)\n \n#define\tPDBG_RFD\t\t(1 << 16)\n\n \n#define\tOBJADDR_SEL_MASK\t0x000F0000\n#define\tOBJADDR_UCM_SEL\t\t0x00000000\n#define\tOBJADDR_SHM_SEL\t\t0x00010000\n#define\tOBJADDR_SCR_SEL\t\t0x00020000\n#define\tOBJADDR_IHR_SEL\t\t0x00030000\n#define\tOBJADDR_RCMTA_SEL\t0x00040000\n#define\tOBJADDR_SRCHM_SEL\t0x00060000\n#define\tOBJADDR_WINC\t\t0x01000000\n#define\tOBJADDR_RINC\t\t0x02000000\n#define\tOBJADDR_AUTO_INC\t0x03000000\n\n#define\tWEP_PCMADDR\t\t0x07d4\n#define\tWEP_PCMDATA\t\t0x07d6\n\n \n#define\tTXS_V\t\t\t(1 << 0)\t \n#define\tTXS_STATUS_MASK\t\t0xffff\n#define\tTXS_FID_MASK\t\t0xffff0000\n#define\tTXS_FID_SHIFT\t\t16\n\n \n#define\tTXS_SEQ_MASK\t\t0xffff\n#define\tTXS_PTX_MASK\t\t0xff0000\n#define\tTXS_PTX_SHIFT\t\t16\n#define\tTXS_MU_MASK\t\t0x01000000\n#define\tTXS_MU_SHIFT\t\t24\n\n \n#define CCS_ERSRC_REQ_D11PLL\t0x00000100\t \n#define CCS_ERSRC_REQ_PHYPLL\t0x00000200\t \n#define CCS_ERSRC_AVAIL_D11PLL\t0x01000000\t \n#define CCS_ERSRC_AVAIL_PHYPLL\t0x02000000\t \n\n \n#define CCS_ERSRC_REQ_HT    0x00000010\t \n#define CCS_ERSRC_AVAIL_HT  0x00020000\t \n\n \n#define\tCFPREP_CBI_MASK\t\t0xffffffc0\n#define\tCFPREP_CBI_SHIFT\t6\n#define\tCFPREP_CFPP\t\t0x00000001\n\n \n#define TXFIFOCMD_RESET_MASK\t(1 << 15)\t \n#define TXFIFOCMD_FIFOSEL_SHIFT\t8\t \n#define TXFIFO_FIFOTOP_SHIFT\t8\t \n\n#define TXFIFO_START_BLK16\t 65\t \n#define TXFIFO_START_BLK\t 6\t \n#define TXFIFO_SIZE_UNIT\t256\t \n#define MBSS16_TEMPLMEM_MINBLKS\t65\t \n\n \n \n#define\tPV_AV_MASK\t\t0xf000\n \n#define\tPV_AV_SHIFT\t\t12\n \n#define\tPV_PT_MASK\t\t0x0f00\n \n#define\tPV_PT_SHIFT\t\t8\n \n#define\tPV_PV_MASK\t\t0x000f\n#define\tPHY_TYPE(v)\t\t((v & PV_PT_MASK) >> PV_PT_SHIFT)\n\n \n#define\tPHY_TYPE_N\t\t4\t \n#define\tPHY_TYPE_SSN\t\t6\t \n#define\tPHY_TYPE_LCN\t\t8\t \n#define\tPHY_TYPE_LCNXN\t\t9\t \n#define\tPHY_TYPE_NULL\t\t0xf\t \n\n \n#define\tANA_11N_013\t\t5\n\n \nstruct ofdm_phy_hdr {\n\tu8 rlpt[3];\t\t \n\tu16 service;\n\tu8 pad;\n} __packed;\n\n#define\tD11A_PHY_HDR_GRATE(phdr)\t((phdr)->rlpt[0] & 0x0f)\n#define\tD11A_PHY_HDR_GRES(phdr)\t\t(((phdr)->rlpt[0] >> 4) & 0x01)\n#define\tD11A_PHY_HDR_GLENGTH(phdr)\t(((u32 *)((phdr)->rlpt) >> 5) & 0x0fff)\n#define\tD11A_PHY_HDR_GPARITY(phdr)\t(((phdr)->rlpt[3] >> 1) & 0x01)\n#define\tD11A_PHY_HDR_GTAIL(phdr)\t(((phdr)->rlpt[3] >> 2) & 0x3f)\n\n \n#define\tD11A_PHY_HDR_SRATE(phdr, rate)\t\t\\\n\t((phdr)->rlpt[0] = ((phdr)->rlpt[0] & 0xf0) | ((rate) & 0xf))\n \n#define\tD11A_PHY_HDR_SRES(phdr)\t\t((phdr)->rlpt[0] &= 0xef)\n \n#define\tD11A_PHY_HDR_SLENGTH(phdr, length)\t\\\n\t(*(u32 *)((phdr)->rlpt) = *(u32 *)((phdr)->rlpt) | \\\n\t(((length) & 0x0fff) << 5))\n \n#define\tD11A_PHY_HDR_STAIL(phdr)\t((phdr)->rlpt[3] &= 0x03)\n\n#define\tD11A_PHY_HDR_LEN_L\t3\t \n#define\tD11A_PHY_HDR_LEN_R\t2\t \n\n#define\tD11A_PHY_TX_DELAY\t(2)\t \n\n#define\tD11A_PHY_HDR_TIME\t(4)\t \n#define\tD11A_PHY_PRE_TIME\t(16)\n#define\tD11A_PHY_PREHDR_TIME\t(D11A_PHY_PRE_TIME + D11A_PHY_HDR_TIME)\n\n \nstruct cck_phy_hdr {\n\tu8 signal;\n\tu8 service;\n\tu16 length;\n\tu16 crc;\n} __packed;\n\n#define\tD11B_PHY_HDR_LEN\t6\n\n#define\tD11B_PHY_TX_DELAY\t(3)\t \n\n#define\tD11B_PHY_LHDR_TIME\t(D11B_PHY_HDR_LEN << 3)\n#define\tD11B_PHY_LPRE_TIME\t(144)\n#define\tD11B_PHY_LPREHDR_TIME\t(D11B_PHY_LPRE_TIME + D11B_PHY_LHDR_TIME)\n\n#define\tD11B_PHY_SHDR_TIME\t(D11B_PHY_LHDR_TIME >> 1)\n#define\tD11B_PHY_SPRE_TIME\t(D11B_PHY_LPRE_TIME >> 1)\n#define\tD11B_PHY_SPREHDR_TIME\t(D11B_PHY_SPRE_TIME + D11B_PHY_SHDR_TIME)\n\n#define\tD11B_PLCP_SIGNAL_LOCKED\t(1 << 2)\n#define\tD11B_PLCP_SIGNAL_LE\t(1 << 7)\n\n#define MIMO_PLCP_MCS_MASK\t0x7f\t \n#define MIMO_PLCP_40MHZ\t\t0x80\t \n#define MIMO_PLCP_AMPDU\t\t0x08\t \n\n#define BRCMS_GET_CCK_PLCP_LEN(plcp) (plcp[4] + (plcp[5] << 8))\n#define BRCMS_GET_MIMO_PLCP_LEN(plcp) (plcp[1] + (plcp[2] << 8))\n#define BRCMS_SET_MIMO_PLCP_LEN(plcp, len) \\\n\tdo { \\\n\t\tplcp[1] = len & 0xff; \\\n\t\tplcp[2] = ((len >> 8) & 0xff); \\\n\t} while (0)\n\n#define BRCMS_SET_MIMO_PLCP_AMPDU(plcp) (plcp[3] |= MIMO_PLCP_AMPDU)\n#define BRCMS_CLR_MIMO_PLCP_AMPDU(plcp) (plcp[3] &= ~MIMO_PLCP_AMPDU)\n#define BRCMS_IS_MIMO_PLCP_AMPDU(plcp) (plcp[3] & MIMO_PLCP_AMPDU)\n\n \n#define\tD11_PHY_HDR_LEN\t6\n\n \nstruct d11txh {\n\t__le16 MacTxControlLow;\t \n\t__le16 MacTxControlHigh;\t \n\t__le16 MacFrameControl;\t \n\t__le16 TxFesTimeNormal;\t \n\t__le16 PhyTxControlWord;\t \n\t__le16 PhyTxControlWord_1;\t \n\t__le16 PhyTxControlWord_1_Fbr;\t \n\t__le16 PhyTxControlWord_1_Rts;\t \n\t__le16 PhyTxControlWord_1_FbrRts;\t \n\t__le16 MainRates;\t \n\t__le16 XtraFrameTypes;\t \n\tu8 IV[16];\t\t \n\tu8 TxFrameRA[6];\t \n\t__le16 TxFesTimeFallback;\t \n\tu8 RTSPLCPFallback[6];\t \n\t__le16 RTSDurFallback;\t \n\tu8 FragPLCPFallback[6];\t \n\t__le16 FragDurFallback;\t \n\t__le16 MModeLen;\t \n\t__le16 MModeFbrLen;\t \n\t__le16 TstampLow;\t \n\t__le16 TstampHigh;\t \n\t__le16 ABI_MimoAntSel;\t \n\t__le16 PreloadSize;\t \n\t__le16 AmpduSeqCtl;\t \n\t__le16 TxFrameID;\t \n\t__le16 TxStatus;\t \n\t__le16 MaxNMpdus;\t \n\t__le16 MaxABytes_MRT;\t \n\t__le16 MaxABytes_FBR;\t \n\t__le16 MinMBytes;\t \n\tu8 RTSPhyHeader[D11_PHY_HDR_LEN];\t \n\tstruct ieee80211_rts rts_frame;\t \n\tu16 PAD;\t\t \n} __packed __aligned(2);\n\n#define\tD11_TXH_LEN\t\t112\t \n\n \n#define FT_CCK\t0\n#define FT_OFDM\t1\n#define FT_HT\t2\n#define FT_N\t3\n\n \n#define TXC_AMPDU_SHIFT\t\t9\t \n#define TXC_AMPDU_NONE\t\t0\t \n#define TXC_AMPDU_FIRST\t\t1\t \n#define TXC_AMPDU_MIDDLE\t2\t \n#define TXC_AMPDU_LAST\t\t3\t \n\n \n#define TXC_AMIC\t\t0x8000\n#define\tTXC_SENDCTS\t\t0x0800\n#define TXC_AMPDU_MASK\t\t0x0600\n#define TXC_BW_40\t\t0x0100\n#define TXC_FREQBAND_5G\t\t0x0080\n#define\tTXC_DFCS\t\t0x0040\n#define\tTXC_IGNOREPMQ\t\t0x0020\n#define\tTXC_HWSEQ\t\t0x0010\n#define\tTXC_STARTMSDU\t\t0x0008\n#define\tTXC_SENDRTS\t\t0x0004\n#define\tTXC_LONGFRAME\t\t0x0002\n#define\tTXC_IMMEDACK\t\t0x0001\n\n \n \n#define TXC_PREAMBLE_RTS_FB_SHORT\t0x8000\n \n#define TXC_PREAMBLE_RTS_MAIN_SHORT\t0x4000\n \n#define TXC_PREAMBLE_DATA_FB_SHORT\t0x2000\n\n \n \n#define\tTXC_AMPDU_FBR\t\t0x1000\n#define\tTXC_SECKEY_MASK\t\t0x0FF0\n#define\tTXC_SECKEY_SHIFT\t4\n \n#define\tTXC_ALT_TXPWR\t\t0x0008\n#define\tTXC_SECTYPE_MASK\t0x0007\n#define\tTXC_SECTYPE_SHIFT\t0\n\n \n#define AMPDU_FBR_NULL_DELIM  5\t \n\n \n#define\tPHY_TXC_PWR_MASK\t0xFC00\n#define\tPHY_TXC_PWR_SHIFT\t10\n#define\tPHY_TXC_ANT_MASK\t0x03C0\t \n#define\tPHY_TXC_ANT_SHIFT\t6\n#define\tPHY_TXC_ANT_0_1\t\t0x00C0\t \n#define\tPHY_TXC_LCNPHY_ANT_LAST\t0x0000\n#define\tPHY_TXC_ANT_3\t\t0x0200\t \n#define\tPHY_TXC_ANT_2\t\t0x0100\t \n#define\tPHY_TXC_ANT_1\t\t0x0080\t \n#define\tPHY_TXC_ANT_0\t\t0x0040\t \n#define\tPHY_TXC_SHORT_HDR\t0x0010\n\n#define\tPHY_TXC_OLD_ANT_0\t0x0000\n#define\tPHY_TXC_OLD_ANT_1\t0x0100\n#define\tPHY_TXC_OLD_ANT_LAST\t0x0300\n\n \n#define PHY_TXC1_BW_MASK\t\t0x0007\n#define PHY_TXC1_BW_10MHZ\t\t0\n#define PHY_TXC1_BW_10MHZ_UP\t\t1\n#define PHY_TXC1_BW_20MHZ\t\t2\n#define PHY_TXC1_BW_20MHZ_UP\t\t3\n#define PHY_TXC1_BW_40MHZ\t\t4\n#define PHY_TXC1_BW_40MHZ_DUP\t\t5\n#define PHY_TXC1_MODE_SHIFT\t\t3\n#define PHY_TXC1_MODE_MASK\t\t0x0038\n#define PHY_TXC1_MODE_SISO\t\t0\n#define PHY_TXC1_MODE_CDD\t\t1\n#define PHY_TXC1_MODE_STBC\t\t2\n#define PHY_TXC1_MODE_SDM\t\t3\n\n \n#define\tPHY_TXC_HTANT_MASK\t\t0x3fC0\t \n\n \n#define XFTS_RTS_FT_SHIFT\t2\n#define XFTS_FBRRTS_FT_SHIFT\t4\n#define XFTS_CHANNEL_SHIFT\t8\n\n \n#define\tPHY_AWS_ANTDIV\t\t0x2000\n\n \n#define IFS_USEEDCF\t(1 << 2)\n\n \n#define IFS_CTL1_EDCRS\t(1 << 3)\n#define IFS_CTL1_EDCRS_20L (1 << 4)\n#define IFS_CTL1_EDCRS_40 (1 << 5)\n\n \n#define ABI_MAS_ADDR_BMP_IDX_MASK\t0x0f00\n#define ABI_MAS_ADDR_BMP_IDX_SHIFT\t8\n#define ABI_MAS_FBR_ANT_PTN_MASK\t0x00f0\n#define ABI_MAS_FBR_ANT_PTN_SHIFT\t4\n#define ABI_MAS_MRT_ANT_PTN_MASK\t0x000f\n\n \nstruct tx_status {\n\tu16 framelen;\n\tu16 PAD;\n\tu16 frameid;\n\tu16 status;\n\tu16 lasttxtime;\n\tu16 sequence;\n\tu16 phyerr;\n\tu16 ackphyrxsh;\n} __packed;\n\n#define\tTXSTATUS_LEN\t16\n\n \n#define\tTX_STATUS_FRM_RTX_MASK\t0xF000\n#define\tTX_STATUS_FRM_RTX_SHIFT\t12\n#define\tTX_STATUS_RTS_RTX_MASK\t0x0F00\n#define\tTX_STATUS_RTS_RTX_SHIFT\t8\n#define TX_STATUS_MASK\t\t0x00FE\n#define\tTX_STATUS_PMINDCTD\t(1 << 7)  \n#define\tTX_STATUS_INTERMEDIATE\t(1 << 6)  \n#define\tTX_STATUS_AMPDU\t\t(1 << 5)  \n#define TX_STATUS_SUPR_MASK\t0x1C\t  \n#define TX_STATUS_SUPR_SHIFT\t2\n#define\tTX_STATUS_ACK_RCV\t(1 << 1)  \n#define\tTX_STATUS_VALID\t\t(1 << 0)  \n#define\tTX_STATUS_NO_ACK\t0\n\n \n#define\tTX_STATUS_SUPR_PMQ\t(1 << 2)  \n#define\tTX_STATUS_SUPR_FLUSH\t(2 << 2)  \n#define\tTX_STATUS_SUPR_FRAG\t(3 << 2)  \n#define\tTX_STATUS_SUPR_TBTT\t(3 << 2)  \n#define\tTX_STATUS_SUPR_BADCH\t(4 << 2)  \n#define\tTX_STATUS_SUPR_EXPTIME\t(5 << 2)  \n#define\tTX_STATUS_SUPR_UF\t(6 << 2)  \n\n \n#define TX_STATUS_UNEXP(status) \\\n\t((((status) & TX_STATUS_INTERMEDIATE) != 0) && \\\n\t TX_STATUS_UNEXP_AMPDU(status))\n\n \n#define TX_STATUS_UNEXP_AMPDU(status) \\\n\t((((status) & TX_STATUS_SUPR_MASK) != 0) && \\\n\t (((status) & TX_STATUS_SUPR_MASK) != TX_STATUS_SUPR_EXPTIME))\n\n#define TX_STATUS_BA_BMAP03_MASK\t0xF000\t \n#define TX_STATUS_BA_BMAP03_SHIFT\t12\t \n#define TX_STATUS_BA_BMAP47_MASK\t0x001E\t \n#define TX_STATUS_BA_BMAP47_SHIFT\t3\t \n\n \n\n \n#define\tRCM_INC_MASK_H\t\t0x0080\n#define\tRCM_INC_MASK_L\t\t0x0040\n#define\tRCM_INC_DATA\t\t0x0020\n#define\tRCM_INDEX_MASK\t\t0x001F\n#define\tRCM_SIZE\t\t15\n\n#define\tRCM_MAC_OFFSET\t\t0\t \n#define\tRCM_BSSID_OFFSET\t3\t \n#define\tRCM_F_BSSID_0_OFFSET\t6\t \n#define\tRCM_F_BSSID_1_OFFSET\t9\t \n#define\tRCM_F_BSSID_2_OFFSET\t12\t \n\n#define RCM_WEP_TA0_OFFSET\t16\n#define RCM_WEP_TA1_OFFSET\t19\n#define RCM_WEP_TA2_OFFSET\t22\n#define RCM_WEP_TA3_OFFSET\t25\n\n \n\n \n#define MAC_PHY_RESET\t\t1\n#define MAC_PHY_CLOCK_EN\t2\n#define MAC_PHY_FORCE_CLK\t4\n\n \n\n \n#define\tWKEY_START\t\t(1 << 8)\n#define\tWKEY_SEL_MASK\t\t0x1F\n\n \n\n \n#define RCMTA_SIZE 50\n\n#define M_ADDR_BMP_BLK\t\t(0x37e * 2)\n#define M_ADDR_BMP_BLK_SZ\t12\n\n#define ADDR_BMP_RA\t\t(1 << 0)\t \n#define ADDR_BMP_TA\t\t(1 << 1)\t \n#define ADDR_BMP_BSSID\t\t(1 << 2)\t \n#define ADDR_BMP_AP\t\t(1 << 3)\t \n#define ADDR_BMP_STA\t\t(1 << 4)\t \n#define ADDR_BMP_RESERVED1\t(1 << 5)\n#define ADDR_BMP_RESERVED2\t(1 << 6)\n#define ADDR_BMP_RESERVED3\t(1 << 7)\n#define ADDR_BMP_BSS_IDX_MASK\t(3 << 8)\t \n#define ADDR_BMP_BSS_IDX_SHIFT\t8\n\n#define\tWSEC_MAX_RCMTA_KEYS\t54\n\n \n#define\tWSEC_MAX_TKMIC_ENGINE_KEYS\t\t12\t \n\n \n#define WSEC_MAX_RXE_KEYS\t4\n\n \n \n#define\tSKL_ALGO_MASK\t\t0x0007\n#define\tSKL_ALGO_SHIFT\t\t0\n#define\tSKL_KEYID_MASK\t\t0x0008\n#define\tSKL_KEYID_SHIFT\t\t3\n#define\tSKL_INDEX_MASK\t\t0x03F0\n#define\tSKL_INDEX_SHIFT\t\t4\n#define\tSKL_GRP_ALGO_MASK\t0x1c00\n#define\tSKL_GRP_ALGO_SHIFT\t10\n\n \n#define\tSKL_IBSS_INDEX_MASK\t0x01F0\n#define\tSKL_IBSS_INDEX_SHIFT\t4\n#define\tSKL_IBSS_KEYID1_MASK\t0x0600\n#define\tSKL_IBSS_KEYID1_SHIFT\t9\n#define\tSKL_IBSS_KEYID2_MASK\t0x1800\n#define\tSKL_IBSS_KEYID2_SHIFT\t11\n#define\tSKL_IBSS_KEYALGO_MASK\t0xE000\n#define\tSKL_IBSS_KEYALGO_SHIFT\t13\n\n#define\tWSEC_MODE_OFF\t\t0\n#define\tWSEC_MODE_HW\t\t1\n#define\tWSEC_MODE_SW\t\t2\n\n#define\tWSEC_ALGO_OFF\t\t0\n#define\tWSEC_ALGO_WEP1\t\t1\n#define\tWSEC_ALGO_TKIP\t\t2\n#define\tWSEC_ALGO_AES\t\t3\n#define\tWSEC_ALGO_WEP128\t4\n#define\tWSEC_ALGO_AES_LEGACY\t5\n#define\tWSEC_ALGO_NALG\t\t6\n\n#define\tAES_MODE_NONE\t\t0\n#define\tAES_MODE_CCM\t\t1\n\n \n#define\tWECR0_KEYREG_SHIFT\t0\n#define\tWECR0_KEYREG_MASK\t0x7\n#define\tWECR0_DECRYPT\t\t(1 << 3)\n#define\tWECR0_IVINLINE\t\t(1 << 4)\n#define\tWECR0_WEPALG_SHIFT\t5\n#define\tWECR0_WEPALG_MASK\t(0x7 << 5)\n#define\tWECR0_WKEYSEL_SHIFT\t8\n#define\tWECR0_WKEYSEL_MASK\t(0x7 << 8)\n#define\tWECR0_WKEYSTART\t\t(1 << 11)\n#define\tWECR0_WEPINIT\t\t(1 << 14)\n#define\tWECR0_ICVERR\t\t(1 << 15)\n\n \n#define\tT_ACTS_TPL_BASE\t\t(0)\n#define\tT_NULL_TPL_BASE\t\t(0xc * 2)\n#define\tT_QNULL_TPL_BASE\t(0x1c * 2)\n#define\tT_RR_TPL_BASE\t\t(0x2c * 2)\n#define\tT_BCN0_TPL_BASE\t\t(0x34 * 2)\n#define\tT_PRS_TPL_BASE\t\t(0x134 * 2)\n#define\tT_BCN1_TPL_BASE\t\t(0x234 * 2)\n#define T_TX_FIFO_TXRAM_BASE\t(T_ACTS_TPL_BASE + \\\n\t\t\t\t (TXFIFO_START_BLK * TXFIFO_SIZE_UNIT))\n\n#define T_BA_TPL_BASE\t\tT_QNULL_TPL_BASE  \n\n#define T_RAM_ACCESS_SZ\t\t4\t \n\n \n\n \n#define\tM_MACHW_VER\t\t(0x00b * 2)\n\n \n#define\tM_MACHW_CAP_L\t\t(0x060 * 2)\n#define\tM_MACHW_CAP_H\t(0x061 * 2)\n\n \n#define M_EDCF_STATUS_OFF\t(0x007 * 2)\n#define M_TXF_CUR_INDEX\t\t(0x018 * 2)\n#define M_EDCF_QINFO\t\t(0x120 * 2)\n\n \n#define\tM_DOT11_SLOT\t\t(0x008 * 2)\n#define\tM_DOT11_DTIMPERIOD\t(0x009 * 2)\n#define\tM_NOSLPZNATDTIM\t\t(0x026 * 2)\n\n \n#define\tM_BCN0_FRM_BYTESZ\t(0x00c * 2)\t \n#define\tM_BCN1_FRM_BYTESZ\t(0x00d * 2)\t \n#define\tM_BCN_TXTSF_OFFSET\t(0x00e * 2)\n#define\tM_TIMBPOS_INBEACON\t(0x00f * 2)\n#define\tM_SFRMTXCNTFBRTHSD\t(0x022 * 2)\n#define\tM_LFRMTXCNTFBRTHSD\t(0x023 * 2)\n#define\tM_BCN_PCTLWD\t\t(0x02a * 2)\n#define M_BCN_LI\t\t(0x05b * 2)\t \n\n \n#define M_MAXRXFRM_LEN\t\t(0x010 * 2)\n\n \n#define\tM_RSP_PCTLWD\t\t(0x011 * 2)\n\n \n#define M_TXPWR_N\t\t(0x012 * 2)\n#define M_TXPWR_TARGET\t\t(0x013 * 2)\n#define M_TXPWR_MAX\t\t(0x014 * 2)\n#define M_TXPWR_CUR\t\t(0x019 * 2)\n\n \n#define\tM_RX_PAD_DATA_OFFSET\t(0x01a * 2)\n\n \n#define\tM_SEC_DEFIVLOC\t\t(0x01e * 2)\n#define\tM_SEC_VALNUMSOFTMCHTA\t(0x01f * 2)\n#define\tM_PHYVER\t\t(0x028 * 2)\n#define\tM_PHYTYPE\t\t(0x029 * 2)\n#define\tM_SECRXKEYS_PTR\t\t(0x02b * 2)\n#define\tM_TKMICKEYS_PTR\t\t(0x059 * 2)\n#define\tM_SECKINDXALGO_BLK\t(0x2ea * 2)\n#define M_SECKINDXALGO_BLK_SZ\t54\n#define\tM_SECPSMRXTAMCH_BLK\t(0x2fa * 2)\n#define\tM_TKIP_TSC_TTAK\t\t(0x18c * 2)\n#define\tD11_MAX_KEY_SIZE\t16\n\n#define\tM_MAX_ANTCNT\t\t(0x02e * 2)\t \n\n \n#define\tM_SSIDLEN\t\t(0x024 * 2)\n#define\tM_PRB_RESP_FRM_LEN\t(0x025 * 2)\n#define\tM_PRS_MAXTIME\t\t(0x03a * 2)\n#define\tM_SSID\t\t\t(0xb0 * 2)\n#define\tM_CTXPRS_BLK\t\t(0xc0 * 2)\n#define\tC_CTX_PCTLWD_POS\t(0x4 * 2)\n\n \n#define M_OFDM_OFFSET\t\t(0x027 * 2)\n\n \n#define\tM_B_TSSI_0\t\t(0x02c * 2)\n#define\tM_B_TSSI_1\t\t(0x02d * 2)\n\n \n#define\tM_HOST_FLAGS1\t\t(0x02f * 2)\n#define\tM_HOST_FLAGS2\t\t(0x030 * 2)\n#define\tM_HOST_FLAGS3\t\t(0x031 * 2)\n#define\tM_HOST_FLAGS4\t\t(0x03c * 2)\n#define\tM_HOST_FLAGS5\t\t(0x06a * 2)\n#define\tM_HOST_FLAGS_SZ\t\t16\n\n#define M_RADAR_REG\t\t(0x033 * 2)\n\n \n#define\tM_A_TSSI_0\t\t(0x034 * 2)\n#define\tM_A_TSSI_1\t\t(0x035 * 2)\n\n \n#define M_NOISE_IF_COUNT\t(0x034 * 2)\n#define M_NOISE_IF_TIMEOUT\t(0x035 * 2)\n\n#define\tM_RF_RX_SP_REG1\t\t(0x036 * 2)\n\n \n#define\tM_G_TSSI_0\t\t(0x038 * 2)\n#define\tM_G_TSSI_1\t\t(0x039 * 2)\n\n \n#define\tM_JSSI_0\t\t(0x44 * 2)\n#define\tM_JSSI_1\t\t(0x45 * 2)\n#define\tM_JSSI_AUX\t\t(0x46 * 2)\n\n#define\tM_CUR_2050_RADIOCODE\t(0x47 * 2)\n\n \n#define M_FIFOSIZE0\t\t(0x4c * 2)\n#define M_FIFOSIZE1\t\t(0x4d * 2)\n#define M_FIFOSIZE2\t\t(0x4e * 2)\n#define M_FIFOSIZE3\t\t(0x4f * 2)\n#define D11_MAX_TX_FRMS\t\t32\t \n\n \n#define M_CURCHANNEL\t\t(0x50 * 2)\n#define D11_CURCHANNEL_5G\t0x0100;\n#define D11_CURCHANNEL_40\t0x0200;\n#define D11_CURCHANNEL_MAX\t0x00FF;\n\n \n#define M_BCMC_FID\t\t(0x54 * 2)\n#define INVALIDFID\t\t0xffff\n\n \n#define\tM_BCN_PCTL1WD\t\t(0x058 * 2)\n\n \n#define M_TX_IDLE_BUSY_RATIO_X_16_CCK  (0x52 * 2)\n#define M_TX_IDLE_BUSY_RATIO_X_16_OFDM (0x5A * 2)\n\n \n#define M_LCN_RSSI_0\t\t0x1332\n#define M_LCN_RSSI_1\t\t0x1338\n#define M_LCN_RSSI_2\t\t0x133e\n#define M_LCN_RSSI_3\t\t0x1344\n\n \n#define M_LCN_SNR_A_0\t0x1334\n#define M_LCN_SNR_B_0\t0x1336\n\n#define M_LCN_SNR_A_1\t0x133a\n#define M_LCN_SNR_B_1\t0x133c\n\n#define M_LCN_SNR_A_2\t0x1340\n#define M_LCN_SNR_B_2\t0x1342\n\n#define M_LCN_SNR_A_3\t0x1346\n#define M_LCN_SNR_B_3\t0x1348\n\n#define M_LCN_LAST_RESET\t(81*2)\n#define M_LCN_LAST_LOC\t(63*2)\n#define M_LCNPHY_RESET_STATUS (4902)\n#define M_LCNPHY_DSC_TIME\t(0x98d*2)\n#define M_LCNPHY_RESET_CNT_DSC (0x98b*2)\n#define M_LCNPHY_RESET_CNT\t(0x98c*2)\n\n \n#define\tM_RT_DIRMAP_A\t\t(0xe0 * 2)\n#define\tM_RT_BBRSMAP_A\t\t(0xf0 * 2)\n#define\tM_RT_DIRMAP_B\t\t(0x100 * 2)\n#define\tM_RT_BBRSMAP_B\t\t(0x110 * 2)\n\n \n#define\tM_RT_PRS_PLCP_POS\t10\n#define\tM_RT_PRS_DUR_POS\t16\n#define\tM_RT_OFDM_PCTL1_POS\t18\n\n#define M_20IN40_IQ\t\t\t(0x380 * 2)\n\n \n#define M_CURR_IDX1\t\t(0x384 * 2)\n#define M_CURR_IDX2\t\t(0x387 * 2)\n\n#define M_BSCALE_ANT0\t(0x5e * 2)\n#define M_BSCALE_ANT1\t(0x5f * 2)\n\n \n#define M_MIMO_ANTSEL_RXDFLT\t(0x63 * 2)\n#define M_ANTSEL_CLKDIV\t(0x61 * 2)\n#define M_MIMO_ANTSEL_TXDFLT\t(0x64 * 2)\n\n#define M_MIMO_MAXSYM\t(0x5d * 2)\n#define MIMO_MAXSYM_DEF\t\t0x8000\t \n#define MIMO_MAXSYM_MAX\t\t0xffff\t \n\n#define M_WATCHDOG_8TU\t\t(0x1e * 2)\n#define WATCHDOG_8TU_DEF\t5\n#define WATCHDOG_8TU_MAX\t10\n\n \n \n#define M_PKTENG_CTRL\t\t(0x6c * 2)\n \n#define M_PKTENG_IFS\t\t(0x6d * 2)\n \n#define M_PKTENG_FRMCNT_LO\t(0x6e * 2)\n \n#define M_PKTENG_FRMCNT_HI\t(0x6f * 2)\n\n \n#define M_LCN_PWR_IDX_MAX\t(0x67 * 2)  \n#define M_LCN_PWR_IDX_MIN\t(0x66 * 2)  \n\n \n#define M_PKTENG_MODE_TX\t\t0x0001\n#define M_PKTENG_MODE_TX_RIFS\t        0x0004\n#define M_PKTENG_MODE_TX_CTS            0x0008\n#define M_PKTENG_MODE_RX\t\t0x0002\n#define M_PKTENG_MODE_RX_WITH_ACK\t0x0402\n#define M_PKTENG_MODE_MASK\t\t0x0003\n \n#define M_PKTENG_FRMCNT_VLD\t\t0x0100\n\n \n \n#define M_SMPL_COL_BMP\t\t(0x37d * 2)\n \n#define M_SMPL_COL_CTL\t\t(0x3b2 * 2)\n\n#define ANTSEL_CLKDIV_4MHZ\t6\n#define MIMO_ANTSEL_BUSY\t0x4000\t \n#define MIMO_ANTSEL_SEL\t\t0x8000\t \n#define MIMO_ANTSEL_WAIT\t50\t \n#define MIMO_ANTSEL_OVERRIDE\t0x8000\t \n\nstruct shm_acparams {\n\tu16 txop;\n\tu16 cwmin;\n\tu16 cwmax;\n\tu16 cwcur;\n\tu16 aifs;\n\tu16 bslots;\n\tu16 reggap;\n\tu16 status;\n\tu16 rsvd[8];\n} __packed;\n#define M_EDCF_QLEN\t(16 * 2)\n\n#define WME_STATUS_NEWAC\t(1 << 8)\n\n \n#define MHFMAX\t\t5\t \n#define MHF1\t\t0\t \n#define MHF2\t\t1\t \n#define MHF3\t\t2\t \n#define MHF4\t\t3\t \n#define MHF5\t\t4\t \n\n \n \n#define\tMHF1_ANTDIV\t\t0x0001\n \n#define\tMHF1_EDCF\t\t0x0100\n#define MHF1_IQSWAP_WAR\t\t0x0200\n \n#define\tMHF1_FORCEFASTCLK\t0x0400\n\n \n\n \n#define MHF2_TXBCMC_NOW\t\t0x0040\n \n#define MHF2_HWPWRCTL\t\t0x0080\n#define MHF2_NPHY40MHZ_WAR\t0x0800\n\n \n \n#define MHF3_ANTSEL_EN\t\t0x0001\n \n#define MHF3_ANTSEL_MODE\t0x0002\n#define MHF3_RESERVED1\t\t0x0004\n#define MHF3_RESERVED2\t\t0x0008\n#define MHF3_NPHY_MLADV_WAR\t0x0010\n\n \n \n#define MHF4_BPHY_TXCORE0\t0x0080\n \n#define MHF4_EXTPA_ENABLE\t0x4000\n\n \n#define MHF5_4313_GPIOCTRL\t0x0001\n#define MHF5_RESERVED1\t\t0x0002\n#define MHF5_RESERVED2\t\t0x0004\n \n#define\tM_RADIO_PWR\t\t(0x32 * 2)\n\n \n#define\tM_PHY_NOISE\t\t(0x037 * 2)\n#define\tPHY_NOISE_MASK\t\t0x00ff\n\n \nstruct d11rxhdr_le {\n\t__le16 RxFrameSize;\n\tu16 PAD;\n\t__le16 PhyRxStatus_0;\n\t__le16 PhyRxStatus_1;\n\t__le16 PhyRxStatus_2;\n\t__le16 PhyRxStatus_3;\n\t__le16 PhyRxStatus_4;\n\t__le16 PhyRxStatus_5;\n\t__le16 RxStatus1;\n\t__le16 RxStatus2;\n\t__le16 RxTSFTime;\n\t__le16 RxChan;\n} __packed;\n\nstruct d11rxhdr {\n\tu16 RxFrameSize;\n\tu16 PAD;\n\tu16 PhyRxStatus_0;\n\tu16 PhyRxStatus_1;\n\tu16 PhyRxStatus_2;\n\tu16 PhyRxStatus_3;\n\tu16 PhyRxStatus_4;\n\tu16 PhyRxStatus_5;\n\tu16 RxStatus1;\n\tu16 RxStatus2;\n\tu16 RxTSFTime;\n\tu16 RxChan;\n} __packed;\n\n \n \n#define\tPRXS0_FT_MASK\t\t0x0003\n \n#define\tPRXS0_CLIP_MASK\t\t0x000C\n#define\tPRXS0_CLIP_SHIFT\t2\n \n#define\tPRXS0_UNSRATE\t\t0x0010\n \n#define\tPRXS0_RXANT_UPSUBBAND\t0x0020\n \n#define\tPRXS0_LCRS\t\t0x0040\n \n#define\tPRXS0_SHORTH\t\t0x0080\n \n#define\tPRXS0_PLCPFV\t\t0x0100\n \n#define\tPRXS0_PLCPHCF\t\t0x0200\n \n#define\tPRXS0_GAIN_CTL\t\t0x4000\n \n#define PRXS0_ANTSEL_MASK\t0xF000\n#define PRXS0_ANTSEL_SHIFT\t0x12\n\n \n#define\tPRXS0_CCK\t\t0x0000\n \n#define\tPRXS0_OFDM\t\t0x0001\n#define\tPRXS0_PREN\t\t0x0002\n#define\tPRXS0_STDN\t\t0x0003\n\n \n#define PRXS0_ANTSEL_0\t\t0x0\t \n#define PRXS0_ANTSEL_1\t\t0x2\t \n#define PRXS0_ANTSEL_2\t\t0x4\t \n#define PRXS0_ANTSEL_3\t\t0x8\t \n\n \n#define\tPRXS1_JSSI_MASK\t\t0x00FF\n#define\tPRXS1_JSSI_SHIFT\t0\n#define\tPRXS1_SQ_MASK\t\t0xFF00\n#define\tPRXS1_SQ_SHIFT\t\t8\n\n \n#define PRXS1_nphy_PWR0_MASK\t0x00FF\n#define PRXS1_nphy_PWR1_MASK\t0xFF00\n\n \n \n#define PRXS0_BAND\t        0x0400\t \n#define PRXS0_RSVD\t        0x0800\t \n#define PRXS0_UNUSED\t        0xF000\t \n\n \n \n#define PRXS1_HTPHY_CORE_MASK\t0x000F\n \n#define PRXS1_HTPHY_ANTCFG_MASK\t0x00F0\n \n#define PRXS1_HTPHY_MMPLCPLenL_MASK\t0xFF00\n\n \n \n#define PRXS2_HTPHY_MMPLCPLenH_MASK\t0x000F\n \n#define PRXS2_HTPHY_MMPLCH_RATE_MASK\t0x00F0\n \n#define PRXS2_HTPHY_RXPWR_ANT0\t0xFF00\n\n \n \n#define PRXS3_HTPHY_RXPWR_ANT1\t0x00FF\n \n#define PRXS3_HTPHY_RXPWR_ANT2\t0xFF00\n\n \n \n#define PRXS4_HTPHY_RXPWR_ANT3\t0x00FF\n \n#define PRXS4_HTPHY_CFO\t\t0xFF00\n\n \n \n#define PRXS5_HTPHY_FFO\t        0x00FF\n \n#define PRXS5_HTPHY_AR\t        0xFF00\n\n#define HTPHY_MMPLCPLen(rxs) \\\n\t((((rxs)->PhyRxStatus_1 & PRXS1_HTPHY_MMPLCPLenL_MASK) >> 8) | \\\n\t(((rxs)->PhyRxStatus_2 & PRXS2_HTPHY_MMPLCPLenH_MASK) << 8))\n \n#define HTPHY_RXPWR_ANT0(rxs) \\\n\t((((rxs)->PhyRxStatus_2) & PRXS2_HTPHY_RXPWR_ANT0) >> 8)\n \n#define HTPHY_RXPWR_ANT1(rxs) \\\n\t(((rxs)->PhyRxStatus_3) & PRXS3_HTPHY_RXPWR_ANT1)\n \n#define HTPHY_RXPWR_ANT2(rxs) \\\n\t((((rxs)->PhyRxStatus_3) & PRXS3_HTPHY_RXPWR_ANT2) >> 8)\n\n \n#define\tRXS_BCNSENT\t\t0x8000\n#define\tRXS_SECKINDX_MASK\t0x07e0\n#define\tRXS_SECKINDX_SHIFT\t5\n#define\tRXS_DECERR\t\t(1 << 4)\n#define\tRXS_DECATMPT\t\t(1 << 3)\n \n#define\tRXS_PBPRES\t\t(1 << 2)\n#define\tRXS_RESPFRAMETX\t\t(1 << 1)\n#define\tRXS_FCSERR\t\t(1 << 0)\n\n \n#define RXS_AMSDU_MASK\t\t1\n#define\tRXS_AGGTYPE_MASK\t0x6\n#define\tRXS_AGGTYPE_SHIFT\t1\n#define\tRXS_PHYRXST_VALID\t(1 << 8)\n#define RXS_RXANT_MASK\t\t0x3\n#define RXS_RXANT_SHIFT\t\t12\n\n \n#define RXS_CHAN_40\t\t0x1000\n#define RXS_CHAN_5G\t\t0x0800\n#define\tRXS_CHAN_ID_MASK\t0x07f8\n#define\tRXS_CHAN_ID_SHIFT\t3\n#define\tRXS_CHAN_PHYTYPE_MASK\t0x0007\n#define\tRXS_CHAN_PHYTYPE_SHIFT\t0\n\n \n#define M_PWRIND_BLKS\t(0x184 * 2)\n#define M_PWRIND_MAP0\t(M_PWRIND_BLKS + 0x0)\n#define M_PWRIND_MAP1\t(M_PWRIND_BLKS + 0x2)\n#define M_PWRIND_MAP2\t(M_PWRIND_BLKS + 0x4)\n#define M_PWRIND_MAP3\t(M_PWRIND_BLKS + 0x6)\n \n#define M_PWRIND_MAP(core)  (M_PWRIND_BLKS + ((core)<<1))\n\n \n#define\tM_PSM_SOFT_REGS\t0x0\n#define\tM_BOM_REV_MAJOR\t(M_PSM_SOFT_REGS + 0x0)\n#define\tM_BOM_REV_MINOR\t(M_PSM_SOFT_REGS + 0x2)\n#define\tM_UCODE_DBGST\t(M_PSM_SOFT_REGS + 0x40)  \n#define\tM_UCODE_MACSTAT\t(M_PSM_SOFT_REGS + 0xE0)  \n\n#define M_AGING_THRSH\t(0x3e * 2)  \n#define\tM_MBURST_SIZE\t(0x40 * 2)  \n#define\tM_MBURST_TXOP\t(0x41 * 2)  \n#define M_SYNTHPU_DLY\t(0x4a * 2)  \n#define\tM_PRETBTT\t(0x4b * 2)\n\n \n#define M_ALT_TXPWR_IDX\t\t(M_PSM_SOFT_REGS + (0x3b * 2))\n#define M_PHY_TX_FLT_PTR\t(M_PSM_SOFT_REGS + (0x3d * 2))\n#define M_CTS_DURATION\t\t(M_PSM_SOFT_REGS + (0x5c * 2))\n#define M_LP_RCCAL_OVR\t\t(M_PSM_SOFT_REGS + (0x6b * 2))\n\n \n#define M_RXSTATS_BLK_PTR\t(M_PSM_SOFT_REGS + (0x65 * 2))\n\n \n \n#define\tDBGST_INACTIVE\t\t0\n \n#define\tDBGST_INIT\t\t1\n \n#define\tDBGST_ACTIVE\t\t2\n \n#define\tDBGST_SUSPENDED\t\t3\n \n#define\tDBGST_ASLEEP\t\t4\n\n \nenum _ePsmScratchPadRegDefinitions {\n\tS_RSV0 = 0,\n\tS_RSV1,\n\tS_RSV2,\n\n\t \n\tS_DOT11_CWMIN,\t\t \n\tS_DOT11_CWMAX,\t\t \n\tS_DOT11_CWCUR,\t\t \n\tS_DOT11_SRC_LMT,\t \n\tS_DOT11_LRC_LMT,\t \n\tS_DOT11_DTIMCOUNT,\t \n\n\t \n\tS_SEQ_NUM,\t\t \n\tS_SEQ_NUM_FRAG,\t\t \n\tS_FRMRETX_CNT,\t\t \n\tS_SSRC,\t\t\t \n\tS_SLRC,\t\t\t \n\tS_EXP_RSP,\t\t \n\tS_OLD_BREM,\t\t \n\tS_OLD_CWWIN,\t\t \n\tS_TXECTL,\t\t \n\tS_CTXTST,\t\t \n\n\t \n\tS_RXTST,\t\t \n\n\t \n\tS_STREG,\t\t \n\n\tS_TXPWR_SUM,\t\t \n\tS_TXPWR_ITER,\t\t \n\tS_RX_FRMTYPE,\t\t \n\tS_THIS_AGG,\t\t \n\n\tS_KEYINDX,\n\tS_RXFRMLEN,\t\t \n\n\t \n\tS_RXTSFTMRVAL_WD3,\t \n\tS_RXTSFTMRVAL_WD2,\t \n\tS_RXTSFTMRVAL_WD1,\t \n\tS_RXTSFTMRVAL_WD0,\t \n\tS_RXSSN,\t\t \n\tS_RXQOSFLD,\t\t \n\n\t \n\tS_TMP0,\t\t\t \n\tS_TMP1,\t\t\t \n\tS_TMP2,\t\t\t \n\tS_TMP3,\t\t\t \n\tS_TMP4,\t\t\t \n\tS_TMP5,\t\t\t \n\tS_PRQPENALTY_CTR,\t \n\tS_ANTCNT,\t\t \n\tS_SYMBOL,\t\t \n\tS_RXTP,\t\t\t \n\tS_STREG2,\t\t \n\tS_STREG3,\t\t \n\tS_STREG4,\t\t \n\tS_STREG5,\t\t \n\n\tS_ADJPWR_IDX,\n\tS_CUR_PTR,\t\t \n\tS_REVID4,\t\t \n\tS_INDX,\t\t\t \n\tS_ADDR0,\t\t \n\tS_ADDR1,\t\t \n\tS_ADDR2,\t\t \n\tS_ADDR3,\t\t \n\tS_ADDR4,\t\t \n\tS_ADDR5,\t\t \n\tS_TMP6,\t\t\t \n\tS_KEYINDX_BU,\t\t \n\tS_MFGTEST_TMP0,\t\t \n\tS_RXESN,\t\t \n\tS_STREG6,\t\t \n};\n\n#define S_BEACON_INDX\tS_OLD_BREM\n#define S_PRS_INDX\tS_OLD_CWWIN\n#define S_PHYTYPE\tS_SSRC\n#define S_PHYVER\tS_SLRC\n\n \n#define SLOW_CTRL_PDE\t\t(1 << 0)\n#define SLOW_CTRL_FD\t\t(1 << 8)\n\n \nstruct macstat {\n\tu16 txallfrm;\t \n\tu16 txrtsfrm;\t \n\tu16 txctsfrm;\t \n\tu16 txackfrm;\t \n\tu16 txdnlfrm;\t \n\tu16 txbcnfrm;\t \n\tu16 txfunfl[8];\t \n\tu16 txtplunfl;\t \n\tu16 txphyerr;\t \n\tu16 pktengrxducast;\t \n\tu16 pktengrxdmcast;\t \n\tu16 rxfrmtoolong;\t \n\tu16 rxfrmtooshrt;\t \n\tu16 rxinvmachdr;\t \n\tu16 rxbadfcs;\t \n\tu16 rxbadplcp;\t \n\tu16 rxcrsglitch;\t \n\tu16 rxstrt;\t\t \n\tu16 rxdfrmucastmbss;\t \n\tu16 rxmfrmucastmbss;\t \n\tu16 rxcfrmucast;\t \n\tu16 rxrtsucast;\t \n\tu16 rxctsucast;\t \n\tu16 rxackucast;\t \n\tu16 rxdfrmocast;\t \n\tu16 rxmfrmocast;\t \n\tu16 rxcfrmocast;\t \n\tu16 rxrtsocast;\t \n\tu16 rxctsocast;\t \n\tu16 rxdfrmmcast;\t \n\tu16 rxmfrmmcast;\t \n\tu16 rxcfrmmcast;\t \n\tu16 rxbeaconmbss;\t \n\tu16 rxdfrmucastobss;\t \n\tu16 rxbeaconobss;\t \n\tu16 rxrsptmout;\t \n\tu16 bcntxcancl;\t \n\tu16 PAD;\n\tu16 rxf0ovfl;\t \n\tu16 rxf1ovfl;\t \n\tu16 rxf2ovfl;\t \n\tu16 txsfovfl;\t \n\tu16 pmqovfl;\t\t \n\tu16 rxcgprqfrm;\t \n\tu16 rxcgprsqovfl;\t \n\tu16 txcgprsfail;\t \n\tu16 txcgprssuc;\t \n\tu16 prs_timeout;\t \n\tu16 rxnack;\n\tu16 frmscons;\n\tu16 txnack;\n\tu16 txglitch_nack;\n\tu16 txburst;\t\t \n\tu16 bphy_rxcrsglitch;\t \n\tu16 phywatchdog;\t \n\tu16 PAD;\n\tu16 bphy_badplcp;\t \n};\n\n \n#define\tSICF_PCLKE\t\t0x0004\t \n#define\tSICF_PRST\t\t0x0008\t \n#define\tSICF_MPCLKE\t\t0x0010\t \n#define\tSICF_FREF\t\t0x0020\t \n \n#define\tSICF_BWMASK\t\t0x00c0\t \n#define\tSICF_BW40\t\t0x0080\t \n#define\tSICF_BW20\t\t0x0040\t \n#define\tSICF_BW10\t\t0x0000\t \n#define\tSICF_GMODE\t\t0x2000\t \n\n \n#define\tSISF_2G_PHY\t\t0x0001\t \n#define\tSISF_5G_PHY\t\t0x0002\t \n#define\tSISF_FCLKA\t\t0x0004\t \n#define\tSISF_DB_PHY\t\t0x0008\t \n\n \n \n\n#define\tBPHY_REG_OFT_BASE\t0x0\n \n#define\tBPHY_BB_CONFIG\t\t0x01\n#define\tBPHY_ADCBIAS\t\t0x02\n#define\tBPHY_ANACORE\t\t0x03\n#define\tBPHY_PHYCRSTH\t\t0x06\n#define\tBPHY_TEST\t\t0x0a\n#define\tBPHY_PA_TX_TO\t\t0x10\n#define\tBPHY_SYNTH_DC_TO\t0x11\n#define\tBPHY_PA_TX_TIME_UP\t0x12\n#define\tBPHY_RX_FLTR_TIME_UP\t0x13\n#define\tBPHY_TX_POWER_OVERRIDE\t0x14\n#define\tBPHY_RF_OVERRIDE\t0x15\n#define\tBPHY_RF_TR_LOOKUP1\t0x16\n#define\tBPHY_RF_TR_LOOKUP2\t0x17\n#define\tBPHY_COEFFS\t\t0x18\n#define\tBPHY_PLL_OUT\t\t0x19\n#define\tBPHY_REFRESH_MAIN\t0x1a\n#define\tBPHY_REFRESH_TO0\t0x1b\n#define\tBPHY_REFRESH_TO1\t0x1c\n#define\tBPHY_RSSI_TRESH\t\t0x20\n#define\tBPHY_IQ_TRESH_HH\t0x21\n#define\tBPHY_IQ_TRESH_H\t\t0x22\n#define\tBPHY_IQ_TRESH_L\t\t0x23\n#define\tBPHY_IQ_TRESH_LL\t0x24\n#define\tBPHY_GAIN\t\t0x25\n#define\tBPHY_LNA_GAIN_RANGE\t0x26\n#define\tBPHY_JSSI\t\t0x27\n#define\tBPHY_TSSI_CTL\t\t0x28\n#define\tBPHY_TSSI\t\t0x29\n#define\tBPHY_TR_LOSS_CTL\t0x2a\n#define\tBPHY_LO_LEAKAGE\t\t0x2b\n#define\tBPHY_LO_RSSI_ACC\t0x2c\n#define\tBPHY_LO_IQMAG_ACC\t0x2d\n#define\tBPHY_TX_DC_OFF1\t\t0x2e\n#define\tBPHY_TX_DC_OFF2\t\t0x2f\n#define\tBPHY_PEAK_CNT_THRESH\t0x30\n#define\tBPHY_FREQ_OFFSET\t0x31\n#define\tBPHY_DIVERSITY_CTL\t0x32\n#define\tBPHY_PEAK_ENERGY_LO\t0x33\n#define\tBPHY_PEAK_ENERGY_HI\t0x34\n#define\tBPHY_SYNC_CTL\t\t0x35\n#define\tBPHY_TX_PWR_CTRL\t0x36\n#define BPHY_TX_EST_PWR\t\t0x37\n#define\tBPHY_STEP\t\t0x38\n#define\tBPHY_WARMUP\t\t0x39\n#define\tBPHY_LMS_CFF_READ\t0x3a\n#define\tBPHY_LMS_COEFF_I\t0x3b\n#define\tBPHY_LMS_COEFF_Q\t0x3c\n#define\tBPHY_SIG_POW\t\t0x3d\n#define\tBPHY_RFDC_CANCEL_CTL\t0x3e\n#define\tBPHY_HDR_TYPE\t\t0x40\n#define\tBPHY_SFD_TO\t\t0x41\n#define\tBPHY_SFD_CTL\t\t0x42\n#define\tBPHY_DEBUG\t\t0x43\n#define\tBPHY_RX_DELAY_COMP\t0x44\n#define\tBPHY_CRS_DROP_TO\t0x45\n#define\tBPHY_SHORT_SFD_NZEROS\t0x46\n#define\tBPHY_DSSS_COEFF1\t0x48\n#define\tBPHY_DSSS_COEFF2\t0x49\n#define\tBPHY_CCK_COEFF1\t\t0x4a\n#define\tBPHY_CCK_COEFF2\t\t0x4b\n#define\tBPHY_TR_CORR\t\t0x4c\n#define\tBPHY_ANGLE_SCALE\t0x4d\n#define\tBPHY_TX_PWR_BASE_IDX\t0x4e\n#define\tBPHY_OPTIONAL_MODES2\t0x4f\n#define\tBPHY_CCK_LMS_STEP\t0x50\n#define\tBPHY_BYPASS\t\t0x51\n#define\tBPHY_CCK_DELAY_LONG\t0x52\n#define\tBPHY_CCK_DELAY_SHORT\t0x53\n#define\tBPHY_PPROC_CHAN_DELAY\t0x54\n#define\tBPHY_DDFS_ENABLE\t0x58\n#define\tBPHY_PHASE_SCALE\t0x59\n#define\tBPHY_FREQ_CONTROL\t0x5a\n#define\tBPHY_LNA_GAIN_RANGE_10\t0x5b\n#define\tBPHY_LNA_GAIN_RANGE_32\t0x5c\n#define\tBPHY_OPTIONAL_MODES\t0x5d\n#define\tBPHY_RX_STATUS2\t\t0x5e\n#define\tBPHY_RX_STATUS3\t\t0x5f\n#define\tBPHY_DAC_CONTROL\t0x60\n#define\tBPHY_ANA11G_FILT_CTRL\t0x62\n#define\tBPHY_REFRESH_CTRL\t0x64\n#define\tBPHY_RF_OVERRIDE2\t0x65\n#define\tBPHY_SPUR_CANCEL_CTRL\t0x66\n#define\tBPHY_FINE_DIGIGAIN_CTRL\t0x67\n#define\tBPHY_RSSI_LUT\t\t0x88\n#define\tBPHY_RSSI_LUT_END\t0xa7\n#define\tBPHY_TSSI_LUT\t\t0xa8\n#define\tBPHY_TSSI_LUT_END\t0xc7\n#define\tBPHY_TSSI2PWR_LUT\t0x380\n#define\tBPHY_TSSI2PWR_LUT_END\t0x39f\n#define\tBPHY_LOCOMP_LUT\t\t0x3a0\n#define\tBPHY_LOCOMP_LUT_END\t0x3bf\n#define\tBPHY_TXGAIN_LUT\t\t0x3c0\n#define\tBPHY_TXGAIN_LUT_END\t0x3ff\n\n \n#define\tPHY_BBC_ANT_MASK\t0x0180\n#define\tPHY_BBC_ANT_SHIFT\t7\n#define\tBB_DARWIN\t\t0x1000\n#define BBCFG_RESETCCA\t\t0x4000\n#define BBCFG_RESETRX\t\t0x8000\n\n \n#define\tTST_DDFS\t\t0x2000\n#define\tTST_TXFILT1\t\t0x0800\n#define\tTST_UNSCRAM\t\t0x0400\n#define\tTST_CARR_SUPP\t\t0x0200\n#define\tTST_DC_COMP_LOOP\t0x0100\n#define\tTST_LOOPBACK\t\t0x0080\n#define\tTST_TXFILT0\t\t0x0040\n#define\tTST_TXTEST_ENABLE\t0x0020\n#define\tTST_TXTEST_RATE\t\t0x0018\n#define\tTST_TXTEST_PHASE\t0x0007\n\n \n#define\tTST_TXTEST_RATE_1MBPS\t0\n#define\tTST_TXTEST_RATE_2MBPS\t1\n#define\tTST_TXTEST_RATE_5_5MBPS\t2\n#define\tTST_TXTEST_RATE_11MBPS\t3\n#define\tTST_TXTEST_RATE_SHIFT\t3\n\n#define SHM_BYT_CNT\t0x2\t \n#define MAX_BYT_CNT\t0x600\t \n\nstruct d11cnt {\n\tu32 txfrag;\n\tu32 txmulti;\n\tu32 txfail;\n\tu32 txretry;\n\tu32 txretrie;\n\tu32 rxdup;\n\tu32 txrts;\n\tu32 txnocts;\n\tu32 txnoack;\n\tu32 rxfrag;\n\tu32 rxmulti;\n\tu32 rxcrc;\n\tu32 txfrmsnt;\n\tu32 rxundec;\n};\n\n#endif\t\t\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}