
---------- Begin Simulation Statistics ----------
final_tick                               15684568930800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  98085                       # Simulator instruction rate (inst/s)
host_mem_usage                               17363324                       # Number of bytes of host memory used
host_op_rate                                   169295                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7475.84                       # Real time elapsed on the host
host_tick_rate                                4455926                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   733267699                       # Number of instructions simulated
sim_ops                                    1265622310                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033312                       # Number of seconds simulated
sim_ticks                                 33311812509                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         14                       # Number of instructions committed
system.cpu0.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests        16160                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1723650                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      3448306                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              32                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        32                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   1                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    17                       # Number of float alu accesses
system.cpu0.num_fp_insts                           17                       # number of float instructions
system.cpu0.num_fp_register_reads                  26                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 13                       # number of times the floating registers were written
system.cpu0.num_func_calls                          1                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   18                       # Number of integer alu accesses
system.cpu0.num_int_insts                          18                       # number of integer instructions
system.cpu0.num_int_register_reads                 45                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 6                       # number of times the integer registers were written
system.cpu0.num_load_insts                          6                       # Number of load instructions
system.cpu0.num_mem_refs                           12                       # number of memory refs
system.cpu0.num_store_insts                         6                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        8     30.77%     30.77% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     30.77% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  3     11.54%     42.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     42.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 3     11.54%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     53.85% # Class of executed instruction
system.cpu0.op_class::MemRead                       1      3.85%     57.69% # Class of executed instruction
system.cpu0.op_class::MemWrite                      2      7.69%     65.38% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  5     19.23%     84.62% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 4     15.38%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        26                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    2                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         16                       # Number of instructions committed
system.cpu1.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1507440                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         2008                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      2946070                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         2008                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    13                       # Number of float alu accesses
system.cpu1.num_fp_insts                           13                       # number of float instructions
system.cpu1.num_fp_register_reads                  23                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   14                       # Number of integer alu accesses
system.cpu1.num_int_insts                          14                       # number of integer instructions
system.cpu1.num_int_register_reads                 31                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu1.num_load_insts                          6                       # Number of load instructions
system.cpu1.num_mem_refs                            7                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        9     40.91%     40.91% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     40.91% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  4     18.18%     59.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     59.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     59.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     59.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     59.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     59.09% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 2      9.09%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     68.18% # Class of executed instruction
system.cpu1.op_class::MemRead                       2      9.09%     77.27% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     77.27% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  4     18.18%     95.45% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 1      4.55%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        22                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         20                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1835069                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          439                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      3660899                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          439                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    15                       # Number of float alu accesses
system.cpu2.num_fp_insts                           15                       # number of float instructions
system.cpu2.num_fp_register_reads                  39                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 15                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   11                       # Number of integer alu accesses
system.cpu2.num_int_insts                          11                       # number of integer instructions
system.cpu2.num_int_register_reads                 18                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 9                       # number of times the integer registers were written
system.cpu2.num_load_insts                          1                       # Number of load instructions
system.cpu2.num_mem_refs                            1                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       13     52.00%     52.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     52.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  3     12.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     64.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 8     32.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     96.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  1      4.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                3                       # Number of branches fetched
system.cpu3.committedInsts                         15                       # Number of instructions committed
system.cpu3.committedOps                           29                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests        35243                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          527                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests        71273                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          527                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              32                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        32                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 19                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   29                       # Number of integer alu accesses
system.cpu3.num_int_insts                          29                       # number of integer instructions
system.cpu3.num_int_register_reads                 54                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                26                       # number of times the integer registers were written
system.cpu3.num_load_insts                          3                       # Number of load instructions
system.cpu3.num_mem_refs                            4                       # number of memory refs
system.cpu3.num_store_insts                         1                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       24     82.76%     82.76% # Class of executed instruction
system.cpu3.op_class::IntMult                       1      3.45%     86.21% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     86.21% # Class of executed instruction
system.cpu3.op_class::MemRead                       3     10.34%     96.55% # Class of executed instruction
system.cpu3.op_class::MemWrite                      1      3.45%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        29                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1219206                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        2453838                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       638971                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1356595                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        204895351                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       100635394                       # number of cc regfile writes
system.switch_cpus0.committedInsts          250000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            450592832                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.400142                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.400142                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        146843366                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        84294802                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  93554                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      1080936                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        46343284                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            4.804355                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           140957287                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          42844273                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles        6376587                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    102918973                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            9                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          409                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     45577339                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    503177731                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     98113014                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2943128                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    480605807                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         11009                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       176100                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        985510                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       191032                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        18422                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       700004                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       380932                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        628404063                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            478851088                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.567285                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        356484116                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              4.786814                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             480088220                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       665324994                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      299896922                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.499114                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.499114                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      2593386      0.54%      0.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    289870350     59.95%     60.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       996976      0.21%     60.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     60.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      1282817      0.27%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     60.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      3080979      0.64%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     61.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc       203104      0.04%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     61.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     17405599      3.60%     65.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        59472      0.01%     65.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      7601808      1.57%     66.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv       597653      0.12%     66.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     17298346      3.58%     70.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt        42880      0.01%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     61563034     12.73%     83.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     36568397      7.56%     90.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     37760740      7.81%     98.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      6623402      1.37%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     483548943                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      103484877                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    201958361                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     97038267                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    108795943                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           13857526                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.028658                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        4052505     29.24%     29.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     29.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     29.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        10042      0.07%     29.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     29.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     29.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     29.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     29.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     29.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     29.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     29.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     29.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     29.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        207287      1.50%     30.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     30.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     30.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            8      0.00%     30.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     30.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     30.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     30.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     30.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     30.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     30.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       499548      3.60%     34.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt        51326      0.37%     34.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     34.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     34.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       339154      2.45%     37.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     37.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       3361650     24.26%     61.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      1156938      8.35%     69.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      3615955     26.09%     95.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       563113      4.06%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     391328206                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    879749683                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    381812821                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    446984787                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         503177718                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        483548943                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded           13                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     52584819                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       810753                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     75293894                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     99941887                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     4.838301                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.689380                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     13958929     13.97%     13.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2649822      2.65%     16.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      5164741      5.17%     21.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6931524      6.94%     28.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9601448      9.61%     38.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     12317088     12.32%     50.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     15118980     15.13%     65.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     14524885     14.53%     80.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     19674470     19.69%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     99941887                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  4.833776                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      5437330                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2525811                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    102918973                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     45577339                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      236720183                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             9                       # number of misc regfile writes
system.switch_cpus0.numCycles               100035441                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    384                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         50253144                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        40506055                       # number of cc regfile writes
system.switch_cpus1.committedInsts           99074963                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            158218298                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.009694                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.009694                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        121528883                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes        61070048                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  36986                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts         9297                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        11202290                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.582918                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            36576688                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          10447321                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       20060160                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     26148879                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          489                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     10465762                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    158476705                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     26129367                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        22375                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    158347873                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         88942                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     10959883                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles          9815                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     11117618                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents          641                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect         1786                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect         7511                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        196213524                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            158323421                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.607054                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        119112215                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.582673                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             158334459                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       154661846                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       73102483                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.990399                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.990399                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass         7648      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     85563134     54.03%     54.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult         2908      0.00%     54.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     54.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd      2949515      1.86%     55.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     55.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     55.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     55.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     55.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     55.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     55.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     55.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     55.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     55.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      3510379      2.22%     58.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     58.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     58.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      1771825      1.12%     59.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     59.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     59.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     59.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     59.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     59.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     11275178      7.12%     66.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp       376832      0.24%     66.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      2506754      1.58%     68.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      2407420      1.52%     69.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     11000594      6.95%     76.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt       409602      0.26%     76.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     76.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     76.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     76.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      9723011      6.14%     83.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4195231      2.65%     85.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     16416763     10.37%     96.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      6253454      3.95%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     158370248                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses       72114136                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    143729322                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     71595244                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes     71786976                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            1551683                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009798                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         811986     52.33%     52.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     52.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     52.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     52.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     52.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     52.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     52.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     52.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     52.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     52.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     52.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     52.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     52.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu         41159      2.65%     54.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     54.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     54.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     54.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     54.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     54.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     54.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     54.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     54.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     54.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd        67184      4.33%     59.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv        18463      1.19%     60.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     60.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult       100185      6.46%     66.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     66.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        240789     15.52%     82.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         6232      0.40%     82.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead       264636     17.05%     99.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite         1049      0.07%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses      87800147                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    274564537                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     86728177                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes     86948768                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         158476696                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        158370248                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined       258407                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         3225                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined       440725                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     99998455                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.583727                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.652921                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     68270270     68.27%     68.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2997920      3.00%     71.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      2926895      2.93%     74.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      2979292      2.98%     77.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      4016816      4.02%     81.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4325391      4.33%     85.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      4184247      4.18%     89.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      4600031      4.60%     94.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      5697593      5.70%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     99998455                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.583141                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads       731281                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       703038                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     26148879                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     10465762                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       64639133                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               100035441                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    228                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        103568435                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        50276696                       # number of cc regfile writes
system.switch_cpus2.committedInsts          175979278                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            268190544                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.568450                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.568450                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        289194268                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       138102846                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  19199                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       190845                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        18150260                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.817675                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            56878784                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          12009454                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       31143276                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     45591808                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          510                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     12411703                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    289370250                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     44869330                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       308303                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    281867327                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        328487                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents        15194                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        190452                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       466584                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents          425                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       107237                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect        83608                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        396259562                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            281760207                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.556086                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        220354525                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.816604                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             281822433                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       232781378                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      106838796                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.759169                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.759169                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass          980      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    138044617     48.92%     48.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1455924      0.52%     49.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     49.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd      2798322      0.99%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     50.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      3981888      1.41%     51.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     51.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     51.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      1543334      0.55%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     52.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     30060557     10.65%     63.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      8755256      3.10%     66.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      1693880      0.60%     66.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     35493874     12.58%     79.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt      1386685      0.49%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     79.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      7991527      2.83%     82.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3758692      1.33%     83.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     36949334     13.09%     97.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      8260765      2.93%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     282175635                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      157186473                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    312847421                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    155410685                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    170992639                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            2185983                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007747                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          35041      1.60%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      1.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu         48018      2.20%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      3.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       247635     11.33%     15.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     15.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     15.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     15.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     15.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     15.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       129183      5.91%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     21.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        340681     15.58%     36.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       261238     11.95%     48.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       571211     26.13%     74.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       552976     25.30%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     127174165                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    353768905                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    126349522                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    139557594                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         289370250                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        282175635                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21179558                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued        62836                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined     22047473                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    100016242                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.821298                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.651246                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     35249430     35.24%     35.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      5481392      5.48%     40.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      8466990      8.47%     49.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9276932      9.28%     58.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     12183856     12.18%     70.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     10226765     10.23%     80.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      8049710      8.05%     88.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      4887378      4.89%     93.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      6193789      6.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    100016242                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.820757                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      3504430                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       328385                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     45591808                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     12411703                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      109718643                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               100035441                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     75                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        157887832                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       239488590                       # number of cc regfile writes
system.switch_cpus3.committedInsts          208213392                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            388620534                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.480447                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.480447                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads         12859331                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes         6863654                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  47502                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      1752419                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        32671329                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.087167                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            67059640                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores           9547874                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles        4544467                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     59098435                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        10287                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     10597292                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    430479731                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     57511766                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      4970960                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    408861547                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents           424                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      3091201                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1663029                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      3091692                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        17817                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       564741                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      1187678                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        506330738                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            407620839                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.664177                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        336293005                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.074764                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             408750770                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       579405204                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      375296760                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.081396                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.081396                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1799036      0.43%      0.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    322430087     77.91%     78.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult     18220622      4.40%     82.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv        31818      0.01%     82.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd       451683      0.11%     82.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     82.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt           14      0.00%     82.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     82.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     82.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     82.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     82.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     82.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     82.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     82.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu       426157      0.10%     82.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     82.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     82.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc       613229      0.15%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd       704301      0.17%     83.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt       393078      0.09%     83.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv       176676      0.04%     83.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult       765348      0.18%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt          449      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     83.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     55389278     13.38%     97.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6103796      1.47%     98.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead      2787497      0.67%     99.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      3539447      0.86%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     413832516                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       11520886                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads     22372143                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     10685735                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes     12127196                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            6127825                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.014808                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        5261943     85.87%     85.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     85.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     85.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd          143      0.00%     85.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     85.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     85.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     85.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     85.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     85.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     85.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     85.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     85.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     85.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu          2912      0.05%     85.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     85.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     85.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc          580      0.01%     85.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     85.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     85.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     85.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     85.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     85.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     85.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd         2125      0.03%     85.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     85.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     85.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     85.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv        34896      0.57%     86.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     86.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult        35730      0.58%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        143489      2.34%     89.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        22504      0.37%     89.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       254880      4.16%     93.98% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       368623      6.02%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     406640419                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    912505443                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    396935104                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    460229415                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         430479731                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        413832516                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     41859084                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      1096799                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined     59530821                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     99987939                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.138824                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.683169                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     16580064     16.58%     16.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      5856825      5.86%     22.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      7448504      7.45%     29.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     11001291     11.00%     40.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8367012      8.37%     49.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     12005613     12.01%     61.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     17040410     17.04%     78.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      9169523      9.17%     87.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     12518697     12.52%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     99987939                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.136859                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      1032190                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2048039                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     59098435                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     10597292                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      133834730                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               100035441                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    206                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            7                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    116568319                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       116568326                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            7                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    116579707                       # number of overall hits
system.cpu0.dcache.overall_hits::total      116579714                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      3451776                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3451781                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3476655                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3476660                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  16691496462                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  16691496462                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  16691496462                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  16691496462                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           12                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    120020095                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    120020107                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           12                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    120056362                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    120056374                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.416667                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.028760                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.028760                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.416667                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.028959                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.028959                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  4835.625621                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  4835.618616                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  4801.021805                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  4801.014900                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          277                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          277                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1723273                       # number of writebacks
system.cpu0.dcache.writebacks::total          1723273                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1737021                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1737021                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1737021                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1737021                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1714755                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1714755                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1723792                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1723792                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   7911841239                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7911841239                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   7951529511                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7951529511                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.014287                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.014287                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.014358                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.014358                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  4613.977646                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  4613.977646                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  4612.812631                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  4612.812631                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1723273                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            3                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     76367381                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       76367384                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      3114096                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3114099                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  15026163462                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15026163462                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     79481477                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     79481483                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.500000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.039180                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039180                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  4825.208812                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  4825.204164                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1730430                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1730430                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1383666                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1383666                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   6376036581                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6376036581                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.017409                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.017409                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  4608.074912                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  4608.074912                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            4                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     40200938                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      40200942                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            2                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       337680                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       337682                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1665333000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1665333000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            6                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     40538618                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     40538624                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.333333                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.008330                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.008330                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  4931.689765                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  4931.660556                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         6591                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         6591                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       331089                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       331089                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1535804658                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1535804658                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.008167                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.008167                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  4638.645977                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  4638.645977                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data        11388                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        11388                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data        24879                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        24879                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data        36267                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        36267                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.685996                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.685996                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         9037                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         9037                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data     39688272                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     39688272                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.249180                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.249180                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data  4391.753015                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  4391.753015                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          508.098311                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          118303514                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1723785                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            68.630087                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     15651257119290                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.742475                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   507.355836                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001450                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.990929                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992380                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        962174777                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       962174777                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           18                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     45558632                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        45558650                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           18                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     45558632                       # number of overall hits
system.cpu0.icache.overall_hits::total       45558650                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          959                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           961                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          959                       # number of overall misses
system.cpu0.icache.overall_misses::total          961                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     66206061                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     66206061                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     66206061                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     66206061                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           20                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     45559591                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     45559611                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           20                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     45559591                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     45559611                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.100000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000021                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.100000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000021                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 69036.559958                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 68892.883455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 69036.559958                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 68892.883455                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          369                       # number of writebacks
system.cpu0.icache.writebacks::total              369                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           94                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           94                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           94                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           94                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          865                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          865                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          865                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          865                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     58346262                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     58346262                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     58346262                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     58346262                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 67452.326012                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67452.326012                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 67452.326012                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67452.326012                       # average overall mshr miss latency
system.cpu0.icache.replacements                   369                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           18                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     45558632                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       45558650                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          959                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          961                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     66206061                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     66206061                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     45559591                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     45559611                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 69036.559958                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 68892.883455                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           94                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           94                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          865                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          865                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     58346262                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     58346262                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 67452.326012                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67452.326012                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          475.481437                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           45559517                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              867                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         52548.462514                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     15651257118624                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   473.481437                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.924768                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.928675                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        364477755                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       364477755                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1393573                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       468973                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      1254669                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq           12                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp           12                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        331079                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       331079                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1393573                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         2090                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      5170866                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            5172956                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        78272                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    220611648                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           220689920                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                           14                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                    896                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1724664                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.009375                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.096368                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1708496     99.06%     99.06% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               16168      0.94%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1724664                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      2296229139                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         867787                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1722060216                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst          303                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1722014                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1722317                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst          303                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1722014                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1722317                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          549                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data         1765                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         2321                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          549                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data         1765                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         2321                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     56589687                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data    185421726                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    242011413                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     56589687                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data    185421726                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    242011413                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          852                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1723779                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1724638                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          852                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1723779                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1724638                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.644366                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.001024                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.001346                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.644366                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.001024                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.001346                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 103077.754098                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 105054.802266                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 104270.320121                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 103077.754098                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 105054.802266                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 104270.320121                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          544                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data         1765                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         2309                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          544                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data         1765                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         2309                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     56141469                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data    184833981                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    240975450                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     56141469                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data    184833981                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    240975450                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.638498                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.001024                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.001339                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.638498                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.001024                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.001339                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 103201.229779                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 104721.802266                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 104363.555652                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 103201.229779                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 104721.802266                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 104363.555652                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                    0                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       468973                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       468973                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       468973                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       468973                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      1244816                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1244816                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      1244816                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1244816                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data           12                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total           12                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data           12                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total           12                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       330652                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       330652                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            2                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          424                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          426                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     46538748                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     46538748                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            2                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       331076                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       331078                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.001281                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.001287                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 109761.198113                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 109245.887324                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          424                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          424                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     46397556                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     46397556                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.001281                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.001281                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 109428.198113                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 109428.198113                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst          303                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1391362                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1391665                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          549                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data         1341                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total         1895                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     56589687                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data    138882978                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total    195472665                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          852                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1392703                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1393560                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.644366                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.000963                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.001360                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 103077.754098                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 103566.724832                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 103151.802111                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.inst            5                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          544                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         1341                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total         1885                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     56141469                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    138436425                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total    194577894                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.638498                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.000963                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.001353                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 103201.229779                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 103233.724832                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 103224.346950                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2120.156681                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           3438434                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            2316                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs         1484.643351                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    15651257118624                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     5.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   526.174631                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  1586.982050                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000488                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.001221                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.128461                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.387447                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.517616                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2316                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         2316                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.565430                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        55017340                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       55017340                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 15651257128947                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  33311801853                       # Cumulative time (in ticks) in various power states
system.cpu0.thread32131.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread32131.numOps                      0                       # Number of Ops committed
system.cpu0.thread32131.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     30338641                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        30338642                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     31064602                       # number of overall hits
system.cpu1.dcache.overall_hits::total       31064603                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      2629867                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2629873                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      3890610                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3890616                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 109670803748                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 109670803748                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 109670803748                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 109670803748                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            7                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     32968508                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     32968515                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            7                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     34955212                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     34955219                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.857143                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.079769                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.079769                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.857143                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.111303                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.111303                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 41702.034266                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41701.939123                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 28188.588357                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28188.544885                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         1336                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   148.444444                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1437770                       # number of writebacks
system.cpu1.dcache.writebacks::total          1437770                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1483065                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1483065                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1483065                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1483065                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1146802                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1146802                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1502479                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1502479                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  44051535368                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  44051535368                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  77193583478                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  77193583478                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.034785                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.034785                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.042983                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.042983                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 38412.503089                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 38412.503089                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 51377.479138                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 51377.479138                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1437770                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     20287600                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20287601                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            5                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2239442                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2239447                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  95208805890                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  95208805890                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     22527042                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22527048                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.833333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.099411                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.099411                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 42514.521872                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 42514.426950                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1410094                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1410094                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       829348                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       829348                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  32361906033                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  32361906033                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.036816                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036816                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 39020.900796                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 39020.900796                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     10051041                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      10051041                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       390425                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       390426                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  14461997858                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  14461997858                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     10441466                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10441467                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.037392                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.037392                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 37041.679857                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 37041.584982                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data        72971                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        72971                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       317454                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       317454                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  11689629335                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  11689629335                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.030403                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.030403                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 36823.065184                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 36823.065184                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       725961                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       725961                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data      1260743                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total      1260743                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data      1986704                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      1986704                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.634590                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.634590                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data       355677                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       355677                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data  33142048110                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total  33142048110                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.179029                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.179029                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 93180.183453                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 93180.183453                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.899744                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           32599427                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1438282                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            22.665532                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     15651257119290                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.009323                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.890421                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000018                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999786                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999804                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          280                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          227                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        281080034                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       281080034                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           21                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     12110787                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12110808                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           21                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     12110787                       # number of overall hits
system.cpu1.icache.overall_hits::total       12110808                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          406                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           409                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          406                       # number of overall misses
system.cpu1.icache.overall_misses::total          409                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     37744218                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     37744218                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     37744218                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     37744218                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           24                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     12111193                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12111217                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           24                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     12111193                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12111217                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.125000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000034                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.125000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000034                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 92966.054187                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 92284.151589                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 92966.054187                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 92284.151589                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu1.icache.writebacks::total                1                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           62                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           62                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           62                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           62                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          344                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          344                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          344                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          344                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     32766201                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     32766201                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     32766201                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     32766201                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 95250.584302                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 95250.584302                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 95250.584302                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 95250.584302                       # average overall mshr miss latency
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           21                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     12110787                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12110808                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          406                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          409                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     37744218                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     37744218                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     12111193                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12111217                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 92966.054187                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 92284.151589                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           62                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          344                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          344                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     32766201                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     32766201                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 95250.584302                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 95250.584302                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          185.296983                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12111155                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              347                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         34902.463977                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     15651257118624                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   182.296983                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.356049                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.361908                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          346                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          345                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.675781                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         96890083                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        96890083                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1185377                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      1332613                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1169055                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        69669                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        69669                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        253253                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       253252                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1185377                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          695                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      4453673                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            4454368                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        22272                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    184067328                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           184089600                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1063897                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               68089408                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2572196                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000781                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.027943                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2570186     99.92%     99.92% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                2010      0.08%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2572196                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      1938593799                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           5.8                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         343656                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1460037501                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          4.4                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst            1                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       372291                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         372292                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst            1                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       372291                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        372292                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          343                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1065986                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1066338                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          343                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1065986                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1066338                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     32527440                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  74206419966                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  74238947406                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     32527440                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  74206419966                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  74238947406                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          344                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1438277                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1438630                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          344                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1438277                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1438630                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.997093                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.741155                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.741218                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.997093                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.741155                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.741218                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 94832.186589                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 69612.940476                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 69620.464999                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 94832.186589                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 69612.940476                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 69620.464999                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1063897                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1063897                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          343                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1065986                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1066329                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          343                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1065986                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1066329                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     32413221                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  73851446961                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  73883860182                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     32413221                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  73851446961                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  73883860182                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.997093                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.741155                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.741211                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.997093                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.741155                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.741211                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 94499.186589                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 69279.940788                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 69288.052920                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 94499.186589                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 69279.940788                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 69288.052920                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1063897                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       730625                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       730625                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       730625                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       730625                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       707144                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       707144                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       707144                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       707144                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        69668                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        69668                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        69669                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        69669                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.000014                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.000014                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.000014                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        19160                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        19160                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       234092                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       234093                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data  10992730932                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  10992730932                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       253252                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       253253                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.924344                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.924344                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 46959.020095                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 46958.819495                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       234092                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       234092                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  10914778629                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  10914778629                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.924344                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.924340                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 46626.021517                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 46626.021517                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst            1                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       353131                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       353132                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          343                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       831894                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       832245                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     32527440                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  63213689034                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  63246216474                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          344                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1185025                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1185377                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.997093                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.702005                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.702093                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 94832.186589                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 75987.672749                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 75994.708859                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          343                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       831894                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       832237                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     32413221                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  62936668332                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  62969081553                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.997093                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.702005                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.702086                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 94499.186589                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 75654.672749                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 75662.439369                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        4085.007829                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           2946066                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1067993                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            2.758507                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    15651257118624                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     6.316125                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.009875                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.047444                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst     1.820885                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  4076.813500                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.001542                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000002                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000012                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.000445                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.995316                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.997316                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          280                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         2634                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1182                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        48205081                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       48205081                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 15651257128947                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  33311801853                       # Cumulative time (in ticks) in various power states
system.cpu1.thread32131.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread32131.numOps                      0                       # Number of Ops committed
system.cpu1.thread32131.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.switch_cpus2.data     51835998                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        51835998                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     51835998                       # number of overall hits
system.cpu2.dcache.overall_hits::total       51835998                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      2568727                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2568728                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      2568727                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2568728                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  25624328022                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  25624328022                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  25624328022                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  25624328022                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     54404725                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     54404726                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     54404725                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     54404726                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.047215                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.047215                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.047215                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.047215                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  9975.496821                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  9975.492937                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  9975.496821                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  9975.492937                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          186                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          186                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1825213                       # number of writebacks
system.cpu2.dcache.writebacks::total          1825213                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data       733147                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       733147                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data       733147                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       733147                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1835580                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1835580                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1835580                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1835580                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  19858331790                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  19858331790                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  19858331790                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  19858331790                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.033739                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.033739                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.033739                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.033739                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 10818.559687                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 10818.559687                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 10818.559687                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 10818.559687                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1825213                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     41968312                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       41968312                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      2558778                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2558779                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  25577190873                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  25577190873                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     44527090                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     44527091                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.057466                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.057466                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  9995.861647                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  9995.857740                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data       733147                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       733147                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1825631                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1825631                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  19814507658                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  19814507658                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.041000                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.041000                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 10853.511831                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 10853.511831                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      9867686                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       9867686                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data         9949                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         9949                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data     47137149                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     47137149                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      9877635                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      9877635                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.001007                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.001007                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  4737.878078                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  4737.878078                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data         9949                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         9949                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data     43824132                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     43824132                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.001007                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.001007                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  4404.878078                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  4404.878078                       # average WriteReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.667046                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           53676128                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1825725                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            29.399898                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     15651257125284                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     1.000000                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   510.667046                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.001953                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.997397                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999350                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          445                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        437063533                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       437063533                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          1                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           23                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     22045083                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        22045106                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           23                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     22045083                       # number of overall hits
system.cpu2.icache.overall_hits::total       22045106                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          125                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           128                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          125                       # number of overall misses
system.cpu2.icache.overall_misses::total          128                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     12368952                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     12368952                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     12368952                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     12368952                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           26                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     22045208                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     22045234                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           26                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     22045208                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     22045234                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.115385                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000006                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.115385                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000006                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 98951.616000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 96632.437500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 98951.616000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 96632.437500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           23                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           23                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          102                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          102                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          102                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          102                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     10557099                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     10557099                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     10557099                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     10557099                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 103500.970588                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 103500.970588                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 103500.970588                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 103500.970588                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           23                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     22045083                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       22045106                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          125                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          128                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     12368952                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     12368952                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           26                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     22045208                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     22045234                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.115385                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 98951.616000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 96632.437500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           23                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          102                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          102                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     10557099                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     10557099                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 103500.970588                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 103500.970588                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          104.731916                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           22045211                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              105                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         209954.390476                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     15651257118624                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   101.731916                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005859                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.198695                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.204555                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          105                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.205078                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        176361977                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       176361977                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         26                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1825737                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       585560                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      1367469                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         9856                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         9856                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq            93                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp           93                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1825737                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          210                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      5496375                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            5496585                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         6720                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    233660032                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           233666752                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       127816                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                8180224                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       1963502                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000224                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.014951                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             1963063     99.98%     99.98% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 439      0.02%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         1963502                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      2434669893                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           7.3                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         101898                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1827180324                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          5.5                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1694240                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1694240                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1694240                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1694240                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          102                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       131484                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       131590                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          102                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       131484                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       131590                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     10487835                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  12001221765                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  12011709600                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     10487835                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  12001221765                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  12011709600                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          102                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1825724                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1825830                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          102                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1825724                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1825830                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.072017                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.072071                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.072017                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.072071                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 102821.911765                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 91275.149562                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 91281.325329                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 102821.911765                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 91275.149562                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 91281.325329                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       127816                       # number of writebacks
system.cpu2.l2cache.writebacks::total          127816                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          102                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       131484                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       131586                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          102                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       131484                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       131586                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     10453869                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  11957437593                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  11967891462                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     10453869                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  11957437593                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  11967891462                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.072017                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.072069                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.072017                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.072069                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 102488.911765                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 90942.149562                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 90951.100132                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 102488.911765                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 90942.149562                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 90951.100132                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               127816                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       572679                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       572679                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       572679                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       572679                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1252534                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1252534                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1252534                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1252534                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         9856                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         9856                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         9856                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         9856                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data           89                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total           89                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data            4                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total            4                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data       456876                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total       456876                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data           93                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total           93                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.043011                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.043011                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data       114219                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total       114219                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data            4                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total            4                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data       455544                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total       455544                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.043011                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.043011                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data       113886                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total       113886                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1694151                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1694151                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          102                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       131480                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       131586                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     10487835                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  12000764889                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  12011252724                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          102                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1825631                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1825737                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.072019                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.072073                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 102821.911765                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 91274.451544                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 91280.628061                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          102                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       131480                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       131582                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     10453869                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  11956982049                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  11967435918                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.072019                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.072071                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 102488.911765                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 90941.451544                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 90950.402927                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4074.744142                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           3660899                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          131912                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           27.752585                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    15651257118624                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     9.300805                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.057805                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.017549                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     1.416602                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4063.951382                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.002271                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000014                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000004                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000346                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.992176                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.994811                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          413                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1879                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          853                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          883                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        58706296                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       58706296                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 15651257128947                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  33311801853                       # Cumulative time (in ticks) in various power states
system.cpu2.thread32131.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread32131.numOps                      0                       # Number of Ops committed
system.cpu2.thread32131.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.switch_cpus3.data     65833427                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        65833427                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     65833433                       # number of overall hits
system.cpu3.dcache.overall_hits::total       65833433                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data        49980                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         49984                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data        49980                       # number of overall misses
system.cpu3.dcache.overall_misses::total        49984                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data   5343771213                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5343771213                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data   5343771213                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5343771213                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     65883407                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     65883411                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     65883413                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     65883417                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.000759                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.000759                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.000759                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.000759                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 106918.191537                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 106909.635343                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 106918.191537                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 106909.635343                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        35241                       # number of writebacks
system.cpu3.dcache.writebacks::total            35241                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data        14229                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        14229                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data        14229                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        14229                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        35751                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        35751                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        35751                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        35751                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   3794011524                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3794011524                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   3794011524                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3794011524                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.000543                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000543                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.000543                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000543                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 106123.227994                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 106123.227994                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 106123.227994                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 106123.227994                       # average overall mshr miss latency
system.cpu3.dcache.replacements                 35241                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     56703194                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       56703194                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data        21307                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        21310                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data   2299895136                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2299895136                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     56724501                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     56724504                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.000376                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.000376                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 107940.823955                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 107925.628156                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data        14228                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        14228                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data         7079                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         7079                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data    759773799                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    759773799                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 107327.842774                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 107327.842774                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data      9130233                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       9130233                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        28673                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        28674                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   3043876077                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3043876077                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data      9158906                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      9158907                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data            1                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.003131                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.003131                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 106158.270045                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 106154.567797                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        28672                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        28672                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   3034237725                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3034237725                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.003131                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.003131                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 105825.813511                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 105825.813511                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data            6                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            6                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          508.871822                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           65869188                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            35753                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          1842.340167                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     15651257118957                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.811343                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   508.060479                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.001585                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.992306                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.993890                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          376                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           86                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        527103089                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       527103089                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           15                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     39755470                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        39755485                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           15                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     39755470                       # number of overall hits
system.cpu3.icache.overall_hits::total       39755485                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          360                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           363                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          360                       # number of overall misses
system.cpu3.icache.overall_misses::total          363                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     33803496                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     33803496                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     33803496                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     33803496                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           18                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     39755830                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     39755848                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           18                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     39755830                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     39755848                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.166667                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000009                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.166667                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000009                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 93898.600000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 93122.578512                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 93898.600000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 93122.578512                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           86                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           86                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          274                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          274                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          274                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          274                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     26585721                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     26585721                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     26585721                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     26585721                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 97028.178832                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 97028.178832                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 97028.178832                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 97028.178832                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           15                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     39755470                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       39755485                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          360                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          363                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     33803496                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     33803496                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     39755830                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     39755848                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 93898.600000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 93122.578512                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           86                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          274                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          274                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     26585721                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     26585721                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 97028.178832                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 97028.178832                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          275.785497                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           39755762                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              277                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         143522.606498                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     15651257118624                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   272.785497                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.532784                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.538644                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        318047061                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       318047061                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp           7359                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty        53164                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean        12483                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq            2                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp            2                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         28671                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        28671                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq         7359                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          554                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       106751                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             107305                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        17728                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      4543616                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total             4561344                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                        30406                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                1945984                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples         66438                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.007962                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.088876                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0               65909     99.20%     99.20% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 529      0.80%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total           66438                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy        47202084                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           0.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         273726                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy       35713917                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.1                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data         1684                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total           1684                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data         1684                       # number of overall hits
system.cpu3.l2cache.overall_hits::total          1684                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          274                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data        34065                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        34346                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          274                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data        34065                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        34346                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     26403237                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   3761158410                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   3787561647                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     26403237                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   3761158410                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   3787561647                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          274                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data        35749                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total        36030                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          274                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data        35749                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total        36030                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.952894                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.953261                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.952894                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.953261                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 96362.178832                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 110411.225892                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 110276.644937                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 96362.178832                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 110411.225892                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 110276.644937                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks        30406                       # number of writebacks
system.cpu3.l2cache.writebacks::total           30406                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          274                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data        34065                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        34339                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          274                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data        34065                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        34339                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     26311995                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   3749814765                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   3776126760                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     26311995                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   3749814765                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   3776126760                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.952894                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.953067                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.952894                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.953067                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 96029.178832                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 110078.225892                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 109966.124814                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 96029.178832                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 110078.225892                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 109966.124814                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                30406                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks        28414                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total        28414                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks        28414                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total        28414                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks         6825                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total         6825                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks         6825                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total         6825                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data            2                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total            2                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data          566                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total          566                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data        28104                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        28105                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data   3010258062                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total   3010258062                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        28670                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        28671                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.980258                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.980259                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 107111.374253                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 107107.563138                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data        28104                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        28104                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   3000899430                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total   3000899430                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.980258                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.980224                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 106778.374253                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 106778.374253                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data         1118                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total         1118                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          274                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data         5961                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         6241                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     26403237                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data    750900348                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    777303585                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          274                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data         7079                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total         7359                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.842068                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.848077                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 96362.178832                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 125968.855561                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 124547.922609                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          274                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data         5961                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         6235                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     26311995                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    748915335                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    775227330                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.842068                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.847262                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 96029.178832                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 125635.855561                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 124334.776263                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        3881.896493                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs             71271                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           34502                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.065706                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    15651257118624                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    16.392124                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.361100                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.755431                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    31.360227                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  3833.027611                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.004002                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000088                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000184                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.007656                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.935798                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.947729                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          681                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         3374                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         1174838                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        1174838                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 15651257128947                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  33311801853                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              971962                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        899987                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        579562                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            378601                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             262628                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            262627                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         971962                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port         4632                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      3194602                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       390557                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port        98571                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 3688362                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       148224                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    136208768                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     16573888                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      4110400                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                157041280                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            638969                       # Total snoops (count)
system.l3bus.snoopTraffic                    16663552                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            1873604                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  1873604    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              1873604                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1223122272                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                3.7                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             1541114                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           710242177                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               2.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            87820536                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            22931526                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus1.data       483947                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data        32862                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data          155                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              516964                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus1.data       483947                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data        32862                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data          155                       # number of overall hits
system.l3cache.overall_hits::total             516964                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          544                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data         1765                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          343                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       582039                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          102                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        98622                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          274                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        33910                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            717626                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          544                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data         1765                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          343                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       582039                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          102                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        98622                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          274                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        33910                       # number of overall misses
system.l3cache.overall_misses::total           717626                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     53966313                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data    177752070                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     31041261                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  62793807981                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     10045944                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  10969029989                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     25215759                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   3610991058                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  77671850375                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     53966313                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data    177752070                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     31041261                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  62793807981                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     10045944                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  10969029989                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     25215759                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   3610991058                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  77671850375                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          544                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data         1765                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          343                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1065986                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          102                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       131484                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          274                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data        34065                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1234590                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          544                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data         1765                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          343                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1065986                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          102                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       131484                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          274                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data        34065                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1234590                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.546010                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.750068                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.995450                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.581267                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.546010                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.750068                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.995450                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.581267                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 99202.781250                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 100709.388102                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 90499.303207                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 107885.911393                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 98489.647059                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 111222.952171                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 92028.317518                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 106487.498024                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 108234.442976                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 99202.781250                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 100709.388102                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 90499.303207                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 107885.911393                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 98489.647059                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 111222.952171                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 92028.317518                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 106487.498024                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 108234.442976                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         260368                       # number of writebacks
system.l3cache.writebacks::total               260368                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          544                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data         1765                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          343                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       582039                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          102                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        98622                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          274                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        33910                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       717599                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          544                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data         1765                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          343                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       582039                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          102                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        98622                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          274                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        33910                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       717599                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     50343273                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data    165997170                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     28756881                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  58917434901                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      9366624                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  10312207469                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     23390919                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   3385150458                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  72892647695                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     50343273                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data    165997170                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     28756881                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  58917434901                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      9366624                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  10312207469                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     23390919                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   3385150458                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  72892647695                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.546010                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.750068                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.995450                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.581245                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.546010                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.750068                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.995450                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.581245                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 92542.781250                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 94049.388102                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 83839.303207                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 101225.922835                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 91829.647059                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 104562.952171                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 85368.317518                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 99827.498024                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 101578.524629                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 92542.781250                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 94049.388102                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 83839.303207                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 101225.922835                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 91829.647059                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 104562.952171                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 85368.317518                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 99827.498024                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 101578.524629                       # average overall mshr miss latency
system.l3cache.replacements                    638969                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       639619                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       639619                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       639619                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       639619                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       579562                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       579562                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       579562                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       579562                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus1.data       142324                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data           87                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           142411                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            2                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data          424                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        91768                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data            4                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        28017                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         120217                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data     44694594                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   7987182821                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data       439560                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   2886964143                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  10919281118                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            2                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data          424                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       234092                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data            4                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data        28104                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       262628                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.392017                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.996904                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.457746                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 105411.778302                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 87036.688399                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data       109890                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 103043.300246                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 90829.758836                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data          424                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        91768                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data            4                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        28017                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       120213                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     41870754                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   7376014601                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data       412920                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   2700370923                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  10118669198                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.392017                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.996904                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.457731                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 98751.778302                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 80376.760973                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data       103230                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 96383.300246                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 84172.836532                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       341623                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data        32862                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data           68                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       374553                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          544                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data         1341                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          343                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       490271                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          102                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data        98618                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          274                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data         5893                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       597409                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     53966313                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data    133057476                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     31041261                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  54806625160                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     10045944                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  10968590429                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     25215759                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data    724026915                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  66752569257                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          544                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data         1341                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          343                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       831894                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          102                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       131480                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          274                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data         5961                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       971962                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.589343                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.750061                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.988593                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.614642                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 99202.781250                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 99222.577181                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 90499.303207                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 111788.429583                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 98489.647059                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 111223.006236                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 92028.317518                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 122862.194977                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 111736.798838                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          544                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         1341                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          343                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       490271                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          102                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        98618                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          274                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data         5893                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       597386                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     50343273                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    124126416                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     28756881                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  51541420300                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      9366624                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  10311794549                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     23390919                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    684779535                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  62773978497                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.589343                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.750061                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.988593                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.614619                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 92542.781250                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 92562.577181                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 83839.303207                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 105128.429583                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 91829.647059                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 104563.006236                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 85368.317518                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 116202.194977                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 105081.100824                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            61153.106781                       # Cycle average of tags in use
system.l3cache.tags.total_refs                1736146                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1219148                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.424065                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         15651363450519                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 61153.106781                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.933122                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.933122                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        63214                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          333                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         3081                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        21040                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        38760                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.964569                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             40479500                       # Number of tag accesses
system.l3cache.tags.data_accesses            40479500                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    260368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples      1765.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    582036.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     98619.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       274.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     33910.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000506296388                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        16174                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        16175                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1490604                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             246170                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      717599                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     260368                       # Number of write requests accepted
system.mem_ctrls.readBursts                    717599                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   260368                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      54.82                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                717599                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               260368                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  287571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  165037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  114368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   74025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   51029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   18023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  12183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  14470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  15871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  16627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  17101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  17509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  17888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  18308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  18786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  19319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  19396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  19335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  18990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  17979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                   1226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        16175                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      44.364266                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.449360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    476.829977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        16172     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-60415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16175                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16174                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.093916                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.086460                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.525627                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15537     96.06%     96.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              100      0.62%     96.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              342      2.11%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              124      0.77%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               33      0.20%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               20      0.12%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16174                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                45926336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16663552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1378.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    500.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   33311727261                       # Total gap between requests
system.mem_ctrls.avgGap                      34062.22                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        34816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data       112960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        21952                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     37250240                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         6528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      6311616                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        17536                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      2170240                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     16660160                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 1045154.777771206805                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 3390989.306555477902                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 658985.457307948382                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 1118229156.397177219391                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 195966.520832101291                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 189470807.038637220860                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 526419.869686232880                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 65149261.974672101438                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 500127694.807925939560                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          544                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data         1765                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          343                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       582039                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          102                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        98622                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          274                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        33910                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       260368                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     29956246                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data     99840841                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     15898612                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  37093767195                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      5544509                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   6616167569                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     13122912                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   2113781772                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1785726121710                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     55066.63                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     56567.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     46351.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     63730.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     54357.93                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     67086.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     47893.84                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     62335.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6858470.02                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           385900                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               7715                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                      631                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                   9470                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           23                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            4                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            2                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        34816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data       112960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        21952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     37250432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         6528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      6311808                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        17536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      2170240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      45928000                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        34816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        21952                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         6528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        17536                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        81536                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     16663552                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     16663552                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          544                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data         1765                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          343                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       582038                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          102                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        98622                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          274                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        33910                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         717625                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       260368                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        260368                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         3842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         9606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         5764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data        11527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         5764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         1921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         5764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         7685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      1045155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data      3390989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       658985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data   1118234920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       195967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    189476571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       526420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     65149262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1378730142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         3842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         5764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         5764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         5764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      1045155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       658985                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       195967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       526420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2447660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    500229521                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       500229521                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    500229521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         3842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         9606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         5764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data        11527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         5764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         1921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         5764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         7685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      1045155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data      3390989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       658985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data   1118234920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       195967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    189476571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       526420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     65149262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1878959663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               717592                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              260315                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        22424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        21746                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        21433                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        22302                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        22200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        22702                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        22197                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        23850                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        22458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        24025                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        22196                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        23489                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        21950                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        23389                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        23679                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        23948                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        22497                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        23775                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        22514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        21613                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        21527                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        21507                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        22825                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        22771                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        22611                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        22154                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        22049                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        20525                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        22359                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        22023                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        21234                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        21620                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         8053                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7973                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         8222                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8104                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         8034                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         8014                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         8547                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         8929                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         8566                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8947                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8636                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8942                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8324                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9027                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9006                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         8194                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         8597                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         8074                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         7600                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         7668                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         7887                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         8067                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         7797                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         7620                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         7619                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         7478                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         6834                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         7453                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         7946                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         7366                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         7783                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             33435960392                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2391016544                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        45988079656                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                46594.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           64086.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              511520                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              80471                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            71.28                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           30.91                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       385909                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   162.176099                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   102.420616                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   221.522496                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       260380     67.47%     67.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        64265     16.65%     84.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        17747      4.60%     88.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         9066      2.35%     91.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         7436      1.93%     93.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         6726      1.74%     94.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         5136      1.33%     96.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         4146      1.07%     97.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        11007      2.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       385909                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              45925888                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           16660160                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1378.666741                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              500.127695                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    9.78                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1203573178.080010                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1600101939.105611                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   3018419285.145589                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  978389127.743954                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11875457020.356947                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 28079705091.415428                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 170565506.496002                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  46926211148.342392                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1408.695823                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     11810345                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3000200000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  30299791508                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             597409                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       260368                       # Transaction distribution
system.membus.trans_dist::CleanEvict           378601                       # Transaction distribution
system.membus.trans_dist::ReadExReq            120217                       # Transaction distribution
system.membus.trans_dist::ReadExResp           120216                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         597409                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      2074220                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      2074220                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2074220                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     62591552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     62591552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                62591552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            717626                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  717626    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              717626                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           798547338                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1304392367                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       52490122                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     32714982                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      1035307                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     22516501                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       22101606                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    98.157374                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        8244258                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           32                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2882605                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      2732588                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses       150017                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted       123274                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     52584795                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls            4                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       969595                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     92908071                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     4.849878                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.282986                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     16169818     17.40%     17.40% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      7288949      7.85%     25.25% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5135218      5.53%     30.78% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     10280900     11.07%     41.84% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      3231333      3.48%     45.32% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2300364      2.48%     47.80% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3372286      3.63%     51.43% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3503745      3.77%     55.20% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     41625458     44.80%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     92908071                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    250000001                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     450592832                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          132110902                       # Number of memory references committed
system.switch_cpus0.commit.loads             91572284                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          44254696                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          94189054                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          395872156                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      6916413                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass      2395403      0.53%      0.53% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    268689922     59.63%     60.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult       988116      0.22%     60.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     60.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      1223702      0.27%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      3026378      0.67%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     61.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc       203001      0.05%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     17023419      3.78%     65.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        59472      0.01%     65.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      7430019      1.65%     66.81% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       594262      0.13%     66.94% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.94% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     16807047      3.73%     70.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt        41189      0.01%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     56439061     12.53%     83.21% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     34002562      7.55%     90.75% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     35133223      7.80%     98.55% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      6536056      1.45%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    450592832                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     41625458                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5930256                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     15469365                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         71411623                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      6145129                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        985510                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     21479049                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred        66282                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     521244016                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       385916                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           98301947                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           42844273                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               617536                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               105102                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       974413                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             294974953                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           52490122                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     33078452                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             97915693                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        2102564                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles           69                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles          430                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         45559591                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          422                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     99941887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     5.341370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.951267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        11844292     11.85%     11.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         4181235      4.18%     16.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         6748829      6.75%     22.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         4461115      4.46%     27.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4        11987635     11.99%     39.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         3286384      3.29%     42.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         8526975      8.53%     51.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         4023289      4.03%     55.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        44882133     44.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     99941887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.524715                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.948704                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           45559662                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                  144                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           18521117                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       11346672                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         9355                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        18422                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       5038705                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads        68282                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  33311812509                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        985510                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         8936926                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles        6815878                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles          288                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         74450671                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles      8752610                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     515170454                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        43797                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       2469647                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       1781785                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       2899443                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    521169441                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1356786669                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       720672395                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        157071335                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    455272532                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        65896823                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              5                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            5                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         23597267                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               554460214                       # The number of ROB reads
system.switch_cpus0.rob.writes             1013400064                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        250000001                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          450592832                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       11228143                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      8070938                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         9373                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      4559529                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        4559159                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.991885                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         786985                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       987215                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       986559                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          656                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           49                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts       258697                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts         9268                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     99960976                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.582801                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.969656                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     71951514     71.98%     71.98% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      5017137      5.02%     77.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      1727609      1.73%     78.73% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      2099743      2.10%     80.83% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      1451199      1.45%     82.28% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       767853      0.77%     83.05% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       330256      0.33%     83.38% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      1104203      1.10%     84.48% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     15511462     15.52%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     99960976                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted     99074963                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     158218298                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           36523516                       # Number of memory references committed
system.switch_cpus1.commit.loads             26082018                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          11196941                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating          71570276                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          111049157                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls       786891                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass         7285      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu     85486373     54.03%     54.04% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult         2903      0.00%     54.04% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     54.04% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd      2949419      1.86%     55.90% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     55.90% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     55.90% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     55.90% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     55.90% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     55.90% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     55.90% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     55.90% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     55.90% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     55.90% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      3506042      2.22%     58.12% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     58.12% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     58.12% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      1771551      1.12%     59.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     59.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     59.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     59.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     59.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     11273289      7.13%     66.36% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.36% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp       376832      0.24%     66.60% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      2506752      1.58%     68.18% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      2407420      1.52%     69.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.71% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     10997314      6.95%     76.66% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.66% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       409602      0.26%     76.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     76.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     76.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.92% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead      9693839      6.13%     83.04% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      4190181      2.65%     85.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     16388179     10.36%     96.05% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite      6251317      3.95%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    158218298                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     15511462                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         1758086                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     74880615                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         20953376                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      2396553                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles          9815                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved      4550815                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred          106                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     158615815                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          529                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           26129353                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           10447321                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                32553                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 5673                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles        36187                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts              99533013                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           11228143                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      6332703                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             99952348                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles          19840                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         12111193                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          177                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     99998455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     1.588428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.983363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        73574787     73.58%     73.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         3170131      3.17%     76.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2          887969      0.89%     77.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         2963674      2.96%     80.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4          943160      0.94%     81.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         1231847      1.23%     82.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6          845756      0.85%     83.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         1052231      1.05%     84.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        15328900     15.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     99998455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.112242                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.994978                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           12111193                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   21                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            1615543                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads          66861                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation          641                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores         24264                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  33311812509                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles          9815                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         2807303                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       33273257                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         22249892                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     41658178                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     158546643                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       667756                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       2807451                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      17865922                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      21287502                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    174906982                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          391650454                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       154884169                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        121737859                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    174542071                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps          364911                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         12854253                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               242926509                       # The number of ROB reads
system.switch_cpus1.rob.writes              316991539                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts         99074963                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          158218298                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       18946569                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     17058001                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       190065                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      8135870                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        8135567                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.996276                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         200483                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       551974                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       551833                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          141                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           14                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts     21179588                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts       190027                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     97287013                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.756694                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.284625                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     41441487     42.60%     42.60% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     14165545     14.56%     57.16% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      4343408      4.46%     61.62% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      4376141      4.50%     66.12% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      5505413      5.66%     71.78% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1811052      1.86%     73.64% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      1853751      1.91%     75.55% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       311386      0.32%     75.87% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     23478830     24.13%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     97287013                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    175979278                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     268190544                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           52904191                       # Number of memory references committed
system.switch_cpus2.commit.loads             43026556                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17267266                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         150197775                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          161982617                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls       197528                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass          801      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    130522367     48.67%     48.67% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult      1387486      0.52%     49.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     49.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd      2370972      0.88%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      3572612      1.33%     51.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     51.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     51.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      1382696      0.52%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     51.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     29754136     11.09%     63.01% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.01% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.01% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      8570895      3.20%     66.21% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      1605357      0.60%     66.81% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.81% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     34732347     12.95%     79.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt      1386684      0.52%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead      7528443      2.81%     83.08% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      2767795      1.03%     84.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     35498113     13.24%     97.35% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      7109840      2.65%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    268190544                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     23478830                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         7604404                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     54112454                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         23564034                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     14544896                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        190452                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      8118536                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           38                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     292796009                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          176                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           44869330                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           12009454                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                54614                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       189731                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             194395644                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           18946569                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      8887883                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             99636021                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles         380980                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines         22045208                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes           62                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    100016242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     2.969402                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.428713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        48541066     48.53%     48.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         4312991      4.31%     52.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         4559324      4.56%     57.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         3958654      3.96%     61.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         5208415      5.21%     66.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         3728419      3.73%     70.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         1744537      1.74%     72.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         1964789      1.96%     74.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        25998047     25.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    100016242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.189399                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.943268                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           22045208                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   10                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             342231                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        2565228                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation          425                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       2534065                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  33311812509                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        190452                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        12471029                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       34031939                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         33072262                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     20250558                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     291522145                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        40819                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      14522658                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       1980148                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents            73                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    306228215                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          762662779                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       241478438                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        302183367                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    282318589                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps        23909450                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         59768756                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               363178315                       # The number of ROB reads
system.switch_cpus2.rob.writes              581469672                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        175979278                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          268190544                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       39688317                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     34787440                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1731152                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     27542346                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       27513806                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.896378                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         462690                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           39                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       171471                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       134701                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        36770                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          152                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     41859297                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts      1645712                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     93804937                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.142858                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.191406                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     17307109     18.45%     18.45% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      8975437      9.57%     28.02% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2     12749616     13.59%     41.61% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      5824944      6.21%     47.82% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      9829102     10.48%     58.30% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      3723453      3.97%     62.27% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      1867218      1.99%     64.26% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       690412      0.74%     64.99% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     32837646     35.01%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     93804937                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    208213392                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     388620534                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           62810337                       # Number of memory references committed
system.switch_cpus3.commit.loads             53651431                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          31596250                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating          10135176                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          382213465                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       317217                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass      1677569      0.43%      0.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    302508279     77.84%     78.27% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult     18211727      4.69%     82.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv        31815      0.01%     82.97% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd       405075      0.10%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu       387198      0.10%     83.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     83.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     83.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc       585488      0.15%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     83.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd       697925      0.18%     83.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt       371679      0.10%     83.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       176580      0.05%     83.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult       756413      0.19%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt          449      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.84% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     51113994     13.15%     96.99% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      5879511      1.51%     98.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead      2537437      0.65%     99.16% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      3279395      0.84%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    388620534                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     32837646                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5995949                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     17767330                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         68685643                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      5875981                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1663029                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     26372149                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred        88250                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     460795668                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       557077                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           57511767                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses            9547874                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                  137                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                  441                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      1214196                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             258838088                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           39688317                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     28111197                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             97025248                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        3496944                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles           21                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         39755830                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          149                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     99987939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     4.800691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.077672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        15718996     15.72%     15.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         1643365      1.64%     17.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2        15843000     15.84%     33.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         1777537      1.78%     34.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        12429227     12.43%     47.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         6364190      6.36%     53.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         1586327      1.59%     55.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         6709002      6.71%     62.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        37916295     37.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     99987939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.396743                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.587464                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           39755833                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   17                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15684568930800                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads             787251                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        5446988                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         1032                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        17817                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       1438386                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  33311812509                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1663029                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         8837469                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles        7804246                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         71158587                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     10524599                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     449199688                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       185620                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       2019417                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        584041                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       6178572                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    681928771                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          984742160                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       644819927                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups         13666431                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    593081532                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        88847038                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         16106777                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               491447122                       # The number of ROB reads
system.switch_cpus3.rob.writes              867158969                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        208213392                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          388620534                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
