* ******************************************************************************

* iCEcube Router

* Version:            2015.08.27744

* Build Date:         Oct 14 2015 00:37:57

* File Generated:     Jul 18 2016 09:41:16

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : N_16_0
T_1_8_wire_logic_cluster/lc_6/out
T_1_5_sp4_v_t_36
T_2_9_sp4_h_l_7
T_2_9_lc_trk_g0_2
T_2_9_wire_logic_cluster/lc_2/cen

End 

Net : BUT1_r_RNIKV9MZ0Z2_cascade_
T_1_8_wire_logic_cluster/lc_5/ltout
T_1_8_wire_logic_cluster/lc_6/in_2

End 

Net : N_16_g
T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_8_glb2local_0
T_1_8_lc_trk_g0_4
T_1_8_wire_logic_cluster/lc_5/in_3

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_8_glb2local_0
T_1_8_lc_trk_g0_4
T_1_8_wire_logic_cluster/lc_6/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_3_glb2local_0
T_2_3_lc_trk_g0_4
T_2_3_wire_logic_cluster/lc_1/in_3

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_3_glb2local_0
T_2_3_lc_trk_g0_4
T_2_3_wire_logic_cluster/lc_5/in_3

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_8_glb2local_3
T_2_8_lc_trk_g0_7
T_2_8_wire_logic_cluster/lc_3/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_8_glb2local_3
T_2_8_lc_trk_g0_7
T_2_8_wire_logic_cluster/lc_5/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_8_glb2local_3
T_2_8_lc_trk_g0_7
T_2_8_wire_logic_cluster/lc_1/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_7_glb2local_3
T_2_7_lc_trk_g0_7
T_2_7_wire_logic_cluster/lc_1/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_7_glb2local_3
T_2_7_lc_trk_g0_7
T_2_7_wire_logic_cluster/lc_3/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_7_glb2local_3
T_2_7_lc_trk_g0_7
T_2_7_wire_logic_cluster/lc_5/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_7_glb2local_3
T_2_7_lc_trk_g0_7
T_2_7_wire_logic_cluster/lc_7/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_8_glb2local_2
T_2_8_lc_trk_g0_6
T_2_8_wire_logic_cluster/lc_2/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_8_glb2local_2
T_2_8_lc_trk_g0_6
T_2_8_wire_logic_cluster/lc_4/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_8_glb2local_2
T_2_8_lc_trk_g0_6
T_2_8_wire_logic_cluster/lc_0/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_7_glb2local_0
T_2_7_lc_trk_g0_4
T_2_7_wire_logic_cluster/lc_0/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_7_glb2local_0
T_2_7_lc_trk_g0_4
T_2_7_wire_logic_cluster/lc_2/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_7_glb2local_0
T_2_7_lc_trk_g0_4
T_2_7_wire_logic_cluster/lc_4/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_7_glb2local_0
T_2_7_lc_trk_g0_4
T_2_7_wire_logic_cluster/lc_6/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_5_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_5_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_4_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_4_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_4_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_4_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_5_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_5_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_5_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_5_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_5_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_5_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_3_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_3_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_3_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_2_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_2_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_2_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_2_wire_logic_cluster/lc_3/cen

End 

Net : clk_divZ0Z_1
T_4_6_wire_logic_cluster/lc_0/out
T_4_7_lc_trk_g1_0
T_4_7_wire_logic_cluster/lc_0/in_1

T_4_6_wire_logic_cluster/lc_0/out
T_5_7_lc_trk_g3_0
T_5_7_wire_logic_cluster/lc_0/in_1

T_4_6_wire_logic_cluster/lc_0/out
T_4_6_lc_trk_g1_0
T_4_6_wire_logic_cluster/lc_0/in_3

End 

Net : clk_div_2_cry_10
T_4_8_wire_logic_cluster/lc_1/cout
T_4_8_wire_logic_cluster/lc_2/in_3

End 

Net : clk_div_RNI06L91Z0Z_11
T_4_8_wire_logic_cluster/lc_2/out
T_2_8_sp4_h_l_1
T_1_8_lc_trk_g1_1
T_1_8_input_2_2
T_1_8_wire_logic_cluster/lc_2/in_2

T_4_8_wire_logic_cluster/lc_2/out
T_4_8_lc_trk_g0_2
T_4_8_wire_logic_cluster/lc_5/in_3

End 

Net : clk_div_RNIM1KP1Z0Z_11
T_1_8_wire_logic_cluster/lc_2/out
T_0_9_lc_trk_g1_2
T_0_9_wire_gbuf/in

End 

Net : clk_divZ0Z_0
T_4_6_wire_logic_cluster/lc_1/out
T_4_7_lc_trk_g1_1
T_4_7_input_2_0
T_4_7_wire_logic_cluster/lc_0/in_2

T_4_6_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g3_1
T_5_7_input_2_0
T_5_7_wire_logic_cluster/lc_0/in_2

T_4_6_wire_logic_cluster/lc_1/out
T_4_6_lc_trk_g3_1
T_4_6_wire_logic_cluster/lc_0/in_0

T_4_6_wire_logic_cluster/lc_1/out
T_4_6_lc_trk_g3_1
T_4_6_wire_logic_cluster/lc_1/in_3

End 

Net : clk_divZ0Z_2
T_5_7_wire_logic_cluster/lc_1/out
T_4_7_lc_trk_g2_1
T_4_7_input_2_1
T_4_7_wire_logic_cluster/lc_1/in_2

T_5_7_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g1_1
T_5_7_wire_logic_cluster/lc_1/in_1

End 

Net : clk_divZ0Z_3
T_5_7_wire_logic_cluster/lc_2/out
T_4_7_lc_trk_g2_2
T_4_7_input_2_2
T_4_7_wire_logic_cluster/lc_2/in_2

T_5_7_wire_logic_cluster/lc_2/out
T_5_7_lc_trk_g1_2
T_5_7_wire_logic_cluster/lc_2/in_1

End 

Net : clk_divZ0Z_4
T_5_7_wire_logic_cluster/lc_3/out
T_4_7_lc_trk_g2_3
T_4_7_input_2_3
T_4_7_wire_logic_cluster/lc_3/in_2

T_5_7_wire_logic_cluster/lc_3/out
T_5_7_lc_trk_g1_3
T_5_7_wire_logic_cluster/lc_3/in_1

End 

Net : cntr_RNITQ4V2Z0Z_14
T_2_3_wire_logic_cluster/lc_1/out
T_2_0_span12_vert_6
T_2_2_lc_trk_g3_5
T_2_2_wire_logic_cluster/lc_5/s_r

T_2_3_wire_logic_cluster/lc_1/out
T_2_0_span12_vert_6
T_2_2_lc_trk_g3_5
T_2_2_wire_logic_cluster/lc_5/s_r

End 

Net : clk_divZ0Z_5
T_5_7_wire_logic_cluster/lc_4/out
T_4_7_lc_trk_g2_4
T_4_7_input_2_4
T_4_7_wire_logic_cluster/lc_4/in_2

T_5_7_wire_logic_cluster/lc_4/out
T_5_7_lc_trk_g3_4
T_5_7_wire_logic_cluster/lc_4/in_1

End 

Net : clk_divZ0Z_6
T_5_7_wire_logic_cluster/lc_5/out
T_4_7_lc_trk_g2_5
T_4_7_input_2_5
T_4_7_wire_logic_cluster/lc_5/in_2

T_5_7_wire_logic_cluster/lc_5/out
T_5_7_lc_trk_g1_5
T_5_7_wire_logic_cluster/lc_5/in_1

End 

Net : clk_divZ0Z_7
T_5_7_wire_logic_cluster/lc_6/out
T_4_7_lc_trk_g2_6
T_4_7_input_2_6
T_4_7_wire_logic_cluster/lc_6/in_2

T_5_7_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g1_6
T_5_7_wire_logic_cluster/lc_6/in_1

End 

Net : clk_divZ0Z_8
T_5_7_wire_logic_cluster/lc_7/out
T_4_7_lc_trk_g2_7
T_4_7_input_2_7
T_4_7_wire_logic_cluster/lc_7/in_2

T_5_7_wire_logic_cluster/lc_7/out
T_5_7_lc_trk_g3_7
T_5_7_wire_logic_cluster/lc_7/in_1

End 

Net : BUT1_r_RNIKV9MZ0Z2
T_1_8_wire_logic_cluster/lc_5/out
T_2_8_lc_trk_g1_5
T_2_8_wire_logic_cluster/lc_5/s_r

T_1_8_wire_logic_cluster/lc_5/out
T_2_8_lc_trk_g1_5
T_2_8_wire_logic_cluster/lc_5/s_r

T_1_8_wire_logic_cluster/lc_5/out
T_2_8_lc_trk_g1_5
T_2_8_wire_logic_cluster/lc_5/s_r

T_1_8_wire_logic_cluster/lc_5/out
T_2_8_lc_trk_g1_5
T_2_8_wire_logic_cluster/lc_5/s_r

T_1_8_wire_logic_cluster/lc_5/out
T_2_8_lc_trk_g1_5
T_2_8_wire_logic_cluster/lc_5/s_r

T_1_8_wire_logic_cluster/lc_5/out
T_2_8_lc_trk_g1_5
T_2_8_wire_logic_cluster/lc_5/s_r

T_1_8_wire_logic_cluster/lc_5/out
T_2_7_lc_trk_g3_5
T_2_7_wire_logic_cluster/lc_5/s_r

T_1_8_wire_logic_cluster/lc_5/out
T_2_7_lc_trk_g3_5
T_2_7_wire_logic_cluster/lc_5/s_r

T_1_8_wire_logic_cluster/lc_5/out
T_2_7_lc_trk_g3_5
T_2_7_wire_logic_cluster/lc_5/s_r

T_1_8_wire_logic_cluster/lc_5/out
T_2_7_lc_trk_g3_5
T_2_7_wire_logic_cluster/lc_5/s_r

T_1_8_wire_logic_cluster/lc_5/out
T_2_7_lc_trk_g3_5
T_2_7_wire_logic_cluster/lc_5/s_r

T_1_8_wire_logic_cluster/lc_5/out
T_2_7_lc_trk_g3_5
T_2_7_wire_logic_cluster/lc_5/s_r

T_1_8_wire_logic_cluster/lc_5/out
T_2_7_lc_trk_g3_5
T_2_7_wire_logic_cluster/lc_5/s_r

T_1_8_wire_logic_cluster/lc_5/out
T_2_7_lc_trk_g3_5
T_2_7_wire_logic_cluster/lc_5/s_r

T_1_8_wire_logic_cluster/lc_5/out
T_2_9_lc_trk_g3_5
T_2_9_wire_logic_cluster/lc_5/s_r

T_1_8_wire_logic_cluster/lc_5/out
T_1_7_lc_trk_g1_5
T_1_7_wire_logic_cluster/lc_3/in_3

End 

Net : cntr_RNIV9NN2Z0Z_4
T_2_3_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g1_5
T_2_2_wire_logic_cluster/lc_3/in_3

T_2_3_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g1_5
T_2_2_wire_logic_cluster/lc_5/in_3

End 

Net : clk_divZ0Z_9
T_5_8_wire_logic_cluster/lc_0/out
T_4_8_lc_trk_g2_0
T_4_8_input_2_0
T_4_8_wire_logic_cluster/lc_0/in_2

T_5_8_wire_logic_cluster/lc_0/out
T_5_8_lc_trk_g3_0
T_5_8_wire_logic_cluster/lc_0/in_1

End 

Net : clk_divZ0Z_10
T_5_8_wire_logic_cluster/lc_1/out
T_4_8_lc_trk_g3_1
T_4_8_wire_logic_cluster/lc_1/in_1

T_5_8_wire_logic_cluster/lc_1/out
T_5_8_lc_trk_g3_1
T_5_8_wire_logic_cluster/lc_1/in_1

End 

Net : clk_div_i_11
T_4_8_wire_logic_cluster/lc_5/out
T_4_8_lc_trk_g2_5
T_4_8_wire_logic_cluster/lc_2/in_1

T_4_8_wire_logic_cluster/lc_5/out
T_2_8_sp4_h_l_7
T_1_8_lc_trk_g0_7
T_1_8_wire_logic_cluster/lc_2/in_3

End 

Net : cntr7lt13
T_2_4_wire_logic_cluster/lc_1/out
T_2_3_lc_trk_g1_1
T_2_3_wire_logic_cluster/lc_1/in_1

T_2_4_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g1_1
T_2_5_wire_logic_cluster/lc_6/in_0

T_2_4_wire_logic_cluster/lc_1/out
T_1_3_lc_trk_g3_1
T_1_3_wire_logic_cluster/lc_6/in_0

T_2_4_wire_logic_cluster/lc_1/out
T_1_5_lc_trk_g0_1
T_1_5_input_2_5
T_1_5_wire_logic_cluster/lc_5/in_2

T_2_4_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g1_1
T_2_5_wire_logic_cluster/lc_1/in_3

T_2_4_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g1_1
T_2_5_wire_logic_cluster/lc_7/in_3

T_2_4_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g1_1
T_2_5_wire_logic_cluster/lc_3/in_3

T_2_4_wire_logic_cluster/lc_1/out
T_1_3_lc_trk_g3_1
T_1_3_wire_logic_cluster/lc_3/in_3

T_2_4_wire_logic_cluster/lc_1/out
T_1_3_lc_trk_g3_1
T_1_3_wire_logic_cluster/lc_7/in_3

End 

Net : cntr7lto7_0_4_cascade_
T_2_4_wire_logic_cluster/lc_0/ltout
T_2_4_wire_logic_cluster/lc_1/in_2

End 

Net : cntrZ0Z_7
T_1_4_wire_logic_cluster/lc_6/out
T_0_4_span4_horz_17
T_2_4_lc_trk_g2_1
T_2_4_input_2_7
T_2_4_wire_logic_cluster/lc_7/in_2

T_1_4_wire_logic_cluster/lc_6/out
T_0_4_span4_horz_17
T_2_4_lc_trk_g2_1
T_2_4_wire_logic_cluster/lc_1/in_0

T_1_4_wire_logic_cluster/lc_6/out
T_1_4_lc_trk_g1_6
T_1_4_wire_logic_cluster/lc_6/in_1

T_1_4_wire_logic_cluster/lc_6/out
T_2_3_lc_trk_g3_6
T_2_3_wire_logic_cluster/lc_4/in_1

End 

Net : cntr7lto7_c
T_2_4_wire_logic_cluster/lc_7/out
T_2_4_lc_trk_g2_7
T_2_4_wire_logic_cluster/lc_0/in_1

End 

Net : cntrZ0Z_6
T_1_3_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g3_6
T_2_4_wire_logic_cluster/lc_7/in_0

T_1_3_wire_logic_cluster/lc_6/out
T_1_4_lc_trk_g0_6
T_1_4_wire_logic_cluster/lc_5/in_1

T_1_3_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g3_6
T_2_4_wire_logic_cluster/lc_2/in_1

End 

Net : cntr7lt5_3
T_2_4_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g2_6
T_2_4_wire_logic_cluster/lc_1/in_1

T_2_4_wire_logic_cluster/lc_6/out
T_2_3_lc_trk_g0_6
T_2_3_wire_logic_cluster/lc_5/in_1

End 

Net : cntrZ0Z_2
T_1_4_wire_logic_cluster/lc_1/out
T_2_4_sp4_h_l_2
T_2_4_lc_trk_g1_7
T_2_4_wire_logic_cluster/lc_6/in_0

T_1_4_wire_logic_cluster/lc_1/out
T_1_4_lc_trk_g3_1
T_1_4_wire_logic_cluster/lc_1/in_1

End 

Net : cntrZ0Z_5
T_1_3_wire_logic_cluster/lc_3/out
T_2_4_lc_trk_g3_3
T_2_4_wire_logic_cluster/lc_7/in_1

T_1_3_wire_logic_cluster/lc_3/out
T_2_4_lc_trk_g3_3
T_2_4_wire_logic_cluster/lc_1/in_3

T_1_3_wire_logic_cluster/lc_3/out
T_1_4_lc_trk_g0_3
T_1_4_wire_logic_cluster/lc_4/in_1

T_1_3_wire_logic_cluster/lc_3/out
T_2_3_lc_trk_g0_3
T_2_3_wire_logic_cluster/lc_4/in_3

End 

Net : cntrZ0Z_12
T_2_5_wire_logic_cluster/lc_7/out
T_2_4_lc_trk_g0_7
T_2_4_wire_logic_cluster/lc_5/in_0

T_2_5_wire_logic_cluster/lc_7/out
T_2_4_lc_trk_g0_7
T_2_4_wire_logic_cluster/lc_2/in_3

T_2_5_wire_logic_cluster/lc_7/out
T_1_5_lc_trk_g3_7
T_1_5_wire_logic_cluster/lc_3/in_1

End 

Net : cntrZ0Z_10
T_2_5_wire_logic_cluster/lc_1/out
T_2_4_lc_trk_g1_1
T_2_4_wire_logic_cluster/lc_5/in_3

T_2_5_wire_logic_cluster/lc_1/out
T_2_4_lc_trk_g1_1
T_2_4_wire_logic_cluster/lc_3/in_3

T_2_5_wire_logic_cluster/lc_1/out
T_1_5_lc_trk_g3_1
T_1_5_wire_logic_cluster/lc_1/in_1

End 

Net : cntr7lto7_0_2
T_2_4_wire_logic_cluster/lc_5/out
T_2_4_lc_trk_g2_5
T_2_4_wire_logic_cluster/lc_0/in_3

End 

Net : cntrZ0Z_4
T_1_4_wire_logic_cluster/lc_3/out
T_2_4_lc_trk_g1_3
T_2_4_wire_logic_cluster/lc_7/in_3

T_1_4_wire_logic_cluster/lc_3/out
T_1_4_lc_trk_g1_3
T_1_4_wire_logic_cluster/lc_3/in_1

T_1_4_wire_logic_cluster/lc_3/out
T_2_4_lc_trk_g1_3
T_2_4_wire_logic_cluster/lc_3/in_1

End 

Net : cntrZ0Z_11
T_2_5_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g0_6
T_2_4_wire_logic_cluster/lc_5/in_1

T_2_5_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g1_6
T_2_4_wire_logic_cluster/lc_3/in_0

T_2_5_wire_logic_cluster/lc_6/out
T_1_5_lc_trk_g3_6
T_1_5_wire_logic_cluster/lc_2/in_1

End 

Net : bfn_2_9_0_
T_2_9_wire_logic_cluster/carry_in_mux/cout
T_2_9_wire_logic_cluster/lc_0/in_3

End 

Net : rst_cnt_i_14
T_1_8_wire_logic_cluster/lc_3/out
T_2_7_lc_trk_g3_3
T_2_7_input_2_0
T_2_7_wire_logic_cluster/lc_0/in_2

T_1_8_wire_logic_cluster/lc_3/out
T_2_7_lc_trk_g2_3
T_2_7_wire_logic_cluster/lc_0/in_3

End 

Net : rst_cntZ0Z_14
T_2_9_wire_logic_cluster/lc_0/out
T_1_8_lc_trk_g2_0
T_1_8_wire_logic_cluster/lc_3/in_3

T_2_9_wire_logic_cluster/lc_0/out
T_1_8_lc_trk_g2_0
T_1_8_wire_logic_cluster/lc_5/in_1

T_2_9_wire_logic_cluster/lc_0/out
T_2_9_lc_trk_g1_0
T_2_9_wire_logic_cluster/lc_0/in_1

End 

Net : cntrZ0Z_1
T_2_5_wire_logic_cluster/lc_2/out
T_2_4_lc_trk_g1_2
T_2_4_wire_logic_cluster/lc_6/in_1

T_2_5_wire_logic_cluster/lc_2/out
T_1_4_lc_trk_g2_2
T_1_4_input_2_0
T_1_4_wire_logic_cluster/lc_0/in_2

T_2_5_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g3_2
T_2_5_wire_logic_cluster/lc_2/in_1

End 

Net : cntrZ0Z_3
T_1_4_wire_logic_cluster/lc_2/out
T_2_4_lc_trk_g0_2
T_2_4_input_2_6
T_2_4_wire_logic_cluster/lc_6/in_2

T_1_4_wire_logic_cluster/lc_2/out
T_1_4_lc_trk_g1_2
T_1_4_wire_logic_cluster/lc_2/in_1

End 

Net : cntrZ0Z_0
T_2_5_wire_logic_cluster/lc_0/out
T_2_4_lc_trk_g1_0
T_2_4_wire_logic_cluster/lc_6/in_3

T_2_5_wire_logic_cluster/lc_0/out
T_1_4_lc_trk_g3_0
T_1_4_wire_logic_cluster/lc_0/in_1

T_2_5_wire_logic_cluster/lc_0/out
T_2_5_lc_trk_g1_0
T_2_5_wire_logic_cluster/lc_0/in_3

T_2_5_wire_logic_cluster/lc_0/out
T_2_5_lc_trk_g1_0
T_2_5_wire_logic_cluster/lc_2/in_3

End 

Net : cntrZ0Z_9
T_2_5_wire_logic_cluster/lc_3/out
T_3_2_sp4_v_t_47
T_2_4_lc_trk_g2_2
T_2_4_input_2_0
T_2_4_wire_logic_cluster/lc_0/in_2

T_2_5_wire_logic_cluster/lc_3/out
T_3_2_sp4_v_t_47
T_2_4_lc_trk_g2_2
T_2_4_input_2_2
T_2_4_wire_logic_cluster/lc_2/in_2

T_2_5_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g2_3
T_1_5_wire_logic_cluster/lc_0/in_1

End 

Net : un1_rst_cnt_1_cry_12
T_2_8_wire_logic_cluster/lc_4/cout
T_2_8_wire_logic_cluster/lc_5/in_3

Net : un1_rst_cnt_1_cry_11
T_2_8_wire_logic_cluster/lc_3/cout
T_2_8_wire_logic_cluster/lc_4/in_3

Net : BUT1_rZ0
T_6_2_wire_logic_cluster/lc_2/out
T_6_1_sp4_v_t_36
T_3_5_sp4_h_l_6
T_2_5_sp4_v_t_37
T_1_8_lc_trk_g2_5
T_1_8_wire_logic_cluster/lc_5/in_0

T_6_2_wire_logic_cluster/lc_2/out
T_5_2_lc_trk_g2_2
T_5_2_wire_logic_cluster/lc_1/in_3

End 

Net : cntr_1_cry_11
T_1_5_wire_logic_cluster/lc_2/cout
T_1_5_wire_logic_cluster/lc_3/in_3

Net : cntr_1_12
T_1_5_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g1_3
T_2_5_wire_logic_cluster/lc_7/in_1

End 

Net : un1_rst_cnt_1_cry_10
T_2_8_wire_logic_cluster/lc_2/cout
T_2_8_wire_logic_cluster/lc_3/in_3

Net : cntrZ0Z_8
T_1_3_wire_logic_cluster/lc_7/out
T_2_4_lc_trk_g3_7
T_2_4_wire_logic_cluster/lc_0/in_0

T_1_3_wire_logic_cluster/lc_7/out
T_2_4_lc_trk_g3_7
T_2_4_wire_logic_cluster/lc_2/in_0

T_1_3_wire_logic_cluster/lc_7/out
T_1_4_lc_trk_g1_7
T_1_4_wire_logic_cluster/lc_7/in_1

End 

Net : un1_rst_cnt_1_cry_9
T_2_8_wire_logic_cluster/lc_1/cout
T_2_8_wire_logic_cluster/lc_2/in_3

Net : cntr_1_cry_9
T_1_5_wire_logic_cluster/lc_0/cout
T_1_5_wire_logic_cluster/lc_1/in_3

Net : cntr_1_10
T_1_5_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g0_1
T_2_5_wire_logic_cluster/lc_1/in_0

End 

Net : rst_cntZ0Z_0
T_2_7_wire_logic_cluster/lc_0/out
T_2_7_lc_trk_g1_0
T_2_7_wire_logic_cluster/lc_0/in_1

End 

Net : cntr_1_11
T_1_5_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g1_2
T_2_5_wire_logic_cluster/lc_6/in_3

End 

Net : cntr_1_cry_10
T_1_5_wire_logic_cluster/lc_1/cout
T_1_5_wire_logic_cluster/lc_2/in_3

Net : un1_rst_cnt_1_cry_8
T_2_8_wire_logic_cluster/lc_0/cout
T_2_8_wire_logic_cluster/lc_1/in_3

Net : BUT2_rZ0
T_5_2_wire_logic_cluster/lc_6/out
T_5_0_span12_vert_15
T_0_8_span12_horz_15
T_1_8_lc_trk_g1_0
T_1_8_input_2_5
T_1_8_wire_logic_cluster/lc_5/in_2

T_5_2_wire_logic_cluster/lc_6/out
T_5_2_lc_trk_g3_6
T_5_2_wire_logic_cluster/lc_4/in_3

End 

Net : rst_cntZ0Z_1
T_2_7_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g3_1
T_2_7_wire_logic_cluster/lc_1/in_1

End 

Net : LED1_m1_r_cnv_5
T_2_4_wire_logic_cluster/lc_2/out
T_2_3_lc_trk_g0_2
T_2_3_wire_logic_cluster/lc_4/in_0

End 

Net : LED1_m1_r_cnv_7_cascade_
T_2_3_wire_logic_cluster/lc_4/ltout
T_2_3_wire_logic_cluster/lc_5/in_2

End 

Net : bfn_1_5_0_
T_1_5_wire_logic_cluster/carry_in_mux/cout
T_1_5_wire_logic_cluster/lc_0/in_3

Net : cntr_1_9
T_1_5_wire_logic_cluster/lc_0/out
T_2_5_lc_trk_g0_0
T_2_5_wire_logic_cluster/lc_3/in_1

End 

Net : bfn_2_8_0_
T_2_8_wire_logic_cluster/carry_in_mux/cout
T_2_8_wire_logic_cluster/lc_0/in_3

Net : rst_cntZ0Z_2
T_2_7_wire_logic_cluster/lc_2/out
T_2_7_lc_trk_g1_2
T_2_7_wire_logic_cluster/lc_2/in_1

End 

Net : rst_cntZ0Z_3
T_2_7_wire_logic_cluster/lc_3/out
T_2_7_lc_trk_g1_3
T_2_7_wire_logic_cluster/lc_3/in_1

End 

Net : LED1_m1_r_cnv_6
T_2_4_wire_logic_cluster/lc_3/out
T_2_1_sp4_v_t_46
T_2_3_lc_trk_g2_3
T_2_3_wire_logic_cluster/lc_5/in_0

End 

Net : cntrZ0Z_13
T_1_5_wire_logic_cluster/lc_4/out
T_2_4_lc_trk_g3_4
T_2_4_input_2_3
T_2_4_wire_logic_cluster/lc_3/in_2

T_1_5_wire_logic_cluster/lc_4/out
T_2_1_sp4_v_t_44
T_2_3_lc_trk_g2_1
T_2_3_wire_logic_cluster/lc_1/in_0

T_1_5_wire_logic_cluster/lc_4/out
T_2_1_sp4_v_t_44
T_1_3_lc_trk_g2_1
T_1_3_wire_logic_cluster/lc_3/in_0

T_1_5_wire_logic_cluster/lc_4/out
T_2_1_sp4_v_t_44
T_1_3_lc_trk_g2_1
T_1_3_wire_logic_cluster/lc_7/in_0

T_1_5_wire_logic_cluster/lc_4/out
T_1_5_lc_trk_g3_4
T_1_5_wire_logic_cluster/lc_4/in_1

T_1_5_wire_logic_cluster/lc_4/out
T_2_1_sp4_v_t_44
T_1_3_lc_trk_g0_2
T_1_3_input_2_6
T_1_3_wire_logic_cluster/lc_6/in_2

T_1_5_wire_logic_cluster/lc_4/out
T_1_5_lc_trk_g3_4
T_1_5_wire_logic_cluster/lc_5/in_0

T_1_5_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g1_4
T_2_5_wire_logic_cluster/lc_7/in_0

T_1_5_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g1_4
T_2_5_wire_logic_cluster/lc_3/in_0

T_1_5_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g0_4
T_2_5_wire_logic_cluster/lc_1/in_1

T_1_5_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g0_4
T_2_5_input_2_6
T_2_5_wire_logic_cluster/lc_6/in_2

End 

Net : cntr_1_cry_7
T_1_4_wire_logic_cluster/lc_6/cout
T_1_4_wire_logic_cluster/lc_7/in_3

Net : cntr_1_8
T_1_4_wire_logic_cluster/lc_7/out
T_1_3_lc_trk_g1_7
T_1_3_wire_logic_cluster/lc_7/in_1

End 

Net : rst_cntZ0Z_4
T_2_7_wire_logic_cluster/lc_4/out
T_2_7_lc_trk_g3_4
T_2_7_wire_logic_cluster/lc_4/in_1

End 

Net : un1_rst_cnt_1_cry_6
T_2_7_wire_logic_cluster/lc_6/cout
T_2_7_wire_logic_cluster/lc_7/in_3

Net : cntr_1_cry_13
T_1_5_wire_logic_cluster/lc_4/cout
T_1_5_wire_logic_cluster/lc_5/in_3

End 

Net : cntrZ0Z_14
T_1_5_wire_logic_cluster/lc_5/out
T_2_3_sp4_v_t_38
T_2_0_span4_vert_30
T_2_3_lc_trk_g1_6
T_2_3_input_2_1
T_2_3_wire_logic_cluster/lc_1/in_2

T_1_5_wire_logic_cluster/lc_5/out
T_2_3_sp4_v_t_38
T_2_0_span4_vert_30
T_1_3_lc_trk_g1_6
T_1_3_wire_logic_cluster/lc_6/in_1

T_1_5_wire_logic_cluster/lc_5/out
T_2_3_sp4_v_t_38
T_2_0_span4_vert_30
T_1_3_lc_trk_g1_6
T_1_3_input_2_3
T_1_3_wire_logic_cluster/lc_3/in_2

T_1_5_wire_logic_cluster/lc_5/out
T_2_3_sp4_v_t_38
T_2_0_span4_vert_30
T_1_3_lc_trk_g1_6
T_1_3_input_2_7
T_1_3_wire_logic_cluster/lc_7/in_2

T_1_5_wire_logic_cluster/lc_5/out
T_1_5_lc_trk_g3_5
T_1_5_wire_logic_cluster/lc_5/in_1

T_1_5_wire_logic_cluster/lc_5/out
T_2_5_lc_trk_g0_5
T_2_5_wire_logic_cluster/lc_6/in_1

T_1_5_wire_logic_cluster/lc_5/out
T_2_5_lc_trk_g0_5
T_2_5_input_2_1
T_2_5_wire_logic_cluster/lc_1/in_2

T_1_5_wire_logic_cluster/lc_5/out
T_2_5_lc_trk_g0_5
T_2_5_input_2_7
T_2_5_wire_logic_cluster/lc_7/in_2

T_1_5_wire_logic_cluster/lc_5/out
T_2_5_lc_trk_g0_5
T_2_5_input_2_3
T_2_5_wire_logic_cluster/lc_3/in_2

End 

Net : rst_cntZ0Z_5
T_2_7_wire_logic_cluster/lc_5/out
T_2_7_lc_trk_g1_5
T_2_7_wire_logic_cluster/lc_5/in_1

End 

Net : un1_rst_cnt_1_cry_5
T_2_7_wire_logic_cluster/lc_5/cout
T_2_7_wire_logic_cluster/lc_6/in_3

Net : cntr_1_cry_12
T_1_5_wire_logic_cluster/lc_3/cout
T_1_5_wire_logic_cluster/lc_4/in_3

Net : rst_cntZ0Z_6
T_2_7_wire_logic_cluster/lc_6/out
T_2_7_lc_trk_g1_6
T_2_7_wire_logic_cluster/lc_6/in_1

End 

Net : un1_rst_cnt_1_cry_4
T_2_7_wire_logic_cluster/lc_4/cout
T_2_7_wire_logic_cluster/lc_5/in_3

Net : cntr_1_6
T_1_4_wire_logic_cluster/lc_5/out
T_1_3_lc_trk_g0_5
T_1_3_wire_logic_cluster/lc_6/in_3

End 

Net : cntr_1_cry_5
T_1_4_wire_logic_cluster/lc_4/cout
T_1_4_wire_logic_cluster/lc_5/in_3

Net : cntr_1_cry_4
T_1_4_wire_logic_cluster/lc_3/cout
T_1_4_wire_logic_cluster/lc_4/in_3

Net : cntr_1_5
T_1_4_wire_logic_cluster/lc_4/out
T_1_3_lc_trk_g0_4
T_1_3_wire_logic_cluster/lc_3/in_1

End 

Net : rst_cntZ0Z_7
T_2_7_wire_logic_cluster/lc_7/out
T_2_7_lc_trk_g3_7
T_2_7_wire_logic_cluster/lc_7/in_1

End 

Net : un1_rst_cnt_1_cry_3
T_2_7_wire_logic_cluster/lc_3/cout
T_2_7_wire_logic_cluster/lc_4/in_3

Net : un1_rst_cnt_1_cry_2
T_2_7_wire_logic_cluster/lc_2/cout
T_2_7_wire_logic_cluster/lc_3/in_3

Net : clk_div_1_cry_9
T_5_8_wire_logic_cluster/lc_0/cout
T_5_8_wire_logic_cluster/lc_1/in_3

End 

Net : un1_rst_cnt_1_cry_1
T_2_7_wire_logic_cluster/lc_1/cout
T_2_7_wire_logic_cluster/lc_2/in_3

Net : bfn_5_8_0_
T_5_8_wire_logic_cluster/carry_in_mux/cout
T_5_8_wire_logic_cluster/lc_0/in_3

Net : rst_cntZ0Z_8
T_2_8_wire_logic_cluster/lc_0/out
T_2_8_lc_trk_g3_0
T_2_8_wire_logic_cluster/lc_0/in_1

End 

Net : un1_rst_cnt_1_cry_0
T_2_7_wire_logic_cluster/lc_0/cout
T_2_7_wire_logic_cluster/lc_1/in_3

Net : rst_cntZ0Z_9
T_2_8_wire_logic_cluster/lc_1/out
T_2_8_lc_trk_g3_1
T_2_8_wire_logic_cluster/lc_1/in_1

End 

Net : rst_cntZ0Z_10
T_2_8_wire_logic_cluster/lc_2/out
T_2_8_lc_trk_g1_2
T_2_8_wire_logic_cluster/lc_2/in_1

End 

Net : clk_div_1_cry_7
T_5_7_wire_logic_cluster/lc_6/cout
T_5_7_wire_logic_cluster/lc_7/in_3

Net : rst_cntZ0Z_11
T_2_8_wire_logic_cluster/lc_3/out
T_2_8_lc_trk_g1_3
T_2_8_wire_logic_cluster/lc_3/in_1

End 

Net : cntr_1_cry_6
T_1_4_wire_logic_cluster/lc_5/cout
T_1_4_wire_logic_cluster/lc_6/in_3

Net : clk_div_1_cry_6
T_5_7_wire_logic_cluster/lc_5/cout
T_5_7_wire_logic_cluster/lc_6/in_3

Net : rst_cntZ0Z_12
T_2_8_wire_logic_cluster/lc_4/out
T_2_8_lc_trk_g3_4
T_2_8_wire_logic_cluster/lc_4/in_1

End 

Net : clk_div_1_cry_5
T_5_7_wire_logic_cluster/lc_4/cout
T_5_7_wire_logic_cluster/lc_5/in_3

Net : rst_cntZ0Z_13
T_2_8_wire_logic_cluster/lc_5/out
T_2_8_lc_trk_g3_5
T_2_8_wire_logic_cluster/lc_5/in_1

End 

Net : clk_div_1_cry_4
T_5_7_wire_logic_cluster/lc_3/cout
T_5_7_wire_logic_cluster/lc_4/in_3

Net : clk_div_1_cry_3
T_5_7_wire_logic_cluster/lc_2/cout
T_5_7_wire_logic_cluster/lc_3/in_3

Net : cntr_1_cry_3
T_1_4_wire_logic_cluster/lc_2/cout
T_1_4_wire_logic_cluster/lc_3/in_3

Net : clk_div_1_cry_2
T_5_7_wire_logic_cluster/lc_1/cout
T_5_7_wire_logic_cluster/lc_2/in_3

Net : cntr_1_cry_2
T_1_4_wire_logic_cluster/lc_1/cout
T_1_4_wire_logic_cluster/lc_2/in_3

Net : cntr_1_cry_1
T_1_4_wire_logic_cluster/lc_0/cout
T_1_4_wire_logic_cluster/lc_1/in_3

Net : clk_div_1_cry_1
T_5_7_wire_logic_cluster/lc_0/cout
T_5_7_wire_logic_cluster/lc_1/in_3

Net : LED2_m1_rZ0
T_2_2_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g2_5
T_2_2_wire_logic_cluster/lc_5/in_0

T_2_2_wire_logic_cluster/lc_5/out
T_2_2_sp12_h_l_1
T_4_2_lc_trk_g0_6
T_4_2_wire_logic_cluster/lc_3/in_3

End 

Net : LED1_m1_rZ0
T_2_2_wire_logic_cluster/lc_3/out
T_2_2_lc_trk_g1_3
T_2_2_wire_logic_cluster/lc_3/in_1

T_2_2_wire_logic_cluster/lc_3/out
T_2_2_sp4_h_l_11
T_4_2_lc_trk_g3_6
T_4_2_wire_logic_cluster/lc_4/in_3

End 

Net : modeZ0
T_1_7_wire_logic_cluster/lc_3/out
T_1_7_lc_trk_g1_3
T_1_7_wire_logic_cluster/lc_3/in_1

T_1_7_wire_logic_cluster/lc_3/out
T_1_6_sp4_v_t_38
T_1_2_sp4_v_t_38
T_2_2_sp4_h_l_8
T_4_2_lc_trk_g3_5
T_4_2_wire_logic_cluster/lc_4/in_0

T_1_7_wire_logic_cluster/lc_3/out
T_1_6_sp4_v_t_38
T_1_2_sp4_v_t_38
T_2_2_sp4_h_l_8
T_4_2_lc_trk_g3_5
T_4_2_wire_logic_cluster/lc_3/in_1

End 

Net : LED1_m0_rZ0
T_5_2_wire_logic_cluster/lc_1/out
T_4_2_lc_trk_g2_1
T_4_2_wire_logic_cluster/lc_4/in_1

End 

Net : LED2_c
T_4_2_wire_logic_cluster/lc_3/out
T_5_0_span4_vert_34
T_6_3_sp4_h_l_10
T_10_3_sp4_h_l_1
T_13_3_lc_trk_g1_4
T_13_3_wire_io_cluster/io_1/D_OUT_0

End 

Net : BUT2_c
T_10_0_wire_io_cluster/io_1/D_IN_0
T_10_0_span4_horz_r_2
T_6_0_span4_horz_r_2
T_6_0_span4_vert_13
T_5_2_lc_trk_g1_0
T_5_2_wire_logic_cluster/lc_6/in_3

End 

Net : CLK_c_g
T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_2_wire_logic_cluster/lc_3/clk

End 

Net : CONSTANT_ONE_NET
T_1_8_wire_logic_cluster/lc_0/out
T_2_8_lc_trk_g1_0
T_2_8_wire_logic_cluster/lc_6/in_1

T_1_8_wire_logic_cluster/lc_0/out
T_2_8_lc_trk_g0_0
T_2_8_wire_logic_cluster/lc_7/in_1

End 

Net : BUT1_c
T_10_0_wire_io_cluster/io_0/D_IN_0
T_10_0_span4_vert_16
T_7_2_sp4_h_l_5
T_6_2_lc_trk_g1_5
T_6_2_wire_logic_cluster/lc_2/in_0

End 

Net : LED2_m0_rZ0
T_5_2_wire_logic_cluster/lc_4/out
T_4_2_lc_trk_g3_4
T_4_2_wire_logic_cluster/lc_3/in_0

End 

Net : LED1_c
T_4_2_wire_logic_cluster/lc_4/out
T_3_2_sp4_h_l_0
T_6_0_span4_vert_19
T_6_0_span4_horz_r_3
T_9_0_lc_trk_g0_7
T_9_0_wire_io_cluster/io_1/D_OUT_0

End 

