{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531310999212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531310999213 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 11 20:09:59 2018 " "Processing started: Wed Jul 11 20:09:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531310999213 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531310999213 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off JK02FPGA -c JK02FPGA --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off JK02FPGA -c JK02FPGA --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531310999213 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "Top " "Using previously generated Fitter netlist for partition \"Top\"" {  } {  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531311000079 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "ARTCOM:inst4 " "Using previously generated Fitter netlist for partition \"ARTCOM:inst4\"" {  } { { "JK02FPGA.bdf" "" { Schematic "F:/FPGAprj/JK02ABT20180707/JK02FPGA.bdf" { { -40 1080 1280 104 "inst4" "" } } } }  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531311000435 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "D_F_SPI:inst1 " "Using previously generated Fitter netlist for partition \"D_F_SPI:inst1\"" {  } { { "JK02FPGA.bdf" "" { Schematic "F:/FPGAprj/JK02ABT20180707/JK02FPGA.bdf" { { 248 496 776 392 "inst1" "" } } } }  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531311000501 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "FPGA_ADC:inst2 " "Using previously generated Fitter netlist for partition \"FPGA_ADC:inst2\"" {  } { { "JK02FPGA.bdf" "" { Schematic "F:/FPGAprj/JK02ABT20180707/JK02FPGA.bdf" { { 416 1096 1352 560 "inst2" "" } } } }  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531311000565 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "FPGA_DAC:inst3 " "Using previously generated Fitter netlist for partition \"FPGA_DAC:inst3\"" {  } { { "JK02FPGA.bdf" "" { Schematic "F:/FPGAprj/JK02ABT20180707/JK02FPGA.bdf" { { 216 1088 1344 360 "inst3" "" } } } }  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531311000626 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "ShiftWindowFilter:inst " "Using previously generated Fitter netlist for partition \"ShiftWindowFilter:inst\"" {  } { { "JK02FPGA.bdf" "" { Schematic "F:/FPGAprj/JK02ABT20180707/JK02FPGA.bdf" { { -8 680 896 104 "inst" "" } } } }  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531311000685 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531311000775 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531311000826 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 63 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 63 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1531311001062 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "8 " "Resolved and merged 8 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Quartus II" 0 -1 1531311001064 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "8 " "Attempting to remove 8 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "ARTCOM:inst4\|artData\[7\] " "Removed I/O cell \"ARTCOM:inst4\|artData\[7\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531311001069 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "ARTCOM:inst4\|artData\[6\] " "Removed I/O cell \"ARTCOM:inst4\|artData\[6\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531311001069 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "ARTCOM:inst4\|artData\[5\] " "Removed I/O cell \"ARTCOM:inst4\|artData\[5\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531311001069 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "ARTCOM:inst4\|artData\[4\] " "Removed I/O cell \"ARTCOM:inst4\|artData\[4\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531311001069 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "ARTCOM:inst4\|artData\[3\] " "Removed I/O cell \"ARTCOM:inst4\|artData\[3\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531311001069 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "ARTCOM:inst4\|artData\[2\] " "Removed I/O cell \"ARTCOM:inst4\|artData\[2\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531311001069 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "ARTCOM:inst4\|artData\[1\] " "Removed I/O cell \"ARTCOM:inst4\|artData\[1\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531311001069 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "ARTCOM:inst4\|artData\[0\] " "Removed I/O cell \"ARTCOM:inst4\|artData\[0\]\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531311001069 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "Quartus II" 0 -1 1531311001069 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1531311001102 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531311001102 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_DRIVER_CONSTANT" "3 " "Found 3 ports with constant drivers. For more information, refer to the Partition Merger report" {  } {  } 0 35048 "Found %1!d! ports with constant drivers. For more information, refer to the Partition Merger report" 0 0 "Quartus II" 0 -1 1531311001351 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_NO_FANOUT" "22 " "Found 22 ports with no fan-out. For more information, refer to the Partition Merger report" {  } {  } 0 35047 "Found %1!d! ports with no fan-out. For more information, refer to the Partition Merger report" 0 0 "Quartus II" 0 -1 1531311001351 ""}
{ "Warning" "WAMERGE_DANGLING_ATOM_TOP" "" "Found partition port(s) not driving logic, possibly wasting area" { { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "artData\[7\]~input ARTCOM:inst4\|artData\[7\]~ibuf " "Partition port \"ARTCOM:inst4\|artData\[7\]~ibuf\", driven by node \"artData\[7\]~input\", does not drive logic" {  } { { "JK02FPGA.bdf" "" { Schematic "F:/FPGAprj/JK02ABT20180707/JK02FPGA.bdf" { { -16 1280 1456 0 "artData" "" } } } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1531311001353 "|JK02FPGA|ARTCOM:inst4|artData[7]~ibuf"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "artData\[6\]~input ARTCOM:inst4\|artData\[6\]~ibuf " "Partition port \"ARTCOM:inst4\|artData\[6\]~ibuf\", driven by node \"artData\[6\]~input\", does not drive logic" {  } { { "JK02FPGA.bdf" "" { Schematic "F:/FPGAprj/JK02ABT20180707/JK02FPGA.bdf" { { -16 1280 1456 0 "artData" "" } } } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1531311001353 "|JK02FPGA|ARTCOM:inst4|artData[6]~ibuf"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "artData\[5\]~input ARTCOM:inst4\|artData\[5\]~ibuf " "Partition port \"ARTCOM:inst4\|artData\[5\]~ibuf\", driven by node \"artData\[5\]~input\", does not drive logic" {  } { { "JK02FPGA.bdf" "" { Schematic "F:/FPGAprj/JK02ABT20180707/JK02FPGA.bdf" { { -16 1280 1456 0 "artData" "" } } } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1531311001353 "|JK02FPGA|ARTCOM:inst4|artData[5]~ibuf"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "artData\[4\]~input ARTCOM:inst4\|artData\[4\]~ibuf " "Partition port \"ARTCOM:inst4\|artData\[4\]~ibuf\", driven by node \"artData\[4\]~input\", does not drive logic" {  } { { "JK02FPGA.bdf" "" { Schematic "F:/FPGAprj/JK02ABT20180707/JK02FPGA.bdf" { { -16 1280 1456 0 "artData" "" } } } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1531311001353 "|JK02FPGA|ARTCOM:inst4|artData[4]~ibuf"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "artData\[3\]~input ARTCOM:inst4\|artData\[3\]~ibuf " "Partition port \"ARTCOM:inst4\|artData\[3\]~ibuf\", driven by node \"artData\[3\]~input\", does not drive logic" {  } { { "JK02FPGA.bdf" "" { Schematic "F:/FPGAprj/JK02ABT20180707/JK02FPGA.bdf" { { -16 1280 1456 0 "artData" "" } } } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1531311001353 "|JK02FPGA|ARTCOM:inst4|artData[3]~ibuf"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "artData\[2\]~input ARTCOM:inst4\|artData\[2\]~ibuf " "Partition port \"ARTCOM:inst4\|artData\[2\]~ibuf\", driven by node \"artData\[2\]~input\", does not drive logic" {  } { { "JK02FPGA.bdf" "" { Schematic "F:/FPGAprj/JK02ABT20180707/JK02FPGA.bdf" { { -16 1280 1456 0 "artData" "" } } } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1531311001353 "|JK02FPGA|ARTCOM:inst4|artData[2]~ibuf"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "artData\[1\]~input ARTCOM:inst4\|artData\[1\]~ibuf " "Partition port \"ARTCOM:inst4\|artData\[1\]~ibuf\", driven by node \"artData\[1\]~input\", does not drive logic" {  } { { "JK02FPGA.bdf" "" { Schematic "F:/FPGAprj/JK02ABT20180707/JK02FPGA.bdf" { { -16 1280 1456 0 "artData" "" } } } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1531311001353 "|JK02FPGA|ARTCOM:inst4|artData[1]~ibuf"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "artData\[0\]~input ARTCOM:inst4\|artData\[0\]~ibuf " "Partition port \"ARTCOM:inst4\|artData\[0\]~ibuf\", driven by node \"artData\[0\]~input\", does not drive logic" {  } { { "JK02FPGA.bdf" "" { Schematic "F:/FPGAprj/JK02ABT20180707/JK02FPGA.bdf" { { -16 1280 1456 0 "artData" "" } } } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1531311001353 "|JK02FPGA|ARTCOM:inst4|artData[0]~ibuf"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "artRD~input ARTCOM:inst4\|artRD " "Partition port \"ARTCOM:inst4\|artRD\", driven by node \"artRD~input\", does not drive logic" {  } { { "JK02FPGA.bdf" "" { Schematic "F:/FPGAprj/JK02ABT20180707/JK02FPGA.bdf" { { 48 912 1080 64 "artRD" "" } } } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1531311001353 "|JK02FPGA|ARTCOM:inst4|artRD"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "artWR~input ARTCOM:inst4\|artWR " "Partition port \"ARTCOM:inst4\|artWR\", driven by node \"artWR~input\", does not drive logic" {  } { { "JK02FPGA.bdf" "" { Schematic "F:/FPGAprj/JK02ABT20180707/JK02FPGA.bdf" { { 32 912 1080 48 "artWR" "" } } } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1531311001353 "|JK02FPGA|ARTCOM:inst4|artWR"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "EPLL:inst5\|altpll:altpll_component\|EPLL_altpll:auto_generated\|pll1 ARTCOM:inst4\|n_rst " "Partition port \"ARTCOM:inst4\|n_rst\", driven by node \"EPLL:inst5\|altpll:altpll_component\|EPLL_altpll:auto_generated\|pll1\", does not drive logic" {  } { { "db/epll_altpll.v" "" { Text "F:/FPGAprj/JK02ABT20180707/db/epll_altpll.v" 80 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1531311001353 "|JK02FPGA|ARTCOM:inst4|n_rst"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "EPLL:inst5\|altpll:altpll_component\|EPLL_altpll:auto_generated\|pll1 ARTCOM:inst4\|clk_100M " "Partition port \"ARTCOM:inst4\|clk_100M\", driven by node \"EPLL:inst5\|altpll:altpll_component\|EPLL_altpll:auto_generated\|pll1\", does not drive logic" {  } { { "db/epll_altpll.v" "" { Text "F:/FPGAprj/JK02ABT20180707/db/epll_altpll.v" 80 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1531311001353 "|JK02FPGA|ARTCOM:inst4|clk_100M"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ShiftWindowFilter:inst\|fineAddr\[0\]~reg0 ARTCOM:inst4\|artAddr\[0\] " "Partition port \"ARTCOM:inst4\|artAddr\[0\]\", driven by node \"ShiftWindowFilter:inst\|fineAddr\[0\]~reg0\", does not drive logic" {  } { { "ShiftWindowFilter.v" "" { Text "F:/FPGAprj/JK02ABT20180707/ShiftWindowFilter.v" 11 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1531311001353 "|JK02FPGA|ARTCOM:inst4|artAddr[0]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ShiftWindowFilter:inst\|fineAddr\[1\]~reg0 ARTCOM:inst4\|artAddr\[1\] " "Partition port \"ARTCOM:inst4\|artAddr\[1\]\", driven by node \"ShiftWindowFilter:inst\|fineAddr\[1\]~reg0\", does not drive logic" {  } { { "ShiftWindowFilter.v" "" { Text "F:/FPGAprj/JK02ABT20180707/ShiftWindowFilter.v" 11 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1531311001353 "|JK02FPGA|ARTCOM:inst4|artAddr[1]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ShiftWindowFilter:inst\|fineAddr\[2\]~reg0 ARTCOM:inst4\|artAddr\[2\] " "Partition port \"ARTCOM:inst4\|artAddr\[2\]\", driven by node \"ShiftWindowFilter:inst\|fineAddr\[2\]~reg0\", does not drive logic" {  } { { "ShiftWindowFilter.v" "" { Text "F:/FPGAprj/JK02ABT20180707/ShiftWindowFilter.v" 11 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1531311001353 "|JK02FPGA|ARTCOM:inst4|artAddr[2]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ShiftWindowFilter:inst\|fineAddr\[3\]~reg0 ARTCOM:inst4\|artAddr\[3\] " "Partition port \"ARTCOM:inst4\|artAddr\[3\]\", driven by node \"ShiftWindowFilter:inst\|fineAddr\[3\]~reg0\", does not drive logic" {  } { { "ShiftWindowFilter.v" "" { Text "F:/FPGAprj/JK02ABT20180707/ShiftWindowFilter.v" 11 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1531311001353 "|JK02FPGA|ARTCOM:inst4|artAddr[3]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ShiftWindowFilter:inst\|fineAddr\[4\]~reg0 ARTCOM:inst4\|artAddr\[4\] " "Partition port \"ARTCOM:inst4\|artAddr\[4\]\", driven by node \"ShiftWindowFilter:inst\|fineAddr\[4\]~reg0\", does not drive logic" {  } { { "ShiftWindowFilter.v" "" { Text "F:/FPGAprj/JK02ABT20180707/ShiftWindowFilter.v" 11 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1531311001353 "|JK02FPGA|ARTCOM:inst4|artAddr[4]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ShiftWindowFilter:inst\|fineAddr\[5\]~reg0 ARTCOM:inst4\|artAddr\[5\] " "Partition port \"ARTCOM:inst4\|artAddr\[5\]\", driven by node \"ShiftWindowFilter:inst\|fineAddr\[5\]~reg0\", does not drive logic" {  } { { "ShiftWindowFilter.v" "" { Text "F:/FPGAprj/JK02ABT20180707/ShiftWindowFilter.v" 11 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1531311001353 "|JK02FPGA|ARTCOM:inst4|artAddr[5]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ShiftWindowFilter:inst\|fineAddr\[6\]~reg0 ARTCOM:inst4\|artAddr\[6\] " "Partition port \"ARTCOM:inst4\|artAddr\[6\]\", driven by node \"ShiftWindowFilter:inst\|fineAddr\[6\]~reg0\", does not drive logic" {  } { { "ShiftWindowFilter.v" "" { Text "F:/FPGAprj/JK02ABT20180707/ShiftWindowFilter.v" 11 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1531311001353 "|JK02FPGA|ARTCOM:inst4|artAddr[6]"} { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "ShiftWindowFilter:inst\|fineAddr\[7\]~reg0 ARTCOM:inst4\|artAddr\[7\] " "Partition port \"ARTCOM:inst4\|artAddr\[7\]\", driven by node \"ShiftWindowFilter:inst\|fineAddr\[7\]~reg0\", does not drive logic" {  } { { "ShiftWindowFilter.v" "" { Text "F:/FPGAprj/JK02ABT20180707/ShiftWindowFilter.v" 11 0 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1531311001353 "|JK02FPGA|ARTCOM:inst4|artAddr[7]"} { "Warning" "WAMERGE_DANGLING_PORT_FOOTER" "20 " "Only the first 20 ports are reported. For a full list of ports, refer to the Partition Warnings panel in the Partition Merge report" {  } {  } 0 35039 "Only the first %1!d! ports are reported. For a full list of ports, refer to the Partition Warnings panel in the Partition Merge report" 0 0 "Quartus II" 0 -1 1531311001353 ""}  } {  } 0 35016 "Found partition port(s) not driving logic, possibly wasting area" 0 0 "Quartus II" 0 -1 1531311001353 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1460 " "Implemented 1460 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1531311002016 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1531311002016 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1531311002016 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1388 " "Implemented 1388 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1531311002016 ""} { "Info" "ICUT_CUT_TM_RAMS" "31 " "Implemented 31 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1531311002016 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1531311002016 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1531311002016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "565 " "Peak virtual memory: 565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531311002226 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 11 20:10:02 2018 " "Processing ended: Wed Jul 11 20:10:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531311002226 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531311002226 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531311002226 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531311002226 ""}
