// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _subconv_3x3_4_no_rel_HH_
#define _subconv_3x3_4_no_rel_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "ShuffleNetV2_mux_jbC.h"

namespace ap_rtl {

struct subconv_3x3_4_no_rel : public sc_module {
    // Port declarations 40
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > weight_V_address0;
    sc_out< sc_logic > weight_V_ce0;
    sc_in< sc_lv<8> > weight_V_q0;
    sc_out< sc_lv<7> > bias_V_address0;
    sc_out< sc_logic > bias_V_ce0;
    sc_in< sc_lv<8> > bias_V_q0;
    sc_out< sc_lv<12> > output_V_address0;
    sc_out< sc_logic > output_V_ce0;
    sc_out< sc_logic > output_V_we0;
    sc_out< sc_lv<8> > output_V_d0;
    sc_out< sc_lv<9> > buffer1_1_96_4x4_p_V_8_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_8_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_8_q0;
    sc_out< sc_lv<9> > buffer1_1_96_4x4_p_V_1_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_1_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_1_q0;
    sc_out< sc_lv<9> > buffer1_1_96_4x4_p_V_2_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_2_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_2_q0;
    sc_out< sc_lv<9> > buffer1_1_96_4x4_p_V_3_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_3_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_3_q0;
    sc_out< sc_lv<9> > buffer1_1_96_4x4_p_V_4_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_4_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_4_q0;
    sc_out< sc_lv<9> > buffer1_1_96_4x4_p_V_5_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_5_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_5_q0;
    sc_out< sc_lv<9> > buffer1_1_96_4x4_p_V_6_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_6_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_6_q0;
    sc_out< sc_lv<9> > buffer1_1_96_4x4_p_V_7_address0;
    sc_out< sc_logic > buffer1_1_96_4x4_p_V_7_ce0;
    sc_in< sc_lv<8> > buffer1_1_96_4x4_p_V_7_q0;


    // Module declarations
    subconv_3x3_4_no_rel(sc_module_name name);
    SC_HAS_PROCESS(subconv_3x3_4_no_rel);

    ~subconv_3x3_4_no_rel();

    sc_trace_file* mVcdFile;

    ShuffleNetV2_mux_jbC<1,1,8,8,8,8,8,8,8,8,3,8>* ShuffleNetV2_mux_jbC_x_U288;
    sc_signal< sc_lv<15> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<7> > co_3_fu_330_p2;
    sc_signal< sc_lv<7> > co_3_reg_1000;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<11> > tmp_87_cast_fu_363_p1;
    sc_signal< sc_lv<11> > tmp_87_cast_reg_1005;
    sc_signal< sc_lv<1> > exitcond9_fu_324_p2;
    sc_signal< sc_lv<12> > tmp_90_cast_fu_397_p1;
    sc_signal< sc_lv<12> > tmp_90_cast_reg_1010;
    sc_signal< sc_lv<3> > tmp_81_fu_401_p1;
    sc_signal< sc_lv<3> > tmp_81_reg_1015;
    sc_signal< sc_lv<9> > tmp_93_cast_fu_445_p1;
    sc_signal< sc_lv<9> > tmp_93_cast_reg_1020;
    sc_signal< sc_lv<7> > bias_V_addr_reg_1025;
    sc_signal< sc_lv<13> > tmp_86_fu_484_p2;
    sc_signal< sc_lv<13> > tmp_86_reg_1033;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > exitcond1_fu_449_p2;
    sc_signal< sc_lv<3> > h_3_fu_496_p2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > exitcond2_fu_490_p2;
    sc_signal< sc_lv<2> > m_3_fu_508_p2;
    sc_signal< sc_lv<2> > m_3_reg_1049;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<11> > tmp_88_fu_518_p2;
    sc_signal< sc_lv<11> > tmp_88_reg_1054;
    sc_signal< sc_lv<1> > exitcond3_fu_502_p2;
    sc_signal< sc_lv<3> > tmp_48_fu_533_p2;
    sc_signal< sc_lv<3> > tmp_48_reg_1060;
    sc_signal< sc_lv<11> > tmp_90_fu_544_p2;
    sc_signal< sc_lv<11> > tmp_90_reg_1065;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<10> > tmp_93_fu_577_p2;
    sc_signal< sc_lv<10> > tmp_93_reg_1070;
    sc_signal< sc_lv<2> > n_3_fu_589_p2;
    sc_signal< sc_lv<2> > n_3_reg_1078;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<1> > exitcond_fu_583_p2;
    sc_signal< sc_lv<10> > tmp_95_fu_629_p2;
    sc_signal< sc_lv<10> > tmp_95_reg_1088;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<8> > weight_V_load_reg_1133;
    sc_signal< sc_lv<8> > tmp_42_fu_645_p10;
    sc_signal< sc_lv<8> > tmp_42_reg_1138;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<16> > p_Val2_2_fu_672_p2;
    sc_signal< sc_lv<16> > p_Val2_2_reg_1143;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<1> > tmp_97_reg_1148;
    sc_signal< sc_lv<16> > p_Val2_22_fu_698_p2;
    sc_signal< sc_lv<16> > p_Val2_22_reg_1153;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<1> > signbit_reg_1158;
    sc_signal< sc_lv<8> > p_Val2_24_fu_732_p2;
    sc_signal< sc_lv<8> > p_Val2_24_reg_1165;
    sc_signal< sc_lv<1> > newsignbit_fu_738_p3;
    sc_signal< sc_lv<1> > newsignbit_reg_1171;
    sc_signal< sc_lv<1> > carry_fu_752_p2;
    sc_signal< sc_lv<1> > carry_reg_1177;
    sc_signal< sc_lv<2> > tmp_56_reg_1184;
    sc_signal< sc_lv<1> > p_38_i_i_fu_810_p2;
    sc_signal< sc_lv<1> > p_38_i_i_reg_1190;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<1> > tmp_58_fu_826_p2;
    sc_signal< sc_lv<1> > tmp_58_reg_1195;
    sc_signal< sc_lv<1> > brmerge40_demorgan_i_fu_837_p2;
    sc_signal< sc_lv<1> > brmerge40_demorgan_i_reg_1200;
    sc_signal< sc_lv<1> > underflow_fu_854_p2;
    sc_signal< sc_lv<1> > underflow_reg_1205;
    sc_signal< sc_lv<1> > brmerge_i_i_i_fu_859_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_i_reg_1210;
    sc_signal< sc_lv<8> > sum_V_fu_886_p3;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<1> > isneg_reg_1220;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<8> > result_V_fu_916_p2;
    sc_signal< sc_lv<8> > result_V_reg_1227;
    sc_signal< sc_lv<1> > newsignbit_4_reg_1233;
    sc_signal< sc_lv<3> > w_3_fu_991_p2;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<7> > co_reg_243;
    sc_signal< sc_lv<3> > h_reg_254;
    sc_signal< sc_lv<3> > w_reg_266;
    sc_signal< sc_lv<8> > p_Val2_s_reg_278;
    sc_signal< sc_lv<2> > m_reg_290;
    sc_signal< sc_lv<8> > p_Val2_21_reg_301;
    sc_signal< sc_lv<2> > n_reg_313;
    sc_signal< sc_lv<64> > tmp_fu_336_p1;
    sc_signal< sc_lv<64> > tmp_106_cast_fu_604_p1;
    sc_signal< sc_lv<64> > tmp_107_cast_fu_634_p1;
    sc_signal< sc_lv<64> > tmp_98_cast_fu_986_p1;
    sc_signal< sc_lv<9> > tmp_s_fu_345_p3;
    sc_signal< sc_lv<10> > p_shl4_cast_fu_353_p1;
    sc_signal< sc_lv<10> > tmp_cast_fu_341_p1;
    sc_signal< sc_lv<10> > tmp_76_fu_357_p2;
    sc_signal< sc_lv<10> > tmp_77_fu_367_p3;
    sc_signal< sc_lv<8> > tmp_78_fu_379_p3;
    sc_signal< sc_lv<11> > p_shl2_cast_fu_375_p1;
    sc_signal< sc_lv<11> > p_shl3_cast_fu_387_p1;
    sc_signal< sc_lv<11> > tmp_79_fu_391_p2;
    sc_signal< sc_lv<4> > newIndex_fu_405_p4;
    sc_signal< sc_lv<7> > tmp_80_fu_415_p3;
    sc_signal< sc_lv<5> > tmp_82_fu_427_p3;
    sc_signal< sc_lv<8> > p_shl_cast_fu_423_p1;
    sc_signal< sc_lv<8> > p_shl1_cast_fu_435_p1;
    sc_signal< sc_lv<8> > tmp_83_fu_439_p2;
    sc_signal< sc_lv<12> > tmp_cast_36_fu_455_p1;
    sc_signal< sc_lv<12> > tmp_84_fu_459_p2;
    sc_signal< sc_lv<10> > tmp_85_fu_464_p1;
    sc_signal< sc_lv<13> > p_shl5_cast_fu_468_p3;
    sc_signal< sc_lv<13> > p_shl6_cast_fu_476_p3;
    sc_signal< sc_lv<11> > tmp_47_cast_fu_514_p1;
    sc_signal< sc_lv<2> > tmp2_fu_523_p2;
    sc_signal< sc_lv<3> > tmp2_cast_fu_529_p1;
    sc_signal< sc_lv<11> > tmp_89_fu_539_p2;
    sc_signal< sc_lv<9> > tmp_49_cast_fu_549_p1;
    sc_signal< sc_lv<9> > tmp_91_fu_552_p2;
    sc_signal< sc_lv<7> > tmp_92_fu_557_p1;
    sc_signal< sc_lv<10> > p_shl7_cast_fu_561_p3;
    sc_signal< sc_lv<10> > p_shl8_cast_fu_569_p3;
    sc_signal< sc_lv<11> > tmp_50_cast_fu_595_p1;
    sc_signal< sc_lv<11> > tmp_94_fu_599_p2;
    sc_signal< sc_lv<2> > tmp3_fu_609_p2;
    sc_signal< sc_lv<3> > tmp3_cast_fu_615_p1;
    sc_signal< sc_lv<3> > tmp_51_fu_619_p2;
    sc_signal< sc_lv<10> > tmp_52_cast_fu_625_p1;
    sc_signal< sc_lv<8> > p_Val2_2_fu_672_p0;
    sc_signal< sc_lv<8> > p_Val2_2_fu_672_p1;
    sc_signal< sc_lv<14> > tmp_53_fu_686_p3;
    sc_signal< sc_lv<16> > tmp_65_cast_fu_694_p1;
    sc_signal< sc_lv<8> > p_Val2_23_fu_711_p4;
    sc_signal< sc_lv<8> > tmp_54_fu_721_p1;
    sc_signal< sc_lv<1> > tmp_98_fu_724_p3;
    sc_signal< sc_lv<1> > tmp_55_fu_746_p2;
    sc_signal< sc_lv<1> > Range1_all_ones_fu_775_p2;
    sc_signal< sc_lv<1> > Range1_all_zeros_fu_780_p2;
    sc_signal< sc_lv<1> > tmp_100_fu_768_p3;
    sc_signal< sc_lv<1> > tmp_57_fu_792_p2;
    sc_signal< sc_lv<1> > p_41_i_i_fu_798_p2;
    sc_signal< sc_lv<1> > deleted_zeros_fu_785_p3;
    sc_signal< sc_lv<1> > p_not_i_i_fu_815_p2;
    sc_signal< sc_lv<1> > brmerge_i_i3_fu_821_p2;
    sc_signal< sc_lv<1> > deleted_ones_fu_803_p3;
    sc_signal< sc_lv<1> > tmp4_demorgan_fu_842_p2;
    sc_signal< sc_lv<1> > tmp4_fu_848_p2;
    sc_signal< sc_lv<1> > overflow_fu_831_p2;
    sc_signal< sc_lv<1> > tmp5_fu_865_p2;
    sc_signal< sc_lv<1> > underflow_not_fu_869_p2;
    sc_signal< sc_lv<8> > p_Val2_24_mux_fu_874_p3;
    sc_signal< sc_lv<8> > p_Val2_s_40_fu_880_p3;
    sc_signal< sc_lv<9> > tmp_43_fu_894_p1;
    sc_signal< sc_lv<9> > tmp_44_fu_898_p1;
    sc_signal< sc_lv<9> > p_Val2_19_fu_902_p2;
    sc_signal< sc_lv<1> > tmp_45_fu_930_p2;
    sc_signal< sc_lv<1> > isneg_not_fu_944_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_fu_940_p2;
    sc_signal< sc_lv<1> > underflow_4_fu_935_p2;
    sc_signal< sc_lv<1> > brmerge9_fu_949_p2;
    sc_signal< sc_lv<8> > result_V_mux_fu_954_p3;
    sc_signal< sc_lv<8> > p_result_V_fu_961_p3;
    sc_signal< sc_lv<13> > tmp_46_cast_fu_977_p1;
    sc_signal< sc_lv<13> > tmp_87_fu_981_p2;
    sc_signal< sc_lv<15> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<15> ap_ST_fsm_state1;
    static const sc_lv<15> ap_ST_fsm_state2;
    static const sc_lv<15> ap_ST_fsm_state3;
    static const sc_lv<15> ap_ST_fsm_state4;
    static const sc_lv<15> ap_ST_fsm_state5;
    static const sc_lv<15> ap_ST_fsm_state6;
    static const sc_lv<15> ap_ST_fsm_state7;
    static const sc_lv<15> ap_ST_fsm_state8;
    static const sc_lv<15> ap_ST_fsm_state9;
    static const sc_lv<15> ap_ST_fsm_state10;
    static const sc_lv<15> ap_ST_fsm_state11;
    static const sc_lv<15> ap_ST_fsm_state12;
    static const sc_lv<15> ap_ST_fsm_state13;
    static const sc_lv<15> ap_ST_fsm_state14;
    static const sc_lv<15> ap_ST_fsm_state15;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<7> ap_const_lv7_60;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<11> ap_const_lv11_2;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<8> ap_const_lv8_80;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Range1_all_ones_fu_775_p2();
    void thread_Range1_all_zeros_fu_780_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_bias_V_address0();
    void thread_bias_V_ce0();
    void thread_brmerge40_demorgan_i_fu_837_p2();
    void thread_brmerge9_fu_949_p2();
    void thread_brmerge_i_i3_fu_821_p2();
    void thread_brmerge_i_i_fu_940_p2();
    void thread_brmerge_i_i_i_fu_859_p2();
    void thread_buffer1_1_96_4x4_p_V_1_address0();
    void thread_buffer1_1_96_4x4_p_V_1_ce0();
    void thread_buffer1_1_96_4x4_p_V_2_address0();
    void thread_buffer1_1_96_4x4_p_V_2_ce0();
    void thread_buffer1_1_96_4x4_p_V_3_address0();
    void thread_buffer1_1_96_4x4_p_V_3_ce0();
    void thread_buffer1_1_96_4x4_p_V_4_address0();
    void thread_buffer1_1_96_4x4_p_V_4_ce0();
    void thread_buffer1_1_96_4x4_p_V_5_address0();
    void thread_buffer1_1_96_4x4_p_V_5_ce0();
    void thread_buffer1_1_96_4x4_p_V_6_address0();
    void thread_buffer1_1_96_4x4_p_V_6_ce0();
    void thread_buffer1_1_96_4x4_p_V_7_address0();
    void thread_buffer1_1_96_4x4_p_V_7_ce0();
    void thread_buffer1_1_96_4x4_p_V_8_address0();
    void thread_buffer1_1_96_4x4_p_V_8_ce0();
    void thread_carry_fu_752_p2();
    void thread_co_3_fu_330_p2();
    void thread_deleted_ones_fu_803_p3();
    void thread_deleted_zeros_fu_785_p3();
    void thread_exitcond1_fu_449_p2();
    void thread_exitcond2_fu_490_p2();
    void thread_exitcond3_fu_502_p2();
    void thread_exitcond9_fu_324_p2();
    void thread_exitcond_fu_583_p2();
    void thread_h_3_fu_496_p2();
    void thread_isneg_not_fu_944_p2();
    void thread_m_3_fu_508_p2();
    void thread_n_3_fu_589_p2();
    void thread_newIndex_fu_405_p4();
    void thread_newsignbit_fu_738_p3();
    void thread_output_V_address0();
    void thread_output_V_ce0();
    void thread_output_V_d0();
    void thread_output_V_we0();
    void thread_overflow_fu_831_p2();
    void thread_p_38_i_i_fu_810_p2();
    void thread_p_41_i_i_fu_798_p2();
    void thread_p_Val2_19_fu_902_p2();
    void thread_p_Val2_22_fu_698_p2();
    void thread_p_Val2_23_fu_711_p4();
    void thread_p_Val2_24_fu_732_p2();
    void thread_p_Val2_24_mux_fu_874_p3();
    void thread_p_Val2_2_fu_672_p0();
    void thread_p_Val2_2_fu_672_p1();
    void thread_p_Val2_2_fu_672_p2();
    void thread_p_Val2_s_40_fu_880_p3();
    void thread_p_not_i_i_fu_815_p2();
    void thread_p_result_V_fu_961_p3();
    void thread_p_shl1_cast_fu_435_p1();
    void thread_p_shl2_cast_fu_375_p1();
    void thread_p_shl3_cast_fu_387_p1();
    void thread_p_shl4_cast_fu_353_p1();
    void thread_p_shl5_cast_fu_468_p3();
    void thread_p_shl6_cast_fu_476_p3();
    void thread_p_shl7_cast_fu_561_p3();
    void thread_p_shl8_cast_fu_569_p3();
    void thread_p_shl_cast_fu_423_p1();
    void thread_result_V_fu_916_p2();
    void thread_result_V_mux_fu_954_p3();
    void thread_sum_V_fu_886_p3();
    void thread_tmp2_cast_fu_529_p1();
    void thread_tmp2_fu_523_p2();
    void thread_tmp3_cast_fu_615_p1();
    void thread_tmp3_fu_609_p2();
    void thread_tmp4_demorgan_fu_842_p2();
    void thread_tmp4_fu_848_p2();
    void thread_tmp5_fu_865_p2();
    void thread_tmp_100_fu_768_p3();
    void thread_tmp_106_cast_fu_604_p1();
    void thread_tmp_107_cast_fu_634_p1();
    void thread_tmp_43_fu_894_p1();
    void thread_tmp_44_fu_898_p1();
    void thread_tmp_45_fu_930_p2();
    void thread_tmp_46_cast_fu_977_p1();
    void thread_tmp_47_cast_fu_514_p1();
    void thread_tmp_48_fu_533_p2();
    void thread_tmp_49_cast_fu_549_p1();
    void thread_tmp_50_cast_fu_595_p1();
    void thread_tmp_51_fu_619_p2();
    void thread_tmp_52_cast_fu_625_p1();
    void thread_tmp_53_fu_686_p3();
    void thread_tmp_54_fu_721_p1();
    void thread_tmp_55_fu_746_p2();
    void thread_tmp_57_fu_792_p2();
    void thread_tmp_58_fu_826_p2();
    void thread_tmp_65_cast_fu_694_p1();
    void thread_tmp_76_fu_357_p2();
    void thread_tmp_77_fu_367_p3();
    void thread_tmp_78_fu_379_p3();
    void thread_tmp_79_fu_391_p2();
    void thread_tmp_80_fu_415_p3();
    void thread_tmp_81_fu_401_p1();
    void thread_tmp_82_fu_427_p3();
    void thread_tmp_83_fu_439_p2();
    void thread_tmp_84_fu_459_p2();
    void thread_tmp_85_fu_464_p1();
    void thread_tmp_86_fu_484_p2();
    void thread_tmp_87_cast_fu_363_p1();
    void thread_tmp_87_fu_981_p2();
    void thread_tmp_88_fu_518_p2();
    void thread_tmp_89_fu_539_p2();
    void thread_tmp_90_cast_fu_397_p1();
    void thread_tmp_90_fu_544_p2();
    void thread_tmp_91_fu_552_p2();
    void thread_tmp_92_fu_557_p1();
    void thread_tmp_93_cast_fu_445_p1();
    void thread_tmp_93_fu_577_p2();
    void thread_tmp_94_fu_599_p2();
    void thread_tmp_95_fu_629_p2();
    void thread_tmp_98_cast_fu_986_p1();
    void thread_tmp_98_fu_724_p3();
    void thread_tmp_cast_36_fu_455_p1();
    void thread_tmp_cast_fu_341_p1();
    void thread_tmp_fu_336_p1();
    void thread_tmp_s_fu_345_p3();
    void thread_underflow_4_fu_935_p2();
    void thread_underflow_fu_854_p2();
    void thread_underflow_not_fu_869_p2();
    void thread_w_3_fu_991_p2();
    void thread_weight_V_address0();
    void thread_weight_V_ce0();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
