################################################################################
# Cadence Innovus Physical Design (PnR) Script: ps02_top
# Project: Silicon Dawn VLSI Hackathon 2026 (PS-02 Mode-Switching PID Controller)
# Authors: Allen Joe A, T Venkata Sai Neeraj
# Flow: Floorplan -> Power Grid -> Place -> CTS -> Route -> ECO -> DRC/LVS -> GDSII
# Usage: innovus -files scripts/physical_design/innovus_pnr.tcl
################################################################################

set DESIGN "ps02_top"
set SCRIPT_DIR [file dirname [info script]]
set PROJ_DIR [file normalize "${SCRIPT_DIR}/../.."]

# Directory setup
set NETLIST "${PROJ_DIR}/results/synthesis/outputs/${DESIGN}_synth.v"
set SDC_FILE "${PROJ_DIR}/constraints/${DESIGN}.sdc"
set REP_DIR "${PROJ_DIR}/results/physical_design/reports"
set OUT_DIR "${PROJ_DIR}/results/physical_design/outputs"

file mkdir ${REP_DIR}
file mkdir ${OUT_DIR}

# 1. Design Initialization
# set init_lef_file { /path/to/pdk.lef }
# set init_verilog ${NETLIST}
# set init_top_cell ${DESIGN}
# set init_pwr_net {VDD}
# set init_gnd_net {VSS}
# init_design

# 2. Floorplanning
# Measured die dimensions from Innovus connectivity bounding box: 446.31 x 444.28 um
floorPlan -site CoreSite -s 446.31 444.28 20.0 20.0 20.0 20.0

# 3. Power Grid & Rail Generation
addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal5 bottom Metal5 left Metal4 right Metal4} -width 4.0 -spacing 2.0
sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1 Metal5 } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterConnectingFloat } -allowJogging 1 -crossoverViaLayerRange { Metal1 Metal5 } -nets { VDD VSS }

# 4. Standard Cell Placement
setPlaceMode -fp false
place_opt_design -out_dir ${REP_DIR}/placement

# 5. Pre-CTS Timing Analysis & Optimization
# Before CTS: Ideal clock, evaluates setup WNS/TNS and maximum capacitance
timeDesign -preCTS -outDir ${REP_DIR}/preCTS_timing
optDesign -preCTS -outDir ${REP_DIR}/preCTS_opt

# 6. Clock Tree Synthesis (CTS) with CCOpt
create_ccopt_clock_tree_spec
ccopt_design -cts
timeDesign -postCTS -outDir ${REP_DIR}/postCTS_timing
optDesign -postCTS -hold -outDir ${REP_DIR}/postCTS_hold_opt

# 7. Global and Detailed Routing (NanoRoute)
setNanoRouteMode -quiet -routeWithSiDriven true
setNanoRouteMode -quiet -routeWithTimingDriven true
routeDesign
timeDesign -postRoute -outDir ${REP_DIR}/postRoute_timing
optDesign -postRoute -hold -outDir ${REP_DIR}/postRoute_hold_opt

# 8. Post-Route Engineering Change Order (ECO) Timing Closure
# Refines marginal paths to achieve setup closure (WNS: +0.016 ns)
optDesign -postRoute -eco -outDir ${REP_DIR}/postRoute_eco

# 9. Add Core Filler Cells
# Ensures continuous N-well and implant layers across core area
addFiller -cell {FILL64 FILL32 FILL16 FILL8 FILL4 FILL2 FILL1} -prefix FILLER

# 10. Physical Verification (DRC & Connectivity)
verify_drc -report ${REP_DIR}/${DESIGN}_drc.rpt
verify_connectivity -type all -report ${REP_DIR}/${DESIGN}_connectivity.rpt

# 11. Final Layout and GDSII Stream-Out
saveDesign ${OUT_DIR}/${DESIGN}_final.enc
streamOut ${OUT_DIR}/${DESIGN}_final.gds -mapFile gds2.map -merge { standard_cells.gds } -units 1000 -mode ALL

puts "================================================================================"
puts "  Innovus PnR Flow Completed: Clean DRC & Connectivity Verified for ${DESIGN}"
puts "================================================================================"
