

================================================================
== Vitis HLS Report for 'conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92'
================================================================
* Date:           Tue Feb 17 12:08:11 2026

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |    52291|    52291|  0.523 ms|  0.523 ms|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                        Loop Name                                       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16  |    52289|    52289|        24|          6|          1|  8712|       yes|
        +----------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 6, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [conv2d.cpp:89]   --->   Operation 27 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%kj = alloca i32 1" [conv2d.cpp:93]   --->   Operation 28 'alloca' 'kj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ki = alloca i32 1" [conv2d.cpp:92]   --->   Operation 29 'alloca' 'ki' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten29 = alloca i32 1"   --->   Operation 30 'alloca' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ic = alloca i32 1" [conv2d.cpp:91]   --->   Operation 31 'alloca' 'ic' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten44 = alloca i32 1"   --->   Operation 32 'alloca' 'indvar_flatten44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [conv2d.cpp:87]   --->   Operation 33 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten70 = alloca i32 1"   --->   Operation 34 'alloca' 'indvar_flatten70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [conv2d.cpp:86]   --->   Operation 35 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten106 = alloca i32 1"   --->   Operation 36 'alloca' 'indvar_flatten106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln86_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln86"   --->   Operation 37 'read' 'sext_ln86_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%phi_mul182_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %phi_mul182"   --->   Operation 38 'read' 'phi_mul182_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sum_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_11"   --->   Operation 39 'read' 'sum_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln86_cast = sext i62 %sext_ln86_read"   --->   Operation 40 'sext' 'sext_ln86_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_14, i32 0, i32 0, void @empty_17, i32 0, i32 5224, void @empty_1, void @empty_0, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0, i32 0, i32 4"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten106"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln86 = store i4 0, i4 %i" [conv2d.cpp:86]   --->   Operation 43 'store' 'store_ln86' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten70"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln87 = store i4 0, i4 %j" [conv2d.cpp:87]   --->   Operation 45 'store' 'store_ln87' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten44"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln91 = store i4 0, i4 %ic" [conv2d.cpp:91]   --->   Operation 47 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten29"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln92 = store i2 0, i2 %ki" [conv2d.cpp:92]   --->   Operation 49 'store' 'store_ln92' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln93 = store i2 0, i2 %kj" [conv2d.cpp:93]   --->   Operation 50 'store' 'store_ln93' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln89 = store i32 %sum_11_read, i32 %sum" [conv2d.cpp:89]   --->   Operation 51 'store' 'store_ln89' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc175"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.91>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten29_load = load i4 %indvar_flatten29" [conv2d.cpp:92]   --->   Operation 53 'load' 'indvar_flatten29_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%indvar_flatten44_load = load i8 %indvar_flatten44" [conv2d.cpp:91]   --->   Operation 54 'load' 'indvar_flatten44_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten70_load = load i11 %indvar_flatten70" [conv2d.cpp:87]   --->   Operation 55 'load' 'indvar_flatten70_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%indvar_flatten106_load = load i14 %indvar_flatten106" [conv2d.cpp:86]   --->   Operation 56 'load' 'indvar_flatten106_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.81ns)   --->   "%icmp_ln86 = icmp_eq  i14 %indvar_flatten106_load, i14 8712" [conv2d.cpp:86]   --->   Operation 58 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.81ns)   --->   "%add_ln86_1 = add i14 %indvar_flatten106_load, i14 1" [conv2d.cpp:86]   --->   Operation 59 'add' 'add_ln86_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %for.inc196, void %for.inc199.exitStub" [conv2d.cpp:86]   --->   Operation 60 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.63ns)   --->   "%icmp_ln87 = icmp_eq  i11 %indvar_flatten70_load, i11 792" [conv2d.cpp:87]   --->   Operation 61 'icmp' 'icmp_ln87' <Predicate = (!icmp_ln86)> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.97ns)   --->   "%xor_ln86 = xor i1 %icmp_ln87, i1 1" [conv2d.cpp:86]   --->   Operation 62 'xor' 'xor_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.73ns)   --->   "%icmp_ln92 = icmp_eq  i4 %indvar_flatten29_load, i4 9" [conv2d.cpp:92]   --->   Operation 63 'icmp' 'icmp_ln92' <Predicate = (!icmp_ln86)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.91ns)   --->   "%icmp_ln91 = icmp_eq  i8 %indvar_flatten44_load, i8 72" [conv2d.cpp:91]   --->   Operation 64 'icmp' 'icmp_ln91' <Predicate = (!icmp_ln86)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.97ns)   --->   "%and_ln86_2 = and i1 %icmp_ln91, i1 %xor_ln86" [conv2d.cpp:86]   --->   Operation 65 'and' 'and_ln86_2' <Predicate = (!icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node not_exitcond_flatten46_mid2105)   --->   "%exitcond_flatten46_not = xor i1 %icmp_ln91, i1 1" [conv2d.cpp:91]   --->   Operation 66 'xor' 'exitcond_flatten46_not' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.97ns) (out node of the LUT)   --->   "%not_exitcond_flatten46_mid2105 = or i1 %icmp_ln87, i1 %exitcond_flatten46_not" [conv2d.cpp:87]   --->   Operation 67 'or' 'not_exitcond_flatten46_mid2105' <Predicate = (!icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (1.73ns)   --->   "%add_ln92_1 = add i4 %indvar_flatten29_load, i4 1" [conv2d.cpp:92]   --->   Operation 68 'add' 'add_ln92_1' <Predicate = (!icmp_ln86)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.91ns)   --->   "%add_ln91_1 = add i8 %indvar_flatten44_load, i8 1" [conv2d.cpp:91]   --->   Operation 69 'add' 'add_ln91_1' <Predicate = (!icmp_ln86)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.63ns)   --->   "%add_ln87_1 = add i11 %indvar_flatten70_load, i11 1" [conv2d.cpp:87]   --->   Operation 70 'add' 'add_ln87_1' <Predicate = (!icmp_ln86)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.69ns)   --->   "%select_ln87_1 = select i1 %icmp_ln87, i11 1, i11 %add_ln87_1" [conv2d.cpp:87]   --->   Operation 71 'select' 'select_ln87_1' <Predicate = (!icmp_ln86)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln86 = store i14 %add_ln86_1, i14 %indvar_flatten106" [conv2d.cpp:86]   --->   Operation 72 'store' 'store_ln86' <Predicate = (!icmp_ln86)> <Delay = 1.58>
ST_2 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln87 = store i11 %select_ln87_1, i11 %indvar_flatten70" [conv2d.cpp:87]   --->   Operation 73 'store' 'store_ln87' <Predicate = (!icmp_ln86)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.24>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%kj_load = load i2 %kj" [conv2d.cpp:93]   --->   Operation 74 'load' 'kj_load' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%ki_load = load i2 %ki"   --->   Operation 75 'load' 'ki_load' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%ic_load = load i4 %ic"   --->   Operation 76 'load' 'ic_load' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.56ns)   --->   "%icmp_ln93 = icmp_eq  i2 %kj_load, i2 3" [conv2d.cpp:93]   --->   Operation 77 'icmp' 'icmp_ln93' <Predicate = (!icmp_ln86)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln93_mid243)   --->   "%and_ln86 = and i1 %icmp_ln93, i1 %xor_ln86" [conv2d.cpp:86]   --->   Operation 78 'and' 'and_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.97ns)   --->   "%empty = or i1 %and_ln86_2, i1 %icmp_ln87" [conv2d.cpp:86]   --->   Operation 79 'or' 'empty' <Predicate = (!icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (1.02ns)   --->   "%ic_mid251 = select i1 %empty, i4 0, i4 %ic_load" [conv2d.cpp:86]   --->   Operation 80 'select' 'ic_mid251' <Predicate = (!icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln93_mid243)   --->   "%icmp_ln93_mid265 = and i1 %and_ln86, i1 %not_exitcond_flatten46_mid2105" [conv2d.cpp:86]   --->   Operation 81 'and' 'icmp_ln93_mid265' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node exitcond_flatten31_mid269)   --->   "%and_ln86_1 = and i1 %xor_ln86, i1 %icmp_ln92" [conv2d.cpp:86]   --->   Operation 82 'and' 'and_ln86_1' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond_flatten31_mid269 = and i1 %and_ln86_1, i1 %not_exitcond_flatten46_mid2105" [conv2d.cpp:86]   --->   Operation 83 'and' 'exitcond_flatten31_mid269' <Predicate = (!icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (1.73ns)   --->   "%add_ln91 = add i4 %ic_mid251, i4 1" [conv2d.cpp:91]   --->   Operation 84 'add' 'add_ln91' <Predicate = (!icmp_ln86)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node empty_30)   --->   "%empty_29 = or i1 %exitcond_flatten31_mid269, i1 %and_ln86_2" [conv2d.cpp:86]   --->   Operation 85 'or' 'empty_29' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_30 = or i1 %empty_29, i1 %icmp_ln87" [conv2d.cpp:86]   --->   Operation 86 'or' 'empty_30' <Predicate = (!icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.99ns)   --->   "%ki_mid236 = select i1 %empty_30, i2 0, i2 %ki_load" [conv2d.cpp:86]   --->   Operation 87 'select' 'ki_mid236' <Predicate = (!icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln93_mid243)   --->   "%not_exitcond_flatten31_mid269 = xor i1 %exitcond_flatten31_mid269, i1 1" [conv2d.cpp:86]   --->   Operation 88 'xor' 'not_exitcond_flatten31_mid269' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.97ns) (out node of the LUT)   --->   "%icmp_ln93_mid243 = and i1 %icmp_ln93_mid265, i1 %not_exitcond_flatten31_mid269" [conv2d.cpp:86]   --->   Operation 89 'and' 'icmp_ln93_mid243' <Predicate = (!icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (1.02ns)   --->   "%select_ln91 = select i1 %exitcond_flatten31_mid269, i4 %add_ln91, i4 %ic_mid251" [conv2d.cpp:91]   --->   Operation 90 'select' 'select_ln91' <Predicate = (!icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (1.56ns)   --->   "%add_ln92 = add i2 %ki_mid236, i2 1" [conv2d.cpp:92]   --->   Operation 91 'add' 'add_ln92' <Predicate = (!icmp_ln86)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node kj_mid2)   --->   "%empty_31 = or i1 %empty, i1 %exitcond_flatten31_mid269" [conv2d.cpp:86]   --->   Operation 92 'or' 'empty_31' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node kj_mid2)   --->   "%empty_32 = or i1 %empty_31, i1 %icmp_ln93_mid243" [conv2d.cpp:86]   --->   Operation 93 'or' 'empty_32' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.99ns) (out node of the LUT)   --->   "%kj_mid2 = select i1 %empty_32, i2 0, i2 %kj_load" [conv2d.cpp:86]   --->   Operation 94 'select' 'kj_mid2' <Predicate = (!icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.99ns)   --->   "%select_ln92 = select i1 %icmp_ln93_mid243, i2 %add_ln92, i2 %ki_mid236" [conv2d.cpp:92]   --->   Operation 95 'select' 'select_ln92' <Predicate = (!icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i4 %select_ln91" [conv2d.cpp:100]   --->   Operation 96 'zext' 'zext_ln100_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 97 [3/3] (1.05ns) (grouped into DSP with root node add_ln100_2)   --->   "%mul_ln100 = mul i8 %zext_ln100_1, i8 13" [conv2d.cpp:100]   --->   Operation 97 'mul' 'mul_ln100' <Predicate = (!icmp_ln86)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i4 %select_ln91" [conv2d.cpp:92]   --->   Operation 98 'zext' 'zext_ln92' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i4 %select_ln91" [conv2d.cpp:92]   --->   Operation 99 'trunc' 'trunc_ln92' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln92, i3 0" [conv2d.cpp:92]   --->   Operation 100 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.82ns)   --->   "%add_ln92_2 = add i6 %p_shl2, i6 %zext_ln92" [conv2d.cpp:92]   --->   Operation 101 'add' 'add_ln92_2' <Predicate = (!icmp_ln86)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln92_2 = zext i2 %select_ln92" [conv2d.cpp:92]   --->   Operation 102 'zext' 'zext_ln92_2' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln92, i2 0" [conv2d.cpp:98]   --->   Operation 103 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.73ns)   --->   "%sub_ln98 = sub i4 %p_shl, i4 %zext_ln92_2" [conv2d.cpp:98]   --->   Operation 104 'sub' 'sub_ln98' <Predicate = (!icmp_ln86)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (1.56ns)   --->   "%add_ln93 = add i2 %kj_mid2, i2 1" [conv2d.cpp:93]   --->   Operation 105 'add' 'add_ln93' <Predicate = (!icmp_ln86)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (1.56ns)   --->   "%icmp_ln93_1 = icmp_eq  i2 %add_ln93, i2 3" [conv2d.cpp:93]   --->   Operation 106 'icmp' 'icmp_ln93_1' <Predicate = (!icmp_ln86)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (1.56ns)   --->   "%icmp_ln92_1 = icmp_eq  i2 %select_ln92, i2 2" [conv2d.cpp:92]   --->   Operation 107 'icmp' 'icmp_ln92_1' <Predicate = (!icmp_ln86)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (1.73ns)   --->   "%icmp_ln91_1 = icmp_eq  i4 %select_ln91, i4 7" [conv2d.cpp:91]   --->   Operation 108 'icmp' 'icmp_ln91_1' <Predicate = (!icmp_ln86)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93_1, void %new.latch.for.inc175.split, void %last.iter.for.inc175.split" [conv2d.cpp:93]   --->   Operation 109 'br' 'br_ln93' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln92_1, void %new.latch.for.inc178, void %last.iter.for.inc178" [conv2d.cpp:93]   --->   Operation 110 'br' 'br_ln93' <Predicate = (!icmp_ln86 & icmp_ln93_1)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln91_1, void %new.latch.for.inc181, void %last.iter.for.inc181" [conv2d.cpp:93]   --->   Operation 111 'br' 'br_ln93' <Predicate = (!icmp_ln86 & icmp_ln93_1 & icmp_ln92_1)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln93 = br void %new.latch.for.inc181" [conv2d.cpp:93]   --->   Operation 112 'br' 'br_ln93' <Predicate = (!icmp_ln86 & icmp_ln93_1 & icmp_ln92_1 & icmp_ln91_1)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln93 = br void %new.latch.for.inc178" [conv2d.cpp:93]   --->   Operation 113 'br' 'br_ln93' <Predicate = (!icmp_ln86 & icmp_ln93_1 & icmp_ln92_1)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln93 = br void %new.latch.for.inc175.split" [conv2d.cpp:93]   --->   Operation 114 'br' 'br_ln93' <Predicate = (!icmp_ln86 & icmp_ln93_1)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.02ns)   --->   "%select_ln92_1 = select i1 %empty_30, i4 1, i4 %add_ln92_1" [conv2d.cpp:92]   --->   Operation 115 'select' 'select_ln92_1' <Predicate = (!icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (1.24ns)   --->   "%select_ln91_1 = select i1 %empty, i8 1, i8 %add_ln91_1" [conv2d.cpp:91]   --->   Operation 116 'select' 'select_ln91_1' <Predicate = (!icmp_ln86)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (1.58ns)   --->   "%store_ln91 = store i8 %select_ln91_1, i8 %indvar_flatten44" [conv2d.cpp:91]   --->   Operation 117 'store' 'store_ln91' <Predicate = (!icmp_ln86)> <Delay = 1.58>
ST_3 : Operation 118 [1/1] (1.58ns)   --->   "%store_ln91 = store i4 %select_ln91, i4 %ic" [conv2d.cpp:91]   --->   Operation 118 'store' 'store_ln91' <Predicate = (!icmp_ln86)> <Delay = 1.58>
ST_3 : Operation 119 [1/1] (1.58ns)   --->   "%store_ln92 = store i4 %select_ln92_1, i4 %indvar_flatten29" [conv2d.cpp:92]   --->   Operation 119 'store' 'store_ln92' <Predicate = (!icmp_ln86)> <Delay = 1.58>
ST_3 : Operation 120 [1/1] (1.58ns)   --->   "%store_ln92 = store i2 %select_ln92, i2 %ki" [conv2d.cpp:92]   --->   Operation 120 'store' 'store_ln92' <Predicate = (!icmp_ln86)> <Delay = 1.58>
ST_3 : Operation 121 [1/1] (1.58ns)   --->   "%store_ln93 = store i2 %add_ln93, i2 %kj" [conv2d.cpp:93]   --->   Operation 121 'store' 'store_ln93' <Predicate = (!icmp_ln86)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 7.10>
ST_4 : Operation 122 [2/3] (1.05ns) (grouped into DSP with root node add_ln100_2)   --->   "%mul_ln100 = mul i8 %zext_ln100_1, i8 13" [conv2d.cpp:100]   --->   Operation 122 'mul' 'mul_ln100' <Predicate = (!icmp_ln86)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i6 %add_ln92_2" [conv2d.cpp:92]   --->   Operation 123 'zext' 'zext_ln92_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i4 %sub_ln98" [conv2d.cpp:100]   --->   Operation 124 'zext' 'zext_ln100' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i2 %kj_mid2" [conv2d.cpp:93]   --->   Operation 125 'zext' 'zext_ln93_1' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (1.82ns)   --->   "%add_ln101_1 = add i7 %zext_ln92_1, i7 %zext_ln100" [conv2d.cpp:101]   --->   Operation 126 'add' 'add_ln101_1' <Predicate = (!icmp_ln86)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i7 %add_ln101_1" [conv2d.cpp:101]   --->   Operation 127 'zext' 'zext_ln101' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101_2 = add i63 %zext_ln93_1, i63 %sext_ln86_cast" [conv2d.cpp:101]   --->   Operation 128 'add' 'add_ln101_2' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 129 [1/1] (5.28ns) (root node of TernaryAdder)   --->   "%add_ln101 = add i63 %add_ln101_2, i63 %zext_ln101" [conv2d.cpp:101]   --->   Operation 129 'add' 'add_ln101' <Predicate = (!icmp_ln86)> <Delay = 5.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i63 %add_ln101" [conv2d.cpp:101]   --->   Operation 130 'sext' 'sext_ln101' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln101" [conv2d.cpp:101]   --->   Operation 131 'getelementptr' 'gmem1_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.59>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [conv2d.cpp:86]   --->   Operation 132 'load' 'i_load' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (1.73ns)   --->   "%add_ln86 = add i4 %i_load, i4 1" [conv2d.cpp:86]   --->   Operation 133 'add' 'add_ln86' <Predicate = (!icmp_ln86 & icmp_ln87)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (1.02ns)   --->   "%select_ln86_2 = select i1 %icmp_ln87, i4 %add_ln86, i4 %i_load" [conv2d.cpp:86]   --->   Operation 134 'select' 'select_ln86_2' <Predicate = (!icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/3] (0.00ns) (grouped into DSP with root node add_ln100_2)   --->   "%mul_ln100 = mul i8 %zext_ln100_1, i8 13" [conv2d.cpp:100]   --->   Operation 135 'mul' 'mul_ln100' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 136 [1/1] (1.73ns)   --->   "%add_ln100 = add i4 %zext_ln92_2, i4 %select_ln86_2" [conv2d.cpp:100]   --->   Operation 136 'add' 'add_ln100' <Predicate = (!icmp_ln86)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln100_2 = zext i4 %add_ln100" [conv2d.cpp:100]   --->   Operation 137 'zext' 'zext_ln100_2' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 138 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln100_2 = add i8 %mul_ln100, i8 %zext_ln100_2" [conv2d.cpp:100]   --->   Operation 138 'add' 'add_ln100_2' <Predicate = (!icmp_ln86)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 139 [8/8] (7.30ns)   --->   "%gmem1_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [conv2d.cpp:101]   --->   Operation 139 'readreq' 'gmem1_load_13_req' <Predicate = (!icmp_ln86)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 140 [1/1] (1.58ns)   --->   "%store_ln86 = store i4 %select_ln86_2, i4 %i" [conv2d.cpp:86]   --->   Operation 140 'store' 'store_ln86' <Predicate = (!icmp_ln86)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 3.15>
ST_6 : Operation 141 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln100_2 = add i8 %mul_ln100, i8 %zext_ln100_2" [conv2d.cpp:100]   --->   Operation 141 'add' 'add_ln100_2' <Predicate = (!icmp_ln86)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i8 %add_ln100_2" [conv2d.cpp:93]   --->   Operation 142 'zext' 'zext_ln93' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_6 : Operation 143 [3/3] (1.05ns) (grouped into DSP with root node add_ln100_3)   --->   "%mul_ln93 = mul i11 %zext_ln93, i11 13" [conv2d.cpp:93]   --->   Operation 143 'mul' 'mul_ln93' <Predicate = (!icmp_ln86)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 144 [7/8] (7.30ns)   --->   "%gmem1_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [conv2d.cpp:101]   --->   Operation 144 'readreq' 'gmem1_load_13_req' <Predicate = (!icmp_ln86)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 1.05>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [conv2d.cpp:86]   --->   Operation 145 'load' 'j_load' <Predicate = (!icmp_ln86 & !icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (1.02ns)   --->   "%select_ln86 = select i1 %icmp_ln87, i4 0, i4 %j_load" [conv2d.cpp:86]   --->   Operation 146 'select' 'select_ln86' <Predicate = (!icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 147 [2/3] (1.05ns) (grouped into DSP with root node add_ln100_3)   --->   "%mul_ln93 = mul i11 %zext_ln93, i11 13" [conv2d.cpp:93]   --->   Operation 147 'mul' 'mul_ln93' <Predicate = (!icmp_ln86)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 148 [6/8] (7.30ns)   --->   "%gmem1_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [conv2d.cpp:101]   --->   Operation 148 'readreq' 'gmem1_load_13_req' <Predicate = (!icmp_ln86)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 6.59>
ST_8 : Operation 149 [1/1] (1.73ns)   --->   "%add_ln87 = add i4 %select_ln86, i4 1" [conv2d.cpp:87]   --->   Operation 149 'add' 'add_ln87' <Predicate = (and_ln86_2)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 150 [1/1] (1.02ns)   --->   "%select_ln87 = select i1 %and_ln86_2, i4 %add_ln87, i4 %select_ln86" [conv2d.cpp:87]   --->   Operation 150 'select' 'select_ln87' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i4 %select_ln87" [conv2d.cpp:87]   --->   Operation 151 'trunc' 'trunc_ln87' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/3] (0.00ns) (grouped into DSP with root node add_ln100_3)   --->   "%mul_ln93 = mul i11 %zext_ln93, i11 13" [conv2d.cpp:93]   --->   Operation 152 'mul' 'mul_ln93' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln93_2 = zext i2 %kj_mid2" [conv2d.cpp:93]   --->   Operation 153 'zext' 'zext_ln93_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (1.73ns)   --->   "%add_ln100_1 = add i4 %zext_ln93_2, i4 %select_ln87" [conv2d.cpp:100]   --->   Operation 154 'add' 'add_ln100_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln100_3 = zext i4 %add_ln100_1" [conv2d.cpp:100]   --->   Operation 155 'zext' 'zext_ln100_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln100_3 = add i11 %mul_ln93, i11 %zext_ln100_3" [conv2d.cpp:100]   --->   Operation 156 'add' 'add_ln100_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 157 [5/8] (7.30ns)   --->   "%gmem1_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [conv2d.cpp:101]   --->   Operation 157 'readreq' 'gmem1_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %select_ln87, i32 1, i32 3" [conv2d.cpp:89]   --->   Operation 158 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %trunc_ln87, void %arrayidx19212.case.0, void %arrayidx19212.case.1" [conv2d.cpp:107]   --->   Operation 159 'br' 'br_ln107' <Predicate = (icmp_ln93_1 & icmp_ln92_1 & icmp_ln91_1)> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (1.58ns)   --->   "%store_ln87 = store i4 %select_ln87, i4 %j" [conv2d.cpp:87]   --->   Operation 160 'store' 'store_ln87' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 5.35>
ST_9 : Operation 161 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln100_3 = add i11 %mul_ln93, i11 %zext_ln100_3" [conv2d.cpp:100]   --->   Operation 161 'add' 'add_ln100_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln100_4 = zext i11 %add_ln100_3" [conv2d.cpp:100]   --->   Operation 162 'zext' 'zext_ln100_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%pool1_out_addr = getelementptr i32 %pool1_out, i64 0, i64 %zext_ln100_4" [conv2d.cpp:100]   --->   Operation 163 'getelementptr' 'pool1_out_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [2/2] (3.25ns)   --->   "%pool1_out_load = load i11 %pool1_out_addr" [conv2d.cpp:100]   --->   Operation 164 'load' 'pool1_out_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1352> <RAM>
ST_9 : Operation 165 [4/8] (7.30ns)   --->   "%gmem1_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [conv2d.cpp:101]   --->   Operation 165 'readreq' 'gmem1_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 166 [1/2] ( I:3.25ns O:3.25ns )   --->   "%pool1_out_load = load i11 %pool1_out_addr" [conv2d.cpp:100]   --->   Operation 166 'load' 'pool1_out_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1352> <RAM>
ST_10 : Operation 167 [3/8] (7.30ns)   --->   "%gmem1_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [conv2d.cpp:101]   --->   Operation 167 'readreq' 'gmem1_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 168 [2/8] (7.30ns)   --->   "%gmem1_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [conv2d.cpp:101]   --->   Operation 168 'readreq' 'gmem1_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 169 [1/8] ( I:7.30ns O:7.30ns )   --->   "%gmem1_load_13_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [conv2d.cpp:101]   --->   Operation 169 'readreq' 'gmem1_load_13_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 170 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr" [conv2d.cpp:101]   --->   Operation 170 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 5.70>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%bitcast_ln101 = bitcast i32 %gmem1_addr_read" [conv2d.cpp:101]   --->   Operation 171 'bitcast' 'bitcast_ln101' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 172 [4/4] (5.70ns)   --->   "%mul2 = fmul i32 %pool1_out_load, i32 %bitcast_ln101" [conv2d.cpp:101]   --->   Operation 172 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.70>
ST_15 : Operation 173 [3/4] (5.70ns)   --->   "%mul2 = fmul i32 %pool1_out_load, i32 %bitcast_ln101" [conv2d.cpp:101]   --->   Operation 173 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.70>
ST_16 : Operation 174 [2/4] (5.70ns)   --->   "%mul2 = fmul i32 %pool1_out_load, i32 %bitcast_ln101" [conv2d.cpp:101]   --->   Operation 174 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.70>
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [conv2d.cpp:86]   --->   Operation 175 'load' 'sum_load' <Predicate = (!icmp_ln87 & !and_ln86_2)> <Delay = 0.00>
ST_17 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node sum_19_mid257)   --->   "%select_ln86_1 = select i1 %icmp_ln87, i32 %sum_11_read, i32 %sum_load" [conv2d.cpp:86]   --->   Operation 176 'select' 'select_ln86_1' <Predicate = (!and_ln86_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 177 [1/1] (0.69ns) (out node of the LUT)   --->   "%sum_19_mid257 = select i1 %and_ln86_2, i32 %sum_11_read, i32 %select_ln86_1" [conv2d.cpp:86]   --->   Operation 177 'select' 'sum_19_mid257' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 178 [1/4] (5.70ns)   --->   "%mul2 = fmul i32 %pool1_out_load, i32 %bitcast_ln101" [conv2d.cpp:101]   --->   Operation 178 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 179 [5/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_19_mid257, i32 %mul2" [conv2d.cpp:100]   --->   Operation 179 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 180 [4/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_19_mid257, i32 %mul2" [conv2d.cpp:100]   --->   Operation 180 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 214 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 214 'ret' 'ret_ln0' <Predicate = (icmp_ln86)> <Delay = 1.58>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 181 [3/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_19_mid257, i32 %mul2" [conv2d.cpp:100]   --->   Operation 181 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 182 [2/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_19_mid257, i32 %mul2" [conv2d.cpp:100]   --->   Operation 182 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 183 [1/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_19_mid257, i32 %mul2" [conv2d.cpp:100]   --->   Operation 183 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.43>
ST_23 : Operation 184 [2/2] (5.43ns)   --->   "%tmp_1 = fcmp_olt  i32 %sum_1, i32 0" [conv2d.cpp:106]   --->   Operation 184 'fcmp' 'tmp_1' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 185 [1/1] (1.58ns)   --->   "%store_ln89 = store i32 %sum_1, i32 %sum" [conv2d.cpp:89]   --->   Operation 185 'store' 'store_ln89' <Predicate = true> <Delay = 1.58>
ST_23 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.inc175" [conv2d.cpp:93]   --->   Operation 186 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 6.40>
ST_24 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i4 %select_ln86_2" [conv2d.cpp:107]   --->   Operation 187 'zext' 'zext_ln107' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 188 [1/1] (1.91ns)   --->   "%add_ln107 = add i8 %phi_mul182_read, i8 %zext_ln107" [conv2d.cpp:107]   --->   Operation 188 'add' 'add_ln107' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 189 [1/1] (0.00ns)   --->   "%bitcast_ln106 = bitcast i32 %sum_1" [conv2d.cpp:106]   --->   Operation 189 'bitcast' 'bitcast_ln106' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln106, i32 23, i32 30" [conv2d.cpp:106]   --->   Operation 190 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i32 %bitcast_ln106" [conv2d.cpp:106]   --->   Operation 191 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 192 [1/1] (1.91ns)   --->   "%icmp_ln106 = icmp_ne  i8 %tmp_s, i8 255" [conv2d.cpp:106]   --->   Operation 192 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 193 [1/1] (2.28ns)   --->   "%icmp_ln106_1 = icmp_eq  i23 %trunc_ln106, i23 0" [conv2d.cpp:106]   --->   Operation 193 'icmp' 'icmp_ln106_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node sum_2)   --->   "%or_ln106 = or i1 %icmp_ln106_1, i1 %icmp_ln106" [conv2d.cpp:106]   --->   Operation 194 'or' 'or_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 195 [1/2] (5.43ns)   --->   "%tmp_1 = fcmp_olt  i32 %sum_1, i32 0" [conv2d.cpp:106]   --->   Operation 195 'fcmp' 'tmp_1' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node sum_2)   --->   "%and_ln106 = and i1 %or_ln106, i1 %tmp_1" [conv2d.cpp:106]   --->   Operation 196 'and' 'and_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 197 [1/1] (0.97ns) (out node of the LUT)   --->   "%sum_2 = select i1 %and_ln106, i32 0, i32 %sum_1" [conv2d.cpp:106]   --->   Operation 197 'select' 'sum_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.01>
ST_25 : Operation 198 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_9"   --->   Operation 198 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 199 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8712, i64 8712, i64 8712"   --->   Operation 199 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 200 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %add_ln107, i3 0" [conv2d.cpp:107]   --->   Operation 200 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 201 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %add_ln107, i1 0" [conv2d.cpp:107]   --->   Operation 201 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln107_1 = zext i9 %tmp" [conv2d.cpp:107]   --->   Operation 202 'zext' 'zext_ln107_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln107 = sub i11 %p_shl1, i11 %zext_ln107_1" [conv2d.cpp:107]   --->   Operation 203 'sub' 'sub_ln107' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 204 [1/1] (0.00ns)   --->   "%specpipeline_ln93 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, i32 4294967295, void @empty_17" [conv2d.cpp:93]   --->   Operation 204 'specpipeline' 'specpipeline_ln93' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln107_2 = zext i3 %lshr_ln1" [conv2d.cpp:107]   --->   Operation 205 'zext' 'zext_ln107_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 206 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln107_1 = add i11 %sub_ln107, i11 %zext_ln107_2" [conv2d.cpp:107]   --->   Operation 206 'add' 'add_ln107_1' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln107_3 = zext i11 %add_ln107_1" [conv2d.cpp:107]   --->   Operation 207 'zext' 'zext_ln107_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 208 [1/1] (0.00ns)   --->   "%conv2_out_addr = getelementptr i32 %conv2_out, i64 0, i64 %zext_ln107_3" [conv2d.cpp:107]   --->   Operation 208 'getelementptr' 'conv2_out_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 209 [1/1] (0.00ns)   --->   "%conv2_out_1_addr = getelementptr i32 %conv2_out_1, i64 0, i64 %zext_ln107_3" [conv2d.cpp:107]   --->   Operation 209 'getelementptr' 'conv2_out_1_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 210 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln107 = store i32 %sum_2, i11 %conv2_out_addr" [conv2d.cpp:107]   --->   Operation 210 'store' 'store_ln107' <Predicate = (icmp_ln93_1 & icmp_ln92_1 & icmp_ln91_1 & !trunc_ln87)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1056> <RAM>
ST_25 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln107 = br void %arrayidx19212.exit" [conv2d.cpp:107]   --->   Operation 211 'br' 'br_ln107' <Predicate = (icmp_ln93_1 & icmp_ln92_1 & icmp_ln91_1 & !trunc_ln87)> <Delay = 0.00>
ST_25 : Operation 212 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln107 = store i32 %sum_2, i11 %conv2_out_1_addr" [conv2d.cpp:107]   --->   Operation 212 'store' 'store_ln107' <Predicate = (icmp_ln93_1 & icmp_ln92_1 & icmp_ln91_1 & trunc_ln87)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1056> <RAM>
ST_25 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln107 = br void %arrayidx19212.exit" [conv2d.cpp:107]   --->   Operation 213 'br' 'br_ln107' <Predicate = (icmp_ln93_1 & icmp_ln92_1 & icmp_ln91_1 & trunc_ln87)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 14 bit ('indvar_flatten106') [17]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 14 bit on local variable 'indvar_flatten106' [23]  (1.588 ns)

 <State 2>: 3.919ns
The critical path consists of the following:
	'load' operation 11 bit ('indvar_flatten70_load', conv2d.cpp:87) on local variable 'indvar_flatten70' [37]  (0.000 ns)
	'add' operation 11 bit ('add_ln87_1', conv2d.cpp:87) [171]  (1.639 ns)
	'select' operation 11 bit ('select_ln87_1', conv2d.cpp:87) [172]  (0.692 ns)
	'store' operation ('store_ln87', conv2d.cpp:87) of variable 'select_ln87_1', conv2d.cpp:87 11 bit on local variable 'indvar_flatten70' [175]  (1.588 ns)

 <State 3>: 7.242ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln86_1', conv2d.cpp:86) [70]  (0.000 ns)
	'and' operation 1 bit ('exitcond_flatten31_mid269', conv2d.cpp:86) [71]  (0.978 ns)
	'or' operation 1 bit ('empty_29', conv2d.cpp:86) [74]  (0.000 ns)
	'or' operation 1 bit ('empty_30', conv2d.cpp:86) [75]  (0.978 ns)
	'select' operation 2 bit ('ki_mid236', conv2d.cpp:86) [76]  (0.993 ns)
	'add' operation 2 bit ('add_ln92', conv2d.cpp:92) [80]  (1.565 ns)
	'select' operation 2 bit ('select_ln92', conv2d.cpp:92) [84]  (0.993 ns)
	'sub' operation 4 bit ('sub_ln98', conv2d.cpp:98) [101]  (1.735 ns)

 <State 4>: 7.107ns
The critical path consists of the following:
	'add' operation 7 bit ('add_ln101_1', conv2d.cpp:101) [117]  (1.825 ns)
	'add' operation 63 bit ('add_ln101', conv2d.cpp:101) [120]  (5.282 ns)

 <State 5>: 6.594ns
The critical path consists of the following:
	'load' operation 4 bit ('i_load', conv2d.cpp:86) on local variable 'i', conv2d.cpp:86 [49]  (0.000 ns)
	'add' operation 4 bit ('add_ln86', conv2d.cpp:86) [50]  (1.735 ns)
	'select' operation 4 bit ('select_ln86_2', conv2d.cpp:86) [62]  (1.024 ns)
	'add' operation 4 bit ('add_ln100', conv2d.cpp:100) [103]  (1.735 ns)
	'add' operation 8 bit of DSP[105] ('add_ln100_2', conv2d.cpp:100) [105]  (2.100 ns)

 <State 6>: 3.150ns
The critical path consists of the following:
	'add' operation 8 bit of DSP[105] ('add_ln100_2', conv2d.cpp:100) [105]  (2.100 ns)
	'mul' operation 11 bit of DSP[113] ('mul_ln93', conv2d.cpp:93) [107]  (1.050 ns)

 <State 7>: 1.050ns
The critical path consists of the following:
	'mul' operation 11 bit of DSP[113] ('mul_ln93', conv2d.cpp:93) [107]  (1.050 ns)

 <State 8>: 6.594ns
The critical path consists of the following:
	'add' operation 4 bit ('add_ln87', conv2d.cpp:87) [63]  (1.735 ns)
	'select' operation 4 bit ('select_ln87', conv2d.cpp:87) [72]  (1.024 ns)
	'add' operation 4 bit ('add_ln100_1', conv2d.cpp:100) [111]  (1.735 ns)
	'add' operation 11 bit of DSP[113] ('add_ln100_3', conv2d.cpp:100) [113]  (2.100 ns)

 <State 9>: 5.354ns
The critical path consists of the following:
	'add' operation 11 bit of DSP[113] ('add_ln100_3', conv2d.cpp:100) [113]  (2.100 ns)
	'getelementptr' operation 11 bit ('pool1_out_addr', conv2d.cpp:100) [115]  (0.000 ns)
	'load' operation 32 bit ('pool1_out_load', conv2d.cpp:100) on array 'pool1_out' [116]  (3.254 ns)

 <State 10>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('pool1_out_load', conv2d.cpp:100) on array 'pool1_out' [116]  (3.254 ns)

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem1_load_13_req', conv2d.cpp:101) on port 'gmem1' (conv2d.cpp:101) [123]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem1_addr_read', conv2d.cpp:101) on port 'gmem1' (conv2d.cpp:101) [124]  (7.300 ns)

 <State 14>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2', conv2d.cpp:101) [126]  (5.702 ns)

 <State 15>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2', conv2d.cpp:101) [126]  (5.702 ns)

 <State 16>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2', conv2d.cpp:101) [126]  (5.702 ns)

 <State 17>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul2', conv2d.cpp:101) [126]  (5.702 ns)

 <State 18>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum_1', conv2d.cpp:100) [127]  (7.256 ns)

 <State 19>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum_1', conv2d.cpp:100) [127]  (7.256 ns)

 <State 20>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum_1', conv2d.cpp:100) [127]  (7.256 ns)

 <State 21>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum_1', conv2d.cpp:100) [127]  (7.256 ns)

 <State 22>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('sum_1', conv2d.cpp:100) [127]  (7.256 ns)

 <State 23>: 5.431ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_1', conv2d.cpp:106) [144]  (5.431 ns)

 <State 24>: 6.409ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_1', conv2d.cpp:106) [144]  (5.431 ns)
	'and' operation 1 bit ('and_ln106', conv2d.cpp:106) [145]  (0.000 ns)
	'select' operation 32 bit ('sum', conv2d.cpp:106) [146]  (0.978 ns)

 <State 25>: 7.011ns
The critical path consists of the following:
	'sub' operation 11 bit ('sub_ln107', conv2d.cpp:107) [90]  (0.000 ns)
	'add' operation 11 bit ('add_ln107_1', conv2d.cpp:107) [134]  (3.757 ns)
	'getelementptr' operation 11 bit ('conv2_out_1_addr', conv2d.cpp:107) [137]  (0.000 ns)
	'store' operation ('store_ln107', conv2d.cpp:107) of variable 'sum', conv2d.cpp:106 32 bit on array 'conv2_out_1' [158]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
