{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728082777373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728082777373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct  4 17:59:37 2024 " "Processing started: Fri Oct  4 17:59:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728082777373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728082777373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c fsm " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728082777373 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728082777517 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728082777518 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fsm.vhd 2 1 " "Using design file fsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-ARCH " "Found design unit 1: FSM-ARCH" {  } { { "fsm.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab1/fsm.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728082783921 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "fsm.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab1/fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728082783921 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1728082783921 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsm " "Elaborating entity \"fsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728082783923 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "STATE fsm.vhd(46) " "VHDL Process Statement warning at fsm.vhd(46): signal \"STATE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab1/fsm.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1728082783924 "|fsm"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728082784514 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728082784993 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728082784993 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728082785011 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728082785011 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728082785011 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728082785011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "697 " "Peak virtual memory: 697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728082785017 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct  4 17:59:45 2024 " "Processing ended: Fri Oct  4 17:59:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728082785017 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728082785017 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728082785017 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728082785017 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1728082785695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728082785695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct  4 17:59:45 2024 " "Processing started: Fri Oct  4 17:59:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728082785695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1728082785695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab1 -c fsm " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab1 -c fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1728082785696 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1728082785730 ""}
{ "Info" "0" "" "Project  = Lab1" {  } {  } 0 0 "Project  = Lab1" 0 0 "Fitter" 0 0 1728082785731 ""}
{ "Info" "0" "" "Revision = fsm" {  } {  } 0 0 "Revision = fsm" 0 0 "Fitter" 0 0 1728082785731 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1728082785784 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1728082785784 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fsm EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"fsm\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1728082785788 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1728082785864 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1728082785864 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1728082786168 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1728082786171 ""}
{ "Error" "EFITCC_FITCC_TYPE_OF_ATOM_LOCATION_ASSIGNED_MISMATCH" "STATE.A PIN_F18 Register cell " "Can't assign node \"STATE.A\" to location PIN_F18 -- node is type Register cell" {  } { { "fsm.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab1/fsm.vhd" 13 0 0 } } { "/home/mrgeotech/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mrgeotech/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "STATE.A" } } } } { "temporary_test_loc" "" { Generic "/home/mrgeotech/School/ECE 375/Labs/Lab1/" { { 0 { 0 ""} 0 6 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171011 "Can't assign node \"%1!s!\" to location %2!s! -- node is type %3!s!" 0 0 "Fitter" 0 -1 1728082786206 ""}
{ "Error" "EFITCC_FITCC_TYPE_OF_ATOM_LOCATION_ASSIGNED_MISMATCH" "STATE.B PIN_F21 Register cell " "Can't assign node \"STATE.B\" to location PIN_F21 -- node is type Register cell" {  } { { "fsm.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab1/fsm.vhd" 13 0 0 } } { "/home/mrgeotech/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mrgeotech/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "STATE.B" } } } } { "temporary_test_loc" "" { Generic "/home/mrgeotech/School/ECE 375/Labs/Lab1/" { { 0 { 0 ""} 0 5 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171011 "Can't assign node \"%1!s!\" to location %2!s! -- node is type %3!s!" 0 0 "Fitter" 0 -1 1728082786206 ""}
{ "Error" "EFITCC_FITCC_TYPE_OF_ATOM_LOCATION_ASSIGNED_MISMATCH" "STATE.D PIN_F19 Register cell " "Can't assign node \"STATE.D\" to location PIN_F19 -- node is type Register cell" {  } { { "fsm.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab1/fsm.vhd" 13 0 0 } } { "/home/mrgeotech/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mrgeotech/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "STATE.D" } } } } { "temporary_test_loc" "" { Generic "/home/mrgeotech/School/ECE 375/Labs/Lab1/" { { 0 { 0 ""} 0 3 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171011 "Can't assign node \"%1!s!\" to location %2!s! -- node is type %3!s!" 0 0 "Fitter" 0 -1 1728082786206 ""}
{ "Error" "EFITCC_FITCC_TYPE_OF_ATOM_LOCATION_ASSIGNED_MISMATCH" "STATE.C PIN_E19 Register cell " "Can't assign node \"STATE.C\" to location PIN_E19 -- node is type Register cell" {  } { { "fsm.vhd" "" { Text "/home/mrgeotech/School/ECE 375/Labs/Lab1/fsm.vhd" 13 0 0 } } { "/home/mrgeotech/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mrgeotech/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "STATE.C" } } } } { "temporary_test_loc" "" { Generic "/home/mrgeotech/School/ECE 375/Labs/Lab1/" { { 0 { 0 ""} 0 4 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171011 "Can't assign node \"%1!s!\" to location %2!s! -- node is type %3!s!" 0 0 "Fitter" 0 -1 1728082786206 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1728082786206 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1728082786212 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 5 s 2 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 5 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "661 " "Peak virtual memory: 661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728082786264 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct  4 17:59:46 2024 " "Processing ended: Fri Oct  4 17:59:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728082786264 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728082786264 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728082786264 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1728082786264 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1728082786409 ""}
