![](https://raw.githubusercontent.com/acdefg/cdn/main/obsidian/20230317204925.png)

![](https://raw.githubusercontent.com/acdefg/cdn/main/obsidian/20230317211543.png)


### 综合
[Tcl与Design Compiler （三）——DC综合的流程 - IC_learner - 博客园](https://www.cnblogs.com/IClearner/p/6618992.html)
[Site Unreachable](https://blog.csdn.net/qq_40223983/article/details/96426938)

### 后仿

```verilog
vcs-sdf min:top.i_test.:test.sdf
```
-sdf   min|typ|max:instance_name:file.sdf
The min|typ|max notation is used to represent path delays in SDF files. The min delay represents the minimum delay that can occur on a path, while the max delay represents the maximum delay that can occur on a path.
### EDA
[数字IC设计全流程介绍 - 知乎](https://zhuanlan.zhihu.com/p/85063131)

### vcs+verdi
