

================================================================
== Vivado HLS Report for 'delta_plus_LUT'
================================================================
* Date:           Thu Aug 23 18:03:55 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        hls_prop
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.11|      3.37|        0.51|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    6|    6|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
* FSM state operations: 

 <State 1>: 2.94ns
ST_1: data_V_read_6 (3)  [1/1] 0.00ns
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:0  %data_V_read_6 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %data_V_read)

ST_1: sext_cast (5)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:183
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:2  %sext_cast = sext i11 %data_V_read_6 to i24

ST_1: mul (6)  [3/3] 2.94ns  loc: src/tk-mu_simple.h:183
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:3  %mul = mul i24 2185, %sext_cast

ST_1: tmp_244 (9)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:183
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:6  %tmp_244 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %data_V_read_6, i32 10)


 <State 2>: 2.94ns
ST_2: mul (6)  [2/3] 2.94ns  loc: src/tk-mu_simple.h:183
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:3  %mul = mul i24 2185, %sext_cast


 <State 3>: 0.00ns
ST_3: mul (6)  [1/3] 0.00ns  loc: src/tk-mu_simple.h:183
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:3  %mul = mul i24 2185, %sext_cast

ST_3: tmp_243 (7)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:183
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:4  %tmp_243 = trunc i24 %mul to i23

ST_3: tmp_246 (12)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:183
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:9  %tmp_246 = call i9 @_ssdm_op_PartSelect.i9.i24.i32.i32(i24 %mul, i32 15, i32 23)


 <State 4>: 1.51ns
ST_4: neg_mul (8)  [1/1] 1.51ns  loc: src/tk-mu_simple.h:183
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:5  %neg_mul = sub i23 0, %tmp_243

ST_4: tmp_245 (10)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:183
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:7  %tmp_245 = call i8 @_ssdm_op_PartSelect.i8.i23.i32.i32(i23 %neg_mul, i32 15, i32 22)


 <State 5>: 3.37ns
ST_5: tmp (11)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:183
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:8  %tmp = sext i8 %tmp_245 to i12

ST_5: tmp_s (13)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:183
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:10  %tmp_s = sext i9 %tmp_246 to i12

ST_5: p_v (14)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:183
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:11  %p_v = select i1 %tmp_244, i12 %tmp, i12 %tmp_s

ST_5: tmp_247 (15)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:183
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:12  %tmp_247 = trunc i12 %p_v to i9

ST_5: neg_ti (16)  [1/1] 1.33ns  loc: src/tk-mu_simple.h:183
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:13  %neg_ti = sub i9 0, %tmp_247

ST_5: tmp_248 (17)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:183 (grouped into LUT with out node r_V)
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:14  %tmp_248 = trunc i12 %p_v to i9

ST_5: tmp_200 (18)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:183 (grouped into LUT with out node r_V)
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:15  %tmp_200 = select i1 %tmp_244, i9 %neg_ti, i9 %tmp_248

ST_5: r_V (19)  [1/1] 1.33ns  loc: src/tk-mu_simple.h:183 (out node of the LUT)
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:16  %r_V = sub i9 64, %tmp_200

ST_5: tmp_249 (22)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:185
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:19  %tmp_249 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %r_V, i32 8)

ST_5: tmp_250 (23)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:186
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:20  %tmp_250 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %r_V, i32 6, i32 8)


 <State 6>: 2.39ns
ST_6: tmp_198 (20)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:183
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:17  %tmp_198 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %r_V, i4 0)

ST_6: index (21)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:183
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:18  %index = sext i13 %tmp_198 to i32

ST_6: icmp (24)  [1/1] 0.94ns  loc: src/tk-mu_simple.h:186
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:21  %icmp = icmp sgt i3 %tmp_250, 0

ST_6: tmp_196 (25)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:187
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:22  %tmp_196 = zext i32 %index to i64

ST_6: delta_plus_table4_ad (26)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:187
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:23  %delta_plus_table4_ad = getelementptr [1024 x i5]* @delta_plus_table4, i64 0, i64 %tmp_196

ST_6: delta_plus_table4_lo (27)  [2/2] 2.39ns  loc: src/tk-mu_simple.h:187
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:24  %delta_plus_table4_lo = load i5* %delta_plus_table4_ad, align 1


 <State 7>: 3.10ns
ST_7: StgValue_34 (4)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:181
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_7: delta_plus_table4_lo (27)  [1/2] 2.39ns  loc: src/tk-mu_simple.h:187
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:24  %delta_plus_table4_lo = load i5* %delta_plus_table4_ad, align 1

ST_7: sel_tmp1 (28)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:185 (grouped into LUT with out node sel_tmp2)
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:25  %sel_tmp1 = xor i1 %tmp_249, true

ST_7: sel_tmp2 (29)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:186 (out node of the LUT)
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:26  %sel_tmp2 = and i1 %icmp, %sel_tmp1

ST_7: sel_tmp (30)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:187 (grouped into LUT with out node ssdm_int_V_write_ass)
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:27  %sel_tmp = select i1 %sel_tmp2, i5 0, i5 -15

ST_7: tmp_199 (31)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:187 (grouped into LUT with out node ssdm_int_V_write_ass)
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:28  %tmp_199 = or i1 %sel_tmp2, %tmp_249

ST_7: ssdm_int_V_write_ass (32)  [1/1] 0.71ns  loc: src/tk-mu_simple.h:187 (out node of the LUT)
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:29  %ssdm_int_V_write_ass = select i1 %tmp_199, i5 %sel_tmp, i5 %delta_plus_table4_lo

ST_7: StgValue_41 (33)  [1/1] 0.00ns  loc: src/tk-mu_simple.h:189
_ZNK13ap_fixed_baseILi77ELi71ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:30  ret i5 %ssdm_int_V_write_ass



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.11ns, clock uncertainty: 0.514ns.

 <State 1>: 2.94ns
The critical path consists of the following:
	wire read on port 'data_V_read' [3]  (0 ns)
	'mul' operation ('mul', src/tk-mu_simple.h:183) [6]  (2.94 ns)

 <State 2>: 2.94ns
The critical path consists of the following:
	'mul' operation ('mul', src/tk-mu_simple.h:183) [6]  (2.94 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 1.51ns
The critical path consists of the following:
	'sub' operation ('neg_mul', src/tk-mu_simple.h:183) [8]  (1.51 ns)

 <State 5>: 3.37ns
The critical path consists of the following:
	'select' operation ('p_v', src/tk-mu_simple.h:183) [14]  (0.71 ns)
	'sub' operation ('neg_ti', src/tk-mu_simple.h:183) [16]  (1.33 ns)
	'select' operation ('tmp_200', src/tk-mu_simple.h:183) [18]  (0 ns)
	'sub' operation ('r_V', src/tk-mu_simple.h:183) [19]  (1.33 ns)

 <State 6>: 2.39ns
The critical path consists of the following:
	'getelementptr' operation ('delta_plus_table4_ad', src/tk-mu_simple.h:187) [26]  (0 ns)
	'load' operation ('delta_plus_table4_lo', src/tk-mu_simple.h:187) on array 'delta_plus_table4' [27]  (2.39 ns)

 <State 7>: 3.1ns
The critical path consists of the following:
	'load' operation ('delta_plus_table4_lo', src/tk-mu_simple.h:187) on array 'delta_plus_table4' [27]  (2.39 ns)
	'select' operation ('ssdm_int<14 + 1024 * 0, true>.V', src/tk-mu_simple.h:187) [32]  (0.71 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
