==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.1
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 7ns.
@I [SYN-201] Setting up clock 'control' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg400-1'
@I [SIM-1] CSim done with 0 errors.
@I [HLS-10] Analyzing design file 'color_convert/color_convert.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'ap_fixed_base<8, 0, false, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust' into 'ap_fixed_base<8, 0, false, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<21, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
@I [XFORM-603] Inlining function 'ap_fixed_base<8, 0, false, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<8, 0, false, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<21, 5, true, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
@I [HLS-10] Checking synthesizability ...
@I [XFORM-1101] Packing variable 'out_data.data' (color_convert/color_convert.cpp:26) into a 24-bit variable.
@I [XFORM-1101] Packing variable 'in_data.data' (color_convert/color_convert.cpp:26) into a 24-bit variable.
@I [XFORM-401] Performing if-conversion on hyperblock to (color_convert/color_convert.cpp:52:1) in function 'color_convert'... converting 19 basic blocks.
@I [HLS-111] Elapsed time: 3.68611 seconds; current memory usage: 81.8 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'color_convert' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'color_convert' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'color_convert'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
@W [SCHED-21] Estimated clock period (6.38ns) exceeds the target (target clock period: 7ns, clock uncertainty: 0.875ns, effective delay budget: 6.12ns).
@W [SCHED-21] The critical path consists of the following:
	'mul' operation ('__Val2__', color_convert/color_convert.cpp:46) (3.36 ns)
	'add' operation ('__Val2__', color_convert/color_convert.cpp:46) (3.02 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.129237 seconds; current memory usage: 82.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'color_convert' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.056161 seconds; current memory usage: 83.3 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'color_convert' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'color_convert/in_data_data' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'color_convert/in_data_user_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'color_convert/in_data_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'color_convert/out_data_data' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'color_convert/out_data_user_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'color_convert/out_data_last_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'color_convert/c1_c1_V' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'color_convert/c1_c2_V' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'color_convert/c1_c3_V' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'color_convert/c2_c1_V' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'color_convert/c2_c2_V' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'color_convert/c2_c3_V' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'color_convert/c3_c1_V' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'color_convert/c3_c2_V' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'color_convert/c3_c3_V' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'color_convert/bias_c1_V' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'color_convert/bias_c2_V' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'color_convert/bias_c3_V' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on function 'color_convert' to 'ap_ctrl_none'.
@I [RTGEN-100] Bundling port 'c1_c1_V', 'c1_c2_V', 'c1_c3_V', 'c2_c1_V', 'c2_c2_V', 'c2_c3_V', 'c3_c1_V', 'c3_c2_V', 'c3_c3_V', 'bias_c1_V', 'bias_c2_V' and 'bias_c3_V' to AXI-Lite port AXILiteS.
@I [RTGEN-100] Generated clock port 'control' for AXI-Lite bundle 'AXILiteS'.
@I [RTGEN-100] Generating core module 'color_convert_mac_muladd_8ns_10s_18s_19_1': 3 instance(s).
@I [RTGEN-100] Generating core module 'color_convert_mac_muladd_8ns_10s_19s_20_1': 3 instance(s).
@I [RTGEN-100] Generating core module 'color_convert_mul_8ns_10s_18_2': 3 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'color_convert'.
@I [HLS-111] Elapsed time: 0.140647 seconds; current memory usage: 84.8 MB.
@I [RTMG-282] Generating pipelined core: 'color_convert_mul_8ns_10s_18_2_MulnS_0'
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for color_convert.
@I [VHDL-304] Generating VHDL RTL for color_convert.
@I [VLOG-307] Generating Verilog RTL for color_convert.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.
@I [HLS-112] Total elapsed time: 34.925 seconds; peak memory usage: 84.8 MB.
