// Seed: 195148000
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30
);
  output wire id_30;
  input wire id_29;
  input wire id_28;
  output wire id_27;
  output wire id_26;
  output wire id_25;
  output wire id_24;
  inout wire id_23;
  input wire id_22;
  output wire id_21;
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  output supply0 id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  id_31 :
  assert property (@(posedge -1 - id_20, posedge -1'b0) id_6++)
  else;
endmodule
module module_1 #(
    parameter id_1 = 32'd84,
    parameter id_2 = 32'd37,
    parameter id_6 = 32'd98
) (
    _id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire _id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire _id_2;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_4,
      id_8,
      id_5,
      id_3,
      id_5,
      id_7,
      id_3,
      id_4,
      id_4,
      id_5,
      id_5,
      id_4,
      id_8,
      id_7,
      id_8,
      id_4,
      id_4,
      id_5,
      id_12,
      id_4,
      id_8,
      id_5,
      id_12,
      id_10,
      id_3,
      id_7,
      id_5,
      id_10
  );
  inout wire _id_1;
  wire [1 : "" -  id_2] id_13;
  wire [-  id_6  ==  id_6 : -1  &  -1] id_14;
  wire [-1  ==  1 : id_1] id_15;
endmodule
