
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xc7s100fgga676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s100fgga676-2
INFO: [Project 1-454] Reading design checkpoint 'd:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ddr3_idelay_clk_wiz/ddr3_idelay_clk_wiz.dcp' for cell 'DDR3_IDELAY_CLK_WIZ_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/idelay_discr_clk_wiz/idelay_discr_clk_wiz.dcp' for cell 'IDELAY_DISCR_CLK_WIZ_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/lclk_adcclk_wiz/lclk_adcclk_wiz.dcp' for cell 'LCLK_ADCCLK_WIZ_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'DDR3_TRANSFER_0/MIG_7_SERIES'
INFO: [Project 1-454] Reading design checkpoint 'd:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/HBUF_DDR3_PG/HBUF_DDR3_PG.dcp' for cell 'HBUF_CTRL_0/DDR3_PG_DPRAM_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/HBUF_RDOUT_DPRAM/HBUF_RDOUT_DPRAM.dcp' for cell 'HBUF_CTRL_0/READER_DPRAM_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_1024_16/FIFO_1024_16.dcp' for cell 'I2CM_0/RX_FIFO_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT.dcp' for cell 'PULSER_0/PULSER_OUT'
INFO: [Project 1-454] Reading design checkpoint 'd:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/XDOM_DDR3_PG/XDOM_DDR3_PG.dcp' for cell 'XDOM_0/PG_DPRAM'
INFO: [Project 1-454] Reading design checkpoint 'd:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIRECT_RDOUT_DPRAM/DIRECT_RDOUT_DPRAM.dcp' for cell 'XDOM_0/RDOUT_DPRAM'
INFO: [Project 1-454] Reading design checkpoint 'd:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_2048_32/FIFO_2048_32.dcp' for cell 'XDOM_0/UART_DEBUG_0/FIFO_2048_32_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.dcp' for cell 'adc_discr_iface_gen[0].ADC_DISCR_CHAN/ADC_SERDES_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.dcp' for cell 'adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES'
INFO: [Project 1-454] Reading design checkpoint 'd:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_128_12/DIST_BUFFER_128_12.dcp' for cell 'waveform_acq_gen[0].WFM_ACQ/ROLLING_BSUM/sample_buffer'
INFO: [Project 1-454] Reading design checkpoint 'd:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DIST_BUFFER_32_22/DIST_BUFFER_32_22.dcp' for cell 'waveform_acq_gen[0].WFM_ACQ/WVB/PTB/DIST_PTB'
INFO: [Project 1-454] Reading design checkpoint 'd:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.dcp' for cell 'waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/BUFFER_2048_22/BUFFER_2048_22.dcp' for cell 'waveform_acq_gen[0].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF'
INFO: [Netlist 29-17] Analyzing 8050 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_2048_32/FIFO_2048_32.xdc] for cell 'XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_2048_32/FIFO_2048_32.xdc] for cell 'XDOM_0/UART_DEBUG_0/FIFO_2048_32_0/U0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_2048_32/FIFO_2048_32.xdc] for cell 'XDOM_0/UART_ICM_0/FIFO_2048_32_0/U0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_2048_32/FIFO_2048_32.xdc] for cell 'XDOM_0/UART_ICM_0/FIFO_2048_32_0/U0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_2048_32/FIFO_2048_32.xdc] for cell 'XDOM_0/UART_MCU_0/FIFO_2048_32_0/U0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_2048_32/FIFO_2048_32.xdc] for cell 'XDOM_0/UART_MCU_0/FIFO_2048_32_0/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'FIFO_256_72'. The XDC file d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_256_72/FIFO_256_72.xdc will not be read for any cell of this module.
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/lclk_adcclk_wiz/lclk_adcclk_wiz_board.xdc] for cell 'LCLK_ADCCLK_WIZ_0/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/lclk_adcclk_wiz/lclk_adcclk_wiz_board.xdc] for cell 'LCLK_ADCCLK_WIZ_0/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/lclk_adcclk_wiz/lclk_adcclk_wiz.xdc] for cell 'LCLK_ADCCLK_WIZ_0/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/lclk_adcclk_wiz/lclk_adcclk_wiz.xdc] for cell 'LCLK_ADCCLK_WIZ_0/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/idelay_discr_clk_wiz/idelay_discr_clk_wiz_board.xdc] for cell 'IDELAY_DISCR_CLK_WIZ_0/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/idelay_discr_clk_wiz/idelay_discr_clk_wiz_board.xdc] for cell 'IDELAY_DISCR_CLK_WIZ_0/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/idelay_discr_clk_wiz/idelay_discr_clk_wiz.xdc] for cell 'IDELAY_DISCR_CLK_WIZ_0/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/idelay_discr_clk_wiz/idelay_discr_clk_wiz.xdc] for cell 'IDELAY_DISCR_CLK_WIZ_0/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[0].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[0].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[0].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[0].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[10].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[10].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[10].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[10].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[11].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[11].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[11].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[11].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[12].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[12].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[12].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[12].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[13].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[13].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[13].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[13].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[14].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[14].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[14].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[14].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[15].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[15].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[15].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[15].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[16].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[16].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[16].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[16].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[17].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[17].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[17].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[17].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[18].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[18].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[18].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[18].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[19].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[19].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[19].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[19].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[1].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[1].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[1].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[1].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[20].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[20].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[20].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[20].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[21].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[21].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[21].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[21].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[22].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[22].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[22].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[22].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[23].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[23].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[23].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[23].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[2].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[2].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[2].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[2].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[3].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[3].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[3].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[3].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[4].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[4].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[4].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[4].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[5].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[5].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[5].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[5].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[6].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[6].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[6].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[6].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[7].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[7].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[7].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[7].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[8].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[8].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[8].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[8].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[9].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[9].ADC_DISCR_CHAN/ADC_SERDES_0/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[9].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ADC_SERDES/ADC_SERDES.xdc] for cell 'adc_discr_iface_gen[9].ADC_DISCR_CHAN/ADC_SERDES_1/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[0].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[10].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[11].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[12].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[13].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[14].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[15].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[16].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[16].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[17].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[17].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[18].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[19].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[1].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[20].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[21].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[22].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[23].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[2].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[3].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[3].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[4].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[5].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[6].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[6].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[7].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[8].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[8].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[9].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/DISCR_SERDES/DISCR_SERDES.xdc] for cell 'adc_discr_iface_gen[9].ADC_DISCR_CHAN/DISCR_SERDES/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT.xdc] for cell 'PULSER_0/PULSER_OUT/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT.xdc] for cell 'PULSER_0/PULSER_OUT/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT.xdc] for cell 'PULSER_1/PULSER_OUT/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT.xdc] for cell 'PULSER_1/PULSER_OUT/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT.xdc] for cell 'PULSER_2/PULSER_OUT/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT.xdc] for cell 'PULSER_2/PULSER_OUT/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT.xdc] for cell 'PULSER_3/PULSER_OUT/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT.xdc] for cell 'PULSER_3/PULSER_OUT/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT.xdc] for cell 'PULSER_4/PULSER_OUT/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT.xdc] for cell 'PULSER_4/PULSER_OUT/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT.xdc] for cell 'PULSER_5/PULSER_OUT/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/AFE_PULSER_OUTPUT/AFE_PULSER_OUTPUT.xdc] for cell 'PULSER_5/PULSER_OUT/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'DDR3_TRANSFER_0/MIG_7_SERIES'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'DDR3_TRANSFER_0/MIG_7_SERIES'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ddr3_idelay_clk_wiz/ddr3_idelay_clk_wiz_board.xdc] for cell 'DDR3_IDELAY_CLK_WIZ_0/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ddr3_idelay_clk_wiz/ddr3_idelay_clk_wiz_board.xdc] for cell 'DDR3_IDELAY_CLK_WIZ_0/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ddr3_idelay_clk_wiz/ddr3_idelay_clk_wiz.xdc] for cell 'DDR3_IDELAY_CLK_WIZ_0/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/ddr3_idelay_clk_wiz/ddr3_idelay_clk_wiz.xdc] for cell 'DDR3_IDELAY_CLK_WIZ_0/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[0].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[10].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[10].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[11].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[11].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[12].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[12].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[13].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[13].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[14].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[15].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[15].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[16].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[17].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[18].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[18].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[19].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[19].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[1].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[1].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[20].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[20].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[21].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[21].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[22].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[22].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[23].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[23].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[2].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[3].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[3].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[4].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[5].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[6].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[7].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[8].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[8].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_512_108/FIFO_512_108.xdc] for cell 'waveform_acq_gen[9].WFM_ACQ/WVB/WBS/HDR_FIFO_FMT_0/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'PULSER_OUT_DIFF'. The XDC file d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/PULSER_OUT_DIFF/PULSER_OUT_DIFF.xdc will not be read for any cell of this module.
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_1024_16/FIFO_1024_16.xdc] for cell 'I2CM_0/RX_FIFO_0/U0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_1024_16/FIFO_1024_16.xdc] for cell 'I2CM_0/RX_FIFO_0/U0'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_1024_16/FIFO_1024_16.xdc] for cell 'I2CM_0/TX_FIFO_0/U0'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/FIFO_1024_16/FIFO_1024_16.xdc] for cell 'I2CM_0/TX_FIFO_0/U0'
Parsing XDC File [D:/icecube/mdommb_rev1_fw/constrs/clocks.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'fmc_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/icecube/mdommb_rev1_fw/constrs/clocks.xdc:8]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'icm_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/icecube/mdommb_rev1_fw/constrs/clocks.xdc:24]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/icecube/mdommb_rev1_fw/constrs/clocks.xdc:29]
INFO: [Timing 38-2] Deriving generated clocks [D:/icecube/mdommb_rev1_fw/constrs/clocks.xdc:29]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1583.176 ; gain = 556.484
Finished Parsing XDC File [D:/icecube/mdommb_rev1_fw/constrs/clocks.xdc]
Parsing XDC File [D:/icecube/mdommb_rev1_fw/constrs/io.xdc]
Finished Parsing XDC File [D:/icecube/mdommb_rev1_fw/constrs/io.xdc]
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/lclk_adcclk_wiz/lclk_adcclk_wiz_late.xdc] for cell 'LCLK_ADCCLK_WIZ_0/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/lclk_adcclk_wiz/lclk_adcclk_wiz_late.xdc] for cell 'LCLK_ADCCLK_WIZ_0/inst'
Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/idelay_discr_clk_wiz/idelay_discr_clk_wiz_late.xdc] for cell 'IDELAY_DISCR_CLK_WIZ_0/inst'
Finished Parsing XDC File [d:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.srcs/sources_1/ip/idelay_discr_clk_wiz/idelay_discr_clk_wiz_late.xdc] for cell 'IDELAY_DISCR_CLK_WIZ_0/inst'
INFO: [Opt 31-138] Pushed 6 inverter(s) to 6 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1588.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 461 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 17 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 7 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 227 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 192 instances

28 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 1588.434 ; gain = 1269.250
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s100'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1588.434 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'fmc_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/icecube/mdommb_rev1_fw/constrs/clocks.xdc:8]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'icm_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/icecube/mdommb_rev1_fw/constrs/clocks.xdc:24]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a3cc81ec

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1629.867 ; gain = 41.434

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14ba0a27e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1777.914 ; gain = 0.488
INFO: [Opt 31-389] Phase Retarget created 25 cells and removed 70 cells
INFO: [Opt 31-1021] In phase Retarget, 167 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 13f9aaeac

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1777.914 ; gain = 0.488
INFO: [Opt 31-389] Phase Constant propagation created 12 cells and removed 87 cells
INFO: [Opt 31-1021] In phase Constant propagation, 110 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
INFO: [Opt 31-120] Instance I2CM_0/TX_FIFO_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gae.c3 (FIFO_1024_16_compare_4_HD11) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance I2CM_0/RX_FIFO_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gae.c3 (FIFO_1024_16_compare_4) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
Phase 3 Sweep | Checksum: a174509f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1777.914 ; gain = 0.488
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 632 cells
INFO: [Opt 31-1021] In phase Sweep, 11720 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: ce245969

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1777.914 ; gain = 0.488
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: ce245969

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1777.914 ; gain = 0.488
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1297c55c6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1777.914 ; gain = 0.488
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 112 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              25  |              70  |                                            167  |
|  Constant propagation         |              12  |              87  |                                            110  |
|  Sweep                        |               0  |             632  |                                          11720  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                            112  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 1777.914 ; gain = 0.000
Ending Logic Optimization Task | Checksum: ec30c804

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1777.914 ; gain = 0.488

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'fmc_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/icecube/mdommb_rev1_fw/constrs/clocks.xdc:8]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'icm_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/icecube/mdommb_rev1_fw/constrs/clocks.xdc:24]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.148 | TNS=-432.293 |
INFO: [Power 33-23] Power model is not available for PU_SCL
INFO: [Power 33-23] Power model is not available for PU_SDA
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 6 BRAM(s) out of a total of 110 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 148 newly gated: 1 Total Ports: 220
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 180c67c19

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.832 . Memory (MB): peak = 2768.449 ; gain = 0.000
Ending Power Optimization Task | Checksum: 180c67c19

Time (s): cpu = 00:00:51 ; elapsed = 00:00:27 . Memory (MB): peak = 2768.449 ; gain = 990.535

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'fmc_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/icecube/mdommb_rev1_fw/constrs/clocks.xdc:8]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'icm_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/icecube/mdommb_rev1_fw/constrs/clocks.xdc:24]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Ending Logic Optimization Task | Checksum: 1196679cd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2768.449 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1196679cd

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2768.449 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2768.449 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1196679cd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2768.449 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:02 . Memory (MB): peak = 2768.449 ; gain = 1180.016
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2768.449 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 2768.449 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/impl_1/top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2768.449 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2768.449 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s100'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2768.449 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a62cb52e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2768.449 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2768.449 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'fmc_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/icecube/mdommb_rev1_fw/constrs/clocks.xdc:8]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'icm_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/icecube/mdommb_rev1_fw/constrs/clocks.xdc:24]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 169a7c191

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2768.449 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 219326dae

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 2768.449 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 219326dae

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 2768.449 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 219326dae

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 2768.449 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 208e6bbeb

Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 2768.449 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net waveform_acq_gen[23].WFM_ACQ/WVB/WR_CTRL/wvb_wrreq could not be optimized because driver waveform_acq_gen[23].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1__21 could not be replicated
INFO: [Physopt 32-117] Net waveform_acq_gen[22].WFM_ACQ/WVB/WR_CTRL/wvb_wrreq could not be optimized because driver waveform_acq_gen[22].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net waveform_acq_gen[8].WFM_ACQ/WVB/WR_CTRL/wvb_wrreq could not be optimized because driver waveform_acq_gen[8].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1__18 could not be replicated
INFO: [Physopt 32-117] Net waveform_acq_gen[19].WFM_ACQ/WVB/WR_CTRL/wvb_wrreq could not be optimized because driver waveform_acq_gen[19].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net waveform_acq_gen[10].WFM_ACQ/WVB/WR_CTRL/wvb_wrreq could not be optimized because driver waveform_acq_gen[10].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1__22 could not be replicated
INFO: [Physopt 32-117] Net waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/wvb_wrreq could not be optimized because driver waveform_acq_gen[9].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1__12 could not be replicated
INFO: [Physopt 32-117] Net waveform_acq_gen[18].WFM_ACQ/WVB/WR_CTRL/wvb_wrreq could not be optimized because driver waveform_acq_gen[18].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1__2 could not be replicated
INFO: [Physopt 32-117] Net waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/wvb_wrreq could not be optimized because driver waveform_acq_gen[4].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1__7 could not be replicated
INFO: [Physopt 32-117] Net waveform_acq_gen[13].WFM_ACQ/WVB/WR_CTRL/wvb_wrreq could not be optimized because driver waveform_acq_gen[13].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1__16 could not be replicated
INFO: [Physopt 32-117] Net waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/wvb_wrreq could not be optimized because driver waveform_acq_gen[0].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1__11 could not be replicated
INFO: [Physopt 32-117] Net waveform_acq_gen[12].WFM_ACQ/WVB/WR_CTRL/wvb_wrreq could not be optimized because driver waveform_acq_gen[12].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1__15 could not be replicated
INFO: [Physopt 32-117] Net waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/wvb_wrreq could not be optimized because driver waveform_acq_gen[2].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1__9 could not be replicated
INFO: [Physopt 32-117] Net waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/wvb_wrreq could not be optimized because driver waveform_acq_gen[14].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1__17 could not be replicated
INFO: [Physopt 32-117] Net waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/wvb_wrreq could not be optimized because driver waveform_acq_gen[5].WFM_ACQ/WVB/WR_CTRL/WAVEFORM_DISCR_BUFF_i_1__6 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2768.449 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           7  |  00:00:01  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1c88e4ff0

Time (s): cpu = 00:01:57 ; elapsed = 00:01:16 . Memory (MB): peak = 2768.449 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1c7189533

Time (s): cpu = 00:02:00 ; elapsed = 00:01:18 . Memory (MB): peak = 2768.449 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1c7189533

Time (s): cpu = 00:02:00 ; elapsed = 00:01:18 . Memory (MB): peak = 2768.449 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20e1c932f

Time (s): cpu = 00:02:07 ; elapsed = 00:01:22 . Memory (MB): peak = 2768.449 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 153d669bb

Time (s): cpu = 00:02:23 ; elapsed = 00:01:34 . Memory (MB): peak = 2768.449 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12e765013

Time (s): cpu = 00:02:24 ; elapsed = 00:01:34 . Memory (MB): peak = 2768.449 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19123eac0

Time (s): cpu = 00:02:24 ; elapsed = 00:01:35 . Memory (MB): peak = 2768.449 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1a3458e39

Time (s): cpu = 00:02:37 ; elapsed = 00:01:43 . Memory (MB): peak = 2768.449 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: a56a9655

Time (s): cpu = 00:02:55 ; elapsed = 00:02:01 . Memory (MB): peak = 2768.449 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 11d3261d8

Time (s): cpu = 00:02:59 ; elapsed = 00:02:05 . Memory (MB): peak = 2768.449 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 259d62f19

Time (s): cpu = 00:03:00 ; elapsed = 00:02:05 . Memory (MB): peak = 2768.449 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 16f542e6a

Time (s): cpu = 00:03:18 ; elapsed = 00:02:18 . Memory (MB): peak = 2768.449 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 16f542e6a

Time (s): cpu = 00:03:18 ; elapsed = 00:02:18 . Memory (MB): peak = 2768.449 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'fmc_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/icecube/mdommb_rev1_fw/constrs/clocks.xdc:8]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'icm_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/icecube/mdommb_rev1_fw/constrs/clocks.xdc:24]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15eacf221

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net WVB_READER/RD_CTRL/i_wvb_reader_en_2_reg, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net LOCAL_COINCIDENCE_0/genblk1[22].ONE_SHOT_0/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net scaler_gen[23].DISC_SCALER/SS[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 3, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 15eacf221

Time (s): cpu = 00:03:39 ; elapsed = 00:02:32 . Memory (MB): peak = 2768.449 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.979. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c25f2522

Time (s): cpu = 00:04:00 ; elapsed = 00:02:53 . Memory (MB): peak = 2768.449 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1c25f2522

Time (s): cpu = 00:04:01 ; elapsed = 00:02:54 . Memory (MB): peak = 2768.449 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c25f2522

Time (s): cpu = 00:04:02 ; elapsed = 00:02:54 . Memory (MB): peak = 2768.449 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c25f2522

Time (s): cpu = 00:04:02 ; elapsed = 00:02:55 . Memory (MB): peak = 2768.449 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2768.449 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 11f75816e

Time (s): cpu = 00:04:02 ; elapsed = 00:02:55 . Memory (MB): peak = 2768.449 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11f75816e

Time (s): cpu = 00:04:03 ; elapsed = 00:02:56 . Memory (MB): peak = 2768.449 ; gain = 0.000
Ending Placer Task | Checksum: 10ee066f7

Time (s): cpu = 00:04:03 ; elapsed = 00:02:56 . Memory (MB): peak = 2768.449 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
125 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:08 ; elapsed = 00:02:59 . Memory (MB): peak = 2768.449 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2768.449 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2768.449 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/impl_1/top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2768.449 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 2768.449 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2768.449 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s100'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: df788479 ConstDB: 0 ShapeSum: 2f67e27e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 109fbd593

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 2768.449 ; gain = 0.000
Post Restoration Checksum: NetGraph: 4832592f NumContArr: c1c97c64 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 109fbd593

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2768.449 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 109fbd593

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 2768.449 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 109fbd593

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 2768.449 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a75ccdd3

Time (s): cpu = 00:01:08 ; elapsed = 00:00:44 . Memory (MB): peak = 2768.449 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.621 | TNS=-42.454| WHS=-1.428 | THS=-2401.986|

Phase 2 Router Initialization | Checksum: 1bbf7a4f0

Time (s): cpu = 00:01:24 ; elapsed = 00:00:53 . Memory (MB): peak = 2768.449 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 75371
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 75371
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 137a8423b

Time (s): cpu = 00:01:47 ; elapsed = 00:01:06 . Memory (MB): peak = 2768.449 ; gain = 0.000
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out1_lclk_adcclk_wiz | clk_out1_lclk_adcclk_wiz |waveform_acq_gen[3].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 7527
 Number of Nodes with overlaps = 995
 Number of Nodes with overlaps = 292
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.525 | TNS=-418.811| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a1ca5dd8

Time (s): cpu = 00:03:04 ; elapsed = 00:01:57 . Memory (MB): peak = 2768.449 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 172
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.337 | TNS=-370.193| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16abf637e

Time (s): cpu = 00:03:19 ; elapsed = 00:02:11 . Memory (MB): peak = 2768.449 ; gain = 0.000

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 132
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.396 | TNS=-363.707| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1b657dbbc

Time (s): cpu = 00:03:27 ; elapsed = 00:02:19 . Memory (MB): peak = 2768.449 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1b657dbbc

Time (s): cpu = 00:03:27 ; elapsed = 00:02:19 . Memory (MB): peak = 2768.449 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 139eaeb41

Time (s): cpu = 00:03:32 ; elapsed = 00:02:22 . Memory (MB): peak = 2768.449 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.330 | TNS=-357.207| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1f8abbe39

Time (s): cpu = 00:03:33 ; elapsed = 00:02:23 . Memory (MB): peak = 2768.449 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f8abbe39

Time (s): cpu = 00:03:33 ; elapsed = 00:02:23 . Memory (MB): peak = 2768.449 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1f8abbe39

Time (s): cpu = 00:03:34 ; elapsed = 00:02:23 . Memory (MB): peak = 2768.449 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e31ad836

Time (s): cpu = 00:03:40 ; elapsed = 00:02:27 . Memory (MB): peak = 2768.449 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.317 | TNS=-344.597| WHS=-0.555 | THS=-25.511|

Phase 6.1 Hold Fix Iter | Checksum: 1e3f0f2f3

Time (s): cpu = 00:03:41 ; elapsed = 00:02:28 . Memory (MB): peak = 2768.449 ; gain = 0.000
WARNING: [Route 35-468] The router encountered 1 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	waveform_acq_gen[3].WFM_ACQ/WVB/WBS/WAVEFORM_DISCR_BUFF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]

Phase 6 Post Hold Fix | Checksum: 1e0b9a6b2

Time (s): cpu = 00:03:41 ; elapsed = 00:02:28 . Memory (MB): peak = 2768.449 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 24.8278 %
  Global Horizontal Routing Utilization  = 24.3873 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 98.1982%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X41Y112 -> INT_R_X41Y112
   INT_L_X8Y97 -> INT_L_X8Y97
   INT_L_X6Y96 -> INT_L_X6Y96
   INT_R_X9Y96 -> INT_R_X9Y96
   INT_R_X5Y94 -> INT_R_X5Y94
South Dir 1x1 Area, Max Cong = 94.5946%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X35Y107 -> INT_R_X35Y107
   INT_R_X49Y72 -> INT_R_X49Y72
   INT_R_X7Y68 -> INT_R_X7Y68
East Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X31Y102 -> INT_R_X31Y102
   INT_L_X38Y95 -> INT_L_X38Y95
   INT_L_X6Y35 -> INT_L_X6Y35
West Dir 1x1 Area, Max Cong = 94.1176%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y110 -> INT_L_X40Y110
   INT_L_X36Y109 -> INT_L_X36Y109
   INT_L_X40Y108 -> INT_L_X40Y108
   INT_L_X40Y107 -> INT_L_X40Y107
   INT_L_X34Y104 -> INT_L_X34Y104

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 0.75

Phase 7 Route finalize | Checksum: 14f4fd249

Time (s): cpu = 00:03:41 ; elapsed = 00:02:28 . Memory (MB): peak = 2768.449 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14f4fd249

Time (s): cpu = 00:03:42 ; elapsed = 00:02:28 . Memory (MB): peak = 2768.449 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12634ab7f

Time (s): cpu = 00:03:48 ; elapsed = 00:02:35 . Memory (MB): peak = 2768.449 ; gain = 0.000

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1441daf33

Time (s): cpu = 00:03:54 ; elapsed = 00:02:39 . Memory (MB): peak = 2768.449 ; gain = 0.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.317 | TNS=-344.597| WHS=0.051  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1441daf33

Time (s): cpu = 00:03:54 ; elapsed = 00:02:39 . Memory (MB): peak = 2768.449 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:54 ; elapsed = 00:02:39 . Memory (MB): peak = 2768.449 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
145 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:01 ; elapsed = 00:02:43 . Memory (MB): peak = 2768.449 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2768.449 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2768.449 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/impl_1/top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2768.449 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2768.449 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'fmc_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/icecube/mdommb_rev1_fw/constrs/clocks.xdc:8]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'icm_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/icecube/mdommb_rev1_fw/constrs/clocks.xdc:24]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 2806.371 ; gain = 37.922
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Power 33-23] Power model is not available for PU_SCL
INFO: [Power 33-23] Power model is not available for PU_SDA
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'fmc_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/icecube/mdommb_rev1_fw/constrs/clocks.xdc:8]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'icm_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/icecube/mdommb_rev1_fw/constrs/clocks.xdc:24]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
163 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 2806.371 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7s100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s100'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out on the DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of DDR3_TRANSFER_0/MIG_7_SERIES/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC RTSTAT-10] No routable loads: 110 net(s) have no routable loads. The problem bus(es) and/or net(s) are waveform_acq_gen[2].WFM_ACQ/i_xdom_wvb_config_bundle[37], waveform_acq_gen[22].WFM_ACQ/i_xdom_wvb_config_bundle[37], waveform_acq_gen[6].WFM_ACQ/i_xdom_wvb_config_bundle[37], waveform_acq_gen[7].WFM_ACQ/i_xdom_wvb_config_bundle[37], waveform_acq_gen[23].WFM_ACQ/i_xdom_wvb_config_bundle[37], waveform_acq_gen[15].WFM_ACQ/i_xdom_wvb_config_bundle[37], waveform_acq_gen[11].WFM_ACQ/i_xdom_wvb_config_bundle[37], waveform_acq_gen[16].WFM_ACQ/i_xdom_wvb_config_bundle[37], waveform_acq_gen[17].WFM_ACQ/i_xdom_wvb_config_bundle[37], waveform_acq_gen[14].WFM_ACQ/i_xdom_wvb_config_bundle[37], waveform_acq_gen[13].WFM_ACQ/i_xdom_wvb_config_bundle[37], waveform_acq_gen[18].WFM_ACQ/i_xdom_wvb_config_bundle[37], waveform_acq_gen[8].WFM_ACQ/i_xdom_wvb_config_bundle[37], waveform_acq_gen[1].WFM_ACQ/i_xdom_wvb_config_bundle[37], waveform_acq_gen[0].WFM_ACQ/i_xdom_wvb_config_bundle[37]... and (the first 15 of 110 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
Writing bitstream ./top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/icecube/mdommb_rev1_fw/mDOM_mb_rev1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat May 21 23:13:21 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
183 Infos, 5 Warnings, 3 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:51 ; elapsed = 00:00:36 . Memory (MB): peak = 3187.398 ; gain = 381.027
INFO: [Common 17-206] Exiting Vivado at Sat May 21 23:13:21 2022...
