$date
	Thu Apr 14 17:50:24 2016
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module vavgsh_tb $end
$var wire 32 ! vrt [31:0] $end
$var reg 32 " vra [31:0] $end
$var reg 32 # vrb [31:0] $end
$scope module avg $end
$var wire 32 $ vra [31:0] $end
$var wire 32 % vrb [31:0] $end
$var wire 32 & vrt [31:0] $end
$var wire 16 ' op1 [15:0] $end
$var wire 16 ( op0 [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000000000000 (
b100000000000000 '
b1000000000000000100000000000000 &
b10111111111111110 %
b1111111111111110000000000000001 $
b10111111111111110 #
b1111111111111110000000000000001 "
b1000000000000000100000000000000 !
$end
#1000
