[{"name":"陳雲潮","email":"mikechen@ieee.org","latestUpdate":"2021-02-03 09:55:06","objective":"由於 VHDL 和 Verilog 都廣泛用於數位系統設計中，因此將兩種設計組合在一起而不是將 Verilog 代碼轉換為 VHDL，或者是將 VHDL 代碼轉換為 Verilog，將更能有益於數位系統的設計。 本課程介紹 Verilog 與 VHDL 的單獨設計及混合軟體的設計與使用。使用ModelSim, Quartus II 等軟體及 FPGA 來證實，並使用 AD2 的 Digital Pattern Generator 和L ogic Analyzer來做硬體測試的示範。","schedule":"1.　　2/25　　: Introduction to Digital System Design\n2.　　3/4: Design case with HDL Verilog and VHDL\n3.　　3/11: Data types with Verilog ad VHDL\n4.　　3/18: Concurrent codes in Verilog and VHDL \n5.　　3/25: Quiz 1\n6.　　4/1: Sequential codes in Verilog and VHDL\n7.　　4/8: Procedural assignment in Verilog and VHDL\n8.　　4/15: TestBench for Verilog and VHDL testing\n9.　　4/22: 期中考試\n10.　　4/29: Introduction to ModelSim Simulator\n11.　　5/6: Modeling styles in Verilog and VHDL\n12.　　5/13: FSM in Verilog and VHDL\n13.　　5/20: Quiz 2\n14.　　5/27: VHDL designs in Verilog\n15.　　6/3: Introduction to Quartus II Synthesis\n16.　　6/10: Introduction to FPGA testing AD2\n17.　　6/17: A complete Digital Design Example with FPGA\n18.　　6/24: 期末考試","scorePolicy":"Homework          20%\nQuiz 2 次            20%\nMid term test      30%\nFinal test             30%","materials":"HDL Programming Fundamentals VHDL and Verilog\n2006 / Nazeib M. Botros\nCircuit Design and Simulation with VHDL, second edition\n2010 / Volnei A. Pedroni\nVerilog HDL: A Guide to Digital Design and Synthesis, Second Edition\n2003 / Samir Palnitkar\niLAB-FPGA / 2016  陳雲潮\n講義 (powerpoint and files 同學在上課前可上網下載)","foreignLanguageTextbooks":true}]
