// Seed: 1529740503
program module_0;
endprogram
module module_1 #(
    parameter id_3 = 32'd59,
    parameter id_4 = 32'd20
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5
);
  input wire id_5;
  output wire _id_4;
  input wire _id_3;
  output wire id_2;
  output wire id_1;
  wire id_6, id_7, id_8[id_4  &&  id_3 : -1], id_9, id_10;
  logic id_11;
  ;
  logic id_12;
  ;
  module_0 modCall_1 ();
  wire id_13;
endmodule
module module_2 #(
    parameter id_1 = 32'd28,
    parameter id_3 = 32'd89
) (
    output tri  id_0,
    input  tri1 _id_1
);
  wire _id_3, id_4, id_5;
  logic id_6[id_3 : -  1  !=?  id_1], id_7;
  assign id_0 = id_7;
  always $signed(43);
  ;
  module_0 modCall_1 ();
  wire [-1 : id_1] id_8;
endmodule
