<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_T_Aca_U_Tu_0b2a8308</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Tu_0b2a8308'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_T_Aca_U_Tu_0b2a8308')">rsnoc_z_H_R_T_Aca_U_Tu_0b2a8308</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.74</td>
<td class="s10 cl rt"><a href="mod102.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod102.html#Toggle" > 30.21</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod102.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_08_dec_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_08_dec_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_10720"  onclick="showContent('inst_tag_10720')">config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.SrvRxClkAdapt_Switch28_Async</a></td>
<td class="s7 cl rt"> 76.04</td>
<td class="s10 cl rt"><a href="mod102.html#inst_tag_10720_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod102.html#inst_tag_10720_Toggle" > 28.12</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod102.html#inst_tag_10720_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_10721"  onclick="showContent('inst_tag_10721')">config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.SrvRxClkAdapt_Switch28_Async</a></td>
<td class="s7 cl rt"> 76.04</td>
<td class="s10 cl rt"><a href="mod102.html#inst_tag_10721_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod102.html#inst_tag_10721_Toggle" > 28.12</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod102.html#inst_tag_10721_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_10722"  onclick="showContent('inst_tag_10722')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.SrvRxClkAdapt_Switch32_Async</a></td>
<td class="s7 cl rt"> 76.04</td>
<td class="s10 cl rt"><a href="mod102.html#inst_tag_10722_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod102.html#inst_tag_10722_Toggle" > 28.12</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod102.html#inst_tag_10722_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_10723"  onclick="showContent('inst_tag_10723')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.SrvRxClkAdapt_Switch32_Async</a></td>
<td class="s7 cl rt"> 76.04</td>
<td class="s10 cl rt"><a href="mod102.html#inst_tag_10723_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod102.html#inst_tag_10723_Toggle" > 28.12</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod102.html#inst_tag_10723_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_10724"  onclick="showContent('inst_tag_10724')">config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA0_probe_Async</a></td>
<td class="s7 cl rt"> 76.39</td>
<td class="s10 cl rt"><a href="mod102.html#inst_tag_10724_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod102.html#inst_tag_10724_Toggle" > 29.17</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod102.html#inst_tag_10724_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_10725"  onclick="showContent('inst_tag_10725')">config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA1_probe_Async</a></td>
<td class="s7 cl rt"> 76.39</td>
<td class="s10 cl rt"><a href="mod102.html#inst_tag_10725_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod102.html#inst_tag_10725_Toggle" > 29.17</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod102.html#inst_tag_10725_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_10726"  onclick="showContent('inst_tag_10726')">config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m0_I_Async</a></td>
<td class="s7 cl rt"> 76.39</td>
<td class="s10 cl rt"><a href="mod102.html#inst_tag_10726_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod102.html#inst_tag_10726_Toggle" > 29.17</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod102.html#inst_tag_10726_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod102.html#inst_tag_10727"  onclick="showContent('inst_tag_10727')">config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m1_I_Async</a></td>
<td class="s7 cl rt"> 76.39</td>
<td class="s10 cl rt"><a href="mod102.html#inst_tag_10727_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod102.html#inst_tag_10727_Toggle" > 29.17</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod102.html#inst_tag_10727_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_10720'>
<hr>
<a name="inst_tag_10720"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_10720" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.SrvRxClkAdapt_Switch28_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.04</td>
<td class="s10 cl rt"><a href="mod102.html#inst_tag_10720_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod102.html#inst_tag_10720_Toggle" > 28.12</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod102.html#inst_tag_10720_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.90</td>
<td class="s9 cl rt"> 94.67</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.63</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 91.18</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.36</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod708.html#inst_tag_39385" >fpga_axi_m0_I_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1832.html#inst_tag_174846" id="tag_urg_inst_174846">Ofp</a></td>
<td class="s5 cl rt"> 56.24</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1346.html#inst_tag_93646" id="tag_urg_inst_93646">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod596.html#inst_tag_33916" id="tag_urg_inst_33916">urs</a></td>
<td class="s8 cl rt"> 82.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod593.html#inst_tag_33754" id="tag_urg_inst_33754">urs41</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod593.html#inst_tag_33753" id="tag_urg_inst_33753">urs42</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2553_0.html#inst_tag_254483" id="tag_urg_inst_254483">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1132.html#inst_tag_78035" id="tag_urg_inst_78035">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10721'>
<hr>
<a name="inst_tag_10721"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_10721" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.SrvRxClkAdapt_Switch28_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.04</td>
<td class="s10 cl rt"><a href="mod102.html#inst_tag_10721_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod102.html#inst_tag_10721_Toggle" > 28.12</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod102.html#inst_tag_10721_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.90</td>
<td class="s9 cl rt"> 94.67</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.63</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 91.55</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod678.html#inst_tag_39210" >fpga_axi_m1_I_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1832.html#inst_tag_174847" id="tag_urg_inst_174847">Ofp</a></td>
<td class="s5 cl rt"> 56.24</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1346.html#inst_tag_93667" id="tag_urg_inst_93667">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod596.html#inst_tag_33930" id="tag_urg_inst_33930">urs</a></td>
<td class="s8 cl rt"> 82.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod593.html#inst_tag_33799" id="tag_urg_inst_33799">urs41</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod593.html#inst_tag_33798" id="tag_urg_inst_33798">urs42</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2553_3.html#inst_tag_254741" id="tag_urg_inst_254741">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1132.html#inst_tag_78063" id="tag_urg_inst_78063">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10722'>
<hr>
<a name="inst_tag_10722"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy35.html#tag_urg_inst_10722" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.SrvRxClkAdapt_Switch32_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.04</td>
<td class="s10 cl rt"><a href="mod102.html#inst_tag_10722_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod102.html#inst_tag_10722_Toggle" > 28.12</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod102.html#inst_tag_10722_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.90</td>
<td class="s9 cl rt"> 94.67</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.63</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  8.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1825.html#inst_tag_174807" >FPGA1_probe_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1832.html#inst_tag_174848" id="tag_urg_inst_174848">Ofp</a></td>
<td class="s5 cl rt"> 56.24</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1346.html#inst_tag_93676" id="tag_urg_inst_93676">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod596.html#inst_tag_33931" id="tag_urg_inst_33931">urs</a></td>
<td class="s8 cl rt"> 82.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod593.html#inst_tag_33817" id="tag_urg_inst_33817">urs41</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod593.html#inst_tag_33816" id="tag_urg_inst_33816">urs42</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2553_3.html#inst_tag_254751" id="tag_urg_inst_254751">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1132.html#inst_tag_78080" id="tag_urg_inst_78080">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10723'>
<hr>
<a name="inst_tag_10723"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy37.html#tag_urg_inst_10723" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.SrvRxClkAdapt_Switch32_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.04</td>
<td class="s10 cl rt"><a href="mod102.html#inst_tag_10723_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod102.html#inst_tag_10723_Toggle" > 28.12</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod102.html#inst_tag_10723_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.90</td>
<td class="s9 cl rt"> 94.67</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.63</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  8.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1981.html#inst_tag_191204" >FPGA0_probe_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1832.html#inst_tag_174849" id="tag_urg_inst_174849">Ofp</a></td>
<td class="s5 cl rt"> 56.24</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1346.html#inst_tag_93690" id="tag_urg_inst_93690">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod596.html#inst_tag_33939" id="tag_urg_inst_33939">urs</a></td>
<td class="s8 cl rt"> 82.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod593.html#inst_tag_33847" id="tag_urg_inst_33847">urs41</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod593.html#inst_tag_33846" id="tag_urg_inst_33846">urs42</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2553_3.html#inst_tag_254772" id="tag_urg_inst_254772">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1132.html#inst_tag_78100" id="tag_urg_inst_78100">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10724'>
<hr>
<a name="inst_tag_10724"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_10724" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA0_probe_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.39</td>
<td class="s10 cl rt"><a href="mod102.html#inst_tag_10724_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod102.html#inst_tag_10724_Toggle" > 29.17</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod102.html#inst_tag_10724_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.37</td>
<td class="s9 cl rt"> 94.67</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.51</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 23.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod654.html#inst_tag_38118" >Switch33_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1832.html#inst_tag_174850" id="tag_urg_inst_174850">Ofp</a></td>
<td class="s5 cl rt"> 58.02</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.33</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1346.html#inst_tag_93698" id="tag_urg_inst_93698">Rf</a></td>
<td class="s9 cl rt"> 95.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod596.html#inst_tag_33942" id="tag_urg_inst_33942">urs</a></td>
<td class="s8 cl rt"> 84.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod593.html#inst_tag_33865" id="tag_urg_inst_33865">urs41</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod593.html#inst_tag_33864" id="tag_urg_inst_33864">urs42</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2553_4.html#inst_tag_254794" id="tag_urg_inst_254794">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1132.html#inst_tag_78113" id="tag_urg_inst_78113">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10725'>
<hr>
<a name="inst_tag_10725"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_10725" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA1_probe_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.39</td>
<td class="s10 cl rt"><a href="mod102.html#inst_tag_10725_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod102.html#inst_tag_10725_Toggle" > 29.17</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod102.html#inst_tag_10725_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.37</td>
<td class="s9 cl rt"> 94.67</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.51</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 23.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod654.html#inst_tag_38118" >Switch33_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1832.html#inst_tag_174851" id="tag_urg_inst_174851">Ofp</a></td>
<td class="s5 cl rt"> 58.02</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.33</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1346.html#inst_tag_93699" id="tag_urg_inst_93699">Rf</a></td>
<td class="s9 cl rt"> 95.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod596.html#inst_tag_33943" id="tag_urg_inst_33943">urs</a></td>
<td class="s8 cl rt"> 84.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod593.html#inst_tag_33867" id="tag_urg_inst_33867">urs41</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod593.html#inst_tag_33866" id="tag_urg_inst_33866">urs42</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2553_4.html#inst_tag_254795" id="tag_urg_inst_254795">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1132.html#inst_tag_78114" id="tag_urg_inst_78114">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10726'>
<hr>
<a name="inst_tag_10726"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_10726" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m0_I_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.39</td>
<td class="s10 cl rt"><a href="mod102.html#inst_tag_10726_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod102.html#inst_tag_10726_Toggle" > 29.17</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod102.html#inst_tag_10726_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.37</td>
<td class="s9 cl rt"> 94.67</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.51</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 23.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2563.html#inst_tag_254942" >Switch29_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1832.html#inst_tag_174852" id="tag_urg_inst_174852">Ofp</a></td>
<td class="s5 cl rt"> 58.02</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.33</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1346.html#inst_tag_93700" id="tag_urg_inst_93700">Rf</a></td>
<td class="s9 cl rt"> 95.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod596.html#inst_tag_33944" id="tag_urg_inst_33944">urs</a></td>
<td class="s8 cl rt"> 84.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod593.html#inst_tag_33870" id="tag_urg_inst_33870">urs41</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod593.html#inst_tag_33869" id="tag_urg_inst_33869">urs42</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2553_4.html#inst_tag_254803" id="tag_urg_inst_254803">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1132.html#inst_tag_78115" id="tag_urg_inst_78115">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_10727'>
<hr>
<a name="inst_tag_10727"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_10727" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m1_I_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.39</td>
<td class="s10 cl rt"><a href="mod102.html#inst_tag_10727_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod102.html#inst_tag_10727_Toggle" > 29.17</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod102.html#inst_tag_10727_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.37</td>
<td class="s9 cl rt"> 94.67</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.51</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 23.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2563.html#inst_tag_254942" >Switch29_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1832.html#inst_tag_174853" id="tag_urg_inst_174853">Ofp</a></td>
<td class="s5 cl rt"> 58.02</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.33</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1346.html#inst_tag_93701" id="tag_urg_inst_93701">Rf</a></td>
<td class="s9 cl rt"> 95.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod596.html#inst_tag_33945" id="tag_urg_inst_33945">urs</a></td>
<td class="s8 cl rt"> 84.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod593.html#inst_tag_33872" id="tag_urg_inst_33872">urs41</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod593.html#inst_tag_33871" id="tag_urg_inst_33871">urs42</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2553_4.html#inst_tag_254804" id="tag_urg_inst_254804">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1132.html#inst_tag_78116" id="tag_urg_inst_78116">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Tu_0b2a8308'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod102.html" >rsnoc_z_H_R_T_Aca_U_Tu_0b2a8308</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39245</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39251</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39262</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>39284</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
39244                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39245      1/1          		if ( ! Sys_Clk_RstN )
39246      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
39247      1/1          		else if ( RegRd | ~ PwrOn )
39248      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39249                   	assign Int_RdPtr = RdPtr_0;
39250                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39251      1/1          		if ( ! Sys_Clk_RstN )
39252      1/1          			RdPtr_0 &lt;= #1.0 ( 2'b0 );
39253      1/1          		else if ( RegRd | ~ PwrOn )
39254      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 2'b01 &amp; ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39255                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
39256                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
39257                   	assign WakeUpInt = ~ RdEmpty;
39258                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39259                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
39260                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
39261                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39262      1/1          		if ( ! Sys_Clk_RstN )
39263      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39264      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
39265                   	assign Tx_Data = TxOut_Data;
39266                   	assign Tx_Head = TxOut_Head;
39267                   	assign Tx_Tail = TxOut_Tail;
39268                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
39269                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
39270                   			.Clk( Sys_Clk )
39271                   		,	.Clk_ClkS( Sys_Clk_ClkS )
39272                   		,	.Clk_En( Sys_Clk_En )
39273                   		,	.Clk_EnS( Sys_Clk_EnS )
39274                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
39275                   		,	.Clk_RstN( Sys_Clk_RstN )
39276                   		,	.Clk_Tm( Sys_Clk_Tm )
39277                   		,	.O( Cont )
39278                   		,	.Reset( Tx1_Rdy )
39279                   		,	.Set( Tx1_Vld )
39280                   		);
39281                   	// synopsys translate_off
39282                   	// synthesis translate_off
39283                   	always @( posedge Sys_Clk )
39284      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
39285      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
39286      <font color = "grey">unreachable  </font>				dontStop = 0;
39287      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
39288      <font color = "grey">unreachable  </font>				if (!dontStop) begin
39289      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
39290      <font color = "grey">unreachable  </font>					$stop;
39291                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
39292                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod102.html" >rsnoc_z_H_R_T_Aca_U_Tu_0b2a8308</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">14</td>
<td class="rt">60.87 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">96</td>
<td class="rt">29</td>
<td class="rt">30.21 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">15</td>
<td class="rt">31.25 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">14</td>
<td class="rt">60.87 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">96</td>
<td class="rt">29</td>
<td class="rt">30.21 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">15</td>
<td class="rt">31.25 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod102.html" >rsnoc_z_H_R_T_Aca_U_Tu_0b2a8308</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39245</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39251</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39262</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39245      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39246      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39247      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39248      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39251      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39252      			RdPtr_0 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39253      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39254      			RdPtr_0 <= #1.0 ( RdPtr_0 + 2'b01 & ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39262      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39263      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39264      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10720'>
<a name="inst_tag_10720_Line"></a>
<b>Line Coverage for Instance : <a href="mod102.html#inst_tag_10720" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.SrvRxClkAdapt_Switch28_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39245</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39251</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39262</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>39284</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
39244                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39245      1/1          		if ( ! Sys_Clk_RstN )
39246      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
39247      1/1          		else if ( RegRd | ~ PwrOn )
39248      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39249                   	assign Int_RdPtr = RdPtr_0;
39250                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39251      1/1          		if ( ! Sys_Clk_RstN )
39252      1/1          			RdPtr_0 &lt;= #1.0 ( 2'b0 );
39253      1/1          		else if ( RegRd | ~ PwrOn )
39254      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 2'b01 &amp; ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39255                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
39256                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
39257                   	assign WakeUpInt = ~ RdEmpty;
39258                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39259                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
39260                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
39261                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39262      1/1          		if ( ! Sys_Clk_RstN )
39263      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39264      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
39265                   	assign Tx_Data = TxOut_Data;
39266                   	assign Tx_Head = TxOut_Head;
39267                   	assign Tx_Tail = TxOut_Tail;
39268                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
39269                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
39270                   			.Clk( Sys_Clk )
39271                   		,	.Clk_ClkS( Sys_Clk_ClkS )
39272                   		,	.Clk_En( Sys_Clk_En )
39273                   		,	.Clk_EnS( Sys_Clk_EnS )
39274                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
39275                   		,	.Clk_RstN( Sys_Clk_RstN )
39276                   		,	.Clk_Tm( Sys_Clk_Tm )
39277                   		,	.O( Cont )
39278                   		,	.Reset( Tx1_Rdy )
39279                   		,	.Set( Tx1_Vld )
39280                   		);
39281                   	// synopsys translate_off
39282                   	// synthesis translate_off
39283                   	always @( posedge Sys_Clk )
39284      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
39285      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
39286      <font color = "grey">unreachable  </font>				dontStop = 0;
39287      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
39288      <font color = "grey">unreachable  </font>				if (!dontStop) begin
39289      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
39290      <font color = "grey">unreachable  </font>					$stop;
39291                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
39292                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_10720_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod102.html#inst_tag_10720" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.SrvRxClkAdapt_Switch28_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">96</td>
<td class="rt">27</td>
<td class="rt">28.12 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">13</td>
<td class="rt">27.08 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">96</td>
<td class="rt">27</td>
<td class="rt">28.12 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">13</td>
<td class="rt">27.08 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10720_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod102.html#inst_tag_10720" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.SrvRxClkAdapt_Switch28_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39245</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39251</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39262</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39245      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39246      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39247      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39248      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39251      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39252      			RdPtr_0 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39253      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39254      			RdPtr_0 <= #1.0 ( RdPtr_0 + 2'b01 & ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39262      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39263      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39264      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10721'>
<a name="inst_tag_10721_Line"></a>
<b>Line Coverage for Instance : <a href="mod102.html#inst_tag_10721" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.SrvRxClkAdapt_Switch28_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39245</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39251</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39262</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>39284</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
39244                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39245      1/1          		if ( ! Sys_Clk_RstN )
39246      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
39247      1/1          		else if ( RegRd | ~ PwrOn )
39248      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39249                   	assign Int_RdPtr = RdPtr_0;
39250                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39251      1/1          		if ( ! Sys_Clk_RstN )
39252      1/1          			RdPtr_0 &lt;= #1.0 ( 2'b0 );
39253      1/1          		else if ( RegRd | ~ PwrOn )
39254      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 2'b01 &amp; ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39255                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
39256                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
39257                   	assign WakeUpInt = ~ RdEmpty;
39258                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39259                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
39260                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
39261                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39262      1/1          		if ( ! Sys_Clk_RstN )
39263      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39264      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
39265                   	assign Tx_Data = TxOut_Data;
39266                   	assign Tx_Head = TxOut_Head;
39267                   	assign Tx_Tail = TxOut_Tail;
39268                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
39269                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
39270                   			.Clk( Sys_Clk )
39271                   		,	.Clk_ClkS( Sys_Clk_ClkS )
39272                   		,	.Clk_En( Sys_Clk_En )
39273                   		,	.Clk_EnS( Sys_Clk_EnS )
39274                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
39275                   		,	.Clk_RstN( Sys_Clk_RstN )
39276                   		,	.Clk_Tm( Sys_Clk_Tm )
39277                   		,	.O( Cont )
39278                   		,	.Reset( Tx1_Rdy )
39279                   		,	.Set( Tx1_Vld )
39280                   		);
39281                   	// synopsys translate_off
39282                   	// synthesis translate_off
39283                   	always @( posedge Sys_Clk )
39284      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
39285      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
39286      <font color = "grey">unreachable  </font>				dontStop = 0;
39287      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
39288      <font color = "grey">unreachable  </font>				if (!dontStop) begin
39289      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
39290      <font color = "grey">unreachable  </font>					$stop;
39291                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
39292                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_10721_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod102.html#inst_tag_10721" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.SrvRxClkAdapt_Switch28_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">96</td>
<td class="rt">27</td>
<td class="rt">28.12 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">13</td>
<td class="rt">27.08 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">96</td>
<td class="rt">27</td>
<td class="rt">28.12 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">13</td>
<td class="rt">27.08 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10721_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod102.html#inst_tag_10721" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.SrvRxClkAdapt_Switch28_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39245</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39251</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39262</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39245      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39246      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39247      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39248      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39251      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39252      			RdPtr_0 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39253      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39254      			RdPtr_0 <= #1.0 ( RdPtr_0 + 2'b01 & ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39262      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39263      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39264      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10722'>
<a name="inst_tag_10722_Line"></a>
<b>Line Coverage for Instance : <a href="mod102.html#inst_tag_10722" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.SrvRxClkAdapt_Switch32_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39245</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39251</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39262</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>39284</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
39244                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39245      1/1          		if ( ! Sys_Clk_RstN )
39246      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
39247      1/1          		else if ( RegRd | ~ PwrOn )
39248      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39249                   	assign Int_RdPtr = RdPtr_0;
39250                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39251      1/1          		if ( ! Sys_Clk_RstN )
39252      1/1          			RdPtr_0 &lt;= #1.0 ( 2'b0 );
39253      1/1          		else if ( RegRd | ~ PwrOn )
39254      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 2'b01 &amp; ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39255                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
39256                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
39257                   	assign WakeUpInt = ~ RdEmpty;
39258                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39259                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
39260                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
39261                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39262      1/1          		if ( ! Sys_Clk_RstN )
39263      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39264      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
39265                   	assign Tx_Data = TxOut_Data;
39266                   	assign Tx_Head = TxOut_Head;
39267                   	assign Tx_Tail = TxOut_Tail;
39268                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
39269                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
39270                   			.Clk( Sys_Clk )
39271                   		,	.Clk_ClkS( Sys_Clk_ClkS )
39272                   		,	.Clk_En( Sys_Clk_En )
39273                   		,	.Clk_EnS( Sys_Clk_EnS )
39274                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
39275                   		,	.Clk_RstN( Sys_Clk_RstN )
39276                   		,	.Clk_Tm( Sys_Clk_Tm )
39277                   		,	.O( Cont )
39278                   		,	.Reset( Tx1_Rdy )
39279                   		,	.Set( Tx1_Vld )
39280                   		);
39281                   	// synopsys translate_off
39282                   	// synthesis translate_off
39283                   	always @( posedge Sys_Clk )
39284      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
39285      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
39286      <font color = "grey">unreachable  </font>				dontStop = 0;
39287      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
39288      <font color = "grey">unreachable  </font>				if (!dontStop) begin
39289      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
39290      <font color = "grey">unreachable  </font>					$stop;
39291                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
39292                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_10722_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod102.html#inst_tag_10722" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.SrvRxClkAdapt_Switch32_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">96</td>
<td class="rt">27</td>
<td class="rt">28.12 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">13</td>
<td class="rt">27.08 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">96</td>
<td class="rt">27</td>
<td class="rt">28.12 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">13</td>
<td class="rt">27.08 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10722_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod102.html#inst_tag_10722" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.SrvRxClkAdapt_Switch32_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39245</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39251</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39262</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39245      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39246      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39247      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39248      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39251      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39252      			RdPtr_0 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39253      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39254      			RdPtr_0 <= #1.0 ( RdPtr_0 + 2'b01 & ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39262      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39263      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39264      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10723'>
<a name="inst_tag_10723_Line"></a>
<b>Line Coverage for Instance : <a href="mod102.html#inst_tag_10723" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.SrvRxClkAdapt_Switch32_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39245</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39251</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39262</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>39284</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
39244                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39245      1/1          		if ( ! Sys_Clk_RstN )
39246      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
39247      1/1          		else if ( RegRd | ~ PwrOn )
39248      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39249                   	assign Int_RdPtr = RdPtr_0;
39250                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39251      1/1          		if ( ! Sys_Clk_RstN )
39252      1/1          			RdPtr_0 &lt;= #1.0 ( 2'b0 );
39253      1/1          		else if ( RegRd | ~ PwrOn )
39254      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 2'b01 &amp; ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39255                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
39256                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
39257                   	assign WakeUpInt = ~ RdEmpty;
39258                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39259                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
39260                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
39261                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39262      1/1          		if ( ! Sys_Clk_RstN )
39263      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39264      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
39265                   	assign Tx_Data = TxOut_Data;
39266                   	assign Tx_Head = TxOut_Head;
39267                   	assign Tx_Tail = TxOut_Tail;
39268                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
39269                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
39270                   			.Clk( Sys_Clk )
39271                   		,	.Clk_ClkS( Sys_Clk_ClkS )
39272                   		,	.Clk_En( Sys_Clk_En )
39273                   		,	.Clk_EnS( Sys_Clk_EnS )
39274                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
39275                   		,	.Clk_RstN( Sys_Clk_RstN )
39276                   		,	.Clk_Tm( Sys_Clk_Tm )
39277                   		,	.O( Cont )
39278                   		,	.Reset( Tx1_Rdy )
39279                   		,	.Set( Tx1_Vld )
39280                   		);
39281                   	// synopsys translate_off
39282                   	// synthesis translate_off
39283                   	always @( posedge Sys_Clk )
39284      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
39285      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
39286      <font color = "grey">unreachable  </font>				dontStop = 0;
39287      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
39288      <font color = "grey">unreachable  </font>				if (!dontStop) begin
39289      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
39290      <font color = "grey">unreachable  </font>					$stop;
39291                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
39292                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_10723_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod102.html#inst_tag_10723" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.SrvRxClkAdapt_Switch32_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">96</td>
<td class="rt">27</td>
<td class="rt">28.12 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">13</td>
<td class="rt">27.08 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">96</td>
<td class="rt">27</td>
<td class="rt">28.12 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">13</td>
<td class="rt">27.08 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10723_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod102.html#inst_tag_10723" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.SrvRxClkAdapt_Switch32_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39245</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39251</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39262</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39245      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39246      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39247      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39248      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39251      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39252      			RdPtr_0 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39253      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39254      			RdPtr_0 <= #1.0 ( RdPtr_0 + 2'b01 & ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39262      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39263      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39264      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10724'>
<a name="inst_tag_10724_Line"></a>
<b>Line Coverage for Instance : <a href="mod102.html#inst_tag_10724" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA0_probe_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39245</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39251</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39262</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>39284</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
39244                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39245      1/1          		if ( ! Sys_Clk_RstN )
39246      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
39247      1/1          		else if ( RegRd | ~ PwrOn )
39248      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39249                   	assign Int_RdPtr = RdPtr_0;
39250                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39251      1/1          		if ( ! Sys_Clk_RstN )
39252      1/1          			RdPtr_0 &lt;= #1.0 ( 2'b0 );
39253      1/1          		else if ( RegRd | ~ PwrOn )
39254      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 2'b01 &amp; ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39255                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
39256                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
39257                   	assign WakeUpInt = ~ RdEmpty;
39258                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39259                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
39260                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
39261                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39262      1/1          		if ( ! Sys_Clk_RstN )
39263      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39264      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
39265                   	assign Tx_Data = TxOut_Data;
39266                   	assign Tx_Head = TxOut_Head;
39267                   	assign Tx_Tail = TxOut_Tail;
39268                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
39269                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
39270                   			.Clk( Sys_Clk )
39271                   		,	.Clk_ClkS( Sys_Clk_ClkS )
39272                   		,	.Clk_En( Sys_Clk_En )
39273                   		,	.Clk_EnS( Sys_Clk_EnS )
39274                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
39275                   		,	.Clk_RstN( Sys_Clk_RstN )
39276                   		,	.Clk_Tm( Sys_Clk_Tm )
39277                   		,	.O( Cont )
39278                   		,	.Reset( Tx1_Rdy )
39279                   		,	.Set( Tx1_Vld )
39280                   		);
39281                   	// synopsys translate_off
39282                   	// synthesis translate_off
39283                   	always @( posedge Sys_Clk )
39284      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
39285      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
39286      <font color = "grey">unreachable  </font>				dontStop = 0;
39287      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
39288      <font color = "grey">unreachable  </font>				if (!dontStop) begin
39289      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
39290      <font color = "grey">unreachable  </font>					$stop;
39291                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
39292                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_10724_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod102.html#inst_tag_10724" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA0_probe_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">14</td>
<td class="rt">60.87 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">96</td>
<td class="rt">28</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">14</td>
<td class="rt">60.87 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">96</td>
<td class="rt">28</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10724_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod102.html#inst_tag_10724" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA0_probe_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39245</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39251</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39262</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39245      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39246      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39247      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39248      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39251      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39252      			RdPtr_0 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39253      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39254      			RdPtr_0 <= #1.0 ( RdPtr_0 + 2'b01 & ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39262      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39263      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39264      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10725'>
<a name="inst_tag_10725_Line"></a>
<b>Line Coverage for Instance : <a href="mod102.html#inst_tag_10725" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA1_probe_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39245</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39251</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39262</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>39284</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
39244                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39245      1/1          		if ( ! Sys_Clk_RstN )
39246      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
39247      1/1          		else if ( RegRd | ~ PwrOn )
39248      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39249                   	assign Int_RdPtr = RdPtr_0;
39250                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39251      1/1          		if ( ! Sys_Clk_RstN )
39252      1/1          			RdPtr_0 &lt;= #1.0 ( 2'b0 );
39253      1/1          		else if ( RegRd | ~ PwrOn )
39254      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 2'b01 &amp; ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39255                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
39256                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
39257                   	assign WakeUpInt = ~ RdEmpty;
39258                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39259                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
39260                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
39261                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39262      1/1          		if ( ! Sys_Clk_RstN )
39263      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39264      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
39265                   	assign Tx_Data = TxOut_Data;
39266                   	assign Tx_Head = TxOut_Head;
39267                   	assign Tx_Tail = TxOut_Tail;
39268                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
39269                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
39270                   			.Clk( Sys_Clk )
39271                   		,	.Clk_ClkS( Sys_Clk_ClkS )
39272                   		,	.Clk_En( Sys_Clk_En )
39273                   		,	.Clk_EnS( Sys_Clk_EnS )
39274                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
39275                   		,	.Clk_RstN( Sys_Clk_RstN )
39276                   		,	.Clk_Tm( Sys_Clk_Tm )
39277                   		,	.O( Cont )
39278                   		,	.Reset( Tx1_Rdy )
39279                   		,	.Set( Tx1_Vld )
39280                   		);
39281                   	// synopsys translate_off
39282                   	// synthesis translate_off
39283                   	always @( posedge Sys_Clk )
39284      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
39285      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
39286      <font color = "grey">unreachable  </font>				dontStop = 0;
39287      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
39288      <font color = "grey">unreachable  </font>				if (!dontStop) begin
39289      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
39290      <font color = "grey">unreachable  </font>					$stop;
39291                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
39292                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_10725_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod102.html#inst_tag_10725" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA1_probe_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">14</td>
<td class="rt">60.87 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">96</td>
<td class="rt">28</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">14</td>
<td class="rt">60.87 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">96</td>
<td class="rt">28</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10725_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod102.html#inst_tag_10725" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA1_probe_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39245</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39251</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39262</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39245      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39246      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39247      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39248      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39251      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39252      			RdPtr_0 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39253      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39254      			RdPtr_0 <= #1.0 ( RdPtr_0 + 2'b01 & ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39262      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39263      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39264      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10726'>
<a name="inst_tag_10726_Line"></a>
<b>Line Coverage for Instance : <a href="mod102.html#inst_tag_10726" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m0_I_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39245</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39251</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39262</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>39284</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
39244                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39245      1/1          		if ( ! Sys_Clk_RstN )
39246      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
39247      1/1          		else if ( RegRd | ~ PwrOn )
39248      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39249                   	assign Int_RdPtr = RdPtr_0;
39250                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39251      1/1          		if ( ! Sys_Clk_RstN )
39252      1/1          			RdPtr_0 &lt;= #1.0 ( 2'b0 );
39253      1/1          		else if ( RegRd | ~ PwrOn )
39254      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 2'b01 &amp; ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39255                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
39256                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
39257                   	assign WakeUpInt = ~ RdEmpty;
39258                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39259                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
39260                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
39261                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39262      1/1          		if ( ! Sys_Clk_RstN )
39263      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39264      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
39265                   	assign Tx_Data = TxOut_Data;
39266                   	assign Tx_Head = TxOut_Head;
39267                   	assign Tx_Tail = TxOut_Tail;
39268                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
39269                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
39270                   			.Clk( Sys_Clk )
39271                   		,	.Clk_ClkS( Sys_Clk_ClkS )
39272                   		,	.Clk_En( Sys_Clk_En )
39273                   		,	.Clk_EnS( Sys_Clk_EnS )
39274                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
39275                   		,	.Clk_RstN( Sys_Clk_RstN )
39276                   		,	.Clk_Tm( Sys_Clk_Tm )
39277                   		,	.O( Cont )
39278                   		,	.Reset( Tx1_Rdy )
39279                   		,	.Set( Tx1_Vld )
39280                   		);
39281                   	// synopsys translate_off
39282                   	// synthesis translate_off
39283                   	always @( posedge Sys_Clk )
39284      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
39285      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
39286      <font color = "grey">unreachable  </font>				dontStop = 0;
39287      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
39288      <font color = "grey">unreachable  </font>				if (!dontStop) begin
39289      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
39290      <font color = "grey">unreachable  </font>					$stop;
39291                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
39292                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_10726_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod102.html#inst_tag_10726" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m0_I_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">14</td>
<td class="rt">60.87 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">96</td>
<td class="rt">28</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">14</td>
<td class="rt">60.87 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">96</td>
<td class="rt">28</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10726_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod102.html#inst_tag_10726" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m0_I_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39245</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39251</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39262</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39245      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39246      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39247      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39248      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39251      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39252      			RdPtr_0 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39253      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39254      			RdPtr_0 <= #1.0 ( RdPtr_0 + 2'b01 & ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39262      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39263      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39264      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_10727'>
<a name="inst_tag_10727_Line"></a>
<b>Line Coverage for Instance : <a href="mod102.html#inst_tag_10727" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m1_I_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39245</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39251</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39262</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>39284</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
39244                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39245      1/1          		if ( ! Sys_Clk_RstN )
39246      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
39247      1/1          		else if ( RegRd | ~ PwrOn )
39248      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39249                   	assign Int_RdPtr = RdPtr_0;
39250                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39251      1/1          		if ( ! Sys_Clk_RstN )
39252      1/1          			RdPtr_0 &lt;= #1.0 ( 2'b0 );
39253      1/1          		else if ( RegRd | ~ PwrOn )
39254      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 2'b01 &amp; ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39255                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
39256                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
39257                   	assign WakeUpInt = ~ RdEmpty;
39258                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39259                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
39260                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
39261                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39262      1/1          		if ( ! Sys_Clk_RstN )
39263      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39264      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
39265                   	assign Tx_Data = TxOut_Data;
39266                   	assign Tx_Head = TxOut_Head;
39267                   	assign Tx_Tail = TxOut_Tail;
39268                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
39269                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
39270                   			.Clk( Sys_Clk )
39271                   		,	.Clk_ClkS( Sys_Clk_ClkS )
39272                   		,	.Clk_En( Sys_Clk_En )
39273                   		,	.Clk_EnS( Sys_Clk_EnS )
39274                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
39275                   		,	.Clk_RstN( Sys_Clk_RstN )
39276                   		,	.Clk_Tm( Sys_Clk_Tm )
39277                   		,	.O( Cont )
39278                   		,	.Reset( Tx1_Rdy )
39279                   		,	.Set( Tx1_Vld )
39280                   		);
39281                   	// synopsys translate_off
39282                   	// synthesis translate_off
39283                   	always @( posedge Sys_Clk )
39284      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
39285      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
39286      <font color = "grey">unreachable  </font>				dontStop = 0;
39287      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
39288      <font color = "grey">unreachable  </font>				if (!dontStop) begin
39289      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
39290      <font color = "grey">unreachable  </font>					$stop;
39291                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
39292                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_10727_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod102.html#inst_tag_10727" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m1_I_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">14</td>
<td class="rt">60.87 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">96</td>
<td class="rt">28</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">14</td>
<td class="rt">60.87 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">96</td>
<td class="rt">28</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_10727_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod102.html#inst_tag_10727" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m1_I_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39245</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39251</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39262</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39245      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39246      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39247      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39248      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39251      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39252      			RdPtr_0 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39253      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39254      			RdPtr_0 <= #1.0 ( RdPtr_0 + 2'b01 & ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39262      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39263      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39264      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_10720">
    <li>
      <a href="#inst_tag_10720_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_10720_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10720_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10721">
    <li>
      <a href="#inst_tag_10721_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_10721_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10721_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10722">
    <li>
      <a href="#inst_tag_10722_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_10722_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10722_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10723">
    <li>
      <a href="#inst_tag_10723_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_10723_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10723_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10724">
    <li>
      <a href="#inst_tag_10724_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_10724_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10724_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10725">
    <li>
      <a href="#inst_tag_10725_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_10725_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10725_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10726">
    <li>
      <a href="#inst_tag_10726_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_10726_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10726_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_10727">
    <li>
      <a href="#inst_tag_10727_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_10727_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_10727_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_T_Aca_U_Tu_0b2a8308">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
