

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-a513576454652bb9ff570b490c6e5cd62c467387_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                         22.4MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        4 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             1 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
c65e6548654418f77e29b813d099aa62  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/sssp/sssp
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/sssp/sssp
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/sssp/sssp "
Parsing file _cuobjdump_complete_output_8PIzsB
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PKiS0_PKfPbPfS4_i : hostFun 0x0x401f7d, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z16initializeArraysPbPfS0_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16initializeArraysPbPfS0_ii'...
GPGPU-Sim PTX: reconvergence points for _Z16initializeArraysPbPfS0_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:40) @%p1 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120 (_1.ptx:71) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x088 (_1.ptx:46) @%p2 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120 (_1.ptx:71) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x090 (_1.ptx:47) bra.uni BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0e0 (_1.ptx:61) mov.u16 %rs1, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x0d8 (_1.ptx:58) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120 (_1.ptx:71) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16initializeArraysPbPfS0_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16initializeArraysPbPfS0_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel1PKiS0_PKfPbPfS4_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x190 (_1.ptx:106) @%p1 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:163) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1c0 (_1.ptx:113) @%p2 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:163) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x208 (_1.ptx:123) @%p3 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (_1.ptx:128) setp.ge.s32%p4, %r19, %r18;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x220 (_1.ptx:129) @%p4 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:163) ret;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d0 (_1.ptx:156) @%p5 bra BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d8 (_1.ptx:158) add.s32 %r19, %r19, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2e8 (_1.ptx:160) @%p6 bra BB1_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:163) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel1PKiS0_PKfPbPfS4_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel1PKiS0_PKfPbPfS4_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PKiS0_PKfPbPfS4_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PKiS0_PKfPbPfS4_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PKiS0_PKfPbPfS4_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x340 (_1.ptx:193) @%p1 bra BB2_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d8 (_1.ptx:218) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x398 (_1.ptx:205) @%p2 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d0 (_1.ptx:215) st.global.f32 [%rd3], %f4;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PKiS0_PKfPbPfS4_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PKiS0_PKfPbPfS4_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_hT4rbS"
Running: cat _ptx_hT4rbS | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_ujAlU8
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_ujAlU8 --output-file  /dev/null 2> _ptx_hT4rbSinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' : regs=14, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z16initializeArraysPbPfS0_ii' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' : regs=12, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_hT4rbS _ptx2_ujAlU8 _ptx_hT4rbSinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel1PKiS0_PKfPbPfS4_ii : hostFun 0x0x401da9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16initializeArraysPbPfS0_ii : hostFun 0x0x401bc3, fat_cubin_handle = 1

GPGPU-Sim PTX: cudaLaunch for 0x0x401bc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z16initializeArraysPbPfS0_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z16initializeArraysPbPfS0_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z16initializeArraysPbPfS0_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 1111402
gpu_sim_insn = 27262977
gpu_ipc =      24.5303
gpu_tot_sim_cycle = 1333552
gpu_tot_sim_insn = 27262977
gpu_tot_ipc =      20.4439
gpu_tot_issued_cta = 65536
max_total_param_size = 0
gpu_stall_dramfull = 343311
gpu_stall_icnt2sh    = 453
partiton_reqs_in_parallel = 24107533
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.6911
partiton_level_parallism_total  =      18.0777
partiton_reqs_in_parallel_util = 24107533
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 1110683
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.7051
partiton_level_parallism_util_total  =      21.7051
partiton_replys_in_parallel = 196723
partiton_replys_in_parallel_total    = 0
L2_BW  =      16.7772 GB/Sec
L2_BW_total  =      13.9824 GB/Sec
gpu_total_sim_rate=28637

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 983046
	L1I_total_cache_misses = 2688
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 327680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0055
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 325888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 980358
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2688
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 327680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 983046
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2520, 2392, 2358, 2358, 2423, 2392, 2488, 2361, 2421, 2355, 2393, 2328, 2425, 2300, 2361, 2262, 2456, 2267, 2325, 2229, 2361, 2327, 2325, 2234, 2263, 2267, 2359, 2235, 2357, 2201, 2326, 2167, 
gpgpu_n_tot_thrd_icount = 58720544
gpgpu_n_tot_w_icount = 1835017
gpgpu_n_stall_shd_mem = 433566
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 196611
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 3145728
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5242880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 196588
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:223324	W0_Idle:59214129	W0_Scoreboard:1217177	W1:9	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:1834999	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12058744 {40:65539,72:131072,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572888 {8:196611,}
traffic_breakdown_memtocore[INST_ACC_R] = 11424 {136:84,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 2075 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 1333551 
mrq_lat_table:20695 	2424 	3686 	9232 	16037 	27939 	41569 	71776 	68074 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4861 	42815 	130898 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	35313 	8886 	7605 	4853 	74643 	42239 	16109 	489 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	73340 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	10 	137 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 47.848484 40.410255 30.529411 33.847828 38.174999 40.131580 37.365852 34.022221 38.250000 40.394737 52.275864 52.103447 42.764706 40.333332 35.659092 39.150002 
dram[1]: 44.885715 46.470589 31.755102 36.255814 40.342106 41.432434 35.511627 33.955555 36.452381 38.349998 50.233334 50.166668 42.794117 50.068966 37.261906 35.568180 
dram[2]: 42.621620 40.179485 31.795918 33.847828 38.275002 38.099998 34.066666 36.380951 39.384617 39.256409 45.636364 47.093750 40.416668 41.514286 34.666668 37.309525 
dram[3]: 42.675674 36.627907 31.755102 34.488888 40.210526 41.270271 34.772728 36.428570 39.230770 40.315788 53.571430 50.200001 40.388889 41.485714 38.170731 35.590908 
dram[4]: 46.441177 43.694443 34.511112 31.755102 38.349998 37.365852 38.150002 32.595745 43.799999 40.368420 48.354839 53.678570 41.457142 42.794117 35.727272 33.446808 
dram[5]: 39.325001 39.400002 28.685184 32.416668 41.324326 35.604652 31.265306 34.840908 41.378380 40.289474 50.166668 47.062500 42.735294 41.428570 36.511627 35.636364 
dram[6]: 40.256409 38.512196 29.903847 33.695652 40.157894 38.200001 33.108696 35.674419 42.611111 41.297298 48.451614 53.642857 40.277779 40.333332 35.681820 35.681820 
dram[7]: 41.578949 41.526318 34.599998 33.021278 39.051281 41.351353 31.812500 31.204082 40.263157 40.342106 51.758621 45.606060 45.406250 38.289474 37.380951 34.844444 
dram[8]: 40.487179 36.627907 36.162792 33.782608 38.075001 42.555557 28.203703 36.261906 41.162163 41.351353 53.321430 49.799999 39.594593 38.447369 36.534885 37.285713 
dram[9]: 41.605263 41.421051 29.339622 33.804348 39.256409 41.459461 33.326088 31.163265 42.666668 41.513512 53.571430 50.000000 39.567566 37.512821 37.404762 33.340427 
dram[10]: 36.534885 46.558823 34.599998 35.295456 40.184212 37.317074 32.510639 31.224489 38.325001 38.299999 50.200001 50.133335 41.771427 43.029411 35.681820 38.292683 
average row locality = 269464/6960 = 38.716091
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       433       432       424       424       416       416       416       416       416       416       414       414       407       407       427       427 
dram[1]:       432       432       424       424       416       416       416       416       416       416       413       413       407       407       427       427 
dram[2]:       432       432       424       424       416       416       416       416       416       416       413       413       407       407       427       427 
dram[3]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       427       427 
dram[4]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       429       429 
dram[5]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       429       428 
dram[6]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       428       428 
dram[7]:       432       432       423       423       416       416       416       416       416       416       413       413       407       407       428       428 
dram[8]:       432       432       423       423       416       416       416       416       416       416       413       413       408       408       428       428 
dram[9]:       432       432       423       423       416       416       416       416       416       416       413       413       408       408       428       428 
dram[10]:       432       432       423       423       416       416       416       416       416       416       413       413       408       408       428       428 
total reads: 73732
bank skew: 433/407 = 1.06
chip skew: 6705/6700 = 1.00
number of total write accesses:
dram[0]:      1146      1144      1133      1133      1111      1109      1116      1115      1114      1119      1102      1097      1047      1045      1142      1139 
dram[1]:      1139      1148      1132      1135      1117      1117      1111      1112      1115      1118      1094      1092      1048      1045      1138      1138 
dram[2]:      1145      1135      1134      1133      1115      1108      1117      1112      1120      1115      1093      1094      1048      1046      1133      1140 
dram[3]:      1147      1143      1133      1129      1112      1111      1114      1114      1114      1116      1087      1093      1047      1045      1138      1139 
dram[4]:      1147      1141      1130      1133      1118      1116      1110      1116      1117      1118      1086      1090      1044      1048      1143      1143 
dram[5]:      1141      1144      1126      1133      1113      1115      1116      1117      1115      1115      1092      1093      1046      1043      1141      1140 
dram[6]:      1138      1147      1132      1127      1110      1112      1107      1118      1118      1112      1089      1089      1043      1045      1142      1142 
dram[7]:      1148      1146      1134      1129      1107      1114      1111      1113      1114      1117      1088      1092      1046      1048      1142      1140 
dram[8]:      1147      1143      1132      1131      1107      1116      1107      1107      1107      1114      1080      1081      1057      1053      1143      1138 
dram[9]:      1149      1142      1132      1132      1115      1118      1117      1111      1120      1120      1087      1087      1056      1055      1143      1139 
dram[10]:      1139      1151      1134      1130      1111      1114      1112      1114      1117      1116      1093      1091      1054      1055      1142      1142 
total reads: 195732
bank skew: 1151/1043 = 1.10
chip skew: 17823/17763 = 1.00
average mf latency per bank:
dram[0]:       1720      1728       739       757      2426      2440      1963      1991       880       898      1750      1751      1611      1619       868       886
dram[1]:       1774      1776       751       758      2432      2400      1981      1985       892       866      1812      1809      1596      1599       881       885
dram[2]:       1764      1781       742       745      2342      2353      2136      2142       863       866      1767      1777      1831      1842       881       876
dram[3]:       1767      1771       738       771      2321      2318      2143      2053       888       886      1784      1785      1823      1830       884       882
dram[4]:       1774      1767       763       750      2541      2534      2067      2062       891       872      1794      1771      1747      1486       919       903
dram[5]:       1768      1769       746       753      2544      2533      2056      2058       883       888      1616      1613      1489      1489       905       924
dram[6]:       1761      1759       747       750      2564      2554      2066      2055       877       876      1606      1613      1480      1481       910       900
dram[7]:       1811      1811       745       744      2571      2554      2266      2259       886       873      1625      1582      1480      1492       912       896
dram[8]:       1786      1624       803       802      2551      2538      2208      2219       863       860      1569      1559      1556      1555       834       833
dram[9]:       1633      1639       799       819      2546      2552      2066      1920       913       914      1574      1567      1569      1561       889       881
dram[10]:       1635      1627       805       724      2444      2440      1906      1909       905       897      1763      1768      1556      1560       878       884
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005745 n_act=624 n_pre=608 n_req=24517 n_rd=26820 n_write=29912 bw_util=0.05498
n_activity=140156 dram_eff=0.8096
bk0: 1732a 2008861i bk1: 1728a 2007917i bk2: 1696a 2010549i bk3: 1696a 2010195i bk4: 1664a 2011077i bk5: 1664a 2011287i bk6: 1664a 2010202i bk7: 1664a 2009814i bk8: 1664a 2011186i bk9: 1664a 2010295i bk10: 1656a 2010267i bk11: 1656a 2010522i bk12: 1628a 2012678i bk13: 1628a 2012121i bk14: 1708a 2009187i bk15: 1708a 2009450i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9253
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005842 n_act=615 n_pre=599 n_req=24501 n_rd=26808 n_write=29845 bw_util=0.0549
n_activity=139932 dram_eff=0.8097
bk0: 1728a 2009152i bk1: 1728a 2007848i bk2: 1696a 2010773i bk3: 1696a 2010181i bk4: 1664a 2011416i bk5: 1664a 2010732i bk6: 1664a 2009819i bk7: 1664a 2009537i bk8: 1664a 2012005i bk9: 1664a 2010805i bk10: 1652a 2011448i bk11: 1652a 2010977i bk12: 1628a 2012478i bk13: 1628a 2012401i bk14: 1708a 2009469i bk15: 1708a 2008446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92203
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005749 n_act=639 n_pre=623 n_req=24490 n_rd=26808 n_write=29890 bw_util=0.05495
n_activity=139918 dram_eff=0.8104
bk0: 1728a 2007647i bk1: 1728a 2007420i bk2: 1696a 2010189i bk3: 1696a 2010053i bk4: 1664a 2011092i bk5: 1664a 2010749i bk6: 1664a 2009982i bk7: 1664a 2009614i bk8: 1664a 2010465i bk9: 1664a 2010815i bk10: 1652a 2011510i bk11: 1652a 2010961i bk12: 1628a 2013106i bk13: 1628a 2012378i bk14: 1708a 2009422i bk15: 1708a 2009151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91147
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005817 n_act=626 n_pre=610 n_req=24482 n_rd=26800 n_write=29856 bw_util=0.05491
n_activity=139937 dram_eff=0.8097
bk0: 1728a 2008271i bk1: 1728a 2007966i bk2: 1692a 2010772i bk3: 1692a 2010370i bk4: 1664a 2011376i bk5: 1664a 2011007i bk6: 1664a 2009817i bk7: 1664a 2009992i bk8: 1664a 2011837i bk9: 1664a 2011010i bk10: 1652a 2010476i bk11: 1652a 2010268i bk12: 1628a 2012886i bk13: 1628a 2012139i bk14: 1708a 2009081i bk15: 1708a 2008264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92107
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005753 n_act=624 n_pre=608 n_req=24504 n_rd=26816 n_write=29908 bw_util=0.05497
n_activity=140150 dram_eff=0.8095
bk0: 1728a 2008360i bk1: 1728a 2008552i bk2: 1692a 2010664i bk3: 1692a 2010020i bk4: 1664a 2012204i bk5: 1664a 2010576i bk6: 1664a 2010184i bk7: 1664a 2008970i bk8: 1664a 2011582i bk9: 1664a 2010840i bk10: 1652a 2010484i bk11: 1652a 2010889i bk12: 1628a 2012985i bk13: 1628a 2012188i bk14: 1716a 2009241i bk15: 1716a 2008464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9244
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005735 n_act=648 n_pre=632 n_req=24493 n_rd=26812 n_write=29882 bw_util=0.05494
n_activity=140002 dram_eff=0.8099
bk0: 1728a 2007892i bk1: 1728a 2007270i bk2: 1692a 2010642i bk3: 1692a 2010021i bk4: 1664a 2011306i bk5: 1664a 2010513i bk6: 1664a 2009714i bk7: 1664a 2009193i bk8: 1664a 2011231i bk9: 1664a 2010350i bk10: 1652a 2011464i bk11: 1652a 2010433i bk12: 1628a 2012026i bk13: 1628a 2011595i bk14: 1716a 2008909i bk15: 1712a 2008566i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91912
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005786 n_act=637 n_pre=621 n_req=24473 n_rd=26808 n_write=29857 bw_util=0.05492
n_activity=139673 dram_eff=0.8114
bk0: 1728a 2008291i bk1: 1728a 2007187i bk2: 1692a 2009737i bk3: 1692a 2010365i bk4: 1664a 2011450i bk5: 1664a 2010619i bk6: 1664a 2009942i bk7: 1664a 2009202i bk8: 1664a 2010809i bk9: 1664a 2010350i bk10: 1652a 2010921i bk11: 1652a 2011122i bk12: 1628a 2012321i bk13: 1628a 2011491i bk14: 1712a 2008804i bk15: 1712a 2008724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91326
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005730 n_act=636 n_pre=620 n_req=24491 n_rd=26808 n_write=29915 bw_util=0.05497
n_activity=139864 dram_eff=0.8111
bk0: 1728a 2007859i bk1: 1728a 2007538i bk2: 1692a 2010616i bk3: 1692a 2009344i bk4: 1664a 2011172i bk5: 1664a 2010913i bk6: 1664a 2008639i bk7: 1664a 2009587i bk8: 1664a 2010689i bk9: 1664a 2010150i bk10: 1652a 2010891i bk11: 1652a 2010257i bk12: 1628a 2012167i bk13: 1628a 2011367i bk14: 1712a 2009085i bk15: 1712a 2008271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91993
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005811 n_act=635 n_pre=619 n_req=24467 n_rd=26816 n_write=29828 bw_util=0.0549
n_activity=139385 dram_eff=0.8128
bk0: 1728a 2007545i bk1: 1728a 2007442i bk2: 1692a 2010865i bk3: 1692a 2009859i bk4: 1664a 2010888i bk5: 1664a 2010274i bk6: 1664a 2009912i bk7: 1664a 2009308i bk8: 1664a 2011096i bk9: 1664a 2010466i bk10: 1652a 2010024i bk11: 1652a 2010193i bk12: 1632a 2011545i bk13: 1632a 2011779i bk14: 1712a 2009479i bk15: 1712a 2008404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.89682
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005696 n_act=642 n_pre=626 n_req=24527 n_rd=26816 n_write=29929 bw_util=0.05499
n_activity=139886 dram_eff=0.8113
bk0: 1728a 2007627i bk1: 1728a 2007261i bk2: 1692a 2009805i bk3: 1692a 2009874i bk4: 1664a 2011555i bk5: 1664a 2010836i bk6: 1664a 2009056i bk7: 1664a 2009090i bk8: 1664a 2010714i bk9: 1664a 2010042i bk10: 1652a 2010724i bk11: 1652a 2010514i bk12: 1632a 2011745i bk13: 1632a 2011542i bk14: 1712a 2009280i bk15: 1712a 2008843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91095
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2063709 n_nop=2005743 n_act=635 n_pre=619 n_req=24519 n_rd=26816 n_write=29896 bw_util=0.05496
n_activity=139576 dram_eff=0.8126
bk0: 1728a 2007962i bk1: 1728a 2008215i bk2: 1692a 2010721i bk3: 1692a 2010236i bk4: 1664a 2011758i bk5: 1664a 2011150i bk6: 1664a 2008819i bk7: 1664a 2008005i bk8: 1664a 2010639i bk9: 1664a 2010072i bk10: 1652a 2010376i bk11: 1652a 2009541i bk12: 1632a 2011864i bk13: 1632a 2011234i bk14: 1712a 2009354i bk15: 1712a 2008540i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.90962

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8970, Miss = 3353, Miss_rate = 0.374, Pending_hits = 5545, Reservation_fails = 136
L2_cache_bank[1]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5502, Reservation_fails = 214
L2_cache_bank[2]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5510, Reservation_fails = 190
L2_cache_bank[3]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5521, Reservation_fails = 196
L2_cache_bank[4]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5513, Reservation_fails = 164
L2_cache_bank[5]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5489, Reservation_fails = 181
L2_cache_bank[6]: Access = 8932, Miss = 3350, Miss_rate = 0.375, Pending_hits = 5505, Reservation_fails = 190
L2_cache_bank[7]: Access = 8932, Miss = 3350, Miss_rate = 0.375, Pending_hits = 5500, Reservation_fails = 156
L2_cache_bank[8]: Access = 8963, Miss = 3352, Miss_rate = 0.374, Pending_hits = 5529, Reservation_fails = 211
L2_cache_bank[9]: Access = 8962, Miss = 3352, Miss_rate = 0.374, Pending_hits = 5537, Reservation_fails = 134
L2_cache_bank[10]: Access = 8962, Miss = 3352, Miss_rate = 0.374, Pending_hits = 5523, Reservation_fails = 176
L2_cache_bank[11]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5508, Reservation_fails = 173
L2_cache_bank[12]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5487, Reservation_fails = 189
L2_cache_bank[13]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5499, Reservation_fails = 194
L2_cache_bank[14]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5497, Reservation_fails = 227
L2_cache_bank[15]: Access = 8934, Miss = 3351, Miss_rate = 0.375, Pending_hits = 5494, Reservation_fails = 166
L2_cache_bank[16]: Access = 8943, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5483, Reservation_fails = 153
L2_cache_bank[17]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5495, Reservation_fails = 136
L2_cache_bank[18]: Access = 8943, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5532, Reservation_fails = 144
L2_cache_bank[19]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5502, Reservation_fails = 150
L2_cache_bank[20]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5510, Reservation_fails = 160
L2_cache_bank[21]: Access = 8942, Miss = 3352, Miss_rate = 0.375, Pending_hits = 5523, Reservation_fails = 137
L2_total_cache_accesses = 196723
L2_total_cache_misses = 73732
L2_total_cache_miss_rate = 0.3748
L2_total_cache_pending_hits = 121204
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1787
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196611
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 84
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=197115
icnt_total_pkts_simt_to_mem=524406
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 28.2613
	minimum = 6
	maximum = 844
Network latency average = 20.3072
	minimum = 6
	maximum = 818
Slowest packet = 86514
Flit latency average = 24.1222
	minimum = 6
	maximum = 816
Slowest flit = 687281
Fragmentation average = 0.525526
	minimum = 0
	maximum = 611
Injected packet rate average = 0.00354009
	minimum = 0.00311814 (at node 18)
	maximum = 0.00403545 (at node 28)
Accepted packet rate average = 0.00354009
	minimum = 0.00311814 (at node 18)
	maximum = 0.00403545 (at node 28)
Injected flit rate average = 0.006492
	minimum = 0.00401835 (at node 34)
	maximum = 0.00856037 (at node 4)
Accepted flit rate average= 0.006492
	minimum = 0.00312443 (at node 18)
	maximum = 0.0107387 (at node 28)
Injected packet length average = 1.83385
Accepted packet length average = 1.83385
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.2613 (1 samples)
	minimum = 6 (1 samples)
	maximum = 844 (1 samples)
Network latency average = 20.3072 (1 samples)
	minimum = 6 (1 samples)
	maximum = 818 (1 samples)
Flit latency average = 24.1222 (1 samples)
	minimum = 6 (1 samples)
	maximum = 816 (1 samples)
Fragmentation average = 0.525526 (1 samples)
	minimum = 0 (1 samples)
	maximum = 611 (1 samples)
Injected packet rate average = 0.00354009 (1 samples)
	minimum = 0.00311814 (1 samples)
	maximum = 0.00403545 (1 samples)
Accepted packet rate average = 0.00354009 (1 samples)
	minimum = 0.00311814 (1 samples)
	maximum = 0.00403545 (1 samples)
Injected flit rate average = 0.006492 (1 samples)
	minimum = 0.00401835 (1 samples)
	maximum = 0.00856037 (1 samples)
Accepted flit rate average = 0.006492 (1 samples)
	minimum = 0.00312443 (1 samples)
	maximum = 0.0107387 (1 samples)
Injected packet size average = 1.83385 (1 samples)
Accepted packet size average = 1.83385 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 52 sec (952 sec)
gpgpu_simulation_rate = 28637 (inst/sec)
gpgpu_simulation_rate = 1400 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 29266
gpu_sim_insn = 20971571
gpu_ipc =     716.5848
gpu_tot_sim_cycle = 1706529
gpu_tot_sim_insn = 48234548
gpu_tot_ipc =      28.2647
gpu_tot_issued_cta = 131072
max_total_param_size = 0
gpu_stall_dramfull = 343311
gpu_stall_icnt2sh    = 2583
partiton_reqs_in_parallel = 643852
partiton_reqs_in_parallel_total    = 24107533
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      14.5039
partiton_reqs_in_parallel_util = 643852
partiton_reqs_in_parallel_util_total    = 24107533
gpu_sim_cycle_parition_util = 29266
gpu_tot_sim_cycle_parition_util    = 1110683
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7127
partiton_replys_in_parallel = 65606
partiton_replys_in_parallel_total    = 196723
L2_BW  =     212.4786 GB/Sec
L2_BW_total  =      14.5703 GB/Sec
gpu_total_sim_rate=46424

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1769506
	L1I_total_cache_misses = 4480
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 851968
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 850176
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1765026
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4480
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 851968
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1769506
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4245, 4071, 4083, 4037, 4148, 4071, 4190, 4040, 4123, 4034, 4095, 4007, 4127, 3956, 4063, 3918, 4158, 3900, 4027, 3885, 4063, 3983, 4027, 3867, 3965, 3900, 4038, 3868, 4036, 3834, 4005, 3800, 
gpgpu_n_tot_thrd_icount = 102762560
gpgpu_n_tot_w_icount = 3211330
gpgpu_n_stall_shd_mem = 433566
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65548
gpgpu_n_mem_write_global = 196612
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1048588
gpgpu_n_store_insn = 3145729
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13631488
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 196588
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:367815	W0_Idle:59237954	W0_Scoreboard:1441073	W1:66	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:3211255	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 524368 {8:65546,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12058784 {40:65540,72:131072,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 80 {40:2,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2621840 {40:65546,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572896 {8:196612,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 80 {40:2,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 1608 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 1678116 
mrq_lat_table:27088 	2475 	3705 	9251 	16072 	27939 	41569 	71776 	68074 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	68734 	44488 	130901 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	100642 	9135 	7623 	4853 	74643 	42239 	16113 	489 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	53531 	11617 	405 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	73341 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	58 	10 	138 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 40.599998 33.812500 29.981133 33.104168 35.454544 38.000000 35.568180 33.255318 37.190475 39.174999 49.935482 49.774193 40.351353 38.230770 34.404255 37.534885 
dram[1]: 36.727272 39.634148 31.137255 35.355556 39.125000 39.150002 34.644444 33.191490 35.522728 37.285713 46.666668 48.031250 40.378380 46.593750 33.645832 32.938774 
dram[2]: 35.282608 29.925926 31.176470 33.104168 35.568180 34.622223 33.297871 34.688889 38.243904 38.121952 43.942856 45.264706 38.307693 39.263157 31.588236 34.382980 
dram[3]: 36.909092 31.784313 31.137255 33.702129 35.500000 39.000000 33.255318 34.733334 38.097561 39.099998 47.906250 48.062500 38.282051 39.236843 35.086956 34.340427 
dram[4]: 41.615383 39.439026 33.723404 31.137255 37.285713 34.822224 34.666668 31.299999 42.297298 39.150002 46.393940 51.166668 39.210526 40.378380 33.081635 32.400002 
dram[5]: 31.764706 34.489361 27.754387 31.760000 37.261906 34.733334 30.666666 34.021740 40.076923 39.075001 46.606060 45.235294 40.324326 39.184212 33.729168 31.134615 
dram[6]: 35.086956 33.812500 29.388889 32.958332 36.302326 34.733334 32.395832 34.799999 41.210526 40.000000 41.513512 51.133335 38.179485 38.230770 33.729168 33.061226 
dram[7]: 35.347828 34.553192 33.808510 32.326530 37.095238 39.075001 29.452829 30.607843 39.049999 39.125000 46.484848 43.914288 42.628571 36.439026 34.446808 33.666668 
dram[8]: 33.854168 32.380001 35.266666 33.041668 34.644444 41.157894 27.298246 34.577778 39.871796 40.051281 49.225807 46.272728 37.625000 36.609756 35.195652 33.666668 
dram[9]: 36.111111 33.061226 28.854546 33.062500 37.238094 40.153847 32.604168 30.568628 41.263157 40.205128 51.066666 47.875000 37.599998 35.785713 35.977779 29.944445 
dram[10]: 29.944445 43.918919 33.808510 34.456520 38.073170 35.522728 31.219999 30.627451 37.261906 37.238094 48.062500 46.575756 39.526318 40.621620 32.400002 35.195652 
average row locality = 275981/7589 = 36.365925
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       476       475       456       456       448       448       448       448       448       448       446       446       446       446       475       475 
dram[1]:       474       475       456       456       448       448       448       448       448       448       446       445       446       446       475       475 
dram[2]:       475       475       456       456       448       448       448       448       448       448       445       445       446       446       475       475 
dram[3]:       475       475       455       455       448       448       448       448       448       448       445       445       446       446       475       475 
dram[4]:       475       475       455       455       448       448       448       448       448       448       445       445       446       446       478       477 
dram[5]:       475       475       456       455       448       448       448       448       448       448       446       445       446       446       477       477 
dram[6]:       474       474       455       455       449       448       448       448       448       448       445       445       446       446       477       477 
dram[7]:       475       475       455       455       448       448       448       448       448       448       445       445       446       446       476       476 
dram[8]:       475       474       455       455       448       448       448       448       448       448       445       445       448       448       476       476 
dram[9]:       474       474       455       455       448       448       448       448       448       448       445       445       448       448       476       476 
dram[10]:       474       474       455       455       448       448       448       448       448       448       445       445       448       448       476       476 
total reads: 80118
bank skew: 478/445 = 1.07
chip skew: 7286/7280 = 1.00
number of total write accesses:
dram[0]:      1148      1148      1133      1133      1112      1110      1117      1115      1114      1119      1102      1097      1047      1045      1142      1139 
dram[1]:      1142      1150      1132      1135      1117      1118      1111      1112      1115      1118      1094      1092      1048      1045      1140      1139 
dram[2]:      1148      1141      1134      1133      1117      1110      1117      1113      1120      1115      1093      1094      1048      1046      1136      1141 
dram[3]:      1149      1146      1133      1129      1114      1112      1115      1115      1114      1116      1088      1093      1047      1045      1139      1139 
dram[4]:      1148      1142      1130      1133      1118      1119      1112      1117      1117      1118      1086      1090      1044      1048      1143      1143 
dram[5]:      1145      1146      1126      1133      1117      1115      1116      1117      1115      1115      1092      1093      1046      1043      1142      1142 
dram[6]:      1140      1149      1132      1127      1112      1115      1107      1118      1118      1112      1091      1089      1043      1045      1142      1143 
dram[7]:      1151      1149      1134      1129      1110      1115      1113      1113      1114      1117      1089      1092      1046      1048      1143      1140 
dram[8]:      1150      1145      1132      1131      1111      1116      1108      1108      1107      1114      1081      1082      1057      1053      1143      1140 
dram[9]:      1151      1146      1132      1132      1116      1118      1117      1111      1120      1120      1087      1087      1056      1055      1143      1141 
dram[10]:      1143      1151      1134      1130      1113      1115      1113      1114      1117      1116      1093      1092      1054      1055      1144      1143 
total reads: 195863
bank skew: 1151/1043 = 1.10
chip skew: 17832/17778 = 1.00
average mf latency per bank:
dram[0]:       1724      1730       772       789      2423      2437      1970      1999       911       929      1762      1763      1617      1626       896       913
dram[1]:       1776      1778       784       790      2431      2398      1989      1993       922       897      1821      1819      1603      1606       907       912
dram[2]:       1766      1779       775       778      2339      2350      2141      2145       894       897      1777      1788      1832      1843       906       904
dram[3]:       1769      1772       771       803      2319      2318      2146      2058       919       917      1793      1796      1825      1831       911       910
dram[4]:       1777      1771       795       782      2538      2526      2070      2068       922       903      1804      1781      1751      1496       945       929
dram[5]:       1769      1771       778       785      2534      2530      2062      2065       913       919      1629      1627      1499      1500       930       948
dram[6]:       1765      1762       779       782      2556      2545      2073      2062       908       907      1618      1627      1490      1491       936       925
dram[7]:       1812      1812       778       776      2561      2549      2265      2261       917       904      1638      1597      1490      1503       938       924
dram[8]:       1787      1631       834       834      2541      2535      2210      2221       894       891      1583      1573      1564      1564       862       860
dram[9]:       1640      1645       831       850      2541      2549      2072      1929       943       944      1589      1582      1577      1569       916       907
dram[10]:       1640      1636       836       757      2439      2437      1914      1918       935       928      1774      1778      1565      1569       904       911
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057626 n_act=676 n_pre=660 n_req=25106 n_rd=29140 n_write=29948 bw_util=0.05579
n_activity=149762 dram_eff=0.7891
bk0: 1904a 2062682i bk1: 1900a 2061614i bk2: 1824a 2064605i bk3: 1824a 2064210i bk4: 1792a 2065090i bk5: 1792a 2065252i bk6: 1792a 2064204i bk7: 1792a 2063780i bk8: 1792a 2065238i bk9: 1792a 2064281i bk10: 1784a 2064327i bk11: 1784a 2064529i bk12: 1784a 2066664i bk13: 1784a 2066039i bk14: 1900a 2063116i bk15: 1900a 2063291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.8247
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057717 n_act=670 n_pre=654 n_req=25090 n_rd=29128 n_write=29881 bw_util=0.05572
n_activity=149646 dram_eff=0.7886
bk0: 1896a 2062927i bk1: 1900a 2061616i bk2: 1824a 2064821i bk3: 1824a 2064169i bk4: 1792a 2065477i bk5: 1792a 2064691i bk6: 1792a 2063864i bk7: 1792a 2063503i bk8: 1792a 2066064i bk9: 1792a 2064811i bk10: 1784a 2065479i bk11: 1780a 2065008i bk12: 1784a 2066463i bk13: 1784a 2066329i bk14: 1900a 2063300i bk15: 1900a 2062243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82148
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057564 n_act=706 n_pre=690 n_req=25088 n_rd=29128 n_write=29962 bw_util=0.0558
n_activity=150096 dram_eff=0.7874
bk0: 1900a 2061410i bk1: 1900a 2060958i bk2: 1824a 2064221i bk3: 1824a 2064039i bk4: 1792a 2065091i bk5: 1792a 2064691i bk6: 1792a 2064036i bk7: 1792a 2063583i bk8: 1792a 2064528i bk9: 1792a 2064829i bk10: 1780a 2065578i bk11: 1780a 2064988i bk12: 1784a 2067099i bk13: 1784a 2066279i bk14: 1900a 2063262i bk15: 1900a 2062944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81121
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057674 n_act=684 n_pre=668 n_req=25074 n_rd=29120 n_write=29904 bw_util=0.05573
n_activity=149887 dram_eff=0.7876
bk0: 1900a 2062113i bk1: 1900a 2061717i bk2: 1820a 2064827i bk3: 1820a 2064370i bk4: 1792a 2065338i bk5: 1792a 2065006i bk6: 1792a 2063819i bk7: 1792a 2063992i bk8: 1792a 2065892i bk9: 1792a 2065020i bk10: 1780a 2064488i bk11: 1780a 2064281i bk12: 1784a 2066873i bk13: 1784a 2066051i bk14: 1900a 2062944i bk15: 1900a 2062083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82054
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057638 n_act=674 n_pre=658 n_req=25093 n_rd=29140 n_write=29940 bw_util=0.05579
n_activity=149854 dram_eff=0.7885
bk0: 1900a 2062270i bk1: 1900a 2062359i bk2: 1820a 2064719i bk3: 1820a 2064058i bk4: 1792a 2066268i bk5: 1792a 2064510i bk6: 1792a 2064109i bk7: 1792a 2062910i bk8: 1792a 2065629i bk9: 1792a 2064865i bk10: 1780a 2064542i bk11: 1780a 2064918i bk12: 1784a 2066971i bk13: 1784a 2066071i bk14: 1912a 2063081i bk15: 1908a 2062298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82377
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057568 n_act=710 n_pre=694 n_req=25089 n_rd=29144 n_write=29934 bw_util=0.05579
n_activity=150274 dram_eff=0.7863
bk0: 1900a 2061630i bk1: 1900a 2061013i bk2: 1824a 2064661i bk3: 1820a 2064024i bk4: 1792a 2065224i bk5: 1792a 2064521i bk6: 1792a 2063774i bk7: 1792a 2063202i bk8: 1792a 2065293i bk9: 1792a 2064363i bk10: 1784a 2065502i bk11: 1780a 2064471i bk12: 1784a 2066018i bk13: 1784a 2065506i bk14: 1908a 2062771i bk15: 1908a 2062279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81867
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057637 n_act=696 n_pre=680 n_req=25066 n_rd=29132 n_write=29905 bw_util=0.05575
n_activity=149568 dram_eff=0.7894
bk0: 1896a 2062129i bk1: 1896a 2060964i bk2: 1820a 2063785i bk3: 1820a 2064388i bk4: 1796a 2065399i bk5: 1792a 2064522i bk6: 1792a 2063998i bk7: 1792a 2063195i bk8: 1792a 2064872i bk9: 1792a 2064317i bk10: 1780a 2064874i bk11: 1780a 2065114i bk12: 1784a 2066309i bk13: 1784a 2065382i bk14: 1908a 2062698i bk15: 1908a 2062494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81293
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057579 n_act=694 n_pre=678 n_req=25085 n_rd=29128 n_write=29971 bw_util=0.05581
n_activity=149903 dram_eff=0.7885
bk0: 1900a 2061661i bk1: 1900a 2061244i bk2: 1820a 2064654i bk3: 1820a 2063334i bk4: 1792a 2065137i bk5: 1792a 2064897i bk6: 1792a 2062620i bk7: 1792a 2063582i bk8: 1792a 2064749i bk9: 1792a 2064171i bk10: 1780a 2064908i bk11: 1780a 2064282i bk12: 1784a 2066149i bk13: 1784a 2065271i bk14: 1904a 2062962i bk15: 1904a 2062151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81945
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057652 n_act=693 n_pre=677 n_req=25063 n_rd=29140 n_write=29888 bw_util=0.05574
n_activity=149234 dram_eff=0.7911
bk0: 1900a 2061336i bk1: 1896a 2061187i bk2: 1820a 2064919i bk3: 1820a 2063859i bk4: 1792a 2064808i bk5: 1792a 2064258i bk6: 1792a 2063947i bk7: 1792a 2063255i bk8: 1792a 2065158i bk9: 1792a 2064454i bk10: 1780a 2064052i bk11: 1780a 2064168i bk12: 1792a 2065521i bk13: 1792a 2065686i bk14: 1904a 2063411i bk15: 1904a 2062198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.79692
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057571 n_act=697 n_pre=681 n_req=25116 n_rd=29136 n_write=29965 bw_util=0.05581
n_activity=149663 dram_eff=0.7898
bk0: 1896a 2061469i bk1: 1896a 2060945i bk2: 1820a 2063856i bk3: 1820a 2063885i bk4: 1792a 2065584i bk5: 1792a 2064875i bk6: 1792a 2063117i bk7: 1792a 2063112i bk8: 1792a 2064771i bk9: 1792a 2064051i bk10: 1780a 2064780i bk11: 1780a 2064522i bk12: 1792a 2065727i bk13: 1792a 2065439i bk14: 1904a 2063196i bk15: 1904a 2062589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.8107
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2118050 n_nop=2057606 n_act=690 n_pre=674 n_req=25111 n_rd=29136 n_write=29944 bw_util=0.05579
n_activity=149243 dram_eff=0.7917
bk0: 1896a 2061696i bk1: 1896a 2062081i bk2: 1820a 2064770i bk3: 1820a 2064224i bk4: 1792a 2065751i bk5: 1792a 2065128i bk6: 1792a 2062847i bk7: 1792a 2061991i bk8: 1792a 2064700i bk9: 1792a 2064082i bk10: 1780a 2064440i bk11: 1780a 2063494i bk12: 1792a 2065847i bk13: 1792a 2065149i bk14: 1904a 2063184i bk15: 1904a 2062293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.8094

========= L2 cache stats =========
L2_cache_bank[0]: Access = 11954, Miss = 3643, Miss_rate = 0.305, Pending_hits = 7568, Reservation_fails = 136
L2_cache_bank[1]: Access = 11928, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7523, Reservation_fails = 214
L2_cache_bank[2]: Access = 11912, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7524, Reservation_fails = 190
L2_cache_bank[3]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7543, Reservation_fails = 196
L2_cache_bank[4]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7533, Reservation_fails = 164
L2_cache_bank[5]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7503, Reservation_fails = 181
L2_cache_bank[6]: Access = 11908, Miss = 3640, Miss_rate = 0.306, Pending_hits = 7528, Reservation_fails = 190
L2_cache_bank[7]: Access = 11910, Miss = 3640, Miss_rate = 0.306, Pending_hits = 7520, Reservation_fails = 156
L2_cache_bank[8]: Access = 11941, Miss = 3643, Miss_rate = 0.305, Pending_hits = 7545, Reservation_fails = 211
L2_cache_bank[9]: Access = 11938, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7547, Reservation_fails = 134
L2_cache_bank[10]: Access = 11940, Miss = 3644, Miss_rate = 0.305, Pending_hits = 7539, Reservation_fails = 176
L2_cache_bank[11]: Access = 11938, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7551, Reservation_fails = 173
L2_cache_bank[12]: Access = 11913, Miss = 3642, Miss_rate = 0.306, Pending_hits = 7495, Reservation_fails = 189
L2_cache_bank[13]: Access = 11938, Miss = 3641, Miss_rate = 0.305, Pending_hits = 7534, Reservation_fails = 194
L2_cache_bank[14]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7516, Reservation_fails = 227
L2_cache_bank[15]: Access = 11910, Miss = 3641, Miss_rate = 0.306, Pending_hits = 7514, Reservation_fails = 166
L2_cache_bank[16]: Access = 11928, Miss = 3643, Miss_rate = 0.305, Pending_hits = 7507, Reservation_fails = 153
L2_cache_bank[17]: Access = 11926, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7506, Reservation_fails = 136
L2_cache_bank[18]: Access = 11927, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7548, Reservation_fails = 144
L2_cache_bank[19]: Access = 11926, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7512, Reservation_fails = 150
L2_cache_bank[20]: Access = 11926, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7532, Reservation_fails = 160
L2_cache_bank[21]: Access = 11926, Miss = 3642, Miss_rate = 0.305, Pending_hits = 7547, Reservation_fails = 137
L2_total_cache_accesses = 262329
L2_total_cache_misses = 80118
L2_total_cache_miss_rate = 0.3054
L2_total_cache_pending_hits = 165635
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14788
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44377
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1788
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 135
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65548
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196612
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=328497
icnt_total_pkts_simt_to_mem=590015
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.46463
	minimum = 6
	maximum = 67
Network latency average = 8.32115
	minimum = 6
	maximum = 60
Slowest packet = 393447
Flit latency average = 8.33871
	minimum = 6
	maximum = 60
Slowest flit = 721522
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0448358
	minimum = 0.0399453 (at node 0)
	maximum = 0.0513241 (at node 39)
Accepted packet rate average = 0.0448358
	minimum = 0.0399453 (at node 0)
	maximum = 0.0513241 (at node 39)
Injected flit rate average = 0.0673128
	minimum = 0.0399453 (at node 0)
	maximum = 0.104083 (at node 39)
Accepted flit rate average= 0.0673128
	minimum = 0.0508457 (at node 31)
	maximum = 0.0805057 (at node 7)
Injected packet length average = 1.50132
Accepted packet length average = 1.50132
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.363 (2 samples)
	minimum = 6 (2 samples)
	maximum = 455.5 (2 samples)
Network latency average = 14.3142 (2 samples)
	minimum = 6 (2 samples)
	maximum = 439 (2 samples)
Flit latency average = 16.2305 (2 samples)
	minimum = 6 (2 samples)
	maximum = 438 (2 samples)
Fragmentation average = 0.262763 (2 samples)
	minimum = 0 (2 samples)
	maximum = 305.5 (2 samples)
Injected packet rate average = 0.024188 (2 samples)
	minimum = 0.0215317 (2 samples)
	maximum = 0.0276798 (2 samples)
Accepted packet rate average = 0.024188 (2 samples)
	minimum = 0.0215317 (2 samples)
	maximum = 0.0276798 (2 samples)
Injected flit rate average = 0.0369024 (2 samples)
	minimum = 0.0219818 (2 samples)
	maximum = 0.0563219 (2 samples)
Accepted flit rate average = 0.0369024 (2 samples)
	minimum = 0.0269851 (2 samples)
	maximum = 0.0456222 (2 samples)
Injected packet size average = 1.52565 (2 samples)
Accepted packet size average = 1.52565 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 19 sec (1039 sec)
gpgpu_simulation_rate = 46424 (inst/sec)
gpgpu_simulation_rate = 1642 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 41374
gpu_sim_insn = 23068682
gpu_ipc =     557.5647
gpu_tot_sim_cycle = 1970053
gpu_tot_sim_insn = 71303230
gpu_tot_ipc =      36.1936
gpu_tot_issued_cta = 196608
max_total_param_size = 0
gpu_stall_dramfull = 343312
gpu_stall_icnt2sh    = 16515
partiton_reqs_in_parallel = 910227
partiton_reqs_in_parallel_total    = 24751385
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.0258
partiton_reqs_in_parallel_util = 910227
partiton_reqs_in_parallel_util_total    = 24751385
gpu_sim_cycle_parition_util = 41374
gpu_tot_sim_cycle_parition_util    = 1139949
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7228
partiton_replys_in_parallel = 196668
partiton_replys_in_parallel_total    = 262329
L2_BW  =     450.5482 GB/Sec
L2_BW_total  =      22.0835 GB/Sec
gpu_total_sim_rate=57456

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2555944
	L1I_total_cache_misses = 6272
	L1I_total_cache_miss_rate = 0.0025
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1114112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0016
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1112320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2549672
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6272
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1114112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2555944
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6270, 6042, 6054, 6008, 6146, 6015, 6188, 5984, 6121, 6005, 6093, 5978, 6125, 5927, 6034, 5862, 6156, 5871, 5971, 5883, 6034, 5954, 5998, 5838, 5909, 5844, 6009, 5839, 6034, 5778, 5976, 5744, 
gpgpu_n_tot_thrd_icount = 150997440
gpgpu_n_tot_w_icount = 4718670
gpgpu_n_stall_shd_mem = 435014
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 196620
gpgpu_n_mem_write_global = 262152
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3145740
gpgpu_n_store_insn = 4194309
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17825792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198036
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:421233	W0_Idle:59300561	W0_Scoreboard:2395558	W1:78	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:4718583	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1572944 {8:196618,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16777536 {40:65544,72:196608,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 80 {40:2,}
traffic_breakdown_coretomem[INST_ACC_R] = 1576 {8:197,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12059024 {40:65546,72:131072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2097216 {8:262152,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 80 {40:2,}
traffic_breakdown_memtocore[INST_ACC_R] = 26792 {136:197,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 1018 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 1970052 
mrq_lat_table:62230 	4238 	6484 	13992 	24020 	41271 	60341 	74676 	68075 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	188106 	121706 	130923 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	13 	262713 	29696 	9440 	4953 	86752 	42242 	16113 	489 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	136533 	56465 	3624 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	138 	12 	138 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 18.573914 17.225807 16.967480 18.156521 17.773912 19.074766 18.123894 18.590910 17.406780 19.046297 19.485714 19.485714 17.172413 17.456141 17.700001 18.469564 
dram[1]: 17.595041 18.745613 16.838709 18.810810 18.432432 19.320755 18.378378 18.258928 17.125000 18.690908 19.046728 19.757282 18.952381 19.509804 17.848740 17.409836 
dram[2]: 17.941177 16.511627 16.704000 16.975609 18.590910 18.214285 17.791304 18.241072 17.895653 18.026316 18.333334 19.037384 18.256880 18.425926 17.088709 18.631578 
dram[3]: 18.573914 17.775000 16.934959 17.206612 18.088495 18.743120 18.250000 18.761467 17.869566 18.672728 19.169811 18.688074 17.767857 18.256880 18.000000 18.145300 
dram[4]: 19.062500 19.180180 17.777779 17.495798 18.770641 18.953703 16.762295 17.347458 17.886957 18.203539 19.323809 20.360001 17.610619 19.320389 17.459017 17.595041 
dram[5]: 17.063999 18.547827 15.877863 17.948277 18.432432 18.572727 17.041666 17.956141 18.663637 18.540541 19.028038 19.207546 17.304348 17.155172 17.308943 17.300814 
dram[6]: 17.865545 18.247864 16.401575 17.635593 18.405405 18.590910 17.568966 19.311321 18.700001 17.406780 18.026548 18.518183 17.456141 18.256880 16.896826 17.890757 
dram[7]: 18.591305 18.573914 18.113043 17.922413 18.706423 19.466667 17.452991 18.070797 17.869566 18.853210 18.151785 18.187500 19.134615 18.598131 17.308943 17.426229 
dram[8]: 17.957983 17.516394 18.113043 17.948277 17.594828 19.682692 16.062992 17.747826 17.512821 18.681818 18.623854 18.796297 16.966103 17.391304 17.733334 17.300814 
dram[9]: 17.112000 17.483606 16.531746 18.113043 18.423424 19.682692 18.590910 18.369370 17.449152 18.889908 19.188679 18.842592 17.857143 18.018019 18.344828 17.426229 
dram[10]: 16.143940 19.089285 17.803419 18.095652 18.733946 18.925926 17.313559 17.773912 16.580645 16.723577 19.390476 19.216982 17.699116 18.691589 17.300814 17.882353 
average row locality = 363359/20125 = 18.055105
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       860       859       832       832       816       816       816       816       816       816       814       814       815       814       854       854 
dram[1]:       858       859       832       832       816       816       816       816       816       816       814       813       814       814       854       854 
dram[2]:       859       859       832       832       816       816       816       816       816       816       813       813       814       814       854       854 
dram[3]:       859       859       830       830       816       816       816       816       816       816       813       813       814       814       854       854 
dram[4]:       859       859       830       830       816       816       816       816       816       816       813       813       814       814       857       857 
dram[5]:       859       859       831       830       816       816       816       816       816       816       814       813       814       814       857       857 
dram[6]:       858       858       830       830       817       816       816       816       816       816       813       813       814       814       857       857 
dram[7]:       859       859       830       830       816       816       816       816       816       816       813       813       814       814       857       857 
dram[8]:       859       858       830       830       816       816       816       816       816       816       813       813       816       816       856       856 
dram[9]:       859       858       830       830       816       816       816       816       816       816       813       813       816       816       856       856 
dram[10]:       858       858       830       830       816       816       816       816       816       816       813       813       816       816       856       856 
total reads: 145657
bank skew: 860/813 = 1.06
chip skew: 13244/13236 = 1.00
number of total write accesses:
dram[0]:      1276      1277      1255      1256      1228      1225      1232      1229      1238      1241      1232      1232      1177      1176      1270      1270 
dram[1]:      1271      1278      1256      1256      1230      1232      1224      1229      1239      1240      1224      1222      1176      1176      1270      1270 
dram[2]:      1276      1271      1256      1256      1229      1224      1230      1227      1242      1239      1222      1224      1176      1176      1265      1270 
dram[3]:      1277      1274      1253      1252      1228      1227      1228      1229      1239      1238      1219      1224      1176      1176      1270      1269 
dram[4]:      1276      1270      1250      1252      1230      1231      1229      1231      1241      1241      1216      1223      1176      1176      1273      1272 
dram[5]:      1274      1274      1249      1252      1230      1227      1229      1231      1237      1242      1222      1223      1176      1176      1272      1271 
dram[6]:      1268      1277      1253      1251      1226      1229      1222      1231      1241      1238      1224      1224      1176      1176      1272      1272 
dram[7]:      1279      1277      1253      1249      1223      1228      1226      1226      1239      1239      1220      1224      1176      1176      1272      1269 
dram[8]:      1278      1279      1253      1252      1225      1231      1224      1225      1233      1239      1217      1217      1186      1184      1272      1272 
dram[9]:      1280      1275      1253      1253      1229      1231      1229      1223      1243      1243      1221      1222      1184      1184      1272      1270 
dram[10]:      1273      1280      1253      1251      1226      1228      1227      1228      1240      1241      1223      1224      1184      1184      1272      1272 
total reads: 217702
bank skew: 1280/1176 = 1.09
chip skew: 19814/19776 = 1.00
average mf latency per bank:
dram[0]:       1436      1443       712       727      1972      1983      1629      1652       816       834      1459      1459      1341      1349       807       821
dram[1]:       1474      1479       719       729      1982      1957      1643      1645       825       808      1505      1503      1333      1335       815       819
dram[2]:       1469      1476       714       719      1912      1919      1759      1763       805       809      1471      1479      1505      1513       814       814
dram[3]:       1471      1474       712       737      1895      1894      1764      1698       822       823      1480      1486      1498      1502       816       818
dram[4]:       1476      1472       730       722      2065      2055      1702      1704       824       812      1489      1471      1441      1254       842       833
dram[5]:       1469      1472       717       725      2060      2060      1699      1701       819       822      1358      1357      1253      1252       833       848
dram[6]:       1466      1468       717       720      2076      2069      1704      1702       815       816      1348      1355      1244      1247       836       831
dram[7]:       1504      1506       717       718      2082      2073      1854      1852       821       814      1364      1334      1246      1259       837       829
dram[8]:       1484      1362       759       761      2064      2060      1809      1817       802       802      1317      1312      1305      1304       781       781
dram[9]:       1371      1376       758       774      2067      2074      1709      1598       842       844      1325      1321      1314      1309       822       818
dram[10]:       1369      1371       761       702      1986      1986      1585      1588       835       831      1467      1470      1304      1309       812       821
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100349 n_act=1824 n_pre=1808 n_req=33058 n_rd=52976 n_write=37917 bw_util=0.08282
n_activity=222498 dram_eff=0.817
bk0: 3440a 2125452i bk1: 3436a 2123587i bk2: 3328a 2128237i bk3: 3328a 2126777i bk4: 3264a 2128706i bk5: 3264a 2128519i bk6: 3264a 2128064i bk7: 3264a 2127297i bk8: 3264a 2129164i bk9: 3264a 2127816i bk10: 3256a 2127543i bk11: 3256a 2126581i bk12: 3260a 2130028i bk13: 3256a 2128947i bk14: 3416a 2125876i bk15: 3416a 2125298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92107
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100513 n_act=1798 n_pre=1782 n_req=33033 n_rd=52960 n_write=37821 bw_util=0.08272
n_activity=222373 dram_eff=0.8165
bk0: 3432a 2125766i bk1: 3436a 2123463i bk2: 3328a 2127568i bk3: 3328a 2126613i bk4: 3264a 2129484i bk5: 3264a 2128151i bk6: 3264a 2127847i bk7: 3264a 2126654i bk8: 3264a 2129982i bk9: 3264a 2128479i bk10: 3256a 2128329i bk11: 3252a 2126658i bk12: 3256a 2130016i bk13: 3256a 2129126i bk14: 3416a 2125902i bk15: 3416a 2123514i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.92501
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100366 n_act=1847 n_pre=1831 n_req=33023 n_rd=52960 n_write=37870 bw_util=0.08277
n_activity=222754 dram_eff=0.8155
bk0: 3436a 2124279i bk1: 3436a 2123126i bk2: 3328a 2127922i bk3: 3328a 2126569i bk4: 3264a 2129345i bk5: 3264a 2128036i bk6: 3264a 2128814i bk7: 3264a 2127242i bk8: 3264a 2128237i bk9: 3264a 2128045i bk10: 3252a 2128791i bk11: 3252a 2127953i bk12: 3256a 2131305i bk13: 3256a 2129023i bk14: 3416a 2126450i bk15: 3416a 2125339i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.90665
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100466 n_act=1818 n_pre=1802 n_req=33015 n_rd=52944 n_write=37844 bw_util=0.08273
n_activity=222673 dram_eff=0.8154
bk0: 3436a 2125287i bk1: 3436a 2123858i bk2: 3320a 2128570i bk3: 3320a 2127114i bk4: 3264a 2129291i bk5: 3264a 2128321i bk6: 3264a 2127800i bk7: 3264a 2127557i bk8: 3264a 2129602i bk9: 3264a 2128262i bk10: 3252a 2127631i bk11: 3252a 2126292i bk12: 3256a 2130167i bk13: 3256a 2128571i bk14: 3416a 2126089i bk15: 3416a 2124158i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91912
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100450 n_act=1808 n_pre=1792 n_req=33029 n_rd=52968 n_write=37856 bw_util=0.08276
n_activity=222539 dram_eff=0.8163
bk0: 3436a 2124895i bk1: 3436a 2124237i bk2: 3320a 2128182i bk3: 3320a 2127015i bk4: 3264a 2130544i bk5: 3264a 2128294i bk6: 3264a 2127722i bk7: 3264a 2126238i bk8: 3264a 2129554i bk9: 3264a 2128145i bk10: 3252a 2128439i bk11: 3252a 2127829i bk12: 3256a 2130056i bk13: 3256a 2129233i bk14: 3428a 2126780i bk15: 3428a 2124680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91546
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100346 n_act=1853 n_pre=1837 n_req=33029 n_rd=52976 n_write=37862 bw_util=0.08277
n_activity=222986 dram_eff=0.8147
bk0: 3436a 2124460i bk1: 3436a 2123180i bk2: 3324a 2127905i bk3: 3320a 2126935i bk4: 3264a 2128945i bk5: 3264a 2127632i bk6: 3264a 2128009i bk7: 3264a 2126618i bk8: 3264a 2129378i bk9: 3264a 2127439i bk10: 3256a 2128743i bk11: 3252a 2127214i bk12: 3256a 2129314i bk13: 3256a 2127716i bk14: 3428a 2125987i bk15: 3428a 2125150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9129
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100347 n_act=1843 n_pre=1827 n_req=33021 n_rd=52964 n_write=37893 bw_util=0.08279
n_activity=222341 dram_eff=0.8173
bk0: 3432a 2124405i bk1: 3432a 2122661i bk2: 3320a 2127240i bk3: 3320a 2127222i bk4: 3268a 2129264i bk5: 3264a 2127970i bk6: 3264a 2128144i bk7: 3264a 2127002i bk8: 3264a 2128149i bk9: 3264a 2126269i bk10: 3252a 2128115i bk11: 3252a 2127148i bk12: 3256a 2129079i bk13: 3256a 2127842i bk14: 3428a 2125741i bk15: 3428a 2125059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91521
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100441 n_act=1809 n_pre=1793 n_req=33018 n_rd=52968 n_write=37863 bw_util=0.08277
n_activity=222522 dram_eff=0.8164
bk0: 3436a 2124531i bk1: 3436a 2123196i bk2: 3320a 2128569i bk3: 3320a 2126646i bk4: 3264a 2129333i bk5: 3264a 2128309i bk6: 3264a 2126781i bk7: 3264a 2127311i bk8: 3264a 2128304i bk9: 3264a 2127114i bk10: 3252a 2128177i bk11: 3252a 2126984i bk12: 3256a 2129600i bk13: 3256a 2128001i bk14: 3428a 2126645i bk15: 3428a 2124802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91818
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100286 n_act=1854 n_pre=1838 n_req=33030 n_rd=52972 n_write=37924 bw_util=0.08283
n_activity=222118 dram_eff=0.8184
bk0: 3436a 2124085i bk1: 3432a 2123154i bk2: 3320a 2128735i bk3: 3320a 2126769i bk4: 3264a 2128356i bk5: 3264a 2127107i bk6: 3264a 2128028i bk7: 3264a 2126346i bk8: 3264a 2129122i bk9: 3264a 2127575i bk10: 3252a 2127569i bk11: 3252a 2126622i bk12: 3264a 2128794i bk13: 3264a 2128960i bk14: 3424a 2126236i bk15: 3424a 2124071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.89443
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100384 n_act=1826 n_pre=1810 n_req=33055 n_rd=52972 n_write=37882 bw_util=0.08279
n_activity=222226 dram_eff=0.8177
bk0: 3436a 2123936i bk1: 3432a 2122858i bk2: 3320a 2126973i bk3: 3320a 2126195i bk4: 3264a 2129669i bk5: 3264a 2128318i bk6: 3264a 2127623i bk7: 3264a 2126547i bk8: 3264a 2128797i bk9: 3264a 2127803i bk10: 3252a 2127785i bk11: 3252a 2126466i bk12: 3264a 2129045i bk13: 3264a 2128343i bk14: 3424a 2126202i bk15: 3424a 2124682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91015
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2194874 n_nop=2100370 n_act=1846 n_pre=1830 n_req=33048 n_rd=52968 n_write=37860 bw_util=0.08276
n_activity=221827 dram_eff=0.8189
bk0: 3432a 2124104i bk1: 3432a 2123792i bk2: 3320a 2128773i bk3: 3320a 2127480i bk4: 3264a 2130392i bk5: 3264a 2129048i bk6: 3264a 2127024i bk7: 3264a 2125802i bk8: 3264a 2128020i bk9: 3264a 2126584i bk10: 3252a 2128065i bk11: 3252a 2125846i bk12: 3264a 2129162i bk13: 3264a 2127960i bk14: 3424a 2126669i bk15: 3424a 2124596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.90083

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20893, Miss = 6623, Miss_rate = 0.317, Pending_hits = 10514, Reservation_fails = 136
L2_cache_bank[1]: Access = 20866, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10469, Reservation_fails = 214
L2_cache_bank[2]: Access = 20850, Miss = 6620, Miss_rate = 0.318, Pending_hits = 10457, Reservation_fails = 190
L2_cache_bank[3]: Access = 20848, Miss = 6620, Miss_rate = 0.318, Pending_hits = 10484, Reservation_fails = 196
L2_cache_bank[4]: Access = 20848, Miss = 6620, Miss_rate = 0.318, Pending_hits = 10469, Reservation_fails = 164
L2_cache_bank[5]: Access = 20848, Miss = 6620, Miss_rate = 0.318, Pending_hits = 10451, Reservation_fails = 181
L2_cache_bank[6]: Access = 20842, Miss = 6618, Miss_rate = 0.318, Pending_hits = 10470, Reservation_fails = 190
L2_cache_bank[7]: Access = 20844, Miss = 6618, Miss_rate = 0.318, Pending_hits = 10474, Reservation_fails = 156
L2_cache_bank[8]: Access = 20877, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10486, Reservation_fails = 211
L2_cache_bank[9]: Access = 20874, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10491, Reservation_fails = 134
L2_cache_bank[10]: Access = 20876, Miss = 6623, Miss_rate = 0.317, Pending_hits = 10480, Reservation_fails = 176
L2_cache_bank[11]: Access = 20874, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10502, Reservation_fails = 173
L2_cache_bank[12]: Access = 20849, Miss = 6621, Miss_rate = 0.318, Pending_hits = 10427, Reservation_fails = 189
L2_cache_bank[13]: Access = 20875, Miss = 6620, Miss_rate = 0.317, Pending_hits = 10476, Reservation_fails = 194
L2_cache_bank[14]: Access = 20874, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10486, Reservation_fails = 227
L2_cache_bank[15]: Access = 20874, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10482, Reservation_fails = 166
L2_cache_bank[16]: Access = 20864, Miss = 6622, Miss_rate = 0.317, Pending_hits = 10445, Reservation_fails = 153
L2_cache_bank[17]: Access = 20862, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10449, Reservation_fails = 136
L2_cache_bank[18]: Access = 20866, Miss = 6622, Miss_rate = 0.317, Pending_hits = 10483, Reservation_fails = 144
L2_cache_bank[19]: Access = 20865, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10462, Reservation_fails = 150
L2_cache_bank[20]: Access = 20864, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10463, Reservation_fails = 160
L2_cache_bank[21]: Access = 20864, Miss = 6621, Miss_rate = 0.317, Pending_hits = 10496, Reservation_fails = 137
L2_total_cache_accesses = 458997
L2_total_cache_misses = 145657
L2_total_cache_miss_rate = 0.3173
L2_total_cache_pending_hits = 230416
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 109104
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 71918
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67326
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73730
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 196620
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262152
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 197
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=787533
icnt_total_pkts_simt_to_mem=917759
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.8396
	minimum = 6
	maximum = 82
Network latency average = 10.0273
	minimum = 6
	maximum = 69
Slowest packet = 524673
Flit latency average = 9.10732
	minimum = 6
	maximum = 67
Slowest flit = 1251397
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0950707
	minimum = 0.0845721 (at node 10)
	maximum = 0.108332 (at node 42)
Accepted packet rate average = 0.0950707
	minimum = 0.0845721 (at node 10)
	maximum = 0.108332 (at node 42)
Injected flit rate average = 0.190168
	minimum = 0.140937 (at node 10)
	maximum = 0.253692 (at node 42)
Accepted flit rate average= 0.190168
	minimum = 0.179948 (at node 34)
	maximum = 0.198922 (at node 17)
Injected packet length average = 2.00027
Accepted packet length average = 2.00027
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.8552 (3 samples)
	minimum = 6 (3 samples)
	maximum = 331 (3 samples)
Network latency average = 12.8852 (3 samples)
	minimum = 6 (3 samples)
	maximum = 315.667 (3 samples)
Flit latency average = 13.8561 (3 samples)
	minimum = 6 (3 samples)
	maximum = 314.333 (3 samples)
Fragmentation average = 0.175175 (3 samples)
	minimum = 0 (3 samples)
	maximum = 203.667 (3 samples)
Injected packet rate average = 0.0478155 (3 samples)
	minimum = 0.0425452 (3 samples)
	maximum = 0.0545637 (3 samples)
Accepted packet rate average = 0.0478155 (3 samples)
	minimum = 0.0425452 (3 samples)
	maximum = 0.0545637 (3 samples)
Injected flit rate average = 0.0879908 (3 samples)
	minimum = 0.0616337 (3 samples)
	maximum = 0.122112 (3 samples)
Accepted flit rate average = 0.0879908 (3 samples)
	minimum = 0.0779728 (3 samples)
	maximum = 0.0967221 (3 samples)
Injected packet size average = 1.84021 (3 samples)
Accepted packet size average = 1.84021 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 41 sec (1241 sec)
gpgpu_simulation_rate = 57456 (inst/sec)
gpgpu_simulation_rate = 1587 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 4 
gpu_sim_cycle = 29602
gpu_sim_insn = 20971622
gpu_ipc =     708.4529
gpu_tot_sim_cycle = 2221805
gpu_tot_sim_insn = 92274852
gpu_tot_ipc =      41.5315
gpu_tot_issued_cta = 262144
max_total_param_size = 0
gpu_stall_dramfull = 343312
gpu_stall_icnt2sh    = 16614
partiton_reqs_in_parallel = 651244
partiton_reqs_in_parallel_total    = 25661612
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.8430
partiton_reqs_in_parallel_util = 651244
partiton_reqs_in_parallel_util_total    = 25661612
gpu_sim_cycle_parition_util = 29602
gpu_tot_sim_cycle_parition_util    = 1181323
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7296
partiton_replys_in_parallel = 65564
partiton_replys_in_parallel_total    = 458997
L2_BW  =     209.9324 GB/Sec
L2_BW_total  =      22.3782 GB/Sec
gpu_total_sim_rate=69431

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3342432
	L1I_total_cache_misses = 6274
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1638400
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0011
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1636608
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3336158
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6274
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1638400
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3342432
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7972, 7721, 7756, 7687, 7848, 7694, 7890, 7663, 7823, 7684, 7795, 7657, 7827, 7606, 7736, 7518, 7858, 7527, 7673, 7539, 7736, 7610, 7700, 7494, 7611, 7500, 7711, 7472, 7713, 7411, 7655, 7377, 
gpgpu_n_tot_thrd_icount = 195041280
gpgpu_n_tot_w_icount = 6095040
gpgpu_n_stall_shd_mem = 435014
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 262180
gpgpu_n_mem_write_global = 262154
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4194340
gpgpu_n_store_insn = 4194311
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26214400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198036
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:565948	W0_Idle:59304543	W0_Scoreboard:2658633	W1:192	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:6094839	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2097392 {8:262174,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16777616 {40:65546,72:196608,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 240 {40:6,}
traffic_breakdown_coretomem[INST_ACC_R] = 1592 {8:199,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14681264 {40:131102,72:131072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2097232 {8:262154,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 240 {40:6,}
traffic_breakdown_memtocore[INST_ACC_R] = 27064 {136:199,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 918 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 2215105 
mrq_lat_table:72376 	4381 	6537 	14092 	26004 	41278 	60341 	74676 	68075 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	247671 	127697 	130929 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	17 	327876 	30083 	9442 	4953 	86752 	42242 	16121 	489 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	187206 	71334 	3642 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	2 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	198 	12 	138 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 16.793894 15.714286 14.111111 14.896552 13.875817 14.331081 18.033897 18.478260 13.254659 14.152318 15.007092 15.007092 15.398497 15.730769 14.207792 14.684564 
dram[1]: 16.007299 16.930769 14.025974 15.211267 14.173333 14.881119 18.275862 18.162394 13.098160 14.145696 14.734265 15.136691 16.900826 17.330509 14.300653 14.025641 
dram[2]: 16.288889 15.131035 13.757962 14.117647 14.072847 13.856209 17.716667 18.145300 13.705129 13.598726 14.312925 14.727273 16.360001 16.491936 13.816456 14.783784 
dram[3]: 16.793894 16.154411 13.732484 14.084968 14.160000 14.344595 17.848740 18.640350 13.512658 13.947712 15.217391 14.929078 15.976562 16.360001 14.394737 14.214286 
dram[4]: 17.179688 17.267717 14.449664 14.084968 14.364865 14.275167 16.732283 17.292683 13.525316 13.698718 15.306569 15.939394 15.852714 17.184874 13.898734 14.148387 
dram[5]: 15.581560 16.770992 13.048485 14.366667 14.173333 14.248322 17.000000 17.873949 13.941176 13.883117 15.136691 15.246377 15.610687 15.492424 13.805032 13.961783 
dram[6]: 16.222221 16.065693 13.391304 14.360000 13.967105 14.072847 17.504131 19.162163 13.967320 13.421384 14.431507 15.028571 15.730769 16.360001 13.466258 14.161290 
dram[7]: 16.809160 16.793894 14.469799 14.739726 14.513699 14.750000 17.393442 17.983051 13.512658 14.046053 14.590278 14.618055 16.909090 16.626017 13.968153 14.038462 
dram[8]: 16.303703 15.949275 14.469799 14.463087 13.862745 15.085107 16.060606 17.674999 13.306250 13.954248 14.879433 14.985714 15.132353 15.458647 14.233767 13.961783 
dram[9]: 15.617022 16.154411 13.308642 14.666667 14.358109 15.302158 18.478260 18.267241 13.122700 13.711538 15.231884 15.021428 15.815385 15.937984 14.613334 14.038462 
dram[10]: 14.744967 17.476191 14.469799 14.653061 14.534246 14.853147 17.268293 17.700001 12.491228 12.570588 15.357664 15.253623 15.694656 16.448000 13.879746 14.326797 
average row locality = 375792/24957 = 15.057579
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       908       907       880       880       864       864       864       864       864       864       860       860       855       853       902       902 
dram[1]:       906       907       880       880       864       864       864       864       864       864       859       858       853       853       902       902 
dram[2]:       907       907       880       880       864       864       864       864       864       864       858       858       853       853       902       902 
dram[3]:       907       907       878       878       864       864       864       864       864       864       858       858       853       853       902       903 
dram[4]:       907       907       878       878       864       864       864       864       864       864       858       858       853       853       906       905 
dram[5]:       907       907       879       878       864       864       864       864       864       864       859       858       853       853       906       905 
dram[6]:       906       907       878       878       865       864       864       864       864       864       859       858       853       853       906       906 
dram[7]:       907       907       878       878       864       864       864       864       864       864       858       858       854       853       905       905 
dram[8]:       907       906       878       878       864       864       864       864       864       864       858       858       856       856       904       904 
dram[9]:       906       906       878       878       864       864       864       864       864       864       858       858       856       856       904       904 
dram[10]:       907       906       878       878       864       864       865       864       864       864       858       858       856       856       904       904 
total reads: 153859
bank skew: 908/853 = 1.06
chip skew: 13991/13981 = 1.00
number of total write accesses:
dram[0]:      1292      1293      1279      1280      1259      1257      1264      1261      1270      1273      1256      1256      1193      1192      1286      1286 
dram[1]:      1287      1294      1280      1280      1262      1264      1256      1261      1271      1272      1248      1246      1192      1192      1286      1286 
dram[2]:      1292      1287      1280      1280      1261      1256      1262      1259      1274      1271      1246      1248      1192      1192      1281      1286 
dram[3]:      1293      1290      1278      1277      1260      1259      1260      1261      1271      1270      1242      1247      1192      1192      1286      1286 
dram[4]:      1292      1286      1275      1277      1262      1263      1261      1263      1273      1273      1239      1246      1192      1192      1290      1288 
dram[5]:      1290      1290      1274      1277      1262      1259      1261      1263      1269      1274      1245      1246      1192      1192      1289      1287 
dram[6]:      1284      1294      1278      1276      1258      1261      1254      1263      1273      1270      1248      1246      1192      1192      1289      1289 
dram[7]:      1295      1293      1278      1274      1255      1260      1258      1258      1271      1271      1243      1247      1192      1192      1288      1285 
dram[8]:      1294      1295      1278      1277      1257      1263      1256      1257      1265      1271      1240      1240      1202      1200      1288      1288 
dram[9]:      1296      1291      1278      1278      1261      1263      1261      1255      1275      1275      1244      1245      1200      1200      1288      1286 
dram[10]:      1290      1296      1278      1276      1258      1260      1259      1260      1272      1273      1246      1247      1200      1200      1289      1288 
total reads: 221933
bank skew: 1296/1192 = 1.09
chip skew: 20197/20160 = 1.00
average mf latency per bank:
dram[0]:       1434      1440       730       745      1941      1951      1609      1631       827       845      1452      1451      1341      1348       824       838
dram[1]:       1470      1476       737       746      1949      1926      1623      1624       837       820      1496      1494      1333      1335       832       836
dram[2]:       1465      1473       731       737      1882      1889      1734      1738       818       821      1463      1471      1501      1508       831       831
dram[3]:       1467      1471       729       754      1865      1865      1739      1675       833       835      1473      1478      1493      1498       833       835
dram[4]:       1473      1469       747       740      2029      2020      1679      1682       836       824      1480      1464      1438      1256       858       850
dram[5]:       1466      1469       734       742      2026      2024      1676      1678       831       833      1354      1354      1255      1254       849       864
dram[6]:       1464      1464       734       738      2040      2034      1681      1679       827       828      1343      1352      1246      1249       852       848
dram[7]:       1500      1502       734       735      2045      2037      1825      1823       833       826      1360      1331      1248      1261       854       846
dram[8]:       1481      1363       775       777      2028      2025      1782      1790       815       814      1315      1310      1306      1305       799       798
dram[9]:       1371      1375       774       789      2031      2038      1686      1579       852       854      1322      1318      1315      1310       838       835
dram[10]:       1368      1370       777       721      1953      1954      1566      1570       846       842      1460      1462      1305      1310       829       837
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149914 n_act=2264 n_pre=2248 n_req=34188 n_rd=55964 n_write=39449 bw_util=0.08482
n_activity=243891 dram_eff=0.7824
bk0: 3632a 2179294i bk1: 3628a 2177447i bk2: 3520a 2181684i bk3: 3520a 2180032i bk4: 3456a 2181806i bk5: 3456a 2181479i bk6: 3456a 2181610i bk7: 3456a 2180776i bk8: 3456a 2182177i bk9: 3456a 2180656i bk10: 3440a 2180816i bk11: 3440a 2179863i bk12: 3420a 2183817i bk13: 3412a 2182894i bk14: 3608a 2179385i bk15: 3608a 2178762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82784
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2150096 n_act=2233 n_pre=2217 n_req=34161 n_rd=55936 n_write=39357 bw_util=0.08471
n_activity=243592 dram_eff=0.7824
bk0: 3624a 2179542i bk1: 3628a 2177235i bk2: 3520a 2181010i bk3: 3520a 2179892i bk4: 3456a 2182440i bk5: 3456a 2180970i bk6: 3456a 2181375i bk7: 3456a 2180051i bk8: 3456a 2183058i bk9: 3456a 2181458i bk10: 3436a 2181558i bk11: 3432a 2179932i bk12: 3412a 2183945i bk13: 3412a 2183082i bk14: 3608a 2179431i bk15: 3608a 2177047i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.83168
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149935 n_act=2289 n_pre=2273 n_req=34151 n_rd=55936 n_write=39406 bw_util=0.08475
n_activity=244304 dram_eff=0.7805
bk0: 3628a 2178076i bk1: 3628a 2176838i bk2: 3520a 2181253i bk3: 3520a 2179875i bk4: 3456a 2182322i bk5: 3456a 2180924i bk6: 3456a 2182457i bk7: 3456a 2180721i bk8: 3456a 2181333i bk9: 3456a 2180971i bk10: 3432a 2182084i bk11: 3432a 2181297i bk12: 3412a 2185225i bk13: 3412a 2182909i bk14: 3608a 2179903i bk15: 3608a 2178794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81391
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2150033 n_act=2257 n_pre=2241 n_req=34145 n_rd=55924 n_write=39384 bw_util=0.08472
n_activity=244404 dram_eff=0.7799
bk0: 3628a 2179084i bk1: 3628a 2177607i bk2: 3512a 2181968i bk3: 3512a 2180474i bk4: 3456a 2182384i bk5: 3456a 2181263i bk6: 3456a 2181354i bk7: 3456a 2181102i bk8: 3456a 2182567i bk9: 3456a 2181235i bk10: 3432a 2180988i bk11: 3432a 2179612i bk12: 3412a 2184042i bk13: 3412a 2182473i bk14: 3608a 2179646i bk15: 3612a 2177537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82599
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2150015 n_act=2248 n_pre=2232 n_req=34159 n_rd=55948 n_write=39396 bw_util=0.08476
n_activity=244086 dram_eff=0.7812
bk0: 3628a 2178760i bk1: 3628a 2178052i bk2: 3512a 2181585i bk3: 3512a 2180252i bk4: 3456a 2183517i bk5: 3456a 2181171i bk6: 3456a 2181314i bk7: 3456a 2179754i bk8: 3456a 2182485i bk9: 3456a 2181049i bk10: 3432a 2181821i bk11: 3432a 2181163i bk12: 3412a 2183959i bk13: 3412a 2183149i bk14: 3624a 2180176i bk15: 3620a 2178121i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82246
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149911 n_act=2293 n_pre=2277 n_req=34159 n_rd=55956 n_write=39402 bw_util=0.08477
n_activity=244664 dram_eff=0.7795
bk0: 3628a 2178286i bk1: 3628a 2176986i bk2: 3516a 2181236i bk3: 3512a 2180258i bk4: 3456a 2181894i bk5: 3456a 2180529i bk6: 3456a 2181522i bk7: 3456a 2180056i bk8: 3456a 2182383i bk9: 3456a 2180337i bk10: 3436a 2182120i bk11: 3432a 2180554i bk12: 3412a 2183234i bk13: 3412a 2181595i bk14: 3624a 2179399i bk15: 3620a 2178565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81989
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149880 n_act=2289 n_pre=2273 n_req=34156 n_rd=55956 n_write=39441 bw_util=0.0848
n_activity=244160 dram_eff=0.7814
bk0: 3624a 2178203i bk1: 3628a 2176429i bk2: 3512a 2180541i bk3: 3512a 2180478i bk4: 3460a 2182213i bk5: 3456a 2180880i bk6: 3456a 2181770i bk7: 3456a 2180546i bk8: 3456a 2181169i bk9: 3456a 2179142i bk10: 3436a 2181399i bk11: 3432a 2180481i bk12: 3412a 2182981i bk13: 3412a 2181713i bk14: 3624a 2179130i bk15: 3624a 2178424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82217
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2150024 n_act=2242 n_pre=2226 n_req=34147 n_rd=55948 n_write=39399 bw_util=0.08476
n_activity=243832 dram_eff=0.7821
bk0: 3628a 2178304i bk1: 3628a 2177014i bk2: 3512a 2181939i bk3: 3512a 2180024i bk4: 3456a 2182445i bk5: 3456a 2181275i bk6: 3456a 2180375i bk7: 3456a 2180849i bk8: 3456a 2181294i bk9: 3456a 2180005i bk10: 3432a 2181549i bk11: 3432a 2180250i bk12: 3416a 2183478i bk13: 3412a 2181870i bk14: 3620a 2180090i bk15: 3620a 2178163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82499
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149857 n_act=2291 n_pre=2275 n_req=34160 n_rd=55956 n_write=39460 bw_util=0.08482
n_activity=243168 dram_eff=0.7848
bk0: 3628a 2177914i bk1: 3624a 2176906i bk2: 3512a 2182033i bk3: 3512a 2180085i bk4: 3456a 2181415i bk5: 3456a 2180125i bk6: 3456a 2181582i bk7: 3456a 2179794i bk8: 3456a 2182137i bk9: 3456a 2180475i bk10: 3432a 2180891i bk11: 3432a 2179915i bk12: 3424a 2182565i bk13: 3424a 2182802i bk14: 3616a 2179793i bk15: 3616a 2177504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.80196
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149953 n_act=2266 n_pre=2250 n_req=34184 n_rd=55952 n_write=39418 bw_util=0.08478
n_activity=243686 dram_eff=0.7827
bk0: 3624a 2177724i bk1: 3624a 2176720i bk2: 3512a 2180273i bk3: 3512a 2179458i bk4: 3456a 2182734i bk5: 3456a 2181304i bk6: 3456a 2181147i bk7: 3456a 2180064i bk8: 3456a 2181768i bk9: 3456a 2180637i bk10: 3432a 2181136i bk11: 3432a 2179869i bk12: 3424a 2182912i bk13: 3424a 2182194i bk14: 3616a 2179751i bk15: 3616a 2178100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.81723
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2249839 n_nop=2149919 n_act=2286 n_pre=2270 n_req=34182 n_rd=55960 n_write=39404 bw_util=0.08477
n_activity=243388 dram_eff=0.7836
bk0: 3628a 2177852i bk1: 3624a 2177586i bk2: 3512a 2182139i bk3: 3512a 2180715i bk4: 3456a 2183423i bk5: 3456a 2182070i bk6: 3460a 2180687i bk7: 3456a 2179261i bk8: 3456a 2180891i bk9: 3456a 2179469i bk10: 3432a 2181455i bk11: 3432a 2179204i bk12: 3424a 2182942i bk13: 3424a 2181799i bk14: 3616a 2180050i bk15: 3616a 2178040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.8082

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23880, Miss = 6997, Miss_rate = 0.293, Pending_hits = 13116, Reservation_fails = 136
L2_cache_bank[1]: Access = 23850, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13068, Reservation_fails = 214
L2_cache_bank[2]: Access = 23826, Miss = 6992, Miss_rate = 0.293, Pending_hits = 13049, Reservation_fails = 190
L2_cache_bank[3]: Access = 23824, Miss = 6992, Miss_rate = 0.293, Pending_hits = 13084, Reservation_fails = 196
L2_cache_bank[4]: Access = 23824, Miss = 6992, Miss_rate = 0.293, Pending_hits = 13059, Reservation_fails = 164
L2_cache_bank[5]: Access = 23824, Miss = 6992, Miss_rate = 0.293, Pending_hits = 13050, Reservation_fails = 181
L2_cache_bank[6]: Access = 23818, Miss = 6990, Miss_rate = 0.293, Pending_hits = 13062, Reservation_fails = 190
L2_cache_bank[7]: Access = 23822, Miss = 6991, Miss_rate = 0.293, Pending_hits = 13075, Reservation_fails = 156
L2_cache_bank[8]: Access = 23855, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13077, Reservation_fails = 211
L2_cache_bank[9]: Access = 23850, Miss = 6993, Miss_rate = 0.293, Pending_hits = 13089, Reservation_fails = 134
L2_cache_bank[10]: Access = 23854, Miss = 6996, Miss_rate = 0.293, Pending_hits = 13079, Reservation_fails = 176
L2_cache_bank[11]: Access = 23850, Miss = 6993, Miss_rate = 0.293, Pending_hits = 13100, Reservation_fails = 173
L2_cache_bank[12]: Access = 23829, Miss = 6995, Miss_rate = 0.294, Pending_hits = 13019, Reservation_fails = 189
L2_cache_bank[13]: Access = 23857, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13074, Reservation_fails = 194
L2_cache_bank[14]: Access = 23852, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13084, Reservation_fails = 227
L2_cache_bank[15]: Access = 23850, Miss = 6993, Miss_rate = 0.293, Pending_hits = 13079, Reservation_fails = 166
L2_cache_bank[16]: Access = 23848, Miss = 6995, Miss_rate = 0.293, Pending_hits = 13047, Reservation_fails = 153
L2_cache_bank[17]: Access = 23846, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13047, Reservation_fails = 136
L2_cache_bank[18]: Access = 23851, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13075, Reservation_fails = 144
L2_cache_bank[19]: Access = 23851, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13068, Reservation_fails = 150
L2_cache_bank[20]: Access = 23852, Miss = 6996, Miss_rate = 0.293, Pending_hits = 13064, Reservation_fails = 160
L2_cache_bank[21]: Access = 23848, Miss = 6994, Miss_rate = 0.293, Pending_hits = 13098, Reservation_fails = 137
L2_total_cache_accesses = 524561
L2_total_cache_misses = 153859
L2_total_cache_miss_rate = 0.2933
L2_total_cache_pending_hits = 287563
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15810
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 166251
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 80119
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67328
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73730
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 262180
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262154
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 199
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=918665
icnt_total_pkts_simt_to_mem=983329
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.74677
	minimum = 6
	maximum = 44
Network latency average = 8.66229
	minimum = 6
	maximum = 44
Slowest packet = 918137
Flit latency average = 8.78735
	minimum = 6
	maximum = 44
Slowest flit = 1705435
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0442985
	minimum = 0.0394919 (at node 0)
	maximum = 0.0504713 (at node 48)
Accepted packet rate average = 0.0442985
	minimum = 0.0394919 (at node 0)
	maximum = 0.0504713 (at node 48)
Injected flit rate average = 0.0664511
	minimum = 0.0394919 (at node 0)
	maximum = 0.100943 (at node 48)
Accepted flit rate average= 0.0664511
	minimum = 0.0502686 (at node 30)
	maximum = 0.0794906 (at node 3)
Injected packet length average = 1.50008
Accepted packet length average = 1.50008
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.0781 (4 samples)
	minimum = 6 (4 samples)
	maximum = 259.25 (4 samples)
Network latency average = 11.8295 (4 samples)
	minimum = 6 (4 samples)
	maximum = 247.75 (4 samples)
Flit latency average = 12.5889 (4 samples)
	minimum = 6 (4 samples)
	maximum = 246.75 (4 samples)
Fragmentation average = 0.131381 (4 samples)
	minimum = 0 (4 samples)
	maximum = 152.75 (4 samples)
Injected packet rate average = 0.0469363 (4 samples)
	minimum = 0.0417819 (4 samples)
	maximum = 0.0535406 (4 samples)
Accepted packet rate average = 0.0469363 (4 samples)
	minimum = 0.0417819 (4 samples)
	maximum = 0.0535406 (4 samples)
Injected flit rate average = 0.0826059 (4 samples)
	minimum = 0.0560982 (4 samples)
	maximum = 0.11682 (4 samples)
Accepted flit rate average = 0.0826059 (4 samples)
	minimum = 0.0710468 (4 samples)
	maximum = 0.0924142 (4 samples)
Injected packet size average = 1.75996 (4 samples)
Accepted packet size average = 1.75996 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 9 sec (1329 sec)
gpgpu_simulation_rate = 69431 (inst/sec)
gpgpu_simulation_rate = 1671 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 41962
gpu_sim_insn = 23068692
gpu_ipc =     549.7520
gpu_tot_sim_cycle = 2485917
gpu_tot_sim_insn = 115343544
gpu_tot_ipc =      46.3988
gpu_tot_issued_cta = 327680
max_total_param_size = 0
gpu_stall_dramfull = 343348
gpu_stall_icnt2sh    = 29785
partiton_reqs_in_parallel = 923128
partiton_reqs_in_parallel_total    = 26312856
partiton_level_parallism =      21.9991
partiton_level_parallism_total  =      10.9561
partiton_reqs_in_parallel_util = 923128
partiton_reqs_in_parallel_util_total    = 26312856
gpu_sim_cycle_parition_util = 41962
gpu_tot_sim_cycle_parition_util    = 1210925
partiton_level_parallism_util =      21.9991
partiton_level_parallism_util_total  =      21.7386
partiton_replys_in_parallel = 196616
partiton_replys_in_parallel_total    = 524561
L2_BW  =     444.1173 GB/Sec
L2_BW_total  =      27.4973 GB/Sec
gpu_total_sim_rate=75093

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4128876
	L1I_total_cache_misses = 6274
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1900544
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0009
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1898752
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4122602
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6274
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1900544
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4128876
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
9943, 9692, 9727, 9658, 9846, 9638, 9888, 9661, 9821, 9682, 9820, 9655, 9798, 9577, 9707, 9435, 9829, 9498, 9617, 9510, 9734, 9608, 9698, 9438, 9582, 9525, 9682, 9416, 9630, 9382, 9653, 9348, 
gpgpu_n_tot_thrd_icount = 243276544
gpgpu_n_tot_w_icount = 7602392
gpgpu_n_stall_shd_mem = 435048
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 393252
gpgpu_n_mem_write_global = 327698
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6291492
gpgpu_n_store_insn = 5242895
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30408704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198070
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:616169	W0_Idle:59313103	W0_Scoreboard:3703150	W1:216	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:7602167	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3145968 {8:393246,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21496528 {40:65554,72:262144,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 240 {40:6,}
traffic_breakdown_coretomem[INST_ACC_R] = 1592 {8:199,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 24118448 {40:131102,72:262144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2621584 {8:327698,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 240 {40:6,}
traffic_breakdown_memtocore[INST_ACC_R] = 27064 {136:199,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 734 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 2485916 
mrq_lat_table:100403 	6140 	9475 	19433 	35607 	57020 	83121 	81755 	68892 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	353865 	217553 	131495 	11479 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19 	499715 	53083 	10458 	4954 	87510 	42242 	16121 	489 	0 	768 	0 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	269717 	116628 	6909 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	65546 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	270 	24 	138 	0 	16 	1 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 12.554545 12.660550 11.000000 11.670996 11.659292 12.361503 12.815534 13.119403 11.206751 11.977477 11.237288 11.480519 12.116822 12.753695 10.756863 11.150407 
dram[1]: 12.745370 13.157143 11.094650 12.089686 11.990909 12.511848 12.714976 12.863415 11.210971 11.709251 11.151898 11.379311 13.276923 13.771276 10.976000 11.105263 
dram[2]: 12.655963 12.294642 10.963414 11.280334 12.208333 12.185185 12.682693 12.729468 11.718061 11.552174 11.139240 11.437229 12.880597 13.209184 10.490421 11.150407 
dram[3]: 12.897196 12.883178 11.020492 11.487180 11.767858 12.142858 12.317757 12.990148 11.354701 11.857142 11.465218 11.587719 12.567961 13.010050 10.590734 10.841897 
dram[4]: 13.075830 13.495098 11.333333 11.536481 12.100918 12.389671 11.932127 12.507109 11.662281 11.713656 11.552631 12.059361 12.753695 13.484375 10.658915 11.040160 
dram[5]: 12.308036 13.383495 10.291187 11.341772 11.990909 12.199074 11.878378 12.748793 11.747787 11.769912 11.334764 11.843049 12.328571 12.629269 10.416667 10.861660 
dram[6]: 12.614679 12.782408 10.799197 11.482906 11.869370 11.932127 12.644231 13.064357 11.662281 11.497835 11.294871 11.486957 12.567961 13.075758 10.416667 10.826772 
dram[7]: 12.967136 13.205742 11.157677 11.337553 12.013699 12.492891 12.251163 12.786407 11.452586 11.914798 11.177966 10.962656 12.700980 13.276923 10.452472 10.643411 
dram[8]: 12.901869 13.023585 11.345991 11.586206 11.702222 12.626794 11.855856 12.843903 11.329060 11.808888 11.406926 11.711111 12.102325 12.380953 10.569231 10.692607 
dram[9]: 12.445946 12.948357 10.342308 11.640693 12.265117 13.064357 12.863415 13.155000 11.232067 11.675439 11.375000 11.629956 12.149532 12.745098 11.170732 11.072580 
dram[10]: 12.034934 13.741294 11.204166 11.482906 11.869370 12.433962 12.208333 12.858537 10.765182 10.991735 11.685841 12.009091 12.500000 13.065327 10.569231 10.948207 
average row locality = 469878/39564 = 11.876403
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1293      1291      1256      1256      1232      1232      1232      1232      1232      1232      1228      1228      1223      1221      1281      1281 
dram[1]:      1290      1292      1256      1256      1232      1232      1232      1232      1232      1232      1227      1226      1221      1221      1281      1281 
dram[2]:      1291      1291      1256      1256      1232      1232      1232      1232      1232      1232      1226      1226      1221      1221      1281      1281 
dram[3]:      1291      1291      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1221      1221      1281      1282 
dram[4]:      1291      1291      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1221      1221      1285      1285 
dram[5]:      1291      1291      1254      1253      1232      1232      1232      1232      1232      1232      1227      1226      1221      1221      1286      1285 
dram[6]:      1290      1291      1253      1253      1233      1232      1232      1232      1232      1232      1227      1226      1221      1221      1286      1286 
dram[7]:      1291      1291      1253      1254      1232      1232      1232      1232      1232      1232      1226      1226      1222      1221      1285      1285 
dram[8]:      1291      1290      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1224      1224      1284      1284 
dram[9]:      1290      1290      1253      1253      1232      1232      1232      1232      1232      1232      1226      1226      1224      1224      1284      1284 
dram[10]:      1291      1290      1253      1253      1232      1232      1233      1232      1232      1232      1226      1226      1224      1224      1284      1284 
total reads: 219397
bank skew: 1293/1221 = 1.06
chip skew: 19950/19937 = 1.00
number of total write accesses:
dram[0]:      1469      1469      1439      1440      1403      1401      1408      1405      1424      1427      1424      1424      1370      1368      1462      1462 
dram[1]:      1463      1471      1440      1440      1406      1408      1400      1405      1425      1426      1416      1414      1368      1368      1463      1462 
dram[2]:      1468      1463      1441      1440      1405      1400      1406      1403      1428      1425      1414      1416      1368      1368      1457      1462 
dram[3]:      1469      1466      1436      1435      1404      1403      1404      1405      1425      1424      1411      1416      1368      1368      1462      1461 
dram[4]:      1468      1462      1433      1435      1406      1407      1405      1407      1427      1427      1408      1415      1368      1368      1465      1464 
dram[5]:      1466      1466      1432      1435      1406      1403      1405      1407      1423      1428      1414      1415      1368      1368      1464      1463 
dram[6]:      1460      1470      1436      1434      1402      1405      1398      1407      1427      1424      1416      1416      1368      1368      1464      1464 
dram[7]:      1471      1469      1436      1433      1399      1404      1402      1402      1425      1425      1412      1416      1369      1368      1464      1461 
dram[8]:      1470      1471      1436      1435      1401      1407      1400      1401      1419      1425      1409      1409      1378      1376      1464      1464 
dram[9]:      1473      1468      1436      1436      1405      1407      1405      1399      1430      1430      1413      1414      1376      1376      1464      1462 
dram[10]:      1465      1472      1436      1434      1403      1404      1404      1404      1427      1428      1415      1416      1376      1376      1464      1464 
total reads: 250481
bank skew: 1473/1368 = 1.08
chip skew: 22795/22756 = 1.00
average mf latency per bank:
dram[0]:       1242      1251       684       697      1662      1670      1394      1414       763       781      1259      1260      1163      1170       758       768
dram[1]:       1270      1279       689       698      1669      1653      1404      1408       769       758      1293      1293      1155      1158       763       770
dram[2]:       1269      1278       684       691      1615      1621      1495      1500       755       758      1268      1276      1287      1294       763       765
dram[3]:       1270      1274       684       704      1600      1603      1498      1449       767       770      1273      1280      1281      1287       763       767
dram[4]:       1274      1275       697       694      1733      1729      1452      1456       770       765      1281      1270      1238      1097       788       780
dram[5]:       1269      1271       687       695      1730      1731      1447      1452       765       769      1181      1180      1094      1094       776       790
dram[6]:       1266      1272       687       693      1741      1737      1451      1451       762       766      1172      1179      1085      1090       781       778
dram[7]:       1297      1300       688       691      1745      1742      1567      1567       766       762      1185      1164      1088      1100       784       776
dram[8]:       1280      1188       721       724      1732      1732      1533      1541       751       753      1149      1147      1135      1135       739       738
dram[9]:       1192      1199       719       733      1735      1741      1456      1371       781       786      1154      1153      1142      1141       768       769
dram[10]:       1189      1195       721       678      1671      1674      1359      1364       777       776      1265      1268      1134      1140       762       768
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2190923 n_act=3605 n_pre=3589 n_req=42745 n_rd=79800 n_write=49838 bw_util=0.1114
n_activity=319638 dram_eff=0.8112
bk0: 5172a 2239576i bk1: 5164a 2237613i bk2: 5024a 2242361i bk3: 5024a 2240600i bk4: 4928a 2243687i bk5: 4928a 2242360i bk6: 4928a 2244193i bk7: 4928a 2242577i bk8: 4928a 2244365i bk9: 4928a 2242530i bk10: 4912a 2241260i bk11: 4912a 2239983i bk12: 4892a 2243735i bk13: 4884a 2241938i bk14: 5124a 2239458i bk15: 5124a 2238790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03289
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2191157 n_act=3548 n_pre=3532 n_req=42718 n_rd=79772 n_write=49746 bw_util=0.1113
n_activity=319359 dram_eff=0.8111
bk0: 5160a 2240014i bk1: 5168a 2236837i bk2: 5024a 2241945i bk3: 5024a 2240358i bk4: 4928a 2243486i bk5: 4928a 2240957i bk6: 4928a 2244080i bk7: 4928a 2241067i bk8: 4928a 2246344i bk9: 4928a 2243761i bk10: 4908a 2241204i bk11: 4904a 2239676i bk12: 4884a 2244401i bk13: 4884a 2242685i bk14: 5124a 2240070i bk15: 5124a 2237033i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03079
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2191003 n_act=3603 n_pre=3587 n_req=42706 n_rd=79768 n_write=49794 bw_util=0.1113
n_activity=319967 dram_eff=0.8098
bk0: 5164a 2238416i bk1: 5164a 2236514i bk2: 5024a 2242835i bk3: 5024a 2240494i bk4: 4928a 2244786i bk5: 4928a 2242113i bk6: 4928a 2245297i bk7: 4928a 2242391i bk8: 4928a 2244154i bk9: 4928a 2243035i bk10: 4904a 2242112i bk11: 4904a 2241083i bk12: 4884a 2246050i bk13: 4884a 2242628i bk14: 5124a 2240781i bk15: 5124a 2239035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.01786
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2191073 n_act=3597 n_pre=3581 n_req=42694 n_rd=79748 n_write=49756 bw_util=0.1113
n_activity=320102 dram_eff=0.8091
bk0: 5164a 2239999i bk1: 5164a 2238306i bk2: 5012a 2242591i bk3: 5012a 2240355i bk4: 4928a 2243652i bk5: 4928a 2241898i bk6: 4928a 2243898i bk7: 4928a 2243011i bk8: 4928a 2244712i bk9: 4928a 2242926i bk10: 4904a 2241191i bk11: 4904a 2239676i bk12: 4884a 2245068i bk13: 4884a 2242635i bk14: 5124a 2239514i bk15: 5128a 2238209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0154
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2191123 n_act=3552 n_pre=3536 n_req=42709 n_rd=79776 n_write=49768 bw_util=0.1113
n_activity=319956 dram_eff=0.8098
bk0: 5164a 2239060i bk1: 5164a 2237994i bk2: 5012a 2242475i bk3: 5012a 2240266i bk4: 4928a 2245030i bk5: 4928a 2241994i bk6: 4928a 2243031i bk7: 4928a 2241345i bk8: 4928a 2245335i bk9: 4928a 2243115i bk10: 4904a 2241937i bk11: 4904a 2241044i bk12: 4884a 2244510i bk13: 4884a 2242260i bk14: 5140a 2240574i bk15: 5140a 2238457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03304
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2190943 n_act=3633 n_pre=3617 n_req=42710 n_rd=79788 n_write=49774 bw_util=0.1113
n_activity=320466 dram_eff=0.8086
bk0: 5164a 2238608i bk1: 5164a 2237674i bk2: 5016a 2241613i bk3: 5012a 2240186i bk4: 4928a 2243366i bk5: 4928a 2240462i bk6: 4928a 2242972i bk7: 4928a 2241762i bk8: 4928a 2245580i bk9: 4928a 2242613i bk10: 4908a 2241167i bk11: 4904a 2240025i bk12: 4884a 2244486i bk13: 4884a 2241742i bk14: 5144a 2238901i bk15: 5140a 2238508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0173
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2190944 n_act=3615 n_pre=3599 n_req=42706 n_rd=79788 n_write=49809 bw_util=0.1113
n_activity=319995 dram_eff=0.81
bk0: 5160a 2238822i bk1: 5164a 2236409i bk2: 5012a 2240901i bk3: 5012a 2239315i bk4: 4932a 2244259i bk5: 4928a 2241433i bk6: 4928a 2244401i bk7: 4928a 2242449i bk8: 4928a 2243310i bk9: 4928a 2240287i bk10: 4908a 2241451i bk11: 4904a 2238980i bk12: 4884a 2244307i bk13: 4884a 2241636i bk14: 5144a 2239233i bk15: 5144a 2238506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.02138
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2191001 n_act=3603 n_pre=3587 n_req=42702 n_rd=79784 n_write=49780 bw_util=0.1113
n_activity=319641 dram_eff=0.8107
bk0: 5164a 2239754i bk1: 5164a 2237422i bk2: 5012a 2242636i bk3: 5016a 2239913i bk4: 4928a 2244320i bk5: 4928a 2241708i bk6: 4928a 2242626i bk7: 4928a 2242789i bk8: 4928a 2244447i bk9: 4928a 2242316i bk10: 4904a 2241312i bk11: 4904a 2239377i bk12: 4888a 2244228i bk13: 4884a 2242156i bk14: 5140a 2240351i bk15: 5140a 2238192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.02203
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2190921 n_act=3613 n_pre=3597 n_req=42712 n_rd=79788 n_write=49836 bw_util=0.1114
n_activity=318885 dram_eff=0.813
bk0: 5164a 2238468i bk1: 5160a 2237286i bk2: 5012a 2243103i bk3: 5012a 2240270i bk4: 4928a 2243379i bk5: 4928a 2241198i bk6: 4928a 2244143i bk7: 4928a 2242081i bk8: 4928a 2245080i bk9: 4928a 2242866i bk10: 4904a 2240633i bk11: 4904a 2238926i bk12: 4896a 2243506i bk13: 4896a 2242825i bk14: 5136a 2240005i bk15: 5136a 2237564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00252
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2191009 n_act=3584 n_pre=3568 n_req=42740 n_rd=79784 n_write=49810 bw_util=0.1113
n_activity=319505 dram_eff=0.8112
bk0: 5160a 2238357i bk1: 5160a 2236675i bk2: 5012a 2240860i bk3: 5012a 2239315i bk4: 4928a 2244433i bk5: 4928a 2242562i bk6: 4928a 2243749i bk7: 4928a 2241805i bk8: 4928a 2244685i bk9: 4928a 2243097i bk10: 4904a 2240638i bk11: 4904a 2239157i bk12: 4896a 2243607i bk13: 4896a 2241763i bk14: 5136a 2240066i bk15: 5136a 2237335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.01991
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2327755 n_nop=2190967 n_act=3612 n_pre=3596 n_req=42736 n_rd=79792 n_write=49788 bw_util=0.1113
n_activity=319299 dram_eff=0.8117
bk0: 5164a 2239112i bk1: 5160a 2237955i bk2: 5012a 2243376i bk3: 5012a 2240806i bk4: 4928a 2245672i bk5: 4928a 2243463i bk6: 4932a 2241706i bk7: 4928a 2240575i bk8: 4928a 2243562i bk9: 4928a 2241743i bk10: 4904a 2240907i bk11: 4904a 2238821i bk12: 4896a 2243594i bk13: 4896a 2241646i bk14: 5136a 2241320i bk15: 5136a 2238180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00956

========= L2 cache stats =========
L2_cache_bank[0]: Access = 32819, Miss = 9977, Miss_rate = 0.304, Pending_hits = 16088, Reservation_fails = 136
L2_cache_bank[1]: Access = 32788, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16047, Reservation_fails = 214
L2_cache_bank[2]: Access = 32765, Miss = 9971, Miss_rate = 0.304, Pending_hits = 16025, Reservation_fails = 190
L2_cache_bank[3]: Access = 32764, Miss = 9972, Miss_rate = 0.304, Pending_hits = 16059, Reservation_fails = 196
L2_cache_bank[4]: Access = 32763, Miss = 9971, Miss_rate = 0.304, Pending_hits = 16035, Reservation_fails = 164
L2_cache_bank[5]: Access = 32762, Miss = 9971, Miss_rate = 0.304, Pending_hits = 16028, Reservation_fails = 181
L2_cache_bank[6]: Access = 32752, Miss = 9968, Miss_rate = 0.304, Pending_hits = 16038, Reservation_fails = 190
L2_cache_bank[7]: Access = 32756, Miss = 9969, Miss_rate = 0.304, Pending_hits = 16051, Reservation_fails = 156
L2_cache_bank[8]: Access = 32791, Miss = 9972, Miss_rate = 0.304, Pending_hits = 16051, Reservation_fails = 211
L2_cache_bank[9]: Access = 32786, Miss = 9972, Miss_rate = 0.304, Pending_hits = 16067, Reservation_fails = 134
L2_cache_bank[10]: Access = 32791, Miss = 9975, Miss_rate = 0.304, Pending_hits = 16054, Reservation_fails = 176
L2_cache_bank[11]: Access = 32786, Miss = 9972, Miss_rate = 0.304, Pending_hits = 16075, Reservation_fails = 173
L2_cache_bank[12]: Access = 32765, Miss = 9974, Miss_rate = 0.304, Pending_hits = 15996, Reservation_fails = 189
L2_cache_bank[13]: Access = 32793, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16049, Reservation_fails = 194
L2_cache_bank[14]: Access = 32788, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16059, Reservation_fails = 227
L2_cache_bank[15]: Access = 32787, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16055, Reservation_fails = 166
L2_cache_bank[16]: Access = 32784, Miss = 9974, Miss_rate = 0.304, Pending_hits = 16026, Reservation_fails = 153
L2_cache_bank[17]: Access = 32782, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16023, Reservation_fails = 136
L2_cache_bank[18]: Access = 32789, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16050, Reservation_fails = 144
L2_cache_bank[19]: Access = 32789, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16045, Reservation_fails = 150
L2_cache_bank[20]: Access = 32791, Miss = 9975, Miss_rate = 0.304, Pending_hits = 16038, Reservation_fails = 160
L2_cache_bank[21]: Access = 32786, Miss = 9973, Miss_rate = 0.304, Pending_hits = 16075, Reservation_fails = 137
L2_total_cache_accesses = 721177
L2_total_cache_misses = 219397
L2_total_cache_miss_rate = 0.3042
L2_total_cache_pending_hits = 353034
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15876
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 231722
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 145654
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 132869
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 393252
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 327698
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 199
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=1377425
icnt_total_pkts_simt_to_mem=1311025
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7333
	minimum = 6
	maximum = 62
Network latency average = 9.97597
	minimum = 6
	maximum = 62
Slowest packet = 1435000
Flit latency average = 9.11616
	minimum = 6
	maximum = 60
Slowest flit = 2673072
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0937137
	minimum = 0.0833989 (at node 4)
	maximum = 0.106527 (at node 31)
Accepted packet rate average = 0.0937137
	minimum = 0.0833989 (at node 4)
	maximum = 0.106527 (at node 31)
Injected flit rate average = 0.187425
	minimum = 0.138998 (at node 4)
	maximum = 0.248516 (at node 31)
Accepted flit rate average= 0.187425
	minimum = 0.177427 (at node 34)
	maximum = 0.195872 (at node 24)
Injected packet length average = 1.99998
Accepted packet length average = 1.99998
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.4091 (5 samples)
	minimum = 6 (5 samples)
	maximum = 219.8 (5 samples)
Network latency average = 11.4588 (5 samples)
	minimum = 6 (5 samples)
	maximum = 210.6 (5 samples)
Flit latency average = 11.8944 (5 samples)
	minimum = 6 (5 samples)
	maximum = 209.4 (5 samples)
Fragmentation average = 0.105105 (5 samples)
	minimum = 0 (5 samples)
	maximum = 122.2 (5 samples)
Injected packet rate average = 0.0562918 (5 samples)
	minimum = 0.0501053 (5 samples)
	maximum = 0.064138 (5 samples)
Accepted packet rate average = 0.0562918 (5 samples)
	minimum = 0.0501053 (5 samples)
	maximum = 0.064138 (5 samples)
Injected flit rate average = 0.10357 (5 samples)
	minimum = 0.0726782 (5 samples)
	maximum = 0.143159 (5 samples)
Accepted flit rate average = 0.10357 (5 samples)
	minimum = 0.0923227 (5 samples)
	maximum = 0.113106 (5 samples)
Injected packet size average = 1.83987 (5 samples)
Accepted packet size average = 1.83987 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 36 sec (1536 sec)
gpgpu_simulation_rate = 75093 (inst/sec)
gpgpu_simulation_rate = 1618 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 41476
gpu_sim_insn = 20971724
gpu_ipc =     505.6352
gpu_tot_sim_cycle = 2749543
gpu_tot_sim_insn = 136315268
gpu_tot_ipc =      49.5774
gpu_tot_issued_cta = 393216
max_total_param_size = 0
gpu_stall_dramfull = 343348
gpu_stall_icnt2sh    = 29902
partiton_reqs_in_parallel = 912472
partiton_reqs_in_parallel_total    = 27235984
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.2375
partiton_reqs_in_parallel_util = 912472
partiton_reqs_in_parallel_util_total    = 27235984
gpu_sim_cycle_parition_util = 41476
gpu_tot_sim_cycle_parition_util    = 1252887
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7470
partiton_replys_in_parallel = 65591
partiton_replys_in_parallel_total    = 721177
L2_BW  =     149.8934 GB/Sec
L2_BW_total  =      27.1220 GB/Sec
gpu_total_sim_rate=83628

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4915420
	L1I_total_cache_misses = 6277
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2424832
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2423040
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4909143
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6277
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2424832
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4915420
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11691, 11394, 11475, 11360, 11594, 11340, 11613, 11363, 11546, 11384, 11522, 11334, 11500, 11279, 11409, 11091, 11531, 11131, 11319, 11166, 11436, 11241, 11400, 11071, 11284, 11135, 11361, 11026, 11309, 10992, 11332, 10958, 
gpgpu_n_tot_thrd_icount = 287324032
gpgpu_n_tot_w_icount = 8978876
gpgpu_n_stall_shd_mem = 435048
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 458836
gpgpu_n_mem_write_global = 327702
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7340116
gpgpu_n_store_insn = 5242899
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38797312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198070
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:763842	W0_Idle:59927108	W0_Scoreboard:4017954	W1:444	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:8978423	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3670576 {8:458822,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21496688 {40:65558,72:262144,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 560 {40:14,}
traffic_breakdown_coretomem[INST_ACC_R] = 1616 {8:202,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26741488 {40:196678,72:262144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2621616 {8:327702,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 560 {40:14,}
traffic_breakdown_memtocore[INST_ACC_R] = 27472 {136:202,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 692 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 2731991 
mrq_lat_table:110551 	6276 	9522 	19522 	37630 	57029 	83121 	81755 	68892 	7947 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	413313 	223679 	131506 	11479 	770 	0 	1755 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	22 	564310 	54057 	10461 	4954 	87510 	42242 	16134 	489 	0 	770 	1 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	320460 	131398 	6980 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	65550 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	334 	24 	138 	0 	17 	2 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 11.869748 12.068377 10.025362 10.524714 10.168539 10.681103 12.890995 13.189321  9.841726 10.335849 10.007353 10.194757 11.513043 11.972851  9.712803 10.025000 
dram[1]: 12.142241 12.344978  9.960432 10.897637 10.413794 10.793651 12.792453 12.938095  9.775000 10.220149  9.970589 10.108209 12.530806 12.960784  9.887324  9.989324 
dram[2]: 12.064102 11.741667 10.036232 10.289963 10.490348 10.552529 12.760564 12.806603 10.148149 10.025641 10.000000 10.153558 12.027273 12.471698  9.498305 10.025000 
dram[3]: 12.229437 12.265218  9.867857 10.302238 10.249057 10.523255 12.401827 13.062500  9.952727 10.247191 10.250000 10.423077 11.909910 12.297674  9.580205  9.780488 
dram[4]: 12.436123 12.804545 10.106227 10.225926 10.494208 10.704724 12.022124 12.587963 10.107011 10.144444 10.392307 10.792829 12.073059 12.711538  9.636987  9.939929 
dram[5]: 11.754167 12.707208  9.227425 10.080292 10.299242 10.564202 11.969163 12.705607 10.167286 10.185874 10.222642 10.544747 11.707965 11.963800  9.442953  9.770833 
dram[6]: 12.025641 12.176724  9.623693 10.147058 10.323194 10.370229 12.604651 12.952381 10.107011  9.985401 10.191730 10.343512 11.909910 12.355140  9.386666  9.774305 
dram[7]: 12.340611 12.551111  9.867857 10.113553 10.426923 10.777778 12.336364 12.806603  9.952727 10.289474 10.172933  9.787004 12.027273 12.530806  9.471380  9.593857 
dram[8]: 12.282609 12.390351 10.117216 10.229630 10.354961 11.052846 11.947137 12.919047  9.859206 10.212687 10.277567 10.440154 11.407725 11.649123  9.564626  9.663230 
dram[9]: 11.978813 12.431718  9.268456 10.344569 10.781746 11.376569 12.938095 13.224390  9.654929  9.970909 10.253788 10.455599 11.448276 11.822222 10.042857  9.964539 
dram[10]: 11.604939 13.144186 10.080292 10.298508 10.366412 10.907631 12.183857 12.933333  9.316326  9.480968 10.500000 10.753968 11.756638 12.239632  9.506757  9.866667 
average row locality = 482330/44509 = 10.836685
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1340      1339      1304      1304      1280      1280      1280      1280      1280      1280      1274      1274      1262      1261      1329      1329 
dram[1]:      1338      1339      1305      1304      1280      1280      1280      1280      1280      1281      1272      1271      1260      1260      1329      1329 
dram[2]:      1339      1339      1305      1304      1280      1280      1280      1280      1280      1280      1272      1271      1261      1260      1329      1329 
dram[3]:      1340      1339      1302      1301      1280      1280      1280      1280      1280      1280      1271      1271      1260      1260      1329      1330 
dram[4]:      1339      1339      1301      1301      1280      1280      1280      1280      1280      1280      1271      1271      1260      1260      1333      1333 
dram[5]:      1339      1339      1302      1302      1281      1280      1280      1280      1280      1280      1272      1271      1260      1260      1334      1334 
dram[6]:      1338      1339      1301      1301      1281      1280      1280      1281      1280      1280      1272      1271      1260      1260      1335      1334 
dram[7]:      1339      1339      1302      1303      1280      1280      1280      1281      1280      1280      1271      1271      1261      1260      1333      1333 
dram[8]:      1339      1338      1301      1302      1280      1280      1280      1280      1280      1280      1271      1271      1264      1264      1332      1332 
dram[9]:      1338      1338      1301      1301      1280      1280      1280      1280      1280      1280      1271      1271      1264      1266      1332      1332 
dram[10]:      1339      1338      1301      1301      1281      1280      1281      1280      1280      1280      1271      1271      1264      1264      1333      1332 
total reads: 227608
bank skew: 1340/1260 = 1.06
chip skew: 20696/20683 = 1.00
number of total write accesses:
dram[0]:      1485      1485      1463      1464      1435      1433      1440      1437      1456      1459      1448      1448      1386      1385      1478      1478 
dram[1]:      1479      1488      1464      1464      1438      1440      1432      1437      1457      1458      1440      1438      1384      1384      1479      1478 
dram[2]:      1484      1479      1465      1464      1437      1432      1438      1435      1460      1457      1438      1440      1385      1384      1473      1478 
dram[3]:      1485      1482      1461      1460      1436      1435      1436      1437      1457      1456      1435      1439      1384      1384      1478      1477 
dram[4]:      1484      1478      1458      1460      1438      1439      1437      1439      1459      1459      1431      1438      1384      1384      1481      1480 
dram[5]:      1482      1482      1457      1460      1438      1435      1437      1439      1455      1460      1437      1439      1386      1384      1480      1480 
dram[6]:      1476      1486      1461      1459      1434      1437      1430      1439      1459      1456      1439      1439      1384      1384      1481      1481 
dram[7]:      1487      1485      1461      1458      1431      1436      1434      1434      1457      1457      1435      1440      1385      1384      1480      1478 
dram[8]:      1486      1487      1461      1460      1433      1439      1432      1433      1451      1457      1432      1433      1394      1392      1480      1480 
dram[9]:      1489      1484      1461      1461      1437      1439      1437      1431      1462      1462      1436      1437      1392      1394      1480      1478 
dram[10]:      1481      1488      1461      1459      1435      1436      1436      1436      1459      1460      1438      1439      1393      1392      1481      1480 
total reads: 254722
bank skew: 1489/1384 = 1.08
chip skew: 23180/23142 = 1.00
average mf latency per bank:
dram[0]:       1246      1254       699       710      1646      1654      1386      1404       774       792      1258      1260      1166      1173       773       782
dram[1]:       1273      1281       703       712      1652      1638      1395      1399       780       772      1291      1292      1159      1162       778       785
dram[2]:       1271      1281       698       705      1600      1606      1483      1488       766       769      1267      1274      1287      1295       778       780
dram[3]:       1271      1276       698       718      1586      1588      1486      1439       777       781      1272      1279      1282      1288       778       782
dram[4]:       1276      1277       711       708      1715      1711      1441      1446       781       776      1280      1269      1240      1102       802       794
dram[5]:       1271      1274       701       708      1711      1713      1436      1441       776       780      1182      1182      1097      1099       791       804
dram[6]:       1268      1274       701       707      1722      1719      1441      1441       773       776      1174      1181      1090      1095       795       792
dram[7]:       1299      1302       702       705      1727      1723      1553      1555       777       772      1186      1166      1093      1105       798       790
dram[8]:       1282      1192       734       738      1714      1714      1520      1528       763       764      1151      1149      1139      1139       754       753
dram[9]:       1197      1203       732       745      1717      1723      1445      1363       792       797      1157      1156      1146      1146       782       784
dram[10]:       1193      1199       734       693      1654      1658      1352      1356       787       787      1264      1268      1138      1144       777       783
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2404768 n_nop=2262518 n_act=4052 n_pre=4036 n_req=43876 n_rd=82784 n_write=51378 bw_util=0.1116
n_activity=341513 dram_eff=0.7857
bk0: 5360a 2315386i bk1: 5356a 2313449i bk2: 5216a 2317783i bk3: 5216a 2316009i bk4: 5120a 2318726i bk5: 5120a 2317374i bk6: 5120a 2319749i bk7: 5120a 2318120i bk8: 5120a 2319402i bk9: 5120a 2317547i bk10: 5096a 2316645i bk11: 5096a 2315281i bk12: 5048a 2319680i bk13: 5044a 2317823i bk14: 5316a 2315084i bk15: 5316a 2314342i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9062
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2404768 n_nop=2262754 n_act=3996 n_pre=3980 n_req=43848 n_rd=82752 n_write=51286 bw_util=0.1115
n_activity=341108 dram_eff=0.7859
bk0: 5352a 2315880i bk1: 5356a 2312604i bk2: 5220a 2317319i bk3: 5216a 2315711i bk4: 5120a 2318444i bk5: 5120a 2315971i bk6: 5120a 2319673i bk7: 5120a 2316713i bk8: 5120a 2321369i bk9: 5124a 2318798i bk10: 5088a 2316632i bk11: 5084a 2315059i bk12: 5040a 2320406i bk13: 5040a 2318570i bk14: 5316a 2315593i bk15: 5316a 2312481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.90419
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2404768 n_nop=2262598 n_act=4048 n_pre=4032 n_req=43838 n_rd=82756 n_write=51334 bw_util=0.1115
n_activity=341565 dram_eff=0.7852
bk0: 5356a 2314321i bk1: 5356a 2312395i bk2: 5220a 2318291i bk3: 5216a 2315946i bk4: 5120a 2319722i bk5: 5120a 2317019i bk6: 5120a 2320879i bk7: 5120a 2317846i bk8: 5120a 2319158i bk9: 5120a 2317902i bk10: 5088a 2317551i bk11: 5084a 2316323i bk12: 5044a 2321960i bk13: 5040a 2318562i bk14: 5316a 2316394i bk15: 5316a 2314563i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.89161
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2404768 n_nop=2262672 n_act=4042 n_pre=4026 n_req=43825 n_rd=82732 n_write=51296 bw_util=0.1115
n_activity=342018 dram_eff=0.7837
bk0: 5360a 2315784i bk1: 5356a 2314189i bk2: 5208a 2317914i bk3: 5204a 2315636i bk4: 5120a 2318641i bk5: 5120a 2316828i bk6: 5120a 2319500i bk7: 5120a 2318459i bk8: 5120a 2319799i bk9: 5120a 2317879i bk10: 5084a 2316562i bk11: 5084a 2315114i bk12: 5040a 2321005i bk13: 5040a 2318576i bk14: 5316a 2315069i bk15: 5320a 2313706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.88928
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2404768 n_nop=2262730 n_act=3999 n_pre=3983 n_req=43837 n_rd=82752 n_write=51304 bw_util=0.1115
n_activity=341581 dram_eff=0.7849
bk0: 5356a 2314858i bk1: 5356a 2313816i bk2: 5204a 2317753i bk3: 5204a 2315508i bk4: 5120a 2319990i bk5: 5120a 2316974i bk6: 5120a 2318611i bk7: 5120a 2316862i bk8: 5120a 2320395i bk9: 5120a 2318142i bk10: 5084a 2317332i bk11: 5084a 2316507i bk12: 5040a 2320474i bk13: 5040a 2318144i bk14: 5332a 2316133i bk15: 5332a 2313951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.90633
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2404768 n_nop=2262502 n_act=4090 n_pre=4074 n_req=43845 n_rd=82776 n_write=51326 bw_util=0.1115
n_activity=342308 dram_eff=0.7835
bk0: 5356a 2314457i bk1: 5356a 2313507i bk2: 5208a 2316830i bk3: 5208a 2315419i bk4: 5124a 2318306i bk5: 5120a 2315403i bk6: 5120a 2318534i bk7: 5120a 2317288i bk8: 5120a 2320632i bk9: 5120a 2317570i bk10: 5088a 2316583i bk11: 5084a 2315378i bk12: 5040a 2320431i bk13: 5040a 2317690i bk14: 5336a 2314462i bk15: 5336a 2313991i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.89106
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2404768 n_nop=2262515 n_act=4072 n_pre=4056 n_req=43838 n_rd=82772 n_write=51353 bw_util=0.1115
n_activity=341905 dram_eff=0.7846
bk0: 5352a 2314665i bk1: 5356a 2312250i bk2: 5204a 2316208i bk3: 5204a 2314526i bk4: 5124a 2319267i bk5: 5120a 2316395i bk6: 5120a 2319934i bk7: 5124a 2318027i bk8: 5120a 2318288i bk9: 5120a 2315200i bk10: 5088a 2316899i bk11: 5084a 2314372i bk12: 5040a 2320264i bk13: 5040a 2317608i bk14: 5340a 2314774i bk15: 5336a 2313938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.89505
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2404768 n_nop=2262576 n_act=4056 n_pre=4040 n_req=43835 n_rd=82772 n_write=51324 bw_util=0.1115
n_activity=341436 dram_eff=0.7855
bk0: 5356a 2315614i bk1: 5356a 2313191i bk2: 5208a 2317945i bk3: 5212a 2315145i bk4: 5120a 2319337i bk5: 5120a 2316664i bk6: 5120a 2318167i bk7: 5124a 2318216i bk8: 5120a 2319478i bk9: 5120a 2317286i bk10: 5084a 2316755i bk11: 5084a 2314728i bk12: 5044a 2320176i bk13: 5040a 2318058i bk14: 5332a 2315931i bk15: 5332a 2313678i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.89563
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2404768 n_nop=2262514 n_act=4059 n_pre=4043 n_req=43844 n_rd=82776 n_write=51376 bw_util=0.1116
n_activity=340571 dram_eff=0.7878
bk0: 5356a 2314352i bk1: 5352a 2313139i bk2: 5204a 2318328i bk3: 5208a 2315482i bk4: 5120a 2318407i bk5: 5120a 2316101i bk6: 5120a 2319710i bk7: 5120a 2317683i bk8: 5120a 2320108i bk9: 5120a 2317729i bk10: 5084a 2316121i bk11: 5084a 2314285i bk12: 5056a 2319481i bk13: 5056a 2318828i bk14: 5328a 2315524i bk15: 5328a 2313089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.87683
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2404768 n_nop=2262584 n_act=4035 n_pre=4019 n_req=43874 n_rd=82776 n_write=51354 bw_util=0.1116
n_activity=341286 dram_eff=0.786
bk0: 5352a 2314276i bk1: 5352a 2312483i bk2: 5204a 2316137i bk3: 5204a 2314508i bk4: 5120a 2319490i bk5: 5120a 2317611i bk6: 5120a 2319351i bk7: 5120a 2317229i bk8: 5120a 2319659i bk9: 5120a 2317974i bk10: 5084a 2316082i bk11: 5084a 2314622i bk12: 5056a 2319506i bk13: 5064a 2317585i bk14: 5328a 2315614i bk15: 5328a 2312900i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.8937
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2404768 n_nop=2262546 n_act=4061 n_pre=4045 n_req=43870 n_rd=82784 n_write=51332 bw_util=0.1115
n_activity=340999 dram_eff=0.7866
bk0: 5356a 2315019i bk1: 5352a 2313859i bk2: 5204a 2318749i bk3: 5204a 2316209i bk4: 5124a 2320723i bk5: 5120a 2318456i bk6: 5124a 2317217i bk7: 5120a 2316154i bk8: 5120a 2318538i bk9: 5120a 2316647i bk10: 5084a 2316363i bk11: 5084a 2314136i bk12: 5056a 2319468i bk13: 5056a 2317545i bk14: 5332a 2316844i bk15: 5328a 2313684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.88366

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35804, Miss = 10349, Miss_rate = 0.289, Pending_hits = 18674, Reservation_fails = 136
L2_cache_bank[1]: Access = 35774, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18644, Reservation_fails = 214
L2_cache_bank[2]: Access = 35744, Miss = 10344, Miss_rate = 0.289, Pending_hits = 18608, Reservation_fails = 190
L2_cache_bank[3]: Access = 35745, Miss = 10344, Miss_rate = 0.289, Pending_hits = 18644, Reservation_fails = 196
L2_cache_bank[4]: Access = 35745, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18624, Reservation_fails = 164
L2_cache_bank[5]: Access = 35738, Miss = 10343, Miss_rate = 0.289, Pending_hits = 18609, Reservation_fails = 181
L2_cache_bank[6]: Access = 35732, Miss = 10342, Miss_rate = 0.289, Pending_hits = 18628, Reservation_fails = 190
L2_cache_bank[7]: Access = 35734, Miss = 10341, Miss_rate = 0.289, Pending_hits = 18648, Reservation_fails = 156
L2_cache_bank[8]: Access = 35767, Miss = 10344, Miss_rate = 0.289, Pending_hits = 18637, Reservation_fails = 211
L2_cache_bank[9]: Access = 35762, Miss = 10344, Miss_rate = 0.289, Pending_hits = 18647, Reservation_fails = 134
L2_cache_bank[10]: Access = 35771, Miss = 10348, Miss_rate = 0.289, Pending_hits = 18644, Reservation_fails = 176
L2_cache_bank[11]: Access = 35768, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18655, Reservation_fails = 173
L2_cache_bank[12]: Access = 35744, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18579, Reservation_fails = 189
L2_cache_bank[13]: Access = 35771, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18636, Reservation_fails = 194
L2_cache_bank[14]: Access = 35766, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18647, Reservation_fails = 227
L2_cache_bank[15]: Access = 35768, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18644, Reservation_fails = 166
L2_cache_bank[16]: Access = 35768, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18619, Reservation_fails = 153
L2_cache_bank[17]: Access = 35768, Miss = 10347, Miss_rate = 0.289, Pending_hits = 18611, Reservation_fails = 136
L2_cache_bank[18]: Access = 35773, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18645, Reservation_fails = 144
L2_cache_bank[19]: Access = 35777, Miss = 10348, Miss_rate = 0.289, Pending_hits = 18633, Reservation_fails = 150
L2_cache_bank[20]: Access = 35779, Miss = 10350, Miss_rate = 0.289, Pending_hits = 18624, Reservation_fails = 160
L2_cache_bank[21]: Access = 35770, Miss = 10346, Miss_rate = 0.289, Pending_hits = 18667, Reservation_fails = 137
L2_total_cache_accesses = 786768
L2_total_cache_misses = 227608
L2_total_cache_miss_rate = 0.2893
L2_total_cache_pending_hits = 409967
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16317
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 288655
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 153864
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 132873
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 458836
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 327702
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 202
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=1508612
icnt_total_pkts_simt_to_mem=1376628
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.82549
	minimum = 6
	maximum = 42
Network latency average = 8.73373
	minimum = 6
	maximum = 34
Slowest packet = 1442501
Flit latency average = 8.83285
	minimum = 6
	maximum = 34
Slowest flit = 2688597
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0316292
	minimum = 0.0281615 (at node 2)
	maximum = 0.0360217 (at node 47)
Accepted packet rate average = 0.0316292
	minimum = 0.0281615 (at node 2)
	maximum = 0.0360217 (at node 47)
Injected flit rate average = 0.0474479
	minimum = 0.0281615 (at node 2)
	maximum = 0.0720434 (at node 47)
Accepted flit rate average= 0.0474479
	minimum = 0.035877 (at node 33)
	maximum = 0.0568294 (at node 25)
Injected packet length average = 1.50013
Accepted packet length average = 1.50013
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.6452 (6 samples)
	minimum = 6 (6 samples)
	maximum = 190.167 (6 samples)
Network latency average = 11.0046 (6 samples)
	minimum = 6 (6 samples)
	maximum = 181.167 (6 samples)
Flit latency average = 11.3841 (6 samples)
	minimum = 6 (6 samples)
	maximum = 180.167 (6 samples)
Fragmentation average = 0.0875876 (6 samples)
	minimum = 0 (6 samples)
	maximum = 101.833 (6 samples)
Injected packet rate average = 0.0521813 (6 samples)
	minimum = 0.046448 (6 samples)
	maximum = 0.0594519 (6 samples)
Accepted packet rate average = 0.0521813 (6 samples)
	minimum = 0.046448 (6 samples)
	maximum = 0.0594519 (6 samples)
Injected flit rate average = 0.0942161 (6 samples)
	minimum = 0.0652588 (6 samples)
	maximum = 0.131306 (6 samples)
Accepted flit rate average = 0.0942161 (6 samples)
	minimum = 0.0829151 (6 samples)
	maximum = 0.103726 (6 samples)
Injected packet size average = 1.80555 (6 samples)
Accepted packet size average = 1.80555 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 10 sec (1630 sec)
gpgpu_simulation_rate = 83628 (inst/sec)
gpgpu_simulation_rate = 1686 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 41924
gpu_sim_insn = 23068712
gpu_ipc =     550.2507
gpu_tot_sim_cycle = 3013617
gpu_tot_sim_insn = 159383980
gpu_tot_ipc =      52.8879
gpu_tot_issued_cta = 458752
max_total_param_size = 0
gpu_stall_dramfull = 343426
gpu_stall_icnt2sh    = 43520
partiton_reqs_in_parallel = 922250
partiton_reqs_in_parallel_total    = 28148456
partiton_level_parallism =      21.9981
partiton_level_parallism_total  =       9.6465
partiton_reqs_in_parallel_util = 922250
partiton_reqs_in_parallel_util_total    = 28148456
gpu_sim_cycle_parition_util = 41924
gpu_tot_sim_cycle_parition_util    = 1294363
partiton_level_parallism_util =      21.9981
partiton_level_parallism_util_total  =      21.7548
partiton_replys_in_parallel = 196624
partiton_replys_in_parallel_total    = 786768
L2_BW  =     444.5380 GB/Sec
L2_BW_total  =      30.9296 GB/Sec
gpu_total_sim_rate=86715

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5701876
	L1I_total_cache_misses = 6277
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 2686976
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0007
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2685184
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5695599
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6277
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2686976
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5701876
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
13689, 13365, 13446, 13304, 13592, 13338, 13584, 13388, 13544, 13355, 13439, 13305, 13444, 13277, 13434, 13035, 13529, 13075, 13263, 13137, 13434, 13185, 13371, 13042, 13282, 13106, 13332, 12970, 13307, 12963, 13330, 12902, 
gpgpu_n_tot_thrd_icount = 335560064
gpgpu_n_tot_w_icount = 10486252
gpgpu_n_stall_shd_mem = 435076
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 589908
gpgpu_n_mem_write_global = 393254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9437268
gpgpu_n_store_insn = 6291491
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 42991616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198098
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:813972	W0_Idle:59935453	W0_Scoreboard:5061231	W1:492	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:10485751	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4719152 {8:589894,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26215920 {40:65574,72:327680,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 560 {40:14,}
traffic_breakdown_coretomem[INST_ACC_R] = 1616 {8:202,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 36178672 {40:196678,72:393216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3146032 {8:393254,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 560 {40:14,}
traffic_breakdown_memtocore[INST_ACC_R] = 27472 {136:202,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 602 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 3013616 
mrq_lat_table:138649 	7994 	12513 	24940 	47029 	72941 	105879 	88744 	69699 	7948 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	520028 	313088 	132006 	11479 	770 	0 	1755 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	22 	737215 	76759 	11395 	4959 	87588 	42242 	16134 	489 	0 	770 	1 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	403914 	175828 	10168 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	131102 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	405 	37 	138 	0 	17 	2 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 10.482972 10.916129  9.149585  9.632653  9.435673  9.746223 10.918919 11.250871  9.075209  9.565983  9.002763  9.308572 10.363636 10.665552  8.755208  9.111111 
dram[1]: 10.686708 10.858974  9.206128 10.012121  9.622024 10.100000 10.570492 11.096220  9.206215  9.507289  9.123595  9.324713 10.917809 11.345196  8.652956  8.944149 
dram[2]: 10.671925 10.523364  9.107438  9.494253  9.581602  9.799392 10.660066 10.449839  9.455072  9.364943  8.966851  9.250712 10.524753 10.917809  8.652061  8.989305 
dram[3]: 10.647799 10.906451  8.983651  9.438396  9.550296  9.838414 10.653465 10.945763  9.103352  9.498542  9.184136  9.521995 10.384365 10.806780  8.709845  8.670103 
dram[4]: 10.739682 11.408784  9.068871  9.334277  9.699699  9.911043 10.416129 10.878788  9.137255  9.479651  9.155367  9.747747 10.626667 11.225352  8.641026  8.984000 
dram[5]: 10.371165 11.195364  8.595301  9.278873  9.500000  9.868502 10.283440 10.806020  9.440579  9.482558  9.274285  9.603550 10.221154 10.697987  8.531646  8.798956 
dram[6]: 10.610063 10.919354  8.929540  9.408571  9.604167  9.667665 10.633663 10.955933  9.370689  9.362069  9.047354  9.277143 10.521452 11.108014  8.512627  8.753246 
dram[7]: 10.783440 11.095082  8.932249  9.255618  9.620895 10.024845 10.474026 10.792643  9.311429  9.613569  8.983379  9.069833 10.562914 11.108014  8.572519  8.652956 
dram[8]: 10.712026 11.026058  9.127424  9.441260  9.485294 10.065420 10.267516 11.044520  9.112045  9.473837  9.204545  9.529411 10.132912 10.526316  8.548223  8.702843 
dram[9]: 10.650944 11.088525  8.603133  9.307910  9.935385 10.289809 10.730897 11.190972  8.899182  9.275568  9.138028  9.277143 10.094637 10.433225  8.957447  9.048388 
dram[10]: 10.304878 11.477966  9.178273  9.517341  9.575667 10.024845 10.349359 11.017065  8.816216  8.988980  9.247863  9.635015 10.355987 10.847458  8.529114  8.981334 
average row locality = 576421/59126 = 9.749027
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1724      1723      1680      1680      1648      1648      1648      1648      1648      1648      1642      1642      1630      1629      1708      1708 
dram[1]:      1722      1723      1681      1680      1649      1648      1648      1648      1648      1649      1640      1639      1628      1628      1709      1708 
dram[2]:      1723      1723      1681      1680      1648      1648      1648      1649      1648      1648      1640      1639      1629      1628      1708      1708 
dram[3]:      1724      1723      1677      1676      1648      1648      1648      1648      1648      1648      1639      1639      1628      1628      1708      1710 
dram[4]:      1723      1723      1676      1676      1648      1648      1648      1648      1648      1648      1640      1639      1628      1628      1713      1713 
dram[5]:      1723      1723      1677      1676      1648      1648      1648      1648      1648      1648      1640      1639      1628      1628      1714      1714 
dram[6]:      1722      1723      1676      1676      1649      1648      1648      1649      1648      1648      1640      1639      1628      1628      1715      1714 
dram[7]:      1723      1723      1677      1678      1648      1648      1648      1649      1648      1648      1639      1639      1629      1628      1713      1713 
dram[8]:      1723      1722      1676      1677      1648      1648      1648      1648      1648      1648      1639      1639      1632      1632      1712      1712 
dram[9]:      1722      1722      1676      1676      1648      1648      1648      1648      1648      1648      1639      1640      1632      1634      1712      1712 
dram[10]:      1723      1722      1676      1676      1648      1648      1649      1648      1648      1648      1639      1639      1632      1632      1713      1712 
total reads: 293147
bank skew: 1724/1628 = 1.06
chip skew: 26654/26640 = 1.00
number of total write accesses:
dram[0]:      1662      1661      1623      1624      1579      1578      1584      1581      1610      1614      1617      1616      1562      1560      1654      1654 
dram[1]:      1655      1665      1624      1624      1584      1584      1576      1581      1611      1612      1608      1606      1560      1560      1657      1655 
dram[2]:      1660      1655      1625      1624      1581      1576      1582      1580      1614      1611      1606      1608      1560      1560      1649      1654 
dram[3]:      1662      1658      1620      1618      1580      1579      1580      1581      1611      1610      1603      1608      1560      1560      1654      1654 
dram[4]:      1660      1654      1616      1619      1582      1583      1581      1583      1614      1613      1601      1607      1560      1560      1657      1656 
dram[5]:      1658      1658      1615      1618      1582      1579      1581      1583      1609      1614      1606      1607      1561      1560      1656      1656 
dram[6]:      1652      1662      1619      1617      1578      1581      1574      1583      1613      1610      1608      1608      1560      1560      1656      1656 
dram[7]:      1663      1661      1619      1617      1575      1580      1578      1578      1611      1611      1604      1608      1561      1560      1656      1653 
dram[8]:      1662      1663      1619      1618      1577      1583      1576      1577      1605      1611      1601      1601      1570      1568      1656      1656 
dram[9]:      1665      1660      1619      1619      1581      1583      1582      1575      1618      1617      1605      1607      1568      1569      1656      1654 
dram[10]:      1657      1664      1619      1617      1579      1580      1580      1580      1614      1615      1607      1608      1568      1568      1656      1656 
total reads: 283274
bank skew: 1665/1560 = 1.07
chip skew: 25779/25735 = 1.00
average mf latency per bank:
dram[0]:       1121      1129       667       678      1464      1473      1246      1263       729       746      1133      1136      1050      1057       726       737
dram[1]:       1143      1154       670       679      1468      1459      1253      1259       735       730      1161      1162      1044      1048       731       739
dram[2]:       1143      1154       666       673      1425      1432      1326      1333       723       728      1140      1148      1151      1159       731       734
dram[3]:       1143      1147       667       684      1414      1418      1330      1292       731       737      1145      1152      1146      1154       731       737
dram[4]:       1146      1148       677       674      1523      1521      1292      1297       735       732      1150      1144      1111       998       750       747
dram[5]:       1142      1147       668       676      1520      1522      1288      1293       731       736      1069      1071       994       995       743       754
dram[6]:       1138      1146       668       674      1529      1528      1292      1292       729       732      1062      1070       987       992       746       747
dram[7]:       1165      1169       669       672      1532      1531      1386      1388       732       729      1073      1058       989      1000       748       743
dram[8]:       1150      1078       696       701      1521      1523      1359      1367       720       722      1043      1044      1028      1028       712       711
dram[9]:       1080      1087       694       708      1525      1531      1296      1228       744       749      1048      1048      1034      1036       733       738
dram[10]:       1077      1083       697       664      1470      1476      1217      1222       740       740      1137      1142      1027      1034       730       737
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2482613 n_nop=2303507 n_act=5366 n_pre=5350 n_req=52433 n_rd=106616 n_write=61774 bw_util=0.1357
n_activity=417463 dram_eff=0.8067
bk0: 6896a 2375286i bk1: 6892a 2373721i bk2: 6720a 2378020i bk3: 6720a 2376149i bk4: 6592a 2380065i bk5: 6592a 2377580i bk6: 6592a 2381694i bk7: 6592a 2379821i bk8: 6592a 2381307i bk9: 6592a 2379297i bk10: 6568a 2376380i bk11: 6568a 2374894i bk12: 6520a 2380278i bk13: 6516a 2377330i bk14: 6832a 2375806i bk15: 6832a 2374145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0956
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2482613 n_nop=2303733 n_act=5308 n_pre=5292 n_req=52410 n_rd=106592 n_write=61688 bw_util=0.1356
n_activity=417003 dram_eff=0.8071
bk0: 6888a 2376144i bk1: 6892a 2371764i bk2: 6724a 2378277i bk3: 6720a 2375694i bk4: 6596a 2379653i bk5: 6592a 2377119i bk6: 6592a 2381676i bk7: 6592a 2378863i bk8: 6592a 2383582i bk9: 6596a 2380221i bk10: 6560a 2377172i bk11: 6556a 2375324i bk12: 6512a 2380428i bk13: 6512a 2378044i bk14: 6836a 2375383i bk15: 6832a 2371486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.09786
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2482613 n_nop=2303542 n_act=5390 n_pre=5374 n_req=52393 n_rd=106592 n_write=61715 bw_util=0.1356
n_activity=417453 dram_eff=0.8064
bk0: 6892a 2374614i bk1: 6892a 2372189i bk2: 6724a 2378025i bk3: 6720a 2375908i bk4: 6592a 2381130i bk5: 6592a 2377697i bk6: 6592a 2383370i bk7: 6596a 2378378i bk8: 6592a 2381538i bk9: 6592a 2379298i bk10: 6560a 2377352i bk11: 6556a 2376189i bk12: 6516a 2382420i bk13: 6512a 2378403i bk14: 6832a 2376864i bk15: 6832a 2374451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.07921
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2482613 n_nop=2303634 n_act=5379 n_pre=5363 n_req=52378 n_rd=106560 n_write=61677 bw_util=0.1355
n_activity=417862 dram_eff=0.8052
bk0: 6896a 2375639i bk1: 6892a 2373817i bk2: 6708a 2378216i bk3: 6704a 2375414i bk4: 6592a 2379971i bk5: 6592a 2377013i bk6: 6592a 2382283i bk7: 6592a 2379900i bk8: 6592a 2382875i bk9: 6592a 2379655i bk10: 6556a 2376878i bk11: 6556a 2375107i bk12: 6512a 2381632i bk13: 6512a 2378341i bk14: 6832a 2375750i bk15: 6840a 2372359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.07294
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2482613 n_nop=2303692 n_act=5330 n_pre=5314 n_req=52393 n_rd=106588 n_write=61689 bw_util=0.1356
n_activity=417455 dram_eff=0.8062
bk0: 6892a 2375173i bk1: 6892a 2373961i bk2: 6704a 2378363i bk3: 6704a 2375653i bk4: 6592a 2380829i bk5: 6592a 2376707i bk6: 6592a 2381280i bk7: 6592a 2378759i bk8: 6592a 2382991i bk9: 6592a 2379920i bk10: 6560a 2376512i bk11: 6556a 2375596i bk12: 6512a 2380506i bk13: 6512a 2376999i bk14: 6852a 2377118i bk15: 6852a 2374062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.09232
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2482613 n_nop=2303513 n_act=5411 n_pre=5395 n_req=52393 n_rd=106600 n_write=61694 bw_util=0.1356
n_activity=418245 dram_eff=0.8048
bk0: 6892a 2375135i bk1: 6892a 2373855i bk2: 6708a 2377304i bk3: 6704a 2374910i bk4: 6592a 2380032i bk5: 6592a 2376394i bk6: 6592a 2381491i bk7: 6592a 2378824i bk8: 6592a 2383344i bk9: 6592a 2379193i bk10: 6560a 2376841i bk11: 6556a 2375347i bk12: 6512a 2380593i bk13: 6512a 2377568i bk14: 6856a 2374689i bk15: 6856a 2373756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.07585
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2482613 n_nop=2303522 n_act=5391 n_pre=5375 n_req=52388 n_rd=106604 n_write=61721 bw_util=0.1356
n_activity=417849 dram_eff=0.8057
bk0: 6888a 2375781i bk1: 6892a 2372995i bk2: 6704a 2377160i bk3: 6704a 2374953i bk4: 6596a 2380870i bk5: 6592a 2376677i bk6: 6592a 2382621i bk7: 6596a 2379979i bk8: 6592a 2380780i bk9: 6592a 2377263i bk10: 6560a 2376856i bk11: 6556a 2374297i bk12: 6512a 2379910i bk13: 6512a 2377011i bk14: 6860a 2375888i bk15: 6856a 2373363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.07474
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2482613 n_nop=2303555 n_act=5387 n_pre=5371 n_req=52386 n_rd=106604 n_write=61696 bw_util=0.1356
n_activity=417349 dram_eff=0.8065
bk0: 6892a 2375836i bk1: 6892a 2373615i bk2: 6708a 2378057i bk3: 6712a 2375337i bk4: 6592a 2381697i bk5: 6592a 2377716i bk6: 6592a 2380670i bk7: 6596a 2379505i bk8: 6592a 2382278i bk9: 6592a 2379392i bk10: 6556a 2375756i bk11: 6556a 2373833i bk12: 6516a 2380594i bk13: 6512a 2377148i bk14: 6852a 2376596i bk15: 6852a 2372946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.07192
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2482613 n_nop=2303485 n_act=5394 n_pre=5378 n_req=52395 n_rd=106608 n_write=61748 bw_util=0.1356
n_activity=416464 dram_eff=0.8085
bk0: 6892a 2374615i bk1: 6888a 2373590i bk2: 6704a 2379010i bk3: 6708a 2375454i bk4: 6592a 2380634i bk5: 6592a 2377309i bk6: 6592a 2381981i bk7: 6592a 2379079i bk8: 6592a 2382524i bk9: 6592a 2379352i bk10: 6556a 2375716i bk11: 6556a 2373507i bk12: 6528a 2380214i bk13: 6528a 2378904i bk14: 6848a 2376150i bk15: 6848a 2372716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0611
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2482613 n_nop=2303506 n_act=5384 n_pre=5368 n_req=52431 n_rd=106612 n_write=61743 bw_util=0.1356
n_activity=417224 dram_eff=0.807
bk0: 6888a 2375466i bk1: 6888a 2373194i bk2: 6704a 2377413i bk3: 6704a 2374856i bk4: 6592a 2381278i bk5: 6592a 2378275i bk6: 6592a 2381196i bk7: 6592a 2378626i bk8: 6592a 2382375i bk9: 6592a 2380361i bk10: 6556a 2375923i bk11: 6560a 2373459i bk12: 6528a 2379392i bk13: 6536a 2376893i bk14: 6848a 2376739i bk15: 6848a 2373347i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.08055
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2482613 n_nop=2303535 n_act=5387 n_pre=5371 n_req=52421 n_rd=106612 n_write=61708 bw_util=0.1356
n_activity=416891 dram_eff=0.8075
bk0: 6892a 2375906i bk1: 6888a 2374155i bk2: 6704a 2379683i bk3: 6704a 2376149i bk4: 6592a 2382440i bk5: 6592a 2378896i bk6: 6596a 2379137i bk7: 6592a 2377729i bk8: 6592a 2381605i bk9: 6592a 2379391i bk10: 6556a 2376455i bk11: 6556a 2373683i bk12: 6528a 2379947i bk13: 6528a 2377412i bk14: 6852a 2377178i bk15: 6848a 2374114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.06291

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44743, Miss = 13328, Miss_rate = 0.298, Pending_hits = 21653, Reservation_fails = 136
L2_cache_bank[1]: Access = 44715, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21623, Reservation_fails = 214
L2_cache_bank[2]: Access = 44684, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21587, Reservation_fails = 190
L2_cache_bank[3]: Access = 44684, Miss = 13323, Miss_rate = 0.298, Pending_hits = 21623, Reservation_fails = 196
L2_cache_bank[4]: Access = 44683, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21603, Reservation_fails = 164
L2_cache_bank[5]: Access = 44677, Miss = 13323, Miss_rate = 0.298, Pending_hits = 21587, Reservation_fails = 181
L2_cache_bank[6]: Access = 44666, Miss = 13320, Miss_rate = 0.298, Pending_hits = 21606, Reservation_fails = 190
L2_cache_bank[7]: Access = 44669, Miss = 13320, Miss_rate = 0.298, Pending_hits = 21625, Reservation_fails = 156
L2_cache_bank[8]: Access = 44705, Miss = 13324, Miss_rate = 0.298, Pending_hits = 21616, Reservation_fails = 211
L2_cache_bank[9]: Access = 44699, Miss = 13323, Miss_rate = 0.298, Pending_hits = 21626, Reservation_fails = 134
L2_cache_bank[10]: Access = 44707, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21622, Reservation_fails = 176
L2_cache_bank[11]: Access = 44704, Miss = 13324, Miss_rate = 0.298, Pending_hits = 21632, Reservation_fails = 173
L2_cache_bank[12]: Access = 44680, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21558, Reservation_fails = 189
L2_cache_bank[13]: Access = 44707, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21615, Reservation_fails = 194
L2_cache_bank[14]: Access = 44702, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21626, Reservation_fails = 227
L2_cache_bank[15]: Access = 44704, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21623, Reservation_fails = 166
L2_cache_bank[16]: Access = 44704, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21598, Reservation_fails = 153
L2_cache_bank[17]: Access = 44704, Miss = 13326, Miss_rate = 0.298, Pending_hits = 21590, Reservation_fails = 136
L2_cache_bank[18]: Access = 44713, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21624, Reservation_fails = 144
L2_cache_bank[19]: Access = 44717, Miss = 13328, Miss_rate = 0.298, Pending_hits = 21611, Reservation_fails = 150
L2_cache_bank[20]: Access = 44717, Miss = 13328, Miss_rate = 0.298, Pending_hits = 21601, Reservation_fails = 160
L2_cache_bank[21]: Access = 44708, Miss = 13325, Miss_rate = 0.298, Pending_hits = 21645, Reservation_fails = 137
L2_total_cache_accesses = 983392
L2_total_cache_misses = 293147
L2_total_cache_miss_rate = 0.2981
L2_total_cache_pending_hits = 475494
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16329
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 354182
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 219397
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 198419
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73739
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 3
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 589908
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 202
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.040

icnt_total_pkts_mem_to_simt=1967380
icnt_total_pkts_simt_to_mem=1704340
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.6926
	minimum = 6
	maximum = 64
Network latency average = 9.94401
	minimum = 6
	maximum = 62
Slowest packet = 1579324
Flit latency average = 9.07031
	minimum = 6
	maximum = 60
Slowest flit = 3033749
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0938024
	minimum = 0.0834387 (at node 2)
	maximum = 0.106636 (at node 29)
Accepted packet rate average = 0.0938024
	minimum = 0.0834387 (at node 2)
	maximum = 0.106636 (at node 29)
Injected flit rate average = 0.187601
	minimum = 0.139064 (at node 2)
	maximum = 0.248754 (at node 29)
Accepted flit rate average= 0.187601
	minimum = 0.177587 (at node 34)
	maximum = 0.19605 (at node 18)
Injected packet length average = 1.99996
Accepted packet length average = 1.99996
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.3663 (7 samples)
	minimum = 6 (7 samples)
	maximum = 172.143 (7 samples)
Network latency average = 10.8531 (7 samples)
	minimum = 6 (7 samples)
	maximum = 164.143 (7 samples)
Flit latency average = 11.0536 (7 samples)
	minimum = 6 (7 samples)
	maximum = 163 (7 samples)
Fragmentation average = 0.0750751 (7 samples)
	minimum = 0 (7 samples)
	maximum = 87.2857 (7 samples)
Injected packet rate average = 0.0581272 (7 samples)
	minimum = 0.0517324 (7 samples)
	maximum = 0.0661925 (7 samples)
Accepted packet rate average = 0.0581272 (7 samples)
	minimum = 0.0517324 (7 samples)
	maximum = 0.0661925 (7 samples)
Injected flit rate average = 0.107557 (7 samples)
	minimum = 0.0758024 (7 samples)
	maximum = 0.148085 (7 samples)
Accepted flit rate average = 0.107557 (7 samples)
	minimum = 0.0964397 (7 samples)
	maximum = 0.116916 (7 samples)
Injected packet size average = 1.85037 (7 samples)
Accepted packet size average = 1.85037 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 30 min, 38 sec (1838 sec)
gpgpu_simulation_rate = 86715 (inst/sec)
gpgpu_simulation_rate = 1639 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 34947
gpu_sim_insn = 20971928
gpu_ipc =     600.1067
gpu_tot_sim_cycle = 3270714
gpu_tot_sim_insn = 180355908
gpu_tot_ipc =      55.1427
gpu_tot_issued_cta = 524288
max_total_param_size = 0
gpu_stall_dramfull = 343426
gpu_stall_icnt2sh    = 43880
partiton_reqs_in_parallel = 768834
partiton_reqs_in_parallel_total    = 29070706
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.1233
partiton_reqs_in_parallel_util = 768834
partiton_reqs_in_parallel_util_total    = 29070706
gpu_sim_cycle_parition_util = 34947
gpu_tot_sim_cycle_parition_util    = 1336287
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7611
partiton_replys_in_parallel = 65645
partiton_replys_in_parallel_total    = 983392
L2_BW  =     178.0438 GB/Sec
L2_BW_total  =      30.4007 GB/Sec
gpu_total_sim_rate=93642

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6488532
	L1I_total_cache_misses = 6282
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3211264
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0006
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3209472
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6482250
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6282
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3211264
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6488532
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
15460, 15113, 15217, 15052, 15340, 15086, 15332, 15136, 15292, 15080, 15164, 15007, 15169, 14979, 15159, 14714, 15254, 14731, 14988, 14747, 15090, 14818, 15004, 14652, 14938, 14693, 14965, 14557, 14917, 14550, 14940, 14489, 
gpgpu_n_tot_thrd_icount = 379614848
gpgpu_n_tot_w_icount = 11862964
gpgpu_n_stall_shd_mem = 435076
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 655540
gpgpu_n_mem_write_global = 393262
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10485940
gpgpu_n_store_insn = 6291499
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 51380224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198098
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:971666	W0_Idle:60002957	W0_Scoreboard:5464903	W1:948	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:11862007	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5244080 {8:655510,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26216240 {40:65582,72:327680,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1200 {40:30,}
traffic_breakdown_coretomem[INST_ACC_R] = 1656 {8:207,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38803312 {40:262294,72:393216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3146096 {8:393262,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1200 {40:30,}
traffic_breakdown_memtocore[INST_ACC_R] = 28152 {136:207,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 578 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 3267713 
mrq_lat_table:148723 	8180 	12631 	25100 	48952 	72958 	105879 	88744 	69699 	7948 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	578200 	320529 	132033 	11479 	770 	0 	1755 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	25 	801165 	78417 	11397 	4959 	87588 	42242 	16165 	490 	0 	770 	1 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	453415 	191833 	10294 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	131110 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	471 	40 	139 	0 	17 	2 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]: 10.298508 10.708075  8.631714  9.002666  8.634465  8.913747 11.003323 11.332191  8.386934  8.820580  8.348371  8.712042 10.021605 10.298412  8.196173  8.501241 
dram[1]: 10.490853 10.624616  8.636828  9.325967  8.805851  9.174515 10.658065 11.179054  8.496183  8.792106  8.548969  8.721052 10.495146 10.919192  8.094339  8.358537 
dram[2]: 10.413898 10.274627  8.551899  8.910290  8.753968  8.929729 10.746754 10.538217  8.680519  8.605670  8.371212  8.593265 10.169279 10.529221  8.106635  8.397058 
dram[3]: 10.454545 10.698758  8.320988  8.700258  8.728232  8.962060 10.740260 10.996677  8.389447  8.784210  8.687664  8.935310 10.040248 10.427652  8.157143  8.106383 
dram[4]: 10.477203 11.172078  8.391521  8.594388  8.897849  9.021798 10.438486 10.963576  8.439394  8.723238  8.659686  9.182825 10.169279 10.810000  8.065727  8.393643 
dram[5]: 10.078947 10.901898  7.992874  8.611253  8.687664  8.986413 10.373041 10.788274  8.690104  8.725848  8.723684  9.005435  9.836364 10.328026  8.004662  8.183333 
dram[6]: 10.355422 10.645061  8.339108  8.720207  8.751323  8.876676 10.651613 10.966887  8.588689  8.580976  8.568476  8.816489 10.109035 10.702971  7.974478  8.166271 
dram[7]: 10.648149 10.815047  8.318519  8.591837  8.784575  9.112947 10.562301 10.775245  8.558974  8.786842  8.468031  8.588083 10.204403 10.702971  8.039813  8.091981 
dram[8]: 10.454545 10.781250  8.441103  8.727980  8.766579  9.174515 10.357367 11.127946  8.355889  8.763780  8.659686  8.940540  9.754491 10.114907  8.018692  8.118203 
dram[9]: 10.394578 10.802507  8.021428  8.635898  9.140884  9.433048 10.615385 11.196610  8.183374  8.446970  8.647519  8.769841  9.719403 10.000000  8.360097  8.432432 
dram[10]: 10.102639 11.237785  8.526583  8.811519  8.842246  9.214484 10.343750 11.100671  8.053012  8.193627  8.723684  9.082191  9.957187 10.402555  7.972158  8.391198 
average row locality = 588899/63887 = 9.217822
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1772      1771      1728      1728      1696      1697      1696      1696      1696      1697      1689      1688      1669      1668      1756      1756 
dram[1]:      1770      1772      1729      1728      1696      1696      1696      1696      1696      1697      1685      1684      1667      1667      1758      1756 
dram[2]:      1771      1771      1729      1729      1696      1696      1696      1697      1696      1696      1685      1685      1668      1667      1756      1756 
dram[3]:      1772      1771      1725      1724      1696      1696      1696      1697      1696      1696      1684      1684      1667      1667      1756      1758 
dram[4]:      1771      1771      1724      1725      1696      1696      1696      1696      1696      1696      1684      1685      1668      1667      1762      1761 
dram[5]:      1772      1771      1725      1724      1696      1696      1696      1697      1696      1696      1686      1684      1668      1667      1762      1763 
dram[6]:      1770      1771      1725      1724      1698      1698      1696      1697      1696      1696      1685      1684      1668      1667      1764      1764 
dram[7]:      1771      1772      1725      1726      1696      1696      1696      1698      1696      1696      1684      1684      1668      1667      1761      1761 
dram[8]:      1771      1771      1724      1726      1696      1697      1696      1696      1697      1696      1684      1684      1672      1672      1760      1761 
dram[9]:      1770      1770      1725      1724      1696      1696      1698      1696      1697      1696      1684      1685      1672      1675      1761      1761 
dram[10]:      1772      1770      1724      1724      1696      1696      1698      1696      1696      1696      1685      1684      1672      1672      1762      1760 
total reads: 301380
bank skew: 1772/1667 = 1.06
chip skew: 27406/27385 = 1.00
number of total write accesses:
dram[0]:      1678      1677      1647      1648      1611      1610      1616      1613      1642      1646      1642      1640      1578      1576      1670      1670 
dram[1]:      1671      1681      1648      1648      1615      1616      1608      1613      1643      1644      1632      1630      1576      1576      1674      1671 
dram[2]:      1676      1671      1649      1648      1613      1608      1614      1612      1646      1643      1630      1632      1576      1576      1665      1670 
dram[3]:      1678      1674      1645      1643      1612      1611      1612      1613      1643      1642      1626      1631      1576      1576      1670      1671 
dram[4]:      1676      1670      1641      1644      1614      1615      1613      1615      1646      1645      1624      1630      1576      1576      1674      1672 
dram[5]:      1675      1674      1640      1643      1614      1611      1613      1615      1641      1646      1629      1630      1578      1576      1672      1674 
dram[6]:      1668      1678      1644      1642      1610      1613      1606      1615      1645      1642      1631      1631      1577      1576      1673      1674 
dram[7]:      1679      1678      1644      1642      1607      1612      1610      1610      1642      1643      1627      1631      1577      1576      1672      1670 
dram[8]:      1679      1679      1644      1643      1609      1615      1608      1609      1637      1643      1624      1624      1586      1585      1672      1673 
dram[9]:      1681      1676      1644      1644      1613      1615      1614      1607      1650      1649      1628      1630      1584      1585      1675      1671 
dram[10]:      1673      1680      1644      1642      1611      1612      1612      1612      1646      1647      1630      1631      1584      1584      1674      1672 
total reads: 287519
bank skew: 1681/1576 = 1.07
chip skew: 26166/26120 = 1.00
average mf latency per bank:
dram[0]:       1125      1134       679       690      1456      1465      1243      1260       739       754      1135      1138      1054      1061       738       749
dram[1]:       1147      1158       682       691      1461      1451      1250      1255       744       740      1162      1164      1048      1052       743       751
dram[2]:       1148      1158       678       685      1418      1425      1321      1328       733       737      1141      1149      1154      1161       744       747
dram[3]:       1148      1151       678       695      1407      1411      1325      1288       740       746      1147      1153      1148      1156       743       749
dram[4]:       1150      1153       688       686      1513      1512      1287      1293       744       742      1152      1146      1114      1003       762       760
dram[5]:       1146      1151       680       688      1510      1513      1284      1289       740       745      1072      1073       998      1000       755       766
dram[6]:       1142      1150       680       686      1519      1518      1287      1288       738       741      1065      1073       992       997       758       759
dram[7]:       1168      1172       680       684      1522      1522      1379      1381       742       738      1076      1061       993      1005       761       755
dram[8]:       1154      1083       708       712      1511      1513      1353      1361       729       732      1047      1048      1032      1032       724       724
dram[9]:       1085      1092       705       719      1515      1522      1291      1225       753       758      1052      1052      1039      1041       745       750
dram[10]:       1082      1089       708       676      1462      1467      1214      1219       749       749      1139      1144      1032      1039       741       749
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2547503 n_nop=2363015 n_act=5789 n_pre=5773 n_req=53567 n_rd=109612 n_write=63314 bw_util=0.1358
n_activity=439026 dram_eff=0.7878
bk0: 7088a 2439107i bk1: 7084a 2437451i bk2: 6912a 2441362i bk3: 6912a 2439443i bk4: 6784a 2443082i bk5: 6788a 2440398i bk6: 6784a 2445126i bk7: 6784a 2443142i bk8: 6784a 2444288i bk9: 6788a 2442271i bk10: 6756a 2439532i bk11: 6752a 2438142i bk12: 6676a 2443977i bk13: 6672a 2441161i bk14: 7024a 2439235i bk15: 7024a 2437531i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.99383
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2547503 n_nop=2363263 n_act=5730 n_pre=5714 n_req=53539 n_rd=109572 n_write=63224 bw_util=0.1357
n_activity=438198 dram_eff=0.7887
bk0: 7080a 2439979i bk1: 7088a 2435366i bk2: 6916a 2441604i bk3: 6912a 2438981i bk4: 6784a 2442615i bk5: 6784a 2439940i bk6: 6784a 2445047i bk7: 6784a 2442331i bk8: 6784a 2446598i bk9: 6788a 2443203i bk10: 6740a 2440484i bk11: 6736a 2438539i bk12: 6668a 2444221i bk13: 6668a 2441816i bk14: 7032a 2438839i bk15: 7024a 2434896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9958
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2547503 n_nop=2363048 n_act=5822 n_pre=5806 n_req=53523 n_rd=109576 n_write=63251 bw_util=0.1357
n_activity=438960 dram_eff=0.7874
bk0: 7084a 2438396i bk1: 7084a 2435939i bk2: 6916a 2441339i bk3: 6916a 2439206i bk4: 6784a 2444071i bk5: 6784a 2440512i bk6: 6784a 2446871i bk7: 6788a 2441775i bk8: 6784a 2444540i bk9: 6784a 2442157i bk10: 6740a 2440532i bk11: 6740a 2439378i bk12: 6672a 2446242i bk13: 6668a 2442247i bk14: 7024a 2440278i bk15: 7024a 2437825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.97774
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2547503 n_nop=2363146 n_act=5808 n_pre=5792 n_req=53508 n_rd=109540 n_write=63217 bw_util=0.1356
n_activity=439381 dram_eff=0.7864
bk0: 7088a 2439459i bk1: 7084a 2437549i bk2: 6900a 2441398i bk3: 6896a 2438499i bk4: 6784a 2442854i bk5: 6784a 2439920i bk6: 6784a 2445778i bk7: 6788a 2443384i bk8: 6784a 2445846i bk9: 6784a 2442652i bk10: 6736a 2440277i bk11: 6736a 2438451i bk12: 6668a 2445479i bk13: 6668a 2442151i bk14: 7024a 2439159i bk15: 7032a 2435712i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.97168
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2547503 n_nop=2363186 n_act=5764 n_pre=5748 n_req=53525 n_rd=109576 n_write=63229 bw_util=0.1357
n_activity=439372 dram_eff=0.7866
bk0: 7084a 2438944i bk1: 7084a 2437745i bk2: 6896a 2441548i bk3: 6900a 2438755i bk4: 6784a 2443730i bk5: 6784a 2439552i bk6: 6784a 2444691i bk7: 6784a 2442198i bk8: 6784a 2446027i bk9: 6784a 2442821i bk10: 6736a 2439940i bk11: 6740a 2438892i bk12: 6672a 2444309i bk13: 6668a 2440746i bk14: 7048a 2440515i bk15: 7044a 2437408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.99041
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2547503 n_nop=2362971 n_act=5853 n_pre=5837 n_req=53530 n_rd=109596 n_write=63246 bw_util=0.1357
n_activity=440018 dram_eff=0.7856
bk0: 7088a 2438884i bk1: 7084a 2437602i bk2: 6900a 2440482i bk3: 6896a 2438062i bk4: 6784a 2442911i bk5: 6784a 2439302i bk6: 6784a 2444865i bk7: 6788a 2442214i bk8: 6784a 2446313i bk9: 6784a 2442081i bk10: 6744a 2440164i bk11: 6736a 2438635i bk12: 6672a 2444346i bk13: 6668a 2441291i bk14: 7048a 2438142i bk15: 7052a 2436973i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.97442
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2547503 n_nop=2362982 n_act=5826 n_pre=5810 n_req=53528 n_rd=109612 n_write=63273 bw_util=0.1357
n_activity=439857 dram_eff=0.7861
bk0: 7080a 2439485i bk1: 7084a 2436741i bk2: 6900a 2440376i bk3: 6896a 2438146i bk4: 6792a 2443835i bk5: 6792a 2439521i bk6: 6784a 2446072i bk7: 6788a 2443350i bk8: 6784a 2443728i bk9: 6784a 2440155i bk10: 6740a 2440221i bk11: 6736a 2437542i bk12: 6672a 2443598i bk13: 6668a 2440800i bk14: 7056a 2439212i bk15: 7056a 2436643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.97318
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2547503 n_nop=2363059 n_act=5818 n_pre=5802 n_req=53517 n_rd=109588 n_write=63236 bw_util=0.1357
n_activity=438910 dram_eff=0.7875
bk0: 7084a 2439674i bk1: 7088a 2437323i bk2: 6900a 2441285i bk3: 6904a 2438555i bk4: 6784a 2444594i bk5: 6784a 2440507i bk6: 6784a 2444097i bk7: 6792a 2442715i bk8: 6784a 2445256i bk9: 6784a 2442252i bk10: 6736a 2439045i bk11: 6736a 2437123i bk12: 6672a 2444470i bk13: 6668a 2440952i bk14: 7044a 2440051i bk15: 7044a 2436323i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.97062
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2547503 n_nop=2362955 n_act=5828 n_pre=5812 n_req=53533 n_rd=109612 n_write=63296 bw_util=0.1357
n_activity=437840 dram_eff=0.7898
bk0: 7084a 2438356i bk1: 7084a 2437385i bk2: 6896a 2442164i bk3: 6904a 2438582i bk4: 6784a 2443586i bk5: 6788a 2440167i bk6: 6784a 2445376i bk7: 6784a 2442445i bk8: 6788a 2445448i bk9: 6784a 2442206i bk10: 6736a 2439084i bk11: 6736a 2436748i bk12: 6688a 2443966i bk13: 6688a 2442673i bk14: 7040a 2439635i bk15: 7044a 2436023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.96007
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2547503 n_nop=2362948 n_act=5826 n_pre=5810 n_req=53572 n_rd=109624 n_write=63295 bw_util=0.1358
n_activity=439536 dram_eff=0.7868
bk0: 7080a 2439193i bk1: 7080a 2436878i bk2: 6900a 2440616i bk3: 6896a 2438030i bk4: 6784a 2444216i bk5: 6784a 2441218i bk6: 6792a 2444523i bk7: 6784a 2441983i bk8: 6788a 2445258i bk9: 6784a 2443246i bk10: 6736a 2439276i bk11: 6740a 2436708i bk12: 6688a 2443200i bk13: 6700a 2440577i bk14: 7044a 2440121i bk15: 7044a 2436631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.97904
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2547503 n_nop=2363007 n_act=5824 n_pre=5808 n_req=53557 n_rd=109612 n_write=63252 bw_util=0.1357
n_activity=438989 dram_eff=0.7876
bk0: 7088a 2439680i bk1: 7080a 2437871i bk2: 6896a 2442865i bk3: 6896a 2439331i bk4: 6784a 2445419i bk5: 6784a 2441800i bk6: 6792a 2442540i bk7: 6784a 2441310i bk8: 6784a 2444552i bk9: 6784a 2442274i bk10: 6740a 2439781i bk11: 6736a 2437056i bk12: 6688a 2443671i bk13: 6688a 2441157i bk14: 7048a 2440590i bk15: 7040a 2437344i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.96175

========= L2 cache stats =========
L2_cache_bank[0]: Access = 47729, Miss = 13702, Miss_rate = 0.287, Pending_hits = 24239, Reservation_fails = 136
L2_cache_bank[1]: Access = 47705, Miss = 13701, Miss_rate = 0.287, Pending_hits = 24212, Reservation_fails = 214
L2_cache_bank[2]: Access = 47664, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24156, Reservation_fails = 190
L2_cache_bank[3]: Access = 47665, Miss = 13696, Miss_rate = 0.287, Pending_hits = 24211, Reservation_fails = 196
L2_cache_bank[4]: Access = 47659, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24191, Reservation_fails = 164
L2_cache_bank[5]: Access = 47660, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24171, Reservation_fails = 181
L2_cache_bank[6]: Access = 47642, Miss = 13692, Miss_rate = 0.287, Pending_hits = 24190, Reservation_fails = 190
L2_cache_bank[7]: Access = 47648, Miss = 13693, Miss_rate = 0.287, Pending_hits = 24213, Reservation_fails = 156
L2_cache_bank[8]: Access = 47687, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24185, Reservation_fails = 211
L2_cache_bank[9]: Access = 47679, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24215, Reservation_fails = 134
L2_cache_bank[10]: Access = 47689, Miss = 13701, Miss_rate = 0.287, Pending_hits = 24203, Reservation_fails = 176
L2_cache_bank[11]: Access = 47684, Miss = 13698, Miss_rate = 0.287, Pending_hits = 24213, Reservation_fails = 173
L2_cache_bank[12]: Access = 47667, Miss = 13702, Miss_rate = 0.287, Pending_hits = 24135, Reservation_fails = 189
L2_cache_bank[13]: Access = 47691, Miss = 13701, Miss_rate = 0.287, Pending_hits = 24187, Reservation_fails = 194
L2_cache_bank[14]: Access = 47680, Miss = 13697, Miss_rate = 0.287, Pending_hits = 24203, Reservation_fails = 227
L2_cache_bank[15]: Access = 47684, Miss = 13700, Miss_rate = 0.287, Pending_hits = 24206, Reservation_fails = 166
L2_cache_bank[16]: Access = 47690, Miss = 13700, Miss_rate = 0.287, Pending_hits = 24188, Reservation_fails = 153
L2_cache_bank[17]: Access = 47696, Miss = 13703, Miss_rate = 0.287, Pending_hits = 24168, Reservation_fails = 136
L2_cache_bank[18]: Access = 47707, Miss = 13703, Miss_rate = 0.287, Pending_hits = 24222, Reservation_fails = 144
L2_cache_bank[19]: Access = 47708, Miss = 13703, Miss_rate = 0.287, Pending_hits = 24201, Reservation_fails = 150
L2_cache_bank[20]: Access = 47711, Miss = 13705, Miss_rate = 0.287, Pending_hits = 24194, Reservation_fails = 160
L2_cache_bank[21]: Access = 47692, Miss = 13698, Miss_rate = 0.287, Pending_hits = 24230, Reservation_fails = 137
L2_total_cache_accesses = 1049037
L2_total_cache_misses = 301380
L2_total_cache_miss_rate = 0.2873
L2_total_cache_pending_hits = 532333
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16890
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 411021
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 227629
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 198427
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73739
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 655540
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393262
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 207
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.040

icnt_total_pkts_mem_to_simt=2098677
icnt_total_pkts_simt_to_mem=1770009
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.02552
	minimum = 6
	maximum = 40
Network latency average = 8.88006
	minimum = 6
	maximum = 40
Slowest packet = 1966978
Flit latency average = 8.97199
	minimum = 6
	maximum = 39
Slowest flit = 3806598
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0375694
	minimum = 0.0334516 (at node 15)
	maximum = 0.0428375 (at node 46)
Accepted packet rate average = 0.0375694
	minimum = 0.0334516 (at node 15)
	maximum = 0.0428375 (at node 46)
Injected flit rate average = 0.056363
	minimum = 0.0334516 (at node 15)
	maximum = 0.0856893 (at node 40)
Accepted flit rate average= 0.056363
	minimum = 0.04258 (at node 32)
	maximum = 0.0675757 (at node 16)
Injected packet length average = 1.50024
Accepted packet length average = 1.50024
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.9487 (8 samples)
	minimum = 6 (8 samples)
	maximum = 155.625 (8 samples)
Network latency average = 10.6065 (8 samples)
	minimum = 6 (8 samples)
	maximum = 148.625 (8 samples)
Flit latency average = 10.7934 (8 samples)
	minimum = 6 (8 samples)
	maximum = 147.5 (8 samples)
Fragmentation average = 0.0656907 (8 samples)
	minimum = 0 (8 samples)
	maximum = 76.375 (8 samples)
Injected packet rate average = 0.0555575 (8 samples)
	minimum = 0.0494473 (8 samples)
	maximum = 0.0632731 (8 samples)
Accepted packet rate average = 0.0555575 (8 samples)
	minimum = 0.0494473 (8 samples)
	maximum = 0.0632731 (8 samples)
Injected flit rate average = 0.101158 (8 samples)
	minimum = 0.0705086 (8 samples)
	maximum = 0.140285 (8 samples)
Accepted flit rate average = 0.101158 (8 samples)
	minimum = 0.0897073 (8 samples)
	maximum = 0.110748 (8 samples)
Injected packet size average = 1.82077 (8 samples)
Accepted packet size average = 1.82077 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 6 sec (1926 sec)
gpgpu_simulation_rate = 93642 (inst/sec)
gpgpu_simulation_rate = 1698 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 41957
gpu_sim_insn = 23068752
gpu_ipc =     549.8189
gpu_tot_sim_cycle = 3534821
gpu_tot_sim_insn = 203424660
gpu_tot_ipc =      57.5488
gpu_tot_issued_cta = 589824
max_total_param_size = 0
gpu_stall_dramfull = 343490
gpu_stall_icnt2sh    = 57891
partiton_reqs_in_parallel = 922990
partiton_reqs_in_parallel_total    = 29839540
partiton_level_parallism =      21.9985
partiton_level_parallism_total  =       8.7027
partiton_reqs_in_parallel_util = 922990
partiton_reqs_in_parallel_util_total    = 29839540
gpu_sim_cycle_parition_util = 41957
gpu_tot_sim_cycle_parition_util    = 1371234
partiton_level_parallism_util =      21.9985
partiton_level_parallism_util_total  =      21.7681
partiton_replys_in_parallel = 196640
partiton_replys_in_parallel_total    = 1049037
L2_BW  =     444.2245 GB/Sec
L2_BW_total  =      33.4020 GB/Sec
gpu_total_sim_rate=95280

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7275012
	L1I_total_cache_misses = 6282
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3473408
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0005
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3471616
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7268730
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6282
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3473408
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7275012
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
17431, 17084, 17215, 17023, 17311, 17084, 17330, 17134, 17263, 17051, 17135, 16978, 17113, 16923, 17157, 16712, 17225, 16708, 16986, 16745, 17088, 16789, 16975, 16623, 16909, 16691, 16936, 16528, 16888, 16521, 16911, 16460, 
gpgpu_n_tot_thrd_icount = 427852416
gpgpu_n_tot_w_icount = 13370388
gpgpu_n_stall_shd_mem = 435095
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 786612
gpgpu_n_mem_write_global = 458830
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 12583092
gpgpu_n_store_insn = 7340107
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 55574528
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198117
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1022017	W0_Idle:60011568	W0_Scoreboard:6508902	W1:1044	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:13369335	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6292656 {8:786582,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30936112 {40:65614,72:393216,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1200 {40:30,}
traffic_breakdown_coretomem[INST_ACC_R] = 1656 {8:207,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 48240496 {40:262294,72:524288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3670640 {8:458830,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1200 {40:30,}
traffic_breakdown_memtocore[INST_ACC_R] = 28152 {136:207,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 525 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 3534820 
mrq_lat_table:176522 	9972 	15686 	30428 	58540 	88764 	129022 	95584 	70440 	7959 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	684114 	410802 	132486 	11479 	770 	0 	1755 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	27 	973888 	101294 	12427 	4961 	87594 	42242 	16165 	490 	0 	770 	1 	1754 	1796 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	535315 	237619 	13678 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196678 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	543 	52 	139 	0 	17 	2 	15 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  9.479905  9.920792  8.184100  8.492408  8.363238  8.721461  9.730280  9.802564  8.126316  8.529801  7.871690  8.151898  9.430348  9.712820  7.790606  7.981964 
dram[1]:  9.758536  9.957816  8.290255  8.852942  8.554810  8.833718  9.563910 10.081794  8.285408  8.490109  7.960744  8.056485  9.785530 10.071809  7.684008  8.046465 
dram[2]:  9.586124  9.643373  8.154166  8.522876  8.510022  8.672728  9.725191  9.507463  8.455142  8.393478  7.907598  8.147991  9.565657  9.762887  7.705426  7.977956 
dram[3]:  9.709443  9.937965  7.965306  8.351178  8.526786  8.840278  9.622167  9.950521  8.180085  8.558759  8.116034  8.410480  9.443891  9.887729  7.655769  7.691120 
dram[4]:  9.655421 10.258974  7.987705  8.165272  8.608109  8.710706  9.388206  9.802564  8.171247  8.603563  7.946281  8.465934  9.401985 10.045093  7.601905  8.010040 
dram[5]:  9.251732  9.990025  7.658153  8.280254  8.290672  8.679545  9.388206  9.560000  8.334773  8.455142  8.126582  8.445175  9.241464  9.785530  7.629063  7.747573 
dram[6]:  9.587530  9.778049  7.979550  8.403017  8.432672  8.608109  9.535000  9.906735  8.361472  8.321120  8.077568  8.301724  9.330050  9.836364  7.618320  7.829412 
dram[7]:  9.756691  9.898766  8.028807  8.199580  8.384615  8.863109  9.158274  9.547500  8.321120  8.542035  7.966874  8.109473  9.448877  9.965790  7.487805  7.739806 
dram[8]:  9.637019 10.027500  7.977505  8.409483  8.482223  8.811060  9.375921 10.018373  8.050104  8.432315  7.948347  8.450549  9.139423  9.523809  7.610687  7.760700 
dram[9]:  9.459906  9.821078  7.636008  8.249472  8.865429  9.124105  9.449383  9.909091  7.853955  8.216560  7.919753  8.111579  9.268292  9.444169  7.806262  7.974000 
dram[10]:  9.490521 10.442708  8.078675  8.457701  8.562780  8.863109  9.207229 10.000000  7.887755  8.054167  8.143764  8.465934  9.359606  9.743589  7.528302  8.008032 
average row locality = 683002/78609 = 8.688598
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2156      2155      2104      2105      2065      2065      2064      2064      2064      2064      2056      2056      2037      2036      2135      2136 
dram[1]:      2154      2156      2105      2104      2064      2064      2064      2064      2064      2065      2053      2052      2035      2035      2137      2135 
dram[2]:      2155      2155      2105      2104      2064      2064      2064      2065      2064      2064      2053      2053      2036      2035      2135      2135 
dram[3]:      2156      2155      2100      2099      2064      2064      2064      2064      2064      2064      2052      2052      2035      2035      2135      2137 
dram[4]:      2155      2155      2099      2100      2064      2064      2064      2064      2064      2064      2052      2053      2036      2035      2142      2141 
dram[5]:      2156      2155      2100      2099      2064      2064      2064      2065      2064      2064      2054      2052      2035      2035      2142      2142 
dram[6]:      2154      2155      2100      2099      2066      2065      2064      2065      2064      2064      2053      2052      2036      2035      2144      2144 
dram[7]:      2155      2156      2100      2102      2064      2064      2064      2065      2064      2064      2052      2052      2036      2035      2142      2141 
dram[8]:      2155      2155      2099      2101      2064      2065      2064      2064      2065      2064      2053      2052      2040      2040      2140      2141 
dram[9]:      2154      2154      2100      2099      2064      2064      2067      2064      2066      2065      2052      2053      2040      2043      2141      2141 
dram[10]:      2156      2154      2099      2099      2064      2064      2065      2064      2064      2064      2053      2052      2040      2040      2142      2140 
total reads: 366916
bank skew: 2156/2035 = 1.06
chip skew: 33367/33340 = 1.00
number of total write accesses:
dram[0]:      1854      1853      1808      1810      1757      1755      1760      1759      1796      1800      1809      1808      1754      1752      1846      1847 
dram[1]:      1847      1857      1808      1809      1760      1761      1752      1757      1797      1798      1800      1799      1752      1752      1851      1848 
dram[2]:      1852      1847      1809      1808      1757      1752      1758      1757      1800      1797      1798      1801      1752      1753      1841      1846 
dram[3]:      1854      1850      1803      1801      1756      1755      1756      1757      1797      1796      1795      1800      1752      1752      1846      1847 
dram[4]:      1852      1846      1799      1803      1758      1760      1757      1759      1801      1799      1794      1799      1753      1752      1849      1848 
dram[5]:      1850      1851      1798      1801      1758      1755      1757      1759      1795      1800      1798      1799      1754      1752      1848      1848 
dram[6]:      1844      1854      1802      1800      1754      1757      1750      1759      1799      1797      1800      1800      1752      1752      1848      1849 
dram[7]:      1855      1853      1802      1801      1751      1756      1755      1754      1797      1797      1796      1800      1753      1752      1849      1845 
dram[8]:      1854      1856      1802      1801      1753      1759      1752      1753      1791      1798      1794      1793      1762      1760      1848      1848 
dram[9]:      1857      1853      1802      1803      1757      1759      1760      1751      1806      1805      1797      1800      1760      1763      1848      1846 
dram[10]:      1849      1856      1803      1800      1755      1756      1756      1756      1801      1802      1799      1800      1760      1760      1848      1848 
total reads: 316086
bank skew: 1857/1750 = 1.06
chip skew: 28768/28716 = 1.00
average mf latency per bank:
dram[0]:       1037      1047       654       665      1327      1337      1143      1159       706       722      1047      1051       972       980       704       715
dram[1]:       1056      1068       657       667      1332      1326      1149      1154       711       707      1069      1072       967       974       708       717
dram[2]:       1056      1066       652       661      1295      1302      1211      1218       701       707      1052      1059      1058      1065       708       714
dram[3]:       1056      1061       653       670      1285      1291      1214      1183       707       714      1056      1063      1052      1062       708       715
dram[4]:       1058      1061       663       662      1378      1378      1181      1187       711       712      1060      1056      1025       931       726       723
dram[5]:       1054      1061       655       662      1375      1378      1179      1185       708       713       992       994       925       927       719       729
dram[6]:       1050      1059       656       663      1383      1384      1181      1183       706       710       986       993       920       927       721       723
dram[7]:       1073      1077       656       660      1385      1386      1261      1265       708       707       995       984       921       932       725       719
dram[8]:       1061      1002       679       684      1376      1379      1238      1245       698       703       970       973       954       957       693       692
dram[9]:       1003      1009       677       690      1380      1387      1184      1129       719       724       974       976       961       964       710       716
dram[10]:       1001      1007       679       653      1333      1339      1118      1123       716       717      1050      1055       954       961       708       715
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2625410 n_nop=2403977 n_act=7140 n_pre=7124 n_req=62130 n_rd=133448 n_write=73721 bw_util=0.1578
n_activity=514711 dram_eff=0.805
bk0: 8624a 2499239i bk1: 8620a 2496960i bk2: 8416a 2502259i bk3: 8420a 2498964i bk4: 8260a 2503801i bk5: 8260a 2500793i bk6: 8256a 2508095i bk7: 8256a 2504220i bk8: 8256a 2506598i bk9: 8256a 2503776i bk10: 8224a 2500395i bk11: 8224a 2498128i bk12: 8148a 2503619i bk13: 8144a 2500112i bk14: 8540a 2499854i bk15: 8544a 2496210i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.17103
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2625410 n_nop=2404300 n_act=7045 n_pre=7029 n_req=62099 n_rd=133404 n_write=73632 bw_util=0.1577
n_activity=514047 dram_eff=0.8055
bk0: 8616a 2500639i bk1: 8624a 2495623i bk2: 8420a 2502072i bk3: 8416a 2498355i bk4: 8256a 2503107i bk5: 8256a 2499528i bk6: 8256a 2508399i bk7: 8256a 2504525i bk8: 8256a 2508974i bk9: 8260a 2505192i bk10: 8212a 2501089i bk11: 8208a 2498452i bk12: 8140a 2504789i bk13: 8140a 2500541i bk14: 8548a 2499269i bk15: 8540a 2494543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.16759
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2625410 n_nop=2404111 n_act=7132 n_pre=7116 n_req=62079 n_rd=133404 n_write=73647 bw_util=0.1577
n_activity=514612 dram_eff=0.8047
bk0: 8620a 2498762i bk1: 8620a 2496180i bk2: 8420a 2502321i bk3: 8416a 2499164i bk4: 8256a 2505684i bk5: 8256a 2500978i bk6: 8256a 2510209i bk7: 8260a 2503804i bk8: 8256a 2507505i bk9: 8256a 2504350i bk10: 8212a 2500576i bk11: 8212a 2498876i bk12: 8144a 2506671i bk13: 8140a 2501391i bk14: 8540a 2501037i bk15: 8540a 2497239i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.15495
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2625410 n_nop=2404251 n_act=7111 n_pre=7095 n_req=62057 n_rd=133360 n_write=73593 bw_util=0.1577
n_activity=514948 dram_eff=0.8038
bk0: 8624a 2500073i bk1: 8620a 2497670i bk2: 8400a 2502433i bk3: 8396a 2498847i bk4: 8256a 2504034i bk5: 8256a 2500197i bk6: 8256a 2508565i bk7: 8256a 2505682i bk8: 8256a 2508700i bk9: 8256a 2504498i bk10: 8208a 2500240i bk11: 8208a 2497421i bk12: 8140a 2505507i bk13: 8140a 2501861i bk14: 8540a 2499658i bk15: 8548a 2495328i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.14062
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2625410 n_nop=2404167 n_act=7115 n_pre=7099 n_req=62081 n_rd=133408 n_write=73621 bw_util=0.1577
n_activity=515106 dram_eff=0.8038
bk0: 8620a 2499437i bk1: 8620a 2498040i bk2: 8396a 2502244i bk3: 8400a 2497737i bk4: 8256a 2505594i bk5: 8256a 2499976i bk6: 8256a 2506818i bk7: 8256a 2504278i bk8: 8256a 2508096i bk9: 8256a 2504812i bk10: 8208a 2499775i bk11: 8212a 2498754i bk12: 8144a 2504098i bk13: 8140a 2499547i bk14: 8568a 2500338i bk15: 8564a 2497667i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.16254
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2625410 n_nop=2403978 n_act=7207 n_pre=7191 n_req=62078 n_rd=133420 n_write=73614 bw_util=0.1577
n_activity=515745 dram_eff=0.8029
bk0: 8624a 2499096i bk1: 8620a 2497757i bk2: 8400a 2501350i bk3: 8396a 2498855i bk4: 8256a 2504275i bk5: 8256a 2500083i bk6: 8256a 2507796i bk7: 8260a 2503769i bk8: 8256a 2508672i bk9: 8256a 2503790i bk10: 8216a 2499675i bk11: 8208a 2498497i bk12: 8140a 2504515i bk13: 8140a 2501086i bk14: 8568a 2498696i bk15: 8568a 2496857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.13731
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2625410 n_nop=2404035 n_act=7155 n_pre=7139 n_req=62077 n_rd=133440 n_write=73641 bw_util=0.1578
n_activity=515523 dram_eff=0.8034
bk0: 8616a 2500247i bk1: 8620a 2497129i bk2: 8400a 2501205i bk3: 8396a 2498445i bk4: 8264a 2504710i bk5: 8260a 2499600i bk6: 8256a 2509034i bk7: 8260a 2505572i bk8: 8256a 2506561i bk9: 8256a 2501436i bk10: 8212a 2500572i bk11: 8208a 2497207i bk12: 8144a 2502996i bk13: 8140a 2499433i bk14: 8576a 2499880i bk15: 8576a 2495990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.14501
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2625410 n_nop=2404020 n_act=7184 n_pre=7168 n_req=62072 n_rd=133424 n_write=73614 bw_util=0.1577
n_activity=514589 dram_eff=0.8047
bk0: 8620a 2500516i bk1: 8624a 2496975i bk2: 8400a 2501732i bk3: 8408a 2497902i bk4: 8256a 2505799i bk5: 8256a 2501070i bk6: 8256a 2506468i bk7: 8260a 2504515i bk8: 8256a 2507656i bk9: 8256a 2503741i bk10: 8208a 2499827i bk11: 8208a 2497565i bk12: 8144a 2504528i bk13: 8140a 2500166i bk14: 8568a 2498756i bk15: 8564a 2495383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.14122
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2625410 n_nop=2403969 n_act=7170 n_pre=7154 n_req=62086 n_rd=133448 n_write=73669 bw_util=0.1578
n_activity=513594 dram_eff=0.8065
bk0: 8620a 2498955i bk1: 8620a 2497373i bk2: 8396a 2503329i bk3: 8404a 2499602i bk4: 8256a 2505075i bk5: 8260a 2500385i bk6: 8256a 2508440i bk7: 8256a 2504732i bk8: 8260a 2507671i bk9: 8256a 2503668i bk10: 8212a 2498389i bk11: 8208a 2496308i bk12: 8160a 2503774i bk13: 8160a 2501727i bk14: 8560a 2499869i bk15: 8564a 2495949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.12754
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2625410 n_nop=2403858 n_act=7205 n_pre=7189 n_req=62134 n_rd=133468 n_write=73690 bw_util=0.1578
n_activity=515429 dram_eff=0.8038
bk0: 8616a 2499457i bk1: 8616a 2496595i bk2: 8400a 2501431i bk3: 8396a 2498062i bk4: 8256a 2505173i bk5: 8256a 2501194i bk6: 8268a 2507061i bk7: 8256a 2503598i bk8: 8264a 2506908i bk9: 8260a 2504715i bk10: 8208a 2498879i bk11: 8212a 2496069i bk12: 8160a 2502773i bk13: 8172a 2499003i bk14: 8564a 2500311i bk15: 8564a 2496073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.15018
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2625410 n_nop=2404062 n_act=7146 n_pre=7130 n_req=62109 n_rd=133440 n_write=73632 bw_util=0.1577
n_activity=514815 dram_eff=0.8045
bk0: 8624a 2500548i bk1: 8616a 2498469i bk2: 8396a 2503113i bk3: 8396a 2499278i bk4: 8256a 2507086i bk5: 8256a 2502398i bk6: 8260a 2504399i bk7: 8256a 2503453i bk8: 8256a 2507022i bk9: 8256a 2504019i bk10: 8212a 2499593i bk11: 8208a 2496321i bk12: 8160a 2505057i bk13: 8160a 2501099i bk14: 8568a 2501045i bk15: 8560a 2497516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.12875

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56669, Miss = 16681, Miss_rate = 0.294, Pending_hits = 27217, Reservation_fails = 136
L2_cache_bank[1]: Access = 56647, Miss = 16681, Miss_rate = 0.294, Pending_hits = 27190, Reservation_fails = 214
L2_cache_bank[2]: Access = 56602, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27134, Reservation_fails = 190
L2_cache_bank[3]: Access = 56606, Miss = 16675, Miss_rate = 0.295, Pending_hits = 27190, Reservation_fails = 196
L2_cache_bank[4]: Access = 56598, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27170, Reservation_fails = 164
L2_cache_bank[5]: Access = 56599, Miss = 16675, Miss_rate = 0.295, Pending_hits = 27149, Reservation_fails = 181
L2_cache_bank[6]: Access = 56576, Miss = 16670, Miss_rate = 0.295, Pending_hits = 27168, Reservation_fails = 190
L2_cache_bank[7]: Access = 56582, Miss = 16670, Miss_rate = 0.295, Pending_hits = 27190, Reservation_fails = 156
L2_cache_bank[8]: Access = 56623, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27164, Reservation_fails = 211
L2_cache_bank[9]: Access = 56617, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27194, Reservation_fails = 134
L2_cache_bank[10]: Access = 56627, Miss = 16679, Miss_rate = 0.295, Pending_hits = 27181, Reservation_fails = 176
L2_cache_bank[11]: Access = 56621, Miss = 16676, Miss_rate = 0.295, Pending_hits = 27191, Reservation_fails = 173
L2_cache_bank[12]: Access = 56603, Miss = 16681, Miss_rate = 0.295, Pending_hits = 27114, Reservation_fails = 189
L2_cache_bank[13]: Access = 56628, Miss = 16679, Miss_rate = 0.295, Pending_hits = 27165, Reservation_fails = 194
L2_cache_bank[14]: Access = 56619, Miss = 16677, Miss_rate = 0.295, Pending_hits = 27182, Reservation_fails = 227
L2_cache_bank[15]: Access = 56622, Miss = 16679, Miss_rate = 0.295, Pending_hits = 27184, Reservation_fails = 166
L2_cache_bank[16]: Access = 56627, Miss = 16680, Miss_rate = 0.295, Pending_hits = 27167, Reservation_fails = 153
L2_cache_bank[17]: Access = 56635, Miss = 16682, Miss_rate = 0.295, Pending_hits = 27147, Reservation_fails = 136
L2_cache_bank[18]: Access = 56647, Miss = 16684, Miss_rate = 0.295, Pending_hits = 27201, Reservation_fails = 144
L2_cache_bank[19]: Access = 56649, Miss = 16683, Miss_rate = 0.294, Pending_hits = 27180, Reservation_fails = 150
L2_cache_bank[20]: Access = 56650, Miss = 16683, Miss_rate = 0.294, Pending_hits = 27172, Reservation_fails = 160
L2_cache_bank[21]: Access = 56630, Miss = 16677, Miss_rate = 0.294, Pending_hits = 27209, Reservation_fails = 137
L2_total_cache_accesses = 1245677
L2_total_cache_misses = 366916
L2_total_cache_miss_rate = 0.2946
L2_total_cache_pending_hits = 597859
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16909
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 476547
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 293156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 263986
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73748
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 7
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 786612
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 458830
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 207
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.047

icnt_total_pkts_mem_to_simt=2557461
icnt_total_pkts_simt_to_mem=2097753
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7742
	minimum = 6
	maximum = 68
Network latency average = 10.0019
	minimum = 6
	maximum = 58
Slowest packet = 2103955
Flit latency average = 9.136
	minimum = 6
	maximum = 58
Slowest flit = 4208775
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0937363
	minimum = 0.0832658 (at node 20)
	maximum = 0.106564 (at node 29)
Accepted packet rate average = 0.0937363
	minimum = 0.0832658 (at node 20)
	maximum = 0.106564 (at node 29)
Injected flit rate average = 0.187465
	minimum = 0.138776 (at node 20)
	maximum = 0.24857 (at node 29)
Accepted flit rate average= 0.187465
	minimum = 0.177448 (at node 34)
	maximum = 0.196206 (at node 15)
Injected packet length average = 1.99992
Accepted packet length average = 1.99992
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.8182 (9 samples)
	minimum = 6 (9 samples)
	maximum = 145.889 (9 samples)
Network latency average = 10.5393 (9 samples)
	minimum = 6 (9 samples)
	maximum = 138.556 (9 samples)
Flit latency average = 10.6092 (9 samples)
	minimum = 6 (9 samples)
	maximum = 137.556 (9 samples)
Fragmentation average = 0.0583917 (9 samples)
	minimum = 0 (9 samples)
	maximum = 67.8889 (9 samples)
Injected packet rate average = 0.0597996 (9 samples)
	minimum = 0.0532049 (9 samples)
	maximum = 0.0680832 (9 samples)
Accepted packet rate average = 0.0597996 (9 samples)
	minimum = 0.0532049 (9 samples)
	maximum = 0.0680832 (9 samples)
Injected flit rate average = 0.110747 (9 samples)
	minimum = 0.0780939 (9 samples)
	maximum = 0.152317 (9 samples)
Accepted flit rate average = 0.110747 (9 samples)
	minimum = 0.0994562 (9 samples)
	maximum = 0.120243 (9 samples)
Injected packet size average = 1.85198 (9 samples)
Accepted packet size average = 1.85198 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 35 min, 35 sec (2135 sec)
gpgpu_simulation_rate = 95280 (inst/sec)
gpgpu_simulation_rate = 1655 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 107629
gpu_sim_insn = 20972336
gpu_ipc =     194.8577
gpu_tot_sim_cycle = 3864600
gpu_tot_sim_insn = 224396996
gpu_tot_ipc =      58.0647
gpu_tot_issued_cta = 655360
max_total_param_size = 0
gpu_stall_dramfull = 343490
gpu_stall_icnt2sh    = 58139
partiton_reqs_in_parallel = 2367838
partiton_reqs_in_parallel_total    = 30762530
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.5728
partiton_reqs_in_parallel_util = 2367838
partiton_reqs_in_parallel_util_total    = 30762530
gpu_sim_cycle_parition_util = 107629
gpu_tot_sim_cycle_parition_util    = 1413191
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7845
partiton_replys_in_parallel = 65751
partiton_replys_in_parallel_total    = 1245677
L2_BW  =      57.9039 GB/Sec
L2_BW_total  =      32.1644 GB/Sec
gpu_total_sim_rate=98204

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8061892
	L1I_total_cache_misses = 6289
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3997696
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3995904
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8055603
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6289
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3997696
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8061892
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
19271, 18855, 19009, 18817, 19105, 18855, 19124, 18882, 19057, 18753, 18906, 18703, 18884, 18602, 18882, 18391, 18904, 18341, 18665, 18355, 18744, 18399, 18631, 18233, 18519, 18255, 18546, 18115, 18475, 18108, 18498, 18001, 
gpgpu_n_tot_thrd_icount = 471921792
gpgpu_n_tot_w_icount = 14747556
gpgpu_n_stall_shd_mem = 435095
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 852340
gpgpu_n_mem_write_global = 458846
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13631860
gpgpu_n_store_insn = 7340123
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 63963136
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198117
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1185546	W0_Idle:64011101	W0_Scoreboard:7126501	W1:1956	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:14745591	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6818224 {8:852278,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30936752 {40:65630,72:393216,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2480 {40:62,}
traffic_breakdown_coretomem[INST_ACC_R] = 1712 {8:214,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 50868336 {40:327990,72:524288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3670768 {8:458846,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2480 {40:62,}
traffic_breakdown_memtocore[INST_ACC_R] = 29104 {136:214,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 510 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 3850610 
mrq_lat_table:186571 	10265 	15839 	30680 	60300 	88797 	129022 	95584 	70440 	7959 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	741359 	419243 	132518 	11479 	780 	5 	1765 	1797 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	27 	1037649 	103216 	12431 	4961 	87598 	42242 	16199 	490 	0 	780 	9 	1761 	1797 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	584391 	254199 	13750 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	196694 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	619 	57 	139 	1 	21 	4 	18 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  9.322655  9.654029  7.891089  8.118126  7.959184  8.247357  9.809045  9.806533  7.665370  8.046939  7.426415  7.728880  9.157143  9.398533  7.449356  7.609023 
dram[1]:  9.587264  9.668246  7.906746  8.358491  8.133333  8.400000  9.643564 10.106217  7.742632  8.046939  7.571429  7.673190  9.533499  9.729114  7.353902  7.672348 
dram[2]:  9.337156  9.477856  7.773879  8.180698  8.026749  8.221519  9.804020  9.475728  7.921687  7.897796  7.486641  7.754941  9.327670  9.362531  7.362477  7.621469 
dram[3]:  9.540983  9.720764  7.660886  7.948000  8.041237  8.333333  9.701492 10.005128  7.682261  8.008130  7.737154  8.000000  9.174224  9.629073  7.327899  7.348457 
dram[4]:  9.406466 10.061881  7.666023  7.782779  8.180293  8.273305  9.468447  9.809045  7.705078  8.046939  7.585271  8.034836  9.174224  9.704545  7.254025  7.599251 
dram[5]:  9.105145  9.718377  7.340111  7.916335  7.804000  8.243129  9.402410  9.571078  7.784585  7.903808  7.747036  8.000000  9.007026  9.533499  7.296762  7.416819 
dram[6]:  9.299771  9.561033  7.629559  7.948000  7.991803  8.078675  9.567568  9.984654  7.901803  7.868263  7.703340  7.967480  9.106635  9.581047  7.285458  7.457721 
dram[7]:  9.565727  9.674584  7.688588  7.855731  7.904665  8.335470  9.195755  9.605911  7.805941  7.993915  7.605825  7.747036  9.154762  9.610000  7.158730  7.392336 
dram[8]:  9.454757  9.753589  7.657033  7.969940  8.087137  8.434125  9.435835 10.095855  7.569231  7.981781  7.587209  8.020492  8.889400  9.202864  7.276481  7.436697 
dram[9]:  9.329519  9.672209  7.320442  7.871287  8.443723  8.580220  9.432367  9.863291  7.318519  7.684825  7.561776  7.733728  9.009346  9.113208  7.481550  7.667297 
dram[10]:  9.418982 10.264483  7.675676  8.156057  8.106030  8.353319  9.288095 10.077519  7.401501  7.575816  7.777778  8.049281  9.094339  9.453431  7.191489  7.620301 
average row locality = 695542/83276 = 8.352250
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2204      2204      2153      2152      2112      2116      2112      2113      2112      2112      2102      2102      2076      2075      2183      2184 
dram[1]:      2202      2207      2153      2154      2112      2113      2112      2112      2112      2113      2098      2098      2074      2075      2185      2185 
dram[2]:      2203      2203      2154      2152      2112      2113      2112      2115      2113      2112      2100      2099      2075      2077      2184      2183 
dram[3]:      2204      2205      2148      2148      2112      2113      2112      2113      2112      2112      2097      2097      2075      2074      2183      2185 
dram[4]:      2205      2203      2147      2149      2112      2113      2112      2113      2112      2112      2097      2099      2075      2075      2190      2191 
dram[5]:      2204      2204      2148      2148      2112      2112      2113      2114      2112      2112      2099      2097      2075      2074      2191      2191 
dram[6]:      2204      2203      2148      2149      2114      2113      2112      2113      2112      2113      2098      2097      2075      2074      2193      2192 
dram[7]:      2203      2204      2148      2149      2113      2113      2112      2114      2113      2112      2098      2097      2076      2075      2192      2189 
dram[8]:      2204      2205      2147      2151      2113      2114      2113      2112      2113      2113      2098      2097      2080      2080      2188      2189 
dram[9]:      2203      2203      2148      2147      2112      2113      2114      2113      2114      2113      2097      2098      2080      2084      2190      2191 
dram[10]:      2204      2203      2148      2147      2112      2113      2113      2112      2112      2113      2098      2097      2080      2080      2191      2189 
total reads: 375192
bank skew: 2207/2074 = 1.06
chip skew: 34120/34090 = 1.00
number of total write accesses:
dram[0]:      1870      1870      1832      1834      1788      1785      1792      1790      1828      1831      1834      1832      1770      1769      1862      1864 
dram[1]:      1863      1873      1832      1833      1792      1793      1784      1789      1829      1830      1824      1823      1768      1768      1867      1866 
dram[2]:      1868      1863      1834      1832      1789      1784      1790      1789      1832      1829      1823      1825      1768      1771      1858      1864 
dram[3]:      1870      1868      1828      1826      1788      1787      1788      1789      1829      1828      1818      1823      1769      1768      1862      1864 
dram[4]:      1868      1862      1824      1828      1790      1792      1789      1791      1833      1831      1817      1822      1769      1768      1865      1867 
dram[5]:      1866      1868      1823      1826      1790      1787      1789      1791      1827      1832      1821      1823      1771      1768      1866      1866 
dram[6]:      1860      1870      1827      1825      1786      1789      1782      1791      1831      1829      1823      1823      1768      1768      1865      1865 
dram[7]:      1872      1869      1827      1826      1784      1788      1787      1786      1829      1829      1819      1823      1769      1769      1867      1862 
dram[8]:      1871      1872      1827      1826      1785      1791      1784      1785      1823      1830      1817      1817      1778      1776      1865      1864 
dram[9]:      1874      1869      1827      1828      1789      1791      1791      1783      1838      1837      1820      1823      1776      1780      1865      1865 
dram[10]:      1865      1872      1828      1825      1787      1788      1788      1788      1833      1834      1822      1823      1776      1777      1865      1865 
total reads: 320350
bank skew: 1874/1768 = 1.06
chip skew: 29156/29102 = 1.00
average mf latency per bank:
dram[0]:       1042      1051       665       676      1324      1333      1142      1157       715       730      1050      1054       977       984       715       726
dram[1]:       1061      1074       668       677      1328      1322      1147      1152       719       716      1072      1074       972       980       719       729
dram[2]:       1061      1071       663       672      1292      1298      1208      1215       710       716      1055      1062      1061      1068       721       725
dram[3]:       1061      1067       663       681      1282      1287      1211      1181       716       723      1059      1066      1056      1065       719       726
dram[4]:       1064      1066       673       672      1373      1373      1179      1185       720       720      1064      1060      1028       937       737       734
dram[5]:       1059      1068       665       673      1369      1373      1177      1184       716       722       997       999       930       933       730       741
dram[6]:       1055      1064       666       673      1378      1378      1179      1181       715       725       991       998       926       932       731       734
dram[7]:       1077      1082       666       671      1378      1380      1257      1262       717       716       999       988       927       937       736       730
dram[8]:       1067      1012       689       694      1370      1373      1234      1242       707       711       975       977       959       962       704       704
dram[9]:       1008      1016       687       701      1375      1382      1182      1131       728       733       979       981       966       969       721       728
dram[10]:       1007      1012       689       663      1329      1334      1117      1122       724       725      1054      1058       959       966       718       726
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2825260 n_nop=2598451 n_act=7562 n_pre=7546 n_req=63263 n_rd=136448 n_write=75253 bw_util=0.1499
n_activity=536288 dram_eff=0.7895
bk0: 8816a 2698019i bk1: 8816a 2695648i bk2: 8612a 2700612i bk3: 8608a 2697256i bk4: 8448a 2701857i bk5: 8464a 2698619i bk6: 8448a 2706539i bk7: 8452a 2702624i bk8: 8448a 2704568i bk9: 8448a 2701586i bk10: 8408a 2698464i bk11: 8408a 2696226i bk12: 8304a 2702317i bk13: 8300a 2698827i bk14: 8732a 2698332i bk15: 8736a 2694516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.87811
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2825260 n_nop=2598746 n_act=7467 n_pre=7451 n_req=63239 n_rd=136420 n_write=75176 bw_util=0.1498
n_activity=535741 dram_eff=0.7899
bk0: 8808a 2699339i bk1: 8828a 2694146i bk2: 8612a 2700282i bk3: 8616a 2696510i bk4: 8448a 2701142i bk5: 8452a 2697346i bk6: 8448a 2706877i bk7: 8448a 2702850i bk8: 8448a 2706831i bk9: 8452a 2703158i bk10: 8392a 2699220i bk11: 8392a 2696638i bk12: 8296a 2703592i bk13: 8300a 2699287i bk14: 8740a 2697704i bk15: 8740a 2692763i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.87495
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2825260 n_nop=2598507 n_act=7565 n_pre=7549 n_req=63226 n_rd=136428 n_write=75211 bw_util=0.1498
n_activity=536830 dram_eff=0.7885
bk0: 8812a 2697367i bk1: 8812a 2694806i bk2: 8616a 2700487i bk3: 8608a 2697433i bk4: 8448a 2703528i bk5: 8452a 2698807i bk6: 8448a 2708652i bk7: 8460a 2702165i bk8: 8452a 2705459i bk9: 8448a 2702262i bk10: 8400a 2698712i bk11: 8396a 2697033i bk12: 8300a 2705439i bk13: 8308a 2700039i bk14: 8736a 2699458i bk15: 8732a 2695481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.86307
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2825260 n_nop=2598707 n_act=7532 n_pre=7516 n_req=63195 n_rd=136360 n_write=75145 bw_util=0.1497
n_activity=536469 dram_eff=0.7885
bk0: 8816a 2698734i bk1: 8820a 2696261i bk2: 8592a 2700697i bk3: 8592a 2696997i bk4: 8448a 2701962i bk5: 8452a 2698042i bk6: 8448a 2706978i bk7: 8452a 2703992i bk8: 8448a 2706655i bk9: 8448a 2702284i bk10: 8388a 2698480i bk11: 8388a 2695747i bk12: 8300a 2704165i bk13: 8296a 2700693i bk14: 8732a 2698063i bk15: 8740a 2693655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.84997
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2825260 n_nop=2598609 n_act=7539 n_pre=7523 n_req=63221 n_rd=136420 n_write=75169 bw_util=0.1498
n_activity=536782 dram_eff=0.7884
bk0: 8820a 2698072i bk1: 8812a 2696767i bk2: 8588a 2700557i bk3: 8596a 2695857i bk4: 8448a 2703616i bk5: 8452a 2697785i bk6: 8448a 2705200i bk7: 8452a 2702575i bk8: 8448a 2705954i bk9: 8448a 2702575i bk10: 8388a 2697997i bk11: 8396a 2696880i bk12: 8300a 2702955i bk13: 8300a 2698362i bk14: 8760a 2698726i bk15: 8764a 2695894i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.87033
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2825260 n_nop=2598396 n_act=7639 n_pre=7623 n_req=63220 n_rd=136424 n_write=75178 bw_util=0.1498
n_activity=537452 dram_eff=0.7874
bk0: 8816a 2697805i bk1: 8816a 2696351i bk2: 8592a 2699582i bk3: 8592a 2696965i bk4: 8448a 2702131i bk5: 8448a 2697856i bk6: 8452a 2706206i bk7: 8456a 2702132i bk8: 8448a 2706562i bk9: 8448a 2701600i bk10: 8396a 2697911i bk11: 8388a 2696771i bk12: 8300a 2703333i bk13: 8296a 2699907i bk14: 8764a 2697009i bk15: 8764a 2695176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.84688
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2825260 n_nop=2598499 n_act=7578 n_pre=7562 n_req=63212 n_rd=136440 n_write=75181 bw_util=0.1498
n_activity=537601 dram_eff=0.7873
bk0: 8816a 2698915i bk1: 8812a 2695825i bk2: 8592a 2699470i bk3: 8596a 2696519i bk4: 8456a 2702603i bk5: 8452a 2697333i bk6: 8448a 2707408i bk7: 8452a 2703845i bk8: 8448a 2704454i bk9: 8452a 2699313i bk10: 8392a 2698789i bk11: 8388a 2695531i bk12: 8300a 2701818i bk13: 8296a 2698167i bk14: 8772a 2698247i bk15: 8768a 2694372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.8539
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2825260 n_nop=2598440 n_act=7615 n_pre=7599 n_req=63214 n_rd=136432 n_write=75174 bw_util=0.1498
n_activity=536537 dram_eff=0.7888
bk0: 8812a 2699243i bk1: 8816a 2695609i bk2: 8592a 2700057i bk3: 8596a 2696150i bk4: 8452a 2703704i bk5: 8452a 2698860i bk6: 8448a 2704794i bk7: 8456a 2702924i bk8: 8452a 2705521i bk9: 8448a 2701621i bk10: 8392a 2698056i bk11: 8388a 2695759i bk12: 8304a 2703273i bk13: 8300a 2698783i bk14: 8768a 2697116i bk15: 8756a 2693719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.85051
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2825260 n_nop=2598423 n_act=7584 n_pre=7568 n_req=63228 n_rd=136468 n_write=75217 bw_util=0.1499
n_activity=535175 dram_eff=0.7911
bk0: 8816a 2697638i bk1: 8820a 2696011i bk2: 8588a 2701642i bk3: 8604a 2697630i bk4: 8452a 2703143i bk5: 8456a 2698351i bk6: 8452a 2706863i bk7: 8448a 2703130i bk8: 8452a 2705609i bk9: 8452a 2701548i bk10: 8392a 2696595i bk11: 8388a 2694544i bk12: 8320a 2702481i bk13: 8320a 2700337i bk14: 8752a 2698215i bk15: 8756a 2694234i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.83763
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2825260 n_nop=2598282 n_act=7634 n_pre=7618 n_req=63276 n_rd=136480 n_write=75246 bw_util=0.1499
n_activity=537323 dram_eff=0.7881
bk0: 8812a 2698159i bk1: 8812a 2695316i bk2: 8592a 2699559i bk3: 8588a 2696146i bk4: 8448a 2703149i bk5: 8452a 2699024i bk6: 8456a 2705516i bk7: 8452a 2701935i bk8: 8456a 2704768i bk9: 8452a 2702470i bk10: 8388a 2697197i bk11: 8392a 2694293i bk12: 8320a 2701560i bk13: 8336a 2697633i bk14: 8760a 2698722i bk15: 8764a 2694339i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.85875
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2825260 n_nop=2598524 n_act=7562 n_pre=7546 n_req=63248 n_rd=136448 n_write=75180 bw_util=0.1498
n_activity=536128 dram_eff=0.7895
bk0: 8816a 2699329i bk1: 8812a 2697219i bk2: 8592a 2701346i bk3: 8588a 2697549i bk4: 8448a 2704978i bk5: 8452a 2700157i bk6: 8452a 2702845i bk7: 8448a 2701839i bk8: 8448a 2704946i bk9: 8452a 2701860i bk10: 8392a 2697834i bk11: 8388a 2694601i bk12: 8320a 2703788i bk13: 8320a 2699874i bk14: 8764a 2699417i bk15: 8756a 2695766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.83886

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59656, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29799, Reservation_fails = 136
L2_cache_bank[1]: Access = 59650, Miss = 17058, Miss_rate = 0.286, Pending_hits = 29774, Reservation_fails = 214
L2_cache_bank[2]: Access = 59578, Miss = 17048, Miss_rate = 0.286, Pending_hits = 29714, Reservation_fails = 190
L2_cache_bank[3]: Access = 59602, Miss = 17057, Miss_rate = 0.286, Pending_hits = 29771, Reservation_fails = 196
L2_cache_bank[4]: Access = 59585, Miss = 17053, Miss_rate = 0.286, Pending_hits = 29754, Reservation_fails = 164
L2_cache_bank[5]: Access = 59593, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29741, Reservation_fails = 181
L2_cache_bank[6]: Access = 59554, Miss = 17043, Miss_rate = 0.286, Pending_hits = 29756, Reservation_fails = 190
L2_cache_bank[7]: Access = 59570, Miss = 17047, Miss_rate = 0.286, Pending_hits = 29778, Reservation_fails = 156
L2_cache_bank[8]: Access = 59603, Miss = 17050, Miss_rate = 0.286, Pending_hits = 29746, Reservation_fails = 211
L2_cache_bank[9]: Access = 59608, Miss = 17055, Miss_rate = 0.286, Pending_hits = 29776, Reservation_fails = 134
L2_cache_bank[10]: Access = 59611, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29764, Reservation_fails = 176
L2_cache_bank[11]: Access = 59606, Miss = 17052, Miss_rate = 0.286, Pending_hits = 29774, Reservation_fails = 173
L2_cache_bank[12]: Access = 59590, Miss = 17056, Miss_rate = 0.286, Pending_hits = 29702, Reservation_fails = 189
L2_cache_bank[13]: Access = 59611, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29747, Reservation_fails = 194
L2_cache_bank[14]: Access = 59609, Miss = 17055, Miss_rate = 0.286, Pending_hits = 29769, Reservation_fails = 227
L2_cache_bank[15]: Access = 59607, Miss = 17053, Miss_rate = 0.286, Pending_hits = 29753, Reservation_fails = 166
L2_cache_bank[16]: Access = 59618, Miss = 17056, Miss_rate = 0.286, Pending_hits = 29747, Reservation_fails = 153
L2_cache_bank[17]: Access = 59633, Miss = 17061, Miss_rate = 0.286, Pending_hits = 29744, Reservation_fails = 136
L2_cache_bank[18]: Access = 59637, Miss = 17058, Miss_rate = 0.286, Pending_hits = 29776, Reservation_fails = 144
L2_cache_bank[19]: Access = 59647, Miss = 17062, Miss_rate = 0.286, Pending_hits = 29773, Reservation_fails = 150
L2_cache_bank[20]: Access = 59638, Miss = 17058, Miss_rate = 0.286, Pending_hits = 29761, Reservation_fails = 160
L2_cache_bank[21]: Access = 59622, Miss = 17054, Miss_rate = 0.286, Pending_hits = 29798, Reservation_fails = 137
L2_total_cache_accesses = 1311428
L2_total_cache_misses = 375192
L2_total_cache_miss_rate = 0.2861
L2_total_cache_pending_hits = 654717
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17504
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 533405
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 301431
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 264002
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73748
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 852340
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 458846
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 214
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.045

icnt_total_pkts_mem_to_simt=2688968
icnt_total_pkts_simt_to_mem=2163552
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.12567
	minimum = 6
	maximum = 41
Network latency average = 8.9685
	minimum = 6
	maximum = 34
Slowest packet = 2491383
Flit latency average = 9.03857
	minimum = 6
	maximum = 34
Slowest flit = 4780718
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0122181
	minimum = 0.0108568 (at node 19)
	maximum = 0.0139508 (at node 29)
Accepted packet rate average = 0.0122181
	minimum = 0.0108568 (at node 19)
	maximum = 0.0139508 (at node 29)
Injected flit rate average = 0.0183321
	minimum = 0.0108568 (at node 19)
	maximum = 0.0278876 (at node 29)
Accepted flit rate average= 0.0183321
	minimum = 0.0138253 (at node 30)
	maximum = 0.0220481 (at node 24)
Injected packet length average = 1.5004
Accepted packet length average = 1.5004
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.5489 (10 samples)
	minimum = 6 (10 samples)
	maximum = 135.4 (10 samples)
Network latency average = 10.3822 (10 samples)
	minimum = 6 (10 samples)
	maximum = 128.1 (10 samples)
Flit latency average = 10.4522 (10 samples)
	minimum = 6 (10 samples)
	maximum = 127.2 (10 samples)
Fragmentation average = 0.0525526 (10 samples)
	minimum = 0 (10 samples)
	maximum = 61.1 (10 samples)
Injected packet rate average = 0.0550414 (10 samples)
	minimum = 0.0489701 (10 samples)
	maximum = 0.06267 (10 samples)
Accepted packet rate average = 0.0550414 (10 samples)
	minimum = 0.0489701 (10 samples)
	maximum = 0.06267 (10 samples)
Injected flit rate average = 0.101506 (10 samples)
	minimum = 0.0713702 (10 samples)
	maximum = 0.139874 (10 samples)
Accepted flit rate average = 0.101506 (10 samples)
	minimum = 0.0908931 (10 samples)
	maximum = 0.110424 (10 samples)
Injected packet size average = 1.84417 (10 samples)
Accepted packet size average = 1.84417 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 38 min, 5 sec (2285 sec)
gpgpu_simulation_rate = 98204 (inst/sec)
gpgpu_simulation_rate = 1691 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 41962
gpu_sim_insn = 23068832
gpu_ipc =     549.7553
gpu_tot_sim_cycle = 4128712
gpu_tot_sim_insn = 247465828
gpu_tot_ipc =      59.9378
gpu_tot_issued_cta = 720896
max_total_param_size = 0
gpu_stall_dramfull = 343554
gpu_stall_icnt2sh    = 71978
partiton_reqs_in_parallel = 923100
partiton_reqs_in_parallel_total    = 33130368
partiton_level_parallism =      21.9985
partiton_level_parallism_total  =       8.2480
partiton_reqs_in_parallel_util = 923100
partiton_reqs_in_parallel_util_total    = 33130368
gpu_sim_cycle_parition_util = 41962
gpu_tot_sim_cycle_parition_util    = 1520820
partiton_level_parallism_util =      21.9985
partiton_level_parallism_util_total  =      21.7903
partiton_replys_in_parallel = 196672
partiton_replys_in_parallel_total    = 1311428
L2_BW  =     444.2438 GB/Sec
L2_BW_total  =      34.6219 GB/Sec
gpu_total_sim_rate=99105

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8848420
	L1I_total_cache_misses = 6289
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 4259840
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4258048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8842131
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6289
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 4259840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8848420
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
21248, 20826, 21034, 20788, 21103, 20799, 21122, 20853, 21028, 20724, 20904, 20701, 20882, 20573, 20853, 20335, 20875, 20312, 20636, 20326, 20721, 20370, 20602, 20210, 20517, 20226, 20544, 20086, 20473, 20052, 20469, 19945, 
gpgpu_n_tot_thrd_icount = 520162432
gpgpu_n_tot_w_icount = 16255076
gpgpu_n_stall_shd_mem = 435105
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 983412
gpgpu_n_mem_write_global = 524446
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 15729012
gpgpu_n_store_insn = 8388763
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 68157440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1235822	W0_Idle:64019473	W0_Scoreboard:8171484	W1:2148	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:16252919	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7866800 {8:983350,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 35657904 {40:65694,72:458752,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2480 {40:62,}
traffic_breakdown_coretomem[INST_ACC_R] = 1712 {8:214,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60305520 {40:327990,72:655360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4195568 {8:524446,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2480 {40:62,}
traffic_breakdown_memtocore[INST_ACC_R] = 29104 {136:214,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 475 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 4128711 
mrq_lat_table:214115 	11996 	18791 	36284 	70028 	104730 	152197 	102166 	71333 	7962 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	846639 	509964 	133189 	11479 	780 	5 	1765 	1797 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	29 	1211513 	125208 	13243 	4963 	87598 	42242 	16199 	490 	0 	780 	9 	1761 	1797 	903 	1112 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	667534 	298935 	16941 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	691 	69 	139 	1 	21 	4 	18 	5 	11 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    250919    250892    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    249306    251226    251110 
dram[1]:    250893    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    250927    251129    251170 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    249392    250889    251148    251162 
dram[3]:    250997    251090    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    251160 
dram[4]:    251014    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    249337    250919    251171    251140 
dram[5]:    251069    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    249731    250853    251172    251139 
dram[6]:    251050    251083    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    250506    249762    251012    251180 
dram[7]:    250967    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    249434    249770    251118    251163 
dram[8]:    250933    251031    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    251148 
dram[9]:    251112    250827    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    249400    249699    251119    250973 
dram[10]:    250946    250991    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    251104    251079 
average row accesses per activate:
dram[0]:  8.843512  9.000000  7.558528  7.866087  7.826241  8.000000  9.123967  9.036810  7.524452  7.715026  7.108108  7.437604  8.868687  8.862626  7.153966  7.283228 
dram[1]:  8.967054  9.280000  7.550918  8.051601  8.029091  8.304511  9.014315  9.369427  7.551608  7.918440  7.225284  7.440734  9.175733  9.235789  7.120556  7.321145 
dram[2]:  8.822857  9.035156  7.405892  7.902098  7.922801  8.076923  9.082305  8.800797  7.686747  7.750000  7.155698  7.522766  8.880567  8.902637  7.027523  7.281646 
dram[3]:  8.936417  9.102161  7.452893  7.691126  7.878572  8.127071  8.969512  9.275210  7.402985  7.761739  7.469799  7.711072  8.760479  9.103734  7.022901  7.214734 
dram[4]:  8.928709  9.575569  7.359477  7.605396  7.969314  8.047359  8.845692  9.202084  7.558376  7.944840  7.324013  7.780105  8.776000  9.197065  7.007599  7.342357 
dram[5]:  8.719398  9.176238  7.018692  7.664966  7.649913  8.153419  8.845692  9.069816  7.678141  7.715026  7.285948  7.687931  8.555555  9.175733  6.953243  7.193448 
dram[6]:  8.892307  9.229084  7.309562  7.742268  7.781305  7.828014  9.028688  9.355932  7.765217  7.751736  7.335526  7.764808  8.704365  9.061983  7.010638  7.219092 
dram[7]:  9.122047  9.284569  7.414474  7.568792  7.762324  8.082417  8.519305  8.790836  7.643836  7.857394  7.315271  7.516020  8.622789  9.026749  6.847181  7.056662 
dram[8]:  8.813688  9.313253  7.412829  7.644068  7.889088  8.210037  8.816000  9.441113  7.332237  7.805944  7.336079  7.740870  8.547573  8.784431  6.889387  7.167963 
dram[9]:  8.866157  9.301205  7.145800  7.668367  8.115808  8.192950  8.664706  9.126294  7.161600  7.570220  7.325658  7.555932  8.494208  8.495183  7.118827  7.294304 
dram[10]:  9.058708  9.799154  7.355628  7.848432  7.810619  8.025455  8.570874  9.308017  7.372937  7.537943  7.541455  7.716263  8.576998  8.823647  6.954751  7.352472 
average row locality = 789687/98484 = 8.018430
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2588      2589      2528      2528      2480      2483      2480      2482      2480      2480      2470      2470      2444      2443      2562      2563 
dram[1]:      2587      2591      2530      2530      2480      2481      2480      2480      2480      2481      2466      2466      2442      2443      2564      2563 
dram[2]:      2587      2587      2530      2528      2480      2481      2480      2483      2480      2480      2468      2467      2443      2444      2563      2563 
dram[3]:      2590      2590      2523      2523      2480      2481      2480      2481      2480      2480      2465      2465      2443      2443      2562      2564 
dram[4]:      2589      2587      2522      2524      2480      2480      2480      2481      2480      2480      2466      2467      2443      2443      2570      2571 
dram[5]:      2588      2589      2524      2522      2480      2480      2481      2482      2480      2480      2468      2466      2442      2442      2570      2571 
dram[6]:      2588      2587      2524      2523      2482      2481      2480      2481      2480      2481      2467      2465      2443      2442      2573      2572 
dram[7]:      2587      2588      2523      2524      2481      2480      2480      2482      2481      2480      2466      2465      2444      2443      2572      2570 
dram[8]:      2589      2589      2522      2525      2481      2482      2480      2480      2481      2481      2466      2465      2448      2448      2568      2569 
dram[9]:      2587      2587      2523      2522      2481      2481      2482      2481      2482      2481      2465      2466      2448      2452      2571      2571 
dram[10]:      2588      2587      2523      2522      2481      2481      2481      2480      2480      2481      2466      2466      2448      2449      2571      2569 
total reads: 440738
bank skew: 2591/2442 = 1.06
chip skew: 40080/40050 = 1.00
number of total write accesses:
dram[0]:      2046      2046      1992      1995      1934      1933      1936      1937      1982      1987      2001      2000      1946      1944      2038      2040 
dram[1]:      2040      2049      1993      1995      1936      1937      1928      1933      1983      1985      1992      1991      1944      1944      2043      2042 
dram[2]:      2045      2039      1995      1992      1933      1929      1934      1935      1986      1984      1990      1994      1944      1945      2033      2039 
dram[3]:      2048      2043      1986      1984      1932      1932      1933      1934      1984      1983      1987      1992      1946      1945      2038      2039 
dram[4]:      2045      2038      1982      1986      1935      1938      1934      1936      1987      1985      1987      1991      1945      1944      2041      2040 
dram[5]:      2042      2045      1982      1985      1934      1931      1933      1935      1981      1987      1991      1993      1947      1944      2040      2040 
dram[6]:      2036      2046      1986      1983      1930      1934      1926      1935      1985      1984      1993      1992      1944      1944      2040      2041 
dram[7]:      2047      2045      1985      1987      1928      1933      1933      1931      1983      1983      1989      1992      1945      1944      2043      2038 
dram[8]:      2047      2049      1985      1985      1929      1935      1928      1929      1977      1984      1987      1986      1954      1953      2041      2040 
dram[9]:      2050      2045      1986      1987      1934      1935      1937      1927      1994      1993      1989      1992      1952      1957      2042      2039 
dram[10]:      2041      2048      1986      1983      1932      1933      1933      1932      1988      1989      1991      1994      1952      1954      2040      2041 
total reads: 348949
bank skew: 2050/1926 = 1.06
chip skew: 31759/31699 = 1.00
average mf latency per bank:
dram[0]:        975       987       645       656      1227      1237      1067      1081       689       704       984       988       917       924       687       700
dram[1]:        991      1006       647       657      1232      1228      1072      1078       693       692      1004      1006       912       921       691       703
dram[2]:        992      1002       643       652      1200      1206      1126      1133       685       691       988       994       990       998       694       700
dram[3]:        993       998       644       660      1192      1197      1129      1102       690       697       991       998       985       995       693       700
dram[4]:        996       997       652       652      1271      1273      1101      1107       694       696       996       994       961       883       707       707
dram[5]:        990       999       646       653      1269      1274      1098      1106       691       698       937       939       875       879       703       713
dram[6]:        989       998       647       653      1276      1278      1100      1104       690       700       931       938       871       878       703       707
dram[7]:       1007      1011       646       652      1277      1281      1168      1176       691       691       939       931       872       883       707       702
dram[8]:        998       951       667       672      1269      1274      1148      1157       683       687       917       921       901       903       679       679
dram[9]:        946       955       664       678      1273      1281      1102      1059       700       706       921       924       906       910       694       703
dram[10]:        945       951       666       645      1233      1238      1046      1051       698       701       987       991       900       907       691       699
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903176 n_nop=2639303 n_act=8969 n_pre=8953 n_req=71827 n_rd=160280 n_write=85671 bw_util=0.1694
n_activity=612259 dram_eff=0.8034
bk0: 10352a 2758751i bk1: 10356a 2754404i bk2: 10112a 2761283i bk3: 10112a 2757069i bk4: 9920a 2763677i bk5: 9932a 2758616i bk6: 9920a 2769456i bk7: 9928a 2763937i bk8: 9920a 2767718i bk9: 9920a 2762888i bk10: 9880a 2758870i bk11: 9880a 2756292i bk12: 9776a 2762096i bk13: 9772a 2757060i bk14: 10248a 2758907i bk15: 10252a 2754345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.0299
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903176 n_nop=2639724 n_act=8819 n_pre=8803 n_req=71799 n_rd=160256 n_write=85574 bw_util=0.1694
n_activity=611663 dram_eff=0.8038
bk0: 10348a 2758806i bk1: 10364a 2753339i bk2: 10120a 2760596i bk3: 10120a 2755811i bk4: 9920a 2761896i bk5: 9924a 2757395i bk6: 9920a 2768927i bk7: 9920a 2764341i bk8: 9920a 2769072i bk9: 9924a 2764357i bk10: 9864a 2759053i bk11: 9864a 2755870i bk12: 9768a 2764074i bk13: 9772a 2758072i bk14: 10256a 2758294i bk15: 10252a 2751376i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03842
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903176 n_nop=2639422 n_act=8957 n_pre=8941 n_req=71781 n_rd=160256 n_write=85600 bw_util=0.1694
n_activity=612688 dram_eff=0.8025
bk0: 10348a 2757516i bk1: 10348a 2754849i bk2: 10120a 2760081i bk3: 10112a 2756721i bk4: 9920a 2765433i bk5: 9924a 2759685i bk6: 9920a 2770625i bk7: 9932a 2762602i bk8: 9920a 2768322i bk9: 9920a 2764197i bk10: 9872a 2758702i bk11: 9868a 2756404i bk12: 9772a 2765968i bk13: 9776a 2759218i bk14: 10252a 2759052i bk15: 10252a 2753779i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.01401
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903176 n_nop=2639619 n_act=8918 n_pre=8902 n_req=71756 n_rd=160200 n_write=85537 bw_util=0.1693
n_activity=612326 dram_eff=0.8026
bk0: 10360a 2758588i bk1: 10360a 2755386i bk2: 10092a 2761497i bk3: 10092a 2756484i bk4: 9920a 2762621i bk5: 9924a 2757977i bk6: 9920a 2768782i bk7: 9924a 2765006i bk8: 9920a 2768508i bk9: 9920a 2763669i bk10: 9860a 2759265i bk11: 9860a 2755135i bk12: 9772a 2764572i bk13: 9772a 2759418i bk14: 10248a 2757892i bk15: 10256a 2753248i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.01111
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903176 n_nop=2639613 n_act=8886 n_pre=8870 n_req=71777 n_rd=160252 n_write=85555 bw_util=0.1693
n_activity=612853 dram_eff=0.8022
bk0: 10356a 2758521i bk1: 10348a 2756787i bk2: 10088a 2761799i bk3: 10096a 2755294i bk4: 9920a 2765084i bk5: 9920a 2758279i bk6: 9920a 2767121i bk7: 9924a 2762996i bk8: 9920a 2768247i bk9: 9920a 2764553i bk10: 9864a 2757737i bk11: 9868a 2755496i bk12: 9772a 2763008i bk13: 9772a 2757590i bk14: 10280a 2759885i bk15: 10284a 2755866i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.03308
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903176 n_nop=2639348 n_act=9017 n_pre=9001 n_req=71775 n_rd=160260 n_write=85550 bw_util=0.1693
n_activity=613321 dram_eff=0.8016
bk0: 10352a 2758675i bk1: 10356a 2756101i bk2: 10096a 2759309i bk3: 10088a 2757040i bk4: 9920a 2763200i bk5: 9920a 2758208i bk6: 9924a 2768692i bk7: 9928a 2763619i bk8: 9920a 2769378i bk9: 9920a 2762832i bk10: 9872a 2757453i bk11: 9864a 2756391i bk12: 9768a 2763119i bk13: 9768a 2759373i bk14: 10280a 2756861i bk15: 10284a 2755483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00471
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903176 n_nop=2639493 n_act=8930 n_pre=8914 n_req=71768 n_rd=160276 n_write=85563 bw_util=0.1694
n_activity=613486 dram_eff=0.8014
bk0: 10352a 2758598i bk1: 10348a 2755136i bk2: 10096a 2759139i bk3: 10092a 2755909i bk4: 9928a 2763957i bk5: 9924a 2757482i bk6: 9920a 2769784i bk7: 9924a 2765249i bk8: 9920a 2766773i bk9: 9924a 2761197i bk10: 9868a 2758072i bk11: 9860a 2755201i bk12: 9772a 2762553i bk13: 9768a 2757400i bk14: 10292a 2758806i bk15: 10288a 2753979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.01866
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903176 n_nop=2639315 n_act=9021 n_pre=9005 n_req=71772 n_rd=160264 n_write=85571 bw_util=0.1694
n_activity=612510 dram_eff=0.8027
bk0: 10348a 2760310i bk1: 10352a 2756336i bk2: 10092a 2760327i bk3: 10096a 2755038i bk4: 9924a 2764815i bk5: 9920a 2758808i bk6: 9920a 2765856i bk7: 9928a 2763474i bk8: 9924a 2768498i bk9: 9920a 2764098i bk10: 9864a 2757366i bk11: 9860a 2754531i bk12: 9776a 2763264i bk13: 9772a 2758055i bk14: 10288a 2756868i bk15: 10280a 2753119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00766
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903176 n_nop=2639338 n_act=8976 n_pre=8960 n_req=71783 n_rd=160296 n_write=85606 bw_util=0.1694
n_activity=611154 dram_eff=0.8047
bk0: 10356a 2757168i bk1: 10356a 2755692i bk2: 10088a 2763168i bk3: 10100a 2757676i bk4: 9924a 2764871i bk5: 9928a 2758579i bk6: 9920a 2769718i bk7: 9920a 2765069i bk8: 9924a 2767893i bk9: 9924a 2763769i bk10: 9864a 2755998i bk11: 9860a 2754481i bk12: 9792a 2763014i bk13: 9792a 2759898i bk14: 10272a 2758336i bk15: 10276a 2754193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.99405
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903176 n_nop=2639129 n_act=9047 n_pre=9031 n_req=71839 n_rd=160320 n_write=85649 bw_util=0.1694
n_activity=613250 dram_eff=0.8022
bk0: 10348a 2757829i bk1: 10348a 2755049i bk2: 10092a 2760254i bk3: 10088a 2755733i bk4: 9924a 2764059i bk5: 9924a 2758987i bk6: 9928a 2766771i bk7: 9924a 2762699i bk8: 9928a 2767179i bk9: 9924a 2764173i bk10: 9860a 2757836i bk11: 9864a 2754405i bk12: 9792a 2761714i bk13: 9808a 2756345i bk14: 10284a 2758384i bk15: 10284a 2753264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.01336
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2903176 n_nop=2639435 n_act=8945 n_pre=8929 n_req=71810 n_rd=160292 n_write=85575 bw_util=0.1694
n_activity=612054 dram_eff=0.8034
bk0: 10352a 2759724i bk1: 10348a 2757144i bk2: 10092a 2762541i bk3: 10088a 2757643i bk4: 9924a 2765475i bk5: 9924a 2760040i bk6: 9924a 2764706i bk7: 9920a 2763571i bk8: 9920a 2767707i bk9: 9924a 2763649i bk10: 9864a 2758166i bk11: 9864a 2754594i bk12: 9792a 2763423i bk13: 9796a 2758083i bk14: 10284a 2759818i bk15: 10276a 2755881i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.99424

========= L2 cache stats =========
L2_cache_bank[0]: Access = 68595, Miss = 20032, Miss_rate = 0.292, Pending_hits = 32777, Reservation_fails = 136
L2_cache_bank[1]: Access = 68592, Miss = 20038, Miss_rate = 0.292, Pending_hits = 32752, Reservation_fails = 214
L2_cache_bank[2]: Access = 68518, Miss = 20029, Miss_rate = 0.292, Pending_hits = 32693, Reservation_fails = 190
L2_cache_bank[3]: Access = 68543, Miss = 20035, Miss_rate = 0.292, Pending_hits = 32749, Reservation_fails = 196
L2_cache_bank[4]: Access = 68525, Miss = 20031, Miss_rate = 0.292, Pending_hits = 32732, Reservation_fails = 164
L2_cache_bank[5]: Access = 68533, Miss = 20033, Miss_rate = 0.292, Pending_hits = 32719, Reservation_fails = 181
L2_cache_bank[6]: Access = 68492, Miss = 20023, Miss_rate = 0.292, Pending_hits = 32734, Reservation_fails = 190
L2_cache_bank[7]: Access = 68507, Miss = 20027, Miss_rate = 0.292, Pending_hits = 32756, Reservation_fails = 156
L2_cache_bank[8]: Access = 68542, Miss = 20030, Miss_rate = 0.292, Pending_hits = 32725, Reservation_fails = 211
L2_cache_bank[9]: Access = 68546, Miss = 20033, Miss_rate = 0.292, Pending_hits = 32753, Reservation_fails = 134
L2_cache_bank[10]: Access = 68549, Miss = 20033, Miss_rate = 0.292, Pending_hits = 32741, Reservation_fails = 176
L2_cache_bank[11]: Access = 68546, Miss = 20032, Miss_rate = 0.292, Pending_hits = 32752, Reservation_fails = 173
L2_cache_bank[12]: Access = 68528, Miss = 20037, Miss_rate = 0.292, Pending_hits = 32681, Reservation_fails = 189
L2_cache_bank[13]: Access = 68552, Miss = 20032, Miss_rate = 0.292, Pending_hits = 32725, Reservation_fails = 194
L2_cache_bank[14]: Access = 68546, Miss = 20034, Miss_rate = 0.292, Pending_hits = 32748, Reservation_fails = 227
L2_cache_bank[15]: Access = 68547, Miss = 20032, Miss_rate = 0.292, Pending_hits = 32731, Reservation_fails = 166
L2_cache_bank[16]: Access = 68557, Miss = 20035, Miss_rate = 0.292, Pending_hits = 32725, Reservation_fails = 153
L2_cache_bank[17]: Access = 68574, Miss = 20039, Miss_rate = 0.292, Pending_hits = 32722, Reservation_fails = 136
L2_cache_bank[18]: Access = 68578, Miss = 20039, Miss_rate = 0.292, Pending_hits = 32755, Reservation_fails = 144
L2_cache_bank[19]: Access = 68588, Miss = 20041, Miss_rate = 0.292, Pending_hits = 32751, Reservation_fails = 150
L2_cache_bank[20]: Access = 68578, Miss = 20038, Miss_rate = 0.292, Pending_hits = 32740, Reservation_fails = 160
L2_cache_bank[21]: Access = 68564, Miss = 20035, Miss_rate = 0.292, Pending_hits = 32777, Reservation_fails = 137
L2_total_cache_accesses = 1508100
L2_total_cache_misses = 440738
L2_total_cache_miss_rate = 0.2922
L2_total_cache_pending_hits = 720238
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17534
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 598926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 366952
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 329577
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 983412
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524446
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 214
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.051

icnt_total_pkts_mem_to_simt=3147784
icnt_total_pkts_simt_to_mem=2491360
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.687
	minimum = 6
	maximum = 64
Network latency average = 9.92492
	minimum = 6
	maximum = 56
Slowest packet = 2717791
Flit latency average = 9.06213
	minimum = 6
	maximum = 54
Slowest flit = 4862258
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0937404
	minimum = 0.0833989 (at node 18)
	maximum = 0.106551 (at node 29)
Accepted packet rate average = 0.0937404
	minimum = 0.0833989 (at node 18)
	maximum = 0.106551 (at node 29)
Injected flit rate average = 0.187466
	minimum = 0.139022 (at node 18)
	maximum = 0.24854 (at node 29)
Accepted flit rate average= 0.187466
	minimum = 0.177474 (at node 42)
	maximum = 0.196039 (at node 20)
Injected packet length average = 1.99984
Accepted packet length average = 1.99984
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.4706 (11 samples)
	minimum = 6 (11 samples)
	maximum = 128.909 (11 samples)
Network latency average = 10.3406 (11 samples)
	minimum = 6 (11 samples)
	maximum = 121.545 (11 samples)
Flit latency average = 10.3258 (11 samples)
	minimum = 6 (11 samples)
	maximum = 120.545 (11 samples)
Fragmentation average = 0.0477751 (11 samples)
	minimum = 0 (11 samples)
	maximum = 55.5455 (11 samples)
Injected packet rate average = 0.0585595 (11 samples)
	minimum = 0.0521 (11 samples)
	maximum = 0.0666592 (11 samples)
Accepted packet rate average = 0.0585595 (11 samples)
	minimum = 0.0521 (11 samples)
	maximum = 0.0666592 (11 samples)
Injected flit rate average = 0.10932 (11 samples)
	minimum = 0.0775203 (11 samples)
	maximum = 0.149753 (11 samples)
Accepted flit rate average = 0.10932 (11 samples)
	minimum = 0.0987641 (11 samples)
	maximum = 0.118207 (11 samples)
Injected packet size average = 1.86682 (11 samples)
Accepted packet size average = 1.86682 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 41 min, 37 sec (2497 sec)
gpgpu_simulation_rate = 99105 (inst/sec)
gpgpu_simulation_rate = 1653 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 12 
gpu_sim_cycle = 289734
gpu_sim_insn = 20973152
gpu_ipc =      72.3876
gpu_tot_sim_cycle = 4762157
gpu_tot_sim_insn = 268438980
gpu_tot_ipc =      56.3692
gpu_tot_issued_cta = 786432
max_total_param_size = 0
gpu_stall_dramfull = 343554
gpu_stall_icnt2sh    = 72416
partiton_reqs_in_parallel = 6374148
partiton_reqs_in_parallel_total    = 34053468
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.4893
partiton_reqs_in_parallel_util = 6374148
partiton_reqs_in_parallel_util_total    = 34053468
gpu_sim_cycle_parition_util = 289734
gpu_tot_sim_cycle_parition_util    = 1562782
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8231
partiton_replys_in_parallel = 65957
partiton_replys_in_parallel_total    = 1508100
L2_BW  =      21.5773 GB/Sec
L2_BW_total  =      31.3294 GB/Sec
gpu_total_sim_rate=96526

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9635748
	L1I_total_cache_misses = 6294
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 4784128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4782336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9629454
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6294
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 4784128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9635748
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
23157, 22597, 22897, 22582, 22897, 22570, 22916, 22601, 22799, 22449, 22698, 22380, 22653, 22229, 22601, 22014, 22623, 21922, 22361, 21936, 22377, 21934, 22235, 21774, 22104, 21790, 22131, 21627, 22060, 21593, 22056, 21440, 
gpgpu_n_tot_thrd_icount = 564260992
gpgpu_n_tot_w_icount = 17633156
gpgpu_n_stall_shd_mem = 435105
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1049332
gpgpu_n_mem_write_global = 524478
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16777972
gpgpu_n_store_insn = 8388795
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 76546048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1408116	W0_Idle:77675409	W0_Scoreboard:9188683	W1:3972	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:17629175	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8393648 {8:1049206,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 35659184 {40:65726,72:458752,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5040 {40:126,}
traffic_breakdown_coretomem[INST_ACC_R] = 1752 {8:219,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 62939760 {40:393846,72:655360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4195824 {8:524478,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5040 {40:126,}
traffic_breakdown_memtocore[INST_ACC_R] = 29784 {136:219,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 465 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 4759306 
mrq_lat_table:224225 	12369 	18975 	36553 	71745 	104752 	152197 	102166 	71333 	7962 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	903835 	518623 	133265 	11481 	781 	13 	1767 	1798 	906 	1116 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	29 	1274049 	128503 	13247 	4963 	87622 	42242 	16264 	503 	1 	783 	15 	1763 	1798 	906 	1116 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	715531 	316694 	17105 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	32 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	775 	85 	140 	1 	21 	10 	19 	6 	11 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    258375    258370    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    256049    258349    251110 
dram[1]:    258363    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    256051    258348    258354 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    256059    256032    258370    251162 
dram[3]:    250997    258358    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    258369 
dram[4]:    255954    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    256065    256056    256237    258364 
dram[5]:    258379    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    256064    256280    258369    258373 
dram[6]:    255407    258376    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    256248    256248    251012    258387 
dram[7]:    254406    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    256260    256291    251118    251163 
dram[8]:    250933    258372    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    258399 
dram[9]:    251112    258365    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    256291    249699    251119    258352 
dram[10]:    258374    256457    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    256404    251079 
average row accesses per activate:
dram[0]:  8.667896  8.816135  7.288889  7.595041  7.480865  7.711835  9.177551  9.016032  7.189873  7.407166  6.849170  7.127159  8.672515  8.730844  6.880531  7.021053 
dram[1]:  8.770094  9.053846  7.285262  7.752108  7.647959  7.961062  9.085020  9.382046  7.282051  7.553156  6.902439  7.127559  9.028456  9.083844  6.859031  7.046757 
dram[2]:  8.594150  8.804878  7.160436  7.643927  7.529313  7.756477  9.152749  8.869823  7.333871  7.403909  6.893455  7.239616  8.744095  8.730844  6.773256  7.019549 
dram[3]:  8.770522  8.882798  7.193093  7.366560  7.477538  7.786829  8.970060  9.219262  7.098437  7.376623  7.166402  7.400327  8.541266  8.911823  6.770682  6.953869 
dram[4]:  8.734200  9.311508  7.075734  7.246446  7.609137  7.745267  8.833006  9.255144  7.263578  7.625839  7.054602  7.447369  8.662768  8.945674  6.778261  7.052790 
dram[5]:  8.581353  9.019194  6.793768  7.387097  7.332789  7.721650  8.815686  9.034137  7.347897  7.369530  7.020155  7.331715  8.400756  8.911823  6.714491  6.939169 
dram[6]:  8.703154  9.052023  6.975647  7.375201  7.426446  7.468439  9.062626  9.407949  7.415987  7.402280  7.079688  7.459638  8.560694  8.923695  6.751804  6.962798 
dram[7]:  8.916509  9.071428  7.092879  7.220472  7.433775  7.721650  8.497165  8.809804  7.340872  7.489292  7.078247  7.251603  8.482824  8.884000  6.649148  6.821898 
dram[8]:  8.537205  9.120155  7.156250  7.344551  7.573356  7.839721  8.852071  9.452632  7.041861  7.405538  7.075118  7.446458  8.429111  8.515267  6.659544  6.906942 
dram[9]:  8.707407  9.122330  6.882883  7.390323  7.765112  7.730240  8.651923  9.159184  6.925532  7.263158  7.015504  7.254807  8.344569  8.310409  6.872247  7.021021 
dram[10]:  8.845574  9.537525  7.049231  7.529605  7.502504  7.734940  8.594646  9.246914  7.096724  7.222222  7.266453  7.424590  8.395480  8.580770  6.728057  7.095599 
average row locality = 802362/103288 = 7.768201
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2636      2637      2576      2576      2530      2531      2529      2531      2530      2529      2516      2516      2485      2483      2610      2611 
dram[1]:      2636      2641      2580      2578      2529      2529      2528      2529      2529      2530      2511      2511      2481      2482      2612      2612 
dram[2]:      2638      2637      2578      2578      2529      2530      2528      2531      2529      2530      2515      2514      2482      2483      2611      2612 
dram[3]:      2637      2639      2571      2573      2530      2530      2529      2533      2528      2529      2511      2512      2485      2484      2610      2613 
dram[4]:      2638      2638      2571      2575      2530      2530      2530      2530      2528      2528      2511      2513      2482      2484      2618      2619 
dram[5]:      2636      2638      2572      2570      2529      2531      2531      2532      2528      2529      2514      2514      2481      2483      2620      2619 
dram[6]:      2638      2636      2572      2571      2531      2530      2528      2530      2529      2529      2514      2512      2482      2482      2622      2620 
dram[7]:      2636      2637      2572      2573      2530      2529      2530      2531      2529      2530      2511      2510      2483      2482      2620      2618 
dram[8]:      2639      2638      2570      2573      2530      2533      2528      2529      2532      2531      2511      2511      2488      2490      2617      2618 
dram[9]:      2636      2636      2573      2570      2530      2532      2531      2529      2531      2529      2511      2512      2488      2494      2620      2620 
dram[10]:      2639      2638      2571      2570      2530      2529      2530      2530      2529      2529      2513      2512      2489      2491      2619      2617 
total reads: 449098
bank skew: 2641/2481 = 1.06
chip skew: 40842/40814 = 1.00
number of total write accesses:
dram[0]:      2062      2062      2016      2019      1966      1965      1968      1968      2014      2019      2025      2024      1964      1961      2055      2058 
dram[1]:      2056      2067      2017      2019      1968      1969      1960      1965      2015      2017      2017      2015      1961      1960      2059      2060 
dram[2]:      2063      2056      2019      2016      1966      1961      1966      1966      2018      2016      2014      2018      1960      1961      2049      2056 
dram[3]:      2064      2060      2011      2009      1964      1963      1965      1966      2015      2015      2011      2017      1965      1963      2055      2060 
dram[4]:      2061      2055      2007      2012      1967      1970      1966      1968      2019      2017      2011      2015      1962      1962      2059      2057 
dram[5]:      2058      2061      2007      2010      1966      1963      1965      1967      2013      2018      2014      2017      1963      1964      2060      2058 
dram[6]:      2053      2062      2011      2009      1962      1966      1958      1967      2017      2016      2017      2016      1961      1962      2057      2059 
dram[7]:      2063      2062      2010      2012      1960      1965      1965      1962      2015      2016      2012      2015      1962      1960      2061      2055 
dram[8]:      2065      2068      2010      2010      1961      1967      1960      1961      2010      2016      2010      2009      1971      1972      2058      2058 
dram[9]:      2066      2062      2011      2012      1966      1967      1968      1959      2026      2025      2014      2015      1968      1977      2060      2056 
dram[10]:      2058      2064      2011      2008      1964      1965      1965      1964      2020      2021      2014      2017      1969      1971      2057      2059 
total reads: 353264
bank skew: 2068/1958 = 1.06
chip skew: 32152/32093 = 1.00
average mf latency per bank:
dram[0]:        981       993       655       666      1224      1234      1067      1082       696       711       988       992       921       929       696       709
dram[1]:        997      1011       657       666      1241      1226      1072      1078       702       700      1007      1009       916       925       701       712
dram[2]:       1010      1009       653       661      1197      1204      1125      1133       693       699       996       997       994      1002       703       709
dram[3]:        998      1003       653       669      1190      1195      1128      1102       698       705       995      1001       988      1000       703       709
dram[4]:       1001      1041       662       661      1267      1269      1100      1107       701       704      1000       997       966       888       716       716
dram[5]:        995      1004       655       663      1265      1270      1098      1106       698       706       941       944       880       883       712       721
dram[6]:        994      1004       656       662      1273      1275      1100      1103       697       707       935       943       876       883       711       716
dram[7]:       1012      1015       655       661      1274      1277      1167      1174       698       701       943       935       877       889       716       712
dram[8]:       1038       957       676       681      1280      1270      1147      1155       690       695       922       926       906       908       689       688
dram[9]:        953       960       673       686      1269      1279      1102      1059       707       714       925       928       911       914       704       712
dram[10]:        951       957       675       654      1230      1236      1046      1052       705       708       990       995       906       912       701       708
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3441168 n_nop=3171863 n_act=9395 n_pre=9379 n_req=72972 n_rd=163304 n_write=87227 bw_util=0.1456
n_activity=633927 dram_eff=0.7904
bk0: 10544a 3295595i bk1: 10548a 3291078i bk2: 10304a 3297679i bk3: 10304a 3293504i bk4: 10120a 3299753i bk5: 10124a 3294722i bk6: 10116a 3306097i bk7: 10124a 3300397i bk8: 10120a 3303817i bk9: 10116a 3298882i bk10: 10064a 3295220i bk11: 10064a 3292526i bk12: 9940a 3298897i bk13: 9932a 3293965i bk14: 10440a 3295392i bk15: 10444a 3290699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.40175
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3441168 n_nop=3172284 n_act=9247 n_pre=9231 n_req=72943 n_rd=163272 n_write=87134 bw_util=0.1455
n_activity=633301 dram_eff=0.7908
bk0: 10544a 3295554i bk1: 10564a 3289944i bk2: 10320a 3296868i bk3: 10312a 3292144i bk4: 10116a 3297909i bk5: 10116a 3293426i bk6: 10112a 3305628i bk7: 10116a 3300888i bk8: 10116a 3305227i bk9: 10120a 3300339i bk10: 10044a 3295223i bk11: 10044a 3292187i bk12: 9924a 3301098i bk13: 9928a 3295012i bk14: 10448a 3294777i bk15: 10448a 3287677i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.40886
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3441168 n_nop=3171964 n_act=9384 n_pre=9368 n_req=72930 n_rd=163300 n_write=87152 bw_util=0.1456
n_activity=634940 dram_eff=0.7889
bk0: 10552a 3294120i bk1: 10548a 3291494i bk2: 10312a 3296560i bk3: 10312a 3293120i bk4: 10116a 3301372i bk5: 10120a 3295813i bk6: 10112a 3307184i bk7: 10124a 3299211i bk8: 10116a 3304309i bk9: 10120a 3300099i bk10: 10060a 3295025i bk11: 10056a 3292758i bk12: 9928a 3302919i bk13: 9932a 3296124i bk14: 10444a 3295578i bk15: 10448a 3290230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.38811
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3441168 n_nop=3172061 n_act=9371 n_pre=9355 n_req=72917 n_rd=163256 n_write=87125 bw_util=0.1455
n_activity=635041 dram_eff=0.7886
bk0: 10548a 3295354i bk1: 10556a 3292084i bk2: 10284a 3297871i bk3: 10292a 3292818i bk4: 10120a 3298622i bk5: 10120a 3293934i bk6: 10116a 3305279i bk7: 10132a 3301284i bk8: 10112a 3304590i bk9: 10116a 3299580i bk10: 10044a 3295560i bk11: 10048a 3291389i bk12: 9940a 3301320i bk13: 9936a 3296316i bk14: 10440a 3294431i bk15: 10452a 3289548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.38578
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3441168 n_nop=3172107 n_act=9323 n_pre=9307 n_req=72933 n_rd=163300 n_write=87131 bw_util=0.1455
n_activity=635285 dram_eff=0.7884
bk0: 10552a 3295349i bk1: 10552a 3293499i bk2: 10284a 3298112i bk3: 10300a 3291404i bk4: 10120a 3301088i bk5: 10120a 3294261i bk6: 10120a 3303707i bk7: 10120a 3299504i bk8: 10112a 3304289i bk9: 10112a 3300612i bk10: 10044a 3294156i bk11: 10052a 3291725i bk12: 9928a 3299990i bk13: 9936a 3294299i bk14: 10472a 3296317i bk15: 10476a 3292268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.40416
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3441168 n_nop=3171826 n_act=9462 n_pre=9446 n_req=72931 n_rd=163308 n_write=87126 bw_util=0.1456
n_activity=635926 dram_eff=0.7876
bk0: 10544a 3295435i bk1: 10552a 3292854i bk2: 10288a 3295742i bk3: 10280a 3293369i bk4: 10116a 3299268i bk5: 10124a 3294028i bk6: 10124a 3305203i bk7: 10128a 3300014i bk8: 10112a 3305531i bk9: 10116a 3298751i bk10: 10056a 3293825i bk11: 10056a 3292628i bk12: 9924a 3300063i bk13: 9932a 3296068i bk14: 10480a 3293243i bk15: 10476a 3291906i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.38031
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3441168 n_nop=3171997 n_act=9372 n_pre=9356 n_req=72919 n_rd=163304 n_write=87139 bw_util=0.1456
n_activity=635792 dram_eff=0.7878
bk0: 10552a 3295342i bk1: 10544a 3291910i bk2: 10288a 3295370i bk3: 10284a 3292050i bk4: 10124a 3299884i bk5: 10120a 3293383i bk6: 10112a 3306347i bk7: 10120a 3301752i bk8: 10116a 3302835i bk9: 10116a 3297132i bk10: 10056a 3294410i bk11: 10048a 3291465i bk12: 9928a 3299533i bk13: 9928a 3294242i bk14: 10488a 3295271i bk15: 10480a 3290355i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.392
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3441168 n_nop=3171867 n_act=9453 n_pre=9437 n_req=72916 n_rd=163284 n_write=87127 bw_util=0.1455
n_activity=634684 dram_eff=0.7891
bk0: 10544a 3297109i bk1: 10548a 3293077i bk2: 10288a 3296555i bk3: 10292a 3291185i bk4: 10120a 3300866i bk5: 10116a 3294781i bk6: 10120a 3302314i bk7: 10124a 3299952i bk8: 10116a 3304641i bk9: 10120a 3300052i bk10: 10044a 3293793i bk11: 10040a 3291014i bk12: 9932a 3300223i bk13: 9928a 3294969i bk14: 10480a 3293400i bk15: 10472a 3289635i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.38282
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3441168 n_nop=3171804 n_act=9417 n_pre=9401 n_req=72944 n_rd=163352 n_write=87194 bw_util=0.1456
n_activity=633703 dram_eff=0.7907
bk0: 10556a 3293856i bk1: 10552a 3292320i bk2: 10280a 3299585i bk3: 10292a 3294037i bk4: 10120a 3301034i bk5: 10132a 3294503i bk6: 10112a 3306283i bk7: 10116a 3301540i bk8: 10128a 3304093i bk9: 10124a 3299707i bk10: 10044a 3292367i bk11: 10044a 3290818i bk12: 9952a 3299910i bk13: 9960a 3296462i bk14: 10468a 3294790i bk15: 10472a 3290588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.37146
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3441168 n_nop=3171625 n_act=9485 n_pre=9469 n_req=72994 n_rd=163368 n_write=87221 bw_util=0.1456
n_activity=635589 dram_eff=0.7885
bk0: 10544a 3294514i bk1: 10544a 3291789i bk2: 10292a 3296582i bk3: 10280a 3292092i bk4: 10120a 3300155i bk5: 10128a 3294786i bk6: 10124a 3303392i bk7: 10116a 3299319i bk8: 10124a 3303401i bk9: 10116a 3300195i bk10: 10044a 3293986i bk11: 10048a 3290698i bk12: 9952a 3298618i bk13: 9976a 3292976i bk14: 10480a 3294819i bk15: 10480a 3289647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.38777
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3441168 n_nop=3171945 n_act=9380 n_pre=9364 n_req=72963 n_rd=163344 n_write=87135 bw_util=0.1456
n_activity=634325 dram_eff=0.7897
bk0: 10556a 3296473i bk1: 10552a 3293945i bk2: 10284a 3298852i bk3: 10280a 3293874i bk4: 10120a 3301580i bk5: 10116a 3296137i bk6: 10120a 3301216i bk7: 10120a 3299927i bk8: 10116a 3303842i bk9: 10116a 3299599i bk10: 10052a 3294546i bk11: 10048a 3290989i bk12: 9956a 3300277i bk13: 9964a 3294776i bk14: 10476a 3296322i bk15: 10468a 3292393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.37151

========= L2 cache stats =========
L2_cache_bank[0]: Access = 71593, Miss = 20412, Miss_rate = 0.285, Pending_hits = 35360, Reservation_fails = 136
L2_cache_bank[1]: Access = 71591, Miss = 20414, Miss_rate = 0.285, Pending_hits = 35334, Reservation_fails = 214
L2_cache_bank[2]: Access = 71508, Miss = 20406, Miss_rate = 0.285, Pending_hits = 35270, Reservation_fails = 190
L2_cache_bank[3]: Access = 71533, Miss = 20412, Miss_rate = 0.285, Pending_hits = 35333, Reservation_fails = 196
L2_cache_bank[4]: Access = 71515, Miss = 20410, Miss_rate = 0.285, Pending_hits = 35302, Reservation_fails = 164
L2_cache_bank[5]: Access = 71532, Miss = 20415, Miss_rate = 0.285, Pending_hits = 35282, Reservation_fails = 181
L2_cache_bank[6]: Access = 71485, Miss = 20401, Miss_rate = 0.285, Pending_hits = 35303, Reservation_fails = 190
L2_cache_bank[7]: Access = 71515, Miss = 20413, Miss_rate = 0.285, Pending_hits = 35328, Reservation_fails = 156
L2_cache_bank[8]: Access = 71533, Miss = 20408, Miss_rate = 0.285, Pending_hits = 35307, Reservation_fails = 211
L2_cache_bank[9]: Access = 71547, Miss = 20417, Miss_rate = 0.285, Pending_hits = 35334, Reservation_fails = 134
L2_cache_bank[10]: Access = 71539, Miss = 20411, Miss_rate = 0.285, Pending_hits = 35311, Reservation_fails = 176
L2_cache_bank[11]: Access = 71552, Miss = 20416, Miss_rate = 0.285, Pending_hits = 35328, Reservation_fails = 173
L2_cache_bank[12]: Access = 71527, Miss = 20416, Miss_rate = 0.285, Pending_hits = 35263, Reservation_fails = 189
L2_cache_bank[13]: Access = 71549, Miss = 20410, Miss_rate = 0.285, Pending_hits = 35297, Reservation_fails = 194
L2_cache_bank[14]: Access = 71533, Miss = 20411, Miss_rate = 0.285, Pending_hits = 35320, Reservation_fails = 227
L2_cache_bank[15]: Access = 71541, Miss = 20410, Miss_rate = 0.285, Pending_hits = 35308, Reservation_fails = 166
L2_cache_bank[16]: Access = 71562, Miss = 20415, Miss_rate = 0.285, Pending_hits = 35320, Reservation_fails = 153
L2_cache_bank[17]: Access = 71586, Miss = 20423, Miss_rate = 0.285, Pending_hits = 35299, Reservation_fails = 136
L2_cache_bank[18]: Access = 71580, Miss = 20420, Miss_rate = 0.285, Pending_hits = 35330, Reservation_fails = 144
L2_cache_bank[19]: Access = 71591, Miss = 20422, Miss_rate = 0.285, Pending_hits = 35330, Reservation_fails = 150
L2_cache_bank[20]: Access = 71580, Miss = 20420, Miss_rate = 0.285, Pending_hits = 35317, Reservation_fails = 160
L2_cache_bank[21]: Access = 71565, Miss = 20416, Miss_rate = 0.285, Pending_hits = 35374, Reservation_fails = 137
L2_total_cache_accesses = 1574057
L2_total_cache_misses = 449098
L2_total_cache_miss_rate = 0.2853
L2_total_cache_pending_hits = 776950
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 655638
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 375311
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 329609
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73773
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1049332
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524478
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 219
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.044

icnt_total_pkts_mem_to_simt=3279681
icnt_total_pkts_simt_to_mem=2557413
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.37576
	minimum = 6
	maximum = 41
Network latency average = 9.16797
	minimum = 6
	maximum = 38
Slowest packet = 3025530
Flit latency average = 9.20979
	minimum = 6
	maximum = 38
Slowest flit = 5653068
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00455295
	minimum = 0.00402957 (at node 3)
	maximum = 0.00519789 (at node 45)
Accepted packet rate average = 0.00455295
	minimum = 0.00402957 (at node 3)
	maximum = 0.00519789 (at node 45)
Injected flit rate average = 0.00683215
	minimum = 0.00402957 (at node 3)
	maximum = 0.0103958 (at node 45)
Accepted flit rate average= 0.00683215
	minimum = 0.0051582 (at node 42)
	maximum = 0.00824207 (at node 8)
Injected packet length average = 1.5006
Accepted packet length average = 1.5006
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.296 (12 samples)
	minimum = 6 (12 samples)
	maximum = 121.583 (12 samples)
Network latency average = 10.2429 (12 samples)
	minimum = 6 (12 samples)
	maximum = 114.583 (12 samples)
Flit latency average = 10.2328 (12 samples)
	minimum = 6 (12 samples)
	maximum = 113.667 (12 samples)
Fragmentation average = 0.0437938 (12 samples)
	minimum = 0 (12 samples)
	maximum = 50.9167 (12 samples)
Injected packet rate average = 0.054059 (12 samples)
	minimum = 0.0480941 (12 samples)
	maximum = 0.0615374 (12 samples)
Accepted packet rate average = 0.054059 (12 samples)
	minimum = 0.0480941 (12 samples)
	maximum = 0.0615374 (12 samples)
Injected flit rate average = 0.10078 (12 samples)
	minimum = 0.0713961 (12 samples)
	maximum = 0.13814 (12 samples)
Accepted flit rate average = 0.10078 (12 samples)
	minimum = 0.0909637 (12 samples)
	maximum = 0.109043 (12 samples)
Injected packet size average = 1.86425 (12 samples)
Accepted packet size average = 1.86425 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 46 min, 21 sec (2781 sec)
gpgpu_simulation_rate = 96526 (inst/sec)
gpgpu_simulation_rate = 1712 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 42012
gpu_sim_insn = 23068992
gpu_ipc =     549.1048
gpu_tot_sim_cycle = 5026319
gpu_tot_sim_insn = 291507972
gpu_tot_ipc =      57.9963
gpu_tot_issued_cta = 851968
max_total_param_size = 0
gpu_stall_dramfull = 343681
gpu_stall_icnt2sh    = 86165
partiton_reqs_in_parallel = 924137
partiton_reqs_in_parallel_total    = 40427616
partiton_level_parallism =      21.9970
partiton_level_parallism_total  =       8.2270
partiton_reqs_in_parallel_util = 924137
partiton_reqs_in_parallel_util_total    = 40427616
gpu_sim_cycle_parition_util = 42012
gpu_tot_sim_cycle_parition_util    = 1852516
partiton_level_parallism_util =      21.9970
partiton_level_parallism_util_total  =      21.8269
partiton_replys_in_parallel = 196736
partiton_replys_in_parallel_total    = 1574057
L2_BW  =     443.8595 GB/Sec
L2_BW_total  =      33.3928 GB/Sec
gpu_total_sim_rate=97299

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10422372
	L1I_total_cache_misses = 6294
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5046272
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0004
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5044480
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10416078
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6294
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5046272
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10422372
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
25128, 24568, 24868, 24580, 24895, 24514, 24914, 24545, 24770, 24420, 24669, 24378, 24651, 24200, 24599, 23985, 24594, 23893, 24332, 23880, 24381, 23851, 24206, 23772, 24075, 23761, 24102, 23544, 24031, 23537, 24000, 23411, 
gpgpu_n_tot_thrd_icount = 612507776
gpgpu_n_tot_w_icount = 19140868
gpgpu_n_stall_shd_mem = 435120
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1180404
gpgpu_n_mem_write_global = 590142
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 18875124
gpgpu_n_store_insn = 9437499
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 80740352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198142
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1458467	W0_Idle:77683806	W0_Scoreboard:10236037	W1:4356	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:19136503	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9442224 {8:1180278,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40382896 {40:65854,72:524288,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5040 {40:126,}
traffic_breakdown_coretomem[INST_ACC_R] = 1752 {8:219,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 72376944 {40:393846,72:786432,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4721136 {8:590142,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5040 {40:126,}
traffic_breakdown_memtocore[INST_ACC_R] = 29784 {136:219,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 440 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 5026318 
mrq_lat_table:251614 	14200 	21993 	42046 	81658 	121140 	175140 	108594 	72128 	7962 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1008735 	609769 	133955 	11481 	781 	13 	1767 	1798 	906 	1116 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	29 	1446893 	151464 	14178 	4963 	87622 	42242 	16264 	503 	1 	783 	15 	1763 	1798 	906 	1116 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	797021 	363022 	20358 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	65696 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	852 	93 	140 	1 	21 	10 	19 	6 	11 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    258375    258370    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    256049    258349    251110 
dram[1]:    258363    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    256051    258348    258354 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    256059    256032    258370    251162 
dram[3]:    250997    258358    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    258369 
dram[4]:    255954    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    256065    256056    256237    258364 
dram[5]:    258379    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    256064    256280    258369    258373 
dram[6]:    255407    258376    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    256248    256248    251012    258387 
dram[7]:    254406    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    256260    256291    251118    251163 
dram[8]:    250933    258372    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    258399 
dram[9]:    251112    258365    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    256291    249699    251119    258352 
dram[10]:    258374    256457    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    256404    251079 
average row accesses per activate:
dram[0]:  8.466989  8.556098  7.112344  7.384172  7.185079  7.635671  8.666090  8.639655  7.078212  7.266476  6.689065  6.954794  8.105519  8.438240  6.665390  6.871053 
dram[1]:  8.513777  8.850420  7.063274  7.526393  7.439169  7.819033  8.355593  8.891652  7.185816  7.485968  6.786863  7.079720  8.550600  8.733800  6.525593  6.814863 
dram[2]:  8.234742  8.639803  6.993188  7.487591  7.411242  7.649847  8.721254  8.339435  7.161017  7.323699  6.753334  7.088112  8.393939  8.439932  6.618021  6.760673 
dram[3]:  8.461414  8.607202  6.987705  7.155245  7.265602  7.599393  8.363940  8.609965  7.054317  7.361918  7.016644  7.194602  8.001602  8.429054  6.500623  6.650127 
dram[4]:  8.375796  9.056896  6.860403  6.948440  7.327486  7.627093  8.358932  8.827465  7.112202  7.551416  6.901773  7.196023  8.097403  8.570447  6.557644  6.837908 
dram[5]:  8.238244  8.781302  6.670144  7.171108  7.113636  7.576399  8.184641  8.567521  7.191761  7.317461  6.810484  7.089510  7.971246  8.542809  6.509950  6.846859 
dram[6]:  8.401600  8.665568  6.719160  7.008219  7.317252  7.333821  8.572899  8.869026  7.263610  7.262177  6.839406  7.145275  8.214168  8.510239  6.545000  6.789883 
dram[7]:  8.499192  8.638752  6.902834  6.941734  7.379056  7.561934  8.090468  8.402684  7.158192  7.328035  6.931507  6.991713  8.137031  8.439932  6.447044  6.618988 
dram[8]:  8.013699  8.815745  6.836898  7.145251  7.467164  7.643293  8.326123  8.923351  6.749667  7.288793  6.837838  7.236052  8.095469  8.134959  6.471535  6.740979 
dram[9]:  8.355556  8.866779  6.732895  7.155245  7.612462  7.600911  8.243421  8.695652  6.800536  7.152112  6.847091  6.943836  8.025682  8.020800  6.627848  6.837908 
dram[10]:  8.438202  9.133680  6.930894  7.387283  7.321638  7.498503  8.092084  8.813380  7.005525  7.139241  7.083916  7.219373  8.032103  8.113452  6.490075  6.872536 
average row locality = 896560/119233 = 7.519395
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3020      3021      2952      2952      2897      2899      2897      2898      2898      2897      2884      2884      2854      2851      2989      2990 
dram[1]:      3020      3025      2956      2954      2899      2898      2898      2897      2897      2897      2879      2879      2849      2850      2991      2991 
dram[2]:      3023      3021      2954      2953      2898      2897      2896      2899      2897      2898      2882      2882      2850      2851      2990      2992 
dram[3]:      3021      3023      2946      2948      2897      2899      2898      2901      2896      2896      2879      2880      2853      2851      2989      2993 
dram[4]:      3022      3022      2946      2950      2899      2897      2897      2899      2896      2896      2879      2881      2850      2852      2998      2999 
dram[5]:      3021      3022      2948      2945      2897      2899      2899      2900      2896      2898      2882      2882      2850      2851      3001      2999 
dram[6]:      3022      3021      2948      2948      2899      2898      2896      2898      2897      2898      2882      2880      2850      2850      3003      3000 
dram[7]:      3021      3022      2947      2950      2898      2896      2898      2900      2897      2899      2879      2878      2851      2851      3000      2998 
dram[8]:      3023      3022      2945      2948      2898      2901      2897      2898      2902      2899      2880      2879      2856      2858      2996      2998 
dram[9]:      3020      3020      2947      2945      2898      2898      2899      2897      2898      2897      2878      2882      2856      2862      3000      3000 
dram[10]:      3023      3021      2946      2945      2898      2898      2899      2897      2897      2898      2881      2880      2858      2858      2999      2997 
total reads: 514656
bank skew: 3025/2849 = 1.06
chip skew: 46800/46770 = 1.00
number of total write accesses:
dram[0]:      2238      2241      2176      2180      2111      2110      2112      2113      2170      2175      2193      2193      2139      2136      2230      2232 
dram[1]:      2233      2241      2179      2179      2115      2114      2107      2109      2169      2171      2184      2183      2136      2137      2236      2236 
dram[2]:      2239      2232      2179      2176      2112      2106      2110      2113      2173      2170      2183      2186      2136      2137      2225      2234 
dram[3]:      2242      2236      2169      2168      2109      2109      2112      2110      2169      2169      2180      2185      2140      2139      2231      2234 
dram[4]:      2238      2231      2165      2171      2113      2114      2110      2115      2175      2171      2180      2185      2138      2136      2235      2232 
dram[5]:      2235      2238      2168      2168      2111      2109      2110      2112      2167      2173      2185      2187      2140      2138      2233      2232 
dram[6]:      2229      2239      2172      2168      2106      2111      2102      2113      2173      2171      2186      2186      2136      2137      2233      2235 
dram[7]:      2240      2239      2168      2173      2105      2110      2110      2108      2171      2172      2181      2184      2137      2137      2235      2231 
dram[8]:      2242      2241      2169      2168      2105      2113      2107      2108      2167      2174      2180      2179      2147      2145      2233      2233 
dram[9]:      2244      2238      2170      2171      2111      2111      2113      2103      2182      2181      2182      2187      2144      2151      2236      2231 
dram[10]:      2234      2240      2169      2167      2110      2111      2110      2109      2175      2178      2184      2188      2146      2148      2232      2233 
total reads: 381904
bank skew: 2244/2102 = 1.07
chip skew: 34755/34697 = 1.00
average mf latency per bank:
dram[0]:        931       941       638       650      1150      1159      1009      1023       676       690       935       941       874       882       674       686
dram[1]:        945       958       640       650      1165      1154      1014      1021       681       680       954       956       870       879       679       690
dram[2]:        957       956       637       646      1125      1133      1061      1069       673       679       944       946       939       948       681       686
dram[3]:        944       950       637       652      1119      1125      1063      1043       677       684       942       949       934       945       680       687
dram[4]:        947       984       644       645      1188      1191      1039      1045       680       684       947       946       914       846       693       694
dram[5]:        942       952       639       647      1187      1191      1038      1045       677       686       894       898       837       841       690       698
dram[6]:        941       950       639       647      1193      1196      1039      1042       677       687       889       896       834       842       688       694
dram[7]:        957       961       639       645      1194      1199      1099      1106       677       681       896       890       834       846       692       689
dram[8]:        981       908       657       663      1201      1193      1080      1088       671       675       877       881       860       864       669       668
dram[9]:        904       912       655       667      1190      1201      1040      1002       685       692       880       882       865       868       681       690
dram[10]:        903       911       657       640      1156      1162       991       996       684       688       938       943       860       868       679       687
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3519177 n_nop=3212794 n_act=10817 n_pre=10801 n_req=81532 n_rd=187132 n_write=97633 bw_util=0.1618
n_activity=709969 dram_eff=0.8022
bk0: 12080a 3356130i bk1: 12084a 3350960i bk2: 11808a 3358635i bk3: 11808a 3353052i bk4: 11588a 3360919i bk5: 11596a 3356219i bk6: 11588a 3369234i bk7: 11592a 3362223i bk8: 11592a 3366371i bk9: 11588a 3360906i bk10: 11536a 3355263i bk11: 11536a 3352046i bk12: 11416a 3357243i bk13: 11404a 3352832i bk14: 11956a 3355826i bk15: 11960a 3350522i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53753
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3519177 n_nop=3213212 n_act=10663 n_pre=10647 n_req=81509 n_rd=187120 n_write=97535 bw_util=0.1618
n_activity=709460 dram_eff=0.8025
bk0: 12080a 3354972i bk1: 12100a 3349344i bk2: 11824a 3356971i bk3: 11816a 3351816i bk4: 11596a 3357729i bk5: 11592a 3353166i bk6: 11592a 3365930i bk7: 11588a 3362539i bk8: 11588a 3367495i bk9: 11588a 3362207i bk10: 11516a 3355257i bk11: 11516a 3351948i bk12: 11396a 3360431i bk13: 11400a 3354264i bk14: 11964a 3354432i bk15: 11964a 3346532i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.55321
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3519177 n_nop=3212930 n_act=10782 n_pre=10766 n_req=81494 n_rd=187132 n_write=97567 bw_util=0.1618
n_activity=711036 dram_eff=0.8008
bk0: 12092a 3353202i bk1: 12084a 3351487i bk2: 11816a 3355211i bk3: 11812a 3351867i bk4: 11592a 3362593i bk5: 11588a 3356197i bk6: 11584a 3370203i bk7: 11596a 3359587i bk8: 11588a 3365738i bk9: 11592a 3361993i bk10: 11528a 3354658i bk11: 11528a 3352061i bk12: 11400a 3363297i bk13: 11404a 3355177i bk14: 11960a 3355897i bk15: 11968a 3348551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53365
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3519177 n_nop=3212911 n_act=10845 n_pre=10829 n_req=81472 n_rd=187080 n_write=97512 bw_util=0.1617
n_activity=711198 dram_eff=0.8003
bk0: 12084a 3356552i bk1: 12092a 3352173i bk2: 11784a 3359054i bk3: 11792a 3352128i bk4: 11588a 3360317i bk5: 11596a 3354126i bk6: 11592a 3366958i bk7: 11604a 3361434i bk8: 11584a 3367392i bk9: 11584a 3361526i bk10: 11516a 3356182i bk11: 11520a 3351093i bk12: 11412a 3360628i bk13: 11404a 3355505i bk14: 11956a 3353918i bk15: 11972a 3348153i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.51693
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3519177 n_nop=3212975 n_act=10780 n_pre=10764 n_req=81492 n_rd=187132 n_write=97526 bw_util=0.1618
n_activity=711343 dram_eff=0.8003
bk0: 12088a 3355644i bk1: 12088a 3353355i bk2: 11784a 3358635i bk3: 11800a 3349631i bk4: 11596a 3361685i bk5: 11588a 3355074i bk6: 11588a 3365723i bk7: 11596a 3361014i bk8: 11584a 3365893i bk9: 11584a 3361632i bk10: 11516a 3354307i bk11: 11524a 3350235i bk12: 11400a 3359283i bk13: 11408a 3353291i bk14: 11992a 3355883i bk15: 11996a 3350905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.5446
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3519177 n_nop=3212691 n_act=10913 n_pre=10897 n_req=81496 n_rd=187160 n_write=97516 bw_util=0.1618
n_activity=712058 dram_eff=0.7996
bk0: 12084a 3356010i bk1: 12088a 3352982i bk2: 11792a 3356010i bk3: 11780a 3352807i bk4: 11588a 3360782i bk5: 11596a 3354675i bk6: 11596a 3365469i bk7: 11600a 3361130i bk8: 11584a 3368044i bk9: 11592a 3360202i bk10: 11528a 3353082i bk11: 11528a 3351184i bk12: 11400a 3359717i bk13: 11404a 3354866i bk14: 12004a 3352110i bk15: 11996a 3351496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.51977
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3519177 n_nop=3212798 n_act=10849 n_pre=10833 n_req=81487 n_rd=187160 n_write=97537 bw_util=0.1618
n_activity=711939 dram_eff=0.7998
bk0: 12088a 3355600i bk1: 12084a 3351672i bk2: 11792a 3354518i bk3: 11792a 3349623i bk4: 11596a 3361492i bk5: 11592a 3353318i bk6: 11584a 3368160i bk7: 11592a 3363277i bk8: 11588a 3363873i bk9: 11592a 3357327i bk10: 11528a 3353209i bk11: 11520a 3349450i bk12: 11400a 3358886i bk13: 11400a 3352924i bk14: 12012a 3354687i bk15: 12000a 3349588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.53002
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3519177 n_nop=3212679 n_act=10922 n_pre=10906 n_req=81486 n_rd=187140 n_write=97530 bw_util=0.1618
n_activity=710808 dram_eff=0.801
bk0: 12084a 3357635i bk1: 12088a 3352449i bk2: 11788a 3357383i bk3: 11800a 3349093i bk4: 11592a 3362680i bk5: 11584a 3354774i bk6: 11592a 3365083i bk7: 11600a 3361111i bk8: 11588a 3365989i bk9: 11596a 3361114i bk10: 11516a 3354448i bk11: 11512a 3350348i bk12: 11404a 3360489i bk13: 11404a 3353759i bk14: 12000a 3354025i bk15: 11992a 3349431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.51645
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3519177 n_nop=3212576 n_act=10909 n_pre=10893 n_req=81511 n_rd=187200 n_write=97599 bw_util=0.1619
n_activity=709996 dram_eff=0.8023
bk0: 12092a 3352734i bk1: 12088a 3352811i bk2: 11780a 3359552i bk3: 11792a 3353726i bk4: 11592a 3363009i bk5: 11604a 3355123i bk6: 11588a 3368229i bk7: 11592a 3362677i bk8: 11608a 3363335i bk9: 11596a 3361048i bk10: 11520a 3352146i bk11: 11516a 3350387i bk12: 11424a 3360403i bk13: 11432a 3355842i bk14: 11984a 3355058i bk15: 11992a 3349939i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.50244
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3519177 n_nop=3212524 n_act=10927 n_pre=10911 n_req=81552 n_rd=187188 n_write=97627 bw_util=0.1619
n_activity=711734 dram_eff=0.8003
bk0: 12080a 3355354i bk1: 12080a 3351893i bk2: 11788a 3357399i bk3: 11780a 3352148i bk4: 11592a 3362392i bk5: 11592a 3355262i bk6: 11596a 3365410i bk7: 11588a 3361178i bk8: 11592a 3366138i bk9: 11588a 3362274i bk10: 11512a 3354497i bk11: 11528a 3349778i bk12: 11424a 3358926i bk13: 11448a 3352454i bk14: 12000a 3353721i bk15: 12000a 3349551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.51524
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3519177 n_nop=3212811 n_act=10827 n_pre=10811 n_req=81529 n_rd=187180 n_write=97548 bw_util=0.1618
n_activity=710373 dram_eff=0.8016
bk0: 12092a 3355779i bk1: 12084a 3353590i bk2: 11784a 3358254i bk3: 11780a 3353422i bk4: 11592a 3362758i bk5: 11592a 3355539i bk6: 11596a 3362997i bk7: 11588a 3361015i bk8: 11588a 3365682i bk9: 11592a 3360597i bk10: 11524a 3353502i bk11: 11520a 3349702i bk12: 11432a 3359620i bk13: 11432a 3353455i bk14: 11996a 3356588i bk15: 11988a 3351765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.5197

========= L2 cache stats =========
L2_cache_bank[0]: Access = 80533, Miss = 23391, Miss_rate = 0.290, Pending_hits = 38338, Reservation_fails = 136
L2_cache_bank[1]: Access = 80535, Miss = 23392, Miss_rate = 0.290, Pending_hits = 38311, Reservation_fails = 214
L2_cache_bank[2]: Access = 80453, Miss = 23389, Miss_rate = 0.291, Pending_hits = 38249, Reservation_fails = 190
L2_cache_bank[3]: Access = 80474, Miss = 23391, Miss_rate = 0.291, Pending_hits = 38311, Reservation_fails = 196
L2_cache_bank[4]: Access = 80456, Miss = 23390, Miss_rate = 0.291, Pending_hits = 38280, Reservation_fails = 164
L2_cache_bank[5]: Access = 80478, Miss = 23393, Miss_rate = 0.291, Pending_hits = 38259, Reservation_fails = 181
L2_cache_bank[6]: Access = 80425, Miss = 23379, Miss_rate = 0.291, Pending_hits = 38280, Reservation_fails = 190
L2_cache_bank[7]: Access = 80457, Miss = 23391, Miss_rate = 0.291, Pending_hits = 38304, Reservation_fails = 156
L2_cache_bank[8]: Access = 80476, Miss = 23387, Miss_rate = 0.291, Pending_hits = 38285, Reservation_fails = 211
L2_cache_bank[9]: Access = 80490, Miss = 23396, Miss_rate = 0.291, Pending_hits = 38311, Reservation_fails = 134
L2_cache_bank[10]: Access = 80482, Miss = 23394, Miss_rate = 0.291, Pending_hits = 38289, Reservation_fails = 176
L2_cache_bank[11]: Access = 80492, Miss = 23396, Miss_rate = 0.291, Pending_hits = 38307, Reservation_fails = 173
L2_cache_bank[12]: Access = 80467, Miss = 23397, Miss_rate = 0.291, Pending_hits = 38242, Reservation_fails = 189
L2_cache_bank[13]: Access = 80494, Miss = 23393, Miss_rate = 0.291, Pending_hits = 38276, Reservation_fails = 194
L2_cache_bank[14]: Access = 80472, Miss = 23391, Miss_rate = 0.291, Pending_hits = 38299, Reservation_fails = 227
L2_cache_bank[15]: Access = 80484, Miss = 23394, Miss_rate = 0.291, Pending_hits = 38286, Reservation_fails = 166
L2_cache_bank[16]: Access = 80507, Miss = 23397, Miss_rate = 0.291, Pending_hits = 38298, Reservation_fails = 153
L2_cache_bank[17]: Access = 80526, Miss = 23403, Miss_rate = 0.291, Pending_hits = 38278, Reservation_fails = 136
L2_cache_bank[18]: Access = 80524, Miss = 23396, Miss_rate = 0.291, Pending_hits = 38306, Reservation_fails = 144
L2_cache_bank[19]: Access = 80534, Miss = 23401, Miss_rate = 0.291, Pending_hits = 38307, Reservation_fails = 150
L2_cache_bank[20]: Access = 80524, Miss = 23401, Miss_rate = 0.291, Pending_hits = 38295, Reservation_fails = 160
L2_cache_bank[21]: Access = 80510, Miss = 23394, Miss_rate = 0.291, Pending_hits = 38350, Reservation_fails = 137
L2_total_cache_accesses = 1770793
L2_total_cache_misses = 514656
L2_total_cache_miss_rate = 0.2906
L2_total_cache_pending_hits = 842461
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18433
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 721149
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 440822
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 395226
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73820
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1180404
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 590142
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 219
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.049

icnt_total_pkts_mem_to_simt=3738561
icnt_total_pkts_simt_to_mem=2885349
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7809
	minimum = 6
	maximum = 62
Network latency average = 9.99973
	minimum = 6
	maximum = 57
Slowest packet = 3153762
Flit latency average = 9.13709
	minimum = 6
	maximum = 55
Slowest flit = 6522962
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0936593
	minimum = 0.0833829 (at node 15)
	maximum = 0.106472 (at node 33)
Accepted packet rate average = 0.0936593
	minimum = 0.0833829 (at node 15)
	maximum = 0.106472 (at node 33)
Injected flit rate average = 0.187288
	minimum = 0.138987 (at node 15)
	maximum = 0.248292 (at node 33)
Accepted flit rate average= 0.187288
	minimum = 0.177311 (at node 42)
	maximum = 0.195972 (at node 22)
Injected packet length average = 1.99967
Accepted packet length average = 1.99967
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.2564 (13 samples)
	minimum = 6 (13 samples)
	maximum = 117 (13 samples)
Network latency average = 10.2242 (13 samples)
	minimum = 6 (13 samples)
	maximum = 110.154 (13 samples)
Flit latency average = 10.1485 (13 samples)
	minimum = 6 (13 samples)
	maximum = 109.154 (13 samples)
Fragmentation average = 0.0404251 (13 samples)
	minimum = 0 (13 samples)
	maximum = 47 (13 samples)
Injected packet rate average = 0.0571051 (13 samples)
	minimum = 0.0508086 (13 samples)
	maximum = 0.0649939 (13 samples)
Accepted packet rate average = 0.0571051 (13 samples)
	minimum = 0.0508086 (13 samples)
	maximum = 0.0649939 (13 samples)
Injected flit rate average = 0.107434 (13 samples)
	minimum = 0.0765954 (13 samples)
	maximum = 0.146613 (13 samples)
Accepted flit rate average = 0.107434 (13 samples)
	minimum = 0.0976057 (13 samples)
	maximum = 0.11573 (13 samples)
Injected packet size average = 1.88134 (13 samples)
Accepted packet size average = 1.88134 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 49 min, 56 sec (2996 sec)
gpgpu_simulation_rate = 97299 (inst/sec)
gpgpu_simulation_rate = 1677 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 14 
gpu_sim_cycle = 247447
gpu_sim_insn = 20974784
gpu_ipc =      84.7648
gpu_tot_sim_cycle = 5495916
gpu_tot_sim_insn = 312482756
gpu_tot_ipc =      56.8573
gpu_tot_issued_cta = 917504
max_total_param_size = 0
gpu_stall_dramfull = 343681
gpu_stall_icnt2sh    = 86497
partiton_reqs_in_parallel = 5443834
partiton_reqs_in_parallel_total    = 41351753
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.5146
partiton_reqs_in_parallel_util = 5443834
partiton_reqs_in_parallel_util_total    = 41351753
gpu_sim_cycle_parition_util = 247447
gpu_tot_sim_cycle_parition_util    = 1894528
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8469
partiton_replys_in_parallel = 66372
partiton_replys_in_parallel_total    = 1770793
L2_BW  =      25.4236 GB/Sec
L2_BW_total  =      31.6842 GB/Sec
gpu_total_sim_rate=96118

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11210596
	L1I_total_cache_misses = 6298
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5570560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5568768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11204298
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6298
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5570560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11210596
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
27037, 26385, 26754, 26397, 26781, 26331, 26754, 26339, 26564, 26214, 26486, 26057, 26445, 25902, 26370, 25641, 26319, 25503, 26057, 25467, 26083, 25415, 25862, 25313, 25616, 25279, 25643, 25016, 25549, 24986, 25518, 24860, 
gpgpu_n_tot_thrd_icount = 656664704
gpgpu_n_tot_w_icount = 20520772
gpgpu_n_stall_shd_mem = 435120
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1246708
gpgpu_n_mem_write_global = 590206
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19924468
gpgpu_n_store_insn = 9437563
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 89128960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198142
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1640379	W0_Idle:88938819	W0_Scoreboard:11375376	W1:8004	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:20512759	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9971632 {8:1246454,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40385456 {40:65918,72:524288,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1784 {8:223,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 75023984 {40:460022,72:786432,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4721648 {8:590206,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 10160 {40:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 30328 {136:223,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 433 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 5492898 
mrq_lat_table:261731 	14684 	22263 	42461 	83227 	121174 	175140 	108594 	72128 	7962 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1064668 	620018 	134067 	11491 	791 	39 	1791 	1802 	906 	1116 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	29 	1507462 	157010 	14183 	4963 	87688 	42242 	16352 	532 	6 	795 	42 	1784 	1802 	906 	1116 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	844910 	381331 	20464 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	65760 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	965 	119 	144 	5 	24 	26 	25 	7 	11 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    258375    258370    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    256049    258349    251110 
dram[1]:    258363    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    256051    258348    258354 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    256059    256032    258370    251162 
dram[3]:    250997    258358    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    258369 
dram[4]:    255954    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    256065    256056    256237    258364 
dram[5]:    258379    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    256064    256280    258369    258373 
dram[6]:    255407    258376    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    256248    256248    251012    258387 
dram[7]:    254406    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    256260    256291    251118    251163 
dram[8]:    250933    258372    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    258399 
dram[9]:    251112    258365    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    256291    249699    251119    258352 
dram[10]:    258374    256457    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    256404    251079 
average row accesses per activate:
dram[0]:  8.295950  8.458730  6.936000  7.180690  6.941337  7.364689  8.715754  8.537688  6.812169  6.963513  6.461731  6.720991  7.985782  8.321782  6.517879  6.701266 
dram[1]:  8.427893  8.698206  6.862978  7.335211  7.205092  7.536982  8.312092  8.877836  6.955405  7.233146  6.633075  6.855808  8.375415  8.539763  6.374248  6.644918 
dram[2]:  8.134351  8.500000  6.866755  7.294530  7.158931  7.400291  8.768966  8.271104  6.923387  7.093664  6.536896  6.887400  8.277504  8.308072  6.452991  6.597758 
dram[3]:  8.364207  8.440571  6.791885  6.921333  7.009642  7.293696  8.357964  8.585160  6.850865  7.117566  6.830892  7.006821  7.884555  8.177994  6.346939  6.520936 
dram[4]:  8.166922  8.829187  6.682990  6.687259  7.073611  7.338617  8.278049  8.842014  6.963513  7.294618  6.729659  7.008185  7.960568  8.448912  6.380265  6.619226 
dram[5]:  8.159510  8.661789  6.535264  6.966443  6.871795  7.295129  8.132587  8.505843  6.997279  7.057534  6.543257  6.848202  7.815790  8.355960  6.341697  6.673803 
dram[6]:  8.249613  8.497607  6.542821  6.808399  7.052705  7.082058  8.398347  8.867596  7.039618  6.998641  6.638243  6.931174  8.132258  8.302631  6.381752  6.630000 
dram[7]:  8.313573  8.523200  6.711514  6.714470  7.140450  7.258203  8.116427  8.368421  6.912752  7.014987  6.748684  6.841333  7.948031  8.323432  6.271868  6.459756 
dram[8]:  7.832599  8.657468  6.659820  6.901596  7.189533  7.393323  8.281759  8.862370  6.563057  7.004076  6.620645  7.024658  7.948195  8.020602  6.344910  6.568773 
dram[9]:  8.263566  8.754934  6.556818  6.950469  7.407569  7.367583  8.256078  8.758620  6.606914  6.881333  6.606178  6.752957  7.864697  7.901869  6.481663  6.662893 
dram[10]:  8.294393  9.049236  6.772846  7.202778  7.096234  7.259629  8.080953  8.772414  6.703511  6.852590  6.920485  7.004087  7.861801  8.000000  6.366587  6.686003 
average row locality = 909449/123931 = 7.338349
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3071      3070      3002      3002      2946      2947      2946      2952      2948      2947      2931      2935      2898      2891      3038      3039 
dram[1]:      3068      3074      3006      3004      2948      2949      2948      2946      2946      2947      2926      2926      2890      2892      3041      3041 
dram[2]:      3072      3071      3002      3001      2947      2946      2945      2951      2946      2948      2930      2928      2889      2890      3040      3042 
dram[3]:      3070      3073      2995      2997      2948      2951      2947      2949      2944      2945      2926      2928      2895      2895      3038      3043 
dram[4]:      3076      3074      2996      2999      2948      2948      2949      2947      2946      2947      2924      2928      2891      2891      3047      3050 
dram[5]:      3069      3071      2997      2996      2948      2951      2949      2951      2944      2947      2931      2930      2892      2891      3053      3048 
dram[6]:      3073      3071      2999      2995      2947      2949      2947      2946      2948      2948      2928      2927      2890      2893      3057      3050 
dram[7]:      3071      3071      2995      2999      2947      2947      2947      2949      2948      2946      2925      2923      2893      2890      3051      3047 
dram[8]:      3074      3072      2994      2997      2946      2949      2947      2948      2953      2949      2926      2925      2898      2899      3045      3048 
dram[9]:      3070      3068      2998      2997      2946      2948      2949      2945      2946      2948      2925      2927      2898      2904      3048      3049 
dram[10]:      3073      3071      2994      2994      2946      2946      2949      2947      2948      2950      2927      2928      2900      2899      3047      3048 
total reads: 523156
bank skew: 3076/2889 = 1.06
chip skew: 47570/47544 = 1.00
number of total write accesses:
dram[0]:      2255      2259      2200      2204      2142      2142      2144      2145      2202      2206      2219      2220      2157      2152      2248      2255 
dram[1]:      2250      2258      2203      2204      2146      2146      2139      2141      2201      2203      2208      2209      2152      2155      2256      2255 
dram[2]:      2256      2250      2203      2200      2143      2138      2141      2144      2205      2202      2208      2210      2152      2153      2245      2256 
dram[3]:      2258      2253      2194      2194      2141      2140      2143      2142      2201      2201      2204      2208      2159      2159      2249      2252 
dram[4]:      2257      2250      2190      2197      2145      2145      2142      2146      2207      2203      2204      2209      2156      2153      2255      2252 
dram[5]:      2251      2256      2192      2194      2144      2141      2142      2144      2199      2205      2212      2213      2157      2156      2255      2251 
dram[6]:      2248      2257      2196      2193      2138      2143      2134      2144      2205      2203      2210      2209      2152      2155      2259      2254 
dram[7]:      2258      2256      2193      2198      2137      2141      2142      2139      2202      2203      2204      2208      2154      2154      2255      2250 
dram[8]:      2260      2261      2194      2193      2137      2145      2138      2139      2199      2206      2205      2203      2165      2162      2253      2253 
dram[9]:      2260      2255      2195      2195      2143      2143      2145      2135      2214      2213      2208      2212      2159      2169      2254      2248 
dram[10]:      2252      2259      2194      2192      2142      2143      2142      2141      2207      2210      2208      2213      2163      2165      2250      2254 
total reads: 386293
bank skew: 2261/2134 = 1.06
chip skew: 35150/35094 = 1.00
average mf latency per bank:
dram[0]:        936       945       651       658      1149      1158      1010      1025       683       698       938       943       879       886       682       697
dram[1]:        949       963       648       658      1164      1153      1015      1022       687       686       957       959       874       883       687       698
dram[2]:        961       962       645       654      1125      1132      1061      1069       680       686       947       949       943       952       688       694
dram[3]:        949       954       647       660      1119      1126      1064      1044       684       693       945       952       937       950       688       695
dram[4]:        952       987       653       653      1189      1191      1040      1046       689       693       950       949       918       851       700       702
dram[5]:        947       956       648       655      1187      1191      1038      1045       684       693       897       902       843       846       699       705
dram[6]:        948       954       648       655      1191      1194      1042      1043       684       694       893       900       839       846       699       704
dram[7]:        967       966       647       655      1192      1198      1098      1106       685       688       902       895       841       851       699       698
dram[8]:        987       913       665       671      1199      1191      1081      1088       678       684       881       885       865       871       677       676
dram[9]:        909       917       664       684      1189      1201      1045      1004       692       699       884       886       872       874       689       700
dram[10]:        908       923       665       648      1154      1161       992       998       692       697       941       946       865       873       686       698
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3978648 n_nop=3666669 n_act=11253 n_pre=11237 n_req=82713 n_rd=190252 n_write=99237 bw_util=0.1455
n_activity=733108 dram_eff=0.7898
bk0: 12284a 3814211i bk1: 12280a 3809121i bk2: 12008a 3816568i bk3: 12008a 3810931i bk4: 11784a 3818472i bk5: 11788a 3813617i bk6: 11784a 3827247i bk7: 11808a 3819821i bk8: 11792a 3823898i bk9: 11788a 3818307i bk10: 11724a 3812944i bk11: 11740a 3809724i bk12: 11592a 3815488i bk13: 11564a 3811260i bk14: 12152a 3813894i bk15: 12156a 3808367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.13059
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3978648 n_nop=3667179 n_act=11077 n_pre=11061 n_req=82678 n_rd=190208 n_write=99123 bw_util=0.1454
n_activity=731680 dram_eff=0.7909
bk0: 12272a 3813208i bk1: 12296a 3807482i bk2: 12024a 3814910i bk3: 12016a 3809701i bk4: 11792a 3815380i bk5: 11796a 3810563i bk6: 11792a 3823892i bk7: 11784a 3820455i bk8: 11784a 3825225i bk9: 11788a 3819793i bk10: 11704a 3813137i bk11: 11704a 3809567i bk12: 11560a 3818830i bk13: 11568a 3812472i bk14: 12164a 3812448i bk15: 12164a 3804393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.14444
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3978648 n_nop=3666953 n_act=11186 n_pre=11170 n_req=82654 n_rd=190192 n_write=99147 bw_util=0.1454
n_activity=732747 dram_eff=0.7897
bk0: 12288a 3811507i bk1: 12284a 3809656i bk2: 12008a 3813303i bk3: 12004a 3809816i bk4: 11788a 3820123i bk5: 11784a 3813647i bk6: 11780a 3828357i bk7: 11804a 3817353i bk8: 11784a 3823391i bk9: 11792a 3819453i bk10: 11720a 3812411i bk11: 11712a 3809861i bk12: 11556a 3821779i bk13: 11560a 3813586i bk14: 12160a 3813806i bk15: 12168a 3806355i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.12716
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3978648 n_nop=3666852 n_act=11270 n_pre=11254 n_req=82642 n_rd=190176 n_write=99096 bw_util=0.1454
n_activity=733772 dram_eff=0.7885
bk0: 12280a 3814850i bk1: 12292a 3810214i bk2: 11980a 3816840i bk3: 11988a 3809839i bk4: 11792a 3817817i bk5: 11804a 3811458i bk6: 11788a 3824908i bk7: 11796a 3819202i bk8: 11776a 3825112i bk9: 11780a 3818977i bk10: 11704a 3814061i bk11: 11712a 3809025i bk12: 11580a 3818920i bk13: 11580a 3813601i bk14: 12152a 3811932i bk15: 12172a 3806156i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.11235
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3978648 n_nop=3666850 n_act=11218 n_pre=11202 n_req=82672 n_rd=190244 n_write=99134 bw_util=0.1455
n_activity=734141 dram_eff=0.7883
bk0: 12304a 3813559i bk1: 12296a 3811453i bk2: 11984a 3816524i bk3: 11996a 3807279i bk4: 11792a 3819236i bk5: 11792a 3812437i bk6: 11796a 3823535i bk7: 11788a 3819051i bk8: 11784a 3823670i bk9: 11788a 3819029i bk10: 11696a 3812321i bk11: 11712a 3808122i bk12: 11564a 3817577i bk13: 11564a 3811716i bk14: 12188a 3813700i bk15: 12200a 3808601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.13674
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3978648 n_nop=3666546 n_act=11353 n_pre=11337 n_req=82680 n_rd=190272 n_write=99140 bw_util=0.1455
n_activity=735517 dram_eff=0.787
bk0: 12276a 3814362i bk1: 12284a 3811108i bk2: 11988a 3814016i bk3: 11984a 3810525i bk4: 11792a 3818246i bk5: 11804a 3811987i bk6: 11796a 3823344i bk7: 11804a 3818849i bk8: 11776a 3825767i bk9: 11788a 3817742i bk10: 11724a 3810624i bk11: 11720a 3808916i bk12: 11568a 3818114i bk13: 11564a 3813143i bk14: 12212a 3809998i bk15: 12192a 3809541i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.11487
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3978648 n_nop=3666661 n_act=11291 n_pre=11275 n_req=82668 n_rd=190272 n_write=99149 bw_util=0.1455
n_activity=735138 dram_eff=0.7874
bk0: 12292a 3813778i bk1: 12284a 3809727i bk2: 11996a 3812341i bk3: 11980a 3807493i bk4: 11788a 3818996i bk5: 11796a 3810778i bk6: 11788a 3825909i bk7: 11784a 3821153i bk8: 11792a 3821541i bk9: 11792a 3814857i bk10: 11712a 3811089i bk11: 11708a 3807312i bk12: 11560a 3817335i bk13: 11572a 3811092i bk14: 12228a 3812326i bk15: 12200a 3807456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.12385
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3978648 n_nop=3666652 n_act=11357 n_pre=11341 n_req=82643 n_rd=190196 n_write=99102 bw_util=0.1454
n_activity=733478 dram_eff=0.7888
bk0: 12284a 3815816i bk1: 12284a 3810651i bk2: 11980a 3815256i bk3: 11996a 3806756i bk4: 11788a 3820281i bk5: 11788a 3812163i bk6: 11788a 3823158i bk7: 11796a 3818856i bk8: 11792a 3823531i bk9: 11784a 3818533i bk10: 11700a 3812391i bk11: 11692a 3808250i bk12: 11572a 3818717i bk13: 11560a 3812109i bk14: 12204a 3811837i bk15: 12188a 3807331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.11174
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3978648 n_nop=3666481 n_act=11348 n_pre=11332 n_req=82683 n_rd=190280 n_write=99207 bw_util=0.1455
n_activity=732914 dram_eff=0.79
bk0: 12296a 3810849i bk1: 12288a 3810847i bk2: 11976a 3817487i bk3: 11988a 3811418i bk4: 11784a 3820528i bk5: 11796a 3812632i bk6: 11788a 3826236i bk7: 11792a 3820548i bk8: 11812a 3820884i bk9: 11796a 3818417i bk10: 11704a 3809906i bk11: 11700a 3808270i bk12: 11592a 3818580i bk13: 11596a 3814187i bk14: 12180a 3813169i bk15: 12192a 3807783i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.09963
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3978648 n_nop=3666533 n_act=11334 n_pre=11318 n_req=82714 n_rd=190264 n_write=99199 bw_util=0.1455
n_activity=733848 dram_eff=0.7889
bk0: 12280a 3813691i bk1: 12272a 3810180i bk2: 11992a 3815198i bk3: 11988a 3809882i bk4: 11784a 3820172i bk5: 11792a 3812698i bk6: 11796a 3823384i bk7: 11780a 3819177i bk8: 11784a 3823741i bk9: 11792a 3819583i bk10: 11700a 3812207i bk11: 11708a 3807578i bk12: 11592a 3817247i bk13: 11616a 3810655i bk14: 12192a 3811820i bk15: 12196a 3807499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.11089
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3978648 n_nop=3666754 n_act=11245 n_pre=11229 n_req=82702 n_rd=190268 n_write=99152 bw_util=0.1455
n_activity=732489 dram_eff=0.7902
bk0: 12292a 3813900i bk1: 12284a 3811667i bk2: 11976a 3816196i bk3: 11976a 3811190i bk4: 11784a 3820349i bk5: 11784a 3813055i bk6: 11796a 3820915i bk7: 11788a 3818884i bk8: 11792a 3823069i bk9: 11800a 3817905i bk10: 11708a 3811395i bk11: 11712a 3807459i bk12: 11600a 3817855i bk13: 11596a 3811797i bk14: 12188a 3814766i bk15: 12192a 3809623i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.1149

========= L2 cache stats =========
L2_cache_bank[0]: Access = 83552, Miss = 23780, Miss_rate = 0.285, Pending_hits = 40911, Reservation_fails = 136
L2_cache_bank[1]: Access = 83565, Miss = 23783, Miss_rate = 0.285, Pending_hits = 40875, Reservation_fails = 214
L2_cache_bank[2]: Access = 83461, Miss = 23773, Miss_rate = 0.285, Pending_hits = 40800, Reservation_fails = 190
L2_cache_bank[3]: Access = 83489, Miss = 23779, Miss_rate = 0.285, Pending_hits = 40855, Reservation_fails = 196
L2_cache_bank[4]: Access = 83458, Miss = 23771, Miss_rate = 0.285, Pending_hits = 40843, Reservation_fails = 164
L2_cache_bank[5]: Access = 83489, Miss = 23777, Miss_rate = 0.285, Pending_hits = 40828, Reservation_fails = 181
L2_cache_bank[6]: Access = 83441, Miss = 23763, Miss_rate = 0.285, Pending_hits = 40836, Reservation_fails = 190
L2_cache_bank[7]: Access = 83477, Miss = 23781, Miss_rate = 0.285, Pending_hits = 40879, Reservation_fails = 156
L2_cache_bank[8]: Access = 83495, Miss = 23777, Miss_rate = 0.285, Pending_hits = 40856, Reservation_fails = 211
L2_cache_bank[9]: Access = 83516, Miss = 23784, Miss_rate = 0.285, Pending_hits = 40864, Reservation_fails = 134
L2_cache_bank[10]: Access = 83501, Miss = 23783, Miss_rate = 0.285, Pending_hits = 40846, Reservation_fails = 176
L2_cache_bank[11]: Access = 83511, Miss = 23785, Miss_rate = 0.285, Pending_hits = 40871, Reservation_fails = 173
L2_cache_bank[12]: Access = 83495, Miss = 23789, Miss_rate = 0.285, Pending_hits = 40806, Reservation_fails = 189
L2_cache_bank[13]: Access = 83517, Miss = 23779, Miss_rate = 0.285, Pending_hits = 40841, Reservation_fails = 194
L2_cache_bank[14]: Access = 83485, Miss = 23777, Miss_rate = 0.285, Pending_hits = 40862, Reservation_fails = 227
L2_cache_bank[15]: Access = 83488, Miss = 23772, Miss_rate = 0.285, Pending_hits = 40838, Reservation_fails = 166
L2_cache_bank[16]: Access = 83525, Miss = 23783, Miss_rate = 0.285, Pending_hits = 40866, Reservation_fails = 153
L2_cache_bank[17]: Access = 83537, Miss = 23787, Miss_rate = 0.285, Pending_hits = 40845, Reservation_fails = 136
L2_cache_bank[18]: Access = 83536, Miss = 23780, Miss_rate = 0.285, Pending_hits = 40893, Reservation_fails = 144
L2_cache_bank[19]: Access = 83556, Miss = 23786, Miss_rate = 0.285, Pending_hits = 40890, Reservation_fails = 150
L2_cache_bank[20]: Access = 83537, Miss = 23784, Miss_rate = 0.285, Pending_hits = 40872, Reservation_fails = 160
L2_cache_bank[21]: Access = 83534, Miss = 23783, Miss_rate = 0.285, Pending_hits = 40925, Reservation_fails = 137
L2_total_cache_accesses = 1837165
L2_total_cache_misses = 523156
L2_total_cache_miss_rate = 0.2848
L2_total_cache_pending_hits = 898902
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19797
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 777590
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 449321
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 395290
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73820
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1246708
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 590206
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 223
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.044

icnt_total_pkts_mem_to_simt=3871253
icnt_total_pkts_simt_to_mem=2951913
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.64215
	minimum = 6
	maximum = 38
Network latency average = 9.40754
	minimum = 6
	maximum = 38
Slowest packet = 3541614
Flit latency average = 9.35937
	minimum = 6
	maximum = 38
Slowest flit = 6808052
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00536456
	minimum = 0.00473033 (at node 3)
	maximum = 0.00612255 (at node 29)
Accepted packet rate average = 0.00536456
	minimum = 0.00473033 (at node 3)
	maximum = 0.00612255 (at node 29)
Injected flit rate average = 0.0080525
	minimum = 0.00473033 (at node 3)
	maximum = 0.0122552 (at node 40)
Accepted flit rate average= 0.0080525
	minimum = 0.00608214 (at node 32)
	maximum = 0.00974758 (at node 12)
Injected packet length average = 1.50105
Accepted packet length average = 1.50105
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.1411 (14 samples)
	minimum = 6 (14 samples)
	maximum = 111.357 (14 samples)
Network latency average = 10.1659 (14 samples)
	minimum = 6 (14 samples)
	maximum = 105 (14 samples)
Flit latency average = 10.0921 (14 samples)
	minimum = 6 (14 samples)
	maximum = 104.071 (14 samples)
Fragmentation average = 0.0375376 (14 samples)
	minimum = 0 (14 samples)
	maximum = 43.6429 (14 samples)
Injected packet rate average = 0.0534094 (14 samples)
	minimum = 0.0475173 (14 samples)
	maximum = 0.0607888 (14 samples)
Accepted packet rate average = 0.0534094 (14 samples)
	minimum = 0.0475173 (14 samples)
	maximum = 0.0607888 (14 samples)
Injected flit rate average = 0.100335 (14 samples)
	minimum = 0.0714622 (14 samples)
	maximum = 0.137016 (14 samples)
Accepted flit rate average = 0.100335 (14 samples)
	minimum = 0.0910683 (14 samples)
	maximum = 0.10816 (14 samples)
Injected packet size average = 1.87861 (14 samples)
Accepted packet size average = 1.87861 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 54 min, 11 sec (3251 sec)
gpgpu_simulation_rate = 96118 (inst/sec)
gpgpu_simulation_rate = 1690 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 41852
gpu_sim_insn = 23069312
gpu_ipc =     551.2117
gpu_tot_sim_cycle = 5759918
gpu_tot_sim_insn = 335552068
gpu_tot_ipc =      58.2564
gpu_tot_issued_cta = 983040
max_total_param_size = 0
gpu_stall_dramfull = 343744
gpu_stall_icnt2sh    = 100300
partiton_reqs_in_parallel = 920681
partiton_reqs_in_parallel_total    = 46795587
partiton_level_parallism =      21.9985
partiton_level_parallism_total  =       8.2842
partiton_reqs_in_parallel_util = 920681
partiton_reqs_in_parallel_util_total    = 46795587
gpu_sim_cycle_parition_util = 41852
gpu_tot_sim_cycle_parition_util    = 2141975
partiton_level_parallism_util =      21.9985
partiton_level_parallism_util_total  =      21.8498
partiton_replys_in_parallel = 196864
partiton_replys_in_parallel_total    = 1837165
L2_BW  =     445.8463 GB/Sec
L2_BW_total  =      33.4716 GB/Sec
gpu_total_sim_rate=96728

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11997412
	L1I_total_cache_misses = 6298
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5832704
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5830912
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11991114
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6298
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5832704
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11997412
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
29035, 28383, 28779, 28368, 28725, 28308, 28752, 28310, 28535, 28185, 28484, 27974, 28443, 27873, 28341, 27639, 28290, 27474, 28001, 27438, 28054, 27332, 27812, 27230, 27587, 27229, 27614, 26987, 27520, 26957, 27489, 26831, 
gpgpu_n_tot_thrd_icount = 704923776
gpgpu_n_tot_w_icount = 22028868
gpgpu_n_stall_shd_mem = 435139
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1377780
gpgpu_n_mem_write_global = 655998
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22021620
gpgpu_n_store_insn = 10486395
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 93323264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198161
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1690865	W0_Idle:88947242	W0_Scoreboard:12412274	W1:8772	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:22020087	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11020208 {8:1377526,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45114288 {40:66174,72:589824,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1784 {8:223,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84461168 {40:460022,72:917504,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5247984 {8:655998,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 10160 {40:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 30328 {136:223,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 414 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 5759917 
mrq_lat_table:288387 	16529 	25399 	48097 	93541 	138481 	198669 	113973 	72646 	7962 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1168673 	712419 	134525 	11491 	791 	39 	1791 	1802 	906 	1116 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	31 	1681004 	179433 	15078 	4965 	87688 	42242 	16352 	532 	6 	795 	42 	1784 	1802 	906 	1116 	253 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	927561 	426634 	23581 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	131552 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1042 	126 	144 	5 	24 	26 	25 	7 	11 	9 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    258375    258370    251008    250801    250842    251215    251029    250851    249288    249272    249254    249239    250971    256049    258349    251110 
dram[1]:    258363    250996    250914    250922    251216    251243    250982    251095    249274    249303    249328    249306    250951    256051    258348    258354 
dram[2]:    250928    251120    251065    250972    251091    251163    250990    251002    249086    249224    249226    249320    256059    256032    258370    251162 
dram[3]:    250997    258358    250891    250980    251061    251131    250955    250998    249175    249250    249378    249319    250396    249348    251119    258369 
dram[4]:    255954    250920    250930    250839    250896    250937    250950    250984    249240    249241    249235    249268    256065    256056    256237    258364 
dram[5]:    258379    250944    250970    250958    250948    250945    250996    250958    249242    249261    249328    249355    256064    256280    258369    258373 
dram[6]:    255407    258376    250941    251083    251135    250893    250879    250920    249273    249265    249216    249332    256248    256248    251012    258387 
dram[7]:    254406    251060    251038    251004    250841    251178    251005    250915    249205    248392    249320    249343    256260    256291    251118    251163 
dram[8]:    250933    258372    251042    251035    250977    251152    251055    250941    249234    249291    249377    249416    249358    250853    251115    258399 
dram[9]:    251112    258365    250992    250729    251150    250913    250950    250884    249200    249214    249369    249256    256291    249699    251119    258352 
dram[10]:    258374    256457    251030    251003    250935    250929    250980    250943    249260    249304    249311    249323    250841    249677    256404    251079 
average row accesses per activate:
dram[0]:  8.016349  8.067123  6.730363  6.995128  6.703349  7.239018  8.276218  8.070503  6.683156  6.803593  6.315556  6.551208  7.514094  7.948791  6.454144  6.524554 
dram[1]:  8.020464  8.357447  6.646243  7.164588  7.008739  7.353866  7.944681  8.305185  6.787081  7.155107  6.562500  6.740785  7.994277  8.113208  6.242262  6.449835 
dram[2]:  7.683181  8.223776  6.683353  7.076449  7.103929  7.331152  8.224669  7.795833  6.723934  7.004938  6.396843  6.734282  7.991416  8.063492  6.284176  6.476191 
dram[3]:  8.200557  8.348936  6.595622  6.732941  6.606596  7.078283  7.763158  7.950355  6.779904  7.102757  6.672556  6.805756  7.302477  7.795265  6.170011  6.307112 
dram[4]:  8.016327  8.575802  6.536000  6.506243  6.704898  7.205656  7.837762  8.263623  6.888350  7.229300  6.573086  6.826715  7.332896  7.995708  6.216560  6.430296 
dram[5]:  7.893960  8.350354  6.317881  6.790036  6.832927  7.141401  7.708391  8.060345  6.916972  6.944921  6.338170  6.701299  7.530282  7.938920  6.157563  6.509455 
dram[6]:  7.883378  8.167823  6.263101  6.613164  6.962687  6.873775  7.937589  8.463746  6.876513  6.917174  6.420815  6.730723  7.753121  7.789693  6.262540  6.525612 
dram[7]:  7.877006  8.246499  6.478507  6.531891  7.032663  7.189987  7.753804  8.083694  6.731910  6.917073  6.574246  6.723606  7.689134  8.076590  6.185850  6.428571 
dram[8]:  7.601290  8.414286  6.526796  6.757969  7.016291  7.225225  7.768377  8.397302  6.461888  6.972973  6.450512  6.813702  7.648022  7.784722  6.213376  6.432967 
dram[9]:  8.025886  8.395150  6.400000  6.787915  7.274026  7.294271  7.886076  8.155976  6.578704  6.808383  6.410170  6.533947  7.523490  7.681259  6.321467  6.394105 
dram[10]:  7.987788  8.646109  6.499433  6.993887  7.003750  7.183333  7.708391  8.286983  6.649883  6.763377  6.641686  6.839759  7.606513  7.787500  6.298170  6.621041 
average row locality = 1003769/140988 = 7.119535
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3454      3454      3379      3378      3315      3316      3314      3319      3316      3316      3298      3304      3265      3259      3417      3419 
dram[1]:      3453      3458      3382      3381      3317      3317      3316      3316      3314      3315      3294      3293      3258      3260      3420      3420 
dram[2]:      3458      3455      3378      3378      3315      3315      3314      3320      3315      3316      3298      3297      3257      3258      3419      3420 
dram[3]:      3454      3457      3371      3371      3316      3319      3315      3317      3312      3313      3293      3297      3265      3264      3418      3424 
dram[4]:      3459      3458      3371      3374      3317      3315      3317      3316      3314      3316      3293      3295      3262      3260      3427      3431 
dram[5]:      3453      3456      3371      3371      3315      3319      3316      3319      3312      3314      3300      3297      3260      3258      3434      3428 
dram[6]:      3458      3455      3375      3371      3315      3318      3315      3314      3317      3317      3297      3295      3259      3261      3438      3430 
dram[7]:      3457      3455      3372      3374      3315      3315      3316      3317      3317      3314      3293      3291      3261      3258      3431      3427 
dram[8]:      3456      3456      3369      3372      3315      3320      3315      3315      3323      3316      3295      3295      3266      3267      3426      3428 
dram[9]:      3454      3453      3373      3372      3314      3315      3317      3313      3314      3316      3295      3296      3267      3272      3429      3431 
dram[10]:      3458      3455      3371      3369      3314      3314      3316      3314      3316      3320      3295      3296      3266      3267      3427      3428 
total reads: 588743
bank skew: 3459/3257 = 1.06
chip skew: 53535/53506 = 1.00
number of total write accesses:
dram[0]:      2430      2435      2362      2365      2289      2287      2289      2290      2358      2365      2386      2389      2333      2329      2424      2427 
dram[1]:      2426      2434      2367      2365      2297      2294      2285      2290      2360      2359      2376      2376      2330      2330      2429      2430 
dram[2]:      2435      2425      2363      2361      2290      2286      2287      2293      2360      2358      2376      2380      2329      2330      2419      2428 
dram[3]:      2434      2429      2354      2352      2293      2287      2290      2288      2356      2355      2372      2379      2336      2333      2425      2429 
dram[4]:      2433      2425      2348      2358      2295      2291      2287      2295      2362      2359      2373      2378      2333      2329      2429      2427 
dram[5]:      2428      2431      2353      2353      2288      2287      2288      2291      2353      2360      2379      2379      2335      2331      2428      2424 
dram[6]:      2423      2434      2362      2356      2283      2291      2281      2289      2363      2362      2379      2379      2331      2332      2430      2430 
dram[7]:      2435      2433      2355      2361      2283      2286      2290      2285      2358      2358      2374      2377      2329      2331      2427      2423 
dram[8]:      2435      2434      2355      2352      2284      2294      2286      2286      2357      2360      2375      2374      2340      2338      2427      2426 
dram[9]:      2437      2432      2355      2357      2287      2287      2290      2282      2370      2369      2378      2382      2338      2343      2431      2426 
dram[10]:      2429      2433      2355      2352      2289      2289      2288      2288      2363      2368      2377      2381      2340      2340      2424      2425 
total reads: 415026
bank skew: 2437/2281 = 1.07
chip skew: 37764/37705 = 1.00
average mf latency per bank:
dram[0]:        894       903       636       643      1090      1099       963       978       666       679       897       902       841       849       663       679
dram[1]:        906       919       634       644      1103      1094       968       975       669       669       913       916       837       845       669       680
dram[2]:        915       918       632       640      1068      1075      1009      1017       663       669       904       906       898       907       669       676
dram[3]:        906       912       633       647      1062      1070      1012       995       667       676       903       909       894       907       669       677
dram[4]:        909       943       639       640      1125      1129       991       997       672       676       907       907       876       815       681       683
dram[5]:        903       913       634       642      1125      1129       989       996       667       675       860       865       808       812       681       686
dram[6]:        905       911       633       641      1128      1131       992       994       666       676       856       863       804       813       679       685
dram[7]:        922       921       632       639      1129      1135      1042      1051       667       671       863       857       806       816       680       679
dram[8]:        941       874       649       656      1136      1128      1027      1035       661       667       844       848       829       835       661       660
dram[9]:        870       877       648       667      1126      1138       995       959       674       681       847       850       835       837       670       682
dram[10]:        869       884       649       635      1094      1101       947       953       673       679       899       904       828       836       668       680
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591     22102     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    124023    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     36925     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924     36903
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592     22081     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628     22056     22141    124004    124031    127133    127116     36926     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4056360 n_nop=3706993 n_act=12823 n_pre=12807 n_req=91281 n_rd=214092 n_write=109645 bw_util=0.1596
n_activity=809274 dram_eff=0.8001
bk0: 13816a 3874343i bk1: 13816a 3868060i bk2: 13516a 3876448i bk3: 13512a 3869767i bk4: 13260a 3878457i bk5: 13264a 3872963i bk6: 13256a 3889480i bk7: 13276a 3880502i bk8: 13264a 3885573i bk9: 13264a 3878291i bk10: 13192a 3872533i bk11: 13216a 3868302i bk12: 13060a 3874473i bk13: 13036a 3869030i bk14: 13668a 3873980i bk15: 13676a 3866469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.24282
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4056360 n_nop=3707503 n_act=12615 n_pre=12599 n_req=91262 n_rd=214056 n_write=109587 bw_util=0.1596
n_activity=807797 dram_eff=0.8013
bk0: 13812a 3872986i bk1: 13832a 3866794i bk2: 13528a 3873450i bk3: 13524a 3868788i bk4: 13268a 3875525i bk5: 13268a 3870368i bk6: 13264a 3884875i bk7: 13264a 3879496i bk8: 13256a 3886209i bk9: 13260a 3880237i bk10: 13176a 3871831i bk11: 13172a 3868314i bk12: 13032a 3878213i bk13: 13040a 3871170i bk14: 13680a 3871883i bk15: 13680a 3862023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.26931
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4056360 n_nop=3707323 n_act=12714 n_pre=12698 n_req=91233 n_rd=214052 n_write=109573 bw_util=0.1596
n_activity=808847 dram_eff=0.8002
bk0: 13832a 3871115i bk1: 13820a 3869400i bk2: 13512a 3872476i bk3: 13512a 3868175i bk4: 13260a 3880919i bk5: 13260a 3873114i bk6: 13256a 3889291i bk7: 13280a 3877583i bk8: 13260a 3884294i bk9: 13264a 3880702i bk10: 13192a 3871126i bk11: 13188a 3868759i bk12: 13028a 3880870i bk13: 13032a 3872167i bk14: 13676a 3873924i bk15: 13680a 3865274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.24058
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4056360 n_nop=3707058 n_act=12886 n_pre=12870 n_req=91218 n_rd=214024 n_write=109522 bw_util=0.1595
n_activity=809852 dram_eff=0.799
bk0: 13816a 3875224i bk1: 13828a 3869632i bk2: 13484a 3875288i bk3: 13484a 3868171i bk4: 13264a 3875375i bk5: 13276a 3870360i bk6: 13260a 3884198i bk7: 13268a 3879573i bk8: 13248a 3886576i bk9: 13252a 3880307i bk10: 13172a 3873414i bk11: 13188a 3866772i bk12: 13060a 3877256i bk13: 13056a 3872393i bk14: 13672a 3870508i bk15: 13696a 3864176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.24142
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4056360 n_nop=3707125 n_act=12803 n_pre=12787 n_req=91247 n_rd=214100 n_write=109545 bw_util=0.1596
n_activity=810264 dram_eff=0.7989
bk0: 13836a 3872346i bk1: 13832a 3870360i bk2: 13484a 3876885i bk3: 13496a 3865514i bk4: 13268a 3878800i bk5: 13260a 3871868i bk6: 13268a 3884919i bk7: 13264a 3878192i bk8: 13256a 3883819i bk9: 13264a 3879507i bk10: 13172a 3871659i bk11: 13180a 3867512i bk12: 13048a 3875432i bk13: 13040a 3869896i bk14: 13708a 3872530i bk15: 13724a 3866749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.25127
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4056360 n_nop=3706967 n_act=12904 n_pre=12888 n_req=91231 n_rd=214092 n_write=109509 bw_util=0.1596
n_activity=811599 dram_eff=0.7974
bk0: 13812a 3875343i bk1: 13824a 3871419i bk2: 13484a 3872668i bk3: 13484a 3869427i bk4: 13260a 3879183i bk5: 13276a 3871891i bk6: 13264a 3884254i bk7: 13276a 3879210i bk8: 13248a 3887935i bk9: 13256a 3879362i bk10: 13200a 3869433i bk11: 13188a 3868167i bk12: 13040a 3877850i bk13: 13032a 3871497i bk14: 13736a 3868381i bk15: 13712a 3868167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.22676
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4056360 n_nop=3706861 n_act=12884 n_pre=12868 n_req=91260 n_rd=214140 n_write=109607 bw_util=0.1596
n_activity=811338 dram_eff=0.7981
bk0: 13832a 3873056i bk1: 13820a 3868241i bk2: 13500a 3869907i bk3: 13484a 3865125i bk4: 13260a 3880058i bk5: 13272a 3869001i bk6: 13260a 3886213i bk7: 13256a 3882146i bk8: 13268a 3883086i bk9: 13268a 3874996i bk10: 13188a 3870297i bk11: 13180a 3865657i bk12: 13036a 3875997i bk13: 13044a 3869019i bk14: 13752a 3870767i bk15: 13720a 3865923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.23755
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4056360 n_nop=3707081 n_act=12859 n_pre=12843 n_req=91218 n_rd=214052 n_write=109525 bw_util=0.1595
n_activity=809554 dram_eff=0.7994
bk0: 13828a 3874381i bk1: 13820a 3870551i bk2: 13488a 3875217i bk3: 13496a 3865795i bk4: 13260a 3880748i bk5: 13260a 3872222i bk6: 13264a 3883705i bk7: 13268a 3880053i bk8: 13268a 3884509i bk9: 13256a 3879356i bk10: 13172a 3872184i bk11: 13164a 3867955i bk12: 13044a 3878044i bk13: 13032a 3870448i bk14: 13724a 3872221i bk15: 13708a 3867023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.22197
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4056360 n_nop=3706887 n_act=12871 n_pre=12855 n_req=91257 n_rd=214136 n_write=109611 bw_util=0.1596
n_activity=808940 dram_eff=0.8004
bk0: 13824a 3869979i bk1: 13824a 3870781i bk2: 13476a 3878314i bk3: 13488a 3870823i bk4: 13260a 3880293i bk5: 13280a 3871385i bk6: 13260a 3885429i bk7: 13260a 3879933i bk8: 13292a 3881167i bk9: 13264a 3879755i bk10: 13180a 3869658i bk11: 13180a 3867011i bk12: 13064a 3877522i bk13: 13068a 3872927i bk14: 13704a 3871097i bk15: 13712a 3866122i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.22233
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0x800ff280, atomic=0 1 entries : 0x7f9d0675ffc0 :  mf: uid=20283805, sid03:w09, part=9, addr=0x800ff280, load , size=32, unknown  status = IN_PARTITION_DRAM (5759917), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4056360 n_nop=3706858 n_act=12881 n_pre=12865 n_req=91295 n_rd=214120 n_write=109636 bw_util=0.1596
n_activity=810090 dram_eff=0.7993
bk0: 13816a 3873812i bk1: 13812a 3869484i bk2: 13492a 3874676i bk3: 13488a 3867877i bk4: 13256a 3881720i bk5: 13260a 3873704i bk6: 13268a 3884570i bk7: 13252a 3879368i bk8: 13256a 3885004i bk9: 13264a 3880252i bk10: 13180a 3870599i bk11: 13180a 3865275i bk12: 13068a 3876257i bk13: 13088a 3869296i bk14: 13716a 3871802i bk15: 13724a 3865765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.23545
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4056360 n_nop=3707213 n_act=12749 n_pre=12733 n_req=91267 n_rd=214104 n_write=109561 bw_util=0.1596
n_activity=808577 dram_eff=0.8006
bk0: 13832a 3873674i bk1: 13820a 3870683i bk2: 13484a 3875088i bk3: 13476a 3869916i bk4: 13256a 3881502i bk5: 13256a 3873278i bk6: 13264a 3882559i bk7: 13256a 3879290i bk8: 13264a 3884679i bk9: 13280a 3878768i bk10: 13180a 3871008i bk11: 13184a 3866668i bk12: 13064a 3877727i bk13: 13068a 3870873i bk14: 13708a 3875017i bk15: 13712a 3868802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.2283

========= L2 cache stats =========
L2_cache_bank[0]: Access = 92499, Miss = 26758, Miss_rate = 0.289, Pending_hits = 43886, Reservation_fails = 136
L2_cache_bank[1]: Access = 92518, Miss = 26765, Miss_rate = 0.289, Pending_hits = 43852, Reservation_fails = 214
L2_cache_bank[2]: Access = 92413, Miss = 26754, Miss_rate = 0.290, Pending_hits = 43777, Reservation_fails = 190
L2_cache_bank[3]: Access = 92441, Miss = 26760, Miss_rate = 0.289, Pending_hits = 43832, Reservation_fails = 196
L2_cache_bank[4]: Access = 92406, Miss = 26754, Miss_rate = 0.290, Pending_hits = 43821, Reservation_fails = 164
L2_cache_bank[5]: Access = 92434, Miss = 26759, Miss_rate = 0.289, Pending_hits = 43805, Reservation_fails = 181
L2_cache_bank[6]: Access = 92387, Miss = 26744, Miss_rate = 0.289, Pending_hits = 43811, Reservation_fails = 190
L2_cache_bank[7]: Access = 92419, Miss = 26762, Miss_rate = 0.290, Pending_hits = 43856, Reservation_fails = 156
L2_cache_bank[8]: Access = 92442, Miss = 26760, Miss_rate = 0.289, Pending_hits = 43833, Reservation_fails = 211
L2_cache_bank[9]: Access = 92465, Miss = 26765, Miss_rate = 0.289, Pending_hits = 43840, Reservation_fails = 134
L2_cache_bank[10]: Access = 92448, Miss = 26761, Miss_rate = 0.289, Pending_hits = 43822, Reservation_fails = 176
L2_cache_bank[11]: Access = 92456, Miss = 26762, Miss_rate = 0.289, Pending_hits = 43845, Reservation_fails = 173
L2_cache_bank[12]: Access = 92446, Miss = 26774, Miss_rate = 0.290, Pending_hits = 43784, Reservation_fails = 189
L2_cache_bank[13]: Access = 92468, Miss = 26761, Miss_rate = 0.289, Pending_hits = 43816, Reservation_fails = 194
L2_cache_bank[14]: Access = 92432, Miss = 26762, Miss_rate = 0.290, Pending_hits = 43841, Reservation_fails = 227
L2_cache_bank[15]: Access = 92433, Miss = 26751, Miss_rate = 0.289, Pending_hits = 43816, Reservation_fails = 166
L2_cache_bank[16]: Access = 92475, Miss = 26765, Miss_rate = 0.289, Pending_hits = 43841, Reservation_fails = 153
L2_cache_bank[17]: Access = 92483, Miss = 26769, Miss_rate = 0.289, Pending_hits = 43822, Reservation_fails = 136
L2_cache_bank[18]: Access = 92487, Miss = 26763, Miss_rate = 0.289, Pending_hits = 43872, Reservation_fails = 144
L2_cache_bank[19]: Access = 92507, Miss = 26768, Miss_rate = 0.289, Pending_hits = 43867, Reservation_fails = 150
L2_cache_bank[20]: Access = 92486, Miss = 26763, Miss_rate = 0.289, Pending_hits = 43848, Reservation_fails = 160
L2_cache_bank[21]: Access = 92484, Miss = 26763, Miss_rate = 0.289, Pending_hits = 43903, Reservation_fails = 137
L2_total_cache_accesses = 2034029
L2_total_cache_misses = 588743
L2_total_cache_miss_rate = 0.2894
L2_total_cache_pending_hits = 964390
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19893
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 843078
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 514809
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 460983
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73919
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1377780
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 655998
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 223
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.049

icnt_total_pkts_mem_to_simt=4330261
icnt_total_pkts_simt_to_mem=3280105
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7208
	minimum = 6
	maximum = 68
Network latency average = 9.95443
	minimum = 6
	maximum = 61
Slowest packet = 3908288
Flit latency average = 9.08245
	minimum = 6
	maximum = 59
Slowest flit = 7290202
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0940785
	minimum = 0.0837256 (at node 0)
	maximum = 0.106963 (at node 29)
Accepted packet rate average = 0.0940785
	minimum = 0.0837256 (at node 0)
	maximum = 0.106963 (at node 29)
Injected flit rate average = 0.188096
	minimum = 0.139567 (at node 0)
	maximum = 0.249325 (at node 29)
Accepted flit rate average= 0.188096
	minimum = 0.178084 (at node 35)
	maximum = 0.196435 (at node 27)
Injected packet length average = 1.99935
Accepted packet length average = 1.99935
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.113 (15 samples)
	minimum = 6 (15 samples)
	maximum = 108.467 (15 samples)
Network latency average = 10.1518 (15 samples)
	minimum = 6 (15 samples)
	maximum = 102.067 (15 samples)
Flit latency average = 10.0248 (15 samples)
	minimum = 6 (15 samples)
	maximum = 101.067 (15 samples)
Fragmentation average = 0.035035 (15 samples)
	minimum = 0 (15 samples)
	maximum = 40.7333 (15 samples)
Injected packet rate average = 0.0561207 (15 samples)
	minimum = 0.0499312 (15 samples)
	maximum = 0.0638671 (15 samples)
Accepted packet rate average = 0.0561207 (15 samples)
	minimum = 0.0499312 (15 samples)
	maximum = 0.0638671 (15 samples)
Injected flit rate average = 0.106186 (15 samples)
	minimum = 0.0760025 (15 samples)
	maximum = 0.144503 (15 samples)
Accepted flit rate average = 0.106186 (15 samples)
	minimum = 0.0968694 (15 samples)
	maximum = 0.114045 (15 samples)
Injected packet size average = 1.8921 (15 samples)
Accepted packet size average = 1.8921 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 57 min, 49 sec (3469 sec)
gpgpu_simulation_rate = 96728 (inst/sec)
gpgpu_simulation_rate = 1660 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 16 
gpu_sim_cycle = 643598
gpu_sim_insn = 20978048
gpu_ipc =      32.5950
gpu_tot_sim_cycle = 6625666
gpu_tot_sim_insn = 356530116
gpu_tot_ipc =      53.8105
gpu_tot_issued_cta = 1048576
max_total_param_size = 0
gpu_stall_dramfull = 343744
gpu_stall_icnt2sh    = 100707
partiton_reqs_in_parallel = 14159156
partiton_reqs_in_parallel_total    = 47716268
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.3387
partiton_reqs_in_parallel_util = 14159156
partiton_reqs_in_parallel_util_total    = 47716268
gpu_sim_cycle_parition_util = 643598
gpu_tot_sim_cycle_parition_util    = 2183827
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8840
partiton_replys_in_parallel = 67201
partiton_replys_in_parallel_total    = 2034029
L2_BW  =       9.8968 GB/Sec
L2_BW_total  =      30.0593 GB/Sec
gpu_total_sim_rate=87621

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12787428
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 6356992
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6355200
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12781129
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6356992
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12787428
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
31013, 30292, 30734, 30254, 30703, 30171, 30661, 30127, 30421, 29887, 30324, 29699, 30260, 29552, 30135, 29249, 30015, 29038, 29726, 28887, 29710, 28804, 29399, 28748, 29148, 28701, 29132, 28413, 29015, 28383, 28984, 28257, 
gpgpu_n_tot_thrd_icount = 749197440
gpgpu_n_tot_w_icount = 23412420
gpgpu_n_stall_shd_mem = 435139
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1444852
gpgpu_n_mem_write_global = 656126
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 23071732
gpgpu_n_store_insn = 10486523
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 101711872
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198161
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1864534	W0_Idle:120506605	W0_Scoreboard:15317782	W1:16068	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:23396343	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11554736 {8:1444342,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45119408 {40:66302,72:589824,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 20400 {40:510,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87133808 {40:526838,72:917504,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5249008 {8:656126,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 20400 {40:510,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 409 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 6622471 
mrq_lat_table:299141 	17104 	25647 	48373 	95012 	138499 	198669 	113973 	72646 	7962 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1225505 	722541 	134656 	11530 	803 	59 	1807 	1816 	912 	1116 	261 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	31 	1743684 	183444 	15081 	4965 	87949 	42242 	16421 	614 	25 	808 	62 	1800 	1815 	912 	1116 	261 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	976841 	444298 	23709 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	131680 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1196 	177 	153 	9 	35 	36 	37 	12 	12 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    258375    258370    267332    280247    301084    258579    251029    310987    249288    261895    249254    269564    250971    256049    321209    251110 
dram[1]:    292291    271101    299045    298868    301031    251243    310978    251095    249274    292294    257739    257723    298711    294502    258348    258354 
dram[2]:    268600    293482    280252    250972    251091    300999    250990    251002    266794    266810    257795    249320    256059    256032    299450    251162 
dram[3]:    250997    292599    250891    250980    251061    251131    311056    311007    292281    266849    257750    249319    250396    295059    251119    321221 
dram[4]:    273936    295122    299051    272378    250896    250937    250950    250984    292284    269347    257729    255466    273209    256056    256237    258364 
dram[5]:    258379    323268    250970    250958    250948    250945    250996    310954    249242    269353    257719    264419    256064    296007    294097    295193 
dram[6]:    264447    274525    250941    299095    251135    258542    250879    311022    249273    292314    263599    256320    256248    256248    251012    258387 
dram[7]:    293632    271092    251038    299094    250841    251178    310979    250915    249205    292299    269544    257761    256260    293834    293293    251163 
dram[8]:    275201    303657    272637    287418    273942    251152    251055    250941    292307    292289    269533    249416    249358    250853    290192    258399 
dram[9]:    272535    260038    250992    250729    301039    300379    310941    311033    249200    261664    254380    271512    272859    249699    251119    258352 
dram[10]:    292639    321306    299093    299107    250935    287235    250980    250943    249260    266817    249311    293439    250841    249677    272218    294241 
average row accesses per activate:
dram[0]:  7.888741  7.925532  6.578054  6.765116  6.537931  6.952323  8.299270  8.092461  6.456278  6.598398  6.113588  6.367550  7.354546  7.836339  6.281615  6.373922 
dram[1]:  7.924101  8.203576  6.470000  7.001204  6.772890  7.090909  7.906815  8.252540  6.503386  6.931325  6.412291  6.532423  7.837725  7.991513  6.063459  6.287381 
dram[2]:  7.556400  8.048715  6.528620  6.817116  6.934146  7.021014  8.179856  7.673854  6.520951  6.819905  6.188375  6.522676  7.798343  7.987270  6.118012  6.354077 
dram[3]:  8.070460  8.202479  6.389868  6.562217  6.398876  6.821343  7.737415  7.931660  6.532955  6.844048  6.490950  6.591065  7.177440  7.648649  6.035714  6.131334 
dram[4]:  7.853755  8.429178  6.342451  6.309446  6.507429  7.014797  7.741497  8.167862  6.757042  7.010962  6.420582  6.635104  7.223499  7.817427  6.078894  6.297240 
dram[5]:  7.791885  8.212414  6.152704  6.561086  6.621653  6.894546  7.704607  8.060906  6.677120  6.758216  6.189451  6.514156  7.337224  7.806630  6.005061  6.342612 
dram[6]:  7.807086  7.915007  6.097484  6.422566  6.712766  6.677230  7.938461  8.472429  6.604811  6.759390  6.206041  6.531818  7.606998  7.604839  6.102669  6.387931 
dram[7]:  7.754226  8.036388  6.265659  6.369517  6.764566  6.856627  7.746594  7.976157  6.476940  6.763807  6.390434  6.527273  7.531291  7.918767  6.032553  6.225604 
dram[8]:  7.419154  8.289290  6.318083  6.593857  6.796651  6.964548  7.712348  8.300730  6.290393  6.750293  6.316832  6.600000  7.464474  7.618279  6.136787  6.261879 
dram[9]:  7.946667  8.226520  6.181915  6.626712  7.086035  7.019753  7.844138  8.110000  6.398446  6.605957  6.266085  6.332233  7.380208  7.559254  6.187696  6.266385 
dram[10]:  7.882275  8.465909  6.252155  6.772196  6.762188  6.995080  7.617135  8.221098  6.399556  6.548241  6.502263  6.633218  7.487451  7.640162  6.155763  6.459106 
average row locality = 1017111/146376 = 6.948618
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3505      3506      3428      3428      3367      3368      3364      3368      3369      3370      3348      3354      3310      3301      3468      3469 
dram[1]:      3503      3511      3433      3430      3368      3368      3367      3367      3371      3363      3339      3341      3300      3301      3474      3473 
dram[2]:      3508      3506      3429      3428      3365      3364      3366      3370      3366      3366      3347      3348      3300      3298      3470      3472 
dram[3]:      3504      3507      3423      3424      3371      3371      3365      3368      3361      3363      3341      3347      3306      3306      3469      3477 
dram[4]:      3511      3508      3422      3426      3369      3367      3371      3367      3364      3365      3342      3343      3303      3304      3479      3483 
dram[5]:      3505      3505      3424      3422      3368      3369      3366      3368      3364      3366      3346      3347      3303      3301      3485      3480 
dram[6]:      3506      3507      3430      3424      3365      3367      3364      3364      3372      3365      3347      3344      3302      3306      3492      3479 
dram[7]:      3507      3510      3424      3423      3374      3372      3365      3368      3368      3366      3343      3342      3304      3302      3483      3483 
dram[8]:      3510      3507      3420      3421      3366      3372      3368      3368      3373      3366      3342      3343      3311      3310      3475      3481 
dram[9]:      3505      3505      3430      3424      3364      3366      3367      3364      3364      3366      3343      3345      3311      3315      3482      3481 
dram[10]:      3508      3507      3422      3419      3366      3366      3370      3368      3372      3370      3345      3345      3310      3310      3480      3477 
total reads: 597549
bank skew: 3511/3298 = 1.06
chip skew: 54335/54303 = 1.00
number of total write accesses:
dram[0]:      2451      2454      2387      2390      2321      2319      2321      2321      2390      2397      2411      2415      2353      2349      2443      2446 
dram[1]:      2448      2453      2390      2388      2328      2326      2318      2319      2391      2390      2400      2401      2351      2349      2450      2456 
dram[2]:      2454      2442      2388      2387      2321      2316      2319      2324      2392      2390      2402      2405      2346      2349      2440      2450 
dram[3]:      2452      2448      2379      2377      2324      2318      2322      2319      2388      2386      2397      2407      2357      2354      2446      2452 
dram[4]:      2450      2443      2375      2385      2325      2322      2319      2326      2393      2391      2398      2403      2353      2348      2454      2449 
dram[5]:      2448      2449      2378      2378      2320      2319      2320      2323      2385      2392      2404      2405      2354      2351      2448      2444 
dram[6]:      2443      2453      2387      2382      2314      2322      2312      2321      2394      2394      2406      2404      2350      2352      2452      2449 
dram[7]:      2456      2453      2378      2386      2315      2319      2321      2319      2390      2390      2402      2402      2352      2352      2447      2450 
dram[8]:      2455      2453      2380      2375      2316      2325      2316      2318      2389      2392      2400      2399      2362      2358      2447      2449 
dram[9]:      2455      2451      2381      2381      2319      2320      2320      2313      2401      2401      2403      2411      2357      2362      2452      2447 
dram[10]:      2451      2453      2380      2378      2321      2321      2320      2321      2394      2399      2403      2406      2358      2359      2448      2446 
total reads: 419562
bank skew: 2456/2312 = 1.06
chip skew: 38174/38118 = 1.00
average mf latency per bank:
dram[0]:        899       908       646       651      1093      1102       965       984       675       685       900       905       860       853       671       687
dram[1]:        910       925       643       652      1103      1094       969       978       731       678       917       919       841       849       678       687
dram[2]:        920       922       639       647      1068      1076      1011      1019       670       679       907       940       902       910       677       687
dram[3]:        911       917       640       658      1063      1070      1013       997       673       682       909       916       897       909       690       685
dram[4]:        915       947       646       649      1125      1128       994       999       678       682       910       910       887       820       687       723
dram[5]:        907       918       642       649      1124      1128       990       997       696       681       863       872       812       816       688       695
dram[6]:        910       916       640       649      1129      1131       994       995       674       682       859       867       809       816       686       692
dram[7]:        926       926       640       647      1131      1135      1043      1051       673       677       866       861       810       820       687       686
dram[8]:        945       879       657       665      1136      1128      1029      1036       667       674       848       852       833       839       669       667
dram[9]:        876       882       660       675      1126      1137       997       961       684       689       851       853       847       841       679       690
dram[10]:        877       888       656       642      1098      1102       949       956       707       689       933       907       832       842       712       687
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591    180151     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    180138    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     40471     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924    179721
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592    133929     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628    133862     22141    180113    124031    127133    127116    179712     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5251426 n_nop=4896261 n_act=13302 n_pre=13286 n_req=92491 n_rd=217292 n_write=111285 bw_util=0.1251
n_activity=834271 dram_eff=0.7877
bk0: 14020a 5067947i bk1: 14024a 5061589i bk2: 13712a 5069931i bk3: 13712a 5063090i bk4: 13468a 5071610i bk5: 13472a 5065815i bk6: 13456a 5083104i bk7: 13472a 5074049i bk8: 13476a 5078591i bk9: 13480a 5071332i bk10: 13392a 5065808i bk11: 13416a 5061572i bk12: 13240a 5068150i bk13: 13204a 5062820i bk14: 13872a 5067370i bk15: 13876a 5059853i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50594
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5251426 n_nop=4896781 n_act=13099 n_pre=13083 n_req=92467 n_rd=217236 n_write=111227 bw_util=0.1251
n_activity=833033 dram_eff=0.7886
bk0: 14012a 5066629i bk1: 14044a 5060453i bk2: 13732a 5066882i bk3: 13720a 5062302i bk4: 13472a 5068480i bk5: 13472a 5063369i bk6: 13468a 5078433i bk7: 13468a 5073132i bk8: 13484a 5079080i bk9: 13452a 5073210i bk10: 13356a 5065380i bk11: 13364a 5061564i bk12: 13200a 5071903i bk13: 13204a 5065034i bk14: 13896a 5065121i bk15: 13892a 5055088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.52637
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5251426 n_nop=4896627 n_act=13205 n_pre=13189 n_req=92428 n_rd=217212 n_write=111193 bw_util=0.1251
n_activity=834353 dram_eff=0.7872
bk0: 14032a 5064912i bk1: 14024a 5063053i bk2: 13716a 5065862i bk3: 13712a 5061334i bk4: 13460a 5074264i bk5: 13456a 5066070i bk6: 13464a 5082821i bk7: 13480a 5070954i bk8: 13464a 5077335i bk9: 13464a 5073764i bk10: 13388a 5064316i bk11: 13392a 5062005i bk12: 13200a 5074667i bk13: 13192a 5066074i bk14: 13880a 5067328i bk15: 13888a 5058658i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50425
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5251426 n_nop=4896282 n_act=13385 n_pre=13369 n_req=92429 n_rd=217212 n_write=111178 bw_util=0.1251
n_activity=835041 dram_eff=0.7865
bk0: 14016a 5068976i bk1: 14028a 5063227i bk2: 13692a 5068630i bk3: 13696a 5061457i bk4: 13484a 5068430i bk5: 13484a 5063414i bk6: 13460a 5077712i bk7: 13472a 5072942i bk8: 13444a 5079658i bk9: 13452a 5073263i bk10: 13364a 5066756i bk11: 13388a 5059908i bk12: 13224a 5071008i bk13: 13224a 5065950i bk14: 13876a 5063958i bk15: 13908a 5057459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50488
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5251426 n_nop=4896403 n_act=13275 n_pre=13259 n_req=92458 n_rd=217296 n_write=111193 bw_util=0.1251
n_activity=835119 dram_eff=0.7867
bk0: 14044a 5066037i bk1: 14032a 5064040i bk2: 13688a 5070105i bk3: 13704a 5058679i bk4: 13476a 5071907i bk5: 13468a 5064958i bk6: 13484a 5078226i bk7: 13468a 5071484i bk8: 13456a 5077186i bk9: 13460a 5072527i bk10: 13368a 5065130i bk11: 13372a 5060933i bk12: 13212a 5069232i bk13: 13216a 5063553i bk14: 13916a 5065816i bk15: 13932a 5060110i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.51236
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5251426 n_nop=4896245 n_act=13386 n_pre=13370 n_req=92437 n_rd=217276 n_write=111149 bw_util=0.1251
n_activity=836985 dram_eff=0.7848
bk0: 14020a 5069031i bk1: 14020a 5065163i bk2: 13696a 5065939i bk3: 13688a 5062601i bk4: 13472a 5072219i bk5: 13476a 5064858i bk6: 13464a 5077787i bk7: 13472a 5072772i bk8: 13456a 5081063i bk9: 13464a 5072535i bk10: 13384a 5062810i bk11: 13388a 5061467i bk12: 13212a 5071487i bk13: 13204a 5065173i bk14: 13940a 5061815i bk15: 13920a 5061551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49345
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5251426 n_nop=4896103 n_act=13378 n_pre=13362 n_req=92469 n_rd=217336 n_write=111247 bw_util=0.1251
n_activity=837124 dram_eff=0.785
bk0: 14024a 5066865i bk1: 14028a 5061773i bk2: 13720a 5063180i bk3: 13696a 5058372i bk4: 13460a 5073005i bk5: 13468a 5062122i bk6: 13456a 5079975i bk7: 13456a 5075714i bk8: 13488a 5076064i bk9: 13460a 5068285i bk10: 13388a 5063531i bk11: 13376a 5058799i bk12: 13208a 5069737i bk13: 13224a 5062638i bk14: 13968a 5064027i bk15: 13916a 5059393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50172
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5251426 n_nop=4896099 n_act=13387 n_pre=13371 n_req=92466 n_rd=217336 n_write=111233 bw_util=0.1251
n_activity=836564 dram_eff=0.7855
bk0: 14028a 5068079i bk1: 14040a 5064043i bk2: 13696a 5068452i bk3: 13692a 5059259i bk4: 13496a 5073580i bk5: 13488a 5064830i bk6: 13460a 5077358i bk7: 13472a 5073482i bk8: 13472a 5077462i bk9: 13464a 5072438i bk10: 13372a 5065488i bk11: 13368a 5061149i bk12: 13216a 5071781i bk13: 13208a 5064263i bk14: 13932a 5065602i bk15: 13932a 5059959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.48977
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5251426 n_nop=4896135 n_act=13360 n_pre=13344 n_req=92467 n_rd=217332 n_write=111255 bw_util=0.1251
n_activity=833973 dram_eff=0.788
bk0: 14040a 5063410i bk1: 14028a 5064390i bk2: 13680a 5071658i bk3: 13684a 5064290i bk4: 13464a 5073407i bk5: 13488a 5064309i bk6: 13472a 5078995i bk7: 13472a 5073233i bk8: 13492a 5074378i bk9: 13464a 5072852i bk10: 13368a 5063176i bk11: 13372a 5060256i bk12: 13244a 5071165i bk13: 13240a 5066532i bk14: 13900a 5064819i bk15: 13924a 5059365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49005
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5251426 n_nop=4896136 n_act=13351 n_pre=13335 n_req=92506 n_rd=217328 n_write=111276 bw_util=0.1251
n_activity=834893 dram_eff=0.7872
bk0: 14020a 5067633i bk1: 14020a 5063226i bk2: 13720a 5067760i bk3: 13696a 5061259i bk4: 13456a 5074969i bk5: 13464a 5066522i bk6: 13468a 5078141i bk7: 13456a 5072737i bk8: 13456a 5078213i bk9: 13464a 5073344i bk10: 13372a 5064020i bk11: 13380a 5058448i bk12: 13244a 5070065i bk13: 13260a 5063130i bk14: 13928a 5065258i bk15: 13924a 5059148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50016
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5251426 n_nop=4896375 n_act=13249 n_pre=13233 n_req=92493 n_rd=217340 n_write=111229 bw_util=0.1251
n_activity=834050 dram_eff=0.7879
bk0: 14032a 5067346i bk1: 14028a 5064275i bk2: 13688a 5068275i bk3: 13676a 5063172i bk4: 13464a 5074581i bk5: 13464a 5066312i bk6: 13480a 5075944i bk7: 13472a 5072616i bk8: 13488a 5077650i bk9: 13480a 5071803i bk10: 13380a 5064285i bk11: 13380a 5060008i bk12: 13240a 5071514i bk13: 13240a 5064639i bk14: 13920a 5068330i bk15: 13908a 5062176i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49469

========= L2 cache stats =========
L2_cache_bank[0]: Access = 95551, Miss = 27159, Miss_rate = 0.284, Pending_hits = 46464, Reservation_fails = 136
L2_cache_bank[1]: Access = 95578, Miss = 27164, Miss_rate = 0.284, Pending_hits = 46441, Reservation_fails = 214
L2_cache_bank[2]: Access = 95466, Miss = 27155, Miss_rate = 0.284, Pending_hits = 46358, Reservation_fails = 190
L2_cache_bank[3]: Access = 95484, Miss = 27154, Miss_rate = 0.284, Pending_hits = 46406, Reservation_fails = 196
L2_cache_bank[4]: Access = 95456, Miss = 27151, Miss_rate = 0.284, Pending_hits = 46402, Reservation_fails = 164
L2_cache_bank[5]: Access = 95473, Miss = 27152, Miss_rate = 0.284, Pending_hits = 46372, Reservation_fails = 181
L2_cache_bank[6]: Access = 95419, Miss = 27140, Miss_rate = 0.284, Pending_hits = 46403, Reservation_fails = 190
L2_cache_bank[7]: Access = 95464, Miss = 27163, Miss_rate = 0.285, Pending_hits = 46452, Reservation_fails = 156
L2_cache_bank[8]: Access = 95506, Miss = 27161, Miss_rate = 0.284, Pending_hits = 46417, Reservation_fails = 211
L2_cache_bank[9]: Access = 95515, Miss = 27163, Miss_rate = 0.284, Pending_hits = 46414, Reservation_fails = 134
L2_cache_bank[10]: Access = 95495, Miss = 27161, Miss_rate = 0.284, Pending_hits = 46415, Reservation_fails = 176
L2_cache_bank[11]: Access = 95498, Miss = 27158, Miss_rate = 0.284, Pending_hits = 46421, Reservation_fails = 173
L2_cache_bank[12]: Access = 95505, Miss = 27178, Miss_rate = 0.285, Pending_hits = 46351, Reservation_fails = 189
L2_cache_bank[13]: Access = 95519, Miss = 27156, Miss_rate = 0.284, Pending_hits = 46376, Reservation_fails = 194
L2_cache_bank[14]: Access = 95502, Miss = 27168, Miss_rate = 0.284, Pending_hits = 46380, Reservation_fails = 227
L2_cache_bank[15]: Access = 95510, Miss = 27166, Miss_rate = 0.284, Pending_hits = 46414, Reservation_fails = 166
L2_cache_bank[16]: Access = 95537, Miss = 27165, Miss_rate = 0.284, Pending_hits = 46429, Reservation_fails = 153
L2_cache_bank[17]: Access = 95535, Miss = 27168, Miss_rate = 0.284, Pending_hits = 46420, Reservation_fails = 136
L2_cache_bank[18]: Access = 95554, Miss = 27166, Miss_rate = 0.284, Pending_hits = 46465, Reservation_fails = 144
L2_cache_bank[19]: Access = 95561, Miss = 27166, Miss_rate = 0.284, Pending_hits = 46460, Reservation_fails = 150
L2_cache_bank[20]: Access = 95559, Miss = 27173, Miss_rate = 0.284, Pending_hits = 46440, Reservation_fails = 160
L2_cache_bank[21]: Access = 95543, Miss = 27162, Miss_rate = 0.284, Pending_hits = 46500, Reservation_fails = 137
L2_total_cache_accesses = 2101230
L2_total_cache_misses = 597549
L2_total_cache_miss_rate = 0.2844
L2_total_cache_pending_hits = 1021200
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21350
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 899888
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523614
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 461111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73919
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1444852
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 656126
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.038

icnt_total_pkts_mem_to_simt=4464538
icnt_total_pkts_simt_to_mem=3347690
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.41346
	minimum = 6
	maximum = 39
Network latency average = 9.21628
	minimum = 6
	maximum = 33
Slowest packet = 4068197
Flit latency average = 9.20692
	minimum = 6
	maximum = 32
Slowest flit = 7792403
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00208829
	minimum = 0.00182801 (at node 0)
	maximum = 0.00239047 (at node 43)
Accepted packet rate average = 0.00208829
	minimum = 0.00182801 (at node 0)
	maximum = 0.00239047 (at node 43)
Injected flit rate average = 0.00313647
	minimum = 0.00182801 (at node 19)
	maximum = 0.00478017 (at node 43)
Accepted flit rate average= 0.00313647
	minimum = 0.00236872 (at node 34)
	maximum = 0.00385179 (at node 10)
Injected packet length average = 1.50193
Accepted packet length average = 1.50193
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.0068 (16 samples)
	minimum = 6 (16 samples)
	maximum = 104.125 (16 samples)
Network latency average = 10.0933 (16 samples)
	minimum = 6 (16 samples)
	maximum = 97.75 (16 samples)
Flit latency average = 9.9737 (16 samples)
	minimum = 6 (16 samples)
	maximum = 96.75 (16 samples)
Fragmentation average = 0.0328454 (16 samples)
	minimum = 0 (16 samples)
	maximum = 38.1875 (16 samples)
Injected packet rate average = 0.0527436 (16 samples)
	minimum = 0.0469248 (16 samples)
	maximum = 0.0600248 (16 samples)
Accepted packet rate average = 0.0527436 (16 samples)
	minimum = 0.0469248 (16 samples)
	maximum = 0.0600248 (16 samples)
Injected flit rate average = 0.0997455 (16 samples)
	minimum = 0.0713666 (16 samples)
	maximum = 0.13577 (16 samples)
Accepted flit rate average = 0.0997455 (16 samples)
	minimum = 0.0909631 (16 samples)
	maximum = 0.107158 (16 samples)
Injected packet size average = 1.89114 (16 samples)
Accepted packet size average = 1.89114 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 7 min, 49 sec (4069 sec)
gpgpu_simulation_rate = 87621 (inst/sec)
gpgpu_simulation_rate = 1628 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 41913
gpu_sim_insn = 23069952
gpu_ipc =     550.4247
gpu_tot_sim_cycle = 6889729
gpu_tot_sim_insn = 379600068
gpu_tot_ipc =      55.0965
gpu_tot_issued_cta = 1114112
max_total_param_size = 0
gpu_stall_dramfull = 343833
gpu_stall_icnt2sh    = 114703
partiton_reqs_in_parallel = 921997
partiton_reqs_in_parallel_total    = 61875424
partiton_level_parallism =      21.9979
partiton_level_parallism_total  =       9.1146
partiton_reqs_in_parallel_util = 921997
partiton_reqs_in_parallel_util_total    = 61875424
gpu_sim_cycle_parition_util = 41913
gpu_tot_sim_cycle_parition_util    = 2827425
partiton_level_parallism_util =      21.9979
partiton_level_parallism_util_total  =      21.8857
partiton_replys_in_parallel = 197120
partiton_replys_in_parallel_total    = 2101230
L2_BW  =     445.7763 GB/Sec
L2_BW_total  =      31.6191 GB/Sec
gpu_total_sim_rate=88588

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13574628
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 6619136
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6617344
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13568329
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 6619136
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13574628
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
32984, 32263, 32732, 32225, 32701, 32196, 32659, 32125, 32392, 31831, 32301, 31697, 32237, 31529, 32106, 31247, 31992, 31009, 31697, 30858, 31708, 30754, 31349, 30692, 31092, 30651, 31109, 30357, 31013, 30327, 30955, 30255, 
gpgpu_n_tot_thrd_icount = 797481088
gpgpu_n_tot_w_icount = 24921284
gpgpu_n_stall_shd_mem = 435185
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1575924
gpgpu_n_mem_write_global = 722174
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 25168884
gpgpu_n_store_insn = 11535611
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 105906176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198207
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1915583	W0_Idle:120515221	W0_Scoreboard:16355073	W1:17604	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:24903671	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12603312 {8:1575414,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 49858480 {40:66814,72:655360,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 20400 {40:510,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 96570992 {40:526838,72:1048576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5777392 {8:722174,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 20400 {40:510,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 395 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 6889728 
mrq_lat_table:324726 	19031 	28882 	54265 	105751 	157012 	221913 	118894 	73170 	7962 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1327332 	817315 	135175 	11530 	803 	59 	1807 	1816 	912 	1116 	261 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	37 	1918022 	205409 	15874 	4983 	87949 	42242 	16421 	614 	25 	808 	62 	1800 	1815 	912 	1116 	261 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1059710 	489701 	26509 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197728 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1274 	183 	153 	9 	35 	36 	37 	12 	12 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    258375    258370    267332    280247    301084    258579    251029    310987    249288    261895    249254    269564    250971    256049    321209    251110 
dram[1]:    292291    271101    299045    298868    301031    251243    310978    251095    249274    292294    257739    257723    298711    294502    258348    258354 
dram[2]:    268600    293482    280252    250972    251091    300999    250990    251002    266794    266810    257795    249320    256059    256032    299450    251162 
dram[3]:    250997    292599    250891    250980    251061    251131    311056    311007    292281    266849    257750    249319    250396    295059    251119    321221 
dram[4]:    273936    295122    299051    272378    250896    250937    250950    250984    292284    269347    257729    255466    273209    256056    256237    258364 
dram[5]:    258379    323268    250970    250958    250948    250945    250996    310954    249242    269353    257719    264419    256064    296007    294097    295193 
dram[6]:    264447    274525    250941    299095    251135    258542    250879    311022    249273    292314    263599    256320    256248    256248    251012    258387 
dram[7]:    293632    271092    251038    299094    250841    251178    310979    250915    249205    292299    269544    257761    256260    293834    293293    251163 
dram[8]:    275201    303657    272637    287418    273942    251152    251055    250941    292307    292289    269533    249416    249358    250853    290192    258399 
dram[9]:    272535    260038    250992    250729    301039    300379    310941    311033    249200    261664    254380    271512    272859    249699    251119    258352 
dram[10]:    292639    321306    299093    299107    250935    287235    250980    250943    249260    266817    249311    293439    250841    249677    272218    294241 
average row accesses per activate:
dram[0]:  7.609813  7.645956  6.442191  6.582816  6.443406  6.839030  7.865653  7.785445  6.317588  6.504653  5.996191  6.179236  7.123995  7.522479  6.147338  6.276431 
dram[1]:  7.582072  7.887545  6.339642  6.834587  6.552742  6.807229  7.413876  7.705956  6.403259  6.780777  6.293881  6.421268  7.460241  7.510303  5.876700  6.154943 
dram[2]:  7.256952  7.762813  6.238469  6.648536  6.792990  6.804610  7.590465  7.337662  6.367781  6.728832  5.882243  6.328974  7.492736  7.580172  5.856884  6.253140 
dram[3]:  7.888620  7.962103  6.214706  6.409504  6.207792  6.573545  7.368171  7.686493  6.507261  6.676596  6.328629  6.450256  6.879158  7.277843  5.903196  6.017642 
dram[4]:  7.501150  8.148936  6.192760  6.056244  6.298885  6.826183  7.540705  7.590965  6.548958  6.897914  6.207715  6.306921  6.802631  7.292941  5.994455  6.071095 
dram[5]:  7.563299  7.823529  5.924299  6.372864  6.488494  6.882353  7.419857  7.761250  6.532778  6.550000  5.934906  6.339718  7.054607  7.581395  5.839029  6.294461 
dram[6]:  7.450801  7.598370  5.936449  6.180312  6.626738  6.465625  7.606880  8.148489  6.416922  6.601891  6.022966  6.207305  7.392601  7.184241  6.010176  6.256757 
dram[7]:  7.463387  7.691038  6.057307  6.144240  6.603191  6.668099  7.446579  7.670792  6.332661  6.641649  6.184055  6.286286  7.165318  7.526124  5.926874  6.117925 
dram[8]:  7.158991  7.915049  6.081496  6.505652  6.586610  6.821076  7.385714  7.920817  6.121595  6.607781  6.116845  6.507772  7.120275  7.392857  5.985213  6.165556 
dram[9]:  7.674118  7.895884  6.140368  6.415571  6.795181  6.905345  7.563415  7.709838  6.322613  6.518633  6.174853  6.162426  7.028281  7.302817  6.100658  6.071161 
dram[10]:  7.605601  8.139825  6.089337  6.572614  6.549578  6.850993  7.321934  7.851899  6.285429  6.486097  6.291000  6.455852  7.121420  7.411695  6.026046  6.270087 
average row locality = 1111691/165072 = 6.734582
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3890      3890      3804      3805      3735      3736      3734      3737      3737      3735      3715      3722      3678      3668      3848      3848 
dram[1]:      3888      3894      3809      3808      3736      3738      3735      3735      3739      3732      3707      3710      3668      3671      3855      3851 
dram[2]:      3892      3891      3806      3806      3732      3732      3736      3739      3734      3733      3719      3716      3666      3668      3850      3850 
dram[3]:      3888      3891      3797      3799      3739      3740      3733      3736      3729      3732      3711      3715      3674      3677      3846      3856 
dram[4]:      3897      3892      3796      3805      3738      3735      3739      3737      3734      3734      3709      3713      3673      3672      3859      3866 
dram[5]:      3889      3889      3799      3799      3735      3736      3735      3736      3733      3737      3716      3715      3671      3668      3866      3860 
dram[6]:      3892      3892      3804      3799      3734      3736      3732      3732      3741      3734      3717      3713      3670      3673      3872      3858 
dram[7]:      3892      3893      3798      3800      3743      3741      3733      3735      3735      3736      3713      3709      3673      3669      3862      3864 
dram[8]:      3897      3891      3797      3796      3734      3739      3739      3736      3743      3735      3710      3711      3679      3677      3855      3860 
dram[9]:      3890      3890      3804      3801      3734      3735      3735      3730      3732      3736      3711      3715      3679      3684      3861      3862 
dram[10]:      3893      3891      3796      3795      3735      3736      3740      3736      3741      3739      3715      3712      3679      3678      3860      3858 
total reads: 663171
bank skew: 3897/3666 = 1.06
chip skew: 60304/60263 = 1.00
number of total write accesses:
dram[0]:      2624      2632      2548      2554      2470      2467      2472      2468      2549      2555      2581      2587      2527      2523      2619      2623 
dram[1]:      2625      2629      2556      2555      2476      2477      2463      2476      2549      2547      2568      2570      2524      2525      2627      2624 
dram[2]:      2632      2622      2551      2550      2470      2467      2473      2476      2551      2545      2575      2575      2523      2525      2616      2622 
dram[3]:      2628      2622      2542      2540      2475      2472      2471      2467      2544      2544      2567      2574      2531      2531      2618      2625 
dram[4]:      2629      2619      2533      2548      2479      2470      2467      2480      2553      2550      2567      2575      2531      2527      2627      2624 
dram[5]:      2623      2628      2540      2542      2468      2465      2468      2473      2545      2551      2575      2574      2530      2526      2627      2617 
dram[6]:      2620      2635      2548      2542      2462      2471      2460      2469      2554      2551      2577      2575      2525      2527      2625      2624 
dram[7]:      2631      2629      2544      2547      2464      2467      2470      2463      2547      2547      2570      2571      2525      2525      2622      2621 
dram[8]:      2632      2631      2546      2534      2464      2475      2465      2466      2550      2549      2572      2569      2537      2533      2621      2620 
dram[9]:      2633      2632      2539      2544      2470      2466      2467      2461      2559      2561      2575      2583      2534      2538      2624      2622 
dram[10]:      2625      2629      2543      2541      2474      2471      2469      2467      2557      2559      2576      2576      2538      2533      2618      2619 
total reads: 448520
bank skew: 2635/2460 = 1.07
chip skew: 40808/40743 = 1.00
average mf latency per bank:
dram[0]:        864       873       633       639      1044      1053       926       944       659       670       865       871       828       822       656       671
dram[1]:        874       889       630       639      1053      1045       931       938       711       664       881       883       810       818       662       672
dram[2]:        883       886       627       635      1022      1029       968       977       655       665       871       903       865       873       662       672
dram[3]:        875       882       629       646      1016      1024       971       956       659       668       874       882       862       873       674       670
dram[4]:        879       909       633       637      1073      1077       952       958       662       667       875       875       853       791       671       704
dram[5]:        873       882       630       637      1073      1078       949       956       679       666       832       840       784       789       672       678
dram[6]:        874       880       628       636      1076      1079       953       955       658       667       827       836       780       788       670       677
dram[7]:        889       890       627       634      1079      1083       998      1006       658       662       834       830       782       792       670       670
dram[8]:        906       846       643       652      1083      1076       984       992       653       659       818       823       803       809       654       653
dram[9]:        843       849       647       661      1074      1086       956       924       669       674       821       824       816       811       663       674
dram[10]:        846       855       643       632      1047      1052       911       919       689       673       895       873       802       812       694       672
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722     63702    247658    247650    247618    247591    180151     22042    124031    123994    127103    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     22004     22003    123970    180138    127174    127187     36911     36944
dram[3]:     127194    127167     63719     63697    247681    247680    247587    247607     22021     22107    123984    124021    127175    127163     40471     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     22091    123999    123980    127151    127166     36924    179721
dram[5]:     127192    127188     63704     63689    247698    247671    247600    247592    133929     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    124005    123948    127155    127132     36918     36944
dram[7]:     127188    127197     63675     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203     63731     63761    247671    247695    247610    247660     22102     22049    123990    123952    127144    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149     36925     36926
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628    133862     22141    180113    124031    127133    127116    179712     36927
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5329251 n_nop=4936513 n_act=14928 n_pre=14912 n_req=101081 n_rd=241128 n_write=121770 bw_util=0.1362
n_activity=910640 dram_eff=0.797
bk0: 15560a 5126865i bk1: 15560a 5119197i bk2: 15216a 5129566i bk3: 15220a 5120242i bk4: 14940a 5131975i bk5: 14944a 5125386i bk6: 14936a 5142519i bk7: 14948a 5134325i bk8: 14948a 5138896i bk9: 14940a 5130492i bk10: 14860a 5125296i bk11: 14888a 5119464i bk12: 14712a 5127829i bk13: 14672a 5121400i bk14: 15392a 5125949i bk15: 15392a 5118590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60066
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x800ff580, atomic=0 1 entries : 0x7f9cec54da90 :  mf: uid=22945267, sid06:w21, part=1, addr=0x800ff5e0, load , size=32, unknown  status = IN_PARTITION_DRAM (6889728), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5329251 n_nop=4936831 n_act=14817 n_pre=14801 n_req=101067 n_rd=241100 n_write=121702 bw_util=0.1362
n_activity=909349 dram_eff=0.7979
bk0: 15552a 5124419i bk1: 15576a 5117121i bk2: 15236a 5126035i bk3: 15232a 5119863i bk4: 14944a 5128330i bk5: 14952a 5121278i bk6: 14940a 5137861i bk7: 14940a 5130836i bk8: 14956a 5138984i bk9: 14928a 5132260i bk10: 14828a 5124920i bk11: 14836a 5120819i bk12: 14672a 5132102i bk13: 14684a 5122956i bk14: 15420a 5123067i bk15: 15404a 5113375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.62098
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5329251 n_nop=4936523 n_act=14968 n_pre=14952 n_req=101043 n_rd=241080 n_write=121728 bw_util=0.1362
n_activity=910717 dram_eff=0.7968
bk0: 15568a 5122644i bk1: 15564a 5121261i bk2: 15224a 5124355i bk3: 15224a 5118222i bk4: 14928a 5134057i bk5: 14928a 5124230i bk6: 14944a 5139976i bk7: 14956a 5129658i bk8: 14936a 5137362i bk9: 14932a 5133687i bk10: 14876a 5121384i bk11: 14864a 5119535i bk12: 14664a 5134428i bk13: 14672a 5123477i bk14: 15400a 5123489i bk15: 15400a 5116779i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60438
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5329251 n_nop=4936490 n_act=15046 n_pre=15030 n_req=101014 n_rd=241052 n_write=121633 bw_util=0.1361
n_activity=911351 dram_eff=0.7959
bk0: 15552a 5129026i bk1: 15564a 5121942i bk2: 15188a 5127684i bk3: 15196a 5118774i bk4: 14956a 5127572i bk5: 14960a 5120850i bk6: 14932a 5138116i bk7: 14944a 5133303i bk8: 14916a 5140964i bk9: 14928a 5133254i bk10: 14844a 5125778i bk11: 14860a 5117531i bk12: 14696a 5129288i bk13: 14708a 5123884i bk14: 15384a 5122979i bk15: 15424a 5115596i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60781
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5329251 n_nop=4936239 n_act=15070 n_pre=15054 n_req=101078 n_rd=241196 n_write=121692 bw_util=0.1362
n_activity=911496 dram_eff=0.7962
bk0: 15588a 5123747i bk1: 15568a 5122522i bk2: 15184a 5129628i bk3: 15220a 5114411i bk4: 14952a 5129667i bk5: 14940a 5124456i bk6: 14956a 5138919i bk7: 14948a 5129662i bk8: 14936a 5136486i bk9: 14936a 5132022i bk10: 14836a 5122319i bk11: 14852a 5117659i bk12: 14692a 5126124i bk13: 14688a 5120296i bk14: 15436a 5123753i bk15: 15464a 5116866i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60938
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5329251 n_nop=4936376 n_act=15062 n_pre=15046 n_req=101036 n_rd=241136 n_write=121631 bw_util=0.1361
n_activity=913354 dram_eff=0.7944
bk0: 15556a 5127111i bk1: 15556a 5122677i bk2: 15196a 5123034i bk3: 15196a 5118742i bk4: 14940a 5131747i bk5: 14944a 5124785i bk6: 14940a 5138519i bk7: 14944a 5132986i bk8: 14932a 5140875i bk9: 14948a 5131155i bk10: 14864a 5119698i bk11: 14860a 5119236i bk12: 14684a 5131163i bk13: 14672a 5123640i bk14: 15464a 5119957i bk15: 15440a 5120301i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.5918
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5329251 n_nop=4936139 n_act=15108 n_pre=15092 n_req=101064 n_rd=241196 n_write=121716 bw_util=0.1362
n_activity=913558 dram_eff=0.7945
bk0: 15568a 5124197i bk1: 15568a 5118109i bk2: 15216a 5121988i bk3: 15196a 5115541i bk4: 14936a 5133641i bk5: 14944a 5120544i bk6: 14928a 5140230i bk7: 14928a 5135824i bk8: 14964a 5135502i bk9: 14936a 5127330i bk10: 14868a 5121897i bk11: 14852a 5115684i bk12: 14680a 5129149i bk13: 14692a 5120004i bk14: 15488a 5123023i bk15: 15432a 5117559i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.59295
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5329251 n_nop=4936239 n_act=15109 n_pre=15093 n_req=101039 n_rd=241184 n_write=121626 bw_util=0.1362
n_activity=912922 dram_eff=0.7948
bk0: 15568a 5127174i bk1: 15572a 5121489i bk2: 15192a 5126677i bk3: 15200a 5115620i bk4: 14972a 5133169i bk5: 14964a 5124541i bk6: 14932a 5137802i bk7: 14940a 5133302i bk8: 14940a 5138566i bk9: 14944a 5132386i bk10: 14852a 5124267i bk11: 14836a 5117891i bk12: 14692a 5130290i bk13: 14676a 5122727i bk14: 15448a 5124205i bk15: 15456a 5117912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.57901
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5329251 n_nop=4936256 n_act=15044 n_pre=15028 n_req=101063 n_rd=241196 n_write=121727 bw_util=0.1362
n_activity=910308 dram_eff=0.7974
bk0: 15588a 5120746i bk1: 15564a 5122136i bk2: 15188a 5128767i bk3: 15184a 5122440i bk4: 14936a 5132710i bk5: 14956a 5123795i bk6: 14956a 5138452i bk7: 14944a 5132919i bk8: 14972a 5134015i bk9: 14940a 5133349i bk10: 14840a 5121010i bk11: 14844a 5119126i bk12: 14716a 5129163i bk13: 14708a 5125397i bk14: 15420a 5123466i bk15: 15440a 5118000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58634
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5329251 n_nop=4936313 n_act=15000 n_pre=14984 n_req=101107 n_rd=241196 n_write=121758 bw_util=0.1362
n_activity=911244 dram_eff=0.7966
bk0: 15560a 5125598i bk1: 15560a 5121237i bk2: 15216a 5126895i bk3: 15204a 5117529i bk4: 14936a 5134211i bk5: 14940a 5125659i bk6: 14940a 5137960i bk7: 14920a 5132210i bk8: 14928a 5138613i bk9: 14944a 5133379i bk10: 14844a 5122460i bk11: 14860a 5115193i bk12: 14716a 5129061i bk13: 14736a 5121113i bk14: 15444a 5124674i bk15: 15448a 5116045i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.60261
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5329251 n_nop=4936489 n_act=14921 n_pre=14905 n_req=101099 n_rd=241216 n_write=121720 bw_util=0.1362
n_activity=910407 dram_eff=0.7973
bk0: 15572a 5125983i bk1: 15564a 5121644i bk2: 15184a 5125250i bk3: 15180a 5120064i bk4: 14940a 5133652i bk5: 14944a 5125433i bk6: 14960a 5135476i bk7: 14944a 5132178i bk8: 14964a 5136941i bk9: 14956a 5131436i bk10: 14860a 5121300i bk11: 14848a 5118119i bk12: 14716a 5129062i bk13: 14712a 5122992i bk14: 15440a 5127306i bk15: 15432a 5119441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.59515

========= L2 cache stats =========
L2_cache_bank[0]: Access = 104511, Miss = 30141, Miss_rate = 0.288, Pending_hits = 49438, Reservation_fails = 136
L2_cache_bank[1]: Access = 104538, Miss = 30141, Miss_rate = 0.288, Pending_hits = 49413, Reservation_fails = 214
L2_cache_bank[2]: Access = 104426, Miss = 30137, Miss_rate = 0.289, Pending_hits = 49332, Reservation_fails = 190
L2_cache_bank[3]: Access = 104450, Miss = 30139, Miss_rate = 0.289, Pending_hits = 49382, Reservation_fails = 196
L2_cache_bank[4]: Access = 104428, Miss = 30135, Miss_rate = 0.289, Pending_hits = 49374, Reservation_fails = 164
L2_cache_bank[5]: Access = 104440, Miss = 30135, Miss_rate = 0.289, Pending_hits = 49348, Reservation_fails = 181
L2_cache_bank[6]: Access = 104371, Miss = 30117, Miss_rate = 0.289, Pending_hits = 49374, Reservation_fails = 190
L2_cache_bank[7]: Access = 104421, Miss = 30146, Miss_rate = 0.289, Pending_hits = 49426, Reservation_fails = 156
L2_cache_bank[8]: Access = 104463, Miss = 30145, Miss_rate = 0.289, Pending_hits = 49390, Reservation_fails = 211
L2_cache_bank[9]: Access = 104479, Miss = 30154, Miss_rate = 0.289, Pending_hits = 49389, Reservation_fails = 134
L2_cache_bank[10]: Access = 104456, Miss = 30144, Miss_rate = 0.289, Pending_hits = 49389, Reservation_fails = 176
L2_cache_bank[11]: Access = 104457, Miss = 30140, Miss_rate = 0.289, Pending_hits = 49394, Reservation_fails = 173
L2_cache_bank[12]: Access = 104458, Miss = 30162, Miss_rate = 0.289, Pending_hits = 49326, Reservation_fails = 189
L2_cache_bank[13]: Access = 104479, Miss = 30137, Miss_rate = 0.288, Pending_hits = 49349, Reservation_fails = 194
L2_cache_bank[14]: Access = 104456, Miss = 30149, Miss_rate = 0.289, Pending_hits = 49353, Reservation_fails = 227
L2_cache_bank[15]: Access = 104460, Miss = 30147, Miss_rate = 0.289, Pending_hits = 49386, Reservation_fails = 166
L2_cache_bank[16]: Access = 104504, Miss = 30154, Miss_rate = 0.289, Pending_hits = 49405, Reservation_fails = 153
L2_cache_bank[17]: Access = 104486, Miss = 30145, Miss_rate = 0.289, Pending_hits = 49394, Reservation_fails = 136
L2_cache_bank[18]: Access = 104509, Miss = 30146, Miss_rate = 0.288, Pending_hits = 49441, Reservation_fails = 144
L2_cache_bank[19]: Access = 104525, Miss = 30153, Miss_rate = 0.288, Pending_hits = 49437, Reservation_fails = 150
L2_cache_bank[20]: Access = 104534, Miss = 30159, Miss_rate = 0.289, Pending_hits = 49415, Reservation_fails = 160
L2_cache_bank[21]: Access = 104499, Miss = 30145, Miss_rate = 0.288, Pending_hits = 49475, Reservation_fails = 137
L2_total_cache_accesses = 2298350
L2_total_cache_misses = 663171
L2_total_cache_miss_rate = 0.2885
L2_total_cache_pending_hits = 1086630
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21568
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 965315
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 589041
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 526961
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121099
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1575924
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 722174
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.042

icnt_total_pkts_mem_to_simt=4923802
icnt_total_pkts_simt_to_mem=3676394
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.6702
	minimum = 6
	maximum = 100
Network latency average = 9.90524
	minimum = 6
	maximum = 68
Slowest packet = 4207869
Flit latency average = 9.03791
	minimum = 6
	maximum = 66
Slowest flit = 7822085
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0940638
	minimum = 0.0836395 (at node 13)
	maximum = 0.10707 (at node 48)
Accepted packet rate average = 0.0940638
	minimum = 0.0836395 (at node 13)
	maximum = 0.10707 (at node 48)
Injected flit rate average = 0.188005
	minimum = 0.139447 (at node 13)
	maximum = 0.249225 (at node 48)
Accepted flit rate average= 0.188005
	minimum = 0.177992 (at node 43)
	maximum = 0.196221 (at node 2)
Injected packet length average = 1.9987
Accepted packet length average = 1.9987
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.987 (17 samples)
	minimum = 6 (17 samples)
	maximum = 103.882 (17 samples)
Network latency average = 10.0823 (17 samples)
	minimum = 6 (17 samples)
	maximum = 96 (17 samples)
Flit latency average = 9.91866 (17 samples)
	minimum = 6 (17 samples)
	maximum = 94.9412 (17 samples)
Fragmentation average = 0.0309133 (17 samples)
	minimum = 0 (17 samples)
	maximum = 35.9412 (17 samples)
Injected packet rate average = 0.0551742 (17 samples)
	minimum = 0.0490844 (17 samples)
	maximum = 0.0627921 (17 samples)
Accepted packet rate average = 0.0551742 (17 samples)
	minimum = 0.0490844 (17 samples)
	maximum = 0.0627921 (17 samples)
Injected flit rate average = 0.104937 (17 samples)
	minimum = 0.0753713 (17 samples)
	maximum = 0.142444 (17 samples)
Accepted flit rate average = 0.104937 (17 samples)
	minimum = 0.0960824 (17 samples)
	maximum = 0.112397 (17 samples)
Injected packet size average = 1.90193 (17 samples)
Accepted packet size average = 1.90193 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 11 min, 25 sec (4285 sec)
gpgpu_simulation_rate = 88588 (inst/sec)
gpgpu_simulation_rate = 1607 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 18: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 18 
gpu_sim_cycle = 1098999
gpu_sim_insn = 20984576
gpu_ipc =      19.0943
gpu_tot_sim_cycle = 8210878
gpu_tot_sim_insn = 400584644
gpu_tot_ipc =      48.7871
gpu_tot_issued_cta = 1179648
max_total_param_size = 0
gpu_stall_dramfull = 343833
gpu_stall_icnt2sh    = 115286
partiton_reqs_in_parallel = 24177978
partiton_reqs_in_parallel_total    = 62797421
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.5927
partiton_reqs_in_parallel_util = 24177978
partiton_reqs_in_parallel_util_total    = 62797421
gpu_sim_cycle_parition_util = 1098999
gpu_tot_sim_cycle_parition_util    = 2869338
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9173
partiton_replys_in_parallel = 68864
partiton_replys_in_parallel_total    = 2298350
L2_BW  =       5.9392 GB/Sec
L2_BW_total  =      27.3264 GB/Sec
gpu_total_sim_rate=76418

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14368228
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7143424
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0003
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7141632
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14361929
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7143424
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14368228
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
34985, 34126, 34687, 34088, 34627, 34036, 34568, 33919, 34232, 33620, 34118, 33508, 33982, 33225, 33854, 32880, 33694, 32642, 33399, 32445, 33341, 32318, 32959, 32256, 32653, 32192, 32673, 31898, 32551, 31911, 32493, 31727, 
gpgpu_n_tot_thrd_icount = 841988224
gpgpu_n_tot_w_icount = 26312132
gpgpu_n_stall_shd_mem = 435185
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1644532
gpgpu_n_mem_write_global = 722430
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26220532
gpgpu_n_store_insn = 11535867
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114294784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198207
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2087844	W0_Idle:174171466	W0_Scoreboard:22656037	W1:32196	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:26279927	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13148080 {8:1643510,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 49868720 {40:67070,72:655360,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40880 {40:1022,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 99294832 {40:594934,72:1048576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5779440 {8:722430,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40880 {40:1022,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 392 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 8207469 
mrq_lat_table:336308 	19807 	29104 	54531 	107218 	157034 	221913 	118894 	73170 	7962 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1384946 	828207 	135274 	11644 	841 	77 	1834 	1837 	924 	1119 	287 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	37 	1982112 	209159 	15882 	4983 	88607 	42242 	16473 	690 	123 	835 	79 	1827 	1835 	924 	1119 	287 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1110288 	507587 	26653 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1439 	248 	184 	17 	46 	43 	47 	24 	15 	14 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    362275    317811    322282    280247    517218    504087    429220    428861    431583    261895    470096    305737    472418    465873    429792    545866 
dram[1]:    295468    358964    326950    298868    417334    314999    403721    473404    344651    523429    319312    291457    417211    315001    429902    545816 
dram[2]:    318117    293482    280252    326637    425615    334964    313149    413781    266794    336749    358797    358727    465376    532358    315447    251162 
dram[3]:    294538    389163    295477    305884    309330    517283    408244    413739    292281    317937    319687    433314    274642    359408    342976    480261 
dram[4]:    318202    317041    299051    320076    675124    315734    256047    334476    318352    399682    318007    537789    472127    428465    275096    351654 
dram[5]:    676949    359620    250970    250958    502359    314793    427991    357856    291401    359141    315468    319501    448559    361457    428470    474153 
dram[6]:    360276    360991    364530    353400    315090    334363    317060    311022    317901    470186    320332    395620    471971    472275    430206    429508 
dram[7]:    293632    358872    320024    299094    319400    448992    312923    408553    315237    300919    317074    305789    291273    314941    428921    471986 
dram[8]:    329209    316879    290746    358840    360810    340675    428959    317716    358673    473366    316480    321918    314276    471902    545679    459921 
dram[9]:    283129    348860    364862    359151    357107    472172    315952    485236    249200    359197    316884    297264    473592    450007    251119    427862 
dram[10]:    318198    321306    320037    319133    265134    345052    315702    501963    324014    339044    316408    316037    359134    471982    317879    427862 
average row accesses per activate:
dram[0]:  7.544101  7.456497  6.278320  6.374876  6.193898  6.611988  7.639563  7.635922  6.123077  6.344931  5.883657  6.008459  7.003348  7.403550  5.984475  6.109142 
dram[1]:  7.439052  7.769412  6.212151  6.659091  6.366026  6.603774  7.300813  7.561825  6.233626  6.516889  6.124397  6.191821  7.320468  7.365882  5.720140  5.989954 
dram[2]:  7.080386  7.588032  6.055503  6.449900  6.548387  6.621053  7.435655  7.143828  6.148505  6.514842  5.725966  6.151545  7.234411  7.365882  5.677643  6.057249 
dram[3]:  7.657375  7.825416  6.041392  6.217812  6.098837  6.394924  7.248848  7.580723  6.287549  6.457868  6.153921  6.243137  6.699786  7.124858  5.743860  5.854594 
dram[4]:  7.270925  8.002430  6.004677  5.900000  6.135478  6.609244  7.386150  7.479810  6.439838  6.710221  6.049524  6.170708  6.738709  7.095130  5.845333  5.964578 
dram[5]:  7.392817  7.624278  5.731490  6.138623  6.339718  6.623158  7.308139  7.663825  6.327038  6.329692  5.811131  6.200584  6.915105  7.397875  5.703640  6.142456 
dram[6]:  7.362416  7.417509  5.782374  6.015933  6.398167  6.253227  7.443654  7.940732  6.241683  6.411469  5.866483  6.064762  7.184633  7.015677  5.869759  6.132710 
dram[7]:  7.203926  7.417977  5.900000  5.988816  6.400814  6.489691  7.288528  7.597340  6.085878  6.483707  5.968135  6.124278  7.019037  7.300699  5.779243  5.969973 
dram[8]:  6.968388  7.696970  5.885531  6.349851  6.358948  6.600000  7.304297  7.670732  5.958879  6.365634  5.963449  6.324378  6.932745  7.215844  5.861236  6.056325 
dram[9]:  7.482446  7.691142  5.977674  6.263415  6.607143  6.646935  7.475624  7.565060  6.186227  6.340954  5.981221  5.962617  6.811484  7.148864  5.924256  5.936709 
dram[10]:  7.401345  7.929087  5.946247  6.330375  6.308308  6.628029  7.186073  7.742611  6.067426  6.328048  6.121998  6.264503  6.834962  7.242215  5.858036  6.153991 
average row locality = 1126026/171669 = 6.559286
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3941      3945      3856      3865      3791      3788      3791      3791      3788      3795      3765      3776      3725      3713      3906      3902 
dram[1]:      3943      3949      3862      3867      3788      3792      3789      3791      3796      3789      3756      3759      3714      3714      3911      3907 
dram[2]:      3949      3948      3860      3860      3791      3791      3793      3798      3793      3788      3770      3770      3715      3713      3908      3910 
dram[3]:      3943      3947      3854      3857      3788      3797      3788      3790      3787      3785      3762      3764      3721      3724      3903      3913 
dram[4]:      3952      3947      3859      3858      3787      3790      3794      3789      3786      3787      3758      3761      3715      3717      3917      3919 
dram[5]:      3942      3945      3855      3851      3789      3793      3786      3788      3789      3791      3769      3768      3719      3716      3926      3913 
dram[6]:      3942      3950      3857      3851      3789      3794      3784      3791      3794      3790      3767      3765      3717      3716      3930      3913 
dram[7]:      3950      3952      3857      3853      3797      3794      3788      3788      3797      3788      3770      3761      3722      3719      3921      3917 
dram[8]:      3955      3949      3854      3848      3792      3796      3791      3793      3796      3790      3761      3761      3728      3726      3906      3913 
dram[9]:      3950      3945      3859      3851      3789      3791      3788      3785      3786      3788      3768      3769      3729      3730      3920      3917 
dram[10]:      3954      3948      3848      3852      3795      3789      3794      3789      3799      3793      3769      3766      3729      3724      3916      3911 
total reads: 672645
bank skew: 3955/3713 = 1.07
chip skew: 61176/61123 = 1.00
number of total write accesses:
dram[0]:      2645      2654      2573      2580      2502      2500      2504      2501      2580      2588      2607      2617      2550      2543      2647      2647 
dram[1]:      2648      2655      2580      2579      2508      2508      2497      2508      2581      2578      2595      2600      2545      2547      2650      2652 
dram[2]:      2657      2646      2577      2577      2502      2499      2505      2510      2583      2577      2603      2603      2550      2548      2644      2650 
dram[3]:      2650      2642      2568      2566      2506      2502      2504      2502      2576      2576      2595      2604      2550      2553      2645      2650 
dram[4]:      2650      2639      2560      2573      2508      2502      2499      2509      2583      2581      2594      2601      2552      2548      2659      2648 
dram[5]:      2645      2650      2570      2570      2500      2499      2499      2504      2576      2583      2600      2600      2553      2550      2656      2641 
dram[6]:      2640      2659      2573      2568      2494      2503      2491      2506      2585      2583      2604      2603      2548      2549      2650      2649 
dram[7]:      2656      2650      2574      2573      2495      2501      2502      2495      2581      2579      2598      2596      2546      2545      2650      2644 
dram[8]:      2658      2655      2573      2559      2497      2507      2498      2497      2580      2582      2602      2595      2560      2559      2641      2646 
dram[9]:      2657      2654      2567      2569      2501      2497      2499      2494      2592      2591      2602      2611      2558      2561      2650      2649 
dram[10]:      2648      2649      2568      2567      2507      2501      2501      2498      2590      2592      2604      2605      2566      2555      2645      2643 
total reads: 453381
bank skew: 2659/2491 = 1.07
chip skew: 41252/41185 = 1.00
average mf latency per bank:
dram[0]:        869       880       640       645      1069      1053       930       947       665       678       871       889       835       826       663       677
dram[1]:        878       893       636       666      1054      1048       935       941       715       671       883       889       843       822       668       678
dram[2]:        890       890       634       644      1024      1030       990       979       673       691       874       907       872       876       692       711
dram[3]:        881       886       660       657      1020      1049       973       957       666       674       906       890       877       877       688       676
dram[4]:        884       913       639       643      1074      1076      1003       960       671       681       883       878       856       799       677       734
dram[5]:        876       886       660       643      1075      1080       951       958       684       673       837       844       788       794       678       684
dram[6]:        878       887       634       643      1077      1080       965       959       664       672       852       849       809       793       676       684
dram[7]:        916       897       656       641      1079      1083      1023      1011       664       667       838       834       787       797       676       677
dram[8]:        909       860       695       658      1083      1077       985       996       658       665       821       827       832       812       661       660
dram[9]:        847       856       652       667      1077      1086       958       925       674       679       824       827       839       821       693       704
dram[10]:        852       868       653       638      1047      1053       913       921       715       678       901       876       825       817       700       702
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722    134060    247658    247650    247618    247591    180151     22042    124031    123994    156595    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     55108    134062    123970    180138    127174    127187    156561    157606
dram[3]:     127194    127167    157277     63697    247681    247680    247587    247607     22021     22107    134061    124021    127175    127163     55108     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     55108    123999    123980    127151    127166     36924    179721
dram[5]:     127192    127188    157272     63689    247698    247671    247600    247592    133929     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    134059    123948    156597    127132     36918     36944
dram[7]:     156451    127197    134051     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203    157240     63761    247671    247695    247610    247660     22102     22049    123990    123952    157633    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149    157556    156566
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628    134058     22141    180113    124031    127133    127116    179712    156477
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7369930 n_nop=6970848 n_act=15510 n_pre=15494 n_req=102376 n_rd=244552 n_write=123526 bw_util=0.09989
n_activity=939881 dram_eff=0.7832
bk0: 15764a 7166285i bk1: 15780a 7158247i bk2: 15424a 7168419i bk3: 15460a 7158873i bk4: 15164a 7170380i bk5: 15152a 7163912i bk6: 15164a 7181196i bk7: 15164a 7173058i bk8: 15152a 7177541i bk9: 15180a 7168832i bk10: 15060a 7164317i bk11: 15104a 7158198i bk12: 14900a 7167055i bk13: 14852a 7160690i bk14: 15624a 7164529i bk15: 15608a 7157405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88131
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7369930 n_nop=6971198 n_act=15389 n_pre=15373 n_req=102358 n_rd=244508 n_write=123462 bw_util=0.09986
n_activity=937745 dram_eff=0.7848
bk0: 15772a 7163601i bk1: 15796a 7156146i bk2: 15448a 7165047i bk3: 15468a 7158603i bk4: 15152a 7166911i bk5: 15168a 7159769i bk6: 15156a 7176705i bk7: 15164a 7169684i bk8: 15184a 7177505i bk9: 15156a 7170597i bk10: 15024a 7163712i bk11: 15036a 7159459i bk12: 14856a 7171393i bk13: 14856a 7162214i bk14: 15644a 7161797i bk15: 15628a 7151871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89601
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7369930 n_nop=6970518 n_act=15620 n_pre=15604 n_req=102388 n_rd=244628 n_write=123560 bw_util=0.09992
n_activity=941173 dram_eff=0.7824
bk0: 15796a 7161667i bk1: 15792a 7160330i bk2: 15440a 7163064i bk3: 15440a 7156897i bk4: 15164a 7172552i bk5: 15164a 7162746i bk6: 15172a 7178898i bk7: 15192a 7168148i bk8: 15172a 7175757i bk9: 15152a 7172179i bk10: 15080a 7160131i bk11: 15080a 7158178i bk12: 14860a 7173233i bk13: 14852a 7162550i bk14: 15632a 7161912i bk15: 15640a 7155297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88401
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7369930 n_nop=6970785 n_act=15642 n_pre=15626 n_req=102312 n_rd=244492 n_write=123385 bw_util=0.09983
n_activity=940511 dram_eff=0.7823
bk0: 15772a 7168085i bk1: 15788a 7161104i bk2: 15416a 7166451i bk3: 15428a 7157460i bk4: 15152a 7166593i bk5: 15188a 7159538i bk6: 15152a 7177040i bk7: 15160a 7172159i bk8: 15148a 7179440i bk9: 15140a 7171839i bk10: 15048a 7164411i bk11: 15056a 7156160i bk12: 14884a 7168315i bk13: 14896a 7162989i bk14: 15612a 7161524i bk15: 15652a 7154255i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88643
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7369930 n_nop=6970762 n_act=15620 n_pre=15604 n_req=102342 n_rd=244544 n_write=123400 bw_util=0.09985
n_activity=939312 dram_eff=0.7834
bk0: 15808a 7162609i bk1: 15788a 7161678i bk2: 15436a 7168199i bk3: 15432a 7153101i bk4: 15148a 7168448i bk5: 15160a 7162886i bk6: 15176a 7177666i bk7: 15156a 7168500i bk8: 15144a 7175536i bk9: 15148a 7170599i bk10: 15032a 7161141i bk11: 15044a 7156646i bk12: 14860a 7165546i bk13: 14868a 7159337i bk14: 15668a 7162410i bk15: 15676a 7155855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88759
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7369930 n_nop=6970665 n_act=15657 n_pre=15641 n_req=102336 n_rd=244560 n_write=123407 bw_util=0.09986
n_activity=942528 dram_eff=0.7808
bk0: 15768a 7166377i bk1: 15780a 7161737i bk2: 15420a 7161344i bk3: 15404a 7157289i bk4: 15156a 7170381i bk5: 15172a 7163038i bk6: 15144a 7177564i bk7: 15152a 7171899i bk8: 15156a 7179418i bk9: 15164a 7169703i bk10: 15076a 7158671i bk11: 15072a 7158191i bk12: 14876a 7170451i bk13: 14864a 7162725i bk14: 15704a 7158540i bk15: 15652a 7159195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87487
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7369930 n_nop=6970476 n_act=15697 n_pre=15681 n_req=102355 n_rd=244600 n_write=123476 bw_util=0.09989
n_activity=941798 dram_eff=0.7816
bk0: 15768a 7163525i bk1: 15800a 7157042i bk2: 15428a 7160886i bk3: 15404a 7154350i bk4: 15156a 7172155i bk5: 15176a 7158985i bk6: 15136a 7179047i bk7: 15164a 7174229i bk8: 15176a 7174220i bk9: 15160a 7165888i bk10: 15068a 7160742i bk11: 15060a 7154398i bk12: 14868a 7168133i bk13: 14864a 7159067i bk14: 15720a 7161716i bk15: 15652a 7156490i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87576
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7369930 n_nop=6970386 n_act=15735 n_pre=15719 n_req=102359 n_rd=244696 n_write=123394 bw_util=0.09989
n_activity=942867 dram_eff=0.7808
bk0: 15800a 7165868i bk1: 15808a 7160256i bk2: 15428a 7165323i bk3: 15412a 7154475i bk4: 15188a 7171772i bk5: 15176a 7163075i bk6: 15152a 7176543i bk7: 15152a 7172238i bk8: 15188a 7176812i bk9: 15152a 7171128i bk10: 15080a 7162792i bk11: 15044a 7156719i bk12: 14888a 7169415i bk13: 14876a 7161744i bk14: 15684a 7162816i bk15: 15668a 7156733i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86566
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7369930 n_nop=6970495 n_act=15654 n_pre=15638 n_req=102368 n_rd=244636 n_write=123507 bw_util=0.0999
n_activity=939770 dram_eff=0.7835
bk0: 15820a 7159598i bk1: 15796a 7161100i bk2: 15416a 7167310i bk3: 15392a 7161244i bk4: 15168a 7171015i bk5: 15184a 7162266i bk6: 15164a 7177431i bk7: 15172a 7171489i bk8: 15184a 7172778i bk9: 15160a 7171742i bk10: 15044a 7159669i bk11: 15044a 7157818i bk12: 14912a 7168207i bk13: 14904a 7164369i bk14: 15624a 7162627i bk15: 15652a 7156958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87092
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7369930 n_nop=6970552 n_act=15600 n_pre=15584 n_req=102417 n_rd=244660 n_write=123534 bw_util=0.09992
n_activity=940655 dram_eff=0.7828
bk0: 15800a 7164494i bk1: 15780a 7160207i bk2: 15436a 7165545i bk3: 15404a 7156481i bk4: 15156a 7172953i bk5: 15164a 7164195i bk6: 15152a 7176987i bk7: 15140a 7170918i bk8: 15144a 7177342i bk9: 15152a 7172042i bk10: 15072a 7161151i bk11: 15076a 7153915i bk12: 14916a 7167907i bk13: 14920a 7160154i bk14: 15680a 7163381i bk15: 15668a 7154671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88264
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7369930 n_nop=6970654 n_act=15546 n_pre=15530 n_req=102415 n_rd=244704 n_write=123496 bw_util=0.09992
n_activity=940559 dram_eff=0.7829
bk0: 15816a 7164819i bk1: 15792a 7160672i bk2: 15392a 7164182i bk3: 15408a 7158487i bk4: 15180a 7171956i bk5: 15156a 7164095i bk6: 15176a 7174387i bk7: 15156a 7170992i bk8: 15196a 7175353i bk9: 15172a 7170140i bk10: 15076a 7159982i bk11: 15064a 7156855i bk12: 14916a 7167676i bk13: 14896a 7162043i bk14: 15664a 7165875i bk15: 15644a 7158360i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87729

========= L2 cache stats =========
L2_cache_bank[0]: Access = 107618, Miss = 30563, Miss_rate = 0.284, Pending_hits = 52012, Reservation_fails = 136
L2_cache_bank[1]: Access = 107674, Miss = 30575, Miss_rate = 0.284, Pending_hits = 52000, Reservation_fails = 214
L2_cache_bank[2]: Access = 107535, Miss = 30559, Miss_rate = 0.284, Pending_hits = 51907, Reservation_fails = 190
L2_cache_bank[3]: Access = 107586, Miss = 30568, Miss_rate = 0.284, Pending_hits = 51940, Reservation_fails = 196
L2_cache_bank[4]: Access = 107593, Miss = 30579, Miss_rate = 0.284, Pending_hits = 51959, Reservation_fails = 164
L2_cache_bank[5]: Access = 107590, Miss = 30578, Miss_rate = 0.284, Pending_hits = 51925, Reservation_fails = 181
L2_cache_bank[6]: Access = 107489, Miss = 30546, Miss_rate = 0.284, Pending_hits = 51942, Reservation_fails = 190
L2_cache_bank[7]: Access = 107554, Miss = 30577, Miss_rate = 0.284, Pending_hits = 52012, Reservation_fails = 156
L2_cache_bank[8]: Access = 107576, Miss = 30568, Miss_rate = 0.284, Pending_hits = 51965, Reservation_fails = 211
L2_cache_bank[9]: Access = 107586, Miss = 30568, Miss_rate = 0.284, Pending_hits = 51964, Reservation_fails = 134
L2_cache_bank[10]: Access = 107588, Miss = 30575, Miss_rate = 0.284, Pending_hits = 51971, Reservation_fails = 176
L2_cache_bank[11]: Access = 107584, Miss = 30565, Miss_rate = 0.284, Pending_hits = 51959, Reservation_fails = 173
L2_cache_bank[12]: Access = 107553, Miss = 30580, Miss_rate = 0.284, Pending_hits = 51904, Reservation_fails = 189
L2_cache_bank[13]: Access = 107609, Miss = 30570, Miss_rate = 0.284, Pending_hits = 51942, Reservation_fails = 194
L2_cache_bank[14]: Access = 107637, Miss = 30602, Miss_rate = 0.284, Pending_hits = 51941, Reservation_fails = 227
L2_cache_bank[15]: Access = 107571, Miss = 30572, Miss_rate = 0.284, Pending_hits = 51969, Reservation_fails = 166
L2_cache_bank[16]: Access = 107643, Miss = 30583, Miss_rate = 0.284, Pending_hits = 51980, Reservation_fails = 153
L2_cache_bank[17]: Access = 107608, Miss = 30576, Miss_rate = 0.284, Pending_hits = 51983, Reservation_fails = 136
L2_cache_bank[18]: Access = 107649, Miss = 30589, Miss_rate = 0.284, Pending_hits = 52031, Reservation_fails = 144
L2_cache_bank[19]: Access = 107648, Miss = 30576, Miss_rate = 0.284, Pending_hits = 52001, Reservation_fails = 150
L2_cache_bank[20]: Access = 107700, Miss = 30604, Miss_rate = 0.284, Pending_hits = 51997, Reservation_fails = 160
L2_cache_bank[21]: Access = 107623, Miss = 30572, Miss_rate = 0.284, Pending_hits = 52068, Reservation_fails = 137
L2_total_cache_accesses = 2367214
L2_total_cache_misses = 672645
L2_total_cache_miss_rate = 0.2842
L2_total_cache_pending_hits = 1143372
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23960
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1022057
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 598515
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 527217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121099
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1644532
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 722430
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=5061274
icnt_total_pkts_simt_to_mem=3746026
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.33679
	minimum = 6
	maximum = 38
Network latency average = 9.12639
	minimum = 6
	maximum = 34
Slowest packet = 4596868
Flit latency average = 9.10923
	minimum = 6
	maximum = 34
Slowest flit = 8798409
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00125321
	minimum = 0.00108417 (at node 10)
	maximum = 0.00144723 (at node 42)
Accepted packet rate average = 0.00125321
	minimum = 0.00108417 (at node 10)
	maximum = 0.00144723 (at node 42)
Injected flit rate average = 0.00188448
	minimum = 0.00108826 (at node 10)
	maximum = 0.00289036 (at node 42)
Accepted flit rate average= 0.00188448
	minimum = 0.00142038 (at node 40)
	maximum = 0.00229436 (at node 20)
Injected packet length average = 1.50372
Accepted packet length average = 1.50372
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8953 (18 samples)
	minimum = 6 (18 samples)
	maximum = 100.222 (18 samples)
Network latency average = 10.0291 (18 samples)
	minimum = 6 (18 samples)
	maximum = 92.5556 (18 samples)
Flit latency average = 9.87369 (18 samples)
	minimum = 6 (18 samples)
	maximum = 91.5556 (18 samples)
Fragmentation average = 0.0291959 (18 samples)
	minimum = 0 (18 samples)
	maximum = 33.9444 (18 samples)
Injected packet rate average = 0.0521786 (18 samples)
	minimum = 0.0464178 (18 samples)
	maximum = 0.0593841 (18 samples)
Accepted packet rate average = 0.0521786 (18 samples)
	minimum = 0.0464178 (18 samples)
	maximum = 0.0593841 (18 samples)
Injected flit rate average = 0.0992121 (18 samples)
	minimum = 0.0712445 (18 samples)
	maximum = 0.134691 (18 samples)
Accepted flit rate average = 0.0992121 (18 samples)
	minimum = 0.0908234 (18 samples)
	maximum = 0.10628 (18 samples)
Injected packet size average = 1.90139 (18 samples)
Accepted packet size average = 1.90139 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 27 min, 22 sec (5242 sec)
gpgpu_simulation_rate = 76418 (inst/sec)
gpgpu_simulation_rate = 1566 (cycle/sec)
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 42188
gpu_sim_insn = 23071232
gpu_ipc =     546.8672
gpu_tot_sim_cycle = 8475216
gpu_tot_sim_insn = 423655876
gpu_tot_ipc =      49.9876
gpu_tot_issued_cta = 1245184
max_total_param_size = 0
gpu_stall_dramfull = 344058
gpu_stall_icnt2sh    = 131089
partiton_reqs_in_parallel = 927911
partiton_reqs_in_parallel_total    = 86975399
partiton_level_parallism =      21.9947
partiton_level_parallism_total  =      10.3718
partiton_reqs_in_parallel_util = 927911
partiton_reqs_in_parallel_util_total    = 86975399
gpu_sim_cycle_parition_util = 42188
gpu_tot_sim_cycle_parition_util    = 3968337
partiton_level_parallism_util =      21.9947
partiton_level_parallism_util_total  =      21.9182
partiton_replys_in_parallel = 197632
partiton_replys_in_parallel_total    = 2367214
L2_BW  =     444.0208 GB/Sec
L2_BW_total  =      28.6844 GB/Sec
gpu_total_sim_rate=77535

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15156196
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7405568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7403776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15149897
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7405568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15156196
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
36962, 36097, 36658, 36059, 36625, 36007, 36572, 35848, 36230, 35645, 36095, 35512, 35953, 35175, 35831, 34851, 35692, 34646, 35397, 34395, 35312, 34316, 34930, 34254, 34636, 34190, 34644, 33869, 34549, 33861, 34437, 33698, 
gpgpu_n_tot_thrd_icount = 890321024
gpgpu_n_tot_w_icount = 27822532
gpgpu_n_stall_shd_mem = 435399
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1775604
gpgpu_n_mem_write_global = 788990
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 28317684
gpgpu_n_store_insn = 12585467
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 118489088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198421
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2138208	W0_Idle:174180277	W0_Scoreboard:23704266	W1:35268	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:27787255	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14196656 {8:1774582,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54628272 {40:68094,72:720896,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40880 {40:1022,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 108732016 {40:594934,72:1179648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6311920 {8:788990,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40880 {40:1022,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 381 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 8475215 
mrq_lat_table:360055 	21830 	32523 	60574 	118729 	176616 	245096 	123988 	73719 	7963 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1483332 	926672 	136055 	11644 	841 	77 	1834 	1837 	924 	1119 	287 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	39 	2157981 	230295 	16482 	5008 	88607 	42242 	16473 	690 	123 	835 	79 	1827 	1835 	924 	1119 	287 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1193207 	552740 	29650 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	66560 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1518 	254 	184 	17 	46 	43 	47 	24 	15 	14 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    362275    317811    322282    280247    517218    504087    429220    428861    431583    261895    470096    305737    472418    465873    429792    545866 
dram[1]:    295468    358964    326950    298868    417334    314999    403721    473404    344651    523429    319312    291457    417211    315001    429902    545816 
dram[2]:    318117    293482    280252    326637    425615    334964    313149    413781    266794    336749    358797    358727    465376    532358    315447    251162 
dram[3]:    294538    389163    295477    305884    309330    517283    408244    413739    292281    317937    319687    433314    274642    359408    342976    480261 
dram[4]:    318202    317041    299051    320076    675124    315734    256047    334476    318352    399682    318007    537789    472127    428465    275096    351654 
dram[5]:    676949    359620    250970    250958    502359    314793    427991    357856    291401    359141    315468    319501    448559    361457    428470    474153 
dram[6]:    360276    360991    364530    353400    315090    334363    317060    311022    317901    470186    320332    395620    471971    472275    430206    429508 
dram[7]:    293632    358872    320024    299094    319400    448992    312923    408553    315237    300919    317074    305789    291273    314941    428921    471986 
dram[8]:    329209    316879    290746    358840    360810    340675    428959    317716    358673    473366    316480    321918    314276    471902    545679    459921 
dram[9]:    283129    348860    364862    359151    357107    472172    315952    485236    249200    359197    316884    297264    473592    450007    251119    427862 
dram[10]:    318198    321306    320037    319133    265134    345052    315702    501963    324014    339044    316408    316037    359134    471982    317879    427862 
average row accesses per activate:
dram[0]:  7.320697  7.143569  6.117544  6.198582  6.043478  6.399061  7.239107  7.246809  6.065963  6.173214  5.765638  5.831650  6.614937  6.982564  5.831830  5.891467 
dram[1]:  6.988281  7.395661  5.944728  6.432781  6.199272  6.440982  6.887765  7.249734  6.045534  6.315645  5.928633  6.056140  6.921669  7.033058  5.515480  5.854441 
dram[2]:  6.645042  7.197990  5.863980  6.274932  6.343256  6.335502  6.975485  6.913968  5.890119  6.335478  5.545673  5.979257  6.892604  6.900609  5.471132  5.903655 
dram[3]:  7.209677  7.478034  5.852818  6.033795  6.016785  6.157942  6.890799  7.306867  6.056190  6.244565  5.868197  6.077465  6.469639  6.670577  5.608215  5.731079 
dram[4]:  6.871647  7.796943  5.807178  5.752883  5.915872  6.382380  7.066321  7.073575  6.176208  6.617083  5.876491  6.015679  6.390815  6.766634  5.672235  5.810767 
dram[5]:  7.139860  7.163000  5.621971  6.024242  6.124101  6.410160  7.143908  7.292291  6.234389  6.138667  5.608273  6.056091  6.546590  7.073804  5.630623  5.978974 
dram[6]:  6.969756  7.082922  5.637834  5.874261  6.195811  6.088393  7.082292  7.412405  6.027027  6.266788  5.638142  5.960276  6.804196  6.767395  5.682868  5.921031 
dram[7]:  6.897979  7.156843  5.771334  5.746909  6.118386  6.312326  6.987679  7.262821  5.904274  6.261343  5.783264  5.835165  6.592844  6.881818  5.647899  5.786353 
dram[8]:  6.690299  7.294297  5.726974  6.172291  6.158371  6.403377  6.945973  7.456736  5.754371  6.195691  5.789606  6.155357  6.572115  6.926904  5.689352  6.020322 
dram[9]:  7.066995  7.390093  5.916667  6.118629  6.363212  6.474786  7.012346  7.127748  6.021777  6.208446  5.865988  5.841350  6.579961  6.888105  5.732904  5.755250 
dram[10]:  6.948594  7.465625  5.834032  6.036395  6.106631  6.458768  6.812375  7.449672  5.824370  6.119469  5.950904  5.959483  6.523355  6.991803  5.664280  6.026271 
average row locality = 1221178/192986 = 6.327806
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4325      4332      4233      4243      4158      4159      4157      4159      4157      4163      4135      4143      4094      4084      4286      4285 
dram[1]:      4328      4333      4239      4242      4156      4160      4161      4160      4164      4158      4127      4131      4083      4084      4293      4291 
dram[2]:      4336      4334      4239      4238      4161      4164      4165      4169      4163      4157      4142      4141      4082      4080      4288      4287 
dram[3]:      4327      4331      4229      4233      4156      4168      4158      4158      4158      4154      4131      4133      4090      4092      4284      4293 
dram[4]:      4336      4327      4232      4237      4156      4157      4163      4160      4156      4155      4132      4131      4086      4086      4299      4301 
dram[5]:      4327      4330      4231      4225      4159      4163      4153      4154      4155      4161      4137      4137      4086      4082      4305      4294 
dram[6]:      4326      4337      4234      4226      4156      4164      4155      4158      4165      4160      4138      4133      4086      4084      4309      4296 
dram[7]:      4336      4337      4232      4232      4167      4162      4155      4156      4167      4158      4140      4131      4092      4087      4300      4301 
dram[8]:      4338      4332      4226      4224      4160      4165      4162      4161      4166      4160      4133      4129      4097      4095      4286      4294 
dram[9]:      4335      4330      4232      4229      4159      4158      4159      4156      4157      4156      4138      4137      4098      4098      4302      4300 
dram[10]:      4338      4337      4226      4230      4159      4160      4165      4159      4171      4162      4136      4136      4102      4095      4300      4292 
total reads: 738397
bank skew: 4338/4080 = 1.06
chip skew: 67168/67095 = 1.00
number of total write accesses:
dram[0]:      2820      2833      2741      2749      2653      2656      2655      2653      2740      2751      2778      2785      2726      2724      2823      2826 
dram[1]:      2828      2826      2752      2744      2657      2661      2651      2662      2740      2745      2768      2773      2721      2724      2833      2828 
dram[2]:      2834      2828      2745      2746      2658      2653      2664      2662      2752      2736      2779      2777      2721      2724      2819      2821 
dram[3]:      2825      2818      2730      2730      2655      2655      2657      2652      2740      2740      2770      2771      2729      2732      2816      2825 
dram[4]:      2838      2815      2725      2747      2665      2653      2656      2666      2749      2740      2767      2775      2733      2728      2831      2823 
dram[5]:      2820      2833      2729      2733      2651      2651      2648      2657      2734      2745      2778      2773      2729      2723      2829      2815 
dram[6]:      2818      2838      2740      2735      2647      2655      2644      2654      2748      2746      2780      2769      2725      2724      2823      2827 
dram[7]:      2831      2827      2734      2739      2655      2649      2651      2642      2741      2742      2771      2772      2725      2726      2822      2822 
dram[8]:      2834      2831      2738      2726      2645      2661      2652      2647      2745      2742      2774      2765      2738      2728      2820      2816 
dram[9]:      2838      2831      2726      2734      2656      2647      2657      2651      2756      2754      2778      2785      2732      2735      2824      2825 
dram[10]:      2826      2830      2734      2736      2656      2654      2661      2650      2760      2753      2773      2777      2741      2729      2820      2819 
total reads: 482781
bank skew: 2838/2642 = 1.07
chip skew: 43929/43845 = 1.00
average mf latency per bank:
dram[0]:        840       853       629       635      1026      1012       897       915       652       665       842       860       808       800       650       663
dram[1]:        848       863       625       654      1013      1008       902       907       698       658       854       858       815       796       655       663
dram[2]:        860       860       623       633       984       990       953       944       660       678       844       875       842       847       677       695
dram[3]:        852       856       647       645       981      1008       937       923       653       661       874       860       845       846       673       662
dram[4]:        853       882       628       632      1030      1033       964       925       657       667       852       848       827       774       663       716
dram[5]:        847       856       647       632      1031      1036       916       923       670       659       810       816       765       771       663       670
dram[6]:        849       857       624       632      1033      1037       929       926       651       659       823       823       784       770       663       670
dram[7]:        884       867       643       630      1034      1040       983       973       651       654       810       807       763       773       662       663
dram[8]:        877       832       679       646      1040      1033       947       958       646       652       795       802       805       788       648       647
dram[9]:        820       830       641       654      1033      1042       922       893       660       665       798       802       811       795       677       688
dram[10]:        825       840       641       628      1007      1012       881       889       699       666       870       847       799       792       685       686
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     22050    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722    134060    247658    247650    247618    247591    180151     22042    124031    123994    156595    127120     36915     36898
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     55108    134062    123970    180138    127174    127187    156561    157606
dram[3]:     127194    127167    157277     63697    247681    247680    247587    247607     22021     22107    134061    124021    127175    127163     55108     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     55108    123999    123980    127151    127166     36924    179721
dram[5]:     127192    127188    157272     63689    247698    247671    247600    247592    133929     22077    123996    123955    127140    127157     36882     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    134059    123948    156597    127132     36918     36944
dram[7]:     156451    127197    134051     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203    157240     63761    247671    247695    247610    247660     22102     22049    123990    123952    157633    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149    157556    156566
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628    134058     22141    180113    124031    127133    127116    179712    156477
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7448266 n_nop=7010921 n_act=17397 n_pre=17381 n_req=111026 n_rd=268452 n_write=134115 bw_util=0.1081
n_activity=1016538 dram_eff=0.792
bk0: 17300a 7225010i bk1: 17328a 7212113i bk2: 16932a 7227075i bk3: 16972a 7215299i bk4: 16632a 7229573i bk5: 16636a 7221250i bk6: 16628a 7238504i bk7: 16636a 7230269i bk8: 16628a 7237713i bk9: 16652a 7225950i bk10: 16540a 7223007i bk11: 16572a 7215886i bk12: 16376a 7224420i bk13: 16336a 7216240i bk14: 17144a 7220171i bk15: 17140a 7211838i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96462
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0x800ff580, atomic=0 1 entries : 0x7f9cf19958a0 :  mf: uid=25614024, sid12:w29, part=1, addr=0x800ff5e0, load , size=32, unknown  status = IN_PARTITION_DRAM (8475215), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7448266 n_nop=7011098 n_act=17339 n_pre=17323 n_req=111023 n_rd=268436 n_write=134070 bw_util=0.1081
n_activity=1014563 dram_eff=0.7935
bk0: 17312a 7220216i bk1: 17332a 7212561i bk2: 16956a 7220705i bk3: 16968a 7215491i bk4: 16624a 7226397i bk5: 16640a 7217832i bk6: 16644a 7233931i bk7: 16640a 7227863i bk8: 16656a 7236292i bk9: 16632a 7227163i bk10: 16508a 7219549i bk11: 16520a 7217409i bk12: 16332a 7229490i bk13: 16336a 7219388i bk14: 17172a 7217945i bk15: 17164a 7207151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97338
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7448266 n_nop=7010258 n_act=17639 n_pre=17623 n_req=111065 n_rd=268584 n_write=134162 bw_util=0.1081
n_activity=1017968 dram_eff=0.7913
bk0: 17344a 7217140i bk1: 17336a 7216132i bk2: 16956a 7219197i bk3: 16952a 7213074i bk4: 16644a 7230974i bk5: 16656a 7218700i bk6: 16660a 7235134i bk7: 16676a 7225220i bk8: 16652a 7230999i bk9: 16628a 7229780i bk10: 16568a 7215558i bk11: 16564a 7214994i bk12: 16328a 7231435i bk13: 16320a 7218345i bk14: 17152a 7217490i bk15: 17148a 7211308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96715
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7448266 n_nop=7010808 n_act=17592 n_pre=17576 n_req=110940 n_rd=268380 n_write=133910 bw_util=0.108
n_activity=1017309 dram_eff=0.7909
bk0: 17308a 7225515i bk1: 17324a 7219229i bk2: 16916a 7224201i bk3: 16932a 7214831i bk4: 16624a 7226562i bk5: 16672a 7217071i bk6: 16632a 7234826i bk7: 16632a 7232097i bk8: 16632a 7237589i bk9: 16616a 7230187i bk10: 16524a 7221256i bk11: 16532a 7214710i bk12: 16360a 7226591i bk13: 16368a 7219689i bk14: 17136a 7219873i bk15: 17172a 7212404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9572
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7448266 n_nop=7010595 n_act=17561 n_pre=17545 n_req=111025 n_rd=268456 n_write=134109 bw_util=0.1081
n_activity=1016099 dram_eff=0.7924
bk0: 17344a 7216414i bk1: 17308a 7218684i bk2: 16928a 7225114i bk3: 16948a 7209381i bk4: 16624a 7226205i bk5: 16628a 7220710i bk6: 16652a 7235527i bk7: 16640a 7224766i bk8: 16624a 7233300i bk9: 16620a 7230897i bk10: 16528a 7218317i bk11: 16524a 7214750i bk12: 16344a 7221447i bk13: 16344a 7216769i bk14: 17196a 7218465i bk15: 17204a 7211962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96883
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7448266 n_nop=7010904 n_act=17518 n_pre=17502 n_req=110947 n_rd=268396 n_write=133946 bw_util=0.108
n_activity=1019257 dram_eff=0.7895
bk0: 17308a 7224244i bk1: 17320a 7216142i bk2: 16924a 7220595i bk3: 16900a 7215422i bk4: 16636a 7229374i bk5: 16652a 7221077i bk6: 16612a 7238667i bk7: 16616a 7230773i bk8: 16620a 7238816i bk9: 16644a 7227316i bk10: 16548a 7217034i bk11: 16548a 7216398i bk12: 16344a 7228881i bk13: 16328a 7219894i bk14: 17220a 7216973i bk15: 17176a 7216114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94591
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7448266 n_nop=7010422 n_act=17656 n_pre=17640 n_req=111000 n_rd=268508 n_write=134040 bw_util=0.1081
n_activity=1018605 dram_eff=0.7904
bk0: 17304a 7220175i bk1: 17348a 7212268i bk2: 16936a 7218071i bk3: 16904a 7211417i bk4: 16624a 7231392i bk5: 16656a 7217055i bk6: 16620a 7237892i bk7: 16632a 7232707i bk8: 16660a 7232484i bk9: 16640a 7224443i bk10: 16552a 7217381i bk11: 16532a 7213128i bk12: 16344a 7226502i bk13: 16336a 7217378i bk14: 17236a 7218806i bk15: 17184a 7212513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95352
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7448266 n_nop=7010274 n_act=17730 n_pre=17714 n_req=111002 n_rd=268612 n_write=133936 bw_util=0.1081
n_activity=1019679 dram_eff=0.7896
bk0: 17344a 7221343i bk1: 17348a 7217874i bk2: 16928a 7223700i bk3: 16928a 7210119i bk4: 16668a 7228799i bk5: 16648a 7221940i bk6: 16620a 7235353i bk7: 16624a 7231197i bk8: 16668a 7234159i bk9: 16632a 7229903i bk10: 16560a 7221010i bk11: 16524a 7213444i bk12: 16368a 7226702i bk13: 16348a 7219366i bk14: 17200a 7221154i bk15: 17204a 7213209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9409
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7448266 n_nop=7010644 n_act=17544 n_pre=17528 n_req=110990 n_rd=268512 n_write=134038 bw_util=0.1081
n_activity=1016637 dram_eff=0.7919
bk0: 17352a 7217141i bk1: 17328a 7218219i bk2: 16904a 7225810i bk3: 16896a 7218613i bk4: 16640a 7229892i bk5: 16660a 7221638i bk6: 16648a 7236856i bk7: 16644a 7231036i bk8: 16664a 7230818i bk9: 16640a 7230665i bk10: 16532a 7218382i bk11: 16516a 7216433i bk12: 16388a 7225485i bk13: 16380a 7223652i bk14: 17144a 7221111i bk15: 17176a 7215359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94479
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7448266 n_nop=7010606 n_act=17483 n_pre=17467 n_req=111073 n_rd=268576 n_write=134134 bw_util=0.1081
n_activity=1017531 dram_eff=0.7915
bk0: 17340a 7219816i bk1: 17320a 7216154i bk2: 16928a 7224000i bk3: 16916a 7212019i bk4: 16636a 7231770i bk5: 16632a 7223625i bk6: 16636a 7234176i bk7: 16624a 7228594i bk8: 16628a 7234561i bk9: 16624a 7229786i bk10: 16552a 7219510i bk11: 16548a 7211243i bk12: 16392a 7226632i bk13: 16392a 7218573i bk14: 17208a 7219781i bk15: 17200a 7210539i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95981
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7448266 n_nop=7010494 n_act=17528 n_pre=17512 n_req=111087 n_rd=268672 n_write=134060 bw_util=0.1081
n_activity=1017396 dram_eff=0.7917
bk0: 17352a 7219492i bk1: 17348a 7215163i bk2: 16904a 7220120i bk3: 16920a 7214193i bk4: 16636a 7230374i bk5: 16640a 7221802i bk6: 16660a 7231598i bk7: 16636a 7229342i bk8: 16684a 7230777i bk9: 16648a 7227163i bk10: 16544a 7217098i bk11: 16544a 7212946i bk12: 16408a 7223608i bk13: 16380a 7219166i bk14: 17200a 7221867i bk15: 17168a 7215148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96356

========= L2 cache stats =========
L2_cache_bank[0]: Access = 116600, Miss = 33545, Miss_rate = 0.288, Pending_hits = 54981, Reservation_fails = 136
L2_cache_bank[1]: Access = 116673, Miss = 33568, Miss_rate = 0.288, Pending_hits = 54971, Reservation_fails = 214
L2_cache_bank[2]: Access = 116516, Miss = 33551, Miss_rate = 0.288, Pending_hits = 54883, Reservation_fails = 190
L2_cache_bank[3]: Access = 116570, Miss = 33559, Miss_rate = 0.288, Pending_hits = 54913, Reservation_fails = 196
L2_cache_bank[4]: Access = 116596, Miss = 33576, Miss_rate = 0.288, Pending_hits = 54930, Reservation_fails = 164
L2_cache_bank[5]: Access = 116582, Miss = 33570, Miss_rate = 0.288, Pending_hits = 54895, Reservation_fails = 181
L2_cache_bank[6]: Access = 116466, Miss = 33533, Miss_rate = 0.288, Pending_hits = 54913, Reservation_fails = 190
L2_cache_bank[7]: Access = 116529, Miss = 33562, Miss_rate = 0.288, Pending_hits = 54984, Reservation_fails = 156
L2_cache_bank[8]: Access = 116571, Miss = 33560, Miss_rate = 0.288, Pending_hits = 54936, Reservation_fails = 211
L2_cache_bank[9]: Access = 116561, Miss = 33554, Miss_rate = 0.288, Pending_hits = 54934, Reservation_fails = 134
L2_cache_bank[10]: Access = 116554, Miss = 33553, Miss_rate = 0.288, Pending_hits = 54942, Reservation_fails = 176
L2_cache_bank[11]: Access = 116560, Miss = 33546, Miss_rate = 0.288, Pending_hits = 54924, Reservation_fails = 173
L2_cache_bank[12]: Access = 116529, Miss = 33569, Miss_rate = 0.288, Pending_hits = 54876, Reservation_fails = 189
L2_cache_bank[13]: Access = 116585, Miss = 33558, Miss_rate = 0.288, Pending_hits = 54915, Reservation_fails = 194
L2_cache_bank[14]: Access = 116625, Miss = 33589, Miss_rate = 0.288, Pending_hits = 54909, Reservation_fails = 227
L2_cache_bank[15]: Access = 116552, Miss = 33564, Miss_rate = 0.288, Pending_hits = 54942, Reservation_fails = 166
L2_cache_bank[16]: Access = 116625, Miss = 33568, Miss_rate = 0.288, Pending_hits = 54950, Reservation_fails = 153
L2_cache_bank[17]: Access = 116577, Miss = 33560, Miss_rate = 0.288, Pending_hits = 54955, Reservation_fails = 136
L2_cache_bank[18]: Access = 116631, Miss = 33580, Miss_rate = 0.288, Pending_hits = 55002, Reservation_fails = 144
L2_cache_bank[19]: Access = 116633, Miss = 33564, Miss_rate = 0.288, Pending_hits = 54973, Reservation_fails = 150
L2_cache_bank[20]: Access = 116696, Miss = 33597, Miss_rate = 0.288, Pending_hits = 54964, Reservation_fails = 160
L2_cache_bank[21]: Access = 116615, Miss = 33571, Miss_rate = 0.288, Pending_hits = 55043, Reservation_fails = 137
L2_total_cache_accesses = 2564846
L2_total_cache_misses = 738397
L2_total_cache_miss_rate = 0.2879
L2_total_cache_pending_hits = 1208735
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24326
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1087410
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 663868
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 593368
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74513
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1775604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 788990
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=5521050
icnt_total_pkts_simt_to_mem=4075754
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.6236
	minimum = 6
	maximum = 106
Network latency average = 9.85249
	minimum = 6
	maximum = 71
Slowest packet = 4739440
Flit latency average = 8.99711
	minimum = 6
	maximum = 69
Slowest flit = 8816433
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0936933
	minimum = 0.0832365 (at node 27)
	maximum = 0.106703 (at node 32)
Accepted packet rate average = 0.0936933
	minimum = 0.0832365 (at node 27)
	maximum = 0.106703 (at node 32)
Injected flit rate average = 0.187144
	minimum = 0.138822 (at node 27)
	maximum = 0.247932 (at node 32)
Accepted flit rate average= 0.187144
	minimum = 0.177211 (at node 38)
	maximum = 0.195285 (at node 13)
Injected packet length average = 1.99741
Accepted packet length average = 1.99741
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.881 (19 samples)
	minimum = 6 (19 samples)
	maximum = 100.526 (19 samples)
Network latency average = 10.0199 (19 samples)
	minimum = 6 (19 samples)
	maximum = 91.4211 (19 samples)
Flit latency average = 9.82755 (19 samples)
	minimum = 6 (19 samples)
	maximum = 90.3684 (19 samples)
Fragmentation average = 0.0276592 (19 samples)
	minimum = 0 (19 samples)
	maximum = 32.1579 (19 samples)
Injected packet rate average = 0.0543636 (19 samples)
	minimum = 0.0483556 (19 samples)
	maximum = 0.0618746 (19 samples)
Accepted packet rate average = 0.0543636 (19 samples)
	minimum = 0.0483556 (19 samples)
	maximum = 0.0618746 (19 samples)
Injected flit rate average = 0.10384 (19 samples)
	minimum = 0.0748012 (19 samples)
	maximum = 0.140651 (19 samples)
Accepted flit rate average = 0.10384 (19 samples)
	minimum = 0.0953702 (19 samples)
	maximum = 0.110965 (19 samples)
Injected packet size average = 1.9101 (19 samples)
Accepted packet size average = 1.9101 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 31 min, 4 sec (5464 sec)
gpgpu_simulation_rate = 77535 (inst/sec)
gpgpu_simulation_rate = 1551 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 20 
gpu_sim_cycle = 582460
gpu_sim_insn = 20997632
gpu_ipc =      36.0499
gpu_tot_sim_cycle = 9279826
gpu_tot_sim_insn = 444653508
gpu_tot_ipc =      47.9161
gpu_tot_issued_cta = 1310720
max_total_param_size = 0
gpu_stall_dramfull = 344058
gpu_stall_icnt2sh    = 131406
partiton_reqs_in_parallel = 12814120
partiton_reqs_in_parallel_total    = 87903310
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.8534
partiton_reqs_in_parallel_util = 12814120
partiton_reqs_in_parallel_util_total    = 87903310
gpu_sim_cycle_parition_util = 582460
gpu_tot_sim_cycle_parition_util    = 4010525
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9285
partiton_replys_in_parallel = 72192
partiton_replys_in_parallel_total    = 2564846
L2_BW  =      11.7478 GB/Sec
L2_BW_total  =      26.9347 GB/Sec
gpu_total_sim_rate=74307

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15956964
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7929856
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7928064
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15950665
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7929856
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15956964
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
38917, 37980, 38541, 37991, 38577, 37913, 38481, 37619, 38093, 37439, 38027, 37280, 37813, 36851, 37648, 36550, 37319, 36159, 37185, 35982, 36968, 35903, 36586, 35818, 36102, 35708, 36277, 35315, 36090, 35395, 36021, 35216, 
gpgpu_n_tot_thrd_icount = 935295104
gpgpu_n_tot_w_icount = 29227972
gpgpu_n_stall_shd_mem = 435399
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1847284
gpgpu_n_mem_write_global = 789502
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29372404
gpgpu_n_store_insn = 12585979
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 126877696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198421
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2303423	W0_Idle:200582054	W0_Scoreboard:28409978	W1:64452	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:29163511	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14761904 {8:1845238,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 54648752 {40:68606,72:720896,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 81840 {40:2046,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 111558256 {40:665590,72:1179648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6316016 {8:789502,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 81840 {40:2046,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 378 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 9277522 
mrq_lat_table:373179 	22729 	32821 	60903 	120372 	176655 	245096 	123988 	73719 	7963 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1543135 	938629 	136129 	11780 	1006 	90 	1834 	1848 	938 	1138 	287 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	45 	2225864 	232557 	16485 	5008 	90213 	42242 	16514 	759 	250 	986 	79 	1827 	1846 	938 	1138 	287 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1246486 	571023 	29768 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	67072 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1623 	340 	219 	33 	47 	43 	49 	29 	17 	15 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    362275    317811    322282    383402    517218    504087    429220    428861    431583    261895    470096    382095    472418    503333    429792    545866 
dram[1]:    295468    358964    326950    298868    417334    314999    403721    473404    344651    523429    319312    291457    417211    315001    429902    545816 
dram[2]:    318117    293482    280252    381117    425615    334964    313149    413781    266794    336749    496678    358727    465376    532358    315447    251162 
dram[3]:    294538    389163    318002    305884    309330    517283    408244    413739    292281    317937    319687    433314    274642    359408    342976    480261 
dram[4]:    318202    317041    299051    382936    675124    315734    256047    334476    318352    399682    318007    537789    472127    428465    275096    351654 
dram[5]:    676949    359620    250970    382936    502359    314793    427991    357856    291401    359141    315468    319501    448559    361457    428470    474153 
dram[6]:    381448    380109    364530    353400    315090    334363    317060    311022    317901    470186    320332    395620    471971    472275    430206    429508 
dram[7]:    383221    358872    383110    299094    319400    448992    312923    408553    315237    300919    383613    305789    291273    314941    428921    471986 
dram[8]:    329209    316879    290746    358840    360810    340675    428959    317716    358673    473366    380442    321918    314276    471902    545679    459921 
dram[9]:    383878    348860    364862    359151    357107    472172    315952    485236    249200    359197    316884    383584    473592    450007    474694    427862 
dram[10]:    318198    321306    383816    319133    265134    345052    315702    501963    324014    339044    316408    316037    474118    471982    317879    427862 
average row accesses per activate:
dram[0]:  7.096173  6.926527  5.917155  5.989848  5.868309  6.126661  7.002027  7.067554  5.848536  5.994867  5.575974  5.669629  6.408542  6.803360  5.658556  5.752997 
dram[1]:  6.721296  7.208955  5.743922  6.260407  5.906997  6.281818  6.702231  7.038657  5.787779  6.092254  5.762572  5.853557  6.682832  6.818812  5.343195  5.690852 
dram[2]:  6.369527  6.959693  5.639618  5.995766  6.176944  6.152271  6.776908  6.785294  5.682591  6.124452  5.369549  5.763980  6.600574  6.677982  5.341500  5.761409 
dram[3]:  7.034014  7.235000  5.658635  5.837749  5.810765  6.004344  6.707767  7.071575  5.871537  6.054593  5.709150  5.870805  6.305302  6.409091  5.429864  5.575734 
dram[4]:  6.584615  7.494300  5.634185  5.604282  5.747298  6.091630  6.900199  6.877734  5.928149  6.427783  5.688365  5.838898  6.243439  6.515581  5.535276  5.669025 
dram[5]:  6.971098  6.823474  5.447876  5.823967  5.887468  6.147687  6.891109  7.135470  6.015504  5.988879  5.416988  5.850460  6.305023  6.825570  5.495441  5.828340 
dram[6]:  6.779550  6.888045  5.493395  5.709887  5.986123  5.906837  6.858706  7.117405  5.823774  6.118985  5.434109  5.829167  6.567619  6.504717  5.554958  5.697400 
dram[7]:  6.653529  6.901998  5.570639  5.584980  5.839932  6.145147  6.784873  7.065574  5.736282  6.003430  5.605284  5.674777  6.425909  6.687378  5.516819  5.652549 
dram[8]:  6.551444  6.992301  5.524629  5.998296  6.000000  6.182143  6.788594  7.182102  5.525611  5.945671  5.604484  6.003439  6.311759  6.693501  5.510704  5.878467 
dram[9]:  6.809747  7.184341  5.771311  5.892231  6.131322  6.206649  6.876494  6.888224  5.857023  6.016323  5.705787  5.672330  6.405005  6.695063  5.593483  5.625877 
dram[10]:  6.698061  7.320202  5.615752  5.825908  5.890026  6.264732  6.636973  7.155119  5.646068  5.895710  5.809801  5.795530  6.321461  6.737561  5.474242  5.846029 
average row locality = 1237510/201880 = 6.129929
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4385      4396      4297      4303      4223      4228      4221      4220      4215      4224      4199      4201      4146      4134      4353      4342 
dram[1]:      4402      4393      4305      4296      4227      4218      4225      4222      4228      4221      4189      4191      4139      4136      4361      4358 
dram[2]:      4409      4397      4306      4303      4219      4226      4226      4226      4227      4218      4207      4200      4143      4132      4349      4348 
dram[3]:      4387      4392      4287      4291      4221      4223      4218      4226      4220      4214      4188      4196      4141      4151      4351      4358 
dram[4]:      4407      4393      4296      4291      4217      4224      4225      4221      4225      4212      4192      4192      4139      4142      4358      4359 
dram[5]:      4387      4403      4294      4284      4220      4226      4212      4210      4218      4220      4202      4200      4146      4135      4373      4356 
dram[6]:      4383      4398      4300      4285      4222      4223      4216      4224      4228      4214      4197      4195      4141      4141      4373      4367 
dram[7]:      4402      4400      4293      4295      4241      4220      4220      4219      4227      4221      4198      4192      4140      4136      4364      4357 
dram[8]:      4398      4403      4295      4287      4223      4228      4219      4220      4233      4224      4194      4186      4158      4147      4355      4360 
dram[9]:      4400      4391      4288      4290      4219      4225      4217      4218      4216      4217      4192      4195      4153      4153      4360      4362 
dram[10]:      4400      4395      4294      4293      4218      4222      4228      4227      4239      4223      4190      4194      4155      4150      4373      4361 
total reads: 749197
bank skew: 4409/4132 = 1.07
chip skew: 68162/68064 = 1.00
number of total write accesses:
dram[0]:      2846      2863      2774      2777      2684      2689      2690      2685      2774      2784      2810      2818      2756      2751      2856      2855 
dram[1]:      2857      2852      2783      2772      2696      2692      2685      2697      2781      2779      2801      2804      2751      2751      2863      2858 
dram[2]:      2865      2855      2783      2778      2693      2683      2700      2695      2791      2770      2811      2809      2748      2753      2846      2848 
dram[3]:      2851      2843      2758      2761      2688      2688      2691      2690      2773      2773      2800      2802      2757      2758      2849      2857 
dram[4]:      2869      2839      2758      2776      2697      2690      2689      2698      2788      2775      2799      2803      2760      2758      2860      2852 
dram[5]:      2849      2864      2761      2763      2686      2684      2686      2690      2766      2781      2813      2803      2758      2752      2859      2842 
dram[6]:      2844      2862      2770      2761      2680      2688      2677      2687      2778      2780      2813      2800      2755      2754      2854      2863 
dram[7]:      2857      2854      2765      2770      2691      2681      2687      2677      2777      2779      2803      2805      2755      2752      2852      2850 
dram[8]:      2861      2862      2771      2755      2683      2696      2685      2682      2779      2780      2806      2796      2766      2754      2853      2847 
dram[9]:      2866      2858      2753      2763      2691      2683      2687      2684      2789      2786      2809      2816      2758      2763      2850      2856 
dram[10]:      2854      2852      2765      2768      2691      2688      2701      2692      2796      2787      2805      2807      2767      2756      2853      2853 
total reads: 488313
bank skew: 2869/2677 = 1.07
chip skew: 44435/44339 = 1.00
average mf latency per bank:
dram[0]:        843       873       638       641      1049      1025       902       917       658       678       845       862       810       802       656       668
dram[1]:        851       867       632       659      1012      1008       905       908       703       663       856       860       823       817       687       685
dram[2]:        862       863       628       639       984       992       954       945       676       700       847       877       862       850       683       700
dram[3]:        872       859       658       668       981      1008       938       924       662       666       876       862       848       849       678       668
dram[4]:        855       902       633       638      1030      1045       982       926       662       672       854       851       847       795       672       720
dram[5]:        850       859       670       640      1031      1036       917       925       675       664       813       820       767       792       685       676
dram[6]:        852       861       630       638      1037      1041       931       937       657       664       844       827       787       773       668       676
dram[7]:        903       870       649       635      1032      1040       993       975       656       659       813       810       767       776       667       669
dram[8]:        880       835       684       651      1039      1034       948       968       651       657       798       805       826       791       654       652
dram[9]:        823       833       647       660      1033      1045       924       904       666       670       801       805       814       798       683       693
dram[10]:        829       844       646       633      1008      1012       891       890       703       670       878       850       802       795       690       691
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     61578    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722    134060    247658    247650    247618    247591    180151     22042    124031    123994    156595    127120    122398    122594
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     61473    134062    123970    180138    127174    127187    156561    157606
dram[3]:     127194    127167    157277    122593    247681    247680    247587    247607     33905     22107    134061    124021    127175    127163     55108     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     55108    123999    123980    127151    127166     36924    179721
dram[5]:     127192    127188    157272     63689    247698    247671    247600    247592    133929     22077    123996    123955    127140    127157    122594     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    134059    123948    156597    127132     36918     36944
dram[7]:     156451    127197    134051     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203    157240     63761    247671    247695    247610    247660     22102     22049    123990    123952    157633    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149    157556    156566
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628    134058     22141    180113    124031    127133    127116    179712    156477
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8529808 n_nop=8084989 n_act=18188 n_pre=18172 n_req=112499 n_rd=272348 n_write=136111 bw_util=0.09577
n_activity=1052029 dram_eff=0.7765
bk0: 17540a 8304497i bk1: 17584a 8291452i bk2: 17188a 8306213i bk3: 17212a 8294635i bk4: 16892a 8308886i bk5: 16912a 8300026i bk6: 16884a 8317649i bk7: 16880a 8309647i bk8: 16860a 8316666i bk9: 16896a 8305219i bk10: 16796a 8302029i bk11: 16804a 8295038i bk12: 16584a 8303967i bk13: 16536a 8295873i bk14: 17412a 8299159i bk15: 17368a 8291218i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7162
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8529808 n_nop=8084948 n_act=18163 n_pre=18147 n_req=112533 n_rd=272444 n_write=136106 bw_util=0.09579
n_activity=1051775 dram_eff=0.7769
bk0: 17608a 8299251i bk1: 17572a 8292180i bk2: 17220a 8299801i bk3: 17184a 8295009i bk4: 16908a 8304882i bk5: 16872a 8297207i bk6: 16900a 8313237i bk7: 16888a 8307151i bk8: 16912a 8314999i bk9: 16884a 8306212i bk10: 16756a 8298841i bk11: 16764a 8296627i bk12: 16556a 8308888i bk13: 16544a 8298985i bk14: 17444a 8296950i bk15: 17432a 8286172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72393
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8529808 n_nop=8084130 n_act=18476 n_pre=18460 n_req=112564 n_rd=272544 n_write=136198 bw_util=0.09584
n_activity=1054278 dram_eff=0.7754
bk0: 17636a 8296095i bk1: 17588a 8295483i bk2: 17224a 8297907i bk3: 17212a 8291828i bk4: 16876a 8310256i bk5: 16904a 8297917i bk6: 16904a 8314353i bk7: 16904a 8304837i bk8: 16908a 8309913i bk9: 16872a 8308850i bk10: 16828a 8294657i bk11: 16800a 8294036i bk12: 16572a 8310626i bk13: 16528a 8297777i bk14: 17396a 8296819i bk15: 17392a 8290746i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71847
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8529808 n_nop=8084916 n_act=18383 n_pre=18367 n_req=112403 n_rd=272256 n_write=135886 bw_util=0.0957
n_activity=1052867 dram_eff=0.7753
bk0: 17548a 8305223i bk1: 17568a 8298690i bk2: 17148a 8303391i bk3: 17164a 8294062i bk4: 16884a 8305690i bk5: 16892a 8296518i bk6: 16872a 8314214i bk7: 16904a 8311207i bk8: 16880a 8316640i bk9: 16856a 8309281i bk10: 16752a 8300627i bk11: 16784a 8293866i bk12: 16564a 8306164i bk13: 16604a 8298954i bk14: 17404a 8298853i bk15: 17432a 8291492i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70976
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8529808 n_nop=8084611 n_act=18366 n_pre=18350 n_req=112504 n_rd=272372 n_write=136109 bw_util=0.09578
n_activity=1051610 dram_eff=0.7769
bk0: 17628a 8295234i bk1: 17572a 8297955i bk2: 17184a 8304238i bk3: 17164a 8288751i bk4: 16868a 8305406i bk5: 16896a 8299315i bk6: 16900a 8314909i bk7: 16884a 8304122i bk8: 16900a 8312125i bk9: 16848a 8310093i bk10: 16768a 8297556i bk11: 16768a 8294134i bk12: 16556a 8301208i bk13: 16568a 8296139i bk14: 17432a 8297961i bk15: 17436a 8291414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71989
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8529808 n_nop=8084798 n_act=18350 n_pre=18334 n_req=112443 n_rd=272344 n_write=135982 bw_util=0.09574
n_activity=1055468 dram_eff=0.7737
bk0: 17548a 8303837i bk1: 17612a 8294959i bk2: 17176a 8299723i bk3: 17136a 8294624i bk4: 16880a 8308312i bk5: 16904a 8299940i bk6: 16848a 8317740i bk7: 16840a 8310228i bk8: 16872a 8317958i bk9: 16880a 8306667i bk10: 16808a 8295942i bk11: 16800a 8295559i bk12: 16584a 8308105i bk13: 16540a 8299282i bk14: 17492a 8296218i bk15: 17424a 8295509i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69994
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8529808 n_nop=8084472 n_act=18456 n_pre=18440 n_req=112473 n_rd=272428 n_write=136012 bw_util=0.09577
n_activity=1054421 dram_eff=0.7747
bk0: 17532a 8299720i bk1: 17592a 8291886i bk2: 17200a 8297371i bk3: 17140a 8290860i bk4: 16888a 8310334i bk5: 16892a 8296096i bk6: 16864a 8317283i bk7: 16896a 8311849i bk8: 16912a 8311589i bk9: 16856a 8303808i bk10: 16788a 8296557i bk11: 16780a 8292625i bk12: 16564a 8305760i bk13: 16564a 8296486i bk14: 17492a 8298052i bk15: 17468a 8291204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70658
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8529808 n_nop=8084298 n_act=18533 n_pre=18517 n_req=112480 n_rd=272500 n_write=135960 bw_util=0.09577
n_activity=1054425 dram_eff=0.7748
bk0: 17608a 8300676i bk1: 17600a 8297200i bk2: 17172a 8302902i bk3: 17180a 8289322i bk4: 16964a 8307309i bk5: 16880a 8301207i bk6: 16880a 8314525i bk7: 16876a 8310505i bk8: 16908a 8313236i bk9: 16884a 8308662i bk10: 16792a 8300146i bk11: 16768a 8292731i bk12: 16560a 8306428i bk13: 16544a 8299043i bk14: 17456a 8300332i bk15: 17428a 8292776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69547
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8529808 n_nop=8084470 n_act=18370 n_pre=18354 n_req=112506 n_rd=272520 n_write=136094 bw_util=0.09581
n_activity=1052672 dram_eff=0.7763
bk0: 17592a 8296725i bk1: 17612a 8297300i bk2: 17180a 8304717i bk3: 17148a 8297882i bk4: 16892a 8309123i bk5: 16912a 8300635i bk6: 16876a 8316394i bk7: 16880a 8310174i bk8: 16932a 8309616i bk9: 16896a 8309409i bk10: 16776a 8297498i bk11: 16744a 8295773i bk12: 16632a 8304561i bk13: 16588a 8303238i bk14: 17420a 8299990i bk15: 17440a 8294580i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69896
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8529808 n_nop=8084882 n_act=18246 n_pre=18230 n_req=112508 n_rd=272384 n_write=136066 bw_util=0.09577
n_activity=1051742 dram_eff=0.7767
bk0: 17600a 8299150i bk1: 17564a 8295625i bk2: 17152a 8303582i bk3: 17160a 8291081i bk4: 16876a 8310817i bk5: 16900a 8302279i bk6: 16868a 8313762i bk7: 16872a 8307738i bk8: 16864a 8313848i bk9: 16868a 8308855i bk10: 16768a 8298856i bk11: 16780a 8290506i bk12: 16612a 8306148i bk13: 16612a 8298101i bk14: 17440a 8299209i bk15: 17448a 8289831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71207
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8529808 n_nop=8084352 n_act=18350 n_pre=18334 n_req=112597 n_rd=272648 n_write=136124 bw_util=0.09585
n_activity=1053563 dram_eff=0.776
bk0: 17600a 8298855i bk1: 17580a 8294977i bk2: 17176a 8299001i bk3: 17172a 8293215i bk4: 16872a 8309470i bk5: 16888a 8300928i bk6: 16912a 8310828i bk7: 16908a 8308121i bk8: 16956a 8309847i bk9: 16892a 8306176i bk10: 16760a 8296557i bk11: 16776a 8292407i bk12: 16620a 8303150i bk13: 16600a 8298531i bk14: 17492a 8300678i bk15: 17444a 8294189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71531

========= L2 cache stats =========
L2_cache_bank[0]: Access = 119887, Miss = 34039, Miss_rate = 0.284, Pending_hits = 57576, Reservation_fails = 136
L2_cache_bank[1]: Access = 119945, Miss = 34048, Miss_rate = 0.284, Pending_hits = 57568, Reservation_fails = 214
L2_cache_bank[2]: Access = 119867, Miss = 34076, Miss_rate = 0.284, Pending_hits = 57501, Reservation_fails = 190
L2_cache_bank[3]: Access = 119822, Miss = 34035, Miss_rate = 0.284, Pending_hits = 57500, Reservation_fails = 196
L2_cache_bank[4]: Access = 119928, Miss = 34086, Miss_rate = 0.284, Pending_hits = 57506, Reservation_fails = 164
L2_cache_bank[5]: Access = 119841, Miss = 34050, Miss_rate = 0.284, Pending_hits = 57462, Reservation_fails = 181
L2_cache_bank[6]: Access = 119718, Miss = 34013, Miss_rate = 0.284, Pending_hits = 57498, Reservation_fails = 190
L2_cache_bank[7]: Access = 119796, Miss = 34051, Miss_rate = 0.284, Pending_hits = 57562, Reservation_fails = 156
L2_cache_bank[8]: Access = 119859, Miss = 34059, Miss_rate = 0.284, Pending_hits = 57531, Reservation_fails = 211
L2_cache_bank[9]: Access = 119800, Miss = 34034, Miss_rate = 0.284, Pending_hits = 57506, Reservation_fails = 134
L2_cache_bank[10]: Access = 119841, Miss = 34052, Miss_rate = 0.284, Pending_hits = 57523, Reservation_fails = 176
L2_cache_bank[11]: Access = 119839, Miss = 34034, Miss_rate = 0.284, Pending_hits = 57508, Reservation_fails = 173
L2_cache_bank[12]: Access = 119806, Miss = 34060, Miss_rate = 0.284, Pending_hits = 57450, Reservation_fails = 189
L2_cache_bank[13]: Access = 119865, Miss = 34047, Miss_rate = 0.284, Pending_hits = 57492, Reservation_fails = 194
L2_cache_bank[14]: Access = 119923, Miss = 34085, Miss_rate = 0.284, Pending_hits = 57477, Reservation_fails = 227
L2_cache_bank[15]: Access = 119801, Miss = 34040, Miss_rate = 0.284, Pending_hits = 57548, Reservation_fails = 166
L2_cache_bank[16]: Access = 119938, Miss = 34075, Miss_rate = 0.284, Pending_hits = 57568, Reservation_fails = 153
L2_cache_bank[17]: Access = 119845, Miss = 34055, Miss_rate = 0.284, Pending_hits = 57555, Reservation_fails = 136
L2_cache_bank[18]: Access = 119875, Miss = 34045, Miss_rate = 0.284, Pending_hits = 57549, Reservation_fails = 144
L2_cache_bank[19]: Access = 119918, Miss = 34051, Miss_rate = 0.284, Pending_hits = 57558, Reservation_fails = 150
L2_cache_bank[20]: Access = 120000, Miss = 34097, Miss_rate = 0.284, Pending_hits = 57568, Reservation_fails = 160
L2_cache_bank[21]: Access = 119924, Miss = 34065, Miss_rate = 0.284, Pending_hits = 57649, Reservation_fails = 137
L2_total_cache_accesses = 2637038
L2_total_cache_misses = 749197
L2_total_cache_miss_rate = 0.2841
L2_total_cache_pending_hits = 1265655
L2_total_cache_reservation_fails = 3777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28286
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1144330
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 674668
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 593880
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74513
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3777
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1847284
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 789502
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=5664922
icnt_total_pkts_simt_to_mem=4149482
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.08703
	minimum = 6
	maximum = 36
Network latency average = 8.89434
	minimum = 6
	maximum = 32
Slowest packet = 5129857
Flit latency average = 8.90115
	minimum = 6
	maximum = 32
Slowest flit = 9794935
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00247887
	minimum = 0.00213663 (at node 9)
	maximum = 0.0028766 (at node 30)
Accepted packet rate average = 0.00247887
	minimum = 0.00213663 (at node 9)
	maximum = 0.0028766 (at node 30)
Injected flit rate average = 0.00373589
	minimum = 0.00216238 (at node 9)
	maximum = 0.00573002 (at node 30)
Accepted flit rate average= 0.00373589
	minimum = 0.00283024 (at node 37)
	maximum = 0.00453938 (at node 19)
Injected packet length average = 1.50709
Accepted packet length average = 1.50709
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7913 (20 samples)
	minimum = 6 (20 samples)
	maximum = 97.3 (20 samples)
Network latency average = 9.96357 (20 samples)
	minimum = 6 (20 samples)
	maximum = 88.45 (20 samples)
Flit latency average = 9.78123 (20 samples)
	minimum = 6 (20 samples)
	maximum = 87.45 (20 samples)
Fragmentation average = 0.0262763 (20 samples)
	minimum = 0 (20 samples)
	maximum = 30.55 (20 samples)
Injected packet rate average = 0.0517694 (20 samples)
	minimum = 0.0460446 (20 samples)
	maximum = 0.0589247 (20 samples)
Accepted packet rate average = 0.0517694 (20 samples)
	minimum = 0.0460446 (20 samples)
	maximum = 0.0589247 (20 samples)
Injected flit rate average = 0.0988349 (20 samples)
	minimum = 0.0711693 (20 samples)
	maximum = 0.133905 (20 samples)
Accepted flit rate average = 0.0988349 (20 samples)
	minimum = 0.0907432 (20 samples)
	maximum = 0.105643 (20 samples)
Injected packet size average = 1.90914 (20 samples)
Accepted packet size average = 1.90914 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 39 min, 44 sec (5984 sec)
gpgpu_simulation_rate = 74307 (inst/sec)
gpgpu_simulation_rate = 1550 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 42439
gpu_sim_insn = 23073772
gpu_ipc =     543.6926
gpu_tot_sim_cycle = 9544415
gpu_tot_sim_insn = 467727280
gpu_tot_ipc =      49.0053
gpu_tot_issued_cta = 1376256
max_total_param_size = 0
gpu_stall_dramfull = 344082
gpu_stall_icnt2sh    = 148626
partiton_reqs_in_parallel = 933634
partiton_reqs_in_parallel_total    = 100717430
partiton_level_parallism =      21.9994
partiton_level_parallism_total  =      10.6503
partiton_reqs_in_parallel_util = 933634
partiton_reqs_in_parallel_util_total    = 100717430
gpu_sim_cycle_parition_util = 42439
gpu_tot_sim_cycle_parition_util    = 4592985
partiton_level_parallism_util =      21.9994
partiton_level_parallism_util_total  =      21.9292
partiton_replys_in_parallel = 198640
partiton_replys_in_parallel_total    = 2637038
L2_BW  =     443.6460 GB/Sec
L2_BW_total  =      28.1606 GB/Sec
gpu_total_sim_rate=75415

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16746444
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8192000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8190208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16740145
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8192000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16746444
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
40888, 39957, 40557, 39989, 40572, 39917, 40449, 39569, 40097, 39410, 39995, 39278, 39775, 38876, 39619, 38548, 39323, 38095, 39183, 37923, 38973, 37853, 38563, 37789, 38106, 37686, 38239, 37286, 38115, 37399, 38046, 37166, 
gpgpu_n_tot_thrd_icount = 983724672
gpgpu_n_tot_w_icount = 30741396
gpgpu_n_stall_shd_mem = 435674
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1978356
gpgpu_n_mem_write_global = 857070
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 31469556
gpgpu_n_store_insn = 13636595
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131072000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198696
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2353400	W0_Idle:200590964	W0_Scoreboard:29470642	W1:70524	W2:24	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:30670839	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15810480 {8:1976310,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59448720 {40:70635,72:786435,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 81840 {40:2046,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120995440 {40:665590,72:1310720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6856560 {8:857070,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 81840 {40:2046,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 369 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 9544414 
mrq_lat_table:395520 	24981 	36342 	67303 	132415 	196671 	267854 	130116 	74342 	7965 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1639460 	1040041 	137032 	11780 	1006 	90 	1834 	1848 	938 	1138 	287 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	48 	2403165 	253119 	17213 	5054 	90213 	42242 	16514 	759 	250 	986 	79 	1827 	1846 	938 	1138 	287 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1328253 	617253 	32843 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	134640 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1699 	349 	219 	33 	47 	43 	49 	29 	17 	15 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    362275    317811    322282    383402    517218    504087    429220    428861    431583    261895    470096    382095    472418    503333    429792    545866 
dram[1]:    295468    358964    326950    298868    417334    314999    403721    473404    344651    523429    319312    291457    417211    315001    429902    545816 
dram[2]:    318117    293482    280252    381117    425615    334964    313149    413781    266794    336749    496678    358727    465376    532358    315447    251162 
dram[3]:    294538    389163    318002    305884    309330    517283    408244    413739    292281    317937    319687    433314    274642    359408    342976    480261 
dram[4]:    318202    317041    299051    382936    675124    315734    256047    334476    318352    399682    318007    537789    472127    428465    275096    351654 
dram[5]:    676949    359620    250970    382936    502359    314793    427991    357856    291401    359141    315468    319501    448559    361457    428470    474153 
dram[6]:    381448    380109    364530    353400    315090    334363    317060    311022    317901    470186    320332    395620    471971    472275    430206    429508 
dram[7]:    383221    358872    383110    299094    319400    448992    312923    408553    315237    300919    383613    305789    291273    314941    428921    471986 
dram[8]:    329209    316879    290746    358840    360810    340675    428959    317716    358673    473366    380442    321918    314276    471902    545679    459921 
dram[9]:    383878    348860    364862    359151    357107    472172    315952    485236    249200    359197    316884    383584    473592    450007    474694    427862 
dram[10]:    318198    321306    383816    319133    265134    345052    315702    501963    324014    339044    316408    316037    474118    471982    317879    427862 
average row accesses per activate:
dram[0]:  6.654437  6.488410  5.712144  5.806084  5.734773  5.880727  6.656810  6.681042  5.632012  5.773700  5.424982  5.509832  6.182724  6.422280  5.401668  5.561604 
dram[1]:  6.345499  6.945730  5.497480  6.080606  5.646212  5.994364  6.444541  6.676233  5.580621  5.963608  5.508772  5.676958  6.256734  6.352690  5.263371  5.519176 
dram[2]:  6.026114  6.577796  5.416017  5.767951  5.947242  5.889241  6.358909  6.503923  5.464931  5.884375  5.176591  5.600148  6.270658  6.305344  5.167888  5.565280 
dram[3]:  6.665812  6.831146  5.465803  5.628148  5.629069  5.871552  6.393471  6.662489  5.632287  5.910518  5.526779  5.662913  5.959167  6.206666  5.272418  5.421199 
dram[4]:  6.234686  7.153211  5.417379  5.518868  5.521158  5.883886  6.545295  6.527145  5.716881  6.288220  5.464544  5.694864  5.919650  6.218698  5.351444  5.540271 
dram[5]:  6.564815  6.451400  5.336613  5.691386  5.656012  5.967147  6.604630  6.736174  5.794457  5.826255  5.301754  5.675188  5.995169  6.532102  5.356701  5.600577 
dram[6]:  6.358598  6.531667  5.250862  5.552304  5.742459  5.756192  6.558304  6.807693  5.636296  5.940016  5.154056  5.567847  6.184539  6.209516  5.398058  5.520198 
dram[7]:  6.383674  6.587194  5.374294  5.450179  5.590569  5.893027  6.491274  6.739564  5.594955  5.829853  5.354108  5.520146  6.043019  6.303980  5.368784  5.492928 
dram[8]:  6.228503  6.659575  5.360817  5.899689  5.776398  6.033225  6.369546  6.821855  5.404438  5.796767  5.405154  5.787856  5.961692  6.395189  5.342051  5.663749 
dram[9]:  6.513739  6.795830  5.580147  5.756245  5.940847  5.952800  6.625669  6.521930  5.727963  5.831400  5.491636  5.516058  6.144975  6.337298  5.470795  5.423989 
dram[10]:  6.409017  6.868190  5.433571  5.589141  5.739769  5.991949  6.273569  6.755213  5.505814  5.679940  5.617275  5.573009  6.081433  6.356351  5.239569  5.632075 
average row locality = 1333594/226333 = 5.892177
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4772      4785      4676      4684      4594      4595      4590      4590      4587      4597      4569      4572      4516      4505      4735      4726 
dram[1]:      4785      4779      4683      4674      4598      4591      4595      4589      4599      4592      4560      4559      4508      4506      4739      4735 
dram[2]:      4796      4784      4689      4682      4587      4597      4597      4599      4602      4589      4575      4570      4510      4504      4731      4731 
dram[3]:      4772      4779      4666      4668      4590      4595      4589      4595      4589      4589      4556      4566      4510      4518      4732      4740 
dram[4]:      4792      4779      4677      4664      4586      4597      4594      4593      4599      4585      4568      4561      4505      4513      4741      4742 
dram[5]:      4774      4787      4669      4662      4588      4598      4580      4582      4590      4594      4571      4569      4515      4501      4755      4741 
dram[6]:      4773      4787      4678      4659      4587      4592      4586      4594      4599      4582      4572      4571      4512      4511      4755      4747 
dram[7]:      4787      4785      4673      4667      4611      4591      4592      4592      4599      4591      4573      4562      4512      4507      4743      4739 
dram[8]:      4782      4788      4668      4664      4595      4595      4591      4594      4603      4590      4566      4556      4527      4513      4739      4742 
dram[9]:      4782      4780      4665      4668      4585      4598      4586      4589      4586      4586      4562      4568      4522      4522      4742      4741 
dram[10]:      4784      4780      4668      4675      4588      4591      4597      4601      4608      4600      4566      4565      4523      4519      4753      4740 
total reads: 815136
bank skew: 4796/4501 = 1.07
chip skew: 74158/74054 = 1.00
number of total write accesses:
dram[0]:      3027      3053      2944      2951      2844      2850      2839      2846      2943      2955      2988      2993      2928      2932      3038      3038 
dram[1]:      3039      3028      2953      2945      2855      2854      2842      2855      2946      2946      2976      2980      2925      2933      3035      3036 
dram[2]:      3050      3037      2953      2949      2853      2847      2862      2861      2956      2943      2988      2979      2927      2930      3026      3027 
dram[3]:      3027      3029      2926      2930      2846      2856      2853      2847      2947      2941      2977      2977      2933      2930      3029      3034 
dram[4]:      3045      3018      2929      2941      2851      2852      2848      2861      2953      2942      2984      2979      2936      2937      3040      3031 
dram[5]:      3025      3045      2925      2936      2844      2849      2837      2848      2937      2951      2984      2979      2931      2926      3039      3027 
dram[6]:      3029      3051      2941      2931      2838      2845      2838      2840      2948      2944      2989      2979      2928      2928      3029      3042 
dram[7]:      3033      3034      2937      2936      2858      2846      2847      2835      2943      2947      2987      2973      2933      2938      3031      3028 
dram[8]:      3041      3037      2939      2923      2845      2850      2855      2835      2947      2940      2985      2974      2943      2931      3023      3023 
dram[9]:      3041      3042      2924      2936      2847      2843      2848      2846      2952      2954      2989      2989      2938      2937      3032      3037 
dram[10]:      3035      3036      2939      2943      2845      2851      2856      2850      2968      2960      2978      2992      2945      2937      3033      3021 
total reads: 518458
bank skew: 3053/2835 = 1.08
chip skew: 47189/47082 = 1.00
average mf latency per bank:
dram[0]:        818       846       628       632      1010       988       874       887       646       666       820       836       787       780       644       656
dram[1]:        826       842       621       647       975       972       876       879       689       651       830       834       799       794       674       672
dram[2]:        837       837       619       630       950       957       922       914       664       686       822       851       835       824       671       686
dram[3]:        845       833       647       656       947       972       906       895       650       655       849       838       823       824       665       656
dram[4]:        830       874       623       629       993      1007       948       896       650       659       827       826       822       773       660       704
dram[5]:        825       835       658       630       994       997       888       895       661       652       791       797       748       772       671       662
dram[6]:        826       835       620       628      1000      1004       900       908       645       652       818       802       767       754       657       664
dram[7]:        875       845       637       626       993      1001       957       941       645       649       790       788       746       756       656       657
dram[8]:        853       812       671       641      1000       996       915       935       640       646       776       783       801       770       643       641
dram[9]:        800       810       636       649       996      1006       893       875       654       658       779       783       791       778       669       679
dram[10]:        805       820       636       624       972       976       864       862       688       658       851       825       780       773       676       679
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     22051     61578    124032    124017    127110    127111     36947     36930
dram[1]:     127158    127202     63722    134060    247658    247650    247618    247591    180151     22042    124031    123994    156595    127120    122398    122594
dram[2]:     127171    127210     63703     63731    247672    247652    247626    247677     61473    134062    123970    180138    127174    127187    156561    157606
dram[3]:     127194    127167    157277    122593    247681    247680    247587    247607     33905     22107    134061    124021    127175    127163     55108     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     22097     55108    123999    123980    127151    127166     36924    179721
dram[5]:     127192    127188    157272     63689    247698    247671    247600    247592    133929     22077    123996    123955    127140    127157    122594     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    134059    123948    156597    127132     36918     36944
dram[7]:     156451    127197    134051     63692    247652    247702    247625    247587     22038     22059    123978    123968    127122    127158     36927     36897
dram[8]:     127214    127203    157240     63761    247671    247695    247610    247660     22102     22049    123990    123952    157633    127151     36894     36892
dram[9]:     127192    127179     63738     63735    247678    247689    247650    247656     22065     22063    124002    124003    127123    127149    157556    156566
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628    134058     22141    180113    124031    127133    127116    179712    156477
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8608610 n_nop=8124504 n_act=20430 n_pre=20414 n_req=121262 n_rd=296372 n_write=146890 bw_util=0.103
n_activity=1129402 dram_eff=0.7849
bk0: 19088a 8359039i bk1: 19140a 8344976i bk2: 18704a 8360966i bk3: 18736a 8349449i bk4: 18376a 8365866i bk5: 18380a 8356554i bk6: 18360a 8374854i bk7: 18360a 8364643i bk8: 18348a 8372481i bk9: 18388a 8360958i bk10: 18276a 8359314i bk11: 18288a 8351174i bk12: 18064a 8361634i bk13: 18020a 8352366i bk14: 18940a 8353023i bk15: 18904a 8345840i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79293
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8608610 n_nop=8124674 n_act=20386 n_pre=20370 n_req=121240 n_rd=296368 n_write=146812 bw_util=0.103
n_activity=1129190 dram_eff=0.785
bk0: 19140a 8354497i bk1: 19116a 8347776i bk2: 18732a 8356033i bk3: 18696a 8352253i bk4: 18392a 8360919i bk5: 18364a 8353929i bk6: 18380a 8371202i bk7: 18356a 8364814i bk8: 18396a 8371441i bk9: 18368a 8363506i bk10: 18240a 8354190i bk11: 18236a 8354067i bk12: 18032a 8364706i bk13: 18024a 8353962i bk14: 18956a 8353962i bk15: 18940a 8341983i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79193
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8608610 n_nop=8123487 n_act=20792 n_pre=20776 n_req=121331 n_rd=296572 n_write=146983 bw_util=0.103
n_activity=1131625 dram_eff=0.7839
bk0: 19184a 8348273i bk1: 19136a 8348717i bk2: 18756a 8352166i bk3: 18728a 8345960i bk4: 18348a 8367276i bk5: 18388a 8352915i bk6: 18388a 8368789i bk7: 18396a 8359564i bk8: 18408a 8364651i bk9: 18356a 8364038i bk10: 18300a 8349527i bk11: 18280a 8350055i bk12: 18040a 8366749i bk13: 18016a 8352856i bk14: 18924a 8352626i bk15: 18924a 8344961i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79853
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8608610 n_nop=8124592 n_act=20585 n_pre=20569 n_req=121136 n_rd=296216 n_write=146648 bw_util=0.1029
n_activity=1130258 dram_eff=0.7837
bk0: 19088a 8362334i bk1: 19116a 8353023i bk2: 18664a 8359376i bk3: 18672a 8350281i bk4: 18360a 8362258i bk5: 18380a 8351928i bk6: 18356a 8370829i bk7: 18380a 8366126i bk8: 18356a 8372413i bk9: 18356a 8365021i bk10: 18224a 8356498i bk11: 18264a 8350052i bk12: 18040a 8362169i bk13: 18072a 8355564i bk14: 18928a 8353973i bk15: 18960a 8346044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78328
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8608610 n_nop=8124309 n_act=20557 n_pre=20541 n_req=121243 n_rd=296384 n_write=146819 bw_util=0.103
n_activity=1129008 dram_eff=0.7851
bk0: 19168a 8351398i bk1: 19116a 8354558i bk2: 18708a 8358795i bk3: 18656a 8344630i bk4: 18344a 8363283i bk5: 18388a 8355168i bk6: 18376a 8372057i bk7: 18372a 8358916i bk8: 18396a 8368193i bk9: 18340a 8367997i bk10: 18272a 8351705i bk11: 18244a 8349203i bk12: 18020a 8359031i bk13: 18052a 8352336i bk14: 18964a 8354274i bk15: 18968a 8346737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79381
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8608610 n_nop=8124616 n_act=20518 n_pre=20502 n_req=121159 n_rd=296304 n_write=146670 bw_util=0.1029
n_activity=1132890 dram_eff=0.782
bk0: 19096a 8359174i bk1: 19148a 8350111i bk2: 18676a 8356857i bk3: 18648a 8352461i bk4: 18352a 8365425i bk5: 18392a 8356287i bk6: 18320a 8375962i bk7: 18328a 8366299i bk8: 18360a 8374759i bk9: 18376a 8362235i bk10: 18284a 8351869i bk11: 18276a 8351808i bk12: 18060a 8365276i bk13: 18004a 8355716i bk14: 19020a 8351270i bk15: 18964a 8349832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77143
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8608610 n_nop=8124000 n_act=20737 n_pre=20721 n_req=121205 n_rd=296420 n_write=146732 bw_util=0.103
n_activity=1131771 dram_eff=0.7831
bk0: 19092a 8354805i bk1: 19148a 8347029i bk2: 18712a 8350923i bk3: 18636a 8346236i bk4: 18348a 8366180i bk5: 18368a 8352528i bk6: 18344a 8373904i bk7: 18376a 8368612i bk8: 18396a 8368382i bk9: 18328a 8361649i bk10: 18288a 8350409i bk11: 18284a 8347182i bk12: 18048a 8361014i bk13: 18044a 8352608i bk14: 19020a 8353316i bk15: 18988a 8347358i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78026
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0x800ffb80, atomic=0 1 entries : 0x7f9ce5e21ff0 :  mf: uid=28297211, sid15:w04, part=7, addr=0x800ffb80, load , size=32, unknown  status = IN_PARTITION_DRAM (9544414), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8608610 n_nop=8123868 n_act=20762 n_pre=20746 n_req=121230 n_rd=296492 n_write=146742 bw_util=0.103
n_activity=1131889 dram_eff=0.7832
bk0: 19148a 8357264i bk1: 19140a 8352282i bk2: 18692a 8357034i bk3: 18668a 8345894i bk4: 18444a 8363131i bk5: 18364a 8357975i bk6: 18368a 8371530i bk7: 18368a 8366762i bk8: 18396a 8371443i bk9: 18364a 8364911i bk10: 18292a 8354148i bk11: 18244a 8350333i bk12: 18048a 8362070i bk13: 18028a 8355308i bk14: 18972a 8356114i bk15: 18956a 8348641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76911
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8608610 n_nop=8124316 n_act=20551 n_pre=20535 n_req=121204 n_rd=296452 n_write=146756 bw_util=0.103
n_activity=1130244 dram_eff=0.7843
bk0: 19128a 8352449i bk1: 19152a 8352247i bk2: 18672a 8360632i bk3: 18656a 8355458i bk4: 18380a 8366163i bk5: 18380a 8359275i bk6: 18364a 8372459i bk7: 18376a 8366852i bk8: 18412a 8367419i bk9: 18360a 8367754i bk10: 18264a 8354266i bk11: 18224a 8351359i bk12: 18108a 8360745i bk13: 18052a 8361123i bk14: 18956a 8355522i bk15: 18968a 8350133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76634
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8608610 n_nop=8124648 n_act=20396 n_pre=20380 n_req=121237 n_rd=296328 n_write=146858 bw_util=0.103
n_activity=1129139 dram_eff=0.785
bk0: 19128a 8354975i bk1: 19120a 8349139i bk2: 18660a 8360552i bk3: 18672a 8345807i bk4: 18340a 8368697i bk5: 18392a 8358567i bk6: 18344a 8370970i bk7: 18356a 8364690i bk8: 18344a 8371261i bk9: 18344a 8364981i bk10: 18248a 8355647i bk11: 18272a 8345706i bk12: 18088a 8363200i bk13: 18088a 8354618i bk14: 18968a 8355917i bk15: 18964a 8344585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78198
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents
MSHR: tag=0x800ff300, atomic=0 1 entries : 0x7f9ce60a5de0 :  mf: uid=28297213, sid15:w15, part=10, addr=0x800ff360, load , size=32, unknown  status = IN_PARTITION_DRAM (9544414), 

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8608610 n_nop=8123860 n_act=20619 n_pre=20604 n_req=121347 n_rd=296631 n_write=146896 bw_util=0.103
n_activity=1131032 dram_eff=0.7843
bk0: 19136a 8353601i bk1: 19120a 8349591i bk2: 18672a 8354917i bk3: 18700a 8347087i bk4: 18352a 8368144i bk5: 18364a 8356360i bk6: 18388a 8367323i bk7: 18404a 8364585i bk8: 18432a 8366618i bk9: 18400a 8361667i bk10: 18263a 8351290i bk11: 18260a 8346248i bk12: 18092a 8361305i bk13: 18076a 8354558i bk14: 19012a 8355874i bk15: 18960a 8351140i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78939

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128918, Miss = 37039, Miss_rate = 0.287, Pending_hits = 60549, Reservation_fails = 136
L2_cache_bank[1]: Access = 128989, Miss = 37054, Miss_rate = 0.287, Pending_hits = 60534, Reservation_fails = 214
L2_cache_bank[2]: Access = 128896, Miss = 37067, Miss_rate = 0.288, Pending_hits = 60459, Reservation_fails = 190
L2_cache_bank[3]: Access = 128849, Miss = 37025, Miss_rate = 0.287, Pending_hits = 60463, Reservation_fails = 196
L2_cache_bank[4]: Access = 128966, Miss = 37087, Miss_rate = 0.288, Pending_hits = 60471, Reservation_fails = 164
L2_cache_bank[5]: Access = 128875, Miss = 37056, Miss_rate = 0.288, Pending_hits = 60427, Reservation_fails = 181
L2_cache_bank[6]: Access = 128749, Miss = 37004, Miss_rate = 0.287, Pending_hits = 60457, Reservation_fails = 190
L2_cache_bank[7]: Access = 128820, Miss = 37050, Miss_rate = 0.288, Pending_hits = 60527, Reservation_fails = 156
L2_cache_bank[8]: Access = 128886, Miss = 37062, Miss_rate = 0.288, Pending_hits = 60496, Reservation_fails = 211
L2_cache_bank[9]: Access = 128826, Miss = 37034, Miss_rate = 0.287, Pending_hits = 60472, Reservation_fails = 134
L2_cache_bank[10]: Access = 128865, Miss = 37042, Miss_rate = 0.287, Pending_hits = 60478, Reservation_fails = 176
L2_cache_bank[11]: Access = 128875, Miss = 37034, Miss_rate = 0.287, Pending_hits = 60471, Reservation_fails = 173
L2_cache_bank[12]: Access = 128840, Miss = 37062, Miss_rate = 0.288, Pending_hits = 60421, Reservation_fails = 190
L2_cache_bank[13]: Access = 128890, Miss = 37043, Miss_rate = 0.287, Pending_hits = 60455, Reservation_fails = 194
L2_cache_bank[14]: Access = 128968, Miss = 37090, Miss_rate = 0.288, Pending_hits = 60443, Reservation_fails = 227
L2_cache_bank[15]: Access = 128825, Miss = 37034, Miss_rate = 0.287, Pending_hits = 60513, Reservation_fails = 166
L2_cache_bank[16]: Access = 128968, Miss = 37071, Miss_rate = 0.287, Pending_hits = 60533, Reservation_fails = 153
L2_cache_bank[17]: Access = 128859, Miss = 37042, Miss_rate = 0.287, Pending_hits = 60515, Reservation_fails = 136
L2_cache_bank[18]: Access = 128887, Miss = 37030, Miss_rate = 0.287, Pending_hits = 60511, Reservation_fails = 144
L2_cache_bank[19]: Access = 128948, Miss = 37052, Miss_rate = 0.287, Pending_hits = 60526, Reservation_fails = 150
L2_cache_bank[20]: Access = 129024, Miss = 37087, Miss_rate = 0.287, Pending_hits = 60529, Reservation_fails = 160
L2_cache_bank[21]: Access = 128955, Miss = 37071, Miss_rate = 0.287, Pending_hits = 60612, Reservation_fails = 137
L2_total_cache_accesses = 2835678
L2_total_cache_misses = 815136
L2_total_cache_miss_rate = 0.2875
L2_total_cache_pending_hits = 1330862
L2_total_cache_reservation_fails = 3778
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29018
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1209500
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 739838
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 660642
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121146
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75282
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3778
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1978356
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 857070
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=6125706
icnt_total_pkts_simt_to_mem=4481229
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.6181
	minimum = 6
	maximum = 86
Network latency average = 9.83796
	minimum = 6
	maximum = 84
Slowest packet = 5278952
Flit latency average = 9.00841
	minimum = 6
	maximum = 82
Slowest flit = 9824764
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0936142
	minimum = 0.0831213 (at node 14)
	maximum = 0.106567 (at node 42)
Accepted packet rate average = 0.0936142
	minimum = 0.0831213 (at node 14)
	maximum = 0.106567 (at node 42)
Injected flit rate average = 0.18675
	minimum = 0.138802 (at node 14)
	maximum = 0.24696 (at node 42)
Accepted flit rate average= 0.18675
	minimum = 0.177282 (at node 46)
	maximum = 0.194554 (at node 27)
Injected packet length average = 1.99489
Accepted packet length average = 1.99489
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7831 (21 samples)
	minimum = 6 (21 samples)
	maximum = 96.7619 (21 samples)
Network latency average = 9.95759 (21 samples)
	minimum = 6 (21 samples)
	maximum = 88.2381 (21 samples)
Flit latency average = 9.74443 (21 samples)
	minimum = 6 (21 samples)
	maximum = 87.1905 (21 samples)
Fragmentation average = 0.025025 (21 samples)
	minimum = 0 (21 samples)
	maximum = 29.0952 (21 samples)
Injected packet rate average = 0.053762 (21 samples)
	minimum = 0.0478102 (21 samples)
	maximum = 0.0611934 (21 samples)
Accepted packet rate average = 0.053762 (21 samples)
	minimum = 0.0478102 (21 samples)
	maximum = 0.0611934 (21 samples)
Injected flit rate average = 0.103021 (21 samples)
	minimum = 0.0743899 (21 samples)
	maximum = 0.139289 (21 samples)
Accepted flit rate average = 0.103021 (21 samples)
	minimum = 0.0948641 (21 samples)
	maximum = 0.109877 (21 samples)
Injected packet size average = 1.91625 (21 samples)
Accepted packet size average = 1.91625 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 43 min, 22 sec (6202 sec)
gpgpu_simulation_rate = 75415 (inst/sec)
gpgpu_simulation_rate = 1538 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 22 
gpu_sim_cycle = 1566368
gpu_sim_insn = 21023540
gpu_ipc =      13.4218
gpu_tot_sim_cycle = 11454494
gpu_tot_sim_insn = 488750820
gpu_tot_ipc =      42.6689
gpu_tot_issued_cta = 1441792
max_total_param_size = 0
gpu_stall_dramfull = 344082
gpu_stall_icnt2sh    = 148986
partiton_reqs_in_parallel = 34460096
partiton_reqs_in_parallel_total    = 101651064
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.8828
partiton_reqs_in_parallel_util = 34460096
partiton_reqs_in_parallel_util_total    = 101651064
gpu_sim_cycle_parition_util = 1566368
gpu_tot_sim_cycle_parition_util    = 4635424
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9471
partiton_replys_in_parallel = 78760
partiton_replys_in_parallel_total    = 2835678
L2_BW  =       4.7659 GB/Sec
L2_BW_total  =      24.1165 GB/Sec
gpu_total_sim_rate=65201

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17561324
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8716288
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8714496
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17555025
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8716288
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17561324
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
42883, 42001, 42581, 42030, 42501, 41865, 42447, 41567, 42141, 41250, 41996, 41049, 41730, 40624, 41516, 40270, 41068, 39636, 40905, 39386, 40603, 39460, 40147, 39307, 39647, 39223, 39780, 38797, 39722, 38917, 39653, 38661, 
gpgpu_n_tot_thrd_icount = 1029618048
gpgpu_n_tot_w_icount = 32175564
gpgpu_n_stall_shd_mem = 435690
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2056100
gpgpu_n_mem_write_global = 858086
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 32530372
gpgpu_n_store_insn = 13637615
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 139460608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198712
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2520780	W0_Idle:272154004	W0_Scoreboard:44124880	W1:128208	W2:252	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:32047095	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16416112 {8:2052014,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59489360 {40:71651,72:786435,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 163440 {40:4086,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 124025296 {40:741265,72:1310737,136:12,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6864688 {8:858086,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 163440 {40:4086,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 370 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 11452189 
mrq_lat_table:411977 	25944 	36706 	67666 	134462 	196719 	267854 	130116 	74342 	7965 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1702273 	1055066 	137097 	11896 	1238 	354 	1903 	1908 	972 	1213 	294 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	48 	2475949 	255148 	17216 	5054 	93235 	42242 	16552 	810 	370 	1211 	325 	1893 	1906 	972 	1213 	294 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1387019 	636118 	32956 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	135656 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1889 	474 	319 	84 	61 	52 	63 	39 	23 	17 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    365115    459478    429054    383402    517218    504087    429220    428861    431583    362386    470096    429350    472418    503333    429792    545866 
dram[1]:    419272    362190    377120    355783    417334    367120    421717    473404    368743    523429    319312    364387    417211    357507    429902    545816 
dram[2]:    355779    392450    428328    381117    425615    428162    331448    413781    364738    363488    496678    366809    465376    532358    331530    515729 
dram[3]:    495596    389163    365672    640153    350249    517283    425677    514858    366950    495254    352284    433314    352317    398313    427989    480261 
dram[4]:    417123    595758    421749    437033    675124    363180    425986    354100    354070    399682    368483    537789    472127    428465    426413    422977 
dram[5]:    676949    363930    356050    422562    502359    397215    427991    419976    366766    359141    396937    365059    448559    391880    428470    474153 
dram[6]:    423613    483695    429118    436776    363185    363140    445742    420729    341915    488853    365234    418025    471971    472275    448763    429508 
dram[7]:    383221    493889    394057    433690    363396    448992    427079    439418    315237    437277    383613    433778    420354    342733    506184    475756 
dram[8]:    356368    363621    298592    358840    363248    362105    428959    481187    397815    473366    380442    482787    314276    471902    545679    459921 
dram[9]:    383878    378943    371514    442068    363154    472172    331761    485236    366857    363865    357122    383584    473592    450007    474694    427862 
dram[10]:    363030    370739    383816    428082    363236    363355    426120    501963    363727    363876    364567    423366    474118    471982    418520    427862 
average row accesses per activate:
dram[0]:  6.414297  6.199533  5.517118  5.542143  5.504734  5.620357  6.362258  6.445773  5.384236  5.589051  5.253251  5.299517  5.910016  6.083871  5.191979  5.371934 
dram[1]:  6.115562  6.571192  5.325773  5.828679  5.442847  5.751714  6.154471  6.290698  5.361344  5.691395  5.284334  5.475645  6.011164  6.072464  5.094900  5.282085 
dram[2]:  5.833089  6.322709  5.226415  5.507102  5.701887  5.707483  6.120356  6.255161  5.282474  5.621423  4.996094  5.430496  6.015962  6.052167  5.047497  5.399725 
dram[3]:  6.406807  6.478332  5.252553  5.400560  5.464880  5.659925  6.114794  6.377215  5.420680  5.676820  5.296194  5.446657  5.715582  5.974643  5.083172  5.244681 
dram[4]:  6.040304  6.855160  5.196369  5.319339  5.322535  5.711262  6.270091  6.276948  5.485000  6.053174  5.224114  5.447051  5.739528  6.011952  5.159373  5.306658 
dram[5]:  6.319234  6.183022  5.152406  5.463553  5.450938  5.801075  6.318258  6.471698  5.585955  5.627667  5.095681  5.447051  5.769113  6.237583  5.206964  5.415522 
dram[6]:  6.142081  6.307631  5.078844  5.346981  5.548197  5.564159  6.299081  6.458191  5.428167  5.712042  4.997394  5.346825  5.951066  5.975436  5.231788  5.311618 
dram[7]:  6.065699  6.294445  5.178955  5.231550  5.371368  5.661170  6.224053  6.466552  5.378246  5.601608  5.174764  5.320807  5.835913  6.003175  5.149935  5.352141 
dram[8]:  5.949813  6.398872  5.131387  5.615160  5.567428  5.739757  6.118836  6.646385  5.191057  5.539074  5.223433  5.539855  5.756079  6.093624  5.191826  5.470548 
dram[9]:  6.267561  6.517241  5.385584  5.582489  5.613957  5.726722  6.365093  6.248966  5.508267  5.593727  5.271478  5.321775  5.820276  6.085278  5.288204  5.245346 
dram[10]:  6.125772  6.563742  5.236610  5.424051  5.496000  5.725758  5.977148  6.425297  5.287775  5.456290  5.393939  5.377980  5.856037  6.087832  5.078306  5.436464 
average row locality = 1353836/238967 = 5.665368
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4839      4867      4751      4771      4672      4674      4668      4662      4666      4664      4650      4643      4588      4578      4818      4808 
dram[1]:      4867      4867      4758      4745      4678      4662      4682      4673      4669      4679      4640      4630      4576      4572      4817      4823 
dram[2]:      4879      4860      4767      4766      4662      4667      4674      4675      4685      4676      4648      4641      4576      4575      4803      4802 
dram[3]:      4844      4861      4750      4744      4661      4663      4667      4668      4669      4659      4632      4641      4587      4580      4816      4819 
dram[4]:      4864      4854      4761      4745      4668      4668      4676      4668      4681      4650      4642      4644      4566      4576      4820      4822 
dram[5]:      4857      4860      4745      4746      4668      4665      4662      4655      4660      4662      4646      4644      4580      4578      4844      4820 
dram[6]:      4852      4854      4750      4738      4663      4662      4659      4682      4678      4655      4646      4642      4579      4580      4835      4827 
dram[7]:      4871      4861      4753      4751      4686      4665      4666      4665      4676      4676      4642      4632      4573      4587      4829      4811 
dram[8]:      4867      4868      4752      4745      4671      4673      4673      4662      4673      4673      4644      4630      4596      4585      4815      4830 
dram[9]:      4863      4859      4737      4742      4670      4682      4661      4667      4665      4669      4642      4644      4602      4590      4821      4815 
dram[10]:      4866      4859      4750      4737      4669      4667      4682      4678      4688      4675      4637      4641      4587      4586      4837      4813 
total reads: 828575
bank skew: 4879/4566 = 1.07
chip skew: 75372/75261 = 1.00
number of total write accesses:
dram[0]:      3057      3087      2984      2988      2886      2891      2884      2886      2985      2993      3025      3036      2965      2966      3079      3078 
dram[1]:      3071      3071      2991      2978      2893      2890      2888      2901      2987      2993      3017      3014      2962      2970      3075      3079 
dram[2]:      3089      3075      2989      2988      2893      2884      2903      2900      3001      2986      3026      3016      2962      2966      3061      3060 
dram[3]:      3062      3062      2966      2968      2886      2893      2897      2889      2985      2982      3021      3017      2969      2960      3068      3069 
dram[4]:      3079      3050      2966      2984      2890      2888      2892      2902      2998      2977      3027      3020      2970      2969      3079      3069 
dram[5]:      3061      3079      2963      2974      2887      2888      2882      2891      2976      2986      3023      3020      2966      2957      3081      3065 
dram[6]:      3059      3081      2980      2967      2877      2883      2881      2887      2992      2982      3025      3020      2961      2961      3065      3082 
dram[7]:      3069      3070      2974      2976      2893      2887      2890      2875      2988      2987      3027      3014      2967      2977      3071      3062 
dram[8]:      3076      3073      2981      2959      2884      2892      2896      2875      2989      2982      3024      3015      2979      2965      3061      3064 
dram[9]:      3078      3079      2959      2973      2892      2883      2888      2888      2997      3000      3028      3030      2976      2974      3069      3074 
dram[10]:      3073      3070      2974      2976      2888      2891      2903      2891      3011      3002      3017      3028      2979      2969      3075      3059 
total reads: 525261
bank skew: 3089/2875 = 1.07
chip skew: 47806/47694 = 1.00
average mf latency per bank:
dram[0]:        853       871       633       638      1044       998       874       908       665       697       846       853       790       831       654       679
dram[1]:        849       850       634       655       995       980       881       883       698       704       874       855       826       814       694       675
dram[2]:        841       840       645       639       958       960       936       937       681       698       823       854       855       843       677       691
dram[3]:        847       843       660       685       948       986       924       897       667       675       869       848       834       829       704       662
dram[4]:        834       898       631       634      1004      1009       952       909       680       670       858       828       825       777       672       726
dram[5]:        834       838       669       637      1009      1021       900       899       665       662       794       815       750       773       681       670
dram[6]:        831       869       628       634      1025      1004       903       911       649       657       820       813       786       759       667       669
dram[7]:        901       848       643       633       994      1004       956       950       665       660       825       817       758       797       678       663
dram[8]:        873       815       676       663      1013       999       922       940       655       656       827       785       842       782       652       661
dram[9]:        804       815       657       658      1024      1008       922       879       658       672       796       794       811       779       677       702
dram[10]:        822       827       644       630       988       981       874       865       692       663       853       853       782       795       698       702
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     64054    122835    124032    124017    127110    175449     36947    126865
dram[1]:     127158    127202     63722    134060    247658    247650    247618    247591    180151    122882    172019    123994    156595    127120    122398    122594
dram[2]:     127171    127210    126863     63731    247672    247652    247626    247677     68496    134062    123970    180138    127174    127187    156561    157606
dram[3]:     127194    127167    157277    126868    247681    247680    247587    247607     64043    122911    134061    124021    127175    127163    126868     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     68519     55108    123999    123980    127151    127166     36924    179721
dram[5]:     127192    127188    157272     63689    247698    247671    247600    247592    133929     25575    123996    123955    127140    127157    122594     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    134059    123948    156597    127132     36918     36944
dram[7]:     156451    127197    134051     63692    247652    247702    247625    247587    122900     25607    172023    172014    127122    175439    122401     36897
dram[8]:     127214    127203    157240    126869    247671    247695    247610    247660     68432     31268    172019    123952    172032    127151     36894     64042
dram[9]:     127192    127179    126868     63735    247678    247689    247650    247656     22065     68491    124263    124003    127123    127149    157556    156566
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628    134058     22141    180113    124031    127133    127116    179712    156477
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11517125 n_nop=11023287 n_act=21602 n_pre=21586 n_req=123109 n_rd=301276 n_write=149374 bw_util=0.07826
n_activity=1177564 dram_eff=0.7654
bk0: 19356a 11264966i bk1: 19468a 11250383i bk2: 19004a 11266530i bk3: 19084a 11254526i bk4: 18688a 11271261i bk5: 18696a 11261720i bk6: 18672a 11280085i bk7: 18648a 11270366i bk8: 18664a 11277545i bk9: 18656a 11266753i bk10: 18600a 11264892i bk11: 18572a 11256421i bk12: 18352a 11267092i bk13: 18312a 11257678i bk14: 19272a 11258063i bk15: 19232a 11250877i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34083
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11517125 n_nop=11023277 n_act=21586 n_pre=21570 n_req=123118 n_rd=301352 n_write=149340 bw_util=0.07826
n_activity=1178186 dram_eff=0.7651
bk0: 19468a 11260084i bk1: 19468a 11252576i bk2: 19032a 11261581i bk3: 18980a 11257831i bk4: 18712a 11266322i bk5: 18648a 11259464i bk6: 18728a 11276277i bk7: 18692a 11269645i bk8: 18676a 11276883i bk9: 18716a 11268250i bk10: 18560a 11259384i bk11: 18520a 11259803i bk12: 18304a 11270355i bk13: 18288a 11259441i bk14: 19268a 11259162i bk15: 19292a 11246707i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34008
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11517125 n_nop=11022516 n_act=21887 n_pre=21871 n_req=123155 n_rd=301424 n_write=149427 bw_util=0.07829
n_activity=1178729 dram_eff=0.765
bk0: 19516a 11253808i bk1: 19440a 11254338i bk2: 19068a 11257662i bk3: 19064a 11251053i bk4: 18648a 11272584i bk5: 18668a 11258714i bk6: 18696a 11274269i bk7: 18700a 11265241i bk8: 18740a 11269786i bk9: 18704a 11268937i bk10: 18592a 11255008i bk11: 18564a 11255841i bk12: 18304a 11272470i bk13: 18300a 11258331i bk14: 19212a 11258378i bk15: 19208a 11250701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.34493
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11517125 n_nop=11023521 n_act=21740 n_pre=21724 n_req=122955 n_rd=301044 n_write=149096 bw_util=0.07817
n_activity=1177499 dram_eff=0.7646
bk0: 19376a 11268097i bk1: 19444a 11258365i bk2: 19000a 11264632i bk3: 18976a 11255567i bk4: 18644a 11268008i bk5: 18652a 11257495i bk6: 18668a 11276128i bk7: 18672a 11271673i bk8: 18676a 11277831i bk9: 18636a 11270528i bk10: 18528a 11261676i bk11: 18564a 11255497i bk12: 18348a 11267607i bk13: 18320a 11261380i bk14: 19264a 11259166i bk15: 19276a 11251622i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33361
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11517125 n_nop=11023280 n_act=21685 n_pre=21669 n_req=123065 n_rd=301220 n_write=149271 bw_util=0.07823
n_activity=1175621 dram_eff=0.7664
bk0: 19456a 11257217i bk1: 19416a 11260274i bk2: 19044a 11264054i bk3: 18980a 11249707i bk4: 18672a 11268744i bk5: 18672a 11260857i bk6: 18704a 11277377i bk7: 18672a 11264435i bk8: 18724a 11273179i bk9: 18600a 11273742i bk10: 18568a 11256857i bk11: 18576a 11254192i bk12: 18264a 11264955i bk13: 18304a 11258245i bk14: 19280a 11259521i bk15: 19288a 11251721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3415
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11517125 n_nop=11023587 n_act=21626 n_pre=21610 n_req=122991 n_rd=301168 n_write=149134 bw_util=0.0782
n_activity=1180223 dram_eff=0.7631
bk0: 19428a 11264618i bk1: 19440a 11255629i bk2: 18980a 11262359i bk3: 18984a 11257679i bk4: 18672a 11270690i bk5: 18660a 11262157i bk6: 18648a 11281152i bk7: 18620a 11271736i bk8: 18640a 11280406i bk9: 18648a 11268096i bk10: 18584a 11257084i bk11: 18576a 11256940i bk12: 18320a 11271088i bk13: 18312a 11261343i bk14: 19376a 11256474i bk15: 19280a 11255096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32467
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11517125 n_nop=11023111 n_act=21839 n_pre=21823 n_req=123005 n_rd=301208 n_write=149144 bw_util=0.07821
n_activity=1177020 dram_eff=0.7652
bk0: 19408a 11260708i bk1: 19416a 11253080i bk2: 19000a 11256502i bk3: 18952a 11251541i bk4: 18652a 11271732i bk5: 18648a 11258163i bk6: 18636a 11279384i bk7: 18728a 11273378i bk8: 18712a 11273694i bk9: 18620a 11267057i bk10: 18584a 11256057i bk11: 18568a 11252442i bk12: 18316a 11266664i bk13: 18320a 11258307i bk14: 19340a 11258742i bk15: 19308a 11252448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33136
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11517125 n_nop=11022675 n_act=21932 n_pre=21916 n_req=123071 n_rd=301376 n_write=149226 bw_util=0.07825
n_activity=1179405 dram_eff=0.7641
bk0: 19484a 11262444i bk1: 19444a 11257724i bk2: 19012a 11262366i bk3: 19004a 11250941i bk4: 18744a 11268464i bk5: 18660a 11263264i bk6: 18664a 11276963i bk7: 18660a 11272236i bk8: 18704a 11276693i bk9: 18704a 11270153i bk10: 18568a 11259804i bk11: 18528a 11255735i bk12: 18292a 11267986i bk13: 18348a 11260506i bk14: 19316a 11261175i bk15: 19244a 11254178i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32299
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11517125 n_nop=11023017 n_act=21722 n_pre=21706 n_req=123072 n_rd=301428 n_write=149252 bw_util=0.07826
n_activity=1178913 dram_eff=0.7646
bk0: 19468a 11257762i bk1: 19472a 11257730i bk2: 19008a 11265629i bk3: 18980a 11260575i bk4: 18684a 11271640i bk5: 18692a 11264229i bk6: 18692a 11277883i bk7: 18648a 11272896i bk8: 18692a 11272740i bk9: 18692a 11272708i bk10: 18576a 11259628i bk11: 18520a 11256733i bk12: 18384a 11266543i bk13: 18340a 11266505i bk14: 19260a 11261306i bk15: 19320a 11255334i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.32093
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11517125 n_nop=11023317 n_act=21559 n_pre=21543 n_req=123117 n_rd=301316 n_write=149390 bw_util=0.07827
n_activity=1176986 dram_eff=0.7659
bk0: 19452a 11260612i bk1: 19436a 11254526i bk2: 18948a 11266226i bk3: 18968a 11251500i bk4: 18680a 11273491i bk5: 18728a 11263815i bk6: 18644a 11276627i bk7: 18668a 11270154i bk8: 18660a 11276540i bk9: 18676a 11270159i bk10: 18568a 11260742i bk11: 18576a 11251162i bk12: 18408a 11268165i bk13: 18360a 11260202i bk14: 19284a 11261402i bk15: 19260a 11249977i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33262
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11517125 n_nop=11022705 n_act=21790 n_pre=21774 n_req=123178 n_rd=301488 n_write=149368 bw_util=0.07829
n_activity=1178286 dram_eff=0.7653
bk0: 19464a 11258937i bk1: 19436a 11255174i bk2: 19000a 11260397i bk3: 18948a 11253042i bk4: 18676a 11273434i bk5: 18668a 11261640i bk6: 18728a 11272281i bk7: 18712a 11269871i bk8: 18752a 11271866i bk9: 18700a 11266879i bk10: 18548a 11256627i bk11: 18564a 11251766i bk12: 18348a 11266940i bk13: 18344a 11260221i bk14: 19348a 11261118i bk15: 19252a 11256554i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.33822

========= L2 cache stats =========
L2_cache_bank[0]: Access = 132490, Miss = 37652, Miss_rate = 0.284, Pending_hits = 63167, Reservation_fails = 136
L2_cache_bank[1]: Access = 132589, Miss = 37667, Miss_rate = 0.284, Pending_hits = 63091, Reservation_fails = 214
L2_cache_bank[2]: Access = 132477, Miss = 37687, Miss_rate = 0.284, Pending_hits = 63070, Reservation_fails = 190
L2_cache_bank[3]: Access = 132449, Miss = 37651, Miss_rate = 0.284, Pending_hits = 63028, Reservation_fails = 196
L2_cache_bank[4]: Access = 132531, Miss = 37694, Miss_rate = 0.284, Pending_hits = 63065, Reservation_fails = 164
L2_cache_bank[5]: Access = 132464, Miss = 37662, Miss_rate = 0.284, Pending_hits = 63013, Reservation_fails = 181
L2_cache_bank[6]: Access = 132355, Miss = 37626, Miss_rate = 0.284, Pending_hits = 63047, Reservation_fails = 190
L2_cache_bank[7]: Access = 132340, Miss = 37635, Miss_rate = 0.284, Pending_hits = 63126, Reservation_fails = 156
L2_cache_bank[8]: Access = 132482, Miss = 37678, Miss_rate = 0.284, Pending_hits = 63059, Reservation_fails = 211
L2_cache_bank[9]: Access = 132379, Miss = 37627, Miss_rate = 0.284, Pending_hits = 63043, Reservation_fails = 134
L2_cache_bank[10]: Access = 132447, Miss = 37662, Miss_rate = 0.284, Pending_hits = 63062, Reservation_fails = 176
L2_cache_bank[11]: Access = 132445, Miss = 37630, Miss_rate = 0.284, Pending_hits = 63014, Reservation_fails = 173
L2_cache_bank[12]: Access = 132414, Miss = 37662, Miss_rate = 0.284, Pending_hits = 63017, Reservation_fails = 190
L2_cache_bank[13]: Access = 132429, Miss = 37640, Miss_rate = 0.284, Pending_hits = 63052, Reservation_fails = 194
L2_cache_bank[14]: Access = 132570, Miss = 37696, Miss_rate = 0.284, Pending_hits = 62995, Reservation_fails = 227
L2_cache_bank[15]: Access = 132402, Miss = 37648, Miss_rate = 0.284, Pending_hits = 63067, Reservation_fails = 166
L2_cache_bank[16]: Access = 132562, Miss = 37691, Miss_rate = 0.284, Pending_hits = 63104, Reservation_fails = 153
L2_cache_bank[17]: Access = 132479, Miss = 37666, Miss_rate = 0.284, Pending_hits = 63104, Reservation_fails = 136
L2_cache_bank[18]: Access = 132490, Miss = 37661, Miss_rate = 0.284, Pending_hits = 63102, Reservation_fails = 144
L2_cache_bank[19]: Access = 132507, Miss = 37668, Miss_rate = 0.284, Pending_hits = 63129, Reservation_fails = 150
L2_cache_bank[20]: Access = 132659, Miss = 37716, Miss_rate = 0.284, Pending_hits = 63128, Reservation_fails = 160
L2_cache_bank[21]: Access = 132478, Miss = 37656, Miss_rate = 0.284, Pending_hits = 63149, Reservation_fails = 137
L2_total_cache_accesses = 2914438
L2_total_cache_misses = 828575
L2_total_cache_miss_rate = 0.2843
L2_total_cache_pending_hits = 1387632
L2_total_cache_reservation_fails = 3778
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36553
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1266270
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 753277
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 661658
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121146
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75282
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3778
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2056100
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 858086
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=6282263
icnt_total_pkts_simt_to_mem=4563045
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.90498
	minimum = 6
	maximum = 39
Network latency average = 8.71131
	minimum = 6
	maximum = 32
Slowest packet = 5671666
Flit latency average = 8.67078
	minimum = 6
	maximum = 32
Slowest flit = 10792100
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00100564
	minimum = 0.000854206 (at node 22)
	maximum = 0.00116033 (at node 48)
Accepted packet rate average = 0.00100564
	minimum = 0.000854206 (at node 22)
	maximum = 0.00116033 (at node 48)
Injected flit rate average = 0.00152182
	minimum = 0.000877189 (at node 22)
	maximum = 0.00230757 (at node 48)
Accepted flit rate average= 0.00152182
	minimum = 0.00116544 (at node 35)
	maximum = 0.00184184 (at node 10)
Injected packet length average = 1.51329
Accepted packet length average = 1.51329
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6977 (22 samples)
	minimum = 6 (22 samples)
	maximum = 94.1364 (22 samples)
Network latency average = 9.90094 (22 samples)
	minimum = 6 (22 samples)
	maximum = 85.6818 (22 samples)
Flit latency average = 9.69563 (22 samples)
	minimum = 6 (22 samples)
	maximum = 84.6818 (22 samples)
Fragmentation average = 0.0238875 (22 samples)
	minimum = 0 (22 samples)
	maximum = 27.7727 (22 samples)
Injected packet rate average = 0.051364 (22 samples)
	minimum = 0.0456758 (22 samples)
	maximum = 0.0584646 (22 samples)
Accepted packet rate average = 0.051364 (22 samples)
	minimum = 0.0456758 (22 samples)
	maximum = 0.0584646 (22 samples)
Injected flit rate average = 0.0984077 (22 samples)
	minimum = 0.0710484 (22 samples)
	maximum = 0.133062 (22 samples)
Accepted flit rate average = 0.0984077 (22 samples)
	minimum = 0.090605 (22 samples)
	maximum = 0.104966 (22 samples)
Injected packet size average = 1.91589 (22 samples)
Accepted packet size average = 1.91589 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 4 min, 56 sec (7496 sec)
gpgpu_simulation_rate = 65201 (inst/sec)
gpgpu_simulation_rate = 1528 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 25 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 23 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 23: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 23 
gpu_sim_cycle = 43110
gpu_sim_insn = 23078842
gpu_ipc =     535.3478
gpu_tot_sim_cycle = 11719754
gpu_tot_sim_insn = 511829662
gpu_tot_ipc =      43.6724
gpu_tot_issued_cta = 1507328
max_total_param_size = 0
gpu_stall_dramfull = 344128
gpu_stall_icnt2sh    = 163536
partiton_reqs_in_parallel = 948374
partiton_reqs_in_parallel_total    = 136111160
partiton_level_parallism =      21.9989
partiton_level_parallism_total  =      11.6947
partiton_reqs_in_parallel_util = 948374
partiton_reqs_in_parallel_util_total    = 136111160
gpu_sim_cycle_parition_util = 43110
gpu_tot_sim_cycle_parition_util    = 6201792
partiton_level_parallism_util =      21.9989
partiton_level_parallism_util_total  =      21.9474
partiton_replys_in_parallel = 200614
partiton_replys_in_parallel_total    = 2914438
L2_BW  =     441.0809 GB/Sec
L2_BW_total  =      25.1931 GB/Sec
gpu_total_sim_rate=66307

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18353765
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8978432
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8976640
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18347466
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8978432
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18353765
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
44893, 43978, 44579, 44019, 44517, 43833, 44457, 43556, 44130, 43248, 44027, 43059, 43767, 42601, 43493, 42253, 43066, 41638, 42936, 41348, 42532, 41449, 42157, 41257, 41636, 41191, 41748, 40795, 41711, 40873, 41624, 40611, 
gpgpu_n_tot_thrd_icount = 1078237120
gpgpu_n_tot_w_icount = 33694910
gpgpu_n_stall_shd_mem = 435690
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2187172
gpgpu_n_mem_write_global = 927628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 34627524
gpgpu_n_store_insn = 14690259
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 143654912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198712
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2571223	W0_Idle:272164295	W0_Scoreboard:45214313	W1:140040	W2:438	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:33554423	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17464688 {8:2183086,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 64368736 {40:75640,72:851988,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 163440 {40:4086,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 133462480 {40:741265,72:1441809,136:12,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7421024 {8:927628,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 163440 {40:4086,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 362 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 11719753 
mrq_lat_table:433340 	28094 	40387 	74162 	146872 	216886 	290447 	138195 	75523 	8026 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1797016 	1159452 	138562 	11916 	1238 	354 	1903 	1908 	972 	1213 	294 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	49 	2656217 	274988 	17721 	5054 	93235 	42242 	16552 	810 	370 	1211 	325 	1893 	1906 	972 	1213 	294 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1470773 	680825 	35565 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	205198 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1944 	506 	319 	84 	61 	52 	63 	39 	23 	17 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    365115    459478    429054    383402    517218    504087    429220    428861    431583    362386    470096    429350    472418    503333    429792    545866 
dram[1]:    419272    362190    377120    355783    417334    367120    421717    473404    368743    523429    319312    364387    417211    357507    429902    545816 
dram[2]:    355779    392450    428328    381117    425615    428162    331448    413781    364738    363488    496678    366809    465376    532358    331530    515729 
dram[3]:    495596    389163    365672    640153    350249    517283    425677    514858    366950    495254    352284    433314    352317    398313    427989    480261 
dram[4]:    417123    595758    421749    437033    675124    363180    425986    354100    354070    399682    368483    537789    472127    428465    426413    422977 
dram[5]:    676949    363930    356050    422562    502359    397215    427991    419976    366766    359141    396937    365059    448559    391880    428470    474153 
dram[6]:    423613    483695    429118    436776    363185    363140    445742    420729    341915    488853    365234    418025    471971    472275    448763    429508 
dram[7]:    383221    493889    394057    433690    363396    448992    427079    439418    315237    437277    383613    433778    420354    342733    506184    475756 
dram[8]:    356368    363621    298592    358840    363248    362105    428959    481187    397815    473366    380442    482787    314276    471902    545679    459921 
dram[9]:    383878    378943    371514    442068    363154    472172    331761    485236    366857    363865    357122    383584    473592    450007    474694    427862 
dram[10]:    363030    370739    383816    428082    363236    363355    426120    501963    363727    363876    364567    423366    474118    471982    418520    427862 
average row accesses per activate:
dram[0]:  6.052857  5.909972  5.287811  5.301082  5.308650  5.463924  5.966126  6.127934  5.193794  5.445919  5.056581  5.145000  5.616771  5.736879  4.994104  5.224288 
dram[1]:  5.728984  6.218567  5.118769  5.582884  5.217224  5.506803  5.873913  5.976453  5.187105  5.514094  5.047912  5.241379  5.645296  5.738853  4.973529  5.142163 
dram[2]:  5.568730  6.050534  5.050395  5.255212  5.489851  5.411882  5.806290  5.945055  5.077018  5.438038  4.842260  5.295293  5.737252  5.736357  4.892174  5.256858 
dram[3]:  6.078909  6.153290  5.045067  5.264331  5.211576  5.393879  5.835133  6.103396  5.200887  5.524226  5.085449  5.298257  5.420736  5.612613  4.916230  5.086643 
dram[4]:  5.722260  6.446388  4.945769  5.137888  5.158163  5.539932  5.886149  5.988922  5.259425  5.838204  4.996966  5.248087  5.516019  5.693333  4.972973  5.141034 
dram[5]:  5.935754  5.914524  5.025000  5.272438  5.259909  5.563574  5.960236  6.173648  5.348110  5.421957  4.953614  5.255754  5.489160  5.837059  5.027811  5.226823 
dram[6]:  5.762551  5.892808  4.964607  5.146235  5.371011  5.386968  5.929567  6.129056  5.199873  5.491628  4.838823  5.156211  5.645296  5.719435  5.011242  5.133091 
dram[7]:  5.737197  5.933054  4.983183  5.058644  5.165289  5.440564  5.893895  6.164760  5.183596  5.423863  4.952552  5.154620  5.552126  5.726375  4.975308  5.185276 
dram[8]:  5.687375  6.027640  4.971171  5.360337  5.373174  5.456258  5.826992  6.248649  5.050430  5.346154  5.022589  5.303814  5.514925  5.753191  5.030952  5.258385 
dram[9]:  5.883207  6.198835  5.120422  5.351002  5.372510  5.479054  6.062172  6.054723  5.295557  5.376717  5.043558  5.156113  5.464070  5.808876  5.118501  5.119855 
dram[10]:  5.763354  6.175872  5.035844  5.231692  5.284410  5.568776  5.769012  6.150529  5.111042  5.233502  5.103727  5.183648  5.580756  5.833094  4.931315  5.247359 
average row locality = 1452021/267346 = 5.431242
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5226      5252      5127      5148      5045      5050      5044      5038      5040      5037      5019      5017      4959      4945      5204      5179 
dram[1]:      5258      5255      5143      5129      5051      5037      5052      5048      5043      5051      5015      5005      4950      4945      5199      5204 
dram[2]:      5269      5246      5149      5146      5040      5041      5049      5045      5060      5045      5019      5015      4950      4944      5188      5186 
dram[3]:      5233      5251      5134      5118      5037      5035      5040      5040      5043      5038      5010      5014      4958      4951      5196      5199 
dram[4]:      5251      5240      5144      5120      5035      5047      5054      5042      5056      5031      5021      5019      4942      4948      5205      5204 
dram[5]:      5245      5244      5119      5127      5038      5037      5038      5036      5044      5034      5016      5017      4949      4948      5225      5206 
dram[6]:      5238      5244      5127      5119      5036      5041      5033      5060      5053      5032      5017      5017      4950      4952      5215      5216 
dram[7]:      5258      5248      5136      5127      5054      5036      5045      5039      5050      5055      5022      5009      4947      4957      5206      5196 
dram[8]:      5254      5253      5132      5127      5042      5048      5048      5037      5048      5046      5019      5003      4968      4958      5201      5211 
dram[9]:      5252      5246      5118      5122      5041      5055      5036      5032      5045      5043      5013      5018      4972      4962      5209      5200 
dram[10]:      5258      5243      5130      5119      5044      5040      5054      5056      5059      5057      5011      5021      4959      4957      5216      5201 
total reads: 895005
bank skew: 5269/4942 = 1.07
chip skew: 81425/81297 = 1.00
number of total write accesses:
dram[0]:      3248      3282      3159      3180      3056      3053      3058      3057      3161      3170      3203      3215      3146      3144      3266      3253 
dram[1]:      3261      3252      3175      3156      3067      3058      3054      3074      3163      3165      3203      3203      3151      3164      3256      3260 
dram[2]:      3279      3255      3169      3173      3074      3066      3074      3070      3180      3161      3208      3198      3151      3150      3251      3246 
dram[3]:      3241      3259      3150      3147      3067      3072      3065      3047      3164      3171      3203      3193      3146      3148      3255      3255 
dram[4]:      3258      3237      3155      3152      3053      3069      3063      3067      3175      3160      3214      3210      3150      3165      3259      3253 
dram[5]:      3255      3267      3122      3156      3057      3058      3056      3070      3160      3164      3207      3203      3153      3148      3272      3251 
dram[6]:      3256      3277      3149      3151      3042      3061      3049      3061      3168      3167      3209      3202      3151      3141      3254      3269 
dram[7]:      3256      3260      3161      3154      3071      3065      3065      3043      3166      3173      3224      3192      3148      3163      3257      3256 
dram[8]:      3260      3252      3145      3144      3050      3060      3069      3055      3164      3155      3208      3202      3161      3154      3251      3255 
dram[9]:      3261      3265      3131      3156      3050      3054      3057      3045      3179      3178      3208      3206      3164      3153      3257      3258 
dram[10]:      3266      3255      3159      3168      3057      3057      3063      3075      3180      3191      3206      3221      3161      3151      3256      3242 
total reads: 557016
bank skew: 3282/3042 = 1.08
chip skew: 50708/50583 = 1.00
average mf latency per bank:
dram[0]:        829       847       624       629      1007       965       848       881       654       685       823       830       770       809       643       668
dram[1]:        825       827       625       645       961       948       856       858       685       691       848       831       802       791       681       665
dram[2]:        819       820       635       630       927       928       908       909       669       685       802       831       830       820       664       679
dram[3]:        824       821       649       673       916       952       896       872       656       664       843       825       811       807       690       651
dram[4]:        812       871       621       626       972       973       921       882       667       658       833       805       803       758       660       712
dram[5]:        811       816       659       628       975       987       872       872       653       651       774       794       733       754       669       659
dram[6]:        809       845       620       625       990       969       875       884       639       647       799       792       766       742       655       658
dram[7]:        875       825       633       625       961       970       925       920       655       650       801       795       740       776       666       652
dram[8]:        848       794       665       651       978       966       893       910       644       646       804       766       819       763       641       650
dram[9]:        783       794       647       647       991       975       894       855       647       660       776       774       789       761       665       689
dram[10]:        800       806       634       620       955       950       850       840       680       652       828       828       763       775       684       689
maximum mf latency per bank:
dram[0]:     127177    127184     63711     63730    247678    247651    247680    247633     64054    122835    124032    124017    127110    175449     36947    126865
dram[1]:     127158    127202     63722    134060    247658    247650    247618    247591    180151    122882    172019    123994    156595    127120    122398    122594
dram[2]:     127171    127210    126863     63731    247672    247652    247626    247677     68496    134062    123970    180138    127174    127187    156561    157606
dram[3]:     127194    127167    157277    126868    247681    247680    247587    247607     64043    122911    134061    124021    127175    127163    126868     36930
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     68519     55108    123999    123980    127151    127166     36924    179721
dram[5]:     127192    127188    157272     63689    247698    247671    247600    247592    133929     25575    123996    123955    127140    127157    122594     36902
dram[6]:     127193    127220     63682     63684    247686    247674    247577    247600     22076     22049    134059    123948    156597    127132     36918     36944
dram[7]:     156451    127197    134051     63692    247652    247702    247625    247587    122900     25607    172023    172014    127122    175439    122401     36897
dram[8]:     127214    127203    157240    126869    247671    247695    247610    247660     68432     31268    172019    123952    172032    127151     36894     64042
dram[9]:     127192    127179    126868     63735    247678    247689    247650    247656     22065     68491    124263    124003    127123    127149    157556    156566
dram[10]:     127188    127181     63724     63736    247676    247632    247636    247628    134058     22141    180113    124031    127133    127116    179712    156477
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11597173 n_nop=11063191 n_act=24146 n_pre=24130 n_req=131981 n_rd=325320 n_write=160386 bw_util=0.08376
n_activity=1256397 dram_eff=0.7732
bk0: 20904a 11319620i bk1: 21008a 11304797i bk2: 20508a 11322117i bk3: 20592a 11306395i bk4: 20180a 11328106i bk5: 20200a 11319684i bk6: 20176a 11334954i bk7: 20152a 11326350i bk8: 20160a 11333452i bk9: 20148a 11323101i bk10: 20076a 11321535i bk11: 20068a 11310316i bk12: 19836a 11322682i bk13: 19780a 11313671i bk14: 20816a 11308796i bk15: 20716a 11306017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40397
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11597173 n_nop=11062880 n_act=24189 n_pre=24173 n_req=132047 n_rd=325540 n_write=160391 bw_util=0.0838
n_activity=1256904 dram_eff=0.7732
bk0: 21032a 11312480i bk1: 21020a 11307739i bk2: 20572a 11315319i bk3: 20516a 11310769i bk4: 20204a 11320384i bk5: 20148a 11312967i bk6: 20208a 11331745i bk7: 20192a 11324664i bk8: 20172a 11332564i bk9: 20204a 11322767i bk10: 20060a 11312962i bk11: 20020a 11313410i bk12: 19800a 11324518i bk13: 19780a 11313717i bk14: 20796a 11315300i bk15: 20816a 11302247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40402
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11597173 n_nop=11062117 n_act=24444 n_pre=24428 n_req=132097 n_rd=325568 n_write=160616 bw_util=0.08385
n_activity=1257520 dram_eff=0.7732
bk0: 21076a 11306240i bk1: 20984a 11308250i bk2: 20596a 11311945i bk3: 20584a 11304094i bk4: 20160a 11326477i bk5: 20164a 11311955i bk6: 20196a 11328978i bk7: 20180a 11321560i bk8: 20240a 11322280i bk9: 20180a 11323906i bk10: 20076a 11309673i bk11: 20060a 11310375i bk12: 19800a 11327539i bk13: 19776a 11311638i bk14: 20752a 11311829i bk15: 20744a 11305357i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.41569
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11597173 n_nop=11063183 n_act=24308 n_pre=24292 n_req=131880 n_rd=325188 n_write=160202 bw_util=0.08371
n_activity=1256318 dram_eff=0.7727
bk0: 20932a 11322728i bk1: 21004a 11311652i bk2: 20536a 11319049i bk3: 20472a 11311136i bk4: 20148a 11321223i bk5: 20140a 11311302i bk6: 20160a 11332080i bk7: 20160a 11329276i bk8: 20172a 11332980i bk9: 20152a 11325161i bk10: 20040a 11317077i bk11: 20056a 11311692i bk12: 19832a 11322883i bk13: 19804a 11315933i bk14: 20784a 11313912i bk15: 20796a 11306604i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39971
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11597173 n_nop=11062863 n_act=24279 n_pre=24263 n_req=131999 n_rd=325436 n_write=160332 bw_util=0.08377
n_activity=1254412 dram_eff=0.7745
bk0: 21004a 11312647i bk1: 20960a 11315333i bk2: 20576a 11315798i bk3: 20480a 11306151i bk4: 20140a 11326152i bk5: 20188a 11314870i bk6: 20216a 11331232i bk7: 20168a 11319906i bk8: 20224a 11327791i bk9: 20124a 11328543i bk10: 20084a 11309186i bk11: 20076a 11308469i bk12: 19768a 11321054i bk13: 19792a 11312333i bk14: 20820a 11313907i bk15: 20816a 11306557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4039
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11597173 n_nop=11063258 n_act=24188 n_pre=24172 n_req=131922 n_rd=325292 n_write=160263 bw_util=0.08374
n_activity=1258961 dram_eff=0.7714
bk0: 20980a 11316679i bk1: 20976a 11308672i bk2: 20476a 11319827i bk3: 20508a 11312534i bk4: 20152a 11327515i bk5: 20148a 11318261i bk6: 20152a 11336593i bk7: 20144a 11327046i bk8: 20176a 11333663i bk9: 20136a 11322805i bk10: 20064a 11311671i bk11: 20068a 11311218i bk12: 19796a 11327712i bk13: 19792a 11315878i bk14: 20900a 11310315i bk15: 20824a 11308499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.3891
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0x800ffa80, atomic=0 1 entries : 0x7f9cde0afb20 :  mf: uid=31008898, sid07:w09, part=6, addr=0x800ffae0, load , size=32, unknown  status = IN_PARTITION_DRAM (11719753), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11597173 n_nop=11062578 n_act=24451 n_pre=24435 n_req=131957 n_rd=325399 n_write=160310 bw_util=0.08376
n_activity=1255833 dram_eff=0.7735
bk0: 20952a 11312807i bk1: 20976a 11305983i bk2: 20508a 11311527i bk3: 20476a 11304524i bk4: 20144a 11328011i bk5: 20164a 11311762i bk6: 20132a 11335505i bk7: 20240a 11326595i bk8: 20212a 11328060i bk9: 20128a 11321668i bk10: 20068a 11310932i bk11: 20067a 11307257i bk12: 19800a 11322747i bk13: 19808a 11313998i bk14: 20860a 11312979i bk15: 20864a 11305888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39736
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11597173 n_nop=11062169 n_act=24534 n_pre=24518 n_req=132039 n_rd=325540 n_write=160412 bw_util=0.08381
n_activity=1258165 dram_eff=0.7725
bk0: 21032a 11315907i bk1: 20992a 11310519i bk2: 20544a 11314238i bk3: 20508a 11305589i bk4: 20216a 11323846i bk5: 20144a 11317390i bk6: 20180a 11331128i bk7: 20156a 11327672i bk8: 20200a 11331123i bk9: 20220a 11324712i bk10: 20088a 11311377i bk11: 20036a 11310277i bk12: 19788a 11323692i bk13: 19828a 11314728i bk14: 20824a 11314862i bk15: 20784a 11307405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39255
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11597173 n_nop=11062694 n_act=24315 n_pre=24299 n_req=131980 n_rd=325580 n_write=160285 bw_util=0.08379
n_activity=1257725 dram_eff=0.7726
bk0: 21016a 11312729i bk1: 21012a 11313358i bk2: 20528a 11321352i bk3: 20508a 11313160i bk4: 20168a 11327761i bk5: 20192a 11318907i bk6: 20192a 11333177i bk7: 20148a 11326930i bk8: 20192a 11328458i bk9: 20184a 11329305i bk10: 20076a 11313961i bk11: 20012a 11309736i bk12: 19872a 11322582i bk13: 19832a 11320052i bk14: 20804a 11316264i bk15: 20844a 11306344i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.38508
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11597173 n_nop=11063160 n_act=24132 n_pre=24116 n_req=131986 n_rd=325456 n_write=160309 bw_util=0.08377
n_activity=1255670 dram_eff=0.7737
bk0: 21008a 11314829i bk1: 20984a 11309195i bk2: 20472a 11321709i bk3: 20488a 11305415i bk4: 20164a 11329724i bk5: 20220a 11320337i bk6: 20144a 11333242i bk7: 20128a 11327773i bk8: 20180a 11332226i bk9: 20172a 11326886i bk10: 20052a 11316675i bk11: 20072a 11307141i bk12: 19888a 11323054i bk13: 19848a 11316349i bk14: 20836a 11315368i bk15: 20800a 11305380i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.39092
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11597173 n_nop=11062307 n_act=24361 n_pre=24345 n_req=132133 n_rd=325700 n_write=160460 bw_util=0.08384
n_activity=1257128 dram_eff=0.7734
bk0: 21032a 11311865i bk1: 20972a 11310671i bk2: 20520a 11312930i bk3: 20476a 11304772i bk4: 20176a 11328046i bk5: 20160a 11317235i bk6: 20216a 11329476i bk7: 20224a 11323737i bk8: 20236a 11329370i bk9: 20228a 11319211i bk10: 20044a 11310484i bk11: 20084a 11302941i bk12: 19836a 11321945i bk13: 19828a 11315100i bk14: 20864a 11316294i bk15: 20804a 11309942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.40503

========= L2 cache stats =========
L2_cache_bank[0]: Access = 141614, Miss = 40664, Miss_rate = 0.287, Pending_hits = 66115, Reservation_fails = 136
L2_cache_bank[1]: Access = 141704, Miss = 40666, Miss_rate = 0.287, Pending_hits = 66036, Reservation_fails = 214
L2_cache_bank[2]: Access = 141601, Miss = 40711, Miss_rate = 0.288, Pending_hits = 66029, Reservation_fails = 190
L2_cache_bank[3]: Access = 141571, Miss = 40674, Miss_rate = 0.287, Pending_hits = 65983, Reservation_fails = 197
L2_cache_bank[4]: Access = 141665, Miss = 40724, Miss_rate = 0.287, Pending_hits = 66021, Reservation_fails = 164
L2_cache_bank[5]: Access = 141581, Miss = 40668, Miss_rate = 0.287, Pending_hits = 65970, Reservation_fails = 183
L2_cache_bank[6]: Access = 141463, Miss = 40651, Miss_rate = 0.287, Pending_hits = 66014, Reservation_fails = 190
L2_cache_bank[7]: Access = 141469, Miss = 40646, Miss_rate = 0.287, Pending_hits = 66081, Reservation_fails = 156
L2_cache_bank[8]: Access = 141601, Miss = 40708, Miss_rate = 0.287, Pending_hits = 66014, Reservation_fails = 211
L2_cache_bank[9]: Access = 141486, Miss = 40651, Miss_rate = 0.287, Pending_hits = 66003, Reservation_fails = 134
L2_cache_bank[10]: Access = 141589, Miss = 40674, Miss_rate = 0.287, Pending_hits = 66013, Reservation_fails = 176
L2_cache_bank[11]: Access = 141548, Miss = 40649, Miss_rate = 0.287, Pending_hits = 65971, Reservation_fails = 173
L2_cache_bank[12]: Access = 141503, Miss = 40669, Miss_rate = 0.287, Pending_hits = 65975, Reservation_fails = 190
L2_cache_bank[13]: Access = 141557, Miss = 40681, Miss_rate = 0.287, Pending_hits = 66020, Reservation_fails = 194
L2_cache_bank[14]: Access = 141702, Miss = 40718, Miss_rate = 0.287, Pending_hits = 65946, Reservation_fails = 227
L2_cache_bank[15]: Access = 141541, Miss = 40667, Miss_rate = 0.287, Pending_hits = 66017, Reservation_fails = 168
L2_cache_bank[16]: Access = 141657, Miss = 40712, Miss_rate = 0.287, Pending_hits = 66067, Reservation_fails = 153
L2_cache_bank[17]: Access = 141604, Miss = 40683, Miss_rate = 0.287, Pending_hits = 66054, Reservation_fails = 136
L2_cache_bank[18]: Access = 141606, Miss = 40686, Miss_rate = 0.287, Pending_hits = 66061, Reservation_fails = 144
L2_cache_bank[19]: Access = 141604, Miss = 40678, Miss_rate = 0.287, Pending_hits = 66092, Reservation_fails = 151
L2_cache_bank[20]: Access = 141770, Miss = 40731, Miss_rate = 0.287, Pending_hits = 66081, Reservation_fails = 160
L2_cache_bank[21]: Access = 141616, Miss = 40694, Miss_rate = 0.287, Pending_hits = 66115, Reservation_fails = 138
L2_total_cache_accesses = 3115052
L2_total_cache_misses = 895005
L2_total_cache_miss_rate = 0.2873
L2_total_cache_pending_hits = 1452678
L2_total_cache_reservation_fails = 3785
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37841
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1331162
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 818169
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 729508
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121300
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 76820
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3784
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2187172
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 927628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=6745021
icnt_total_pkts_simt_to_mem=4898754
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.3909
	minimum = 6
	maximum = 62
Network latency average = 9.69284
	minimum = 6
	maximum = 52
Slowest packet = 5829255
Flit latency average = 8.868
	minimum = 6
	maximum = 50
Slowest flit = 11139662
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0930729
	minimum = 0.0827901 (at node 1)
	maximum = 0.106034 (at node 38)
Accepted packet rate average = 0.0930729
	minimum = 0.0827901 (at node 1)
	maximum = 0.106034 (at node 38)
Injected flit rate average = 0.18522
	minimum = 0.138463 (at node 1)
	maximum = 0.244241 (at node 38)
Accepted flit rate average= 0.18522
	minimum = 0.176274 (at node 40)
	maximum = 0.192129 (at node 26)
Injected packet length average = 1.99006
Accepted packet length average = 1.99006
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6844 (23 samples)
	minimum = 6 (23 samples)
	maximum = 92.7391 (23 samples)
Network latency average = 9.8919 (23 samples)
	minimum = 6 (23 samples)
	maximum = 84.2174 (23 samples)
Flit latency average = 9.65965 (23 samples)
	minimum = 6 (23 samples)
	maximum = 83.1739 (23 samples)
Fragmentation average = 0.0228489 (23 samples)
	minimum = 0 (23 samples)
	maximum = 26.5652 (23 samples)
Injected packet rate average = 0.0531774 (23 samples)
	minimum = 0.0472895 (23 samples)
	maximum = 0.0605328 (23 samples)
Accepted packet rate average = 0.0531774 (23 samples)
	minimum = 0.0472895 (23 samples)
	maximum = 0.0605328 (23 samples)
Injected flit rate average = 0.102182 (23 samples)
	minimum = 0.0739795 (23 samples)
	maximum = 0.137896 (23 samples)
Accepted flit rate average = 0.102182 (23 samples)
	minimum = 0.0943298 (23 samples)
	maximum = 0.108756 (23 samples)
Injected packet size average = 1.92153 (23 samples)
Accepted packet size average = 1.92153 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 8 min, 39 sec (7719 sec)
gpgpu_simulation_rate = 66307 (inst/sec)
gpgpu_simulation_rate = 1518 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 24: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 24 
gpu_sim_cycle = 2122353
gpu_sim_insn = 21075254
gpu_ipc =       9.9301
gpu_tot_sim_cycle = 14064257
gpu_tot_sim_insn = 532904916
gpu_tot_ipc =      37.8907
gpu_tot_issued_cta = 1572864
max_total_param_size = 0
gpu_stall_dramfull = 344128
gpu_stall_icnt2sh    = 163766
partiton_reqs_in_parallel = 46691766
partiton_reqs_in_parallel_total    = 137059534
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.0651
partiton_reqs_in_parallel_util = 46691766
partiton_reqs_in_parallel_util_total    = 137059534
gpu_sim_cycle_parition_util = 2122353
gpu_tot_sim_cycle_parition_util    = 6244902
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9608
partiton_replys_in_parallel = 91703
partiton_replys_in_parallel_total    = 3115052
L2_BW  =       4.0954 GB/Sec
L2_BW_total  =      21.6115 GB/Sec
gpu_total_sim_rate=56565

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19196281
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 9502720
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9500928
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19189982
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 9502720
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19196281
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
46868, 45730, 46453, 46058, 46469, 45772, 46521, 45530, 46013, 45107, 45881, 44769, 45532, 44461, 45419, 44065, 44903, 43464, 44675, 43063, 44363, 43164, 43850, 42907, 43358, 42944, 43510, 42543, 43453, 42594, 43386, 42399, 
gpgpu_n_tot_thrd_icount = 1125930784
gpgpu_n_tot_w_icount = 35185337
gpgpu_n_stall_shd_mem = 435818
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2276872
gpgpu_n_mem_write_global = 929631
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 35700508
gpgpu_n_store_insn = 14692293
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 152043520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198840
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2726063	W0_Idle:345204436	W0_Scoreboard:89504558	W1:252444	W2:2205	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:34930679	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18149744 {8:2268718,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 64448856 {40:77643,72:851988,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 326160 {40:8154,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136897744 {40:826725,72:1441911,136:82,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7437048 {8:929631,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 326160 {40:8154,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1300 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 379 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 14061946 
mrq_lat_table:455582 	29100 	40954 	75020 	150321 	217264 	290460 	138195 	75523 	8026 	89 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1865660 	1181253 	138597 	11943 	1297 	441 	1973 	2093 	1417 	1528 	329 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	49 	2738740 	276379 	17727 	5054 	99760 	42242 	16572 	836 	390 	1267 	411 	1970 	2086 	1431 	1512 	329 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1539846 	701347 	35670 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	207201 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2213 	544 	334 	101 	79 	61 	77 	60 	44 	23 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    365115    459478    429054    383402    517218    504087    429220    428861    431583    362386    470096    429350    472418    503333    429792    545866 
dram[1]:    419272    362190    377120    355783    417334    367120    421717    473404    368743    523429    319312    364387    417211    357507    429902    545816 
dram[2]:    355779    392450    428328    381117    425615    428162    331448    413781    364738    363488    496678    366809    465376    532358    331530    515729 
dram[3]:    495596    389163    365672    640153    350249    517283    425677    514858    366950    495254    352284    433314    352317    398313    427989    480261 
dram[4]:    417123    595758    421749    437033    675124    363180    425986    354100    354070    399682    368483    537789    472127    428465    426413    422977 
dram[5]:    676949    363930    356050    422562    502359    397215    427991    419976    366766    359141    396937    365059    448559    391880    428470    474153 
dram[6]:    423613    483695    429118    436776    363185    363140    445742    420729    368911    488853    365234    418025    471971    472275    448763    429508 
dram[7]:    383221    493889    394057    433690    363396    448992    427079    439418    315237    437277    383613    433778    420354    342733    506184    475756 
dram[8]:    356368    366931    298592    358840    363248    362105    428959    481187    397815    473366    380442    482787    314276    471902    545679    459921 
dram[9]:    383878    378943    371514    442068    363154    472172    331761    485236    366857    363865    357122    383584    473592    450007    474694    427862 
dram[10]:    367863    370739    383816    428082    363236    363355    426120    501963    363727    363876    364567    423366    474118    471982    418520    427862 
average row accesses per activate:
dram[0]:  5.721007  5.591902  5.047847  5.016490  5.004232  5.208071  5.622449  5.750521  4.949082  5.146806  4.848871  4.911696  5.257614  5.459854  4.824650  4.965935 
dram[1]:  5.399752  5.824161  4.883065  5.310887  4.940896  5.220114  5.491379  5.667806  4.902339  5.231105  4.855484  4.980357  5.389797  5.440132  4.709220  4.903409 
dram[2]:  5.310976  5.728836  4.793337  4.966686  5.158582  5.125853  5.487094  5.681319  4.824914  5.160813  4.624035  4.981613  5.365759  5.394908  4.679543  5.085308 
dram[3]:  5.750998  5.756130  4.844738  4.991124  4.978878  5.072917  5.508655  5.821908  4.959074  5.273014  4.848696  4.998806  5.200126  5.282428  4.716165  4.845981 
dram[4]:  5.455003  6.051821  4.662816  4.928655  4.912500  5.291480  5.549900  5.624745  4.988116  5.517834  4.743503  4.951651  5.229207  5.332260  4.700924  4.842873 
dram[5]:  5.558616  5.581994  4.788965  5.020226  4.936195  5.271392  5.606658  5.811666  5.036681  5.150432  4.713322  4.990465  5.164897  5.498000  4.821628  4.970605 
dram[6]:  5.424906  5.641927  4.753811  4.916569  5.118159  5.133624  5.633128  5.806882  4.943429  5.203115  4.641353  4.927562  5.317655  5.447682  4.813058  4.944986 
dram[7]:  5.410336  5.632229  4.761824  4.816315  4.946301  5.094096  5.562584  5.842553  4.934001  5.130275  4.721910  4.922668  5.304180  5.394137  4.753304  4.948394 
dram[8]:  5.366893  5.722772  4.757046  5.124088  5.108007  5.146857  5.518000  5.906877  4.798055  5.025195  4.786081  5.054985  5.254765  5.416230  4.810056  4.956472 
dram[9]:  5.545687  5.793195  4.847039  5.078821  5.061275  5.174593  5.743554  5.765406  5.057367  5.045673  4.830929  4.889924  5.181875  5.478463  4.889393  4.914383 
dram[10]:  5.455116  5.862559  4.811041  4.967117  5.083179  5.306109  5.469927  5.832630  4.854179  4.988152  4.825187  4.940106  5.289457  5.545332  4.738200  5.025117 
average row locality = 1480534/287159 = 5.155799
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5336      5364      5229      5279      5166      5156      5161      5157      5143      5149      5120      5127      5079      5036      5297      5289 
dram[1]:      5381      5370      5252      5231      5155      5137      5166      5165      5163      5154      5113      5113      5044      5053      5318      5315 
dram[2]:      5374      5355      5266      5269      5165      5148      5162      5146      5171      5155      5126      5140      5064      5056      5297      5286 
dram[3]:      5345      5371      5230      5235      5135      5154      5154      5139      5143      5141      5108      5119      5048      5060      5296      5311 
dram[4]:      5355      5354      5264      5224      5148      5144      5168      5152      5167      5139      5124      5132      5039      5063      5324      5319 
dram[5]:      5368      5359      5236      5232      5163      5145      5144      5151      5153      5135      5123      5120      5057      5048      5328      5316 
dram[6]:      5361      5341      5222      5227      5137      5151      5133      5163      5163      5136      5115      5113      5053      5035      5320      5312 
dram[7]:      5378      5352      5241      5237      5168      5161      5152      5138      5153      5162      5125      5098      5049      5062      5321      5320 
dram[8]:      5370      5367      5239      5233      5134      5156      5159      5138      5168      5161      5126      5109      5063      5065      5309      5341 
dram[9]:      5370      5363      5245      5230      5155      5161      5138      5137      5141      5159      5108      5131      5075      5062      5315      5301 
dram[10]:      5365      5349      5241      5236      5142      5146      5159      5167      5185      5173      5128      5131      5064      5057      5323      5306 
total reads: 914081
bank skew: 5381/5035 = 1.07
chip skew: 83180/82982 = 1.00
number of total write accesses:
dram[0]:      3297      3337      3211      3239      3111      3104      3104      3118      3216      3230      3254      3272      3207      3192      3315      3312 
dram[1]:      3318      3308      3225      3208      3121      3116      3115      3127      3220      3221      3253      3254      3197      3216      3314      3315 
dram[2]:      3336      3307      3223      3229      3130      3120      3129      3126      3234      3221      3262      3259      3210      3209      3304      3298 
dram[3]:      3293      3315      3195      3200      3115      3125      3120      3099      3218      3222      3256      3254      3189      3207      3311      3310 
dram[4]:      3313      3288      3213      3204      3105      3116      3118      3122      3228      3215      3272      3266      3197      3218      3321      3311 
dram[5]:      3309      3321      3183      3207      3115      3110      3109      3119      3223      3219      3262      3254      3212      3199      3322      3308 
dram[6]:      3308      3325      3197      3200      3093      3109      3097      3106      3226      3215      3258      3254      3200      3191      3305      3317 
dram[7]:      3311      3316      3216      3206      3122      3122      3114      3100      3220      3226      3280      3241      3199      3218      3311      3310 
dram[8]:      3319      3303      3200      3191      3095      3115      3118      3108      3219      3216      3264      3257      3208      3211      3301      3313 
dram[9]:      3309      3321      3184      3211      3105      3108      3104      3096      3234      3237      3264      3265      3216      3205      3305      3309 
dram[10]:      3325      3310      3212      3223      3108      3105      3117      3127      3237      3247      3263      3282      3214      3200      3310      3297 
total reads: 566453
bank skew: 3337/3093 = 1.08
chip skew: 51597/51401 = 1.00
average mf latency per bank:
dram[0]:        899       874       659       705      1067       995       916       909       686       781       831       862       794       814       669       678
dram[1]:        859       856       666       710      1004       993       926       877       755       732       903       895       832       847       733       723
dram[2]:        875       829       715       698      1011      1023       920       973       710       720       861       892       852       880       668       724
dram[3]:        898       886       687       694       944      1014       923       905       709       743       910       848       842       823       727       678
dram[4]:        812       942       635       636      1020      1006       979       933       696       710       851       819       842       797       694       714
dram[5]:        856       855       688       673      1031      1068       904       889       695       728       803       824       752       791       703       690
dram[6]:        846       898       661       695      1100      1031       948       905       673       674       844       830       800       751       676       717
dram[7]:        999       885       698       678      1025      1024       953       988       716       703       849       856       778       808       705       701
dram[8]:        889       847       668       706      1054      1031       964       964       695       708       866       794       879       777       700       739
dram[9]:        807       835       711       667      1014      1016       952       905       695       693       799       840       816       809       674       699
dram[10]:        817       840       658       646       968      1004       911       898       708       691       861       896       792       829       763       720
maximum mf latency per bank:
dram[0]:     150390    127184    124886    124996    247678    247651    247680    247633    123787    131463    124032    124017    127110    175449     65358    126865
dram[1]:     127158    127202    124914    134060    247658    247650    247618    247591    180151    131519    172019    144147    156595    127120    145443    125191
dram[2]:     127171    127210    126863    101063    247672    247652    247626    247677    123681    134062    138687    180138    127174    144147    156561    157606
dram[3]:     127194    127167    157277    126868    247681    247680    247587    247607    131477    123784    144166    124021    127175    127163    145316     65438
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     96023    123796    123999    123980    144128    127166    125249    179721
dram[5]:     127192    127188    157272    123796    247698    247671    247600    247592    133929    131498    144161    123955    127140    144147    125160    101342
dram[6]:     127193    127220    124108    124769    247686    247674    247577    247600     57376    131500    134059    123948    156597    127132     65339    125170
dram[7]:     156451    127197    134051    123775    247652    247702    247625    247587    123785    123791    172023    172014    144139    175439    142643    125160
dram[8]:     127214    127203    157240    126869    247671    247695    247610    247660    131571    123796    172019    123952    172032    127151    125269    145316
dram[9]:     127192    127179    126868    100923    247678    247689    247650    247656    131499    123801    124263    144135    127123    127149    157556    156566
dram[10]:     127188    127181     63724    124880    247676    247632    247636    247628    134058     48823    180113    144145    127133    144142    179712    156477
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15538070 n_nop=14989998 n_act=25939 n_pre=25923 n_req=134607 n_rd=332352 n_write=163858 bw_util=0.06387
n_activity=1312453 dram_eff=0.7562
bk0: 21344a 15255631i bk1: 21456a 15240458i bk2: 20916a 15258268i bk3: 21116a 15241545i bk4: 20664a 15263146i bk5: 20624a 15255534i bk6: 20644a 15270592i bk7: 20628a 15261908i bk8: 20572a 15269521i bk9: 20596a 15258574i bk10: 20480a 15257727i bk11: 20508a 15246124i bk12: 20316a 15257690i bk13: 20144a 15250148i bk14: 21188a 15245494i bk15: 21156a 15241662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04894
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15538070 n_nop=14989693 n_act=26009 n_pre=25993 n_req=134658 n_rd=332520 n_write=163855 bw_util=0.06389
n_activity=1312799 dram_eff=0.7562
bk0: 21524a 15248017i bk1: 21480a 15243002i bk2: 21008a 15251214i bk3: 20924a 15247054i bk4: 20620a 15255980i bk5: 20548a 15248607i bk6: 20664a 15266804i bk7: 20660a 15260727i bk8: 20652a 15267868i bk9: 20616a 15258450i bk10: 20452a 15249412i bk11: 20452a 15248769i bk12: 20176a 15260867i bk13: 20212a 15249608i bk14: 21272a 15250531i bk15: 21260a 15237724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04902
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15538070 n_nop=14988608 n_act=26287 n_pre=26271 n_req=134777 n_rd=332720 n_write=164184 bw_util=0.06396
n_activity=1315685 dram_eff=0.7554
bk0: 21496a 15242308i bk1: 21420a 15244257i bk2: 21064a 15247466i bk3: 21076a 15238919i bk4: 20660a 15261474i bk5: 20592a 15247527i bk6: 20648a 15264753i bk7: 20584a 15257719i bk8: 20684a 15258022i bk9: 20620a 15259576i bk10: 20504a 15245522i bk11: 20560a 15245458i bk12: 20256a 15262926i bk13: 20224a 15246845i bk14: 21188a 15247711i bk15: 21144a 15241904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05763
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15538070 n_nop=14990402 n_act=26071 n_pre=26055 n_req=134418 n_rd=331956 n_write=163586 bw_util=0.06378
n_activity=1311300 dram_eff=0.7558
bk0: 21380a 15258492i bk1: 21484a 15246688i bk2: 20920a 15255419i bk3: 20940a 15246595i bk4: 20540a 15257361i bk5: 20616a 15246370i bk6: 20616a 15267709i bk7: 20556a 15265505i bk8: 20572a 15268961i bk9: 20564a 15261460i bk10: 20432a 15253074i bk11: 20476a 15247027i bk12: 20192a 15259770i bk13: 20240a 15251517i bk14: 21184a 15249878i bk15: 21244a 15242115i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04573
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15538070 n_nop=14989498 n_act=26162 n_pre=26146 n_req=134623 n_rd=332464 n_write=163800 bw_util=0.06388
n_activity=1310227 dram_eff=0.7575
bk0: 21420a 15248804i bk1: 21416a 15251008i bk2: 21056a 15250626i bk3: 20896a 15242287i bk4: 20592a 15261892i bk5: 20576a 15251496i bk6: 20672a 15267106i bk7: 20608a 15255432i bk8: 20668a 15263361i bk9: 20556a 15264415i bk10: 20496a 15244781i bk11: 20528a 15243799i bk12: 20156a 15257098i bk13: 20252a 15247894i bk14: 21296a 15248894i bk15: 21276a 15241403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04888
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15538070 n_nop=14989889 n_act=26065 n_pre=26049 n_req=134550 n_rd=332312 n_write=163755 bw_util=0.06385
n_activity=1316328 dram_eff=0.7537
bk0: 21472a 15252004i bk1: 21436a 15244247i bk2: 20944a 15255450i bk3: 20928a 15248630i bk4: 20652a 15262319i bk5: 20580a 15254139i bk6: 20576a 15272407i bk7: 20604a 15262903i bk8: 20612a 15268815i bk9: 20540a 15258546i bk10: 20492a 15247405i bk11: 20480a 15246900i bk12: 20228a 15262936i bk13: 20192a 15251901i bk14: 21312a 15246503i bk15: 21264a 15244024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03783
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15538070 n_nop=14990424 n_act=26124 n_pre=26108 n_req=134383 n_rd=331928 n_write=163486 bw_util=0.06377
n_activity=1310840 dram_eff=0.7559
bk0: 21444a 15248419i bk1: 21364a 15242493i bk2: 20888a 15247957i bk3: 20908a 15240664i bk4: 20548a 15264141i bk5: 20604a 15247869i bk6: 20532a 15272062i bk7: 20652a 15263156i bk8: 20652a 15263809i bk9: 20544a 15257891i bk10: 20460a 15247310i bk11: 20452a 15243466i bk12: 20212a 15258968i bk13: 20140a 15250655i bk14: 21280a 15249355i bk15: 21248a 15242564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04392
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15538070 n_nop=14989118 n_act=26328 n_pre=26312 n_req=134629 n_rd=332468 n_write=163844 bw_util=0.06388
n_activity=1314513 dram_eff=0.7551
bk0: 21512a 15251473i bk1: 21408a 15246584i bk2: 20964a 15250104i bk3: 20948a 15241243i bk4: 20672a 15259858i bk5: 20644a 15252078i bk6: 20608a 15267056i bk7: 20552a 15263516i bk8: 20612a 15267047i bk9: 20648a 15260709i bk10: 20500a 15247172i bk11: 20392a 15246316i bk12: 20196a 15259922i bk13: 20248a 15250260i bk14: 21284a 15250622i bk15: 21280a 15242984i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.04043
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15538070 n_nop=14989583 n_act=26127 n_pre=26111 n_req=134576 n_rd=332552 n_write=163697 bw_util=0.06388
n_activity=1313971 dram_eff=0.7553
bk0: 21480a 15248212i bk1: 21468a 15249483i bk2: 20956a 15257295i bk3: 20932a 15249476i bk4: 20536a 15264106i bk5: 20624a 15254431i bk6: 20636a 15269395i bk7: 20552a 15263160i bk8: 20672a 15263992i bk9: 20644a 15264269i bk10: 20504a 15249747i bk11: 20436a 15245834i bk12: 20252a 15258965i bk13: 20260a 15255905i bk14: 21236a 15252279i bk15: 21364a 15241410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03476
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15538070 n_nop=14990105 n_act=25952 n_pre=25936 n_req=134564 n_rd=332364 n_write=163713 bw_util=0.06385
n_activity=1312826 dram_eff=0.7557
bk0: 21480a 15250822i bk1: 21452a 15244546i bk2: 20980a 15256665i bk3: 20920a 15241065i bk4: 20620a 15265190i bk5: 20644a 15256007i bk6: 20552a 15269663i bk7: 20548a 15264248i bk8: 20564a 15268386i bk9: 20636a 15262148i bk10: 20432a 15253064i bk11: 20524a 15242759i bk12: 20300a 15259159i bk13: 20248a 15252389i bk14: 21260a 15251453i bk15: 21204a 15241632i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03918
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15538070 n_nop=14989270 n_act=26096 n_pre=26080 n_req=134749 n_rd=332688 n_write=163936 bw_util=0.06392
n_activity=1313290 dram_eff=0.7563
bk0: 21460a 15247458i bk1: 21396a 15246643i bk2: 20964a 15248854i bk3: 20944a 15240165i bk4: 20568a 15264738i bk5: 20584a 15253272i bk6: 20636a 15265691i bk7: 20668a 15259760i bk8: 20740a 15264709i bk9: 20692a 15254686i bk10: 20512a 15245923i bk11: 20524a 15238794i bk12: 20256a 15257809i bk13: 20228a 15251304i bk14: 21292a 15252482i bk15: 21224a 15246046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.0497

========= L2 cache stats =========
L2_cache_bank[0]: Access = 145802, Miss = 41531, Miss_rate = 0.285, Pending_hits = 68747, Reservation_fails = 136
L2_cache_bank[1]: Access = 145900, Miss = 41557, Miss_rate = 0.285, Pending_hits = 68693, Reservation_fails = 214
L2_cache_bank[2]: Access = 145799, Miss = 41592, Miss_rate = 0.285, Pending_hits = 68639, Reservation_fails = 190
L2_cache_bank[3]: Access = 145747, Miss = 41538, Miss_rate = 0.285, Pending_hits = 68594, Reservation_fails = 197
L2_cache_bank[4]: Access = 145915, Miss = 41625, Miss_rate = 0.285, Pending_hits = 68695, Reservation_fails = 164
L2_cache_bank[5]: Access = 145762, Miss = 41555, Miss_rate = 0.285, Pending_hits = 68618, Reservation_fails = 183
L2_cache_bank[6]: Access = 145487, Miss = 41459, Miss_rate = 0.285, Pending_hits = 68622, Reservation_fails = 190
L2_cache_bank[7]: Access = 145675, Miss = 41530, Miss_rate = 0.285, Pending_hits = 68695, Reservation_fails = 156
L2_cache_bank[8]: Access = 145806, Miss = 41589, Miss_rate = 0.285, Pending_hits = 68645, Reservation_fails = 211
L2_cache_bank[9]: Access = 145669, Miss = 41527, Miss_rate = 0.285, Pending_hits = 68648, Reservation_fails = 134
L2_cache_bank[10]: Access = 145832, Miss = 41572, Miss_rate = 0.285, Pending_hits = 68639, Reservation_fails = 176
L2_cache_bank[11]: Access = 145690, Miss = 41506, Miss_rate = 0.285, Pending_hits = 68615, Reservation_fails = 173
L2_cache_bank[12]: Access = 145593, Miss = 41504, Miss_rate = 0.285, Pending_hits = 68619, Reservation_fails = 190
L2_cache_bank[13]: Access = 145616, Miss = 41478, Miss_rate = 0.285, Pending_hits = 68602, Reservation_fails = 194
L2_cache_bank[14]: Access = 145882, Miss = 41587, Miss_rate = 0.285, Pending_hits = 68561, Reservation_fails = 227
L2_cache_bank[15]: Access = 145703, Miss = 41530, Miss_rate = 0.285, Pending_hits = 68646, Reservation_fails = 168
L2_cache_bank[16]: Access = 145805, Miss = 41568, Miss_rate = 0.285, Pending_hits = 68722, Reservation_fails = 153
L2_cache_bank[17]: Access = 145781, Miss = 41570, Miss_rate = 0.285, Pending_hits = 68736, Reservation_fails = 136
L2_cache_bank[18]: Access = 145782, Miss = 41547, Miss_rate = 0.285, Pending_hits = 68713, Reservation_fails = 144
L2_cache_bank[19]: Access = 145742, Miss = 41544, Miss_rate = 0.285, Pending_hits = 68746, Reservation_fails = 151
L2_cache_bank[20]: Access = 145926, Miss = 41607, Miss_rate = 0.285, Pending_hits = 68747, Reservation_fails = 160
L2_cache_bank[21]: Access = 145841, Miss = 41565, Miss_rate = 0.285, Pending_hits = 68753, Reservation_fails = 138
L2_total_cache_accesses = 3206755
L2_total_cache_misses = 914081
L2_total_cache_miss_rate = 0.2850
L2_total_cache_pending_hits = 1510695
L2_total_cache_reservation_fails = 3785
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50448
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1389179
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 837245
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 731511
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121300
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 76820
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3784
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2276872
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 929631
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=6926736
icnt_total_pkts_simt_to_mem=4996528
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.62278
	minimum = 6
	maximum = 39
Network latency average = 8.4437
	minimum = 6
	maximum = 34
Slowest packet = 6230264
Flit latency average = 8.35591
	minimum = 6
	maximum = 34
Slowest flit = 11643935
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000864164
	minimum = 0.00070747 (at node 26)
	maximum = 0.00100125 (at node 32)
Accepted packet rate average = 0.000864164
	minimum = 0.00070747 (at node 26)
	maximum = 0.00100125 (at node 32)
Injected flit rate average = 0.00131688
	minimum = 0.000739981 (at node 26)
	maximum = 0.0019853 (at node 32)
Accepted flit rate average= 0.00131688
	minimum = 0.00100714 (at node 34)
	maximum = 0.00162485 (at node 20)
Injected packet length average = 1.52388
Accepted packet length average = 1.52388
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5985 (24 samples)
	minimum = 6 (24 samples)
	maximum = 90.5 (24 samples)
Network latency average = 9.83155 (24 samples)
	minimum = 6 (24 samples)
	maximum = 82.125 (24 samples)
Flit latency average = 9.60532 (24 samples)
	minimum = 6 (24 samples)
	maximum = 81.125 (24 samples)
Fragmentation average = 0.0218969 (24 samples)
	minimum = 0 (24 samples)
	maximum = 25.4583 (24 samples)
Injected packet rate average = 0.0509977 (24 samples)
	minimum = 0.0453486 (24 samples)
	maximum = 0.0580523 (24 samples)
Accepted packet rate average = 0.0509977 (24 samples)
	minimum = 0.0453486 (24 samples)
	maximum = 0.0580523 (24 samples)
Injected flit rate average = 0.0979795 (24 samples)
	minimum = 0.0709278 (24 samples)
	maximum = 0.132233 (24 samples)
Accepted flit rate average = 0.0979795 (24 samples)
	minimum = 0.0904413 (24 samples)
	maximum = 0.104292 (24 samples)
Injected packet size average = 1.92125 (24 samples)
Accepted packet size average = 1.92125 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 37 min, 1 sec (9421 sec)
gpgpu_simulation_rate = 56565 (inst/sec)
gpgpu_simulation_rate = 1492 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 2 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 25 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 25: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 25 
gpu_sim_cycle = 44393
gpu_sim_insn = 23088912
gpu_ipc =     520.1025
gpu_tot_sim_cycle = 14330800
gpu_tot_sim_insn = 555993828
gpu_tot_ipc =      38.7971
gpu_tot_issued_cta = 1638400
max_total_param_size = 0
gpu_stall_dramfull = 344151
gpu_stall_icnt2sh    = 175881
partiton_reqs_in_parallel = 976623
partiton_reqs_in_parallel_total    = 183751300
partiton_level_parallism =      21.9995
partiton_level_parallism_total  =      12.8903
partiton_reqs_in_parallel_util = 976623
partiton_reqs_in_parallel_util_total    = 183751300
gpu_sim_cycle_parition_util = 44393
gpu_tot_sim_cycle_parition_util    = 8367255
partiton_level_parallism_util =      21.9995
partiton_level_parallism_util_total  =      21.9610
partiton_replys_in_parallel = 204472
partiton_replys_in_parallel_total    = 3206755
L2_BW  =     436.5705 GB/Sec
L2_BW_total  =      22.5619 GB/Sec
gpu_total_sim_rate=57777

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19994509
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 9764864
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9763072
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19988210
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 9764864
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19994509
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
48884, 47764, 48496, 48080, 48476, 47801, 48510, 47504, 48050, 47039, 47889, 46821, 47569, 46475, 47450, 46123, 46904, 45541, 46673, 44998, 46352, 45192, 45839, 44924, 45350, 44924, 45515, 44517, 45456, 44566, 45381, 44430, 
gpgpu_n_tot_thrd_icount = 1174920224
gpgpu_n_tot_w_icount = 36716257
gpgpu_n_stall_shd_mem = 435833
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2407944
gpgpu_n_mem_write_global = 1003031
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 37797660
gpgpu_n_store_insn = 15748965
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 156237824
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 198855
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2775642	W0_Idle:345214805	W0_Scoreboard:90654586	W1:275346	W2:2889	W3:6	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:36438007	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 19198320 {8:2399790,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 69484056 {40:85443,72:917588,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 326160 {40:8154,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 146334928 {40:826725,72:1572983,136:82,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8024248 {8:1003031,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 326160 {40:8154,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1708 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 371 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 14330799 
mrq_lat_table:478934 	31389 	44628 	81602 	162415 	236271 	312449 	148847 	77938 	8347 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1962836 	1285639 	141449 	12001 	1297 	441 	1973 	2093 	1417 	1528 	329 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	55 	2921747 	297157 	18404 	5058 	99760 	42242 	16572 	836 	390 	1267 	411 	1970 	2086 	1431 	1512 	329 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1625348 	744691 	37896 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	280601 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2252 	594 	334 	101 	79 	61 	77 	60 	44 	23 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    365115    459478    429054    383402    517218    504087    429220    428861    431583    362386    470096    429350    472418    503333    429792    545866 
dram[1]:    419272    362190    377120    355783    417334    367120    421717    473404    368743    523429    319312    364387    417211    357507    429902    545816 
dram[2]:    355779    392450    428328    381117    425615    428162    331448    413781    364738    363488    496678    366809    465376    532358    331530    515729 
dram[3]:    495596    389163    365672    640153    350249    517283    425677    514858    366950    495254    352284    433314    352317    398313    427989    480261 
dram[4]:    417123    595758    421749    437033    675124    363180    425986    354100    354070    399682    368483    537789    472127    428465    426413    422977 
dram[5]:    676949    363930    356050    422562    502359    397215    427991    419976    366766    359141    396937    365059    448559    391880    428470    474153 
dram[6]:    423613    483695    429118    436776    363185    363140    445742    420729    368911    488853    365234    418025    471971    472275    448763    429508 
dram[7]:    383221    493889    394057    433690    363396    448992    427079    439418    315237    437277    383613    433778    420354    342733    506184    475756 
dram[8]:    356368    366931    298592    358840    363248    362105    428959    481187    397815    473366    380442    482787    314276    471902    545679    459921 
dram[9]:    383878    378943    371514    442068    363154    472172    331761    485236    366857    363865    357122    383584    473592    450007    474694    427862 
dram[10]:    367863    370739    383816    428082    363236    363355    426120    501963    363727    363876    364567    423366    474118    471982    418520    427862 
average row accesses per activate:
dram[0]:  5.404915  5.342317  4.847558  4.857372  4.861691  5.050974  5.351695  5.524611  4.769723  4.987771  4.660427  4.786894  5.025525  5.265550  4.671072  4.825881 
dram[1]:  5.157515  5.612220  4.726799  5.112684  4.776039  5.045117  5.311111  5.457846  4.756900  5.087500  4.678329  4.809345  5.156323  5.222353  4.546529  4.767876 
dram[2]:  5.098684  5.502082  4.683316  4.796306  4.952514  5.024446  5.252225  5.500000  4.666667  4.971683  4.470119  4.816086  5.174956  5.221893  4.517682  4.930757 
dram[3]:  5.491969  5.477286  4.776539  4.817210  4.861708  4.913430  5.248223  5.579949  4.814217  5.062323  4.700895  4.846237  5.011952  5.111690  4.558969  4.717581 
dram[4]:  5.201350  5.776735  4.525712  4.780786  4.774595  5.100864  5.281380  5.461967  4.806849  5.317668  4.607783  4.808681  5.013076  5.213192  4.610972  4.717135 
dram[5]:  5.298516  5.352535  4.638002  4.854144  4.760776  5.051547  5.264005  5.549499  4.853963  4.993285  4.580266  4.850163  4.984763  5.248658  4.622500  4.801980 
dram[6]:  5.204380  5.413450  4.623263  4.759641  4.976823  4.923719  5.388515  5.493482  4.802357  5.060727  4.524508  4.766116  5.120000  5.217082  4.650529  4.789501 
dram[7]:  5.225661  5.405484  4.608253  4.730890  4.793085  4.949721  5.272186  5.608031  4.804289  4.953591  4.579216  4.765366  5.083141  5.215548  4.615385  4.812957 
dram[8]:  5.156579  5.495554  4.658423  4.934937  4.935991  5.005096  5.303411  5.697224  4.659409  4.857221  4.678293  4.925069  5.052571  5.235642  4.640302  4.811134 
dram[9]:  5.284330  5.496751  4.658575  4.902333  4.899500  5.011325  5.487865  5.548773  4.850568  4.880174  4.690289  4.739314  4.998871  5.284431  4.722848  4.775182 
dram[10]:  5.188721  5.597819  4.651055  4.774499  4.914763  5.107639  5.288530  5.630076  4.696606  4.840665  4.633919  4.769883  5.051399  5.316677  4.623494  4.852087 
average row locality = 1582940/318082 = 4.976515
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5729      5765      5615      5663      5548      5534      5541      5544      5529      5538      5503      5513      5457      5411      5683      5675 
dram[1]:      5777      5768      5641      5617      5537      5520      5547      5554      5545      5538      5496      5492      5417      5421      5711      5696 
dram[2]:      5768      5746      5660      5663      5546      5530      5538      5525      5548      5535      5508      5521      5437      5427      5689      5679 
dram[3]:      5736      5764      5619      5620      5519      5536      5537      5519      5524      5521      5481      5499      5417      5435      5689      5701 
dram[4]:      5748      5748      5651      5612      5530      5530      5557      5530      5552      5519      5511      5510      5417      5437      5721      5707 
dram[5]:      5764      5757      5630      5613      5542      5524      5523      5536      5531      5515      5502      5492      5432      5416      5712      5706 
dram[6]:      5756      5737      5599      5611      5522      5532      5524      5546      5547      5508      5496      5494      5433      5409      5712      5699 
dram[7]:      5773      5748      5629      5625      5549      5544      5535      5517      5538      5540      5506      5473      5420      5441      5713      5705 
dram[8]:      5766      5766      5632      5622      5511      5541      5544      5524      5558      5542      5511      5488      5441      5439      5703      5730 
dram[9]:      5764      5768      5633      5622      5535      5546      5521      5524      5526      5531      5488      5512      5447      5432      5700      5688 
dram[10]:      5764      5741      5633      5629      5522      5529      5545      5552      5563      5557      5502      5511      5435      5430      5711      5691 
total reads: 981688
bank skew: 5777/5409 = 1.07
chip skew: 89320/89117 = 1.00
number of total write accesses:
dram[0]:      3508      3552      3416      3430      3310      3285      3300      3323      3419      3435      3459      3472      3403      3393      3505      3499 
dram[1]:      3522      3509      3425      3412      3313      3314      3296      3315      3417      3416      3463      3463      3390      3410      3523      3506 
dram[2]:      3532      3503      3435      3426      3319      3308      3312      3308      3426      3419      3468      3461      3407      3398      3509      3507 
dram[3]:      3496      3520      3380      3393      3305      3318      3322      3275      3416      3414      3446      3452      3389      3398      3511      3503 
dram[4]:      3500      3489      3414      3395      3303      3320      3321      3302      3432      3420      3488      3463      3401      3415      3524      3515 
dram[5]:      3519      3535      3377      3406      3294      3296      3310      3321      3410      3408      3457      3442      3401      3386      3533      3509 
dram[6]:      3513      3520      3384      3399      3282      3311      3297      3304      3419      3409      3458      3452      3399      3387      3510      3516 
dram[7]:      3513      3517      3417      3411      3323      3316      3317      3282      3422      3426      3483      3443      3384      3415      3527      3507 
dram[8]:      3521      3505      3410      3404      3280      3298      3318      3301      3430      3405      3476      3451      3401      3404      3508      3517 
dram[9]:      3510      3538      3386      3413      3289      3304      3298      3293      3433      3429      3447      3469      3406      3393      3519      3509 
dram[10]:      3529      3501      3404      3433      3300      3297      3308      3321      3431      3466      3460      3485      3410      3401      3499      3494 
total reads: 601252
bank skew: 3552/3275 = 1.08
chip skew: 54739/54538 = 1.00
average mf latency per bank:
dram[0]:        872       850       647       692      1028       964       888       882       674       761       808       838       775       796       659       667
dram[1]:        836       833       655       696       969       959       898       852       739       717       875       869       812       826       717       709
dram[2]:        851       808       701       684       977       990       893       943       697       705       837       867       829       856       655       709
dram[3]:        872       861       678       681       914       980       894       880       694       727       883       825       820       803       711       667
dram[4]:        792       915       625       628       985       971       946       907       682       697       827       799       819       780       683       701
dram[5]:        832       832       676       662       996      1031       877       862       682       713       783       803       735       773       689       677
dram[6]:        824       874       651       683      1060       995       918       879       661       664       821       808       780       735       663       704
dram[7]:        967       861       685       667       989       990       922       958       702       691       826       833       760       789       691       689
dram[8]:        864       825       658       692      1017       997       932       935       680       694       842       775       857       761       686       724
dram[9]:        787       812       696       655       980       981       921       878       682       681       780       817       797       790       661       687
dram[10]:        796       819       646       636       938       970       884       874       694       677       838       869       774       808       746       706
maximum mf latency per bank:
dram[0]:     150390    127184    124886    124996    247678    247651    247680    247633    123787    131463    124032    124017    127110    175449     65358    126865
dram[1]:     127158    127202    124914    134060    247658    247650    247618    247591    180151    131519    172019    144147    156595    127120    145443    125191
dram[2]:     127171    127210    126863    101063    247672    247652    247626    247677    123681    134062    138687    180138    127174    144147    156561    157606
dram[3]:     127194    127167    157277    126868    247681    247680    247587    247607    131477    123784    144166    124021    127175    127163    145316     65438
dram[4]:     127164    127173     63690     63721    247683    247711    247602    247612     96023    123796    123999    123980    144128    127166    125249    179721
dram[5]:     127192    127188    157272    123796    247698    247671    247600    247592    133929    131498    144161    123955    127140    144147    125160    101342
dram[6]:     127193    127220    124108    124769    247686    247674    247577    247600     57376    131500    134059    123948    156597    127132     65339    125170
dram[7]:     156451    127197    134051    123775    247652    247702    247625    247587    123785    123791    172023    172014    144139    175439    142643    125160
dram[8]:     127214    127203    157240    126869    247671    247695    247610    247660    131571    123796    172019    123952    172032    127151    125269    145316
dram[9]:     127192    127179    126868    100923    247678    247689    247650    247656    131499    123801    124263    144135    127123    127149    157556    156566
dram[10]:     127188    127181     63724    124880    247676    247632    247636    247628    134058     48823    180113    144145    127133    144142    179712    156477
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0x800fff80, atomic=0 1 entries : 0x7f9cccce1760 :  mf: uid=33776485, sid21:w12, part=0, addr=0x800fff80, load , size=32, unknown  status = IN_PARTITION_DRAM (14330799), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15620500 n_nop=15030406 n_act=28792 n_pre=28776 n_req=143957 n_rd=356988 n_write=175538 bw_util=0.06818
n_activity=1393751 dram_eff=0.7642
bk0: 22916a 15308377i bk1: 23060a 15290077i bk2: 22460a 15310648i bk3: 22652a 15295950i bk4: 22192a 15317316i bk5: 22136a 15310478i bk6: 22164a 15325267i bk7: 22176a 15316044i bk8: 22116a 15322428i bk9: 22152a 15308123i bk10: 22012a 15309655i bk11: 22048a 15299307i bk12: 21828a 15310696i bk13: 21644a 15303454i bk14: 22732a 15298083i bk15: 22700a 15296137i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11033
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15620500 n_nop=15030318 n_act=28815 n_pre=28799 n_req=143971 n_rd=357108 n_write=175460 bw_util=0.06819
n_activity=1394231 dram_eff=0.764
bk0: 23108a 15300425i bk1: 23072a 15295809i bk2: 22564a 15303418i bk3: 22468a 15298771i bk4: 22148a 15309033i bk5: 22080a 15300906i bk6: 22188a 15321871i bk7: 22216a 15314550i bk8: 22180a 15321313i bk9: 22152a 15312029i bk10: 21984a 15300630i bk11: 21968a 15300458i bk12: 21668a 15314625i bk13: 21684a 15304516i bk14: 22844a 15300984i bk15: 22784a 15292653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.10836
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15620500 n_nop=15029345 n_act=29077 n_pre=29061 n_req=144058 n_rd=357280 n_write=175737 bw_util=0.06825
n_activity=1396989 dram_eff=0.7631
bk0: 23072a 15296952i bk1: 22984a 15298954i bk2: 22640a 15300750i bk3: 22652a 15291942i bk4: 22184a 15312952i bk5: 22120a 15300769i bk6: 22152a 15320801i bk7: 22100a 15312563i bk8: 22192a 15311888i bk9: 22140a 15312333i bk10: 22032a 15298645i bk11: 22084a 15299404i bk12: 21748a 15318065i bk13: 21708a 15302098i bk14: 22756a 15299829i bk15: 22716a 15292873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11591
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15620500 n_nop=15031336 n_act=28834 n_pre=28818 n_req=143655 n_rd=356468 n_write=175044 bw_util=0.06805
n_activity=1392386 dram_eff=0.7635
bk0: 22944a 15311726i bk1: 23056a 15299069i bk2: 22476a 15309596i bk3: 22480a 15299909i bk4: 22076a 15311873i bk5: 22144a 15298363i bk6: 22148a 15320567i bk7: 22076a 15319455i bk8: 22096a 15324235i bk9: 22084a 15316610i bk10: 21924a 15307140i bk11: 21996a 15300685i bk12: 21668a 15315975i bk13: 21740a 15306935i bk14: 22756a 15301809i bk15: 22804a 15293495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.10484
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15620500 n_nop=15030009 n_act=28933 n_pre=28917 n_req=143982 n_rd=357120 n_write=175521 bw_util=0.0682
n_activity=1391557 dram_eff=0.7655
bk0: 22992a 15303421i bk1: 22992a 15302563i bk2: 22604a 15304545i bk3: 22448a 15296919i bk4: 22120a 15315618i bk5: 22120a 15302766i bk6: 22228a 15317605i bk7: 22120a 15309949i bk8: 22208a 15316535i bk9: 22076a 15317323i bk10: 22044a 15296636i bk11: 22040a 15297600i bk12: 21668a 15311664i bk13: 21748a 15302468i bk14: 22884a 15298757i bk15: 22828a 15292756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11461
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15620500 n_nop=15030444 n_act=28959 n_pre=28943 n_req=143799 n_rd=356780 n_write=175374 bw_util=0.06814
n_activity=1397526 dram_eff=0.7616
bk0: 23056a 15305370i bk1: 23028a 15295373i bk2: 22520a 15307916i bk3: 22452a 15301967i bk4: 22168a 15316952i bk5: 22096a 15308904i bk6: 22092a 15325692i bk7: 22144a 15317111i bk8: 22124a 15324224i bk9: 22060a 15311962i bk10: 22008a 15303663i bk11: 21968a 15304055i bk12: 21728a 15318262i bk13: 21664a 15309457i bk14: 22848a 15298608i bk15: 22824a 15297346i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09233
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15620500 n_nop=15030929 n_act=28943 n_pre=28927 n_req=143685 n_rd=356500 n_write=175201 bw_util=0.06808
n_activity=1392007 dram_eff=0.7639
bk0: 23024a 15299196i bk1: 22948a 15296117i bk2: 22396a 15303675i bk3: 22444a 15292129i bk4: 22088a 15319062i bk5: 22128a 15299191i bk6: 22096a 15323741i bk7: 22184a 15315288i bk8: 22188a 15317465i bk9: 22032a 15313093i bk10: 21984a 15302790i bk11: 21976a 15297534i bk12: 21732a 15314882i bk13: 21636a 15304636i bk14: 22848a 15300518i bk15: 22796a 15295121i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.10402
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15620500 n_nop=15029622 n_act=29108 n_pre=29092 n_req=143959 n_rd=357024 n_write=175654 bw_util=0.0682
n_activity=1395816 dram_eff=0.7632
bk0: 23092a 15303686i bk1: 22992a 15299129i bk2: 22516a 15301371i bk3: 22500a 15294353i bk4: 22196a 15312441i bk5: 22176a 15303865i bk6: 22140a 15320086i bk7: 22068a 15317204i bk8: 22152a 15318671i bk9: 22160a 15313729i bk10: 22024a 15298759i bk11: 21892a 15300980i bk12: 21680a 15315537i bk13: 21764a 15304536i bk14: 22852a 15302012i bk15: 22820a 15297392i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.10732
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15620500 n_nop=15030146 n_act=28878 n_pre=28862 n_req=143947 n_rd=357272 n_write=175342 bw_util=0.06819
n_activity=1395172 dram_eff=0.7635
bk0: 23064a 15300703i bk1: 23064a 15303015i bk2: 22528a 15309483i bk3: 22488a 15300704i bk4: 22044a 15319444i bk5: 22164a 15307775i bk6: 22176a 15322068i bk7: 22096a 15316013i bk8: 22232a 15314281i bk9: 22168a 15316138i bk10: 22044a 15299704i bk11: 21952a 15298862i bk12: 21764a 15313383i bk13: 21756a 15310324i bk14: 22812a 15304344i bk15: 22920a 15293930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09966
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15620500 n_nop=15030591 n_act=28792 n_pre=28776 n_req=143873 n_rd=356948 n_write=175393 bw_util=0.06816
n_activity=1394075 dram_eff=0.7637
bk0: 23056a 15304662i bk1: 23072a 15295995i bk2: 22532a 15309970i bk3: 22488a 15293363i bk4: 22140a 15320827i bk5: 22184a 15309255i bk6: 22084a 15323540i bk7: 22096a 15316934i bk8: 22104a 15322132i bk9: 22124a 15316828i bk10: 21952a 15309647i bk11: 22048a 15296361i bk12: 21788a 15314541i bk13: 21728a 15307540i bk14: 22800a 15305993i bk15: 22752a 15294454i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09491
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15620500 n_nop=15029749 n_act=28952 n_pre=28936 n_req=144054 n_rd=357260 n_write=175603 bw_util=0.06823
n_activity=1394579 dram_eff=0.7642
bk0: 23056a 15300994i bk1: 22964a 15302308i bk2: 22532a 15302776i bk3: 22516a 15290140i bk4: 22088a 15317174i bk5: 22116a 15306941i bk6: 22180a 15319855i bk7: 22208a 15314229i bk8: 22252a 15318927i bk9: 22228a 15306695i bk10: 22008a 15299447i bk11: 22044a 15291647i bk12: 21740a 15310833i bk13: 21720a 15305650i bk14: 22844a 15306297i bk15: 22764a 15300455i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11068

========= L2 cache stats =========
L2_cache_bank[0]: Access = 155123, Miss = 44605, Miss_rate = 0.288, Pending_hits = 71721, Reservation_fails = 137
L2_cache_bank[1]: Access = 155224, Miss = 44643, Miss_rate = 0.288, Pending_hits = 71671, Reservation_fails = 215
L2_cache_bank[2]: Access = 155097, Miss = 44671, Miss_rate = 0.288, Pending_hits = 71600, Reservation_fails = 190
L2_cache_bank[3]: Access = 155038, Miss = 44606, Miss_rate = 0.288, Pending_hits = 71559, Reservation_fails = 199
L2_cache_bank[4]: Access = 155206, Miss = 44694, Miss_rate = 0.288, Pending_hits = 71651, Reservation_fails = 165
L2_cache_bank[5]: Access = 155048, Miss = 44626, Miss_rate = 0.288, Pending_hits = 71583, Reservation_fails = 184
L2_cache_bank[6]: Access = 154780, Miss = 44522, Miss_rate = 0.288, Pending_hits = 71588, Reservation_fails = 190
L2_cache_bank[7]: Access = 154932, Miss = 44595, Miss_rate = 0.288, Pending_hits = 71657, Reservation_fails = 157
L2_cache_bank[8]: Access = 155116, Miss = 44687, Miss_rate = 0.288, Pending_hits = 71639, Reservation_fails = 211
L2_cache_bank[9]: Access = 154978, Miss = 44593, Miss_rate = 0.288, Pending_hits = 71593, Reservation_fails = 134
L2_cache_bank[10]: Access = 155089, Miss = 44636, Miss_rate = 0.288, Pending_hits = 71600, Reservation_fails = 177
L2_cache_bank[11]: Access = 154985, Miss = 44559, Miss_rate = 0.288, Pending_hits = 71578, Reservation_fails = 173
L2_cache_bank[12]: Access = 154892, Miss = 44589, Miss_rate = 0.288, Pending_hits = 71590, Reservation_fails = 190
L2_cache_bank[13]: Access = 154891, Miss = 44536, Miss_rate = 0.288, Pending_hits = 71557, Reservation_fails = 194
L2_cache_bank[14]: Access = 155177, Miss = 44663, Miss_rate = 0.288, Pending_hits = 71533, Reservation_fails = 227
L2_cache_bank[15]: Access = 154987, Miss = 44593, Miss_rate = 0.288, Pending_hits = 71601, Reservation_fails = 168
L2_cache_bank[16]: Access = 155135, Miss = 44666, Miss_rate = 0.288, Pending_hits = 71703, Reservation_fails = 153
L2_cache_bank[17]: Access = 155086, Miss = 44652, Miss_rate = 0.288, Pending_hits = 71694, Reservation_fails = 136
L2_cache_bank[18]: Access = 155038, Miss = 44614, Miss_rate = 0.288, Pending_hits = 71675, Reservation_fails = 145
L2_cache_bank[19]: Access = 155047, Miss = 44623, Miss_rate = 0.288, Pending_hits = 71710, Reservation_fails = 152
L2_cache_bank[20]: Access = 155219, Miss = 44675, Miss_rate = 0.288, Pending_hits = 71707, Reservation_fails = 161
L2_cache_bank[21]: Access = 155139, Miss = 44640, Miss_rate = 0.288, Pending_hits = 71717, Reservation_fails = 138
L2_total_cache_accesses = 3411227
L2_total_cache_misses = 981688
L2_total_cache_miss_rate = 0.2878
L2_total_cache_pending_hits = 1575927
L2_total_cache_reservation_fails = 3796
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 52362
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1453758
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 901824
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 801230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121953
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 79848
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3795
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2407944
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1003031
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=7393352
icnt_total_pkts_simt_to_mem=5340000
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.2697
	minimum = 6
	maximum = 63
Network latency average = 9.62033
	minimum = 6
	maximum = 63
Slowest packet = 6802466
Flit latency average = 8.81008
	minimum = 6
	maximum = 63
Slowest flit = 12693007
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0921211
	minimum = 0.0818391 (at node 7)
	maximum = 0.105087 (at node 44)
Accepted packet rate average = 0.0921211
	minimum = 0.0818391 (at node 7)
	maximum = 0.105087 (at node 44)
Injected flit rate average = 0.182485
	minimum = 0.13739 (at node 9)
	maximum = 0.2393 (at node 44)
Accepted flit rate average= 0.182485
	minimum = 0.174986 (at node 46)
	maximum = 0.188705 (at node 5)
Injected packet length average = 1.98093
Accepted packet length average = 1.98093
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5853 (25 samples)
	minimum = 6 (25 samples)
	maximum = 89.4 (25 samples)
Network latency average = 9.8231 (25 samples)
	minimum = 6 (25 samples)
	maximum = 81.36 (25 samples)
Flit latency average = 9.57351 (25 samples)
	minimum = 6 (25 samples)
	maximum = 80.4 (25 samples)
Fragmentation average = 0.021021 (25 samples)
	minimum = 0 (25 samples)
	maximum = 24.44 (25 samples)
Injected packet rate average = 0.0526426 (25 samples)
	minimum = 0.0468082 (25 samples)
	maximum = 0.0599337 (25 samples)
Accepted packet rate average = 0.0526426 (25 samples)
	minimum = 0.0468082 (25 samples)
	maximum = 0.0599337 (25 samples)
Injected flit rate average = 0.10136 (25 samples)
	minimum = 0.0735863 (25 samples)
	maximum = 0.136516 (25 samples)
Accepted flit rate average = 0.10136 (25 samples)
	minimum = 0.0938231 (25 samples)
	maximum = 0.107669 (25 samples)
Injected packet size average = 1.92543 (25 samples)
Accepted packet size average = 1.92543 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 40 min, 23 sec (9623 sec)
gpgpu_simulation_rate = 57777 (inst/sec)
gpgpu_simulation_rate = 1489 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 26: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 26 
gpu_sim_cycle = 2679607
gpu_sim_insn = 21177968
gpu_ipc =       7.9034
gpu_tot_sim_cycle = 17232557
gpu_tot_sim_insn = 577171796
gpu_tot_ipc =      33.4931
gpu_tot_issued_cta = 1703936
max_total_param_size = 0
gpu_stall_dramfull = 344151
gpu_stall_icnt2sh    = 176651
partiton_reqs_in_parallel = 58951354
partiton_reqs_in_parallel_total    = 184727923
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      14.1406
partiton_reqs_in_parallel_util = 58951354
partiton_reqs_in_parallel_util_total    = 184727923
gpu_sim_cycle_parition_util = 2679607
gpu_tot_sim_cycle_parition_util    = 8411648
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9704
partiton_replys_in_parallel = 117127
partiton_replys_in_parallel_total    = 3411227
L2_BW  =       4.1431 GB/Sec
L2_BW_total  =      19.4070 GB/Sec
gpu_total_sim_rate=48933

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20891037
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10289152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10287360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20884738
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10289152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20891037
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
51255, 49863, 50758, 50064, 50681, 49885, 50516, 49450, 50056, 49139, 49990, 48741, 49486, 48569, 49468, 47925, 48775, 47424, 48737, 46744, 48430, 47130, 47966, 46680, 47270, 46816, 47395, 46221, 47258, 46230, 47318, 46178, 
gpgpu_n_tot_thrd_icount = 1226132384
gpgpu_n_tot_w_icount = 38316637
gpgpu_n_stall_shd_mem = 436308
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2521139
gpgpu_n_mem_write_global = 1006963
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 38894812
gpgpu_n_store_insn = 15753013
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 164626432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 199330
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2927832	W0_Idle:402596647	W0_Scoreboard:181728252	W1:492915	W2:9387	W3:63	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:37814263	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20039112 {8:2504889,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 69641336 {40:89375,72:917588,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 650000 {40:16250,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 150575528 {40:931203,72:1573342,136:344,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8055704 {8:1006963,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 650000 {40:16250,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 1708 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 423 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 17230244 
mrq_lat_table:510382 	32621 	45663 	83583 	168410 	238136 	312773 	148848 	77938 	8347 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2040690 	1321960 	141454 	12001 	1375 	491 	2076 	2481 	2553 	2590 	459 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	55 	3022960 	298244 	18409 	5058 	111630 	42242 	16574 	839 	390 	1365 	441 	2091 	2830 	2193 	2574 	459 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1714205 	768707 	38218 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	283899 	
mf_lat_pw_table:634 	0 	0 	0 	0 	0 	0 	2525 	613 	335 	107 	90 	72 	91 	90 	80 	28 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    365115    459478    429054    383402    517218    504087    429220    428861    431583    362386    470096    429350    472418    503333    429792    545866 
dram[1]:    419272    362190    377120    355783    417334    367120    421717    473404    368743    523429    319312    364387    417211    357507    429902    545816 
dram[2]:    355779    392450    428328    381117    425615    428162    331448    413781    364738    363488    496678    366809    465376    532358    331530    515729 
dram[3]:    495596    389163    365672    640153    350249    517283    425677    514858    366950    495254    352284    433314    352317    398313    427989    480261 
dram[4]:    417123    595758    421749    437033    675124    363180    425986    354100    354070    399682    368483    537789    472127    428465    426413    422977 
dram[5]:    676949    363930    356050    422562    502359    397215    427991    419976    366766    359141    396937    365059    448559    391880    428470    474153 
dram[6]:    423613    483695    429118    436776    363185    363140    445742    420729    368911    488853    365234    418025    471971    472275    448763    429508 
dram[7]:    383221    493889    394057    433690    363396    448992    427079    439418    315237    437277    383613    433778    420354    342733    506184    475756 
dram[8]:    356368    366931    298592    358840    363248    362105    428959    481187    397815    473366    380442    482787    314276    471902    545679    459921 
dram[9]:    383878    378943    371514    442068    363154    472172    331761    485236    366857    363865    357122    383584    473592    450007    474694    427862 
dram[10]:    367863    370739    383816    428082    363236    363355    426120    501963    363727    363876    364567    423366    474118    471982    418520    427862 
average row accesses per activate:
dram[0]:  4.994205  4.906298  4.496128  4.539621  4.509406  4.752892  4.966120  5.104645  4.467185  4.652371  4.345249  4.470218  4.682776  4.927948  4.359982  4.504302 
dram[1]:  4.766350  5.131579  4.426939  4.736735  4.441951  4.718149  4.985714  5.044826  4.425757  4.698623  4.421762  4.472357  4.831551  4.873452  4.263702  4.420709 
dram[2]:  4.718796  5.106989  4.413826  4.480806  4.580661  4.718588  4.882448  5.058036  4.359471  4.696675  4.209950  4.492704  4.775157  4.811970  4.236323  4.629975 
dram[3]:  5.074292  5.026302  4.481068  4.547244  4.570995  4.616870  4.897685  5.149943  4.511537  4.673428  4.411934  4.527819  4.650769  4.766316  4.229911  4.407546 
dram[4]:  4.884536  5.250000  4.254230  4.472895  4.480731  4.710893  4.906401  5.054566  4.428298  4.887766  4.339286  4.500488  4.672174  4.836344  4.304348  4.390379 
dram[5]:  4.882593  4.957403  4.368794  4.532518  4.475111  4.704050  4.876543  5.108427  4.567944  4.654296  4.325811  4.530602  4.687015  4.846649  4.296163  4.455399 
dram[6]:  4.820111  5.036036  4.313433  4.384325  4.659959  4.644137  4.997241  5.107865  4.458937  4.720906  4.233027  4.441120  4.762854  4.837085  4.371534  4.429038 
dram[7]:  4.830972  4.948106  4.310472  4.418605  4.482046  4.630346  4.890440  5.167333  4.438191  4.646821  4.329732  4.451190  4.709677  4.817653  4.319236  4.502618 
dram[8]:  4.747515  5.044538  4.344988  4.575653  4.596954  4.695495  4.929692  5.168087  4.354990  4.492690  4.388493  4.608543  4.697470  4.864561  4.326484  4.443357 
dram[9]:  4.899640  5.061440  4.327120  4.520641  4.600305  4.714953  5.140421  5.106982  4.564677  4.560554  4.387853  4.431043  4.671803  4.959978  4.409768  4.427770 
dram[10]:  4.775449  5.211338  4.327281  4.466122  4.603150  4.749477  4.919913  5.199772  4.377778  4.519240  4.371198  4.451302  4.699586  4.947081  4.316294  4.551641 
average row locality = 1626821/350992 = 4.634923
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5892      5942      5792      5836      5722      5689      5713      5723      5691      5709      5692      5678      5619      5558      5851      5841 
dram[1]:      5940      5958      5803      5793      5718      5692      5709      5724      5718      5714      5653      5679      5567      5569      5888      5881 
dram[2]:      5951      5917      5813      5834      5737      5707      5711      5685      5722      5694      5681      5700      5618      5607      5855      5844 
dram[3]:      5916      5951      5776      5773      5665      5698      5705      5683      5700      5716      5645      5674      5602      5582      5870      5881 
dram[4]:      5903      5937      5813      5770      5690      5725      5728      5702      5742      5690      5672      5681      5569      5601      5896      5892 
dram[5]:      5962      5930      5787      5786      5716      5694      5701      5699      5690      5670      5669      5661      5590      5569      5904      5893 
dram[6]:      5935      5906      5782      5797      5679      5693      5688      5715      5733      5684      5677      5668      5601      5561      5873      5882 
dram[7]:      5953      5934      5803      5823      5717      5701      5721      5694      5725      5705      5662      5643      5589      5619      5888      5875 
dram[8]:      5939      5920      5829      5800      5703      5701      5729      5715      5740      5736      5676      5645      5603      5609      5879      5924 
dram[9]:      5930      5933      5820      5812      5700      5709      5678      5699      5676      5721      5651      5671      5615      5584      5881      5871 
dram[10]:      5954      5890      5804      5789      5692      5706      5716      5721      5747      5739      5663      5674      5595      5592      5876      5857 
total reads: 1011839
bank skew: 5962/5558 = 1.07
chip skew: 92148/91837 = 1.00
number of total write accesses:
dram[0]:      3587      3640      3497      3502      3387      3351      3375      3399      3498      3512      3546      3553      3489      3470      3584      3582 
dram[1]:      3607      3597      3498      3491      3388      3381      3365      3392      3492      3500      3531      3543      3468      3481      3603      3597 
dram[2]:      3614      3582      3509      3504      3406      3381      3385      3379      3507      3488      3543      3537      3493      3478      3592      3578 
dram[3]:      3578      3604      3455      3467      3381      3388      3390      3350      3490      3500      3523      3522      3467      3474      3605      3582 
dram[4]:      3573      3576      3491      3471      3379      3400      3393      3376      3522      3499      3562      3536      3481      3501      3608      3600 
dram[5]:      3603      3613      3453      3483      3364      3366      3384      3394      3487      3485      3532      3518      3470      3470      3612      3597 
dram[6]:      3604      3597      3466      3489      3352      3377      3367      3377      3497      3484      3551      3534      3477      3465      3587      3605 
dram[7]:      3593      3601      3499      3487      3395      3393      3385      3354      3502      3505      3556      3522      3463      3496      3610      3585 
dram[8]:      3613      3594      3491      3484      3353      3366      3386      3386      3510      3483      3553      3526      3496      3478      3596      3607 
dram[9]:      3590      3623      3466      3496      3358      3372      3364      3371      3499      3505      3524      3550      3481      3463      3600      3600 
dram[10]:      3616      3579      3491      3505      3367      3375      3376      3389      3512      3539      3534      3558      3494      3476      3581      3574 
total reads: 614982
bank skew: 3640/3350 = 1.09
chip skew: 55976/55776 = 1.00
average mf latency per bank:
dram[0]:        921       937       746       849      1160      1045      1013      1010       782       918       919       922       873       850       773       753
dram[1]:        888       934       761       806      1048      1051      1010       948       849       842       996       962       958       953       850       852
dram[2]:        926       874       807       802      1143      1163      1013      1099       841       862       953      1000      1022      1015       771       850
dram[3]:        988       968       737       797      1009      1098      1007      1025       833       863       964       998       967       926       820       821
dram[4]:        820       970       713       719      1040      1111      1077       996       766       819       956       919       857       926       807       818
dram[5]:        916       912       737       764      1083      1162      1005      1032       814       799       950       906       860       881       809       828
dram[6]:        874       959       743       806      1241      1088      1149      1007       801       859       981       993       938       817       705       862
dram[7]:       1066       958       779       807      1026      1099      1168      1052       833       766       981      1002       885       970       817       820
dram[8]:        940       853       820       825      1112      1113      1091      1089       843       891       960       884      1023       880       774       907
dram[9]:        849       909       770       765      1128      1112      1035       974       808       824       949       895       914       909       809       889
dram[10]:        917       859       738       705      1011      1025      1067      1005       797       818       986       938       843       955       854       870
maximum mf latency per bank:
dram[0]:     150390    127184    124886    124996    247678    247651    247680    247633    143758    131463    161283    161361    127110    175449    125809    161151
dram[1]:     127158    127202    124914    134060    247658    247650    247618    247591    180151    131519    172019    144147    156595    161073    161114    161196
dram[2]:     127171    127210    126863    123876    247672    247652    247626    247677    143685    143755    161373    180138    161236    161250    156561    161161
dram[3]:     127194    127167    157277    126868    247681    247680    247587    247607    143788    143691    144166    146644    127175    127163    160982    161151
dram[4]:     127164    127173    123467    123935    247683    247711    247602    247612    123663    137381    161426    161347    161250    161472    161042    179721
dram[5]:     127192    127188    157272    123796    247698    247671    247600    247592    133929    131498    144161    161290    161183    161140    160992    160975
dram[6]:     127193    127220    124108    124769    247686    247674    247577    247600    143778    143767    161301    161438    161133    161359    123684    161251
dram[7]:     156451    127197    134051    123892    247652    247702    247625    247587    143952    125792    172023    172014    161343    175439    160886    161115
dram[8]:     127214    127203    157240    126869    247671    247695    247610    247660    143979    143613    172019    123952    172032    127151    125792    160988
dram[9]:     127192    127179    126868    123906    247678    247689    247650    247656    131499    143624    161300    144135    127123    127149    161173    160991
dram[10]:     127188    127181    123867    124880    247676    247632    247636    247628    134058    143614    180113    144145    127133    144142    179712    161096
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20596136 n_nop=19984216 n_act=31777 n_pre=31761 n_req=147920 n_rd=367792 n_write=180590 bw_util=0.05325
n_activity=1468387 dram_eff=0.7469
bk0: 23568a 20274960i bk1: 23768a 20255900i bk2: 23168a 20276079i bk3: 23344a 20262449i bk4: 22888a 20283507i bk5: 22756a 20278484i bk6: 22852a 20292028i bk7: 22892a 20282815i bk8: 22764a 20289650i bk9: 22836a 20275076i bk10: 22768a 20275357i bk11: 22712a 20265799i bk12: 22476a 20277968i bk13: 22232a 20271508i bk14: 23404a 20264523i bk15: 23364a 20262668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.844187
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20596136 n_nop=19984100 n_act=31804 n_pre=31788 n_req=147940 n_rd=368024 n_write=180420 bw_util=0.05326
n_activity=1467988 dram_eff=0.7472
bk0: 23760a 20266459i bk1: 23832a 20260908i bk2: 23212a 20270300i bk3: 23172a 20265081i bk4: 22872a 20275101i bk5: 22768a 20267699i bk6: 22836a 20289469i bk7: 22896a 20281214i bk8: 22872a 20287464i bk9: 22856a 20277769i bk10: 22612a 20268470i bk11: 22716a 20266239i bk12: 22268a 20282193i bk13: 22276a 20272321i bk14: 23552a 20267244i bk15: 23524a 20257638i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.842708
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20596136 n_nop=19983079 n_act=32040 n_pre=32024 n_req=148052 n_rd=368304 n_write=180689 bw_util=0.05331
n_activity=1472869 dram_eff=0.7455
bk0: 23804a 20262685i bk1: 23668a 20265474i bk2: 23252a 20268121i bk3: 23336a 20258121i bk4: 22948a 20278898i bk5: 22828a 20267777i bk6: 22844a 20287426i bk7: 22740a 20279138i bk8: 22888a 20278215i bk9: 22776a 20280012i bk10: 22724a 20265253i bk11: 22800a 20265702i bk12: 22472a 20284376i bk13: 22428a 20268120i bk14: 23420a 20266720i bk15: 23376a 20259938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.848471
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20596136 n_nop=19985254 n_act=31777 n_pre=31761 n_req=147613 n_rd=367348 n_write=179996 bw_util=0.05315
n_activity=1467631 dram_eff=0.7459
bk0: 23664a 20278137i bk1: 23804a 20265178i bk2: 23104a 20276817i bk3: 23092a 20267418i bk4: 22660a 20279529i bk5: 22792a 20265778i bk6: 22820a 20287880i bk7: 22732a 20286772i bk8: 22800a 20291482i bk9: 22864a 20282121i bk10: 22580a 20274366i bk11: 22696a 20267570i bk12: 22408a 20282485i bk13: 22328a 20274598i bk14: 23480a 20267250i bk15: 23524a 20259695i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.839897
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20596136 n_nop=19983607 n_act=31958 n_pre=31942 n_req=147979 n_rd=368044 n_write=180585 bw_util=0.05327
n_activity=1466413 dram_eff=0.7483
bk0: 23612a 20271183i bk1: 23748a 20268052i bk2: 23252a 20271476i bk3: 23080a 20263734i bk4: 22760a 20282774i bk5: 22900a 20268551i bk6: 22912a 20284343i bk7: 22808a 20276516i bk8: 22968a 20282137i bk9: 22760a 20283320i bk10: 22688a 20263722i bk11: 22724a 20264171i bk12: 22276a 20279087i bk13: 22404a 20269365i bk14: 23584a 20264118i bk15: 23568a 20258147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.847323
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20596136 n_nop=19984358 n_act=31914 n_pre=31898 n_req=147752 n_rd=367684 n_write=180282 bw_util=0.05321
n_activity=1472635 dram_eff=0.7442
bk0: 23848a 20271002i bk1: 23720a 20261230i bk2: 23148a 20275233i bk3: 23144a 20268528i bk4: 22864a 20284374i bk5: 22776a 20276221i bk6: 22804a 20292252i bk7: 22796a 20283664i bk8: 22760a 20291309i bk9: 22680a 20278822i bk10: 22676a 20270612i bk11: 22644a 20270668i bk12: 22360a 20286302i bk13: 22276a 20276438i bk14: 23616a 20264289i bk15: 23572a 20262714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.830512
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20596136 n_nop=19984473 n_act=31953 n_pre=31937 n_req=147703 n_rd=367496 n_write=180277 bw_util=0.05319
n_activity=1467456 dram_eff=0.7466
bk0: 23740a 20265040i bk1: 23624a 20262840i bk2: 23128a 20269360i bk3: 23188a 20256881i bk4: 22716a 20286448i bk5: 22772a 20266867i bk6: 22752a 20290781i bk7: 22860a 20282411i bk8: 22932a 20283422i bk9: 22736a 20279532i bk10: 22708a 20268778i bk11: 22672a 20263342i bk12: 22404a 20281736i bk13: 22244a 20272002i bk14: 23492a 20267782i bk15: 23528a 20260398i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.839507
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20596136 n_nop=19983036 n_act=32141 n_pre=32125 n_req=147998 n_rd=368208 n_write=180626 bw_util=0.05329
n_activity=1470777 dram_eff=0.7463
bk0: 23812a 20269473i bk1: 23736a 20264464i bk2: 23212a 20267325i bk3: 23292a 20260154i bk4: 22868a 20279485i bk5: 22804a 20270513i bk6: 22884a 20286804i bk7: 22776a 20284163i bk8: 22900a 20283910i bk9: 22820a 20280739i bk10: 22648a 20266115i bk11: 22572a 20267459i bk12: 22356a 20282080i bk13: 22476a 20270633i bk14: 23552a 20268077i bk15: 23500a 20264030i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.842021
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20596136 n_nop=19983062 n_act=31992 n_pre=31976 n_req=148070 n_rd=368592 n_write=180514 bw_util=0.05332
n_activity=1473527 dram_eff=0.7453
bk0: 23756a 20266318i bk1: 23680a 20269301i bk2: 23316a 20275415i bk3: 23200a 20266678i bk4: 22812a 20286119i bk5: 22804a 20275520i bk6: 22916a 20289014i bk7: 22860a 20281293i bk8: 22960a 20280414i bk9: 22944a 20281791i bk10: 22704a 20266280i bk11: 22580a 20265909i bk12: 22412a 20279990i bk13: 22436a 20277347i bk14: 23516a 20270329i bk15: 23696a 20259484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.836194
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20596136 n_nop=19984589 n_act=31731 n_pre=31715 n_req=147813 n_rd=367804 n_write=180297 bw_util=0.05322
n_activity=1469567 dram_eff=0.7459
bk0: 23720a 20271223i bk1: 23732a 20262228i bk2: 23280a 20275530i bk3: 23248a 20258745i bk4: 22800a 20287917i bk5: 22836a 20277207i bk6: 22712a 20291584i bk7: 22796a 20283786i bk8: 22704a 20290114i bk9: 22884a 20283663i bk10: 22604a 20276247i bk11: 22684a 20263231i bk12: 22460a 20282118i bk13: 22336a 20275683i bk14: 23524a 20272317i bk15: 23484a 20259816i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.832296
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20596136 n_nop=19983769 n_act=31906 n_pre=31890 n_req=147981 n_rd=368060 n_write=180511 bw_util=0.05327
n_activity=1469439 dram_eff=0.7466
bk0: 23816a 20266496i bk1: 23560a 20269829i bk2: 23216a 20268322i bk3: 23156a 20256910i bk4: 22768a 20284351i bk5: 22824a 20273814i bk6: 22864a 20287254i bk7: 22884a 20281254i bk8: 22988a 20285369i bk9: 22956a 20273829i bk10: 22652a 20266965i bk11: 22696a 20258462i bk12: 22380a 20278068i bk13: 22368a 20273240i bk14: 23504a 20272807i bk15: 23428a 20267342i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.844354

========= L2 cache stats =========
L2_cache_bank[0]: Access = 160468, Miss = 45972, Miss_rate = 0.286, Pending_hits = 74493, Reservation_fails = 137
L2_cache_bank[1]: Access = 160487, Miss = 45976, Miss_rate = 0.286, Pending_hits = 74429, Reservation_fails = 215
L2_cache_bank[2]: Access = 160351, Miss = 45996, Miss_rate = 0.287, Pending_hits = 74374, Reservation_fails = 190
L2_cache_bank[3]: Access = 160422, Miss = 46010, Miss_rate = 0.287, Pending_hits = 74355, Reservation_fails = 199
L2_cache_bank[4]: Access = 160565, Miss = 46088, Miss_rate = 0.287, Pending_hits = 74418, Reservation_fails = 165
L2_cache_bank[5]: Access = 160355, Miss = 45988, Miss_rate = 0.287, Pending_hits = 74362, Reservation_fails = 184
L2_cache_bank[6]: Access = 160090, Miss = 45879, Miss_rate = 0.287, Pending_hits = 74365, Reservation_fails = 190
L2_cache_bank[7]: Access = 160213, Miss = 45958, Miss_rate = 0.287, Pending_hits = 74432, Reservation_fails = 157
L2_cache_bank[8]: Access = 160401, Miss = 46013, Miss_rate = 0.287, Pending_hits = 74401, Reservation_fails = 211
L2_cache_bank[9]: Access = 160372, Miss = 45998, Miss_rate = 0.287, Pending_hits = 74360, Reservation_fails = 134
L2_cache_bank[10]: Access = 160417, Miss = 46019, Miss_rate = 0.287, Pending_hits = 74390, Reservation_fails = 177
L2_cache_bank[11]: Access = 160224, Miss = 45902, Miss_rate = 0.286, Pending_hits = 74351, Reservation_fails = 173
L2_cache_bank[12]: Access = 160224, Miss = 45968, Miss_rate = 0.287, Pending_hits = 74341, Reservation_fails = 190
L2_cache_bank[13]: Access = 160175, Miss = 45906, Miss_rate = 0.287, Pending_hits = 74339, Reservation_fails = 194
L2_cache_bank[14]: Access = 160538, Miss = 46058, Miss_rate = 0.287, Pending_hits = 74331, Reservation_fails = 227
L2_cache_bank[15]: Access = 160347, Miss = 45994, Miss_rate = 0.287, Pending_hits = 74368, Reservation_fails = 168
L2_cache_bank[16]: Access = 160602, Miss = 46098, Miss_rate = 0.287, Pending_hits = 74513, Reservation_fails = 153
L2_cache_bank[17]: Access = 160529, Miss = 46050, Miss_rate = 0.287, Pending_hits = 74455, Reservation_fails = 136
L2_cache_bank[18]: Access = 160260, Miss = 45951, Miss_rate = 0.287, Pending_hits = 74431, Reservation_fails = 145
L2_cache_bank[19]: Access = 160392, Miss = 46000, Miss_rate = 0.287, Pending_hits = 74480, Reservation_fails = 152
L2_cache_bank[20]: Access = 160526, Miss = 46047, Miss_rate = 0.287, Pending_hits = 74492, Reservation_fails = 161
L2_cache_bank[21]: Access = 160396, Miss = 45968, Miss_rate = 0.287, Pending_hits = 74481, Reservation_fails = 138
L2_total_cache_accesses = 3528354
L2_total_cache_misses = 1011839
L2_total_cache_miss_rate = 0.2868
L2_total_cache_pending_hits = 1636961
L2_total_cache_reservation_fails = 3796
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 74372
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1514792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 931975
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 805162
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121953
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 79848
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3795
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2521139
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1006963
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=7624819
icnt_total_pkts_simt_to_mem=5469155
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.4835
	minimum = 6
	maximum = 44
Network latency average = 8.2722
	minimum = 6
	maximum = 32
Slowest packet = 6822615
Flit latency average = 8.09934
	minimum = 6
	maximum = 32
Slowest flit = 12733513
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000874211
	minimum = 0.000731637 (at node 27)
	maximum = 0.00102011 (at node 44)
Accepted packet rate average = 0.000874211
	minimum = 0.000731637 (at node 27)
	maximum = 0.00102011 (at node 44)
Injected flit rate average = 0.0013458
	minimum = 0.000795639 (at node 27)
	maximum = 0.00201336 (at node 44)
Accepted flit rate average= 0.0013458
	minimum = 0.00106937 (at node 46)
	maximum = 0.00162524 (at node 21)
Injected packet length average = 1.53945
Accepted packet length average = 1.53945
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5045 (26 samples)
	minimum = 6 (26 samples)
	maximum = 87.6538 (26 samples)
Network latency average = 9.76345 (26 samples)
	minimum = 6 (26 samples)
	maximum = 79.4615 (26 samples)
Flit latency average = 9.51681 (26 samples)
	minimum = 6 (26 samples)
	maximum = 78.5385 (26 samples)
Fragmentation average = 0.0202125 (26 samples)
	minimum = 0 (26 samples)
	maximum = 23.5 (26 samples)
Injected packet rate average = 0.0506515 (26 samples)
	minimum = 0.045036 (26 samples)
	maximum = 0.0576678 (26 samples)
Accepted packet rate average = 0.0506515 (26 samples)
	minimum = 0.045036 (26 samples)
	maximum = 0.0576678 (26 samples)
Injected flit rate average = 0.097513 (26 samples)
	minimum = 0.0707867 (26 samples)
	maximum = 0.131343 (26 samples)
Accepted flit rate average = 0.097513 (26 samples)
	minimum = 0.0902557 (26 samples)
	maximum = 0.10359 (26 samples)
Injected packet size average = 1.92517 (26 samples)
Accepted packet size average = 1.92517 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 16 min, 35 sec (11795 sec)
gpgpu_simulation_rate = 48933 (inst/sec)
gpgpu_simulation_rate = 1461 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 27: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 27 
gpu_sim_cycle = 47173
gpu_sim_insn = 23108742
gpu_ipc =     489.8722
gpu_tot_sim_cycle = 17501880
gpu_tot_sim_insn = 600280538
gpu_tot_ipc =      34.2981
gpu_tot_issued_cta = 1769472
max_total_param_size = 0
gpu_stall_dramfull = 344237
gpu_stall_icnt2sh    = 186239
partiton_reqs_in_parallel = 1037720
partiton_reqs_in_parallel_total    = 243679277
partiton_level_parallism =      21.9982
partiton_level_parallism_total  =      13.9823
partiton_reqs_in_parallel_util = 1037720
partiton_reqs_in_parallel_util_total    = 243679277
gpu_sim_cycle_parition_util = 47173
gpu_tot_sim_cycle_parition_util    = 11091255
partiton_level_parallism_util =      21.9982
partiton_level_parallism_util_total  =      21.9705
partiton_replys_in_parallel = 211724
partiton_replys_in_parallel_total    = 3528354
L2_BW  =     425.4139 GB/Sec
L2_BW_total  =      20.2549 GB/Sec
gpu_total_sim_rate=49981

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21700143
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10551296
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10549504
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21693844
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10551296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21700143
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
53304, 51835, 52735, 52170, 52619, 52021, 52505, 51485, 52052, 51083, 51976, 50748, 51490, 50609, 51611, 49905, 50869, 49419, 50729, 48788, 50461, 49137, 49986, 48741, 49310, 48864, 49408, 48280, 49163, 48291, 49439, 48203, 
gpgpu_n_tot_thrd_icount = 1275818016
gpgpu_n_tot_w_icount = 39869313
gpgpu_n_stall_shd_mem = 436315
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2652211
gpgpu_n_mem_write_global = 1087615
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 40991964
gpgpu_n_store_insn = 16817617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 168820736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 199337
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2976942	W0_Idle:402607985	W0_Scoreboard:183011194	W1:535611	W2:11955	W3:147	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:39321591	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 21087688 {8:2635961,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 74972056 {40:104257,72:983358,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 650000 {40:16250,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 160012712 {40:931203,72:1704414,136:344,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8700920 {8:1087615,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 650000 {40:16250,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 2405 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 413 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 17501879 
mrq_lat_table:537985 	34788 	49204 	90122 	180327 	255936 	333774 	162306 	83394 	9828 	339 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2143063 	1424814 	147707 	12230 	1390 	491 	2076 	2481 	2553 	2590 	459 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	63 	3213840 	318332 	19152 	5063 	111630 	42242 	16574 	839 	390 	1365 	441 	2091 	2830 	2193 	2574 	459 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1804899 	807348 	39955 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	283899 	
mf_lat_pw_table:81286 	0 	0 	0 	0 	0 	0 	2562 	671 	335 	107 	90 	72 	91 	90 	80 	28 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    365115    459478    429054    383402    517218    504087    429220    428861    431583    362386    470096    429350    472418    503333    429792    545866 
dram[1]:    419272    362190    377120    355783    417334    367120    421717    473404    368743    523429    319312    364387    417211    357507    429902    545816 
dram[2]:    355779    392450    428328    381117    425615    428162    331448    413781    364738    363488    496678    366809    465376    532358    331530    515729 
dram[3]:    495596    389163    365672    640153    350249    517283    425677    514858    366950    495254    352284    433314    352317    398313    427989    480261 
dram[4]:    417123    595758    421749    437033    675124    363180    425986    354100    354070    399682    368483    537789    472127    428465    426413    422977 
dram[5]:    676949    363930    356050    422562    502359    397215    427991    419976    366766    359141    396937    365059    448559    391880    428470    474153 
dram[6]:    423613    483695    429118    436776    363185    363140    445742    420729    368911    488853    365234    418025    471971    472275    448763    429508 
dram[7]:    383221    493889    394057    433690    363396    448992    427079    439418    315237    437277    383613    433778    420354    342733    506184    475756 
dram[8]:    356368    366931    298592    358840    363248    362105    428959    481187    397815    473366    380442    482787    314276    471902    545679    459921 
dram[9]:    383878    378943    371514    442068    363154    472172    331761    485236    366857    363865    357122    383584    473592    450007    474694    427862 
dram[10]:    367863    370739    383816    428082    363236    363355    426120    501963    363727    363876    364567    423366    474118    471982    418520    427862 
average row accesses per activate:
dram[0]:  4.862830  4.809680  4.434258  4.486268  4.411791  4.743628  4.829607  4.988223  4.389262  4.552170  4.277657  4.433962  4.605974  4.848393  4.322886  4.458333 
dram[1]:  4.633394  4.971721  4.335512  4.643893  4.344336  4.632809  4.892191  4.939716  4.354240  4.596729  4.318962  4.403132  4.724375  4.755052  4.193308  4.379221 
dram[2]:  4.584381  4.933333  4.306396  4.402207  4.536960  4.603514  4.744401  4.910841  4.308567  4.570564  4.151707  4.408054  4.712004  4.675181  4.176519  4.534716 
dram[3]:  5.017769  4.922372  4.371175  4.531593  4.533740  4.591981  4.768778  5.032813  4.448120  4.576798  4.316160  4.500228  4.557230  4.720078  4.157787  4.351445 
dram[4]:  4.736521  5.091091  4.223404  4.379448  4.415223  4.625653  4.745738  4.951095  4.290113  4.806168  4.265774  4.410578  4.586338  4.740253  4.208800  4.311064 
dram[5]:  4.750813  4.786284  4.286704  4.432602  4.359319  4.572577  4.728913  4.986653  4.457104  4.510383  4.257477  4.417533  4.557756  4.740304  4.199503  4.348797 
dram[6]:  4.715410  4.878482  4.264680  4.354103  4.558282  4.547887  4.891974  5.000514  4.315398  4.583060  4.191751  4.400627  4.635885  4.717093  4.316374  4.397224 
dram[7]:  4.705638  4.849048  4.260515  4.347332  4.447441  4.607379  4.781541  4.998968  4.366135  4.578996  4.284160  4.414337  4.643579  4.745127  4.262075  4.438982 
dram[8]:  4.675837  4.883710  4.302205  4.442153  4.466482  4.648752  4.814596  5.029427  4.273866  4.384684  4.294861  4.454959  4.579792  4.742787  4.246328  4.336321 
dram[9]:  4.816675  4.937530  4.261598  4.422598  4.500931  4.650216  4.977858  5.010336  4.490868  4.504806  4.309859  4.342140  4.555608  4.873929  4.344501  4.369490 
dram[10]:  4.652550  5.099344  4.311903  4.386484  4.561560  4.682081  4.803660  5.055469  4.302396  4.428189  4.291466  4.374668  4.603129  4.832335  4.259680  4.503800 
average row locality = 1738008/382348 = 4.545618
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6306      6351      6193      6237      6110      6085      6105      6115      6077      6102      6079      6072      6008      5951      6254      6239 
dram[1]:      6353      6366      6206      6195      6109      6091      6106      6120      6113      6100      6045      6064      5953      5952      6298      6288 
dram[2]:      6361      6321      6215      6235      6127      6094      6109      6075      6117      6086      6067      6082      6012      5988      6263      6248 
dram[3]:      6336      6360      6166      6182      6061      6100      6093      6076      6093      6113      6037      6068      5984      5963      6281      6278 
dram[4]:      6308      6344      6208      6165      6083      6113      6115      6102      6128      6083      6062      6069      5959      5992      6296      6292 
dram[5]:      6370      6337      6192      6185      6110      6079      6090      6090      6087      6059      6057      6044      5970      5955      6302      6298 
dram[6]:      6349      6317      6183      6202      6072      6087      6086      6112      6121      6077      6067      6061      5981      5935      6278      6290 
dram[7]:      6363      6340      6202      6217      6109      6097      6116      6087      6114      6099      6057      6033      5973      6012      6293      6282 
dram[8]:      6345      6328      6228      6194      6088      6095      6129      6108      6139      6121      6066      6032      5984      5993      6280      6324 
dram[9]:      6340      6340      6219      6206      6091      6104      6071      6090      6074      6113      6040      6065      5998      5972      6285      6271 
dram[10]:      6362      6302      6200      6190      6090      6104      6107      6116      6134      6138      6047      6069      5981      5981      6287      6266 
total reads: 1081497
bank skew: 6370/5935 = 1.07
chip skew: 98454/98191 = 1.00
number of total write accesses:
dram[0]:      3833      3884      3722      3727      3618      3592      3617      3627      3733      3758      3781      3798      3706      3707      3814      3819 
dram[1]:      3859      3831      3744      3729      3631      3624      3605      3631      3745      3737      3772      3777      3680      3696      3854      3828 
dram[2]:      3853      3817      3750      3736      3632      3601      3636      3619      3741      3727      3785      3770      3723      3713      3840      3810 
dram[3]:      3830      3849      3691      3715      3614      3635      3621      3587      3724      3750      3765      3774      3691      3699      3864      3813 
dram[4]:      3795      3828      3717      3680      3604      3624      3628      3617      3765      3736      3809      3771      3709      3735      3843      3839 
dram[5]:      3849      3853      3706      3713      3620      3592      3609      3624      3732      3715      3765      3732      3697      3701      3844      3826 
dram[6]:      3841      3840      3694      3721      3587      3600      3605      3619      3744      3717      3792      3770      3708      3669      3818      3850 
dram[7]:      3820      3843      3725      3721      3622      3643      3624      3596      3736      3755      3788      3758      3681      3725      3855      3830 
dram[8]:      3853      3835      3723      3712      3573      3593      3635      3634      3755      3727      3795      3760      3716      3706      3839      3836 
dram[9]:      3828      3856      3702      3736      3577      3601      3596      3605      3761      3730      3752      3796      3710      3693      3829      3840 
dram[10]:      3855      3810      3726      3741      3617      3616      3606      3636      3740      3790      3759      3810      3727      3703      3834      3809 
total reads: 656512
bank skew: 3884/3573 = 1.09
chip skew: 59779/59575 = 1.00
average mf latency per bank:
dram[0]:        894       909       731       826      1115      1010       978       976       761       890       890       894       852       830       757       737
dram[1]:        861       906       743       787      1011      1014       977       919       824       820       961       932       931       924       825       828
dram[2]:        897       850       786       782      1101      1121       977      1060       819       838       922       967       988       983       753       827
dram[3]:        954       938       721       780       976      1060       975       991       811       841       932       965       938       901       797       801
dram[4]:        798       939       701       705      1003      1071      1039       962       747       798       925       891       834       901       786       797
dram[5]:        888       884       720       746      1042      1119       972       998       791       778       919       880       837       860       789       806
dram[6]:        848       928       726       787      1191      1050      1107       973       780       835       948       960       910       799       690       837
dram[7]:       1028       929       761       786       990      1060      1122      1017       810       746       948       970       864       942       796       800
dram[8]:        911       830       800       803      1071      1073      1051      1049       817       865       928       857       989       856       754       881
dram[9]:        825       882       752       747      1086      1071       999       943       785       804       919       868       888       883       788       863
dram[10]:        889       835       722       690       974       990      1030       972       777       796       953       908       820       926       831       846
maximum mf latency per bank:
dram[0]:     150390    127184    124886    124996    247678    247651    247680    247633    143758    131463    161283    161361    127110    175449    125809    161151
dram[1]:     127158    127202    124914    134060    247658    247650    247618    247591    180151    131519    172019    144147    156595    161073    161114    161196
dram[2]:     127171    127210    126863    123876    247672    247652    247626    247677    143685    143755    161373    180138    161236    161250    156561    161161
dram[3]:     127194    127167    157277    126868    247681    247680    247587    247607    143788    143691    144166    146644    127175    127163    160982    161151
dram[4]:     127164    127173    123467    123935    247683    247711    247602    247612    123663    137381    161426    161347    161250    161472    161042    179721
dram[5]:     127192    127188    157272    123796    247698    247671    247600    247592    133929    131498    144161    161290    161183    161140    160992    160975
dram[6]:     127193    127220    124108    124769    247686    247674    247577    247600    143778    143767    161301    161438    161133    161359    123684    161251
dram[7]:     156451    127197    134051    123892    247652    247702    247625    247587    143952    125792    172023    172014    161343    175439    160886    161115
dram[8]:     127214    127203    157240    126869    247671    247695    247610    247660    143979    143613    172019    123952    172032    127151    125792    160988
dram[9]:     127192    127179    126868    123906    247678    247689    247650    247656    131499    143624    161300    144135    127123    127149    161173    160991
dram[10]:     127188    127181    123867    124880    247676    247632    247636    247628    134058    143614    180113    144145    127133    144142    179712    161096
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20683728 n_nop=20027978 n_act=34500 n_pre=34484 n_req=158020 n_rd=393136 n_write=193630 bw_util=0.05674
n_activity=1554755 dram_eff=0.7548
bk0: 25224a 20325081i bk1: 25404a 20307085i bk2: 24772a 20330710i bk3: 24948a 20315527i bk4: 24440a 20335942i bk5: 24340a 20329058i bk6: 24420a 20344240i bk7: 24460a 20336759i bk8: 24308a 20340923i bk9: 24408a 20329343i bk10: 24316a 20329527i bk11: 24288a 20318929i bk12: 24032a 20333330i bk13: 23804a 20324062i bk14: 25016a 20315807i bk15: 24956a 20315604i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.918457
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20683728 n_nop=20027291 n_act=34696 n_pre=34680 n_req=158102 n_rd=393436 n_write=193625 bw_util=0.05677
n_activity=1554408 dram_eff=0.7553
bk0: 25412a 20316987i bk1: 25464a 20312691i bk2: 24824a 20321256i bk3: 24780a 20319215i bk4: 24436a 20327027i bk5: 24364a 20317157i bk6: 24424a 20340991i bk7: 24480a 20332444i bk8: 24452a 20337508i bk9: 24400a 20329711i bk10: 24180a 20322210i bk11: 24256a 20319383i bk12: 23812a 20339299i bk13: 23808a 20326393i bk14: 25192a 20317329i bk15: 25152a 20308631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.910074
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20683728 n_nop=20026349 n_act=34968 n_pre=34952 n_req=158153 n_rd=393600 n_write=193859 bw_util=0.0568
n_activity=1559444 dram_eff=0.7534
bk0: 25444a 20314089i bk1: 25284a 20317463i bk2: 24860a 20321575i bk3: 24940a 20311542i bk4: 24508a 20331984i bk5: 24376a 20319261i bk6: 24436a 20338197i bk7: 24300a 20331433i bk8: 24468a 20328021i bk9: 24344a 20331284i bk10: 24268a 20319661i bk11: 24328a 20320676i bk12: 24048a 20340371i bk13: 23952a 20323467i bk14: 25052a 20315696i bk15: 24992a 20310305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.912032
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20683728 n_nop=20028708 n_act=34499 n_pre=34483 n_req=157813 n_rd=392764 n_write=193274 bw_util=0.05667
n_activity=1554158 dram_eff=0.7542
bk0: 25344a 20331112i bk1: 25440a 20315906i bk2: 24664a 20332117i bk3: 24728a 20319115i bk4: 24244a 20330714i bk5: 24400a 20315476i bk6: 24372a 20342355i bk7: 24304a 20339171i bk8: 24372a 20344998i bk9: 24452a 20332065i bk10: 24148a 20326184i bk11: 24272a 20318479i bk12: 23936a 20337999i bk13: 23852a 20328018i bk14: 25124a 20312864i bk15: 25112a 20310786i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.926755
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20683728 n_nop=20027230 n_act=34857 n_pre=34841 n_req=158019 n_rd=393276 n_write=193524 bw_util=0.05674
n_activity=1552921 dram_eff=0.7557
bk0: 25232a 20325356i bk1: 25376a 20321285i bk2: 24832a 20327119i bk3: 24660a 20319133i bk4: 24332a 20336465i bk5: 24452a 20322090i bk6: 24460a 20338227i bk7: 24408a 20331308i bk8: 24512a 20335000i bk9: 24332a 20336945i bk10: 24248a 20318225i bk11: 24276a 20319754i bk12: 23836a 20335255i bk13: 23968a 20324136i bk14: 25184a 20317251i bk15: 25168a 20310533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.91035
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20683728 n_nop=20027613 n_act=34960 n_pre=34944 n_req=157803 n_rd=392900 n_write=193311 bw_util=0.05668
n_activity=1558994 dram_eff=0.752
bk0: 25480a 20325171i bk1: 25348a 20314889i bk2: 24768a 20328282i bk3: 24740a 20323678i bk4: 24440a 20336654i bk5: 24316a 20331465i bk6: 24360a 20346891i bk7: 24360a 20337949i bk8: 24348a 20343907i bk9: 24236a 20332420i bk10: 24228a 20326618i bk11: 24176a 20328252i bk12: 23880a 20344942i bk13: 23820a 20332951i bk14: 25208a 20317493i bk15: 25192a 20318029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.887302
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20683728 n_nop=20028069 n_act=34794 n_pre=34778 n_req=157793 n_rd=392872 n_write=193215 bw_util=0.05667
n_activity=1553980 dram_eff=0.7543
bk0: 25396a 20318569i bk1: 25268a 20315495i bk2: 24732a 20323903i bk3: 24808a 20311371i bk4: 24288a 20337651i bk5: 24348a 20318408i bk6: 24344a 20345718i bk7: 24448a 20335618i bk8: 24484a 20334944i bk9: 24308a 20330937i bk10: 24268a 20323022i bk11: 24244a 20318344i bk12: 23924a 20336556i bk13: 23740a 20329825i bk14: 25112a 20319396i bk15: 25160a 20310025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.904502
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20683728 n_nop=20026795 n_act=34870 n_pre=34854 n_req=158116 n_rd=393576 n_write=193633 bw_util=0.05678
n_activity=1557228 dram_eff=0.7542
bk0: 25452a 20324278i bk1: 25360a 20317349i bk2: 24808a 20322748i bk3: 24868a 20311916i bk4: 24436a 20330246i bk5: 24388a 20320748i bk6: 24464a 20339201i bk7: 24348a 20334189i bk8: 24456a 20337592i bk9: 24396a 20331205i bk10: 24228a 20321996i bk11: 24132a 20322653i bk12: 23892a 20338409i bk13: 24048a 20325303i bk14: 25172a 20317978i bk15: 25128a 20314064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.913678
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20683728 n_nop=20026284 n_act=34961 n_pre=34945 n_req=158146 n_rd=393816 n_write=193722 bw_util=0.05681
n_activity=1560009 dram_eff=0.7532
bk0: 25380a 20319833i bk1: 25312a 20321792i bk2: 24912a 20331391i bk3: 24776a 20320652i bk4: 24352a 20342545i bk5: 24380a 20329236i bk6: 24516a 20341419i bk7: 24432a 20333128i bk8: 24556a 20333235i bk9: 24484a 20333492i bk10: 24264a 20320831i bk11: 24128a 20318524i bk12: 23936a 20337583i bk13: 23972a 20331921i bk14: 25120a 20322825i bk15: 25296a 20311531i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.896362
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20683728 n_nop=20028316 n_act=34538 n_pre=34522 n_req=157891 n_rd=393116 n_write=193236 bw_util=0.0567
n_activity=1555914 dram_eff=0.7537
bk0: 25360a 20325510i bk1: 25360a 20316040i bk2: 24876a 20330004i bk3: 24824a 20312301i bk4: 24364a 20342728i bk5: 24416a 20328111i bk6: 24284a 20344284i bk7: 24360a 20339915i bk8: 24296a 20339703i bk9: 24452a 20336844i bk10: 24160a 20332438i bk11: 24260a 20317439i bk12: 23992a 20336829i bk13: 23888a 20330753i bk14: 25140a 20324252i bk15: 25084a 20311795i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.893725
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0x800ffe80, atomic=0 1 entries : 0x7f9ccafcfdf0 :  mf: uid=36652662, sid21:w21, part=10, addr=0x800ffea0, load , size=32, unknown  status = IN_PARTITION_DRAM (17501879), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20683728 n_nop=20027224 n_act=34706 n_pre=34690 n_req=158153 n_rd=393494 n_write=193614 bw_util=0.05677
n_activity=1556012 dram_eff=0.7546
bk0: 25448a 20320310i bk1: 25208a 20322717i bk2: 24800a 20322899i bk3: 24760a 20310172i bk4: 24360a 20337421i bk5: 24416a 20324587i bk6: 24428a 20341205i bk7: 24464a 20333631i bk8: 24536a 20339886i bk9: 24552a 20322408i bk10: 24188a 20324015i bk11: 24274a 20310303i bk12: 23924a 20333216i bk13: 23924a 20328264i bk14: 25148a 20321586i bk15: 25064a 20317815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.910813

========= L2 cache stats =========
L2_cache_bank[0]: Access = 170110, Miss = 49132, Miss_rate = 0.289, Pending_hits = 77508, Reservation_fails = 137
L2_cache_bank[1]: Access = 170104, Miss = 49152, Miss_rate = 0.289, Pending_hits = 77470, Reservation_fails = 217
L2_cache_bank[2]: Access = 169993, Miss = 49183, Miss_rate = 0.289, Pending_hits = 77439, Reservation_fails = 192
L2_cache_bank[3]: Access = 170014, Miss = 49176, Miss_rate = 0.289, Pending_hits = 77394, Reservation_fails = 202
L2_cache_bank[4]: Access = 170194, Miss = 49271, Miss_rate = 0.289, Pending_hits = 77449, Reservation_fails = 167
L2_cache_bank[5]: Access = 169957, Miss = 49129, Miss_rate = 0.289, Pending_hits = 77383, Reservation_fails = 185
L2_cache_bank[6]: Access = 169739, Miss = 49051, Miss_rate = 0.289, Pending_hits = 77387, Reservation_fails = 193
L2_cache_bank[7]: Access = 169897, Miss = 49140, Miss_rate = 0.289, Pending_hits = 77480, Reservation_fails = 159
L2_cache_bank[8]: Access = 169982, Miss = 49159, Miss_rate = 0.289, Pending_hits = 77418, Reservation_fails = 212
L2_cache_bank[9]: Access = 169982, Miss = 49160, Miss_rate = 0.289, Pending_hits = 77406, Reservation_fails = 139
L2_cache_bank[10]: Access = 170027, Miss = 49178, Miss_rate = 0.289, Pending_hits = 77436, Reservation_fails = 180
L2_cache_bank[11]: Access = 169798, Miss = 49047, Miss_rate = 0.289, Pending_hits = 77394, Reservation_fails = 175
L2_cache_bank[12]: Access = 169853, Miss = 49137, Miss_rate = 0.289, Pending_hits = 77373, Reservation_fails = 191
L2_cache_bank[13]: Access = 169775, Miss = 49081, Miss_rate = 0.289, Pending_hits = 77377, Reservation_fails = 194
L2_cache_bank[14]: Access = 170139, Miss = 49227, Miss_rate = 0.289, Pending_hits = 77358, Reservation_fails = 229
L2_cache_bank[15]: Access = 170008, Miss = 49167, Miss_rate = 0.289, Pending_hits = 77416, Reservation_fails = 171
L2_cache_bank[16]: Access = 170229, Miss = 49259, Miss_rate = 0.289, Pending_hits = 77543, Reservation_fails = 155
L2_cache_bank[17]: Access = 170135, Miss = 49195, Miss_rate = 0.289, Pending_hits = 77487, Reservation_fails = 139
L2_cache_bank[18]: Access = 169899, Miss = 49118, Miss_rate = 0.289, Pending_hits = 77471, Reservation_fails = 148
L2_cache_bank[19]: Access = 170021, Miss = 49161, Miss_rate = 0.289, Pending_hits = 77535, Reservation_fails = 155
L2_cache_bank[20]: Access = 170174, Miss = 49208, Miss_rate = 0.289, Pending_hits = 77532, Reservation_fails = 165
L2_cache_bank[21]: Access = 170048, Miss = 49166, Miss_rate = 0.289, Pending_hits = 77549, Reservation_fails = 139
L2_total_cache_accesses = 3740078
L2_total_cache_misses = 1081497
L2_total_cache_miss_rate = 0.2892
L2_total_cache_pending_hits = 1703805
L2_total_cache_reservation_fails = 3844
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76362
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1579333
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 996516
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 878394
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 84965
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3843
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2652211
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1087615
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=8098687
icnt_total_pkts_simt_to_mem=5827301
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.96772
	minimum = 6
	maximum = 71
Network latency average = 9.39698
	minimum = 6
	maximum = 71
Slowest packet = 7358118
Flit latency average = 8.59149
	minimum = 6
	maximum = 69
Slowest flit = 13685428
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0897668
	minimum = 0.0795917 (at node 20)
	maximum = 0.102646 (at node 35)
Accepted packet rate average = 0.0897668
	minimum = 0.0795917 (at node 20)
	maximum = 0.102646 (at node 35)
Injected flit rate average = 0.176379
	minimum = 0.134614 (at node 23)
	maximum = 0.228907 (at node 35)
Accepted flit rate average= 0.176379
	minimum = 0.171511 (at node 39)
	maximum = 0.180997 (at node 22)
Injected packet length average = 1.96486
Accepted packet length average = 1.96486
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4846 (27 samples)
	minimum = 6 (27 samples)
	maximum = 87.037 (27 samples)
Network latency average = 9.74988 (27 samples)
	minimum = 6 (27 samples)
	maximum = 79.1481 (27 samples)
Flit latency average = 9.48254 (27 samples)
	minimum = 6 (27 samples)
	maximum = 78.1852 (27 samples)
Fragmentation average = 0.0194639 (27 samples)
	minimum = 0 (27 samples)
	maximum = 22.6296 (27 samples)
Injected packet rate average = 0.0521002 (27 samples)
	minimum = 0.0463159 (27 samples)
	maximum = 0.0593336 (27 samples)
Accepted packet rate average = 0.0521002 (27 samples)
	minimum = 0.0463159 (27 samples)
	maximum = 0.0593336 (27 samples)
Injected flit rate average = 0.100434 (27 samples)
	minimum = 0.0731506 (27 samples)
	maximum = 0.134956 (27 samples)
Accepted flit rate average = 0.100434 (27 samples)
	minimum = 0.0932651 (27 samples)
	maximum = 0.106457 (27 samples)
Injected packet size average = 1.92771 (27 samples)
Accepted packet size average = 1.92771 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 20 min, 10 sec (12010 sec)
gpgpu_simulation_rate = 49981 (inst/sec)
gpgpu_simulation_rate = 1457 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 28: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 28 
gpu_sim_cycle = 1947663
gpu_sim_insn = 21380248
gpu_ipc =      10.9774
gpu_tot_sim_cycle = 19671693
gpu_tot_sim_insn = 621660786
gpu_tot_ipc =      31.6018
gpu_tot_issued_cta = 1835008
max_total_param_size = 0
gpu_stall_dramfull = 344255
gpu_stall_icnt2sh    = 187321
partiton_reqs_in_parallel = 42848568
partiton_reqs_in_parallel_total    = 244716997
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      14.6182
partiton_reqs_in_parallel_util = 42848568
partiton_reqs_in_parallel_util_total    = 244716997
gpu_sim_cycle_parition_util = 1947663
gpu_tot_sim_cycle_parition_util    = 11138428
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9749
partiton_replys_in_parallel = 165645
partiton_replys_in_parallel_total    = 3740078
L2_BW  =       8.0612 GB/Sec
L2_BW_total  =      18.8189 GB/Sec
gpu_total_sim_rate=45413

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22698208
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 11075584
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11073792
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22691909
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 11075584
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22698208
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
55741, 54379, 54870, 54590, 55039, 54306, 54824, 53778, 54285, 53261, 54338, 52895, 53596, 52772, 53855, 52084, 53254, 51740, 52939, 50948, 52835, 51321, 52063, 50760, 51540, 51089, 51759, 50415, 51252, 50196, 51674, 50351, 
gpgpu_n_tot_thrd_icount = 1333644448
gpgpu_n_tot_w_icount = 41676389
gpgpu_n_stall_shd_mem = 438168
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2810298
gpgpu_n_mem_write_global = 1095173
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 42136710
gpgpu_n_store_insn = 16825631
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 177209344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 201190
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3113612	W0_Idle:429023755	W0_Scoreboard:263905410	W1:941237	W2:36351	W3:945	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:40697847	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22224144 {8:2778018,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 75274376 {40:111815,72:983358,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1291200 {40:32280,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165833136 {40:1070885,72:1705818,136:1315,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8761384 {8:1095173,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1291200 {40:32280,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 222169 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 463 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 19669376 
mrq_lat_table:583038 	36447 	51322 	94252 	190923 	262205 	336127 	162554 	83401 	9828 	339 	5 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2238278 	1491639 	147773 	12230 	1456 	516 	2241 	2714 	4288 	3752 	612 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	69 	3351749 	319714 	19156 	5063 	134435 	42242 	16574 	839 	390 	1431 	466 	2256 	3346 	3902 	3479 	612 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1932779 	837125 	40385 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	283899 	
mf_lat_pw_table:88844 	0 	0 	0 	0 	0 	0 	2782 	696 	336 	116 	94 	75 	105 	109 	102 	35 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    365115    459478    429054    383402    517218    504087    429220    428861    431583    362386    470096    429350    472418    503333    429792    545866 
dram[1]:    419272    362190    377120    355783    417334    367120    421717    473404    368743    523429    319312    364387    417211    357507    429902    545816 
dram[2]:    355779    392450    428328    381117    425615    428162    331448    413781    364738    363488    496678    366809    465376    532358    331530    515729 
dram[3]:    495596    389163    365672    640153    350249    517283    425677    514858    366950    495254    352284    433314    352317    398313    427989    480261 
dram[4]:    417123    595758    421749    437033    675124    363180    425986    354100    354070    399682    368483    537789    472127    428465    426413    422977 
dram[5]:    676949    363930    356050    422562    502359    397215    427991    419976    366766    359141    396937    365059    448559    391880    428470    474153 
dram[6]:    423613    483695    429118    436776    363185    363140    445742    420729    368911    488853    365234    418025    471971    472275    448763    429508 
dram[7]:    383221    493889    394057    433690    363396    448992    427079    439418    315237    437277    383613    433778    420354    342733    506184    475756 
dram[8]:    356368    366931    298592    358840    363248    362105    428959    481187    397815    473366    380442    482787    314276    471902    545679    459921 
dram[9]:    383878    378943    371514    442068    363154    472172    331761    485236    366857    363865    357122    383584    473592    450007    474694    427862 
dram[10]:    367863    370739    383816    428082    363236    363355    426120    501963    363727    363876    364567    423366    474118    471982    418520    427862 
average row accesses per activate:
dram[0]:  4.368182  4.344743  4.038687  4.075472  4.004735  4.314592  4.345197  4.498669  3.982122  4.159091  3.861142  4.040816  4.175113  4.428193  3.963244  4.019518 
dram[1]:  4.212589  4.454622  3.942520  4.232443  3.974550  4.240034  4.467079  4.490040  3.952747  4.177769  3.965076  4.014504  4.268822  4.322998  3.837622  3.943241 
dram[2]:  4.178852  4.445006  3.953542  3.996920  4.116552  4.166804  4.299492  4.460654  3.947692  4.156097  3.870833  4.017208  4.240300  4.221110  3.800504  4.136813 
dram[3]:  4.467790  4.398760  3.989156  4.142340  4.137931  4.185124  4.312792  4.562727  4.074621  4.148627  3.964355  4.122433  4.135621  4.274576  3.791114  3.981811 
dram[4]:  4.290086  4.575627  3.897620  4.000390  4.024731  4.215295  4.319013  4.482254  3.914643  4.314129  3.955212  4.034266  4.160825  4.267227  3.880250  3.933755 
dram[5]:  4.254480  4.314379  3.913604  4.049174  4.017077  4.187500  4.311832  4.577273  4.090800  4.086138  3.925997  4.013370  4.155052  4.327742  3.837573  3.975104 
dram[6]:  4.312169  4.363524  3.917144  4.005435  4.171500  4.140452  4.385547  4.523682  3.961732  4.150406  3.874575  4.020031  4.191639  4.295054  3.912431  4.023673 
dram[7]:  4.265191  4.311210  3.879310  4.003487  4.057715  4.207312  4.354256  4.492424  3.961449  4.138833  3.902162  4.027208  4.246720  4.267535  3.907175  4.007590 
dram[8]:  4.240016  4.384520  3.940418  4.077136  4.102606  4.206666  4.347270  4.528521  3.919863  4.013318  3.930758  4.079422  4.194191  4.280999  3.885535  3.915467 
dram[9]:  4.344531  4.422453  3.889808  4.049450  4.088152  4.285471  4.508300  4.497107  4.118856  4.116204  3.961568  4.029957  4.164468  4.398513  3.972494  3.970622 
dram[10]:  4.268813  4.567158  3.940885  3.977778  4.168039  4.284081  4.322237  4.575621  3.963981  4.056997  3.951513  3.956322  4.209651  4.367100  3.894873  4.111809 
average row locality = 1810442/437601 = 4.137198
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6598      6647      6480      6513      6404      6357      6392      6396      6392      6377      6413      6378      6290      6197      6514      6546 
dram[1]:      6647      6638      6484      6464      6402      6369      6392      6399      6412      6376      6326      6342      6233      6226      6587      6582 
dram[2]:      6643      6601      6515      6512      6419      6369      6414      6362      6404      6383      6325      6375      6301      6278      6573      6518 
dram[3]:      6629      6657      6481      6468      6350      6378      6401      6346      6370      6402      6338      6341      6291      6261      6581      6565 
dram[4]:      6583      6629      6485      6448      6372      6407      6418      6377      6427      6399      6331      6347      6243      6284      6564      6597 
dram[5]:      6684      6631      6493      6454      6383      6352      6377      6347      6382      6352      6351      6342      6254      6235      6589      6586 
dram[6]:      6631      6608      6448      6483      6367      6360      6392      6395      6393      6368      6344      6342      6279      6200      6583      6563 
dram[7]:      6649      6657      6493      6491      6381      6373      6396      6370      6415      6398      6358      6322      6233      6299      6576      6588 
dram[8]:      6630      6624      6533      6475      6384      6377      6425      6407      6441      6409      6349      6295      6270      6277      6586      6624 
dram[9]:      6635      6643      6506      6465      6397      6372      6341      6378      6348      6380      6326      6325      6275      6244      6583      6577 
dram[10]:      6635      6592      6476      6505      6382      6389      6404      6388      6390      6414      6315      6385      6266      6260      6586      6544 
total reads: 1131934
bank skew: 6684/6197 = 1.08
chip skew: 103106/102756 = 1.00
number of total write accesses:
dram[0]:      3973      4015      3855      3855      3744      3696      3741      3744      3854      3871      3931      3918      3843      3824      3945      3957 
dram[1]:      3994      3964      3873      3842      3749      3735      3717      3744      3877      3847      3892      3899      3803      3812      4001      3978 
dram[2]:      3988      3947      3867      3868      3753      3723      3750      3728      3860      3841      3894      3897      3863      3840      3981      3944 
dram[3]:      3982      3988      3819      3834      3730      3750      3747      3692      3841      3870      3894      3895      3833      3827      4000      3943 
dram[4]:      3932      3959      3832      3805      3718      3735      3736      3726      3892      3860      3913      3896      3847      3872      3967      3973 
dram[5]:      3999      3991      3835      3839      3732      3698      3717      3723      3845      3847      3888      3864      3822      3827      3972      3952 
dram[6]:      3964      3991      3811      3835      3703      3722      3743      3729      3856      3842      3912      3893      3848      3786      3961      3975 
dram[7]:      3950      3996      3857      3842      3743      3754      3732      3711      3861      3887      3932      3891      3802      3862      3989      3972 
dram[8]:      3987      3969      3850      3832      3692      3719      3765      3755      3880      3837      3926      3875      3838      3839      3971      3983 
dram[9]:      3970      3993      3837      3853      3713      3716      3708      3727      3875      3857      3879      3899      3828      3811      3960      3965 
dram[10]:      3973      3949      3857      3877      3738      3730      3723      3747      3845      3907      3872      3941      3854      3828      3973      3937 
total reads: 678508
bank skew: 4015/3692 = 1.09
chip skew: 61781/61551 = 1.00
average mf latency per bank:
dram[0]:       1019      1021       881       913      1196      1106      1058      1090       890       967       995       970       950       886       888       910
dram[1]:       1054      1013       845       864      1121      1116      1115      1032       874       878      1028      1006      1094      1003       997       930
dram[2]:       1045       956       892       966      1199      1221      1118      1156       914       984       999      1044      1155      1088       927       936
dram[3]:       1114      1053       846       920      1057      1173      1069      1087       933       954      1040      1024      1049       960       965       990
dram[4]:        908      1033       807       877      1131      1185      1154      1056       821       887      1016       974       971      1035       927       911
dram[5]:       1052      1040       833       854      1136      1165      1067      1112       878       868      1008       978       935      1051       941       978
dram[6]:        959      1058       820       951      1296      1119      1222      1140       848       944      1024      1021      1018       986       806       954
dram[7]:       1188      1113       895       898      1052      1120      1230      1096       881       830       984      1059       945      1080       870      1017
dram[8]:       1035       938       938       933      1182      1171      1120      1147       909       926       960       925      1126       993       924      1004
dram[9]:        948       997       845       852      1225      1156      1065      1039       870       847      1000       925      1034      1032       936       990
dram[10]:       1090       906       769       809      1092      1121      1139      1051       835       868      1005       992       995      1010       935       944
maximum mf latency per bank:
dram[0]:     152569    127184    124886    124996    247678    247651    247680    247633    143758    131463    161283    161361    127110    175449    164451    161151
dram[1]:     152647    152695    124914    134060    247658    247650    247618    247591    180151    131519    172019    144147    156595    161073    161114    161196
dram[2]:     152699    152739    126863    123876    247672    247652    247626    247677    143685    143755    161373    180138    161236    161250    164454    161161
dram[3]:     152701    152643    157277    126868    247681    247680    247587    247607    143788    143691    153301    146644    153127    127163    164447    161151
dram[4]:     152577    152552    244292    123935    247683    247711    247602    247612    123683    137381    161426    161347    161250    161472    161850    179721
dram[5]:     152700    152757    157272    123796    247698    247671    247600    247592    133929    131498    153262    161290    161183    161140    164438    161860
dram[6]:     152631    127220    124108    124769    247686    247674    247577    247600    143778    143767    161301    161438    161133    161359    152943    161251
dram[7]:     156451    152682    134051    123892    247652    247702    247625    247587    143952    125792    172023    172014    161343    175439    160886    164446
dram[8]:     152729    152661    157240    126869    247671    247695    247610    247660    143979    143613    172019    153253    172032    153028    161844    160988
dram[9]:     152703    152620    126868    123906    247678    247689    247650    247656    131499    143624    161300    144135    153410    153114    161173    160991
dram[10]:     152781    152701    123867    124880    247676    247632    247636    247628    134058    143614    180113    144145    153049    153056    179712    161096
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24300251 n_nop=23607673 n_act=39634 n_pre=39618 n_req=164660 n_rd=411576 n_write=201750 bw_util=0.05048
n_activity=1656170 dram_eff=0.7407
bk0: 26392a 23922575i bk1: 26588a 23904928i bk2: 25920a 23929298i bk3: 26052a 23914209i bk4: 25616a 23934482i bk5: 25428a 23929959i bk6: 25568a 23943260i bk7: 25584a 23936726i bk8: 25568a 23937780i bk9: 25508a 23928987i bk10: 25652a 23924715i bk11: 25512a 23917565i bk12: 25160a 23932409i bk13: 24788a 23925311i bk14: 26056a 23915779i bk15: 26184a 23912300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.787187
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24300251 n_nop=23607760 n_act=39715 n_pre=39699 n_req=164606 n_rd=411516 n_write=201561 bw_util=0.05046
n_activity=1654047 dram_eff=0.7413
bk0: 26588a 23914527i bk1: 26552a 23911278i bk2: 25936a 23919314i bk3: 25856a 23918137i bk4: 25608a 23926126i bk5: 25476a 23917440i bk6: 25568a 23942193i bk7: 25596a 23932902i bk8: 25648a 23935265i bk9: 25504a 23929609i bk10: 25304a 23922473i bk11: 25368a 23918758i bk12: 24932a 23938713i bk13: 24904a 23927783i bk14: 26348a 23914805i bk15: 26328a 23905256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.779985
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24300251 n_nop=23606444 n_act=40016 n_pre=40000 n_req=164736 n_rd=411968 n_write=201823 bw_util=0.05052
n_activity=1658494 dram_eff=0.7402
bk0: 26572a 23911084i bk1: 26404a 23914862i bk2: 26060a 23920332i bk3: 26048a 23909371i bk4: 25676a 23929754i bk5: 25476a 23918040i bk6: 25656a 23937457i bk7: 25448a 23931804i bk8: 25616a 23926749i bk9: 25532a 23930106i bk10: 25300a 23920538i bk11: 25500a 23919355i bk12: 25204a 23937903i bk13: 25112a 23921329i bk14: 26292a 23911721i bk15: 26072a 23908526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.782224
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24300251 n_nop=23608351 n_act=39557 n_pre=39541 n_req=164504 n_rd=411436 n_write=201366 bw_util=0.05044
n_activity=1654171 dram_eff=0.7409
bk0: 26516a 23928269i bk1: 26628a 23913120i bk2: 25924a 23929479i bk3: 25872a 23917417i bk4: 25400a 23930349i bk5: 25512a 23914505i bk6: 25604a 23940318i bk7: 25384a 23939626i bk8: 25480a 23945027i bk9: 25608a 23930587i bk10: 25352a 23924874i bk11: 25364a 23917173i bk12: 25164a 23935743i bk13: 25044a 23926355i bk14: 26324a 23910346i bk15: 26260a 23908483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.794866
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24300251 n_nop=23607563 n_act=39842 n_pre=39826 n_req=164574 n_rd=411644 n_write=201376 bw_util=0.05045
n_activity=1652518 dram_eff=0.7419
bk0: 26332a 23924115i bk1: 26516a 23919759i bk2: 25940a 23926846i bk3: 25792a 23918294i bk4: 25488a 23936090i bk5: 25628a 23922071i bk6: 25672a 23938083i bk7: 25508a 23931802i bk8: 25708a 23933272i bk9: 25596a 23933928i bk10: 25324a 23918476i bk11: 25388a 23918928i bk12: 24972a 23934305i bk13: 25136a 23922650i bk14: 26256a 23916885i bk15: 26388a 23908418i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.779872
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24300251 n_nop=23607990 n_act=39913 n_pre=39897 n_req=164363 n_rd=411248 n_write=201203 bw_util=0.05041
n_activity=1658127 dram_eff=0.7387
bk0: 26736a 23921454i bk1: 26524a 23911623i bk2: 25972a 23925780i bk3: 25816a 23922436i bk4: 25532a 23937535i bk5: 25408a 23931946i bk6: 25508a 23947359i bk7: 25388a 23939839i bk8: 25528a 23943949i bk9: 25408a 23929899i bk10: 25404a 23925200i bk11: 25368a 23926247i bk12: 25016a 23943716i bk13: 24940a 23932882i bk14: 26356a 23914988i bk15: 26344a 23915792i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.760394
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24300251 n_nop=23608496 n_act=39774 n_pre=39758 n_req=164327 n_rd=411024 n_write=201199 bw_util=0.05039
n_activity=1652041 dram_eff=0.7412
bk0: 26524a 23917766i bk1: 26432a 23912737i bk2: 25792a 23923486i bk3: 25932a 23910320i bk4: 25468a 23937338i bk5: 25440a 23917546i bk6: 25568a 23944212i bk7: 25580a 23935099i bk8: 25572a 23934514i bk9: 25472a 23929234i bk10: 25376a 23923104i bk11: 25368a 23917639i bk12: 25116a 23933531i bk13: 24800a 23930368i bk14: 26332a 23915683i bk15: 26252a 23908457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.775524
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24300251 n_nop=23606378 n_act=40012 n_pre=39996 n_req=164780 n_rd=411996 n_write=201869 bw_util=0.05052
n_activity=1657322 dram_eff=0.7408
bk0: 26596a 23922096i bk1: 26628a 23912453i bk2: 25972a 23919744i bk3: 25964a 23910652i bk4: 25524a 23928827i bk5: 25492a 23920955i bk6: 25584a 23939538i bk7: 25480a 23933283i bk8: 25660a 23935634i bk9: 25592a 23929382i bk10: 25432a 23918987i bk11: 25288a 23920128i bk12: 24932a 23938467i bk13: 25196a 23923924i bk14: 26304a 23916648i bk15: 26352a 23910367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.783395
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24300251 n_nop=23605979 n_act=40019 n_pre=40003 n_req=164824 n_rd=412424 n_write=201826 bw_util=0.05056
n_activity=1659981 dram_eff=0.7401
bk0: 26520a 23917347i bk1: 26496a 23919527i bk2: 26132a 23928568i bk3: 25900a 23920077i bk4: 25536a 23942090i bk5: 25508a 23927790i bk6: 25700a 23939376i bk7: 25628a 23931667i bk8: 25764a 23931491i bk9: 25636a 23933191i bk10: 25396a 23919216i bk11: 25180a 23918145i bk12: 25080a 23936952i bk13: 25108a 23930697i bk14: 26344a 23920164i bk15: 26496a 23907081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.768773
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24300251 n_nop=23609017 n_act=39459 n_pre=39443 n_req=164386 n_rd=411180 n_write=201152 bw_util=0.0504
n_activity=1655372 dram_eff=0.7398
bk0: 26540a 23922120i bk1: 26572a 23912876i bk2: 26024a 23927807i bk3: 25860a 23912133i bk4: 25588a 23941234i bk5: 25488a 23928666i bk6: 25364a 23944910i bk7: 25512a 23939034i bk8: 25392a 23939775i bk9: 25520a 23936049i bk10: 25304a 23932116i bk11: 25300a 23919073i bk12: 25100a 23937069i bk13: 24976a 23931322i bk14: 26332a 23922131i bk15: 26308a 23908520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.766195
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24300251 n_nop=23607715 n_act=39661 n_pre=39645 n_req=164682 n_rd=411724 n_write=201506 bw_util=0.05047
n_activity=1655366 dram_eff=0.7409
bk0: 26540a 23920238i bk1: 26368a 23920931i bk2: 25904a 23921766i bk3: 26020a 23907874i bk4: 25528a 23936280i bk5: 25556a 23924781i bk6: 25616a 23940357i bk7: 25552a 23934256i bk8: 25560a 23940615i bk9: 25656a 23921483i bk10: 25260a 23925260i bk11: 25540a 23908734i bk12: 25064a 23933320i bk13: 25040a 23927693i bk14: 26344a 23919592i bk15: 26176a 23916698i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.780474

========= L2 cache stats =========
L2_cache_bank[0]: Access = 177781, Miss = 51483, Miss_rate = 0.290, Pending_hits = 80502, Reservation_fails = 137
L2_cache_bank[1]: Access = 177613, Miss = 51411, Miss_rate = 0.289, Pending_hits = 80477, Reservation_fails = 217
L2_cache_bank[2]: Access = 177473, Miss = 51483, Miss_rate = 0.290, Pending_hits = 80364, Reservation_fails = 192
L2_cache_bank[3]: Access = 177432, Miss = 51396, Miss_rate = 0.290, Pending_hits = 80352, Reservation_fails = 202
L2_cache_bank[4]: Access = 177789, Miss = 51594, Miss_rate = 0.290, Pending_hits = 80397, Reservation_fails = 167
L2_cache_bank[5]: Access = 177393, Miss = 51398, Miss_rate = 0.290, Pending_hits = 80304, Reservation_fails = 185
L2_cache_bank[6]: Access = 177500, Miss = 51441, Miss_rate = 0.290, Pending_hits = 80356, Reservation_fails = 193
L2_cache_bank[7]: Access = 177403, Miss = 51418, Miss_rate = 0.290, Pending_hits = 80423, Reservation_fails = 159
L2_cache_bank[8]: Access = 177440, Miss = 51423, Miss_rate = 0.290, Pending_hits = 80362, Reservation_fails = 212
L2_cache_bank[9]: Access = 177620, Miss = 51488, Miss_rate = 0.290, Pending_hits = 80383, Reservation_fails = 139
L2_cache_bank[10]: Access = 177684, Miss = 51513, Miss_rate = 0.290, Pending_hits = 80439, Reservation_fails = 180
L2_cache_bank[11]: Access = 177213, Miss = 51299, Miss_rate = 0.289, Pending_hits = 80351, Reservation_fails = 175
L2_cache_bank[12]: Access = 177398, Miss = 51437, Miss_rate = 0.290, Pending_hits = 80357, Reservation_fails = 191
L2_cache_bank[13]: Access = 177163, Miss = 51319, Miss_rate = 0.290, Pending_hits = 80333, Reservation_fails = 194
L2_cache_bank[14]: Access = 177629, Miss = 51501, Miss_rate = 0.290, Pending_hits = 80333, Reservation_fails = 229
L2_cache_bank[15]: Access = 177618, Miss = 51498, Miss_rate = 0.290, Pending_hits = 80393, Reservation_fails = 171
L2_cache_bank[16]: Access = 177866, Miss = 51618, Miss_rate = 0.290, Pending_hits = 80562, Reservation_fails = 155
L2_cache_bank[17]: Access = 177658, Miss = 51488, Miss_rate = 0.290, Pending_hits = 80429, Reservation_fails = 139
L2_cache_bank[18]: Access = 177393, Miss = 51411, Miss_rate = 0.290, Pending_hits = 80439, Reservation_fails = 148
L2_cache_bank[19]: Access = 177440, Miss = 51384, Miss_rate = 0.290, Pending_hits = 80483, Reservation_fails = 155
L2_cache_bank[20]: Access = 177615, Miss = 51454, Miss_rate = 0.290, Pending_hits = 80498, Reservation_fails = 165
L2_cache_bank[21]: Access = 177602, Miss = 51477, Miss_rate = 0.290, Pending_hits = 80527, Reservation_fails = 139
L2_total_cache_accesses = 3905723
L2_total_cache_misses = 1131934
L2_total_cache_miss_rate = 0.2898
L2_total_cache_pending_hits = 1769064
L2_total_cache_reservation_fails = 3844
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118753
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1644592
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1046953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 885952
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 124256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 84965
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3843
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2810298
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1095173
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=8426736
icnt_total_pkts_simt_to_mem=6016534
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.3512
	minimum = 6
	maximum = 48
Network latency average = 8.13026
	minimum = 6
	maximum = 36
Slowest packet = 7480316
Flit latency average = 7.841
	minimum = 6
	maximum = 36
Slowest flit = 13926148
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00170096
	minimum = 0.00146047 (at node 10)
	maximum = 0.00199239 (at node 34)
Accepted packet rate average = 0.00170096
	minimum = 0.00146047 (at node 10)
	maximum = 0.00199239 (at node 34)
Injected flit rate average = 0.00265591
	minimum = 0.00165943 (at node 10)
	maximum = 0.00393497 (at node 34)
Accepted flit rate average= 0.00265591
	minimum = 0.0021685 (at node 39)
	maximum = 0.00310013 (at node 25)
Injected packet length average = 1.56142
Accepted packet length average = 1.56142
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4084 (28 samples)
	minimum = 6 (28 samples)
	maximum = 85.6429 (28 samples)
Network latency average = 9.69204 (28 samples)
	minimum = 6 (28 samples)
	maximum = 77.6071 (28 samples)
Flit latency average = 9.42392 (28 samples)
	minimum = 6 (28 samples)
	maximum = 76.6786 (28 samples)
Fragmentation average = 0.0187688 (28 samples)
	minimum = 0 (28 samples)
	maximum = 21.8214 (28 samples)
Injected packet rate average = 0.0503003 (28 samples)
	minimum = 0.0447139 (28 samples)
	maximum = 0.0572857 (28 samples)
Accepted packet rate average = 0.0503003 (28 samples)
	minimum = 0.0447139 (28 samples)
	maximum = 0.0572857 (28 samples)
Injected flit rate average = 0.0969419 (28 samples)
	minimum = 0.0705974 (28 samples)
	maximum = 0.130277 (28 samples)
Accepted flit rate average = 0.0969419 (28 samples)
	minimum = 0.0900117 (28 samples)
	maximum = 0.102766 (28 samples)
Injected packet size average = 1.92726 (28 samples)
Accepted packet size average = 1.92726 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 48 min, 9 sec (13689 sec)
gpgpu_simulation_rate = 45413 (inst/sec)
gpgpu_simulation_rate = 1437 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 29: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 29 
gpu_sim_cycle = 50873
gpu_sim_insn = 23147352
gpu_ipc =     455.0027
gpu_tot_sim_cycle = 19944716
gpu_tot_sim_insn = 644808138
gpu_tot_ipc =      32.3298
gpu_tot_issued_cta = 1900544
max_total_param_size = 0
gpu_stall_dramfull = 344480
gpu_stall_icnt2sh    = 195763
partiton_reqs_in_parallel = 1118981
partiton_reqs_in_parallel_total    = 287565565
partiton_level_parallism =      21.9956
partiton_level_parallism_total  =      14.4742
partiton_reqs_in_parallel_util = 1118981
partiton_reqs_in_parallel_util_total    = 287565565
gpu_sim_cycle_parition_util = 50873
gpu_tot_sim_cycle_parition_util    = 13086091
partiton_level_parallism_util =      21.9956
partiton_level_parallism_util_total  =      21.9750
partiton_replys_in_parallel = 224748
partiton_replys_in_parallel_total    = 3905723
L2_BW  =     418.7391 GB/Sec
L2_BW_total  =      19.6294 GB/Sec
gpu_total_sim_rate=46309

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 23526850
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 11337728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11335936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23520551
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 11337728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23526850
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
57823, 56397, 56956, 56657, 57115, 56442, 57020, 55759, 56397, 55334, 56297, 54768, 55664, 54774, 55922, 54148, 55424, 53751, 55009, 52928, 55007, 53451, 54112, 52870, 53685, 53157, 53802, 52338, 53230, 52356, 53817, 52437, 
gpgpu_n_tot_thrd_icount = 1384580384
gpgpu_n_tot_w_icount = 43268137
gpgpu_n_stall_shd_mem = 438357
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2941370
gpgpu_n_mem_write_global = 1188849
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 44233862
gpgpu_n_store_insn = 17905679
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 181403648
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 201379
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3162553	W0_Idle:429038283	W0_Scoreboard:265358538	W1:1016261	W2:45159	W3:1521	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:42205175	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 23272720 {8:2909090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 81146600 {40:139079,72:1049770,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1291200 {40:32280,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 175270320 {40:1070885,72:1836890,136:1315,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9510792 {8:1188849,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1291200 {40:32280,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 222169 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 452 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 19944715 
mrq_lat_table:618893 	38496 	54750 	100608 	202128 	278402 	355853 	178295 	92499 	13318 	1029 	77 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2352192 	1591237 	158375 	12712 	1608 	516 	2241 	2714 	4288 	3752 	612 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	78 	3553598 	340700 	20959 	5160 	134439 	42242 	16574 	839 	390 	1431 	466 	2256 	3346 	3902 	3479 	612 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2026899 	872690 	41772 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	283899 	
mf_lat_pw_table:182520 	0 	0 	0 	0 	0 	0 	2819 	761 	336 	116 	94 	75 	105 	109 	102 	35 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    365115    459478    429054    383402    517218    504087    429220    428861    431583    362386    470096    429350    472418    503333    429792    545866 
dram[1]:    419272    362190    377120    355783    417334    367120    421717    473404    368743    523429    319312    364387    417211    357507    429902    545816 
dram[2]:    355779    392450    428328    381117    425615    428162    331448    413781    364738    363488    496678    366809    465376    532358    331530    515729 
dram[3]:    495596    389163    365672    640153    350249    517283    425677    514858    366950    495254    352284    433314    352317    398313    427989    480261 
dram[4]:    417123    595758    421749    437033    675124    363180    425986    354100    354070    399682    368483    537789    472127    428465    426413    422977 
dram[5]:    676949    363930    356050    422562    502359    397215    427991    419976    366766    359141    396937    365059    448559    391880    428470    474153 
dram[6]:    423613    483695    429118    436776    363185    363140    445742    420729    368911    488853    365234    418025    471971    472275    448763    429508 
dram[7]:    383221    493889    394057    433690    363396    448992    427079    439418    315237    437277    383613    433778    420354    342733    506184    475756 
dram[8]:    356368    366931    298592    358840    363248    362105    428959    481187    397815    473366    380442    482787    314276    471902    545679    459921 
dram[9]:    383878    378943    371514    442068    363154    472172    331761    485236    366857    363865    357122    383584    473592    450007    474694    427862 
dram[10]:    367863    370739    383816    428082    363236    363355    426120    501963    363727    363876    364567    423366    474118    471982    418520    427862 
average row accesses per activate:
dram[0]:  4.326554  4.398302  4.059860  4.093299  4.055306  4.310400  4.335202  4.477095  3.974973  4.196101  3.889281  4.074732  4.200155  4.444445  3.971195  4.012885 
dram[1]:  4.211581  4.462934  3.949982  4.230062  4.033073  4.274881  4.475756  4.499172  3.957148  4.172967  3.980314  4.033137  4.264099  4.352153  3.876200  3.969377 
dram[2]:  4.173897  4.438756  3.964617  4.017773  4.129840  4.207246  4.294745  4.454959  3.972514  4.179939  3.894624  4.043542  4.218762  4.243999  3.823569  4.162817 
dram[3]:  4.472189  4.359063  3.996003  4.187976  4.200389  4.236719  4.330275  4.576480  4.129350  4.151343  3.997442  4.183658  4.140069  4.275040  3.818335  4.050829 
dram[4]:  4.277757  4.573916  3.928165  4.049852  4.052908  4.240125  4.324443  4.464876  3.918237  4.302079  3.991997  4.072146  4.156431  4.274417  3.887387  3.939246 
dram[5]:  4.260284  4.312452  3.939936  4.048180  4.055931  4.209804  4.301157  4.540894  4.096448  4.085832  3.955137  4.024751  4.172615  4.316680  3.871267  3.970339 
dram[6]:  4.281226  4.395033  3.935842  4.026998  4.199688  4.180341  4.413079  4.510621  3.924014  4.157012  3.869258  4.053412  4.185200  4.291935  3.952999  4.047071 
dram[7]:  4.244936  4.286898  3.896113  4.030724  4.099924  4.252157  4.360016  4.489185  3.950684  4.127811  3.920556  4.024363  4.247525  4.295563  3.957648  4.055396 
dram[8]:  4.235140  4.363006  3.927054  4.107675  4.152157  4.229020  4.351718  4.491119  3.921221  4.019435  3.932855  4.075047  4.218530  4.274059  3.915478  3.968115 
dram[9]:  4.325563  4.410964  3.913182  4.075500  4.101026  4.308982  4.461538  4.461792  4.114243  4.108646  3.993038  4.030247  4.167570  4.373676  3.955360  3.967890 
dram[10]:  4.268449  4.558979  3.975504  3.991364  4.169367  4.295030  4.302344  4.537914  3.973140  4.062523  4.011426  3.948745  4.207017  4.342339  3.895301  4.096668 
average row locality = 1934349/466247 = 4.148765
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7016      7067      6898      6921      6808      6767      6794      6804      6792      6786      6809      6781      6684      6594      6925      6954 
dram[1]:      7061      7056      6890      6875      6806      6771      6796      6807      6811      6781      6725      6738      6629      6621      6999      6995 
dram[2]:      7060      7019      6922      6926      6819      6776      6818      6763      6807      6784      6727      6770      6694      6670      6989      6933 
dram[3]:      7051      7073      6890      6879      6757      6785      6804      6748      6777      6799      6740      6745      6690      6651      6998      6981 
dram[4]:      7003      7046      6902      6860      6774      6812      6824      6779      6827      6801      6731      6749      6639      6674      6971      7014 
dram[5]:      7104      7054      6904      6868      6787      6757      6778      6753      6790      6755      6748      6740      6648      6630      7005      6999 
dram[6]:      7048      7033      6851      6895      6768      6763      6801      6801      6795      6766      6742      6744      6670      6589      7002      6979 
dram[7]:      7065      7074      6898      6901      6783      6777      6797      6777      6815      6803      6757      6716      6631      6698      6996      7001 
dram[8]:      7051      7043      6939      6887      6791      6776      6833      6811      6845      6811      6743      6694      6665      6672      6997      7039 
dram[9]:      7051      7061      6916      6876      6798      6779      6742      6777      6751      6785      6726      6723      6668      6638      6993      6989 
dram[10]:      7056      7008      6887      6914      6779      6786      6811      6790      6793      6815      6714      6777      6661      6656      6999      6957 
total reads: 1203341
bank skew: 7104/6589 = 1.08
chip skew: 109597/109247 = 1.00
number of total write accesses:
dram[0]:      4259      4329      4157      4135      4044      4009      4031      4044      4167      4191      4221      4233      4144      4086      4242      4258 
dram[1]:      4285      4262      4166      4157      4047      4053      4004      4063      4178      4148      4193      4216      4108      4094      4304      4282 
dram[2]:      4293      4251      4171      4151      4059      4024      4052      4018      4177      4134      4213      4188      4144      4114      4302      4240 
dram[3]:      4286      4278      4107      4127      4038      4061      4052      3993      4141      4173      4201      4212      4128      4105      4331      4256 
dram[4]:      4209      4247      4144      4107      4027      4030      4039      4026      4195      4165      4243      4201      4122      4136      4248      4268 
dram[5]:      4288      4305      4116      4139      4018      3978      4005      4018      4168      4146      4184      4155      4109      4084      4272      4245 
dram[6]:      4263      4293      4130      4143      4000      4039      4064      4029      4153      4142      4208      4184      4132      4055      4268      4284 
dram[7]:      4252      4312      4128      4119      4049      4066      4042      4015      4160      4210      4248      4186      4094      4144      4311      4273 
dram[8]:      4278      4279      4151      4138      3988      4008      4055      4062      4205      4150      4210      4166      4126      4120      4260      4286 
dram[9]:      4269      4284      4127      4136      4000      4015      3988      4025      4197      4144      4171      4203      4101      4095      4260      4256 
dram[10]:      4281      4239      4149      4178      4028      4016      4018      4042      4153      4231      4169      4240      4130      4113      4274      4231 
total reads: 731008
bank skew: 4331/3978 = 1.09
chip skew: 66609/66230 = 1.01
average mf latency per bank:
dram[0]:        984       985       854       887      1148      1064      1021      1051       862       933       962       937       923       862       862       883
dram[1]:       1017       979       824       839      1079      1075      1075       997       847       854       992       972      1054       973       963       902
dram[2]:       1007       924       865       937      1153      1174      1075      1116       885       953       965      1007      1115      1054       896       909
dram[3]:       1074      1017       825       896      1018      1128      1032      1048       902       924      1002       989      1014       932       933       963
dram[4]:        880       998       784       850      1086      1141      1109      1018       797       860       979       941       941      1003       898       882
dram[5]:       1015      1003       810       829      1093      1123      1028      1071       848       842       973       945       907      1017       910       945
dram[6]:        927      1023       797       920      1241      1076      1177      1096       824       914       987       987       985       957       783       925
dram[7]:       1143      1073       870       874      1013      1078      1180      1056       854       805       948      1022       914      1046       843       988
dram[8]:        998       908       908       902      1135      1126      1080      1103       878       897       928       896      1088       961       894       971
dram[9]:        917       964       823       829      1175      1111      1025      1001       841       822       965       895      1002       997       905       957
dram[10]:       1050       878       752       789      1051      1080      1095      1013       811       842       971       958       962       977       905       914
maximum mf latency per bank:
dram[0]:     152569    127184    124886    124996    247678    247651    247680    247633    143758    131463    161283    161361    127110    175449    164451    161151
dram[1]:     152647    152695    124914    134060    247658    247650    247618    247591    180151    131519    172019    144147    156595    161073    161114    161196
dram[2]:     152699    152739    126863    123876    247672    247652    247626    247677    143685    143755    161373    180138    161236    161250    164454    161161
dram[3]:     152701    152643    157277    126868    247681    247680    247587    247607    143788    143691    153301    146644    153127    127163    164447    161151
dram[4]:     152577    152552    244292    123935    247683    247711    247602    247612    123683    137381    161426    161347    161250    161472    161850    179721
dram[5]:     152700    152757    157272    123796    247698    247671    247600    247592    133929    131498    153262    161290    161183    161140    164438    161860
dram[6]:     152631    127220    124108    124769    247686    247674    247577    247600    143778    143767    161301    161438    161133    161359    152943    161251
dram[7]:     156451    152682    134051    123892    247652    247702    247625    247587    143952    125792    172023    172014    161343    175439    160886    164446
dram[8]:     152729    152661    157240    126869    247671    247695    247610    247660    143979    143613    172019    153253    172032    153028    161844    160988
dram[9]:     152703    152620    126868    123906    247678    247689    247650    247656    131499    143624    161300    144135    153410    153114    161173    160991
dram[10]:     152781    152701    123867    124880    247676    247632    247636    247628    134058    143614    180113    144145    153049    153056    179712    161096
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24394713 n_nop=23655478 n_act=42217 n_pre=42201 n_req=175950 n_rd=437600 n_write=217217 bw_util=0.05369
n_activity=1749890 dram_eff=0.7484
bk0: 28064a 23979018i bk1: 28268a 23960121i bk2: 27592a 23985948i bk3: 27684a 23970996i bk4: 27232a 23989593i bk5: 27068a 23983480i bk6: 27176a 23999070i bk7: 27216a 23992690i bk8: 27168a 23991817i bk9: 27144a 23982081i bk10: 27236a 23983327i bk11: 27124a 23973903i bk12: 26736a 23990387i bk13: 26376a 23985121i bk14: 27700a 23969699i bk15: 27816a 23964066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.867579
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24394713 n_nop=23655652 n_act=42281 n_pre=42265 n_req=175921 n_rd=437444 n_write=217071 bw_util=0.05366
n_activity=1747653 dram_eff=0.749
bk0: 28244a 23973144i bk1: 28224a 23968209i bk2: 27560a 23977290i bk3: 27500a 23973179i bk4: 27224a 23982075i bk5: 27084a 23970035i bk6: 27184a 23999267i bk7: 27228a 23987158i bk8: 27244a 23990173i bk9: 27124a 23982595i bk10: 26900a 23980638i bk11: 26952a 23974853i bk12: 26516a 23997363i bk13: 26484a 23985862i bk14: 27996a 23969251i bk15: 27980a 23957845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.872092
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24394713 n_nop=23654370 n_act=42609 n_pre=42593 n_req=176008 n_rd=437908 n_write=217233 bw_util=0.05371
n_activity=1752156 dram_eff=0.7478
bk0: 28240a 23967442i bk1: 28076a 23972915i bk2: 27688a 23978498i bk3: 27704a 23966598i bk4: 27276a 23984733i bk5: 27104a 23971953i bk6: 27272a 23992943i bk7: 27052a 23986311i bk8: 27228a 23980067i bk9: 27136a 23982473i bk10: 26908a 23977466i bk11: 27080a 23977854i bk12: 26776a 23996605i bk13: 26680a 23979885i bk14: 27956a 23966000i bk15: 27732a 23964250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.876362
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24394713 n_nop=23656386 n_act=42016 n_pre=42000 n_req=175857 n_rd=437472 n_write=216839 bw_util=0.05364
n_activity=1747856 dram_eff=0.7487
bk0: 28204a 23984975i bk1: 28292a 23968415i bk2: 27560a 23987044i bk3: 27516a 23974126i bk4: 27028a 23986314i bk5: 27140a 23969245i bk6: 27216a 23996497i bk7: 26992a 23995992i bk8: 27108a 24000587i bk9: 27196a 23983923i bk10: 26960a 23982726i bk11: 26980a 23974428i bk12: 26760a 23994582i bk13: 26604a 23984542i bk14: 27992a 23963476i bk15: 27924a 23962127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.895817
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24394713 n_nop=23655681 n_act=42432 n_pre=42416 n_req=175813 n_rd=437624 n_write=216560 bw_util=0.05363
n_activity=1746192 dram_eff=0.7493
bk0: 28012a 23984620i bk1: 28184a 23979145i bk2: 27608a 23985133i bk3: 27440a 23976970i bk4: 27096a 23993554i bk5: 27248a 23978835i bk6: 27296a 23994957i bk7: 27116a 23988122i bk8: 27308a 23989728i bk9: 27204a 23989880i bk10: 26924a 23974693i bk11: 26996a 23976297i bk12: 26556a 23994884i bk13: 26696a 23982688i bk14: 27884a 23972976i bk15: 28056a 23962464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.851747
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24394713 n_nop=23656013 n_act=42536 n_pre=42520 n_req=175550 n_rd=437280 n_write=216364 bw_util=0.05359
n_activity=1751650 dram_eff=0.7463
bk0: 28416a 23980826i bk1: 28216a 23965986i bk2: 27616a 23983820i bk3: 27472a 23977469i bk4: 27148a 23992627i bk5: 27028a 23988143i bk6: 27112a 24004946i bk7: 27012a 23994857i bk8: 27160a 23998667i bk9: 27020a 23983482i bk10: 26992a 23985146i bk11: 26960a 23983767i bk12: 26592a 24003507i bk13: 26520a 23991676i bk14: 28020a 23970248i bk15: 27996a 23969497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.834618
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24394713 n_nop=23656248 n_act=42395 n_pre=42379 n_req=175634 n_rd=436988 n_write=216703 bw_util=0.05359
n_activity=1745735 dram_eff=0.7489
bk0: 28192a 23973410i bk1: 28132a 23969601i bk2: 27404a 23981632i bk3: 27580a 23967240i bk4: 27072a 23994524i bk5: 27052a 23973142i bk6: 27204a 23998651i bk7: 27204a 23988185i bk8: 27180a 23988564i bk9: 27064a 23982624i bk10: 26968a 23981227i bk11: 26976a 23975171i bk12: 26680a 23992114i bk13: 26356a 23987526i bk14: 28008a 23971934i bk15: 27916a 23961410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.864154
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24394713 n_nop=23654179 n_act=42616 n_pre=42600 n_req=176098 n_rd=437956 n_write=217362 bw_util=0.05373
n_activity=1750921 dram_eff=0.7485
bk0: 28260a 23979213i bk1: 28296a 23967345i bk2: 27592a 23977982i bk3: 27604a 23967637i bk4: 27132a 23984337i bk5: 27108a 23974149i bk6: 27188a 23996958i bk7: 27108a 23989052i bk8: 27260a 23991551i bk9: 27212a 23982527i bk10: 27028a 23977682i bk11: 26864a 23978605i bk12: 26524a 23997175i bk13: 26792a 23981040i bk14: 27984a 23970444i bk15: 28004a 23964194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.877496
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0x800ffc80, atomic=0 1 entries : 0x7f9cbbd8e260 :  mf: uid=39730690, sid02:w08, part=8, addr=0x800ffc80, load , size=32, unknown  status = IN_PARTITION_DRAM (19944710), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24394713 n_nop=23653930 n_act=42653 n_pre=42638 n_req=176079 n_rd=438388 n_write=217104 bw_util=0.05374
n_activity=1753438 dram_eff=0.7477
bk0: 28204a 23973379i bk1: 28172a 23973176i bk2: 27756a 23988396i bk3: 27548a 23978397i bk4: 27164a 23999305i bk5: 27104a 23984007i bk6: 27332a 23996949i bk7: 27244a 23985504i bk8: 27380a 23984951i bk9: 27244a 23987119i bk10: 26972a 23978993i bk11: 26776a 23976600i bk12: 26660a 23995266i bk13: 26688a 23989610i bk14: 27988a 23976531i bk15: 28156a 23961805i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.845062
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24394713 n_nop=23656950 n_act=42155 n_pre=42139 n_req=175544 n_rd=437092 n_write=216377 bw_util=0.05357
n_activity=1749072 dram_eff=0.7472
bk0: 28204a 23980033i bk1: 28244a 23969967i bk2: 27664a 23986656i bk3: 27504a 23969347i bk4: 27192a 23999506i bk5: 27116a 23982516i bk6: 26968a 24002824i bk7: 27108a 23994715i bk8: 27004a 23995072i bk9: 27140a 23990684i bk10: 26904a 23991211i bk11: 26892a 23976188i bk12: 26672a 23996785i bk13: 26552a 23989604i bk14: 27972a 23976915i bk15: 27956a 23962675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.831995
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24394713 n_nop=23655593 n_act=42336 n_pre=42320 n_req=175895 n_rd=437612 n_write=216852 bw_util=0.05366
n_activity=1749052 dram_eff=0.7484
bk0: 28224a 23976850i bk1: 28032a 23977444i bk2: 27548a 23979491i bk3: 27656a 23964148i bk4: 27116a 23992512i bk5: 27144a 23979249i bk6: 27244a 23997606i bk7: 27160a 23988624i bk8: 27172a 23995533i bk9: 27260a 23975483i bk10: 26856a 23985948i bk11: 27108a 23965155i bk12: 26644a 23993659i bk13: 26624a 23986006i bk14: 27996a 23973639i bk15: 27828a 23970127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.855737

========= L2 cache stats =========
L2_cache_bank[0]: Access = 188004, Miss = 54726, Miss_rate = 0.291, Pending_hits = 83704, Reservation_fails = 140
L2_cache_bank[1]: Access = 187833, Miss = 54674, Miss_rate = 0.291, Pending_hits = 83714, Reservation_fails = 225
L2_cache_bank[2]: Access = 187684, Miss = 54717, Miss_rate = 0.292, Pending_hits = 83591, Reservation_fails = 198
L2_cache_bank[3]: Access = 187677, Miss = 54644, Miss_rate = 0.291, Pending_hits = 83615, Reservation_fails = 205
L2_cache_bank[4]: Access = 188057, Miss = 54836, Miss_rate = 0.292, Pending_hits = 83643, Reservation_fails = 178
L2_cache_bank[5]: Access = 187595, Miss = 54641, Miss_rate = 0.291, Pending_hits = 83499, Reservation_fails = 190
L2_cache_bank[6]: Access = 187748, Miss = 54707, Miss_rate = 0.291, Pending_hits = 83608, Reservation_fails = 198
L2_cache_bank[7]: Access = 187666, Miss = 54661, Miss_rate = 0.291, Pending_hits = 83667, Reservation_fails = 165
L2_cache_bank[8]: Access = 187639, Miss = 54671, Miss_rate = 0.291, Pending_hits = 83609, Reservation_fails = 215
L2_cache_bank[9]: Access = 187814, Miss = 54735, Miss_rate = 0.291, Pending_hits = 83613, Reservation_fails = 141
L2_cache_bank[10]: Access = 187853, Miss = 54764, Miss_rate = 0.292, Pending_hits = 83630, Reservation_fails = 185
L2_cache_bank[11]: Access = 187384, Miss = 54556, Miss_rate = 0.291, Pending_hits = 83569, Reservation_fails = 180
L2_cache_bank[12]: Access = 187655, Miss = 54677, Miss_rate = 0.291, Pending_hits = 83588, Reservation_fails = 192
L2_cache_bank[13]: Access = 187380, Miss = 54570, Miss_rate = 0.291, Pending_hits = 83581, Reservation_fails = 197
L2_cache_bank[14]: Access = 187871, Miss = 54742, Miss_rate = 0.291, Pending_hits = 83580, Reservation_fails = 235
L2_cache_bank[15]: Access = 187859, Miss = 54747, Miss_rate = 0.291, Pending_hits = 83633, Reservation_fails = 175
L2_cache_bank[16]: Access = 188076, Miss = 54864, Miss_rate = 0.292, Pending_hits = 83812, Reservation_fails = 165
L2_cache_bank[17]: Access = 187868, Miss = 54733, Miss_rate = 0.291, Pending_hits = 83666, Reservation_fails = 143
L2_cache_bank[18]: Access = 187621, Miss = 54645, Miss_rate = 0.291, Pending_hits = 83628, Reservation_fails = 153
L2_cache_bank[19]: Access = 187584, Miss = 54628, Miss_rate = 0.291, Pending_hits = 83683, Reservation_fails = 157
L2_cache_bank[20]: Access = 187788, Miss = 54700, Miss_rate = 0.291, Pending_hits = 83716, Reservation_fails = 167
L2_cache_bank[21]: Access = 187815, Miss = 54703, Miss_rate = 0.291, Pending_hits = 83739, Reservation_fails = 146
L2_total_cache_accesses = 4130471
L2_total_cache_misses = 1203341
L2_total_cache_miss_rate = 0.2913
L2_total_cache_pending_hits = 1840088
L2_total_cache_reservation_fails = 3950
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 121041
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1708984
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111345
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 965981
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 130888
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 91980
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3944
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2941370
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1188849
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=8913628
icnt_total_pkts_simt_to_mem=6401370
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.83583
	minimum = 6
	maximum = 103
Network latency average = 9.31894
	minimum = 6
	maximum = 102
Slowest packet = 8115140
Flit latency average = 8.52671
	minimum = 6
	maximum = 102
Slowest flit = 15032097
Fragmentation average = 8.89886e-06
	minimum = 0
	maximum = 1
Injected packet rate average = 0.0883574
	minimum = 0.0780284 (at node 23)
	maximum = 0.100919 (at node 32)
Accepted packet rate average = 0.0883574
	minimum = 0.0780284 (at node 23)
	maximum = 0.100919 (at node 32)
Injected flit rate average = 0.171355
	minimum = 0.133559 (at node 23)
	maximum = 0.218035 (at node 32)
Accepted flit rate average= 0.171355
	minimum = 0.16904 (at node 23)
	maximum = 0.173276 (at node 20)
Injected packet length average = 1.93935
Accepted packet length average = 1.93935
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.3887 (29 samples)
	minimum = 6 (29 samples)
	maximum = 86.2414 (29 samples)
Network latency average = 9.67917 (29 samples)
	minimum = 6 (29 samples)
	maximum = 78.4483 (29 samples)
Flit latency average = 9.39298 (29 samples)
	minimum = 6 (29 samples)
	maximum = 77.5517 (29 samples)
Fragmentation average = 0.0181219 (29 samples)
	minimum = 0 (29 samples)
	maximum = 21.1034 (29 samples)
Injected packet rate average = 0.0516126 (29 samples)
	minimum = 0.0458627 (29 samples)
	maximum = 0.0587903 (29 samples)
Accepted packet rate average = 0.0516126 (29 samples)
	minimum = 0.0458627 (29 samples)
	maximum = 0.0587903 (29 samples)
Injected flit rate average = 0.0995079 (29 samples)
	minimum = 0.0727685 (29 samples)
	maximum = 0.133303 (29 samples)
Accepted flit rate average = 0.0995079 (29 samples)
	minimum = 0.0927368 (29 samples)
	maximum = 0.105197 (29 samples)
Injected packet size average = 1.92798 (29 samples)
Accepted packet size average = 1.92798 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 52 min, 4 sec (13924 sec)
gpgpu_simulation_rate = 46309 (inst/sec)
gpgpu_simulation_rate = 1432 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401da9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel1PKiS0_PKfPbPfS4_ii' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z7Kernel1PKiS0_PKfPbPfS4_ii'
Destroy streams for kernel 30: size 0
kernel_name = _Z7Kernel1PKiS0_PKfPbPfS4_ii 
kernel_launch_uid = 30 
gpu_sim_cycle = 1971520
gpu_sim_insn = 21774091
gpu_ipc =      11.0443
gpu_tot_sim_cycle = 22138386
gpu_tot_sim_insn = 666582229
gpu_tot_ipc =      30.1098
gpu_tot_issued_cta = 1966080
max_total_param_size = 0
gpu_stall_dramfull = 344588
gpu_stall_icnt2sh    = 197900
partiton_reqs_in_parallel = 43373332
partiton_reqs_in_parallel_total    = 288684546
partiton_level_parallism =      21.9999
partiton_level_parallism_total  =      14.9992
partiton_reqs_in_parallel_util = 43373332
partiton_reqs_in_parallel_util_total    = 288684546
gpu_sim_cycle_parition_util = 1971520
gpu_tot_sim_cycle_parition_util    = 13136964
partiton_level_parallism_util =      21.9999
partiton_level_parallism_util_total  =      21.9782
partiton_replys_in_parallel = 255209
partiton_replys_in_parallel_total    = 4130471
L2_BW  =      12.2696 GB/Sec
L2_BW_total  =      18.7770 GB/Sec
gpu_total_sim_rate=42522

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 24707264
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 11862016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11860224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 24700965
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 11862016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 24707264
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
60325, 59083, 59679, 59406, 59798, 59082, 59542, 58422, 59040, 58249, 58969, 57327, 58362, 57404, 58683, 56710, 57992, 56352, 57724, 55510, 57515, 55818, 56732, 55493, 56440, 55663, 56298, 54974, 55787, 55368, 56719, 54983, 
gpgpu_n_tot_thrd_icount = 1454285376
gpgpu_n_tot_w_icount = 45446418
gpgpu_n_stall_shd_mem = 445115
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3182509
gpgpu_n_mem_write_global = 1202919
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 45471275
gpgpu_n_store_insn = 17921415
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 189792256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 208137
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3292480	W0_Idle:455401916	W0_Scoreboard:347335741	W1:1729024	W2:128835	W3:6993	W4:126	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:43581431	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24950016 {8:3118752,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 81709400 {40:153149,72:1049770,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2550280 {40:63757,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 184162688 {40:1271966,72:1841857,136:4929,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9623352 {8:1202919,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2550280 {40:63757,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 222169 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 497 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 22136049 
mrq_lat_table:681548 	40832 	58356 	107630 	218738 	293425 	366696 	182694 	93077 	13320 	1029 	77 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2488572 	1703478 	160113 	12712 	1745 	516 	2574 	4074 	6405 	4655 	612 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	81 	3765137 	342119 	20967 	5160 	171829 	42242 	16574 	839 	390 	1568 	466 	2589 	4706 	6019 	4382 	612 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2227448 	912252 	42800 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	283899 	
mf_lat_pw_table:196590 	0 	0 	0 	0 	0 	0 	3053 	800 	336 	124 	104 	81 	119 	128 	122 	41 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    365115    459478    429054    383402    517218    504087    429220    428861    431583    362386    470096    429350    472418    503333    429792    545866 
dram[1]:    419272    362190    377120    355783    417334    367120    421717    473404    368743    523429    319312    364387    417211    357507    429902    545816 
dram[2]:    355779    392450    428328    381117    425615    428162    331448    413781    364738    363488    496678    366809    465376    532358    331530    515729 
dram[3]:    495596    389163    365672    640153    350249    517283    425677    514858    366950    495254    352284    433314    352317    398313    427989    480261 
dram[4]:    417123    595758    421749    437033    675124    363180    425986    354100    354070    399682    368483    537789    472127    428465    426413    422977 
dram[5]:    676949    363930    356050    422562    502359    397215    427991    419976    366766    359141    396937    365059    448559    391880    428470    474153 
dram[6]:    423613    483695    429118    436776    363185    363140    445742    420729    368911    488853    365234    418025    471971    472275    448763    429508 
dram[7]:    383221    493889    394057    433690    363396    448992    427079    439418    315237    437277    383613    433778    420354    342733    506184    475756 
dram[8]:    356368    366931    298592    358840    363248    362105    428959    481187    397815    473366    380442    482787    314276    471902    545679    459921 
dram[9]:    383878    378943    371514    442068    363154    472172    331761    485236    366857    363865    357122    383584    473592    450007    474694    427862 
dram[10]:    367863    370739    383816    428082    363236    363355    426120    501963    363727    363876    364567    423366    474118    471982    418520    427862 
average row accesses per activate:
dram[0]:  3.858019  3.902894  3.632067  3.628000  3.633754  3.806656  3.830672  3.943989  3.582154  3.758398  3.498509  3.645503  3.761734  3.929660  3.556420  3.576058 
dram[1]:  3.771277  3.965540  3.538971  3.738633  3.595275  3.830163  3.940893  3.984456  3.569593  3.743317  3.543630  3.651915  3.742988  3.866147  3.483078  3.591904 
dram[2]:  3.728483  3.916721  3.574164  3.584071  3.679197  3.763702  3.803354  3.946662  3.584615  3.742977  3.520097  3.623950  3.754557  3.777814  3.461938  3.697891 
dram[3]:  3.966711  3.858741  3.568550  3.761107  3.732358  3.783580  3.851840  3.991271  3.676889  3.677785  3.594427  3.725064  3.664867  3.790344  3.444890  3.581444 
dram[4]:  3.784220  3.995682  3.532632  3.613383  3.599501  3.759205  3.864901  3.894968  3.499553  3.802675  3.604565  3.653484  3.718922  3.784519  3.534283  3.512985 
dram[5]:  3.770451  3.815632  3.525826  3.611128  3.595127  3.734380  3.798480  3.996511  3.674338  3.646595  3.579808  3.602110  3.711557  3.829644  3.474385  3.587651 
dram[6]:  3.767311  3.903184  3.515479  3.594296  3.733507  3.755913  3.946177  4.041328  3.532625  3.716667  3.505282  3.611283  3.705484  3.790900  3.536198  3.591495 
dram[7]:  3.778197  3.788899  3.489583  3.603014  3.712897  3.756177  3.887386  3.968177  3.578446  3.683333  3.535424  3.611094  3.755270  3.834887  3.535505  3.608630 
dram[8]:  3.732203  3.868125  3.492326  3.665103  3.693720  3.770875  3.881760  3.962290  3.553062  3.590209  3.532990  3.668788  3.711247  3.776316  3.504389  3.585889 
dram[9]:  3.816314  3.873880  3.484750  3.662073  3.646760  3.834896  3.976939  3.925282  3.663628  3.708467  3.571077  3.618159  3.716089  3.888472  3.531020  3.560322 
dram[10]:  3.796098  4.009042  3.576017  3.568106  3.732312  3.810248  3.827850  3.986878  3.570990  3.634086  3.605288  3.530864  3.742009  3.827953  3.527091  3.658979 
average row locality = 2057423/556062 = 3.699989
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7504      7587      7388      7435      7284      7236      7282      7297      7283      7256      7296      7271      7186      7055      7408      7438 
dram[1]:      7557      7504      7375      7379      7313      7246      7271      7282      7297      7276      7232      7221      7137      7107      7520      7485 
dram[2]:      7531      7524      7383      7394      7296      7264      7314      7257      7289      7259      7230      7256      7178      7142      7481      7462 
dram[3]:      7541      7575      7370      7357      7242      7270      7282      7243      7286      7304      7207      7221      7187      7136      7483      7508 
dram[4]:      7502      7555      7390      7338      7301      7304      7309      7287      7336      7291      7237      7231      7124      7176      7447      7528 
dram[5]:      7602      7566      7412      7389      7284      7246      7285      7236      7283      7221      7211      7234      7135      7108      7497      7471 
dram[6]:      7572      7506      7344      7378      7248      7210      7265      7243      7277      7262      7213      7244      7139      7052      7515      7480 
dram[7]:      7554      7596      7382      7386      7230      7290      7259      7260      7294      7301      7264      7191      7092      7164      7515      7523 
dram[8]:      7588      7524      7453      7371      7278      7273      7309      7301      7322      7299      7255      7162      7159      7143      7489      7542 
dram[9]:      7568      7591      7414      7357      7292      7251      7206      7284      7250      7227      7223      7226      7162      7107      7511      7480 
dram[10]:      7565      7506      7343      7417      7241      7313      7306      7298      7265      7319      7216      7268      7140      7171      7484      7435 
total reads: 1289569
bank skew: 7602/7052 = 1.08
chip skew: 117468/116948 = 1.00
number of total write accesses:
dram[0]:      4452      4551      4369      4356      4235      4203      4233      4251      4359      4380      4438      4442      4355      4286      4474      4481 
dram[1]:      4496      4464      4385      4379      4253      4233      4197      4253      4372      4347      4423      4414      4339      4302      4521      4494 
dram[2]:      4512      4469      4376      4351      4253      4204      4252      4212      4361      4333      4418      4395      4356      4335      4525      4460 
dram[3]:      4494      4499      4317      4325      4235      4251      4235      4188      4344      4384      4403      4431      4350      4326      4550      4497 
dram[4]:      4441      4476      4356      4326      4239      4233      4220      4246      4405      4368      4449      4409      4334      4363      4460      4511 
dram[5]:      4520      4541      4329      4358      4224      4170      4213      4218      4372      4346      4384      4372      4330      4312      4507      4440 
dram[6]:      4506      4508      4352      4343      4184      4223      4246      4198      4363      4334      4400      4406      4348      4279      4501      4512 
dram[7]:      4472      4555      4343      4331      4228      4264      4236      4212      4361      4412      4463      4397      4309      4356      4534      4519 
dram[8]:      4523      4502      4379      4350      4191      4198      4247      4257      4396      4362      4418      4369      4357      4337      4489      4503 
dram[9]:      4503      4511      4354      4336      4188      4200      4176      4221      4404      4336      4383      4410      4317      4294      4498      4472 
dram[10]:      4499      4465      4347      4397      4206      4213      4212      4248      4355      4430      4375      4458      4333      4332      4494      4464 
total reads: 767854
bank skew: 4555/4170 = 1.09
chip skew: 69992/69603 = 1.01
average mf latency per bank:
dram[0]:       1098      1128       963       987      1238      1094      1066      1141       948      1023      1040      1029      1042       948       984      1009
dram[1]:       1138      1027       896       950      1164      1124      1123      1075       960       939      1118      1050      1153      1132      1124      1029
dram[2]:       1136      1024       931      1030      1213      1275      1143      1149       970      1070      1035      1082      1207      1143      1008      1053
dram[3]:       1203      1157       904       990      1075      1205      1085      1087      1028      1008      1047      1076      1137      1048      1026      1105
dram[4]:        982      1100       895       922      1167      1218      1139      1073       938       960      1086      1041      1068      1153      1002      1030
dram[5]:       1097      1109       868       952      1222      1215      1086      1139       954       916      1048      1039      1040      1114      1029      1028
dram[6]:       1038      1128       909      1035      1338      1101      1201      1168       929       973      1053      1072      1078      1055       933      1031
dram[7]:       1324      1165       902       957      1080      1152      1217      1105       944       897      1027      1084      1016      1140       953      1127
dram[8]:       1114      1028      1057       992      1212      1204      1106      1138       983       938      1024      1001      1210      1109       953      1084
dram[9]:       1013      1112       892       914      1260      1186      1078      1079       950       874      1045       989      1128      1121      1085      1071
dram[10]:       1140       969       859       917      1139      1168      1151      1086       874       896      1059      1061      1053      1114      1006      1011
maximum mf latency per bank:
dram[0]:     152569    127184    124886    124996    247678    247651    247680    247633    143758    131463    161283    161361    127110    175449    164451    161151
dram[1]:     152647    152695    124914    134060    247658    247650    247618    247591    180151    131519    172019    144147    156595    161073    161114    161196
dram[2]:     152699    152739    126863    123876    247672    247652    247626    247677    143685    143755    161373    180138    161236    161250    164454    161161
dram[3]:     152701    152643    157277    126868    247681    247680    247587    247607    143788    143691    153301    146644    153127    127163    164447    161151
dram[4]:     152577    152552    244292    123935    247683    247711    247602    247612    125521    137381    161426    161347    161250    161472    161850    179721
dram[5]:     152700    152757    157272    123796    247698    247671    247600    247592    133929    131498    153262    161290    161183    161140    164438    161860
dram[6]:     152631    127220    124108    124769    247686    247674    247577    247600    143778    143767    161301    161438    161133    161359    152943    161251
dram[7]:     156451    152682    134051    123892    247652    247702    247625    247587    143952    125792    172023    172014    161343    175439    160886    164446
dram[8]:     152729    152661    157240    126869    247671    247695    247610    247660    143979    143613    172019    153253    172032    153028    161844    160988
dram[9]:     152703    152620    126868    123906    247678    247689    247650    247656    131499    143624    161300    144135    153410    153114    161173    160991
dram[10]:     152781    152701    123867    124880    247676    247632    247636    247628    134058    143614    180113    144145    153049    153056    179712    161096
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28055535 n_nop=27255556 n_act=50347 n_pre=50331 n_req=187071 n_rd=468824 n_write=230477 bw_util=0.04985
n_activity=1888883 dram_eff=0.7404
bk0: 30016a 27604351i bk1: 30348a 27582996i bk2: 29552a 27609846i bk3: 29740a 27592989i bk4: 29136a 27616598i bk5: 28944a 27610126i bk6: 29128a 27623824i bk7: 29188a 27617626i bk8: 29132a 27618288i bk9: 29024a 27608124i bk10: 29184a 27606329i bk11: 29084a 27596801i bk12: 28744a 27614379i bk13: 28220a 27609468i bk14: 29632a 27592053i bk15: 29752a 27586184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.771728
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28055535 n_nop=27255706 n_act=50359 n_pre=50343 n_req=187074 n_rd=468808 n_write=230319 bw_util=0.04984
n_activity=1888351 dram_eff=0.7405
bk0: 30228a 27597561i bk1: 30016a 27593445i bk2: 29500a 27600895i bk3: 29516a 27596490i bk4: 29252a 27606825i bk5: 28984a 27597207i bk6: 29084a 27624486i bk7: 29128a 27613097i bk8: 29188a 27616904i bk9: 29104a 27607839i bk10: 28928a 27602175i bk11: 28884a 27601179i bk12: 28548a 27619568i bk13: 28428a 27609879i bk14: 30080a 27591788i bk15: 29940a 27581135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.777352
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28055535 n_nop=27254824 n_act=50665 n_pre=50649 n_req=187072 n_rd=469040 n_write=230357 bw_util=0.04986
n_activity=1892830 dram_eff=0.739
bk0: 30124a 27593406i bk1: 30096a 27596487i bk2: 29532a 27606312i bk3: 29576a 27592143i bk4: 29184a 27611688i bk5: 29056a 27600522i bk6: 29256a 27616908i bk7: 29028a 27611196i bk8: 29156a 27607119i bk9: 29036a 27609993i bk10: 28920a 27602585i bk11: 29024a 27601712i bk12: 28712a 27622060i bk13: 28568a 27605708i bk14: 29924a 27589867i bk15: 29848a 27587062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.77859
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28055535 n_nop=27256036 n_act=50234 n_pre=50218 n_req=187041 n_rd=468848 n_write=230199 bw_util=0.04983
n_activity=1888146 dram_eff=0.7405
bk0: 30164a 27609826i bk1: 30300a 27592532i bk2: 29480a 27613197i bk3: 29428a 27600518i bk4: 28968a 27611761i bk5: 29080a 27593978i bk6: 29128a 27622174i bk7: 28972a 27620347i bk8: 29144a 27625586i bk9: 29216a 27608538i bk10: 28828a 27608489i bk11: 28884a 27598190i bk12: 28748a 27619376i bk13: 28544a 27608404i bk14: 29932a 27586636i bk15: 30032a 27581191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.797085
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28055535 n_nop=27254423 n_act=50714 n_pre=50698 n_req=187192 n_rd=469424 n_write=230276 bw_util=0.04988
n_activity=1887176 dram_eff=0.7415
bk0: 30008a 27605552i bk1: 30220a 27599391i bk2: 29560a 27609396i bk3: 29352a 27600061i bk4: 29204a 27615146i bk5: 29216a 27602581i bk6: 29236a 27620863i bk7: 29148a 27608310i bk8: 29344a 27611628i bk9: 29164a 27612526i bk10: 28948a 27597581i bk11: 28924a 27598467i bk12: 28496a 27616898i bk13: 28704a 27602322i bk14: 29788a 27596313i bk15: 30112a 27580243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.762296
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28055535 n_nop=27255297 n_act=50773 n_pre=50757 n_req=186816 n_rd=468720 n_write=229988 bw_util=0.04981
n_activity=1892191 dram_eff=0.7385
bk0: 30408a 27603416i bk1: 30264a 27586983i bk2: 29648a 27607092i bk3: 29556a 27600073i bk4: 29136a 27615313i bk5: 28984a 27612105i bk6: 29140a 27629663i bk7: 28944a 27619410i bk8: 29132a 27622817i bk9: 28884a 27606444i bk10: 28844a 27613344i bk11: 28936a 27606496i bk12: 28540a 27628080i bk13: 28432a 27615607i bk14: 29988a 27591714i bk15: 29884a 27594422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.744352
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28055535 n_nop=27256776 n_act=50506 n_pre=50490 n_req=186651 n_rd=467792 n_write=229971 bw_util=0.04974
n_activity=1886915 dram_eff=0.7396
bk0: 30288a 27593911i bk1: 30024a 27594721i bk2: 29376a 27607281i bk3: 29512a 27593000i bk4: 28992a 27623152i bk5: 28840a 27602925i bk6: 29060a 27626826i bk7: 28972a 27618656i bk8: 29108a 27615471i bk9: 29048a 27610479i bk10: 28852a 27608759i bk11: 28976a 27600988i bk12: 28556a 27617358i bk13: 28208a 27612424i bk14: 30060a 27594982i bk15: 29920a 27584024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.766815
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28055535 n_nop=27253933 n_act=50760 n_pre=50744 n_req=187293 n_rd=469204 n_write=230894 bw_util=0.04991
n_activity=1893513 dram_eff=0.7395
bk0: 30216a 27602532i bk1: 30384a 27588575i bk2: 29528a 27602651i bk3: 29544a 27593681i bk4: 28920a 27614300i bk5: 29160a 27599817i bk6: 29036a 27622650i bk7: 29040a 27614848i bk8: 29176a 27617061i bk9: 29204a 27607475i bk10: 29056a 27602685i bk11: 28764a 27603442i bk12: 28368a 27622820i bk13: 28656a 27608534i bk14: 30060a 27594358i bk15: 30092a 27586105i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.780453
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28055535 n_nop=27253199 n_act=50894 n_pre=50878 n_req=187346 n_rd=469872 n_write=230692 bw_util=0.04994
n_activity=1893697 dram_eff=0.7399
bk0: 30352a 27592703i bk1: 30096a 27596173i bk2: 29812a 27609438i bk3: 29484a 27602068i bk4: 29112a 27624745i bk5: 29092a 27610155i bk6: 29236a 27621182i bk7: 29204a 27609806i bk8: 29288a 27610541i bk9: 29196a 27609818i bk10: 29020a 27601952i bk11: 28648a 27601256i bk12: 28636a 27618474i bk13: 28572a 27613443i bk14: 29956a 27596657i bk15: 30168a 27583699i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.753514
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28055535 n_nop=27256594 n_act=50328 n_pre=50312 n_req=186752 n_rd=468596 n_write=229705 bw_util=0.04978
n_activity=1891213 dram_eff=0.7385
bk0: 30272a 27601556i bk1: 30364a 27591729i bk2: 29656a 27609543i bk3: 29428a 27593586i bk4: 29168a 27626008i bk5: 29004a 27608748i bk6: 28824a 27630450i bk7: 29136a 27618083i bk8: 29000a 27618277i bk9: 28908a 27619397i bk10: 28892a 27614752i bk11: 28904a 27601426i bk12: 28648a 27621992i bk13: 28428a 27615987i bk14: 30044a 27597543i bk15: 29920a 27585119i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.741891
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28055535 n_nop=27255241 n_act=50483 n_pre=50467 n_req=187115 n_rd=469148 n_write=230196 bw_util=0.04985
n_activity=1888464 dram_eff=0.7406
bk0: 30260a 27599858i bk1: 30024a 27600110i bk2: 29372a 27605412i bk3: 29668a 27587596i bk4: 28964a 27620277i bk5: 29252a 27603898i bk6: 29224a 27623577i bk7: 29192a 27610874i bk8: 29060a 27622209i bk9: 29276a 27600201i bk10: 28864a 27611447i bk11: 29072a 27587799i bk12: 28560a 27618547i bk13: 28684a 27608622i bk14: 29936a 27597419i bk15: 29740a 27590716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.763228

========= L2 cache stats =========
L2_cache_bank[0]: Access = 199580, Miss = 58631, Miss_rate = 0.294, Pending_hits = 87056, Reservation_fails = 140
L2_cache_bank[1]: Access = 199445, Miss = 58575, Miss_rate = 0.294, Pending_hits = 87101, Reservation_fails = 225
L2_cache_bank[2]: Access = 199390, Miss = 58702, Miss_rate = 0.294, Pending_hits = 86899, Reservation_fails = 198
L2_cache_bank[3]: Access = 199142, Miss = 58500, Miss_rate = 0.294, Pending_hits = 86927, Reservation_fails = 205
L2_cache_bank[4]: Access = 199464, Miss = 58702, Miss_rate = 0.294, Pending_hits = 86961, Reservation_fails = 178
L2_cache_bank[5]: Access = 199168, Miss = 58558, Miss_rate = 0.294, Pending_hits = 86845, Reservation_fails = 190
L2_cache_bank[6]: Access = 199364, Miss = 58598, Miss_rate = 0.294, Pending_hits = 87009, Reservation_fails = 198
L2_cache_bank[7]: Access = 199384, Miss = 58614, Miss_rate = 0.294, Pending_hits = 87011, Reservation_fails = 165
L2_cache_bank[8]: Access = 199366, Miss = 58646, Miss_rate = 0.294, Pending_hits = 86957, Reservation_fails = 215
L2_cache_bank[9]: Access = 199578, Miss = 58710, Miss_rate = 0.294, Pending_hits = 86968, Reservation_fails = 141
L2_cache_bank[10]: Access = 199465, Miss = 58709, Miss_rate = 0.294, Pending_hits = 86963, Reservation_fails = 185
L2_cache_bank[11]: Access = 198892, Miss = 58471, Miss_rate = 0.294, Pending_hits = 86898, Reservation_fails = 180
L2_cache_bank[12]: Access = 199244, Miss = 58573, Miss_rate = 0.294, Pending_hits = 86998, Reservation_fails = 192
L2_cache_bank[13]: Access = 198764, Miss = 58375, Miss_rate = 0.294, Pending_hits = 86899, Reservation_fails = 197
L2_cache_bank[14]: Access = 199344, Miss = 58590, Miss_rate = 0.294, Pending_hits = 86892, Reservation_fails = 235
L2_cache_bank[15]: Access = 199548, Miss = 58711, Miss_rate = 0.294, Pending_hits = 86986, Reservation_fails = 175
L2_cache_bank[16]: Access = 199834, Miss = 58853, Miss_rate = 0.295, Pending_hits = 87206, Reservation_fails = 165
L2_cache_bank[17]: Access = 199443, Miss = 58615, Miss_rate = 0.294, Pending_hits = 87010, Reservation_fails = 143
L2_cache_bank[18]: Access = 199413, Miss = 58626, Miss_rate = 0.294, Pending_hits = 87005, Reservation_fails = 153
L2_cache_bank[19]: Access = 199054, Miss = 58523, Miss_rate = 0.294, Pending_hits = 87011, Reservation_fails = 157
L2_cache_bank[20]: Access = 199203, Miss = 58560, Miss_rate = 0.294, Pending_hits = 87079, Reservation_fails = 167
L2_cache_bank[21]: Access = 199595, Miss = 58727, Miss_rate = 0.294, Pending_hits = 87108, Reservation_fails = 146
L2_total_cache_accesses = 4385680
L2_total_cache_misses = 1289569
L2_total_cache_miss_rate = 0.2940
L2_total_cache_pending_hits = 1913789
L2_total_cache_reservation_fails = 3950
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 202251
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1782685
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1197573
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 980051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 130888
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 91980
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3944
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3182509
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1202919
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=9425785
icnt_total_pkts_simt_to_mem=6702126
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.27534
	minimum = 6
	maximum = 45
Network latency average = 8.03611
	minimum = 6
	maximum = 39
Slowest packet = 8382243
Flit latency average = 7.65809
	minimum = 6
	maximum = 38
Slowest flit = 15507230
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00258896
	minimum = 0.0022574 (at node 18)
	maximum = 0.00299059 (at node 46)
Accepted packet rate average = 0.00258896
	minimum = 0.0022574 (at node 18)
	maximum = 0.00299059 (at node 46)
Injected flit rate average = 0.00412328
	minimum = 0.00264796 (at node 18)
	maximum = 0.00603545 (at node 46)
Accepted flit rate average= 0.00412328
	minimum = 0.00339865 (at node 48)
	maximum = 0.00481431 (at node 11)
Injected packet length average = 1.59264
Accepted packet length average = 1.59264
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.3182 (30 samples)
	minimum = 6 (30 samples)
	maximum = 84.8667 (30 samples)
Network latency average = 9.6244 (30 samples)
	minimum = 6 (30 samples)
	maximum = 77.1333 (30 samples)
Flit latency average = 9.33515 (30 samples)
	minimum = 6 (30 samples)
	maximum = 76.2333 (30 samples)
Fragmentation average = 0.0175178 (30 samples)
	minimum = 0 (30 samples)
	maximum = 20.4 (30 samples)
Injected packet rate average = 0.0499785 (30 samples)
	minimum = 0.0444092 (30 samples)
	maximum = 0.0569303 (30 samples)
Accepted packet rate average = 0.0499785 (30 samples)
	minimum = 0.0444092 (30 samples)
	maximum = 0.0569303 (30 samples)
Injected flit rate average = 0.0963284 (30 samples)
	minimum = 0.0704311 (30 samples)
	maximum = 0.129061 (30 samples)
Accepted flit rate average = 0.0963284 (30 samples)
	minimum = 0.0897589 (30 samples)
	maximum = 0.101851 (30 samples)
Injected packet size average = 1.9274 (30 samples)
Accepted packet size average = 1.9274 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 21 min, 16 sec (15676 sec)
gpgpu_simulation_rate = 42522 (inst/sec)
gpgpu_simulation_rate = 1412 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401f7d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PKiS0_PKfPbPfS4_i' to stream 0, gridDim= (65536,1,1) blockDim = (16,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim uArch: Shader 26 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 31 '_Z7Kernel2PKiS0_PKfPbPfS4_i'
Destroy streams for kernel 31: size 0
kernel_name = _Z7Kernel2PKiS0_PKfPbPfS4_i 
kernel_launch_uid = 31 
gpu_sim_cycle = 54987
gpu_sim_insn = 23220192
gpu_ipc =     422.2851
gpu_tot_sim_cycle = 22415523
gpu_tot_sim_insn = 689802421
gpu_tot_ipc =      30.7734
gpu_tot_issued_cta = 2031616
max_total_param_size = 0
gpu_stall_dramfull = 344687
gpu_stall_icnt2sh    = 204217
partiton_reqs_in_parallel = 1209615
partiton_reqs_in_parallel_total    = 332057878
partiton_level_parallism =      21.9982
partiton_level_parallism_total  =      14.8677
partiton_reqs_in_parallel_util = 1209615
partiton_reqs_in_parallel_util_total    = 332057878
gpu_sim_cycle_parition_util = 54987
gpu_tot_sim_cycle_parition_util    = 15108484
partiton_level_parallism_util =      21.9982
partiton_level_parallism_util_total  =      21.9783
partiton_replys_in_parallel = 245710
partiton_replys_in_parallel_total    = 4385680
L2_BW  =     423.5433 GB/Sec
L2_BW_total  =      19.5838 GB/Sec
gpu_total_sim_rate=43329

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 25567349
	L1I_total_cache_misses = 6299
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 12124160
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0001
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12122368
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 25561050
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6299
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12124160
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 25567349
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
62542, 61292, 61797, 61647, 61988, 61167, 61762, 60597, 61197, 60472, 60982, 59433, 60447, 59579, 60808, 58847, 60137, 58597, 59842, 57689, 59618, 57909, 58875, 57635, 58507, 57762, 58389, 56939, 57839, 57448, 58870, 57054, 
gpgpu_n_tot_thrd_icount = 1507233664
gpgpu_n_tot_w_icount = 47101052
gpgpu_n_stall_shd_mem = 446017
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3313581
gpgpu_n_mem_write_global = 1317557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 47568427
gpgpu_n_store_insn = 19030599
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 193986560
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 209039
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 232092
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3343422	W0_Idle:455417740	W0_Scoreboard:348953822	W1:1846012	W2:155319	W3:10461	W4:492	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:9	W16:45088759	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25998592 {8:3249824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 88483624 {40:199390,72:1118167,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 2550280 {40:63757,}
traffic_breakdown_coretomem[INST_ACC_R] = 1792 {8:224,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 193599872 {40:1271966,72:1972929,136:4929,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10540456 {8:1317557,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 2550280 {40:63757,}
traffic_breakdown_memtocore[INST_ACC_R] = 30464 {136:224,}
maxmrqlatency = 222169 
maxdqlatency = 0 
maxmflatency = 247711 
averagemflatency = 485 
max_icnt2mem_latency = 247419 
max_icnt2sh_latency = 22415522 
mrq_lat_table:724747 	42802 	61719 	113595 	229292 	309252 	386794 	202556 	106860 	18086 	1898 	136 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2616431 	1804988 	176044 	13084 	1783 	516 	2574 	4074 	6405 	4655 	612 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	82 	3984520 	365323 	23935 	5314 	171829 	42242 	16574 	839 	390 	1568 	466 	2589 	4706 	6019 	4382 	612 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	2324436 	945229 	43907 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3841 	45539 	73891 	138881 	262294 	197984 	283899 	
mf_lat_pw_table:311228 	0 	0 	0 	0 	0 	0 	3095 	867 	336 	124 	104 	81 	119 	128 	122 	41 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       114       114        91       101        92        96        80        89        94       100       144       144        63        63        64       105 
dram[1]:       116       115        62        91       117       135        80        81        79       100       144       144        63        99       102        90 
dram[2]:       117       115        62        94        99        90        80        75        93        96       144       144        63        63        69       108 
dram[3]:       115       116        76       100       126       126        80        75        88        91       144       144        63        98        92       100 
dram[4]:       114       114        63        60       133        94        81        80        93        96       144       144        98        63        64       102 
dram[5]:       108       107        63       100       135        90        76        81        87        96       144       144        97        63        69        91 
dram[6]:       106       105       102        63       129       103        81        80        90        93       144       144        63        63        60        73 
dram[7]:       108       108       101        62       101        94        77        77        91        92       144       144       100        63        96       108 
dram[8]:       107       107       105        58        99       104        72        86        82        89       144       143        73        90        63        92 
dram[9]:       117       107        70       101       101       102        72        72        88        96       144       144        72        72        65        64 
dram[10]:       102       115       100        99       100       100        70        72        89        93       144       144        72        72        65        95 
maximum service time to same row:
dram[0]:    365115    459478    429054    383402    517218    504087    429220    428861    431583    362386    470096    429350    472418    503333    429792    545866 
dram[1]:    419272    362190    377120    355783    417334    367120    421717    473404    368743    523429    319312    364387    417211    357507    429902    545816 
dram[2]:    355779    392450    428328    381117    425615    428162    331448    413781    364738    363488    496678    366809    465376    532358    331530    515729 
dram[3]:    495596    389163    365672    640153    350249    517283    425677    514858    366950    495254    352284    433314    352317    398313    427989    480261 
dram[4]:    417123    595758    421749    437033    675124    363180    425986    354100    354070    399682    368483    537789    472127    428465    426413    422977 
dram[5]:    676949    363930    356050    422562    502359    397215    427991    419976    366766    359141    396937    365059    448559    391880    428470    474153 
dram[6]:    423613    483695    429118    436776    363185    363140    445742    420729    368911    488853    365234    418025    471971    472275    448763    429508 
dram[7]:    383221    493889    394057    433690    363396    448992    427079    439418    315237    437277    383613    433778    420354    342733    506184    475756 
dram[8]:    356368    366931    298592    358840    363248    362105    428959    481187    397815    473366    380442    482787    314276    471902    545679    459921 
dram[9]:    383878    378943    371514    442068    363154    472172    331761    485236    366857    363865    357122    383584    473592    450007    474694    427862 
dram[10]:    367863    370739    383816    428082    363236    363355    426120    501963    363727    363876    364567    423366    474118    471982    418520    427862 
average row accesses per activate:
dram[0]:  3.930354  3.983415  3.687739  3.709069  3.730828  3.925297  3.894054  4.010725  3.662548  3.842853  3.578152  3.739078  3.839437  4.012935  3.640886  3.672921 
dram[1]:  3.848086  4.059328  3.650683  3.820116  3.704702  3.894570  4.001955  4.063837  3.653115  3.826622  3.650337  3.767111  3.827370  3.912371  3.572500  3.709518 
dram[2]:  3.799527  3.997817  3.658231  3.671345  3.783916  3.870937  3.890846  4.035480  3.660012  3.829932  3.602605  3.727273  3.835103  3.873574  3.576569  3.804842 
dram[3]:  4.047559  3.930772  3.641482  3.842818  3.834218  3.878464  3.928868  4.063060  3.745559  3.753606  3.675644  3.810355  3.747940  3.866224  3.550207  3.670676 
dram[4]:  3.867982  4.086915  3.631472  3.723334  3.692078  3.866270  3.930233  3.982281  3.590740  3.865033  3.699081  3.752413  3.804741  3.878033  3.628278  3.614800 
dram[5]:  3.856291  3.899307  3.615584  3.685354  3.694453  3.835427  3.886364  4.071761  3.758902  3.716176  3.688505  3.694097  3.791796  3.922408  3.584426  3.689855 
dram[6]:  3.851719  3.980143  3.610420  3.696049  3.839510  3.863234  4.002923  4.118695  3.611273  3.790712  3.594493  3.716164  3.780179  3.872477  3.614302  3.676361 
dram[7]:  3.830251  3.862079  3.574936  3.705291  3.820449  3.856162  3.962557  4.028581  3.645010  3.745585  3.628911  3.723494  3.833018  3.918824  3.627501  3.695715 
dram[8]:  3.810086  3.954391  3.575432  3.747529  3.803284  3.864609  3.946965  4.026059  3.634727  3.661380  3.604685  3.757715  3.799505  3.865549  3.584456  3.677271 
dram[9]:  3.881769  3.950780  3.560147  3.755476  3.725562  3.939910  4.019161  4.000650  3.718087  3.812943  3.668935  3.712321  3.796768  3.959596  3.598368  3.674633 
dram[10]:  3.860744  4.099712  3.652644  3.667538  3.848523  3.938638  3.907966  4.071852  3.648561  3.725059  3.688598  3.631381  3.821362  3.919885  3.627445  3.751181 
average row locality = 2197738/580386 = 3.786683
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7926      8013      7805      7849      7690      7644      7693      7708      7694      7667      7705      7672      7587      7451      7821      7851 
dram[1]:      7980      7931      7792      7797      7720      7651      7682      7693      7702      7685      7634      7626      7534      7497      7938      7901 
dram[2]:      7955      7946      7801      7810      7703      7670      7728      7668      7694      7663      7633      7660      7577      7540      7898      7873 
dram[3]:      7963      8001      7784      7775      7654      7678      7691      7654      7696      7713      7608      7622      7584      7536      7905      7924 
dram[4]:      7929      7977      7803      7755      7708      7713      7720      7695      7742      7697      7643      7633      7519      7573      7869      7948 
dram[5]:      8027      7990      7827      7805      7693      7654      7697      7647      7693      7625      7618      7639      7533      7505      7917      7890 
dram[6]:      7996      7927      7759      7793      7651      7621      7679      7654      7686      7666      7613      7650      7535      7448      7938      7891 
dram[7]:      7975      8022      7798      7803      7637      7698      7668      7669      7697      7708      7666      7586      7494      7557      7935      7943 
dram[8]:      8013      7947      7866      7788      7689      7681      7717      7707      7727      7704      7661      7565      7558      7543      7906      7959 
dram[9]:      7995      8012      7829      7774      7698      7660      7614      7693      7653      7635      7622      7631      7559      7503      7926      7903 
dram[10]:      7987      7934      7760      7837      7651      7719      7713      7708      7674      7725      7615      7668      7541      7571      7906      7857 
total reads: 1361797
bank skew: 8027/7448 = 1.08
chip skew: 124031/123507 = 1.00
number of total write accesses:
dram[0]:      4828      4957      4737      4747      4618      4599      4620      4633      4755      4780      4840      4824      4680      4648      4842      4872 
dram[1]:      4888      4864      4770      4775      4650      4613      4604      4657      4788      4763      4810      4813      4660      4647      4923      4882 
dram[2]:      4895      4871      4776      4746      4625      4597      4641      4616      4772      4723      4814      4804      4703      4685      4924      4858 
dram[3]:      4888      4888      4699      4718      4627      4640      4626      4588      4743      4779      4812      4815      4698      4689      4929      4894 
dram[4]:      4816      4860      4751      4707      4642      4632      4617      4666      4822      4760      4834      4810      4679      4732      4859      4899 
dram[5]:      4907      4944      4701      4751      4628      4558      4615      4609      4764      4735      4768      4751      4669      4678      4926      4840 
dram[6]:      4888      4901      4715      4744      4574      4610      4646      4595      4744      4741      4788      4788      4709      4638      4900      4877 
dram[7]:      4864      4943      4725      4732      4619      4661      4608      4594      4758      4806      4861      4776      4649      4705      4939      4907 
dram[8]:      4907      4885      4766      4725      4588      4593      4637      4653      4791      4763      4804      4734      4722      4676      4869      4871 
dram[9]:      4908      4911      4749      4743      4574      4601      4552      4613      4784      4738      4779      4783      4659      4649      4859      4859 
dram[10]:      4877      4894      4743      4783      4595      4605      4601      4646      4753      4821      4775      4853      4695      4710      4888      4852 
total reads: 835941
bank skew: 4957/4552 = 1.09
chip skew: 76147/75761 = 1.01
average mf latency per bank:
dram[0]:       1057      1086       932       955      1187      1053      1025      1098       915       987      1001       996      1009       920       950       974
dram[1]:       1095       992       869       919      1117      1082      1079      1035       927       907      1076      1013      1113      1093      1080       992
dram[2]:       1093       989       902       995      1166      1223      1099      1104       935      1031       999      1044      1163      1105       972      1016
dram[3]:       1156      1115       876       958      1034      1158      1044      1048       990       974      1008      1039      1100      1013       990      1065
dram[4]:        950      1061       867       893      1119      1167      1093      1034       905       927      1047      1005      1031      1111       966       993
dram[5]:       1058      1070       845       922      1171      1165      1044      1097       921       887      1010      1003      1005      1074       991       992
dram[6]:       1001      1088       881       999      1281      1060      1151      1122       898       939      1015      1033      1041      1019       901       996
dram[7]:       1269      1122       875       924      1038      1108      1168      1065       911       868       990      1046       982      1102       920      1086
dram[8]:       1073       993      1018       960      1160      1156      1063      1096       949       906       987       967      1163      1072       921      1045
dram[9]:        977      1071       863       885      1207      1138      1038      1041       919       847      1008       957      1088      1081      1046      1031
dram[10]:       1098       936       833       889      1095      1124      1107      1051       845       869      1019      1024      1016      1075       971       976
maximum mf latency per bank:
dram[0]:     152569    127184    124886    124996    247678    247651    247680    247633    143758    131463    161283    161361    127110    175449    164451    161151
dram[1]:     152647    152695    124914    134060    247658    247650    247618    247591    180151    131519    172019    144147    156595    161073    161114    161196
dram[2]:     152699    152739    126863    123876    247672    247652    247626    247677    143685    143755    161373    180138    161236    161250    164454    161161
dram[3]:     152701    152643    157277    126868    247681    247680    247587    247607    143788    143691    153301    146644    153127    127163    164447    161151
dram[4]:     152577    152552    244292    123935    247683    247711    247602    247612    125521    137381    161426    161347    161250    161472    161850    179721
dram[5]:     152700    152757    157272    123796    247698    247671    247600    247592    133929    131498    153262    161290    161183    161140    164438    161860
dram[6]:     152631    127220    124108    124769    247686    247674    247577    247600    143778    143767    161301    161438    161133    161359    152943    161251
dram[7]:     156451    152682    134051    123892    247652    247702    247625    247587    143952    125792    172023    172014    161343    175439    160886    164446
dram[8]:     152729    152661    157240    126869    247671    247695    247610    247660    143979    143613    172019    153253    172032    153028    161844    160988
dram[9]:     152703    152620    126868    123906    247678    247689    247650    247656    131499    143624    161300    144135    153410    153114    161173    160991
dram[10]:     152781    152701    123867    124880    247676    247632    247636    247628    134058    143614    180113    144145    153049    153056    179712    161096
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28157636 n_nop=27308652 n_act=52594 n_pre=52578 n_req=199756 n_rd=495104 n_write=248708 bw_util=0.05283
n_activity=1990268 dram_eff=0.7474
bk0: 31704a 27666551i bk1: 32052a 27643066i bk2: 31220a 27674283i bk3: 31396a 27654447i bk4: 30760a 27677626i bk5: 30576a 27667958i bk6: 30772a 27685012i bk7: 30832a 27676483i bk8: 30776a 27677548i bk9: 30668a 27665993i bk10: 30820a 27669774i bk11: 30688a 27658263i bk12: 30348a 27681732i bk13: 29804a 27672876i bk14: 31284a 27654400i bk15: 31404a 27645253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.862798
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28157636 n_nop=27308742 n_act=52544 n_pre=52528 n_req=199870 n_rd=495052 n_write=248770 bw_util=0.05283
n_activity=1989708 dram_eff=0.7477
bk0: 31920a 27660956i bk1: 31724a 27654598i bk2: 31168a 27665675i bk3: 31188a 27658646i bk4: 30880a 27668395i bk5: 30604a 27656094i bk6: 30728a 27683320i bk7: 30772a 27671545i bk8: 30808a 27675087i bk9: 30740a 27664062i bk10: 30536a 27666011i bk11: 30504a 27664099i bk12: 30136a 27686399i bk13: 29988a 27675150i bk14: 31752a 27651357i bk15: 31604a 27641661i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.871533
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28157636 n_nop=27307953 n_act=52824 n_pre=52808 n_req=199869 n_rd=495276 n_write=248775 bw_util=0.05285
n_activity=1994077 dram_eff=0.7463
bk0: 31820a 27656092i bk1: 31784a 27657508i bk2: 31204a 27670473i bk3: 31240a 27653677i bk4: 30812a 27672526i bk5: 30680a 27658711i bk6: 30912a 27679159i bk7: 30672a 27670418i bk8: 30776a 27665981i bk9: 30652a 27669275i bk10: 30532a 27665470i bk11: 30640a 27663780i bk12: 30308a 27686748i bk13: 30160a 27668162i bk14: 31592a 27650337i bk15: 31492a 27646593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.880965
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28157636 n_nop=27308864 n_act=52498 n_pre=52482 n_req=199821 n_rd=495152 n_write=248640 bw_util=0.05283
n_activity=1989429 dram_eff=0.7477
bk0: 31852a 27672441i bk1: 32004a 27652347i bk2: 31136a 27675055i bk3: 31100a 27661210i bk4: 30616a 27673289i bk5: 30712a 27655014i bk6: 30764a 27683107i bk7: 30616a 27678467i bk8: 30784a 27683867i bk9: 30852a 27665898i bk10: 30432a 27670897i bk11: 30488a 27658748i bk12: 30336a 27684457i bk13: 30144a 27671392i bk14: 31620a 27647321i bk15: 31696a 27637561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.897007
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28157636 n_nop=27307426 n_act=52873 n_pre=52857 n_req=200010 n_rd=495696 n_write=248784 bw_util=0.05288
n_activity=1988552 dram_eff=0.7488
bk0: 31716a 27667668i bk1: 31908a 27661776i bk2: 31212a 27674068i bk3: 31020a 27662615i bk4: 30832a 27674213i bk5: 30852a 27660829i bk6: 30880a 27681252i bk7: 30780a 27667022i bk8: 30968a 27670885i bk9: 30788a 27671431i bk10: 30572a 27659963i bk11: 30532a 27658638i bk12: 30076a 27682069i bk13: 30292a 27664660i bk14: 31476a 27657115i bk15: 31792a 27639267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.854463
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28157636 n_nop=27308290 n_act=52949 n_pre=52933 n_req=199604 n_rd=495040 n_write=248424 bw_util=0.05281
n_activity=1993479 dram_eff=0.7459
bk0: 32108a 27664581i bk1: 31960a 27645676i bk2: 31308a 27670251i bk3: 31220a 27658431i bk4: 30772a 27674170i bk5: 30616a 27669414i bk6: 30788a 27692432i bk7: 30588a 27678723i bk8: 30772a 27683742i bk9: 30500a 27664232i bk10: 30472a 27677550i bk11: 30556a 27669599i bk12: 30132a 27693540i bk13: 30020a 27678472i bk14: 31668a 27652337i bk15: 31560a 27652043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.838309
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28157636 n_nop=27310038 n_act=52715 n_pre=52699 n_req=199365 n_rd=494028 n_write=248156 bw_util=0.05272
n_activity=1988222 dram_eff=0.7466
bk0: 31984a 27657374i bk1: 31708a 27654838i bk2: 31036a 27670942i bk3: 31172a 27652254i bk4: 30604a 27685598i bk5: 30484a 27661434i bk6: 30716a 27687604i bk7: 30616a 27677380i bk8: 30744a 27675923i bk9: 30664a 27666429i bk10: 30452a 27673939i bk11: 30600a 27664097i bk12: 30140a 27681675i bk13: 29792a 27675404i bk14: 31752a 27655617i bk15: 31564a 27643690i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.851764
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28157636 n_nop=27307059 n_act=53003 n_pre=52987 n_req=200003 n_rd=495424 n_write=249163 bw_util=0.05289
n_activity=1994827 dram_eff=0.7465
bk0: 31900a 27665437i bk1: 32088a 27649369i bk2: 31192a 27667749i bk3: 31212a 27656869i bk4: 30548a 27675486i bk5: 30792a 27656446i bk6: 30672a 27684148i bk7: 30676a 27673486i bk8: 30788a 27676883i bk9: 30832a 27665955i bk10: 30664a 27666740i bk11: 30344a 27666481i bk12: 29976a 27687965i bk13: 30228a 27672659i bk14: 31740a 27653363i bk15: 31772a 27645043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.866873
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28157636 n_nop=27306463 n_act=53138 n_pre=53122 n_req=200015 n_rd=496124 n_write=248789 bw_util=0.05291
n_activity=1994991 dram_eff=0.7468
bk0: 32052a 27655809i bk1: 31788a 27658411i bk2: 31464a 27673138i bk3: 31152a 27663701i bk4: 30756a 27686326i bk5: 30724a 27669465i bk6: 30868a 27683190i bk7: 30828a 27669154i bk8: 30908a 27672837i bk9: 30816a 27668479i bk10: 30644a 27666294i bk11: 30260a 27664414i bk12: 30232a 27683201i bk13: 30172a 27678700i bk14: 31624a 27657532i bk15: 31836a 27643012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.838983
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28157636 n_nop=27309623 n_act=52597 n_pre=52581 n_req=199468 n_rd=494828 n_write=248007 bw_util=0.05276
n_activity=1992531 dram_eff=0.7456
bk0: 31980a 27662360i bk1: 32048a 27650649i bk2: 31316a 27671295i bk3: 31096a 27654351i bk4: 30792a 27688238i bk5: 30640a 27667563i bk6: 30456a 27692046i bk7: 30772a 27677512i bk8: 30612a 27678953i bk9: 30540a 27676542i bk10: 30488a 27678849i bk11: 30524a 27663160i bk12: 30236a 27688378i bk13: 30012a 27680273i bk14: 31704a 27659711i bk15: 31612a 27645446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.831914
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28157636 n_nop=27308161 n_act=52652 n_pre=52636 n_req=199957 n_rd=495464 n_write=248723 bw_util=0.05286
n_activity=1989836 dram_eff=0.748
bk0: 31948a 27661027i bk1: 31736a 27658369i bk2: 31040a 27667475i bk3: 31348a 27648609i bk4: 30604a 27681477i bk5: 30876a 27664436i bk6: 30852a 27684540i bk7: 30832a 27669201i bk8: 30696a 27682001i bk9: 30900a 27658273i bk10: 30460a 27675363i bk11: 30672a 27648186i bk12: 30164a 27681621i bk13: 30284a 27670017i bk14: 31624a 27657735i bk15: 31428a 27647818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.865271

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210681, Miss = 61921, Miss_rate = 0.294, Pending_hits = 90622, Reservation_fails = 151
L2_cache_bank[1]: Access = 210636, Miss = 61855, Miss_rate = 0.294, Pending_hits = 90734, Reservation_fails = 242
L2_cache_bank[2]: Access = 210588, Miss = 61982, Miss_rate = 0.294, Pending_hits = 90520, Reservation_fails = 215
L2_cache_bank[3]: Access = 210325, Miss = 61781, Miss_rate = 0.294, Pending_hits = 90576, Reservation_fails = 222
L2_cache_bank[4]: Access = 210626, Miss = 61989, Miss_rate = 0.294, Pending_hits = 90593, Reservation_fails = 190
L2_cache_bank[5]: Access = 210387, Miss = 61830, Miss_rate = 0.294, Pending_hits = 90502, Reservation_fails = 212
L2_cache_bank[6]: Access = 210540, Miss = 61885, Miss_rate = 0.294, Pending_hits = 90612, Reservation_fails = 210
L2_cache_bank[7]: Access = 210545, Miss = 61903, Miss_rate = 0.294, Pending_hits = 90655, Reservation_fails = 179
L2_cache_bank[8]: Access = 210563, Miss = 61933, Miss_rate = 0.294, Pending_hits = 90579, Reservation_fails = 234
L2_cache_bank[9]: Access = 210739, Miss = 61991, Miss_rate = 0.294, Pending_hits = 90616, Reservation_fails = 153
L2_cache_bank[10]: Access = 210610, Miss = 62005, Miss_rate = 0.294, Pending_hits = 90598, Reservation_fails = 201
L2_cache_bank[11]: Access = 210046, Miss = 61755, Miss_rate = 0.294, Pending_hits = 90511, Reservation_fails = 195
L2_cache_bank[12]: Access = 210391, Miss = 61857, Miss_rate = 0.294, Pending_hits = 90615, Reservation_fails = 215
L2_cache_bank[13]: Access = 209951, Miss = 61650, Miss_rate = 0.294, Pending_hits = 90520, Reservation_fails = 213
L2_cache_bank[14]: Access = 210529, Miss = 61870, Miss_rate = 0.294, Pending_hits = 90492, Reservation_fails = 250
L2_cache_bank[15]: Access = 210685, Miss = 61986, Miss_rate = 0.294, Pending_hits = 90608, Reservation_fails = 185
L2_cache_bank[16]: Access = 210979, Miss = 62137, Miss_rate = 0.295, Pending_hits = 90831, Reservation_fails = 183
L2_cache_bank[17]: Access = 210553, Miss = 61894, Miss_rate = 0.294, Pending_hits = 90603, Reservation_fails = 154
L2_cache_bank[18]: Access = 210526, Miss = 61896, Miss_rate = 0.294, Pending_hits = 90595, Reservation_fails = 162
L2_cache_bank[19]: Access = 210258, Miss = 61811, Miss_rate = 0.294, Pending_hits = 90647, Reservation_fails = 171
L2_cache_bank[20]: Access = 210362, Miss = 61847, Miss_rate = 0.294, Pending_hits = 90708, Reservation_fails = 185
L2_cache_bank[21]: Access = 210870, Miss = 62019, Miss_rate = 0.294, Pending_hits = 90775, Reservation_fails = 154
L2_total_cache_accesses = 4631390
L2_total_cache_misses = 1361797
L2_total_cache_miss_rate = 0.2940
L2_total_cache_pending_hits = 1993512
L2_total_cache_reservation_fails = 4276
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 204865
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1846914
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1261802
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1071196
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 146382
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 99979
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4267
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3313581
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1317557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 224
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.016

icnt_total_pkts_mem_to_simt=9933639
icnt_total_pkts_simt_to_mem=7130871
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.71936
	minimum = 6
	maximum = 103
Network latency average = 9.23374
	minimum = 6
	maximum = 93
Slowest packet = 8777210
Flit latency average = 8.48129
	minimum = 6
	maximum = 91
Slowest flit = 16689058
Fragmentation average = 2.03492e-06
	minimum = 0
	maximum = 1
Injected packet rate average = 0.089371
	minimum = 0.0793649 (at node 7)
	maximum = 0.102525 (at node 49)
Accepted packet rate average = 0.089371
	minimum = 0.0793649 (at node 7)
	maximum = 0.102525 (at node 49)
Injected flit rate average = 0.170333
	minimum = 0.138279 (at node 7)
	maximum = 0.210879 (at node 49)
Accepted flit rate average= 0.170333
	minimum = 0.163786 (at node 11)
	maximum = 0.179408 (at node 49)
Injected packet length average = 1.9059
Accepted packet length average = 1.9059
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.2989 (31 samples)
	minimum = 6 (31 samples)
	maximum = 85.4516 (31 samples)
Network latency average = 9.6118 (31 samples)
	minimum = 6 (31 samples)
	maximum = 77.6452 (31 samples)
Flit latency average = 9.3076 (31 samples)
	minimum = 6 (31 samples)
	maximum = 76.7097 (31 samples)
Fragmentation average = 0.0169528 (31 samples)
	minimum = 0 (31 samples)
	maximum = 19.7742 (31 samples)
Injected packet rate average = 0.0512492 (31 samples)
	minimum = 0.0455368 (31 samples)
	maximum = 0.0584011 (31 samples)
Accepted packet rate average = 0.0512492 (31 samples)
	minimum = 0.0455368 (31 samples)
	maximum = 0.0584011 (31 samples)
Injected flit rate average = 0.0987156 (31 samples)
	minimum = 0.0726198 (31 samples)
	maximum = 0.1317 (31 samples)
Accepted flit rate average = 0.0987156 (31 samples)
	minimum = 0.0921468 (31 samples)
	maximum = 0.104353 (31 samples)
Injected packet size average = 1.92619 (31 samples)
Accepted packet size average = 1.92619 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 25 min, 20 sec (15920 sec)
gpgpu_simulation_rate = 43329 (inst/sec)
gpgpu_simulation_rate = 1408 (cycle/sec)
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 124910 Tlb_hit: 116271 Tlb_miss: 8639 Tlb_hit_rate: 0.930838
Shader1: Tlb_access: 124826 Tlb_hit: 116191 Tlb_miss: 8635 Tlb_hit_rate: 0.930824
Shader2: Tlb_access: 125063 Tlb_hit: 116458 Tlb_miss: 8605 Tlb_hit_rate: 0.931195
Shader3: Tlb_access: 125019 Tlb_hit: 116341 Tlb_miss: 8678 Tlb_hit_rate: 0.930587
Shader4: Tlb_access: 125390 Tlb_hit: 116746 Tlb_miss: 8644 Tlb_hit_rate: 0.931063
Shader5: Tlb_access: 125043 Tlb_hit: 116340 Tlb_miss: 8703 Tlb_hit_rate: 0.930400
Shader6: Tlb_access: 124601 Tlb_hit: 116045 Tlb_miss: 8556 Tlb_hit_rate: 0.931333
Shader7: Tlb_access: 124363 Tlb_hit: 115863 Tlb_miss: 8500 Tlb_hit_rate: 0.931652
Shader8: Tlb_access: 124862 Tlb_hit: 116227 Tlb_miss: 8635 Tlb_hit_rate: 0.930844
Shader9: Tlb_access: 124993 Tlb_hit: 116406 Tlb_miss: 8587 Tlb_hit_rate: 0.931300
Shader10: Tlb_access: 124765 Tlb_hit: 116146 Tlb_miss: 8619 Tlb_hit_rate: 0.930918
Shader11: Tlb_access: 125233 Tlb_hit: 116566 Tlb_miss: 8667 Tlb_hit_rate: 0.930793
Shader12: Tlb_access: 124944 Tlb_hit: 116331 Tlb_miss: 8613 Tlb_hit_rate: 0.931065
Shader13: Tlb_access: 124820 Tlb_hit: 116303 Tlb_miss: 8517 Tlb_hit_rate: 0.931766
Shader14: Tlb_access: 124814 Tlb_hit: 116142 Tlb_miss: 8672 Tlb_hit_rate: 0.930521
Shader15: Tlb_access: 125464 Tlb_hit: 116721 Tlb_miss: 8743 Tlb_hit_rate: 0.930315
Shader16: Tlb_access: 124770 Tlb_hit: 116236 Tlb_miss: 8534 Tlb_hit_rate: 0.931602
Shader17: Tlb_access: 125010 Tlb_hit: 116335 Tlb_miss: 8675 Tlb_hit_rate: 0.930606
Shader18: Tlb_access: 124409 Tlb_hit: 116029 Tlb_miss: 8380 Tlb_hit_rate: 0.932642
Shader19: Tlb_access: 125082 Tlb_hit: 116411 Tlb_miss: 8671 Tlb_hit_rate: 0.930677
Shader20: Tlb_access: 125317 Tlb_hit: 116634 Tlb_miss: 8683 Tlb_hit_rate: 0.930712
Shader21: Tlb_access: 125313 Tlb_hit: 116592 Tlb_miss: 8721 Tlb_hit_rate: 0.930406
Shader22: Tlb_access: 125057 Tlb_hit: 116493 Tlb_miss: 8564 Tlb_hit_rate: 0.931519
Shader23: Tlb_access: 124861 Tlb_hit: 116278 Tlb_miss: 8583 Tlb_hit_rate: 0.931260
Shader24: Tlb_access: 125333 Tlb_hit: 116616 Tlb_miss: 8717 Tlb_hit_rate: 0.930449
Shader25: Tlb_access: 125394 Tlb_hit: 116661 Tlb_miss: 8733 Tlb_hit_rate: 0.930356
Shader26: Tlb_access: 124393 Tlb_hit: 115954 Tlb_miss: 8439 Tlb_hit_rate: 0.932159
Shader27: Tlb_access: 124758 Tlb_hit: 116171 Tlb_miss: 8587 Tlb_hit_rate: 0.931171
Tlb_tot_access: 3498807 Tlb_tot_hit: 3257507, Tlb_tot_miss: 241300, Tlb_tot_hit_rate: 0.931034
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 4668 Tlb_invalidate: 3524 Tlb_evict: 0 Tlb_page_evict: 3524
Shader1: Tlb_validate: 4638 Tlb_invalidate: 3518 Tlb_evict: 0 Tlb_page_evict: 3518
Shader2: Tlb_validate: 4668 Tlb_invalidate: 3553 Tlb_evict: 0 Tlb_page_evict: 3553
Shader3: Tlb_validate: 4677 Tlb_invalidate: 3565 Tlb_evict: 0 Tlb_page_evict: 3565
Shader4: Tlb_validate: 4724 Tlb_invalidate: 3599 Tlb_evict: 0 Tlb_page_evict: 3599
Shader5: Tlb_validate: 4703 Tlb_invalidate: 3554 Tlb_evict: 0 Tlb_page_evict: 3554
Shader6: Tlb_validate: 4548 Tlb_invalidate: 3432 Tlb_evict: 0 Tlb_page_evict: 3432
Shader7: Tlb_validate: 4587 Tlb_invalidate: 3483 Tlb_evict: 0 Tlb_page_evict: 3483
Shader8: Tlb_validate: 4679 Tlb_invalidate: 3535 Tlb_evict: 0 Tlb_page_evict: 3535
Shader9: Tlb_validate: 4679 Tlb_invalidate: 3541 Tlb_evict: 0 Tlb_page_evict: 3541
Shader10: Tlb_validate: 4652 Tlb_invalidate: 3508 Tlb_evict: 0 Tlb_page_evict: 3508
Shader11: Tlb_validate: 4718 Tlb_invalidate: 3549 Tlb_evict: 0 Tlb_page_evict: 3549
Shader12: Tlb_validate: 4680 Tlb_invalidate: 3520 Tlb_evict: 0 Tlb_page_evict: 3520
Shader13: Tlb_validate: 4580 Tlb_invalidate: 3518 Tlb_evict: 0 Tlb_page_evict: 3518
Shader14: Tlb_validate: 4687 Tlb_invalidate: 3535 Tlb_evict: 0 Tlb_page_evict: 3535
Shader15: Tlb_validate: 4732 Tlb_invalidate: 3565 Tlb_evict: 0 Tlb_page_evict: 3565
Shader16: Tlb_validate: 4611 Tlb_invalidate: 3484 Tlb_evict: 0 Tlb_page_evict: 3484
Shader17: Tlb_validate: 4689 Tlb_invalidate: 3543 Tlb_evict: 0 Tlb_page_evict: 3543
Shader18: Tlb_validate: 4567 Tlb_invalidate: 3498 Tlb_evict: 0 Tlb_page_evict: 3498
Shader19: Tlb_validate: 4684 Tlb_invalidate: 3533 Tlb_evict: 0 Tlb_page_evict: 3533
Shader20: Tlb_validate: 4722 Tlb_invalidate: 3587 Tlb_evict: 0 Tlb_page_evict: 3587
Shader21: Tlb_validate: 4725 Tlb_invalidate: 3575 Tlb_evict: 0 Tlb_page_evict: 3575
Shader22: Tlb_validate: 4635 Tlb_invalidate: 3486 Tlb_evict: 0 Tlb_page_evict: 3486
Shader23: Tlb_validate: 4659 Tlb_invalidate: 3553 Tlb_evict: 0 Tlb_page_evict: 3553
Shader24: Tlb_validate: 4743 Tlb_invalidate: 3580 Tlb_evict: 0 Tlb_page_evict: 3580
Shader25: Tlb_validate: 4756 Tlb_invalidate: 3605 Tlb_evict: 0 Tlb_page_evict: 3605
Shader26: Tlb_validate: 4549 Tlb_invalidate: 3450 Tlb_evict: 0 Tlb_page_evict: 3450
Shader27: Tlb_validate: 4673 Tlb_invalidate: 3544 Tlb_evict: 0 Tlb_page_evict: 3544
Tlb_tot_valiate: 130633 Tlb_invalidate: 98937, Tlb_tot_evict: 0, Tlb_tot_evict page: 98937
========================================TLB statistics(thrashing)==============================
Shader0: Page: 787749 Trashed: 1 | Page: 787779 Trashed: 1 | Page: 787801 Trashed: 1 | Page: 787811 Trashed: 1 | Page: 787851 Trashed: 1 | Page: 787866 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788015 Trashed: 2 | Page: 788024 Trashed: 1 | Page: 788058 Trashed: 1 | Page: 788061 Trashed: 2 | Page: 788075 Trashed: 1 | Page: 788086 Trashed: 1 | Page: 788092 Trashed: 1 | Page: 788116 Trashed: 1 | Page: 788137 Trashed: 1 | Page: 788161 Trashed: 2 | Page: 788180 Trashed: 1 | Page: 788203 Trashed: 1 | Page: 788206 Trashed: 1 | Page: 788210 Trashed: 1 | Page: 788211 Trashed: 1 | Page: 788223 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788245 Trashed: 1 | Page: 788256 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788270 Trashed: 1 | Page: 788284 Trashed: 2 | Page: 788288 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788310 Trashed: 1 | Page: 788335 Trashed: 1 | Page: 788351 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788362 Trashed: 1 | Page: 788363 Trashed: 1 | Page: 788364 Trashed: 1 | Page: 788397 Trashed: 1 | Page: 788404 Trashed: 1 | Page: 788415 Trashed: 1 | Page: 788421 Trashed: 1 | Page: 788422 Trashed: 1 | Page: 788430 Trashed: 1 | Page: 788443 Trashed: 1 | Page: 788472 Trashed: 2 | Page: 788491 Trashed: 1 | Page: 788495 Trashed: 1 | Page: 788499 Trashed: 1 | Page: 788529 Trashed: 1 | Page: 788530 Trashed: 1 | Page: 788531 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788563 Trashed: 1 | Page: 788643 Trashed: 1 | Page: 788660 Trashed: 1 | Page: 788668 Trashed: 2 | Page: 788678 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788731 Trashed: 1 | Page: 788775 Trashed: 1 | Page: 788781 Trashed: 2 | Page: 788784 Trashed: 1 | Page: 788815 Trashed: 1 | Page: 788821 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788839 Trashed: 1 | Page: 788841 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788879 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788915 Trashed: 1 | Page: 788916 Trashed: 1 | Page: 788945 Trashed: 1 | Page: 788955 Trashed: 1 | Page: 788957 Trashed: 1 | Page: 788961 Trashed: 2 | Page: 788993 Trashed: 1 | Page: 788996 Trashed: 1 | Page: 789016 Trashed: 1 | Page: 789020 Trashed: 1 | Page: 789047 Trashed: 1 | Page: 789071 Trashed: 1 | Page: 789089 Trashed: 1 | Page: 789095 Trashed: 1 | Page: 789098 Trashed: 1 | Page: 789103 Trashed: 1 | Page: 789106 Trashed: 1 | Page: 789108 Trashed: 1 | Page: 789133 Trashed: 1 | Page: 789143 Trashed: 1 | Page: 789144 Trashed: 1 | Page: 789146 Trashed: 1 | Page: 789149 Trashed: 1 | Page: 789167 Trashed: 1 | Page: 789175 Trashed: 1 | Page: 789183 Trashed: 1 | Page: 789219 Trashed: 1 | Page: 789228 Trashed: 1 | Page: 789249 Trashed: 1 | Page: 789258 Trashed: 1 | Page: 789262 Trashed: 1 | Page: 789263 Trashed: 1 | Page: 789281 Trashed: 1 | Page: 789310 Trashed: 1 | Page: 789324 Trashed: 1 | Page: 789327 Trashed: 1 | Page: 789338 Trashed: 1 | Page: 789341 Trashed: 1 | Page: 789346 Trashed: 1 | Page: 789368 Trashed: 1 | Page: 789373 Trashed: 1 | Page: 789381 Trashed: 1 | Page: 789385 Trashed: 1 | Page: 789387 Trashed: 1 | Page: 789406 Trashed: 1 | Page: 789476 Trashed: 1 | Page: 789479 Trashed: 1 | Page: 789495 Trashed: 1 | Page: 789797 Trashed: 1 | Page: 789827 Trashed: 1 | Page: 789849 Trashed: 1 | Page: 789859 Trashed: 1 | Page: 789899 Trashed: 1 | Page: 790060 Trashed: 1 | Page: 790063 Trashed: 2 | Page: 790072 Trashed: 1 | Page: 790106 Trashed: 1 | Page: 790109 Trashed: 2 | Page: 790123 Trashed: 1 | Page: 790134 Trashed: 1 | Page: 790140 Trashed: 1 | Page: 790164 Trashed: 1 | Page: 790185 Trashed: 1 | Page: 790209 Trashed: 2 | Page: 790228 Trashed: 1 | Page: 790251 Trashed: 1 | Page: 790254 Trashed: 1 | Page: 790258 Trashed: 1 | Page: 790259 Trashed: 1 | Page: 790271 Trashed: 1 | Page: 790288 Trashed: 1 | Page: 790293 Trashed: 1 | Page: 790304 Trashed: 1 | Page: 790315 Trashed: 1 | Page: 790318 Trashed: 1 | Page: 790332 Trashed: 2 | Page: 790336 Trashed: 1 | Page: 790345 Trashed: 1 | Page: 790351 Trashed: 1 | Page: 790358 Trashed: 1 | Page: 790383 Trashed: 1 | Page: 790399 Trashed: 1 | Page: 790408 Trashed: 1 | Page: 790410 Trashed: 1 | Page: 790411 Trashed: 1 | Page: 790412 Trashed: 1 | Page: 790445 Trashed: 1 | Page: 790452 Trashed: 1 | Page: 790463 Trashed: 1 | Page: 790469 Trashed: 1 | Page: 790470 Trashed: 1 | Page: 790491 Trashed: 1 | Page: 790520 Trashed: 1 | Page: 790539 Trashed: 1 | Page: 790543 Trashed: 1 | Page: 790547 Trashed: 1 | Page: 790577 Trashed: 1 | Page: 790578 Trashed: 1 | Page: 790579 Trashed: 1 | Page: 790594 Trashed: 1 | Page: 790603 Trashed: 1 | Page: 790611 Trashed: 1 | Page: 790691 Trashed: 1 | Page: 790708 Trashed: 1 | Page: 790716 Trashed: 2 | Page: 790726 Trashed: 1 | Page: 790774 Trashed: 1 | Page: 790779 Trashed: 1 | Page: 790823 Trashed: 1 | Page: 790829 Trashed: 1 | Page: 790832 Trashed: 1 | Page: 790863 Trashed: 1 | Page: 790869 Trashed: 1 | Page: 790880 Trashed: 1 | Page: 790883 Trashed: 1 | Page: 790887 Trashed: 1 | Page: 790889 Trashed: 1 | Page: 790897 Trashed: 1 | Page: 790907 Trashed: 1 | Page: 790927 Trashed: 1 | Page: 790951 Trashed: 1 | Page: 790963 Trashed: 1 | Page: 790964 Trashed: 1 | Page: 790993 Trashed: 1 | Page: 791003 Trashed: 1 | Page: 791005 Trashed: 1 | Page: 791009 Trashed: 2 | Page: 791041 Trashed: 1 | Page: 791044 Trashed: 1 | Page: 791064 Trashed: 1 | Page: 791068 Trashed: 1 | Page: 791095 Trashed: 1 | Page: 791119 Trashed: 1 | Page: 791137 Trashed: 1 | Page: 791143 Trashed: 1 | Page: 791146 Trashed: 1 | Page: 791151 Trashed: 1 | Page: 791154 Trashed: 1 | Page: 791156 Trashed: 1 | Page: 791181 Trashed: 1 | Page: 791191 Trashed: 1 | Page: 791192 Trashed: 1 | Page: 791194 Trashed: 1 | Page: 791197 Trashed: 1 | Page: 791215 Trashed: 1 | Page: 791223 Trashed: 1 | Page: 791231 Trashed: 1 | Page: 791267 Trashed: 1 | Page: 791276 Trashed: 1 | Page: 791297 Trashed: 1 | Page: 791306 Trashed: 1 | Page: 791310 Trashed: 1 | Page: 791311 Trashed: 1 | Page: 791329 Trashed: 1 | Page: 791358 Trashed: 1 | Page: 791372 Trashed: 1 | Page: 791375 Trashed: 1 | Page: 791386 Trashed: 1 | Page: 791389 Trashed: 1 | Page: 791394 Trashed: 1 | Page: 791416 Trashed: 1 | Page: 791421 Trashed: 1 | Page: 791429 Trashed: 1 | Page: 791433 Trashed: 1 | Page: 791435 Trashed: 1 | Page: 791454 Trashed: 1 | Page: 791524 Trashed: 1 | Page: 791527 Trashed: 1 | Page: 791543 Trashed: 1 | Total 258
Shader1: Page: 787468 Trashed: 1 | Page: 787471 Trashed: 1 | Page: 787497 Trashed: 1 | Page: 787544 Trashed: 1 | Page: 787565 Trashed: 1 | Page: 787644 Trashed: 1 | Page: 787687 Trashed: 1 | Page: 787705 Trashed: 1 | Page: 787783 Trashed: 1 | Page: 787849 Trashed: 1 | Page: 787933 Trashed: 1 | Page: 787949 Trashed: 1 | Page: 787987 Trashed: 1 | Page: 787990 Trashed: 1 | Page: 787996 Trashed: 1 | Page: 788006 Trashed: 1 | Page: 788014 Trashed: 2 | Page: 788037 Trashed: 1 | Page: 788042 Trashed: 1 | Page: 788055 Trashed: 1 | Page: 788074 Trashed: 1 | Page: 788075 Trashed: 1 | Page: 788105 Trashed: 1 | Page: 788110 Trashed: 1 | Page: 788138 Trashed: 1 | Page: 788172 Trashed: 1 | Page: 788190 Trashed: 1 | Page: 788196 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788203 Trashed: 1 | Page: 788206 Trashed: 1 | Page: 788209 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788227 Trashed: 1 | Page: 788231 Trashed: 1 | Page: 788268 Trashed: 1 | Page: 788277 Trashed: 1 | Page: 788283 Trashed: 1 | Page: 788295 Trashed: 1 | Page: 788310 Trashed: 1 | Page: 788313 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788339 Trashed: 2 | Page: 788372 Trashed: 1 | Page: 788380 Trashed: 1 | Page: 788385 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788418 Trashed: 1 | Page: 788421 Trashed: 2 | Page: 788437 Trashed: 1 | Page: 788438 Trashed: 1 | Page: 788448 Trashed: 1 | Page: 788449 Trashed: 1 | Page: 788452 Trashed: 1 | Page: 788456 Trashed: 1 | Page: 788461 Trashed: 1 | Page: 788470 Trashed: 2 | Page: 788482 Trashed: 1 | Page: 788515 Trashed: 1 | Page: 788539 Trashed: 2 | Page: 788552 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788564 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788626 Trashed: 1 | Page: 788627 Trashed: 1 | Page: 788629 Trashed: 1 | Page: 788663 Trashed: 1 | Page: 788681 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788697 Trashed: 1 | Page: 788702 Trashed: 1 | Page: 788705 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788754 Trashed: 1 | Page: 788756 Trashed: 1 | Page: 788762 Trashed: 1 | Page: 788765 Trashed: 1 | Page: 788776 Trashed: 2 | Page: 788777 Trashed: 1 | Page: 788782 Trashed: 1 | Page: 788783 Trashed: 2 | Page: 788784 Trashed: 1 | Page: 788786 Trashed: 1 | Page: 788808 Trashed: 1 | Page: 788814 Trashed: 1 | Page: 788820 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788875 Trashed: 1 | Page: 788885 Trashed: 1 | Page: 788890 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788928 Trashed: 1 | Page: 788929 Trashed: 1 | Page: 788938 Trashed: 1 | Page: 788942 Trashed: 1 | Page: 788968 Trashed: 1 | Page: 788971 Trashed: 1 | Page: 788978 Trashed: 1 | Page: 788998 Trashed: 1 | Page: 789010 Trashed: 1 | Page: 789013 Trashed: 1 | Page: 789081 Trashed: 1 | Page: 789087 Trashed: 1 | Page: 789089 Trashed: 1 | Page: 789095 Trashed: 1 | Page: 789112 Trashed: 1 | Page: 789113 Trashed: 1 | Page: 789134 Trashed: 1 | Page: 789144 Trashed: 1 | Page: 789164 Trashed: 1 | Page: 789182 Trashed: 1 | Page: 789206 Trashed: 1 | Page: 789221 Trashed: 1 | Page: 789227 Trashed: 1 | Page: 789252 Trashed: 1 | Page: 789270 Trashed: 1 | Page: 789280 Trashed: 1 | Page: 789293 Trashed: 1 | Page: 789305 Trashed: 1 | Page: 789313 Trashed: 1 | Page: 789314 Trashed: 1 | Page: 789327 Trashed: 1 | Page: 789364 Trashed: 1 | Page: 789366 Trashed: 1 | Page: 789395 Trashed: 1 | Page: 789396 Trashed: 1 | Page: 789427 Trashed: 1 | Page: 789428 Trashed: 1 | Page: 789445 Trashed: 1 | Page: 789467 Trashed: 2 | Page: 789470 Trashed: 1 | Page: 789485 Trashed: 1 | Page: 789496 Trashed: 1 | Page: 789516 Trashed: 1 | Page: 789519 Trashed: 1 | Page: 789545 Trashed: 1 | Page: 789592 Trashed: 1 | Page: 789613 Trashed: 1 | Page: 789692 Trashed: 1 | Page: 789735 Trashed: 1 | Page: 789753 Trashed: 1 | Page: 789831 Trashed: 1 | Page: 789897 Trashed: 1 | Page: 789981 Trashed: 1 | Page: 789997 Trashed: 1 | Page: 790035 Trashed: 1 | Page: 790038 Trashed: 1 | Page: 790044 Trashed: 1 | Page: 790054 Trashed: 1 | Page: 790062 Trashed: 2 | Page: 790085 Trashed: 1 | Page: 790090 Trashed: 1 | Page: 790103 Trashed: 1 | Page: 790122 Trashed: 1 | Page: 790123 Trashed: 1 | Page: 790153 Trashed: 1 | Page: 790158 Trashed: 1 | Page: 790186 Trashed: 1 | Page: 790220 Trashed: 1 | Page: 790238 Trashed: 1 | Page: 790244 Trashed: 1 | Page: 790246 Trashed: 1 | Page: 790251 Trashed: 1 | Page: 790254 Trashed: 1 | Page: 790257 Trashed: 1 | Page: 790273 Trashed: 1 | Page: 790275 Trashed: 1 | Page: 790279 Trashed: 1 | Page: 790316 Trashed: 1 | Page: 790325 Trashed: 1 | Page: 790331 Trashed: 1 | Page: 790343 Trashed: 1 | Page: 790358 Trashed: 1 | Page: 790361 Trashed: 1 | Page: 790372 Trashed: 1 | Page: 790387 Trashed: 2 | Page: 790420 Trashed: 1 | Page: 790428 Trashed: 1 | Page: 790433 Trashed: 1 | Page: 790438 Trashed: 1 | Page: 790469 Trashed: 2 | Page: 790485 Trashed: 1 | Page: 790518 Trashed: 1 | Page: 790530 Trashed: 1 | Page: 790563 Trashed: 1 | Page: 790587 Trashed: 2 | Page: 790600 Trashed: 1 | Page: 790603 Trashed: 1 | Page: 790612 Trashed: 1 | Page: 790639 Trashed: 1 | Page: 790674 Trashed: 1 | Page: 790675 Trashed: 1 | Page: 790677 Trashed: 1 | Page: 790711 Trashed: 1 | Page: 790729 Trashed: 1 | Page: 790742 Trashed: 1 | Page: 790743 Trashed: 1 | Page: 790745 Trashed: 1 | Page: 790750 Trashed: 1 | Page: 790753 Trashed: 1 | Page: 790778 Trashed: 1 | Page: 790802 Trashed: 1 | Page: 790804 Trashed: 1 | Page: 790810 Trashed: 1 | Page: 790813 Trashed: 1 | Page: 790824 Trashed: 1 | Page: 790825 Trashed: 1 | Page: 790831 Trashed: 1 | Page: 790832 Trashed: 1 | Page: 790834 Trashed: 1 | Page: 790856 Trashed: 1 | Page: 790862 Trashed: 1 | Page: 790868 Trashed: 1 | Page: 790901 Trashed: 1 | Page: 790923 Trashed: 1 | Page: 790933 Trashed: 1 | Page: 790938 Trashed: 1 | Page: 790946 Trashed: 1 | Page: 790976 Trashed: 1 | Page: 790977 Trashed: 1 | Page: 790986 Trashed: 1 | Page: 790990 Trashed: 1 | Page: 791016 Trashed: 1 | Page: 791019 Trashed: 1 | Page: 791026 Trashed: 2 | Page: 791046 Trashed: 1 | Page: 791058 Trashed: 1 | Page: 791061 Trashed: 1 | Page: 791129 Trashed: 1 | Page: 791135 Trashed: 1 | Page: 791137 Trashed: 1 | Page: 791143 Trashed: 1 | Page: 791160 Trashed: 1 | Page: 791161 Trashed: 1 | Page: 791182 Trashed: 1 | Page: 791192 Trashed: 1 | Page: 791212 Trashed: 1 | Page: 791230 Trashed: 1 | Page: 791254 Trashed: 1 | Page: 791269 Trashed: 1 | Page: 791275 Trashed: 1 | Page: 791300 Trashed: 1 | Page: 791318 Trashed: 1 | Page: 791328 Trashed: 1 | Page: 791341 Trashed: 1 | Page: 791353 Trashed: 1 | Page: 791361 Trashed: 1 | Page: 791362 Trashed: 1 | Page: 791375 Trashed: 1 | Page: 791412 Trashed: 1 | Page: 791414 Trashed: 1 | Page: 791443 Trashed: 1 | Page: 791444 Trashed: 1 | Page: 791475 Trashed: 1 | Page: 791476 Trashed: 1 | Page: 791493 Trashed: 1 | Page: 791515 Trashed: 2 | Page: 791518 Trashed: 1 | Page: 791533 Trashed: 1 | Page: 791544 Trashed: 1 | Total 276
Shader2: Page: 787485 Trashed: 1 | Page: 787562 Trashed: 1 | Page: 787567 Trashed: 1 | Page: 787628 Trashed: 1 | Page: 787632 Trashed: 1 | Page: 787643 Trashed: 1 | Page: 787649 Trashed: 1 | Page: 787654 Trashed: 1 | Page: 787657 Trashed: 1 | Page: 787660 Trashed: 1 | Page: 787727 Trashed: 1 | Page: 787757 Trashed: 1 | Page: 787808 Trashed: 1 | Page: 787820 Trashed: 2 | Page: 787848 Trashed: 1 | Page: 787865 Trashed: 1 | Page: 787945 Trashed: 1 | Page: 787954 Trashed: 1 | Page: 787963 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 788003 Trashed: 1 | Page: 788011 Trashed: 1 | Page: 788025 Trashed: 1 | Page: 788027 Trashed: 1 | Page: 788045 Trashed: 1 | Page: 788075 Trashed: 1 | Page: 788087 Trashed: 1 | Page: 788114 Trashed: 1 | Page: 788122 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788136 Trashed: 1 | Page: 788137 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788149 Trashed: 1 | Page: 788155 Trashed: 1 | Page: 788156 Trashed: 1 | Page: 788165 Trashed: 1 | Page: 788190 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788226 Trashed: 1 | Page: 788227 Trashed: 1 | Page: 788250 Trashed: 1 | Page: 788288 Trashed: 1 | Page: 788316 Trashed: 1 | Page: 788328 Trashed: 1 | Page: 788341 Trashed: 1 | Page: 788374 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788419 Trashed: 1 | Page: 788440 Trashed: 1 | Page: 788444 Trashed: 1 | Page: 788452 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788458 Trashed: 1 | Page: 788464 Trashed: 2 | Page: 788469 Trashed: 1 | Page: 788474 Trashed: 1 | Page: 788496 Trashed: 1 | Page: 788508 Trashed: 1 | Page: 788512 Trashed: 1 | Page: 788544 Trashed: 1 | Page: 788545 Trashed: 1 | Page: 788645 Trashed: 1 | Page: 788670 Trashed: 1 | Page: 788674 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788736 Trashed: 1 | Page: 788746 Trashed: 1 | Page: 788748 Trashed: 2 | Page: 788751 Trashed: 1 | Page: 788752 Trashed: 1 | Page: 788767 Trashed: 1 | Page: 788790 Trashed: 1 | Page: 788802 Trashed: 1 | Page: 788818 Trashed: 1 | Page: 788824 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788841 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788876 Trashed: 1 | Page: 788877 Trashed: 1 | Page: 788895 Trashed: 1 | Page: 788897 Trashed: 1 | Page: 788917 Trashed: 1 | Page: 788919 Trashed: 1 | Page: 788920 Trashed: 1 | Page: 788946 Trashed: 1 | Page: 788960 Trashed: 1 | Page: 788969 Trashed: 1 | Page: 789010 Trashed: 1 | Page: 789020 Trashed: 1 | Page: 789035 Trashed: 1 | Page: 789115 Trashed: 1 | Page: 789122 Trashed: 1 | Page: 789135 Trashed: 1 | Page: 789137 Trashed: 1 | Page: 789146 Trashed: 1 | Page: 789165 Trashed: 1 | Page: 789179 Trashed: 2 | Page: 789204 Trashed: 1 | Page: 789230 Trashed: 1 | Page: 789236 Trashed: 1 | Page: 789267 Trashed: 1 | Page: 789297 Trashed: 1 | Page: 789300 Trashed: 1 | Page: 789307 Trashed: 1 | Page: 789324 Trashed: 1 | Page: 789343 Trashed: 1 | Page: 789345 Trashed: 1 | Page: 789375 Trashed: 1 | Page: 789380 Trashed: 1 | Page: 789384 Trashed: 1 | Page: 789403 Trashed: 1 | Page: 789407 Trashed: 1 | Page: 789442 Trashed: 1 | Page: 789449 Trashed: 1 | Page: 789450 Trashed: 1 | Page: 789478 Trashed: 1 | Page: 789479 Trashed: 1 | Page: 789487 Trashed: 1 | Page: 789489 Trashed: 1 | Page: 789533 Trashed: 1 | Page: 789610 Trashed: 1 | Page: 789615 Trashed: 1 | Page: 789676 Trashed: 1 | Page: 789680 Trashed: 1 | Page: 789691 Trashed: 1 | Page: 789697 Trashed: 1 | Page: 789702 Trashed: 1 | Page: 789705 Trashed: 1 | Page: 789708 Trashed: 1 | Page: 789775 Trashed: 1 | Page: 789805 Trashed: 1 | Page: 789856 Trashed: 1 | Page: 789868 Trashed: 1 | Page: 789896 Trashed: 1 | Page: 789913 Trashed: 1 | Page: 789993 Trashed: 1 | Page: 790002 Trashed: 1 | Page: 790011 Trashed: 1 | Page: 790031 Trashed: 1 | Page: 790051 Trashed: 1 | Page: 790059 Trashed: 1 | Page: 790073 Trashed: 1 | Page: 790075 Trashed: 1 | Page: 790093 Trashed: 1 | Page: 790123 Trashed: 1 | Page: 790135 Trashed: 1 | Page: 790162 Trashed: 1 | Page: 790170 Trashed: 1 | Page: 790171 Trashed: 1 | Page: 790184 Trashed: 1 | Page: 790185 Trashed: 1 | Page: 790195 Trashed: 1 | Page: 790197 Trashed: 1 | Page: 790203 Trashed: 1 | Page: 790204 Trashed: 1 | Page: 790213 Trashed: 1 | Page: 790238 Trashed: 1 | Page: 790273 Trashed: 1 | Page: 790274 Trashed: 1 | Page: 790275 Trashed: 1 | Page: 790298 Trashed: 1 | Page: 790336 Trashed: 1 | Page: 790364 Trashed: 1 | Page: 790376 Trashed: 1 | Page: 790389 Trashed: 1 | Page: 790422 Trashed: 1 | Page: 790429 Trashed: 1 | Page: 790467 Trashed: 1 | Page: 790492 Trashed: 1 | Page: 790500 Trashed: 1 | Page: 790501 Trashed: 1 | Page: 790506 Trashed: 1 | Page: 790512 Trashed: 2 | Page: 790522 Trashed: 1 | Page: 790544 Trashed: 1 | Page: 790556 Trashed: 1 | Page: 790560 Trashed: 1 | Page: 790592 Trashed: 1 | Page: 790593 Trashed: 1 | Page: 790693 Trashed: 1 | Page: 790718 Trashed: 1 | Page: 790722 Trashed: 1 | Page: 790778 Trashed: 1 | Page: 790784 Trashed: 1 | Page: 790794 Trashed: 1 | Page: 790796 Trashed: 2 | Page: 790799 Trashed: 1 | Page: 790800 Trashed: 1 | Page: 790838 Trashed: 1 | Page: 790850 Trashed: 1 | Page: 790866 Trashed: 1 | Page: 790872 Trashed: 1 | Page: 790883 Trashed: 1 | Page: 790889 Trashed: 1 | Page: 790898 Trashed: 2 | Page: 790924 Trashed: 1 | Page: 790925 Trashed: 1 | Page: 790943 Trashed: 1 | Page: 790945 Trashed: 1 | Page: 790965 Trashed: 1 | Page: 790967 Trashed: 1 | Page: 790968 Trashed: 1 | Page: 790994 Trashed: 1 | Page: 791008 Trashed: 1 | Page: 791017 Trashed: 1 | Page: 791058 Trashed: 1 | Page: 791068 Trashed: 1 | Page: 791083 Trashed: 1 | Page: 791163 Trashed: 1 | Page: 791170 Trashed: 1 | Page: 791183 Trashed: 1 | Page: 791185 Trashed: 1 | Page: 791194 Trashed: 1 | Page: 791213 Trashed: 1 | Page: 791227 Trashed: 2 | Page: 791252 Trashed: 1 | Page: 791278 Trashed: 1 | Page: 791284 Trashed: 1 | Page: 791315 Trashed: 1 | Page: 791345 Trashed: 1 | Page: 791348 Trashed: 1 | Page: 791355 Trashed: 1 | Page: 791372 Trashed: 1 | Page: 791391 Trashed: 1 | Page: 791393 Trashed: 1 | Page: 791423 Trashed: 1 | Page: 791428 Trashed: 1 | Page: 791432 Trashed: 1 | Page: 791451 Trashed: 1 | Page: 791455 Trashed: 1 | Page: 791490 Trashed: 1 | Page: 791497 Trashed: 1 | Page: 791498 Trashed: 1 | Page: 791526 Trashed: 1 | Page: 791527 Trashed: 1 | Page: 791535 Trashed: 1 | Page: 791537 Trashed: 1 | Total 247
Shader3: Page: 787480 Trashed: 1 | Page: 787510 Trashed: 1 | Page: 787534 Trashed: 1 | Page: 787636 Trashed: 1 | Page: 787663 Trashed: 1 | Page: 787699 Trashed: 1 | Page: 787745 Trashed: 1 | Page: 787801 Trashed: 1 | Page: 787810 Trashed: 1 | Page: 787833 Trashed: 1 | Page: 787842 Trashed: 1 | Page: 787923 Trashed: 1 | Page: 787946 Trashed: 1 | Page: 787965 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 787995 Trashed: 1 | Page: 788001 Trashed: 1 | Page: 788011 Trashed: 1 | Page: 788037 Trashed: 2 | Page: 788043 Trashed: 1 | Page: 788099 Trashed: 1 | Page: 788117 Trashed: 2 | Page: 788130 Trashed: 1 | Page: 788131 Trashed: 1 | Page: 788151 Trashed: 1 | Page: 788184 Trashed: 2 | Page: 788193 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788248 Trashed: 1 | Page: 788249 Trashed: 1 | Page: 788256 Trashed: 1 | Page: 788264 Trashed: 1 | Page: 788269 Trashed: 1 | Page: 788280 Trashed: 1 | Page: 788287 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788332 Trashed: 2 | Page: 788353 Trashed: 1 | Page: 788369 Trashed: 1 | Page: 788373 Trashed: 1 | Page: 788375 Trashed: 1 | Page: 788380 Trashed: 1 | Page: 788382 Trashed: 1 | Page: 788385 Trashed: 1 | Page: 788396 Trashed: 1 | Page: 788410 Trashed: 1 | Page: 788418 Trashed: 1 | Page: 788424 Trashed: 2 | Page: 788427 Trashed: 1 | Page: 788441 Trashed: 1 | Page: 788443 Trashed: 2 | Page: 788445 Trashed: 1 | Page: 788448 Trashed: 1 | Page: 788456 Trashed: 1 | Page: 788458 Trashed: 1 | Page: 788459 Trashed: 1 | Page: 788476 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788478 Trashed: 1 | Page: 788489 Trashed: 1 | Page: 788497 Trashed: 1 | Page: 788515 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788535 Trashed: 1 | Page: 788550 Trashed: 1 | Page: 788553 Trashed: 1 | Page: 788563 Trashed: 1 | Page: 788581 Trashed: 1 | Page: 788622 Trashed: 1 | Page: 788634 Trashed: 1 | Page: 788656 Trashed: 1 | Page: 788685 Trashed: 1 | Page: 788693 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788708 Trashed: 1 | Page: 788711 Trashed: 1 | Page: 788712 Trashed: 1 | Page: 788733 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788744 Trashed: 1 | Page: 788770 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788782 Trashed: 2 | Page: 788790 Trashed: 1 | Page: 788804 Trashed: 1 | Page: 788841 Trashed: 1 | Page: 788864 Trashed: 1 | Page: 788895 Trashed: 1 | Page: 788904 Trashed: 1 | Page: 788908 Trashed: 1 | Page: 788912 Trashed: 1 | Page: 788918 Trashed: 1 | Page: 788931 Trashed: 1 | Page: 788948 Trashed: 1 | Page: 788955 Trashed: 1 | Page: 788981 Trashed: 1 | Page: 788993 Trashed: 1 | Page: 789012 Trashed: 1 | Page: 789020 Trashed: 1 | Page: 789022 Trashed: 1 | Page: 789039 Trashed: 1 | Page: 789047 Trashed: 1 | Page: 789058 Trashed: 2 | Page: 789059 Trashed: 1 | Page: 789070 Trashed: 1 | Page: 789071 Trashed: 1 | Page: 789074 Trashed: 1 | Page: 789086 Trashed: 2 | Page: 789103 Trashed: 1 | Page: 789118 Trashed: 1 | Page: 789149 Trashed: 1 | Page: 789159 Trashed: 1 | Page: 789180 Trashed: 1 | Page: 789193 Trashed: 2 | Page: 789201 Trashed: 1 | Page: 789223 Trashed: 1 | Page: 789226 Trashed: 1 | Page: 789230 Trashed: 1 | Page: 789284 Trashed: 1 | Page: 789300 Trashed: 1 | Page: 789315 Trashed: 1 | Page: 789318 Trashed: 1 | Page: 789325 Trashed: 1 | Page: 789335 Trashed: 1 | Page: 789339 Trashed: 2 | Page: 789344 Trashed: 1 | Page: 789353 Trashed: 1 | Page: 789359 Trashed: 1 | Page: 789390 Trashed: 1 | Page: 789413 Trashed: 1 | Page: 789449 Trashed: 1 | Page: 789481 Trashed: 1 | Page: 789489 Trashed: 2 | Page: 789494 Trashed: 1 | Page: 789501 Trashed: 1 | Page: 789528 Trashed: 1 | Page: 789558 Trashed: 1 | Page: 789582 Trashed: 1 | Page: 789684 Trashed: 1 | Page: 789711 Trashed: 1 | Page: 789747 Trashed: 1 | Page: 789793 Trashed: 1 | Page: 789849 Trashed: 1 | Page: 789858 Trashed: 1 | Page: 789881 Trashed: 1 | Page: 789890 Trashed: 1 | Page: 789971 Trashed: 1 | Page: 789994 Trashed: 1 | Page: 790013 Trashed: 1 | Page: 790031 Trashed: 1 | Page: 790043 Trashed: 1 | Page: 790049 Trashed: 1 | Page: 790059 Trashed: 1 | Page: 790085 Trashed: 2 | Page: 790091 Trashed: 1 | Page: 790147 Trashed: 1 | Page: 790165 Trashed: 2 | Page: 790178 Trashed: 1 | Page: 790179 Trashed: 1 | Page: 790199 Trashed: 1 | Page: 790232 Trashed: 2 | Page: 790241 Trashed: 1 | Page: 790261 Trashed: 1 | Page: 790285 Trashed: 1 | Page: 790296 Trashed: 1 | Page: 790297 Trashed: 1 | Page: 790304 Trashed: 1 | Page: 790312 Trashed: 1 | Page: 790317 Trashed: 1 | Page: 790328 Trashed: 1 | Page: 790335 Trashed: 1 | Page: 790342 Trashed: 1 | Page: 790380 Trashed: 2 | Page: 790401 Trashed: 1 | Page: 790417 Trashed: 1 | Page: 790421 Trashed: 1 | Page: 790423 Trashed: 1 | Page: 790428 Trashed: 1 | Page: 790430 Trashed: 1 | Page: 790433 Trashed: 1 | Page: 790444 Trashed: 1 | Page: 790458 Trashed: 1 | Page: 790466 Trashed: 1 | Page: 790472 Trashed: 2 | Page: 790475 Trashed: 1 | Page: 790491 Trashed: 1 | Page: 790496 Trashed: 1 | Page: 790506 Trashed: 1 | Page: 790507 Trashed: 1 | Page: 790524 Trashed: 1 | Page: 790537 Trashed: 1 | Page: 790545 Trashed: 1 | Page: 790563 Trashed: 1 | Page: 790573 Trashed: 1 | Page: 790583 Trashed: 1 | Page: 790598 Trashed: 1 | Page: 790601 Trashed: 1 | Page: 790611 Trashed: 1 | Page: 790629 Trashed: 1 | Page: 790670 Trashed: 1 | Page: 790682 Trashed: 1 | Page: 790704 Trashed: 1 | Page: 790733 Trashed: 1 | Page: 790741 Trashed: 1 | Page: 790742 Trashed: 1 | Page: 790756 Trashed: 1 | Page: 790759 Trashed: 1 | Page: 790760 Trashed: 1 | Page: 790781 Trashed: 1 | Page: 790782 Trashed: 1 | Page: 790792 Trashed: 1 | Page: 790818 Trashed: 1 | Page: 790830 Trashed: 1 | Page: 790838 Trashed: 1 | Page: 790852 Trashed: 1 | Page: 790889 Trashed: 1 | Page: 790912 Trashed: 1 | Page: 790943 Trashed: 1 | Page: 790952 Trashed: 1 | Page: 790956 Trashed: 1 | Page: 790960 Trashed: 1 | Page: 790966 Trashed: 1 | Page: 790979 Trashed: 1 | Page: 790996 Trashed: 2 | Page: 791003 Trashed: 1 | Page: 791029 Trashed: 1 | Page: 791041 Trashed: 1 | Page: 791060 Trashed: 1 | Page: 791068 Trashed: 1 | Page: 791070 Trashed: 1 | Page: 791087 Trashed: 1 | Page: 791095 Trashed: 1 | Page: 791106 Trashed: 2 | Page: 791107 Trashed: 1 | Page: 791118 Trashed: 1 | Page: 791119 Trashed: 1 | Page: 791122 Trashed: 1 | Page: 791134 Trashed: 2 | Page: 791151 Trashed: 1 | Page: 791166 Trashed: 1 | Page: 791197 Trashed: 1 | Page: 791207 Trashed: 1 | Page: 791228 Trashed: 1 | Page: 791241 Trashed: 2 | Page: 791249 Trashed: 1 | Page: 791271 Trashed: 1 | Page: 791274 Trashed: 1 | Page: 791278 Trashed: 1 | Page: 791332 Trashed: 1 | Page: 791348 Trashed: 1 | Page: 791363 Trashed: 1 | Page: 791366 Trashed: 1 | Page: 791373 Trashed: 1 | Page: 791383 Trashed: 1 | Page: 791387 Trashed: 2 | Page: 791392 Trashed: 1 | Page: 791401 Trashed: 1 | Page: 791407 Trashed: 1 | Page: 791438 Trashed: 1 | Page: 791461 Trashed: 1 | Page: 791497 Trashed: 1 | Page: 791529 Trashed: 1 | Page: 791537 Trashed: 2 | Page: 791542 Trashed: 1 | Page: 791549 Trashed: 1 | Total 289
Shader4: Page: 787457 Trashed: 1 | Page: 787460 Trashed: 1 | Page: 787505 Trashed: 1 | Page: 787574 Trashed: 1 | Page: 787608 Trashed: 1 | Page: 787709 Trashed: 1 | Page: 787713 Trashed: 1 | Page: 787718 Trashed: 1 | Page: 787745 Trashed: 1 | Page: 787769 Trashed: 1 | Page: 787846 Trashed: 1 | Page: 787854 Trashed: 1 | Page: 787888 Trashed: 1 | Page: 787911 Trashed: 1 | Page: 787989 Trashed: 1 | Page: 787999 Trashed: 1 | Page: 788004 Trashed: 1 | Page: 788007 Trashed: 1 | Page: 788021 Trashed: 1 | Page: 788049 Trashed: 1 | Page: 788068 Trashed: 1 | Page: 788088 Trashed: 1 | Page: 788090 Trashed: 1 | Page: 788112 Trashed: 1 | Page: 788114 Trashed: 1 | Page: 788126 Trashed: 1 | Page: 788135 Trashed: 1 | Page: 788143 Trashed: 1 | Page: 788144 Trashed: 1 | Page: 788160 Trashed: 1 | Page: 788201 Trashed: 1 | Page: 788207 Trashed: 1 | Page: 788214 Trashed: 1 | Page: 788231 Trashed: 1 | Page: 788235 Trashed: 1 | Page: 788243 Trashed: 2 | Page: 788249 Trashed: 1 | Page: 788255 Trashed: 1 | Page: 788261 Trashed: 1 | Page: 788263 Trashed: 1 | Page: 788273 Trashed: 1 | Page: 788275 Trashed: 1 | Page: 788326 Trashed: 1 | Page: 788335 Trashed: 1 | Page: 788341 Trashed: 1 | Page: 788350 Trashed: 1 | Page: 788394 Trashed: 2 | Page: 788396 Trashed: 1 | Page: 788404 Trashed: 1 | Page: 788418 Trashed: 1 | Page: 788433 Trashed: 2 | Page: 788434 Trashed: 2 | Page: 788440 Trashed: 2 | Page: 788445 Trashed: 1 | Page: 788454 Trashed: 1 | Page: 788466 Trashed: 1 | Page: 788469 Trashed: 2 | Page: 788472 Trashed: 1 | Page: 788481 Trashed: 1 | Page: 788490 Trashed: 1 | Page: 788491 Trashed: 1 | Page: 788501 Trashed: 1 | Page: 788510 Trashed: 1 | Page: 788513 Trashed: 1 | Page: 788514 Trashed: 1 | Page: 788517 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788559 Trashed: 1 | Page: 788569 Trashed: 1 | Page: 788575 Trashed: 1 | Page: 788581 Trashed: 1 | Page: 788582 Trashed: 1 | Page: 788631 Trashed: 1 | Page: 788632 Trashed: 1 | Page: 788662 Trashed: 2 | Page: 788665 Trashed: 1 | Page: 788669 Trashed: 1 | Page: 788678 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788728 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788732 Trashed: 2 | Page: 788734 Trashed: 1 | Page: 788741 Trashed: 1 | Page: 788746 Trashed: 1 | Page: 788752 Trashed: 1 | Page: 788755 Trashed: 2 | Page: 788771 Trashed: 1 | Page: 788774 Trashed: 1 | Page: 788778 Trashed: 1 | Page: 788783 Trashed: 1 | Page: 788788 Trashed: 1 | Page: 788802 Trashed: 2 | Page: 788833 Trashed: 1 | Page: 788866 Trashed: 1 | Page: 788872 Trashed: 1 | Page: 788881 Trashed: 2 | Page: 788899 Trashed: 1 | Page: 788919 Trashed: 1 | Page: 788940 Trashed: 1 | Page: 788953 Trashed: 1 | Page: 788960 Trashed: 1 | Page: 788964 Trashed: 1 | Page: 788969 Trashed: 1 | Page: 788977 Trashed: 1 | Page: 788985 Trashed: 1 | Page: 788997 Trashed: 1 | Page: 789004 Trashed: 1 | Page: 789011 Trashed: 1 | Page: 789012 Trashed: 1 | Page: 789021 Trashed: 1 | Page: 789031 Trashed: 1 | Page: 789043 Trashed: 1 | Page: 789050 Trashed: 1 | Page: 789051 Trashed: 1 | Page: 789105 Trashed: 1 | Page: 789109 Trashed: 1 | Page: 789111 Trashed: 1 | Page: 789124 Trashed: 1 | Page: 789143 Trashed: 1 | Page: 789168 Trashed: 1 | Page: 789174 Trashed: 1 | Page: 789182 Trashed: 1 | Page: 789217 Trashed: 1 | Page: 789248 Trashed: 1 | Page: 789258 Trashed: 1 | Page: 789274 Trashed: 1 | Page: 789280 Trashed: 1 | Page: 789291 Trashed: 1 | Page: 789304 Trashed: 1 | Page: 789339 Trashed: 1 | Page: 789352 Trashed: 1 | Page: 789360 Trashed: 1 | Page: 789363 Trashed: 1 | Page: 789365 Trashed: 2 | Page: 789391 Trashed: 1 | Page: 789431 Trashed: 2 | Page: 789437 Trashed: 1 | Page: 789445 Trashed: 1 | Page: 789450 Trashed: 1 | Page: 789476 Trashed: 1 | Page: 789493 Trashed: 1 | Page: 789494 Trashed: 1 | Page: 789495 Trashed: 1 | Page: 789505 Trashed: 1 | Page: 789508 Trashed: 1 | Page: 789553 Trashed: 1 | Page: 789656 Trashed: 1 | Page: 789757 Trashed: 1 | Page: 789761 Trashed: 1 | Page: 789766 Trashed: 1 | Page: 789793 Trashed: 1 | Page: 789817 Trashed: 1 | Page: 789902 Trashed: 1 | Page: 789936 Trashed: 1 | Page: 789959 Trashed: 1 | Page: 790037 Trashed: 1 | Page: 790047 Trashed: 1 | Page: 790052 Trashed: 1 | Page: 790055 Trashed: 1 | Page: 790069 Trashed: 1 | Page: 790097 Trashed: 1 | Page: 790116 Trashed: 1 | Page: 790136 Trashed: 1 | Page: 790138 Trashed: 1 | Page: 790160 Trashed: 1 | Page: 790162 Trashed: 1 | Page: 790174 Trashed: 1 | Page: 790183 Trashed: 1 | Page: 790191 Trashed: 1 | Page: 790192 Trashed: 1 | Page: 790208 Trashed: 1 | Page: 790249 Trashed: 1 | Page: 790255 Trashed: 1 | Page: 790262 Trashed: 1 | Page: 790279 Trashed: 1 | Page: 790283 Trashed: 1 | Page: 790291 Trashed: 2 | Page: 790297 Trashed: 1 | Page: 790309 Trashed: 1 | Page: 790311 Trashed: 1 | Page: 790321 Trashed: 1 | Page: 790323 Trashed: 1 | Page: 790374 Trashed: 1 | Page: 790383 Trashed: 1 | Page: 790389 Trashed: 1 | Page: 790398 Trashed: 1 | Page: 790442 Trashed: 2 | Page: 790444 Trashed: 1 | Page: 790452 Trashed: 1 | Page: 790466 Trashed: 1 | Page: 790481 Trashed: 1 | Page: 790482 Trashed: 1 | Page: 790488 Trashed: 1 | Page: 790517 Trashed: 1 | Page: 790529 Trashed: 1 | Page: 790538 Trashed: 1 | Page: 790539 Trashed: 1 | Page: 790549 Trashed: 1 | Page: 790558 Trashed: 1 | Page: 790561 Trashed: 1 | Page: 790562 Trashed: 1 | Page: 790565 Trashed: 1 | Page: 790567 Trashed: 1 | Page: 790573 Trashed: 1 | Page: 790607 Trashed: 1 | Page: 790617 Trashed: 1 | Page: 790623 Trashed: 1 | Page: 790629 Trashed: 1 | Page: 790630 Trashed: 1 | Page: 790679 Trashed: 1 | Page: 790680 Trashed: 1 | Page: 790710 Trashed: 2 | Page: 790713 Trashed: 1 | Page: 790717 Trashed: 1 | Page: 790726 Trashed: 1 | Page: 790774 Trashed: 1 | Page: 790776 Trashed: 1 | Page: 790777 Trashed: 1 | Page: 790780 Trashed: 2 | Page: 790782 Trashed: 1 | Page: 790789 Trashed: 1 | Page: 790800 Trashed: 1 | Page: 790803 Trashed: 1 | Page: 790822 Trashed: 1 | Page: 790826 Trashed: 1 | Page: 790831 Trashed: 1 | Page: 790836 Trashed: 1 | Page: 790850 Trashed: 2 | Page: 790881 Trashed: 1 | Page: 790914 Trashed: 1 | Page: 790920 Trashed: 1 | Page: 790929 Trashed: 2 | Page: 790947 Trashed: 1 | Page: 790967 Trashed: 1 | Page: 790988 Trashed: 1 | Page: 791001 Trashed: 1 | Page: 791008 Trashed: 1 | Page: 791012 Trashed: 1 | Page: 791017 Trashed: 2 | Page: 791025 Trashed: 1 | Page: 791033 Trashed: 1 | Page: 791045 Trashed: 1 | Page: 791052 Trashed: 1 | Page: 791059 Trashed: 1 | Page: 791060 Trashed: 1 | Page: 791069 Trashed: 1 | Page: 791079 Trashed: 1 | Page: 791091 Trashed: 1 | Page: 791098 Trashed: 1 | Page: 791099 Trashed: 1 | Page: 791153 Trashed: 1 | Page: 791157 Trashed: 1 | Page: 791159 Trashed: 1 | Page: 791172 Trashed: 1 | Page: 791191 Trashed: 1 | Page: 791216 Trashed: 1 | Page: 791222 Trashed: 1 | Page: 791230 Trashed: 1 | Page: 791265 Trashed: 1 | Page: 791296 Trashed: 1 | Page: 791306 Trashed: 1 | Page: 791322 Trashed: 1 | Page: 791328 Trashed: 1 | Page: 791339 Trashed: 1 | Page: 791352 Trashed: 1 | Page: 791387 Trashed: 1 | Page: 791400 Trashed: 1 | Page: 791408 Trashed: 1 | Page: 791411 Trashed: 1 | Page: 791413 Trashed: 2 | Page: 791439 Trashed: 1 | Page: 791479 Trashed: 2 | Page: 791485 Trashed: 1 | Page: 791493 Trashed: 1 | Page: 791498 Trashed: 1 | Page: 791524 Trashed: 1 | Page: 791541 Trashed: 1 | Page: 791542 Trashed: 1 | Page: 791543 Trashed: 1 | Total 303
Shader5: Page: 787469 Trashed: 1 | Page: 787590 Trashed: 1 | Page: 787621 Trashed: 1 | Page: 787685 Trashed: 1 | Page: 787737 Trashed: 1 | Page: 787931 Trashed: 1 | Page: 787968 Trashed: 1 | Page: 787980 Trashed: 1 | Page: 788004 Trashed: 1 | Page: 788011 Trashed: 1 | Page: 788018 Trashed: 1 | Page: 788019 Trashed: 1 | Page: 788031 Trashed: 1 | Page: 788064 Trashed: 1 | Page: 788066 Trashed: 1 | Page: 788144 Trashed: 1 | Page: 788152 Trashed: 1 | Page: 788166 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788202 Trashed: 1 | Page: 788204 Trashed: 1 | Page: 788216 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788225 Trashed: 2 | Page: 788235 Trashed: 2 | Page: 788244 Trashed: 1 | Page: 788246 Trashed: 1 | Page: 788253 Trashed: 1 | Page: 788265 Trashed: 1 | Page: 788279 Trashed: 1 | Page: 788291 Trashed: 1 | Page: 788310 Trashed: 1 | Page: 788319 Trashed: 1 | Page: 788335 Trashed: 1 | Page: 788349 Trashed: 1 | Page: 788350 Trashed: 1 | Page: 788354 Trashed: 1 | Page: 788364 Trashed: 1 | Page: 788365 Trashed: 1 | Page: 788373 Trashed: 1 | Page: 788392 Trashed: 1 | Page: 788403 Trashed: 1 | Page: 788453 Trashed: 2 | Page: 788457 Trashed: 1 | Page: 788461 Trashed: 2 | Page: 788473 Trashed: 1 | Page: 788490 Trashed: 1 | Page: 788494 Trashed: 1 | Page: 788499 Trashed: 1 | Page: 788575 Trashed: 1 | Page: 788578 Trashed: 1 | Page: 788599 Trashed: 1 | Page: 788624 Trashed: 1 | Page: 788631 Trashed: 1 | Page: 788633 Trashed: 1 | Page: 788646 Trashed: 2 | Page: 788663 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788748 Trashed: 1 | Page: 788753 Trashed: 2 | Page: 788765 Trashed: 2 | Page: 788767 Trashed: 1 | Page: 788777 Trashed: 1 | Page: 788823 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788878 Trashed: 1 | Page: 788926 Trashed: 2 | Page: 788956 Trashed: 1 | Page: 788958 Trashed: 1 | Page: 788981 Trashed: 1 | Page: 788992 Trashed: 1 | Page: 789011 Trashed: 1 | Page: 789015 Trashed: 1 | Page: 789020 Trashed: 1 | Page: 789023 Trashed: 1 | Page: 789038 Trashed: 1 | Page: 789043 Trashed: 1 | Page: 789054 Trashed: 1 | Page: 789065 Trashed: 1 | Page: 789071 Trashed: 1 | Page: 789075 Trashed: 1 | Page: 789090 Trashed: 1 | Page: 789091 Trashed: 1 | Page: 789100 Trashed: 1 | Page: 789116 Trashed: 1 | Page: 789118 Trashed: 1 | Page: 789125 Trashed: 1 | Page: 789146 Trashed: 1 | Page: 789163 Trashed: 1 | Page: 789184 Trashed: 1 | Page: 789187 Trashed: 1 | Page: 789188 Trashed: 1 | Page: 789194 Trashed: 1 | Page: 789196 Trashed: 1 | Page: 789200 Trashed: 1 | Page: 789214 Trashed: 1 | Page: 789230 Trashed: 1 | Page: 789234 Trashed: 1 | Page: 789237 Trashed: 1 | Page: 789249 Trashed: 1 | Page: 789287 Trashed: 2 | Page: 789306 Trashed: 1 | Page: 789314 Trashed: 1 | Page: 789339 Trashed: 1 | Page: 789355 Trashed: 2 | Page: 789373 Trashed: 1 | Page: 789386 Trashed: 1 | Page: 789393 Trashed: 1 | Page: 789398 Trashed: 2 | Page: 789410 Trashed: 1 | Page: 789413 Trashed: 1 | Page: 789418 Trashed: 2 | Page: 789425 Trashed: 2 | Page: 789427 Trashed: 1 | Page: 789431 Trashed: 1 | Page: 789439 Trashed: 1 | Page: 789443 Trashed: 1 | Page: 789444 Trashed: 1 | Page: 789459 Trashed: 1 | Page: 789517 Trashed: 1 | Page: 789638 Trashed: 1 | Page: 789669 Trashed: 1 | Page: 789733 Trashed: 1 | Page: 789785 Trashed: 1 | Page: 789979 Trashed: 1 | Page: 790016 Trashed: 1 | Page: 790028 Trashed: 1 | Page: 790052 Trashed: 1 | Page: 790059 Trashed: 1 | Page: 790066 Trashed: 1 | Page: 790067 Trashed: 1 | Page: 790079 Trashed: 1 | Page: 790112 Trashed: 1 | Page: 790114 Trashed: 1 | Page: 790192 Trashed: 1 | Page: 790200 Trashed: 1 | Page: 790214 Trashed: 1 | Page: 790237 Trashed: 1 | Page: 790250 Trashed: 1 | Page: 790252 Trashed: 1 | Page: 790264 Trashed: 1 | Page: 790270 Trashed: 1 | Page: 790273 Trashed: 2 | Page: 790283 Trashed: 2 | Page: 790292 Trashed: 1 | Page: 790294 Trashed: 1 | Page: 790301 Trashed: 1 | Page: 790313 Trashed: 1 | Page: 790327 Trashed: 1 | Page: 790339 Trashed: 1 | Page: 790358 Trashed: 1 | Page: 790367 Trashed: 1 | Page: 790383 Trashed: 1 | Page: 790397 Trashed: 1 | Page: 790398 Trashed: 1 | Page: 790402 Trashed: 1 | Page: 790412 Trashed: 1 | Page: 790413 Trashed: 1 | Page: 790421 Trashed: 1 | Page: 790440 Trashed: 1 | Page: 790451 Trashed: 1 | Page: 790501 Trashed: 2 | Page: 790505 Trashed: 1 | Page: 790509 Trashed: 1 | Page: 790521 Trashed: 1 | Page: 790538 Trashed: 1 | Page: 790542 Trashed: 1 | Page: 790547 Trashed: 1 | Page: 790623 Trashed: 1 | Page: 790626 Trashed: 1 | Page: 790647 Trashed: 1 | Page: 790672 Trashed: 1 | Page: 790679 Trashed: 1 | Page: 790681 Trashed: 1 | Page: 790694 Trashed: 2 | Page: 790711 Trashed: 1 | Page: 790721 Trashed: 1 | Page: 790742 Trashed: 1 | Page: 790783 Trashed: 1 | Page: 790796 Trashed: 1 | Page: 790801 Trashed: 2 | Page: 790813 Trashed: 1 | Page: 790825 Trashed: 1 | Page: 790843 Trashed: 1 | Page: 790871 Trashed: 1 | Page: 790880 Trashed: 1 | Page: 790898 Trashed: 1 | Page: 790909 Trashed: 1 | Page: 790911 Trashed: 1 | Page: 790926 Trashed: 1 | Page: 790950 Trashed: 1 | Page: 790974 Trashed: 2 | Page: 791004 Trashed: 1 | Page: 791006 Trashed: 1 | Page: 791029 Trashed: 1 | Page: 791040 Trashed: 1 | Page: 791059 Trashed: 1 | Page: 791063 Trashed: 1 | Page: 791068 Trashed: 1 | Page: 791071 Trashed: 1 | Page: 791086 Trashed: 1 | Page: 791091 Trashed: 1 | Page: 791102 Trashed: 1 | Page: 791113 Trashed: 1 | Page: 791119 Trashed: 1 | Page: 791123 Trashed: 1 | Page: 791138 Trashed: 1 | Page: 791139 Trashed: 1 | Page: 791148 Trashed: 1 | Page: 791164 Trashed: 1 | Page: 791166 Trashed: 1 | Page: 791173 Trashed: 1 | Page: 791194 Trashed: 1 | Page: 791211 Trashed: 1 | Page: 791232 Trashed: 1 | Page: 791235 Trashed: 1 | Page: 791236 Trashed: 1 | Page: 791242 Trashed: 1 | Page: 791244 Trashed: 1 | Page: 791248 Trashed: 1 | Page: 791262 Trashed: 1 | Page: 791278 Trashed: 1 | Page: 791282 Trashed: 1 | Page: 791285 Trashed: 1 | Page: 791297 Trashed: 1 | Page: 791335 Trashed: 2 | Page: 791354 Trashed: 1 | Page: 791362 Trashed: 1 | Page: 791387 Trashed: 1 | Page: 791403 Trashed: 2 | Page: 791421 Trashed: 1 | Page: 791434 Trashed: 1 | Page: 791441 Trashed: 1 | Page: 791446 Trashed: 2 | Page: 791458 Trashed: 1 | Page: 791461 Trashed: 1 | Page: 791466 Trashed: 2 | Page: 791473 Trashed: 2 | Page: 791475 Trashed: 1 | Page: 791479 Trashed: 1 | Page: 791487 Trashed: 1 | Page: 791491 Trashed: 1 | Page: 791492 Trashed: 1 | Page: 791507 Trashed: 1 | Total 274
Shader6: Page: 787469 Trashed: 1 | Page: 787534 Trashed: 1 | Page: 787544 Trashed: 1 | Page: 787554 Trashed: 1 | Page: 787643 Trashed: 1 | Page: 787761 Trashed: 1 | Page: 787869 Trashed: 2 | Page: 787896 Trashed: 1 | Page: 787922 Trashed: 1 | Page: 787923 Trashed: 1 | Page: 788000 Trashed: 2 | Page: 788005 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788056 Trashed: 1 | Page: 788082 Trashed: 1 | Page: 788135 Trashed: 1 | Page: 788143 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788148 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788184 Trashed: 1 | Page: 788196 Trashed: 1 | Page: 788197 Trashed: 1 | Page: 788210 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788280 Trashed: 1 | Page: 788298 Trashed: 2 | Page: 788299 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788317 Trashed: 1 | Page: 788326 Trashed: 1 | Page: 788328 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788353 Trashed: 1 | Page: 788376 Trashed: 1 | Page: 788383 Trashed: 1 | Page: 788411 Trashed: 1 | Page: 788418 Trashed: 1 | Page: 788429 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788459 Trashed: 1 | Page: 788467 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788488 Trashed: 1 | Page: 788500 Trashed: 1 | Page: 788513 Trashed: 2 | Page: 788529 Trashed: 1 | Page: 788533 Trashed: 1 | Page: 788544 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788548 Trashed: 1 | Page: 788568 Trashed: 1 | Page: 788575 Trashed: 1 | Page: 788584 Trashed: 1 | Page: 788597 Trashed: 1 | Page: 788615 Trashed: 1 | Page: 788617 Trashed: 1 | Page: 788664 Trashed: 1 | Page: 788666 Trashed: 1 | Page: 788669 Trashed: 1 | Page: 788682 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788743 Trashed: 1 | Page: 788745 Trashed: 2 | Page: 788748 Trashed: 2 | Page: 788750 Trashed: 1 | Page: 788759 Trashed: 1 | Page: 788769 Trashed: 1 | Page: 788781 Trashed: 1 | Page: 788790 Trashed: 1 | Page: 788841 Trashed: 1 | Page: 788873 Trashed: 1 | Page: 788881 Trashed: 1 | Page: 788887 Trashed: 2 | Page: 788893 Trashed: 1 | Page: 788896 Trashed: 1 | Page: 788925 Trashed: 1 | Page: 788930 Trashed: 1 | Page: 788931 Trashed: 2 | Page: 788935 Trashed: 1 | Page: 788975 Trashed: 1 | Page: 788987 Trashed: 1 | Page: 789040 Trashed: 1 | Page: 789049 Trashed: 1 | Page: 789065 Trashed: 2 | Page: 789086 Trashed: 1 | Page: 789094 Trashed: 1 | Page: 789103 Trashed: 1 | Page: 789113 Trashed: 1 | Page: 789166 Trashed: 1 | Page: 789191 Trashed: 1 | Page: 789200 Trashed: 1 | Page: 789204 Trashed: 1 | Page: 789228 Trashed: 1 | Page: 789256 Trashed: 1 | Page: 789260 Trashed: 1 | Page: 789279 Trashed: 1 | Page: 789329 Trashed: 1 | Page: 789343 Trashed: 1 | Page: 789355 Trashed: 2 | Page: 789359 Trashed: 1 | Page: 789360 Trashed: 1 | Page: 789364 Trashed: 1 | Page: 789437 Trashed: 1 | Page: 789442 Trashed: 1 | Page: 789460 Trashed: 1 | Page: 789517 Trashed: 1 | Page: 789582 Trashed: 1 | Page: 789592 Trashed: 1 | Page: 789602 Trashed: 1 | Page: 789691 Trashed: 1 | Page: 789809 Trashed: 1 | Page: 789917 Trashed: 1 | Page: 789944 Trashed: 1 | Page: 789970 Trashed: 1 | Page: 789971 Trashed: 1 | Page: 790048 Trashed: 2 | Page: 790053 Trashed: 1 | Page: 790060 Trashed: 1 | Page: 790104 Trashed: 1 | Page: 790130 Trashed: 1 | Page: 790183 Trashed: 1 | Page: 790191 Trashed: 1 | Page: 790195 Trashed: 1 | Page: 790196 Trashed: 1 | Page: 790216 Trashed: 1 | Page: 790232 Trashed: 1 | Page: 790244 Trashed: 1 | Page: 790245 Trashed: 1 | Page: 790258 Trashed: 1 | Page: 790261 Trashed: 1 | Page: 790315 Trashed: 1 | Page: 790328 Trashed: 1 | Page: 790346 Trashed: 2 | Page: 790347 Trashed: 1 | Page: 790351 Trashed: 1 | Page: 790365 Trashed: 1 | Page: 790374 Trashed: 1 | Page: 790376 Trashed: 1 | Page: 790378 Trashed: 1 | Page: 790401 Trashed: 1 | Page: 790424 Trashed: 1 | Page: 790431 Trashed: 1 | Page: 790459 Trashed: 1 | Page: 790466 Trashed: 1 | Page: 790519 Trashed: 1 | Page: 790536 Trashed: 1 | Page: 790548 Trashed: 1 | Page: 790561 Trashed: 2 | Page: 790577 Trashed: 1 | Page: 790581 Trashed: 1 | Page: 790592 Trashed: 1 | Page: 790594 Trashed: 1 | Page: 790596 Trashed: 1 | Page: 790616 Trashed: 1 | Page: 790623 Trashed: 1 | Page: 790632 Trashed: 1 | Page: 790645 Trashed: 1 | Page: 790663 Trashed: 1 | Page: 790665 Trashed: 1 | Page: 790712 Trashed: 1 | Page: 790714 Trashed: 1 | Page: 790717 Trashed: 1 | Page: 790730 Trashed: 1 | Page: 790769 Trashed: 1 | Page: 790777 Trashed: 1 | Page: 790778 Trashed: 1 | Page: 790793 Trashed: 1 | Page: 790796 Trashed: 2 | Page: 790798 Trashed: 1 | Page: 790807 Trashed: 1 | Page: 790817 Trashed: 1 | Page: 790829 Trashed: 1 | Page: 790838 Trashed: 1 | Page: 790889 Trashed: 1 | Page: 790921 Trashed: 1 | Page: 790929 Trashed: 1 | Page: 790935 Trashed: 2 | Page: 790941 Trashed: 1 | Page: 790944 Trashed: 1 | Page: 790973 Trashed: 1 | Page: 790978 Trashed: 1 | Page: 790979 Trashed: 2 | Page: 790983 Trashed: 1 | Page: 791023 Trashed: 1 | Page: 791035 Trashed: 1 | Page: 791088 Trashed: 1 | Page: 791097 Trashed: 1 | Page: 791113 Trashed: 2 | Page: 791134 Trashed: 1 | Page: 791142 Trashed: 1 | Page: 791151 Trashed: 1 | Page: 791161 Trashed: 1 | Page: 791214 Trashed: 1 | Page: 791239 Trashed: 1 | Page: 791248 Trashed: 1 | Page: 791252 Trashed: 1 | Page: 791276 Trashed: 1 | Page: 791304 Trashed: 1 | Page: 791308 Trashed: 1 | Page: 791327 Trashed: 1 | Page: 791377 Trashed: 1 | Page: 791391 Trashed: 1 | Page: 791403 Trashed: 2 | Page: 791407 Trashed: 1 | Page: 791408 Trashed: 1 | Page: 791412 Trashed: 1 | Page: 791485 Trashed: 1 | Page: 791490 Trashed: 1 | Page: 791508 Trashed: 1 | Total 232
Shader7: Page: 787456 Trashed: 1 | Page: 787460 Trashed: 1 | Page: 787688 Trashed: 1 | Page: 787694 Trashed: 1 | Page: 787703 Trashed: 1 | Page: 787809 Trashed: 1 | Page: 787854 Trashed: 1 | Page: 787868 Trashed: 1 | Page: 787984 Trashed: 1 | Page: 787990 Trashed: 1 | Page: 787991 Trashed: 1 | Page: 788010 Trashed: 1 | Page: 788018 Trashed: 1 | Page: 788045 Trashed: 1 | Page: 788046 Trashed: 1 | Page: 788051 Trashed: 1 | Page: 788057 Trashed: 1 | Page: 788128 Trashed: 1 | Page: 788143 Trashed: 1 | Page: 788151 Trashed: 1 | Page: 788162 Trashed: 1 | Page: 788166 Trashed: 1 | Page: 788178 Trashed: 2 | Page: 788179 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788208 Trashed: 1 | Page: 788259 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788278 Trashed: 1 | Page: 788279 Trashed: 1 | Page: 788286 Trashed: 1 | Page: 788287 Trashed: 1 | Page: 788289 Trashed: 1 | Page: 788308 Trashed: 1 | Page: 788313 Trashed: 1 | Page: 788316 Trashed: 1 | Page: 788341 Trashed: 1 | Page: 788350 Trashed: 1 | Page: 788364 Trashed: 1 | Page: 788389 Trashed: 1 | Page: 788397 Trashed: 1 | Page: 788416 Trashed: 1 | Page: 788433 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788448 Trashed: 1 | Page: 788457 Trashed: 1 | Page: 788458 Trashed: 2 | Page: 788470 Trashed: 1 | Page: 788495 Trashed: 1 | Page: 788514 Trashed: 1 | Page: 788522 Trashed: 2 | Page: 788603 Trashed: 1 | Page: 788628 Trashed: 1 | Page: 788664 Trashed: 1 | Page: 788665 Trashed: 1 | Page: 788687 Trashed: 2 | Page: 788698 Trashed: 1 | Page: 788711 Trashed: 1 | Page: 788713 Trashed: 1 | Page: 788735 Trashed: 1 | Page: 788744 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788749 Trashed: 2 | Page: 788759 Trashed: 2 | Page: 788766 Trashed: 1 | Page: 788787 Trashed: 1 | Page: 788817 Trashed: 1 | Page: 788818 Trashed: 1 | Page: 788820 Trashed: 1 | Page: 788821 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788880 Trashed: 2 | Page: 788888 Trashed: 1 | Page: 788911 Trashed: 1 | Page: 788956 Trashed: 1 | Page: 788985 Trashed: 1 | Page: 789007 Trashed: 1 | Page: 789017 Trashed: 1 | Page: 789019 Trashed: 1 | Page: 789042 Trashed: 1 | Page: 789049 Trashed: 1 | Page: 789092 Trashed: 1 | Page: 789109 Trashed: 1 | Page: 789124 Trashed: 1 | Page: 789129 Trashed: 1 | Page: 789177 Trashed: 2 | Page: 789209 Trashed: 1 | Page: 789225 Trashed: 1 | Page: 789231 Trashed: 2 | Page: 789244 Trashed: 1 | Page: 789260 Trashed: 1 | Page: 789295 Trashed: 1 | Page: 789300 Trashed: 1 | Page: 789313 Trashed: 1 | Page: 789317 Trashed: 1 | Page: 789342 Trashed: 1 | Page: 789343 Trashed: 1 | Page: 789361 Trashed: 1 | Page: 789375 Trashed: 1 | Page: 789384 Trashed: 2 | Page: 789391 Trashed: 1 | Page: 789427 Trashed: 2 | Page: 789429 Trashed: 1 | Page: 789435 Trashed: 1 | Page: 789446 Trashed: 1 | Page: 789499 Trashed: 2 | Page: 789501 Trashed: 1 | Page: 789504 Trashed: 1 | Page: 789508 Trashed: 1 | Page: 789736 Trashed: 1 | Page: 789742 Trashed: 1 | Page: 789751 Trashed: 1 | Page: 789857 Trashed: 1 | Page: 789902 Trashed: 1 | Page: 789916 Trashed: 1 | Page: 790032 Trashed: 1 | Page: 790038 Trashed: 1 | Page: 790039 Trashed: 1 | Page: 790058 Trashed: 1 | Page: 790066 Trashed: 1 | Page: 790093 Trashed: 1 | Page: 790094 Trashed: 1 | Page: 790099 Trashed: 1 | Page: 790105 Trashed: 1 | Page: 790176 Trashed: 1 | Page: 790191 Trashed: 1 | Page: 790199 Trashed: 1 | Page: 790210 Trashed: 1 | Page: 790214 Trashed: 1 | Page: 790226 Trashed: 2 | Page: 790227 Trashed: 1 | Page: 790246 Trashed: 1 | Page: 790256 Trashed: 1 | Page: 790307 Trashed: 1 | Page: 790324 Trashed: 1 | Page: 790326 Trashed: 1 | Page: 790327 Trashed: 1 | Page: 790334 Trashed: 1 | Page: 790335 Trashed: 1 | Page: 790337 Trashed: 1 | Page: 790356 Trashed: 1 | Page: 790361 Trashed: 1 | Page: 790364 Trashed: 1 | Page: 790389 Trashed: 1 | Page: 790398 Trashed: 1 | Page: 790412 Trashed: 1 | Page: 790437 Trashed: 1 | Page: 790445 Trashed: 1 | Page: 790483 Trashed: 1 | Page: 790506 Trashed: 1 | Page: 790518 Trashed: 1 | Page: 790543 Trashed: 1 | Page: 790562 Trashed: 1 | Page: 790570 Trashed: 2 | Page: 790651 Trashed: 1 | Page: 790676 Trashed: 1 | Page: 790712 Trashed: 1 | Page: 790713 Trashed: 1 | Page: 790735 Trashed: 2 | Page: 790746 Trashed: 1 | Page: 790759 Trashed: 1 | Page: 790761 Trashed: 1 | Page: 790783 Trashed: 1 | Page: 790793 Trashed: 1 | Page: 790797 Trashed: 1 | Page: 790807 Trashed: 2 | Page: 790814 Trashed: 1 | Page: 790835 Trashed: 1 | Page: 790865 Trashed: 1 | Page: 790866 Trashed: 1 | Page: 790868 Trashed: 1 | Page: 790869 Trashed: 1 | Page: 790883 Trashed: 1 | Page: 790928 Trashed: 2 | Page: 790936 Trashed: 1 | Page: 790959 Trashed: 1 | Page: 791004 Trashed: 1 | Page: 791033 Trashed: 1 | Page: 791055 Trashed: 1 | Page: 791065 Trashed: 1 | Page: 791067 Trashed: 1 | Page: 791090 Trashed: 1 | Page: 791097 Trashed: 1 | Page: 791140 Trashed: 1 | Page: 791157 Trashed: 1 | Page: 791172 Trashed: 1 | Page: 791177 Trashed: 1 | Page: 791225 Trashed: 2 | Page: 791257 Trashed: 1 | Page: 791273 Trashed: 1 | Page: 791279 Trashed: 2 | Page: 791292 Trashed: 1 | Page: 791308 Trashed: 1 | Page: 791343 Trashed: 1 | Page: 791348 Trashed: 1 | Page: 791361 Trashed: 1 | Page: 791365 Trashed: 1 | Page: 791390 Trashed: 1 | Page: 791391 Trashed: 1 | Page: 791409 Trashed: 1 | Page: 791423 Trashed: 1 | Page: 791432 Trashed: 2 | Page: 791439 Trashed: 1 | Page: 791475 Trashed: 2 | Page: 791477 Trashed: 1 | Page: 791483 Trashed: 1 | Page: 791494 Trashed: 1 | Page: 791547 Trashed: 2 | Page: 791549 Trashed: 1 | Total 231
Shader8: Page: 787476 Trashed: 1 | Page: 787584 Trashed: 1 | Page: 787593 Trashed: 1 | Page: 787655 Trashed: 1 | Page: 787696 Trashed: 1 | Page: 787725 Trashed: 1 | Page: 787790 Trashed: 1 | Page: 787801 Trashed: 1 | Page: 787831 Trashed: 1 | Page: 787855 Trashed: 1 | Page: 787887 Trashed: 1 | Page: 787890 Trashed: 1 | Page: 787931 Trashed: 1 | Page: 787961 Trashed: 1 | Page: 787976 Trashed: 1 | Page: 787978 Trashed: 1 | Page: 787991 Trashed: 1 | Page: 787993 Trashed: 1 | Page: 788000 Trashed: 1 | Page: 788027 Trashed: 1 | Page: 788031 Trashed: 1 | Page: 788034 Trashed: 1 | Page: 788060 Trashed: 2 | Page: 788070 Trashed: 1 | Page: 788077 Trashed: 1 | Page: 788082 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788099 Trashed: 1 | Page: 788109 Trashed: 1 | Page: 788111 Trashed: 1 | Page: 788113 Trashed: 1 | Page: 788115 Trashed: 1 | Page: 788140 Trashed: 1 | Page: 788160 Trashed: 1 | Page: 788172 Trashed: 1 | Page: 788176 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788199 Trashed: 1 | Page: 788209 Trashed: 2 | Page: 788222 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788241 Trashed: 1 | Page: 788257 Trashed: 1 | Page: 788284 Trashed: 1 | Page: 788295 Trashed: 1 | Page: 788363 Trashed: 1 | Page: 788372 Trashed: 1 | Page: 788425 Trashed: 1 | Page: 788444 Trashed: 2 | Page: 788471 Trashed: 1 | Page: 788472 Trashed: 1 | Page: 788493 Trashed: 1 | Page: 788500 Trashed: 1 | Page: 788532 Trashed: 1 | Page: 788544 Trashed: 1 | Page: 788548 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788565 Trashed: 1 | Page: 788579 Trashed: 1 | Page: 788581 Trashed: 1 | Page: 788596 Trashed: 1 | Page: 788626 Trashed: 1 | Page: 788645 Trashed: 1 | Page: 788652 Trashed: 1 | Page: 788660 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788684 Trashed: 1 | Page: 788690 Trashed: 1 | Page: 788700 Trashed: 1 | Page: 788713 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788738 Trashed: 1 | Page: 788740 Trashed: 1 | Page: 788742 Trashed: 1 | Page: 788744 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788779 Trashed: 2 | Page: 788797 Trashed: 1 | Page: 788808 Trashed: 2 | Page: 788811 Trashed: 1 | Page: 788876 Trashed: 1 | Page: 788877 Trashed: 1 | Page: 788917 Trashed: 1 | Page: 788927 Trashed: 1 | Page: 788943 Trashed: 1 | Page: 788949 Trashed: 1 | Page: 788961 Trashed: 1 | Page: 788973 Trashed: 1 | Page: 788979 Trashed: 1 | Page: 788984 Trashed: 1 | Page: 788985 Trashed: 1 | Page: 789001 Trashed: 1 | Page: 789006 Trashed: 1 | Page: 789038 Trashed: 1 | Page: 789046 Trashed: 2 | Page: 789058 Trashed: 1 | Page: 789060 Trashed: 1 | Page: 789098 Trashed: 1 | Page: 789105 Trashed: 1 | Page: 789135 Trashed: 1 | Page: 789145 Trashed: 1 | Page: 789150 Trashed: 1 | Page: 789151 Trashed: 1 | Page: 789162 Trashed: 1 | Page: 789187 Trashed: 1 | Page: 789188 Trashed: 1 | Page: 789198 Trashed: 1 | Page: 789214 Trashed: 1 | Page: 789235 Trashed: 1 | Page: 789240 Trashed: 1 | Page: 789267 Trashed: 1 | Page: 789283 Trashed: 1 | Page: 789284 Trashed: 1 | Page: 789320 Trashed: 1 | Page: 789322 Trashed: 1 | Page: 789324 Trashed: 1 | Page: 789331 Trashed: 1 | Page: 789347 Trashed: 1 | Page: 789353 Trashed: 1 | Page: 789361 Trashed: 1 | Page: 789367 Trashed: 1 | Page: 789374 Trashed: 2 | Page: 789385 Trashed: 2 | Page: 789406 Trashed: 1 | Page: 789416 Trashed: 1 | Page: 789430 Trashed: 2 | Page: 789432 Trashed: 2 | Page: 789439 Trashed: 1 | Page: 789472 Trashed: 1 | Page: 789475 Trashed: 1 | Page: 789490 Trashed: 1 | Page: 789492 Trashed: 1 | Page: 789524 Trashed: 1 | Page: 789632 Trashed: 1 | Page: 789641 Trashed: 1 | Page: 789703 Trashed: 1 | Page: 789744 Trashed: 1 | Page: 789773 Trashed: 1 | Page: 789838 Trashed: 1 | Page: 789849 Trashed: 1 | Page: 789879 Trashed: 1 | Page: 789903 Trashed: 1 | Page: 789935 Trashed: 1 | Page: 789938 Trashed: 1 | Page: 789979 Trashed: 1 | Page: 790009 Trashed: 1 | Page: 790024 Trashed: 1 | Page: 790026 Trashed: 1 | Page: 790039 Trashed: 1 | Page: 790041 Trashed: 1 | Page: 790048 Trashed: 1 | Page: 790075 Trashed: 1 | Page: 790079 Trashed: 1 | Page: 790082 Trashed: 1 | Page: 790108 Trashed: 2 | Page: 790118 Trashed: 1 | Page: 790125 Trashed: 1 | Page: 790130 Trashed: 1 | Page: 790141 Trashed: 1 | Page: 790147 Trashed: 1 | Page: 790157 Trashed: 1 | Page: 790159 Trashed: 1 | Page: 790161 Trashed: 1 | Page: 790163 Trashed: 1 | Page: 790188 Trashed: 1 | Page: 790208 Trashed: 1 | Page: 790220 Trashed: 1 | Page: 790224 Trashed: 1 | Page: 790228 Trashed: 1 | Page: 790247 Trashed: 1 | Page: 790257 Trashed: 2 | Page: 790270 Trashed: 1 | Page: 790276 Trashed: 1 | Page: 790289 Trashed: 1 | Page: 790305 Trashed: 1 | Page: 790332 Trashed: 1 | Page: 790343 Trashed: 1 | Page: 790411 Trashed: 1 | Page: 790420 Trashed: 1 | Page: 790473 Trashed: 1 | Page: 790492 Trashed: 1 | Page: 790520 Trashed: 1 | Page: 790541 Trashed: 1 | Page: 790548 Trashed: 1 | Page: 790580 Trashed: 1 | Page: 790592 Trashed: 1 | Page: 790596 Trashed: 1 | Page: 790603 Trashed: 1 | Page: 790613 Trashed: 1 | Page: 790627 Trashed: 1 | Page: 790629 Trashed: 1 | Page: 790644 Trashed: 1 | Page: 790674 Trashed: 1 | Page: 790693 Trashed: 1 | Page: 790700 Trashed: 1 | Page: 790708 Trashed: 1 | Page: 790731 Trashed: 1 | Page: 790732 Trashed: 1 | Page: 790738 Trashed: 1 | Page: 790748 Trashed: 1 | Page: 790761 Trashed: 1 | Page: 790770 Trashed: 1 | Page: 790782 Trashed: 1 | Page: 790786 Trashed: 1 | Page: 790788 Trashed: 1 | Page: 790790 Trashed: 1 | Page: 790792 Trashed: 1 | Page: 790793 Trashed: 1 | Page: 790827 Trashed: 1 | Page: 790845 Trashed: 1 | Page: 790856 Trashed: 2 | Page: 790859 Trashed: 1 | Page: 790924 Trashed: 1 | Page: 790925 Trashed: 1 | Page: 790965 Trashed: 1 | Page: 790975 Trashed: 1 | Page: 790991 Trashed: 1 | Page: 790997 Trashed: 1 | Page: 791009 Trashed: 1 | Page: 791021 Trashed: 1 | Page: 791027 Trashed: 1 | Page: 791032 Trashed: 1 | Page: 791033 Trashed: 1 | Page: 791049 Trashed: 1 | Page: 791054 Trashed: 1 | Page: 791086 Trashed: 1 | Page: 791094 Trashed: 2 | Page: 791106 Trashed: 1 | Page: 791108 Trashed: 1 | Page: 791146 Trashed: 1 | Page: 791153 Trashed: 1 | Page: 791183 Trashed: 1 | Page: 791193 Trashed: 1 | Page: 791198 Trashed: 1 | Page: 791199 Trashed: 1 | Page: 791210 Trashed: 1 | Page: 791235 Trashed: 1 | Page: 791236 Trashed: 1 | Page: 791246 Trashed: 1 | Page: 791262 Trashed: 1 | Page: 791283 Trashed: 1 | Page: 791288 Trashed: 1 | Page: 791315 Trashed: 1 | Page: 791331 Trashed: 1 | Page: 791332 Trashed: 1 | Page: 791368 Trashed: 1 | Page: 791370 Trashed: 1 | Page: 791372 Trashed: 1 | Page: 791379 Trashed: 1 | Page: 791395 Trashed: 1 | Page: 791401 Trashed: 1 | Page: 791409 Trashed: 1 | Page: 791415 Trashed: 1 | Page: 791422 Trashed: 2 | Page: 791433 Trashed: 2 | Page: 791454 Trashed: 1 | Page: 791464 Trashed: 1 | Page: 791478 Trashed: 2 | Page: 791480 Trashed: 2 | Page: 791487 Trashed: 1 | Page: 791520 Trashed: 1 | Page: 791523 Trashed: 1 | Page: 791538 Trashed: 1 | Page: 791540 Trashed: 1 | Total 283
Shader9: Page: 787459 Trashed: 1 | Page: 787528 Trashed: 1 | Page: 787530 Trashed: 1 | Page: 787574 Trashed: 1 | Page: 787613 Trashed: 1 | Page: 787659 Trashed: 1 | Page: 787708 Trashed: 1 | Page: 787779 Trashed: 1 | Page: 787781 Trashed: 1 | Page: 787820 Trashed: 1 | Page: 787914 Trashed: 1 | Page: 787915 Trashed: 1 | Page: 787948 Trashed: 1 | Page: 787956 Trashed: 1 | Page: 787961 Trashed: 1 | Page: 787976 Trashed: 1 | Page: 787980 Trashed: 1 | Page: 787990 Trashed: 1 | Page: 787997 Trashed: 1 | Page: 787998 Trashed: 1 | Page: 788000 Trashed: 1 | Page: 788014 Trashed: 1 | Page: 788027 Trashed: 1 | Page: 788085 Trashed: 1 | Page: 788103 Trashed: 1 | Page: 788109 Trashed: 1 | Page: 788111 Trashed: 1 | Page: 788116 Trashed: 1 | Page: 788125 Trashed: 1 | Page: 788143 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788171 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788206 Trashed: 1 | Page: 788212 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788245 Trashed: 1 | Page: 788254 Trashed: 1 | Page: 788266 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788285 Trashed: 1 | Page: 788289 Trashed: 1 | Page: 788292 Trashed: 1 | Page: 788322 Trashed: 1 | Page: 788329 Trashed: 1 | Page: 788337 Trashed: 1 | Page: 788346 Trashed: 1 | Page: 788348 Trashed: 1 | Page: 788351 Trashed: 1 | Page: 788376 Trashed: 1 | Page: 788386 Trashed: 1 | Page: 788418 Trashed: 1 | Page: 788426 Trashed: 2 | Page: 788429 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788454 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788479 Trashed: 1 | Page: 788500 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788535 Trashed: 1 | Page: 788536 Trashed: 2 | Page: 788542 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788550 Trashed: 1 | Page: 788556 Trashed: 2 | Page: 788566 Trashed: 1 | Page: 788573 Trashed: 1 | Page: 788583 Trashed: 1 | Page: 788620 Trashed: 1 | Page: 788641 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788676 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788698 Trashed: 1 | Page: 788706 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788736 Trashed: 1 | Page: 788743 Trashed: 2 | Page: 788746 Trashed: 1 | Page: 788749 Trashed: 1 | Page: 788753 Trashed: 1 | Page: 788770 Trashed: 2 | Page: 788774 Trashed: 1 | Page: 788784 Trashed: 1 | Page: 788785 Trashed: 1 | Page: 788807 Trashed: 1 | Page: 788820 Trashed: 1 | Page: 788830 Trashed: 1 | Page: 788878 Trashed: 1 | Page: 788879 Trashed: 1 | Page: 788902 Trashed: 1 | Page: 788919 Trashed: 1 | Page: 788923 Trashed: 2 | Page: 788928 Trashed: 1 | Page: 788986 Trashed: 1 | Page: 788991 Trashed: 1 | Page: 789000 Trashed: 1 | Page: 789067 Trashed: 1 | Page: 789085 Trashed: 1 | Page: 789088 Trashed: 1 | Page: 789096 Trashed: 1 | Page: 789102 Trashed: 1 | Page: 789104 Trashed: 2 | Page: 789107 Trashed: 1 | Page: 789115 Trashed: 1 | Page: 789160 Trashed: 1 | Page: 789171 Trashed: 1 | Page: 789184 Trashed: 1 | Page: 789199 Trashed: 1 | Page: 789213 Trashed: 1 | Page: 789216 Trashed: 1 | Page: 789263 Trashed: 1 | Page: 789264 Trashed: 1 | Page: 789299 Trashed: 1 | Page: 789309 Trashed: 1 | Page: 789323 Trashed: 1 | Page: 789335 Trashed: 1 | Page: 789340 Trashed: 1 | Page: 789356 Trashed: 1 | Page: 789358 Trashed: 1 | Page: 789360 Trashed: 1 | Page: 789404 Trashed: 1 | Page: 789426 Trashed: 1 | Page: 789433 Trashed: 1 | Page: 789451 Trashed: 1 | Page: 789483 Trashed: 1 | Page: 789485 Trashed: 1 | Page: 789507 Trashed: 1 | Page: 789576 Trashed: 1 | Page: 789578 Trashed: 1 | Page: 789622 Trashed: 1 | Page: 789661 Trashed: 1 | Page: 789707 Trashed: 1 | Page: 789756 Trashed: 1 | Page: 789827 Trashed: 1 | Page: 789829 Trashed: 1 | Page: 789868 Trashed: 1 | Page: 789962 Trashed: 1 | Page: 789963 Trashed: 1 | Page: 789996 Trashed: 1 | Page: 790004 Trashed: 1 | Page: 790024 Trashed: 1 | Page: 790028 Trashed: 1 | Page: 790038 Trashed: 1 | Page: 790045 Trashed: 1 | Page: 790046 Trashed: 1 | Page: 790048 Trashed: 1 | Page: 790062 Trashed: 1 | Page: 790075 Trashed: 1 | Page: 790133 Trashed: 1 | Page: 790151 Trashed: 1 | Page: 790157 Trashed: 1 | Page: 790159 Trashed: 1 | Page: 790164 Trashed: 1 | Page: 790173 Trashed: 1 | Page: 790191 Trashed: 1 | Page: 790195 Trashed: 1 | Page: 790219 Trashed: 1 | Page: 790231 Trashed: 1 | Page: 790254 Trashed: 1 | Page: 790260 Trashed: 1 | Page: 790288 Trashed: 1 | Page: 790293 Trashed: 1 | Page: 790302 Trashed: 1 | Page: 790314 Trashed: 1 | Page: 790315 Trashed: 1 | Page: 790333 Trashed: 1 | Page: 790337 Trashed: 1 | Page: 790340 Trashed: 1 | Page: 790370 Trashed: 1 | Page: 790377 Trashed: 1 | Page: 790385 Trashed: 1 | Page: 790394 Trashed: 1 | Page: 790396 Trashed: 1 | Page: 790399 Trashed: 1 | Page: 790424 Trashed: 1 | Page: 790434 Trashed: 1 | Page: 790474 Trashed: 1 | Page: 790477 Trashed: 1 | Page: 790483 Trashed: 1 | Page: 790502 Trashed: 1 | Page: 790527 Trashed: 1 | Page: 790548 Trashed: 1 | Page: 790573 Trashed: 1 | Page: 790583 Trashed: 1 | Page: 790584 Trashed: 2 | Page: 790590 Trashed: 1 | Page: 790594 Trashed: 1 | Page: 790598 Trashed: 1 | Page: 790604 Trashed: 2 | Page: 790614 Trashed: 1 | Page: 790621 Trashed: 1 | Page: 790631 Trashed: 1 | Page: 790668 Trashed: 1 | Page: 790689 Trashed: 1 | Page: 790721 Trashed: 1 | Page: 790724 Trashed: 1 | Page: 790742 Trashed: 1 | Page: 790746 Trashed: 1 | Page: 790754 Trashed: 1 | Page: 790774 Trashed: 1 | Page: 790784 Trashed: 1 | Page: 790791 Trashed: 1 | Page: 790794 Trashed: 1 | Page: 790797 Trashed: 1 | Page: 790801 Trashed: 1 | Page: 790818 Trashed: 1 | Page: 790832 Trashed: 1 | Page: 790855 Trashed: 1 | Page: 790868 Trashed: 1 | Page: 790873 Trashed: 1 | Page: 790878 Trashed: 1 | Page: 790926 Trashed: 1 | Page: 790927 Trashed: 1 | Page: 790950 Trashed: 1 | Page: 790967 Trashed: 1 | Page: 790971 Trashed: 2 | Page: 790976 Trashed: 1 | Page: 791034 Trashed: 1 | Page: 791039 Trashed: 1 | Page: 791048 Trashed: 1 | Page: 791115 Trashed: 1 | Page: 791133 Trashed: 1 | Page: 791136 Trashed: 1 | Page: 791144 Trashed: 1 | Page: 791150 Trashed: 1 | Page: 791152 Trashed: 2 | Page: 791155 Trashed: 1 | Page: 791163 Trashed: 1 | Page: 791208 Trashed: 1 | Page: 791219 Trashed: 1 | Page: 791232 Trashed: 1 | Page: 791247 Trashed: 1 | Page: 791261 Trashed: 1 | Page: 791264 Trashed: 1 | Page: 791311 Trashed: 1 | Page: 791312 Trashed: 1 | Page: 791347 Trashed: 1 | Page: 791357 Trashed: 1 | Page: 791371 Trashed: 1 | Page: 791383 Trashed: 1 | Page: 791388 Trashed: 1 | Page: 791404 Trashed: 1 | Page: 791406 Trashed: 1 | Page: 791408 Trashed: 1 | Page: 791452 Trashed: 1 | Page: 791474 Trashed: 1 | Page: 791481 Trashed: 1 | Page: 791499 Trashed: 1 | Page: 791531 Trashed: 1 | Page: 791533 Trashed: 1 | Total 263
Shader10: Page: 787507 Trashed: 1 | Page: 787522 Trashed: 1 | Page: 787530 Trashed: 1 | Page: 787603 Trashed: 1 | Page: 787618 Trashed: 1 | Page: 787646 Trashed: 1 | Page: 787655 Trashed: 1 | Page: 787685 Trashed: 1 | Page: 787708 Trashed: 1 | Page: 787729 Trashed: 2 | Page: 787732 Trashed: 1 | Page: 787752 Trashed: 1 | Page: 787761 Trashed: 1 | Page: 787766 Trashed: 1 | Page: 787778 Trashed: 1 | Page: 787782 Trashed: 1 | Page: 787800 Trashed: 1 | Page: 787840 Trashed: 1 | Page: 787912 Trashed: 1 | Page: 787969 Trashed: 1 | Page: 787970 Trashed: 1 | Page: 787998 Trashed: 1 | Page: 788018 Trashed: 1 | Page: 788035 Trashed: 1 | Page: 788040 Trashed: 1 | Page: 788041 Trashed: 1 | Page: 788046 Trashed: 1 | Page: 788080 Trashed: 1 | Page: 788088 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788100 Trashed: 1 | Page: 788108 Trashed: 1 | Page: 788119 Trashed: 1 | Page: 788133 Trashed: 1 | Page: 788136 Trashed: 1 | Page: 788146 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788166 Trashed: 2 | Page: 788169 Trashed: 1 | Page: 788177 Trashed: 1 | Page: 788187 Trashed: 1 | Page: 788203 Trashed: 1 | Page: 788262 Trashed: 1 | Page: 788283 Trashed: 1 | Page: 788287 Trashed: 1 | Page: 788292 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788315 Trashed: 1 | Page: 788340 Trashed: 1 | Page: 788358 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788389 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788403 Trashed: 1 | Page: 788404 Trashed: 2 | Page: 788425 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788436 Trashed: 1 | Page: 788438 Trashed: 1 | Page: 788445 Trashed: 1 | Page: 788452 Trashed: 1 | Page: 788454 Trashed: 2 | Page: 788458 Trashed: 1 | Page: 788468 Trashed: 1 | Page: 788474 Trashed: 1 | Page: 788483 Trashed: 1 | Page: 788485 Trashed: 1 | Page: 788508 Trashed: 1 | Page: 788520 Trashed: 1 | Page: 788524 Trashed: 1 | Page: 788534 Trashed: 1 | Page: 788539 Trashed: 1 | Page: 788560 Trashed: 1 | Page: 788599 Trashed: 1 | Page: 788600 Trashed: 1 | Page: 788602 Trashed: 1 | Page: 788605 Trashed: 1 | Page: 788616 Trashed: 1 | Page: 788655 Trashed: 1 | Page: 788675 Trashed: 1 | Page: 788703 Trashed: 1 | Page: 788707 Trashed: 1 | Page: 788753 Trashed: 3 | Page: 788759 Trashed: 1 | Page: 788770 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788825 Trashed: 1 | Page: 788826 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788887 Trashed: 1 | Page: 788893 Trashed: 1 | Page: 788901 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788949 Trashed: 1 | Page: 788970 Trashed: 1 | Page: 788980 Trashed: 1 | Page: 788985 Trashed: 1 | Page: 788996 Trashed: 2 | Page: 789001 Trashed: 1 | Page: 789002 Trashed: 1 | Page: 789005 Trashed: 1 | Page: 789017 Trashed: 1 | Page: 789034 Trashed: 1 | Page: 789062 Trashed: 1 | Page: 789066 Trashed: 1 | Page: 789095 Trashed: 1 | Page: 789097 Trashed: 1 | Page: 789099 Trashed: 1 | Page: 789100 Trashed: 1 | Page: 789107 Trashed: 1 | Page: 789108 Trashed: 1 | Page: 789144 Trashed: 1 | Page: 789188 Trashed: 1 | Page: 789195 Trashed: 1 | Page: 789217 Trashed: 1 | Page: 789252 Trashed: 1 | Page: 789299 Trashed: 1 | Page: 789305 Trashed: 1 | Page: 789327 Trashed: 1 | Page: 789334 Trashed: 1 | Page: 789367 Trashed: 1 | Page: 789368 Trashed: 1 | Page: 789382 Trashed: 1 | Page: 789429 Trashed: 1 | Page: 789447 Trashed: 1 | Page: 789452 Trashed: 1 | Page: 789459 Trashed: 1 | Page: 789481 Trashed: 1 | Page: 789496 Trashed: 1 | Page: 789497 Trashed: 1 | Page: 789555 Trashed: 1 | Page: 789570 Trashed: 1 | Page: 789578 Trashed: 1 | Page: 789651 Trashed: 1 | Page: 789666 Trashed: 1 | Page: 789694 Trashed: 1 | Page: 789703 Trashed: 1 | Page: 789733 Trashed: 1 | Page: 789756 Trashed: 1 | Page: 789777 Trashed: 1 | Page: 789780 Trashed: 1 | Page: 789800 Trashed: 1 | Page: 789809 Trashed: 1 | Page: 789814 Trashed: 1 | Page: 789826 Trashed: 1 | Page: 789830 Trashed: 1 | Page: 789848 Trashed: 1 | Page: 789888 Trashed: 1 | Page: 789960 Trashed: 1 | Page: 790017 Trashed: 1 | Page: 790018 Trashed: 1 | Page: 790046 Trashed: 1 | Page: 790066 Trashed: 1 | Page: 790083 Trashed: 1 | Page: 790088 Trashed: 1 | Page: 790089 Trashed: 1 | Page: 790094 Trashed: 1 | Page: 790128 Trashed: 1 | Page: 790136 Trashed: 1 | Page: 790141 Trashed: 1 | Page: 790148 Trashed: 1 | Page: 790156 Trashed: 1 | Page: 790167 Trashed: 1 | Page: 790181 Trashed: 1 | Page: 790184 Trashed: 1 | Page: 790194 Trashed: 1 | Page: 790195 Trashed: 1 | Page: 790214 Trashed: 2 | Page: 790217 Trashed: 1 | Page: 790225 Trashed: 1 | Page: 790235 Trashed: 1 | Page: 790251 Trashed: 1 | Page: 790310 Trashed: 1 | Page: 790331 Trashed: 1 | Page: 790335 Trashed: 1 | Page: 790340 Trashed: 1 | Page: 790348 Trashed: 1 | Page: 790363 Trashed: 1 | Page: 790388 Trashed: 1 | Page: 790406 Trashed: 1 | Page: 790429 Trashed: 1 | Page: 790437 Trashed: 1 | Page: 790438 Trashed: 1 | Page: 790451 Trashed: 1 | Page: 790452 Trashed: 2 | Page: 790473 Trashed: 1 | Page: 790480 Trashed: 1 | Page: 790486 Trashed: 1 | Page: 790493 Trashed: 1 | Page: 790502 Trashed: 1 | Page: 790506 Trashed: 1 | Page: 790531 Trashed: 1 | Page: 790533 Trashed: 1 | Page: 790556 Trashed: 1 | Page: 790568 Trashed: 1 | Page: 790572 Trashed: 1 | Page: 790582 Trashed: 1 | Page: 790587 Trashed: 1 | Page: 790608 Trashed: 1 | Page: 790647 Trashed: 1 | Page: 790648 Trashed: 1 | Page: 790650 Trashed: 1 | Page: 790653 Trashed: 1 | Page: 790664 Trashed: 1 | Page: 790703 Trashed: 1 | Page: 790723 Trashed: 1 | Page: 790751 Trashed: 1 | Page: 790755 Trashed: 1 | Page: 790801 Trashed: 2 | Page: 790807 Trashed: 1 | Page: 790837 Trashed: 1 | Page: 790873 Trashed: 1 | Page: 790874 Trashed: 1 | Page: 790901 Trashed: 1 | Page: 790907 Trashed: 1 | Page: 790911 Trashed: 1 | Page: 790935 Trashed: 1 | Page: 790941 Trashed: 1 | Page: 790949 Trashed: 1 | Page: 790958 Trashed: 1 | Page: 790997 Trashed: 1 | Page: 791018 Trashed: 1 | Page: 791028 Trashed: 1 | Page: 791033 Trashed: 1 | Page: 791044 Trashed: 2 | Page: 791049 Trashed: 1 | Page: 791050 Trashed: 1 | Page: 791053 Trashed: 1 | Page: 791065 Trashed: 1 | Page: 791082 Trashed: 1 | Page: 791110 Trashed: 1 | Page: 791114 Trashed: 1 | Page: 791143 Trashed: 1 | Page: 791145 Trashed: 1 | Page: 791147 Trashed: 1 | Page: 791148 Trashed: 1 | Page: 791155 Trashed: 1 | Page: 791156 Trashed: 1 | Page: 791192 Trashed: 1 | Page: 791236 Trashed: 1 | Page: 791243 Trashed: 1 | Page: 791265 Trashed: 1 | Page: 791300 Trashed: 1 | Page: 791347 Trashed: 1 | Page: 791353 Trashed: 1 | Page: 791375 Trashed: 1 | Page: 791382 Trashed: 1 | Page: 791415 Trashed: 1 | Page: 791416 Trashed: 1 | Page: 791430 Trashed: 1 | Page: 791477 Trashed: 1 | Page: 791495 Trashed: 1 | Page: 791500 Trashed: 1 | Page: 791507 Trashed: 1 | Page: 791529 Trashed: 1 | Page: 791544 Trashed: 1 | Page: 791545 Trashed: 1 | Total 270
Shader11: Page: 787461 Trashed: 1 | Page: 787514 Trashed: 1 | Page: 787547 Trashed: 1 | Page: 787571 Trashed: 1 | Page: 787623 Trashed: 1 | Page: 787629 Trashed: 1 | Page: 787721 Trashed: 1 | Page: 787768 Trashed: 1 | Page: 787772 Trashed: 1 | Page: 787801 Trashed: 1 | Page: 787812 Trashed: 1 | Page: 787930 Trashed: 1 | Page: 787942 Trashed: 1 | Page: 787964 Trashed: 1 | Page: 787968 Trashed: 1 | Page: 787974 Trashed: 1 | Page: 787988 Trashed: 1 | Page: 788002 Trashed: 1 | Page: 788013 Trashed: 1 | Page: 788031 Trashed: 1 | Page: 788035 Trashed: 1 | Page: 788055 Trashed: 1 | Page: 788084 Trashed: 1 | Page: 788098 Trashed: 2 | Page: 788129 Trashed: 1 | Page: 788131 Trashed: 2 | Page: 788217 Trashed: 1 | Page: 788239 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788269 Trashed: 1 | Page: 788287 Trashed: 1 | Page: 788299 Trashed: 1 | Page: 788316 Trashed: 1 | Page: 788328 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788339 Trashed: 1 | Page: 788355 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788384 Trashed: 1 | Page: 788395 Trashed: 1 | Page: 788399 Trashed: 1 | Page: 788403 Trashed: 1 | Page: 788407 Trashed: 1 | Page: 788409 Trashed: 1 | Page: 788418 Trashed: 1 | Page: 788452 Trashed: 1 | Page: 788465 Trashed: 2 | Page: 788468 Trashed: 2 | Page: 788471 Trashed: 2 | Page: 788476 Trashed: 1 | Page: 788484 Trashed: 1 | Page: 788500 Trashed: 1 | Page: 788502 Trashed: 1 | Page: 788508 Trashed: 1 | Page: 788520 Trashed: 1 | Page: 788525 Trashed: 2 | Page: 788541 Trashed: 1 | Page: 788553 Trashed: 1 | Page: 788560 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788604 Trashed: 1 | Page: 788605 Trashed: 1 | Page: 788610 Trashed: 1 | Page: 788619 Trashed: 2 | Page: 788657 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788698 Trashed: 1 | Page: 788741 Trashed: 2 | Page: 788757 Trashed: 2 | Page: 788761 Trashed: 1 | Page: 788767 Trashed: 1 | Page: 788770 Trashed: 1 | Page: 788773 Trashed: 1 | Page: 788783 Trashed: 1 | Page: 788796 Trashed: 1 | Page: 788814 Trashed: 1 | Page: 788835 Trashed: 1 | Page: 788840 Trashed: 1 | Page: 788849 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788871 Trashed: 1 | Page: 788880 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788943 Trashed: 1 | Page: 788961 Trashed: 1 | Page: 788977 Trashed: 1 | Page: 788981 Trashed: 1 | Page: 788984 Trashed: 1 | Page: 789003 Trashed: 1 | Page: 789014 Trashed: 1 | Page: 789037 Trashed: 1 | Page: 789038 Trashed: 1 | Page: 789041 Trashed: 1 | Page: 789059 Trashed: 1 | Page: 789094 Trashed: 1 | Page: 789102 Trashed: 1 | Page: 789130 Trashed: 1 | Page: 789138 Trashed: 1 | Page: 789147 Trashed: 1 | Page: 789158 Trashed: 1 | Page: 789164 Trashed: 1 | Page: 789168 Trashed: 2 | Page: 789177 Trashed: 1 | Page: 789196 Trashed: 1 | Page: 789201 Trashed: 1 | Page: 789259 Trashed: 1 | Page: 789264 Trashed: 2 | Page: 789267 Trashed: 1 | Page: 789271 Trashed: 1 | Page: 789357 Trashed: 1 | Page: 789358 Trashed: 1 | Page: 789383 Trashed: 1 | Page: 789396 Trashed: 1 | Page: 789421 Trashed: 1 | Page: 789437 Trashed: 1 | Page: 789442 Trashed: 1 | Page: 789444 Trashed: 1 | Page: 789453 Trashed: 1 | Page: 789458 Trashed: 1 | Page: 789483 Trashed: 2 | Page: 789501 Trashed: 1 | Page: 789509 Trashed: 1 | Page: 789562 Trashed: 1 | Page: 789595 Trashed: 1 | Page: 789619 Trashed: 1 | Page: 789671 Trashed: 1 | Page: 789677 Trashed: 1 | Page: 789769 Trashed: 1 | Page: 789816 Trashed: 1 | Page: 789820 Trashed: 1 | Page: 789849 Trashed: 1 | Page: 789860 Trashed: 1 | Page: 789978 Trashed: 1 | Page: 789990 Trashed: 1 | Page: 790012 Trashed: 1 | Page: 790016 Trashed: 1 | Page: 790022 Trashed: 1 | Page: 790036 Trashed: 1 | Page: 790050 Trashed: 1 | Page: 790061 Trashed: 1 | Page: 790079 Trashed: 1 | Page: 790083 Trashed: 1 | Page: 790103 Trashed: 1 | Page: 790132 Trashed: 1 | Page: 790146 Trashed: 2 | Page: 790177 Trashed: 1 | Page: 790179 Trashed: 2 | Page: 790265 Trashed: 1 | Page: 790287 Trashed: 1 | Page: 790306 Trashed: 1 | Page: 790315 Trashed: 1 | Page: 790317 Trashed: 1 | Page: 790335 Trashed: 1 | Page: 790347 Trashed: 1 | Page: 790364 Trashed: 1 | Page: 790376 Trashed: 1 | Page: 790381 Trashed: 1 | Page: 790387 Trashed: 1 | Page: 790403 Trashed: 1 | Page: 790429 Trashed: 1 | Page: 790432 Trashed: 1 | Page: 790443 Trashed: 1 | Page: 790447 Trashed: 1 | Page: 790451 Trashed: 1 | Page: 790455 Trashed: 1 | Page: 790457 Trashed: 1 | Page: 790513 Trashed: 1 | Page: 790516 Trashed: 1 | Page: 790519 Trashed: 1 | Page: 790524 Trashed: 1 | Page: 790532 Trashed: 1 | Page: 790548 Trashed: 1 | Page: 790550 Trashed: 1 | Page: 790556 Trashed: 1 | Page: 790568 Trashed: 1 | Page: 790573 Trashed: 2 | Page: 790589 Trashed: 1 | Page: 790601 Trashed: 1 | Page: 790608 Trashed: 1 | Page: 790639 Trashed: 1 | Page: 790652 Trashed: 1 | Page: 790653 Trashed: 1 | Page: 790658 Trashed: 1 | Page: 790667 Trashed: 2 | Page: 790705 Trashed: 1 | Page: 790742 Trashed: 1 | Page: 790746 Trashed: 1 | Page: 790789 Trashed: 1 | Page: 790805 Trashed: 2 | Page: 790818 Trashed: 1 | Page: 790821 Trashed: 1 | Page: 790831 Trashed: 1 | Page: 790844 Trashed: 1 | Page: 790862 Trashed: 1 | Page: 790883 Trashed: 1 | Page: 790888 Trashed: 1 | Page: 790897 Trashed: 2 | Page: 790918 Trashed: 1 | Page: 790919 Trashed: 1 | Page: 790928 Trashed: 1 | Page: 790946 Trashed: 1 | Page: 790991 Trashed: 1 | Page: 791009 Trashed: 1 | Page: 791025 Trashed: 1 | Page: 791029 Trashed: 1 | Page: 791032 Trashed: 1 | Page: 791051 Trashed: 1 | Page: 791062 Trashed: 1 | Page: 791085 Trashed: 1 | Page: 791086 Trashed: 1 | Page: 791089 Trashed: 1 | Page: 791107 Trashed: 1 | Page: 791142 Trashed: 1 | Page: 791150 Trashed: 1 | Page: 791178 Trashed: 1 | Page: 791186 Trashed: 1 | Page: 791195 Trashed: 1 | Page: 791206 Trashed: 1 | Page: 791212 Trashed: 1 | Page: 791216 Trashed: 2 | Page: 791225 Trashed: 1 | Page: 791244 Trashed: 1 | Page: 791249 Trashed: 1 | Page: 791307 Trashed: 1 | Page: 791312 Trashed: 2 | Page: 791315 Trashed: 1 | Page: 791319 Trashed: 1 | Page: 791405 Trashed: 1 | Page: 791406 Trashed: 1 | Page: 791431 Trashed: 1 | Page: 791444 Trashed: 1 | Page: 791469 Trashed: 1 | Page: 791485 Trashed: 1 | Page: 791490 Trashed: 1 | Page: 791492 Trashed: 1 | Page: 791501 Trashed: 1 | Page: 791506 Trashed: 1 | Page: 791531 Trashed: 2 | Page: 791549 Trashed: 1 | Total 261
Shader12: Page: 787576 Trashed: 1 | Page: 787783 Trashed: 1 | Page: 787809 Trashed: 1 | Page: 787818 Trashed: 1 | Page: 787858 Trashed: 1 | Page: 787933 Trashed: 1 | Page: 787982 Trashed: 1 | Page: 787987 Trashed: 1 | Page: 787995 Trashed: 1 | Page: 788002 Trashed: 1 | Page: 788008 Trashed: 1 | Page: 788010 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788039 Trashed: 1 | Page: 788056 Trashed: 1 | Page: 788059 Trashed: 2 | Page: 788083 Trashed: 1 | Page: 788102 Trashed: 1 | Page: 788137 Trashed: 1 | Page: 788149 Trashed: 1 | Page: 788157 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788194 Trashed: 1 | Page: 788264 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788280 Trashed: 1 | Page: 788302 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788338 Trashed: 1 | Page: 788358 Trashed: 1 | Page: 788373 Trashed: 1 | Page: 788388 Trashed: 1 | Page: 788404 Trashed: 1 | Page: 788407 Trashed: 1 | Page: 788416 Trashed: 2 | Page: 788429 Trashed: 2 | Page: 788430 Trashed: 1 | Page: 788433 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788486 Trashed: 1 | Page: 788503 Trashed: 1 | Page: 788520 Trashed: 1 | Page: 788559 Trashed: 1 | Page: 788623 Trashed: 1 | Page: 788674 Trashed: 2 | Page: 788684 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788710 Trashed: 1 | Page: 788733 Trashed: 1 | Page: 788744 Trashed: 1 | Page: 788749 Trashed: 1 | Page: 788755 Trashed: 1 | Page: 788762 Trashed: 1 | Page: 788767 Trashed: 1 | Page: 788768 Trashed: 1 | Page: 788773 Trashed: 1 | Page: 788782 Trashed: 1 | Page: 788791 Trashed: 1 | Page: 788800 Trashed: 1 | Page: 788806 Trashed: 1 | Page: 788809 Trashed: 1 | Page: 788819 Trashed: 2 | Page: 788831 Trashed: 2 | Page: 788843 Trashed: 1 | Page: 788860 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788865 Trashed: 1 | Page: 788878 Trashed: 2 | Page: 788889 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788925 Trashed: 1 | Page: 788926 Trashed: 1 | Page: 788933 Trashed: 1 | Page: 788951 Trashed: 1 | Page: 788953 Trashed: 1 | Page: 788957 Trashed: 1 | Page: 788973 Trashed: 1 | Page: 788988 Trashed: 1 | Page: 788996 Trashed: 1 | Page: 788998 Trashed: 1 | Page: 789002 Trashed: 1 | Page: 789015 Trashed: 1 | Page: 789022 Trashed: 1 | Page: 789026 Trashed: 1 | Page: 789031 Trashed: 1 | Page: 789038 Trashed: 1 | Page: 789050 Trashed: 1 | Page: 789057 Trashed: 1 | Page: 789065 Trashed: 1 | Page: 789085 Trashed: 1 | Page: 789099 Trashed: 1 | Page: 789102 Trashed: 1 | Page: 789104 Trashed: 1 | Page: 789114 Trashed: 1 | Page: 789116 Trashed: 1 | Page: 789137 Trashed: 2 | Page: 789145 Trashed: 1 | Page: 789171 Trashed: 1 | Page: 789176 Trashed: 1 | Page: 789182 Trashed: 1 | Page: 789187 Trashed: 1 | Page: 789190 Trashed: 1 | Page: 789194 Trashed: 2 | Page: 789225 Trashed: 1 | Page: 789240 Trashed: 1 | Page: 789262 Trashed: 1 | Page: 789263 Trashed: 1 | Page: 789277 Trashed: 1 | Page: 789290 Trashed: 1 | Page: 789305 Trashed: 1 | Page: 789313 Trashed: 1 | Page: 789314 Trashed: 1 | Page: 789337 Trashed: 1 | Page: 789338 Trashed: 1 | Page: 789340 Trashed: 1 | Page: 789373 Trashed: 1 | Page: 789374 Trashed: 1 | Page: 789376 Trashed: 1 | Page: 789378 Trashed: 1 | Page: 789389 Trashed: 1 | Page: 789430 Trashed: 1 | Page: 789435 Trashed: 1 | Page: 789449 Trashed: 1 | Page: 789453 Trashed: 1 | Page: 789459 Trashed: 1 | Page: 789483 Trashed: 1 | Page: 789624 Trashed: 1 | Page: 789831 Trashed: 1 | Page: 789857 Trashed: 1 | Page: 789866 Trashed: 1 | Page: 789906 Trashed: 1 | Page: 789981 Trashed: 1 | Page: 790030 Trashed: 1 | Page: 790035 Trashed: 1 | Page: 790043 Trashed: 1 | Page: 790050 Trashed: 1 | Page: 790056 Trashed: 1 | Page: 790058 Trashed: 1 | Page: 790072 Trashed: 1 | Page: 790087 Trashed: 1 | Page: 790104 Trashed: 1 | Page: 790107 Trashed: 2 | Page: 790131 Trashed: 1 | Page: 790150 Trashed: 1 | Page: 790185 Trashed: 1 | Page: 790197 Trashed: 1 | Page: 790205 Trashed: 1 | Page: 790228 Trashed: 1 | Page: 790242 Trashed: 1 | Page: 790312 Trashed: 1 | Page: 790315 Trashed: 1 | Page: 790328 Trashed: 1 | Page: 790350 Trashed: 1 | Page: 790357 Trashed: 1 | Page: 790378 Trashed: 1 | Page: 790386 Trashed: 1 | Page: 790406 Trashed: 1 | Page: 790421 Trashed: 1 | Page: 790436 Trashed: 1 | Page: 790452 Trashed: 1 | Page: 790455 Trashed: 1 | Page: 790464 Trashed: 2 | Page: 790477 Trashed: 1 | Page: 790478 Trashed: 1 | Page: 790481 Trashed: 1 | Page: 790534 Trashed: 1 | Page: 790551 Trashed: 1 | Page: 790568 Trashed: 1 | Page: 790607 Trashed: 1 | Page: 790671 Trashed: 1 | Page: 790722 Trashed: 2 | Page: 790732 Trashed: 1 | Page: 790737 Trashed: 1 | Page: 790758 Trashed: 1 | Page: 790781 Trashed: 1 | Page: 790792 Trashed: 1 | Page: 790803 Trashed: 1 | Page: 790810 Trashed: 1 | Page: 790816 Trashed: 1 | Page: 790821 Trashed: 1 | Page: 790830 Trashed: 1 | Page: 790839 Trashed: 1 | Page: 790848 Trashed: 1 | Page: 790854 Trashed: 1 | Page: 790857 Trashed: 1 | Page: 790867 Trashed: 2 | Page: 790879 Trashed: 2 | Page: 790891 Trashed: 1 | Page: 790908 Trashed: 1 | Page: 790909 Trashed: 1 | Page: 790913 Trashed: 1 | Page: 790926 Trashed: 2 | Page: 790937 Trashed: 1 | Page: 790955 Trashed: 1 | Page: 790973 Trashed: 1 | Page: 790974 Trashed: 1 | Page: 790981 Trashed: 1 | Page: 790999 Trashed: 1 | Page: 791001 Trashed: 1 | Page: 791005 Trashed: 1 | Page: 791021 Trashed: 1 | Page: 791036 Trashed: 1 | Page: 791044 Trashed: 1 | Page: 791046 Trashed: 1 | Page: 791050 Trashed: 1 | Page: 791063 Trashed: 1 | Page: 791070 Trashed: 1 | Page: 791074 Trashed: 1 | Page: 791079 Trashed: 1 | Page: 791086 Trashed: 1 | Page: 791098 Trashed: 1 | Page: 791105 Trashed: 1 | Page: 791113 Trashed: 1 | Page: 791133 Trashed: 1 | Page: 791147 Trashed: 1 | Page: 791150 Trashed: 1 | Page: 791152 Trashed: 1 | Page: 791162 Trashed: 1 | Page: 791164 Trashed: 1 | Page: 791185 Trashed: 2 | Page: 791193 Trashed: 1 | Page: 791219 Trashed: 1 | Page: 791224 Trashed: 1 | Page: 791230 Trashed: 1 | Page: 791235 Trashed: 1 | Page: 791238 Trashed: 1 | Page: 791242 Trashed: 2 | Page: 791273 Trashed: 1 | Page: 791288 Trashed: 1 | Page: 791310 Trashed: 1 | Page: 791311 Trashed: 1 | Page: 791325 Trashed: 1 | Page: 791338 Trashed: 1 | Page: 791353 Trashed: 1 | Page: 791361 Trashed: 1 | Page: 791362 Trashed: 1 | Page: 791385 Trashed: 1 | Page: 791386 Trashed: 1 | Page: 791388 Trashed: 1 | Page: 791421 Trashed: 1 | Page: 791422 Trashed: 1 | Page: 791424 Trashed: 1 | Page: 791426 Trashed: 1 | Page: 791437 Trashed: 1 | Page: 791478 Trashed: 1 | Page: 791483 Trashed: 1 | Page: 791497 Trashed: 1 | Page: 791501 Trashed: 1 | Page: 791507 Trashed: 1 | Page: 791531 Trashed: 1 | Total 270
Shader13: Page: 787489 Trashed: 1 | Page: 787492 Trashed: 1 | Page: 787500 Trashed: 1 | Page: 787509 Trashed: 1 | Page: 787563 Trashed: 1 | Page: 787574 Trashed: 1 | Page: 787595 Trashed: 1 | Page: 787621 Trashed: 1 | Page: 787728 Trashed: 1 | Page: 787756 Trashed: 1 | Page: 787787 Trashed: 1 | Page: 787821 Trashed: 1 | Page: 787850 Trashed: 1 | Page: 787927 Trashed: 1 | Page: 787931 Trashed: 2 | Page: 787948 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788018 Trashed: 1 | Page: 788031 Trashed: 1 | Page: 788042 Trashed: 1 | Page: 788061 Trashed: 1 | Page: 788068 Trashed: 1 | Page: 788071 Trashed: 1 | Page: 788079 Trashed: 1 | Page: 788084 Trashed: 1 | Page: 788092 Trashed: 1 | Page: 788127 Trashed: 1 | Page: 788143 Trashed: 1 | Page: 788154 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788197 Trashed: 1 | Page: 788209 Trashed: 1 | Page: 788226 Trashed: 1 | Page: 788234 Trashed: 1 | Page: 788241 Trashed: 1 | Page: 788252 Trashed: 1 | Page: 788275 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788281 Trashed: 1 | Page: 788288 Trashed: 1 | Page: 788296 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788301 Trashed: 1 | Page: 788311 Trashed: 1 | Page: 788317 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788328 Trashed: 1 | Page: 788334 Trashed: 1 | Page: 788335 Trashed: 1 | Page: 788336 Trashed: 1 | Page: 788366 Trashed: 1 | Page: 788380 Trashed: 1 | Page: 788383 Trashed: 1 | Page: 788389 Trashed: 1 | Page: 788419 Trashed: 1 | Page: 788422 Trashed: 1 | Page: 788425 Trashed: 1 | Page: 788427 Trashed: 1 | Page: 788439 Trashed: 1 | Page: 788443 Trashed: 2 | Page: 788444 Trashed: 1 | Page: 788481 Trashed: 1 | Page: 788494 Trashed: 1 | Page: 788499 Trashed: 1 | Page: 788503 Trashed: 1 | Page: 788515 Trashed: 1 | Page: 788563 Trashed: 1 | Page: 788594 Trashed: 1 | Page: 788595 Trashed: 1 | Page: 788640 Trashed: 1 | Page: 788641 Trashed: 1 | Page: 788672 Trashed: 1 | Page: 788687 Trashed: 1 | Page: 788704 Trashed: 1 | Page: 788714 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788737 Trashed: 1 | Page: 788740 Trashed: 1 | Page: 788742 Trashed: 1 | Page: 788750 Trashed: 2 | Page: 788771 Trashed: 1 | Page: 788804 Trashed: 1 | Page: 788836 Trashed: 1 | Page: 788845 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788925 Trashed: 2 | Page: 788927 Trashed: 1 | Page: 788929 Trashed: 1 | Page: 788944 Trashed: 1 | Page: 788962 Trashed: 1 | Page: 788983 Trashed: 1 | Page: 788993 Trashed: 1 | Page: 789007 Trashed: 1 | Page: 789008 Trashed: 1 | Page: 789061 Trashed: 1 | Page: 789073 Trashed: 1 | Page: 789104 Trashed: 1 | Page: 789113 Trashed: 1 | Page: 789114 Trashed: 1 | Page: 789121 Trashed: 1 | Page: 789166 Trashed: 1 | Page: 789198 Trashed: 2 | Page: 789199 Trashed: 1 | Page: 789200 Trashed: 1 | Page: 789201 Trashed: 1 | Page: 789218 Trashed: 1 | Page: 789228 Trashed: 1 | Page: 789239 Trashed: 2 | Page: 789265 Trashed: 1 | Page: 789266 Trashed: 1 | Page: 789304 Trashed: 1 | Page: 789308 Trashed: 1 | Page: 789317 Trashed: 1 | Page: 789319 Trashed: 1 | Page: 789322 Trashed: 1 | Page: 789341 Trashed: 1 | Page: 789353 Trashed: 1 | Page: 789408 Trashed: 1 | Page: 789409 Trashed: 1 | Page: 789411 Trashed: 1 | Page: 789415 Trashed: 1 | Page: 789434 Trashed: 1 | Page: 789440 Trashed: 1 | Page: 789453 Trashed: 1 | Page: 789466 Trashed: 1 | Page: 789501 Trashed: 1 | Page: 789537 Trashed: 1 | Page: 789540 Trashed: 1 | Page: 789548 Trashed: 1 | Page: 789557 Trashed: 1 | Page: 789611 Trashed: 1 | Page: 789622 Trashed: 1 | Page: 789643 Trashed: 1 | Page: 789669 Trashed: 1 | Page: 789776 Trashed: 1 | Page: 789804 Trashed: 1 | Page: 789835 Trashed: 1 | Page: 789869 Trashed: 1 | Page: 789898 Trashed: 1 | Page: 789975 Trashed: 1 | Page: 789979 Trashed: 1 | Page: 789996 Trashed: 1 | Page: 790060 Trashed: 1 | Page: 790066 Trashed: 1 | Page: 790079 Trashed: 1 | Page: 790090 Trashed: 1 | Page: 790109 Trashed: 1 | Page: 790116 Trashed: 1 | Page: 790119 Trashed: 1 | Page: 790127 Trashed: 1 | Page: 790132 Trashed: 1 | Page: 790140 Trashed: 1 | Page: 790175 Trashed: 1 | Page: 790191 Trashed: 1 | Page: 790202 Trashed: 1 | Page: 790216 Trashed: 1 | Page: 790245 Trashed: 1 | Page: 790257 Trashed: 1 | Page: 790274 Trashed: 1 | Page: 790282 Trashed: 1 | Page: 790289 Trashed: 1 | Page: 790300 Trashed: 1 | Page: 790323 Trashed: 1 | Page: 790324 Trashed: 1 | Page: 790329 Trashed: 1 | Page: 790336 Trashed: 1 | Page: 790344 Trashed: 1 | Page: 790345 Trashed: 1 | Page: 790348 Trashed: 1 | Page: 790349 Trashed: 1 | Page: 790359 Trashed: 1 | Page: 790365 Trashed: 1 | Page: 790372 Trashed: 1 | Page: 790376 Trashed: 1 | Page: 790382 Trashed: 1 | Page: 790383 Trashed: 1 | Page: 790384 Trashed: 1 | Page: 790414 Trashed: 1 | Page: 790428 Trashed: 1 | Page: 790431 Trashed: 1 | Page: 790437 Trashed: 1 | Page: 790467 Trashed: 1 | Page: 790470 Trashed: 1 | Page: 790473 Trashed: 1 | Page: 790487 Trashed: 1 | Page: 790491 Trashed: 1 | Page: 790492 Trashed: 1 | Page: 790529 Trashed: 1 | Page: 790542 Trashed: 1 | Page: 790547 Trashed: 1 | Page: 790551 Trashed: 1 | Page: 790563 Trashed: 1 | Page: 790611 Trashed: 1 | Page: 790642 Trashed: 1 | Page: 790643 Trashed: 1 | Page: 790688 Trashed: 1 | Page: 790689 Trashed: 1 | Page: 790720 Trashed: 1 | Page: 790735 Trashed: 1 | Page: 790752 Trashed: 1 | Page: 790762 Trashed: 1 | Page: 790778 Trashed: 1 | Page: 790785 Trashed: 1 | Page: 790788 Trashed: 1 | Page: 790790 Trashed: 1 | Page: 790798 Trashed: 1 | Page: 790819 Trashed: 1 | Page: 790852 Trashed: 1 | Page: 790884 Trashed: 1 | Page: 790893 Trashed: 1 | Page: 790902 Trashed: 1 | Page: 790973 Trashed: 2 | Page: 790975 Trashed: 1 | Page: 790977 Trashed: 1 | Page: 790992 Trashed: 1 | Page: 791010 Trashed: 1 | Page: 791031 Trashed: 1 | Page: 791041 Trashed: 1 | Page: 791055 Trashed: 1 | Page: 791056 Trashed: 1 | Page: 791109 Trashed: 1 | Page: 791121 Trashed: 1 | Page: 791152 Trashed: 1 | Page: 791161 Trashed: 1 | Page: 791162 Trashed: 1 | Page: 791169 Trashed: 1 | Page: 791214 Trashed: 1 | Page: 791246 Trashed: 2 | Page: 791247 Trashed: 1 | Page: 791248 Trashed: 1 | Page: 791249 Trashed: 1 | Page: 791266 Trashed: 1 | Page: 791276 Trashed: 1 | Page: 791287 Trashed: 2 | Page: 791313 Trashed: 1 | Page: 791314 Trashed: 1 | Page: 791352 Trashed: 1 | Page: 791356 Trashed: 1 | Page: 791365 Trashed: 1 | Page: 791367 Trashed: 1 | Page: 791370 Trashed: 1 | Page: 791389 Trashed: 1 | Page: 791401 Trashed: 1 | Page: 791456 Trashed: 1 | Page: 791457 Trashed: 1 | Page: 791459 Trashed: 1 | Page: 791463 Trashed: 1 | Page: 791482 Trashed: 1 | Page: 791488 Trashed: 1 | Page: 791501 Trashed: 1 | Page: 791514 Trashed: 1 | Page: 791549 Trashed: 1 | Total 262
Shader14: Page: 787461 Trashed: 1 | Page: 787513 Trashed: 1 | Page: 787545 Trashed: 1 | Page: 787552 Trashed: 1 | Page: 787617 Trashed: 1 | Page: 787641 Trashed: 1 | Page: 787674 Trashed: 1 | Page: 787695 Trashed: 1 | Page: 787762 Trashed: 1 | Page: 787871 Trashed: 1 | Page: 787878 Trashed: 1 | Page: 787929 Trashed: 1 | Page: 787963 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788013 Trashed: 1 | Page: 788015 Trashed: 1 | Page: 788035 Trashed: 1 | Page: 788045 Trashed: 1 | Page: 788047 Trashed: 1 | Page: 788051 Trashed: 1 | Page: 788068 Trashed: 1 | Page: 788076 Trashed: 1 | Page: 788077 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788095 Trashed: 1 | Page: 788119 Trashed: 1 | Page: 788138 Trashed: 1 | Page: 788146 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788220 Trashed: 1 | Page: 788257 Trashed: 1 | Page: 788259 Trashed: 1 | Page: 788271 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788320 Trashed: 1 | Page: 788329 Trashed: 1 | Page: 788345 Trashed: 1 | Page: 788359 Trashed: 1 | Page: 788368 Trashed: 1 | Page: 788381 Trashed: 1 | Page: 788397 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788439 Trashed: 1 | Page: 788441 Trashed: 1 | Page: 788449 Trashed: 1 | Page: 788454 Trashed: 1 | Page: 788456 Trashed: 1 | Page: 788457 Trashed: 1 | Page: 788464 Trashed: 1 | Page: 788466 Trashed: 1 | Page: 788467 Trashed: 1 | Page: 788469 Trashed: 1 | Page: 788472 Trashed: 1 | Page: 788474 Trashed: 2 | Page: 788504 Trashed: 1 | Page: 788535 Trashed: 1 | Page: 788581 Trashed: 1 | Page: 788584 Trashed: 1 | Page: 788607 Trashed: 1 | Page: 788624 Trashed: 1 | Page: 788627 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788680 Trashed: 1 | Page: 788696 Trashed: 1 | Page: 788700 Trashed: 1 | Page: 788705 Trashed: 3 | Page: 788731 Trashed: 1 | Page: 788752 Trashed: 2 | Page: 788754 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788760 Trashed: 1 | Page: 788765 Trashed: 1 | Page: 788776 Trashed: 1 | Page: 788784 Trashed: 1 | Page: 788796 Trashed: 1 | Page: 788797 Trashed: 1 | Page: 788806 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788914 Trashed: 1 | Page: 788915 Trashed: 1 | Page: 788922 Trashed: 2 | Page: 788943 Trashed: 1 | Page: 788945 Trashed: 1 | Page: 788963 Trashed: 1 | Page: 789002 Trashed: 1 | Page: 789014 Trashed: 2 | Page: 789023 Trashed: 1 | Page: 789027 Trashed: 1 | Page: 789034 Trashed: 1 | Page: 789073 Trashed: 1 | Page: 789094 Trashed: 2 | Page: 789117 Trashed: 1 | Page: 789122 Trashed: 1 | Page: 789126 Trashed: 1 | Page: 789145 Trashed: 1 | Page: 789153 Trashed: 1 | Page: 789164 Trashed: 1 | Page: 789180 Trashed: 1 | Page: 789207 Trashed: 1 | Page: 789214 Trashed: 1 | Page: 789237 Trashed: 1 | Page: 789246 Trashed: 1 | Page: 789252 Trashed: 1 | Page: 789258 Trashed: 1 | Page: 789261 Trashed: 1 | Page: 789267 Trashed: 1 | Page: 789268 Trashed: 1 | Page: 789280 Trashed: 1 | Page: 789285 Trashed: 1 | Page: 789297 Trashed: 1 | Page: 789315 Trashed: 1 | Page: 789320 Trashed: 1 | Page: 789329 Trashed: 1 | Page: 789367 Trashed: 1 | Page: 789373 Trashed: 1 | Page: 789386 Trashed: 1 | Page: 789475 Trashed: 2 | Page: 789480 Trashed: 1 | Page: 789483 Trashed: 1 | Page: 789491 Trashed: 1 | Page: 789495 Trashed: 1 | Page: 789509 Trashed: 1 | Page: 789561 Trashed: 1 | Page: 789593 Trashed: 1 | Page: 789600 Trashed: 1 | Page: 789665 Trashed: 1 | Page: 789689 Trashed: 1 | Page: 789722 Trashed: 1 | Page: 789743 Trashed: 1 | Page: 789810 Trashed: 1 | Page: 789919 Trashed: 1 | Page: 789926 Trashed: 1 | Page: 790011 Trashed: 1 | Page: 790060 Trashed: 1 | Page: 790061 Trashed: 1 | Page: 790063 Trashed: 1 | Page: 790083 Trashed: 1 | Page: 790093 Trashed: 1 | Page: 790095 Trashed: 1 | Page: 790099 Trashed: 1 | Page: 790116 Trashed: 1 | Page: 790124 Trashed: 1 | Page: 790125 Trashed: 1 | Page: 790141 Trashed: 1 | Page: 790143 Trashed: 1 | Page: 790167 Trashed: 1 | Page: 790186 Trashed: 1 | Page: 790194 Trashed: 1 | Page: 790207 Trashed: 1 | Page: 790216 Trashed: 1 | Page: 790228 Trashed: 1 | Page: 790268 Trashed: 1 | Page: 790305 Trashed: 1 | Page: 790307 Trashed: 1 | Page: 790319 Trashed: 1 | Page: 790345 Trashed: 1 | Page: 790368 Trashed: 1 | Page: 790377 Trashed: 1 | Page: 790393 Trashed: 1 | Page: 790407 Trashed: 1 | Page: 790416 Trashed: 1 | Page: 790429 Trashed: 1 | Page: 790445 Trashed: 1 | Page: 790480 Trashed: 1 | Page: 790489 Trashed: 1 | Page: 790502 Trashed: 1 | Page: 790512 Trashed: 1 | Page: 790514 Trashed: 1 | Page: 790515 Trashed: 1 | Page: 790520 Trashed: 1 | Page: 790522 Trashed: 2 | Page: 790552 Trashed: 1 | Page: 790583 Trashed: 1 | Page: 790629 Trashed: 1 | Page: 790632 Trashed: 1 | Page: 790655 Trashed: 1 | Page: 790672 Trashed: 1 | Page: 790675 Trashed: 1 | Page: 790721 Trashed: 1 | Page: 790728 Trashed: 1 | Page: 790744 Trashed: 1 | Page: 790748 Trashed: 1 | Page: 790753 Trashed: 3 | Page: 790779 Trashed: 1 | Page: 790800 Trashed: 1 | Page: 790805 Trashed: 1 | Page: 790808 Trashed: 1 | Page: 790813 Trashed: 1 | Page: 790832 Trashed: 1 | Page: 790844 Trashed: 1 | Page: 790845 Trashed: 1 | Page: 790854 Trashed: 1 | Page: 790910 Trashed: 1 | Page: 790946 Trashed: 1 | Page: 790962 Trashed: 1 | Page: 790963 Trashed: 1 | Page: 790970 Trashed: 2 | Page: 790991 Trashed: 1 | Page: 790993 Trashed: 1 | Page: 791011 Trashed: 1 | Page: 791050 Trashed: 1 | Page: 791062 Trashed: 2 | Page: 791071 Trashed: 1 | Page: 791075 Trashed: 1 | Page: 791082 Trashed: 1 | Page: 791121 Trashed: 1 | Page: 791142 Trashed: 2 | Page: 791165 Trashed: 1 | Page: 791170 Trashed: 1 | Page: 791174 Trashed: 1 | Page: 791193 Trashed: 1 | Page: 791201 Trashed: 1 | Page: 791212 Trashed: 1 | Page: 791228 Trashed: 1 | Page: 791255 Trashed: 1 | Page: 791262 Trashed: 1 | Page: 791285 Trashed: 1 | Page: 791294 Trashed: 1 | Page: 791300 Trashed: 1 | Page: 791306 Trashed: 1 | Page: 791309 Trashed: 1 | Page: 791315 Trashed: 1 | Page: 791316 Trashed: 1 | Page: 791328 Trashed: 1 | Page: 791333 Trashed: 1 | Page: 791345 Trashed: 1 | Page: 791363 Trashed: 1 | Page: 791368 Trashed: 1 | Page: 791377 Trashed: 1 | Page: 791415 Trashed: 1 | Page: 791421 Trashed: 1 | Page: 791434 Trashed: 1 | Page: 791523 Trashed: 2 | Page: 791528 Trashed: 1 | Page: 791531 Trashed: 1 | Page: 791539 Trashed: 1 | Page: 791543 Trashed: 1 | Total 255
Shader15: Page: 787466 Trashed: 1 | Page: 787507 Trashed: 1 | Page: 787550 Trashed: 1 | Page: 787595 Trashed: 1 | Page: 787807 Trashed: 1 | Page: 787884 Trashed: 1 | Page: 787986 Trashed: 1 | Page: 787987 Trashed: 1 | Page: 788000 Trashed: 1 | Page: 788004 Trashed: 1 | Page: 788010 Trashed: 1 | Page: 788023 Trashed: 3 | Page: 788024 Trashed: 1 | Page: 788056 Trashed: 1 | Page: 788066 Trashed: 1 | Page: 788097 Trashed: 1 | Page: 788123 Trashed: 2 | Page: 788137 Trashed: 1 | Page: 788160 Trashed: 1 | Page: 788169 Trashed: 1 | Page: 788171 Trashed: 1 | Page: 788190 Trashed: 1 | Page: 788225 Trashed: 1 | Page: 788231 Trashed: 1 | Page: 788265 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788278 Trashed: 2 | Page: 788289 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788297 Trashed: 2 | Page: 788300 Trashed: 1 | Page: 788361 Trashed: 1 | Page: 788368 Trashed: 1 | Page: 788375 Trashed: 2 | Page: 788385 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788391 Trashed: 1 | Page: 788397 Trashed: 1 | Page: 788408 Trashed: 1 | Page: 788423 Trashed: 1 | Page: 788428 Trashed: 1 | Page: 788431 Trashed: 1 | Page: 788433 Trashed: 1 | Page: 788438 Trashed: 1 | Page: 788457 Trashed: 2 | Page: 788467 Trashed: 1 | Page: 788474 Trashed: 1 | Page: 788476 Trashed: 1 | Page: 788483 Trashed: 1 | Page: 788489 Trashed: 1 | Page: 788505 Trashed: 1 | Page: 788507 Trashed: 1 | Page: 788518 Trashed: 1 | Page: 788526 Trashed: 1 | Page: 788531 Trashed: 1 | Page: 788533 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788553 Trashed: 1 | Page: 788565 Trashed: 2 | Page: 788586 Trashed: 1 | Page: 788596 Trashed: 1 | Page: 788605 Trashed: 1 | Page: 788607 Trashed: 1 | Page: 788613 Trashed: 1 | Page: 788614 Trashed: 1 | Page: 788634 Trashed: 1 | Page: 788645 Trashed: 1 | Page: 788656 Trashed: 1 | Page: 788662 Trashed: 1 | Page: 788669 Trashed: 1 | Page: 788671 Trashed: 1 | Page: 788688 Trashed: 1 | Page: 788693 Trashed: 1 | Page: 788714 Trashed: 1 | Page: 788724 Trashed: 1 | Page: 788734 Trashed: 2 | Page: 788737 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788748 Trashed: 2 | Page: 788771 Trashed: 2 | Page: 788779 Trashed: 1 | Page: 788785 Trashed: 3 | Page: 788788 Trashed: 1 | Page: 788792 Trashed: 1 | Page: 788795 Trashed: 1 | Page: 788799 Trashed: 1 | Page: 788829 Trashed: 1 | Page: 788832 Trashed: 1 | Page: 788870 Trashed: 1 | Page: 788884 Trashed: 1 | Page: 788899 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788910 Trashed: 2 | Page: 788917 Trashed: 1 | Page: 788942 Trashed: 1 | Page: 788946 Trashed: 1 | Page: 788959 Trashed: 1 | Page: 788971 Trashed: 1 | Page: 788991 Trashed: 2 | Page: 789005 Trashed: 1 | Page: 789011 Trashed: 1 | Page: 789024 Trashed: 1 | Page: 789027 Trashed: 1 | Page: 789082 Trashed: 1 | Page: 789086 Trashed: 2 | Page: 789129 Trashed: 1 | Page: 789152 Trashed: 1 | Page: 789156 Trashed: 1 | Page: 789180 Trashed: 1 | Page: 789236 Trashed: 1 | Page: 789241 Trashed: 1 | Page: 789262 Trashed: 1 | Page: 789278 Trashed: 1 | Page: 789290 Trashed: 1 | Page: 789303 Trashed: 1 | Page: 789326 Trashed: 1 | Page: 789333 Trashed: 1 | Page: 789336 Trashed: 1 | Page: 789355 Trashed: 1 | Page: 789367 Trashed: 1 | Page: 789373 Trashed: 1 | Page: 789377 Trashed: 1 | Page: 789398 Trashed: 1 | Page: 789403 Trashed: 2 | Page: 789406 Trashed: 1 | Page: 789414 Trashed: 1 | Page: 789424 Trashed: 1 | Page: 789430 Trashed: 2 | Page: 789457 Trashed: 2 | Page: 789461 Trashed: 1 | Page: 789472 Trashed: 1 | Page: 789492 Trashed: 1 | Page: 789514 Trashed: 1 | Page: 789555 Trashed: 1 | Page: 789598 Trashed: 1 | Page: 789643 Trashed: 1 | Page: 789855 Trashed: 1 | Page: 789932 Trashed: 1 | Page: 790034 Trashed: 1 | Page: 790035 Trashed: 1 | Page: 790048 Trashed: 1 | Page: 790052 Trashed: 1 | Page: 790058 Trashed: 1 | Page: 790071 Trashed: 2 | Page: 790072 Trashed: 1 | Page: 790104 Trashed: 1 | Page: 790114 Trashed: 1 | Page: 790145 Trashed: 1 | Page: 790171 Trashed: 2 | Page: 790185 Trashed: 1 | Page: 790208 Trashed: 1 | Page: 790217 Trashed: 1 | Page: 790219 Trashed: 1 | Page: 790238 Trashed: 1 | Page: 790273 Trashed: 1 | Page: 790279 Trashed: 1 | Page: 790313 Trashed: 1 | Page: 790324 Trashed: 1 | Page: 790326 Trashed: 2 | Page: 790337 Trashed: 1 | Page: 790342 Trashed: 1 | Page: 790345 Trashed: 2 | Page: 790348 Trashed: 1 | Page: 790409 Trashed: 1 | Page: 790416 Trashed: 1 | Page: 790423 Trashed: 2 | Page: 790433 Trashed: 1 | Page: 790438 Trashed: 1 | Page: 790439 Trashed: 1 | Page: 790445 Trashed: 1 | Page: 790456 Trashed: 1 | Page: 790471 Trashed: 1 | Page: 790476 Trashed: 1 | Page: 790486 Trashed: 1 | Page: 790505 Trashed: 1 | Page: 790522 Trashed: 1 | Page: 790524 Trashed: 1 | Page: 790531 Trashed: 1 | Page: 790537 Trashed: 1 | Page: 790553 Trashed: 1 | Page: 790555 Trashed: 1 | Page: 790566 Trashed: 1 | Page: 790574 Trashed: 1 | Page: 790579 Trashed: 1 | Page: 790581 Trashed: 1 | Page: 790594 Trashed: 1 | Page: 790601 Trashed: 1 | Page: 790613 Trashed: 2 | Page: 790634 Trashed: 1 | Page: 790644 Trashed: 1 | Page: 790653 Trashed: 1 | Page: 790655 Trashed: 1 | Page: 790661 Trashed: 1 | Page: 790662 Trashed: 1 | Page: 790682 Trashed: 1 | Page: 790693 Trashed: 1 | Page: 790704 Trashed: 1 | Page: 790710 Trashed: 1 | Page: 790717 Trashed: 1 | Page: 790719 Trashed: 1 | Page: 790736 Trashed: 1 | Page: 790741 Trashed: 1 | Page: 790762 Trashed: 1 | Page: 790772 Trashed: 1 | Page: 790782 Trashed: 2 | Page: 790785 Trashed: 1 | Page: 790787 Trashed: 1 | Page: 790796 Trashed: 2 | Page: 790819 Trashed: 1 | Page: 790827 Trashed: 1 | Page: 790833 Trashed: 2 | Page: 790840 Trashed: 1 | Page: 790843 Trashed: 1 | Page: 790847 Trashed: 1 | Page: 790877 Trashed: 1 | Page: 790880 Trashed: 1 | Page: 790918 Trashed: 1 | Page: 790932 Trashed: 1 | Page: 790947 Trashed: 1 | Page: 790955 Trashed: 1 | Page: 790958 Trashed: 2 | Page: 790965 Trashed: 1 | Page: 790969 Trashed: 1 | Page: 790990 Trashed: 1 | Page: 790994 Trashed: 1 | Page: 791007 Trashed: 1 | Page: 791019 Trashed: 1 | Page: 791039 Trashed: 2 | Page: 791053 Trashed: 1 | Page: 791059 Trashed: 1 | Page: 791072 Trashed: 1 | Page: 791075 Trashed: 1 | Page: 791130 Trashed: 1 | Page: 791134 Trashed: 2 | Page: 791177 Trashed: 1 | Page: 791200 Trashed: 1 | Page: 791204 Trashed: 1 | Page: 791228 Trashed: 1 | Page: 791284 Trashed: 1 | Page: 791289 Trashed: 1 | Page: 791310 Trashed: 1 | Page: 791326 Trashed: 1 | Page: 791338 Trashed: 1 | Page: 791351 Trashed: 1 | Page: 791374 Trashed: 1 | Page: 791381 Trashed: 1 | Page: 791384 Trashed: 1 | Page: 791403 Trashed: 1 | Page: 791415 Trashed: 1 | Page: 791421 Trashed: 1 | Page: 791425 Trashed: 1 | Page: 791446 Trashed: 1 | Page: 791451 Trashed: 2 | Page: 791454 Trashed: 1 | Page: 791462 Trashed: 1 | Page: 791472 Trashed: 1 | Page: 791478 Trashed: 2 | Page: 791505 Trashed: 2 | Page: 791509 Trashed: 1 | Page: 791520 Trashed: 1 | Page: 791540 Trashed: 1 | Total 295
Shader16: Page: 787491 Trashed: 1 | Page: 787499 Trashed: 1 | Page: 787523 Trashed: 1 | Page: 787545 Trashed: 1 | Page: 787570 Trashed: 1 | Page: 787580 Trashed: 1 | Page: 787642 Trashed: 1 | Page: 787667 Trashed: 1 | Page: 787699 Trashed: 1 | Page: 787701 Trashed: 1 | Page: 787702 Trashed: 1 | Page: 787723 Trashed: 1 | Page: 787741 Trashed: 1 | Page: 787746 Trashed: 1 | Page: 787805 Trashed: 1 | Page: 787816 Trashed: 1 | Page: 787915 Trashed: 1 | Page: 787955 Trashed: 1 | Page: 787963 Trashed: 1 | Page: 787980 Trashed: 1 | Page: 788000 Trashed: 1 | Page: 788017 Trashed: 1 | Page: 788036 Trashed: 1 | Page: 788040 Trashed: 1 | Page: 788045 Trashed: 1 | Page: 788065 Trashed: 1 | Page: 788121 Trashed: 1 | Page: 788124 Trashed: 1 | Page: 788133 Trashed: 1 | Page: 788143 Trashed: 1 | Page: 788159 Trashed: 2 | Page: 788174 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788201 Trashed: 1 | Page: 788216 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788235 Trashed: 1 | Page: 788263 Trashed: 1 | Page: 788268 Trashed: 1 | Page: 788279 Trashed: 1 | Page: 788283 Trashed: 1 | Page: 788296 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788301 Trashed: 1 | Page: 788304 Trashed: 1 | Page: 788308 Trashed: 1 | Page: 788310 Trashed: 1 | Page: 788354 Trashed: 1 | Page: 788358 Trashed: 1 | Page: 788389 Trashed: 1 | Page: 788394 Trashed: 1 | Page: 788412 Trashed: 1 | Page: 788421 Trashed: 1 | Page: 788451 Trashed: 1 | Page: 788458 Trashed: 1 | Page: 788507 Trashed: 1 | Page: 788515 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788524 Trashed: 1 | Page: 788529 Trashed: 1 | Page: 788539 Trashed: 1 | Page: 788542 Trashed: 1 | Page: 788548 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788561 Trashed: 1 | Page: 788564 Trashed: 1 | Page: 788592 Trashed: 1 | Page: 788599 Trashed: 1 | Page: 788604 Trashed: 1 | Page: 788613 Trashed: 1 | Page: 788614 Trashed: 1 | Page: 788634 Trashed: 1 | Page: 788636 Trashed: 1 | Page: 788641 Trashed: 1 | Page: 788646 Trashed: 1 | Page: 788648 Trashed: 1 | Page: 788655 Trashed: 1 | Page: 788709 Trashed: 1 | Page: 788722 Trashed: 1 | Page: 788723 Trashed: 1 | Page: 788732 Trashed: 1 | Page: 788745 Trashed: 1 | Page: 788750 Trashed: 2 | Page: 788789 Trashed: 3 | Page: 788799 Trashed: 1 | Page: 788804 Trashed: 1 | Page: 788814 Trashed: 1 | Page: 788823 Trashed: 1 | Page: 788834 Trashed: 1 | Page: 788836 Trashed: 1 | Page: 788868 Trashed: 1 | Page: 788876 Trashed: 1 | Page: 788882 Trashed: 1 | Page: 788885 Trashed: 1 | Page: 788898 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788915 Trashed: 1 | Page: 788923 Trashed: 1 | Page: 788929 Trashed: 1 | Page: 788930 Trashed: 1 | Page: 788935 Trashed: 1 | Page: 788993 Trashed: 1 | Page: 789049 Trashed: 2 | Page: 789069 Trashed: 1 | Page: 789075 Trashed: 1 | Page: 789091 Trashed: 1 | Page: 789133 Trashed: 2 | Page: 789137 Trashed: 1 | Page: 789177 Trashed: 1 | Page: 789186 Trashed: 1 | Page: 789213 Trashed: 2 | Page: 789215 Trashed: 1 | Page: 789229 Trashed: 1 | Page: 789236 Trashed: 1 | Page: 789237 Trashed: 1 | Page: 789251 Trashed: 1 | Page: 789270 Trashed: 1 | Page: 789293 Trashed: 1 | Page: 789310 Trashed: 1 | Page: 789352 Trashed: 1 | Page: 789353 Trashed: 1 | Page: 789363 Trashed: 1 | Page: 789366 Trashed: 1 | Page: 789368 Trashed: 1 | Page: 789390 Trashed: 1 | Page: 789398 Trashed: 1 | Page: 789401 Trashed: 1 | Page: 789419 Trashed: 1 | Page: 789459 Trashed: 1 | Page: 789474 Trashed: 1 | Page: 789476 Trashed: 1 | Page: 789484 Trashed: 1 | Page: 789501 Trashed: 1 | Page: 789503 Trashed: 1 | Page: 789539 Trashed: 1 | Page: 789547 Trashed: 1 | Page: 789571 Trashed: 1 | Page: 789593 Trashed: 1 | Page: 789618 Trashed: 1 | Page: 789690 Trashed: 1 | Page: 789715 Trashed: 1 | Page: 789747 Trashed: 1 | Page: 789750 Trashed: 1 | Page: 789771 Trashed: 1 | Page: 789789 Trashed: 1 | Page: 789794 Trashed: 1 | Page: 789853 Trashed: 1 | Page: 789864 Trashed: 1 | Page: 789963 Trashed: 1 | Page: 790003 Trashed: 1 | Page: 790011 Trashed: 1 | Page: 790028 Trashed: 1 | Page: 790048 Trashed: 1 | Page: 790065 Trashed: 1 | Page: 790084 Trashed: 1 | Page: 790088 Trashed: 1 | Page: 790093 Trashed: 1 | Page: 790113 Trashed: 1 | Page: 790169 Trashed: 1 | Page: 790172 Trashed: 1 | Page: 790181 Trashed: 1 | Page: 790191 Trashed: 1 | Page: 790207 Trashed: 2 | Page: 790222 Trashed: 1 | Page: 790234 Trashed: 1 | Page: 790249 Trashed: 1 | Page: 790264 Trashed: 1 | Page: 790276 Trashed: 1 | Page: 790283 Trashed: 1 | Page: 790311 Trashed: 1 | Page: 790316 Trashed: 1 | Page: 790327 Trashed: 1 | Page: 790331 Trashed: 1 | Page: 790344 Trashed: 1 | Page: 790345 Trashed: 1 | Page: 790349 Trashed: 1 | Page: 790352 Trashed: 1 | Page: 790356 Trashed: 1 | Page: 790358 Trashed: 1 | Page: 790402 Trashed: 1 | Page: 790406 Trashed: 1 | Page: 790437 Trashed: 1 | Page: 790442 Trashed: 1 | Page: 790460 Trashed: 1 | Page: 790469 Trashed: 1 | Page: 790499 Trashed: 1 | Page: 790555 Trashed: 1 | Page: 790563 Trashed: 1 | Page: 790567 Trashed: 1 | Page: 790572 Trashed: 1 | Page: 790577 Trashed: 1 | Page: 790587 Trashed: 1 | Page: 790590 Trashed: 1 | Page: 790596 Trashed: 1 | Page: 790603 Trashed: 1 | Page: 790609 Trashed: 1 | Page: 790612 Trashed: 1 | Page: 790640 Trashed: 1 | Page: 790647 Trashed: 1 | Page: 790652 Trashed: 1 | Page: 790661 Trashed: 1 | Page: 790662 Trashed: 1 | Page: 790682 Trashed: 1 | Page: 790684 Trashed: 1 | Page: 790689 Trashed: 1 | Page: 790694 Trashed: 1 | Page: 790696 Trashed: 1 | Page: 790703 Trashed: 1 | Page: 790757 Trashed: 1 | Page: 790770 Trashed: 1 | Page: 790771 Trashed: 1 | Page: 790780 Trashed: 1 | Page: 790793 Trashed: 1 | Page: 790798 Trashed: 2 | Page: 790837 Trashed: 2 | Page: 790847 Trashed: 1 | Page: 790852 Trashed: 1 | Page: 790862 Trashed: 1 | Page: 790871 Trashed: 1 | Page: 790882 Trashed: 1 | Page: 790884 Trashed: 1 | Page: 790916 Trashed: 1 | Page: 790924 Trashed: 1 | Page: 790930 Trashed: 1 | Page: 790933 Trashed: 1 | Page: 790946 Trashed: 1 | Page: 790955 Trashed: 1 | Page: 790963 Trashed: 1 | Page: 790971 Trashed: 1 | Page: 790977 Trashed: 1 | Page: 790978 Trashed: 1 | Page: 790983 Trashed: 1 | Page: 791041 Trashed: 1 | Page: 791097 Trashed: 2 | Page: 791117 Trashed: 1 | Page: 791123 Trashed: 1 | Page: 791139 Trashed: 1 | Page: 791181 Trashed: 2 | Page: 791185 Trashed: 1 | Page: 791225 Trashed: 1 | Page: 791234 Trashed: 1 | Page: 791261 Trashed: 2 | Page: 791263 Trashed: 1 | Page: 791277 Trashed: 1 | Page: 791284 Trashed: 1 | Page: 791285 Trashed: 1 | Page: 791299 Trashed: 1 | Page: 791318 Trashed: 1 | Page: 791341 Trashed: 1 | Page: 791358 Trashed: 1 | Page: 791400 Trashed: 1 | Page: 791401 Trashed: 1 | Page: 791411 Trashed: 1 | Page: 791414 Trashed: 1 | Page: 791416 Trashed: 1 | Page: 791438 Trashed: 1 | Page: 791446 Trashed: 1 | Page: 791449 Trashed: 1 | Page: 791467 Trashed: 1 | Page: 791507 Trashed: 1 | Page: 791522 Trashed: 1 | Page: 791524 Trashed: 1 | Page: 791532 Trashed: 1 | Page: 791549 Trashed: 1 | Page: 791551 Trashed: 1 | Total 278
Shader17: Page: 787529 Trashed: 1 | Page: 787590 Trashed: 1 | Page: 787619 Trashed: 1 | Page: 787667 Trashed: 1 | Page: 787680 Trashed: 1 | Page: 787732 Trashed: 1 | Page: 787794 Trashed: 1 | Page: 787819 Trashed: 1 | Page: 787828 Trashed: 1 | Page: 787838 Trashed: 1 | Page: 787839 Trashed: 1 | Page: 787921 Trashed: 1 | Page: 787938 Trashed: 1 | Page: 787970 Trashed: 1 | Page: 787977 Trashed: 2 | Page: 787983 Trashed: 1 | Page: 787984 Trashed: 1 | Page: 787994 Trashed: 1 | Page: 788001 Trashed: 3 | Page: 788002 Trashed: 1 | Page: 788007 Trashed: 1 | Page: 788034 Trashed: 2 | Page: 788041 Trashed: 1 | Page: 788085 Trashed: 1 | Page: 788103 Trashed: 1 | Page: 788116 Trashed: 2 | Page: 788122 Trashed: 1 | Page: 788126 Trashed: 1 | Page: 788131 Trashed: 1 | Page: 788148 Trashed: 1 | Page: 788150 Trashed: 1 | Page: 788151 Trashed: 1 | Page: 788162 Trashed: 1 | Page: 788172 Trashed: 1 | Page: 788191 Trashed: 1 | Page: 788206 Trashed: 1 | Page: 788210 Trashed: 1 | Page: 788223 Trashed: 1 | Page: 788255 Trashed: 1 | Page: 788260 Trashed: 1 | Page: 788262 Trashed: 1 | Page: 788263 Trashed: 1 | Page: 788266 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788277 Trashed: 1 | Page: 788286 Trashed: 1 | Page: 788311 Trashed: 1 | Page: 788375 Trashed: 1 | Page: 788377 Trashed: 1 | Page: 788400 Trashed: 1 | Page: 788401 Trashed: 1 | Page: 788403 Trashed: 1 | Page: 788426 Trashed: 1 | Page: 788427 Trashed: 2 | Page: 788437 Trashed: 1 | Page: 788457 Trashed: 1 | Page: 788462 Trashed: 1 | Page: 788469 Trashed: 1 | Page: 788472 Trashed: 1 | Page: 788473 Trashed: 1 | Page: 788478 Trashed: 1 | Page: 788503 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788531 Trashed: 1 | Page: 788539 Trashed: 1 | Page: 788541 Trashed: 1 | Page: 788560 Trashed: 1 | Page: 788569 Trashed: 1 | Page: 788573 Trashed: 1 | Page: 788580 Trashed: 1 | Page: 788584 Trashed: 1 | Page: 788590 Trashed: 1 | Page: 788637 Trashed: 1 | Page: 788666 Trashed: 1 | Page: 788697 Trashed: 1 | Page: 788715 Trashed: 1 | Page: 788718 Trashed: 2 | Page: 788742 Trashed: 1 | Page: 788748 Trashed: 2 | Page: 788750 Trashed: 1 | Page: 788770 Trashed: 1 | Page: 788787 Trashed: 1 | Page: 788791 Trashed: 1 | Page: 788809 Trashed: 1 | Page: 788844 Trashed: 1 | Page: 788845 Trashed: 1 | Page: 788907 Trashed: 1 | Page: 788914 Trashed: 1 | Page: 788916 Trashed: 1 | Page: 788935 Trashed: 1 | Page: 788946 Trashed: 1 | Page: 788954 Trashed: 1 | Page: 788957 Trashed: 1 | Page: 788961 Trashed: 1 | Page: 788963 Trashed: 1 | Page: 788981 Trashed: 1 | Page: 788991 Trashed: 1 | Page: 789078 Trashed: 1 | Page: 789096 Trashed: 2 | Page: 789142 Trashed: 1 | Page: 789180 Trashed: 1 | Page: 789187 Trashed: 1 | Page: 789191 Trashed: 1 | Page: 789197 Trashed: 1 | Page: 789203 Trashed: 1 | Page: 789209 Trashed: 1 | Page: 789213 Trashed: 1 | Page: 789239 Trashed: 1 | Page: 789248 Trashed: 2 | Page: 789260 Trashed: 1 | Page: 789269 Trashed: 2 | Page: 789274 Trashed: 1 | Page: 789281 Trashed: 1 | Page: 789295 Trashed: 1 | Page: 789303 Trashed: 1 | Page: 789307 Trashed: 1 | Page: 789311 Trashed: 1 | Page: 789343 Trashed: 1 | Page: 789346 Trashed: 1 | Page: 789348 Trashed: 1 | Page: 789377 Trashed: 2 | Page: 789378 Trashed: 1 | Page: 789387 Trashed: 1 | Page: 789403 Trashed: 1 | Page: 789437 Trashed: 1 | Page: 789438 Trashed: 1 | Page: 789463 Trashed: 1 | Page: 789468 Trashed: 1 | Page: 789472 Trashed: 1 | Page: 789476 Trashed: 1 | Page: 789478 Trashed: 1 | Page: 789497 Trashed: 1 | Page: 789501 Trashed: 1 | Page: 789503 Trashed: 1 | Page: 789577 Trashed: 1 | Page: 789638 Trashed: 1 | Page: 789667 Trashed: 1 | Page: 789715 Trashed: 1 | Page: 789728 Trashed: 1 | Page: 789780 Trashed: 1 | Page: 789842 Trashed: 1 | Page: 789867 Trashed: 1 | Page: 789876 Trashed: 1 | Page: 789886 Trashed: 1 | Page: 789887 Trashed: 1 | Page: 789969 Trashed: 1 | Page: 789986 Trashed: 1 | Page: 790018 Trashed: 1 | Page: 790025 Trashed: 2 | Page: 790031 Trashed: 1 | Page: 790032 Trashed: 1 | Page: 790042 Trashed: 1 | Page: 790049 Trashed: 3 | Page: 790050 Trashed: 1 | Page: 790055 Trashed: 1 | Page: 790082 Trashed: 2 | Page: 790089 Trashed: 1 | Page: 790133 Trashed: 1 | Page: 790151 Trashed: 1 | Page: 790164 Trashed: 2 | Page: 790170 Trashed: 1 | Page: 790174 Trashed: 1 | Page: 790179 Trashed: 1 | Page: 790196 Trashed: 1 | Page: 790198 Trashed: 1 | Page: 790199 Trashed: 1 | Page: 790210 Trashed: 1 | Page: 790220 Trashed: 1 | Page: 790239 Trashed: 1 | Page: 790254 Trashed: 1 | Page: 790258 Trashed: 1 | Page: 790271 Trashed: 1 | Page: 790303 Trashed: 1 | Page: 790308 Trashed: 1 | Page: 790310 Trashed: 1 | Page: 790311 Trashed: 1 | Page: 790314 Trashed: 1 | Page: 790324 Trashed: 1 | Page: 790325 Trashed: 1 | Page: 790334 Trashed: 1 | Page: 790359 Trashed: 1 | Page: 790423 Trashed: 1 | Page: 790425 Trashed: 1 | Page: 790448 Trashed: 1 | Page: 790449 Trashed: 1 | Page: 790451 Trashed: 1 | Page: 790475 Trashed: 1 | Page: 790505 Trashed: 1 | Page: 790510 Trashed: 1 | Page: 790517 Trashed: 1 | Page: 790551 Trashed: 1 | Page: 790576 Trashed: 1 | Page: 790579 Trashed: 1 | Page: 790587 Trashed: 1 | Page: 790589 Trashed: 1 | Page: 790608 Trashed: 1 | Page: 790617 Trashed: 1 | Page: 790621 Trashed: 1 | Page: 790628 Trashed: 1 | Page: 790632 Trashed: 1 | Page: 790638 Trashed: 1 | Page: 790685 Trashed: 1 | Page: 790714 Trashed: 1 | Page: 790745 Trashed: 1 | Page: 790763 Trashed: 1 | Page: 790766 Trashed: 2 | Page: 790790 Trashed: 1 | Page: 790796 Trashed: 1 | Page: 790798 Trashed: 1 | Page: 790839 Trashed: 1 | Page: 790857 Trashed: 1 | Page: 790892 Trashed: 1 | Page: 790893 Trashed: 1 | Page: 790955 Trashed: 1 | Page: 790962 Trashed: 1 | Page: 790964 Trashed: 1 | Page: 790983 Trashed: 1 | Page: 790994 Trashed: 1 | Page: 791002 Trashed: 1 | Page: 791005 Trashed: 1 | Page: 791009 Trashed: 1 | Page: 791011 Trashed: 1 | Page: 791029 Trashed: 1 | Page: 791039 Trashed: 1 | Page: 791126 Trashed: 1 | Page: 791144 Trashed: 2 | Page: 791190 Trashed: 1 | Page: 791228 Trashed: 1 | Page: 791235 Trashed: 1 | Page: 791239 Trashed: 1 | Page: 791245 Trashed: 1 | Page: 791251 Trashed: 1 | Page: 791257 Trashed: 1 | Page: 791261 Trashed: 1 | Page: 791287 Trashed: 1 | Page: 791296 Trashed: 2 | Page: 791308 Trashed: 1 | Page: 791317 Trashed: 2 | Page: 791322 Trashed: 1 | Page: 791329 Trashed: 1 | Page: 791343 Trashed: 1 | Page: 791351 Trashed: 1 | Page: 791355 Trashed: 1 | Page: 791359 Trashed: 1 | Page: 791391 Trashed: 1 | Page: 791394 Trashed: 1 | Page: 791396 Trashed: 1 | Page: 791425 Trashed: 2 | Page: 791426 Trashed: 1 | Page: 791435 Trashed: 1 | Page: 791451 Trashed: 1 | Page: 791485 Trashed: 1 | Page: 791486 Trashed: 1 | Page: 791511 Trashed: 1 | Page: 791516 Trashed: 1 | Page: 791520 Trashed: 1 | Page: 791524 Trashed: 1 | Page: 791526 Trashed: 1 | Page: 791545 Trashed: 1 | Page: 791549 Trashed: 1 | Page: 791551 Trashed: 1 | Total 283
Shader18: Page: 787468 Trashed: 1 | Page: 787484 Trashed: 1 | Page: 787487 Trashed: 1 | Page: 787501 Trashed: 1 | Page: 787597 Trashed: 1 | Page: 787644 Trashed: 1 | Page: 787742 Trashed: 1 | Page: 787790 Trashed: 1 | Page: 787868 Trashed: 1 | Page: 787877 Trashed: 1 | Page: 787899 Trashed: 1 | Page: 787925 Trashed: 1 | Page: 787928 Trashed: 1 | Page: 787934 Trashed: 1 | Page: 788006 Trashed: 1 | Page: 788007 Trashed: 1 | Page: 788041 Trashed: 1 | Page: 788070 Trashed: 1 | Page: 788077 Trashed: 1 | Page: 788079 Trashed: 1 | Page: 788092 Trashed: 1 | Page: 788106 Trashed: 1 | Page: 788156 Trashed: 1 | Page: 788172 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788184 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788241 Trashed: 1 | Page: 788256 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788305 Trashed: 1 | Page: 788319 Trashed: 1 | Page: 788323 Trashed: 1 | Page: 788356 Trashed: 1 | Page: 788360 Trashed: 1 | Page: 788372 Trashed: 1 | Page: 788377 Trashed: 1 | Page: 788382 Trashed: 1 | Page: 788389 Trashed: 1 | Page: 788406 Trashed: 1 | Page: 788435 Trashed: 2 | Page: 788459 Trashed: 1 | Page: 788473 Trashed: 1 | Page: 788474 Trashed: 1 | Page: 788475 Trashed: 1 | Page: 788479 Trashed: 1 | Page: 788492 Trashed: 1 | Page: 788504 Trashed: 1 | Page: 788506 Trashed: 1 | Page: 788516 Trashed: 1 | Page: 788521 Trashed: 1 | Page: 788528 Trashed: 1 | Page: 788548 Trashed: 1 | Page: 788568 Trashed: 1 | Page: 788574 Trashed: 1 | Page: 788593 Trashed: 1 | Page: 788623 Trashed: 1 | Page: 788628 Trashed: 1 | Page: 788635 Trashed: 1 | Page: 788657 Trashed: 1 | Page: 788673 Trashed: 1 | Page: 788679 Trashed: 1 | Page: 788686 Trashed: 1 | Page: 788689 Trashed: 1 | Page: 788710 Trashed: 1 | Page: 788716 Trashed: 1 | Page: 788734 Trashed: 1 | Page: 788737 Trashed: 1 | Page: 788761 Trashed: 2 | Page: 788762 Trashed: 1 | Page: 788772 Trashed: 1 | Page: 788773 Trashed: 1 | Page: 788784 Trashed: 1 | Page: 788789 Trashed: 1 | Page: 788797 Trashed: 1 | Page: 788853 Trashed: 1 | Page: 788882 Trashed: 1 | Page: 788889 Trashed: 1 | Page: 788891 Trashed: 1 | Page: 788906 Trashed: 1 | Page: 788911 Trashed: 1 | Page: 788916 Trashed: 1 | Page: 788953 Trashed: 1 | Page: 788955 Trashed: 2 | Page: 788958 Trashed: 1 | Page: 788998 Trashed: 1 | Page: 789017 Trashed: 1 | Page: 789029 Trashed: 1 | Page: 789045 Trashed: 1 | Page: 789067 Trashed: 1 | Page: 789076 Trashed: 1 | Page: 789088 Trashed: 1 | Page: 789097 Trashed: 1 | Page: 789103 Trashed: 1 | Page: 789136 Trashed: 1 | Page: 789142 Trashed: 1 | Page: 789158 Trashed: 1 | Page: 789186 Trashed: 2 | Page: 789193 Trashed: 1 | Page: 789194 Trashed: 1 | Page: 789206 Trashed: 1 | Page: 789207 Trashed: 1 | Page: 789219 Trashed: 1 | Page: 789237 Trashed: 1 | Page: 789240 Trashed: 1 | Page: 789263 Trashed: 1 | Page: 789294 Trashed: 1 | Page: 789298 Trashed: 1 | Page: 789302 Trashed: 1 | Page: 789314 Trashed: 1 | Page: 789320 Trashed: 1 | Page: 789322 Trashed: 1 | Page: 789324 Trashed: 1 | Page: 789352 Trashed: 1 | Page: 789360 Trashed: 1 | Page: 789370 Trashed: 1 | Page: 789375 Trashed: 1 | Page: 789377 Trashed: 1 | Page: 789388 Trashed: 1 | Page: 789396 Trashed: 1 | Page: 789431 Trashed: 1 | Page: 789456 Trashed: 1 | Page: 789481 Trashed: 2 | Page: 789503 Trashed: 1 | Page: 789516 Trashed: 1 | Page: 789532 Trashed: 1 | Page: 789535 Trashed: 1 | Page: 789549 Trashed: 1 | Page: 789645 Trashed: 1 | Page: 789692 Trashed: 1 | Page: 789790 Trashed: 1 | Page: 789838 Trashed: 1 | Page: 789916 Trashed: 1 | Page: 789925 Trashed: 1 | Page: 789947 Trashed: 1 | Page: 789973 Trashed: 1 | Page: 789976 Trashed: 1 | Page: 789982 Trashed: 1 | Page: 790054 Trashed: 1 | Page: 790055 Trashed: 1 | Page: 790089 Trashed: 1 | Page: 790118 Trashed: 1 | Page: 790125 Trashed: 1 | Page: 790127 Trashed: 1 | Page: 790140 Trashed: 1 | Page: 790154 Trashed: 1 | Page: 790204 Trashed: 1 | Page: 790220 Trashed: 1 | Page: 790228 Trashed: 1 | Page: 790232 Trashed: 1 | Page: 790234 Trashed: 1 | Page: 790240 Trashed: 1 | Page: 790289 Trashed: 1 | Page: 790304 Trashed: 1 | Page: 790315 Trashed: 1 | Page: 790324 Trashed: 1 | Page: 790353 Trashed: 1 | Page: 790367 Trashed: 1 | Page: 790371 Trashed: 1 | Page: 790404 Trashed: 1 | Page: 790408 Trashed: 1 | Page: 790420 Trashed: 1 | Page: 790425 Trashed: 1 | Page: 790430 Trashed: 1 | Page: 790437 Trashed: 1 | Page: 790454 Trashed: 1 | Page: 790483 Trashed: 1 | Page: 790523 Trashed: 1 | Page: 790527 Trashed: 1 | Page: 790540 Trashed: 1 | Page: 790552 Trashed: 1 | Page: 790554 Trashed: 1 | Page: 790564 Trashed: 1 | Page: 790569 Trashed: 1 | Page: 790576 Trashed: 1 | Page: 790596 Trashed: 1 | Page: 790616 Trashed: 1 | Page: 790622 Trashed: 1 | Page: 790641 Trashed: 1 | Page: 790671 Trashed: 1 | Page: 790676 Trashed: 1 | Page: 790683 Trashed: 1 | Page: 790705 Trashed: 1 | Page: 790721 Trashed: 1 | Page: 790727 Trashed: 1 | Page: 790734 Trashed: 1 | Page: 790737 Trashed: 1 | Page: 790758 Trashed: 1 | Page: 790764 Trashed: 1 | Page: 790782 Trashed: 1 | Page: 790785 Trashed: 1 | Page: 790809 Trashed: 2 | Page: 790810 Trashed: 1 | Page: 790820 Trashed: 1 | Page: 790837 Trashed: 1 | Page: 790845 Trashed: 1 | Page: 790901 Trashed: 1 | Page: 790930 Trashed: 1 | Page: 790937 Trashed: 1 | Page: 790939 Trashed: 1 | Page: 790954 Trashed: 1 | Page: 790959 Trashed: 1 | Page: 790964 Trashed: 1 | Page: 791001 Trashed: 1 | Page: 791003 Trashed: 2 | Page: 791006 Trashed: 1 | Page: 791046 Trashed: 1 | Page: 791065 Trashed: 1 | Page: 791077 Trashed: 1 | Page: 791093 Trashed: 1 | Page: 791115 Trashed: 1 | Page: 791124 Trashed: 1 | Page: 791136 Trashed: 1 | Page: 791145 Trashed: 1 | Page: 791151 Trashed: 1 | Page: 791184 Trashed: 1 | Page: 791190 Trashed: 1 | Page: 791206 Trashed: 1 | Page: 791234 Trashed: 2 | Page: 791241 Trashed: 1 | Page: 791242 Trashed: 1 | Page: 791254 Trashed: 1 | Page: 791255 Trashed: 1 | Page: 791267 Trashed: 1 | Page: 791285 Trashed: 1 | Page: 791288 Trashed: 1 | Page: 791311 Trashed: 1 | Page: 791342 Trashed: 1 | Page: 791346 Trashed: 1 | Page: 791350 Trashed: 1 | Page: 791362 Trashed: 1 | Page: 791368 Trashed: 1 | Page: 791370 Trashed: 1 | Page: 791372 Trashed: 1 | Page: 791400 Trashed: 1 | Page: 791408 Trashed: 1 | Page: 791418 Trashed: 1 | Page: 791423 Trashed: 1 | Page: 791425 Trashed: 1 | Page: 791436 Trashed: 1 | Page: 791444 Trashed: 1 | Page: 791479 Trashed: 1 | Page: 791504 Trashed: 1 | Page: 791529 Trashed: 2 | Page: 791551 Trashed: 1 | Total 256
Shader19: Page: 787481 Trashed: 1 | Page: 787494 Trashed: 1 | Page: 787601 Trashed: 2 | Page: 787752 Trashed: 1 | Page: 787764 Trashed: 1 | Page: 787769 Trashed: 1 | Page: 787788 Trashed: 1 | Page: 787806 Trashed: 1 | Page: 787831 Trashed: 1 | Page: 787895 Trashed: 1 | Page: 787974 Trashed: 1 | Page: 788000 Trashed: 1 | Page: 788005 Trashed: 1 | Page: 788017 Trashed: 1 | Page: 788022 Trashed: 1 | Page: 788052 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788060 Trashed: 1 | Page: 788091 Trashed: 1 | Page: 788099 Trashed: 1 | Page: 788100 Trashed: 1 | Page: 788140 Trashed: 2 | Page: 788143 Trashed: 1 | Page: 788153 Trashed: 1 | Page: 788162 Trashed: 1 | Page: 788166 Trashed: 1 | Page: 788235 Trashed: 1 | Page: 788239 Trashed: 1 | Page: 788265 Trashed: 1 | Page: 788274 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788296 Trashed: 1 | Page: 788301 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788311 Trashed: 1 | Page: 788312 Trashed: 1 | Page: 788316 Trashed: 1 | Page: 788317 Trashed: 1 | Page: 788370 Trashed: 1 | Page: 788394 Trashed: 1 | Page: 788409 Trashed: 1 | Page: 788424 Trashed: 1 | Page: 788441 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788466 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788478 Trashed: 1 | Page: 788481 Trashed: 1 | Page: 788490 Trashed: 1 | Page: 788502 Trashed: 1 | Page: 788515 Trashed: 1 | Page: 788519 Trashed: 2 | Page: 788524 Trashed: 1 | Page: 788533 Trashed: 1 | Page: 788539 Trashed: 1 | Page: 788545 Trashed: 1 | Page: 788574 Trashed: 1 | Page: 788593 Trashed: 1 | Page: 788598 Trashed: 1 | Page: 788632 Trashed: 1 | Page: 788690 Trashed: 1 | Page: 788697 Trashed: 1 | Page: 788723 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788748 Trashed: 1 | Page: 788760 Trashed: 1 | Page: 788782 Trashed: 1 | Page: 788796 Trashed: 1 | Page: 788810 Trashed: 1 | Page: 788831 Trashed: 1 | Page: 788847 Trashed: 1 | Page: 788883 Trashed: 1 | Page: 788900 Trashed: 1 | Page: 788918 Trashed: 1 | Page: 788941 Trashed: 2 | Page: 788945 Trashed: 1 | Page: 788972 Trashed: 1 | Page: 788993 Trashed: 1 | Page: 789006 Trashed: 1 | Page: 789042 Trashed: 2 | Page: 789045 Trashed: 1 | Page: 789054 Trashed: 1 | Page: 789055 Trashed: 1 | Page: 789064 Trashed: 1 | Page: 789069 Trashed: 1 | Page: 789083 Trashed: 1 | Page: 789088 Trashed: 1 | Page: 789131 Trashed: 1 | Page: 789139 Trashed: 1 | Page: 789149 Trashed: 1 | Page: 789150 Trashed: 1 | Page: 789181 Trashed: 1 | Page: 789185 Trashed: 1 | Page: 789192 Trashed: 1 | Page: 789240 Trashed: 1 | Page: 789251 Trashed: 1 | Page: 789253 Trashed: 1 | Page: 789281 Trashed: 1 | Page: 789285 Trashed: 1 | Page: 789304 Trashed: 1 | Page: 789319 Trashed: 1 | Page: 789320 Trashed: 2 | Page: 789336 Trashed: 2 | Page: 789346 Trashed: 1 | Page: 789402 Trashed: 2 | Page: 789421 Trashed: 1 | Page: 789428 Trashed: 1 | Page: 789500 Trashed: 1 | Page: 789529 Trashed: 1 | Page: 789542 Trashed: 1 | Page: 789649 Trashed: 1 | Page: 789800 Trashed: 1 | Page: 789812 Trashed: 1 | Page: 789836 Trashed: 1 | Page: 789854 Trashed: 1 | Page: 789879 Trashed: 1 | Page: 789943 Trashed: 1 | Page: 790022 Trashed: 1 | Page: 790048 Trashed: 1 | Page: 790053 Trashed: 1 | Page: 790065 Trashed: 1 | Page: 790070 Trashed: 1 | Page: 790100 Trashed: 1 | Page: 790102 Trashed: 1 | Page: 790108 Trashed: 1 | Page: 790139 Trashed: 1 | Page: 790147 Trashed: 1 | Page: 790148 Trashed: 1 | Page: 790188 Trashed: 2 | Page: 790191 Trashed: 1 | Page: 790201 Trashed: 1 | Page: 790210 Trashed: 1 | Page: 790214 Trashed: 1 | Page: 790283 Trashed: 1 | Page: 790287 Trashed: 1 | Page: 790313 Trashed: 1 | Page: 790322 Trashed: 1 | Page: 790342 Trashed: 1 | Page: 790344 Trashed: 1 | Page: 790349 Trashed: 1 | Page: 790357 Trashed: 1 | Page: 790359 Trashed: 1 | Page: 790360 Trashed: 1 | Page: 790364 Trashed: 1 | Page: 790365 Trashed: 1 | Page: 790418 Trashed: 1 | Page: 790442 Trashed: 1 | Page: 790457 Trashed: 1 | Page: 790489 Trashed: 1 | Page: 790514 Trashed: 1 | Page: 790519 Trashed: 1 | Page: 790529 Trashed: 1 | Page: 790538 Trashed: 1 | Page: 790550 Trashed: 1 | Page: 790563 Trashed: 1 | Page: 790567 Trashed: 2 | Page: 790572 Trashed: 1 | Page: 790581 Trashed: 1 | Page: 790587 Trashed: 1 | Page: 790593 Trashed: 1 | Page: 790622 Trashed: 1 | Page: 790641 Trashed: 1 | Page: 790646 Trashed: 1 | Page: 790680 Trashed: 1 | Page: 790738 Trashed: 1 | Page: 790745 Trashed: 1 | Page: 790771 Trashed: 1 | Page: 790778 Trashed: 1 | Page: 790808 Trashed: 1 | Page: 790830 Trashed: 1 | Page: 790844 Trashed: 1 | Page: 790858 Trashed: 1 | Page: 790879 Trashed: 1 | Page: 790895 Trashed: 1 | Page: 790931 Trashed: 2 | Page: 790948 Trashed: 1 | Page: 790966 Trashed: 1 | Page: 790989 Trashed: 2 | Page: 790993 Trashed: 1 | Page: 791020 Trashed: 1 | Page: 791041 Trashed: 1 | Page: 791054 Trashed: 1 | Page: 791090 Trashed: 2 | Page: 791093 Trashed: 1 | Page: 791102 Trashed: 1 | Page: 791103 Trashed: 1 | Page: 791112 Trashed: 1 | Page: 791117 Trashed: 1 | Page: 791131 Trashed: 1 | Page: 791136 Trashed: 1 | Page: 791179 Trashed: 1 | Page: 791187 Trashed: 1 | Page: 791197 Trashed: 1 | Page: 791198 Trashed: 1 | Page: 791229 Trashed: 1 | Page: 791233 Trashed: 1 | Page: 791240 Trashed: 1 | Page: 791288 Trashed: 1 | Page: 791299 Trashed: 1 | Page: 791301 Trashed: 1 | Page: 791329 Trashed: 1 | Page: 791333 Trashed: 1 | Page: 791352 Trashed: 1 | Page: 791367 Trashed: 1 | Page: 791368 Trashed: 2 | Page: 791384 Trashed: 2 | Page: 791394 Trashed: 1 | Page: 791450 Trashed: 2 | Page: 791469 Trashed: 1 | Page: 791476 Trashed: 1 | Page: 791548 Trashed: 1 | Total 227
Shader20: Page: 787484 Trashed: 1 | Page: 787499 Trashed: 1 | Page: 787525 Trashed: 1 | Page: 787566 Trashed: 1 | Page: 787606 Trashed: 1 | Page: 787608 Trashed: 1 | Page: 787633 Trashed: 1 | Page: 787652 Trashed: 1 | Page: 787656 Trashed: 1 | Page: 787675 Trashed: 1 | Page: 787688 Trashed: 1 | Page: 787729 Trashed: 1 | Page: 787748 Trashed: 1 | Page: 787766 Trashed: 1 | Page: 787786 Trashed: 1 | Page: 787798 Trashed: 1 | Page: 787859 Trashed: 1 | Page: 787867 Trashed: 1 | Page: 787972 Trashed: 1 | Page: 787994 Trashed: 1 | Page: 788009 Trashed: 1 | Page: 788017 Trashed: 1 | Page: 788020 Trashed: 1 | Page: 788040 Trashed: 1 | Page: 788062 Trashed: 1 | Page: 788074 Trashed: 1 | Page: 788090 Trashed: 1 | Page: 788094 Trashed: 1 | Page: 788111 Trashed: 1 | Page: 788144 Trashed: 1 | Page: 788184 Trashed: 1 | Page: 788187 Trashed: 1 | Page: 788220 Trashed: 1 | Page: 788256 Trashed: 1 | Page: 788262 Trashed: 1 | Page: 788266 Trashed: 1 | Page: 788285 Trashed: 1 | Page: 788299 Trashed: 1 | Page: 788305 Trashed: 1 | Page: 788311 Trashed: 1 | Page: 788325 Trashed: 1 | Page: 788326 Trashed: 1 | Page: 788389 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788437 Trashed: 2 | Page: 788463 Trashed: 1 | Page: 788476 Trashed: 2 | Page: 788506 Trashed: 1 | Page: 788508 Trashed: 1 | Page: 788511 Trashed: 1 | Page: 788521 Trashed: 1 | Page: 788531 Trashed: 1 | Page: 788532 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788571 Trashed: 1 | Page: 788584 Trashed: 1 | Page: 788592 Trashed: 1 | Page: 788596 Trashed: 1 | Page: 788605 Trashed: 1 | Page: 788641 Trashed: 1 | Page: 788642 Trashed: 1 | Page: 788651 Trashed: 1 | Page: 788656 Trashed: 1 | Page: 788670 Trashed: 1 | Page: 788683 Trashed: 1 | Page: 788693 Trashed: 1 | Page: 788703 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788727 Trashed: 1 | Page: 788746 Trashed: 1 | Page: 788752 Trashed: 3 | Page: 788765 Trashed: 1 | Page: 788778 Trashed: 2 | Page: 788790 Trashed: 1 | Page: 788792 Trashed: 2 | Page: 788803 Trashed: 1 | Page: 788814 Trashed: 1 | Page: 788842 Trashed: 1 | Page: 788852 Trashed: 1 | Page: 788859 Trashed: 1 | Page: 788874 Trashed: 1 | Page: 788877 Trashed: 2 | Page: 788915 Trashed: 1 | Page: 788957 Trashed: 1 | Page: 788965 Trashed: 1 | Page: 788969 Trashed: 1 | Page: 788993 Trashed: 1 | Page: 789016 Trashed: 1 | Page: 789021 Trashed: 2 | Page: 789023 Trashed: 1 | Page: 789028 Trashed: 1 | Page: 789040 Trashed: 1 | Page: 789051 Trashed: 1 | Page: 789061 Trashed: 2 | Page: 789089 Trashed: 1 | Page: 789095 Trashed: 1 | Page: 789103 Trashed: 1 | Page: 789113 Trashed: 1 | Page: 789117 Trashed: 1 | Page: 789122 Trashed: 1 | Page: 789138 Trashed: 1 | Page: 789144 Trashed: 1 | Page: 789151 Trashed: 1 | Page: 789163 Trashed: 1 | Page: 789181 Trashed: 1 | Page: 789182 Trashed: 2 | Page: 789184 Trashed: 1 | Page: 789218 Trashed: 1 | Page: 789221 Trashed: 1 | Page: 789270 Trashed: 1 | Page: 789288 Trashed: 1 | Page: 789291 Trashed: 1 | Page: 789293 Trashed: 1 | Page: 789303 Trashed: 1 | Page: 789310 Trashed: 1 | Page: 789318 Trashed: 1 | Page: 789349 Trashed: 1 | Page: 789350 Trashed: 1 | Page: 789363 Trashed: 1 | Page: 789364 Trashed: 2 | Page: 789368 Trashed: 1 | Page: 789385 Trashed: 1 | Page: 789391 Trashed: 1 | Page: 789413 Trashed: 1 | Page: 789421 Trashed: 1 | Page: 789429 Trashed: 1 | Page: 789442 Trashed: 1 | Page: 789447 Trashed: 1 | Page: 789449 Trashed: 1 | Page: 789470 Trashed: 1 | Page: 789487 Trashed: 1 | Page: 789491 Trashed: 1 | Page: 789532 Trashed: 1 | Page: 789547 Trashed: 1 | Page: 789573 Trashed: 1 | Page: 789614 Trashed: 1 | Page: 789654 Trashed: 1 | Page: 789656 Trashed: 1 | Page: 789681 Trashed: 1 | Page: 789700 Trashed: 1 | Page: 789704 Trashed: 1 | Page: 789723 Trashed: 1 | Page: 789736 Trashed: 1 | Page: 789777 Trashed: 1 | Page: 789796 Trashed: 1 | Page: 789814 Trashed: 1 | Page: 789834 Trashed: 1 | Page: 789846 Trashed: 1 | Page: 789907 Trashed: 1 | Page: 789915 Trashed: 1 | Page: 790020 Trashed: 1 | Page: 790042 Trashed: 1 | Page: 790057 Trashed: 1 | Page: 790065 Trashed: 1 | Page: 790068 Trashed: 1 | Page: 790088 Trashed: 1 | Page: 790110 Trashed: 1 | Page: 790122 Trashed: 1 | Page: 790138 Trashed: 1 | Page: 790142 Trashed: 1 | Page: 790159 Trashed: 1 | Page: 790192 Trashed: 1 | Page: 790232 Trashed: 1 | Page: 790235 Trashed: 1 | Page: 790268 Trashed: 1 | Page: 790304 Trashed: 1 | Page: 790310 Trashed: 1 | Page: 790314 Trashed: 1 | Page: 790333 Trashed: 1 | Page: 790347 Trashed: 1 | Page: 790353 Trashed: 1 | Page: 790359 Trashed: 1 | Page: 790373 Trashed: 1 | Page: 790374 Trashed: 1 | Page: 790437 Trashed: 1 | Page: 790480 Trashed: 1 | Page: 790485 Trashed: 1 | Page: 790511 Trashed: 1 | Page: 790524 Trashed: 1 | Page: 790554 Trashed: 1 | Page: 790556 Trashed: 1 | Page: 790559 Trashed: 1 | Page: 790569 Trashed: 1 | Page: 790579 Trashed: 1 | Page: 790580 Trashed: 1 | Page: 790594 Trashed: 1 | Page: 790603 Trashed: 1 | Page: 790619 Trashed: 1 | Page: 790632 Trashed: 1 | Page: 790640 Trashed: 1 | Page: 790644 Trashed: 1 | Page: 790653 Trashed: 1 | Page: 790689 Trashed: 1 | Page: 790690 Trashed: 1 | Page: 790699 Trashed: 1 | Page: 790704 Trashed: 1 | Page: 790718 Trashed: 1 | Page: 790731 Trashed: 1 | Page: 790741 Trashed: 1 | Page: 790751 Trashed: 1 | Page: 790769 Trashed: 1 | Page: 790775 Trashed: 1 | Page: 790794 Trashed: 1 | Page: 790800 Trashed: 2 | Page: 790813 Trashed: 1 | Page: 790826 Trashed: 1 | Page: 790838 Trashed: 1 | Page: 790840 Trashed: 2 | Page: 790851 Trashed: 1 | Page: 790862 Trashed: 1 | Page: 790890 Trashed: 1 | Page: 790900 Trashed: 1 | Page: 790907 Trashed: 1 | Page: 790913 Trashed: 1 | Page: 790922 Trashed: 1 | Page: 790925 Trashed: 2 | Page: 790963 Trashed: 1 | Page: 791005 Trashed: 1 | Page: 791013 Trashed: 1 | Page: 791017 Trashed: 1 | Page: 791041 Trashed: 1 | Page: 791064 Trashed: 1 | Page: 791069 Trashed: 2 | Page: 791071 Trashed: 1 | Page: 791076 Trashed: 1 | Page: 791088 Trashed: 1 | Page: 791099 Trashed: 1 | Page: 791109 Trashed: 2 | Page: 791137 Trashed: 1 | Page: 791143 Trashed: 1 | Page: 791151 Trashed: 1 | Page: 791161 Trashed: 1 | Page: 791165 Trashed: 1 | Page: 791170 Trashed: 1 | Page: 791186 Trashed: 1 | Page: 791192 Trashed: 1 | Page: 791199 Trashed: 1 | Page: 791211 Trashed: 1 | Page: 791229 Trashed: 1 | Page: 791230 Trashed: 2 | Page: 791232 Trashed: 1 | Page: 791266 Trashed: 1 | Page: 791269 Trashed: 1 | Page: 791318 Trashed: 1 | Page: 791336 Trashed: 1 | Page: 791339 Trashed: 1 | Page: 791341 Trashed: 1 | Page: 791351 Trashed: 1 | Page: 791358 Trashed: 1 | Page: 791366 Trashed: 1 | Page: 791397 Trashed: 1 | Page: 791398 Trashed: 1 | Page: 791411 Trashed: 1 | Page: 791412 Trashed: 2 | Page: 791416 Trashed: 1 | Page: 791433 Trashed: 1 | Page: 791439 Trashed: 1 | Page: 791461 Trashed: 1 | Page: 791469 Trashed: 1 | Page: 791477 Trashed: 1 | Page: 791490 Trashed: 1 | Page: 791495 Trashed: 1 | Page: 791497 Trashed: 1 | Page: 791518 Trashed: 1 | Page: 791535 Trashed: 1 | Page: 791539 Trashed: 1 | Total 285
Shader21: Page: 787459 Trashed: 1 | Page: 787487 Trashed: 1 | Page: 787540 Trashed: 1 | Page: 787557 Trashed: 1 | Page: 787562 Trashed: 1 | Page: 787582 Trashed: 1 | Page: 787665 Trashed: 1 | Page: 787689 Trashed: 1 | Page: 787697 Trashed: 1 | Page: 787756 Trashed: 1 | Page: 787833 Trashed: 1 | Page: 787844 Trashed: 1 | Page: 787902 Trashed: 1 | Page: 787907 Trashed: 1 | Page: 787930 Trashed: 1 | Page: 787958 Trashed: 1 | Page: 787971 Trashed: 1 | Page: 787972 Trashed: 1 | Page: 787973 Trashed: 1 | Page: 787981 Trashed: 1 | Page: 787982 Trashed: 2 | Page: 787987 Trashed: 1 | Page: 787989 Trashed: 1 | Page: 788020 Trashed: 1 | Page: 788041 Trashed: 2 | Page: 788046 Trashed: 1 | Page: 788047 Trashed: 1 | Page: 788069 Trashed: 1 | Page: 788102 Trashed: 1 | Page: 788104 Trashed: 2 | Page: 788108 Trashed: 1 | Page: 788141 Trashed: 1 | Page: 788144 Trashed: 1 | Page: 788151 Trashed: 1 | Page: 788176 Trashed: 1 | Page: 788206 Trashed: 1 | Page: 788217 Trashed: 1 | Page: 788254 Trashed: 1 | Page: 788262 Trashed: 1 | Page: 788284 Trashed: 1 | Page: 788296 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788299 Trashed: 1 | Page: 788310 Trashed: 1 | Page: 788319 Trashed: 1 | Page: 788324 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788402 Trashed: 1 | Page: 788421 Trashed: 1 | Page: 788422 Trashed: 2 | Page: 788426 Trashed: 1 | Page: 788436 Trashed: 3 | Page: 788479 Trashed: 2 | Page: 788500 Trashed: 1 | Page: 788521 Trashed: 1 | Page: 788531 Trashed: 1 | Page: 788579 Trashed: 1 | Page: 788627 Trashed: 1 | Page: 788636 Trashed: 1 | Page: 788642 Trashed: 1 | Page: 788650 Trashed: 1 | Page: 788714 Trashed: 1 | Page: 788716 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788763 Trashed: 1 | Page: 788764 Trashed: 1 | Page: 788775 Trashed: 1 | Page: 788776 Trashed: 1 | Page: 788787 Trashed: 1 | Page: 788788 Trashed: 1 | Page: 788829 Trashed: 1 | Page: 788830 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788840 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788889 Trashed: 1 | Page: 788895 Trashed: 1 | Page: 788910 Trashed: 1 | Page: 788913 Trashed: 1 | Page: 788914 Trashed: 1 | Page: 788919 Trashed: 1 | Page: 788966 Trashed: 1 | Page: 788995 Trashed: 1 | Page: 789012 Trashed: 1 | Page: 789015 Trashed: 1 | Page: 789033 Trashed: 1 | Page: 789040 Trashed: 1 | Page: 789058 Trashed: 1 | Page: 789073 Trashed: 1 | Page: 789082 Trashed: 2 | Page: 789101 Trashed: 1 | Page: 789110 Trashed: 1 | Page: 789134 Trashed: 1 | Page: 789157 Trashed: 1 | Page: 789167 Trashed: 1 | Page: 789176 Trashed: 1 | Page: 789185 Trashed: 2 | Page: 789192 Trashed: 1 | Page: 789193 Trashed: 1 | Page: 789203 Trashed: 1 | Page: 789251 Trashed: 1 | Page: 789271 Trashed: 1 | Page: 789288 Trashed: 1 | Page: 789289 Trashed: 1 | Page: 789328 Trashed: 1 | Page: 789334 Trashed: 2 | Page: 789335 Trashed: 1 | Page: 789344 Trashed: 1 | Page: 789347 Trashed: 1 | Page: 789354 Trashed: 1 | Page: 789372 Trashed: 1 | Page: 789378 Trashed: 2 | Page: 789402 Trashed: 1 | Page: 789412 Trashed: 1 | Page: 789414 Trashed: 1 | Page: 789429 Trashed: 1 | Page: 789449 Trashed: 1 | Page: 789471 Trashed: 1 | Page: 789475 Trashed: 2 | Page: 789493 Trashed: 1 | Page: 789507 Trashed: 1 | Page: 789535 Trashed: 1 | Page: 789588 Trashed: 1 | Page: 789605 Trashed: 1 | Page: 789610 Trashed: 1 | Page: 789630 Trashed: 1 | Page: 789713 Trashed: 1 | Page: 789737 Trashed: 1 | Page: 789745 Trashed: 1 | Page: 789804 Trashed: 1 | Page: 789881 Trashed: 1 | Page: 789892 Trashed: 1 | Page: 789950 Trashed: 1 | Page: 789955 Trashed: 1 | Page: 789978 Trashed: 1 | Page: 790006 Trashed: 1 | Page: 790019 Trashed: 1 | Page: 790020 Trashed: 1 | Page: 790021 Trashed: 1 | Page: 790029 Trashed: 1 | Page: 790030 Trashed: 2 | Page: 790035 Trashed: 1 | Page: 790037 Trashed: 1 | Page: 790068 Trashed: 1 | Page: 790089 Trashed: 2 | Page: 790094 Trashed: 1 | Page: 790095 Trashed: 1 | Page: 790117 Trashed: 1 | Page: 790150 Trashed: 1 | Page: 790152 Trashed: 2 | Page: 790156 Trashed: 1 | Page: 790189 Trashed: 1 | Page: 790192 Trashed: 1 | Page: 790199 Trashed: 1 | Page: 790224 Trashed: 1 | Page: 790254 Trashed: 1 | Page: 790265 Trashed: 1 | Page: 790302 Trashed: 1 | Page: 790310 Trashed: 1 | Page: 790332 Trashed: 1 | Page: 790344 Trashed: 1 | Page: 790345 Trashed: 1 | Page: 790347 Trashed: 1 | Page: 790358 Trashed: 1 | Page: 790367 Trashed: 1 | Page: 790372 Trashed: 1 | Page: 790378 Trashed: 1 | Page: 790450 Trashed: 1 | Page: 790469 Trashed: 1 | Page: 790470 Trashed: 1 | Page: 790484 Trashed: 2 | Page: 790527 Trashed: 1 | Page: 790548 Trashed: 1 | Page: 790569 Trashed: 1 | Page: 790579 Trashed: 1 | Page: 790627 Trashed: 1 | Page: 790675 Trashed: 1 | Page: 790684 Trashed: 1 | Page: 790690 Trashed: 1 | Page: 790698 Trashed: 1 | Page: 790762 Trashed: 1 | Page: 790764 Trashed: 1 | Page: 790769 Trashed: 1 | Page: 790777 Trashed: 1 | Page: 790811 Trashed: 1 | Page: 790812 Trashed: 1 | Page: 790824 Trashed: 1 | Page: 790835 Trashed: 1 | Page: 790836 Trashed: 1 | Page: 790877 Trashed: 1 | Page: 790878 Trashed: 1 | Page: 790886 Trashed: 1 | Page: 790888 Trashed: 1 | Page: 790902 Trashed: 1 | Page: 790937 Trashed: 1 | Page: 790943 Trashed: 1 | Page: 790958 Trashed: 1 | Page: 790961 Trashed: 1 | Page: 790962 Trashed: 1 | Page: 790967 Trashed: 1 | Page: 791014 Trashed: 1 | Page: 791043 Trashed: 1 | Page: 791060 Trashed: 1 | Page: 791063 Trashed: 1 | Page: 791081 Trashed: 1 | Page: 791088 Trashed: 1 | Page: 791106 Trashed: 1 | Page: 791121 Trashed: 1 | Page: 791130 Trashed: 2 | Page: 791149 Trashed: 1 | Page: 791158 Trashed: 1 | Page: 791182 Trashed: 1 | Page: 791205 Trashed: 1 | Page: 791215 Trashed: 1 | Page: 791224 Trashed: 1 | Page: 791233 Trashed: 2 | Page: 791240 Trashed: 1 | Page: 791241 Trashed: 1 | Page: 791251 Trashed: 1 | Page: 791299 Trashed: 1 | Page: 791319 Trashed: 1 | Page: 791336 Trashed: 1 | Page: 791337 Trashed: 1 | Page: 791376 Trashed: 1 | Page: 791382 Trashed: 2 | Page: 791383 Trashed: 1 | Page: 791392 Trashed: 1 | Page: 791395 Trashed: 1 | Page: 791402 Trashed: 1 | Page: 791420 Trashed: 1 | Page: 791426 Trashed: 2 | Page: 791450 Trashed: 1 | Page: 791460 Trashed: 1 | Page: 791462 Trashed: 1 | Page: 791477 Trashed: 1 | Page: 791497 Trashed: 1 | Page: 791519 Trashed: 1 | Page: 791523 Trashed: 2 | Page: 791541 Trashed: 1 | Total 261
Shader22: Page: 787543 Trashed: 1 | Page: 787559 Trashed: 1 | Page: 787677 Trashed: 1 | Page: 787785 Trashed: 1 | Page: 787833 Trashed: 1 | Page: 787857 Trashed: 1 | Page: 787873 Trashed: 1 | Page: 787876 Trashed: 1 | Page: 787877 Trashed: 1 | Page: 787942 Trashed: 1 | Page: 787954 Trashed: 1 | Page: 787979 Trashed: 1 | Page: 788009 Trashed: 1 | Page: 788021 Trashed: 1 | Page: 788030 Trashed: 1 | Page: 788040 Trashed: 1 | Page: 788049 Trashed: 1 | Page: 788051 Trashed: 1 | Page: 788100 Trashed: 2 | Page: 788108 Trashed: 1 | Page: 788115 Trashed: 1 | Page: 788129 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788176 Trashed: 1 | Page: 788188 Trashed: 2 | Page: 788245 Trashed: 1 | Page: 788273 Trashed: 1 | Page: 788281 Trashed: 1 | Page: 788282 Trashed: 1 | Page: 788292 Trashed: 1 | Page: 788298 Trashed: 1 | Page: 788315 Trashed: 1 | Page: 788327 Trashed: 1 | Page: 788368 Trashed: 1 | Page: 788374 Trashed: 1 | Page: 788396 Trashed: 1 | Page: 788414 Trashed: 1 | Page: 788423 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788464 Trashed: 2 | Page: 788473 Trashed: 1 | Page: 788475 Trashed: 1 | Page: 788482 Trashed: 1 | Page: 788484 Trashed: 1 | Page: 788488 Trashed: 1 | Page: 788524 Trashed: 1 | Page: 788525 Trashed: 1 | Page: 788532 Trashed: 1 | Page: 788534 Trashed: 1 | Page: 788581 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788612 Trashed: 2 | Page: 788621 Trashed: 1 | Page: 788637 Trashed: 1 | Page: 788653 Trashed: 1 | Page: 788661 Trashed: 1 | Page: 788671 Trashed: 1 | Page: 788679 Trashed: 1 | Page: 788693 Trashed: 1 | Page: 788718 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788746 Trashed: 1 | Page: 788769 Trashed: 2 | Page: 788770 Trashed: 1 | Page: 788793 Trashed: 1 | Page: 788807 Trashed: 1 | Page: 788839 Trashed: 2 | Page: 788843 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788864 Trashed: 1 | Page: 788867 Trashed: 1 | Page: 788880 Trashed: 1 | Page: 788888 Trashed: 1 | Page: 788913 Trashed: 1 | Page: 788914 Trashed: 1 | Page: 788931 Trashed: 1 | Page: 788932 Trashed: 1 | Page: 788951 Trashed: 1 | Page: 788975 Trashed: 1 | Page: 788993 Trashed: 1 | Page: 789006 Trashed: 1 | Page: 789009 Trashed: 1 | Page: 789011 Trashed: 1 | Page: 789016 Trashed: 1 | Page: 789028 Trashed: 1 | Page: 789039 Trashed: 1 | Page: 789084 Trashed: 1 | Page: 789093 Trashed: 1 | Page: 789101 Trashed: 1 | Page: 789112 Trashed: 1 | Page: 789148 Trashed: 1 | Page: 789191 Trashed: 1 | Page: 789193 Trashed: 1 | Page: 789214 Trashed: 1 | Page: 789217 Trashed: 1 | Page: 789256 Trashed: 1 | Page: 789262 Trashed: 1 | Page: 789265 Trashed: 1 | Page: 789283 Trashed: 1 | Page: 789285 Trashed: 1 | Page: 789316 Trashed: 1 | Page: 789377 Trashed: 1 | Page: 789412 Trashed: 1 | Page: 789416 Trashed: 1 | Page: 789418 Trashed: 2 | Page: 789422 Trashed: 1 | Page: 789433 Trashed: 1 | Page: 789463 Trashed: 1 | Page: 789478 Trashed: 1 | Page: 789491 Trashed: 1 | Page: 789591 Trashed: 1 | Page: 789607 Trashed: 1 | Page: 789725 Trashed: 1 | Page: 789833 Trashed: 1 | Page: 789881 Trashed: 1 | Page: 789905 Trashed: 1 | Page: 789921 Trashed: 1 | Page: 789924 Trashed: 1 | Page: 789925 Trashed: 1 | Page: 789990 Trashed: 1 | Page: 790002 Trashed: 1 | Page: 790027 Trashed: 1 | Page: 790057 Trashed: 1 | Page: 790069 Trashed: 1 | Page: 790078 Trashed: 1 | Page: 790088 Trashed: 1 | Page: 790097 Trashed: 1 | Page: 790099 Trashed: 1 | Page: 790148 Trashed: 2 | Page: 790156 Trashed: 1 | Page: 790163 Trashed: 1 | Page: 790177 Trashed: 1 | Page: 790207 Trashed: 1 | Page: 790224 Trashed: 1 | Page: 790236 Trashed: 2 | Page: 790293 Trashed: 1 | Page: 790321 Trashed: 1 | Page: 790329 Trashed: 1 | Page: 790330 Trashed: 1 | Page: 790340 Trashed: 1 | Page: 790346 Trashed: 1 | Page: 790363 Trashed: 1 | Page: 790375 Trashed: 1 | Page: 790416 Trashed: 1 | Page: 790422 Trashed: 1 | Page: 790444 Trashed: 1 | Page: 790462 Trashed: 1 | Page: 790471 Trashed: 1 | Page: 790512 Trashed: 2 | Page: 790521 Trashed: 1 | Page: 790530 Trashed: 1 | Page: 790532 Trashed: 1 | Page: 790536 Trashed: 1 | Page: 790572 Trashed: 1 | Page: 790573 Trashed: 1 | Page: 790580 Trashed: 1 | Page: 790582 Trashed: 1 | Page: 790629 Trashed: 1 | Page: 790639 Trashed: 1 | Page: 790660 Trashed: 2 | Page: 790669 Trashed: 1 | Page: 790685 Trashed: 1 | Page: 790701 Trashed: 1 | Page: 790709 Trashed: 1 | Page: 790719 Trashed: 1 | Page: 790727 Trashed: 1 | Page: 790741 Trashed: 1 | Page: 790766 Trashed: 1 | Page: 790774 Trashed: 1 | Page: 790794 Trashed: 1 | Page: 790817 Trashed: 1 | Page: 790841 Trashed: 1 | Page: 790855 Trashed: 1 | Page: 790887 Trashed: 2 | Page: 790891 Trashed: 1 | Page: 790910 Trashed: 1 | Page: 790912 Trashed: 1 | Page: 790915 Trashed: 1 | Page: 790928 Trashed: 1 | Page: 790936 Trashed: 1 | Page: 790961 Trashed: 1 | Page: 790962 Trashed: 1 | Page: 790979 Trashed: 1 | Page: 790980 Trashed: 1 | Page: 790999 Trashed: 1 | Page: 791023 Trashed: 1 | Page: 791026 Trashed: 1 | Page: 791032 Trashed: 1 | Page: 791041 Trashed: 1 | Page: 791054 Trashed: 1 | Page: 791057 Trashed: 1 | Page: 791059 Trashed: 1 | Page: 791064 Trashed: 1 | Page: 791076 Trashed: 1 | Page: 791087 Trashed: 1 | Page: 791132 Trashed: 1 | Page: 791141 Trashed: 1 | Page: 791149 Trashed: 1 | Page: 791160 Trashed: 1 | Page: 791196 Trashed: 1 | Page: 791239 Trashed: 1 | Page: 791241 Trashed: 1 | Page: 791262 Trashed: 1 | Page: 791265 Trashed: 1 | Page: 791304 Trashed: 1 | Page: 791310 Trashed: 1 | Page: 791313 Trashed: 1 | Page: 791331 Trashed: 1 | Page: 791333 Trashed: 1 | Page: 791364 Trashed: 1 | Page: 791425 Trashed: 1 | Page: 791460 Trashed: 1 | Page: 791464 Trashed: 1 | Page: 791466 Trashed: 2 | Page: 791470 Trashed: 1 | Page: 791481 Trashed: 1 | Page: 791511 Trashed: 1 | Page: 791526 Trashed: 1 | Page: 791539 Trashed: 1 | Total 232
Shader23: Page: 787485 Trashed: 1 | Page: 787566 Trashed: 1 | Page: 787570 Trashed: 1 | Page: 787575 Trashed: 1 | Page: 787593 Trashed: 1 | Page: 787804 Trashed: 1 | Page: 787809 Trashed: 1 | Page: 787832 Trashed: 1 | Page: 787842 Trashed: 1 | Page: 787898 Trashed: 1 | Page: 787918 Trashed: 1 | Page: 787948 Trashed: 1 | Page: 787979 Trashed: 1 | Page: 787984 Trashed: 1 | Page: 788004 Trashed: 1 | Page: 788009 Trashed: 1 | Page: 788047 Trashed: 1 | Page: 788060 Trashed: 1 | Page: 788064 Trashed: 1 | Page: 788091 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788100 Trashed: 2 | Page: 788103 Trashed: 1 | Page: 788140 Trashed: 1 | Page: 788160 Trashed: 1 | Page: 788190 Trashed: 1 | Page: 788193 Trashed: 1 | Page: 788202 Trashed: 1 | Page: 788236 Trashed: 1 | Page: 788308 Trashed: 1 | Page: 788314 Trashed: 1 | Page: 788318 Trashed: 1 | Page: 788368 Trashed: 1 | Page: 788373 Trashed: 1 | Page: 788384 Trashed: 1 | Page: 788430 Trashed: 1 | Page: 788436 Trashed: 2 | Page: 788445 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788462 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788473 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788486 Trashed: 1 | Page: 788519 Trashed: 1 | Page: 788545 Trashed: 2 | Page: 788547 Trashed: 1 | Page: 788561 Trashed: 1 | Page: 788562 Trashed: 1 | Page: 788569 Trashed: 1 | Page: 788594 Trashed: 1 | Page: 788624 Trashed: 1 | Page: 788637 Trashed: 1 | Page: 788643 Trashed: 1 | Page: 788650 Trashed: 1 | Page: 788695 Trashed: 1 | Page: 788713 Trashed: 2 | Page: 788715 Trashed: 2 | Page: 788723 Trashed: 1 | Page: 788726 Trashed: 1 | Page: 788729 Trashed: 1 | Page: 788739 Trashed: 1 | Page: 788749 Trashed: 2 | Page: 788757 Trashed: 1 | Page: 788762 Trashed: 1 | Page: 788775 Trashed: 1 | Page: 788780 Trashed: 1 | Page: 788794 Trashed: 1 | Page: 788839 Trashed: 1 | Page: 788854 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788876 Trashed: 1 | Page: 788887 Trashed: 2 | Page: 788900 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788960 Trashed: 1 | Page: 788964 Trashed: 2 | Page: 788965 Trashed: 1 | Page: 788985 Trashed: 1 | Page: 788993 Trashed: 1 | Page: 789006 Trashed: 1 | Page: 789013 Trashed: 1 | Page: 789049 Trashed: 1 | Page: 789065 Trashed: 1 | Page: 789074 Trashed: 1 | Page: 789082 Trashed: 1 | Page: 789100 Trashed: 1 | Page: 789101 Trashed: 1 | Page: 789110 Trashed: 2 | Page: 789118 Trashed: 1 | Page: 789140 Trashed: 1 | Page: 789181 Trashed: 1 | Page: 789186 Trashed: 1 | Page: 789195 Trashed: 1 | Page: 789226 Trashed: 1 | Page: 789231 Trashed: 1 | Page: 789252 Trashed: 2 | Page: 789267 Trashed: 1 | Page: 789268 Trashed: 1 | Page: 789280 Trashed: 1 | Page: 789282 Trashed: 1 | Page: 789300 Trashed: 1 | Page: 789313 Trashed: 1 | Page: 789317 Trashed: 1 | Page: 789357 Trashed: 1 | Page: 789372 Trashed: 1 | Page: 789388 Trashed: 2 | Page: 789392 Trashed: 1 | Page: 789400 Trashed: 2 | Page: 789410 Trashed: 1 | Page: 789429 Trashed: 1 | Page: 789483 Trashed: 1 | Page: 789500 Trashed: 1 | Page: 789533 Trashed: 1 | Page: 789614 Trashed: 1 | Page: 789618 Trashed: 1 | Page: 789623 Trashed: 1 | Page: 789641 Trashed: 1 | Page: 789852 Trashed: 1 | Page: 789857 Trashed: 1 | Page: 789880 Trashed: 1 | Page: 789890 Trashed: 1 | Page: 789946 Trashed: 1 | Page: 789966 Trashed: 1 | Page: 789996 Trashed: 1 | Page: 790027 Trashed: 1 | Page: 790032 Trashed: 1 | Page: 790052 Trashed: 1 | Page: 790057 Trashed: 1 | Page: 790095 Trashed: 1 | Page: 790108 Trashed: 1 | Page: 790112 Trashed: 1 | Page: 790139 Trashed: 1 | Page: 790141 Trashed: 1 | Page: 790148 Trashed: 2 | Page: 790151 Trashed: 1 | Page: 790188 Trashed: 1 | Page: 790208 Trashed: 1 | Page: 790238 Trashed: 1 | Page: 790241 Trashed: 1 | Page: 790250 Trashed: 1 | Page: 790284 Trashed: 1 | Page: 790356 Trashed: 1 | Page: 790362 Trashed: 1 | Page: 790366 Trashed: 1 | Page: 790416 Trashed: 1 | Page: 790421 Trashed: 1 | Page: 790432 Trashed: 1 | Page: 790478 Trashed: 1 | Page: 790484 Trashed: 2 | Page: 790493 Trashed: 1 | Page: 790501 Trashed: 1 | Page: 790519 Trashed: 1 | Page: 790521 Trashed: 1 | Page: 790534 Trashed: 1 | Page: 790567 Trashed: 1 | Page: 790593 Trashed: 2 | Page: 790595 Trashed: 1 | Page: 790609 Trashed: 1 | Page: 790610 Trashed: 1 | Page: 790617 Trashed: 1 | Page: 790642 Trashed: 1 | Page: 790672 Trashed: 1 | Page: 790685 Trashed: 1 | Page: 790691 Trashed: 1 | Page: 790698 Trashed: 1 | Page: 790743 Trashed: 1 | Page: 790761 Trashed: 2 | Page: 790763 Trashed: 2 | Page: 790771 Trashed: 1 | Page: 790774 Trashed: 1 | Page: 790777 Trashed: 1 | Page: 790787 Trashed: 1 | Page: 790797 Trashed: 1 | Page: 790805 Trashed: 1 | Page: 790810 Trashed: 1 | Page: 790828 Trashed: 1 | Page: 790842 Trashed: 1 | Page: 790887 Trashed: 1 | Page: 790902 Trashed: 1 | Page: 790911 Trashed: 1 | Page: 790924 Trashed: 1 | Page: 790935 Trashed: 2 | Page: 790948 Trashed: 1 | Page: 790951 Trashed: 1 | Page: 790976 Trashed: 1 | Page: 791008 Trashed: 1 | Page: 791012 Trashed: 2 | Page: 791013 Trashed: 1 | Page: 791033 Trashed: 1 | Page: 791041 Trashed: 1 | Page: 791054 Trashed: 1 | Page: 791061 Trashed: 1 | Page: 791097 Trashed: 1 | Page: 791113 Trashed: 1 | Page: 791122 Trashed: 1 | Page: 791130 Trashed: 1 | Page: 791148 Trashed: 1 | Page: 791149 Trashed: 1 | Page: 791158 Trashed: 2 | Page: 791166 Trashed: 1 | Page: 791188 Trashed: 1 | Page: 791229 Trashed: 1 | Page: 791234 Trashed: 1 | Page: 791243 Trashed: 1 | Page: 791274 Trashed: 1 | Page: 791279 Trashed: 1 | Page: 791300 Trashed: 2 | Page: 791315 Trashed: 1 | Page: 791316 Trashed: 1 | Page: 791328 Trashed: 1 | Page: 791330 Trashed: 1 | Page: 791348 Trashed: 1 | Page: 791361 Trashed: 1 | Page: 791365 Trashed: 1 | Page: 791405 Trashed: 1 | Page: 791420 Trashed: 1 | Page: 791436 Trashed: 2 | Page: 791440 Trashed: 1 | Page: 791448 Trashed: 2 | Page: 791458 Trashed: 1 | Page: 791477 Trashed: 1 | Page: 791531 Trashed: 1 | Page: 791548 Trashed: 1 | Total 247
Shader24: Page: 787467 Trashed: 1 | Page: 787499 Trashed: 1 | Page: 787513 Trashed: 1 | Page: 787541 Trashed: 1 | Page: 787658 Trashed: 1 | Page: 787669 Trashed: 1 | Page: 787732 Trashed: 1 | Page: 787748 Trashed: 1 | Page: 787787 Trashed: 1 | Page: 787895 Trashed: 1 | Page: 787926 Trashed: 1 | Page: 787970 Trashed: 1 | Page: 787971 Trashed: 1 | Page: 788011 Trashed: 1 | Page: 788012 Trashed: 1 | Page: 788019 Trashed: 1 | Page: 788032 Trashed: 1 | Page: 788043 Trashed: 1 | Page: 788052 Trashed: 1 | Page: 788080 Trashed: 1 | Page: 788094 Trashed: 1 | Page: 788099 Trashed: 1 | Page: 788109 Trashed: 1 | Page: 788111 Trashed: 1 | Page: 788118 Trashed: 1 | Page: 788132 Trashed: 1 | Page: 788140 Trashed: 1 | Page: 788156 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788182 Trashed: 1 | Page: 788190 Trashed: 1 | Page: 788202 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788242 Trashed: 1 | Page: 788249 Trashed: 1 | Page: 788270 Trashed: 1 | Page: 788278 Trashed: 2 | Page: 788292 Trashed: 1 | Page: 788299 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788387 Trashed: 1 | Page: 788400 Trashed: 1 | Page: 788405 Trashed: 1 | Page: 788445 Trashed: 1 | Page: 788446 Trashed: 1 | Page: 788447 Trashed: 1 | Page: 788458 Trashed: 1 | Page: 788463 Trashed: 1 | Page: 788467 Trashed: 3 | Page: 788478 Trashed: 1 | Page: 788482 Trashed: 1 | Page: 788484 Trashed: 1 | Page: 788489 Trashed: 1 | Page: 788506 Trashed: 1 | Page: 788512 Trashed: 1 | Page: 788536 Trashed: 2 | Page: 788570 Trashed: 1 | Page: 788575 Trashed: 1 | Page: 788583 Trashed: 1 | Page: 788604 Trashed: 1 | Page: 788607 Trashed: 1 | Page: 788637 Trashed: 1 | Page: 788657 Trashed: 1 | Page: 788670 Trashed: 1 | Page: 788692 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788719 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788774 Trashed: 1 | Page: 788777 Trashed: 1 | Page: 788785 Trashed: 1 | Page: 788790 Trashed: 1 | Page: 788821 Trashed: 1 | Page: 788838 Trashed: 2 | Page: 788853 Trashed: 1 | Page: 788855 Trashed: 1 | Page: 788858 Trashed: 1 | Page: 788873 Trashed: 1 | Page: 788874 Trashed: 1 | Page: 788886 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788939 Trashed: 1 | Page: 788950 Trashed: 1 | Page: 788973 Trashed: 1 | Page: 789020 Trashed: 1 | Page: 789045 Trashed: 1 | Page: 789062 Trashed: 1 | Page: 789107 Trashed: 1 | Page: 789142 Trashed: 1 | Page: 789148 Trashed: 1 | Page: 789157 Trashed: 1 | Page: 789172 Trashed: 1 | Page: 789198 Trashed: 1 | Page: 789202 Trashed: 2 | Page: 789220 Trashed: 1 | Page: 789243 Trashed: 1 | Page: 789247 Trashed: 1 | Page: 789271 Trashed: 1 | Page: 789274 Trashed: 1 | Page: 789298 Trashed: 1 | Page: 789302 Trashed: 1 | Page: 789322 Trashed: 1 | Page: 789323 Trashed: 1 | Page: 789357 Trashed: 1 | Page: 789358 Trashed: 1 | Page: 789361 Trashed: 1 | Page: 789376 Trashed: 1 | Page: 789382 Trashed: 1 | Page: 789396 Trashed: 1 | Page: 789407 Trashed: 1 | Page: 789419 Trashed: 1 | Page: 789430 Trashed: 1 | Page: 789432 Trashed: 1 | Page: 789444 Trashed: 2 | Page: 789462 Trashed: 1 | Page: 789485 Trashed: 1 | Page: 789497 Trashed: 1 | Page: 789499 Trashed: 1 | Page: 789515 Trashed: 1 | Page: 789547 Trashed: 1 | Page: 789561 Trashed: 1 | Page: 789589 Trashed: 1 | Page: 789706 Trashed: 1 | Page: 789717 Trashed: 1 | Page: 789780 Trashed: 1 | Page: 789796 Trashed: 1 | Page: 789835 Trashed: 1 | Page: 789943 Trashed: 1 | Page: 789974 Trashed: 1 | Page: 790018 Trashed: 1 | Page: 790019 Trashed: 1 | Page: 790059 Trashed: 1 | Page: 790060 Trashed: 1 | Page: 790067 Trashed: 1 | Page: 790080 Trashed: 1 | Page: 790091 Trashed: 1 | Page: 790100 Trashed: 1 | Page: 790128 Trashed: 1 | Page: 790142 Trashed: 1 | Page: 790147 Trashed: 1 | Page: 790157 Trashed: 1 | Page: 790159 Trashed: 1 | Page: 790166 Trashed: 1 | Page: 790180 Trashed: 1 | Page: 790188 Trashed: 1 | Page: 790204 Trashed: 1 | Page: 790228 Trashed: 1 | Page: 790230 Trashed: 1 | Page: 790238 Trashed: 1 | Page: 790250 Trashed: 1 | Page: 790288 Trashed: 1 | Page: 790290 Trashed: 1 | Page: 790297 Trashed: 1 | Page: 790318 Trashed: 1 | Page: 790326 Trashed: 2 | Page: 790340 Trashed: 1 | Page: 790347 Trashed: 1 | Page: 790378 Trashed: 1 | Page: 790435 Trashed: 1 | Page: 790448 Trashed: 1 | Page: 790453 Trashed: 1 | Page: 790495 Trashed: 1 | Page: 790515 Trashed: 2 | Page: 790530 Trashed: 1 | Page: 790532 Trashed: 1 | Page: 790537 Trashed: 1 | Page: 790554 Trashed: 1 | Page: 790560 Trashed: 1 | Page: 790584 Trashed: 2 | Page: 790618 Trashed: 1 | Page: 790623 Trashed: 1 | Page: 790631 Trashed: 1 | Page: 790652 Trashed: 1 | Page: 790655 Trashed: 1 | Page: 790685 Trashed: 1 | Page: 790705 Trashed: 1 | Page: 790718 Trashed: 1 | Page: 790740 Trashed: 1 | Page: 790742 Trashed: 1 | Page: 790767 Trashed: 1 | Page: 790769 Trashed: 1 | Page: 790822 Trashed: 1 | Page: 790833 Trashed: 1 | Page: 790838 Trashed: 1 | Page: 790864 Trashed: 1 | Page: 790869 Trashed: 1 | Page: 790886 Trashed: 2 | Page: 790901 Trashed: 1 | Page: 790903 Trashed: 1 | Page: 790906 Trashed: 1 | Page: 790921 Trashed: 1 | Page: 790922 Trashed: 1 | Page: 790934 Trashed: 1 | Page: 790951 Trashed: 1 | Page: 790987 Trashed: 1 | Page: 790998 Trashed: 1 | Page: 791021 Trashed: 1 | Page: 791068 Trashed: 1 | Page: 791093 Trashed: 1 | Page: 791110 Trashed: 1 | Page: 791155 Trashed: 1 | Page: 791190 Trashed: 1 | Page: 791196 Trashed: 1 | Page: 791205 Trashed: 1 | Page: 791220 Trashed: 1 | Page: 791246 Trashed: 1 | Page: 791250 Trashed: 2 | Page: 791268 Trashed: 1 | Page: 791291 Trashed: 1 | Page: 791295 Trashed: 1 | Page: 791319 Trashed: 1 | Page: 791322 Trashed: 1 | Page: 791346 Trashed: 1 | Page: 791350 Trashed: 1 | Page: 791370 Trashed: 1 | Page: 791371 Trashed: 1 | Page: 791405 Trashed: 1 | Page: 791406 Trashed: 1 | Page: 791409 Trashed: 1 | Page: 791424 Trashed: 1 | Page: 791430 Trashed: 1 | Page: 791444 Trashed: 1 | Page: 791455 Trashed: 1 | Page: 791467 Trashed: 1 | Page: 791478 Trashed: 1 | Page: 791480 Trashed: 1 | Page: 791492 Trashed: 2 | Page: 791510 Trashed: 1 | Page: 791533 Trashed: 1 | Page: 791545 Trashed: 1 | Page: 791547 Trashed: 1 | Total 244
Shader25: Page: 787525 Trashed: 1 | Page: 787560 Trashed: 1 | Page: 787566 Trashed: 1 | Page: 787569 Trashed: 1 | Page: 787594 Trashed: 1 | Page: 787598 Trashed: 1 | Page: 787626 Trashed: 1 | Page: 787666 Trashed: 1 | Page: 787687 Trashed: 1 | Page: 787701 Trashed: 1 | Page: 787731 Trashed: 1 | Page: 787740 Trashed: 1 | Page: 787773 Trashed: 1 | Page: 787793 Trashed: 1 | Page: 787796 Trashed: 1 | Page: 787799 Trashed: 1 | Page: 787843 Trashed: 1 | Page: 787911 Trashed: 1 | Page: 787919 Trashed: 1 | Page: 788000 Trashed: 1 | Page: 788007 Trashed: 1 | Page: 788017 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788072 Trashed: 1 | Page: 788102 Trashed: 2 | Page: 788141 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788169 Trashed: 1 | Page: 788179 Trashed: 1 | Page: 788182 Trashed: 1 | Page: 788196 Trashed: 1 | Page: 788202 Trashed: 1 | Page: 788226 Trashed: 1 | Page: 788233 Trashed: 2 | Page: 788261 Trashed: 1 | Page: 788264 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788279 Trashed: 1 | Page: 788283 Trashed: 1 | Page: 788293 Trashed: 1 | Page: 788295 Trashed: 1 | Page: 788304 Trashed: 1 | Page: 788306 Trashed: 1 | Page: 788351 Trashed: 1 | Page: 788354 Trashed: 1 | Page: 788398 Trashed: 1 | Page: 788409 Trashed: 1 | Page: 788421 Trashed: 1 | Page: 788440 Trashed: 1 | Page: 788450 Trashed: 1 | Page: 788457 Trashed: 1 | Page: 788467 Trashed: 1 | Page: 788470 Trashed: 1 | Page: 788477 Trashed: 1 | Page: 788482 Trashed: 1 | Page: 788487 Trashed: 1 | Page: 788495 Trashed: 1 | Page: 788513 Trashed: 1 | Page: 788515 Trashed: 1 | Page: 788517 Trashed: 2 | Page: 788523 Trashed: 1 | Page: 788529 Trashed: 1 | Page: 788550 Trashed: 1 | Page: 788557 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788608 Trashed: 1 | Page: 788613 Trashed: 1 | Page: 788623 Trashed: 1 | Page: 788625 Trashed: 1 | Page: 788628 Trashed: 1 | Page: 788642 Trashed: 1 | Page: 788648 Trashed: 1 | Page: 788656 Trashed: 1 | Page: 788694 Trashed: 1 | Page: 788703 Trashed: 1 | Page: 788719 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788722 Trashed: 2 | Page: 788730 Trashed: 1 | Page: 788755 Trashed: 1 | Page: 788757 Trashed: 1 | Page: 788782 Trashed: 2 | Page: 788804 Trashed: 1 | Page: 788813 Trashed: 1 | Page: 788842 Trashed: 1 | Page: 788845 Trashed: 1 | Page: 788872 Trashed: 1 | Page: 788884 Trashed: 2 | Page: 788885 Trashed: 1 | Page: 788890 Trashed: 1 | Page: 788895 Trashed: 1 | Page: 788903 Trashed: 2 | Page: 788927 Trashed: 1 | Page: 788930 Trashed: 1 | Page: 788957 Trashed: 1 | Page: 788958 Trashed: 1 | Page: 789002 Trashed: 1 | Page: 789025 Trashed: 1 | Page: 789036 Trashed: 1 | Page: 789041 Trashed: 1 | Page: 789059 Trashed: 1 | Page: 789067 Trashed: 1 | Page: 789083 Trashed: 1 | Page: 789091 Trashed: 1 | Page: 789102 Trashed: 1 | Page: 789110 Trashed: 2 | Page: 789135 Trashed: 1 | Page: 789141 Trashed: 1 | Page: 789144 Trashed: 1 | Page: 789146 Trashed: 1 | Page: 789182 Trashed: 1 | Page: 789185 Trashed: 1 | Page: 789186 Trashed: 1 | Page: 789188 Trashed: 1 | Page: 789189 Trashed: 1 | Page: 789197 Trashed: 1 | Page: 789205 Trashed: 1 | Page: 789215 Trashed: 1 | Page: 789241 Trashed: 1 | Page: 789245 Trashed: 1 | Page: 789279 Trashed: 1 | Page: 789321 Trashed: 1 | Page: 789334 Trashed: 1 | Page: 789341 Trashed: 1 | Page: 789346 Trashed: 2 | Page: 789365 Trashed: 1 | Page: 789368 Trashed: 1 | Page: 789377 Trashed: 1 | Page: 789412 Trashed: 1 | Page: 789413 Trashed: 1 | Page: 789436 Trashed: 1 | Page: 789460 Trashed: 1 | Page: 789465 Trashed: 1 | Page: 789482 Trashed: 1 | Page: 789483 Trashed: 1 | Page: 789491 Trashed: 1 | Page: 789573 Trashed: 1 | Page: 789608 Trashed: 1 | Page: 789614 Trashed: 1 | Page: 789617 Trashed: 1 | Page: 789642 Trashed: 1 | Page: 789646 Trashed: 1 | Page: 789674 Trashed: 1 | Page: 789714 Trashed: 1 | Page: 789735 Trashed: 1 | Page: 789749 Trashed: 1 | Page: 789779 Trashed: 1 | Page: 789788 Trashed: 1 | Page: 789821 Trashed: 1 | Page: 789841 Trashed: 1 | Page: 789844 Trashed: 1 | Page: 789847 Trashed: 1 | Page: 789891 Trashed: 1 | Page: 789959 Trashed: 1 | Page: 789967 Trashed: 1 | Page: 790048 Trashed: 1 | Page: 790055 Trashed: 1 | Page: 790065 Trashed: 1 | Page: 790102 Trashed: 1 | Page: 790120 Trashed: 1 | Page: 790150 Trashed: 2 | Page: 790189 Trashed: 1 | Page: 790207 Trashed: 1 | Page: 790217 Trashed: 1 | Page: 790227 Trashed: 1 | Page: 790230 Trashed: 1 | Page: 790244 Trashed: 1 | Page: 790250 Trashed: 1 | Page: 790274 Trashed: 1 | Page: 790281 Trashed: 2 | Page: 790309 Trashed: 1 | Page: 790312 Trashed: 1 | Page: 790324 Trashed: 1 | Page: 790327 Trashed: 1 | Page: 790331 Trashed: 1 | Page: 790341 Trashed: 1 | Page: 790343 Trashed: 1 | Page: 790352 Trashed: 1 | Page: 790354 Trashed: 1 | Page: 790399 Trashed: 1 | Page: 790402 Trashed: 1 | Page: 790446 Trashed: 1 | Page: 790457 Trashed: 1 | Page: 790498 Trashed: 1 | Page: 790505 Trashed: 1 | Page: 790518 Trashed: 1 | Page: 790530 Trashed: 1 | Page: 790535 Trashed: 1 | Page: 790543 Trashed: 1 | Page: 790561 Trashed: 1 | Page: 790563 Trashed: 1 | Page: 790565 Trashed: 2 | Page: 790571 Trashed: 1 | Page: 790577 Trashed: 1 | Page: 790598 Trashed: 1 | Page: 790605 Trashed: 1 | Page: 790639 Trashed: 1 | Page: 790656 Trashed: 1 | Page: 790661 Trashed: 1 | Page: 790671 Trashed: 1 | Page: 790673 Trashed: 1 | Page: 790676 Trashed: 1 | Page: 790690 Trashed: 1 | Page: 790696 Trashed: 1 | Page: 790704 Trashed: 1 | Page: 790742 Trashed: 1 | Page: 790751 Trashed: 1 | Page: 790767 Trashed: 1 | Page: 790769 Trashed: 1 | Page: 790770 Trashed: 2 | Page: 790778 Trashed: 1 | Page: 790805 Trashed: 1 | Page: 790830 Trashed: 2 | Page: 790852 Trashed: 1 | Page: 790861 Trashed: 1 | Page: 790890 Trashed: 1 | Page: 790893 Trashed: 1 | Page: 790920 Trashed: 1 | Page: 790932 Trashed: 2 | Page: 790933 Trashed: 1 | Page: 790938 Trashed: 1 | Page: 790943 Trashed: 1 | Page: 790951 Trashed: 2 | Page: 790975 Trashed: 1 | Page: 790978 Trashed: 1 | Page: 791005 Trashed: 1 | Page: 791006 Trashed: 1 | Page: 791050 Trashed: 1 | Page: 791073 Trashed: 1 | Page: 791084 Trashed: 1 | Page: 791089 Trashed: 1 | Page: 791107 Trashed: 1 | Page: 791115 Trashed: 1 | Page: 791131 Trashed: 1 | Page: 791139 Trashed: 1 | Page: 791150 Trashed: 1 | Page: 791158 Trashed: 2 | Page: 791183 Trashed: 1 | Page: 791189 Trashed: 1 | Page: 791192 Trashed: 1 | Page: 791194 Trashed: 1 | Page: 791230 Trashed: 1 | Page: 791233 Trashed: 1 | Page: 791234 Trashed: 1 | Page: 791236 Trashed: 1 | Page: 791237 Trashed: 1 | Page: 791245 Trashed: 1 | Page: 791253 Trashed: 1 | Page: 791263 Trashed: 1 | Page: 791289 Trashed: 1 | Page: 791293 Trashed: 1 | Page: 791327 Trashed: 1 | Page: 791369 Trashed: 1 | Page: 791382 Trashed: 1 | Page: 791389 Trashed: 1 | Page: 791394 Trashed: 2 | Page: 791413 Trashed: 1 | Page: 791416 Trashed: 1 | Page: 791425 Trashed: 1 | Page: 791460 Trashed: 1 | Page: 791461 Trashed: 1 | Page: 791484 Trashed: 1 | Page: 791508 Trashed: 1 | Page: 791513 Trashed: 1 | Page: 791530 Trashed: 1 | Page: 791531 Trashed: 1 | Page: 791539 Trashed: 1 | Total 285
Shader26: Page: 787485 Trashed: 1 | Page: 787505 Trashed: 1 | Page: 787515 Trashed: 1 | Page: 787647 Trashed: 1 | Page: 787656 Trashed: 1 | Page: 787663 Trashed: 1 | Page: 787669 Trashed: 1 | Page: 787735 Trashed: 1 | Page: 787773 Trashed: 1 | Page: 787852 Trashed: 1 | Page: 787862 Trashed: 1 | Page: 787953 Trashed: 1 | Page: 787969 Trashed: 2 | Page: 787989 Trashed: 1 | Page: 787997 Trashed: 1 | Page: 787999 Trashed: 2 | Page: 788003 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788033 Trashed: 1 | Page: 788064 Trashed: 1 | Page: 788082 Trashed: 1 | Page: 788087 Trashed: 1 | Page: 788099 Trashed: 1 | Page: 788100 Trashed: 1 | Page: 788116 Trashed: 1 | Page: 788133 Trashed: 1 | Page: 788134 Trashed: 1 | Page: 788148 Trashed: 1 | Page: 788164 Trashed: 1 | Page: 788170 Trashed: 1 | Page: 788208 Trashed: 1 | Page: 788227 Trashed: 1 | Page: 788247 Trashed: 1 | Page: 788250 Trashed: 1 | Page: 788259 Trashed: 1 | Page: 788274 Trashed: 1 | Page: 788277 Trashed: 1 | Page: 788279 Trashed: 1 | Page: 788281 Trashed: 1 | Page: 788306 Trashed: 2 | Page: 788328 Trashed: 1 | Page: 788330 Trashed: 1 | Page: 788339 Trashed: 1 | Page: 788343 Trashed: 1 | Page: 788373 Trashed: 1 | Page: 788393 Trashed: 1 | Page: 788424 Trashed: 2 | Page: 788430 Trashed: 1 | Page: 788434 Trashed: 1 | Page: 788447 Trashed: 1 | Page: 788453 Trashed: 2 | Page: 788454 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788473 Trashed: 2 | Page: 788487 Trashed: 2 | Page: 788489 Trashed: 1 | Page: 788505 Trashed: 1 | Page: 788523 Trashed: 1 | Page: 788557 Trashed: 1 | Page: 788559 Trashed: 1 | Page: 788568 Trashed: 1 | Page: 788588 Trashed: 1 | Page: 788594 Trashed: 1 | Page: 788646 Trashed: 1 | Page: 788651 Trashed: 1 | Page: 788688 Trashed: 1 | Page: 788717 Trashed: 1 | Page: 788721 Trashed: 1 | Page: 788736 Trashed: 1 | Page: 788749 Trashed: 1 | Page: 788765 Trashed: 1 | Page: 788781 Trashed: 1 | Page: 788814 Trashed: 1 | Page: 788840 Trashed: 1 | Page: 788850 Trashed: 1 | Page: 788861 Trashed: 1 | Page: 788869 Trashed: 1 | Page: 788909 Trashed: 1 | Page: 788913 Trashed: 2 | Page: 788943 Trashed: 1 | Page: 788945 Trashed: 1 | Page: 788951 Trashed: 1 | Page: 788988 Trashed: 1 | Page: 789007 Trashed: 1 | Page: 789055 Trashed: 1 | Page: 789059 Trashed: 1 | Page: 789062 Trashed: 1 | Page: 789063 Trashed: 2 | Page: 789064 Trashed: 2 | Page: 789066 Trashed: 1 | Page: 789070 Trashed: 1 | Page: 789083 Trashed: 1 | Page: 789090 Trashed: 1 | Page: 789092 Trashed: 1 | Page: 789130 Trashed: 1 | Page: 789172 Trashed: 1 | Page: 789189 Trashed: 1 | Page: 789191 Trashed: 1 | Page: 789196 Trashed: 1 | Page: 789199 Trashed: 1 | Page: 789222 Trashed: 1 | Page: 789229 Trashed: 1 | Page: 789230 Trashed: 1 | Page: 789236 Trashed: 1 | Page: 789256 Trashed: 1 | Page: 789257 Trashed: 1 | Page: 789264 Trashed: 1 | Page: 789265 Trashed: 1 | Page: 789282 Trashed: 1 | Page: 789307 Trashed: 1 | Page: 789313 Trashed: 1 | Page: 789344 Trashed: 1 | Page: 789359 Trashed: 1 | Page: 789377 Trashed: 1 | Page: 789447 Trashed: 1 | Page: 789471 Trashed: 1 | Page: 789489 Trashed: 1 | Page: 789493 Trashed: 1 | Page: 789533 Trashed: 1 | Page: 789553 Trashed: 1 | Page: 789563 Trashed: 1 | Page: 789695 Trashed: 1 | Page: 789704 Trashed: 1 | Page: 789711 Trashed: 1 | Page: 789717 Trashed: 1 | Page: 789783 Trashed: 1 | Page: 789821 Trashed: 1 | Page: 789900 Trashed: 1 | Page: 789910 Trashed: 1 | Page: 790001 Trashed: 1 | Page: 790017 Trashed: 2 | Page: 790037 Trashed: 1 | Page: 790045 Trashed: 1 | Page: 790047 Trashed: 2 | Page: 790051 Trashed: 1 | Page: 790072 Trashed: 1 | Page: 790081 Trashed: 1 | Page: 790112 Trashed: 1 | Page: 790130 Trashed: 1 | Page: 790135 Trashed: 1 | Page: 790147 Trashed: 1 | Page: 790148 Trashed: 1 | Page: 790164 Trashed: 1 | Page: 790181 Trashed: 1 | Page: 790182 Trashed: 1 | Page: 790196 Trashed: 1 | Page: 790212 Trashed: 1 | Page: 790218 Trashed: 1 | Page: 790256 Trashed: 1 | Page: 790275 Trashed: 1 | Page: 790295 Trashed: 1 | Page: 790298 Trashed: 1 | Page: 790307 Trashed: 1 | Page: 790325 Trashed: 1 | Page: 790327 Trashed: 1 | Page: 790329 Trashed: 1 | Page: 790354 Trashed: 2 | Page: 790376 Trashed: 1 | Page: 790378 Trashed: 1 | Page: 790387 Trashed: 1 | Page: 790391 Trashed: 1 | Page: 790421 Trashed: 1 | Page: 790441 Trashed: 1 | Page: 790472 Trashed: 2 | Page: 790501 Trashed: 2 | Page: 790502 Trashed: 1 | Page: 790519 Trashed: 1 | Page: 790521 Trashed: 1 | Page: 790535 Trashed: 2 | Page: 790537 Trashed: 1 | Page: 790553 Trashed: 1 | Page: 790571 Trashed: 1 | Page: 790605 Trashed: 1 | Page: 790607 Trashed: 1 | Page: 790616 Trashed: 1 | Page: 790636 Trashed: 1 | Page: 790642 Trashed: 1 | Page: 790694 Trashed: 1 | Page: 790699 Trashed: 1 | Page: 790736 Trashed: 1 | Page: 790765 Trashed: 1 | Page: 790769 Trashed: 1 | Page: 790784 Trashed: 1 | Page: 790797 Trashed: 1 | Page: 790813 Trashed: 1 | Page: 790862 Trashed: 2 | Page: 790888 Trashed: 1 | Page: 790898 Trashed: 1 | Page: 790909 Trashed: 1 | Page: 790917 Trashed: 1 | Page: 790950 Trashed: 1 | Page: 790957 Trashed: 1 | Page: 790961 Trashed: 2 | Page: 790991 Trashed: 1 | Page: 790993 Trashed: 1 | Page: 790999 Trashed: 1 | Page: 791036 Trashed: 1 | Page: 791055 Trashed: 1 | Page: 791103 Trashed: 1 | Page: 791107 Trashed: 1 | Page: 791110 Trashed: 1 | Page: 791111 Trashed: 2 | Page: 791112 Trashed: 2 | Page: 791114 Trashed: 1 | Page: 791118 Trashed: 1 | Page: 791131 Trashed: 1 | Page: 791138 Trashed: 1 | Page: 791140 Trashed: 1 | Page: 791178 Trashed: 1 | Page: 791220 Trashed: 1 | Page: 791237 Trashed: 1 | Page: 791239 Trashed: 1 | Page: 791244 Trashed: 1 | Page: 791247 Trashed: 1 | Page: 791270 Trashed: 1 | Page: 791277 Trashed: 1 | Page: 791278 Trashed: 1 | Page: 791284 Trashed: 1 | Page: 791304 Trashed: 1 | Page: 791305 Trashed: 1 | Page: 791312 Trashed: 1 | Page: 791313 Trashed: 1 | Page: 791330 Trashed: 1 | Page: 791355 Trashed: 1 | Page: 791361 Trashed: 1 | Page: 791392 Trashed: 1 | Page: 791407 Trashed: 1 | Page: 791425 Trashed: 1 | Page: 791495 Trashed: 1 | Page: 791519 Trashed: 1 | Page: 791537 Trashed: 1 | Page: 791541 Trashed: 1 | Total 252
Shader27: Page: 787491 Trashed: 1 | Page: 787513 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787543 Trashed: 1 | Page: 787556 Trashed: 1 | Page: 787581 Trashed: 1 | Page: 787615 Trashed: 1 | Page: 787658 Trashed: 1 | Page: 787659 Trashed: 1 | Page: 787665 Trashed: 1 | Page: 787680 Trashed: 1 | Page: 787699 Trashed: 1 | Page: 787732 Trashed: 1 | Page: 787746 Trashed: 1 | Page: 787774 Trashed: 1 | Page: 787796 Trashed: 1 | Page: 787859 Trashed: 1 | Page: 787922 Trashed: 1 | Page: 787935 Trashed: 1 | Page: 787988 Trashed: 2 | Page: 787989 Trashed: 1 | Page: 787996 Trashed: 1 | Page: 788019 Trashed: 1 | Page: 788031 Trashed: 1 | Page: 788039 Trashed: 1 | Page: 788045 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788067 Trashed: 1 | Page: 788077 Trashed: 1 | Page: 788085 Trashed: 1 | Page: 788086 Trashed: 1 | Page: 788107 Trashed: 1 | Page: 788117 Trashed: 1 | Page: 788125 Trashed: 1 | Page: 788136 Trashed: 1 | Page: 788144 Trashed: 1 | Page: 788151 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788164 Trashed: 1 | Page: 788174 Trashed: 1 | Page: 788175 Trashed: 1 | Page: 788187 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788190 Trashed: 1 | Page: 788236 Trashed: 1 | Page: 788283 Trashed: 1 | Page: 788302 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788318 Trashed: 1 | Page: 788352 Trashed: 1 | Page: 788371 Trashed: 1 | Page: 788372 Trashed: 1 | Page: 788390 Trashed: 1 | Page: 788397 Trashed: 1 | Page: 788418 Trashed: 1 | Page: 788421 Trashed: 1 | Page: 788427 Trashed: 1 | Page: 788453 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788467 Trashed: 1 | Page: 788476 Trashed: 1 | Page: 788478 Trashed: 1 | Page: 788491 Trashed: 1 | Page: 788502 Trashed: 1 | Page: 788527 Trashed: 1 | Page: 788538 Trashed: 1 | Page: 788540 Trashed: 1 | Page: 788541 Trashed: 1 | Page: 788544 Trashed: 1 | Page: 788554 Trashed: 1 | Page: 788557 Trashed: 1 | Page: 788559 Trashed: 1 | Page: 788565 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788646 Trashed: 1 | Page: 788658 Trashed: 1 | Page: 788677 Trashed: 1 | Page: 788730 Trashed: 1 | Page: 788736 Trashed: 1 | Page: 788743 Trashed: 2 | Page: 788754 Trashed: 2 | Page: 788832 Trashed: 1 | Page: 788834 Trashed: 1 | Page: 788851 Trashed: 1 | Page: 788857 Trashed: 1 | Page: 788862 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788876 Trashed: 1 | Page: 788903 Trashed: 1 | Page: 788916 Trashed: 1 | Page: 788925 Trashed: 1 | Page: 788976 Trashed: 1 | Page: 788982 Trashed: 1 | Page: 788985 Trashed: 2 | Page: 789001 Trashed: 1 | Page: 789014 Trashed: 1 | Page: 789026 Trashed: 1 | Page: 789027 Trashed: 1 | Page: 789032 Trashed: 1 | Page: 789041 Trashed: 2 | Page: 789050 Trashed: 1 | Page: 789069 Trashed: 1 | Page: 789078 Trashed: 1 | Page: 789103 Trashed: 1 | Page: 789105 Trashed: 1 | Page: 789110 Trashed: 2 | Page: 789114 Trashed: 1 | Page: 789120 Trashed: 1 | Page: 789123 Trashed: 1 | Page: 789126 Trashed: 1 | Page: 789134 Trashed: 1 | Page: 789138 Trashed: 1 | Page: 789141 Trashed: 1 | Page: 789152 Trashed: 1 | Page: 789157 Trashed: 1 | Page: 789161 Trashed: 1 | Page: 789182 Trashed: 1 | Page: 789191 Trashed: 1 | Page: 789205 Trashed: 2 | Page: 789212 Trashed: 1 | Page: 789215 Trashed: 1 | Page: 789218 Trashed: 1 | Page: 789235 Trashed: 1 | Page: 789237 Trashed: 1 | Page: 789246 Trashed: 1 | Page: 789266 Trashed: 1 | Page: 789293 Trashed: 1 | Page: 789302 Trashed: 1 | Page: 789313 Trashed: 1 | Page: 789318 Trashed: 1 | Page: 789322 Trashed: 1 | Page: 789356 Trashed: 2 | Page: 789360 Trashed: 1 | Page: 789373 Trashed: 1 | Page: 789376 Trashed: 1 | Page: 789381 Trashed: 1 | Page: 789404 Trashed: 1 | Page: 789434 Trashed: 1 | Page: 789477 Trashed: 1 | Page: 789486 Trashed: 1 | Page: 789494 Trashed: 1 | Page: 789539 Trashed: 1 | Page: 789561 Trashed: 1 | Page: 789565 Trashed: 1 | Page: 789591 Trashed: 1 | Page: 789604 Trashed: 1 | Page: 789629 Trashed: 1 | Page: 789663 Trashed: 1 | Page: 789706 Trashed: 1 | Page: 789707 Trashed: 1 | Page: 789713 Trashed: 1 | Page: 789728 Trashed: 1 | Page: 789747 Trashed: 1 | Page: 789780 Trashed: 1 | Page: 789794 Trashed: 1 | Page: 789822 Trashed: 1 | Page: 789844 Trashed: 1 | Page: 789907 Trashed: 1 | Page: 789970 Trashed: 1 | Page: 789983 Trashed: 1 | Page: 790036 Trashed: 2 | Page: 790037 Trashed: 1 | Page: 790044 Trashed: 1 | Page: 790067 Trashed: 1 | Page: 790079 Trashed: 1 | Page: 790087 Trashed: 1 | Page: 790093 Trashed: 1 | Page: 790102 Trashed: 1 | Page: 790115 Trashed: 1 | Page: 790125 Trashed: 1 | Page: 790133 Trashed: 1 | Page: 790134 Trashed: 1 | Page: 790155 Trashed: 1 | Page: 790165 Trashed: 1 | Page: 790173 Trashed: 1 | Page: 790184 Trashed: 1 | Page: 790192 Trashed: 1 | Page: 790199 Trashed: 1 | Page: 790207 Trashed: 1 | Page: 790212 Trashed: 1 | Page: 790223 Trashed: 1 | Page: 790235 Trashed: 1 | Page: 790237 Trashed: 1 | Page: 790238 Trashed: 1 | Page: 790284 Trashed: 1 | Page: 790331 Trashed: 1 | Page: 790350 Trashed: 1 | Page: 790351 Trashed: 1 | Page: 790366 Trashed: 1 | Page: 790400 Trashed: 1 | Page: 790419 Trashed: 1 | Page: 790420 Trashed: 1 | Page: 790438 Trashed: 1 | Page: 790445 Trashed: 1 | Page: 790466 Trashed: 1 | Page: 790469 Trashed: 1 | Page: 790475 Trashed: 1 | Page: 790513 Trashed: 1 | Page: 790515 Trashed: 1 | Page: 790526 Trashed: 1 | Page: 790539 Trashed: 1 | Page: 790550 Trashed: 1 | Page: 790575 Trashed: 1 | Page: 790586 Trashed: 1 | Page: 790588 Trashed: 1 | Page: 790589 Trashed: 1 | Page: 790592 Trashed: 1 | Page: 790602 Trashed: 1 | Page: 790605 Trashed: 1 | Page: 790607 Trashed: 1 | Page: 790613 Trashed: 1 | Page: 790639 Trashed: 1 | Page: 790694 Trashed: 1 | Page: 790706 Trashed: 1 | Page: 790725 Trashed: 1 | Page: 790778 Trashed: 1 | Page: 790784 Trashed: 1 | Page: 790791 Trashed: 1 | Page: 790802 Trashed: 2 | Page: 790880 Trashed: 1 | Page: 790882 Trashed: 1 | Page: 790899 Trashed: 1 | Page: 790905 Trashed: 1 | Page: 790910 Trashed: 1 | Page: 790911 Trashed: 1 | Page: 790924 Trashed: 1 | Page: 790951 Trashed: 1 | Page: 790964 Trashed: 1 | Page: 790973 Trashed: 1 | Page: 791024 Trashed: 1 | Page: 791030 Trashed: 1 | Page: 791033 Trashed: 2 | Page: 791049 Trashed: 1 | Page: 791062 Trashed: 1 | Page: 791074 Trashed: 1 | Page: 791075 Trashed: 1 | Page: 791080 Trashed: 1 | Page: 791089 Trashed: 2 | Page: 791098 Trashed: 1 | Page: 791117 Trashed: 1 | Page: 791126 Trashed: 1 | Page: 791151 Trashed: 1 | Page: 791153 Trashed: 1 | Page: 791158 Trashed: 2 | Page: 791162 Trashed: 1 | Page: 791168 Trashed: 1 | Page: 791171 Trashed: 1 | Page: 791174 Trashed: 1 | Page: 791182 Trashed: 1 | Page: 791186 Trashed: 1 | Page: 791189 Trashed: 1 | Page: 791200 Trashed: 1 | Page: 791205 Trashed: 1 | Page: 791209 Trashed: 1 | Page: 791230 Trashed: 1 | Page: 791239 Trashed: 1 | Page: 791253 Trashed: 2 | Page: 791260 Trashed: 1 | Page: 791263 Trashed: 1 | Page: 791266 Trashed: 1 | Page: 791283 Trashed: 1 | Page: 791285 Trashed: 1 | Page: 791294 Trashed: 1 | Page: 791314 Trashed: 1 | Page: 791341 Trashed: 1 | Page: 791350 Trashed: 1 | Page: 791361 Trashed: 1 | Page: 791366 Trashed: 1 | Page: 791370 Trashed: 1 | Page: 791404 Trashed: 2 | Page: 791408 Trashed: 1 | Page: 791421 Trashed: 1 | Page: 791424 Trashed: 1 | Page: 791429 Trashed: 1 | Page: 791452 Trashed: 1 | Page: 791482 Trashed: 1 | Page: 791525 Trashed: 1 | Page: 791534 Trashed: 1 | Page: 791542 Trashed: 1 | Total 294
Tlb_tot_thrash: 7413
========================================Page fault statistics==============================
Shader0: Page_table_access:8639 Page_hit: 7894 Page_miss: 745 Page_hit_rate: 0.913763
Shader1: Page_table_access:8635 Page_hit: 7878 Page_miss: 757 Page_hit_rate: 0.912334
Shader2: Page_table_access:8605 Page_hit: 7885 Page_miss: 720 Page_hit_rate: 0.916328
Shader3: Page_table_access:8678 Page_hit: 7868 Page_miss: 810 Page_hit_rate: 0.906660
Shader4: Page_table_access:8644 Page_hit: 7841 Page_miss: 803 Page_hit_rate: 0.907103
Shader5: Page_table_access:8703 Page_hit: 7916 Page_miss: 787 Page_hit_rate: 0.909571
Shader6: Page_table_access:8556 Page_hit: 7813 Page_miss: 743 Page_hit_rate: 0.913160
Shader7: Page_table_access:8500 Page_hit: 7776 Page_miss: 724 Page_hit_rate: 0.914824
Shader8: Page_table_access:8635 Page_hit: 7874 Page_miss: 761 Page_hit_rate: 0.911870
Shader9: Page_table_access:8587 Page_hit: 7792 Page_miss: 795 Page_hit_rate: 0.907418
Shader10: Page_table_access:8619 Page_hit: 7854 Page_miss: 765 Page_hit_rate: 0.911243
Shader11: Page_table_access:8667 Page_hit: 7834 Page_miss: 833 Page_hit_rate: 0.903888
Shader12: Page_table_access:8613 Page_hit: 7836 Page_miss: 777 Page_hit_rate: 0.909788
Shader13: Page_table_access:8517 Page_hit: 7773 Page_miss: 744 Page_hit_rate: 0.912645
Shader14: Page_table_access:8672 Page_hit: 7941 Page_miss: 731 Page_hit_rate: 0.915706
Shader15: Page_table_access:8743 Page_hit: 7928 Page_miss: 815 Page_hit_rate: 0.906783
Shader16: Page_table_access:8534 Page_hit: 7798 Page_miss: 736 Page_hit_rate: 0.913757
Shader17: Page_table_access:8675 Page_hit: 7954 Page_miss: 721 Page_hit_rate: 0.916888
Shader18: Page_table_access:8380 Page_hit: 7629 Page_miss: 751 Page_hit_rate: 0.910382
Shader19: Page_table_access:8671 Page_hit: 7891 Page_miss: 780 Page_hit_rate: 0.910045
Shader20: Page_table_access:8683 Page_hit: 7869 Page_miss: 814 Page_hit_rate: 0.906254
Shader21: Page_table_access:8721 Page_hit: 7953 Page_miss: 768 Page_hit_rate: 0.911937
Shader22: Page_table_access:8564 Page_hit: 7788 Page_miss: 776 Page_hit_rate: 0.909388
Shader23: Page_table_access:8583 Page_hit: 7803 Page_miss: 780 Page_hit_rate: 0.909123
Shader24: Page_table_access:8717 Page_hit: 7935 Page_miss: 782 Page_hit_rate: 0.910290
Shader25: Page_table_access:8733 Page_hit: 7934 Page_miss: 799 Page_hit_rate: 0.908508
Shader26: Page_table_access:8439 Page_hit: 7663 Page_miss: 776 Page_hit_rate: 0.908046
Shader27: Page_table_access:8587 Page_hit: 7833 Page_miss: 754 Page_hit_rate: 0.912193
Page_table_tot_access: 241300 Page_tot_hit: 219753, Page_tot_miss 21547, Page_tot_hit_rate: 0.910704 Page_tot_fault: 344 Page_tot_pending: 19126
Total_memory_access_page_fault: 344, Average_latency: 17367688.000000
========================================Page thrashing statistics==============================
Page_validate: 21504 Page_evict_dirty: 0 Page_evict_not_dirty: 16384
Page: 787456 Thrashed: 2
Page: 787457 Thrashed: 2
Page: 787458 Thrashed: 2
Page: 787459 Thrashed: 2
Page: 787460 Thrashed: 2
Page: 787461 Thrashed: 2
Page: 787462 Thrashed: 2
Page: 787463 Thrashed: 2
Page: 787464 Thrashed: 2
Page: 787465 Thrashed: 2
Page: 787466 Thrashed: 2
Page: 787467 Thrashed: 2
Page: 787468 Thrashed: 2
Page: 787469 Thrashed: 2
Page: 787470 Thrashed: 2
Page: 787471 Thrashed: 2
Page: 787472 Thrashed: 2
Page: 787473 Thrashed: 2
Page: 787474 Thrashed: 2
Page: 787475 Thrashed: 2
Page: 787476 Thrashed: 2
Page: 787477 Thrashed: 2
Page: 787478 Thrashed: 2
Page: 787479 Thrashed: 2
Page: 787480 Thrashed: 2
Page: 787481 Thrashed: 2
Page: 787482 Thrashed: 2
Page: 787483 Thrashed: 2
Page: 787484 Thrashed: 2
Page: 787485 Thrashed: 2
Page: 787486 Thrashed: 2
Page: 787487 Thrashed: 2
Page: 787488 Thrashed: 2
Page: 787489 Thrashed: 2
Page: 787490 Thrashed: 2
Page: 787491 Thrashed: 2
Page: 787492 Thrashed: 2
Page: 787493 Thrashed: 2
Page: 787494 Thrashed: 2
Page: 787495 Thrashed: 2
Page: 787496 Thrashed: 2
Page: 787497 Thrashed: 2
Page: 787498 Thrashed: 2
Page: 787499 Thrashed: 2
Page: 787500 Thrashed: 2
Page: 787501 Thrashed: 2
Page: 787502 Thrashed: 2
Page: 787503 Thrashed: 2
Page: 787504 Thrashed: 2
Page: 787505 Thrashed: 2
Page: 787506 Thrashed: 2
Page: 787507 Thrashed: 2
Page: 787508 Thrashed: 2
Page: 787509 Thrashed: 2
Page: 787510 Thrashed: 2
Page: 787511 Thrashed: 2
Page: 787512 Thrashed: 2
Page: 787513 Thrashed: 2
Page: 787514 Thrashed: 2
Page: 787515 Thrashed: 2
Page: 787516 Thrashed: 2
Page: 787517 Thrashed: 2
Page: 787518 Thrashed: 2
Page: 787519 Thrashed: 2
Page: 787520 Thrashed: 2
Page: 787521 Thrashed: 2
Page: 787522 Thrashed: 2
Page: 787523 Thrashed: 2
Page: 787524 Thrashed: 2
Page: 787525 Thrashed: 2
Page: 787526 Thrashed: 2
Page: 787527 Thrashed: 2
Page: 787528 Thrashed: 2
Page: 787529 Thrashed: 2
Page: 787530 Thrashed: 2
Page: 787531 Thrashed: 2
Page: 787532 Thrashed: 2
Page: 787533 Thrashed: 2
Page: 787534 Thrashed: 2
Page: 787535 Thrashed: 2
Page: 787536 Thrashed: 2
Page: 787537 Thrashed: 2
Page: 787538 Thrashed: 2
Page: 787539 Thrashed: 2
Page: 787540 Thrashed: 2
Page: 787541 Thrashed: 2
Page: 787542 Thrashed: 2
Page: 787543 Thrashed: 2
Page: 787544 Thrashed: 2
Page: 787545 Thrashed: 2
Page: 787546 Thrashed: 2
Page: 787547 Thrashed: 2
Page: 787548 Thrashed: 2
Page: 787549 Thrashed: 2
Page: 787550 Thrashed: 2
Page: 787551 Thrashed: 2
Page: 787552 Thrashed: 2
Page: 787553 Thrashed: 2
Page: 787554 Thrashed: 2
Page: 787555 Thrashed: 2
Page: 787556 Thrashed: 2
Page: 787557 Thrashed: 2
Page: 787558 Thrashed: 2
Page: 787559 Thrashed: 2
Page: 787560 Thrashed: 2
Page: 787561 Thrashed: 2
Page: 787562 Thrashed: 2
Page: 787563 Thrashed: 2
Page: 787564 Thrashed: 2
Page: 787565 Thrashed: 2
Page: 787566 Thrashed: 2
Page: 787567 Thrashed: 2
Page: 787568 Thrashed: 2
Page: 787569 Thrashed: 2
Page: 787570 Thrashed: 2
Page: 787571 Thrashed: 2
Page: 787572 Thrashed: 2
Page: 787573 Thrashed: 2
Page: 787574 Thrashed: 2
Page: 787575 Thrashed: 2
Page: 787576 Thrashed: 2
Page: 787577 Thrashed: 2
Page: 787578 Thrashed: 2
Page: 787579 Thrashed: 2
Page: 787580 Thrashed: 2
Page: 787581 Thrashed: 2
Page: 787582 Thrashed: 2
Page: 787583 Thrashed: 2
Page: 787584 Thrashed: 2
Page: 787585 Thrashed: 2
Page: 787586 Thrashed: 2
Page: 787587 Thrashed: 2
Page: 787588 Thrashed: 2
Page: 787589 Thrashed: 2
Page: 787590 Thrashed: 2
Page: 787591 Thrashed: 2
Page: 787592 Thrashed: 2
Page: 787593 Thrashed: 2
Page: 787594 Thrashed: 2
Page: 787595 Thrashed: 2
Page: 787596 Thrashed: 2
Page: 787597 Thrashed: 2
Page: 787598 Thrashed: 2
Page: 787599 Thrashed: 2
Page: 787600 Thrashed: 2
Page: 787601 Thrashed: 2
Page: 787602 Thrashed: 2
Page: 787603 Thrashed: 2
Page: 787604 Thrashed: 2
Page: 787605 Thrashed: 2
Page: 787606 Thrashed: 2
Page: 787607 Thrashed: 2
Page: 787608 Thrashed: 2
Page: 787609 Thrashed: 2
Page: 787610 Thrashed: 2
Page: 787611 Thrashed: 2
Page: 787612 Thrashed: 2
Page: 787613 Thrashed: 2
Page: 787614 Thrashed: 2
Page: 787615 Thrashed: 2
Page: 787616 Thrashed: 2
Page: 787617 Thrashed: 2
Page: 787618 Thrashed: 2
Page: 787619 Thrashed: 2
Page: 787620 Thrashed: 2
Page: 787621 Thrashed: 2
Page: 787622 Thrashed: 2
Page: 787623 Thrashed: 2
Page: 787624 Thrashed: 2
Page: 787625 Thrashed: 2
Page: 787626 Thrashed: 2
Page: 787627 Thrashed: 2
Page: 787628 Thrashed: 2
Page: 787629 Thrashed: 2
Page: 787630 Thrashed: 2
Page: 787631 Thrashed: 2
Page: 787632 Thrashed: 2
Page: 787633 Thrashed: 2
Page: 787634 Thrashed: 2
Page: 787635 Thrashed: 2
Page: 787636 Thrashed: 2
Page: 787637 Thrashed: 2
Page: 787638 Thrashed: 2
Page: 787639 Thrashed: 2
Page: 787640 Thrashed: 2
Page: 787641 Thrashed: 2
Page: 787642 Thrashed: 2
Page: 787643 Thrashed: 2
Page: 787644 Thrashed: 2
Page: 787645 Thrashed: 2
Page: 787646 Thrashed: 2
Page: 787647 Thrashed: 2
Page: 787648 Thrashed: 2
Page: 787649 Thrashed: 2
Page: 787650 Thrashed: 2
Page: 787651 Thrashed: 2
Page: 787652 Thrashed: 2
Page: 787653 Thrashed: 2
Page: 787654 Thrashed: 2
Page: 787655 Thrashed: 2
Page: 787656 Thrashed: 2
Page: 787657 Thrashed: 2
Page: 787658 Thrashed: 2
Page: 787659 Thrashed: 2
Page: 787660 Thrashed: 2
Page: 787661 Thrashed: 2
Page: 787662 Thrashed: 2
Page: 787663 Thrashed: 2
Page: 787664 Thrashed: 2
Page: 787665 Thrashed: 2
Page: 787666 Thrashed: 2
Page: 787667 Thrashed: 2
Page: 787668 Thrashed: 2
Page: 787669 Thrashed: 2
Page: 787670 Thrashed: 2
Page: 787671 Thrashed: 2
Page: 787672 Thrashed: 2
Page: 787673 Thrashed: 2
Page: 787674 Thrashed: 2
Page: 787675 Thrashed: 2
Page: 787676 Thrashed: 2
Page: 787677 Thrashed: 2
Page: 787678 Thrashed: 2
Page: 787679 Thrashed: 2
Page: 787680 Thrashed: 2
Page: 787681 Thrashed: 2
Page: 787682 Thrashed: 2
Page: 787683 Thrashed: 2
Page: 787684 Thrashed: 2
Page: 787685 Thrashed: 2
Page: 787686 Thrashed: 2
Page: 787687 Thrashed: 2
Page: 787688 Thrashed: 2
Page: 787689 Thrashed: 2
Page: 787690 Thrashed: 2
Page: 787691 Thrashed: 2
Page: 787692 Thrashed: 2
Page: 787693 Thrashed: 2
Page: 787694 Thrashed: 2
Page: 787695 Thrashed: 2
Page: 787696 Thrashed: 2
Page: 787697 Thrashed: 2
Page: 787698 Thrashed: 2
Page: 787699 Thrashed: 2
Page: 787700 Thrashed: 2
Page: 787701 Thrashed: 2
Page: 787702 Thrashed: 2
Page: 787703 Thrashed: 2
Page: 787704 Thrashed: 2
Page: 787705 Thrashed: 2
Page: 787706 Thrashed: 2
Page: 787707 Thrashed: 2
Page: 787708 Thrashed: 2
Page: 787709 Thrashed: 2
Page: 787710 Thrashed: 2
Page: 787711 Thrashed: 2
Page: 787712 Thrashed: 2
Page: 787713 Thrashed: 2
Page: 787714 Thrashed: 2
Page: 787715 Thrashed: 2
Page: 787716 Thrashed: 2
Page: 787717 Thrashed: 2
Page: 787718 Thrashed: 2
Page: 787719 Thrashed: 2
Page: 787720 Thrashed: 2
Page: 787721 Thrashed: 2
Page: 787722 Thrashed: 2
Page: 787723 Thrashed: 2
Page: 787724 Thrashed: 2
Page: 787725 Thrashed: 2
Page: 787726 Thrashed: 2
Page: 787727 Thrashed: 2
Page: 787728 Thrashed: 2
Page: 787729 Thrashed: 2
Page: 787730 Thrashed: 2
Page: 787731 Thrashed: 2
Page: 787732 Thrashed: 2
Page: 787733 Thrashed: 2
Page: 787734 Thrashed: 2
Page: 787735 Thrashed: 2
Page: 787736 Thrashed: 2
Page: 787737 Thrashed: 2
Page: 787738 Thrashed: 2
Page: 787739 Thrashed: 2
Page: 787740 Thrashed: 2
Page: 787741 Thrashed: 2
Page: 787742 Thrashed: 2
Page: 787743 Thrashed: 2
Page: 787744 Thrashed: 2
Page: 787745 Thrashed: 2
Page: 787746 Thrashed: 2
Page: 787747 Thrashed: 2
Page: 787748 Thrashed: 2
Page: 787749 Thrashed: 2
Page: 787750 Thrashed: 2
Page: 787751 Thrashed: 2
Page: 787752 Thrashed: 2
Page: 787753 Thrashed: 2
Page: 787754 Thrashed: 2
Page: 787755 Thrashed: 2
Page: 787756 Thrashed: 2
Page: 787757 Thrashed: 2
Page: 787758 Thrashed: 2
Page: 787759 Thrashed: 2
Page: 787760 Thrashed: 2
Page: 787761 Thrashed: 2
Page: 787762 Thrashed: 2
Page: 787763 Thrashed: 2
Page: 787764 Thrashed: 2
Page: 787765 Thrashed: 2
Page: 787766 Thrashed: 2
Page: 787767 Thrashed: 2
Page: 787768 Thrashed: 2
Page: 787769 Thrashed: 2
Page: 787770 Thrashed: 2
Page: 787771 Thrashed: 2
Page: 787772 Thrashed: 2
Page: 787773 Thrashed: 2
Page: 787774 Thrashed: 2
Page: 787775 Thrashed: 2
Page: 787776 Thrashed: 2
Page: 787777 Thrashed: 2
Page: 787778 Thrashed: 2
Page: 787779 Thrashed: 2
Page: 787780 Thrashed: 2
Page: 787781 Thrashed: 2
Page: 787782 Thrashed: 2
Page: 787783 Thrashed: 2
Page: 787784 Thrashed: 2
Page: 787785 Thrashed: 2
Page: 787786 Thrashed: 2
Page: 787787 Thrashed: 2
Page: 787788 Thrashed: 2
Page: 787789 Thrashed: 2
Page: 787790 Thrashed: 2
Page: 787791 Thrashed: 2
Page: 787792 Thrashed: 2
Page: 787793 Thrashed: 2
Page: 787794 Thrashed: 2
Page: 787795 Thrashed: 2
Page: 787796 Thrashed: 2
Page: 787797 Thrashed: 2
Page: 787798 Thrashed: 2
Page: 787799 Thrashed: 2
Page: 787800 Thrashed: 2
Page: 787801 Thrashed: 2
Page: 787802 Thrashed: 2
Page: 787803 Thrashed: 2
Page: 787804 Thrashed: 2
Page: 787805 Thrashed: 2
Page: 787806 Thrashed: 2
Page: 787807 Thrashed: 2
Page: 787808 Thrashed: 2
Page: 787809 Thrashed: 2
Page: 787810 Thrashed: 2
Page: 787811 Thrashed: 2
Page: 787812 Thrashed: 2
Page: 787813 Thrashed: 2
Page: 787814 Thrashed: 2
Page: 787815 Thrashed: 2
Page: 787816 Thrashed: 2
Page: 787817 Thrashed: 2
Page: 787818 Thrashed: 2
Page: 787819 Thrashed: 2
Page: 787820 Thrashed: 2
Page: 787821 Thrashed: 2
Page: 787822 Thrashed: 2
Page: 787823 Thrashed: 2
Page: 787824 Thrashed: 2
Page: 787825 Thrashed: 2
Page: 787826 Thrashed: 2
Page: 787827 Thrashed: 2
Page: 787828 Thrashed: 2
Page: 787829 Thrashed: 2
Page: 787830 Thrashed: 2
Page: 787831 Thrashed: 2
Page: 787832 Thrashed: 2
Page: 787833 Thrashed: 2
Page: 787834 Thrashed: 2
Page: 787835 Thrashed: 2
Page: 787836 Thrashed: 2
Page: 787837 Thrashed: 2
Page: 787838 Thrashed: 2
Page: 787839 Thrashed: 2
Page: 787840 Thrashed: 2
Page: 787841 Thrashed: 2
Page: 787842 Thrashed: 2
Page: 787843 Thrashed: 2
Page: 787844 Thrashed: 2
Page: 787845 Thrashed: 2
Page: 787846 Thrashed: 2
Page: 787847 Thrashed: 2
Page: 787848 Thrashed: 2
Page: 787849 Thrashed: 2
Page: 787850 Thrashed: 2
Page: 787851 Thrashed: 2
Page: 787852 Thrashed: 2
Page: 787853 Thrashed: 2
Page: 787854 Thrashed: 2
Page: 787855 Thrashed: 2
Page: 787856 Thrashed: 2
Page: 787857 Thrashed: 2
Page: 787858 Thrashed: 2
Page: 787859 Thrashed: 2
Page: 787860 Thrashed: 2
Page: 787861 Thrashed: 2
Page: 787862 Thrashed: 2
Page: 787863 Thrashed: 2
Page: 787864 Thrashed: 2
Page: 787865 Thrashed: 2
Page: 787866 Thrashed: 2
Page: 787867 Thrashed: 2
Page: 787868 Thrashed: 2
Page: 787869 Thrashed: 2
Page: 787870 Thrashed: 2
Page: 787871 Thrashed: 2
Page: 787872 Thrashed: 2
Page: 787873 Thrashed: 2
Page: 787874 Thrashed: 2
Page: 787875 Thrashed: 2
Page: 787876 Thrashed: 2
Page: 787877 Thrashed: 2
Page: 787878 Thrashed: 2
Page: 787879 Thrashed: 2
Page: 787880 Thrashed: 2
Page: 787881 Thrashed: 2
Page: 787882 Thrashed: 2
Page: 787883 Thrashed: 2
Page: 787884 Thrashed: 2
Page: 787885 Thrashed: 2
Page: 787886 Thrashed: 2
Page: 787887 Thrashed: 2
Page: 787888 Thrashed: 2
Page: 787889 Thrashed: 2
Page: 787890 Thrashed: 2
Page: 787891 Thrashed: 2
Page: 787892 Thrashed: 2
Page: 787893 Thrashed: 2
Page: 787894 Thrashed: 2
Page: 787895 Thrashed: 2
Page: 787896 Thrashed: 2
Page: 787897 Thrashed: 2
Page: 787898 Thrashed: 2
Page: 787899 Thrashed: 2
Page: 787900 Thrashed: 2
Page: 787901 Thrashed: 2
Page: 787902 Thrashed: 2
Page: 787903 Thrashed: 2
Page: 787904 Thrashed: 2
Page: 787905 Thrashed: 2
Page: 787906 Thrashed: 2
Page: 787907 Thrashed: 2
Page: 787908 Thrashed: 2
Page: 787909 Thrashed: 2
Page: 787910 Thrashed: 2
Page: 787911 Thrashed: 2
Page: 787912 Thrashed: 2
Page: 787913 Thrashed: 2
Page: 787914 Thrashed: 2
Page: 787915 Thrashed: 2
Page: 787916 Thrashed: 2
Page: 787917 Thrashed: 2
Page: 787918 Thrashed: 2
Page: 787919 Thrashed: 2
Page: 787920 Thrashed: 2
Page: 787921 Thrashed: 2
Page: 787922 Thrashed: 2
Page: 787923 Thrashed: 2
Page: 787924 Thrashed: 2
Page: 787925 Thrashed: 2
Page: 787926 Thrashed: 2
Page: 787927 Thrashed: 2
Page: 787928 Thrashed: 2
Page: 787929 Thrashed: 2
Page: 787930 Thrashed: 2
Page: 787931 Thrashed: 2
Page: 787932 Thrashed: 2
Page: 787933 Thrashed: 2
Page: 787934 Thrashed: 2
Page: 787935 Thrashed: 2
Page: 787936 Thrashed: 2
Page: 787937 Thrashed: 2
Page: 787938 Thrashed: 2
Page: 787939 Thrashed: 2
Page: 787940 Thrashed: 2
Page: 787941 Thrashed: 2
Page: 787942 Thrashed: 2
Page: 787943 Thrashed: 2
Page: 787944 Thrashed: 2
Page: 787945 Thrashed: 2
Page: 787946 Thrashed: 2
Page: 787947 Thrashed: 2
Page: 787948 Thrashed: 2
Page: 787949 Thrashed: 2
Page: 787950 Thrashed: 2
Page: 787951 Thrashed: 2
Page: 787952 Thrashed: 2
Page: 787953 Thrashed: 2
Page: 787954 Thrashed: 2
Page: 787955 Thrashed: 2
Page: 787956 Thrashed: 2
Page: 787957 Thrashed: 2
Page: 787958 Thrashed: 2
Page: 787959 Thrashed: 2
Page: 787960 Thrashed: 2
Page: 787961 Thrashed: 2
Page: 787962 Thrashed: 2
Page: 787963 Thrashed: 2
Page: 787964 Thrashed: 2
Page: 787965 Thrashed: 2
Page: 787966 Thrashed: 2
Page: 787967 Thrashed: 2
Page: 787968 Thrashed: 4
Page: 787969 Thrashed: 4
Page: 787970 Thrashed: 4
Page: 787971 Thrashed: 4
Page: 787972 Thrashed: 4
Page: 787973 Thrashed: 4
Page: 787974 Thrashed: 4
Page: 787975 Thrashed: 4
Page: 787976 Thrashed: 4
Page: 787977 Thrashed: 4
Page: 787978 Thrashed: 4
Page: 787979 Thrashed: 4
Page: 787980 Thrashed: 4
Page: 787981 Thrashed: 4
Page: 787982 Thrashed: 4
Page: 787983 Thrashed: 4
Page: 787984 Thrashed: 4
Page: 787985 Thrashed: 4
Page: 787986 Thrashed: 4
Page: 787987 Thrashed: 4
Page: 787988 Thrashed: 4
Page: 787989 Thrashed: 4
Page: 787990 Thrashed: 4
Page: 787991 Thrashed: 4
Page: 787992 Thrashed: 4
Page: 787993 Thrashed: 4
Page: 787994 Thrashed: 4
Page: 787995 Thrashed: 4
Page: 787996 Thrashed: 4
Page: 787997 Thrashed: 4
Page: 787998 Thrashed: 4
Page: 787999 Thrashed: 4
Page: 788000 Thrashed: 4
Page: 788001 Thrashed: 4
Page: 788002 Thrashed: 4
Page: 788003 Thrashed: 4
Page: 788004 Thrashed: 4
Page: 788005 Thrashed: 4
Page: 788006 Thrashed: 4
Page: 788007 Thrashed: 4
Page: 788008 Thrashed: 4
Page: 788009 Thrashed: 4
Page: 788010 Thrashed: 4
Page: 788011 Thrashed: 4
Page: 788012 Thrashed: 4
Page: 788013 Thrashed: 4
Page: 788014 Thrashed: 4
Page: 788015 Thrashed: 4
Page: 788016 Thrashed: 4
Page: 788017 Thrashed: 4
Page: 788018 Thrashed: 4
Page: 788019 Thrashed: 4
Page: 788020 Thrashed: 4
Page: 788021 Thrashed: 4
Page: 788022 Thrashed: 4
Page: 788023 Thrashed: 4
Page: 788024 Thrashed: 4
Page: 788025 Thrashed: 4
Page: 788026 Thrashed: 4
Page: 788027 Thrashed: 4
Page: 788028 Thrashed: 4
Page: 788029 Thrashed: 4
Page: 788030 Thrashed: 4
Page: 788031 Thrashed: 4
Page: 788032 Thrashed: 4
Page: 788033 Thrashed: 4
Page: 788034 Thrashed: 4
Page: 788035 Thrashed: 4
Page: 788036 Thrashed: 4
Page: 788037 Thrashed: 4
Page: 788038 Thrashed: 4
Page: 788039 Thrashed: 4
Page: 788040 Thrashed: 4
Page: 788041 Thrashed: 4
Page: 788042 Thrashed: 4
Page: 788043 Thrashed: 4
Page: 788044 Thrashed: 4
Page: 788045 Thrashed: 4
Page: 788046 Thrashed: 4
Page: 788047 Thrashed: 4
Page: 788048 Thrashed: 4
Page: 788049 Thrashed: 4
Page: 788050 Thrashed: 4
Page: 788051 Thrashed: 4
Page: 788052 Thrashed: 4
Page: 788053 Thrashed: 4
Page: 788054 Thrashed: 4
Page: 788055 Thrashed: 4
Page: 788056 Thrashed: 4
Page: 788057 Thrashed: 4
Page: 788058 Thrashed: 4
Page: 788059 Thrashed: 4
Page: 788060 Thrashed: 4
Page: 788061 Thrashed: 4
Page: 788062 Thrashed: 4
Page: 788063 Thrashed: 4
Page: 788064 Thrashed: 4
Page: 788065 Thrashed: 4
Page: 788066 Thrashed: 4
Page: 788067 Thrashed: 4
Page: 788068 Thrashed: 4
Page: 788069 Thrashed: 4
Page: 788070 Thrashed: 4
Page: 788071 Thrashed: 4
Page: 788072 Thrashed: 4
Page: 788073 Thrashed: 4
Page: 788074 Thrashed: 4
Page: 788075 Thrashed: 4
Page: 788076 Thrashed: 4
Page: 788077 Thrashed: 4
Page: 788078 Thrashed: 4
Page: 788079 Thrashed: 4
Page: 788080 Thrashed: 4
Page: 788081 Thrashed: 4
Page: 788082 Thrashed: 4
Page: 788083 Thrashed: 4
Page: 788084 Thrashed: 4
Page: 788085 Thrashed: 4
Page: 788086 Thrashed: 4
Page: 788087 Thrashed: 4
Page: 788088 Thrashed: 4
Page: 788089 Thrashed: 4
Page: 788090 Thrashed: 4
Page: 788091 Thrashed: 4
Page: 788092 Thrashed: 4
Page: 788093 Thrashed: 4
Page: 788094 Thrashed: 4
Page: 788095 Thrashed: 4
Page: 788096 Thrashed: 4
Page: 788097 Thrashed: 4
Page: 788098 Thrashed: 4
Page: 788099 Thrashed: 4
Page: 788100 Thrashed: 4
Page: 788101 Thrashed: 4
Page: 788102 Thrashed: 4
Page: 788103 Thrashed: 4
Page: 788104 Thrashed: 4
Page: 788105 Thrashed: 4
Page: 788106 Thrashed: 4
Page: 788107 Thrashed: 4
Page: 788108 Thrashed: 4
Page: 788109 Thrashed: 4
Page: 788110 Thrashed: 4
Page: 788111 Thrashed: 4
Page: 788112 Thrashed: 4
Page: 788113 Thrashed: 4
Page: 788114 Thrashed: 4
Page: 788115 Thrashed: 4
Page: 788116 Thrashed: 4
Page: 788117 Thrashed: 4
Page: 788118 Thrashed: 4
Page: 788119 Thrashed: 4
Page: 788120 Thrashed: 4
Page: 788121 Thrashed: 4
Page: 788122 Thrashed: 4
Page: 788123 Thrashed: 4
Page: 788124 Thrashed: 4
Page: 788125 Thrashed: 4
Page: 788126 Thrashed: 4
Page: 788127 Thrashed: 4
Page: 788128 Thrashed: 4
Page: 788129 Thrashed: 4
Page: 788130 Thrashed: 4
Page: 788131 Thrashed: 4
Page: 788132 Thrashed: 4
Page: 788133 Thrashed: 4
Page: 788134 Thrashed: 4
Page: 788135 Thrashed: 4
Page: 788136 Thrashed: 4
Page: 788137 Thrashed: 4
Page: 788138 Thrashed: 4
Page: 788139 Thrashed: 4
Page: 788140 Thrashed: 4
Page: 788141 Thrashed: 4
Page: 788142 Thrashed: 4
Page: 788143 Thrashed: 4
Page: 788144 Thrashed: 4
Page: 788145 Thrashed: 4
Page: 788146 Thrashed: 4
Page: 788147 Thrashed: 4
Page: 788148 Thrashed: 4
Page: 788149 Thrashed: 4
Page: 788150 Thrashed: 4
Page: 788151 Thrashed: 4
Page: 788152 Thrashed: 4
Page: 788153 Thrashed: 4
Page: 788154 Thrashed: 4
Page: 788155 Thrashed: 4
Page: 788156 Thrashed: 4
Page: 788157 Thrashed: 4
Page: 788158 Thrashed: 4
Page: 788159 Thrashed: 4
Page: 788160 Thrashed: 4
Page: 788161 Thrashed: 4
Page: 788162 Thrashed: 4
Page: 788163 Thrashed: 4
Page: 788164 Thrashed: 4
Page: 788165 Thrashed: 4
Page: 788166 Thrashed: 4
Page: 788167 Thrashed: 4
Page: 788168 Thrashed: 4
Page: 788169 Thrashed: 4
Page: 788170 Thrashed: 4
Page: 788171 Thrashed: 4
Page: 788172 Thrashed: 4
Page: 788173 Thrashed: 4
Page: 788174 Thrashed: 4
Page: 788175 Thrashed: 4
Page: 788176 Thrashed: 4
Page: 788177 Thrashed: 4
Page: 788178 Thrashed: 4
Page: 788179 Thrashed: 4
Page: 788180 Thrashed: 4
Page: 788181 Thrashed: 4
Page: 788182 Thrashed: 4
Page: 788183 Thrashed: 4
Page: 788184 Thrashed: 4
Page: 788185 Thrashed: 4
Page: 788186 Thrashed: 4
Page: 788187 Thrashed: 4
Page: 788188 Thrashed: 4
Page: 788189 Thrashed: 4
Page: 788190 Thrashed: 4
Page: 788191 Thrashed: 4
Page: 788192 Thrashed: 4
Page: 788193 Thrashed: 4
Page: 788194 Thrashed: 4
Page: 788195 Thrashed: 4
Page: 788196 Thrashed: 4
Page: 788197 Thrashed: 4
Page: 788198 Thrashed: 4
Page: 788199 Thrashed: 4
Page: 788200 Thrashed: 4
Page: 788201 Thrashed: 4
Page: 788202 Thrashed: 4
Page: 788203 Thrashed: 4
Page: 788204 Thrashed: 4
Page: 788205 Thrashed: 4
Page: 788206 Thrashed: 4
Page: 788207 Thrashed: 4
Page: 788208 Thrashed: 4
Page: 788209 Thrashed: 4
Page: 788210 Thrashed: 4
Page: 788211 Thrashed: 4
Page: 788212 Thrashed: 4
Page: 788213 Thrashed: 4
Page: 788214 Thrashed: 4
Page: 788215 Thrashed: 4
Page: 788216 Thrashed: 4
Page: 788217 Thrashed: 4
Page: 788218 Thrashed: 4
Page: 788219 Thrashed: 4
Page: 788220 Thrashed: 4
Page: 788221 Thrashed: 4
Page: 788222 Thrashed: 4
Page: 788223 Thrashed: 4
Page: 788224 Thrashed: 4
Page: 788225 Thrashed: 4
Page: 788226 Thrashed: 4
Page: 788227 Thrashed: 4
Page: 788228 Thrashed: 4
Page: 788229 Thrashed: 4
Page: 788230 Thrashed: 4
Page: 788231 Thrashed: 4
Page: 788232 Thrashed: 4
Page: 788233 Thrashed: 4
Page: 788234 Thrashed: 4
Page: 788235 Thrashed: 4
Page: 788236 Thrashed: 4
Page: 788237 Thrashed: 4
Page: 788238 Thrashed: 4
Page: 788239 Thrashed: 4
Page: 788240 Thrashed: 4
Page: 788241 Thrashed: 4
Page: 788242 Thrashed: 4
Page: 788243 Thrashed: 4
Page: 788244 Thrashed: 4
Page: 788245 Thrashed: 4
Page: 788246 Thrashed: 4
Page: 788247 Thrashed: 4
Page: 788248 Thrashed: 4
Page: 788249 Thrashed: 4
Page: 788250 Thrashed: 4
Page: 788251 Thrashed: 4
Page: 788252 Thrashed: 4
Page: 788253 Thrashed: 4
Page: 788254 Thrashed: 4
Page: 788255 Thrashed: 4
Page: 788256 Thrashed: 4
Page: 788257 Thrashed: 4
Page: 788258 Thrashed: 4
Page: 788259 Thrashed: 4
Page: 788260 Thrashed: 4
Page: 788261 Thrashed: 4
Page: 788262 Thrashed: 4
Page: 788263 Thrashed: 4
Page: 788264 Thrashed: 4
Page: 788265 Thrashed: 4
Page: 788266 Thrashed: 4
Page: 788267 Thrashed: 4
Page: 788268 Thrashed: 4
Page: 788269 Thrashed: 4
Page: 788270 Thrashed: 4
Page: 788271 Thrashed: 4
Page: 788272 Thrashed: 4
Page: 788273 Thrashed: 4
Page: 788274 Thrashed: 4
Page: 788275 Thrashed: 4
Page: 788276 Thrashed: 4
Page: 788277 Thrashed: 4
Page: 788278 Thrashed: 4
Page: 788279 Thrashed: 4
Page: 788280 Thrashed: 4
Page: 788281 Thrashed: 4
Page: 788282 Thrashed: 4
Page: 788283 Thrashed: 4
Page: 788284 Thrashed: 4
Page: 788285 Thrashed: 4
Page: 788286 Thrashed: 4
Page: 788287 Thrashed: 4
Page: 788288 Thrashed: 4
Page: 788289 Thrashed: 4
Page: 788290 Thrashed: 4
Page: 788291 Thrashed: 4
Page: 788292 Thrashed: 4
Page: 788293 Thrashed: 4
Page: 788294 Thrashed: 4
Page: 788295 Thrashed: 4
Page: 788296 Thrashed: 4
Page: 788297 Thrashed: 4
Page: 788298 Thrashed: 4
Page: 788299 Thrashed: 4
Page: 788300 Thrashed: 4
Page: 788301 Thrashed: 4
Page: 788302 Thrashed: 4
Page: 788303 Thrashed: 4
Page: 788304 Thrashed: 4
Page: 788305 Thrashed: 4
Page: 788306 Thrashed: 4
Page: 788307 Thrashed: 4
Page: 788308 Thrashed: 4
Page: 788309 Thrashed: 4
Page: 788310 Thrashed: 4
Page: 788311 Thrashed: 4
Page: 788312 Thrashed: 4
Page: 788313 Thrashed: 4
Page: 788314 Thrashed: 4
Page: 788315 Thrashed: 4
Page: 788316 Thrashed: 4
Page: 788317 Thrashed: 4
Page: 788318 Thrashed: 4
Page: 788319 Thrashed: 4
Page: 788320 Thrashed: 4
Page: 788321 Thrashed: 4
Page: 788322 Thrashed: 4
Page: 788323 Thrashed: 4
Page: 788324 Thrashed: 4
Page: 788325 Thrashed: 4
Page: 788326 Thrashed: 4
Page: 788327 Thrashed: 4
Page: 788328 Thrashed: 4
Page: 788329 Thrashed: 4
Page: 788330 Thrashed: 4
Page: 788331 Thrashed: 4
Page: 788332 Thrashed: 4
Page: 788333 Thrashed: 4
Page: 788334 Thrashed: 4
Page: 788335 Thrashed: 4
Page: 788336 Thrashed: 4
Page: 788337 Thrashed: 4
Page: 788338 Thrashed: 4
Page: 788339 Thrashed: 4
Page: 788340 Thrashed: 4
Page: 788341 Thrashed: 4
Page: 788342 Thrashed: 4
Page: 788343 Thrashed: 4
Page: 788344 Thrashed: 4
Page: 788345 Thrashed: 4
Page: 788346 Thrashed: 4
Page: 788347 Thrashed: 4
Page: 788348 Thrashed: 4
Page: 788349 Thrashed: 4
Page: 788350 Thrashed: 4
Page: 788351 Thrashed: 4
Page: 788352 Thrashed: 4
Page: 788353 Thrashed: 4
Page: 788354 Thrashed: 4
Page: 788355 Thrashed: 4
Page: 788356 Thrashed: 4
Page: 788357 Thrashed: 4
Page: 788358 Thrashed: 4
Page: 788359 Thrashed: 4
Page: 788360 Thrashed: 4
Page: 788361 Thrashed: 4
Page: 788362 Thrashed: 4
Page: 788363 Thrashed: 4
Page: 788364 Thrashed: 4
Page: 788365 Thrashed: 4
Page: 788366 Thrashed: 4
Page: 788367 Thrashed: 4
Page: 788368 Thrashed: 4
Page: 788369 Thrashed: 4
Page: 788370 Thrashed: 4
Page: 788371 Thrashed: 4
Page: 788372 Thrashed: 4
Page: 788373 Thrashed: 4
Page: 788374 Thrashed: 4
Page: 788375 Thrashed: 4
Page: 788376 Thrashed: 4
Page: 788377 Thrashed: 4
Page: 788378 Thrashed: 4
Page: 788379 Thrashed: 4
Page: 788380 Thrashed: 4
Page: 788381 Thrashed: 4
Page: 788382 Thrashed: 4
Page: 788383 Thrashed: 4
Page: 788384 Thrashed: 4
Page: 788385 Thrashed: 4
Page: 788386 Thrashed: 4
Page: 788387 Thrashed: 4
Page: 788388 Thrashed: 4
Page: 788389 Thrashed: 4
Page: 788390 Thrashed: 4
Page: 788391 Thrashed: 4
Page: 788392 Thrashed: 4
Page: 788393 Thrashed: 4
Page: 788394 Thrashed: 4
Page: 788395 Thrashed: 4
Page: 788396 Thrashed: 4
Page: 788397 Thrashed: 4
Page: 788398 Thrashed: 4
Page: 788399 Thrashed: 4
Page: 788400 Thrashed: 4
Page: 788401 Thrashed: 4
Page: 788402 Thrashed: 4
Page: 788403 Thrashed: 4
Page: 788404 Thrashed: 4
Page: 788405 Thrashed: 4
Page: 788406 Thrashed: 4
Page: 788407 Thrashed: 4
Page: 788408 Thrashed: 4
Page: 788409 Thrashed: 4
Page: 788410 Thrashed: 4
Page: 788411 Thrashed: 4
Page: 788412 Thrashed: 4
Page: 788413 Thrashed: 4
Page: 788414 Thrashed: 4
Page: 788415 Thrashed: 4
Page: 788416 Thrashed: 4
Page: 788417 Thrashed: 4
Page: 788418 Thrashed: 4
Page: 788419 Thrashed: 4
Page: 788420 Thrashed: 4
Page: 788421 Thrashed: 4
Page: 788422 Thrashed: 4
Page: 788423 Thrashed: 4
Page: 788424 Thrashed: 4
Page: 788425 Thrashed: 4
Page: 788426 Thrashed: 4
Page: 788427 Thrashed: 4
Page: 788428 Thrashed: 4
Page: 788429 Thrashed: 4
Page: 788430 Thrashed: 4
Page: 788431 Thrashed: 4
Page: 788432 Thrashed: 4
Page: 788433 Thrashed: 4
Page: 788434 Thrashed: 4
Page: 788435 Thrashed: 4
Page: 788436 Thrashed: 4
Page: 788437 Thrashed: 4
Page: 788438 Thrashed: 4
Page: 788439 Thrashed: 4
Page: 788440 Thrashed: 4
Page: 788441 Thrashed: 4
Page: 788442 Thrashed: 4
Page: 788443 Thrashed: 4
Page: 788444 Thrashed: 4
Page: 788445 Thrashed: 4
Page: 788446 Thrashed: 4
Page: 788447 Thrashed: 4
Page: 788448 Thrashed: 4
Page: 788449 Thrashed: 4
Page: 788450 Thrashed: 4
Page: 788451 Thrashed: 4
Page: 788452 Thrashed: 4
Page: 788453 Thrashed: 4
Page: 788454 Thrashed: 4
Page: 788455 Thrashed: 4
Page: 788456 Thrashed: 4
Page: 788457 Thrashed: 4
Page: 788458 Thrashed: 4
Page: 788459 Thrashed: 4
Page: 788460 Thrashed: 4
Page: 788461 Thrashed: 4
Page: 788462 Thrashed: 4
Page: 788463 Thrashed: 4
Page: 788464 Thrashed: 4
Page: 788465 Thrashed: 4
Page: 788466 Thrashed: 4
Page: 788467 Thrashed: 4
Page: 788468 Thrashed: 4
Page: 788469 Thrashed: 4
Page: 788470 Thrashed: 4
Page: 788471 Thrashed: 4
Page: 788472 Thrashed: 4
Page: 788473 Thrashed: 4
Page: 788474 Thrashed: 4
Page: 788475 Thrashed: 4
Page: 788476 Thrashed: 4
Page: 788477 Thrashed: 4
Page: 788478 Thrashed: 4
Page: 788479 Thrashed: 4
Page: 788480 Thrashed: 4
Page: 788481 Thrashed: 4
Page: 788482 Thrashed: 4
Page: 788483 Thrashed: 4
Page: 788484 Thrashed: 4
Page: 788485 Thrashed: 4
Page: 788486 Thrashed: 4
Page: 788487 Thrashed: 4
Page: 788488 Thrashed: 4
Page: 788489 Thrashed: 4
Page: 788490 Thrashed: 4
Page: 788491 Thrashed: 4
Page: 788492 Thrashed: 4
Page: 788493 Thrashed: 4
Page: 788494 Thrashed: 4
Page: 788495 Thrashed: 4
Page: 788496 Thrashed: 4
Page: 788497 Thrashed: 4
Page: 788498 Thrashed: 4
Page: 788499 Thrashed: 4
Page: 788500 Thrashed: 4
Page: 788501 Thrashed: 4
Page: 788502 Thrashed: 4
Page: 788503 Thrashed: 4
Page: 788504 Thrashed: 4
Page: 788505 Thrashed: 4
Page: 788506 Thrashed: 4
Page: 788507 Thrashed: 4
Page: 788508 Thrashed: 4
Page: 788509 Thrashed: 4
Page: 788510 Thrashed: 4
Page: 788511 Thrashed: 4
Page: 788512 Thrashed: 4
Page: 788513 Thrashed: 4
Page: 788514 Thrashed: 4
Page: 788515 Thrashed: 4
Page: 788516 Thrashed: 4
Page: 788517 Thrashed: 4
Page: 788518 Thrashed: 4
Page: 788519 Thrashed: 4
Page: 788520 Thrashed: 4
Page: 788521 Thrashed: 4
Page: 788522 Thrashed: 4
Page: 788523 Thrashed: 4
Page: 788524 Thrashed: 4
Page: 788525 Thrashed: 4
Page: 788526 Thrashed: 4
Page: 788527 Thrashed: 4
Page: 788528 Thrashed: 4
Page: 788529 Thrashed: 4
Page: 788530 Thrashed: 4
Page: 788531 Thrashed: 4
Page: 788532 Thrashed: 4
Page: 788533 Thrashed: 4
Page: 788534 Thrashed: 4
Page: 788535 Thrashed: 4
Page: 788536 Thrashed: 4
Page: 788537 Thrashed: 4
Page: 788538 Thrashed: 4
Page: 788539 Thrashed: 4
Page: 788540 Thrashed: 4
Page: 788541 Thrashed: 4
Page: 788542 Thrashed: 4
Page: 788543 Thrashed: 4
Page: 788544 Thrashed: 4
Page: 788545 Thrashed: 4
Page: 788546 Thrashed: 4
Page: 788547 Thrashed: 4
Page: 788548 Thrashed: 4
Page: 788549 Thrashed: 4
Page: 788550 Thrashed: 4
Page: 788551 Thrashed: 4
Page: 788552 Thrashed: 4
Page: 788553 Thrashed: 4
Page: 788554 Thrashed: 4
Page: 788555 Thrashed: 4
Page: 788556 Thrashed: 4
Page: 788557 Thrashed: 4
Page: 788558 Thrashed: 4
Page: 788559 Thrashed: 4
Page: 788560 Thrashed: 4
Page: 788561 Thrashed: 4
Page: 788562 Thrashed: 4
Page: 788563 Thrashed: 4
Page: 788564 Thrashed: 4
Page: 788565 Thrashed: 4
Page: 788566 Thrashed: 4
Page: 788567 Thrashed: 4
Page: 788568 Thrashed: 4
Page: 788569 Thrashed: 4
Page: 788570 Thrashed: 4
Page: 788571 Thrashed: 4
Page: 788572 Thrashed: 4
Page: 788573 Thrashed: 4
Page: 788574 Thrashed: 4
Page: 788575 Thrashed: 4
Page: 788576 Thrashed: 4
Page: 788577 Thrashed: 4
Page: 788578 Thrashed: 4
Page: 788579 Thrashed: 4
Page: 788580 Thrashed: 4
Page: 788581 Thrashed: 4
Page: 788582 Thrashed: 4
Page: 788583 Thrashed: 4
Page: 788584 Thrashed: 4
Page: 788585 Thrashed: 4
Page: 788586 Thrashed: 4
Page: 788587 Thrashed: 4
Page: 788588 Thrashed: 4
Page: 788589 Thrashed: 4
Page: 788590 Thrashed: 4
Page: 788591 Thrashed: 4
Page: 788592 Thrashed: 4
Page: 788593 Thrashed: 4
Page: 788594 Thrashed: 4
Page: 788595 Thrashed: 4
Page: 788596 Thrashed: 4
Page: 788597 Thrashed: 4
Page: 788598 Thrashed: 4
Page: 788599 Thrashed: 4
Page: 788600 Thrashed: 4
Page: 788601 Thrashed: 4
Page: 788602 Thrashed: 4
Page: 788603 Thrashed: 4
Page: 788604 Thrashed: 4
Page: 788605 Thrashed: 4
Page: 788606 Thrashed: 4
Page: 788607 Thrashed: 4
Page: 788608 Thrashed: 4
Page: 788609 Thrashed: 4
Page: 788610 Thrashed: 4
Page: 788611 Thrashed: 4
Page: 788612 Thrashed: 4
Page: 788613 Thrashed: 4
Page: 788614 Thrashed: 4
Page: 788615 Thrashed: 4
Page: 788616 Thrashed: 4
Page: 788617 Thrashed: 4
Page: 788618 Thrashed: 4
Page: 788619 Thrashed: 4
Page: 788620 Thrashed: 4
Page: 788621 Thrashed: 4
Page: 788622 Thrashed: 4
Page: 788623 Thrashed: 4
Page: 788624 Thrashed: 4
Page: 788625 Thrashed: 4
Page: 788626 Thrashed: 4
Page: 788627 Thrashed: 4
Page: 788628 Thrashed: 4
Page: 788629 Thrashed: 4
Page: 788630 Thrashed: 4
Page: 788631 Thrashed: 4
Page: 788632 Thrashed: 4
Page: 788633 Thrashed: 4
Page: 788634 Thrashed: 4
Page: 788635 Thrashed: 4
Page: 788636 Thrashed: 4
Page: 788637 Thrashed: 4
Page: 788638 Thrashed: 4
Page: 788639 Thrashed: 4
Page: 788640 Thrashed: 4
Page: 788641 Thrashed: 4
Page: 788642 Thrashed: 4
Page: 788643 Thrashed: 4
Page: 788644 Thrashed: 4
Page: 788645 Thrashed: 4
Page: 788646 Thrashed: 4
Page: 788647 Thrashed: 4
Page: 788648 Thrashed: 4
Page: 788649 Thrashed: 4
Page: 788650 Thrashed: 4
Page: 788651 Thrashed: 4
Page: 788652 Thrashed: 4
Page: 788653 Thrashed: 4
Page: 788654 Thrashed: 4
Page: 788655 Thrashed: 4
Page: 788656 Thrashed: 4
Page: 788657 Thrashed: 4
Page: 788658 Thrashed: 4
Page: 788659 Thrashed: 4
Page: 788660 Thrashed: 4
Page: 788661 Thrashed: 4
Page: 788662 Thrashed: 4
Page: 788663 Thrashed: 4
Page: 788664 Thrashed: 4
Page: 788665 Thrashed: 4
Page: 788666 Thrashed: 4
Page: 788667 Thrashed: 4
Page: 788668 Thrashed: 4
Page: 788669 Thrashed: 4
Page: 788670 Thrashed: 4
Page: 788671 Thrashed: 4
Page: 788672 Thrashed: 4
Page: 788673 Thrashed: 4
Page: 788674 Thrashed: 4
Page: 788675 Thrashed: 4
Page: 788676 Thrashed: 4
Page: 788677 Thrashed: 4
Page: 788678 Thrashed: 4
Page: 788679 Thrashed: 4
Page: 788680 Thrashed: 4
Page: 788681 Thrashed: 4
Page: 788682 Thrashed: 4
Page: 788683 Thrashed: 4
Page: 788684 Thrashed: 4
Page: 788685 Thrashed: 4
Page: 788686 Thrashed: 4
Page: 788687 Thrashed: 4
Page: 788688 Thrashed: 4
Page: 788689 Thrashed: 4
Page: 788690 Thrashed: 4
Page: 788691 Thrashed: 4
Page: 788692 Thrashed: 4
Page: 788693 Thrashed: 4
Page: 788694 Thrashed: 4
Page: 788695 Thrashed: 4
Page: 788696 Thrashed: 4
Page: 788697 Thrashed: 4
Page: 788698 Thrashed: 4
Page: 788699 Thrashed: 4
Page: 788700 Thrashed: 4
Page: 788701 Thrashed: 4
Page: 788702 Thrashed: 4
Page: 788703 Thrashed: 4
Page: 788704 Thrashed: 4
Page: 788705 Thrashed: 4
Page: 788706 Thrashed: 4
Page: 788707 Thrashed: 4
Page: 788708 Thrashed: 4
Page: 788709 Thrashed: 4
Page: 788710 Thrashed: 4
Page: 788711 Thrashed: 4
Page: 788712 Thrashed: 4
Page: 788713 Thrashed: 4
Page: 788714 Thrashed: 4
Page: 788715 Thrashed: 4
Page: 788716 Thrashed: 4
Page: 788717 Thrashed: 4
Page: 788718 Thrashed: 4
Page: 788719 Thrashed: 4
Page: 788720 Thrashed: 4
Page: 788721 Thrashed: 4
Page: 788722 Thrashed: 4
Page: 788723 Thrashed: 4
Page: 788724 Thrashed: 4
Page: 788725 Thrashed: 4
Page: 788726 Thrashed: 4
Page: 788727 Thrashed: 4
Page: 788728 Thrashed: 4
Page: 788729 Thrashed: 4
Page: 788730 Thrashed: 4
Page: 788731 Thrashed: 4
Page: 788732 Thrashed: 4
Page: 788733 Thrashed: 4
Page: 788734 Thrashed: 4
Page: 788735 Thrashed: 4
Page: 788736 Thrashed: 4
Page: 788737 Thrashed: 4
Page: 788738 Thrashed: 4
Page: 788739 Thrashed: 4
Page: 788740 Thrashed: 4
Page: 788741 Thrashed: 4
Page: 788742 Thrashed: 4
Page: 788743 Thrashed: 4
Page: 788744 Thrashed: 4
Page: 788745 Thrashed: 4
Page: 788746 Thrashed: 4
Page: 788747 Thrashed: 4
Page: 788748 Thrashed: 4
Page: 788749 Thrashed: 4
Page: 788750 Thrashed: 4
Page: 788751 Thrashed: 4
Page: 788752 Thrashed: 4
Page: 788753 Thrashed: 4
Page: 788754 Thrashed: 4
Page: 788755 Thrashed: 4
Page: 788756 Thrashed: 4
Page: 788757 Thrashed: 4
Page: 788758 Thrashed: 4
Page: 788759 Thrashed: 4
Page: 788760 Thrashed: 4
Page: 788761 Thrashed: 4
Page: 788762 Thrashed: 4
Page: 788763 Thrashed: 4
Page: 788764 Thrashed: 4
Page: 788765 Thrashed: 4
Page: 788766 Thrashed: 4
Page: 788767 Thrashed: 4
Page: 788768 Thrashed: 4
Page: 788769 Thrashed: 4
Page: 788770 Thrashed: 4
Page: 788771 Thrashed: 4
Page: 788772 Thrashed: 4
Page: 788773 Thrashed: 4
Page: 788774 Thrashed: 4
Page: 788775 Thrashed: 4
Page: 788776 Thrashed: 4
Page: 788777 Thrashed: 4
Page: 788778 Thrashed: 4
Page: 788779 Thrashed: 4
Page: 788780 Thrashed: 4
Page: 788781 Thrashed: 4
Page: 788782 Thrashed: 4
Page: 788783 Thrashed: 4
Page: 788784 Thrashed: 4
Page: 788785 Thrashed: 4
Page: 788786 Thrashed: 4
Page: 788787 Thrashed: 4
Page: 788788 Thrashed: 4
Page: 788789 Thrashed: 4
Page: 788790 Thrashed: 4
Page: 788791 Thrashed: 4
Page: 788792 Thrashed: 4
Page: 788793 Thrashed: 4
Page: 788794 Thrashed: 4
Page: 788795 Thrashed: 4
Page: 788796 Thrashed: 4
Page: 788797 Thrashed: 4
Page: 788798 Thrashed: 4
Page: 788799 Thrashed: 4
Page: 788800 Thrashed: 4
Page: 788801 Thrashed: 4
Page: 788802 Thrashed: 4
Page: 788803 Thrashed: 4
Page: 788804 Thrashed: 4
Page: 788805 Thrashed: 4
Page: 788806 Thrashed: 4
Page: 788807 Thrashed: 4
Page: 788808 Thrashed: 4
Page: 788809 Thrashed: 4
Page: 788810 Thrashed: 4
Page: 788811 Thrashed: 4
Page: 788812 Thrashed: 4
Page: 788813 Thrashed: 4
Page: 788814 Thrashed: 4
Page: 788815 Thrashed: 4
Page: 788816 Thrashed: 4
Page: 788817 Thrashed: 4
Page: 788818 Thrashed: 4
Page: 788819 Thrashed: 4
Page: 788820 Thrashed: 4
Page: 788821 Thrashed: 4
Page: 788822 Thrashed: 4
Page: 788823 Thrashed: 4
Page: 788824 Thrashed: 4
Page: 788825 Thrashed: 4
Page: 788826 Thrashed: 4
Page: 788827 Thrashed: 4
Page: 788828 Thrashed: 4
Page: 788829 Thrashed: 4
Page: 788830 Thrashed: 4
Page: 788831 Thrashed: 4
Page: 788832 Thrashed: 4
Page: 788833 Thrashed: 4
Page: 788834 Thrashed: 4
Page: 788835 Thrashed: 4
Page: 788836 Thrashed: 4
Page: 788837 Thrashed: 4
Page: 788838 Thrashed: 4
Page: 788839 Thrashed: 4
Page: 788840 Thrashed: 4
Page: 788841 Thrashed: 4
Page: 788842 Thrashed: 4
Page: 788843 Thrashed: 4
Page: 788844 Thrashed: 4
Page: 788845 Thrashed: 4
Page: 788846 Thrashed: 4
Page: 788847 Thrashed: 4
Page: 788848 Thrashed: 4
Page: 788849 Thrashed: 4
Page: 788850 Thrashed: 4
Page: 788851 Thrashed: 4
Page: 788852 Thrashed: 4
Page: 788853 Thrashed: 4
Page: 788854 Thrashed: 4
Page: 788855 Thrashed: 4
Page: 788856 Thrashed: 4
Page: 788857 Thrashed: 4
Page: 788858 Thrashed: 4
Page: 788859 Thrashed: 4
Page: 788860 Thrashed: 4
Page: 788861 Thrashed: 4
Page: 788862 Thrashed: 4
Page: 788863 Thrashed: 4
Page: 788864 Thrashed: 4
Page: 788865 Thrashed: 4
Page: 788866 Thrashed: 4
Page: 788867 Thrashed: 4
Page: 788868 Thrashed: 4
Page: 788869 Thrashed: 4
Page: 788870 Thrashed: 4
Page: 788871 Thrashed: 4
Page: 788872 Thrashed: 4
Page: 788873 Thrashed: 4
Page: 788874 Thrashed: 4
Page: 788875 Thrashed: 4
Page: 788876 Thrashed: 4
Page: 788877 Thrashed: 4
Page: 788878 Thrashed: 4
Page: 788879 Thrashed: 4
Page: 788880 Thrashed: 4
Page: 788881 Thrashed: 4
Page: 788882 Thrashed: 4
Page: 788883 Thrashed: 4
Page: 788884 Thrashed: 4
Page: 788885 Thrashed: 4
Page: 788886 Thrashed: 4
Page: 788887 Thrashed: 4
Page: 788888 Thrashed: 4
Page: 788889 Thrashed: 4
Page: 788890 Thrashed: 4
Page: 788891 Thrashed: 4
Page: 788892 Thrashed: 4
Page: 788893 Thrashed: 4
Page: 788894 Thrashed: 4
Page: 788895 Thrashed: 4
Page: 788896 Thrashed: 4
Page: 788897 Thrashed: 4
Page: 788898 Thrashed: 4
Page: 788899 Thrashed: 4
Page: 788900 Thrashed: 4
Page: 788901 Thrashed: 4
Page: 788902 Thrashed: 4
Page: 788903 Thrashed: 4
Page: 788904 Thrashed: 4
Page: 788905 Thrashed: 4
Page: 788906 Thrashed: 4
Page: 788907 Thrashed: 4
Page: 788908 Thrashed: 4
Page: 788909 Thrashed: 4
Page: 788910 Thrashed: 4
Page: 788911 Thrashed: 4
Page: 788912 Thrashed: 4
Page: 788913 Thrashed: 4
Page: 788914 Thrashed: 4
Page: 788915 Thrashed: 4
Page: 788916 Thrashed: 4
Page: 788917 Thrashed: 4
Page: 788918 Thrashed: 4
Page: 788919 Thrashed: 4
Page: 788920 Thrashed: 4
Page: 788921 Thrashed: 4
Page: 788922 Thrashed: 4
Page: 788923 Thrashed: 4
Page: 788924 Thrashed: 4
Page: 788925 Thrashed: 4
Page: 788926 Thrashed: 4
Page: 788927 Thrashed: 4
Page: 788928 Thrashed: 4
Page: 788929 Thrashed: 4
Page: 788930 Thrashed: 4
Page: 788931 Thrashed: 4
Page: 788932 Thrashed: 4
Page: 788933 Thrashed: 4
Page: 788934 Thrashed: 4
Page: 788935 Thrashed: 4
Page: 788936 Thrashed: 4
Page: 788937 Thrashed: 4
Page: 788938 Thrashed: 4
Page: 788939 Thrashed: 4
Page: 788940 Thrashed: 4
Page: 788941 Thrashed: 4
Page: 788942 Thrashed: 4
Page: 788943 Thrashed: 4
Page: 788944 Thrashed: 4
Page: 788945 Thrashed: 4
Page: 788946 Thrashed: 4
Page: 788947 Thrashed: 4
Page: 788948 Thrashed: 4
Page: 788949 Thrashed: 4
Page: 788950 Thrashed: 4
Page: 788951 Thrashed: 4
Page: 788952 Thrashed: 4
Page: 788953 Thrashed: 4
Page: 788954 Thrashed: 4
Page: 788955 Thrashed: 4
Page: 788956 Thrashed: 4
Page: 788957 Thrashed: 4
Page: 788958 Thrashed: 4
Page: 788959 Thrashed: 4
Page: 788960 Thrashed: 4
Page: 788961 Thrashed: 4
Page: 788962 Thrashed: 4
Page: 788963 Thrashed: 4
Page: 788964 Thrashed: 4
Page: 788965 Thrashed: 4
Page: 788966 Thrashed: 4
Page: 788967 Thrashed: 4
Page: 788968 Thrashed: 4
Page: 788969 Thrashed: 4
Page: 788970 Thrashed: 4
Page: 788971 Thrashed: 4
Page: 788972 Thrashed: 4
Page: 788973 Thrashed: 4
Page: 788974 Thrashed: 4
Page: 788975 Thrashed: 4
Page: 788976 Thrashed: 4
Page: 788977 Thrashed: 4
Page: 788978 Thrashed: 4
Page: 788979 Thrashed: 4
Page: 788980 Thrashed: 4
Page: 788981 Thrashed: 4
Page: 788982 Thrashed: 4
Page: 788983 Thrashed: 4
Page: 788984 Thrashed: 4
Page: 788985 Thrashed: 4
Page: 788986 Thrashed: 4
Page: 788987 Thrashed: 4
Page: 788988 Thrashed: 4
Page: 788989 Thrashed: 4
Page: 788990 Thrashed: 4
Page: 788991 Thrashed: 4
Page: 788992 Thrashed: 5
Page: 788993 Thrashed: 5
Page: 788994 Thrashed: 5
Page: 788995 Thrashed: 5
Page: 788996 Thrashed: 5
Page: 788997 Thrashed: 5
Page: 788998 Thrashed: 5
Page: 788999 Thrashed: 5
Page: 789000 Thrashed: 5
Page: 789001 Thrashed: 5
Page: 789002 Thrashed: 5
Page: 789003 Thrashed: 5
Page: 789004 Thrashed: 5
Page: 789005 Thrashed: 5
Page: 789006 Thrashed: 5
Page: 789007 Thrashed: 5
Page: 789008 Thrashed: 5
Page: 789009 Thrashed: 5
Page: 789010 Thrashed: 5
Page: 789011 Thrashed: 5
Page: 789012 Thrashed: 5
Page: 789013 Thrashed: 5
Page: 789014 Thrashed: 5
Page: 789015 Thrashed: 5
Page: 789016 Thrashed: 5
Page: 789017 Thrashed: 5
Page: 789018 Thrashed: 5
Page: 789019 Thrashed: 5
Page: 789020 Thrashed: 5
Page: 789021 Thrashed: 5
Page: 789022 Thrashed: 5
Page: 789023 Thrashed: 5
Page: 789024 Thrashed: 5
Page: 789025 Thrashed: 5
Page: 789026 Thrashed: 5
Page: 789027 Thrashed: 5
Page: 789028 Thrashed: 5
Page: 789029 Thrashed: 5
Page: 789030 Thrashed: 5
Page: 789031 Thrashed: 5
Page: 789032 Thrashed: 5
Page: 789033 Thrashed: 5
Page: 789034 Thrashed: 5
Page: 789035 Thrashed: 5
Page: 789036 Thrashed: 5
Page: 789037 Thrashed: 5
Page: 789038 Thrashed: 5
Page: 789039 Thrashed: 5
Page: 789040 Thrashed: 5
Page: 789041 Thrashed: 5
Page: 789042 Thrashed: 5
Page: 789043 Thrashed: 5
Page: 789044 Thrashed: 5
Page: 789045 Thrashed: 5
Page: 789046 Thrashed: 5
Page: 789047 Thrashed: 5
Page: 789048 Thrashed: 5
Page: 789049 Thrashed: 5
Page: 789050 Thrashed: 5
Page: 789051 Thrashed: 5
Page: 789052 Thrashed: 5
Page: 789053 Thrashed: 5
Page: 789054 Thrashed: 5
Page: 789055 Thrashed: 5
Page: 789056 Thrashed: 5
Page: 789057 Thrashed: 5
Page: 789058 Thrashed: 5
Page: 789059 Thrashed: 5
Page: 789060 Thrashed: 5
Page: 789061 Thrashed: 5
Page: 789062 Thrashed: 5
Page: 789063 Thrashed: 5
Page: 789064 Thrashed: 5
Page: 789065 Thrashed: 5
Page: 789066 Thrashed: 5
Page: 789067 Thrashed: 5
Page: 789068 Thrashed: 5
Page: 789069 Thrashed: 5
Page: 789070 Thrashed: 5
Page: 789071 Thrashed: 5
Page: 789072 Thrashed: 5
Page: 789073 Thrashed: 5
Page: 789074 Thrashed: 5
Page: 789075 Thrashed: 5
Page: 789076 Thrashed: 5
Page: 789077 Thrashed: 5
Page: 789078 Thrashed: 5
Page: 789079 Thrashed: 5
Page: 789080 Thrashed: 5
Page: 789081 Thrashed: 5
Page: 789082 Thrashed: 5
Page: 789083 Thrashed: 5
Page: 789084 Thrashed: 5
Page: 789085 Thrashed: 5
Page: 789086 Thrashed: 5
Page: 789087 Thrashed: 5
Page: 789088 Thrashed: 5
Page: 789089 Thrashed: 5
Page: 789090 Thrashed: 5
Page: 789091 Thrashed: 5
Page: 789092 Thrashed: 5
Page: 789093 Thrashed: 5
Page: 789094 Thrashed: 5
Page: 789095 Thrashed: 5
Page: 789096 Thrashed: 5
Page: 789097 Thrashed: 5
Page: 789098 Thrashed: 5
Page: 789099 Thrashed: 5
Page: 789100 Thrashed: 5
Page: 789101 Thrashed: 5
Page: 789102 Thrashed: 5
Page: 789103 Thrashed: 5
Page: 789104 Thrashed: 5
Page: 789105 Thrashed: 5
Page: 789106 Thrashed: 5
Page: 789107 Thrashed: 5
Page: 789108 Thrashed: 5
Page: 789109 Thrashed: 5
Page: 789110 Thrashed: 5
Page: 789111 Thrashed: 5
Page: 789112 Thrashed: 5
Page: 789113 Thrashed: 5
Page: 789114 Thrashed: 5
Page: 789115 Thrashed: 5
Page: 789116 Thrashed: 5
Page: 789117 Thrashed: 5
Page: 789118 Thrashed: 5
Page: 789119 Thrashed: 5
Page: 789120 Thrashed: 5
Page: 789121 Thrashed: 5
Page: 789122 Thrashed: 5
Page: 789123 Thrashed: 5
Page: 789124 Thrashed: 5
Page: 789125 Thrashed: 5
Page: 789126 Thrashed: 5
Page: 789127 Thrashed: 5
Page: 789128 Thrashed: 5
Page: 789129 Thrashed: 5
Page: 789130 Thrashed: 5
Page: 789131 Thrashed: 5
Page: 789132 Thrashed: 5
Page: 789133 Thrashed: 5
Page: 789134 Thrashed: 5
Page: 789135 Thrashed: 5
Page: 789136 Thrashed: 5
Page: 789137 Thrashed: 5
Page: 789138 Thrashed: 5
Page: 789139 Thrashed: 5
Page: 789140 Thrashed: 5
Page: 789141 Thrashed: 5
Page: 789142 Thrashed: 5
Page: 789143 Thrashed: 5
Page: 789144 Thrashed: 5
Page: 789145 Thrashed: 5
Page: 789146 Thrashed: 5
Page: 789147 Thrashed: 5
Page: 789148 Thrashed: 5
Page: 789149 Thrashed: 5
Page: 789150 Thrashed: 5
Page: 789151 Thrashed: 5
Page: 789152 Thrashed: 5
Page: 789153 Thrashed: 5
Page: 789154 Thrashed: 5
Page: 789155 Thrashed: 5
Page: 789156 Thrashed: 5
Page: 789157 Thrashed: 5
Page: 789158 Thrashed: 5
Page: 789159 Thrashed: 5
Page: 789160 Thrashed: 5
Page: 789161 Thrashed: 5
Page: 789162 Thrashed: 5
Page: 789163 Thrashed: 5
Page: 789164 Thrashed: 5
Page: 789165 Thrashed: 5
Page: 789166 Thrashed: 5
Page: 789167 Thrashed: 5
Page: 789168 Thrashed: 5
Page: 789169 Thrashed: 5
Page: 789170 Thrashed: 5
Page: 789171 Thrashed: 5
Page: 789172 Thrashed: 5
Page: 789173 Thrashed: 5
Page: 789174 Thrashed: 5
Page: 789175 Thrashed: 5
Page: 789176 Thrashed: 5
Page: 789177 Thrashed: 5
Page: 789178 Thrashed: 5
Page: 789179 Thrashed: 5
Page: 789180 Thrashed: 5
Page: 789181 Thrashed: 5
Page: 789182 Thrashed: 5
Page: 789183 Thrashed: 5
Page: 789184 Thrashed: 5
Page: 789185 Thrashed: 5
Page: 789186 Thrashed: 5
Page: 789187 Thrashed: 5
Page: 789188 Thrashed: 5
Page: 789189 Thrashed: 5
Page: 789190 Thrashed: 5
Page: 789191 Thrashed: 5
Page: 789192 Thrashed: 5
Page: 789193 Thrashed: 5
Page: 789194 Thrashed: 5
Page: 789195 Thrashed: 5
Page: 789196 Thrashed: 5
Page: 789197 Thrashed: 5
Page: 789198 Thrashed: 5
Page: 789199 Thrashed: 5
Page: 789200 Thrashed: 5
Page: 789201 Thrashed: 5
Page: 789202 Thrashed: 5
Page: 789203 Thrashed: 5
Page: 789204 Thrashed: 5
Page: 789205 Thrashed: 5
Page: 789206 Thrashed: 5
Page: 789207 Thrashed: 5
Page: 789208 Thrashed: 5
Page: 789209 Thrashed: 5
Page: 789210 Thrashed: 5
Page: 789211 Thrashed: 5
Page: 789212 Thrashed: 5
Page: 789213 Thrashed: 5
Page: 789214 Thrashed: 5
Page: 789215 Thrashed: 5
Page: 789216 Thrashed: 5
Page: 789217 Thrashed: 5
Page: 789218 Thrashed: 5
Page: 789219 Thrashed: 5
Page: 789220 Thrashed: 5
Page: 789221 Thrashed: 5
Page: 789222 Thrashed: 5
Page: 789223 Thrashed: 5
Page: 789224 Thrashed: 5
Page: 789225 Thrashed: 5
Page: 789226 Thrashed: 5
Page: 789227 Thrashed: 5
Page: 789228 Thrashed: 5
Page: 789229 Thrashed: 5
Page: 789230 Thrashed: 5
Page: 789231 Thrashed: 5
Page: 789232 Thrashed: 5
Page: 789233 Thrashed: 5
Page: 789234 Thrashed: 5
Page: 789235 Thrashed: 5
Page: 789236 Thrashed: 5
Page: 789237 Thrashed: 5
Page: 789238 Thrashed: 5
Page: 789239 Thrashed: 5
Page: 789240 Thrashed: 5
Page: 789241 Thrashed: 5
Page: 789242 Thrashed: 5
Page: 789243 Thrashed: 5
Page: 789244 Thrashed: 5
Page: 789245 Thrashed: 5
Page: 789246 Thrashed: 5
Page: 789247 Thrashed: 5
Page: 789248 Thrashed: 5
Page: 789249 Thrashed: 5
Page: 789250 Thrashed: 5
Page: 789251 Thrashed: 5
Page: 789252 Thrashed: 5
Page: 789253 Thrashed: 5
Page: 789254 Thrashed: 5
Page: 789255 Thrashed: 5
Page: 789256 Thrashed: 5
Page: 789257 Thrashed: 5
Page: 789258 Thrashed: 5
Page: 789259 Thrashed: 5
Page: 789260 Thrashed: 5
Page: 789261 Thrashed: 5
Page: 789262 Thrashed: 5
Page: 789263 Thrashed: 5
Page: 789264 Thrashed: 5
Page: 789265 Thrashed: 5
Page: 789266 Thrashed: 5
Page: 789267 Thrashed: 5
Page: 789268 Thrashed: 5
Page: 789269 Thrashed: 5
Page: 789270 Thrashed: 5
Page: 789271 Thrashed: 5
Page: 789272 Thrashed: 5
Page: 789273 Thrashed: 5
Page: 789274 Thrashed: 5
Page: 789275 Thrashed: 5
Page: 789276 Thrashed: 5
Page: 789277 Thrashed: 5
Page: 789278 Thrashed: 5
Page: 789279 Thrashed: 5
Page: 789280 Thrashed: 5
Page: 789281 Thrashed: 5
Page: 789282 Thrashed: 5
Page: 789283 Thrashed: 5
Page: 789284 Thrashed: 5
Page: 789285 Thrashed: 5
Page: 789286 Thrashed: 5
Page: 789287 Thrashed: 5
Page: 789288 Thrashed: 5
Page: 789289 Thrashed: 5
Page: 789290 Thrashed: 5
Page: 789291 Thrashed: 5
Page: 789292 Thrashed: 5
Page: 789293 Thrashed: 5
Page: 789294 Thrashed: 5
Page: 789295 Thrashed: 5
Page: 789296 Thrashed: 5
Page: 789297 Thrashed: 5
Page: 789298 Thrashed: 5
Page: 789299 Thrashed: 5
Page: 789300 Thrashed: 5
Page: 789301 Thrashed: 5
Page: 789302 Thrashed: 5
Page: 789303 Thrashed: 5
Page: 789304 Thrashed: 5
Page: 789305 Thrashed: 5
Page: 789306 Thrashed: 5
Page: 789307 Thrashed: 5
Page: 789308 Thrashed: 5
Page: 789309 Thrashed: 5
Page: 789310 Thrashed: 5
Page: 789311 Thrashed: 5
Page: 789312 Thrashed: 5
Page: 789313 Thrashed: 5
Page: 789314 Thrashed: 5
Page: 789315 Thrashed: 5
Page: 789316 Thrashed: 5
Page: 789317 Thrashed: 5
Page: 789318 Thrashed: 5
Page: 789319 Thrashed: 5
Page: 789320 Thrashed: 5
Page: 789321 Thrashed: 5
Page: 789322 Thrashed: 5
Page: 789323 Thrashed: 5
Page: 789324 Thrashed: 5
Page: 789325 Thrashed: 5
Page: 789326 Thrashed: 5
Page: 789327 Thrashed: 5
Page: 789328 Thrashed: 5
Page: 789329 Thrashed: 5
Page: 789330 Thrashed: 5
Page: 789331 Thrashed: 5
Page: 789332 Thrashed: 5
Page: 789333 Thrashed: 5
Page: 789334 Thrashed: 5
Page: 789335 Thrashed: 5
Page: 789336 Thrashed: 5
Page: 789337 Thrashed: 5
Page: 789338 Thrashed: 5
Page: 789339 Thrashed: 5
Page: 789340 Thrashed: 5
Page: 789341 Thrashed: 5
Page: 789342 Thrashed: 5
Page: 789343 Thrashed: 5
Page: 789344 Thrashed: 5
Page: 789345 Thrashed: 5
Page: 789346 Thrashed: 5
Page: 789347 Thrashed: 5
Page: 789348 Thrashed: 5
Page: 789349 Thrashed: 5
Page: 789350 Thrashed: 5
Page: 789351 Thrashed: 5
Page: 789352 Thrashed: 5
Page: 789353 Thrashed: 5
Page: 789354 Thrashed: 5
Page: 789355 Thrashed: 5
Page: 789356 Thrashed: 5
Page: 789357 Thrashed: 5
Page: 789358 Thrashed: 5
Page: 789359 Thrashed: 5
Page: 789360 Thrashed: 5
Page: 789361 Thrashed: 5
Page: 789362 Thrashed: 5
Page: 789363 Thrashed: 5
Page: 789364 Thrashed: 5
Page: 789365 Thrashed: 5
Page: 789366 Thrashed: 5
Page: 789367 Thrashed: 5
Page: 789368 Thrashed: 5
Page: 789369 Thrashed: 5
Page: 789370 Thrashed: 5
Page: 789371 Thrashed: 5
Page: 789372 Thrashed: 5
Page: 789373 Thrashed: 5
Page: 789374 Thrashed: 5
Page: 789375 Thrashed: 5
Page: 789376 Thrashed: 5
Page: 789377 Thrashed: 5
Page: 789378 Thrashed: 5
Page: 789379 Thrashed: 5
Page: 789380 Thrashed: 5
Page: 789381 Thrashed: 5
Page: 789382 Thrashed: 5
Page: 789383 Thrashed: 5
Page: 789384 Thrashed: 5
Page: 789385 Thrashed: 5
Page: 789386 Thrashed: 5
Page: 789387 Thrashed: 5
Page: 789388 Thrashed: 5
Page: 789389 Thrashed: 5
Page: 789390 Thrashed: 5
Page: 789391 Thrashed: 5
Page: 789392 Thrashed: 5
Page: 789393 Thrashed: 5
Page: 789394 Thrashed: 5
Page: 789395 Thrashed: 5
Page: 789396 Thrashed: 5
Page: 789397 Thrashed: 5
Page: 789398 Thrashed: 5
Page: 789399 Thrashed: 5
Page: 789400 Thrashed: 5
Page: 789401 Thrashed: 5
Page: 789402 Thrashed: 5
Page: 789403 Thrashed: 5
Page: 789404 Thrashed: 5
Page: 789405 Thrashed: 5
Page: 789406 Thrashed: 5
Page: 789407 Thrashed: 5
Page: 789408 Thrashed: 5
Page: 789409 Thrashed: 5
Page: 789410 Thrashed: 5
Page: 789411 Thrashed: 5
Page: 789412 Thrashed: 5
Page: 789413 Thrashed: 5
Page: 789414 Thrashed: 5
Page: 789415 Thrashed: 5
Page: 789416 Thrashed: 5
Page: 789417 Thrashed: 5
Page: 789418 Thrashed: 5
Page: 789419 Thrashed: 5
Page: 789420 Thrashed: 5
Page: 789421 Thrashed: 5
Page: 789422 Thrashed: 5
Page: 789423 Thrashed: 5
Page: 789424 Thrashed: 5
Page: 789425 Thrashed: 5
Page: 789426 Thrashed: 5
Page: 789427 Thrashed: 5
Page: 789428 Thrashed: 5
Page: 789429 Thrashed: 5
Page: 789430 Thrashed: 5
Page: 789431 Thrashed: 5
Page: 789432 Thrashed: 5
Page: 789433 Thrashed: 5
Page: 789434 Thrashed: 5
Page: 789435 Thrashed: 5
Page: 789436 Thrashed: 5
Page: 789437 Thrashed: 5
Page: 789438 Thrashed: 5
Page: 789439 Thrashed: 5
Page: 789440 Thrashed: 5
Page: 789441 Thrashed: 5
Page: 789442 Thrashed: 5
Page: 789443 Thrashed: 5
Page: 789444 Thrashed: 5
Page: 789445 Thrashed: 5
Page: 789446 Thrashed: 5
Page: 789447 Thrashed: 5
Page: 789448 Thrashed: 5
Page: 789449 Thrashed: 5
Page: 789450 Thrashed: 5
Page: 789451 Thrashed: 5
Page: 789452 Thrashed: 5
Page: 789453 Thrashed: 5
Page: 789454 Thrashed: 5
Page: 789455 Thrashed: 5
Page: 789456 Thrashed: 5
Page: 789457 Thrashed: 5
Page: 789458 Thrashed: 5
Page: 789459 Thrashed: 5
Page: 789460 Thrashed: 5
Page: 789461 Thrashed: 5
Page: 789462 Thrashed: 5
Page: 789463 Thrashed: 5
Page: 789464 Thrashed: 5
Page: 789465 Thrashed: 5
Page: 789466 Thrashed: 5
Page: 789467 Thrashed: 5
Page: 789468 Thrashed: 5
Page: 789469 Thrashed: 5
Page: 789470 Thrashed: 5
Page: 789471 Thrashed: 5
Page: 789472 Thrashed: 5
Page: 789473 Thrashed: 5
Page: 789474 Thrashed: 5
Page: 789475 Thrashed: 5
Page: 789476 Thrashed: 5
Page: 789477 Thrashed: 5
Page: 789478 Thrashed: 5
Page: 789479 Thrashed: 5
Page: 789480 Thrashed: 5
Page: 789481 Thrashed: 5
Page: 789482 Thrashed: 5
Page: 789483 Thrashed: 5
Page: 789484 Thrashed: 5
Page: 789485 Thrashed: 5
Page: 789486 Thrashed: 5
Page: 789487 Thrashed: 5
Page: 789488 Thrashed: 5
Page: 789489 Thrashed: 5
Page: 789490 Thrashed: 5
Page: 789491 Thrashed: 5
Page: 789492 Thrashed: 5
Page: 789493 Thrashed: 5
Page: 789494 Thrashed: 5
Page: 789495 Thrashed: 5
Page: 789496 Thrashed: 5
Page: 789497 Thrashed: 5
Page: 789498 Thrashed: 5
Page: 789499 Thrashed: 5
Page: 789500 Thrashed: 5
Page: 789501 Thrashed: 5
Page: 789502 Thrashed: 5
Page: 789503 Thrashed: 5
Page: 789504 Thrashed: 1
Page: 789505 Thrashed: 1
Page: 789506 Thrashed: 1
Page: 789507 Thrashed: 1
Page: 789508 Thrashed: 1
Page: 789509 Thrashed: 1
Page: 789510 Thrashed: 1
Page: 789511 Thrashed: 1
Page: 789512 Thrashed: 1
Page: 789513 Thrashed: 1
Page: 789514 Thrashed: 1
Page: 789515 Thrashed: 1
Page: 789516 Thrashed: 1
Page: 789517 Thrashed: 1
Page: 789518 Thrashed: 1
Page: 789519 Thrashed: 1
Page: 789520 Thrashed: 1
Page: 789521 Thrashed: 1
Page: 789522 Thrashed: 1
Page: 789523 Thrashed: 1
Page: 789524 Thrashed: 1
Page: 789525 Thrashed: 1
Page: 789526 Thrashed: 1
Page: 789527 Thrashed: 1
Page: 789528 Thrashed: 1
Page: 789529 Thrashed: 1
Page: 789530 Thrashed: 1
Page: 789531 Thrashed: 1
Page: 789532 Thrashed: 1
Page: 789533 Thrashed: 1
Page: 789534 Thrashed: 1
Page: 789535 Thrashed: 1
Page: 789536 Thrashed: 1
Page: 789537 Thrashed: 1
Page: 789538 Thrashed: 1
Page: 789539 Thrashed: 1
Page: 789540 Thrashed: 1
Page: 789541 Thrashed: 1
Page: 789542 Thrashed: 1
Page: 789543 Thrashed: 1
Page: 789544 Thrashed: 1
Page: 789545 Thrashed: 1
Page: 789546 Thrashed: 1
Page: 789547 Thrashed: 1
Page: 789548 Thrashed: 1
Page: 789549 Thrashed: 1
Page: 789550 Thrashed: 1
Page: 789551 Thrashed: 1
Page: 789552 Thrashed: 1
Page: 789553 Thrashed: 1
Page: 789554 Thrashed: 1
Page: 789555 Thrashed: 1
Page: 789556 Thrashed: 1
Page: 789557 Thrashed: 1
Page: 789558 Thrashed: 1
Page: 789559 Thrashed: 1
Page: 789560 Thrashed: 1
Page: 789561 Thrashed: 1
Page: 789562 Thrashed: 1
Page: 789563 Thrashed: 1
Page: 789564 Thrashed: 1
Page: 789565 Thrashed: 1
Page: 789566 Thrashed: 1
Page: 789567 Thrashed: 1
Page: 789568 Thrashed: 1
Page: 789569 Thrashed: 1
Page: 789570 Thrashed: 1
Page: 789571 Thrashed: 1
Page: 789572 Thrashed: 1
Page: 789573 Thrashed: 1
Page: 789574 Thrashed: 1
Page: 789575 Thrashed: 1
Page: 789576 Thrashed: 1
Page: 789577 Thrashed: 1
Page: 789578 Thrashed: 1
Page: 789579 Thrashed: 1
Page: 789580 Thrashed: 1
Page: 789581 Thrashed: 1
Page: 789582 Thrashed: 1
Page: 789583 Thrashed: 1
Page: 789584 Thrashed: 1
Page: 789585 Thrashed: 1
Page: 789586 Thrashed: 1
Page: 789587 Thrashed: 1
Page: 789588 Thrashed: 1
Page: 789589 Thrashed: 1
Page: 789590 Thrashed: 1
Page: 789591 Thrashed: 1
Page: 789592 Thrashed: 1
Page: 789593 Thrashed: 1
Page: 789594 Thrashed: 1
Page: 789595 Thrashed: 1
Page: 789596 Thrashed: 1
Page: 789597 Thrashed: 1
Page: 789598 Thrashed: 1
Page: 789599 Thrashed: 1
Page: 789600 Thrashed: 1
Page: 789601 Thrashed: 1
Page: 789602 Thrashed: 1
Page: 789603 Thrashed: 1
Page: 789604 Thrashed: 1
Page: 789605 Thrashed: 1
Page: 789606 Thrashed: 1
Page: 789607 Thrashed: 1
Page: 789608 Thrashed: 1
Page: 789609 Thrashed: 1
Page: 789610 Thrashed: 1
Page: 789611 Thrashed: 1
Page: 789612 Thrashed: 1
Page: 789613 Thrashed: 1
Page: 789614 Thrashed: 1
Page: 789615 Thrashed: 1
Page: 789616 Thrashed: 1
Page: 789617 Thrashed: 1
Page: 789618 Thrashed: 1
Page: 789619 Thrashed: 1
Page: 789620 Thrashed: 1
Page: 789621 Thrashed: 1
Page: 789622 Thrashed: 1
Page: 789623 Thrashed: 1
Page: 789624 Thrashed: 1
Page: 789625 Thrashed: 1
Page: 789626 Thrashed: 1
Page: 789627 Thrashed: 1
Page: 789628 Thrashed: 1
Page: 789629 Thrashed: 1
Page: 789630 Thrashed: 1
Page: 789631 Thrashed: 1
Page: 789632 Thrashed: 1
Page: 789633 Thrashed: 1
Page: 789634 Thrashed: 1
Page: 789635 Thrashed: 1
Page: 789636 Thrashed: 1
Page: 789637 Thrashed: 1
Page: 789638 Thrashed: 1
Page: 789639 Thrashed: 1
Page: 789640 Thrashed: 1
Page: 789641 Thrashed: 1
Page: 789642 Thrashed: 1
Page: 789643 Thrashed: 1
Page: 789644 Thrashed: 1
Page: 789645 Thrashed: 1
Page: 789646 Thrashed: 1
Page: 789647 Thrashed: 1
Page: 789648 Thrashed: 1
Page: 789649 Thrashed: 1
Page: 789650 Thrashed: 1
Page: 789651 Thrashed: 1
Page: 789652 Thrashed: 1
Page: 789653 Thrashed: 1
Page: 789654 Thrashed: 1
Page: 789655 Thrashed: 1
Page: 789656 Thrashed: 1
Page: 789657 Thrashed: 1
Page: 789658 Thrashed: 1
Page: 789659 Thrashed: 1
Page: 789660 Thrashed: 1
Page: 789661 Thrashed: 1
Page: 789662 Thrashed: 1
Page: 789663 Thrashed: 1
Page: 789664 Thrashed: 1
Page: 789665 Thrashed: 1
Page: 789666 Thrashed: 1
Page: 789667 Thrashed: 1
Page: 789668 Thrashed: 1
Page: 789669 Thrashed: 1
Page: 789670 Thrashed: 1
Page: 789671 Thrashed: 1
Page: 789672 Thrashed: 1
Page: 789673 Thrashed: 1
Page: 789674 Thrashed: 1
Page: 789675 Thrashed: 1
Page: 789676 Thrashed: 1
Page: 789677 Thrashed: 1
Page: 789678 Thrashed: 1
Page: 789679 Thrashed: 1
Page: 789680 Thrashed: 1
Page: 789681 Thrashed: 1
Page: 789682 Thrashed: 1
Page: 789683 Thrashed: 1
Page: 789684 Thrashed: 1
Page: 789685 Thrashed: 1
Page: 789686 Thrashed: 1
Page: 789687 Thrashed: 1
Page: 789688 Thrashed: 1
Page: 789689 Thrashed: 1
Page: 789690 Thrashed: 1
Page: 789691 Thrashed: 1
Page: 789692 Thrashed: 1
Page: 789693 Thrashed: 1
Page: 789694 Thrashed: 1
Page: 789695 Thrashed: 1
Page: 789696 Thrashed: 1
Page: 789697 Thrashed: 1
Page: 789698 Thrashed: 1
Page: 789699 Thrashed: 1
Page: 789700 Thrashed: 1
Page: 789701 Thrashed: 1
Page: 789702 Thrashed: 1
Page: 789703 Thrashed: 1
Page: 789704 Thrashed: 1
Page: 789705 Thrashed: 1
Page: 789706 Thrashed: 1
Page: 789707 Thrashed: 1
Page: 789708 Thrashed: 1
Page: 789709 Thrashed: 1
Page: 789710 Thrashed: 1
Page: 789711 Thrashed: 1
Page: 789712 Thrashed: 1
Page: 789713 Thrashed: 1
Page: 789714 Thrashed: 1
Page: 789715 Thrashed: 1
Page: 789716 Thrashed: 1
Page: 789717 Thrashed: 1
Page: 789718 Thrashed: 1
Page: 789719 Thrashed: 1
Page: 789720 Thrashed: 1
Page: 789721 Thrashed: 1
Page: 789722 Thrashed: 1
Page: 789723 Thrashed: 1
Page: 789724 Thrashed: 1
Page: 789725 Thrashed: 1
Page: 789726 Thrashed: 1
Page: 789727 Thrashed: 1
Page: 789728 Thrashed: 1
Page: 789729 Thrashed: 1
Page: 789730 Thrashed: 1
Page: 789731 Thrashed: 1
Page: 789732 Thrashed: 1
Page: 789733 Thrashed: 1
Page: 789734 Thrashed: 1
Page: 789735 Thrashed: 1
Page: 789736 Thrashed: 1
Page: 789737 Thrashed: 1
Page: 789738 Thrashed: 1
Page: 789739 Thrashed: 1
Page: 789740 Thrashed: 1
Page: 789741 Thrashed: 1
Page: 789742 Thrashed: 1
Page: 789743 Thrashed: 1
Page: 789744 Thrashed: 1
Page: 789745 Thrashed: 1
Page: 789746 Thrashed: 1
Page: 789747 Thrashed: 1
Page: 789748 Thrashed: 1
Page: 789749 Thrashed: 1
Page: 789750 Thrashed: 1
Page: 789751 Thrashed: 1
Page: 789752 Thrashed: 1
Page: 789753 Thrashed: 1
Page: 789754 Thrashed: 1
Page: 789755 Thrashed: 1
Page: 789756 Thrashed: 1
Page: 789757 Thrashed: 1
Page: 789758 Thrashed: 1
Page: 789759 Thrashed: 1
Page: 789760 Thrashed: 1
Page: 789761 Thrashed: 1
Page: 789762 Thrashed: 1
Page: 789763 Thrashed: 1
Page: 789764 Thrashed: 1
Page: 789765 Thrashed: 1
Page: 789766 Thrashed: 1
Page: 789767 Thrashed: 1
Page: 789768 Thrashed: 1
Page: 789769 Thrashed: 1
Page: 789770 Thrashed: 1
Page: 789771 Thrashed: 1
Page: 789772 Thrashed: 1
Page: 789773 Thrashed: 1
Page: 789774 Thrashed: 1
Page: 789775 Thrashed: 1
Page: 789776 Thrashed: 1
Page: 789777 Thrashed: 1
Page: 789778 Thrashed: 1
Page: 789779 Thrashed: 1
Page: 789780 Thrashed: 1
Page: 789781 Thrashed: 1
Page: 789782 Thrashed: 1
Page: 789783 Thrashed: 1
Page: 789784 Thrashed: 1
Page: 789785 Thrashed: 1
Page: 789786 Thrashed: 1
Page: 789787 Thrashed: 1
Page: 789788 Thrashed: 1
Page: 789789 Thrashed: 1
Page: 789790 Thrashed: 1
Page: 789791 Thrashed: 1
Page: 789792 Thrashed: 1
Page: 789793 Thrashed: 1
Page: 789794 Thrashed: 1
Page: 789795 Thrashed: 1
Page: 789796 Thrashed: 1
Page: 789797 Thrashed: 1
Page: 789798 Thrashed: 1
Page: 789799 Thrashed: 1
Page: 789800 Thrashed: 1
Page: 789801 Thrashed: 1
Page: 789802 Thrashed: 1
Page: 789803 Thrashed: 1
Page: 789804 Thrashed: 1
Page: 789805 Thrashed: 1
Page: 789806 Thrashed: 1
Page: 789807 Thrashed: 1
Page: 789808 Thrashed: 1
Page: 789809 Thrashed: 1
Page: 789810 Thrashed: 1
Page: 789811 Thrashed: 1
Page: 789812 Thrashed: 1
Page: 789813 Thrashed: 1
Page: 789814 Thrashed: 1
Page: 789815 Thrashed: 1
Page: 789816 Thrashed: 1
Page: 789817 Thrashed: 1
Page: 789818 Thrashed: 1
Page: 789819 Thrashed: 1
Page: 789820 Thrashed: 1
Page: 789821 Thrashed: 1
Page: 789822 Thrashed: 1
Page: 789823 Thrashed: 1
Page: 789824 Thrashed: 1
Page: 789825 Thrashed: 1
Page: 789826 Thrashed: 1
Page: 789827 Thrashed: 1
Page: 789828 Thrashed: 1
Page: 789829 Thrashed: 1
Page: 789830 Thrashed: 1
Page: 789831 Thrashed: 1
Page: 789832 Thrashed: 1
Page: 789833 Thrashed: 1
Page: 789834 Thrashed: 1
Page: 789835 Thrashed: 1
Page: 789836 Thrashed: 1
Page: 789837 Thrashed: 1
Page: 789838 Thrashed: 1
Page: 789839 Thrashed: 1
Page: 789840 Thrashed: 1
Page: 789841 Thrashed: 1
Page: 789842 Thrashed: 1
Page: 789843 Thrashed: 1
Page: 789844 Thrashed: 1
Page: 789845 Thrashed: 1
Page: 789846 Thrashed: 1
Page: 789847 Thrashed: 1
Page: 789848 Thrashed: 1
Page: 789849 Thrashed: 1
Page: 789850 Thrashed: 1
Page: 789851 Thrashed: 1
Page: 789852 Thrashed: 1
Page: 789853 Thrashed: 1
Page: 789854 Thrashed: 1
Page: 789855 Thrashed: 1
Page: 789856 Thrashed: 1
Page: 789857 Thrashed: 1
Page: 789858 Thrashed: 1
Page: 789859 Thrashed: 1
Page: 789860 Thrashed: 1
Page: 789861 Thrashed: 1
Page: 789862 Thrashed: 1
Page: 789863 Thrashed: 1
Page: 789864 Thrashed: 1
Page: 789865 Thrashed: 1
Page: 789866 Thrashed: 1
Page: 789867 Thrashed: 1
Page: 789868 Thrashed: 1
Page: 789869 Thrashed: 1
Page: 789870 Thrashed: 1
Page: 789871 Thrashed: 1
Page: 789872 Thrashed: 1
Page: 789873 Thrashed: 1
Page: 789874 Thrashed: 1
Page: 789875 Thrashed: 1
Page: 789876 Thrashed: 1
Page: 789877 Thrashed: 1
Page: 789878 Thrashed: 1
Page: 789879 Thrashed: 1
Page: 789880 Thrashed: 1
Page: 789881 Thrashed: 1
Page: 789882 Thrashed: 1
Page: 789883 Thrashed: 1
Page: 789884 Thrashed: 1
Page: 789885 Thrashed: 1
Page: 789886 Thrashed: 1
Page: 789887 Thrashed: 1
Page: 789888 Thrashed: 1
Page: 789889 Thrashed: 1
Page: 789890 Thrashed: 1
Page: 789891 Thrashed: 1
Page: 789892 Thrashed: 1
Page: 789893 Thrashed: 1
Page: 789894 Thrashed: 1
Page: 789895 Thrashed: 1
Page: 789896 Thrashed: 1
Page: 789897 Thrashed: 1
Page: 789898 Thrashed: 1
Page: 789899 Thrashed: 1
Page: 789900 Thrashed: 1
Page: 789901 Thrashed: 1
Page: 789902 Thrashed: 1
Page: 789903 Thrashed: 1
Page: 789904 Thrashed: 1
Page: 789905 Thrashed: 1
Page: 789906 Thrashed: 1
Page: 789907 Thrashed: 1
Page: 789908 Thrashed: 1
Page: 789909 Thrashed: 1
Page: 789910 Thrashed: 1
Page: 789911 Thrashed: 1
Page: 789912 Thrashed: 1
Page: 789913 Thrashed: 1
Page: 789914 Thrashed: 1
Page: 789915 Thrashed: 1
Page: 789916 Thrashed: 1
Page: 789917 Thrashed: 1
Page: 789918 Thrashed: 1
Page: 789919 Thrashed: 1
Page: 789920 Thrashed: 1
Page: 789921 Thrashed: 1
Page: 789922 Thrashed: 1
Page: 789923 Thrashed: 1
Page: 789924 Thrashed: 1
Page: 789925 Thrashed: 1
Page: 789926 Thrashed: 1
Page: 789927 Thrashed: 1
Page: 789928 Thrashed: 1
Page: 789929 Thrashed: 1
Page: 789930 Thrashed: 1
Page: 789931 Thrashed: 1
Page: 789932 Thrashed: 1
Page: 789933 Thrashed: 1
Page: 789934 Thrashed: 1
Page: 789935 Thrashed: 1
Page: 789936 Thrashed: 1
Page: 789937 Thrashed: 1
Page: 789938 Thrashed: 1
Page: 789939 Thrashed: 1
Page: 789940 Thrashed: 1
Page: 789941 Thrashed: 1
Page: 789942 Thrashed: 1
Page: 789943 Thrashed: 1
Page: 789944 Thrashed: 1
Page: 789945 Thrashed: 1
Page: 789946 Thrashed: 1
Page: 789947 Thrashed: 1
Page: 789948 Thrashed: 1
Page: 789949 Thrashed: 1
Page: 789950 Thrashed: 1
Page: 789951 Thrashed: 1
Page: 789952 Thrashed: 1
Page: 789953 Thrashed: 1
Page: 789954 Thrashed: 1
Page: 789955 Thrashed: 1
Page: 789956 Thrashed: 1
Page: 789957 Thrashed: 1
Page: 789958 Thrashed: 1
Page: 789959 Thrashed: 1
Page: 789960 Thrashed: 1
Page: 789961 Thrashed: 1
Page: 789962 Thrashed: 1
Page: 789963 Thrashed: 1
Page: 789964 Thrashed: 1
Page: 789965 Thrashed: 1
Page: 789966 Thrashed: 1
Page: 789967 Thrashed: 1
Page: 789968 Thrashed: 1
Page: 789969 Thrashed: 1
Page: 789970 Thrashed: 1
Page: 789971 Thrashed: 1
Page: 789972 Thrashed: 1
Page: 789973 Thrashed: 1
Page: 789974 Thrashed: 1
Page: 789975 Thrashed: 1
Page: 789976 Thrashed: 1
Page: 789977 Thrashed: 1
Page: 789978 Thrashed: 1
Page: 789979 Thrashed: 1
Page: 789980 Thrashed: 1
Page: 789981 Thrashed: 1
Page: 789982 Thrashed: 1
Page: 789983 Thrashed: 1
Page: 789984 Thrashed: 1
Page: 789985 Thrashed: 1
Page: 789986 Thrashed: 1
Page: 789987 Thrashed: 1
Page: 789988 Thrashed: 1
Page: 789989 Thrashed: 1
Page: 789990 Thrashed: 1
Page: 789991 Thrashed: 1
Page: 789992 Thrashed: 1
Page: 789993 Thrashed: 1
Page: 789994 Thrashed: 1
Page: 789995 Thrashed: 1
Page: 789996 Thrashed: 1
Page: 789997 Thrashed: 1
Page: 789998 Thrashed: 1
Page: 789999 Thrashed: 1
Page: 790000 Thrashed: 1
Page: 790001 Thrashed: 1
Page: 790002 Thrashed: 1
Page: 790003 Thrashed: 1
Page: 790004 Thrashed: 1
Page: 790005 Thrashed: 1
Page: 790006 Thrashed: 1
Page: 790007 Thrashed: 1
Page: 790008 Thrashed: 1
Page: 790009 Thrashed: 1
Page: 790010 Thrashed: 1
Page: 790011 Thrashed: 1
Page: 790012 Thrashed: 1
Page: 790013 Thrashed: 1
Page: 790014 Thrashed: 1
Page: 790015 Thrashed: 1
Page: 790016 Thrashed: 3
Page: 790017 Thrashed: 3
Page: 790018 Thrashed: 3
Page: 790019 Thrashed: 3
Page: 790020 Thrashed: 3
Page: 790021 Thrashed: 3
Page: 790022 Thrashed: 3
Page: 790023 Thrashed: 3
Page: 790024 Thrashed: 3
Page: 790025 Thrashed: 3
Page: 790026 Thrashed: 3
Page: 790027 Thrashed: 3
Page: 790028 Thrashed: 3
Page: 790029 Thrashed: 3
Page: 790030 Thrashed: 3
Page: 790031 Thrashed: 3
Page: 790032 Thrashed: 3
Page: 790033 Thrashed: 3
Page: 790034 Thrashed: 3
Page: 790035 Thrashed: 3
Page: 790036 Thrashed: 3
Page: 790037 Thrashed: 3
Page: 790038 Thrashed: 3
Page: 790039 Thrashed: 3
Page: 790040 Thrashed: 3
Page: 790041 Thrashed: 3
Page: 790042 Thrashed: 3
Page: 790043 Thrashed: 3
Page: 790044 Thrashed: 3
Page: 790045 Thrashed: 3
Page: 790046 Thrashed: 3
Page: 790047 Thrashed: 3
Page: 790048 Thrashed: 3
Page: 790049 Thrashed: 3
Page: 790050 Thrashed: 3
Page: 790051 Thrashed: 3
Page: 790052 Thrashed: 3
Page: 790053 Thrashed: 3
Page: 790054 Thrashed: 3
Page: 790055 Thrashed: 3
Page: 790056 Thrashed: 3
Page: 790057 Thrashed: 3
Page: 790058 Thrashed: 3
Page: 790059 Thrashed: 3
Page: 790060 Thrashed: 3
Page: 790061 Thrashed: 3
Page: 790062 Thrashed: 3
Page: 790063 Thrashed: 3
Page: 790064 Thrashed: 3
Page: 790065 Thrashed: 3
Page: 790066 Thrashed: 3
Page: 790067 Thrashed: 3
Page: 790068 Thrashed: 3
Page: 790069 Thrashed: 3
Page: 790070 Thrashed: 3
Page: 790071 Thrashed: 3
Page: 790072 Thrashed: 3
Page: 790073 Thrashed: 3
Page: 790074 Thrashed: 3
Page: 790075 Thrashed: 3
Page: 790076 Thrashed: 3
Page: 790077 Thrashed: 3
Page: 790078 Thrashed: 3
Page: 790079 Thrashed: 3
Page: 790080 Thrashed: 3
Page: 790081 Thrashed: 3
Page: 790082 Thrashed: 3
Page: 790083 Thrashed: 3
Page: 790084 Thrashed: 3
Page: 790085 Thrashed: 3
Page: 790086 Thrashed: 3
Page: 790087 Thrashed: 3
Page: 790088 Thrashed: 3
Page: 790089 Thrashed: 3
Page: 790090 Thrashed: 3
Page: 790091 Thrashed: 3
Page: 790092 Thrashed: 3
Page: 790093 Thrashed: 3
Page: 790094 Thrashed: 3
Page: 790095 Thrashed: 3
Page: 790096 Thrashed: 3
Page: 790097 Thrashed: 3
Page: 790098 Thrashed: 3
Page: 790099 Thrashed: 3
Page: 790100 Thrashed: 3
Page: 790101 Thrashed: 3
Page: 790102 Thrashed: 3
Page: 790103 Thrashed: 3
Page: 790104 Thrashed: 3
Page: 790105 Thrashed: 3
Page: 790106 Thrashed: 3
Page: 790107 Thrashed: 3
Page: 790108 Thrashed: 3
Page: 790109 Thrashed: 3
Page: 790110 Thrashed: 3
Page: 790111 Thrashed: 3
Page: 790112 Thrashed: 3
Page: 790113 Thrashed: 3
Page: 790114 Thrashed: 3
Page: 790115 Thrashed: 3
Page: 790116 Thrashed: 3
Page: 790117 Thrashed: 3
Page: 790118 Thrashed: 3
Page: 790119 Thrashed: 3
Page: 790120 Thrashed: 3
Page: 790121 Thrashed: 3
Page: 790122 Thrashed: 3
Page: 790123 Thrashed: 3
Page: 790124 Thrashed: 3
Page: 790125 Thrashed: 3
Page: 790126 Thrashed: 3
Page: 790127 Thrashed: 3
Page: 790128 Thrashed: 3
Page: 790129 Thrashed: 3
Page: 790130 Thrashed: 3
Page: 790131 Thrashed: 3
Page: 790132 Thrashed: 3
Page: 790133 Thrashed: 3
Page: 790134 Thrashed: 3
Page: 790135 Thrashed: 3
Page: 790136 Thrashed: 3
Page: 790137 Thrashed: 3
Page: 790138 Thrashed: 3
Page: 790139 Thrashed: 3
Page: 790140 Thrashed: 3
Page: 790141 Thrashed: 3
Page: 790142 Thrashed: 3
Page: 790143 Thrashed: 3
Page: 790144 Thrashed: 3
Page: 790145 Thrashed: 3
Page: 790146 Thrashed: 3
Page: 790147 Thrashed: 3
Page: 790148 Thrashed: 3
Page: 790149 Thrashed: 3
Page: 790150 Thrashed: 3
Page: 790151 Thrashed: 3
Page: 790152 Thrashed: 3
Page: 790153 Thrashed: 3
Page: 790154 Thrashed: 3
Page: 790155 Thrashed: 3
Page: 790156 Thrashed: 3
Page: 790157 Thrashed: 3
Page: 790158 Thrashed: 3
Page: 790159 Thrashed: 3
Page: 790160 Thrashed: 3
Page: 790161 Thrashed: 3
Page: 790162 Thrashed: 3
Page: 790163 Thrashed: 3
Page: 790164 Thrashed: 3
Page: 790165 Thrashed: 3
Page: 790166 Thrashed: 3
Page: 790167 Thrashed: 3
Page: 790168 Thrashed: 3
Page: 790169 Thrashed: 3
Page: 790170 Thrashed: 3
Page: 790171 Thrashed: 3
Page: 790172 Thrashed: 3
Page: 790173 Thrashed: 3
Page: 790174 Thrashed: 3
Page: 790175 Thrashed: 3
Page: 790176 Thrashed: 3
Page: 790177 Thrashed: 3
Page: 790178 Thrashed: 3
Page: 790179 Thrashed: 3
Page: 790180 Thrashed: 3
Page: 790181 Thrashed: 3
Page: 790182 Thrashed: 3
Page: 790183 Thrashed: 3
Page: 790184 Thrashed: 3
Page: 790185 Thrashed: 3
Page: 790186 Thrashed: 3
Page: 790187 Thrashed: 3
Page: 790188 Thrashed: 3
Page: 790189 Thrashed: 3
Page: 790190 Thrashed: 3
Page: 790191 Thrashed: 3
Page: 790192 Thrashed: 3
Page: 790193 Thrashed: 3
Page: 790194 Thrashed: 3
Page: 790195 Thrashed: 3
Page: 790196 Thrashed: 3
Page: 790197 Thrashed: 3
Page: 790198 Thrashed: 3
Page: 790199 Thrashed: 3
Page: 790200 Thrashed: 3
Page: 790201 Thrashed: 3
Page: 790202 Thrashed: 3
Page: 790203 Thrashed: 3
Page: 790204 Thrashed: 3
Page: 790205 Thrashed: 3
Page: 790206 Thrashed: 3
Page: 790207 Thrashed: 3
Page: 790208 Thrashed: 3
Page: 790209 Thrashed: 3
Page: 790210 Thrashed: 3
Page: 790211 Thrashed: 3
Page: 790212 Thrashed: 3
Page: 790213 Thrashed: 3
Page: 790214 Thrashed: 3
Page: 790215 Thrashed: 3
Page: 790216 Thrashed: 3
Page: 790217 Thrashed: 3
Page: 790218 Thrashed: 3
Page: 790219 Thrashed: 3
Page: 790220 Thrashed: 3
Page: 790221 Thrashed: 3
Page: 790222 Thrashed: 3
Page: 790223 Thrashed: 3
Page: 790224 Thrashed: 3
Page: 790225 Thrashed: 3
Page: 790226 Thrashed: 3
Page: 790227 Thrashed: 3
Page: 790228 Thrashed: 3
Page: 790229 Thrashed: 3
Page: 790230 Thrashed: 3
Page: 790231 Thrashed: 3
Page: 790232 Thrashed: 3
Page: 790233 Thrashed: 3
Page: 790234 Thrashed: 3
Page: 790235 Thrashed: 3
Page: 790236 Thrashed: 3
Page: 790237 Thrashed: 3
Page: 790238 Thrashed: 3
Page: 790239 Thrashed: 3
Page: 790240 Thrashed: 3
Page: 790241 Thrashed: 3
Page: 790242 Thrashed: 3
Page: 790243 Thrashed: 3
Page: 790244 Thrashed: 3
Page: 790245 Thrashed: 3
Page: 790246 Thrashed: 3
Page: 790247 Thrashed: 3
Page: 790248 Thrashed: 3
Page: 790249 Thrashed: 3
Page: 790250 Thrashed: 3
Page: 790251 Thrashed: 3
Page: 790252 Thrashed: 3
Page: 790253 Thrashed: 3
Page: 790254 Thrashed: 3
Page: 790255 Thrashed: 3
Page: 790256 Thrashed: 3
Page: 790257 Thrashed: 3
Page: 790258 Thrashed: 3
Page: 790259 Thrashed: 3
Page: 790260 Thrashed: 3
Page: 790261 Thrashed: 3
Page: 790262 Thrashed: 3
Page: 790263 Thrashed: 3
Page: 790264 Thrashed: 3
Page: 790265 Thrashed: 3
Page: 790266 Thrashed: 3
Page: 790267 Thrashed: 3
Page: 790268 Thrashed: 3
Page: 790269 Thrashed: 3
Page: 790270 Thrashed: 3
Page: 790271 Thrashed: 3
Page: 790272 Thrashed: 3
Page: 790273 Thrashed: 3
Page: 790274 Thrashed: 3
Page: 790275 Thrashed: 3
Page: 790276 Thrashed: 3
Page: 790277 Thrashed: 3
Page: 790278 Thrashed: 3
Page: 790279 Thrashed: 3
Page: 790280 Thrashed: 3
Page: 790281 Thrashed: 3
Page: 790282 Thrashed: 3
Page: 790283 Thrashed: 3
Page: 790284 Thrashed: 3
Page: 790285 Thrashed: 3
Page: 790286 Thrashed: 3
Page: 790287 Thrashed: 3
Page: 790288 Thrashed: 3
Page: 790289 Thrashed: 3
Page: 790290 Thrashed: 3
Page: 790291 Thrashed: 3
Page: 790292 Thrashed: 3
Page: 790293 Thrashed: 3
Page: 790294 Thrashed: 3
Page: 790295 Thrashed: 3
Page: 790296 Thrashed: 3
Page: 790297 Thrashed: 3
Page: 790298 Thrashed: 3
Page: 790299 Thrashed: 3
Page: 790300 Thrashed: 3
Page: 790301 Thrashed: 3
Page: 790302 Thrashed: 3
Page: 790303 Thrashed: 3
Page: 790304 Thrashed: 3
Page: 790305 Thrashed: 3
Page: 790306 Thrashed: 3
Page: 790307 Thrashed: 3
Page: 790308 Thrashed: 3
Page: 790309 Thrashed: 3
Page: 790310 Thrashed: 3
Page: 790311 Thrashed: 3
Page: 790312 Thrashed: 3
Page: 790313 Thrashed: 3
Page: 790314 Thrashed: 3
Page: 790315 Thrashed: 3
Page: 790316 Thrashed: 3
Page: 790317 Thrashed: 3
Page: 790318 Thrashed: 3
Page: 790319 Thrashed: 3
Page: 790320 Thrashed: 3
Page: 790321 Thrashed: 3
Page: 790322 Thrashed: 3
Page: 790323 Thrashed: 3
Page: 790324 Thrashed: 3
Page: 790325 Thrashed: 3
Page: 790326 Thrashed: 3
Page: 790327 Thrashed: 3
Page: 790328 Thrashed: 3
Page: 790329 Thrashed: 3
Page: 790330 Thrashed: 3
Page: 790331 Thrashed: 3
Page: 790332 Thrashed: 3
Page: 790333 Thrashed: 3
Page: 790334 Thrashed: 3
Page: 790335 Thrashed: 3
Page: 790336 Thrashed: 3
Page: 790337 Thrashed: 3
Page: 790338 Thrashed: 3
Page: 790339 Thrashed: 3
Page: 790340 Thrashed: 3
Page: 790341 Thrashed: 3
Page: 790342 Thrashed: 3
Page: 790343 Thrashed: 3
Page: 790344 Thrashed: 3
Page: 790345 Thrashed: 3
Page: 790346 Thrashed: 3
Page: 790347 Thrashed: 3
Page: 790348 Thrashed: 3
Page: 790349 Thrashed: 3
Page: 790350 Thrashed: 3
Page: 790351 Thrashed: 3
Page: 790352 Thrashed: 3
Page: 790353 Thrashed: 3
Page: 790354 Thrashed: 3
Page: 790355 Thrashed: 3
Page: 790356 Thrashed: 3
Page: 790357 Thrashed: 3
Page: 790358 Thrashed: 3
Page: 790359 Thrashed: 3
Page: 790360 Thrashed: 3
Page: 790361 Thrashed: 3
Page: 790362 Thrashed: 3
Page: 790363 Thrashed: 3
Page: 790364 Thrashed: 3
Page: 790365 Thrashed: 3
Page: 790366 Thrashed: 3
Page: 790367 Thrashed: 3
Page: 790368 Thrashed: 3
Page: 790369 Thrashed: 3
Page: 790370 Thrashed: 3
Page: 790371 Thrashed: 3
Page: 790372 Thrashed: 3
Page: 790373 Thrashed: 3
Page: 790374 Thrashed: 3
Page: 790375 Thrashed: 3
Page: 790376 Thrashed: 3
Page: 790377 Thrashed: 3
Page: 790378 Thrashed: 3
Page: 790379 Thrashed: 3
Page: 790380 Thrashed: 3
Page: 790381 Thrashed: 3
Page: 790382 Thrashed: 3
Page: 790383 Thrashed: 3
Page: 790384 Thrashed: 3
Page: 790385 Thrashed: 3
Page: 790386 Thrashed: 3
Page: 790387 Thrashed: 3
Page: 790388 Thrashed: 3
Page: 790389 Thrashed: 3
Page: 790390 Thrashed: 3
Page: 790391 Thrashed: 3
Page: 790392 Thrashed: 3
Page: 790393 Thrashed: 3
Page: 790394 Thrashed: 3
Page: 790395 Thrashed: 3
Page: 790396 Thrashed: 3
Page: 790397 Thrashed: 3
Page: 790398 Thrashed: 3
Page: 790399 Thrashed: 3
Page: 790400 Thrashed: 3
Page: 790401 Thrashed: 3
Page: 790402 Thrashed: 3
Page: 790403 Thrashed: 3
Page: 790404 Thrashed: 3
Page: 790405 Thrashed: 3
Page: 790406 Thrashed: 3
Page: 790407 Thrashed: 3
Page: 790408 Thrashed: 3
Page: 790409 Thrashed: 3
Page: 790410 Thrashed: 3
Page: 790411 Thrashed: 3
Page: 790412 Thrashed: 3
Page: 790413 Thrashed: 3
Page: 790414 Thrashed: 3
Page: 790415 Thrashed: 3
Page: 790416 Thrashed: 3
Page: 790417 Thrashed: 3
Page: 790418 Thrashed: 3
Page: 790419 Thrashed: 3
Page: 790420 Thrashed: 3
Page: 790421 Thrashed: 3
Page: 790422 Thrashed: 3
Page: 790423 Thrashed: 3
Page: 790424 Thrashed: 3
Page: 790425 Thrashed: 3
Page: 790426 Thrashed: 3
Page: 790427 Thrashed: 3
Page: 790428 Thrashed: 3
Page: 790429 Thrashed: 3
Page: 790430 Thrashed: 3
Page: 790431 Thrashed: 3
Page: 790432 Thrashed: 3
Page: 790433 Thrashed: 3
Page: 790434 Thrashed: 3
Page: 790435 Thrashed: 3
Page: 790436 Thrashed: 3
Page: 790437 Thrashed: 3
Page: 790438 Thrashed: 3
Page: 790439 Thrashed: 3
Page: 790440 Thrashed: 3
Page: 790441 Thrashed: 3
Page: 790442 Thrashed: 3
Page: 790443 Thrashed: 3
Page: 790444 Thrashed: 3
Page: 790445 Thrashed: 3
Page: 790446 Thrashed: 3
Page: 790447 Thrashed: 3
Page: 790448 Thrashed: 3
Page: 790449 Thrashed: 3
Page: 790450 Thrashed: 3
Page: 790451 Thrashed: 3
Page: 790452 Thrashed: 3
Page: 790453 Thrashed: 3
Page: 790454 Thrashed: 3
Page: 790455 Thrashed: 3
Page: 790456 Thrashed: 3
Page: 790457 Thrashed: 3
Page: 790458 Thrashed: 3
Page: 790459 Thrashed: 3
Page: 790460 Thrashed: 3
Page: 790461 Thrashed: 3
Page: 790462 Thrashed: 3
Page: 790463 Thrashed: 3
Page: 790464 Thrashed: 3
Page: 790465 Thrashed: 3
Page: 790466 Thrashed: 3
Page: 790467 Thrashed: 3
Page: 790468 Thrashed: 3
Page: 790469 Thrashed: 3
Page: 790470 Thrashed: 3
Page: 790471 Thrashed: 3
Page: 790472 Thrashed: 3
Page: 790473 Thrashed: 3
Page: 790474 Thrashed: 3
Page: 790475 Thrashed: 3
Page: 790476 Thrashed: 3
Page: 790477 Thrashed: 3
Page: 790478 Thrashed: 3
Page: 790479 Thrashed: 3
Page: 790480 Thrashed: 3
Page: 790481 Thrashed: 3
Page: 790482 Thrashed: 3
Page: 790483 Thrashed: 3
Page: 790484 Thrashed: 3
Page: 790485 Thrashed: 3
Page: 790486 Thrashed: 3
Page: 790487 Thrashed: 3
Page: 790488 Thrashed: 3
Page: 790489 Thrashed: 3
Page: 790490 Thrashed: 3
Page: 790491 Thrashed: 3
Page: 790492 Thrashed: 3
Page: 790493 Thrashed: 3
Page: 790494 Thrashed: 3
Page: 790495 Thrashed: 3
Page: 790496 Thrashed: 3
Page: 790497 Thrashed: 3
Page: 790498 Thrashed: 3
Page: 790499 Thrashed: 3
Page: 790500 Thrashed: 3
Page: 790501 Thrashed: 3
Page: 790502 Thrashed: 3
Page: 790503 Thrashed: 3
Page: 790504 Thrashed: 3
Page: 790505 Thrashed: 3
Page: 790506 Thrashed: 3
Page: 790507 Thrashed: 3
Page: 790508 Thrashed: 3
Page: 790509 Thrashed: 3
Page: 790510 Thrashed: 3
Page: 790511 Thrashed: 3
Page: 790512 Thrashed: 3
Page: 790513 Thrashed: 3
Page: 790514 Thrashed: 3
Page: 790515 Thrashed: 3
Page: 790516 Thrashed: 3
Page: 790517 Thrashed: 3
Page: 790518 Thrashed: 3
Page: 790519 Thrashed: 3
Page: 790520 Thrashed: 3
Page: 790521 Thrashed: 3
Page: 790522 Thrashed: 3
Page: 790523 Thrashed: 3
Page: 790524 Thrashed: 3
Page: 790525 Thrashed: 3
Page: 790526 Thrashed: 3
Page: 790527 Thrashed: 3
Page: 790528 Thrashed: 4
Page: 790529 Thrashed: 4
Page: 790530 Thrashed: 4
Page: 790531 Thrashed: 4
Page: 790532 Thrashed: 4
Page: 790533 Thrashed: 4
Page: 790534 Thrashed: 4
Page: 790535 Thrashed: 4
Page: 790536 Thrashed: 4
Page: 790537 Thrashed: 4
Page: 790538 Thrashed: 4
Page: 790539 Thrashed: 4
Page: 790540 Thrashed: 4
Page: 790541 Thrashed: 4
Page: 790542 Thrashed: 4
Page: 790543 Thrashed: 4
Page: 790544 Thrashed: 4
Page: 790545 Thrashed: 4
Page: 790546 Thrashed: 4
Page: 790547 Thrashed: 4
Page: 790548 Thrashed: 4
Page: 790549 Thrashed: 4
Page: 790550 Thrashed: 4
Page: 790551 Thrashed: 4
Page: 790552 Thrashed: 4
Page: 790553 Thrashed: 4
Page: 790554 Thrashed: 4
Page: 790555 Thrashed: 4
Page: 790556 Thrashed: 4
Page: 790557 Thrashed: 4
Page: 790558 Thrashed: 4
Page: 790559 Thrashed: 4
Page: 790560 Thrashed: 4
Page: 790561 Thrashed: 4
Page: 790562 Thrashed: 4
Page: 790563 Thrashed: 4
Page: 790564 Thrashed: 4
Page: 790565 Thrashed: 4
Page: 790566 Thrashed: 4
Page: 790567 Thrashed: 4
Page: 790568 Thrashed: 4
Page: 790569 Thrashed: 4
Page: 790570 Thrashed: 4
Page: 790571 Thrashed: 4
Page: 790572 Thrashed: 4
Page: 790573 Thrashed: 4
Page: 790574 Thrashed: 4
Page: 790575 Thrashed: 4
Page: 790576 Thrashed: 4
Page: 790577 Thrashed: 4
Page: 790578 Thrashed: 4
Page: 790579 Thrashed: 4
Page: 790580 Thrashed: 4
Page: 790581 Thrashed: 4
Page: 790582 Thrashed: 4
Page: 790583 Thrashed: 4
Page: 790584 Thrashed: 4
Page: 790585 Thrashed: 4
Page: 790586 Thrashed: 4
Page: 790587 Thrashed: 4
Page: 790588 Thrashed: 4
Page: 790589 Thrashed: 4
Page: 790590 Thrashed: 4
Page: 790591 Thrashed: 4
Page: 790592 Thrashed: 4
Page: 790593 Thrashed: 4
Page: 790594 Thrashed: 4
Page: 790595 Thrashed: 4
Page: 790596 Thrashed: 4
Page: 790597 Thrashed: 4
Page: 790598 Thrashed: 4
Page: 790599 Thrashed: 4
Page: 790600 Thrashed: 4
Page: 790601 Thrashed: 4
Page: 790602 Thrashed: 4
Page: 790603 Thrashed: 4
Page: 790604 Thrashed: 4
Page: 790605 Thrashed: 4
Page: 790606 Thrashed: 4
Page: 790607 Thrashed: 4
Page: 790608 Thrashed: 4
Page: 790609 Thrashed: 4
Page: 790610 Thrashed: 4
Page: 790611 Thrashed: 4
Page: 790612 Thrashed: 4
Page: 790613 Thrashed: 4
Page: 790614 Thrashed: 4
Page: 790615 Thrashed: 4
Page: 790616 Thrashed: 4
Page: 790617 Thrashed: 4
Page: 790618 Thrashed: 4
Page: 790619 Thrashed: 4
Page: 790620 Thrashed: 4
Page: 790621 Thrashed: 4
Page: 790622 Thrashed: 4
Page: 790623 Thrashed: 4
Page: 790624 Thrashed: 4
Page: 790625 Thrashed: 4
Page: 790626 Thrashed: 4
Page: 790627 Thrashed: 4
Page: 790628 Thrashed: 4
Page: 790629 Thrashed: 4
Page: 790630 Thrashed: 4
Page: 790631 Thrashed: 4
Page: 790632 Thrashed: 4
Page: 790633 Thrashed: 4
Page: 790634 Thrashed: 4
Page: 790635 Thrashed: 4
Page: 790636 Thrashed: 4
Page: 790637 Thrashed: 4
Page: 790638 Thrashed: 4
Page: 790639 Thrashed: 4
Page: 790640 Thrashed: 4
Page: 790641 Thrashed: 4
Page: 790642 Thrashed: 4
Page: 790643 Thrashed: 4
Page: 790644 Thrashed: 4
Page: 790645 Thrashed: 4
Page: 790646 Thrashed: 4
Page: 790647 Thrashed: 4
Page: 790648 Thrashed: 4
Page: 790649 Thrashed: 4
Page: 790650 Thrashed: 4
Page: 790651 Thrashed: 4
Page: 790652 Thrashed: 4
Page: 790653 Thrashed: 4
Page: 790654 Thrashed: 4
Page: 790655 Thrashed: 4
Page: 790656 Thrashed: 4
Page: 790657 Thrashed: 4
Page: 790658 Thrashed: 4
Page: 790659 Thrashed: 4
Page: 790660 Thrashed: 4
Page: 790661 Thrashed: 4
Page: 790662 Thrashed: 4
Page: 790663 Thrashed: 4
Page: 790664 Thrashed: 4
Page: 790665 Thrashed: 4
Page: 790666 Thrashed: 4
Page: 790667 Thrashed: 4
Page: 790668 Thrashed: 4
Page: 790669 Thrashed: 4
Page: 790670 Thrashed: 4
Page: 790671 Thrashed: 4
Page: 790672 Thrashed: 4
Page: 790673 Thrashed: 4
Page: 790674 Thrashed: 4
Page: 790675 Thrashed: 4
Page: 790676 Thrashed: 4
Page: 790677 Thrashed: 4
Page: 790678 Thrashed: 4
Page: 790679 Thrashed: 4
Page: 790680 Thrashed: 4
Page: 790681 Thrashed: 4
Page: 790682 Thrashed: 4
Page: 790683 Thrashed: 4
Page: 790684 Thrashed: 4
Page: 790685 Thrashed: 4
Page: 790686 Thrashed: 4
Page: 790687 Thrashed: 4
Page: 790688 Thrashed: 4
Page: 790689 Thrashed: 4
Page: 790690 Thrashed: 4
Page: 790691 Thrashed: 4
Page: 790692 Thrashed: 4
Page: 790693 Thrashed: 4
Page: 790694 Thrashed: 4
Page: 790695 Thrashed: 4
Page: 790696 Thrashed: 4
Page: 790697 Thrashed: 4
Page: 790698 Thrashed: 4
Page: 790699 Thrashed: 4
Page: 790700 Thrashed: 4
Page: 790701 Thrashed: 4
Page: 790702 Thrashed: 4
Page: 790703 Thrashed: 4
Page: 790704 Thrashed: 4
Page: 790705 Thrashed: 4
Page: 790706 Thrashed: 4
Page: 790707 Thrashed: 4
Page: 790708 Thrashed: 4
Page: 790709 Thrashed: 4
Page: 790710 Thrashed: 4
Page: 790711 Thrashed: 4
Page: 790712 Thrashed: 4
Page: 790713 Thrashed: 4
Page: 790714 Thrashed: 4
Page: 790715 Thrashed: 4
Page: 790716 Thrashed: 4
Page: 790717 Thrashed: 4
Page: 790718 Thrashed: 4
Page: 790719 Thrashed: 4
Page: 790720 Thrashed: 4
Page: 790721 Thrashed: 4
Page: 790722 Thrashed: 4
Page: 790723 Thrashed: 4
Page: 790724 Thrashed: 4
Page: 790725 Thrashed: 4
Page: 790726 Thrashed: 4
Page: 790727 Thrashed: 4
Page: 790728 Thrashed: 4
Page: 790729 Thrashed: 4
Page: 790730 Thrashed: 4
Page: 790731 Thrashed: 4
Page: 790732 Thrashed: 4
Page: 790733 Thrashed: 4
Page: 790734 Thrashed: 4
Page: 790735 Thrashed: 4
Page: 790736 Thrashed: 4
Page: 790737 Thrashed: 4
Page: 790738 Thrashed: 4
Page: 790739 Thrashed: 4
Page: 790740 Thrashed: 4
Page: 790741 Thrashed: 4
Page: 790742 Thrashed: 4
Page: 790743 Thrashed: 4
Page: 790744 Thrashed: 4
Page: 790745 Thrashed: 4
Page: 790746 Thrashed: 4
Page: 790747 Thrashed: 4
Page: 790748 Thrashed: 4
Page: 790749 Thrashed: 4
Page: 790750 Thrashed: 4
Page: 790751 Thrashed: 4
Page: 790752 Thrashed: 4
Page: 790753 Thrashed: 4
Page: 790754 Thrashed: 4
Page: 790755 Thrashed: 4
Page: 790756 Thrashed: 4
Page: 790757 Thrashed: 4
Page: 790758 Thrashed: 4
Page: 790759 Thrashed: 4
Page: 790760 Thrashed: 4
Page: 790761 Thrashed: 4
Page: 790762 Thrashed: 4
Page: 790763 Thrashed: 4
Page: 790764 Thrashed: 4
Page: 790765 Thrashed: 4
Page: 790766 Thrashed: 4
Page: 790767 Thrashed: 4
Page: 790768 Thrashed: 4
Page: 790769 Thrashed: 4
Page: 790770 Thrashed: 4
Page: 790771 Thrashed: 4
Page: 790772 Thrashed: 4
Page: 790773 Thrashed: 4
Page: 790774 Thrashed: 4
Page: 790775 Thrashed: 4
Page: 790776 Thrashed: 4
Page: 790777 Thrashed: 4
Page: 790778 Thrashed: 4
Page: 790779 Thrashed: 4
Page: 790780 Thrashed: 4
Page: 790781 Thrashed: 4
Page: 790782 Thrashed: 4
Page: 790783 Thrashed: 4
Page: 790784 Thrashed: 4
Page: 790785 Thrashed: 4
Page: 790786 Thrashed: 4
Page: 790787 Thrashed: 4
Page: 790788 Thrashed: 4
Page: 790789 Thrashed: 4
Page: 790790 Thrashed: 4
Page: 790791 Thrashed: 4
Page: 790792 Thrashed: 4
Page: 790793 Thrashed: 4
Page: 790794 Thrashed: 4
Page: 790795 Thrashed: 4
Page: 790796 Thrashed: 4
Page: 790797 Thrashed: 4
Page: 790798 Thrashed: 4
Page: 790799 Thrashed: 4
Page: 790800 Thrashed: 4
Page: 790801 Thrashed: 4
Page: 790802 Thrashed: 4
Page: 790803 Thrashed: 4
Page: 790804 Thrashed: 4
Page: 790805 Thrashed: 4
Page: 790806 Thrashed: 4
Page: 790807 Thrashed: 4
Page: 790808 Thrashed: 4
Page: 790809 Thrashed: 4
Page: 790810 Thrashed: 4
Page: 790811 Thrashed: 4
Page: 790812 Thrashed: 4
Page: 790813 Thrashed: 4
Page: 790814 Thrashed: 4
Page: 790815 Thrashed: 4
Page: 790816 Thrashed: 4
Page: 790817 Thrashed: 4
Page: 790818 Thrashed: 4
Page: 790819 Thrashed: 4
Page: 790820 Thrashed: 4
Page: 790821 Thrashed: 4
Page: 790822 Thrashed: 4
Page: 790823 Thrashed: 4
Page: 790824 Thrashed: 4
Page: 790825 Thrashed: 4
Page: 790826 Thrashed: 4
Page: 790827 Thrashed: 4
Page: 790828 Thrashed: 4
Page: 790829 Thrashed: 4
Page: 790830 Thrashed: 4
Page: 790831 Thrashed: 4
Page: 790832 Thrashed: 4
Page: 790833 Thrashed: 4
Page: 790834 Thrashed: 4
Page: 790835 Thrashed: 4
Page: 790836 Thrashed: 4
Page: 790837 Thrashed: 4
Page: 790838 Thrashed: 4
Page: 790839 Thrashed: 4
Page: 790840 Thrashed: 4
Page: 790841 Thrashed: 4
Page: 790842 Thrashed: 4
Page: 790843 Thrashed: 4
Page: 790844 Thrashed: 4
Page: 790845 Thrashed: 4
Page: 790846 Thrashed: 4
Page: 790847 Thrashed: 4
Page: 790848 Thrashed: 4
Page: 790849 Thrashed: 4
Page: 790850 Thrashed: 4
Page: 790851 Thrashed: 4
Page: 790852 Thrashed: 4
Page: 790853 Thrashed: 4
Page: 790854 Thrashed: 4
Page: 790855 Thrashed: 4
Page: 790856 Thrashed: 4
Page: 790857 Thrashed: 4
Page: 790858 Thrashed: 4
Page: 790859 Thrashed: 4
Page: 790860 Thrashed: 4
Page: 790861 Thrashed: 4
Page: 790862 Thrashed: 4
Page: 790863 Thrashed: 4
Page: 790864 Thrashed: 4
Page: 790865 Thrashed: 4
Page: 790866 Thrashed: 4
Page: 790867 Thrashed: 4
Page: 790868 Thrashed: 4
Page: 790869 Thrashed: 4
Page: 790870 Thrashed: 4
Page: 790871 Thrashed: 4
Page: 790872 Thrashed: 4
Page: 790873 Thrashed: 4
Page: 790874 Thrashed: 4
Page: 790875 Thrashed: 4
Page: 790876 Thrashed: 4
Page: 790877 Thrashed: 4
Page: 790878 Thrashed: 4
Page: 790879 Thrashed: 4
Page: 790880 Thrashed: 4
Page: 790881 Thrashed: 4
Page: 790882 Thrashed: 4
Page: 790883 Thrashed: 4
Page: 790884 Thrashed: 4
Page: 790885 Thrashed: 4
Page: 790886 Thrashed: 4
Page: 790887 Thrashed: 4
Page: 790888 Thrashed: 4
Page: 790889 Thrashed: 4
Page: 790890 Thrashed: 4
Page: 790891 Thrashed: 4
Page: 790892 Thrashed: 4
Page: 790893 Thrashed: 4
Page: 790894 Thrashed: 4
Page: 790895 Thrashed: 4
Page: 790896 Thrashed: 4
Page: 790897 Thrashed: 4
Page: 790898 Thrashed: 4
Page: 790899 Thrashed: 4
Page: 790900 Thrashed: 4
Page: 790901 Thrashed: 4
Page: 790902 Thrashed: 4
Page: 790903 Thrashed: 4
Page: 790904 Thrashed: 4
Page: 790905 Thrashed: 4
Page: 790906 Thrashed: 4
Page: 790907 Thrashed: 4
Page: 790908 Thrashed: 4
Page: 790909 Thrashed: 4
Page: 790910 Thrashed: 4
Page: 790911 Thrashed: 4
Page: 790912 Thrashed: 4
Page: 790913 Thrashed: 4
Page: 790914 Thrashed: 4
Page: 790915 Thrashed: 4
Page: 790916 Thrashed: 4
Page: 790917 Thrashed: 4
Page: 790918 Thrashed: 4
Page: 790919 Thrashed: 4
Page: 790920 Thrashed: 4
Page: 790921 Thrashed: 4
Page: 790922 Thrashed: 4
Page: 790923 Thrashed: 4
Page: 790924 Thrashed: 4
Page: 790925 Thrashed: 4
Page: 790926 Thrashed: 4
Page: 790927 Thrashed: 4
Page: 790928 Thrashed: 4
Page: 790929 Thrashed: 4
Page: 790930 Thrashed: 4
Page: 790931 Thrashed: 4
Page: 790932 Thrashed: 4
Page: 790933 Thrashed: 4
Page: 790934 Thrashed: 4
Page: 790935 Thrashed: 4
Page: 790936 Thrashed: 4
Page: 790937 Thrashed: 4
Page: 790938 Thrashed: 4
Page: 790939 Thrashed: 4
Page: 790940 Thrashed: 4
Page: 790941 Thrashed: 4
Page: 790942 Thrashed: 4
Page: 790943 Thrashed: 4
Page: 790944 Thrashed: 4
Page: 790945 Thrashed: 4
Page: 790946 Thrashed: 4
Page: 790947 Thrashed: 4
Page: 790948 Thrashed: 4
Page: 790949 Thrashed: 4
Page: 790950 Thrashed: 4
Page: 790951 Thrashed: 4
Page: 790952 Thrashed: 4
Page: 790953 Thrashed: 4
Page: 790954 Thrashed: 4
Page: 790955 Thrashed: 4
Page: 790956 Thrashed: 4
Page: 790957 Thrashed: 4
Page: 790958 Thrashed: 4
Page: 790959 Thrashed: 4
Page: 790960 Thrashed: 4
Page: 790961 Thrashed: 4
Page: 790962 Thrashed: 4
Page: 790963 Thrashed: 4
Page: 790964 Thrashed: 4
Page: 790965 Thrashed: 4
Page: 790966 Thrashed: 4
Page: 790967 Thrashed: 4
Page: 790968 Thrashed: 4
Page: 790969 Thrashed: 4
Page: 790970 Thrashed: 4
Page: 790971 Thrashed: 4
Page: 790972 Thrashed: 4
Page: 790973 Thrashed: 4
Page: 790974 Thrashed: 4
Page: 790975 Thrashed: 4
Page: 790976 Thrashed: 4
Page: 790977 Thrashed: 4
Page: 790978 Thrashed: 4
Page: 790979 Thrashed: 4
Page: 790980 Thrashed: 4
Page: 790981 Thrashed: 4
Page: 790982 Thrashed: 4
Page: 790983 Thrashed: 4
Page: 790984 Thrashed: 4
Page: 790985 Thrashed: 4
Page: 790986 Thrashed: 4
Page: 790987 Thrashed: 4
Page: 790988 Thrashed: 4
Page: 790989 Thrashed: 4
Page: 790990 Thrashed: 4
Page: 790991 Thrashed: 4
Page: 790992 Thrashed: 4
Page: 790993 Thrashed: 4
Page: 790994 Thrashed: 4
Page: 790995 Thrashed: 4
Page: 790996 Thrashed: 4
Page: 790997 Thrashed: 4
Page: 790998 Thrashed: 4
Page: 790999 Thrashed: 4
Page: 791000 Thrashed: 4
Page: 791001 Thrashed: 4
Page: 791002 Thrashed: 4
Page: 791003 Thrashed: 4
Page: 791004 Thrashed: 4
Page: 791005 Thrashed: 4
Page: 791006 Thrashed: 4
Page: 791007 Thrashed: 4
Page: 791008 Thrashed: 4
Page: 791009 Thrashed: 4
Page: 791010 Thrashed: 4
Page: 791011 Thrashed: 4
Page: 791012 Thrashed: 4
Page: 791013 Thrashed: 4
Page: 791014 Thrashed: 4
Page: 791015 Thrashed: 4
Page: 791016 Thrashed: 4
Page: 791017 Thrashed: 4
Page: 791018 Thrashed: 4
Page: 791019 Thrashed: 4
Page: 791020 Thrashed: 4
Page: 791021 Thrashed: 4
Page: 791022 Thrashed: 4
Page: 791023 Thrashed: 4
Page: 791024 Thrashed: 4
Page: 791025 Thrashed: 4
Page: 791026 Thrashed: 4
Page: 791027 Thrashed: 4
Page: 791028 Thrashed: 4
Page: 791029 Thrashed: 4
Page: 791030 Thrashed: 4
Page: 791031 Thrashed: 4
Page: 791032 Thrashed: 4
Page: 791033 Thrashed: 4
Page: 791034 Thrashed: 4
Page: 791035 Thrashed: 4
Page: 791036 Thrashed: 4
Page: 791037 Thrashed: 4
Page: 791038 Thrashed: 4
Page: 791039 Thrashed: 4
Page: 791040 Thrashed: 5
Page: 791041 Thrashed: 5
Page: 791042 Thrashed: 5
Page: 791043 Thrashed: 5
Page: 791044 Thrashed: 5
Page: 791045 Thrashed: 5
Page: 791046 Thrashed: 5
Page: 791047 Thrashed: 5
Page: 791048 Thrashed: 5
Page: 791049 Thrashed: 5
Page: 791050 Thrashed: 5
Page: 791051 Thrashed: 5
Page: 791052 Thrashed: 5
Page: 791053 Thrashed: 5
Page: 791054 Thrashed: 5
Page: 791055 Thrashed: 5
Page: 791056 Thrashed: 5
Page: 791057 Thrashed: 5
Page: 791058 Thrashed: 5
Page: 791059 Thrashed: 5
Page: 791060 Thrashed: 5
Page: 791061 Thrashed: 5
Page: 791062 Thrashed: 5
Page: 791063 Thrashed: 5
Page: 791064 Thrashed: 5
Page: 791065 Thrashed: 5
Page: 791066 Thrashed: 5
Page: 791067 Thrashed: 5
Page: 791068 Thrashed: 5
Page: 791069 Thrashed: 5
Page: 791070 Thrashed: 5
Page: 791071 Thrashed: 5
Page: 791072 Thrashed: 5
Page: 791073 Thrashed: 5
Page: 791074 Thrashed: 5
Page: 791075 Thrashed: 5
Page: 791076 Thrashed: 5
Page: 791077 Thrashed: 5
Page: 791078 Thrashed: 5
Page: 791079 Thrashed: 5
Page: 791080 Thrashed: 5
Page: 791081 Thrashed: 5
Page: 791082 Thrashed: 5
Page: 791083 Thrashed: 5
Page: 791084 Thrashed: 5
Page: 791085 Thrashed: 5
Page: 791086 Thrashed: 5
Page: 791087 Thrashed: 5
Page: 791088 Thrashed: 5
Page: 791089 Thrashed: 5
Page: 791090 Thrashed: 5
Page: 791091 Thrashed: 5
Page: 791092 Thrashed: 5
Page: 791093 Thrashed: 5
Page: 791094 Thrashed: 5
Page: 791095 Thrashed: 5
Page: 791096 Thrashed: 5
Page: 791097 Thrashed: 5
Page: 791098 Thrashed: 5
Page: 791099 Thrashed: 5
Page: 791100 Thrashed: 5
Page: 791101 Thrashed: 5
Page: 791102 Thrashed: 5
Page: 791103 Thrashed: 5
Page: 791104 Thrashed: 5
Page: 791105 Thrashed: 5
Page: 791106 Thrashed: 5
Page: 791107 Thrashed: 5
Page: 791108 Thrashed: 5
Page: 791109 Thrashed: 5
Page: 791110 Thrashed: 5
Page: 791111 Thrashed: 5
Page: 791112 Thrashed: 5
Page: 791113 Thrashed: 5
Page: 791114 Thrashed: 5
Page: 791115 Thrashed: 5
Page: 791116 Thrashed: 5
Page: 791117 Thrashed: 5
Page: 791118 Thrashed: 5
Page: 791119 Thrashed: 5
Page: 791120 Thrashed: 5
Page: 791121 Thrashed: 5
Page: 791122 Thrashed: 5
Page: 791123 Thrashed: 5
Page: 791124 Thrashed: 5
Page: 791125 Thrashed: 5
Page: 791126 Thrashed: 5
Page: 791127 Thrashed: 5
Page: 791128 Thrashed: 5
Page: 791129 Thrashed: 5
Page: 791130 Thrashed: 5
Page: 791131 Thrashed: 5
Page: 791132 Thrashed: 5
Page: 791133 Thrashed: 5
Page: 791134 Thrashed: 5
Page: 791135 Thrashed: 5
Page: 791136 Thrashed: 5
Page: 791137 Thrashed: 5
Page: 791138 Thrashed: 5
Page: 791139 Thrashed: 5
Page: 791140 Thrashed: 5
Page: 791141 Thrashed: 5
Page: 791142 Thrashed: 5
Page: 791143 Thrashed: 5
Page: 791144 Thrashed: 5
Page: 791145 Thrashed: 5
Page: 791146 Thrashed: 5
Page: 791147 Thrashed: 5
Page: 791148 Thrashed: 5
Page: 791149 Thrashed: 5
Page: 791150 Thrashed: 5
Page: 791151 Thrashed: 5
Page: 791152 Thrashed: 5
Page: 791153 Thrashed: 5
Page: 791154 Thrashed: 5
Page: 791155 Thrashed: 5
Page: 791156 Thrashed: 5
Page: 791157 Thrashed: 5
Page: 791158 Thrashed: 5
Page: 791159 Thrashed: 5
Page: 791160 Thrashed: 5
Page: 791161 Thrashed: 5
Page: 791162 Thrashed: 5
Page: 791163 Thrashed: 5
Page: 791164 Thrashed: 5
Page: 791165 Thrashed: 5
Page: 791166 Thrashed: 5
Page: 791167 Thrashed: 5
Page: 791168 Thrashed: 5
Page: 791169 Thrashed: 5
Page: 791170 Thrashed: 5
Page: 791171 Thrashed: 5
Page: 791172 Thrashed: 5
Page: 791173 Thrashed: 5
Page: 791174 Thrashed: 5
Page: 791175 Thrashed: 5
Page: 791176 Thrashed: 5
Page: 791177 Thrashed: 5
Page: 791178 Thrashed: 5
Page: 791179 Thrashed: 5
Page: 791180 Thrashed: 5
Page: 791181 Thrashed: 5
Page: 791182 Thrashed: 5
Page: 791183 Thrashed: 5
Page: 791184 Thrashed: 5
Page: 791185 Thrashed: 5
Page: 791186 Thrashed: 5
Page: 791187 Thrashed: 5
Page: 791188 Thrashed: 5
Page: 791189 Thrashed: 5
Page: 791190 Thrashed: 5
Page: 791191 Thrashed: 5
Page: 791192 Thrashed: 5
Page: 791193 Thrashed: 5
Page: 791194 Thrashed: 5
Page: 791195 Thrashed: 5
Page: 791196 Thrashed: 5
Page: 791197 Thrashed: 5
Page: 791198 Thrashed: 5
Page: 791199 Thrashed: 5
Page: 791200 Thrashed: 5
Page: 791201 Thrashed: 5
Page: 791202 Thrashed: 5
Page: 791203 Thrashed: 5
Page: 791204 Thrashed: 5
Page: 791205 Thrashed: 5
Page: 791206 Thrashed: 5
Page: 791207 Thrashed: 5
Page: 791208 Thrashed: 5
Page: 791209 Thrashed: 5
Page: 791210 Thrashed: 5
Page: 791211 Thrashed: 5
Page: 791212 Thrashed: 5
Page: 791213 Thrashed: 5
Page: 791214 Thrashed: 5
Page: 791215 Thrashed: 5
Page: 791216 Thrashed: 5
Page: 791217 Thrashed: 5
Page: 791218 Thrashed: 5
Page: 791219 Thrashed: 5
Page: 791220 Thrashed: 5
Page: 791221 Thrashed: 5
Page: 791222 Thrashed: 5
Page: 791223 Thrashed: 5
Page: 791224 Thrashed: 5
Page: 791225 Thrashed: 5
Page: 791226 Thrashed: 5
Page: 791227 Thrashed: 5
Page: 791228 Thrashed: 5
Page: 791229 Thrashed: 5
Page: 791230 Thrashed: 5
Page: 791231 Thrashed: 5
Page: 791232 Thrashed: 5
Page: 791233 Thrashed: 5
Page: 791234 Thrashed: 5
Page: 791235 Thrashed: 5
Page: 791236 Thrashed: 5
Page: 791237 Thrashed: 5
Page: 791238 Thrashed: 5
Page: 791239 Thrashed: 5
Page: 791240 Thrashed: 5
Page: 791241 Thrashed: 5
Page: 791242 Thrashed: 5
Page: 791243 Thrashed: 5
Page: 791244 Thrashed: 5
Page: 791245 Thrashed: 5
Page: 791246 Thrashed: 5
Page: 791247 Thrashed: 5
Page: 791248 Thrashed: 5
Page: 791249 Thrashed: 5
Page: 791250 Thrashed: 5
Page: 791251 Thrashed: 5
Page: 791252 Thrashed: 5
Page: 791253 Thrashed: 5
Page: 791254 Thrashed: 5
Page: 791255 Thrashed: 5
Page: 791256 Thrashed: 5
Page: 791257 Thrashed: 5
Page: 791258 Thrashed: 5
Page: 791259 Thrashed: 5
Page: 791260 Thrashed: 5
Page: 791261 Thrashed: 5
Page: 791262 Thrashed: 5
Page: 791263 Thrashed: 5
Page: 791264 Thrashed: 5
Page: 791265 Thrashed: 5
Page: 791266 Thrashed: 5
Page: 791267 Thrashed: 5
Page: 791268 Thrashed: 5
Page: 791269 Thrashed: 5
Page: 791270 Thrashed: 5
Page: 791271 Thrashed: 5
Page: 791272 Thrashed: 5
Page: 791273 Thrashed: 5
Page: 791274 Thrashed: 5
Page: 791275 Thrashed: 5
Page: 791276 Thrashed: 5
Page: 791277 Thrashed: 5
Page: 791278 Thrashed: 5
Page: 791279 Thrashed: 5
Page: 791280 Thrashed: 5
Page: 791281 Thrashed: 5
Page: 791282 Thrashed: 5
Page: 791283 Thrashed: 5
Page: 791284 Thrashed: 5
Page: 791285 Thrashed: 5
Page: 791286 Thrashed: 5
Page: 791287 Thrashed: 5
Page: 791288 Thrashed: 5
Page: 791289 Thrashed: 5
Page: 791290 Thrashed: 5
Page: 791291 Thrashed: 5
Page: 791292 Thrashed: 5
Page: 791293 Thrashed: 5
Page: 791294 Thrashed: 5
Page: 791295 Thrashed: 5
Page: 791296 Thrashed: 5
Page: 791297 Thrashed: 5
Page: 791298 Thrashed: 5
Page: 791299 Thrashed: 5
Page: 791300 Thrashed: 5
Page: 791301 Thrashed: 5
Page: 791302 Thrashed: 5
Page: 791303 Thrashed: 5
Page: 791304 Thrashed: 5
Page: 791305 Thrashed: 5
Page: 791306 Thrashed: 5
Page: 791307 Thrashed: 5
Page: 791308 Thrashed: 5
Page: 791309 Thrashed: 5
Page: 791310 Thrashed: 5
Page: 791311 Thrashed: 5
Page: 791312 Thrashed: 5
Page: 791313 Thrashed: 5
Page: 791314 Thrashed: 5
Page: 791315 Thrashed: 5
Page: 791316 Thrashed: 5
Page: 791317 Thrashed: 5
Page: 791318 Thrashed: 5
Page: 791319 Thrashed: 5
Page: 791320 Thrashed: 5
Page: 791321 Thrashed: 5
Page: 791322 Thrashed: 5
Page: 791323 Thrashed: 5
Page: 791324 Thrashed: 5
Page: 791325 Thrashed: 5
Page: 791326 Thrashed: 5
Page: 791327 Thrashed: 5
Page: 791328 Thrashed: 5
Page: 791329 Thrashed: 5
Page: 791330 Thrashed: 5
Page: 791331 Thrashed: 5
Page: 791332 Thrashed: 5
Page: 791333 Thrashed: 5
Page: 791334 Thrashed: 5
Page: 791335 Thrashed: 5
Page: 791336 Thrashed: 5
Page: 791337 Thrashed: 5
Page: 791338 Thrashed: 5
Page: 791339 Thrashed: 5
Page: 791340 Thrashed: 5
Page: 791341 Thrashed: 5
Page: 791342 Thrashed: 5
Page: 791343 Thrashed: 5
Page: 791344 Thrashed: 5
Page: 791345 Thrashed: 5
Page: 791346 Thrashed: 5
Page: 791347 Thrashed: 5
Page: 791348 Thrashed: 5
Page: 791349 Thrashed: 5
Page: 791350 Thrashed: 5
Page: 791351 Thrashed: 5
Page: 791352 Thrashed: 5
Page: 791353 Thrashed: 5
Page: 791354 Thrashed: 5
Page: 791355 Thrashed: 5
Page: 791356 Thrashed: 5
Page: 791357 Thrashed: 5
Page: 791358 Thrashed: 5
Page: 791359 Thrashed: 5
Page: 791360 Thrashed: 5
Page: 791361 Thrashed: 5
Page: 791362 Thrashed: 5
Page: 791363 Thrashed: 5
Page: 791364 Thrashed: 5
Page: 791365 Thrashed: 5
Page: 791366 Thrashed: 5
Page: 791367 Thrashed: 5
Page: 791368 Thrashed: 5
Page: 791369 Thrashed: 5
Page: 791370 Thrashed: 5
Page: 791371 Thrashed: 5
Page: 791372 Thrashed: 5
Page: 791373 Thrashed: 5
Page: 791374 Thrashed: 5
Page: 791375 Thrashed: 5
Page: 791376 Thrashed: 5
Page: 791377 Thrashed: 5
Page: 791378 Thrashed: 5
Page: 791379 Thrashed: 5
Page: 791380 Thrashed: 5
Page: 791381 Thrashed: 5
Page: 791382 Thrashed: 5
Page: 791383 Thrashed: 5
Page: 791384 Thrashed: 5
Page: 791385 Thrashed: 5
Page: 791386 Thrashed: 5
Page: 791387 Thrashed: 5
Page: 791388 Thrashed: 5
Page: 791389 Thrashed: 5
Page: 791390 Thrashed: 5
Page: 791391 Thrashed: 5
Page: 791392 Thrashed: 5
Page: 791393 Thrashed: 5
Page: 791394 Thrashed: 5
Page: 791395 Thrashed: 5
Page: 791396 Thrashed: 5
Page: 791397 Thrashed: 5
Page: 791398 Thrashed: 5
Page: 791399 Thrashed: 5
Page: 791400 Thrashed: 5
Page: 791401 Thrashed: 5
Page: 791402 Thrashed: 5
Page: 791403 Thrashed: 5
Page: 791404 Thrashed: 5
Page: 791405 Thrashed: 5
Page: 791406 Thrashed: 5
Page: 791407 Thrashed: 5
Page: 791408 Thrashed: 5
Page: 791409 Thrashed: 5
Page: 791410 Thrashed: 5
Page: 791411 Thrashed: 5
Page: 791412 Thrashed: 5
Page: 791413 Thrashed: 5
Page: 791414 Thrashed: 5
Page: 791415 Thrashed: 5
Page: 791416 Thrashed: 5
Page: 791417 Thrashed: 5
Page: 791418 Thrashed: 5
Page: 791419 Thrashed: 5
Page: 791420 Thrashed: 5
Page: 791421 Thrashed: 5
Page: 791422 Thrashed: 5
Page: 791423 Thrashed: 5
Page: 791424 Thrashed: 5
Page: 791425 Thrashed: 5
Page: 791426 Thrashed: 5
Page: 791427 Thrashed: 5
Page: 791428 Thrashed: 5
Page: 791429 Thrashed: 5
Page: 791430 Thrashed: 5
Page: 791431 Thrashed: 5
Page: 791432 Thrashed: 5
Page: 791433 Thrashed: 5
Page: 791434 Thrashed: 5
Page: 791435 Thrashed: 5
Page: 791436 Thrashed: 5
Page: 791437 Thrashed: 5
Page: 791438 Thrashed: 5
Page: 791439 Thrashed: 5
Page: 791440 Thrashed: 5
Page: 791441 Thrashed: 5
Page: 791442 Thrashed: 5
Page: 791443 Thrashed: 5
Page: 791444 Thrashed: 5
Page: 791445 Thrashed: 5
Page: 791446 Thrashed: 5
Page: 791447 Thrashed: 5
Page: 791448 Thrashed: 5
Page: 791449 Thrashed: 5
Page: 791450 Thrashed: 5
Page: 791451 Thrashed: 5
Page: 791452 Thrashed: 5
Page: 791453 Thrashed: 5
Page: 791454 Thrashed: 5
Page: 791455 Thrashed: 5
Page: 791456 Thrashed: 5
Page: 791457 Thrashed: 5
Page: 791458 Thrashed: 5
Page: 791459 Thrashed: 5
Page: 791460 Thrashed: 5
Page: 791461 Thrashed: 5
Page: 791462 Thrashed: 5
Page: 791463 Thrashed: 5
Page: 791464 Thrashed: 5
Page: 791465 Thrashed: 5
Page: 791466 Thrashed: 5
Page: 791467 Thrashed: 5
Page: 791468 Thrashed: 5
Page: 791469 Thrashed: 5
Page: 791470 Thrashed: 5
Page: 791471 Thrashed: 5
Page: 791472 Thrashed: 5
Page: 791473 Thrashed: 5
Page: 791474 Thrashed: 5
Page: 791475 Thrashed: 5
Page: 791476 Thrashed: 5
Page: 791477 Thrashed: 5
Page: 791478 Thrashed: 5
Page: 791479 Thrashed: 5
Page: 791480 Thrashed: 5
Page: 791481 Thrashed: 5
Page: 791482 Thrashed: 5
Page: 791483 Thrashed: 5
Page: 791484 Thrashed: 5
Page: 791485 Thrashed: 5
Page: 791486 Thrashed: 5
Page: 791487 Thrashed: 5
Page: 791488 Thrashed: 5
Page: 791489 Thrashed: 5
Page: 791490 Thrashed: 5
Page: 791491 Thrashed: 5
Page: 791492 Thrashed: 5
Page: 791493 Thrashed: 5
Page: 791494 Thrashed: 5
Page: 791495 Thrashed: 5
Page: 791496 Thrashed: 5
Page: 791497 Thrashed: 5
Page: 791498 Thrashed: 5
Page: 791499 Thrashed: 5
Page: 791500 Thrashed: 5
Page: 791501 Thrashed: 5
Page: 791502 Thrashed: 5
Page: 791503 Thrashed: 5
Page: 791504 Thrashed: 5
Page: 791505 Thrashed: 5
Page: 791506 Thrashed: 5
Page: 791507 Thrashed: 5
Page: 791508 Thrashed: 5
Page: 791509 Thrashed: 5
Page: 791510 Thrashed: 5
Page: 791511 Thrashed: 5
Page: 791512 Thrashed: 5
Page: 791513 Thrashed: 5
Page: 791514 Thrashed: 5
Page: 791515 Thrashed: 5
Page: 791516 Thrashed: 5
Page: 791517 Thrashed: 5
Page: 791518 Thrashed: 5
Page: 791519 Thrashed: 5
Page: 791520 Thrashed: 5
Page: 791521 Thrashed: 5
Page: 791522 Thrashed: 5
Page: 791523 Thrashed: 5
Page: 791524 Thrashed: 5
Page: 791525 Thrashed: 5
Page: 791526 Thrashed: 5
Page: 791527 Thrashed: 5
Page: 791528 Thrashed: 5
Page: 791529 Thrashed: 5
Page: 791530 Thrashed: 5
Page: 791531 Thrashed: 5
Page: 791532 Thrashed: 5
Page: 791533 Thrashed: 5
Page: 791534 Thrashed: 5
Page: 791535 Thrashed: 5
Page: 791536 Thrashed: 5
Page: 791537 Thrashed: 5
Page: 791538 Thrashed: 5
Page: 791539 Thrashed: 5
Page: 791540 Thrashed: 5
Page: 791541 Thrashed: 5
Page: 791542 Thrashed: 5
Page: 791543 Thrashed: 5
Page: 791544 Thrashed: 5
Page: 791545 Thrashed: 5
Page: 791546 Thrashed: 5
Page: 791547 Thrashed: 5
Page: 791548 Thrashed: 5
Page: 791549 Thrashed: 5
Page: 791550 Thrashed: 5
Page: 791551 Thrashed: 5
Page_tot_thrash: 14336
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 2077
dma_migration_read 416
dma_migration_write 27
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.958490
[0-25]: 0.031564, [26-50]: 0.016335, [51-75]: 0.020019, [76-100]: 0.932083
Pcie_write_utilization: 1.062500
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
F:   222150----T:  1333552 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(750.440247)
F:   223263----T:   225868 	 St: c1400000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   225868----T:   234108 	 St: c1401000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   234108----T:   236713 	 St: c1800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   236713----T:   244953 	 St: c1801000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   245428----T:   248033 	 St: c1410000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   248033----T:   256273 	 St: c1411000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   256273----T:   258878 	 St: c1810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   258878----T:   267118 	 St: c1811000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   267621----T:   270226 	 St: c1420000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   270226----T:   285921 	 St: c1421000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   285921----T:   288526 	 St: c1820000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   288526----T:   304221 	 St: c1821000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   306081----T:   308686 	 St: c1440000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   308686----T:   339409 	 St: c1441000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   339409----T:   342014 	 St: c1840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   342014----T:   372737 	 St: c1841000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   376882----T:   379487 	 St: c1480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   379487----T:   440323 	 St: c1481000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   440323----T:   442928 	 St: c1880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   442928----T:   503764 	 St: c1881000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   512394----T:   514999 	 St: c1500000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   514999----T:   636088 	 St: c1501000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   636088----T:   638693 	 St: c1900000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   638693----T:   759782 	 St: c1901000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   777844----T:   780449 	 St: c1600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   780449----T:   788689 	 St: c1601000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   788689----T:   791294 	 St: c1a00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   791294----T:   799534 	 St: c1a01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   800040----T:   802645 	 St: c1610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   802645----T:   810885 	 St: c1611000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   810885----T:   813490 	 St: c1a10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   813490----T:   821730 	 St: c1a11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   822274----T:   824879 	 St: c1620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   824879----T:   840574 	 St: c1621000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   840574----T:   843179 	 St: c1a20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   843179----T:   858874 	 St: c1a21000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   860914----T:   863519 	 St: c1640000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   863519----T:   894242 	 St: c1641000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   894242----T:   896847 	 St: c1a40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   896847----T:   927570 	 St: c1a41000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   931769----T:   934374 	 St: c1680000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   934374----T:   995210 	 St: c1681000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   995210----T:   997815 	 St: c1a80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   997815----T:  1058651 	 St: c1a81000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:  1067493----T:  1070098 	 St: c1700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1070098----T:  1191187 	 St: c1701000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1191187----T:  1193792 	 St: c1b00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1193792----T:  1314881 	 St: c1b01000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1333552----T:  1455112 	 St: 80000000 Sz: 1048576 	 Sm: 0 	 T: memcpy_d2h(82.079674)
F:  1677263----T:  1706529 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(19.760973)
F:  1678106----T:  1678306 	 St: c0000000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1678383----T:  1678583 	 St: c0000000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1678874----T:  1679074 	 St: c0400000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1679465----T:  1679665 	 St: c0c00000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  1928679----T:  1970053 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(27.936529)
F:  2192203----T:  2221805 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(19.987846)
F:  2212511----T:  2212711 	 St: c02d1580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2212786----T:  2212986 	 St: c02d15a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2213280----T:  2213480 	 St: c09a2b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2213872----T:  2214072 	 St: c11a2b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2215095----T:  2215295 	 St: c03261a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2215295----T:  2215495 	 St: c03261a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2215784----T:  2215984 	 St: c0a4c340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2216374----T:  2216574 	 St: c124c340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2443955----T:  2485917 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(28.333559)
F:  2708067----T:  2749543 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(28.005402)
F:  2709580----T:  2709780 	 St: c0024d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2709868----T:  2710068 	 St: c0024d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2710361----T:  2710561 	 St: c0449ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2710956----T:  2711156 	 St: c0c49ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2721717----T:  2721917 	 St: c01cde00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2721917----T:  2722117 	 St: c01cde20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2722408----T:  2722608 	 St: c079bc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2723001----T:  2723201 	 St: c0f9bc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2731125----T:  2731325 	 St: c0310860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2731325----T:  2731525 	 St: c0310860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2731823----T:  2732023 	 St: c0a210c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2732023----T:  2732223 	 St: c03217c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2732223----T:  2735023 	 St: c0320000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2735023----T:  2735223 	 St: c12210c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2735223----T:  2743003 	 St: c0322000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2743003----T:  2743203 	 St: c0a42f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2743594----T:  2743794 	 St: c1242f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  2971693----T:  3013617 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(28.307899)
F:  3235767----T:  3270714 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(23.596893)
F:  3237783----T:  3237983 	 St: c00382a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3238067----T:  3238267 	 St: c00382a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3238566----T:  3238766 	 St: c0470560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3239161----T:  3239361 	 St: c0c70560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3243443----T:  3243643 	 St: c00f6960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3243643----T:  3243843 	 St: c00f6960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3244134----T:  3244334 	 St: c05ed2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3244729----T:  3244929 	 St: c0ded2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3248257----T:  3248457 	 St: c018d040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3248457----T:  3248657 	 St: c018d040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3248657----T:  3248857 	 St: c0198b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3248857----T:  3249057 	 St: c0198b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3249057----T:  3249257 	 St: c071a080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3249336----T:  3249536 	 St: c0731640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3249646----T:  3249846 	 St: c0f1a080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3249925----T:  3250125 	 St: c0f31640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3253872----T:  3254072 	 St: c022cee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3254072----T:  3254272 	 St: c022cee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3254558----T:  3254758 	 St: c0859de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3255147----T:  3255347 	 St: c1059de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3257053----T:  3257253 	 St: c02897a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3257253----T:  3257453 	 St: c02897a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3257742----T:  3257942 	 St: c0912f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3258334----T:  3258534 	 St: c1112f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3264437----T:  3264637 	 St: c03818a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3264637----T:  3264837 	 St: c03818a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3265133----T:  3265333 	 St: c0b03160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3265725----T:  3265925 	 St: c1303160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3267705----T:  3267905 	 St: c03dfda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3267905----T:  3268105 	 St: c03dfda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3268402----T:  3268602 	 St: c0bbfb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3268991----T:  3269191 	 St: c13bfb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3492864----T:  3534821 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(28.330183)
F:  3756971----T:  3864600 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(72.673195)
F:  3759705----T:  3759905 	 St: c0051e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3759991----T:  3760191 	 St: c0051e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3760486----T:  3760686 	 St: c04a3ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3760831----T:  3764261 	 St: c0070000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3764261----T:  3764461 	 St: c0ca3ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3764461----T:  3771326 	 St: c0074000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3771326----T:  3771526 	 St: c04e7e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3771739----T:  3771939 	 St: c04eed80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3771939----T:  3772139 	 St: c0ce7e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3772333----T:  3772533 	 St: c0ceed80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3773169----T:  3773369 	 St: c00a6fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3773369----T:  3773569 	 St: c00a6fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3773860----T:  3774060 	 St: c054dfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3774454----T:  3774654 	 St: c0d4dfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3775740----T:  3775940 	 St: c00ed7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3775940----T:  3776140 	 St: c00ef1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3776140----T:  3783920 	 St: c00e0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  3783920----T:  3784120 	 St: c00fcaa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3784120----T:  3786920 	 St: c00ee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  3786920----T:  3787120 	 St: c05dafc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3787120----T:  3794442 	 St: c00f0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  3794442----T:  3794642 	 St: c05de3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3794642----T:  3794842 	 St: c0ddafc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3794842----T:  3795042 	 St: c05f9540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3795042----T:  3795242 	 St: c0dde3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3795242----T:  3798328 	 St: c00fd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  3798328----T:  3798528 	 St: c0df9540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3799730----T:  3799930 	 St: c011ba00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3799930----T:  3800130 	 St: c011ba00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3800418----T:  3800618 	 St: c0637400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3801013----T:  3801213 	 St: c0e37400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3803182----T:  3805787 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3805787----T:  3814027 	 St: c0181000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3814027----T:  3814227 	 St: c0701b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3814616----T:  3814816 	 St: c0f01b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3821203----T:  3821403 	 St: c0278cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3821403----T:  3829643 	 St: c0270000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  3829643----T:  3832248 	 St: c027f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3832248----T:  3832448 	 St: c08f1980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3832448----T:  3832648 	 St: c08fc1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3832839----T:  3833039 	 St: c10f1980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3833039----T:  3833239 	 St: c10fc1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3835657----T:  3835857 	 St: c02df240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3835857----T:  3844559 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3844854----T:  3845054 	 St: c09be4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3845448----T:  3845648 	 St: c11be4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3847273----T:  3847473 	 St: c0a5bca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3847473----T:  3847673 	 St: c0a58580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3847863----T:  3848063 	 St: c125bca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3848063----T:  3848263 	 St: c1258580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3849200----T:  3849400 	 St: c036b420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3849400----T:  3849600 	 St: c036b420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3849892----T:  3850092 	 St: c0ad6840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3850481----T:  3850681 	 St: c12d6840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3850681----T:  3857546 	 St: c0380000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3857546----T:  3860976 	 St: c038c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3860976----T:  3861176 	 St: c0b17980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  3861565----T:  3861765 	 St: c1317980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4086750----T:  4128712 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(28.333559)
F:  4128712----T:  4250272 	 St: 80000000 Sz: 1048576 	 Sm: 0 	 T: memcpy_d2h(82.079674)
F:  4472423----T:  4762157 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(195.634033)
F:  4474366----T:  4478585 	 St: c0030000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  4478585----T:  4484546 	 St: c0036000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  4484546----T:  4484746 	 St: c046af20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4485134----T:  4485334 	 St: c0c6af20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4487536----T:  4487736 	 St: c00947c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4487815----T:  4488015 	 St: c00947c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4488015----T:  4491827 	 St: c00a0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4491827----T:  4492027 	 St: c0528f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4492027----T:  4498439 	 St: c00a5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4498439----T:  4498639 	 St: c0549720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4498639----T:  4498839 	 St: c0d28f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4499027----T:  4499227 	 St: c0d49720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4499349----T:  4499549 	 St: c00b0f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4499549----T:  4499749 	 St: c00b0f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4500038----T:  4500238 	 St: c0561e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4500482----T:  4524154 	 St: c0000000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  4524154----T:  4524354 	 St: c0d61e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4524354----T:  4548026 	 St: c0040000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  4548026----T:  4564189 	 St: c0080000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  4564189----T:  4579884 	 St: c00b0000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  4579884----T:  4589048 	 St: c00cf000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:  4589048----T:  4589248 	 St: c059c040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4589248----T:  4650555 	 St: c0100000 Sz: 524288 	 Sm: 0 	 T: memcpy_h2d(41.395679)
F:  4650555----T:  4650755 	 St: c059fb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4650755----T:  4650955 	 St: c0d9c040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4650955----T:  4704731 	 St: c0190000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  4704731----T:  4704931 	 St: c0d9fb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4706164----T:  4713486 	 St: c05d0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  4713486----T:  4716572 	 St: c05dd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4716572----T:  4723894 	 St: c0dd0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  4723894----T:  4726980 	 St: c0ddd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4728528----T:  4728728 	 St: c064df00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4728864----T:  4729064 	 St: c0666ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4729064----T:  4729264 	 St: c066b840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4729264----T:  4729464 	 St: c0e4df00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4729464----T:  4729664 	 St: c0e66ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4729664----T:  4729864 	 St: c0e6b840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4729864----T:  4730064 	 St: c0694da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4730064----T:  4730264 	 St: c06a5c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4730456----T:  4730656 	 St: c0e94da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4730656----T:  4730856 	 St: c0ea5c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4733708----T:  4733908 	 St: c074f3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4733940----T:  4734140 	 St: c0761940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4734140----T:  4734340 	 St: c0762da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4734340----T:  4734540 	 St: c0f4f3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4734540----T:  4734740 	 St: c0787fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4734740----T:  4734940 	 St: c0f61940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4734940----T:  4735140 	 St: c0f62da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4735140----T:  4735340 	 St: c07a3800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4735340----T:  4735540 	 St: c0f87fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4735733----T:  4735933 	 St: c0fa3800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4736530----T:  4736730 	 St: c07b0ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4737125----T:  4737325 	 St: c0fb0ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4737713----T:  4737913 	 St: c07f49a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4738301----T:  4738501 	 St: c0ff49a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4738502----T:  4738702 	 St: c021b960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4738702----T:  4738902 	 St: c021b960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4739198----T:  4739398 	 St: c08372e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4739792----T:  4739992 	 St: c10372e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4743230----T:  4743430 	 St: c02a40c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4743430----T:  4743630 	 St: c02a40c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4743918----T:  4744118 	 St: c09481a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4744515----T:  4744715 	 St: c11481a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4744788----T:  4744988 	 St: c02ccba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4744988----T:  4745188 	 St: c02ccba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4745512----T:  4745712 	 St: c0999740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4745760----T:  4745960 	 St: c02e0e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4745960----T:  4746160 	 St: c02e0e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4746160----T:  4746360 	 St: c02e7f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4746360----T:  4746560 	 St: c02e7f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4746560----T:  4746760 	 St: c1199740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4746760----T:  4746960 	 St: c09c1ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4746960----T:  4747160 	 St: c09cff20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4747354----T:  4747554 	 St: c11c1ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4747554----T:  4747754 	 St: c11cff20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4747754----T:  4747954 	 St: c02fa040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4747954----T:  4748154 	 St: c0300c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4748154----T:  4748354 	 St: c03017c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4748354----T:  4748554 	 St: c0300ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4748554----T:  4748754 	 St: c03017c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4748754----T:  4748954 	 St: c02fa040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4748954----T:  4749154 	 St: c0a01920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4749154----T:  4749354 	 St: c0a02fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4749354----T:  4749554 	 St: c09f4080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4749554----T:  4749754 	 St: c1201920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4749754----T:  4749954 	 St: c1202fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4749954----T:  4750154 	 St: c11f4080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4751078----T:  4751278 	 St: c0316ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4751278----T:  4751478 	 St: c0316ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4751769----T:  4751969 	 St: c0a2d960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4752366----T:  4752566 	 St: c122d960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4752566----T:  4752766 	 St: c03389c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4752766----T:  4752966 	 St: c03389c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4753255----T:  4753455 	 St: c0a71380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4753847----T:  4754047 	 St: c1271380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4756536----T:  4756736 	 St: c03ad7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4756736----T:  4756936 	 St: c03ad7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4757230----T:  4757430 	 St: c0b5afa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4757822----T:  4758022 	 St: c135afa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4759294----T:  4759494 	 St: c03f8fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4759494----T:  4759694 	 St: c03f8fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4759973----T:  4760173 	 St: c0bf1f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4760562----T:  4760762 	 St: c13f1f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  4984307----T:  5026319 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(28.367319)
F:  5248469----T:  5495916 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(167.081024)
F:  5250091----T:  5250291 	 St: c0436580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5250683----T:  5250883 	 St: c0c36580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5250883----T:  5251083 	 St: c0465e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5251083----T:  5251283 	 St: c0469180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5251283----T:  5258605 	 St: c0470000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  5258605----T:  5258805 	 St: c0491de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5258805----T:  5259005 	 St: c0c65e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5259005----T:  5259205 	 St: c0c69180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5259205----T:  5259405 	 St: c0c91de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5259405----T:  5262491 	 St: c047d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5262491----T:  5269813 	 St: c0c70000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  5269813----T:  5272899 	 St: c0c7d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5274233----T:  5274433 	 St: c04b5800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5274622----T:  5274822 	 St: c04d2ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5274822----T:  5275022 	 St: c0cb5800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5275215----T:  5275415 	 St: c0cd2ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5275502----T:  5275702 	 St: c050db00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5276098----T:  5276298 	 St: c0d0db00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5276298----T:  5276498 	 St: c052ff60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5276744----T:  5282705 	 St: c0540000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5282705----T:  5282905 	 St: c0552700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5282905----T:  5283105 	 St: c0552920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5283105----T:  5283305 	 St: c0d2ff60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5283305----T:  5283505 	 St: c0d52700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5283505----T:  5283705 	 St: c0d52920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5283705----T:  5287924 	 St: c054a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5287924----T:  5293885 	 St: c0d40000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5293885----T:  5298104 	 St: c0d4a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5299060----T:  5299260 	 St: c057cea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5299649----T:  5299849 	 St: c0d7cea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5300824----T:  5301024 	 St: c05e3320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5301024----T:  5301224 	 St: c05e79a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5301224----T:  5309926 	 St: c05e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5309926----T:  5310126 	 St: c0de3320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5310126----T:  5310326 	 St: c0de79a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5310326----T:  5319028 	 St: c0de0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5321202----T:  5321402 	 St: c067ed20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5321480----T:  5321680 	 St: c0692940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5321793----T:  5321993 	 St: c0e7ed20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5322068----T:  5322268 	 St: c0e92940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5322345----T:  5322545 	 St: c06c68a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5322938----T:  5323138 	 St: c0ec68a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5323582----T:  5323782 	 St: c070b9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5324148----T:  5324348 	 St: c0720c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5324348----T:  5324548 	 St: c0f0b9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5324548----T:  5324748 	 St: c0738060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5324748----T:  5324948 	 St: c0f20c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5324948----T:  5325148 	 St: c074eca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5325148----T:  5325348 	 St: c0f38060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5325541----T:  5325741 	 St: c0f4eca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5326320----T:  5326520 	 St: c075b180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5326520----T:  5334300 	 St: c0760000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5334300----T:  5334500 	 St: c0f5b180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5334500----T:  5334700 	 St: c0795c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5334700----T:  5337500 	 St: c076e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5337500----T:  5337700 	 St: c0f95c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5337700----T:  5345480 	 St: c0f60000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5345480----T:  5348280 	 St: c0f6e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5349752----T:  5349952 	 St: c07c7d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5349952----T:  5350152 	 St: c07d7f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5350340----T:  5350540 	 St: c0fc7d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5350540----T:  5350740 	 St: c07f7be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5350740----T:  5350940 	 St: c0fd7f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5350940----T:  5351140 	 St: c02086a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5351140----T:  5351340 	 St: c02086a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5351340----T:  5351540 	 St: c020c260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5351540----T:  5351740 	 St: c020c260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5351740----T:  5351940 	 St: c0212020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5351940----T:  5352140 	 St: c0212020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5352140----T:  5352340 	 St: c0ff7be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5352340----T:  5352540 	 St: c0810d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5352540----T:  5352740 	 St: c08184e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5352740----T:  5352940 	 St: c0824040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5352940----T:  5353140 	 St: c1010d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5353140----T:  5353340 	 St: c10184e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5353340----T:  5353540 	 St: c1024040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5354119----T:  5360080 	 St: c0210000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5360080----T:  5360280 	 St: c0227000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5360280----T:  5360480 	 St: c0227000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5360480----T:  5364699 	 St: c021a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5364699----T:  5364899 	 St: c0832dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5364899----T:  5365099 	 St: c084e000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5365117----T:  5365317 	 St: c083d8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5365317----T:  5365517 	 St: c1032dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5365517----T:  5365717 	 St: c104e000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5365717----T:  5365917 	 St: c103d8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5365917----T:  5366117 	 St: c0239c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5366117----T:  5366317 	 St: c0239c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5366616----T:  5366816 	 St: c0873800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5366984----T:  5367184 	 St: c02454a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5367184----T:  5367384 	 St: c02454c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5367384----T:  5367584 	 St: c1073800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5367584----T:  5367784 	 St: c0254700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5367784----T:  5367984 	 St: c0254720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5367984----T:  5368184 	 St: c088a960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5368263----T:  5368463 	 St: c08a8e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5368574----T:  5368774 	 St: c108a960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5368774----T:  5368974 	 St: c0257960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5368974----T:  5369174 	 St: c0257960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5369174----T:  5369374 	 St: c0260700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5369374----T:  5369574 	 St: c0260700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5369574----T:  5369774 	 St: c10a8e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5369774----T:  5369974 	 St: c08af2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5369974----T:  5370174 	 St: c08c0e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5370364----T:  5370564 	 St: c10af2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5370564----T:  5370764 	 St: c10c0e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5371640----T:  5374440 	 St: c0280000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5374440----T:  5382220 	 St: c0282000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5382220----T:  5382420 	 St: c0902780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5382420----T:  5382620 	 St: c0901bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5382620----T:  5385420 	 St: c08f0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5385420----T:  5385620 	 St: c1102780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5385620----T:  5385820 	 St: c1101bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5385820----T:  5393600 	 St: c08f2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5393600----T:  5396400 	 St: c10f0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5396400----T:  5404180 	 St: c10f2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5406079----T:  5406279 	 St: c02c6560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5406279----T:  5406479 	 St: c02c6560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5406479----T:  5414259 	 St: c02c0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5414259----T:  5414459 	 St: c098cac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5414459----T:  5417259 	 St: c02ce000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5417259----T:  5417459 	 St: c099b7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5417459----T:  5417659 	 St: c118cac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5417850----T:  5418050 	 St: c119b7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5418635----T:  5418835 	 St: c09b4540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5419230----T:  5419430 	 St: c11b4540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5419506----T:  5424580 	 St: c0300000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5424580----T:  5429654 	 St: c0308000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  5429654----T:  5437894 	 St: c0a00000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5437894----T:  5440499 	 St: c0a0f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5440499----T:  5448739 	 St: c1200000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5448739----T:  5451344 	 St: c120f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5452454----T:  5461156 	 St: c0310000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5461156----T:  5461356 	 St: c0340840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5461356----T:  5461556 	 St: c0340840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5461556----T:  5464986 	 St: c0330000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5464986----T:  5465186 	 St: c0a810a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5465186----T:  5472051 	 St: c0334000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5472051----T:  5472251 	 St: c0a66680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5472251----T:  5472451 	 St: c12810a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5472458----T:  5472658 	 St: c0a71d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5472658----T:  5472858 	 St: c0a7b5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5472858----T:  5473058 	 St: c1266680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5473058----T:  5473258 	 St: c03490c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5473258----T:  5473458 	 St: c03490e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5473458----T:  5473658 	 St: c1271d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5473658----T:  5473858 	 St: c127b5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5473858----T:  5474058 	 St: c0a921a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5474448----T:  5474648 	 St: c12921a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5475666----T:  5475866 	 St: c0376d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5475866----T:  5476066 	 St: c0376d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5476066----T:  5476266 	 St: c037c0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5476266----T:  5476466 	 St: c037c0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5476466----T:  5476666 	 St: c0aeda80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5476745----T:  5476945 	 St: c0af8160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5477058----T:  5477258 	 St: c12eda80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5477334----T:  5477534 	 St: c12f8160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5477669----T:  5477869 	 St: c0b1c620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5477869----T:  5478069 	 St: c0398100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5478069----T:  5478269 	 St: c0398100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5478269----T:  5478469 	 St: c03a18c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5478469----T:  5478669 	 St: c03a18c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5478669----T:  5478869 	 St: c131c620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5478869----T:  5479069 	 St: c0b30200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5479069----T:  5479269 	 St: c0b43180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5479460----T:  5479660 	 St: c1330200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5479661----T:  5479861 	 St: c1343180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5479861----T:  5483673 	 St: c03a0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5483673----T:  5490085 	 St: c03a5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5490085----T:  5490285 	 St: c0b48da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5490498----T:  5490698 	 St: c0b5cc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5490698----T:  5490898 	 St: c1348da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5490898----T:  5491098 	 St: c03bcec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5491098----T:  5491298 	 St: c03b87e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5491298----T:  5491498 	 St: c03bcec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5491498----T:  5491698 	 St: c03b87e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5491698----T:  5491898 	 St: c135cc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5491898----T:  5492098 	 St: c0b79da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5492098----T:  5492298 	 St: c0b70fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5492489----T:  5492689 	 St: c1379da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5492689----T:  5492889 	 St: c1370fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5492889----T:  5493089 	 St: c03ccfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5493089----T:  5493289 	 St: c03ccfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5493588----T:  5493788 	 St: c0b99fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5494181----T:  5494381 	 St: c1399fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5718066----T:  5759918 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(28.259285)
F:  5982068----T:  6625666 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(434.569885)
F:  5983164----T:  5983364 	 St: c040c0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5983761----T:  5983961 	 St: c0c0c0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5984085----T:  5984285 	 St: c044efe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5984676----T:  5984876 	 St: c0c4efe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5984876----T:  5993116 	 St: c0460000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5993116----T:  5993316 	 St: c0495120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5993316----T:  5995921 	 St: c046f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5995921----T:  5996121 	 St: c0c95120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  5996121----T:  6004361 	 St: c0c60000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6004361----T:  6006966 	 St: c0c6f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6008547----T:  6008747 	 St: c04ddc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6008747----T:  6013821 	 St: c04e0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6013821----T:  6014021 	 St: c0cddc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6014021----T:  6014221 	 St: c05118e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6014221----T:  6014421 	 St: c0516740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6014421----T:  6014621 	 St: c0517820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6014621----T:  6014821 	 St: c051ee80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6014821----T:  6015021 	 St: c0d118e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6015021----T:  6015221 	 St: c0d16740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6015221----T:  6015421 	 St: c0d17820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6015421----T:  6015621 	 St: c0d1ee80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6015621----T:  6020695 	 St: c04e8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6020695----T:  6025769 	 St: c0ce0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6025769----T:  6030843 	 St: c0ce8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6031780----T:  6034580 	 St: c0520000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6034580----T:  6034780 	 St: c05364e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6034780----T:  6042560 	 St: c0522000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  6042560----T:  6042760 	 St: c0d364e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6042760----T:  6050082 	 St: c0550000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  6050082----T:  6053168 	 St: c055d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  6053168----T:  6055968 	 St: c0d20000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6055968----T:  6063748 	 St: c0d22000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  6063748----T:  6071070 	 St: c0d50000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  6071070----T:  6074156 	 St: c0d5d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  6075189----T:  6121436 	 St: c0400000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F:  6121436----T:  6167683 	 St: c0480000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F:  6167683----T:  6191355 	 St: c04f0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  6191355----T:  6200057 	 St: c0530000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6200057----T:  6208759 	 St: c0560000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6208759----T:  6255006 	 St: c0570000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F:  6255006----T:  6255206 	 St: c0d6c140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6255206----T:  6255406 	 St: c0d6fc00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6255406----T:  6255606 	 St: c0d6f640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6255606----T:  6255806 	 St: c0d71960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6255806----T:  6256006 	 St: c0d79380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6256006----T:  6256206 	 St: c0d79b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6256206----T:  6264908 	 St: c05f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6264908----T:  6267513 	 St: c0d90000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6267513----T:  6275753 	 St: c0d91000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6277089----T:  6277289 	 St: c0db4f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6277289----T:  6277489 	 St: c0dbe520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6277489----T:  6277689 	 St: c0dbdc60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6277704----T:  6277904 	 St: c0601160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6277904----T:  6278104 	 St: c0607820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6278104----T:  6278304 	 St: c06065a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6278304----T:  6278504 	 St: c0609940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6278504----T:  6278704 	 St: c0dfc0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6278704----T:  6278904 	 St: c0e01160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6278904----T:  6279104 	 St: c0e07820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6279104----T:  6279304 	 St: c0e065a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6279304----T:  6279504 	 St: c0e09940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6280867----T:  6281067 	 St: c0650840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6281140----T:  6281340 	 St: c06688a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6281470----T:  6281670 	 St: c0e50840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6281729----T:  6281929 	 St: c0e688a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6281929----T:  6282129 	 St: c06921c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6282129----T:  6282329 	 St: c06a3e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6282329----T:  6287403 	 St: c0690000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6287403----T:  6287603 	 St: c0e921c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6287603----T:  6287803 	 St: c06c01e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6287803----T:  6288003 	 St: c0ea3e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6288003----T:  6293077 	 St: c0698000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6293077----T:  6293277 	 St: c0ec01e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6293277----T:  6298351 	 St: c0e90000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6298351----T:  6303425 	 St: c0e98000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  6304457----T:  6304657 	 St: c06cea40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6305054----T:  6305254 	 St: c0ecea40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6305254----T:  6305454 	 St: c0705420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6305454----T:  6305654 	 St: c0710860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6305654----T:  6305854 	 St: c0718c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6305854----T:  6306054 	 St: c072ba60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6306054----T:  6306254 	 St: c0f05420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6306254----T:  6306454 	 St: c07320c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6306454----T:  6306654 	 St: c0f10860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6306654----T:  6306854 	 St: c0f18c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6306854----T:  6307054 	 St: c0f2ba60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6307054----T:  6307254 	 St: c0f320c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6308284----T:  6311084 	 St: c0740000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  6311084----T:  6311284 	 St: c075f2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6311284----T:  6319064 	 St: c0742000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  6319064----T:  6319264 	 St: c0f410a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6319264----T:  6319464 	 St: c0f5f2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6319464----T:  6323276 	 St: c0f40000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  6323276----T:  6329688 	 St: c0f45000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  6331000----T:  6331200 	 St: c079d040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6331200----T:  6331400 	 St: c07aa0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6331400----T:  6331600 	 St: c07abf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6331600----T:  6331800 	 St: c0f9d040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6331800----T:  6332000 	 St: c07ce500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6332000----T:  6332200 	 St: c0faa0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6332200----T:  6332400 	 St: c0fabf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6332400----T:  6332600 	 St: c0fce500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6333785----T:  6340650 	 St: c0200000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  6340650----T:  6340850 	 St: c0821f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6340850----T:  6344280 	 St: c020c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6344280----T:  6344480 	 St: c0816ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6344480----T:  6344680 	 St: c1021f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6344680----T:  6349321 	 St: c0830000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6349321----T:  6349521 	 St: c1016ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6349521----T:  6355036 	 St: c0837000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6355036----T:  6360551 	 St: c0810000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6360551----T:  6365192 	 St: c0819000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6365192----T:  6369833 	 St: c1030000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6369833----T:  6375348 	 St: c1037000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6375348----T:  6380863 	 St: c1010000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  6380863----T:  6385504 	 St: c1019000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  6386110----T:  6389540 	 St: c0220000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6389540----T:  6426377 	 St: c0224000 Sz: 311296 	 Sm: 0 	 T: memcpy_h2d(24.873058)
F:  6426377----T:  6426577 	 St: c0846d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6426577----T:  6450249 	 St: c0290000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  6450249----T:  6450449 	 St: c084f020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6450449----T:  6450649 	 St: c1046d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6450649----T:  6466812 	 St: c02e0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  6466812----T:  6467012 	 St: c104f020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6467012----T:  6498205 	 St: c0340000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  6498205----T:  6506907 	 St: c0390000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6506907----T:  6545626 	 St: c03b0000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  6546610----T:  6546810 	 St: c0875360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6546810----T:  6547010 	 St: c086f600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6547010----T:  6547210 	 St: c0876c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6547210----T:  6547410 	 St: c1075360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6547410----T:  6547610 	 St: c08a5d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6547610----T:  6547810 	 St: c106f600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6547810----T:  6548010 	 St: c1076c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6548010----T:  6548210 	 St: c10a5d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6549870----T:  6550070 	 St: c08eb8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6550176----T:  6550376 	 St: c09009a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6550461----T:  6550661 	 St: c10eb8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6550661----T:  6550861 	 St: c091d700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6550861----T:  6551061 	 St: c11009a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6551061----T:  6551261 	 St: c0936960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6551261----T:  6551461 	 St: c093c460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6551461----T:  6551661 	 St: c111d700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6551661----T:  6551861 	 St: c1136960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6551861----T:  6552061 	 St: c113c460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6553145----T:  6553345 	 St: c0957740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6553515----T:  6553715 	 St: c0973340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6553715----T:  6553915 	 St: c09798a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6553915----T:  6554115 	 St: c097e560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6554115----T:  6554315 	 St: c1157740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6554315----T:  6554515 	 St: c098e320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6554515----T:  6554715 	 St: c09929a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6554715----T:  6554915 	 St: c1173340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6554915----T:  6555115 	 St: c11798a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6555115----T:  6555315 	 St: c09acd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6555315----T:  6555515 	 St: c09ac020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6555515----T:  6555715 	 St: c09af620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6555715----T:  6555915 	 St: c117e560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6555915----T:  6556115 	 St: c118e320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6556115----T:  6556315 	 St: c11929a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6556315----T:  6556515 	 St: c11acd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6556515----T:  6556715 	 St: c11ac020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6556715----T:  6556915 	 St: c11af620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6557894----T:  6558094 	 St: c09be6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6558094----T:  6558294 	 St: c09cdb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6558294----T:  6558494 	 St: c09d0cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6558494----T:  6558694 	 St: c09e21a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6558694----T:  6558894 	 St: c11be6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6558894----T:  6559094 	 St: c11cdb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6559094----T:  6559294 	 St: c09f91e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6559294----T:  6559494 	 St: c11d0cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6559494----T:  6559694 	 St: c11e21a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6559694----T:  6559894 	 St: c11f91e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6560998----T:  6561198 	 St: c0a11360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6561228----T:  6561428 	 St: c0a22300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6561428----T:  6564033 	 St: c0a20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6564033----T:  6564233 	 St: c1211360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6564233----T:  6564433 	 St: c1222300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6564433----T:  6572673 	 St: c0a21000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6572673----T:  6576892 	 St: c0a40000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6576892----T:  6582853 	 St: c0a46000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  6582853----T:  6583053 	 St: c1245bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6583053----T:  6585658 	 St: c1220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  6585658----T:  6593898 	 St: c1221000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  6593898----T:  6600310 	 St: c1240000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  6600310----T:  6604122 	 St: c124b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  6605005----T:  6605205 	 St: c0a6c2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6605205----T:  6605405 	 St: c0a682e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6605405----T:  6605605 	 St: c0a645a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6605605----T:  6605805 	 St: c0a81560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6605805----T:  6606005 	 St: c0a843e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6606005----T:  6606205 	 St: c0a8fc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6606205----T:  6606405 	 St: c126c2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6606405----T:  6606605 	 St: c0aa03e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6606605----T:  6606805 	 St: c12682e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6606805----T:  6607005 	 St: c12645a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6607005----T:  6607205 	 St: c1281560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6607205----T:  6607405 	 St: c12843e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6607405----T:  6607605 	 St: c128fc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6607605----T:  6607805 	 St: c12a03e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6608664----T:  6608864 	 St: c0aa3180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6608864----T:  6609064 	 St: c0aa34e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6609064----T:  6609264 	 St: c0ab2320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6609264----T:  6609464 	 St: c0ab8cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6609464----T:  6609664 	 St: c0abc060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6609664----T:  6609864 	 St: c0ac4a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6609864----T:  6610064 	 St: c0ad71c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6610064----T:  6610264 	 St: c12a3180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6610264----T:  6610464 	 St: c12a34e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6610464----T:  6610664 	 St: c12b2320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6610664----T:  6610864 	 St: c12b8cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6610864----T:  6611064 	 St: c12bc060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6611064----T:  6611264 	 St: c12c4a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6611264----T:  6611464 	 St: c12d71c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6612607----T:  6612807 	 St: c0afbd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6612807----T:  6613007 	 St: c0afe440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6613007----T:  6613207 	 St: c0b0ef20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6613207----T:  6613407 	 St: c0b1f500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6613407----T:  6613607 	 St: c12fbd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6613607----T:  6613807 	 St: c12fe440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6613807----T:  6614007 	 St: c130ef20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6614007----T:  6614207 	 St: c131f500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6615042----T:  6615242 	 St: c0b3bd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6615242----T:  6615442 	 St: c0b42b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6615482----T:  6615682 	 St: c0b5b6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6615682----T:  6615882 	 St: c133bd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6615882----T:  6616082 	 St: c0b6bd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6616082----T:  6616282 	 St: c1342b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6616282----T:  6616482 	 St: c135b6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6616482----T:  6616682 	 St: c0b7ebc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6616682----T:  6616882 	 St: c0b85300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6616882----T:  6617082 	 St: c0b86720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6617082----T:  6617282 	 St: c136bd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6617282----T:  6617482 	 St: c0b8f600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6617482----T:  6617682 	 St: c137ebc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6617682----T:  6617882 	 St: c1385300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6617882----T:  6618082 	 St: c1386720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6618082----T:  6618282 	 St: c138f600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6619116----T:  6619316 	 St: c0b93fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6619316----T:  6619516 	 St: c0b9aa00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6619516----T:  6619716 	 St: c0ba5780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6619716----T:  6619916 	 St: c0bc36a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6619916----T:  6620116 	 St: c1393fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6620116----T:  6620316 	 St: c0bc4500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6620316----T:  6620516 	 St: c0bd2260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6620516----T:  6620716 	 St: c139aa00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6620716----T:  6620916 	 St: c13a5780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6620916----T:  6621116 	 St: c13c36a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6621116----T:  6621316 	 St: c13c4500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6621316----T:  6621516 	 St: c13d2260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6622544----T:  6622744 	 St: c0becfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6622744----T:  6622944 	 St: c0be8a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6622944----T:  6623144 	 St: c0bedc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6623144----T:  6623344 	 St: c0bf94c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6623344----T:  6623544 	 St: c13ecfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6623544----T:  6623744 	 St: c13e8a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6623744----T:  6623944 	 St: c13edc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6623944----T:  6624144 	 St: c13f94c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  6847816----T:  6889729 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(28.300472)
F:  7111879----T:  8210878 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(742.065491)
F:  7113238----T:  7113438 	 St: c0c03ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7113438----T:  7113638 	 St: c0c17140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7113638----T:  7113838 	 St: c0c1c5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7113838----T:  7114038 	 St: c0c1d200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7114038----T:  7114238 	 St: c0c29cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7114238----T:  7114438 	 St: c0c29e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7114438----T:  7114638 	 St: c0c3f0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7114638----T:  7117243 	 St: c0c40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7117243----T:  7132938 	 St: c0c41000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  7134718----T:  7134918 	 St: c0c86220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7134918----T:  7135118 	 St: c0c88c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7135118----T:  7135318 	 St: c0c93440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7135318----T:  7135518 	 St: c0c98d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7135518----T:  7135718 	 St: c0cad660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7135718----T:  7135918 	 St: c0cb72e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7135918----T:  7136118 	 St: c0cbb6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7136118----T:  7136318 	 St: c0cc1420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7136318----T:  7136518 	 St: c0cc8680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7136518----T:  7136718 	 St: c0cca3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7136718----T:  7136918 	 St: c0cce220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7136918----T:  7137118 	 St: c0cd5a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7138659----T:  7138859 	 St: c0cfea00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7139016----T:  7141816 	 St: c0d10000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7141816----T:  7142016 	 St: c0d30ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7142016----T:  7142216 	 St: c0d38be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7142216----T:  7142416 	 St: c0d3e660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7142416----T:  7142616 	 St: c0d3f880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7142616----T:  7150396 	 St: c0d12000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7150396----T:  7181589 	 St: c0c00000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  7181589----T:  7227836 	 St: c0c80000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F:  7227836----T:  7243999 	 St: c0cf0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  7243999----T:  7252701 	 St: c0d30000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7252701----T:  7260481 	 St: c0d60000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7260481----T:  7277582 	 St: c0d6e000 Sz: 139264 	 Sm: 0 	 T: memcpy_h2d(11.546927)
F:  7277582----T:  7301254 	 St: c0da0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  7301254----T:  7309956 	 St: c0df0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7313284----T:  7313484 	 St: c061ef40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7313484----T:  7313684 	 St: c0620ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7313684----T:  7313884 	 St: c0629740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7313884----T:  7314084 	 St: c062a780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7314084----T:  7314284 	 St: c062ae80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7314284----T:  7314484 	 St: c0635700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7314484----T:  7314684 	 St: c0637560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7314684----T:  7314884 	 St: c0639160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7314884----T:  7315084 	 St: c0640020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7315084----T:  7315284 	 St: c0e1ef40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7315284----T:  7315484 	 St: c064ba60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7315484----T:  7315684 	 St: c064f040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7315684----T:  7315884 	 St: c0e20ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7315884----T:  7316084 	 St: c065c3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7316084----T:  7316284 	 St: c0e29740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7316284----T:  7316484 	 St: c0e2a780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7316484----T:  7316684 	 St: c0e2ae80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7316684----T:  7316884 	 St: c0e35700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7316884----T:  7317084 	 St: c0e37560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7317084----T:  7317284 	 St: c0e39160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7317284----T:  7317484 	 St: c0e40020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7317484----T:  7317684 	 St: c0e4ba60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7317684----T:  7317884 	 St: c0e4f040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7317884----T:  7318084 	 St: c0e5c3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7319010----T:  7321615 	 St: c0660000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7321615----T:  7321815 	 St: c0671bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7321815----T:  7330055 	 St: c0661000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7330055----T:  7330255 	 St: c0e71bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7330255----T:  7332860 	 St: c0e60000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7332860----T:  7341100 	 St: c0e61000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7342051----T:  7348012 	 St: c06a0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7348012----T:  7348212 	 St: c06d3100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7348212----T:  7348412 	 St: c06d9bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7348412----T:  7348612 	 St: c06e74e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7348612----T:  7348812 	 St: c0ed3100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7348812----T:  7349012 	 St: c0ed9bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7349012----T:  7349212 	 St: c0ee74e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7349212----T:  7353431 	 St: c06aa000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7353431----T:  7356231 	 St: c06c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7356231----T:  7364011 	 St: c06c2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7364011----T:  7369972 	 St: c0ea0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7369972----T:  7374191 	 St: c0eaa000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7374191----T:  7376991 	 St: c0ec0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7376991----T:  7384771 	 St: c0ec2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7385867----T:  7386067 	 St: c06f3b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7386081----T:  7391596 	 St: c0700000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7391596----T:  7391796 	 St: c0ef3b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7391796----T:  7391996 	 St: c072b040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7391996----T:  7396637 	 St: c0709000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7396637----T:  7396837 	 St: c0f2b040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7396837----T:  7401478 	 St: c0710000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7401478----T:  7406993 	 St: c0717000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7406993----T:  7417549 	 St: c0720000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F:  7417549----T:  7424414 	 St: c0734000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7424414----T:  7433116 	 St: c0750000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7433116----T:  7441818 	 St: c0770000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7441818----T:  7447333 	 St: c0f00000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7447333----T:  7451974 	 St: c0f09000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7451974----T:  7456615 	 St: c0f10000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7456615----T:  7462130 	 St: c0f17000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7462130----T:  7472686 	 St: c0f20000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F:  7472686----T:  7479551 	 St: c0f34000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7479551----T:  7488253 	 St: c0f50000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7488253----T:  7496955 	 St: c0f70000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7498612----T:  7498812 	 St: c0782720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7498831----T:  7545078 	 St: c0600000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F:  7545078----T:  7545278 	 St: c0f82720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7545278----T:  7561441 	 St: c0670000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  7561441----T:  7570143 	 St: c06b0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7570143----T:  7593815 	 St: c06d0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  7593815----T:  7602979 	 St: c0780000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:  7602979----T:  7656285 	 St: c0791000 Sz: 454656 	 Sm: 0 	 T: memcpy_h2d(35.993248)
F:  7656285----T:  7656485 	 St: c0f90aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7656673----T:  7656873 	 St: c0fbc700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7656873----T:  7703120 	 St: c0e00000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F:  7703120----T:  7719283 	 St: c0e70000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  7719283----T:  7727985 	 St: c0eb0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7727985----T:  7751657 	 St: c0ed0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  7751657----T:  7790376 	 St: c0f80000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  7790376----T:  7814048 	 St: c0fd0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  7815197----T:  7815397 	 St: c08068a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7815791----T:  7815991 	 St: c10068a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7816104----T:  7816304 	 St: c0840e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7816448----T:  7825150 	 St: c0840000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7825150----T:  7825350 	 St: c0859940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7825350----T:  7825550 	 St: c0859520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7825550----T:  7825750 	 St: c085f6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7825750----T:  7825950 	 St: c1040e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7825950----T:  7826150 	 St: c086f840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7826150----T:  7826350 	 St: c1059940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7826350----T:  7826550 	 St: c1059520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7826550----T:  7826750 	 St: c105f6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7826750----T:  7826950 	 St: c106f840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7826950----T:  7831169 	 St: c0870000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7831169----T:  7837130 	 St: c0876000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7837130----T:  7845832 	 St: c1040000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7845832----T:  7850051 	 St: c1070000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7850051----T:  7856012 	 St: c1076000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7857346----T:  7857546 	 St: c08abc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7857598----T:  7857798 	 St: c08beb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7857798----T:  7857998 	 St: c08c8ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7857998----T:  7858198 	 St: c10abc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7858198----T:  7858398 	 St: c08d6a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7858398----T:  7858598 	 St: c08df480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7858598----T:  7858798 	 St: c08e7b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7858798----T:  7858998 	 St: c10beb20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7858998----T:  7859198 	 St: c10c8ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7859198----T:  7859398 	 St: c10d6a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7859398----T:  7859598 	 St: c10df480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7859598----T:  7859798 	 St: c10e7b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7860763----T:  7860963 	 St: c09016e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7860963----T:  7863763 	 St: c0910000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7863763----T:  7863963 	 St: c09202c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7863963----T:  7864163 	 St: c092bfa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7864163----T:  7864363 	 St: c092e9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7864363----T:  7864563 	 St: c0930100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7864563----T:  7864763 	 St: c11016e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7864763----T:  7864963 	 St: c0944700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7864963----T:  7865163 	 St: c11119c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7865163----T:  7865363 	 St: c1110080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7865363----T:  7865563 	 St: c11202c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7865563----T:  7865763 	 St: c112bfa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7865763----T:  7865963 	 St: c112e9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7865963----T:  7866163 	 St: c1130100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7866163----T:  7866363 	 St: c1144700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7866363----T:  7874143 	 St: c0912000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7874533----T:  7878752 	 St: c1110000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7878752----T:  7878952 	 St: c094fa00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7878952----T:  7879152 	 St: c0951640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7879152----T:  7879352 	 St: c095cfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7879352----T:  7879552 	 St: c114fa00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7879552----T:  7879752 	 St: c1151640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7879752----T:  7879952 	 St: c115cfc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7879952----T:  7885913 	 St: c1116000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7886833----T:  7887033 	 St: c0962800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7887033----T:  7887233 	 St: c09624c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7887233----T:  7887433 	 St: c096dd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7887433----T:  7887633 	 St: c0979ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7887633----T:  7887833 	 St: c0985a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7887833----T:  7888033 	 St: c1162800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7888033----T:  7888233 	 St: c11624c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7888233----T:  7888433 	 St: c116dd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7888433----T:  7888633 	 St: c1179ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7888633----T:  7888833 	 St: c1185a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7888833----T:  7891633 	 St: c0990000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7891633----T:  7899413 	 St: c0992000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7899413----T:  7902018 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7902018----T:  7910258 	 St: c09a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7910258----T:  7913058 	 St: c1190000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7913058----T:  7920838 	 St: c1192000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7920838----T:  7923443 	 St: c11a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7923443----T:  7931683 	 St: c11a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7932778----T:  7941480 	 St: c0980000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7932778----T:  8174858 	 St: c0600000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  7941480----T:  7941680 	 St: c09c0ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7941680----T:  7941880 	 St: c09dca60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7941880----T:  7942080 	 St: c09ddda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7942080----T:  7942280 	 St: c09f1ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7942280----T:  7942480 	 St: c09f33e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7942480----T:  7942680 	 St: c11c0ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7942680----T:  7942880 	 St: c11dca60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7942880----T:  7943080 	 St: c11ddda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7943080----T:  7943280 	 St: c11f1ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7943280----T:  7943480 	 St: c11f33e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7943480----T:  7948995 	 St: c09b0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7948995----T:  7953636 	 St: c09b9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  7953636----T:  7953836 	 St: c11b89e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  7954025----T:  7954225 	 St: c11be9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8175800----T:  8176000 	 St: c09fbb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8176088----T:  8176288 	 St: c0a13960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8176288----T:  8176488 	 St: c0a14fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8176488----T:  8176688 	 St: c0a148a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8176688----T:  8176888 	 St: c0a180e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8176888----T:  8177088 	 St: c0a30ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8177088----T:  8177288 	 St: c11fbb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8177288----T:  8177488 	 St: c0a351c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8177488----T:  8177688 	 St: c0a39aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8177688----T:  8177888 	 St: c0a35be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8177888----T:  8178088 	 St: c0a36820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8178088----T:  8178288 	 St: c1213960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8178288----T:  8178488 	 St: c1214fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8178488----T:  8178688 	 St: c12148a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8178688----T:  8178888 	 St: c12180e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8178888----T:  8179088 	 St: c1230ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8179088----T:  8179288 	 St: c12351c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8179288----T:  8179488 	 St: c1239aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8179488----T:  8179688 	 St: c1235be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8179688----T:  8179888 	 St: c1236820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8180651----T:  8180851 	 St: c0a5afa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8180851----T:  8181051 	 St: c0a5e840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8181051----T:  8181251 	 St: c0a65740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8181251----T:  8181451 	 St: c0a62440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8181451----T:  8181651 	 St: c0a6c8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8181651----T:  8181851 	 St: c0a6f500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8181851----T:  8182051 	 St: c125afa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8182051----T:  8182251 	 St: c125e840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8182251----T:  8182451 	 St: c1265740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8182451----T:  8182651 	 St: c1262440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8182651----T:  8182851 	 St: c126c8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8182851----T:  8183051 	 St: c126f500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8183900----T:  8184100 	 St: c0a97760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8184100----T:  8184300 	 St: c0aa0260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8184300----T:  8184500 	 St: c0aa5ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8184500----T:  8184700 	 St: c0ab18c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8184700----T:  8184900 	 St: c0ab2720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8184900----T:  8185100 	 St: c0abaf60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8185100----T:  8185300 	 St: c1297760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8185300----T:  8185500 	 St: c0ab9480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8185500----T:  8185700 	 St: c0ac3bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8185700----T:  8185900 	 St: c12a0260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8185900----T:  8186100 	 St: c12a5ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8186100----T:  8186300 	 St: c12b18c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8186300----T:  8186500 	 St: c12b2720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8186500----T:  8186700 	 St: c12baf60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8186700----T:  8186900 	 St: c12b9480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8186900----T:  8187100 	 St: c12c3bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8187954----T:  8188154 	 St: c0ad00e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8188154----T:  8188354 	 St: c0ae64c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8188354----T:  8188554 	 St: c0addfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8188554----T:  8188754 	 St: c0af02a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8188754----T:  8188954 	 St: c0af4080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8188954----T:  8189154 	 St: c0af1ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8189154----T:  8189354 	 St: c0b02140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8189354----T:  8189554 	 St: c0af9820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8189554----T:  8189754 	 St: c12d00e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8189754----T:  8189954 	 St: c0b03540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8189954----T:  8190154 	 St: c12e64c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8190154----T:  8190354 	 St: c12ddfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8190354----T:  8190554 	 St: c12f02a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8190554----T:  8190754 	 St: c12f4080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8190754----T:  8190954 	 St: c12f1ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8190954----T:  8191154 	 St: c1302140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8191154----T:  8191354 	 St: c12f9820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8191354----T:  8191554 	 St: c1303540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8192413----T:  8192613 	 St: c0b0dc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8192613----T:  8192813 	 St: c0b16aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8192813----T:  8193013 	 St: c0b180e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8193013----T:  8193213 	 St: c0b1b580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8193213----T:  8193413 	 St: c0b248e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8193413----T:  8193613 	 St: c0b29fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8193613----T:  8193813 	 St: c0b30f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8193813----T:  8194013 	 St: c0b34300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8194013----T:  8194213 	 St: c130dc80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8194213----T:  8194413 	 St: c0b432c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8194413----T:  8194613 	 St: c0b4d000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8194613----T:  8194813 	 St: c1316aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8194813----T:  8195013 	 St: c13180e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8195013----T:  8195213 	 St: c131b580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8195213----T:  8195413 	 St: c13248e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8195413----T:  8195613 	 St: c1329fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8195613----T:  8195813 	 St: c1330f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8195813----T:  8196013 	 St: c1334300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8196013----T:  8196213 	 St: c13432c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8196213----T:  8196413 	 St: c134d000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8197247----T:  8197447 	 St: c0b4f520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8197447----T:  8197647 	 St: c0b5d080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8197673----T:  8197873 	 St: c0b6d840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8197873----T:  8198073 	 St: c0b6f3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8198073----T:  8198273 	 St: c0b703e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8198273----T:  8198473 	 St: c0b6d5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8198473----T:  8198673 	 St: c0b75700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8198673----T:  8198873 	 St: c134f520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8198873----T:  8199073 	 St: c0b79de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8199073----T:  8199273 	 St: c0b80ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8199273----T:  8199473 	 St: c135d080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8199473----T:  8199673 	 St: c136d840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8199673----T:  8199873 	 St: c136f3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8199873----T:  8200073 	 St: c0b9e840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8200073----T:  8200273 	 St: c13703e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8200273----T:  8200473 	 St: c0ba0c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8200473----T:  8200673 	 St: c136d5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8200673----T:  8200873 	 St: c1375700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8200873----T:  8201073 	 St: c1379de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8201073----T:  8201273 	 St: c1380ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8201273----T:  8201473 	 St: c139e840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8201473----T:  8201673 	 St: c13a0c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8202490----T:  8202690 	 St: c0ba8220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8202690----T:  8202890 	 St: c0bad3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8202890----T:  8203090 	 St: c0bb5720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8203090----T:  8203290 	 St: c0bcb540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8203290----T:  8203490 	 St: c0bcd680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8203490----T:  8203690 	 St: c0bcd640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8203690----T:  8203890 	 St: c0bd21e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8203890----T:  8204090 	 St: c13a8220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8204090----T:  8204290 	 St: c0bd39a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8204290----T:  8204490 	 St: c0bd32e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8204490----T:  8204690 	 St: c0be04c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8204690----T:  8204890 	 St: c0be3520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8204890----T:  8205090 	 St: c13ad3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8205090----T:  8205290 	 St: c13b5720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8205290----T:  8205490 	 St: c13cb540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8205490----T:  8205690 	 St: c13cd680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8205690----T:  8205890 	 St: c13cd640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8205890----T:  8206090 	 St: c13d21e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8206090----T:  8206290 	 St: c13d39a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8206290----T:  8206490 	 St: c13d32e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8206490----T:  8206690 	 St: c13e04c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8206690----T:  8206890 	 St: c13e3520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8207756----T:  8207956 	 St: c0bf23c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8207956----T:  8208156 	 St: c0bfaf80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8208156----T:  8208356 	 St: c0bf29a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8208356----T:  8208556 	 St: c0bf4e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8208556----T:  8208756 	 St: c13f23c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8208756----T:  8208956 	 St: c13faf80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8208956----T:  8209156 	 St: c13f29a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8209156----T:  8209356 	 St: c13f4e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8433028----T:  8475216 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(28.486158)
F:  8697366----T:  9279826 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(393.288330)
F:  8705436----T:  8705636 	 St: c0600440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8705636----T:  8705836 	 St: c0604f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8705836----T:  8706036 	 St: c060daa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8706036----T:  8706236 	 St: c06122c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8706236----T:  8706436 	 St: c0614680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8706436----T:  8706636 	 St: c0618ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8706636----T:  8706836 	 St: c061ccc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8706836----T:  8707036 	 St: c0619380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8707036----T:  8707236 	 St: c0620580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8707236----T:  8707436 	 St: c0623a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8707436----T:  8707636 	 St: c062abc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8707636----T:  8707836 	 St: c0631000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8707836----T:  8708036 	 St: c06357a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8708036----T:  8708236 	 St: c06360e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8708236----T:  8708436 	 St: c0638c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8708436----T:  8708636 	 St: c063a3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8708636----T:  8708836 	 St: c063c020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8708836----T:  8709036 	 St: c063e9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8709921----T:  8710121 	 St: c064a0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8710121----T:  8710321 	 St: c06421c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8710321----T:  8710521 	 St: c06415c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8710521----T:  8710721 	 St: c063ff80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8710721----T:  8710921 	 St: c0645160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8710921----T:  8711121 	 St: c0643de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8711121----T:  8711321 	 St: c0643d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8711321----T:  8711521 	 St: c064a340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8711521----T:  8711721 	 St: c0647080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8711721----T:  8711921 	 St: c064c2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8711921----T:  8712121 	 St: c064fd40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8712121----T:  8712321 	 St: c064c840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8712321----T:  8712521 	 St: c064e3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8712521----T:  8712721 	 St: c0665660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8712721----T:  8712921 	 St: c066f9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8712921----T:  8713121 	 St: c066fa00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8713121----T:  8713321 	 St: c0670540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8713321----T:  8713521 	 St: c0672020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8713521----T:  8713721 	 St: c0674740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8713721----T:  8713921 	 St: c0677820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8713921----T:  8714121 	 St: c067b3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8714121----T:  8714321 	 St: c067f5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8715259----T:  8715459 	 St: c0681100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8715459----T:  8715659 	 St: c0682a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8715659----T:  8715859 	 St: c069a640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8715859----T:  8716059 	 St: c069cb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8716059----T:  8716259 	 St: c069d320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8716259----T:  8716459 	 St: c069ffe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8716459----T:  8716659 	 St: c06a00e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8716659----T:  8716859 	 St: c06a7360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8716859----T:  8717059 	 St: c06afa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8717059----T:  8717259 	 St: c06b48e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8717259----T:  8717459 	 St: c06b0f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8717459----T:  8717659 	 St: c06b8d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8717659----T:  8717859 	 St: c06b9720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8717859----T:  8718059 	 St: c06bc920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8718059----T:  8718259 	 St: c06bbb00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8718259----T:  8718459 	 St: c06c26a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8718459----T:  8718659 	 St: c06c2ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8719594----T:  8719794 	 St: c06c6ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8719794----T:  8719994 	 St: c06c7680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8719994----T:  8720194 	 St: c06c7660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8720194----T:  8720394 	 St: c06caf80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8720394----T:  8720594 	 St: c06c61c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8720594----T:  8720794 	 St: c06cc2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8720794----T:  8720994 	 St: c06d76a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8720994----T:  8721194 	 St: c06db880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8721194----T:  8721394 	 St: c06e2720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8721394----T:  8721594 	 St: c06e9800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8721594----T:  8721794 	 St: c06eb7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8721794----T:  8721994 	 St: c06eb600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8721994----T:  8722194 	 St: c06ebfa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8722194----T:  8722394 	 St: c06ed340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8722394----T:  8722594 	 St: c06ee800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8722594----T:  8722794 	 St: c06f0460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8722794----T:  8722994 	 St: c06f48c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8722994----T:  8723194 	 St: c06f3dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8723194----T:  8723394 	 St: c06f8160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8723394----T:  8723594 	 St: c06fe440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8723594----T:  8723794 	 St: c0700320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8723794----T:  8723994 	 St: c0703c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8724936----T:  8725136 	 St: c070a3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8725136----T:  8725336 	 St: c070cea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8725336----T:  8725536 	 St: c070c580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8725536----T:  8725736 	 St: c07192a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8725736----T:  8725936 	 St: c0720c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8725936----T:  8726136 	 St: c0725140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8726136----T:  8726336 	 St: c07250a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8726336----T:  8726536 	 St: c0725440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8726536----T:  8726736 	 St: c072ba80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8726736----T:  8726936 	 St: c072af00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8726936----T:  8727136 	 St: c072f680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8727136----T:  8727336 	 St: c072d140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8727336----T:  8727536 	 St: c072de00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8727536----T:  8727736 	 St: c072f960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8727736----T:  8727936 	 St: c0736480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8727936----T:  8728136 	 St: c07399c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8728136----T:  8728336 	 St: c073ad60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8728336----T:  8728536 	 St: c0746160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8728536----T:  8728736 	 St: c0748580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8729583----T:  8729783 	 St: c074ece0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8729783----T:  8729983 	 St: c0752b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8729983----T:  8730183 	 St: c074e280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8730183----T:  8730383 	 St: c0755ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8730383----T:  8730583 	 St: c07569e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8730583----T:  8730783 	 St: c075d1c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8730783----T:  8730983 	 St: c0765400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8730983----T:  8731183 	 St: c0766660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8731183----T:  8731383 	 St: c0767f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8731383----T:  8731583 	 St: c076f780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8731583----T:  8731783 	 St: c0775580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8731783----T:  8731983 	 St: c0778140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8731983----T:  8732183 	 St: c0781e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8732183----T:  8732383 	 St: c0785820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8732383----T:  8732583 	 St: c0789340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8733523----T:  8733723 	 St: c078cae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8733723----T:  8733923 	 St: c078be00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8733923----T:  8734123 	 St: c078e780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8734123----T:  8734323 	 St: c078cfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8734323----T:  8734523 	 St: c078fd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8734523----T:  8734723 	 St: c078ce80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8734723----T:  8734923 	 St: c07939c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8734923----T:  8735123 	 St: c07926e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8735123----T:  8735323 	 St: c0795c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8735323----T:  8735523 	 St: c0797b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8735523----T:  8735723 	 St: c0799240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8735723----T:  8735923 	 St: c07a4740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8735923----T:  8736123 	 St: c07a6da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8736123----T:  8736323 	 St: c07a9840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8736323----T:  8736523 	 St: c07acee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8736523----T:  8736723 	 St: c07ae4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8736723----T:  8736923 	 St: c07adec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8736923----T:  8737123 	 St: c07b3620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8737123----T:  8737323 	 St: c07b57a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8737323----T:  8737523 	 St: c07bc240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8737523----T:  8737723 	 St: c07c9aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8737723----T:  8737923 	 St: c07c9c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8738951----T:  8739151 	 St: c07d8700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8739151----T:  8739351 	 St: c07d7240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8739351----T:  8739551 	 St: c07d9760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8739551----T:  8739751 	 St: c07df2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8739751----T:  8739951 	 St: c07e5a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8739951----T:  8740151 	 St: c07e8620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8740151----T:  8740351 	 St: c07e8da0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8740351----T:  8740551 	 St: c07ecdc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8740551----T:  8740751 	 St: c07f0200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8740751----T:  8740951 	 St: c07f1680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8740951----T:  8741151 	 St: c07f1c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8741151----T:  8741351 	 St: c07f6cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8741351----T:  8741551 	 St: c080ba00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8741551----T:  8741751 	 St: c080ce40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8741944----T:  8742144 	 St: c100ba00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8742144----T:  8742344 	 St: c100ce40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8742730----T:  8742930 	 St: c08223a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8742930----T:  8743130 	 St: c0826cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8743130----T:  8743330 	 St: c082cd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8743330----T:  8743530 	 St: c082b240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8743530----T:  8743730 	 St: c10223a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8743730----T:  8743930 	 St: c1026cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8743930----T:  8744130 	 St: c102cd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8744130----T:  8744330 	 St: c102b240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8745281----T:  8745481 	 St: c0853dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8745481----T:  8745681 	 St: c0855fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8745681----T:  8745881 	 St: c085d0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8745881----T:  8746081 	 St: c08613a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8746081----T:  8746281 	 St: c0864ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8746281----T:  8746481 	 St: c0883020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8746481----T:  8746681 	 St: c1053dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8746681----T:  8746881 	 St: c0885a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8746881----T:  8747081 	 St: c088b800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8747081----T:  8747281 	 St: c088c0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8747281----T:  8747481 	 St: c1055fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8747481----T:  8747681 	 St: c0890320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8747681----T:  8747881 	 St: c0890820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8747881----T:  8748081 	 St: c0891f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8748081----T:  8748281 	 St: c105d0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8748281----T:  8748481 	 St: c10613a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8748481----T:  8748681 	 St: c1064ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8748681----T:  8748881 	 St: c1083020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8748881----T:  8749081 	 St: c1085a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8749081----T:  8749281 	 St: c108b800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8749281----T:  8749481 	 St: c108c0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8749481----T:  8749681 	 St: c1090320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8749681----T:  8749881 	 St: c1090820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8749881----T:  8750081 	 St: c1091f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8751021----T:  8751221 	 St: c0895b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8751221----T:  8751421 	 St: c089a200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8751421----T:  8751621 	 St: c0899d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8751621----T:  8751821 	 St: c08a09c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8751821----T:  8752021 	 St: c089bbe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8752021----T:  8752221 	 St: c08a6980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8752221----T:  8752421 	 St: c08a6bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8752421----T:  8752621 	 St: c08b0760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8752621----T:  8752821 	 St: c08b2d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8752821----T:  8753021 	 St: c08b5de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8753021----T:  8753221 	 St: c08b6640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8753221----T:  8753421 	 St: c08b5860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8753421----T:  8753621 	 St: c08b7a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8753621----T:  8753821 	 St: c08bb220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8753821----T:  8754021 	 St: c08bfc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8754021----T:  8754221 	 St: c1095b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8754221----T:  8754421 	 St: c08cafa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8754421----T:  8754621 	 St: c08ccc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8754621----T:  8754821 	 St: c08d3180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8754821----T:  8755021 	 St: c109a200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8755021----T:  8755221 	 St: c08d5320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8755221----T:  8755421 	 St: c08d6920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8755421----T:  8755621 	 St: c08d8e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8755621----T:  8755821 	 St: c1099d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8755821----T:  8756021 	 St: c10a09c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8756021----T:  8756221 	 St: c109bbe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8756221----T:  8756421 	 St: c10a6980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8756421----T:  8756621 	 St: c10a6bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8756621----T:  8756821 	 St: c10b0760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8756821----T:  8757021 	 St: c10b2d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8757021----T:  8757221 	 St: c10b5de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8757221----T:  8757421 	 St: c10b6640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8757421----T:  8757621 	 St: c10b5860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8757621----T:  8757821 	 St: c10b7a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8757821----T:  8758021 	 St: c10bb220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8758021----T:  8758221 	 St: c10bfc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8758221----T:  8758421 	 St: c10cafa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8758421----T:  8758621 	 St: c10ccc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8758621----T:  8758821 	 St: c10d3180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8758821----T:  8759021 	 St: c10d5320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8759021----T:  8759221 	 St: c10d6920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8759221----T:  8759421 	 St: c10d8e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8760336----T:  8760536 	 St: c08da040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8760536----T:  8760736 	 St: c08e2d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8760736----T:  8760936 	 St: c08e6980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8760936----T:  8761136 	 St: c08e6060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8761136----T:  8761336 	 St: c08ead40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8761336----T:  8761536 	 St: c10da040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8761536----T:  8761736 	 St: c09039a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8761736----T:  8761936 	 St: c0908420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8761936----T:  8762136 	 St: c10e2d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8762136----T:  8762336 	 St: c10e6980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8762336----T:  8762536 	 St: c10e6060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8762536----T:  8762736 	 St: c10ead40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8762736----T:  8762936 	 St: c11039a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8762936----T:  8763136 	 St: c1108420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8764123----T:  8764323 	 St: c0924f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8764323----T:  8764523 	 St: c092ee20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8764523----T:  8764723 	 St: c0932fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8764723----T:  8764923 	 St: c0931ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8764923----T:  8765123 	 St: c092fa80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8765123----T:  8765323 	 St: c09380a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8765323----T:  8765523 	 St: c0937540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8765523----T:  8765723 	 St: c0938860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8765723----T:  8765923 	 St: c093fe00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8765923----T:  8766123 	 St: c0940800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8766123----T:  8766323 	 St: c0943e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8766323----T:  8766523 	 St: c0946a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8766523----T:  8766723 	 St: c09470e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8766723----T:  8766923 	 St: c0946b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8766923----T:  8767123 	 St: c094e820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8767123----T:  8767323 	 St: c1124f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8767323----T:  8767523 	 St: c0959520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8767523----T:  8767723 	 St: c112ee20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8767723----T:  8767923 	 St: c09608a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8767923----T:  8768123 	 St: c1132fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8768123----T:  8768323 	 St: c1131ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8768323----T:  8768523 	 St: c112fa80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8768523----T:  8768723 	 St: c11380a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8768723----T:  8768923 	 St: c1137540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8768923----T:  8769123 	 St: c1138860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8769123----T:  8769323 	 St: c113fe00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8769323----T:  8769523 	 St: c1140800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8769523----T:  8769723 	 St: c1143e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8769723----T:  8769923 	 St: c1146a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8769923----T:  8770123 	 St: c11470e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8770123----T:  8770323 	 St: c1146b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8770323----T:  8770523 	 St: c114e820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8770523----T:  8770723 	 St: c1159520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8770723----T:  8770923 	 St: c11608a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8771862----T:  8772062 	 St: c0964ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8772062----T:  8772262 	 St: c0963aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8772262----T:  8772462 	 St: c096d880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8772462----T:  8772662 	 St: c0967560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8772662----T:  8772862 	 St: c0976dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8772862----T:  8773062 	 St: c1164ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8773062----T:  8773262 	 St: c1163aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8773262----T:  8773462 	 St: c1188400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8773462----T:  8773662 	 St: c1187300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8773662----T:  8773862 	 St: c11876c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8773862----T:  8774062 	 St: c118d700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8774062----T:  8774262 	 St: c118ea20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8774262----T:  8774462 	 St: c116d880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8774462----T:  8774662 	 St: c1167560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8774662----T:  8774862 	 St: c1176dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8776059----T:  8776259 	 St: c09c04a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8776259----T:  8776459 	 St: c09c16a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8776459----T:  8776659 	 St: c09c9340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8776659----T:  8776859 	 St: c09cda60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8776859----T:  8777059 	 St: c09d31e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8777059----T:  8777259 	 St: c09d3740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8777259----T:  8777459 	 St: c09dcfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8777459----T:  8777659 	 St: c09df9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8777659----T:  8777859 	 St: c11c04a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8777859----T:  8778059 	 St: c09e6860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8778059----T:  8778259 	 St: c09e9960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8778259----T:  8778459 	 St: c09ec7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8778459----T:  8778659 	 St: c09eda60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8778659----T:  8778859 	 St: c09eec80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8778859----T:  8779059 	 St: c09f2720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8779059----T:  8779259 	 St: c11c16a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8779259----T:  8779459 	 St: c09f5c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8779459----T:  8779659 	 St: c09faea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8779659----T:  8779859 	 St: c09fb780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8779859----T:  8780059 	 St: c09fa9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8780059----T:  8780259 	 St: c11c9340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8780259----T:  8780459 	 St: c11cda60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8780459----T:  8780659 	 St: c11d31e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8780659----T:  8780859 	 St: c11d3740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8780859----T:  8781059 	 St: c11dcfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8781059----T:  8781259 	 St: c11df9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8781259----T:  8781459 	 St: c11e6860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8781459----T:  8781659 	 St: c11e9960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8781659----T:  8781859 	 St: c11ec7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8781859----T:  8782059 	 St: c11eda60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8782059----T:  8782259 	 St: c11eec80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8782259----T:  8782459 	 St: c11f2720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8782459----T:  8782659 	 St: c11f5c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8782659----T:  8782859 	 St: c11faea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8782859----T:  8783059 	 St: c11fb780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8783059----T:  8783259 	 St: c11fa9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8783259----T:  8791961 	 St: c1180000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8791961----T:  8795391 	 St: c11b0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8795391----T:  8802256 	 St: c11b4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8803376----T:  8803576 	 St: c0a16700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8803576----T:  8803776 	 St: c0a14860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8803776----T:  8803976 	 St: c0a14080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8803976----T:  8804176 	 St: c0a190e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8804176----T:  8804376 	 St: c0a1bc00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8804376----T:  8804576 	 St: c0a37560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8804576----T:  8804776 	 St: c0a30b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8804776----T:  8804976 	 St: c0a343a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8804976----T:  8805176 	 St: c0a3a6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8805176----T:  8805376 	 St: c1216700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8805376----T:  8805576 	 St: c1214860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8805576----T:  8805776 	 St: c1214080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8805776----T:  8805976 	 St: c12190e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8805976----T:  8806176 	 St: c121bc00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8806176----T:  8806376 	 St: c1237560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8806376----T:  8806576 	 St: c1230b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8806576----T:  8806776 	 St: c12343a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8806776----T:  8806976 	 St: c123a6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8806976----T:  8815678 	 St: c0a10000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8815678----T:  8821639 	 St: c0a30000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8821639----T:  8825858 	 St: c0a3a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8825858----T:  8849530 	 St: c0a50000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  8849530----T:  8858232 	 St: c1210000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8858232----T:  8864193 	 St: c1230000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  8864193----T:  8868412 	 St: c123a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  8868412----T:  8892084 	 St: c1250000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  8893559----T:  8893759 	 St: c0a83a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8893759----T:  8893959 	 St: c0a8e640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8893959----T:  8894159 	 St: c0a8cd20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8894159----T:  8894359 	 St: c0a9d360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8894359----T:  8894559 	 St: c0a9d180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8894559----T:  8894759 	 St: c0aa45e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8894759----T:  8894959 	 St: c0aaa3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8894959----T:  8895159 	 St: c1283a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8895159----T:  8895359 	 St: c0aace80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8895359----T:  8895559 	 St: c128e640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8895559----T:  8895759 	 St: c128cd20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8895759----T:  8895959 	 St: c129d360 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8895959----T:  8896159 	 St: c129d180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8896159----T:  8896359 	 St: c12a45e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8896359----T:  8896559 	 St: c12aa3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8896559----T:  8896759 	 St: c12ace80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8896759----T:  8923721 	 St: c0a80000 Sz: 225280 	 Sm: 0 	 T: memcpy_h2d(18.205267)
F:  8923721----T:  8959147 	 St: c0ab7000 Sz: 299008 	 Sm: 0 	 T: memcpy_h2d(23.920324)
F:  8959147----T:  8959347 	 St: c12b6a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  8959539----T:  8987911 	 St: c1280000 Sz: 237568 	 Sm: 0 	 T: memcpy_h2d(19.157326)
F:  8987911----T:  9021926 	 St: c12ba000 Sz: 286720 	 Sm: 0 	 T: memcpy_h2d(22.967590)
F:  9023340----T:  9023540 	 St: c0b073c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9023540----T:  9023740 	 St: c0b15620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9023740----T:  9023940 	 St: c0b0f9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9023940----T:  9024140 	 St: c0b1f7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9024140----T:  9024340 	 St: c0b1f320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9024340----T:  9024540 	 St: c0b26480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9024540----T:  9024740 	 St: c0b245c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9024740----T:  9024940 	 St: c0b30260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9024940----T:  9025140 	 St: c0b2db60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9025140----T:  9025340 	 St: c0b2dde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9025340----T:  9025540 	 St: c13073c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9025540----T:  9025740 	 St: c0b3c960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9025740----T:  9025940 	 St: c0b3b120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9025940----T:  9026140 	 St: c0b3d960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9026140----T:  9026340 	 St: c0b405a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9026340----T:  9026540 	 St: c1315620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9026540----T:  9026740 	 St: c0b422e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9026740----T:  9026940 	 St: c130f9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9026940----T:  9027140 	 St: c131f7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9027140----T:  9027340 	 St: c131f320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9027340----T:  9027540 	 St: c1326480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9027540----T:  9027740 	 St: c13245c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9027740----T:  9027940 	 St: c1330260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9027940----T:  9028140 	 St: c132db60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9028140----T:  9028340 	 St: c132dde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9028340----T:  9028540 	 St: c133c960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9028540----T:  9028740 	 St: c133b120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9028740----T:  9028940 	 St: c133d960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9028940----T:  9029140 	 St: c13405a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9029140----T:  9029340 	 St: c13422e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9030190----T:  9063735 	 St: c0b00000 Sz: 282624 	 Sm: 0 	 T: memcpy_h2d(22.650236)
F:  9030190----T:  9272270 	 St: c0400000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  9063735----T:  9152813 	 St: c0b45000 Sz: 765952 	 Sm: 0 	 T: memcpy_h2d(60.147198)
F:  9152813----T:  9186358 	 St: c1300000 Sz: 282624 	 Sm: 0 	 T: memcpy_h2d(22.650236)
F:  9186358----T:  9275436 	 St: c1345000 Sz: 765952 	 Sm: 0 	 T: memcpy_h2d(60.147198)
F:  9501976----T:  9544415 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(28.655638)
F:  9544415----T:  9665975 	 St: 80000000 Sz: 1048576 	 Sm: 0 	 T: memcpy_d2h(82.079674)
F:  9888126----T: 11454494 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(1057.642090)
F:  9889075----T:  9889275 	 St: c0405960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9889275----T:  9889475 	 St: c0407a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9889475----T:  9889675 	 St: c0405ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9889675----T:  9889875 	 St: c04035c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9889875----T:  9890075 	 St: c0405e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9890075----T:  9890275 	 St: c0404b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9890275----T:  9890475 	 St: c040fec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9890475----T:  9890675 	 St: c0417080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9890675----T:  9890875 	 St: c040d7e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9890875----T:  9891075 	 St: c041dd20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9891075----T:  9891275 	 St: c041e320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9891275----T:  9891475 	 St: c041fde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9891475----T:  9891675 	 St: c041f320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9891675----T:  9891875 	 St: c04238c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9891875----T:  9892075 	 St: c04231e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9892075----T:  9892275 	 St: c0424d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9892275----T:  9892475 	 St: c0426220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9892475----T:  9892675 	 St: c0426f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9892675----T:  9892875 	 St: c04286c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9892875----T:  9893075 	 St: c042dbc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9893075----T:  9893275 	 St: c042b960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9893275----T:  9893475 	 St: c042b9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9893475----T:  9893675 	 St: c042ccc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9893675----T:  9893875 	 St: c0435040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9893875----T:  9894075 	 St: c0435220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9894075----T:  9894275 	 St: c0436000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9894275----T:  9894475 	 St: c0439bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9894475----T:  9894675 	 St: c0439f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9894675----T:  9894875 	 St: c043dd60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9894875----T:  9895075 	 St: c043e5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9895075----T:  9895275 	 St: c0442220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9895275----T:  9895475 	 St: c04436e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9896435----T:  9896635 	 St: c044abc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9896635----T:  9896835 	 St: c044b2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9896835----T:  9897035 	 St: c044d220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9897035----T:  9897235 	 St: c044f140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9897235----T:  9897435 	 St: c0457580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9897435----T:  9897635 	 St: c0457860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9897635----T:  9897835 	 St: c0456720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9897835----T:  9898035 	 St: c0458820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9898035----T:  9898235 	 St: c0451f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9898235----T:  9898435 	 St: c0458980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9898435----T:  9898635 	 St: c045ba60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9898635----T:  9898835 	 St: c045c820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9898835----T:  9899035 	 St: c045c080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9899035----T:  9899235 	 St: c045e200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9899235----T:  9899435 	 St: c0460380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9899435----T:  9899635 	 St: c04606a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9899635----T:  9899835 	 St: c0461e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9899835----T:  9900035 	 St: c0463780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9900035----T:  9900235 	 St: c0464200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9900235----T:  9900435 	 St: c0467480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9900435----T:  9900635 	 St: c0465e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9900635----T:  9900835 	 St: c0468620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9900835----T:  9901035 	 St: c04765e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9901035----T:  9901235 	 St: c046d800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9901235----T:  9901435 	 St: c046da80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9901435----T:  9901635 	 St: c046eea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9901635----T:  9901835 	 St: c046ee40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9901835----T:  9902035 	 St: c046f160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9902035----T:  9902235 	 St: c04707c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9902235----T:  9902435 	 St: c0470280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9902435----T:  9902635 	 St: c0471560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9902635----T:  9902835 	 St: c0477700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9902835----T:  9903035 	 St: c0477e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9903035----T:  9903235 	 St: c0476bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9903235----T:  9903435 	 St: c0477900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9903435----T:  9903635 	 St: c047df20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9903635----T:  9903835 	 St: c047d2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9903835----T:  9904035 	 St: c0480120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9904035----T:  9904235 	 St: c04860e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9904235----T:  9904435 	 St: c0487540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9904435----T:  9904635 	 St: c0487ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9905583----T:  9905783 	 St: c0489760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9905783----T:  9905983 	 St: c04898a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9905983----T:  9906183 	 St: c0490380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9906183----T:  9906383 	 St: c048ec00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9906383----T:  9906583 	 St: c048d620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9906583----T:  9906783 	 St: c048d5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9906783----T:  9906983 	 St: c048b840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9906983----T:  9907183 	 St: c049d580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9907183----T:  9907383 	 St: c049db00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9907383----T:  9907583 	 St: c049dd00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9907583----T:  9907783 	 St: c049e740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9907783----T:  9907983 	 St: c04a1580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9907983----T:  9908183 	 St: c04a08a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9908183----T:  9908383 	 St: c04a41c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9908383----T:  9908583 	 St: c04ac380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9908583----T:  9908783 	 St: c04ada00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9908783----T:  9908983 	 St: c04b0f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9908983----T:  9909183 	 St: c04b3520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9909183----T:  9909383 	 St: c04b6a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9909383----T:  9909583 	 St: c04b57c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9909583----T:  9909783 	 St: c04c0180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9909783----T:  9909983 	 St: c04b4420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9909983----T:  9910183 	 St: c04bde80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9910183----T:  9910383 	 St: c04c00e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9910383----T:  9910583 	 St: c04c3240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9910583----T:  9910783 	 St: c04c25c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9910783----T:  9910983 	 St: c04c2ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9910983----T:  9911183 	 St: c04cab80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9911183----T:  9911383 	 St: c04cd820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9912305----T:  9912505 	 St: c04d0460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9912505----T:  9912705 	 St: c04d3100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9912705----T:  9912905 	 St: c04d3ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9912905----T:  9913105 	 St: c04d5fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9913105----T:  9913305 	 St: c04d7d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9913305----T:  9913505 	 St: c04dada0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9913505----T:  9913705 	 St: c04de260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9913705----T:  9913905 	 St: c04e0340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9913905----T:  9914105 	 St: c04db0e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9914105----T:  9914305 	 St: c04e53c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9914305----T:  9914505 	 St: c04e7b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9914505----T:  9914705 	 St: c04e7720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9914705----T:  9914905 	 St: c04e9e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9914905----T:  9915105 	 St: c04f56a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9915105----T:  9915305 	 St: c04f0d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9915305----T:  9915505 	 St: c04f32c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9915505----T:  9915705 	 St: c04f4e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9915705----T:  9915905 	 St: c04f8a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9915905----T:  9916105 	 St: c04f7560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9916105----T:  9916305 	 St: c04f70e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9916305----T:  9916505 	 St: c04f6cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9916505----T:  9916705 	 St: c04fa540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9916705----T:  9916905 	 St: c04fc0a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9916905----T:  9917105 	 St: c04fde80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9917105----T:  9917305 	 St: c04ffba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9917305----T:  9917505 	 St: c0501e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9917505----T:  9917705 	 St: c0506500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9917705----T:  9917905 	 St: c050a480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9917905----T:  9918105 	 St: c050b200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9918105----T:  9918305 	 St: c050dbc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9918305----T:  9918505 	 St: c05101e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9918505----T:  9918705 	 St: c050fe80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9919643----T:  9919843 	 St: c0513580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9919843----T:  9920043 	 St: c0519ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9920043----T:  9920243 	 St: c0519780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9920243----T:  9920443 	 St: c051b740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9920443----T:  9920643 	 St: c0517960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9920643----T:  9920843 	 St: c0528280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9920843----T:  9921043 	 St: c0525700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9921043----T:  9921243 	 St: c052ce40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9921243----T:  9921443 	 St: c052f760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9921443----T:  9921643 	 St: c0533f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9921643----T:  9921843 	 St: c0534600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9921843----T:  9922043 	 St: c0539dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9922043----T:  9922243 	 St: c0538aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9922243----T:  9922443 	 St: c053e5a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9922443----T:  9922643 	 St: c053ff00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9922643----T:  9922843 	 St: c0548940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9922843----T:  9923043 	 St: c053f940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9923043----T:  9923243 	 St: c05418c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9923243----T:  9923443 	 St: c0541260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9923443----T:  9923643 	 St: c0546860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9923643----T:  9923843 	 St: c0542ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9923843----T:  9924043 	 St: c0548220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9924043----T:  9924243 	 St: c0548c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9924243----T:  9924443 	 St: c054a0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9924443----T:  9924643 	 St: c054b440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9924643----T:  9924843 	 St: c054d380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9924843----T:  9925043 	 St: c054eb80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9925043----T:  9925243 	 St: c0553740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9926101----T:  9926301 	 St: c05573a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9926301----T:  9926501 	 St: c0561a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9926501----T:  9926701 	 St: c0562ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9926701----T:  9926901 	 St: c0564c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9926901----T:  9927101 	 St: c0564820 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9927101----T:  9927301 	 St: c056af40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9927301----T:  9927501 	 St: c056e660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9927501----T:  9927701 	 St: c0569700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9927701----T:  9927901 	 St: c056e300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9927901----T:  9928101 	 St: c0573ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9928101----T:  9928301 	 St: c0577b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9928301----T:  9928501 	 St: c05791c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9928501----T:  9928701 	 St: c05797e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9928701----T:  9928901 	 St: c0578a60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9928901----T:  9929101 	 St: c057a8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9929101----T:  9929301 	 St: c05813c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9929301----T:  9929501 	 St: c0580740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9929501----T:  9929701 	 St: c0584440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9929701----T:  9929901 	 St: c05888c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9929901----T:  9930101 	 St: c05891e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9930101----T:  9930301 	 St: c058b000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9930301----T:  9930501 	 St: c058c140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9930501----T:  9930701 	 St: c058cbe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9930701----T:  9930901 	 St: c058cda0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9930901----T:  9931101 	 St: c058e620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9931101----T:  9931301 	 St: c058d620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9931301----T:  9931501 	 St: c0592340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9931501----T:  9937462 	 St: c0550000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  9937462----T:  9941681 	 St: c055a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  9942557----T:  9942757 	 St: c059a040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9942757----T:  9942957 	 St: c05a37a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9942957----T:  9943157 	 St: c05a5340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9942986----T: 10185066 	 St: c0a00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  9943157----T:  9943357 	 St: c05a4e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9943357----T:  9943557 	 St: c05a84c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9943557----T:  9943757 	 St: c05abe40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9943757----T:  9943957 	 St: c05ad220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9943957----T:  9944157 	 St: c05af0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9944157----T:  9944357 	 St: c05c9940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9944357----T:  9944557 	 St: c05ca440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9944557----T:  9944757 	 St: c05cbb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9944757----T:  9944957 	 St: c05cc7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9944957----T:  9945157 	 St: c05ce700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9945157----T:  9945357 	 St: c05cfc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F:  9945357----T:  9948787 	 St: c0590000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  9948787----T:  9955652 	 St: c0594000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  9955652----T:  9958452 	 St: c05b0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9958452----T:  9966232 	 St: c05b2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  9966232----T:  9969032 	 St: c05d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9969032----T:  9976812 	 St: c05d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 10186133----T: 10186333 	 St: c05e6ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10186333----T: 10186533 	 St: c05ea520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10186533----T: 10186733 	 St: c05e2260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10186733----T: 10186933 	 St: c05e8f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10186933----T: 10187133 	 St: c05ec5c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10187133----T: 10187333 	 St: c05ee060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10187333----T: 10187533 	 St: c05ef9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10187533----T: 10187733 	 St: c05f1fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10187733----T: 10187933 	 St: c05f92a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10187933----T: 10188133 	 St: c05f3e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10188133----T: 10188333 	 St: c05fbc40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10188333----T: 10188533 	 St: c05fbd80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10188533----T: 10188733 	 St: c05fe7a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10188733----T: 10188933 	 St: c0604920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10188933----T: 10189133 	 St: c0602b60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10189133----T: 10189333 	 St: c0606640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10189333----T: 10189533 	 St: c060bd20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10189533----T: 10189733 	 St: c060d960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10189733----T: 10189933 	 St: c060c880 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 10189933----T: 10190133 	 St: c060d2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10190133----T: 10190333 	 St: c0613600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10190333----T: 10190533 	 St: c0615100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10190533----T: 10190733 	 St: c0617180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10190733----T: 10190933 	 St: c0619d60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10190933----T: 10191133 	 St: c0621ec0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10191133----T: 10191333 	 St: c061f0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10191333----T: 10191533 	 St: c0620440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10192480----T: 10192680 	 St: c0623c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10192680----T: 10192880 	 St: c0627980 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10192880----T: 10193080 	 St: c06275e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10193080----T: 10193280 	 St: c0627ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10193280----T: 10193480 	 St: c0622d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10193480----T: 10193680 	 St: c0637a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10193680----T: 10193880 	 St: c062ef00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10193880----T: 10194080 	 St: c0638120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10194080----T: 10194280 	 St: c062eba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10194280----T: 10194480 	 St: c062d6a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10194480----T: 10194680 	 St: c0628b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10194680----T: 10194880 	 St: c0634460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10194880----T: 10195080 	 St: c06327e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10195080----T: 10195280 	 St: c0651b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10195280----T: 10195480 	 St: c0650600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10195480----T: 10195680 	 St: c0653260 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10195680----T: 10195880 	 St: c0658f00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10195880----T: 10196080 	 St: c0658e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10196080----T: 10196280 	 St: c0664d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10196280----T: 10196480 	 St: c0661f40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10196480----T: 10196680 	 St: c0664bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10196680----T: 10196880 	 St: c0664660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10196880----T: 10200310 	 St: c0630000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 10200310----T: 10207175 	 St: c0634000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 10207175----T: 10211816 	 St: c0640000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 10211816----T: 10217331 	 St: c0647000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 10218284----T: 10218484 	 St: c066d4c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10218484----T: 10218684 	 St: c0667000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10218684----T: 10218884 	 St: c0670ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10218884----T: 10219084 	 St: c066d900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10219084----T: 10219284 	 St: c066c8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10219284----T: 10219484 	 St: c06768c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10219484----T: 10219684 	 St: c0675920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10219684----T: 10219884 	 St: c0677060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10219884----T: 10220084 	 St: c0675140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10220084----T: 10220284 	 St: c0679b80 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F: 10220284----T: 10220484 	 St: c067c2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10220484----T: 10220684 	 St: c067adc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10220684----T: 10220884 	 St: c067da80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10220884----T: 10221084 	 St: c067d1c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10221084----T: 10221284 	 St: c0681480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10221284----T: 10221484 	 St: c06843e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10221484----T: 10221684 	 St: c0685720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10221684----T: 10221884 	 St: c0693e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10221884----T: 10222084 	 St: c068bea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10222084----T: 10222284 	 St: c068f640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10222284----T: 10222484 	 St: c068e160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10222484----T: 10222684 	 St: c0694b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10222684----T: 10222884 	 St: c069aba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10222884----T: 10223084 	 St: c069c6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10223084----T: 10223284 	 St: c069cea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10223284----T: 10223484 	 St: c06a3be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10223484----T: 10223684 	 St: c06a6540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10223684----T: 10223884 	 St: c06a94c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10224806----T: 10225006 	 St: c06aa2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10225006----T: 10225206 	 St: c06ac0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10225206----T: 10225406 	 St: c06ab920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10225406----T: 10225606 	 St: c06ad240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10225606----T: 10225806 	 St: c06acf20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10225806----T: 10226006 	 St: c06af220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10226006----T: 10226206 	 St: c06b1540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10226206----T: 10226406 	 St: c06ae1e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10226406----T: 10226606 	 St: c06b9340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10226606----T: 10226806 	 St: c06c0100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10226806----T: 10227006 	 St: c06bf020 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10227006----T: 10227206 	 St: c06d4580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10227206----T: 10227406 	 St: c06d4920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10227406----T: 10227606 	 St: c06d81a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10227606----T: 10227806 	 St: c06d9c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10227806----T: 10228006 	 St: c06dda80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10228006----T: 10228206 	 St: c06de320 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10228206----T: 10228406 	 St: c06de080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10228406----T: 10228606 	 St: c06e0160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10228606----T: 10228806 	 St: c06e3860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10228806----T: 10229006 	 St: c06e7d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10229006----T: 10229206 	 St: c06e7c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10229206----T: 10229406 	 St: c06e87a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10229406----T: 10229606 	 St: c06ea2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10229606----T: 10229806 	 St: c06e9680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10229806----T: 10230006 	 St: c06ea8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10230006----T: 10230206 	 St: c06eba40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10230206----T: 10234425 	 St: c06c0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 10234425----T: 10240386 	 St: c06c6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 10241331----T: 10249111 	 St: c06e0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 10249111----T: 10249311 	 St: c06f2ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10249311----T: 10249511 	 St: c06f8a80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10249511----T: 10249711 	 St: c06f5ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10249711----T: 10249911 	 St: c06f83e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10249911----T: 10250111 	 St: c06fbaa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10250111----T: 10250311 	 St: c07024a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10250311----T: 10250511 	 St: c07016c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10250511----T: 10250711 	 St: c0707f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10250711----T: 10250911 	 St: c07089c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10250911----T: 10251111 	 St: c0709740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10251111----T: 10251311 	 St: c070a580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10251311----T: 10251511 	 St: c070be00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10251511----T: 10251711 	 St: c070b120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10251711----T: 10251911 	 St: c070df60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10251911----T: 10252111 	 St: c0710500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10252111----T: 10252311 	 St: c07116e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10252311----T: 10252511 	 St: c071f9e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10252511----T: 10252711 	 St: c07142a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10252711----T: 10252911 	 St: c0714400 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10252911----T: 10253111 	 St: c0715780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10253111----T: 10253311 	 St: c0719bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10253311----T: 10253511 	 St: c0719800 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10253511----T: 10253711 	 St: c071b4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10253711----T: 10253911 	 St: c071e700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10253911----T: 10254111 	 St: c0723440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10254111----T: 10254311 	 St: c07234c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10254311----T: 10257111 	 St: c06ee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10257111----T: 10260923 	 St: c0720000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 10260923----T: 10267335 	 St: c0725000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 10268276----T: 10268476 	 St: c0735720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10268476----T: 10268676 	 St: c0736280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10268676----T: 10268876 	 St: c0731e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10268876----T: 10269076 	 St: c0735140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10269076----T: 10269276 	 St: c073b5e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10269276----T: 10269476 	 St: c073b760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10269476----T: 10269676 	 St: c073d0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10269676----T: 10269876 	 St: c073d700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10269876----T: 10270076 	 St: c073f580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10270076----T: 10270276 	 St: c073f600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10270276----T: 10270476 	 St: c073e8a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10270476----T: 10270676 	 St: c0741040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10270676----T: 10270876 	 St: c0743a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10270876----T: 10271076 	 St: c07428c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10271076----T: 10271276 	 St: c073c340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10271276----T: 10271476 	 St: c0747c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10271476----T: 10271676 	 St: c0754ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10271676----T: 10271876 	 St: c07502e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10271876----T: 10272076 	 St: c0754b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10272076----T: 10272276 	 St: c0757c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10272276----T: 10272476 	 St: c0759560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10272476----T: 10272676 	 St: c0758bc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10272676----T: 10272876 	 St: c075c3c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10272876----T: 10273076 	 St: c075cdc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10273076----T: 10273276 	 St: c075bfe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10273276----T: 10273476 	 St: c075e920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10273476----T: 10273676 	 St: c0761560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10273676----T: 10273876 	 St: c0764ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10273876----T: 10274076 	 St: c07641e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10274076----T: 10274276 	 St: c07688e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10274276----T: 10274476 	 St: c076c2c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10274476----T: 10274676 	 St: c076d060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10274676----T: 10274876 	 St: c076d9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10274876----T: 10275076 	 St: c0770340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10275076----T: 10275276 	 St: c076f340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10275276----T: 10275476 	 St: c0771cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10275476----T: 10278906 	 St: c0740000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 10278906----T: 10285771 	 St: c0744000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 10286706----T: 10286906 	 St: c0774dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10286906----T: 10287106 	 St: c07790a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10287106----T: 10287306 	 St: c0774760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10287306----T: 10287506 	 St: c077da80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10287506----T: 10287706 	 St: c0781240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10287706----T: 10287906 	 St: c077f180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10287906----T: 10288106 	 St: c0782d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10288106----T: 10288306 	 St: c0786420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10288306----T: 10288506 	 St: c0787ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10288506----T: 10288706 	 St: c078c580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10288706----T: 10288906 	 St: c078ab60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10288906----T: 10289106 	 St: c078e680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10289106----T: 10289306 	 St: c0791680 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10289306----T: 10289506 	 St: c0791440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10289506----T: 10289706 	 St: c07985c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10289706----T: 10289906 	 St: c0797860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10289906----T: 10290106 	 St: c07a1160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10290106----T: 10290306 	 St: c079fae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10290306----T: 10290506 	 St: c07a6640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10290506----T: 10290706 	 St: c07a4c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10290706----T: 10290906 	 St: c07a6240 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10290906----T: 10291106 	 St: c07a6b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10291106----T: 10291306 	 St: c07a8620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10291306----T: 10291506 	 St: c07aa8e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10291506----T: 10291706 	 St: c07aba80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10291706----T: 10291906 	 St: c07ae380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10291906----T: 10292106 	 St: c07b1440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10292106----T: 10292306 	 St: c07b48e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10292306----T: 10292506 	 St: c07b4c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10293459----T: 10293659 	 St: c07bdde0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10293659----T: 10293859 	 St: c07bca00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10293859----T: 10294059 	 St: c07bfea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10294059----T: 10294259 	 St: c07c2d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10294259----T: 10294459 	 St: c07c3460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10294459----T: 10294659 	 St: c07bf540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10294659----T: 10294859 	 St: c07c9cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10294859----T: 10295059 	 St: c07cbb40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10295059----T: 10295259 	 St: c07cc160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10295259----T: 10295459 	 St: c07ce9a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10295459----T: 10295659 	 St: c07d13a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10295659----T: 10295859 	 St: c07d04a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10295859----T: 10296059 	 St: c07d0440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10296059----T: 10296259 	 St: c07d51c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10296259----T: 10296459 	 St: c07db520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10296459----T: 10296659 	 St: c07dda60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10296659----T: 10296859 	 St: c07e0280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10296859----T: 10297059 	 St: c07e6120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10297059----T: 10297259 	 St: c07e3ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10297259----T: 10297459 	 St: c07e4e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10297459----T: 10297659 	 St: c07e68a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10297659----T: 10297859 	 St: c07e6e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10297859----T: 10298059 	 St: c07e76a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10298059----T: 10298259 	 St: c07e9ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10298259----T: 10298459 	 St: c07e7840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10298459----T: 10298659 	 St: c07e92e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10298659----T: 10298859 	 St: c07ed900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10298859----T: 10299059 	 St: c07f1920 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10299059----T: 10299259 	 St: c07f32c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10299259----T: 10299459 	 St: c07f6460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10299459----T: 10299659 	 St: c07f6660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10299659----T: 10299859 	 St: c07f6700 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10299859----T: 10300059 	 St: c07f7a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10300059----T: 10300259 	 St: c07fac60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10301193----T: 10308973 	 St: c07f0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 10308973----T: 10309173 	 St: c0809e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10309173----T: 10309373 	 St: c0809b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10309373----T: 10309573 	 St: c080f3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10309573----T: 10309773 	 St: c0809c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10309773----T: 10309973 	 St: c080ad20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10309973----T: 10310173 	 St: c1009e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10310173----T: 10310373 	 St: c1009b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10310373----T: 10310573 	 St: c100f3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10310573----T: 10310773 	 St: c1009c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10310773----T: 10310973 	 St: c100ad20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10310973----T: 10313773 	 St: c07fe000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10313773----T: 10322475 	 St: c0800000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10322475----T: 10326287 	 St: c0820000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 10326287----T: 10332699 	 St: c0825000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 10332699----T: 10332899 	 St: c10241a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10332899----T: 10333099 	 St: c1024560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10333075----T: 10575155 	 St: c1200000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 10333099----T: 10349262 	 St: c0850000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 10349262----T: 10403038 	 St: c0880000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F: 10403038----T: 10411740 	 St: c0900000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10411740----T: 10457987 	 St: c0920000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F: 10457987----T: 10489180 	 St: c09c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F: 10489180----T: 10497882 	 St: c1000000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10497882----T: 10504747 	 St: c1020000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 10504747----T: 10508177 	 St: c102c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 10508177----T: 10524340 	 St: c1050000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 10524340----T: 10578116 	 St: c1080000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F: 10578116----T: 10586818 	 St: c1100000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10586818----T: 10633065 	 St: c1120000 Sz: 393216 	 Sm: 0 	 T: memcpy_h2d(31.226873)
F: 10633065----T: 10664258 	 St: c11c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F: 10671523----T: 10671723 	 St: c0a018c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10671723----T: 10671923 	 St: c0a01d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10671923----T: 10672123 	 St: c0a01720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10672123----T: 10672323 	 St: c0a02be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10672323----T: 10672523 	 St: c0a03ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10672523----T: 10672723 	 St: c0a0b6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10672723----T: 10672923 	 St: c0a04580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10672923----T: 10673123 	 St: c0a06dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10673123----T: 10673323 	 St: c0a0d900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10673323----T: 10673523 	 St: c0a0d780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 10673523----T: 10673723 	 St: c0a0fea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10673723----T: 10673923 	 St: c0a10de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10673923----T: 10674123 	 St: c0a10ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10674123----T: 10674323 	 St: c0a12760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10674323----T: 10674523 	 St: c0a10aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10674523----T: 10674723 	 St: c0a138c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10674723----T: 10674923 	 St: c0a13840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10674923----T: 10675123 	 St: c0a16a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10675123----T: 10675323 	 St: c0a18500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10675323----T: 10675523 	 St: c0a22040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10675523----T: 10675723 	 St: c0a247c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10675723----T: 10675923 	 St: c12018c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10675923----T: 10676123 	 St: c0a277c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10676123----T: 10676323 	 St: c0a29ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10676323----T: 10676523 	 St: c0a2b880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10676523----T: 10676723 	 St: c0a2e000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10676723----T: 10676923 	 St: c0a2f2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10676923----T: 10677123 	 St: c0a30e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10677123----T: 10677323 	 St: c1201d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10677323----T: 10677523 	 St: c1201720 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10677523----T: 10677723 	 St: c1202be0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10677723----T: 10677923 	 St: c1203ea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10677923----T: 10678123 	 St: c120b6c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10678123----T: 10678323 	 St: c1204580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10678323----T: 10678523 	 St: c1206dc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10678523----T: 10678723 	 St: c120d900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10678723----T: 10678923 	 St: c120d780 Sz: 128 	 Sm: 0 	 T: dma(0.135044)
F: 10678923----T: 10679123 	 St: c120fea0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10679123----T: 10679323 	 St: c1210de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10679323----T: 10679523 	 St: c1210ce0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10679523----T: 10679723 	 St: c1212760 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10679723----T: 10679923 	 St: c1210aa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10679923----T: 10680123 	 St: c12138c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10680123----T: 10680323 	 St: c1213840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10680323----T: 10680523 	 St: c1216a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10680523----T: 10680723 	 St: c1218500 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10680723----T: 10680923 	 St: c1222040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10680923----T: 10681123 	 St: c12247c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10681123----T: 10681323 	 St: c12277c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10681323----T: 10681523 	 St: c1229ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10681523----T: 10681723 	 St: c122b880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10681723----T: 10681923 	 St: c122e000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10681923----T: 10682123 	 St: c122f2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10682123----T: 10682323 	 St: c1230e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10682323----T: 10686542 	 St: c0a10000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 10686542----T: 10692503 	 St: c0a16000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 10692503----T: 10696722 	 St: c1210000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 10696722----T: 10702683 	 St: c1216000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 10703545----T: 10703745 	 St: c0a3a4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10703745----T: 10703945 	 St: c0a3da20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10703945----T: 10704145 	 St: c0a45540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10704145----T: 10704345 	 St: c0a47440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10704345----T: 10704545 	 St: c0a3be80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10704545----T: 10704745 	 St: c0a3cf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10704745----T: 10704945 	 St: c0a3e4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10704945----T: 10705145 	 St: c0a3f640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10705145----T: 10705345 	 St: c0a50d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10705345----T: 10705545 	 St: c0a5afc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10705545----T: 10705745 	 St: c0a62e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10705745----T: 10705945 	 St: c0a5d8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10705945----T: 10706145 	 St: c0a64160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10706145----T: 10706345 	 St: c0a5d480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10706345----T: 10706545 	 St: c0a620e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10706545----T: 10706745 	 St: c0a5f120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10706745----T: 10706945 	 St: c123a4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10706945----T: 10707145 	 St: c0a633e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10707145----T: 10707345 	 St: c0a73600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10707345----T: 10707545 	 St: c0a768e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10707545----T: 10707745 	 St: c0a78c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10707745----T: 10707945 	 St: c0a76b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10707945----T: 10708145 	 St: c0a78200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10708145----T: 10708345 	 St: c0a703e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10708345----T: 10708545 	 St: c0a72060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10708545----T: 10708745 	 St: c123da20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10708745----T: 10708945 	 St: c0a72e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10708945----T: 10709145 	 St: c0a74960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10709145----T: 10709345 	 St: c0a795e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10709345----T: 10709545 	 St: c1245540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10709545----T: 10709745 	 St: c1247440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10709745----T: 10709945 	 St: c123be80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10709945----T: 10710145 	 St: c123cf00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10710145----T: 10710345 	 St: c123e4a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10710345----T: 10710545 	 St: c123f640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10710545----T: 10710745 	 St: c1250d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10710745----T: 10710945 	 St: c125afc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10710945----T: 10711145 	 St: c1262e80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10711145----T: 10711345 	 St: c125d8c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10711345----T: 10711545 	 St: c1264160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10711545----T: 10711745 	 St: c125d480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10711745----T: 10711945 	 St: c12620e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10711945----T: 10712145 	 St: c125f120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10712145----T: 10712345 	 St: c12633e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10712345----T: 10712545 	 St: c1273600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10712545----T: 10712745 	 St: c12768e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10712745----T: 10712945 	 St: c1278c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10712945----T: 10713145 	 St: c1276b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10713145----T: 10713345 	 St: c1278200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10713345----T: 10713545 	 St: c12703e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10713545----T: 10713745 	 St: c1272060 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10713745----T: 10713945 	 St: c1272e40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10713945----T: 10714145 	 St: c1274960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10714145----T: 10714345 	 St: c12795e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10714345----T: 10718564 	 St: c0a40000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 10718564----T: 10724525 	 St: c0a46000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 10724525----T: 10724725 	 St: c1245fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10724725----T: 10730686 	 St: c0a60000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 10730686----T: 10734905 	 St: c0a6a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 10734905----T: 10740420 	 St: c1240000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 10740420----T: 10743506 	 St: c1249000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 10743506----T: 10746936 	 St: c124c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 10746936----T: 10752897 	 St: c1260000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 10752897----T: 10757116 	 St: c126a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 10757970----T: 10758170 	 St: c0a82f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10758170----T: 10758370 	 St: c0a85880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10758370----T: 10758570 	 St: c0a8e3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10758570----T: 10758770 	 St: c0a8de60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10758770----T: 10758970 	 St: c0a91d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10758970----T: 10759170 	 St: c0a84c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10759170----T: 10759370 	 St: c0a86d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10759370----T: 10759570 	 St: c0a8c420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10759570----T: 10759770 	 St: c0a96880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10759770----T: 10759970 	 St: c0a95780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10759970----T: 10760170 	 St: c0a8aa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10760170----T: 10760370 	 St: c0a95f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10760370----T: 10760570 	 St: c0a9ab40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10760570----T: 10760770 	 St: c0aa3840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10760770----T: 10760970 	 St: c0aa5460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10760970----T: 10761170 	 St: c0aa4ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10761170----T: 10761370 	 St: c0aa6120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10761370----T: 10761570 	 St: c0aab420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10761570----T: 10761770 	 St: c1282f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10761770----T: 10761970 	 St: c0aa4b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10761970----T: 10762170 	 St: c0aaff60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10762170----T: 10762370 	 St: c0aa5200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10762370----T: 10762570 	 St: c0aa5280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10762570----T: 10762770 	 St: c0ab0520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10762770----T: 10762970 	 St: c0aaca20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10762970----T: 10763170 	 St: c0ab5480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10763170----T: 10763370 	 St: c1285880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10763370----T: 10763570 	 St: c128e3a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10763570----T: 10763770 	 St: c128de60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10763770----T: 10763970 	 St: c1291d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10763970----T: 10764170 	 St: c1284c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10764170----T: 10764370 	 St: c1286d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10764370----T: 10764570 	 St: c128c420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10764570----T: 10764770 	 St: c1296880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10764770----T: 10764970 	 St: c1295780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10764970----T: 10765170 	 St: c128aa40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10765170----T: 10765370 	 St: c1295f60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10765370----T: 10765570 	 St: c129ab40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10765570----T: 10765770 	 St: c12a3840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10765770----T: 10765970 	 St: c12a5460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10765970----T: 10766170 	 St: c12a4ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10766170----T: 10766370 	 St: c12a6120 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10766370----T: 10766570 	 St: c12ab420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10766570----T: 10766770 	 St: c12a4b40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10766770----T: 10766970 	 St: c12aff60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10766970----T: 10767170 	 St: c12a5200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10767170----T: 10767370 	 St: c12a5280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10767370----T: 10767570 	 St: c12b0520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10767570----T: 10767770 	 St: c12aca20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10767770----T: 10767970 	 St: c12b5480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 10767970----T: 10776672 	 St: c0a00000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10776672----T: 10792835 	 St: c0a20000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 10792835----T: 10801537 	 St: c0a50000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10801537----T: 10809777 	 St: c0a70000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10809777----T: 10812382 	 St: c0a7f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10810153----T: 11052233 	 St: c0800000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 10812382----T: 10821084 	 St: c1200000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10821084----T: 10837247 	 St: c1220000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 10837247----T: 10845949 	 St: c1250000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10845949----T: 10854189 	 St: c1270000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10854189----T: 10856794 	 St: c127f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11053067----T: 11053267 	 St: c0ab9b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11053267----T: 11053467 	 St: c0ab93a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11053467----T: 11053667 	 St: c0ac4480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11053667----T: 11053867 	 St: c0abc600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11053867----T: 11054067 	 St: c0abf2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11054067----T: 11054267 	 St: c0abf340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11054267----T: 11054467 	 St: c0acaac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11054467----T: 11054667 	 St: c0ac76c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11054667----T: 11054867 	 St: c0ac2c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11054867----T: 11055067 	 St: c0ac7840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11055067----T: 11055267 	 St: c0acdcc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11055267----T: 11055467 	 St: c0ad3200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11055467----T: 11055667 	 St: c0ad4ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11055667----T: 11055867 	 St: c0ad4b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11055867----T: 11056067 	 St: c0acfc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11056067----T: 11056267 	 St: c0acd440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11056267----T: 11056467 	 St: c12b9b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11056467----T: 11056667 	 St: c12b93a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11056667----T: 11056867 	 St: c12c4480 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11056867----T: 11057067 	 St: c12bc600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11057067----T: 11057267 	 St: c12bf2e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11057267----T: 11057467 	 St: c12bf340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11057467----T: 11057667 	 St: c12caac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11057667----T: 11057867 	 St: c12c76c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11057867----T: 11058067 	 St: c12c2c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11058067----T: 11058267 	 St: c12c7840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11058267----T: 11058467 	 St: c12cdcc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11058467----T: 11058667 	 St: c12d3200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11058667----T: 11058867 	 St: c12d4ae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11058867----T: 11059067 	 St: c12d4b80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11059067----T: 11059267 	 St: c12cfc20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11059267----T: 11059467 	 St: c12cd440 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11059467----T: 11101950 	 St: c0a80000 Sz: 360448 	 Sm: 0 	 T: memcpy_h2d(28.685349)
F: 11101950----T: 11121865 	 St: c0ad8000 Sz: 163840 	 Sm: 0 	 T: memcpy_h2d(13.446996)
F: 11121865----T: 11162936 	 St: c1280000 Sz: 348160 	 Sm: 0 	 T: memcpy_h2d(27.731937)
F: 11162936----T: 11166022 	 St: c12d5000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 11166022----T: 11185937 	 St: c12d8000 Sz: 163840 	 Sm: 0 	 T: memcpy_h2d(13.446996)
F: 11186783----T: 11186983 	 St: c0b00c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11186983----T: 11187183 	 St: c0b01f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11187183----T: 11187383 	 St: c0b08640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11187383----T: 11187583 	 St: c0b02540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11187583----T: 11187783 	 St: c0b097a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11187783----T: 11187983 	 St: c0b037c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11187983----T: 11188183 	 St: c0b045a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11188183----T: 11188383 	 St: c0b0cba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11188383----T: 11188583 	 St: c0b10000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11188583----T: 11188783 	 St: c0b0ea40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11188783----T: 11188983 	 St: c0b0e540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11188983----T: 11189183 	 St: c0b0d620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11189183----T: 11189383 	 St: c0b0c6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11189383----T: 11189583 	 St: c0b113c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11189583----T: 11189783 	 St: c0b17c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11189783----T: 11189983 	 St: c0b0f300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11189983----T: 11190183 	 St: c0b1d7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11190183----T: 11190383 	 St: c0b19420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11190383----T: 11190583 	 St: c0b19160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11190583----T: 11190783 	 St: c0b19c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11190783----T: 11190983 	 St: c0b21a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11190983----T: 11191183 	 St: c0b21d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11191183----T: 11191383 	 St: c0b279c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11191383----T: 11191583 	 St: c0b2a200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11191583----T: 11191783 	 St: c0b1f520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11191783----T: 11191983 	 St: c1300c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11191983----T: 11192183 	 St: c0b2c040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11192183----T: 11192383 	 St: c0b33140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11192383----T: 11192583 	 St: c0b35660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11192583----T: 11192783 	 St: c0b33c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11192783----T: 11192983 	 St: c0b389a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11192983----T: 11193183 	 St: c0b37a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11193183----T: 11193383 	 St: c0b37c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11193383----T: 11193583 	 St: c1301f80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11193583----T: 11193783 	 St: c1308640 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11193783----T: 11193983 	 St: c1302540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11193983----T: 11194183 	 St: c13097a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11194183----T: 11194383 	 St: c13037c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11194383----T: 11194583 	 St: c13045a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11194583----T: 11194783 	 St: c130cba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11194783----T: 11194983 	 St: c1310000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11194983----T: 11195183 	 St: c130ea40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11195183----T: 11195383 	 St: c130e540 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11195383----T: 11195583 	 St: c130d620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11195583----T: 11195783 	 St: c130c6e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11195783----T: 11195983 	 St: c13113c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11195983----T: 11196183 	 St: c1317c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11196183----T: 11196383 	 St: c130f300 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11196383----T: 11196583 	 St: c131d7c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11196583----T: 11196783 	 St: c1319420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11196783----T: 11196983 	 St: c1319160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11196983----T: 11197183 	 St: c1319c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11197183----T: 11197383 	 St: c1321a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11197383----T: 11197583 	 St: c1321d80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11197583----T: 11197783 	 St: c13279c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11197783----T: 11197983 	 St: c132a200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11197983----T: 11198183 	 St: c131f520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11198183----T: 11198383 	 St: c132c040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11198383----T: 11198583 	 St: c1333140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11198583----T: 11198783 	 St: c1335660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11198783----T: 11198983 	 St: c1333c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11198983----T: 11199183 	 St: c13389a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11199183----T: 11199383 	 St: c1337a00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11199383----T: 11199583 	 St: c1337c40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11200424----T: 11229736 	 St: c0b00000 Sz: 245760 	 Sm: 0 	 T: memcpy_h2d(19.792032)
F: 11200424----T: 11442504 	 St: c1000000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 11229736----T: 11323051 	 St: c0b3c000 Sz: 802816 	 Sm: 0 	 T: memcpy_h2d(63.008102)
F: 11323051----T: 11351423 	 St: c1300000 Sz: 237568 	 Sm: 0 	 T: memcpy_h2d(19.157326)
F: 11351423----T: 11354028 	 St: c133a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11354028----T: 11356633 	 St: c133b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11356633----T: 11449948 	 St: c133c000 Sz: 802816 	 Sm: 0 	 T: memcpy_h2d(63.008102)
F: 11676644----T: 11719754 	 	 	 Kl: 23 	 Sm: 0 	 T: kernel_launch(29.108711)
F: 11941904----T: 14064257 	 	 	 Kl: 24 	 Sm: 0 	 T: kernel_launch(1433.054077)
F: 11942846----T: 11945646 	 St: c0400000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 11945646----T: 11945846 	 St: c04136c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 11945846----T: 11953626 	 St: c0402000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 11953626----T: 11959587 	 St: c0410000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 11959587----T: 11963806 	 St: c041a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 11963806----T: 11966606 	 St: c0420000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 11966606----T: 11981832 	 St: c0422000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 11981832----T: 11984632 	 St: c0440000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 11984632----T: 12014885 	 St: c0442000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 12016610----T: 12019215 	 St: c0480000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12016610----T: 12258690 	 St: c0a00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 12019215----T: 12117708 	 St: c0481000 Sz: 847872 	 Sm: 0 	 T: memcpy_h2d(66.504387)
F: 12117708----T: 12141380 	 St: c0560000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F: 12141380----T: 12150082 	 St: c05a0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 12150082----T: 12158784 	 St: c05c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 12158784----T: 12174947 	 St: c05e0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 12264509----T: 12268728 	 St: c0600000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 12264870----T: 12506950 	 St: c1200000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 12268728----T: 12268928 	 St: c0613c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12268928----T: 12269128 	 St: c0615e20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12269128----T: 12269328 	 St: c0614840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12269328----T: 12269528 	 St: c0612fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12269528----T: 12269728 	 St: c06166c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12269728----T: 12275689 	 St: c0606000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 12275689----T: 12282101 	 St: c0610000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 12282101----T: 12293123 	 St: c061b000 Sz: 86016 	 Sm: 0 	 T: memcpy_h2d(7.442269)
F: 12293123----T: 12346899 	 St: c0650000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F: 12346899----T: 12355601 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 12355601----T: 12379273 	 St: c06f0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F: 12379273----T: 12387975 	 St: c0730000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 12387975----T: 12464344 	 St: c0750000 Sz: 655360 	 Sm: 0 	 T: memcpy_h2d(51.565834)
F: 12514721----T: 12514921 	 St: c0800000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12514921----T: 12515121 	 St: c0800340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12515121----T: 12515321 	 St: c0801460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12515321----T: 12515521 	 St: c08022e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12515521----T: 12515721 	 St: c08025c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12515721----T: 12515921 	 St: c1000000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12515921----T: 12516121 	 St: c1000340 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12516121----T: 12516321 	 St: c1001460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12516321----T: 12516521 	 St: c10022e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12516521----T: 12516721 	 St: c10025c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12516721----T: 12520533 	 St: c0800000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 12520533----T: 12526945 	 St: c0805000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 12526945----T: 12527145 	 St: c1004c00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12527145----T: 12530231 	 St: c0810000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 12530231----T: 12537553 	 St: c0813000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 12537553----T: 12540983 	 St: c0820000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 12540983----T: 12555273 	 St: c0824000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F: 12555273----T: 12559492 	 St: c1000000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 12559492----T: 12562292 	 St: c1006000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 12562292----T: 12565378 	 St: c1008000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 12565378----T: 12567983 	 St: c100b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12567983----T: 12570588 	 St: c100c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12570588----T: 12573388 	 St: c100d000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 12573388----T: 12575993 	 St: c100f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12575993----T: 12579079 	 St: c1010000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 12579079----T: 12586401 	 St: c1013000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 12586401----T: 12589201 	 St: c1020000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 12589201----T: 12591806 	 St: c1022000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12591806----T: 12594411 	 St: c1023000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12594411----T: 12608701 	 St: c1024000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F: 12609576----T: 12609776 	 St: c08414a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12609776----T: 12612381 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12612381----T: 12612581 	 St: c10414a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12612581----T: 12643304 	 St: c0841000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 12643304----T: 12643504 	 St: c10408c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12643689----T: 12646489 	 St: c1040000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 12644459----T: 12886539 	 St: c0400000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 12646489----T: 12676742 	 St: c1042000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 12676742----T: 12679347 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12679347----T: 12740183 	 St: c0881000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 12740183----T: 12740383 	 St: c1080ac0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12740383----T: 12740583 	 St: c1080160 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12740583----T: 12744013 	 St: c1080000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 12744013----T: 12746618 	 St: c1084000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12746618----T: 12749704 	 St: c1085000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 12749704----T: 12755219 	 St: c1088000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 12755219----T: 12808525 	 St: c1091000 Sz: 454656 	 Sm: 0 	 T: memcpy_h2d(35.993248)
F: 12888932----T: 12889132 	 St: c0901520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12889132----T: 12889332 	 St: c0901fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12889332----T: 12892762 	 St: c0900000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 12892762----T: 12892962 	 St: c1101520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12892962----T: 12893162 	 St: c1101fa0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12893162----T: 12893362 	 St: c11035e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 12893362----T: 13013039 	 St: c0904000 Sz: 1032192 	 Sm: 0 	 T: memcpy_h2d(80.808235)
F: 13013428----T: 13018943 	 St: c1100000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 13013428----T: 13255508 	 St: c0800000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 13018943----T: 13019143 	 St: c0950940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13019143----T: 13019343 	 St: c0951380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13019343----T: 13019543 	 St: c0952080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13019543----T: 13136866 	 St: c1109000 Sz: 1011712 	 Sm: 0 	 T: memcpy_h2d(79.218773)
F: 13136866----T: 13145106 	 St: c0930000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 13145106----T: 13147711 	 St: c093f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13147711----T: 13152352 	 St: c0940000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 13152352----T: 13157867 	 St: c0947000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 13157867----T: 13162086 	 St: c0900000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 13162086----T: 13164886 	 St: c0906000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 13164886----T: 13169960 	 St: c0908000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 13169960----T: 13183315 	 St: c0910000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F: 13183315----T: 13187534 	 St: c092a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 13187534----T: 13211206 	 St: c0950000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F: 13257016----T: 13257216 	 St: c09803c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13257216----T: 13257416 	 St: c0981940 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13257416----T: 13257616 	 St: c0981560 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13257616----T: 13257816 	 St: c0981080 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13257816----T: 13258016 	 St: c0984c60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13258016----T: 13258216 	 St: c0985b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13258216----T: 13258416 	 St: c0981740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13258416----T: 13258616 	 St: c09855e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13258616----T: 13258816 	 St: c09858e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13258816----T: 13259016 	 St: c09851c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13259016----T: 13259216 	 St: c0987ee0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13259216----T: 13259416 	 St: c098bae0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13259416----T: 13259616 	 St: c098d220 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13259616----T: 13259816 	 St: c098d740 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13259816----T: 13260016 	 St: c0994520 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13260016----T: 13260216 	 St: c0995840 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13260216----T: 13269380 	 St: c0980000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F: 13269380----T: 13322686 	 St: c0991000 Sz: 454656 	 Sm: 0 	 T: memcpy_h2d(35.993248)
F: 13324493----T: 13324693 	 St: c0a05ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13324693----T: 13324893 	 St: c0a04860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13324893----T: 13325093 	 St: c0a10a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13325093----T: 13325293 	 St: c0a24660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13325293----T: 13325493 	 St: c0a239a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13325493----T: 13325693 	 St: c0a23e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13325693----T: 13325893 	 St: c0a24d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13325893----T: 13326093 	 St: c0a22e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13326093----T: 13326293 	 St: c0a27200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13326293----T: 13326493 	 St: c0a21600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13326493----T: 13326693 	 St: c1205ba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13326693----T: 13326893 	 St: c0a25fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13326893----T: 13327093 	 St: c0a26d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13327093----T: 13327293 	 St: c0a27900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13327293----T: 13327493 	 St: c0a284c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13327493----T: 13327693 	 St: c0a29cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13327693----T: 13327893 	 St: c1204860 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13327893----T: 13328093 	 St: c1210a20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13328093----T: 13328293 	 St: c1224660 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13328293----T: 13328493 	 St: c12239a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13328493----T: 13328693 	 St: c1223e00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13328693----T: 13328893 	 St: c1224d20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13328893----T: 13329093 	 St: c1222e60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13329093----T: 13329293 	 St: c1227200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13329293----T: 13329493 	 St: c1221600 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13329493----T: 13329693 	 St: c1225fe0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13329693----T: 13329893 	 St: c1226d40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13329893----T: 13330093 	 St: c1227900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13330093----T: 13330293 	 St: c12284c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13330293----T: 13330493 	 St: c1229cc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13330493----T: 13333579 	 St: c0a00000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 13333579----T: 13340901 	 St: c0a03000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 13340901----T: 13341101 	 St: c12028e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13341101----T: 13341301 	 St: c12013c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13341301----T: 13344731 	 St: c0a10000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 13344731----T: 13351596 	 St: c0a14000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 13351596----T: 13357557 	 St: c0a20000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 13357557----T: 13369045 	 St: c0a2a000 Sz: 90112 	 Sm: 0 	 T: memcpy_h2d(7.756921)
F: 13357932----T: 13600012 	 St: c0c00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 13369045----T: 13372475 	 St: c1200000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 13372475----T: 13375561 	 St: c1204000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 13375561----T: 13378991 	 St: c1207000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 13378991----T: 13382077 	 St: c120b000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 13382077----T: 13384877 	 St: c120e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 13384877----T: 13387963 	 St: c1210000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 13387963----T: 13390568 	 St: c1213000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13390568----T: 13397433 	 St: c1214000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 13397433----T: 13402074 	 St: c1220000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 13402074----T: 13414962 	 St: c1227000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F: 13600974----T: 13601174 	 St: c0a47d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13601174----T: 13601374 	 St: c0a41420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13601374----T: 13601574 	 St: c0a418e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13601574----T: 13601774 	 St: c0a497e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13601774----T: 13601974 	 St: c0a49ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13601974----T: 13602174 	 St: c0a42200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13602174----T: 13602374 	 St: c1247d00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13602374----T: 13602574 	 St: c1241420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13602574----T: 13602774 	 St: c12418e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13602774----T: 13602974 	 St: c12497e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13602974----T: 13603174 	 St: c1249ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13603174----T: 13603374 	 St: c1242200 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13603374----T: 13610239 	 St: c0a40000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 13610239----T: 13635791 	 St: c0a4c000 Sz: 212992 	 Sm: 0 	 T: memcpy_h2d(17.253208)
F: 13635791----T: 13642656 	 St: c1240000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 13642656----T: 13668208 	 St: c124c000 Sz: 212992 	 Sm: 0 	 T: memcpy_h2d(17.253208)
F: 13669127----T: 13669327 	 St: c0a90900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13669327----T: 13669527 	 St: c0a819a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13669527----T: 13669727 	 St: c0a822c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13669727----T: 13669927 	 St: c0a8de80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13669927----T: 13670127 	 St: c0a83b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13670127----T: 13670327 	 St: c0a89180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13670327----T: 13670527 	 St: c0a89fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13670527----T: 13670727 	 St: c0a8aba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13670727----T: 13670927 	 St: c0a8db60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13670927----T: 13671127 	 St: c0a90b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13671127----T: 13671327 	 St: c0a8ff00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13671327----T: 13671527 	 St: c0a93420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13671527----T: 13671727 	 St: c0a90380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13671727----T: 13671927 	 St: c0a93c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13671927----T: 13672127 	 St: c0a94000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13672127----T: 13672327 	 St: c0a90140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13672327----T: 13672527 	 St: c0a91ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13672527----T: 13672727 	 St: c0a94620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13672727----T: 13672927 	 St: c0a959a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13672927----T: 13673127 	 St: c0a9a040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13673127----T: 13673327 	 St: c0a9ad80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13673327----T: 13673527 	 St: c0a97420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13673527----T: 13673727 	 St: c0a9a3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13673727----T: 13673927 	 St: c0a98c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13673927----T: 13674127 	 St: c0a992e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13674127----T: 13674327 	 St: c0a9a960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13674327----T: 13674527 	 St: c0a996e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13674527----T: 13674727 	 St: c0a99780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13674727----T: 13674927 	 St: c0a9b9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13674927----T: 13675127 	 St: c0aa12c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13675127----T: 13675327 	 St: c0a9f100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13675327----T: 13675527 	 St: c0a9f0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13675527----T: 13675727 	 St: c0a9ffc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13675727----T: 13675927 	 St: c0a9f440 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F: 13675927----T: 13676127 	 St: c0a9ec80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13676127----T: 13676327 	 St: c1290900 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13676327----T: 13676527 	 St: c12819a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13676527----T: 13676727 	 St: c12822c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13676727----T: 13676927 	 St: c128de80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13676927----T: 13677127 	 St: c1283b20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13677127----T: 13677327 	 St: c1289180 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13677327----T: 13677527 	 St: c1289fc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13677527----T: 13677727 	 St: c128aba0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13677727----T: 13677927 	 St: c128db60 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13677927----T: 13678127 	 St: c1290b00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13678127----T: 13678327 	 St: c128ff00 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13678327----T: 13678527 	 St: c1293420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13678527----T: 13678727 	 St: c1290380 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13678727----T: 13678927 	 St: c1293c20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13678927----T: 13679127 	 St: c1294000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13679127----T: 13679327 	 St: c1290140 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13679327----T: 13679527 	 St: c1291ca0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13679527----T: 13679727 	 St: c1294620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13679727----T: 13679927 	 St: c12959a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13679927----T: 13680127 	 St: c129a040 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13680127----T: 13680327 	 St: c129ad80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13680327----T: 13680527 	 St: c1297420 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13680527----T: 13680727 	 St: c129a3e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13680727----T: 13680927 	 St: c1298c80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13680927----T: 13681127 	 St: c12992e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13681127----T: 13681327 	 St: c129a960 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13681327----T: 13681527 	 St: c12996e0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13681527----T: 13681727 	 St: c1299780 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13681727----T: 13681927 	 St: c129b9c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13681927----T: 13682127 	 St: c12a12c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13682127----T: 13682327 	 St: c129f100 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13682327----T: 13682527 	 St: c129f0c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13682527----T: 13682727 	 St: c129ffc0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13682727----T: 13682927 	 St: c129f440 Sz: 64 	 Sm: 0 	 T: dma(0.135044)
F: 13682927----T: 13683127 	 St: c129ec80 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13683127----T: 13700228 	 St: c0a80000 Sz: 139264 	 Sm: 0 	 T: memcpy_h2d(11.546927)
F: 13700228----T: 13745534 	 St: c0aa2000 Sz: 385024 	 Sm: 0 	 T: memcpy_h2d(30.591492)
F: 13745534----T: 13745734 	 St: c12a1620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13745925----T: 13768188 	 St: c1280000 Sz: 184320 	 Sm: 0 	 T: memcpy_h2d(15.032411)
F: 13768188----T: 13808318 	 St: c12ad000 Sz: 339968 	 Sm: 0 	 T: memcpy_h2d(27.096556)
F: 13809742----T: 13809942 	 St: c0b00000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13809769----T: 14051849 	 St: c0600000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 13809942----T: 13810142 	 St: c0b009c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13810142----T: 13812747 	 St: c0b00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13812747----T: 13812947 	 St: c1300000 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13812947----T: 13813147 	 St: c13009c0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13813147----T: 13813347 	 St: c1300f20 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13813347----T: 13813547 	 St: c1300620 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13813547----T: 13813747 	 St: c1300880 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13813747----T: 13934836 	 St: c0b01000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 13935225----T: 13935425 	 St: c131c2a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13935425----T: 13935625 	 St: c1316460 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13935625----T: 13935825 	 St: c132e280 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 13935825----T: 13941340 	 St: c1300000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 13941340----T: 14058663 	 St: c1309000 Sz: 1011712 	 Sm: 0 	 T: memcpy_h2d(79.218773)
F: 14286407----T: 14330800 	 	 	 Kl: 25 	 Sm: 0 	 T: kernel_launch(29.975018)
F: 14552950----T: 17232557 	 	 	 Kl: 26 	 Sm: 0 	 T: kernel_launch(1809.322754)
F: 14553791----T: 14556877 	 St: c0400000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 14556877----T: 14564199 	 St: c0403000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 14564199----T: 14570160 	 St: c0410000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 14570160----T: 14574379 	 St: c041a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 14574379----T: 14577179 	 St: c0420000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 14577179----T: 14592405 	 St: c0422000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 14577555----T: 14819635 	 St: c0e00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 14592405----T: 14595205 	 St: c0c00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 14595205----T: 14597810 	 St: c0c02000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14597810----T: 14605132 	 St: c0c03000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 14605132----T: 14608218 	 St: c0c10000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 14608218----T: 14610823 	 St: c0c13000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14610823----T: 14613428 	 St: c0c14000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14613428----T: 14619840 	 St: c0c15000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 14619840----T: 14622640 	 St: c0c20000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 14622640----T: 14637866 	 St: c0c22000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 14820489----T: 14824301 	 St: c0440000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 14824301----T: 14853143 	 St: c0445000 Sz: 241664 	 Sm: 0 	 T: memcpy_h2d(19.474680)
F: 14853143----T: 14856229 	 St: c0c40000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 14856229----T: 14886012 	 St: c0c43000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F: 14886965----T: 14893377 	 St: c0480000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 14893377----T: 14949507 	 St: c048b000 Sz: 479232 	 Sm: 0 	 T: memcpy_h2d(37.900066)
F: 14949507----T: 14952307 	 St: c0c80000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 14952307----T: 14954912 	 St: c0c82000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14954912----T: 14957517 	 St: c0c83000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 14957517----T: 14960317 	 St: c0c84000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 14960317----T: 14963403 	 St: c0c86000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 14963403----T: 14966203 	 St: c0c89000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 14966203----T: 15022333 	 St: c0c8b000 Sz: 479232 	 Sm: 0 	 T: memcpy_h2d(37.900066)
F: 15024279----T: 15027079 	 St: c0500000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 15024279----T: 15266359 	 St: c1000000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 15027079----T: 15147697 	 St: c0502000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 15147697----T: 15150302 	 St: c0d00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15150302----T: 15152907 	 St: c0d01000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15152907----T: 15273525 	 St: c0d02000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 15278056----T: 15281486 	 St: c0600000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 15281486----T: 15288351 	 St: c0604000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 15288351----T: 15292163 	 St: c0610000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 15292163----T: 15298575 	 St: c0615000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 15298575----T: 15301375 	 St: c0620000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 15301375----T: 15316601 	 St: c0622000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 15301751----T: 15543831 	 St: c0a00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 15316601----T: 15319401 	 St: c0e00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 15319401----T: 15322006 	 St: c0e02000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15322006----T: 15324611 	 St: c0e03000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15324611----T: 15331476 	 St: c0e04000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 15331476----T: 15334081 	 St: c0e10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15334081----T: 15342321 	 St: c0e11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 15342321----T: 15344926 	 St: c0e20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15344926----T: 15360621 	 St: c0e21000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 15544820----T: 15547906 	 St: c0640000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 15547906----T: 15577689 	 St: c0643000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F: 15577689----T: 15580775 	 St: c0e40000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 15580775----T: 15610558 	 St: c0e43000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F: 15611505----T: 15615317 	 St: c0680000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 15615317----T: 15674270 	 St: c0685000 Sz: 503808 	 Sm: 0 	 T: memcpy_h2d(39.806213)
F: 15674270----T: 15677070 	 St: c0e80000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 15677070----T: 15679675 	 St: c0e82000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15679675----T: 15682475 	 St: c0e83000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 15682475----T: 15741428 	 St: c0e85000 Sz: 503808 	 Sm: 0 	 T: memcpy_h2d(39.806213)
F: 15743549----T: 15746154 	 St: c0700000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15743549----T: 15985629 	 St: c1200000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 15746154----T: 15867243 	 St: c0701000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 15867243----T: 15869848 	 St: c0f00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 15869848----T: 15990937 	 St: c0f01000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 15995340----T: 15998140 	 St: c0800000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 15995340----T: 16237420 	 St: c0600000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 15998140----T: 16118758 	 St: c0802000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 16118758----T: 16121844 	 St: c07c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 16121844----T: 16129166 	 St: c07c3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 16129166----T: 16132978 	 St: c07d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 16132978----T: 16139390 	 St: c07d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 16139390----T: 16142476 	 St: c07e0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 16142476----T: 16157234 	 St: c07e3000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F: 16157234----T: 16160034 	 St: c1000000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 16160034----T: 16167814 	 St: c1002000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 16167814----T: 16172455 	 St: c1010000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 16172455----T: 16177970 	 St: c1017000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 16177970----T: 16183044 	 St: c1020000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 16183044----T: 16195465 	 St: c1028000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F: 16238837----T: 16242267 	 St: c1040000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 16242267----T: 16271579 	 St: c1044000 Sz: 245760 	 Sm: 0 	 T: memcpy_h2d(19.792032)
F: 16271579----T: 16274665 	 St: c1080000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 16274665----T: 16334560 	 St: c1083000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F: 16337464----T: 16340894 	 St: c1100000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 16337464----T: 16579544 	 St: c0e00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 16340894----T: 16460571 	 St: c1104000 Sz: 1032192 	 Sm: 0 	 T: memcpy_h2d(80.808235)
F: 16583311----T: 16587123 	 St: c0a00000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 16587123----T: 16593535 	 St: c0a05000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 16593535----T: 16596335 	 St: c0a10000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 16596335----T: 16604115 	 St: c0a12000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 16604115----T: 16607201 	 St: c0a20000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 16607201----T: 16621959 	 St: c0a23000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F: 16621959----T: 16624564 	 St: c1200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16624564----T: 16627169 	 St: c1201000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16627169----T: 16630255 	 St: c1202000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 16630255----T: 16636667 	 St: c1205000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 16636667----T: 16639467 	 St: c1210000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 16639467----T: 16647247 	 St: c1212000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 16647247----T: 16650047 	 St: c1220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 16650047----T: 16652652 	 St: c1222000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16652652----T: 16667410 	 St: c1223000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F: 16668443----T: 16673084 	 St: c0a40000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 16673084----T: 16700986 	 St: c0a47000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F: 16700986----T: 16704072 	 St: c1240000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 16704072----T: 16733855 	 St: c1243000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(20.110062)
F: 16734746----T: 16734946 	 St: c0a80580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 16734848----T: 16976928 	 St: c0800000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 16734946----T: 16735146 	 St: c0a859a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 16735146----T: 16735346 	 St: c0a80de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 16735346----T: 16737951 	 St: c0a80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16737951----T: 16738151 	 St: c1280580 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 16738151----T: 16738351 	 St: c12859a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 16738351----T: 16738551 	 St: c1280de0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 16738551----T: 16738751 	 St: c12806a0 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 16738751----T: 16738951 	 St: c1280a40 Sz: 32 	 Sm: 0 	 T: dma(0.135044)
F: 16738951----T: 16799787 	 St: c0a81000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 16800175----T: 16803261 	 St: c1280000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 16803261----T: 16806061 	 St: c1283000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 16806061----T: 16810280 	 St: c1285000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 16810280----T: 16866410 	 St: c128b000 Sz: 479232 	 Sm: 0 	 T: memcpy_h2d(37.900066)
F: 16978893----T: 16981498 	 St: c0b00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 16981498----T: 17102587 	 St: c0b01000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 16981886----T: 17223966 	 St: c1000000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 17102587----T: 17105192 	 St: c1300000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17105192----T: 17226281 	 St: c1301000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 17454707----T: 17501880 	 	 	 Kl: 27 	 Sm: 0 	 T: kernel_launch(31.852127)
F: 17724030----T: 19671693 	 	 	 Kl: 28 	 Sm: 0 	 T: kernel_launch(1315.099976)
F: 17736213----T: 17738818 	 St: c0600000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17738818----T: 17747058 	 St: c0601000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 17747058----T: 17749663 	 St: c0610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17749663----T: 17757903 	 St: c0611000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 17757903----T: 17760508 	 St: c0620000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17760508----T: 17776203 	 St: c0621000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 17776203----T: 17778808 	 St: c0e00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17778808----T: 17787048 	 St: c0e01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 17787048----T: 17789653 	 St: c0e10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17789653----T: 17797893 	 St: c0e11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 17797893----T: 17800498 	 St: c0e20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 17800498----T: 17816193 	 St: c0e21000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 17817408----T: 17820208 	 St: c0640000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 17820208----T: 17850461 	 St: c0642000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 17850461----T: 17853261 	 St: c0e40000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 17853261----T: 17883514 	 St: c0e42000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 17884441----T: 17888660 	 St: c0680000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 17884441----T: 18126521 	 St: c0a00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 17888660----T: 18037525 	 St: c0686000 Sz: 1286144 	 Sm: 0 	 T: memcpy_h2d(100.516541)
F: 18037525----T: 18040130 	 St: c0e80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18040130----T: 18042735 	 St: c0e81000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18042735----T: 18045340 	 St: c0e82000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18045340----T: 18047945 	 St: c0e83000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18047945----T: 18050550 	 St: c0e84000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18050550----T: 18053155 	 St: c0e85000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18053155----T: 18111638 	 St: c0e86000 Sz: 499712 	 Sm: 0 	 T: memcpy_h2d(39.488857)
F: 18129071----T: 18131871 	 St: c0f00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 18129071----T: 18371151 	 St: c1200000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 18131871----T: 18252489 	 St: c0f02000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 18376286----T: 18378891 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18378891----T: 18387131 	 St: c0801000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 18387131----T: 18390561 	 St: c0810000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 18390561----T: 18397426 	 St: c0814000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 18397426----T: 18400856 	 St: c0820000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 18400856----T: 18415146 	 St: c0824000 Sz: 114688 	 Sm: 0 	 T: memcpy_h2d(9.648886)
F: 18415146----T: 18417751 	 St: c1000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18417751----T: 18425991 	 St: c1001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 18425991----T: 18428596 	 St: c1010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18428596----T: 18431682 	 St: c1011000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 18431682----T: 18438547 	 St: c1014000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 18438547----T: 18441152 	 St: c1020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18441152----T: 18456847 	 St: c1021000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 18457873----T: 18460478 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18460478----T: 18491201 	 St: c0841000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 18491201----T: 18493806 	 St: c1040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18493806----T: 18524529 	 St: c1041000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 18525615----T: 18528415 	 St: c0880000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 18525615----T: 18767695 	 St: c0600000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 18528415----T: 18588780 	 St: c0882000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F: 18588780----T: 18591385 	 St: c1080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18591385----T: 18593990 	 St: c1081000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18593990----T: 18654355 	 St: c1082000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F: 18769878----T: 18772678 	 St: c0900000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 18772678----T: 18893296 	 St: c0902000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 18773067----T: 19015147 	 St: c0e00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 18893296----T: 18895901 	 St: c1100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 18895901----T: 19016990 	 St: c1101000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 19022509----T: 19025309 	 St: c0a00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 19025309----T: 19033089 	 St: c0a02000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 19033089----T: 19035694 	 St: c0a10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19035694----T: 19043934 	 St: c0a11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 19043934----T: 19046539 	 St: c0a20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19046539----T: 19062234 	 St: c0a21000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 19062234----T: 19064839 	 St: c1200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19064839----T: 19067444 	 St: c1201000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19067444----T: 19075224 	 St: c1202000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 19075224----T: 19077829 	 St: c1210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19077829----T: 19086069 	 St: c1211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 19086069----T: 19088674 	 St: c1220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19088674----T: 19104369 	 St: c1221000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 19105478----T: 19108083 	 St: c0a40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19108083----T: 19138806 	 St: c0a41000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 19138806----T: 19141411 	 St: c1240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19141411----T: 19172134 	 St: c1241000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 19173103----T: 19175903 	 St: c0a80000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 19173103----T: 19415183 	 St: c0800000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 19175903----T: 19236268 	 St: c0a82000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F: 19236268----T: 19238873 	 St: c1280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19238873----T: 19241478 	 St: c1281000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 19241478----T: 19301843 	 St: c1282000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F: 19417341----T: 19420141 	 St: c0b00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 19420141----T: 19540759 	 St: c0b02000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 19420530----T: 19662610 	 St: c1000000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 19540759----T: 19543559 	 St: c1300000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 19543559----T: 19664177 	 St: c1302000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 19893843----T: 19944716 	 	 	 Kl: 29 	 Sm: 0 	 T: kernel_launch(34.350437)
F: 20166866----T: 22138386 	 	 	 Kl: 30 	 Sm: 0 	 T: kernel_launch(1331.208618)
F: 20183884----T: 20186684 	 St: c0600000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 20186684----T: 20194464 	 St: c0602000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 20194464----T: 20197069 	 St: c0610000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20197069----T: 20205309 	 St: c0611000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 20205309----T: 20208109 	 St: c0e00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 20208109----T: 20215889 	 St: c0e02000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 20215889----T: 20218494 	 St: c0e10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20218494----T: 20226734 	 St: c0e11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 20227572----T: 20230372 	 St: c0620000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 20230372----T: 20245598 	 St: c0622000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 20245598----T: 20248203 	 St: c0640000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20248203----T: 20278926 	 St: c0641000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 20278926----T: 20281726 	 St: c0e20000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 20281726----T: 20296952 	 St: c0e22000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 20296952----T: 20299557 	 St: c0e40000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20299557----T: 20330280 	 St: c0e41000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 20332054----T: 20335140 	 St: c0680000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 20332054----T: 20574134 	 St: c0a00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 20335140----T: 20395035 	 St: c0683000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F: 20395035----T: 20397640 	 St: c0e80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20397640----T: 20400245 	 St: c0e81000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20400245----T: 20402850 	 St: c0e82000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20402850----T: 20462745 	 St: c0e83000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(40.442268)
F: 20577339----T: 20580425 	 St: c0700000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 20580425----T: 20700573 	 St: c0703000 Sz: 1036288 	 Sm: 0 	 T: memcpy_h2d(81.126266)
F: 20580814----T: 20822894 	 St: c1200000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 20700573----T: 20703373 	 St: c0f00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 20703373----T: 20705978 	 St: c0f02000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20705978----T: 20826126 	 St: c0f03000 Sz: 1036288 	 Sm: 0 	 T: memcpy_h2d(81.126266)
F: 20833965----T: 20836570 	 St: c0800000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20836570----T: 20844810 	 St: c0801000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 20844810----T: 20847415 	 St: c0810000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20847415----T: 20855655 	 St: c0811000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 20855655----T: 20858260 	 St: c1000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20858260----T: 20866500 	 St: c1001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 20866500----T: 20869105 	 St: c1010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20869105----T: 20877345 	 St: c1011000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 20878186----T: 20880986 	 St: c0820000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 20880986----T: 20896212 	 St: c0822000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 20896212----T: 20898817 	 St: c0840000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20898817----T: 20901422 	 St: c0841000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20901422----T: 20931675 	 St: c0842000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 20931675----T: 20934280 	 St: c1020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20934280----T: 20949975 	 St: c1021000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 20949975----T: 20952580 	 St: c1040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20952580----T: 20983303 	 St: c1041000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F: 20985019----T: 20987624 	 St: c0880000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 20985019----T: 21227099 	 St: c0600000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 20987624----T: 21048460 	 St: c0881000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 21048460----T: 21051065 	 St: c1080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21051065----T: 21111901 	 St: c1081000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 21230057----T: 21232662 	 St: c0900000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21232662----T: 21353751 	 St: c0901000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 21233050----T: 21475130 	 St: c0e00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 21353751----T: 21356356 	 St: c1100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21356356----T: 21477445 	 St: c1101000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 21485410----T: 21488015 	 St: c0a00000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21488015----T: 21496255 	 St: c0a01000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 21496255----T: 21498860 	 St: c0a10000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21498860----T: 21507100 	 St: c0a11000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 21507100----T: 21509705 	 St: c1200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21509705----T: 21517945 	 St: c1201000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 21517945----T: 21520550 	 St: c1210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21520550----T: 21528790 	 St: c1211000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 21529638----T: 21532243 	 St: c0a20000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21532243----T: 21547938 	 St: c0a21000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 21547938----T: 21550738 	 St: c0a40000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 21550738----T: 21580991 	 St: c0a42000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 21580991----T: 21583596 	 St: c1220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21583596----T: 21599291 	 St: c1221000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F: 21599291----T: 21601896 	 St: c1240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21601896----T: 21604501 	 St: c1241000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21604501----T: 21634754 	 St: c1242000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F: 21636447----T: 21639052 	 St: c0a80000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21636447----T: 21878527 	 St: c0400000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 21639052----T: 21699888 	 St: c0a81000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 21699888----T: 21702493 	 St: c1280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 21702493----T: 21763329 	 St: c1281000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F: 21881629----T: 21884429 	 St: c0b00000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 21884429----T: 22005047 	 St: c0b02000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 21884817----T: 22126897 	 St: c0c00000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 22005047----T: 22007847 	 St: c1300000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 22007847----T: 22128465 	 St: c1302000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F: 22360536----T: 22415523 	 	 	 Kl: 31 	 Sm: 0 	 T: kernel_launch(37.128292)
F: 22415523----T: 22537083 	 St: 80000000 Sz: 1048576 	 Sm: 0 	 T: memcpy_d2h(82.079674)
F: 22537084----T: 22539689 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 22537084----T: 22545324 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 22547929----T: 22550534 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 22547929----T: 22556169 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 22558774----T: 22561379 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 22558774----T: 22574469 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 22577074----T: 22579679 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 22577074----T: 22607797 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 22610402----T: 22613007 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 22610402----T: 22671238 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 22673843----T: 22676448 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 22673843----T: 22794932 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 22797537----T: 22800142 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 22797537----T: 22805777 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 22808382----T: 22810987 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 22808382----T: 22816622 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 22819227----T: 22821832 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 22819227----T: 22834922 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 22837527----T: 22840132 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 22837527----T: 22868250 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 22870855----T: 22873460 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 22870855----T: 22931691 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 22934296----T: 22936901 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 22934296----T: 23055385 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 23057990----T: 23060595 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 23057990----T: 23066230 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 23068835----T: 23071440 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 23068835----T: 23077075 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 23079680----T: 23082285 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 23079680----T: 23095375 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 23097980----T: 23100585 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 23097980----T: 23128703 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 23131308----T: 23133913 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 23131308----T: 23192144 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 23194749----T: 23197354 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 23194749----T: 23315838 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F: 23318443----T: 23321048 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 23318443----T: 23326683 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 23329288----T: 23331893 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 23329288----T: 23337528 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 23340133----T: 23342738 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 23340133----T: 23355828 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 23358433----T: 23361038 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 23358433----T: 23389156 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 23391761----T: 23394366 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 23391761----T: 23452597 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F: 23455202----T: 23457807 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 23455202----T: 23576291 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 15164190(cycle), 10239.156250(us)
Tot_kernel_exec_time_and_fault_time: 38090070(cycle), 25719.158203(us)
Tot_memcpy_h2d_time: 11141755(cycle), 7523.129883(us)
Tot_memcpy_d2h_time: 486240(cycle), 328.318695(us)
Tot_memcpy_time: 11627995(cycle), 7851.448242(us)
Tot_devicesync_time: 1041812(cycle), 703.451721(us)
Tot_writeback_time: 7746560(cycle), 5230.627930(us)
Tot_dma_time: 415400(cycle), 280.486145(us)
Tot_memcpy_d2h_sync_wb_time: 9274612(cycle), 6262.398438(us)
GPGPU-Sim: *** exit detected ***
