\hypertarget{structADC__ChannelConfTypeDef}{}\doxysection{A\+D\+C\+\_\+\+Channel\+Conf\+Type\+Def结构体 参考}
\label{structADC__ChannelConfTypeDef}\index{ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}}


Structure definition of A\+DC channel for regular group ~\newline
  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+adc.\+h$>$}

\doxysubsection*{成员变量}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{structADC__ChannelConfTypeDef_ae82bf9242a014164f9f6907f29782c44}{Channel}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structADC__ChannelConfTypeDef_ab926cc2abe3d17aeaf637d499aef6b1b}{Rank}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structADC__ChannelConfTypeDef_a72e649848c8a14f0adcba783cfb3b2cd}{Sampling\+Time}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structADC__ChannelConfTypeDef_a674f76759cbcc4b3efb7f8db8aed67bb}{Offset}}
\end{DoxyCompactItemize}


\doxysubsection{详细描述}
Structure definition of A\+DC channel for regular group ~\newline
 

\begin{DoxyNote}{注解}
The setting of these parameters with function \mbox{\hyperlink{group__ADC__Exported__Functions__Group3_gac6f70c4927204d6f50ab44c8e4800106}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Config\+Channel()}} is conditioned to A\+DC state. A\+DC can be either disabled or enabled without conversion on going on regular group. 
\end{DoxyNote}


在文件 stm32f4xx\+\_\+hal\+\_\+adc.\+h 第 115 行定义.



\doxysubsection{结构体成员变量说明}
\mbox{\Hypertarget{structADC__ChannelConfTypeDef_ae82bf9242a014164f9f6907f29782c44}\label{structADC__ChannelConfTypeDef_ae82bf9242a014164f9f6907f29782c44}} 
\index{ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}!Channel@{Channel}}
\index{Channel@{Channel}!ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}}
\doxysubsubsection{\texorpdfstring{Channel}{Channel}}
{\footnotesize\ttfamily uint32\+\_\+t Channel}

Specifies the channel to configure into A\+DC regular group. This parameter can be a value of \mbox{\hyperlink{group__ADC__channels}{A\+DC Common Channels}} 

在文件 stm32f4xx\+\_\+hal\+\_\+adc.\+h 第 117 行定义.

\mbox{\Hypertarget{structADC__ChannelConfTypeDef_a674f76759cbcc4b3efb7f8db8aed67bb}\label{structADC__ChannelConfTypeDef_a674f76759cbcc4b3efb7f8db8aed67bb}} 
\index{ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}!Offset@{Offset}}
\index{Offset@{Offset}!ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}}
\doxysubsubsection{\texorpdfstring{Offset}{Offset}}
{\footnotesize\ttfamily uint32\+\_\+t Offset}

Reserved for future use, can be set to 0 

在文件 stm32f4xx\+\_\+hal\+\_\+adc.\+h 第 130 行定义.

\mbox{\Hypertarget{structADC__ChannelConfTypeDef_ab926cc2abe3d17aeaf637d499aef6b1b}\label{structADC__ChannelConfTypeDef_ab926cc2abe3d17aeaf637d499aef6b1b}} 
\index{ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}!Rank@{Rank}}
\index{Rank@{Rank}!ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}}
\doxysubsubsection{\texorpdfstring{Rank}{Rank}}
{\footnotesize\ttfamily uint32\+\_\+t Rank}

Specifies the rank in the regular group sequencer. This parameter must be a number between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 16 

在文件 stm32f4xx\+\_\+hal\+\_\+adc.\+h 第 119 行定义.

\mbox{\Hypertarget{structADC__ChannelConfTypeDef_a72e649848c8a14f0adcba783cfb3b2cd}\label{structADC__ChannelConfTypeDef_a72e649848c8a14f0adcba783cfb3b2cd}} 
\index{ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}!SamplingTime@{SamplingTime}}
\index{SamplingTime@{SamplingTime}!ADC\_ChannelConfTypeDef@{ADC\_ChannelConfTypeDef}}
\doxysubsubsection{\texorpdfstring{SamplingTime}{SamplingTime}}
{\footnotesize\ttfamily uint32\+\_\+t Sampling\+Time}

Sampling time value to be set for the selected channel. Unit\+: A\+DC clock cycles Conversion time is the addition of sampling time and processing time (12 A\+DC clock cycles at A\+DC resolution 12 bits, 11 cycles at 10 bits, 9 cycles at 8 bits, 7 cycles at 6 bits). This parameter can be a value of \mbox{\hyperlink{group__ADC__sampling__times}{A\+DC Sampling Times}} Caution\+: This parameter updates the parameter property of the channel, that can be used into regular and/or injected groups. If this same channel has been previously configured in the other group (regular/injected), it will be updated to last setting. Note\+: In case of usage of internal measurement channels (Vref\+Int/\+Vbat/\+Temp\+Sensor), sampling time constraints must be respected (sampling time can be adjusted in function of A\+DC clock frequency and sampling time setting) Refer to device datasheet for timings values, parameters T\+S\+\_\+vrefint, T\+S\+\_\+temp (values rough order\+: 4us min). 

在文件 stm32f4xx\+\_\+hal\+\_\+adc.\+h 第 121 行定义.



该结构体的文档由以下文件生成\+:\begin{DoxyCompactItemize}
\item 
inc/\mbox{\hyperlink{stm32f4xx__hal__adc_8h}{stm32f4xx\+\_\+hal\+\_\+adc.\+h}}\end{DoxyCompactItemize}
