Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jun  4 22:49:15 2019
| Host         : LAPTOP-HFO0LBIT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file final_control_sets_placed.rpt
| Design       : final
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    57 |
| Unused register locations in slices containing registers |   234 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            6 |
|      2 |            2 |
|      4 |            3 |
|      5 |            1 |
|      8 |            2 |
|      9 |            1 |
|     10 |           16 |
|     11 |            1 |
|     13 |            2 |
|     15 |            1 |
|    16+ |           22 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             147 |           74 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             395 |          129 |
| Yes          | No                    | No                     |             408 |          194 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             128 |           59 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------+---------------------+------------------+----------------+
|     Clock Signal     |   Enable Signal   |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------------+-------------------+---------------------+------------------+----------------+
|  B_reg[3]_i_2_n_0    |                   | B_reg[1]_i_2_n_0    |                1 |              1 |
|  B_reg[3]_i_2_n_0    |                   | B_reg[2]_i_2_n_0    |                1 |              1 |
|  led_reg[6]_i_2_n_0  |                   | led_reg[6]_i_3_n_0  |                1 |              1 |
|  clk_50M             |                   |                     |                1 |              1 |
|  clk_25M_BUFG        | vs_i_2_n_0        | vs_i_1_n_0          |                1 |              1 |
|  clk_25M_BUFG        | hs_i_2_n_0        | hs_i_1_n_0          |                1 |              1 |
|  B_reg[3]_i_2_n_0    |                   | B_reg[3]_i_3_n_0    |                1 |              2 |
|  led_reg[0]_i_2_n_0  |                   | led_reg[3]_i_2_n_0  |                1 |              2 |
|  bi_reg[3]_i_2_n_0   |                   |                     |                1 |              4 |
|  led_reg[0]_i_2_n_0  |                   | led_reg[0]_i_3_n_0  |                1 |              4 |
|  p_0_in_BUFG         |                   |                     |                3 |              4 |
|  tt_reg[7]_i_3_n_0   |                   | t[4]_i_1_n_0        |                1 |              5 |
|  R_reg[3]_i_2_n_0    |                   | R_reg[3]_i_3_n_0    |                4 |              8 |
|  tt_reg[7]_i_3_n_0   |                   | tt[7]_i_1_n_0       |                3 |              8 |
|  istop_reg_i_2_n_0   | ttt[8]_i_2_n_0    | ttt                 |                4 |              9 |
|  q_reg__0[14]        |                   | ran[9]_i_1_n_0      |                2 |             10 |
|  tt_reg[7]_i_3_n_0   | p_0_in12_in       | sv2                 |                4 |             10 |
|  tt_reg[7]_i_3_n_0   | p_0_in6_in        | sv4                 |                5 |             10 |
|  tt_reg[7]_i_3_n_0   | sh1               |                     |                5 |             10 |
|  tt_reg[7]_i_3_n_0   | sh4               |                     |                3 |             10 |
|  tt_reg[7]_i_3_n_0   | sh2               |                     |                4 |             10 |
|  tt_reg[7]_i_3_n_0   | sh3               |                     |                4 |             10 |
|  tt_reg[7]_i_3_n_0   | sh5               |                     |                5 |             10 |
|  tt_reg[7]_i_3_n_0   | sv6[9]_i_2_n_0    | sv6                 |                7 |             10 |
|  tt_reg[7]_i_3_n_0   | sv5[9]_i_2_n_0    | sv5                 |                4 |             10 |
|  tt_reg[7]_i_3_n_0   | sv1[9]_i_2_n_0    | sv1                 |                4 |             10 |
|  tt_reg[7]_i_3_n_0   | sh6               |                     |                3 |             10 |
|  tt_reg[7]_i_3_n_0   |                   | infv                |                5 |             10 |
|  tt_reg[7]_i_3_n_0   | p_0_in9_in        | sv3                 |                5 |             10 |
|  tt_reg[7]_i_3_n_0   | ien               |                     |                4 |             10 |
|  tt_reg[7]_i_3_n_0   | p_1_in40_in       | v4                  |                4 |             10 |
|  tt_reg[7]_i_3_n_0   |                   | en[3]_i_1_n_0       |                5 |             11 |
|  istop_reg_i_2_n_0   |                   |                     |                9 |             13 |
|  tt_reg[7]_i_3_n_0   |                   | en[2]_i_1_n_0       |                7 |             13 |
|  tt_reg[7]_i_3_n_0   | p_1_in30_in       | v1                  |                8 |             15 |
|  clk_25M_BUFG        |                   |                     |                9 |             16 |
|  istop_reg_i_2_n_0   | cd[0]_i_2_n_0     | cd                  |                4 |             16 |
|  tt_reg[7]_i_3_n_0   | v5[9]_i_2_n_0     | v5                  |                8 |             16 |
|  q_reg[12]           |                   |                     |                7 |             19 |
|  q_reg_n_0_[17]      | h[9]_i_1_n_0      |                     |               10 |             21 |
|  clk_IBUF_BUFG       |                   |                     |                7 |             25 |
|  clk_25M_BUFG        | Vcnt[9]_i_1_n_0   |                     |               16 |             27 |
|  j_reg[0][0]_i_3_n_0 |                   | clear               |                8 |             32 |
|  j_reg[0][0]_i_3_n_0 |                   | clear__0            |                8 |             32 |
|  j_reg[0][0]_i_3_n_0 |                   | j_reg[2][0]_i_1_n_0 |                8 |             32 |
|  j_reg[0][0]_i_3_n_0 |                   | j_reg[3][0]_i_1_n_0 |                8 |             32 |
|  j_reg[0][0]_i_3_n_0 |                   | j_reg[4][0]_i_1_n_0 |                8 |             32 |
|  j_reg[0][0]_i_3_n_0 |                   | j_reg[5][0]_i_1_n_0 |                8 |             32 |
|  j_reg[0][0]_i_3_n_0 |                   | j_reg[7][0]_i_1_n_0 |                8 |             32 |
|  j_reg[0][0]_i_3_n_0 |                   | j_reg[6][0]_i_1_n_0 |                8 |             32 |
|  p_0_in_BUFG         | ceight[3]_i_1_n_0 |                     |               28 |             54 |
|  p_0_in_BUFG         | beight[3]_i_1_n_0 |                     |               29 |             58 |
|  p_0_in_BUFG         | aeight[3]_i_1_n_0 |                     |               31 |             58 |
|  p_0_in_BUFG         | bill              |                     |               28 |             58 |
|  p_0_in_BUFG         | deight[3]_i_1_n_0 |                     |               24 |             62 |
|  p_0_in_BUFG         |                   | score               |               32 |             63 |
|  tt_reg[7]_i_3_n_0   |                   |                     |               37 |             65 |
+----------------------+-------------------+---------------------+------------------+----------------+


