
Exemplo-Bot-ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006b94  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00406b94  00406b94  00016b94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b8  20000000  00406b9c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000004d0  200009b8  00407554  000209b8  2**2
                  ALLOC
  4 .stack        00003000  20000e88  00407a24  000209b8  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000209b8  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209e2  2**0
                  CONTENTS, READONLY
  7 .debug_info   00013995  00000000  00000000  00020a3b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002790  00000000  00000000  000343d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00005b5e  00000000  00000000  00036b60  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000009b0  00000000  00000000  0003c6be  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000a08  00000000  00000000  0003d06e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00015482  00000000  00000000  0003da76  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000afc0  00000000  00000000  00052ef8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0005c8e1  00000000  00000000  0005deb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000021a4  00000000  00000000  000ba79c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	88 3e 00 20 41 12 40 00 3d 12 40 00 3d 12 40 00     .>. A.@.=.@.=.@.
  400010:	3d 12 40 00 3d 12 40 00 3d 12 40 00 00 00 00 00     =.@.=.@.=.@.....
	...
  40002c:	3d 12 40 00 3d 12 40 00 00 00 00 00 3d 12 40 00     =.@.=.@.....=.@.
  40003c:	3d 12 40 00 3d 12 40 00 3d 12 40 00 3d 12 40 00     =.@.=.@.=.@.=.@.
  40004c:	3d 12 40 00 3d 12 40 00 3d 12 40 00 3d 12 40 00     =.@.=.@.=.@.=.@.
  40005c:	3d 12 40 00 3d 12 40 00 3d 12 40 00 00 00 00 00     =.@.=.@.=.@.....
  40006c:	1d 10 40 00 31 10 40 00 45 10 40 00 3d 12 40 00     ..@.1.@.E.@.=.@.
  40007c:	3d 12 40 00 00 00 00 00 00 00 00 00 3d 12 40 00     =.@.........=.@.
  40008c:	3d 12 40 00 3d 12 40 00 3d 12 40 00 3d 12 40 00     =.@.=.@.=.@.=.@.
  40009c:	21 15 40 00 3d 12 40 00 3d 12 40 00 3d 12 40 00     !.@.=.@.=.@.=.@.
  4000ac:	3d 12 40 00 3d 12 40 00 45 15 40 00 3d 12 40 00     =.@.=.@.E.@.=.@.
  4000bc:	3d 12 40 00 3d 12 40 00 3d 12 40 00 3d 12 40 00     =.@.=.@.=.@.=.@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200009b8 	.word	0x200009b8
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00406b9c 	.word	0x00406b9c

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	00406b9c 	.word	0x00406b9c
  40012c:	200009bc 	.word	0x200009bc
  400130:	00406b9c 	.word	0x00406b9c
  400134:	00000000 	.word	0x00000000

00400138 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400138:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40013a:	480e      	ldr	r0, [pc, #56]	; (400174 <sysclk_init+0x3c>)
  40013c:	4b0e      	ldr	r3, [pc, #56]	; (400178 <sysclk_init+0x40>)
  40013e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400140:	213e      	movs	r1, #62	; 0x3e
  400142:	2000      	movs	r0, #0
  400144:	4b0d      	ldr	r3, [pc, #52]	; (40017c <sysclk_init+0x44>)
  400146:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400148:	4c0d      	ldr	r4, [pc, #52]	; (400180 <sysclk_init+0x48>)
  40014a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40014c:	2800      	cmp	r0, #0
  40014e:	d0fc      	beq.n	40014a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400150:	4b0c      	ldr	r3, [pc, #48]	; (400184 <sysclk_init+0x4c>)
  400152:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400154:	4a0c      	ldr	r2, [pc, #48]	; (400188 <sysclk_init+0x50>)
  400156:	4b0d      	ldr	r3, [pc, #52]	; (40018c <sysclk_init+0x54>)
  400158:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40015a:	4c0d      	ldr	r4, [pc, #52]	; (400190 <sysclk_init+0x58>)
  40015c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40015e:	2800      	cmp	r0, #0
  400160:	d0fc      	beq.n	40015c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400162:	2010      	movs	r0, #16
  400164:	4b0b      	ldr	r3, [pc, #44]	; (400194 <sysclk_init+0x5c>)
  400166:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400168:	4b0b      	ldr	r3, [pc, #44]	; (400198 <sysclk_init+0x60>)
  40016a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40016c:	4801      	ldr	r0, [pc, #4]	; (400174 <sysclk_init+0x3c>)
  40016e:	4b02      	ldr	r3, [pc, #8]	; (400178 <sysclk_init+0x40>)
  400170:	4798      	blx	r3
  400172:	bd10      	pop	{r4, pc}
  400174:	07270e00 	.word	0x07270e00
  400178:	004013fd 	.word	0x004013fd
  40017c:	004010bd 	.word	0x004010bd
  400180:	00401111 	.word	0x00401111
  400184:	00401121 	.word	0x00401121
  400188:	20133f01 	.word	0x20133f01
  40018c:	400e0400 	.word	0x400e0400
  400190:	00401131 	.word	0x00401131
  400194:	00401059 	.word	0x00401059
  400198:	004012ed 	.word	0x004012ed

0040019c <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  40019c:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40019e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4001a2:	4b46      	ldr	r3, [pc, #280]	; (4002bc <board_init+0x120>)
  4001a4:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4001a6:	200b      	movs	r0, #11
  4001a8:	4c45      	ldr	r4, [pc, #276]	; (4002c0 <board_init+0x124>)
  4001aa:	47a0      	blx	r4
  4001ac:	200c      	movs	r0, #12
  4001ae:	47a0      	blx	r4
  4001b0:	200d      	movs	r0, #13
  4001b2:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  4001b4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4001b8:	2013      	movs	r0, #19
  4001ba:	4c42      	ldr	r4, [pc, #264]	; (4002c4 <board_init+0x128>)
  4001bc:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  4001be:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4001c2:	2014      	movs	r0, #20
  4001c4:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  4001c6:	4940      	ldr	r1, [pc, #256]	; (4002c8 <board_init+0x12c>)
  4001c8:	2023      	movs	r0, #35	; 0x23
  4001ca:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  4001cc:	493f      	ldr	r1, [pc, #252]	; (4002cc <board_init+0x130>)
  4001ce:	204c      	movs	r0, #76	; 0x4c
  4001d0:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  4001d2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  4001d6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  4001da:	483d      	ldr	r0, [pc, #244]	; (4002d0 <board_init+0x134>)
  4001dc:	4b3d      	ldr	r3, [pc, #244]	; (4002d4 <board_init+0x138>)
  4001de:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  4001e0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4001e4:	2000      	movs	r0, #0
  4001e6:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  4001e8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4001ec:	2008      	movs	r0, #8
  4001ee:	47a0      	blx	r4

	/* PWMH0 configuration */
	gpio_configure_pin(PIN_PWMC_PWMH0_TRIG, PIN_PWMC_PWMH0_TRIG_FLAG);
  4001f0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4001f4:	2052      	movs	r0, #82	; 0x52
  4001f6:	47a0      	blx	r4
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#ifdef CONF_BOARD_SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  4001f8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4001fc:	200c      	movs	r0, #12
  4001fe:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400200:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400204:	200d      	movs	r0, #13
  400206:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400208:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40020c:	200e      	movs	r0, #14
  40020e:	47a0      	blx	r4
	 * Hence a different PIN should be selected using the CONF_BOARD_SPI_NPCS_GPIO and
	 * CONF_BOARD_SPI_NPCS_FLAGS macros.
	 */

#  ifdef CONF_BOARD_SPI_NPCS0
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400210:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400214:	200b      	movs	r0, #11
  400216:	47a0      	blx	r4
#  endif
#endif /* CONF_BOARD_SPI */

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART1_RXD_IDX, PIN_USART1_RXD_FLAGS);
  400218:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40021c:	2015      	movs	r0, #21
  40021e:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART1_TXD_IDX, PIN_USART1_TXD_FLAGS);
  400220:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400224:	2016      	movs	r0, #22
  400226:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART1_SCK_IDX, PIN_USART1_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_ADM3312_EN
	/* Configure ADM33312 enable pin */
	gpio_configure_pin(PIN_USART1_EN_IDX, PIN_USART1_EN_FLAGS);
  400228:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  40022c:	2017      	movs	r0, #23
  40022e:	47a0      	blx	r4
	gpio_set_pin_low(PIN_USART1_EN_IDX);
  400230:	2017      	movs	r0, #23
  400232:	4b29      	ldr	r3, [pc, #164]	; (4002d8 <board_init+0x13c>)
  400234:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  400236:	4d29      	ldr	r5, [pc, #164]	; (4002dc <board_init+0x140>)
  400238:	4629      	mov	r1, r5
  40023a:	2040      	movs	r0, #64	; 0x40
  40023c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  40023e:	4629      	mov	r1, r5
  400240:	2041      	movs	r0, #65	; 0x41
  400242:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  400244:	4629      	mov	r1, r5
  400246:	2042      	movs	r0, #66	; 0x42
  400248:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  40024a:	4629      	mov	r1, r5
  40024c:	2043      	movs	r0, #67	; 0x43
  40024e:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  400250:	4629      	mov	r1, r5
  400252:	2044      	movs	r0, #68	; 0x44
  400254:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  400256:	4629      	mov	r1, r5
  400258:	2045      	movs	r0, #69	; 0x45
  40025a:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  40025c:	4629      	mov	r1, r5
  40025e:	2046      	movs	r0, #70	; 0x46
  400260:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  400262:	4629      	mov	r1, r5
  400264:	2047      	movs	r0, #71	; 0x47
  400266:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  400268:	4629      	mov	r1, r5
  40026a:	204b      	movs	r0, #75	; 0x4b
  40026c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  40026e:	4629      	mov	r1, r5
  400270:	2048      	movs	r0, #72	; 0x48
  400272:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  400274:	4629      	mov	r1, r5
  400276:	204f      	movs	r0, #79	; 0x4f
  400278:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  40027a:	4629      	mov	r1, r5
  40027c:	2053      	movs	r0, #83	; 0x53
  40027e:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  400280:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400284:	204d      	movs	r0, #77	; 0x4d
  400286:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_ADS7843
	/* Configure Touchscreen SPI pins */
	gpio_configure_pin(BOARD_ADS7843_IRQ_GPIO,BOARD_ADS7843_IRQ_FLAGS);
  400288:	f105 5500 	add.w	r5, r5, #536870912	; 0x20000000
  40028c:	4629      	mov	r1, r5
  40028e:	2010      	movs	r0, #16
  400290:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ADS7843_BUSY_GPIO, BOARD_ADS7843_BUSY_FLAGS);
  400292:	4629      	mov	r1, r5
  400294:	2011      	movs	r0, #17
  400296:	47a0      	blx	r4
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400298:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40029c:	200c      	movs	r0, #12
  40029e:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  4002a0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4002a4:	200d      	movs	r0, #13
  4002a6:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  4002a8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4002ac:	200e      	movs	r0, #14
  4002ae:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  4002b0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4002b4:	200b      	movs	r0, #11
  4002b6:	47a0      	blx	r4
  4002b8:	bd38      	pop	{r3, r4, r5, pc}
  4002ba:	bf00      	nop
  4002bc:	400e1450 	.word	0x400e1450
  4002c0:	00401141 	.word	0x00401141
  4002c4:	00400d4d 	.word	0x00400d4d
  4002c8:	28000079 	.word	0x28000079
  4002cc:	28000059 	.word	0x28000059
  4002d0:	400e0e00 	.word	0x400e0e00
  4002d4:	00400e6d 	.word	0x00400e6d
  4002d8:	00400d33 	.word	0x00400d33
  4002dc:	08000001 	.word	0x08000001

004002e0 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  4002e0:	b4f0      	push	{r4, r5, r6, r7}
  4002e2:	b082      	sub	sp, #8
	volatile uint32_t ul_delay;
	uint32_t i;

#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  4002e4:	f1c0 0011 	rsb	r0, r0, #17
#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  4002e8:	2810      	cmp	r0, #16
  4002ea:	bf28      	it	cs
  4002ec:	2010      	movcs	r0, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  4002ee:	2800      	cmp	r0, #0
  4002f0:	bf08      	it	eq
  4002f2:	2001      	moveq	r0, #1
{
  4002f4:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4002f6:	4d10      	ldr	r5, [pc, #64]	; (400338 <aat31xx_set_backlight+0x58>)
  4002f8:	f44f 5600 	mov.w	r6, #8192	; 0x2000
  4002fc:	4637      	mov	r7, r6

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  4002fe:	2418      	movs	r4, #24
  400300:	636f      	str	r7, [r5, #52]	; 0x34
  400302:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  400304:	9b01      	ldr	r3, [sp, #4]
  400306:	1e5a      	subs	r2, r3, #1
  400308:	9201      	str	r2, [sp, #4]
  40030a:	2b00      	cmp	r3, #0
  40030c:	d1fa      	bne.n	400304 <aat31xx_set_backlight+0x24>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40030e:	632e      	str	r6, [r5, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  400310:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  400312:	9b01      	ldr	r3, [sp, #4]
  400314:	1e5a      	subs	r2, r3, #1
  400316:	9201      	str	r2, [sp, #4]
  400318:	2b00      	cmp	r3, #0
  40031a:	d1fa      	bne.n	400312 <aat31xx_set_backlight+0x32>
	for (i = 0; i < ul_level; i++) {
  40031c:	3101      	adds	r1, #1
  40031e:	4281      	cmp	r1, r0
  400320:	d3ee      	bcc.n	400300 <aat31xx_set_backlight+0x20>
		}
	}

	ul_delay = DELAY_ENABLE;
  400322:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  400326:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  400328:	9b01      	ldr	r3, [sp, #4]
  40032a:	1e5a      	subs	r2, r3, #1
  40032c:	9201      	str	r2, [sp, #4]
  40032e:	2b00      	cmp	r3, #0
  400330:	d1fa      	bne.n	400328 <aat31xx_set_backlight+0x48>
	}
}
  400332:	b002      	add	sp, #8
  400334:	bcf0      	pop	{r4, r5, r6, r7}
  400336:	4770      	bx	lr
  400338:	400e1200 	.word	0x400e1200

0040033c <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  40033c:	b082      	sub	sp, #8
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40033e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400342:	4b06      	ldr	r3, [pc, #24]	; (40035c <aat31xx_disable_backlight+0x20>)
  400344:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  400346:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  40034a:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  40034c:	9b01      	ldr	r3, [sp, #4]
  40034e:	1e5a      	subs	r2, r3, #1
  400350:	9201      	str	r2, [sp, #4]
  400352:	2b00      	cmp	r3, #0
  400354:	d1fa      	bne.n	40034c <aat31xx_disable_backlight+0x10>
	}
}
  400356:	b002      	add	sp, #8
  400358:	4770      	bx	lr
  40035a:	bf00      	nop
  40035c:	400e1200 	.word	0x400e1200

00400360 <smc_set_setup_timing>:
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  400360:	0109      	lsls	r1, r1, #4
  400362:	5042      	str	r2, [r0, r1]
  400364:	4770      	bx	lr

00400366 <smc_set_pulse_timing>:
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  400366:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  40036a:	604a      	str	r2, [r1, #4]
  40036c:	4770      	bx	lr

0040036e <smc_set_cycle_timing>:
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  40036e:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400372:	608a      	str	r2, [r1, #8]
  400374:	4770      	bx	lr

00400376 <smc_set_mode>:
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  400376:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  40037a:	60ca      	str	r2, [r1, #12]
  40037c:	4770      	bx	lr
	...

00400380 <ili93xx_write_ram_prepare>:
/**
 * \brief Prepare to write GRAM data for ili93xx.
 */
static void ili93xx_write_ram_prepare(void)
{
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400380:	4b0b      	ldr	r3, [pc, #44]	; (4003b0 <ili93xx_write_ram_prepare+0x30>)
  400382:	781b      	ldrb	r3, [r3, #0]
  400384:	2b01      	cmp	r3, #1
  400386:	d002      	beq.n	40038e <ili93xx_write_ram_prepare+0xe>
		/** Write Data to GRAM (R22h) */
		LCD_IR(0);
		LCD_IR(ILI9325_GRAM_DATA_REG);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400388:	2b02      	cmp	r3, #2
  40038a:	d007      	beq.n	40039c <ili93xx_write_ram_prepare+0x1c>
  40038c:	4770      	bx	lr
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40038e:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400392:	2200      	movs	r2, #0
  400394:	701a      	strb	r2, [r3, #0]
  400396:	2222      	movs	r2, #34	; 0x22
  400398:	701a      	strb	r2, [r3, #0]
  40039a:	4770      	bx	lr
  40039c:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4003a0:	222c      	movs	r2, #44	; 0x2c
  4003a2:	701a      	strb	r2, [r3, #0]
  4003a4:	2200      	movs	r2, #0
  4003a6:	701a      	strb	r2, [r3, #0]
  4003a8:	223c      	movs	r2, #60	; 0x3c
  4003aa:	701a      	strb	r2, [r3, #0]
		/** memory write command (R2Ch)*/
		LCD_IR(ILI9341_CMD_MEMORY_WRITE);
		LCD_IR(0);
		LCD_IR(ILI9341_CMD_WRITE_MEMORY_CONTINUE);
	}
}
  4003ac:	e7ee      	b.n	40038c <ili93xx_write_ram_prepare+0xc>
  4003ae:	bf00      	nop
  4003b0:	200009d4 	.word	0x200009d4

004003b4 <ili93xx_write_ram>:
 *
 * \param ul_color 24-bits RGB color.
 */
static void ili93xx_write_ram(ili93xx_color_t ul_color)
{
	LCD_WD((ul_color >> 16) & 0xFF);
  4003b4:	f3c0 4207 	ubfx	r2, r0, #16, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  4003b8:	4b03      	ldr	r3, [pc, #12]	; (4003c8 <ili93xx_write_ram+0x14>)
  4003ba:	701a      	strb	r2, [r3, #0]
	LCD_WD((ul_color >> 8) & 0xFF);
  4003bc:	f3c0 2207 	ubfx	r2, r0, #8, #8
  4003c0:	701a      	strb	r2, [r3, #0]
	LCD_WD(ul_color & 0xFF);
  4003c2:	b2c0      	uxtb	r0, r0
  4003c4:	7018      	strb	r0, [r3, #0]
  4003c6:	4770      	bx	lr
  4003c8:	61000002 	.word	0x61000002

004003cc <ili93xx_write_ram_buffer>:
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
  4003cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4003d0:	4607      	mov	r7, r0
  4003d2:	4688      	mov	r8, r1
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  4003d4:	f031 0907 	bics.w	r9, r1, #7
  4003d8:	d023      	beq.n	400422 <ili93xx_write_ram_buffer+0x56>
  4003da:	4604      	mov	r4, r0
  4003dc:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  4003de:	4d12      	ldr	r5, [pc, #72]	; (400428 <ili93xx_write_ram_buffer+0x5c>)
  4003e0:	6820      	ldr	r0, [r4, #0]
  4003e2:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 1]);
  4003e4:	6860      	ldr	r0, [r4, #4]
  4003e6:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 2]);
  4003e8:	68a0      	ldr	r0, [r4, #8]
  4003ea:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 3]);
  4003ec:	68e0      	ldr	r0, [r4, #12]
  4003ee:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
  4003f0:	6920      	ldr	r0, [r4, #16]
  4003f2:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
  4003f4:	6960      	ldr	r0, [r4, #20]
  4003f6:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
  4003f8:	69a0      	ldr	r0, [r4, #24]
  4003fa:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
  4003fc:	69e0      	ldr	r0, [r4, #28]
  4003fe:	47a8      	blx	r5
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400400:	3608      	adds	r6, #8
  400402:	3420      	adds	r4, #32
  400404:	454e      	cmp	r6, r9
  400406:	d3eb      	bcc.n	4003e0 <ili93xx_write_ram_buffer+0x14>
	}
	for (; ul_addr < ul_size; ul_addr++) {
  400408:	4546      	cmp	r6, r8
  40040a:	d208      	bcs.n	40041e <ili93xx_write_ram_buffer+0x52>
  40040c:	eb07 0786 	add.w	r7, r7, r6, lsl #2
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  400410:	4d05      	ldr	r5, [pc, #20]	; (400428 <ili93xx_write_ram_buffer+0x5c>)
  400412:	f857 0b04 	ldr.w	r0, [r7], #4
  400416:	47a8      	blx	r5
	for (; ul_addr < ul_size; ul_addr++) {
  400418:	3601      	adds	r6, #1
  40041a:	45b0      	cmp	r8, r6
  40041c:	d1f9      	bne.n	400412 <ili93xx_write_ram_buffer+0x46>
  40041e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400422:	464e      	mov	r6, r9
  400424:	e7f0      	b.n	400408 <ili93xx_write_ram_buffer+0x3c>
  400426:	bf00      	nop
  400428:	004003b5 	.word	0x004003b5

0040042c <ili93xx_write_register_word>:
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40042c:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400430:	2200      	movs	r2, #0
  400432:	701a      	strb	r2, [r3, #0]
  400434:	7018      	strb	r0, [r3, #0]
 */
static void ili93xx_write_register_word(uint8_t uc_reg, uint16_t us_data)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	LCD_WD((us_data >> 8) & 0xFF);
  400436:	0a0a      	lsrs	r2, r1, #8
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  400438:	3302      	adds	r3, #2
  40043a:	701a      	strb	r2, [r3, #0]
	LCD_WD(us_data & 0xFF);
  40043c:	b2c9      	uxtb	r1, r1
  40043e:	7019      	strb	r1, [r3, #0]
  400440:	4770      	bx	lr
	...

00400444 <ili93xx_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  400444:	b410      	push	{r4}
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400446:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  40044a:	2400      	movs	r4, #0
  40044c:	701c      	strb	r4, [r3, #0]
  40044e:	7018      	strb	r0, [r3, #0]
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400450:	b14a      	cbz	r2, 400466 <ili93xx_write_register+0x22>
  400452:	1e4b      	subs	r3, r1, #1
  400454:	1e50      	subs	r0, r2, #1
  400456:	fa51 f180 	uxtab	r1, r1, r0
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  40045a:	4804      	ldr	r0, [pc, #16]	; (40046c <ili93xx_write_register+0x28>)
		LCD_WD(p_data[i]);
  40045c:	f813 2f01 	ldrb.w	r2, [r3, #1]!
  400460:	7002      	strb	r2, [r0, #0]
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400462:	428b      	cmp	r3, r1
  400464:	d1fa      	bne.n	40045c <ili93xx_write_register+0x18>
	}
}
  400466:	bc10      	pop	{r4}
  400468:	4770      	bx	lr
  40046a:	bf00      	nop
  40046c:	61000002 	.word	0x61000002

00400470 <ili93xx_delay>:

/**
 * \brief Delay function.
 */
static void ili93xx_delay(uint32_t ul_ms)
{
  400470:	b082      	sub	sp, #8
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  400472:	2300      	movs	r3, #0
  400474:	9301      	str	r3, [sp, #4]
  400476:	9b01      	ldr	r3, [sp, #4]
  400478:	4298      	cmp	r0, r3
  40047a:	d911      	bls.n	4004a0 <ili93xx_delay+0x30>
		for (i = 0; i < 100000; i++) {
  40047c:	2100      	movs	r1, #0
  40047e:	4a09      	ldr	r2, [pc, #36]	; (4004a4 <ili93xx_delay+0x34>)
  400480:	9101      	str	r1, [sp, #4]
  400482:	9b01      	ldr	r3, [sp, #4]
  400484:	4293      	cmp	r3, r2
  400486:	d805      	bhi.n	400494 <ili93xx_delay+0x24>
  400488:	9b01      	ldr	r3, [sp, #4]
  40048a:	3301      	adds	r3, #1
  40048c:	9301      	str	r3, [sp, #4]
  40048e:	9b01      	ldr	r3, [sp, #4]
  400490:	4293      	cmp	r3, r2
  400492:	d9f9      	bls.n	400488 <ili93xx_delay+0x18>
	for (i = 0; i < ul_ms; i++) {
  400494:	9b01      	ldr	r3, [sp, #4]
  400496:	3301      	adds	r3, #1
  400498:	9301      	str	r3, [sp, #4]
  40049a:	9b01      	ldr	r3, [sp, #4]
  40049c:	4283      	cmp	r3, r0
  40049e:	d3ef      	bcc.n	400480 <ili93xx_delay+0x10>
		}
	}
}
  4004a0:	b002      	add	sp, #8
  4004a2:	4770      	bx	lr
  4004a4:	0001869f 	.word	0x0001869f

004004a8 <ili93xx_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili93xx_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  4004a8:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= g_ul_lcd_x_length) {
  4004aa:	4c15      	ldr	r4, [pc, #84]	; (400500 <ili93xx_check_box_coordinates+0x58>)
  4004ac:	6824      	ldr	r4, [r4, #0]
  4004ae:	6805      	ldr	r5, [r0, #0]
  4004b0:	42a5      	cmp	r5, r4
		*p_ul_x1 = g_ul_lcd_x_length - 1;
  4004b2:	bf24      	itt	cs
  4004b4:	f104 35ff 	addcs.w	r5, r4, #4294967295
  4004b8:	6005      	strcs	r5, [r0, #0]
	}

	if (*p_ul_x2 >= g_ul_lcd_x_length) {
  4004ba:	6815      	ldr	r5, [r2, #0]
  4004bc:	42ac      	cmp	r4, r5
		*p_ul_x2 = g_ul_lcd_x_length - 1;
  4004be:	bf9c      	itt	ls
  4004c0:	f104 34ff 	addls.w	r4, r4, #4294967295
  4004c4:	6014      	strls	r4, [r2, #0]
	}

	if (*p_ul_y1 >= g_ul_lcd_y_length) {
  4004c6:	4c0f      	ldr	r4, [pc, #60]	; (400504 <ili93xx_check_box_coordinates+0x5c>)
  4004c8:	6824      	ldr	r4, [r4, #0]
  4004ca:	680d      	ldr	r5, [r1, #0]
  4004cc:	42a5      	cmp	r5, r4
		*p_ul_y1 = g_ul_lcd_y_length - 1;
  4004ce:	bf24      	itt	cs
  4004d0:	f104 35ff 	addcs.w	r5, r4, #4294967295
  4004d4:	600d      	strcs	r5, [r1, #0]
	}

	if (*p_ul_y2 >= g_ul_lcd_y_length) {
  4004d6:	681d      	ldr	r5, [r3, #0]
  4004d8:	42ac      	cmp	r4, r5
		*p_ul_y2 = g_ul_lcd_y_length - 1;
  4004da:	bf9c      	itt	ls
  4004dc:	f104 34ff 	addls.w	r4, r4, #4294967295
  4004e0:	601c      	strls	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  4004e2:	6804      	ldr	r4, [r0, #0]
  4004e4:	6815      	ldr	r5, [r2, #0]
  4004e6:	42ac      	cmp	r4, r5
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  4004e8:	bf84      	itt	hi
  4004ea:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = dw;
  4004ec:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  4004ee:	680a      	ldr	r2, [r1, #0]
  4004f0:	6818      	ldr	r0, [r3, #0]
  4004f2:	4282      	cmp	r2, r0
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  4004f4:	bf84      	itt	hi
  4004f6:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = dw;
  4004f8:	601a      	strhi	r2, [r3, #0]
	}
}
  4004fa:	bc30      	pop	{r4, r5}
  4004fc:	4770      	bx	lr
  4004fe:	bf00      	nop
  400500:	20000000 	.word	0x20000000
  400504:	20000004 	.word	0x20000004

00400508 <ili93xx_device_type_identify>:
 *        ILI9341 device ID locates in Read ID4 (RD3h) register.
 *
 * \return 0 if secceed in identifying device; otherwise fails.
 */
uint8_t ili93xx_device_type_identify(void)
{
  400508:	b082      	sub	sp, #8
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40050a:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  40050e:	2200      	movs	r2, #0
  400510:	701a      	strb	r2, [r3, #0]
  400512:	22d3      	movs	r2, #211	; 0xd3
  400514:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  400516:	491a      	ldr	r1, [pc, #104]	; (400580 <ili93xx_device_type_identify+0x78>)
  400518:	780b      	ldrb	r3, [r1, #0]
		p_data[i] = LCD_RD();
  40051a:	f88d 3000 	strb.w	r3, [sp]
  40051e:	780b      	ldrb	r3, [r1, #0]
  400520:	f88d 3001 	strb.w	r3, [sp, #1]
  400524:	780b      	ldrb	r3, [r1, #0]
  400526:	b2da      	uxtb	r2, r3
  400528:	f88d 2002 	strb.w	r2, [sp, #2]
  40052c:	780b      	ldrb	r3, [r1, #0]
  40052e:	b2db      	uxtb	r3, r3
  400530:	f88d 3003 	strb.w	r3, [sp, #3]
	uint8_t paratable[6];
	uint16_t chipid;

	/** Read ID4 (RD4h) register to get device code for ILI9341*/
	ili93xx_read_register(ILI9341_CMD_READ_ID4, paratable, 4);
	chipid = ((uint16_t)paratable[2] << 8) + paratable[3];
  400534:	eb03 2302 	add.w	r3, r3, r2, lsl #8

	if (chipid == ILI9341_DEVICE_CODE) {
  400538:	b29b      	uxth	r3, r3
  40053a:	f249 3241 	movw	r2, #37697	; 0x9341
  40053e:	4293      	cmp	r3, r2
  400540:	d014      	beq.n	40056c <ili93xx_device_type_identify+0x64>
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400542:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400546:	2200      	movs	r2, #0
  400548:	701a      	strb	r2, [r3, #0]
  40054a:	701a      	strb	r2, [r3, #0]
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  40054c:	490c      	ldr	r1, [pc, #48]	; (400580 <ili93xx_device_type_identify+0x78>)
  40054e:	780b      	ldrb	r3, [r1, #0]
  400550:	b2da      	uxtb	r2, r3
		p_data[i] = LCD_RD();
  400552:	f88d 2000 	strb.w	r2, [sp]
  400556:	780b      	ldrb	r3, [r1, #0]
		return 0;
	}

	/** Driver Code Read (R00h) for ILI9325*/
	ili93xx_read_register(ILI9325_DEVICE_CODE_REG, paratable, 2);
	chipid = ((uint16_t)paratable[0] << 8) + paratable[1];
  400558:	eb03 2302 	add.w	r3, r3, r2, lsl #8
	if (chipid == ILI9325_DEVICE_CODE) {
  40055c:	b29b      	uxth	r3, r3
  40055e:	f249 3225 	movw	r2, #37669	; 0x9325
  400562:	4293      	cmp	r3, r2
  400564:	d007      	beq.n	400576 <ili93xx_device_type_identify+0x6e>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
		return 0;
	}

	return 1;
  400566:	2001      	movs	r0, #1
}
  400568:	b002      	add	sp, #8
  40056a:	4770      	bx	lr
		g_uc_device_type = DEVICE_TYPE_ILI9341;
  40056c:	2202      	movs	r2, #2
  40056e:	4b05      	ldr	r3, [pc, #20]	; (400584 <ili93xx_device_type_identify+0x7c>)
  400570:	701a      	strb	r2, [r3, #0]
		return 0;
  400572:	2000      	movs	r0, #0
  400574:	e7f8      	b.n	400568 <ili93xx_device_type_identify+0x60>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
  400576:	2201      	movs	r2, #1
  400578:	4b02      	ldr	r3, [pc, #8]	; (400584 <ili93xx_device_type_identify+0x7c>)
  40057a:	701a      	strb	r2, [r3, #0]
		return 0;
  40057c:	2000      	movs	r0, #0
  40057e:	e7f3      	b.n	400568 <ili93xx_device_type_identify+0x60>
  400580:	61000002 	.word	0x61000002
  400584:	200009d4 	.word	0x200009d4

00400588 <ili93xx_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili93xx_display_on(void)
{
  400588:	b508      	push	{r3, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40058a:	4b09      	ldr	r3, [pc, #36]	; (4005b0 <ili93xx_display_on+0x28>)
  40058c:	781b      	ldrb	r3, [r3, #0]
  40058e:	2b01      	cmp	r3, #1
  400590:	d002      	beq.n	400598 <ili93xx_display_on+0x10>
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
				ILI9325_DISP_CTRL1_BASEE |
				ILI9325_DISP_CTRL1_GON |
				ILI9325_DISP_CTRL1_DTE |
				ILI9325_DISP_CTRL1_D(0x03));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400592:	2b02      	cmp	r3, #2
  400594:	d006      	beq.n	4005a4 <ili93xx_display_on+0x1c>
  400596:	bd08      	pop	{r3, pc}
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
  400598:	f240 1133 	movw	r1, #307	; 0x133
  40059c:	2007      	movs	r0, #7
  40059e:	4b05      	ldr	r3, [pc, #20]	; (4005b4 <ili93xx_display_on+0x2c>)
  4005a0:	4798      	blx	r3
  4005a2:	bd08      	pop	{r3, pc}
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, NULL, 0);
  4005a4:	2200      	movs	r2, #0
  4005a6:	4611      	mov	r1, r2
  4005a8:	2029      	movs	r0, #41	; 0x29
  4005aa:	4b03      	ldr	r3, [pc, #12]	; (4005b8 <ili93xx_display_on+0x30>)
  4005ac:	4798      	blx	r3
	}
}
  4005ae:	e7f2      	b.n	400596 <ili93xx_display_on+0xe>
  4005b0:	200009d4 	.word	0x200009d4
  4005b4:	0040042d 	.word	0x0040042d
  4005b8:	00400445 	.word	0x00400445

004005bc <ili93xx_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
  4005bc:	4a04      	ldr	r2, [pc, #16]	; (4005d0 <ili93xx_set_foreground_color+0x14>)
  4005be:	1f13      	subs	r3, r2, #4
  4005c0:	f502 726f 	add.w	r2, r2, #956	; 0x3bc
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = ul_color;
  4005c4:	f843 0f04 	str.w	r0, [r3, #4]!
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  4005c8:	4293      	cmp	r3, r2
  4005ca:	d1fb      	bne.n	4005c4 <ili93xx_set_foreground_color+0x8>
	}
}
  4005cc:	4770      	bx	lr
  4005ce:	bf00      	nop
  4005d0:	200009d8 	.word	0x200009d8

004005d4 <ili93xx_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili93xx_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  4005d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4005d8:	b082      	sub	sp, #8
  4005da:	460c      	mov	r4, r1
  4005dc:	4617      	mov	r7, r2
  4005de:	461e      	mov	r6, r3
	Assert(ul_x <= (g_ul_lcd_x_length - 1));
	Assert(ul_y <= (g_ul_lcd_y_length - 1));
	Assert(ul_width <= (g_ul_lcd_x_length - ul_x));
	Assert(ul_height <= (g_ul_lcd_y_length - ul_y));
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4005e0:	4b23      	ldr	r3, [pc, #140]	; (400670 <ili93xx_set_window+0x9c>)
  4005e2:	781b      	ldrb	r3, [r3, #0]
  4005e4:	2b01      	cmp	r3, #1
  4005e6:	d004      	beq.n	4005f2 <ili93xx_set_window+0x1e>
				(uint16_t)ul_y);

		/** Set Vertical Address End Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
				(uint16_t)(ul_y + ul_height - 1));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4005e8:	2b02      	cmp	r3, #2
  4005ea:	d017      	beq.n	40061c <ili93xx_set_window+0x48>
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
				       paratable, 4);
	}
}
  4005ec:	b002      	add	sp, #8
  4005ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_START,
  4005f2:	b285      	uxth	r5, r0
  4005f4:	4629      	mov	r1, r5
  4005f6:	2050      	movs	r0, #80	; 0x50
  4005f8:	f8df 807c 	ldr.w	r8, [pc, #124]	; 400678 <ili93xx_set_window+0xa4>
  4005fc:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_END,
  4005fe:	1e78      	subs	r0, r7, #1
  400600:	4428      	add	r0, r5
  400602:	b281      	uxth	r1, r0
  400604:	2051      	movs	r0, #81	; 0x51
  400606:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_START,
  400608:	b2a4      	uxth	r4, r4
  40060a:	4621      	mov	r1, r4
  40060c:	2052      	movs	r0, #82	; 0x52
  40060e:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
  400610:	3e01      	subs	r6, #1
  400612:	4434      	add	r4, r6
  400614:	b2a1      	uxth	r1, r4
  400616:	2053      	movs	r0, #83	; 0x53
  400618:	47c0      	blx	r8
  40061a:	e7e7      	b.n	4005ec <ili93xx_set_window+0x18>
		paratable[0] = (ul_x >> 8) & 0xFF;
  40061c:	0a03      	lsrs	r3, r0, #8
  40061e:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_x & 0xFF;
  400622:	b2c2      	uxtb	r2, r0
  400624:	f88d 2005 	strb.w	r2, [sp, #5]
		paratable[2] = ((ul_x + ul_width - 1) >> 8) & 0xFF;
  400628:	1e7b      	subs	r3, r7, #1
  40062a:	4418      	add	r0, r3
  40062c:	0a00      	lsrs	r0, r0, #8
  40062e:	f88d 0006 	strb.w	r0, [sp, #6]
		paratable[3] = (ul_x + ul_width - 1) & 0xFF;
  400632:	461f      	mov	r7, r3
  400634:	4417      	add	r7, r2
  400636:	f88d 7007 	strb.w	r7, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_COLUMN_ADDRESS_SET,
  40063a:	2204      	movs	r2, #4
  40063c:	eb0d 0102 	add.w	r1, sp, r2
  400640:	202a      	movs	r0, #42	; 0x2a
  400642:	4d0c      	ldr	r5, [pc, #48]	; (400674 <ili93xx_set_window+0xa0>)
  400644:	47a8      	blx	r5
		paratable[0] = (ul_y >> 8) & 0xFF;
  400646:	0a23      	lsrs	r3, r4, #8
  400648:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_y & 0xFF;
  40064c:	b2e2      	uxtb	r2, r4
  40064e:	f88d 2005 	strb.w	r2, [sp, #5]
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
  400652:	1e73      	subs	r3, r6, #1
  400654:	441c      	add	r4, r3
  400656:	0a24      	lsrs	r4, r4, #8
  400658:	f88d 4006 	strb.w	r4, [sp, #6]
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
  40065c:	461e      	mov	r6, r3
  40065e:	4416      	add	r6, r2
  400660:	f88d 6007 	strb.w	r6, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
  400664:	2204      	movs	r2, #4
  400666:	eb0d 0102 	add.w	r1, sp, r2
  40066a:	202b      	movs	r0, #43	; 0x2b
  40066c:	47a8      	blx	r5
}
  40066e:	e7bd      	b.n	4005ec <ili93xx_set_window+0x18>
  400670:	200009d4 	.word	0x200009d4
  400674:	00400445 	.word	0x00400445
  400678:	0040042d 	.word	0x0040042d

0040067c <ili93xx_set_cursor_position>:
 *
 * \param us_x X coordinate of upper-left corner on LCD.
 * \param us_y Y coordinate of upper-left corner on LCD.
 */
void ili93xx_set_cursor_position(uint16_t us_x, uint16_t us_y)
{
  40067c:	b538      	push	{r3, r4, r5, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40067e:	4b07      	ldr	r3, [pc, #28]	; (40069c <ili93xx_set_cursor_position+0x20>)
  400680:	781b      	ldrb	r3, [r3, #0]
  400682:	2b01      	cmp	r3, #1
  400684:	d000      	beq.n	400688 <ili93xx_set_cursor_position+0xc>
  400686:	bd38      	pop	{r3, r4, r5, pc}
  400688:	460c      	mov	r4, r1
  40068a:	4601      	mov	r1, r0
		/** GRAM Horizontal/Vertical Address Set (R20h, R21h) */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_GRAM_ADDR_SET, us_x);
  40068c:	2020      	movs	r0, #32
  40068e:	4d04      	ldr	r5, [pc, #16]	; (4006a0 <ili93xx_set_cursor_position+0x24>)
  400690:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_VERTICAL_GRAM_ADDR_SET, us_y);
  400692:	4621      	mov	r1, r4
  400694:	2021      	movs	r0, #33	; 0x21
  400696:	47a8      	blx	r5
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
		/** There is no corresponding operation for ILI9341. */
	}
}
  400698:	e7f5      	b.n	400686 <ili93xx_set_cursor_position+0xa>
  40069a:	bf00      	nop
  40069c:	200009d4 	.word	0x200009d4
  4006a0:	0040042d 	.word	0x0040042d

004006a4 <ili93xx_init>:
{
  4006a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4006a8:	b083      	sub	sp, #12
  4006aa:	4606      	mov	r6, r0
	if (ili93xx_device_type_identify() != 0) {
  4006ac:	4bac      	ldr	r3, [pc, #688]	; (400960 <ili93xx_init+0x2bc>)
  4006ae:	4798      	blx	r3
  4006b0:	2800      	cmp	r0, #0
  4006b2:	f040 8152 	bne.w	40095a <ili93xx_init+0x2b6>
	g_ul_lcd_x_length = ILI93XX_LCD_WIDTH;
  4006b6:	22f0      	movs	r2, #240	; 0xf0
  4006b8:	4baa      	ldr	r3, [pc, #680]	; (400964 <ili93xx_init+0x2c0>)
  4006ba:	601a      	str	r2, [r3, #0]
	g_ul_lcd_y_length = ILI93XX_LCD_HEIGHT;
  4006bc:	f44f 72a0 	mov.w	r2, #320	; 0x140
  4006c0:	4ba9      	ldr	r3, [pc, #676]	; (400968 <ili93xx_init+0x2c4>)
  4006c2:	601a      	str	r2, [r3, #0]
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4006c4:	4ba9      	ldr	r3, [pc, #676]	; (40096c <ili93xx_init+0x2c8>)
  4006c6:	781b      	ldrb	r3, [r3, #0]
  4006c8:	2b01      	cmp	r3, #1
  4006ca:	d006      	beq.n	4006da <ili93xx_init+0x36>
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4006cc:	2b02      	cmp	r3, #2
  4006ce:	f000 80b5 	beq.w	40083c <ili93xx_init+0x198>
		return 1;
  4006d2:	2001      	movs	r0, #1
}
  4006d4:	b003      	add	sp, #12
  4006d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		ili93xx_write_register_word(ILI9325_DISP_CTRL1, ILI9325_DISP_CTRL1_GON |
  4006da:	2133      	movs	r1, #51	; 0x33
  4006dc:	2007      	movs	r0, #7
  4006de:	4ca4      	ldr	r4, [pc, #656]	; (400970 <ili93xx_init+0x2cc>)
  4006e0:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  4006e2:	2100      	movs	r1, #0
  4006e4:	2010      	movs	r0, #16
  4006e6:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_START_OSC_CTRL,
  4006e8:	2101      	movs	r1, #1
  4006ea:	2000      	movs	r0, #0
  4006ec:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL1,
  4006ee:	f44f 7180 	mov.w	r1, #256	; 0x100
  4006f2:	2001      	movs	r0, #1
  4006f4:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_LCD_DRIVING_CTRL,
  4006f6:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  4006fa:	2002      	movs	r0, #2
  4006fc:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RESIZE_CTRL, 0x0000);
  4006fe:	2100      	movs	r1, #0
  400700:	2004      	movs	r0, #4
  400702:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL2,
  400704:	f240 2107 	movw	r1, #519	; 0x207
  400708:	2008      	movs	r0, #8
  40070a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL3, 0x0000);
  40070c:	2100      	movs	r1, #0
  40070e:	2009      	movs	r0, #9
  400710:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL4, 0x0000);
  400712:	2100      	movs	r1, #0
  400714:	200a      	movs	r0, #10
  400716:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL1,
  400718:	2100      	movs	r1, #0
  40071a:	200c      	movs	r0, #12
  40071c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_FRAME_MAKER_POS, 0x0000);
  40071e:	2100      	movs	r1, #0
  400720:	200d      	movs	r0, #13
  400722:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL2,
  400724:	2100      	movs	r1, #0
  400726:	200f      	movs	r0, #15
  400728:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  40072a:	2100      	movs	r1, #0
  40072c:	2010      	movs	r0, #16
  40072e:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL2, 0x0000);
  400730:	2100      	movs	r1, #0
  400732:	2011      	movs	r0, #17
  400734:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL3, 0x0000);
  400736:	2100      	movs	r1, #0
  400738:	2012      	movs	r0, #18
  40073a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL4, 0x0000);
  40073c:	2100      	movs	r1, #0
  40073e:	2013      	movs	r0, #19
  400740:	47a0      	blx	r4
		ili93xx_delay(200);
  400742:	20c8      	movs	r0, #200	; 0xc8
  400744:	4d8b      	ldr	r5, [pc, #556]	; (400974 <ili93xx_init+0x2d0>)
  400746:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL1,
  400748:	f241 2190 	movw	r1, #4752	; 0x1290
  40074c:	2010      	movs	r0, #16
  40074e:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL2,
  400750:	f240 2127 	movw	r1, #551	; 0x227
  400754:	2011      	movs	r0, #17
  400756:	47a0      	blx	r4
		ili93xx_delay(50);
  400758:	2032      	movs	r0, #50	; 0x32
  40075a:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL3,
  40075c:	211b      	movs	r1, #27
  40075e:	2012      	movs	r0, #18
  400760:	47a0      	blx	r4
		ili93xx_delay(50);
  400762:	2032      	movs	r0, #50	; 0x32
  400764:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL4,
  400766:	f44f 5188 	mov.w	r1, #4352	; 0x1100
  40076a:	2013      	movs	r0, #19
  40076c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL7,
  40076e:	2119      	movs	r1, #25
  400770:	2029      	movs	r0, #41	; 0x29
  400772:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_FRAME_RATE_AND_COLOR_CTRL,
  400774:	210d      	movs	r1, #13
  400776:	202b      	movs	r0, #43	; 0x2b
  400778:	47a0      	blx	r4
		ili93xx_delay(50);
  40077a:	2032      	movs	r0, #50	; 0x32
  40077c:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_GAMMA_CTL1, 0x0000);
  40077e:	2100      	movs	r1, #0
  400780:	2030      	movs	r0, #48	; 0x30
  400782:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL2,
  400784:	f44f 7101 	mov.w	r1, #516	; 0x204
  400788:	2031      	movs	r0, #49	; 0x31
  40078a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL3,
  40078c:	f44f 7100 	mov.w	r1, #512	; 0x200
  400790:	2032      	movs	r0, #50	; 0x32
  400792:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL4,
  400794:	2107      	movs	r1, #7
  400796:	2035      	movs	r0, #53	; 0x35
  400798:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL5,
  40079a:	f241 4104 	movw	r1, #5124	; 0x1404
  40079e:	2036      	movs	r0, #54	; 0x36
  4007a0:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL6,
  4007a2:	f240 7105 	movw	r1, #1797	; 0x705
  4007a6:	2037      	movs	r0, #55	; 0x37
  4007a8:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL7,
  4007aa:	f240 3105 	movw	r1, #773	; 0x305
  4007ae:	2038      	movs	r0, #56	; 0x38
  4007b0:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL8,
  4007b2:	f240 7107 	movw	r1, #1799	; 0x707
  4007b6:	2039      	movs	r0, #57	; 0x39
  4007b8:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL9,
  4007ba:	f240 7101 	movw	r1, #1793	; 0x701
  4007be:	203c      	movs	r0, #60	; 0x3c
  4007c0:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL10,
  4007c2:	210e      	movs	r1, #14
  4007c4:	203d      	movs	r0, #61	; 0x3d
  4007c6:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_ENTRY_MODE,
  4007c8:	f24d 0110 	movw	r1, #53264	; 0xd010
  4007cc:	2003      	movs	r0, #3
  4007ce:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL2,
  4007d0:	f44f 4127 	mov.w	r1, #42752	; 0xa700
  4007d4:	2060      	movs	r0, #96	; 0x60
  4007d6:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_BASE_IMG_DISP_CTRL,
  4007d8:	2101      	movs	r1, #1
  4007da:	2061      	movs	r0, #97	; 0x61
  4007dc:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_VERTICAL_SCROLL_CTRL,
  4007de:	2100      	movs	r1, #0
  4007e0:	206a      	movs	r0, #106	; 0x6a
  4007e2:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_DISP_POS,
  4007e4:	2100      	movs	r1, #0
  4007e6:	2080      	movs	r0, #128	; 0x80
  4007e8:	47a0      	blx	r4
		ili93xx_write_register_word(
  4007ea:	2100      	movs	r1, #0
  4007ec:	2081      	movs	r0, #129	; 0x81
  4007ee:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_AREA_END_LINE,
  4007f0:	2100      	movs	r1, #0
  4007f2:	2082      	movs	r0, #130	; 0x82
  4007f4:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_DISP_POS,
  4007f6:	2100      	movs	r1, #0
  4007f8:	2083      	movs	r0, #131	; 0x83
  4007fa:	47a0      	blx	r4
		ili93xx_write_register_word(
  4007fc:	2100      	movs	r1, #0
  4007fe:	2084      	movs	r0, #132	; 0x84
  400800:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_AREA_END_LINE,
  400802:	2100      	movs	r1, #0
  400804:	2085      	movs	r0, #133	; 0x85
  400806:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL1,
  400808:	2110      	movs	r1, #16
  40080a:	2090      	movs	r0, #144	; 0x90
  40080c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL2,
  40080e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400812:	2092      	movs	r0, #146	; 0x92
  400814:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL4,
  400816:	f44f 7188 	mov.w	r1, #272	; 0x110
  40081a:	2095      	movs	r0, #149	; 0x95
  40081c:	47a0      	blx	r4
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  40081e:	6873      	ldr	r3, [r6, #4]
  400820:	6832      	ldr	r2, [r6, #0]
  400822:	2100      	movs	r1, #0
  400824:	4608      	mov	r0, r1
  400826:	4c54      	ldr	r4, [pc, #336]	; (400978 <ili93xx_init+0x2d4>)
  400828:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  40082a:	68b0      	ldr	r0, [r6, #8]
  40082c:	4b53      	ldr	r3, [pc, #332]	; (40097c <ili93xx_init+0x2d8>)
  40082e:	4798      	blx	r3
		ili93xx_set_cursor_position(0, 0);
  400830:	2100      	movs	r1, #0
  400832:	4608      	mov	r0, r1
  400834:	4b52      	ldr	r3, [pc, #328]	; (400980 <ili93xx_init+0x2dc>)
  400836:	4798      	blx	r3
	return 0;
  400838:	2000      	movs	r0, #0
  40083a:	e74b      	b.n	4006d4 <ili93xx_init+0x30>
		paratable[0] = 0x39;
  40083c:	2339      	movs	r3, #57	; 0x39
  40083e:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x2C;
  400842:	232c      	movs	r3, #44	; 0x2c
  400844:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x00;
  400848:	2400      	movs	r4, #0
  40084a:	f88d 4002 	strb.w	r4, [sp, #2]
		paratable[3] = 0x34;
  40084e:	2334      	movs	r3, #52	; 0x34
  400850:	f88d 3003 	strb.w	r3, [sp, #3]
		paratable[4] = 0x02;
  400854:	2702      	movs	r7, #2
  400856:	f88d 7004 	strb.w	r7, [sp, #4]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_A, paratable, 5);
  40085a:	2205      	movs	r2, #5
  40085c:	4669      	mov	r1, sp
  40085e:	20cb      	movs	r0, #203	; 0xcb
  400860:	4d48      	ldr	r5, [pc, #288]	; (400984 <ili93xx_init+0x2e0>)
  400862:	47a8      	blx	r5
		paratable[0] = 0;
  400864:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0xAA;
  400868:	23aa      	movs	r3, #170	; 0xaa
  40086a:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0xB0;
  40086e:	23b0      	movs	r3, #176	; 0xb0
  400870:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_B, paratable, 3);
  400874:	2203      	movs	r2, #3
  400876:	4669      	mov	r1, sp
  400878:	20cf      	movs	r0, #207	; 0xcf
  40087a:	47a8      	blx	r5
		paratable[0] = 0x30;
  40087c:	2330      	movs	r3, #48	; 0x30
  40087e:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PUMP_RATIO_CONTROL,
  400882:	2201      	movs	r2, #1
  400884:	4669      	mov	r1, sp
  400886:	20f7      	movs	r0, #247	; 0xf7
  400888:	47a8      	blx	r5
		paratable[0] = 0x25;
  40088a:	2325      	movs	r3, #37	; 0x25
  40088c:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_1, paratable, 1);
  400890:	2201      	movs	r2, #1
  400892:	4669      	mov	r1, sp
  400894:	20c0      	movs	r0, #192	; 0xc0
  400896:	47a8      	blx	r5
		paratable[0] = 0x11;
  400898:	f04f 0911 	mov.w	r9, #17
  40089c:	f88d 9000 	strb.w	r9, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_2, paratable, 1);
  4008a0:	2201      	movs	r2, #1
  4008a2:	4669      	mov	r1, sp
  4008a4:	20c1      	movs	r0, #193	; 0xc1
  4008a6:	47a8      	blx	r5
		paratable[0] = 0x5C;
  4008a8:	235c      	movs	r3, #92	; 0x5c
  4008aa:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x4C;
  4008ae:	234c      	movs	r3, #76	; 0x4c
  4008b0:	f88d 3001 	strb.w	r3, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_1, paratable, 2);
  4008b4:	463a      	mov	r2, r7
  4008b6:	4669      	mov	r1, sp
  4008b8:	20c5      	movs	r0, #197	; 0xc5
  4008ba:	47a8      	blx	r5
		paratable[0] = 0x94;
  4008bc:	2394      	movs	r3, #148	; 0x94
  4008be:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_2, paratable, 1);
  4008c2:	2201      	movs	r2, #1
  4008c4:	4669      	mov	r1, sp
  4008c6:	20c7      	movs	r0, #199	; 0xc7
  4008c8:	47a8      	blx	r5
		paratable[0] = 0x85;
  4008ca:	2385      	movs	r3, #133	; 0x85
  4008cc:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x01;
  4008d0:	f04f 0801 	mov.w	r8, #1
  4008d4:	f88d 8001 	strb.w	r8, [sp, #1]
		paratable[2] = 0x78;
  4008d8:	2378      	movs	r3, #120	; 0x78
  4008da:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_A, paratable, 3);
  4008de:	2203      	movs	r2, #3
  4008e0:	4669      	mov	r1, sp
  4008e2:	20e8      	movs	r0, #232	; 0xe8
  4008e4:	47a8      	blx	r5
		paratable[0] = 0x00;
  4008e6:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0x00;
  4008ea:	f88d 4001 	strb.w	r4, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_B, paratable, 2);
  4008ee:	463a      	mov	r2, r7
  4008f0:	4669      	mov	r1, sp
  4008f2:	20ea      	movs	r0, #234	; 0xea
  4008f4:	47a8      	blx	r5
		paratable[0] = ILI9341_CMD_MEMORY_ACCESS_CONTROL_MX |
  4008f6:	2348      	movs	r3, #72	; 0x48
  4008f8:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_MEMORY_ACCESS_CONTROL,
  4008fc:	4642      	mov	r2, r8
  4008fe:	4669      	mov	r1, sp
  400900:	2036      	movs	r0, #54	; 0x36
  400902:	47a8      	blx	r5
		paratable[0] = 0x06;
  400904:	2306      	movs	r3, #6
  400906:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PIXEL_FORMAT_SET, paratable, 1);
  40090a:	4642      	mov	r2, r8
  40090c:	4669      	mov	r1, sp
  40090e:	203a      	movs	r0, #58	; 0x3a
  400910:	47a8      	blx	r5
		paratable[0] = 0x02;
  400912:	f88d 7000 	strb.w	r7, [sp]
		paratable[1] = 0x82;
  400916:	2382      	movs	r3, #130	; 0x82
  400918:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x27;
  40091c:	2327      	movs	r3, #39	; 0x27
  40091e:	f88d 3002 	strb.w	r3, [sp, #2]
		paratable[3] = 0x00;
  400922:	f88d 4003 	strb.w	r4, [sp, #3]
		ili93xx_write_register(ILI9341_CMD_DISPLAY_FUNCTION_CTL, paratable, 4);
  400926:	2204      	movs	r2, #4
  400928:	4669      	mov	r1, sp
  40092a:	20b6      	movs	r0, #182	; 0xb6
  40092c:	47a8      	blx	r5
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  40092e:	6873      	ldr	r3, [r6, #4]
  400930:	6832      	ldr	r2, [r6, #0]
  400932:	4621      	mov	r1, r4
  400934:	4620      	mov	r0, r4
  400936:	4f10      	ldr	r7, [pc, #64]	; (400978 <ili93xx_init+0x2d4>)
  400938:	47b8      	blx	r7
		ili93xx_set_foreground_color(p_opt->foreground_color);
  40093a:	68b0      	ldr	r0, [r6, #8]
  40093c:	4b0f      	ldr	r3, [pc, #60]	; (40097c <ili93xx_init+0x2d8>)
  40093e:	4798      	blx	r3
		ili93xx_write_register(ILI9341_CMD_SLEEP_OUT, paratable, 0);
  400940:	4622      	mov	r2, r4
  400942:	4669      	mov	r1, sp
  400944:	4648      	mov	r0, r9
  400946:	47a8      	blx	r5
		ili93xx_delay(10);
  400948:	200a      	movs	r0, #10
  40094a:	4b0a      	ldr	r3, [pc, #40]	; (400974 <ili93xx_init+0x2d0>)
  40094c:	4798      	blx	r3
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
  40094e:	4622      	mov	r2, r4
  400950:	4669      	mov	r1, sp
  400952:	2029      	movs	r0, #41	; 0x29
  400954:	47a8      	blx	r5
	return 0;
  400956:	4620      	mov	r0, r4
  400958:	e6bc      	b.n	4006d4 <ili93xx_init+0x30>
		return 1;
  40095a:	2001      	movs	r0, #1
  40095c:	e6ba      	b.n	4006d4 <ili93xx_init+0x30>
  40095e:	bf00      	nop
  400960:	00400509 	.word	0x00400509
  400964:	20000000 	.word	0x20000000
  400968:	20000004 	.word	0x20000004
  40096c:	200009d4 	.word	0x200009d4
  400970:	0040042d 	.word	0x0040042d
  400974:	00400471 	.word	0x00400471
  400978:	004005d5 	.word	0x004005d5
  40097c:	004005bd 	.word	0x004005bd
  400980:	0040067d 	.word	0x0040067d
  400984:	00400445 	.word	0x00400445

00400988 <ili93xx_draw_pixel>:
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
  400988:	4b16      	ldr	r3, [pc, #88]	; (4009e4 <ili93xx_draw_pixel+0x5c>)
  40098a:	681b      	ldr	r3, [r3, #0]
  40098c:	4283      	cmp	r3, r0
  40098e:	d924      	bls.n	4009da <ili93xx_draw_pixel+0x52>
  400990:	4b15      	ldr	r3, [pc, #84]	; (4009e8 <ili93xx_draw_pixel+0x60>)
  400992:	681b      	ldr	r3, [r3, #0]
  400994:	428b      	cmp	r3, r1
  400996:	d922      	bls.n	4009de <ili93xx_draw_pixel+0x56>
{
  400998:	b510      	push	{r4, lr}
		return 1;
	}

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40099a:	4b14      	ldr	r3, [pc, #80]	; (4009ec <ili93xx_draw_pixel+0x64>)
  40099c:	781b      	ldrb	r3, [r3, #0]
  40099e:	2b01      	cmp	r3, #1
  4009a0:	d003      	beq.n	4009aa <ili93xx_draw_pixel+0x22>
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4009a2:	2b02      	cmp	r3, #2
  4009a4:	d00d      	beq.n	4009c2 <ili93xx_draw_pixel+0x3a>
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  4009a6:	2000      	movs	r0, #0
}
  4009a8:	bd10      	pop	{r4, pc}
		ili93xx_set_cursor_position(ul_x, ul_y);
  4009aa:	b289      	uxth	r1, r1
  4009ac:	b280      	uxth	r0, r0
  4009ae:	4b10      	ldr	r3, [pc, #64]	; (4009f0 <ili93xx_draw_pixel+0x68>)
  4009b0:	4798      	blx	r3
		ili93xx_write_ram_prepare();
  4009b2:	4b10      	ldr	r3, [pc, #64]	; (4009f4 <ili93xx_draw_pixel+0x6c>)
  4009b4:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  4009b6:	4b10      	ldr	r3, [pc, #64]	; (4009f8 <ili93xx_draw_pixel+0x70>)
  4009b8:	6818      	ldr	r0, [r3, #0]
  4009ba:	4b10      	ldr	r3, [pc, #64]	; (4009fc <ili93xx_draw_pixel+0x74>)
  4009bc:	4798      	blx	r3
	return 0;
  4009be:	2000      	movs	r0, #0
  4009c0:	bd10      	pop	{r4, pc}
		ili93xx_set_window(ul_x, ul_y, 0, 0);
  4009c2:	2300      	movs	r3, #0
  4009c4:	461a      	mov	r2, r3
  4009c6:	4c0e      	ldr	r4, [pc, #56]	; (400a00 <ili93xx_draw_pixel+0x78>)
  4009c8:	47a0      	blx	r4
		ili93xx_write_ram_prepare();
  4009ca:	4b0a      	ldr	r3, [pc, #40]	; (4009f4 <ili93xx_draw_pixel+0x6c>)
  4009cc:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  4009ce:	4b0a      	ldr	r3, [pc, #40]	; (4009f8 <ili93xx_draw_pixel+0x70>)
  4009d0:	6818      	ldr	r0, [r3, #0]
  4009d2:	4b0a      	ldr	r3, [pc, #40]	; (4009fc <ili93xx_draw_pixel+0x74>)
  4009d4:	4798      	blx	r3
	return 0;
  4009d6:	2000      	movs	r0, #0
  4009d8:	bd10      	pop	{r4, pc}
		return 1;
  4009da:	2001      	movs	r0, #1
  4009dc:	4770      	bx	lr
  4009de:	2001      	movs	r0, #1
  4009e0:	4770      	bx	lr
  4009e2:	bf00      	nop
  4009e4:	20000000 	.word	0x20000000
  4009e8:	20000004 	.word	0x20000004
  4009ec:	200009d4 	.word	0x200009d4
  4009f0:	0040067d 	.word	0x0040067d
  4009f4:	00400381 	.word	0x00400381
  4009f8:	200009d8 	.word	0x200009d8
  4009fc:	004003b5 	.word	0x004003b5
  400a00:	004005d5 	.word	0x004005d5

00400a04 <ili93xx_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili93xx_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  400a04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400a08:	b084      	sub	sp, #16
  400a0a:	9003      	str	r0, [sp, #12]
  400a0c:	9102      	str	r1, [sp, #8]
  400a0e:	9201      	str	r2, [sp, #4]
  400a10:	aa04      	add	r2, sp, #16
  400a12:	f842 3d10 	str.w	r3, [r2, #-16]!
	uint32_t size, blocks;

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  400a16:	4613      	mov	r3, r2
  400a18:	aa01      	add	r2, sp, #4
  400a1a:	a902      	add	r1, sp, #8
  400a1c:	a803      	add	r0, sp, #12
  400a1e:	4c22      	ldr	r4, [pc, #136]	; (400aa8 <ili93xx_draw_filled_rectangle+0xa4>)
  400a20:	47a0      	blx	r4

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  400a22:	9803      	ldr	r0, [sp, #12]
  400a24:	9902      	ldr	r1, [sp, #8]
  400a26:	9b00      	ldr	r3, [sp, #0]
  400a28:	3301      	adds	r3, #1
  400a2a:	9a01      	ldr	r2, [sp, #4]
  400a2c:	3201      	adds	r2, #1
  400a2e:	1a5b      	subs	r3, r3, r1
  400a30:	1a12      	subs	r2, r2, r0
  400a32:	4c1e      	ldr	r4, [pc, #120]	; (400aac <ili93xx_draw_filled_rectangle+0xa8>)
  400a34:	47a0      	blx	r4
			(ul_y2 - ul_y1) + 1);

	/** Set cursor */
	ili93xx_set_cursor_position(ul_x1, ul_y1);
  400a36:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  400a3a:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  400a3e:	4b1c      	ldr	r3, [pc, #112]	; (400ab0 <ili93xx_draw_filled_rectangle+0xac>)
  400a40:	4798      	blx	r3

	/** Prepare to write in Graphic RAM */
	ili93xx_write_ram_prepare();
  400a42:	4b1c      	ldr	r3, [pc, #112]	; (400ab4 <ili93xx_draw_filled_rectangle+0xb0>)
  400a44:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  400a46:	9a03      	ldr	r2, [sp, #12]
  400a48:	9b01      	ldr	r3, [sp, #4]
  400a4a:	1a9a      	subs	r2, r3, r2
  400a4c:	9b00      	ldr	r3, [sp, #0]
  400a4e:	f103 0801 	add.w	r8, r3, #1
  400a52:	9b02      	ldr	r3, [sp, #8]
  400a54:	eba8 0803 	sub.w	r8, r8, r3
  400a58:	fb02 8808 	mla	r8, r2, r8, r8

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  400a5c:	4b16      	ldr	r3, [pc, #88]	; (400ab8 <ili93xx_draw_filled_rectangle+0xb4>)
  400a5e:	fba3 2308 	umull	r2, r3, r3, r8
  400a62:	09db      	lsrs	r3, r3, #7
	while (blocks--) {
  400a64:	b153      	cbz	r3, 400a7c <ili93xx_draw_filled_rectangle+0x78>
  400a66:	1e5c      	subs	r4, r3, #1
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
  400a68:	4f14      	ldr	r7, [pc, #80]	; (400abc <ili93xx_draw_filled_rectangle+0xb8>)
  400a6a:	26f0      	movs	r6, #240	; 0xf0
  400a6c:	4d14      	ldr	r5, [pc, #80]	; (400ac0 <ili93xx_draw_filled_rectangle+0xbc>)
  400a6e:	4631      	mov	r1, r6
  400a70:	4638      	mov	r0, r7
  400a72:	47a8      	blx	r5
	while (blocks--) {
  400a74:	3c01      	subs	r4, #1
  400a76:	f1b4 3fff 	cmp.w	r4, #4294967295
  400a7a:	d1f8      	bne.n	400a6e <ili93xx_draw_filled_rectangle+0x6a>
								LCD_DATA_CACHE_SIZE);
	}

	/** Send remaining pixels */
	ili93xx_write_ram_buffer(g_ul_pixel_cache,
  400a7c:	490e      	ldr	r1, [pc, #56]	; (400ab8 <ili93xx_draw_filled_rectangle+0xb4>)
  400a7e:	fba1 3108 	umull	r3, r1, r1, r8
  400a82:	09c9      	lsrs	r1, r1, #7
  400a84:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
  400a88:	eba8 1101 	sub.w	r1, r8, r1, lsl #4
  400a8c:	480b      	ldr	r0, [pc, #44]	; (400abc <ili93xx_draw_filled_rectangle+0xb8>)
  400a8e:	4b0c      	ldr	r3, [pc, #48]	; (400ac0 <ili93xx_draw_filled_rectangle+0xbc>)
  400a90:	4798      	blx	r3
					size % LCD_DATA_CACHE_SIZE);

	/** Reset the refresh window area */
	ili93xx_set_window(0, 0, g_ul_lcd_x_length, g_ul_lcd_y_length);
  400a92:	4b0c      	ldr	r3, [pc, #48]	; (400ac4 <ili93xx_draw_filled_rectangle+0xc0>)
  400a94:	681b      	ldr	r3, [r3, #0]
  400a96:	4a0c      	ldr	r2, [pc, #48]	; (400ac8 <ili93xx_draw_filled_rectangle+0xc4>)
  400a98:	6812      	ldr	r2, [r2, #0]
  400a9a:	2100      	movs	r1, #0
  400a9c:	4608      	mov	r0, r1
  400a9e:	4c03      	ldr	r4, [pc, #12]	; (400aac <ili93xx_draw_filled_rectangle+0xa8>)
  400aa0:	47a0      	blx	r4
}
  400aa2:	b004      	add	sp, #16
  400aa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400aa8:	004004a9 	.word	0x004004a9
  400aac:	004005d5 	.word	0x004005d5
  400ab0:	0040067d 	.word	0x0040067d
  400ab4:	00400381 	.word	0x00400381
  400ab8:	88888889 	.word	0x88888889
  400abc:	200009d8 	.word	0x200009d8
  400ac0:	004003cd 	.word	0x004003cd
  400ac4:	20000004 	.word	0x20000004
  400ac8:	20000000 	.word	0x20000000

00400acc <ili93xx_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  400acc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400ad0:	b085      	sub	sp, #20
  400ad2:	9003      	str	r0, [sp, #12]
  400ad4:	9202      	str	r2, [sp, #8]
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  400ad6:	7813      	ldrb	r3, [r2, #0]
  400ad8:	2b00      	cmp	r3, #0
  400ada:	d048      	beq.n	400b6e <ili93xx_draw_string+0xa2>
  400adc:	468b      	mov	fp, r1
  400ade:	9001      	str	r0, [sp, #4]
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400ae0:	f8df 8094 	ldr.w	r8, [pc, #148]	; 400b78 <ili93xx_draw_string+0xac>
  400ae4:	e033      	b.n	400b4e <ili93xx_draw_string+0x82>
		/** If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
			ul_y += gfont.height + 2;
  400ae6:	f10b 0b10 	add.w	fp, fp, #16
			ul_x = xorg;
  400aea:	9b03      	ldr	r3, [sp, #12]
  400aec:	9301      	str	r3, [sp, #4]
  400aee:	e029      	b.n	400b44 <ili93xx_draw_string+0x78>
  400af0:	3c01      	subs	r4, #1
		for (row = 0; row < 8; row++) {
  400af2:	f1b4 3fff 	cmp.w	r4, #4294967295
  400af6:	d009      	beq.n	400b0c <ili93xx_draw_string+0x40>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  400af8:	782b      	ldrb	r3, [r5, #0]
  400afa:	4123      	asrs	r3, r4
  400afc:	f013 0f01 	tst.w	r3, #1
  400b00:	d0f6      	beq.n	400af0 <ili93xx_draw_string+0x24>
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400b02:	ebaa 0104 	sub.w	r1, sl, r4
  400b06:	4630      	mov	r0, r6
  400b08:	47c0      	blx	r8
  400b0a:	e7f1      	b.n	400af0 <ili93xx_draw_string+0x24>
		for (row = 0; row < 8; row++) {
  400b0c:	2407      	movs	r4, #7
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  400b0e:	f10b 090f 	add.w	r9, fp, #15
  400b12:	e002      	b.n	400b1a <ili93xx_draw_string+0x4e>
  400b14:	3c01      	subs	r4, #1
		for (row = 0; row < 6; row++) {
  400b16:	2c01      	cmp	r4, #1
  400b18:	d009      	beq.n	400b2e <ili93xx_draw_string+0x62>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  400b1a:	787b      	ldrb	r3, [r7, #1]
  400b1c:	4123      	asrs	r3, r4
  400b1e:	f013 0f01 	tst.w	r3, #1
  400b22:	d0f7      	beq.n	400b14 <ili93xx_draw_string+0x48>
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  400b24:	eba9 0104 	sub.w	r1, r9, r4
  400b28:	4630      	mov	r0, r6
  400b2a:	47c0      	blx	r8
  400b2c:	e7f2      	b.n	400b14 <ili93xx_draw_string+0x48>
  400b2e:	3502      	adds	r5, #2
  400b30:	3601      	adds	r6, #1
	for (col = 0; col < 10; col++) {
  400b32:	9b00      	ldr	r3, [sp, #0]
  400b34:	42b3      	cmp	r3, r6
  400b36:	d002      	beq.n	400b3e <ili93xx_draw_string+0x72>
	offset = ((uint32_t)uc_c - 0x20) * 20;
  400b38:	2407      	movs	r4, #7
  400b3a:	462f      	mov	r7, r5
  400b3c:	e7dc      	b.n	400af8 <ili93xx_draw_string+0x2c>
			/**
			 * Draw the character and place cursor right after (font
			 * width + 2)
			 */
			ili93xx_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  400b3e:	9b01      	ldr	r3, [sp, #4]
  400b40:	330c      	adds	r3, #12
  400b42:	9301      	str	r3, [sp, #4]
	while (*p_str != 0) {
  400b44:	9a02      	ldr	r2, [sp, #8]
  400b46:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  400b4a:	9202      	str	r2, [sp, #8]
  400b4c:	b17b      	cbz	r3, 400b6e <ili93xx_draw_string+0xa2>
		if (*p_str == '\n') {
  400b4e:	2b0a      	cmp	r3, #10
  400b50:	d0c9      	beq.n	400ae6 <ili93xx_draw_string+0x1a>
	offset = ((uint32_t)uc_c - 0x20) * 20;
  400b52:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  400b56:	4d07      	ldr	r5, [pc, #28]	; (400b74 <ili93xx_draw_string+0xa8>)
  400b58:	eb05 0383 	add.w	r3, r5, r3, lsl #2
  400b5c:	f5a3 7520 	sub.w	r5, r3, #640	; 0x280
  400b60:	9e01      	ldr	r6, [sp, #4]
  400b62:	4633      	mov	r3, r6
  400b64:	330a      	adds	r3, #10
  400b66:	9300      	str	r3, [sp, #0]
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400b68:	f10b 0a07 	add.w	sl, fp, #7
  400b6c:	e7e4      	b.n	400b38 <ili93xx_draw_string+0x6c>
		}

		p_str++;
	}
}
  400b6e:	b005      	add	sp, #20
  400b70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400b74:	00406134 	.word	0x00406134
  400b78:	00400989 	.word	0x00400989

00400b7c <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
  400b7c:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
  400b7e:	2401      	movs	r4, #1
  400b80:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
  400b82:	2400      	movs	r4, #0
  400b84:	6044      	str	r4, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
  400b86:	f240 2502 	movw	r5, #514	; 0x202
  400b8a:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
  400b8e:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
  400b92:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  400b96:	6845      	ldr	r5, [r0, #4]
	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
  400b98:	0052      	lsls	r2, r2, #1
  400b9a:	fbb1 f2f2 	udiv	r2, r1, r2
  400b9e:	3a01      	subs	r2, #1
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  400ba0:	0212      	lsls	r2, r2, #8
  400ba2:	b292      	uxth	r2, r2
  400ba4:	432b      	orrs	r3, r5
  400ba6:	431a      	orrs	r2, r3
  400ba8:	6042      	str	r2, [r0, #4]
	return 0;
}
  400baa:	4620      	mov	r0, r4
  400bac:	bc30      	pop	{r4, r5}
  400bae:	4770      	bx	lr

00400bb0 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
  400bb0:	6843      	ldr	r3, [r0, #4]
  400bb2:	01d2      	lsls	r2, r2, #7
  400bb4:	b2d2      	uxtb	r2, r2
  400bb6:	4319      	orrs	r1, r3
  400bb8:	430a      	orrs	r2, r1
  400bba:	6042      	str	r2, [r0, #4]
  400bbc:	4770      	bx	lr

00400bbe <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
  400bbe:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  400bc0:	6844      	ldr	r4, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
  400bc2:	0609      	lsls	r1, r1, #24
  400bc4:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  400bc8:	4321      	orrs	r1, r4
  400bca:	430a      	orrs	r2, r1
  400bcc:	0719      	lsls	r1, r3, #28
  400bce:	f001 5140 	and.w	r1, r1, #805306368	; 0x30000000
  400bd2:	4311      	orrs	r1, r2
  400bd4:	6041      	str	r1, [r0, #4]
}
  400bd6:	bc10      	pop	{r4}
  400bd8:	4770      	bx	lr

00400bda <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
  400bda:	2302      	movs	r3, #2
  400bdc:	6003      	str	r3, [r0, #0]
  400bde:	4770      	bx	lr

00400be0 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
  400be0:	2301      	movs	r3, #1
  400be2:	fa03 f101 	lsl.w	r1, r3, r1
  400be6:	6101      	str	r1, [r0, #16]
  400be8:	4770      	bx	lr

00400bea <adc_get_latest_value>:
 *
 * \return ADC latest value.
 */
uint32_t adc_get_latest_value(const Adc *p_adc)
{
	return p_adc->ADC_LCDR;
  400bea:	6a00      	ldr	r0, [r0, #32]
}
  400bec:	4770      	bx	lr

00400bee <adc_enable_interrupt>:
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
	p_adc->ADC_IER = ul_source;
  400bee:	6241      	str	r1, [r0, #36]	; 0x24
  400bf0:	4770      	bx	lr

00400bf2 <adc_get_status>:
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
	return p_adc->ADC_ISR;
  400bf2:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
  400bf4:	4770      	bx	lr

00400bf6 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400bf6:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400bfa:	0053      	lsls	r3, r2, #1
  400bfc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400c00:	fbb2 f2f3 	udiv	r2, r2, r3
  400c04:	3a01      	subs	r2, #1
  400c06:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400c0a:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400c0e:	4770      	bx	lr

00400c10 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400c10:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400c12:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400c16:	d039      	beq.n	400c8c <pio_set_peripheral+0x7c>
  400c18:	d813      	bhi.n	400c42 <pio_set_peripheral+0x32>
  400c1a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400c1e:	d025      	beq.n	400c6c <pio_set_peripheral+0x5c>
  400c20:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400c24:	d10a      	bne.n	400c3c <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c26:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400c28:	4313      	orrs	r3, r2
  400c2a:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400c2c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400c2e:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400c30:	400b      	ands	r3, r1
  400c32:	ea23 0302 	bic.w	r3, r3, r2
  400c36:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400c38:	6042      	str	r2, [r0, #4]
  400c3a:	4770      	bx	lr
	switch (ul_type) {
  400c3c:	2900      	cmp	r1, #0
  400c3e:	d1fb      	bne.n	400c38 <pio_set_peripheral+0x28>
  400c40:	4770      	bx	lr
  400c42:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400c46:	d020      	beq.n	400c8a <pio_set_peripheral+0x7a>
  400c48:	d809      	bhi.n	400c5e <pio_set_peripheral+0x4e>
  400c4a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400c4e:	d1f3      	bne.n	400c38 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c50:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400c52:	4313      	orrs	r3, r2
  400c54:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400c56:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c58:	4313      	orrs	r3, r2
  400c5a:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400c5c:	e7ec      	b.n	400c38 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400c5e:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400c62:	d012      	beq.n	400c8a <pio_set_peripheral+0x7a>
  400c64:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400c68:	d00f      	beq.n	400c8a <pio_set_peripheral+0x7a>
  400c6a:	e7e5      	b.n	400c38 <pio_set_peripheral+0x28>
{
  400c6c:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c6e:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400c70:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400c72:	43d3      	mvns	r3, r2
  400c74:	4021      	ands	r1, r4
  400c76:	461c      	mov	r4, r3
  400c78:	4019      	ands	r1, r3
  400c7a:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400c7c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400c7e:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400c80:	400b      	ands	r3, r1
  400c82:	4023      	ands	r3, r4
  400c84:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400c86:	6042      	str	r2, [r0, #4]
}
  400c88:	bc10      	pop	{r4}
  400c8a:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400c8c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400c8e:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400c90:	400b      	ands	r3, r1
  400c92:	ea23 0302 	bic.w	r3, r3, r2
  400c96:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400c98:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400c9a:	4313      	orrs	r3, r2
  400c9c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400c9e:	e7cb      	b.n	400c38 <pio_set_peripheral+0x28>

00400ca0 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400ca0:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400ca2:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400ca6:	bf14      	ite	ne
  400ca8:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400caa:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400cac:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400cb0:	bf14      	ite	ne
  400cb2:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
  400cb4:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
  400cb6:	f012 0f02 	tst.w	r2, #2
  400cba:	d107      	bne.n	400ccc <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400cbc:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400cc0:	bf18      	it	ne
  400cc2:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
  400cc6:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400cc8:	6001      	str	r1, [r0, #0]
  400cca:	4770      	bx	lr
		p_pio->PIO_IFSCDR = ul_mask;
  400ccc:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400cd0:	e7f9      	b.n	400cc6 <pio_set_input+0x26>

00400cd2 <pio_set_output>:
{
  400cd2:	b410      	push	{r4}
  400cd4:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400cd6:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400cd8:	b944      	cbnz	r4, 400cec <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
  400cda:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400cdc:	b143      	cbz	r3, 400cf0 <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
  400cde:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400ce0:	b942      	cbnz	r2, 400cf4 <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
  400ce2:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400ce4:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400ce6:	6001      	str	r1, [r0, #0]
}
  400ce8:	bc10      	pop	{r4}
  400cea:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400cec:	6641      	str	r1, [r0, #100]	; 0x64
  400cee:	e7f5      	b.n	400cdc <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400cf0:	6541      	str	r1, [r0, #84]	; 0x54
  400cf2:	e7f5      	b.n	400ce0 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400cf4:	6301      	str	r1, [r0, #48]	; 0x30
  400cf6:	e7f5      	b.n	400ce4 <pio_set_output+0x12>

00400cf8 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400cf8:	f012 0f10 	tst.w	r2, #16
  400cfc:	d010      	beq.n	400d20 <pio_configure_interrupt+0x28>
		p_pio->PIO_AIMER = ul_mask;
  400cfe:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400d02:	f012 0f20 	tst.w	r2, #32
			p_pio->PIO_REHLSR = ul_mask;
  400d06:	bf14      	ite	ne
  400d08:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
			p_pio->PIO_FELLSR = ul_mask;
  400d0c:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		if (ul_attr & PIO_IT_EDGE) {
  400d10:	f012 0f40 	tst.w	r2, #64	; 0x40
			p_pio->PIO_ESR = ul_mask;
  400d14:	bf14      	ite	ne
  400d16:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
			p_pio->PIO_LSR = ul_mask;
  400d1a:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  400d1e:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400d20:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400d24:	4770      	bx	lr

00400d26 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400d26:	6401      	str	r1, [r0, #64]	; 0x40
  400d28:	4770      	bx	lr

00400d2a <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400d2a:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400d2c:	4770      	bx	lr

00400d2e <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400d2e:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400d30:	4770      	bx	lr

00400d32 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400d32:	0943      	lsrs	r3, r0, #5
  400d34:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400d38:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400d3c:	025b      	lsls	r3, r3, #9
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400d3e:	f000 001f 	and.w	r0, r0, #31
  400d42:	2201      	movs	r2, #1
  400d44:	fa02 f000 	lsl.w	r0, r2, r0
  400d48:	6358      	str	r0, [r3, #52]	; 0x34
  400d4a:	4770      	bx	lr

00400d4c <pio_configure_pin>:
{
  400d4c:	b570      	push	{r4, r5, r6, lr}
  400d4e:	b082      	sub	sp, #8
  400d50:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400d52:	0943      	lsrs	r3, r0, #5
  400d54:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400d58:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400d5c:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  400d5e:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400d62:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400d66:	d053      	beq.n	400e10 <pio_configure_pin+0xc4>
  400d68:	d80a      	bhi.n	400d80 <pio_configure_pin+0x34>
  400d6a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400d6e:	d02d      	beq.n	400dcc <pio_configure_pin+0x80>
  400d70:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400d74:	d03b      	beq.n	400dee <pio_configure_pin+0xa2>
  400d76:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400d7a:	d015      	beq.n	400da8 <pio_configure_pin+0x5c>
		return 0;
  400d7c:	2000      	movs	r0, #0
  400d7e:	e023      	b.n	400dc8 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
  400d80:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400d84:	d055      	beq.n	400e32 <pio_configure_pin+0xe6>
  400d86:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400d8a:	d052      	beq.n	400e32 <pio_configure_pin+0xe6>
  400d8c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400d90:	d1f4      	bne.n	400d7c <pio_configure_pin+0x30>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400d92:	f000 011f 	and.w	r1, r0, #31
  400d96:	2601      	movs	r6, #1
  400d98:	462a      	mov	r2, r5
  400d9a:	fa06 f101 	lsl.w	r1, r6, r1
  400d9e:	4620      	mov	r0, r4
  400da0:	4b2f      	ldr	r3, [pc, #188]	; (400e60 <pio_configure_pin+0x114>)
  400da2:	4798      	blx	r3
	return 1;
  400da4:	4630      	mov	r0, r6
		break;
  400da6:	e00f      	b.n	400dc8 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400da8:	f000 001f 	and.w	r0, r0, #31
  400dac:	2601      	movs	r6, #1
  400dae:	4086      	lsls	r6, r0
  400db0:	4632      	mov	r2, r6
  400db2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400db6:	4620      	mov	r0, r4
  400db8:	4b2a      	ldr	r3, [pc, #168]	; (400e64 <pio_configure_pin+0x118>)
  400dba:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400dbc:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400dc0:	bf14      	ite	ne
  400dc2:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400dc4:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400dc6:	2001      	movs	r0, #1
}
  400dc8:	b002      	add	sp, #8
  400dca:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400dcc:	f000 001f 	and.w	r0, r0, #31
  400dd0:	2601      	movs	r6, #1
  400dd2:	4086      	lsls	r6, r0
  400dd4:	4632      	mov	r2, r6
  400dd6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400dda:	4620      	mov	r0, r4
  400ddc:	4b21      	ldr	r3, [pc, #132]	; (400e64 <pio_configure_pin+0x118>)
  400dde:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400de0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400de4:	bf14      	ite	ne
  400de6:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400de8:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400dea:	2001      	movs	r0, #1
  400dec:	e7ec      	b.n	400dc8 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400dee:	f000 001f 	and.w	r0, r0, #31
  400df2:	2601      	movs	r6, #1
  400df4:	4086      	lsls	r6, r0
  400df6:	4632      	mov	r2, r6
  400df8:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400dfc:	4620      	mov	r0, r4
  400dfe:	4b19      	ldr	r3, [pc, #100]	; (400e64 <pio_configure_pin+0x118>)
  400e00:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400e02:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400e06:	bf14      	ite	ne
  400e08:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400e0a:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400e0c:	2001      	movs	r0, #1
  400e0e:	e7db      	b.n	400dc8 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400e10:	f000 001f 	and.w	r0, r0, #31
  400e14:	2601      	movs	r6, #1
  400e16:	4086      	lsls	r6, r0
  400e18:	4632      	mov	r2, r6
  400e1a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400e1e:	4620      	mov	r0, r4
  400e20:	4b10      	ldr	r3, [pc, #64]	; (400e64 <pio_configure_pin+0x118>)
  400e22:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400e24:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400e28:	bf14      	ite	ne
  400e2a:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400e2c:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400e2e:	2001      	movs	r0, #1
  400e30:	e7ca      	b.n	400dc8 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400e32:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400e36:	f000 011f 	and.w	r1, r0, #31
  400e3a:	2601      	movs	r6, #1
  400e3c:	ea05 0306 	and.w	r3, r5, r6
  400e40:	9300      	str	r3, [sp, #0]
  400e42:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400e46:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400e4a:	bf14      	ite	ne
  400e4c:	2200      	movne	r2, #0
  400e4e:	2201      	moveq	r2, #1
  400e50:	fa06 f101 	lsl.w	r1, r6, r1
  400e54:	4620      	mov	r0, r4
  400e56:	4c04      	ldr	r4, [pc, #16]	; (400e68 <pio_configure_pin+0x11c>)
  400e58:	47a0      	blx	r4
	return 1;
  400e5a:	4630      	mov	r0, r6
		break;
  400e5c:	e7b4      	b.n	400dc8 <pio_configure_pin+0x7c>
  400e5e:	bf00      	nop
  400e60:	00400ca1 	.word	0x00400ca1
  400e64:	00400c11 	.word	0x00400c11
  400e68:	00400cd3 	.word	0x00400cd3

00400e6c <pio_configure_pin_group>:
{
  400e6c:	b570      	push	{r4, r5, r6, lr}
  400e6e:	b082      	sub	sp, #8
  400e70:	4605      	mov	r5, r0
  400e72:	460e      	mov	r6, r1
  400e74:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
  400e76:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  400e7a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400e7e:	d03d      	beq.n	400efc <pio_configure_pin_group+0x90>
  400e80:	d80a      	bhi.n	400e98 <pio_configure_pin_group+0x2c>
  400e82:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400e86:	d021      	beq.n	400ecc <pio_configure_pin_group+0x60>
  400e88:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400e8c:	d02a      	beq.n	400ee4 <pio_configure_pin_group+0x78>
  400e8e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400e92:	d00e      	beq.n	400eb2 <pio_configure_pin_group+0x46>
		return 0;
  400e94:	2000      	movs	r0, #0
  400e96:	e017      	b.n	400ec8 <pio_configure_pin_group+0x5c>
	switch (ul_flags & PIO_TYPE_Msk) {
  400e98:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400e9c:	d03a      	beq.n	400f14 <pio_configure_pin_group+0xa8>
  400e9e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400ea2:	d037      	beq.n	400f14 <pio_configure_pin_group+0xa8>
  400ea4:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400ea8:	d1f4      	bne.n	400e94 <pio_configure_pin_group+0x28>
		pio_set_input(p_pio, ul_mask, ul_flags);
  400eaa:	4b23      	ldr	r3, [pc, #140]	; (400f38 <pio_configure_pin_group+0xcc>)
  400eac:	4798      	blx	r3
	return 1;
  400eae:	2001      	movs	r0, #1
		break;
  400eb0:	e00a      	b.n	400ec8 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  400eb2:	460a      	mov	r2, r1
  400eb4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400eb8:	4b20      	ldr	r3, [pc, #128]	; (400f3c <pio_configure_pin_group+0xd0>)
  400eba:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400ebc:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400ec0:	bf14      	ite	ne
  400ec2:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400ec4:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400ec6:	2001      	movs	r0, #1
}
  400ec8:	b002      	add	sp, #8
  400eca:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  400ecc:	460a      	mov	r2, r1
  400ece:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400ed2:	4b1a      	ldr	r3, [pc, #104]	; (400f3c <pio_configure_pin_group+0xd0>)
  400ed4:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400ed6:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400eda:	bf14      	ite	ne
  400edc:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400ede:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400ee0:	2001      	movs	r0, #1
  400ee2:	e7f1      	b.n	400ec8 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  400ee4:	460a      	mov	r2, r1
  400ee6:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400eea:	4b14      	ldr	r3, [pc, #80]	; (400f3c <pio_configure_pin_group+0xd0>)
  400eec:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400eee:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400ef2:	bf14      	ite	ne
  400ef4:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400ef6:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400ef8:	2001      	movs	r0, #1
  400efa:	e7e5      	b.n	400ec8 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400efc:	460a      	mov	r2, r1
  400efe:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400f02:	4b0e      	ldr	r3, [pc, #56]	; (400f3c <pio_configure_pin_group+0xd0>)
  400f04:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400f06:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400f0a:	bf14      	ite	ne
  400f0c:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400f0e:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400f10:	2001      	movs	r0, #1
  400f12:	e7d9      	b.n	400ec8 <pio_configure_pin_group+0x5c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400f14:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
  400f18:	f004 0301 	and.w	r3, r4, #1
  400f1c:	9300      	str	r3, [sp, #0]
  400f1e:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400f22:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400f26:	bf14      	ite	ne
  400f28:	2200      	movne	r2, #0
  400f2a:	2201      	moveq	r2, #1
  400f2c:	4631      	mov	r1, r6
  400f2e:	4628      	mov	r0, r5
  400f30:	4c03      	ldr	r4, [pc, #12]	; (400f40 <pio_configure_pin_group+0xd4>)
  400f32:	47a0      	blx	r4
	return 1;
  400f34:	2001      	movs	r0, #1
		break;
  400f36:	e7c7      	b.n	400ec8 <pio_configure_pin_group+0x5c>
  400f38:	00400ca1 	.word	0x00400ca1
  400f3c:	00400c11 	.word	0x00400c11
  400f40:	00400cd3 	.word	0x00400cd3

00400f44 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400f44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400f48:	4681      	mov	r9, r0
  400f4a:	460f      	mov	r7, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400f4c:	4b12      	ldr	r3, [pc, #72]	; (400f98 <pio_handler_process+0x54>)
  400f4e:	4798      	blx	r3
  400f50:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400f52:	4648      	mov	r0, r9
  400f54:	4b11      	ldr	r3, [pc, #68]	; (400f9c <pio_handler_process+0x58>)
  400f56:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400f58:	4005      	ands	r5, r0
  400f5a:	d013      	beq.n	400f84 <pio_handler_process+0x40>
  400f5c:	4c10      	ldr	r4, [pc, #64]	; (400fa0 <pio_handler_process+0x5c>)
  400f5e:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400f62:	e003      	b.n	400f6c <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400f64:	42b4      	cmp	r4, r6
  400f66:	d00d      	beq.n	400f84 <pio_handler_process+0x40>
  400f68:	3410      	adds	r4, #16
		while (status != 0) {
  400f6a:	b15d      	cbz	r5, 400f84 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400f6c:	6820      	ldr	r0, [r4, #0]
  400f6e:	42b8      	cmp	r0, r7
  400f70:	d1f8      	bne.n	400f64 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400f72:	6861      	ldr	r1, [r4, #4]
  400f74:	4229      	tst	r1, r5
  400f76:	d0f5      	beq.n	400f64 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400f78:	68e3      	ldr	r3, [r4, #12]
  400f7a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400f7c:	6863      	ldr	r3, [r4, #4]
  400f7e:	ea25 0503 	bic.w	r5, r5, r3
  400f82:	e7ef      	b.n	400f64 <pio_handler_process+0x20>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400f84:	4b07      	ldr	r3, [pc, #28]	; (400fa4 <pio_handler_process+0x60>)
  400f86:	681b      	ldr	r3, [r3, #0]
  400f88:	b123      	cbz	r3, 400f94 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  400f8a:	4b07      	ldr	r3, [pc, #28]	; (400fa8 <pio_handler_process+0x64>)
  400f8c:	681b      	ldr	r3, [r3, #0]
  400f8e:	b10b      	cbz	r3, 400f94 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  400f90:	4648      	mov	r0, r9
  400f92:	4798      	blx	r3
  400f94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400f98:	00400d2b 	.word	0x00400d2b
  400f9c:	00400d2f 	.word	0x00400d2f
  400fa0:	20000d98 	.word	0x20000d98
  400fa4:	20000e4c 	.word	0x20000e4c
  400fa8:	20000e0c 	.word	0x20000e0c

00400fac <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400fae:	4c18      	ldr	r4, [pc, #96]	; (401010 <pio_handler_set+0x64>)
  400fb0:	6826      	ldr	r6, [r4, #0]
  400fb2:	2e06      	cmp	r6, #6
  400fb4:	d829      	bhi.n	40100a <pio_handler_set+0x5e>
  400fb6:	f04f 0c00 	mov.w	ip, #0
  400fba:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400fbc:	4f15      	ldr	r7, [pc, #84]	; (401014 <pio_handler_set+0x68>)
  400fbe:	e004      	b.n	400fca <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400fc0:	3401      	adds	r4, #1
  400fc2:	b2e4      	uxtb	r4, r4
  400fc4:	46a4      	mov	ip, r4
  400fc6:	42a6      	cmp	r6, r4
  400fc8:	d309      	bcc.n	400fde <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400fca:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400fcc:	0125      	lsls	r5, r4, #4
  400fce:	597d      	ldr	r5, [r7, r5]
  400fd0:	428d      	cmp	r5, r1
  400fd2:	d1f5      	bne.n	400fc0 <pio_handler_set+0x14>
  400fd4:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400fd8:	686d      	ldr	r5, [r5, #4]
  400fda:	4295      	cmp	r5, r2
  400fdc:	d1f0      	bne.n	400fc0 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400fde:	4d0d      	ldr	r5, [pc, #52]	; (401014 <pio_handler_set+0x68>)
  400fe0:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400fe4:	eb05 040e 	add.w	r4, r5, lr
  400fe8:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400fec:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400fee:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400ff0:	9906      	ldr	r1, [sp, #24]
  400ff2:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400ff4:	3601      	adds	r6, #1
  400ff6:	4566      	cmp	r6, ip
		gs_ul_nb_sources++;
  400ff8:	bf04      	itt	eq
  400ffa:	4905      	ldreq	r1, [pc, #20]	; (401010 <pio_handler_set+0x64>)
  400ffc:	600e      	streq	r6, [r1, #0]
  400ffe:	4611      	mov	r1, r2
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  401000:	461a      	mov	r2, r3
  401002:	4b05      	ldr	r3, [pc, #20]	; (401018 <pio_handler_set+0x6c>)
  401004:	4798      	blx	r3

	return 0;
  401006:	2000      	movs	r0, #0
  401008:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return 1;
  40100a:	2001      	movs	r0, #1
}
  40100c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40100e:	bf00      	nop
  401010:	20000e08 	.word	0x20000e08
  401014:	20000d98 	.word	0x20000d98
  401018:	00400cf9 	.word	0x00400cf9

0040101c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40101c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40101e:	210b      	movs	r1, #11
  401020:	4801      	ldr	r0, [pc, #4]	; (401028 <PIOA_Handler+0xc>)
  401022:	4b02      	ldr	r3, [pc, #8]	; (40102c <PIOA_Handler+0x10>)
  401024:	4798      	blx	r3
  401026:	bd08      	pop	{r3, pc}
  401028:	400e0e00 	.word	0x400e0e00
  40102c:	00400f45 	.word	0x00400f45

00401030 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401030:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  401032:	210c      	movs	r1, #12
  401034:	4801      	ldr	r0, [pc, #4]	; (40103c <PIOB_Handler+0xc>)
  401036:	4b02      	ldr	r3, [pc, #8]	; (401040 <PIOB_Handler+0x10>)
  401038:	4798      	blx	r3
  40103a:	bd08      	pop	{r3, pc}
  40103c:	400e1000 	.word	0x400e1000
  401040:	00400f45 	.word	0x00400f45

00401044 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401044:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  401046:	210d      	movs	r1, #13
  401048:	4801      	ldr	r0, [pc, #4]	; (401050 <PIOC_Handler+0xc>)
  40104a:	4b02      	ldr	r3, [pc, #8]	; (401054 <PIOC_Handler+0x10>)
  40104c:	4798      	blx	r3
  40104e:	bd08      	pop	{r3, pc}
  401050:	400e1200 	.word	0x400e1200
  401054:	00400f45 	.word	0x00400f45

00401058 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401058:	4a17      	ldr	r2, [pc, #92]	; (4010b8 <pmc_switch_mck_to_pllack+0x60>)
  40105a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40105c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401060:	4318      	orrs	r0, r3
  401062:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401064:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401066:	f013 0f08 	tst.w	r3, #8
  40106a:	d10a      	bne.n	401082 <pmc_switch_mck_to_pllack+0x2a>
  40106c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401070:	4911      	ldr	r1, [pc, #68]	; (4010b8 <pmc_switch_mck_to_pllack+0x60>)
  401072:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401074:	f012 0f08 	tst.w	r2, #8
  401078:	d103      	bne.n	401082 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40107a:	3b01      	subs	r3, #1
  40107c:	d1f9      	bne.n	401072 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  40107e:	2001      	movs	r0, #1
  401080:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401082:	4a0d      	ldr	r2, [pc, #52]	; (4010b8 <pmc_switch_mck_to_pllack+0x60>)
  401084:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401086:	f023 0303 	bic.w	r3, r3, #3
  40108a:	f043 0302 	orr.w	r3, r3, #2
  40108e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401090:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401092:	f013 0f08 	tst.w	r3, #8
  401096:	d10a      	bne.n	4010ae <pmc_switch_mck_to_pllack+0x56>
  401098:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40109c:	4906      	ldr	r1, [pc, #24]	; (4010b8 <pmc_switch_mck_to_pllack+0x60>)
  40109e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4010a0:	f012 0f08 	tst.w	r2, #8
  4010a4:	d105      	bne.n	4010b2 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4010a6:	3b01      	subs	r3, #1
  4010a8:	d1f9      	bne.n	40109e <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4010aa:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4010ac:	4770      	bx	lr
	return 0;
  4010ae:	2000      	movs	r0, #0
  4010b0:	4770      	bx	lr
  4010b2:	2000      	movs	r0, #0
  4010b4:	4770      	bx	lr
  4010b6:	bf00      	nop
  4010b8:	400e0400 	.word	0x400e0400

004010bc <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4010bc:	b9c8      	cbnz	r0, 4010f2 <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4010be:	4a11      	ldr	r2, [pc, #68]	; (401104 <pmc_switch_mainck_to_xtal+0x48>)
  4010c0:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4010c2:	0209      	lsls	r1, r1, #8
  4010c4:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4010c6:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4010ca:	f023 0303 	bic.w	r3, r3, #3
  4010ce:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4010d2:	f043 0301 	orr.w	r3, r3, #1
  4010d6:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4010d8:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4010da:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010dc:	f013 0f01 	tst.w	r3, #1
  4010e0:	d0fb      	beq.n	4010da <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4010e2:	4a08      	ldr	r2, [pc, #32]	; (401104 <pmc_switch_mainck_to_xtal+0x48>)
  4010e4:	6a13      	ldr	r3, [r2, #32]
  4010e6:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4010ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4010ee:	6213      	str	r3, [r2, #32]
  4010f0:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4010f2:	4904      	ldr	r1, [pc, #16]	; (401104 <pmc_switch_mainck_to_xtal+0x48>)
  4010f4:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4010f6:	4a04      	ldr	r2, [pc, #16]	; (401108 <pmc_switch_mainck_to_xtal+0x4c>)
  4010f8:	401a      	ands	r2, r3
  4010fa:	4b04      	ldr	r3, [pc, #16]	; (40110c <pmc_switch_mainck_to_xtal+0x50>)
  4010fc:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4010fe:	620b      	str	r3, [r1, #32]
  401100:	4770      	bx	lr
  401102:	bf00      	nop
  401104:	400e0400 	.word	0x400e0400
  401108:	fec8fffc 	.word	0xfec8fffc
  40110c:	01370002 	.word	0x01370002

00401110 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401110:	4b02      	ldr	r3, [pc, #8]	; (40111c <pmc_osc_is_ready_mainck+0xc>)
  401112:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401114:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401118:	4770      	bx	lr
  40111a:	bf00      	nop
  40111c:	400e0400 	.word	0x400e0400

00401120 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401120:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401124:	4b01      	ldr	r3, [pc, #4]	; (40112c <pmc_disable_pllack+0xc>)
  401126:	629a      	str	r2, [r3, #40]	; 0x28
  401128:	4770      	bx	lr
  40112a:	bf00      	nop
  40112c:	400e0400 	.word	0x400e0400

00401130 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401130:	4b02      	ldr	r3, [pc, #8]	; (40113c <pmc_is_locked_pllack+0xc>)
  401132:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401134:	f000 0002 	and.w	r0, r0, #2
  401138:	4770      	bx	lr
  40113a:	bf00      	nop
  40113c:	400e0400 	.word	0x400e0400

00401140 <pmc_enable_periph_clk>:
	PMC->PMC_PCR = ul_id & 0x7F;
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
  401140:	2822      	cmp	r0, #34	; 0x22
  401142:	d81e      	bhi.n	401182 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401144:	281f      	cmp	r0, #31
  401146:	d80c      	bhi.n	401162 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401148:	4b11      	ldr	r3, [pc, #68]	; (401190 <pmc_enable_periph_clk+0x50>)
  40114a:	699a      	ldr	r2, [r3, #24]
  40114c:	2301      	movs	r3, #1
  40114e:	4083      	lsls	r3, r0
  401150:	4393      	bics	r3, r2
  401152:	d018      	beq.n	401186 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401154:	2301      	movs	r3, #1
  401156:	fa03 f000 	lsl.w	r0, r3, r0
  40115a:	4b0d      	ldr	r3, [pc, #52]	; (401190 <pmc_enable_periph_clk+0x50>)
  40115c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40115e:	2000      	movs	r0, #0
  401160:	4770      	bx	lr
		ul_id -= 32;
  401162:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401164:	4b0a      	ldr	r3, [pc, #40]	; (401190 <pmc_enable_periph_clk+0x50>)
  401166:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40116a:	2301      	movs	r3, #1
  40116c:	4083      	lsls	r3, r0
  40116e:	4393      	bics	r3, r2
  401170:	d00b      	beq.n	40118a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  401172:	2301      	movs	r3, #1
  401174:	fa03 f000 	lsl.w	r0, r3, r0
  401178:	4b05      	ldr	r3, [pc, #20]	; (401190 <pmc_enable_periph_clk+0x50>)
  40117a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  40117e:	2000      	movs	r0, #0
  401180:	4770      	bx	lr
		return 1;
  401182:	2001      	movs	r0, #1
  401184:	4770      	bx	lr
	return 0;
  401186:	2000      	movs	r0, #0
  401188:	4770      	bx	lr
  40118a:	2000      	movs	r0, #0
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  40118c:	4770      	bx	lr
  40118e:	bf00      	nop
  401190:	400e0400 	.word	0x400e0400

00401194 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  401194:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  401196:	0189      	lsls	r1, r1, #6
  401198:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  40119a:	2402      	movs	r4, #2
  40119c:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  40119e:	f04f 31ff 	mov.w	r1, #4294967295
  4011a2:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4011a4:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4011a6:	605a      	str	r2, [r3, #4]
}
  4011a8:	bc10      	pop	{r4}
  4011aa:	4770      	bx	lr

004011ac <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  4011ac:	0189      	lsls	r1, r1, #6
  4011ae:	2305      	movs	r3, #5
  4011b0:	5043      	str	r3, [r0, r1]
  4011b2:	4770      	bx	lr

004011b4 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  4011b4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4011b8:	61ca      	str	r2, [r1, #28]
  4011ba:	4770      	bx	lr

004011bc <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4011bc:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  4011c0:	624a      	str	r2, [r1, #36]	; 0x24
  4011c2:	4770      	bx	lr

004011c4 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4011c4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  4011c8:	6a08      	ldr	r0, [r1, #32]
}
  4011ca:	4770      	bx	lr

004011cc <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4011cc:	b4f0      	push	{r4, r5, r6, r7}
  4011ce:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4011d0:	2402      	movs	r4, #2
  4011d2:	9401      	str	r4, [sp, #4]
  4011d4:	2408      	movs	r4, #8
  4011d6:	9402      	str	r4, [sp, #8]
  4011d8:	2420      	movs	r4, #32
  4011da:	9403      	str	r4, [sp, #12]
  4011dc:	2480      	movs	r4, #128	; 0x80
  4011de:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  4011e0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4011e2:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4011e4:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  4011e6:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  4011ea:	d814      	bhi.n	401216 <tc_find_mck_divisor+0x4a>
  4011ec:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  4011ee:	42a0      	cmp	r0, r4
  4011f0:	d217      	bcs.n	401222 <tc_find_mck_divisor+0x56>
  4011f2:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  4011f4:	af01      	add	r7, sp, #4
  4011f6:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  4011fa:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  4011fe:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  401200:	4284      	cmp	r4, r0
  401202:	d30a      	bcc.n	40121a <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  401204:	4286      	cmp	r6, r0
  401206:	d90d      	bls.n	401224 <tc_find_mck_divisor+0x58>
			ul_index++) {
  401208:	3501      	adds	r5, #1
	for (ul_index = 0;
  40120a:	2d05      	cmp	r5, #5
  40120c:	d1f3      	bne.n	4011f6 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  40120e:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  401210:	b006      	add	sp, #24
  401212:	bcf0      	pop	{r4, r5, r6, r7}
  401214:	4770      	bx	lr
			return 0;
  401216:	2000      	movs	r0, #0
  401218:	e7fa      	b.n	401210 <tc_find_mck_divisor+0x44>
  40121a:	2000      	movs	r0, #0
  40121c:	e7f8      	b.n	401210 <tc_find_mck_divisor+0x44>
	return 1;
  40121e:	2001      	movs	r0, #1
  401220:	e7f6      	b.n	401210 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  401222:	2500      	movs	r5, #0
	if (p_uldiv) {
  401224:	b12a      	cbz	r2, 401232 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  401226:	a906      	add	r1, sp, #24
  401228:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  40122c:	f851 1c14 	ldr.w	r1, [r1, #-20]
  401230:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  401232:	2b00      	cmp	r3, #0
  401234:	d0f3      	beq.n	40121e <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  401236:	601d      	str	r5, [r3, #0]
	return 1;
  401238:	2001      	movs	r0, #1
  40123a:	e7e9      	b.n	401210 <tc_find_mck_divisor+0x44>

0040123c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40123c:	e7fe      	b.n	40123c <Dummy_Handler>
	...

00401240 <Reset_Handler>:
{
  401240:	b508      	push	{r3, lr}
	if (pSrc > pDest) {
  401242:	4b21      	ldr	r3, [pc, #132]	; (4012c8 <Reset_Handler+0x88>)
  401244:	4a21      	ldr	r2, [pc, #132]	; (4012cc <Reset_Handler+0x8c>)
  401246:	429a      	cmp	r2, r3
  401248:	d928      	bls.n	40129c <Reset_Handler+0x5c>
		for (; pDest < &_erelocate;) {
  40124a:	4b21      	ldr	r3, [pc, #132]	; (4012d0 <Reset_Handler+0x90>)
  40124c:	4a1e      	ldr	r2, [pc, #120]	; (4012c8 <Reset_Handler+0x88>)
  40124e:	429a      	cmp	r2, r3
  401250:	d20c      	bcs.n	40126c <Reset_Handler+0x2c>
  401252:	3b01      	subs	r3, #1
  401254:	1a9b      	subs	r3, r3, r2
  401256:	f023 0303 	bic.w	r3, r3, #3
  40125a:	3304      	adds	r3, #4
  40125c:	4413      	add	r3, r2
  40125e:	491b      	ldr	r1, [pc, #108]	; (4012cc <Reset_Handler+0x8c>)
			*pDest++ = *pSrc++;
  401260:	f851 0b04 	ldr.w	r0, [r1], #4
  401264:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  401268:	429a      	cmp	r2, r3
  40126a:	d1f9      	bne.n	401260 <Reset_Handler+0x20>
	__NOP();
  40126c:	bf00      	nop
	for (pDest = &_szero; pDest < &_ezero;) {
  40126e:	4b19      	ldr	r3, [pc, #100]	; (4012d4 <Reset_Handler+0x94>)
  401270:	4a19      	ldr	r2, [pc, #100]	; (4012d8 <Reset_Handler+0x98>)
  401272:	429a      	cmp	r2, r3
  401274:	d20a      	bcs.n	40128c <Reset_Handler+0x4c>
  401276:	3b01      	subs	r3, #1
  401278:	1a9b      	subs	r3, r3, r2
  40127a:	f023 0303 	bic.w	r3, r3, #3
  40127e:	3304      	adds	r3, #4
  401280:	4413      	add	r3, r2
		*pDest++ = 0;
  401282:	2100      	movs	r1, #0
  401284:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  401288:	429a      	cmp	r2, r3
  40128a:	d1fb      	bne.n	401284 <Reset_Handler+0x44>
	SCB->VTOR = ((uint32_t) pSrc);
  40128c:	4b13      	ldr	r3, [pc, #76]	; (4012dc <Reset_Handler+0x9c>)
  40128e:	4a14      	ldr	r2, [pc, #80]	; (4012e0 <Reset_Handler+0xa0>)
  401290:	609a      	str	r2, [r3, #8]
	__libc_init_array();
  401292:	4b14      	ldr	r3, [pc, #80]	; (4012e4 <Reset_Handler+0xa4>)
  401294:	4798      	blx	r3
	main();
  401296:	4b14      	ldr	r3, [pc, #80]	; (4012e8 <Reset_Handler+0xa8>)
  401298:	4798      	blx	r3
  40129a:	e7fe      	b.n	40129a <Reset_Handler+0x5a>
	} else if (pSrc < pDest) {
  40129c:	4b0a      	ldr	r3, [pc, #40]	; (4012c8 <Reset_Handler+0x88>)
  40129e:	4a0b      	ldr	r2, [pc, #44]	; (4012cc <Reset_Handler+0x8c>)
  4012a0:	429a      	cmp	r2, r3
  4012a2:	d2e3      	bcs.n	40126c <Reset_Handler+0x2c>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  4012a4:	4b0a      	ldr	r3, [pc, #40]	; (4012d0 <Reset_Handler+0x90>)
  4012a6:	4808      	ldr	r0, [pc, #32]	; (4012c8 <Reset_Handler+0x88>)
  4012a8:	1a18      	subs	r0, r3, r0
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  4012aa:	4611      	mov	r1, r2
  4012ac:	3a04      	subs	r2, #4
  4012ae:	4402      	add	r2, r0
		for (;nb_bytes;nb_bytes -= 4) {
  4012b0:	2800      	cmp	r0, #0
  4012b2:	d0db      	beq.n	40126c <Reset_Handler+0x2c>
  4012b4:	f1c1 0104 	rsb	r1, r1, #4
			*pDest-- = *pSrc--;
  4012b8:	f852 0904 	ldr.w	r0, [r2], #-4
  4012bc:	f843 0d04 	str.w	r0, [r3, #-4]!
		for (;nb_bytes;nb_bytes -= 4) {
  4012c0:	42ca      	cmn	r2, r1
  4012c2:	d1f9      	bne.n	4012b8 <Reset_Handler+0x78>
  4012c4:	e7d2      	b.n	40126c <Reset_Handler+0x2c>
  4012c6:	bf00      	nop
  4012c8:	20000000 	.word	0x20000000
  4012cc:	00406b9c 	.word	0x00406b9c
  4012d0:	200009b8 	.word	0x200009b8
  4012d4:	20000e88 	.word	0x20000e88
  4012d8:	200009b8 	.word	0x200009b8
  4012dc:	e000ed00 	.word	0xe000ed00
  4012e0:	00400000 	.word	0x00400000
  4012e4:	00401841 	.word	0x00401841
  4012e8:	00401755 	.word	0x00401755

004012ec <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  4012ec:	4b3c      	ldr	r3, [pc, #240]	; (4013e0 <SystemCoreClockUpdate+0xf4>)
  4012ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4012f0:	f003 0303 	and.w	r3, r3, #3
  4012f4:	2b03      	cmp	r3, #3
  4012f6:	d80e      	bhi.n	401316 <SystemCoreClockUpdate+0x2a>
  4012f8:	e8df f003 	tbb	[pc, r3]
  4012fc:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  401300:	4b38      	ldr	r3, [pc, #224]	; (4013e4 <SystemCoreClockUpdate+0xf8>)
  401302:	695b      	ldr	r3, [r3, #20]
  401304:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401308:	bf14      	ite	ne
  40130a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40130e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401312:	4b35      	ldr	r3, [pc, #212]	; (4013e8 <SystemCoreClockUpdate+0xfc>)
  401314:	601a      	str	r2, [r3, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  401316:	4b32      	ldr	r3, [pc, #200]	; (4013e0 <SystemCoreClockUpdate+0xf4>)
  401318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40131a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40131e:	2b70      	cmp	r3, #112	; 0x70
  401320:	d055      	beq.n	4013ce <SystemCoreClockUpdate+0xe2>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401322:	4b2f      	ldr	r3, [pc, #188]	; (4013e0 <SystemCoreClockUpdate+0xf4>)
  401324:	6b1a      	ldr	r2, [r3, #48]	; 0x30
		SystemCoreClock >>=
  401326:	4930      	ldr	r1, [pc, #192]	; (4013e8 <SystemCoreClockUpdate+0xfc>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401328:	f3c2 1202 	ubfx	r2, r2, #4, #3
		SystemCoreClock >>=
  40132c:	680b      	ldr	r3, [r1, #0]
  40132e:	40d3      	lsrs	r3, r2
  401330:	600b      	str	r3, [r1, #0]
  401332:	4770      	bx	lr
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  401334:	4b2a      	ldr	r3, [pc, #168]	; (4013e0 <SystemCoreClockUpdate+0xf4>)
  401336:	6a1b      	ldr	r3, [r3, #32]
  401338:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40133c:	d003      	beq.n	401346 <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL;
  40133e:	4a2b      	ldr	r2, [pc, #172]	; (4013ec <SystemCoreClockUpdate+0x100>)
  401340:	4b29      	ldr	r3, [pc, #164]	; (4013e8 <SystemCoreClockUpdate+0xfc>)
  401342:	601a      	str	r2, [r3, #0]
  401344:	e7e7      	b.n	401316 <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401346:	4a2a      	ldr	r2, [pc, #168]	; (4013f0 <SystemCoreClockUpdate+0x104>)
  401348:	4b27      	ldr	r3, [pc, #156]	; (4013e8 <SystemCoreClockUpdate+0xfc>)
  40134a:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  40134c:	4b24      	ldr	r3, [pc, #144]	; (4013e0 <SystemCoreClockUpdate+0xf4>)
  40134e:	6a1b      	ldr	r3, [r3, #32]
  401350:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401354:	2b10      	cmp	r3, #16
  401356:	d005      	beq.n	401364 <SystemCoreClockUpdate+0x78>
  401358:	2b20      	cmp	r3, #32
  40135a:	d1dc      	bne.n	401316 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40135c:	4a23      	ldr	r2, [pc, #140]	; (4013ec <SystemCoreClockUpdate+0x100>)
  40135e:	4b22      	ldr	r3, [pc, #136]	; (4013e8 <SystemCoreClockUpdate+0xfc>)
  401360:	601a      	str	r2, [r3, #0]
			break;
  401362:	e7d8      	b.n	401316 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  401364:	4a23      	ldr	r2, [pc, #140]	; (4013f4 <SystemCoreClockUpdate+0x108>)
  401366:	4b20      	ldr	r3, [pc, #128]	; (4013e8 <SystemCoreClockUpdate+0xfc>)
  401368:	601a      	str	r2, [r3, #0]
			break;
  40136a:	e7d4      	b.n	401316 <SystemCoreClockUpdate+0x2a>
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  40136c:	4b1c      	ldr	r3, [pc, #112]	; (4013e0 <SystemCoreClockUpdate+0xf4>)
  40136e:	6a1b      	ldr	r3, [r3, #32]
  401370:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401374:	d018      	beq.n	4013a8 <SystemCoreClockUpdate+0xbc>
				SystemCoreClock = CHIP_FREQ_XTAL;
  401376:	4a1d      	ldr	r2, [pc, #116]	; (4013ec <SystemCoreClockUpdate+0x100>)
  401378:	4b1b      	ldr	r3, [pc, #108]	; (4013e8 <SystemCoreClockUpdate+0xfc>)
  40137a:	601a      	str	r2, [r3, #0]
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  40137c:	4b18      	ldr	r3, [pc, #96]	; (4013e0 <SystemCoreClockUpdate+0xf4>)
  40137e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401380:	f003 0303 	and.w	r3, r3, #3
  401384:	2b02      	cmp	r3, #2
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  401386:	4a16      	ldr	r2, [pc, #88]	; (4013e0 <SystemCoreClockUpdate+0xf4>)
  401388:	bf07      	ittee	eq
  40138a:	6a91      	ldreq	r1, [r2, #40]	; 0x28
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  40138c:	6a92      	ldreq	r2, [r2, #40]	; 0x28
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40138e:	6ad1      	ldrne	r1, [r2, #44]	; 0x2c
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  401390:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  401392:	4815      	ldr	r0, [pc, #84]	; (4013e8 <SystemCoreClockUpdate+0xfc>)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  401394:	f3c1 410a 	ubfx	r1, r1, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  401398:	6803      	ldr	r3, [r0, #0]
  40139a:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_DIVB_Pos));
  40139e:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4013a0:	fbb3 f3f2 	udiv	r3, r3, r2
  4013a4:	6003      	str	r3, [r0, #0]
  4013a6:	e7b6      	b.n	401316 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013a8:	4a11      	ldr	r2, [pc, #68]	; (4013f0 <SystemCoreClockUpdate+0x104>)
  4013aa:	4b0f      	ldr	r3, [pc, #60]	; (4013e8 <SystemCoreClockUpdate+0xfc>)
  4013ac:	601a      	str	r2, [r3, #0]
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4013ae:	4b0c      	ldr	r3, [pc, #48]	; (4013e0 <SystemCoreClockUpdate+0xf4>)
  4013b0:	6a1b      	ldr	r3, [r3, #32]
  4013b2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013b6:	2b10      	cmp	r3, #16
  4013b8:	d005      	beq.n	4013c6 <SystemCoreClockUpdate+0xda>
  4013ba:	2b20      	cmp	r3, #32
  4013bc:	d1de      	bne.n	40137c <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4013be:	4a0b      	ldr	r2, [pc, #44]	; (4013ec <SystemCoreClockUpdate+0x100>)
  4013c0:	4b09      	ldr	r3, [pc, #36]	; (4013e8 <SystemCoreClockUpdate+0xfc>)
  4013c2:	601a      	str	r2, [r3, #0]
					break;
  4013c4:	e7da      	b.n	40137c <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4013c6:	4a0b      	ldr	r2, [pc, #44]	; (4013f4 <SystemCoreClockUpdate+0x108>)
  4013c8:	4b07      	ldr	r3, [pc, #28]	; (4013e8 <SystemCoreClockUpdate+0xfc>)
  4013ca:	601a      	str	r2, [r3, #0]
					break;
  4013cc:	e7d6      	b.n	40137c <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  4013ce:	4a06      	ldr	r2, [pc, #24]	; (4013e8 <SystemCoreClockUpdate+0xfc>)
  4013d0:	6813      	ldr	r3, [r2, #0]
  4013d2:	4909      	ldr	r1, [pc, #36]	; (4013f8 <SystemCoreClockUpdate+0x10c>)
  4013d4:	fba1 1303 	umull	r1, r3, r1, r3
  4013d8:	085b      	lsrs	r3, r3, #1
  4013da:	6013      	str	r3, [r2, #0]
  4013dc:	4770      	bx	lr
  4013de:	bf00      	nop
  4013e0:	400e0400 	.word	0x400e0400
  4013e4:	400e1410 	.word	0x400e1410
  4013e8:	20000008 	.word	0x20000008
  4013ec:	00b71b00 	.word	0x00b71b00
  4013f0:	003d0900 	.word	0x003d0900
  4013f4:	007a1200 	.word	0x007a1200
  4013f8:	aaaaaaab 	.word	0xaaaaaaab

004013fc <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  4013fc:	4b1a      	ldr	r3, [pc, #104]	; (401468 <system_init_flash+0x6c>)
  4013fe:	4298      	cmp	r0, r3
  401400:	d914      	bls.n	40142c <system_init_flash+0x30>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  401402:	4b1a      	ldr	r3, [pc, #104]	; (40146c <system_init_flash+0x70>)
  401404:	4298      	cmp	r0, r3
  401406:	d919      	bls.n	40143c <system_init_flash+0x40>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  401408:	4b19      	ldr	r3, [pc, #100]	; (401470 <system_init_flash+0x74>)
  40140a:	4298      	cmp	r0, r3
  40140c:	d91d      	bls.n	40144a <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  40140e:	4b19      	ldr	r3, [pc, #100]	; (401474 <system_init_flash+0x78>)
  401410:	4298      	cmp	r0, r3
  401412:	d921      	bls.n	401458 <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  401414:	4b18      	ldr	r3, [pc, #96]	; (401478 <system_init_flash+0x7c>)
  401416:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401418:	bf94      	ite	ls
  40141a:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40141e:	4b17      	ldrhi	r3, [pc, #92]	; (40147c <system_init_flash+0x80>)
  401420:	4a17      	ldr	r2, [pc, #92]	; (401480 <system_init_flash+0x84>)
  401422:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401424:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401428:	6013      	str	r3, [r2, #0]
  40142a:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40142c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  401430:	4a13      	ldr	r2, [pc, #76]	; (401480 <system_init_flash+0x84>)
  401432:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401434:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401438:	6013      	str	r3, [r2, #0]
  40143a:	4770      	bx	lr
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40143c:	4b11      	ldr	r3, [pc, #68]	; (401484 <system_init_flash+0x88>)
  40143e:	4a10      	ldr	r2, [pc, #64]	; (401480 <system_init_flash+0x84>)
  401440:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401442:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401446:	6013      	str	r3, [r2, #0]
  401448:	4770      	bx	lr
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40144a:	4b0f      	ldr	r3, [pc, #60]	; (401488 <system_init_flash+0x8c>)
  40144c:	4a0c      	ldr	r2, [pc, #48]	; (401480 <system_init_flash+0x84>)
  40144e:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401450:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401454:	6013      	str	r3, [r2, #0]
  401456:	4770      	bx	lr
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401458:	4b0c      	ldr	r3, [pc, #48]	; (40148c <system_init_flash+0x90>)
  40145a:	4a09      	ldr	r2, [pc, #36]	; (401480 <system_init_flash+0x84>)
  40145c:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40145e:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401462:	6013      	str	r3, [r2, #0]
  401464:	4770      	bx	lr
  401466:	bf00      	nop
  401468:	01312cff 	.word	0x01312cff
  40146c:	026259ff 	.word	0x026259ff
  401470:	039386ff 	.word	0x039386ff
  401474:	04c4b3ff 	.word	0x04c4b3ff
  401478:	05f5e0ff 	.word	0x05f5e0ff
  40147c:	04000500 	.word	0x04000500
  401480:	400e0a00 	.word	0x400e0a00
  401484:	04000100 	.word	0x04000100
  401488:	04000200 	.word	0x04000200
  40148c:	04000300 	.word	0x04000300

00401490 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401490:	4b0a      	ldr	r3, [pc, #40]	; (4014bc <_sbrk+0x2c>)
  401492:	681b      	ldr	r3, [r3, #0]
  401494:	b153      	cbz	r3, 4014ac <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  401496:	4b09      	ldr	r3, [pc, #36]	; (4014bc <_sbrk+0x2c>)
  401498:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40149a:	181a      	adds	r2, r3, r0
  40149c:	4908      	ldr	r1, [pc, #32]	; (4014c0 <_sbrk+0x30>)
  40149e:	4291      	cmp	r1, r2
  4014a0:	db08      	blt.n	4014b4 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4014a2:	4610      	mov	r0, r2
  4014a4:	4a05      	ldr	r2, [pc, #20]	; (4014bc <_sbrk+0x2c>)
  4014a6:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4014a8:	4618      	mov	r0, r3
  4014aa:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4014ac:	4a05      	ldr	r2, [pc, #20]	; (4014c4 <_sbrk+0x34>)
  4014ae:	4b03      	ldr	r3, [pc, #12]	; (4014bc <_sbrk+0x2c>)
  4014b0:	601a      	str	r2, [r3, #0]
  4014b2:	e7f0      	b.n	401496 <_sbrk+0x6>
		return (caddr_t) -1;	
  4014b4:	f04f 30ff 	mov.w	r0, #4294967295
}
  4014b8:	4770      	bx	lr
  4014ba:	bf00      	nop
  4014bc:	20000e10 	.word	0x20000e10
  4014c0:	20027ffc 	.word	0x20027ffc
  4014c4:	20003e88 	.word	0x20003e88

004014c8 <push_button_handle>:

/************************************************************************/
/* HANDLERS                                                             */
/************************************************************************/
static void push_button_handle(uint32_t id, uint32_t mask)
{
  4014c8:	b570      	push	{r4, r5, r6, lr}
  4014ca:	b084      	sub	sp, #16
	//adc_start(ADC);  //dispara converso AD pelo boto
	static unsigned int contagem =0;
	char buffer[10];
	sprintf (buffer, "%d", contagem);  //monta string
  4014cc:	4c0e      	ldr	r4, [pc, #56]	; (401508 <push_button_handle+0x40>)
  4014ce:	6822      	ldr	r2, [r4, #0]
  4014d0:	490e      	ldr	r1, [pc, #56]	; (40150c <push_button_handle+0x44>)
  4014d2:	a801      	add	r0, sp, #4
  4014d4:	4b0e      	ldr	r3, [pc, #56]	; (401510 <push_button_handle+0x48>)
  4014d6:	4798      	blx	r3
	
	// Desenha retngulo
	ili93xx_set_foreground_color(COLOR_WHITE);
  4014d8:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  4014dc:	4d0d      	ldr	r5, [pc, #52]	; (401514 <push_button_handle+0x4c>)
  4014de:	47a8      	blx	r5
	ili93xx_draw_filled_rectangle(135, 250, 240, 275);
  4014e0:	f240 1313 	movw	r3, #275	; 0x113
  4014e4:	22f0      	movs	r2, #240	; 0xf0
  4014e6:	21fa      	movs	r1, #250	; 0xfa
  4014e8:	2087      	movs	r0, #135	; 0x87
  4014ea:	4e0b      	ldr	r6, [pc, #44]	; (401518 <push_button_handle+0x50>)
  4014ec:	47b0      	blx	r6
	
	// Escreve uma String no LCD na posio 140, 255
	ili93xx_set_foreground_color(COLOR_BLACK);
  4014ee:	2000      	movs	r0, #0
  4014f0:	47a8      	blx	r5
	ili93xx_draw_string(140, 255, (uint8_t*) buffer);
  4014f2:	aa01      	add	r2, sp, #4
  4014f4:	21ff      	movs	r1, #255	; 0xff
  4014f6:	208c      	movs	r0, #140	; 0x8c
  4014f8:	4b08      	ldr	r3, [pc, #32]	; (40151c <push_button_handle+0x54>)
  4014fa:	4798      	blx	r3
	contagem++;	  //incrementa contador de liberao do boto
  4014fc:	6823      	ldr	r3, [r4, #0]
  4014fe:	3301      	adds	r3, #1
  401500:	6023      	str	r3, [r4, #0]
}
  401502:	b004      	add	sp, #16
  401504:	bd70      	pop	{r4, r5, r6, pc}
  401506:	bf00      	nop
  401508:	20000e14 	.word	0x20000e14
  40150c:	004068e0 	.word	0x004068e0
  401510:	0040192d 	.word	0x0040192d
  401514:	004005bd 	.word	0x004005bd
  401518:	00400a05 	.word	0x00400a05
  40151c:	00400acd 	.word	0x00400acd

00401520 <TC0_Handler>:

// Interrupt service routine - INTERRUPO do TIMER
void TC_Handler(void)
{
  401520:	b508      	push	{r3, lr}
	tc_get_status(TC,CHANNEL);  //l status do canal do timer, limpando o bit que indica que a contagem = registro RC
  401522:	2100      	movs	r1, #0
  401524:	4803      	ldr	r0, [pc, #12]	; (401534 <TC0_Handler+0x14>)
  401526:	4b04      	ldr	r3, [pc, #16]	; (401538 <TC0_Handler+0x18>)
  401528:	4798      	blx	r3
							    //preparando para a prxima interrupo
	adc_start(ADC);				//dispara converso AD
  40152a:	4804      	ldr	r0, [pc, #16]	; (40153c <TC0_Handler+0x1c>)
  40152c:	4b04      	ldr	r3, [pc, #16]	; (401540 <TC0_Handler+0x20>)
  40152e:	4798      	blx	r3
  401530:	bd08      	pop	{r3, pc}
  401532:	bf00      	nop
  401534:	40010000 	.word	0x40010000
  401538:	004011c5 	.word	0x004011c5
  40153c:	40038000 	.word	0x40038000
  401540:	00400bdb 	.word	0x00400bdb

00401544 <ADC_Handler>:

/**
* \brief ADC interrupt handler.
*/
void ADC_Handler(void)
{
  401544:	b530      	push	{r4, r5, lr}
  401546:	b085      	sub	sp, #20
	uint16_t result;

	if ((adc_get_status(ADC) & ADC_ISR_DRDY) == ADC_ISR_DRDY)
  401548:	4810      	ldr	r0, [pc, #64]	; (40158c <ADC_Handler+0x48>)
  40154a:	4b11      	ldr	r3, [pc, #68]	; (401590 <ADC_Handler+0x4c>)
  40154c:	4798      	blx	r3
  40154e:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
  401552:	d101      	bne.n	401558 <ADC_Handler+0x14>
		
		// Escreve uma String no LCD na posio 140, 180
		ili93xx_set_foreground_color(COLOR_BLACK);
		ili93xx_draw_string(140, 180, (uint8_t*) buffer); 
	}
}
  401554:	b005      	add	sp, #20
  401556:	bd30      	pop	{r4, r5, pc}
		result = adc_get_latest_value(ADC);
  401558:	480c      	ldr	r0, [pc, #48]	; (40158c <ADC_Handler+0x48>)
  40155a:	4b0e      	ldr	r3, [pc, #56]	; (401594 <ADC_Handler+0x50>)
  40155c:	4798      	blx	r3
		sprintf (buffer, "%d", result);  //monta string
  40155e:	b282      	uxth	r2, r0
  401560:	490d      	ldr	r1, [pc, #52]	; (401598 <ADC_Handler+0x54>)
  401562:	a801      	add	r0, sp, #4
  401564:	4b0d      	ldr	r3, [pc, #52]	; (40159c <ADC_Handler+0x58>)
  401566:	4798      	blx	r3
		ili93xx_set_foreground_color(COLOR_WHITE);
  401568:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  40156c:	4c0c      	ldr	r4, [pc, #48]	; (4015a0 <ADC_Handler+0x5c>)
  40156e:	47a0      	blx	r4
		ili93xx_draw_filled_rectangle(135, 175, 240, 200);
  401570:	23c8      	movs	r3, #200	; 0xc8
  401572:	22f0      	movs	r2, #240	; 0xf0
  401574:	21af      	movs	r1, #175	; 0xaf
  401576:	2087      	movs	r0, #135	; 0x87
  401578:	4d0a      	ldr	r5, [pc, #40]	; (4015a4 <ADC_Handler+0x60>)
  40157a:	47a8      	blx	r5
		ili93xx_set_foreground_color(COLOR_BLACK);
  40157c:	2000      	movs	r0, #0
  40157e:	47a0      	blx	r4
		ili93xx_draw_string(140, 180, (uint8_t*) buffer); 
  401580:	aa01      	add	r2, sp, #4
  401582:	21b4      	movs	r1, #180	; 0xb4
  401584:	208c      	movs	r0, #140	; 0x8c
  401586:	4b08      	ldr	r3, [pc, #32]	; (4015a8 <ADC_Handler+0x64>)
  401588:	4798      	blx	r3
}
  40158a:	e7e3      	b.n	401554 <ADC_Handler+0x10>
  40158c:	40038000 	.word	0x40038000
  401590:	00400bf3 	.word	0x00400bf3
  401594:	00400beb 	.word	0x00400beb
  401598:	004068e0 	.word	0x004068e0
  40159c:	0040192d 	.word	0x0040192d
  4015a0:	004005bd 	.word	0x004005bd
  4015a4:	00400a05 	.word	0x00400a05
  4015a8:	00400acd 	.word	0x00400acd

004015ac <configure_lcd>:

/************************************************************************/
/* CONFIGs                                                              */
/************************************************************************/
void configure_lcd()
{
  4015ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	/** Enable peripheral clock */
	pmc_enable_periph_clk(ID_SMC);
  4015b0:	200a      	movs	r0, #10
  4015b2:	4b1e      	ldr	r3, [pc, #120]	; (40162c <configure_lcd+0x80>)
  4015b4:	4798      	blx	r3

	/** Configure SMC interface for Lcd */
	smc_set_setup_timing(SMC, ILI93XX_LCD_CS, SMC_SETUP_NWE_SETUP(2)
  4015b6:	4c1e      	ldr	r4, [pc, #120]	; (401630 <configure_lcd+0x84>)
  4015b8:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
  4015bc:	2101      	movs	r1, #1
  4015be:	4620      	mov	r0, r4
  4015c0:	4b1c      	ldr	r3, [pc, #112]	; (401634 <configure_lcd+0x88>)
  4015c2:	4798      	blx	r3
	| SMC_SETUP_NCS_WR_SETUP(2)
	| SMC_SETUP_NRD_SETUP(2)
	| SMC_SETUP_NCS_RD_SETUP(2));
	
	smc_set_pulse_timing(SMC, ILI93XX_LCD_CS, SMC_PULSE_NWE_PULSE(4)
  4015c4:	4a1c      	ldr	r2, [pc, #112]	; (401638 <configure_lcd+0x8c>)
  4015c6:	2101      	movs	r1, #1
  4015c8:	4620      	mov	r0, r4
  4015ca:	4b1c      	ldr	r3, [pc, #112]	; (40163c <configure_lcd+0x90>)
  4015cc:	4798      	blx	r3
	| SMC_PULSE_NCS_WR_PULSE(4)
	| SMC_PULSE_NRD_PULSE(10)
	| SMC_PULSE_NCS_RD_PULSE(10));
	
	smc_set_cycle_timing(SMC, ILI93XX_LCD_CS, SMC_CYCLE_NWE_CYCLE(10)
  4015ce:	4a1c      	ldr	r2, [pc, #112]	; (401640 <configure_lcd+0x94>)
  4015d0:	2101      	movs	r1, #1
  4015d2:	4620      	mov	r0, r4
  4015d4:	4b1b      	ldr	r3, [pc, #108]	; (401644 <configure_lcd+0x98>)
  4015d6:	4798      	blx	r3
	| SMC_CYCLE_NRD_CYCLE(22));
	
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
  4015d8:	2203      	movs	r2, #3
  4015da:	2101      	movs	r1, #1
  4015dc:	4620      	mov	r0, r4
  4015de:	4b1a      	ldr	r3, [pc, #104]	; (401648 <configure_lcd+0x9c>)
  4015e0:	4798      	blx	r3
	| SMC_MODE_WRITE_MODE);

	/** Initialize display parameter */
	g_ili93xx_display_opt.ul_width = ILI93XX_LCD_WIDTH;
  4015e2:	4d1a      	ldr	r5, [pc, #104]	; (40164c <configure_lcd+0xa0>)
  4015e4:	26f0      	movs	r6, #240	; 0xf0
  4015e6:	602e      	str	r6, [r5, #0]
	g_ili93xx_display_opt.ul_height = ILI93XX_LCD_HEIGHT;
  4015e8:	f44f 77a0 	mov.w	r7, #320	; 0x140
  4015ec:	606f      	str	r7, [r5, #4]
	g_ili93xx_display_opt.foreground_color = COLOR_BLACK;
  4015ee:	2400      	movs	r4, #0
  4015f0:	60ac      	str	r4, [r5, #8]
	g_ili93xx_display_opt.background_color = COLOR_WHITE;
  4015f2:	f06f 487f 	mvn.w	r8, #4278190080	; 0xff000000
  4015f6:	f8c5 800c 	str.w	r8, [r5, #12]

	/** Switch off backlight */
	aat31xx_disable_backlight();
  4015fa:	4b15      	ldr	r3, [pc, #84]	; (401650 <configure_lcd+0xa4>)
  4015fc:	4798      	blx	r3

	/** Initialize LCD */
	ili93xx_init(&g_ili93xx_display_opt);
  4015fe:	4628      	mov	r0, r5
  401600:	4b14      	ldr	r3, [pc, #80]	; (401654 <configure_lcd+0xa8>)
  401602:	4798      	blx	r3

	/** Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  401604:	2008      	movs	r0, #8
  401606:	4b14      	ldr	r3, [pc, #80]	; (401658 <configure_lcd+0xac>)
  401608:	4798      	blx	r3

	ili93xx_set_foreground_color(COLOR_WHITE);
  40160a:	4640      	mov	r0, r8
  40160c:	4b13      	ldr	r3, [pc, #76]	; (40165c <configure_lcd+0xb0>)
  40160e:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH,
  401610:	463b      	mov	r3, r7
  401612:	4632      	mov	r2, r6
  401614:	4621      	mov	r1, r4
  401616:	4620      	mov	r0, r4
  401618:	4d11      	ldr	r5, [pc, #68]	; (401660 <configure_lcd+0xb4>)
  40161a:	47a8      	blx	r5
	ILI93XX_LCD_HEIGHT);
	/** Turn on LCD */
	ili93xx_display_on();
  40161c:	4b11      	ldr	r3, [pc, #68]	; (401664 <configure_lcd+0xb8>)
  40161e:	4798      	blx	r3
	ili93xx_set_cursor_position(0, 0);
  401620:	4621      	mov	r1, r4
  401622:	4620      	mov	r0, r4
  401624:	4b10      	ldr	r3, [pc, #64]	; (401668 <configure_lcd+0xbc>)
  401626:	4798      	blx	r3
  401628:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40162c:	00401141 	.word	0x00401141
  401630:	400e0000 	.word	0x400e0000
  401634:	00400361 	.word	0x00400361
  401638:	0a0a0404 	.word	0x0a0a0404
  40163c:	00400367 	.word	0x00400367
  401640:	0016000a 	.word	0x0016000a
  401644:	0040036f 	.word	0x0040036f
  401648:	00400377 	.word	0x00400377
  40164c:	20000e50 	.word	0x20000e50
  401650:	0040033d 	.word	0x0040033d
  401654:	004006a5 	.word	0x004006a5
  401658:	004002e1 	.word	0x004002e1
  40165c:	004005bd 	.word	0x004005bd
  401660:	00400a05 	.word	0x00400a05
  401664:	00400589 	.word	0x00400589
  401668:	0040067d 	.word	0x0040067d

0040166c <configure_botao>:
}

void configure_botao(void)
{
  40166c:	b530      	push	{r4, r5, lr}
  40166e:	b083      	sub	sp, #12
	pmc_enable_periph_clk(ID_PIOB);
  401670:	200c      	movs	r0, #12
  401672:	4b11      	ldr	r3, [pc, #68]	; (4016b8 <configure_botao+0x4c>)
  401674:	4798      	blx	r3
	
	pio_set_input(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR);
  401676:	4c11      	ldr	r4, [pc, #68]	; (4016bc <configure_botao+0x50>)
  401678:	2279      	movs	r2, #121	; 0x79
  40167a:	2108      	movs	r1, #8
  40167c:	4620      	mov	r0, r4
  40167e:	4b10      	ldr	r3, [pc, #64]	; (4016c0 <configure_botao+0x54>)
  401680:	4798      	blx	r3
	pio_set_debounce_filter(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, 10);
  401682:	220a      	movs	r2, #10
  401684:	2108      	movs	r1, #8
  401686:	4620      	mov	r0, r4
  401688:	4b0e      	ldr	r3, [pc, #56]	; (4016c4 <configure_botao+0x58>)
  40168a:	4798      	blx	r3
	pio_handler_set(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_ID,PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR ,push_button_handle);//borda de subida
  40168c:	4b0e      	ldr	r3, [pc, #56]	; (4016c8 <configure_botao+0x5c>)
  40168e:	9300      	str	r3, [sp, #0]
  401690:	2379      	movs	r3, #121	; 0x79
  401692:	2208      	movs	r2, #8
  401694:	210c      	movs	r1, #12
  401696:	4620      	mov	r0, r4
  401698:	4d0c      	ldr	r5, [pc, #48]	; (4016cc <configure_botao+0x60>)
  40169a:	47a8      	blx	r5
	pio_enable_interrupt(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK);
  40169c:	2108      	movs	r1, #8
  40169e:	4620      	mov	r0, r4
  4016a0:	4b0b      	ldr	r3, [pc, #44]	; (4016d0 <configure_botao+0x64>)
  4016a2:	4798      	blx	r3
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  4016a4:	4b0b      	ldr	r3, [pc, #44]	; (4016d4 <configure_botao+0x68>)
  4016a6:	2250      	movs	r2, #80	; 0x50
  4016a8:	f883 230c 	strb.w	r2, [r3, #780]	; 0x30c
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4016ac:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  4016b0:	601a      	str	r2, [r3, #0]
	NVIC_SetPriority( PIN_PUSHBUTTON_1_ID, 5);
	NVIC_EnableIRQ( PIN_PUSHBUTTON_1_ID);
}
  4016b2:	b003      	add	sp, #12
  4016b4:	bd30      	pop	{r4, r5, pc}
  4016b6:	bf00      	nop
  4016b8:	00401141 	.word	0x00401141
  4016bc:	400e1000 	.word	0x400e1000
  4016c0:	00400ca1 	.word	0x00400ca1
  4016c4:	00400bf7 	.word	0x00400bf7
  4016c8:	004014c9 	.word	0x004014c9
  4016cc:	00400fad 	.word	0x00400fad
  4016d0:	00400d27 	.word	0x00400d27
  4016d4:	e000e100 	.word	0xe000e100

004016d8 <configure_adc>:


void configure_adc(void)
{
  4016d8:	b538      	push	{r3, r4, r5, lr}
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(ID_ADC);
  4016da:	201d      	movs	r0, #29
  4016dc:	4b13      	ldr	r3, [pc, #76]	; (40172c <configure_adc+0x54>)
  4016de:	4798      	blx	r3
	*/
	/* Formula:
	*     Startup  Time = startup value / ADCClock
	*     Startup time = 64 / 6.4MHz = 10 us
	*/
	adc_init(ADC, sysclk_get_cpu_hz(), 6400000, STARTUP_TIME);
  4016e0:	4c13      	ldr	r4, [pc, #76]	; (401730 <configure_adc+0x58>)
  4016e2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  4016e6:	4a13      	ldr	r2, [pc, #76]	; (401734 <configure_adc+0x5c>)
  4016e8:	4913      	ldr	r1, [pc, #76]	; (401738 <configure_adc+0x60>)
  4016ea:	4620      	mov	r0, r4
  4016ec:	4d13      	ldr	r5, [pc, #76]	; (40173c <configure_adc+0x64>)
  4016ee:	47a8      	blx	r5
	*
	*     Transfer Time = (1 * 2 + 3) / 6.4MHz = 781 ns
	*     Tracking Time = (1 + 1) / 6.4MHz = 312 ns
	*     Settling Time = 3 / 6.4MHz = 469 ns
	*/
	adc_configure_timing(ADC, TRACKING_TIME	, ADC_SETTLING_TIME_3, TRANSFER_PERIOD);
  4016f0:	2302      	movs	r3, #2
  4016f2:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
  4016f6:	210f      	movs	r1, #15
  4016f8:	4620      	mov	r0, r4
  4016fa:	4d11      	ldr	r5, [pc, #68]	; (401740 <configure_adc+0x68>)
  4016fc:	47a8      	blx	r5

	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);
  4016fe:	2200      	movs	r2, #0
  401700:	4611      	mov	r1, r2
  401702:	4620      	mov	r0, r4
  401704:	4b0f      	ldr	r3, [pc, #60]	; (401744 <configure_adc+0x6c>)
  401706:	4798      	blx	r3

	/* Enable channel for potentiometer. */
	adc_enable_channel(ADC, ADC_CHANNEL);
  401708:	2105      	movs	r1, #5
  40170a:	4620      	mov	r0, r4
  40170c:	4b0e      	ldr	r3, [pc, #56]	; (401748 <configure_adc+0x70>)
  40170e:	4798      	blx	r3
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  401710:	4b0e      	ldr	r3, [pc, #56]	; (40174c <configure_adc+0x74>)
  401712:	2250      	movs	r2, #80	; 0x50
  401714:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401718:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40171c:	601a      	str	r2, [r3, #0]

	/* Start conversion. */
	//adc_start(ADC);

	/* Enable ADC channel interrupt. */
	adc_enable_interrupt(ADC, ADC_IER_DRDY);
  40171e:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  401722:	4620      	mov	r0, r4
  401724:	4b0a      	ldr	r3, [pc, #40]	; (401750 <configure_adc+0x78>)
  401726:	4798      	blx	r3
  401728:	bd38      	pop	{r3, r4, r5, pc}
  40172a:	bf00      	nop
  40172c:	00401141 	.word	0x00401141
  401730:	40038000 	.word	0x40038000
  401734:	0061a800 	.word	0x0061a800
  401738:	07270e00 	.word	0x07270e00
  40173c:	00400b7d 	.word	0x00400b7d
  401740:	00400bbf 	.word	0x00400bbf
  401744:	00400bb1 	.word	0x00400bb1
  401748:	00400be1 	.word	0x00400be1
  40174c:	e000e100 	.word	0xe000e100
  401750:	00400bef 	.word	0x00400bef

00401754 <main>:

/************************************************************************/
/* MAIN                                                                 */
/************************************************************************/
int main(void)
{
  401754:	b500      	push	{lr}
  401756:	b085      	sub	sp, #20
	sysclk_init();
  401758:	4b25      	ldr	r3, [pc, #148]	; (4017f0 <main+0x9c>)
  40175a:	4798      	blx	r3
	board_init();
  40175c:	4b25      	ldr	r3, [pc, #148]	; (4017f4 <main+0xa0>)
  40175e:	4798      	blx	r3

	configure_lcd();
  401760:	4b25      	ldr	r3, [pc, #148]	; (4017f8 <main+0xa4>)
  401762:	4798      	blx	r3
	configure_botao();
  401764:	4b25      	ldr	r3, [pc, #148]	; (4017fc <main+0xa8>)
  401766:	4798      	blx	r3
	configure_adc();
  401768:	4b25      	ldr	r3, [pc, #148]	; (401800 <main+0xac>)
  40176a:	4798      	blx	r3
	pmc_enable_periph_clk(ID_TC);   //habilita o clock para o mdulo timer (no caso timer 0)
  40176c:	2017      	movs	r0, #23
  40176e:	4b25      	ldr	r3, [pc, #148]	; (401804 <main+0xb0>)
  401770:	4798      	blx	r3
	tc_find_mck_divisor( freq_desejada, ul_sysclk, &ul_div, &ul_tcclks,	BOARD_MCK); 
  401772:	4c25      	ldr	r4, [pc, #148]	; (401808 <main+0xb4>)
  401774:	9400      	str	r4, [sp, #0]
  401776:	ab03      	add	r3, sp, #12
  401778:	aa02      	add	r2, sp, #8
  40177a:	4621      	mov	r1, r4
  40177c:	200a      	movs	r0, #10
  40177e:	4d23      	ldr	r5, [pc, #140]	; (40180c <main+0xb8>)
  401780:	47a8      	blx	r5
	tc_init(TC, CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  401782:	4d23      	ldr	r5, [pc, #140]	; (401810 <main+0xbc>)
  401784:	9a03      	ldr	r2, [sp, #12]
  401786:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  40178a:	2100      	movs	r1, #0
  40178c:	4628      	mov	r0, r5
  40178e:	4b21      	ldr	r3, [pc, #132]	; (401814 <main+0xc0>)
  401790:	4798      	blx	r3
	counts = (ul_sysclk/ul_div)/freq_desejada;
  401792:	9a02      	ldr	r2, [sp, #8]
  401794:	fbb4 f2f2 	udiv	r2, r4, r2
  401798:	4b1f      	ldr	r3, [pc, #124]	; (401818 <main+0xc4>)
  40179a:	fba3 3202 	umull	r3, r2, r3, r2
	tc_write_rc(TC, CHANNEL, counts);  //escreve valor no registro RC do timer e canal utilizados.
  40179e:	08d2      	lsrs	r2, r2, #3
  4017a0:	2100      	movs	r1, #0
  4017a2:	4628      	mov	r0, r5
  4017a4:	4b1d      	ldr	r3, [pc, #116]	; (40181c <main+0xc8>)
  4017a6:	4798      	blx	r3
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4017a8:	4b1d      	ldr	r3, [pc, #116]	; (401820 <main+0xcc>)
  4017aa:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  4017ae:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  4017b2:	2140      	movs	r1, #64	; 0x40
  4017b4:	f883 1317 	strb.w	r1, [r3, #791]	; 0x317
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4017b8:	601a      	str	r2, [r3, #0]
	tc_enable_interrupt(TC,	CHANNEL, TC_IER_CPCS); // habilita interrupo timer 0 canal 0 e habilita interrupo
  4017ba:	2210      	movs	r2, #16
  4017bc:	2100      	movs	r1, #0
  4017be:	4628      	mov	r0, r5
  4017c0:	4b18      	ldr	r3, [pc, #96]	; (401824 <main+0xd0>)
  4017c2:	4798      	blx	r3
	tc_start(TC, CHANNEL); //dispara a contagem do timer counter no timer e canal programados.
  4017c4:	2100      	movs	r1, #0
  4017c6:	4628      	mov	r0, r5
  4017c8:	4b17      	ldr	r3, [pc, #92]	; (401828 <main+0xd4>)
  4017ca:	4798      	blx	r3
	tc_config(10);  //gera interrupo a cada 10 Hz (100 ms)

	/** Draw text, image and basic shapes on the LCD */
	ili93xx_set_foreground_color(COLOR_BLACK);
  4017cc:	2000      	movs	r0, #0
  4017ce:	4b17      	ldr	r3, [pc, #92]	; (40182c <main+0xd8>)
  4017d0:	4798      	blx	r3
	ili93xx_draw_string(10, 20, (uint8_t *)"Aula-ADC com Timer"); //escreve ttulo
  4017d2:	4a17      	ldr	r2, [pc, #92]	; (401830 <main+0xdc>)
  4017d4:	2114      	movs	r1, #20
  4017d6:	200a      	movs	r0, #10
  4017d8:	4c16      	ldr	r4, [pc, #88]	; (401834 <main+0xe0>)
  4017da:	47a0      	blx	r4
	ili93xx_draw_string(10, 180, (uint8_t *)"Conversor"); //escreve label fixo para valor da converso AD
  4017dc:	4a16      	ldr	r2, [pc, #88]	; (401838 <main+0xe4>)
  4017de:	21b4      	movs	r1, #180	; 0xb4
  4017e0:	200a      	movs	r0, #10
  4017e2:	47a0      	blx	r4
	ili93xx_draw_string(10, 255, (uint8_t *)"Contagem"); //escreve label fixo para valor da contagem do boto
  4017e4:	4a15      	ldr	r2, [pc, #84]	; (40183c <main+0xe8>)
  4017e6:	21ff      	movs	r1, #255	; 0xff
  4017e8:	200a      	movs	r0, #10
  4017ea:	47a0      	blx	r4
  4017ec:	e7fe      	b.n	4017ec <main+0x98>
  4017ee:	bf00      	nop
  4017f0:	00400139 	.word	0x00400139
  4017f4:	0040019d 	.word	0x0040019d
  4017f8:	004015ad 	.word	0x004015ad
  4017fc:	0040166d 	.word	0x0040166d
  401800:	004016d9 	.word	0x004016d9
  401804:	00401141 	.word	0x00401141
  401808:	07270e00 	.word	0x07270e00
  40180c:	004011cd 	.word	0x004011cd
  401810:	40010000 	.word	0x40010000
  401814:	00401195 	.word	0x00401195
  401818:	cccccccd 	.word	0xcccccccd
  40181c:	004011b5 	.word	0x004011b5
  401820:	e000e100 	.word	0xe000e100
  401824:	004011bd 	.word	0x004011bd
  401828:	004011ad 	.word	0x004011ad
  40182c:	004005bd 	.word	0x004005bd
  401830:	004068b4 	.word	0x004068b4
  401834:	00400acd 	.word	0x00400acd
  401838:	004068c8 	.word	0x004068c8
  40183c:	004068d4 	.word	0x004068d4

00401840 <__libc_init_array>:
  401840:	b570      	push	{r4, r5, r6, lr}
  401842:	4e0f      	ldr	r6, [pc, #60]	; (401880 <__libc_init_array+0x40>)
  401844:	4d0f      	ldr	r5, [pc, #60]	; (401884 <__libc_init_array+0x44>)
  401846:	1b76      	subs	r6, r6, r5
  401848:	10b6      	asrs	r6, r6, #2
  40184a:	bf18      	it	ne
  40184c:	2400      	movne	r4, #0
  40184e:	d005      	beq.n	40185c <__libc_init_array+0x1c>
  401850:	3401      	adds	r4, #1
  401852:	f855 3b04 	ldr.w	r3, [r5], #4
  401856:	4798      	blx	r3
  401858:	42a6      	cmp	r6, r4
  40185a:	d1f9      	bne.n	401850 <__libc_init_array+0x10>
  40185c:	4e0a      	ldr	r6, [pc, #40]	; (401888 <__libc_init_array+0x48>)
  40185e:	4d0b      	ldr	r5, [pc, #44]	; (40188c <__libc_init_array+0x4c>)
  401860:	1b76      	subs	r6, r6, r5
  401862:	f005 f985 	bl	406b70 <_init>
  401866:	10b6      	asrs	r6, r6, #2
  401868:	bf18      	it	ne
  40186a:	2400      	movne	r4, #0
  40186c:	d006      	beq.n	40187c <__libc_init_array+0x3c>
  40186e:	3401      	adds	r4, #1
  401870:	f855 3b04 	ldr.w	r3, [r5], #4
  401874:	4798      	blx	r3
  401876:	42a6      	cmp	r6, r4
  401878:	d1f9      	bne.n	40186e <__libc_init_array+0x2e>
  40187a:	bd70      	pop	{r4, r5, r6, pc}
  40187c:	bd70      	pop	{r4, r5, r6, pc}
  40187e:	bf00      	nop
  401880:	00406b7c 	.word	0x00406b7c
  401884:	00406b7c 	.word	0x00406b7c
  401888:	00406b84 	.word	0x00406b84
  40188c:	00406b7c 	.word	0x00406b7c

00401890 <memset>:
  401890:	b470      	push	{r4, r5, r6}
  401892:	0786      	lsls	r6, r0, #30
  401894:	d046      	beq.n	401924 <memset+0x94>
  401896:	1e54      	subs	r4, r2, #1
  401898:	2a00      	cmp	r2, #0
  40189a:	d041      	beq.n	401920 <memset+0x90>
  40189c:	b2ca      	uxtb	r2, r1
  40189e:	4603      	mov	r3, r0
  4018a0:	e002      	b.n	4018a8 <memset+0x18>
  4018a2:	f114 34ff 	adds.w	r4, r4, #4294967295
  4018a6:	d33b      	bcc.n	401920 <memset+0x90>
  4018a8:	f803 2b01 	strb.w	r2, [r3], #1
  4018ac:	079d      	lsls	r5, r3, #30
  4018ae:	d1f8      	bne.n	4018a2 <memset+0x12>
  4018b0:	2c03      	cmp	r4, #3
  4018b2:	d92e      	bls.n	401912 <memset+0x82>
  4018b4:	b2cd      	uxtb	r5, r1
  4018b6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4018ba:	2c0f      	cmp	r4, #15
  4018bc:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4018c0:	d919      	bls.n	4018f6 <memset+0x66>
  4018c2:	f103 0210 	add.w	r2, r3, #16
  4018c6:	4626      	mov	r6, r4
  4018c8:	3e10      	subs	r6, #16
  4018ca:	2e0f      	cmp	r6, #15
  4018cc:	f842 5c10 	str.w	r5, [r2, #-16]
  4018d0:	f842 5c0c 	str.w	r5, [r2, #-12]
  4018d4:	f842 5c08 	str.w	r5, [r2, #-8]
  4018d8:	f842 5c04 	str.w	r5, [r2, #-4]
  4018dc:	f102 0210 	add.w	r2, r2, #16
  4018e0:	d8f2      	bhi.n	4018c8 <memset+0x38>
  4018e2:	f1a4 0210 	sub.w	r2, r4, #16
  4018e6:	f022 020f 	bic.w	r2, r2, #15
  4018ea:	f004 040f 	and.w	r4, r4, #15
  4018ee:	3210      	adds	r2, #16
  4018f0:	2c03      	cmp	r4, #3
  4018f2:	4413      	add	r3, r2
  4018f4:	d90d      	bls.n	401912 <memset+0x82>
  4018f6:	461e      	mov	r6, r3
  4018f8:	4622      	mov	r2, r4
  4018fa:	3a04      	subs	r2, #4
  4018fc:	2a03      	cmp	r2, #3
  4018fe:	f846 5b04 	str.w	r5, [r6], #4
  401902:	d8fa      	bhi.n	4018fa <memset+0x6a>
  401904:	1f22      	subs	r2, r4, #4
  401906:	f022 0203 	bic.w	r2, r2, #3
  40190a:	3204      	adds	r2, #4
  40190c:	4413      	add	r3, r2
  40190e:	f004 0403 	and.w	r4, r4, #3
  401912:	b12c      	cbz	r4, 401920 <memset+0x90>
  401914:	b2c9      	uxtb	r1, r1
  401916:	441c      	add	r4, r3
  401918:	f803 1b01 	strb.w	r1, [r3], #1
  40191c:	429c      	cmp	r4, r3
  40191e:	d1fb      	bne.n	401918 <memset+0x88>
  401920:	bc70      	pop	{r4, r5, r6}
  401922:	4770      	bx	lr
  401924:	4614      	mov	r4, r2
  401926:	4603      	mov	r3, r0
  401928:	e7c2      	b.n	4018b0 <memset+0x20>
  40192a:	bf00      	nop

0040192c <sprintf>:
  40192c:	b40e      	push	{r1, r2, r3}
  40192e:	b5f0      	push	{r4, r5, r6, r7, lr}
  401930:	b09c      	sub	sp, #112	; 0x70
  401932:	ab21      	add	r3, sp, #132	; 0x84
  401934:	490f      	ldr	r1, [pc, #60]	; (401974 <sprintf+0x48>)
  401936:	f853 2b04 	ldr.w	r2, [r3], #4
  40193a:	9301      	str	r3, [sp, #4]
  40193c:	4605      	mov	r5, r0
  40193e:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401942:	6808      	ldr	r0, [r1, #0]
  401944:	9502      	str	r5, [sp, #8]
  401946:	f44f 7702 	mov.w	r7, #520	; 0x208
  40194a:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40194e:	a902      	add	r1, sp, #8
  401950:	9506      	str	r5, [sp, #24]
  401952:	f8ad 7014 	strh.w	r7, [sp, #20]
  401956:	9404      	str	r4, [sp, #16]
  401958:	9407      	str	r4, [sp, #28]
  40195a:	f8ad 6016 	strh.w	r6, [sp, #22]
  40195e:	f000 f87d 	bl	401a5c <_svfprintf_r>
  401962:	9b02      	ldr	r3, [sp, #8]
  401964:	2200      	movs	r2, #0
  401966:	701a      	strb	r2, [r3, #0]
  401968:	b01c      	add	sp, #112	; 0x70
  40196a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40196e:	b003      	add	sp, #12
  401970:	4770      	bx	lr
  401972:	bf00      	nop
  401974:	2000000c 	.word	0x2000000c
	...

00401980 <strlen>:
  401980:	f890 f000 	pld	[r0]
  401984:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401988:	f020 0107 	bic.w	r1, r0, #7
  40198c:	f06f 0c00 	mvn.w	ip, #0
  401990:	f010 0407 	ands.w	r4, r0, #7
  401994:	f891 f020 	pld	[r1, #32]
  401998:	f040 8049 	bne.w	401a2e <strlen+0xae>
  40199c:	f04f 0400 	mov.w	r4, #0
  4019a0:	f06f 0007 	mvn.w	r0, #7
  4019a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4019a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4019ac:	f100 0008 	add.w	r0, r0, #8
  4019b0:	fa82 f24c 	uadd8	r2, r2, ip
  4019b4:	faa4 f28c 	sel	r2, r4, ip
  4019b8:	fa83 f34c 	uadd8	r3, r3, ip
  4019bc:	faa2 f38c 	sel	r3, r2, ip
  4019c0:	bb4b      	cbnz	r3, 401a16 <strlen+0x96>
  4019c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4019c6:	fa82 f24c 	uadd8	r2, r2, ip
  4019ca:	f100 0008 	add.w	r0, r0, #8
  4019ce:	faa4 f28c 	sel	r2, r4, ip
  4019d2:	fa83 f34c 	uadd8	r3, r3, ip
  4019d6:	faa2 f38c 	sel	r3, r2, ip
  4019da:	b9e3      	cbnz	r3, 401a16 <strlen+0x96>
  4019dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4019e0:	fa82 f24c 	uadd8	r2, r2, ip
  4019e4:	f100 0008 	add.w	r0, r0, #8
  4019e8:	faa4 f28c 	sel	r2, r4, ip
  4019ec:	fa83 f34c 	uadd8	r3, r3, ip
  4019f0:	faa2 f38c 	sel	r3, r2, ip
  4019f4:	b97b      	cbnz	r3, 401a16 <strlen+0x96>
  4019f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4019fa:	f101 0120 	add.w	r1, r1, #32
  4019fe:	fa82 f24c 	uadd8	r2, r2, ip
  401a02:	f100 0008 	add.w	r0, r0, #8
  401a06:	faa4 f28c 	sel	r2, r4, ip
  401a0a:	fa83 f34c 	uadd8	r3, r3, ip
  401a0e:	faa2 f38c 	sel	r3, r2, ip
  401a12:	2b00      	cmp	r3, #0
  401a14:	d0c6      	beq.n	4019a4 <strlen+0x24>
  401a16:	2a00      	cmp	r2, #0
  401a18:	bf04      	itt	eq
  401a1a:	3004      	addeq	r0, #4
  401a1c:	461a      	moveq	r2, r3
  401a1e:	ba12      	rev	r2, r2
  401a20:	fab2 f282 	clz	r2, r2
  401a24:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  401a28:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  401a2c:	4770      	bx	lr
  401a2e:	e9d1 2300 	ldrd	r2, r3, [r1]
  401a32:	f004 0503 	and.w	r5, r4, #3
  401a36:	f1c4 0000 	rsb	r0, r4, #0
  401a3a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  401a3e:	f014 0f04 	tst.w	r4, #4
  401a42:	f891 f040 	pld	[r1, #64]	; 0x40
  401a46:	fa0c f505 	lsl.w	r5, ip, r5
  401a4a:	ea62 0205 	orn	r2, r2, r5
  401a4e:	bf1c      	itt	ne
  401a50:	ea63 0305 	ornne	r3, r3, r5
  401a54:	4662      	movne	r2, ip
  401a56:	f04f 0400 	mov.w	r4, #0
  401a5a:	e7a9      	b.n	4019b0 <strlen+0x30>

00401a5c <_svfprintf_r>:
  401a5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401a60:	b0c3      	sub	sp, #268	; 0x10c
  401a62:	460c      	mov	r4, r1
  401a64:	910b      	str	r1, [sp, #44]	; 0x2c
  401a66:	4692      	mov	sl, r2
  401a68:	930f      	str	r3, [sp, #60]	; 0x3c
  401a6a:	900c      	str	r0, [sp, #48]	; 0x30
  401a6c:	f002 fb42 	bl	4040f4 <_localeconv_r>
  401a70:	6803      	ldr	r3, [r0, #0]
  401a72:	931a      	str	r3, [sp, #104]	; 0x68
  401a74:	4618      	mov	r0, r3
  401a76:	f7ff ff83 	bl	401980 <strlen>
  401a7a:	89a3      	ldrh	r3, [r4, #12]
  401a7c:	9019      	str	r0, [sp, #100]	; 0x64
  401a7e:	0619      	lsls	r1, r3, #24
  401a80:	d503      	bpl.n	401a8a <_svfprintf_r+0x2e>
  401a82:	6923      	ldr	r3, [r4, #16]
  401a84:	2b00      	cmp	r3, #0
  401a86:	f001 8003 	beq.w	402a90 <_svfprintf_r+0x1034>
  401a8a:	2300      	movs	r3, #0
  401a8c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  401a90:	9313      	str	r3, [sp, #76]	; 0x4c
  401a92:	9315      	str	r3, [sp, #84]	; 0x54
  401a94:	9314      	str	r3, [sp, #80]	; 0x50
  401a96:	9327      	str	r3, [sp, #156]	; 0x9c
  401a98:	9326      	str	r3, [sp, #152]	; 0x98
  401a9a:	9318      	str	r3, [sp, #96]	; 0x60
  401a9c:	931b      	str	r3, [sp, #108]	; 0x6c
  401a9e:	9309      	str	r3, [sp, #36]	; 0x24
  401aa0:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  401aa4:	46c8      	mov	r8, r9
  401aa6:	9316      	str	r3, [sp, #88]	; 0x58
  401aa8:	9317      	str	r3, [sp, #92]	; 0x5c
  401aaa:	f89a 3000 	ldrb.w	r3, [sl]
  401aae:	4654      	mov	r4, sl
  401ab0:	b1e3      	cbz	r3, 401aec <_svfprintf_r+0x90>
  401ab2:	2b25      	cmp	r3, #37	; 0x25
  401ab4:	d102      	bne.n	401abc <_svfprintf_r+0x60>
  401ab6:	e019      	b.n	401aec <_svfprintf_r+0x90>
  401ab8:	2b25      	cmp	r3, #37	; 0x25
  401aba:	d003      	beq.n	401ac4 <_svfprintf_r+0x68>
  401abc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401ac0:	2b00      	cmp	r3, #0
  401ac2:	d1f9      	bne.n	401ab8 <_svfprintf_r+0x5c>
  401ac4:	eba4 050a 	sub.w	r5, r4, sl
  401ac8:	b185      	cbz	r5, 401aec <_svfprintf_r+0x90>
  401aca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401acc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401ace:	f8c8 a000 	str.w	sl, [r8]
  401ad2:	3301      	adds	r3, #1
  401ad4:	442a      	add	r2, r5
  401ad6:	2b07      	cmp	r3, #7
  401ad8:	f8c8 5004 	str.w	r5, [r8, #4]
  401adc:	9227      	str	r2, [sp, #156]	; 0x9c
  401ade:	9326      	str	r3, [sp, #152]	; 0x98
  401ae0:	dc7f      	bgt.n	401be2 <_svfprintf_r+0x186>
  401ae2:	f108 0808 	add.w	r8, r8, #8
  401ae6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401ae8:	442b      	add	r3, r5
  401aea:	9309      	str	r3, [sp, #36]	; 0x24
  401aec:	7823      	ldrb	r3, [r4, #0]
  401aee:	2b00      	cmp	r3, #0
  401af0:	d07f      	beq.n	401bf2 <_svfprintf_r+0x196>
  401af2:	2300      	movs	r3, #0
  401af4:	461a      	mov	r2, r3
  401af6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401afa:	4619      	mov	r1, r3
  401afc:	930d      	str	r3, [sp, #52]	; 0x34
  401afe:	469b      	mov	fp, r3
  401b00:	f04f 30ff 	mov.w	r0, #4294967295
  401b04:	7863      	ldrb	r3, [r4, #1]
  401b06:	900a      	str	r0, [sp, #40]	; 0x28
  401b08:	f104 0a01 	add.w	sl, r4, #1
  401b0c:	f10a 0a01 	add.w	sl, sl, #1
  401b10:	f1a3 0020 	sub.w	r0, r3, #32
  401b14:	2858      	cmp	r0, #88	; 0x58
  401b16:	f200 83c1 	bhi.w	40229c <_svfprintf_r+0x840>
  401b1a:	e8df f010 	tbh	[pc, r0, lsl #1]
  401b1e:	0238      	.short	0x0238
  401b20:	03bf03bf 	.word	0x03bf03bf
  401b24:	03bf0240 	.word	0x03bf0240
  401b28:	03bf03bf 	.word	0x03bf03bf
  401b2c:	03bf03bf 	.word	0x03bf03bf
  401b30:	024503bf 	.word	0x024503bf
  401b34:	03bf0203 	.word	0x03bf0203
  401b38:	026b005d 	.word	0x026b005d
  401b3c:	028603bf 	.word	0x028603bf
  401b40:	039d039d 	.word	0x039d039d
  401b44:	039d039d 	.word	0x039d039d
  401b48:	039d039d 	.word	0x039d039d
  401b4c:	039d039d 	.word	0x039d039d
  401b50:	03bf039d 	.word	0x03bf039d
  401b54:	03bf03bf 	.word	0x03bf03bf
  401b58:	03bf03bf 	.word	0x03bf03bf
  401b5c:	03bf03bf 	.word	0x03bf03bf
  401b60:	03bf03bf 	.word	0x03bf03bf
  401b64:	033703bf 	.word	0x033703bf
  401b68:	03bf0357 	.word	0x03bf0357
  401b6c:	03bf0357 	.word	0x03bf0357
  401b70:	03bf03bf 	.word	0x03bf03bf
  401b74:	039803bf 	.word	0x039803bf
  401b78:	03bf03bf 	.word	0x03bf03bf
  401b7c:	03bf03ad 	.word	0x03bf03ad
  401b80:	03bf03bf 	.word	0x03bf03bf
  401b84:	03bf03bf 	.word	0x03bf03bf
  401b88:	03bf0259 	.word	0x03bf0259
  401b8c:	031e03bf 	.word	0x031e03bf
  401b90:	03bf03bf 	.word	0x03bf03bf
  401b94:	03bf03bf 	.word	0x03bf03bf
  401b98:	03bf03bf 	.word	0x03bf03bf
  401b9c:	03bf03bf 	.word	0x03bf03bf
  401ba0:	03bf03bf 	.word	0x03bf03bf
  401ba4:	02db02c6 	.word	0x02db02c6
  401ba8:	03570357 	.word	0x03570357
  401bac:	028b0357 	.word	0x028b0357
  401bb0:	03bf02db 	.word	0x03bf02db
  401bb4:	029003bf 	.word	0x029003bf
  401bb8:	029d03bf 	.word	0x029d03bf
  401bbc:	02b401cc 	.word	0x02b401cc
  401bc0:	03bf0208 	.word	0x03bf0208
  401bc4:	03bf01e1 	.word	0x03bf01e1
  401bc8:	03bf007e 	.word	0x03bf007e
  401bcc:	020d03bf 	.word	0x020d03bf
  401bd0:	980d      	ldr	r0, [sp, #52]	; 0x34
  401bd2:	930f      	str	r3, [sp, #60]	; 0x3c
  401bd4:	4240      	negs	r0, r0
  401bd6:	900d      	str	r0, [sp, #52]	; 0x34
  401bd8:	f04b 0b04 	orr.w	fp, fp, #4
  401bdc:	f89a 3000 	ldrb.w	r3, [sl]
  401be0:	e794      	b.n	401b0c <_svfprintf_r+0xb0>
  401be2:	aa25      	add	r2, sp, #148	; 0x94
  401be4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401be6:	980c      	ldr	r0, [sp, #48]	; 0x30
  401be8:	f003 fb6e 	bl	4052c8 <__ssprint_r>
  401bec:	b940      	cbnz	r0, 401c00 <_svfprintf_r+0x1a4>
  401bee:	46c8      	mov	r8, r9
  401bf0:	e779      	b.n	401ae6 <_svfprintf_r+0x8a>
  401bf2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  401bf4:	b123      	cbz	r3, 401c00 <_svfprintf_r+0x1a4>
  401bf6:	980c      	ldr	r0, [sp, #48]	; 0x30
  401bf8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401bfa:	aa25      	add	r2, sp, #148	; 0x94
  401bfc:	f003 fb64 	bl	4052c8 <__ssprint_r>
  401c00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401c02:	899b      	ldrh	r3, [r3, #12]
  401c04:	f013 0f40 	tst.w	r3, #64	; 0x40
  401c08:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401c0a:	bf18      	it	ne
  401c0c:	f04f 33ff 	movne.w	r3, #4294967295
  401c10:	9309      	str	r3, [sp, #36]	; 0x24
  401c12:	9809      	ldr	r0, [sp, #36]	; 0x24
  401c14:	b043      	add	sp, #268	; 0x10c
  401c16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401c1a:	f01b 0f20 	tst.w	fp, #32
  401c1e:	9311      	str	r3, [sp, #68]	; 0x44
  401c20:	f040 81dd 	bne.w	401fde <_svfprintf_r+0x582>
  401c24:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401c26:	f01b 0f10 	tst.w	fp, #16
  401c2a:	4613      	mov	r3, r2
  401c2c:	f040 856e 	bne.w	40270c <_svfprintf_r+0xcb0>
  401c30:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401c34:	f000 856a 	beq.w	40270c <_svfprintf_r+0xcb0>
  401c38:	8814      	ldrh	r4, [r2, #0]
  401c3a:	3204      	adds	r2, #4
  401c3c:	2500      	movs	r5, #0
  401c3e:	2301      	movs	r3, #1
  401c40:	920f      	str	r2, [sp, #60]	; 0x3c
  401c42:	2700      	movs	r7, #0
  401c44:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  401c48:	990a      	ldr	r1, [sp, #40]	; 0x28
  401c4a:	1c4a      	adds	r2, r1, #1
  401c4c:	f000 8265 	beq.w	40211a <_svfprintf_r+0x6be>
  401c50:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  401c54:	9207      	str	r2, [sp, #28]
  401c56:	ea54 0205 	orrs.w	r2, r4, r5
  401c5a:	f040 8264 	bne.w	402126 <_svfprintf_r+0x6ca>
  401c5e:	2900      	cmp	r1, #0
  401c60:	f040 843c 	bne.w	4024dc <_svfprintf_r+0xa80>
  401c64:	2b00      	cmp	r3, #0
  401c66:	f040 84d7 	bne.w	402618 <_svfprintf_r+0xbbc>
  401c6a:	f01b 0301 	ands.w	r3, fp, #1
  401c6e:	930e      	str	r3, [sp, #56]	; 0x38
  401c70:	f000 8604 	beq.w	40287c <_svfprintf_r+0xe20>
  401c74:	ae42      	add	r6, sp, #264	; 0x108
  401c76:	2330      	movs	r3, #48	; 0x30
  401c78:	f806 3d41 	strb.w	r3, [r6, #-65]!
  401c7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401c7e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401c80:	4293      	cmp	r3, r2
  401c82:	bfb8      	it	lt
  401c84:	4613      	movlt	r3, r2
  401c86:	9308      	str	r3, [sp, #32]
  401c88:	2300      	movs	r3, #0
  401c8a:	9312      	str	r3, [sp, #72]	; 0x48
  401c8c:	b117      	cbz	r7, 401c94 <_svfprintf_r+0x238>
  401c8e:	9b08      	ldr	r3, [sp, #32]
  401c90:	3301      	adds	r3, #1
  401c92:	9308      	str	r3, [sp, #32]
  401c94:	9b07      	ldr	r3, [sp, #28]
  401c96:	f013 0302 	ands.w	r3, r3, #2
  401c9a:	9310      	str	r3, [sp, #64]	; 0x40
  401c9c:	d002      	beq.n	401ca4 <_svfprintf_r+0x248>
  401c9e:	9b08      	ldr	r3, [sp, #32]
  401ca0:	3302      	adds	r3, #2
  401ca2:	9308      	str	r3, [sp, #32]
  401ca4:	9b07      	ldr	r3, [sp, #28]
  401ca6:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  401caa:	f040 830e 	bne.w	4022ca <_svfprintf_r+0x86e>
  401cae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401cb0:	9a08      	ldr	r2, [sp, #32]
  401cb2:	eba3 0b02 	sub.w	fp, r3, r2
  401cb6:	f1bb 0f00 	cmp.w	fp, #0
  401cba:	f340 8306 	ble.w	4022ca <_svfprintf_r+0x86e>
  401cbe:	f1bb 0f10 	cmp.w	fp, #16
  401cc2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401cc4:	9a26      	ldr	r2, [sp, #152]	; 0x98
  401cc6:	dd29      	ble.n	401d1c <_svfprintf_r+0x2c0>
  401cc8:	4643      	mov	r3, r8
  401cca:	4621      	mov	r1, r4
  401ccc:	46a8      	mov	r8, r5
  401cce:	2710      	movs	r7, #16
  401cd0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401cd2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  401cd4:	e006      	b.n	401ce4 <_svfprintf_r+0x288>
  401cd6:	f1ab 0b10 	sub.w	fp, fp, #16
  401cda:	f1bb 0f10 	cmp.w	fp, #16
  401cde:	f103 0308 	add.w	r3, r3, #8
  401ce2:	dd18      	ble.n	401d16 <_svfprintf_r+0x2ba>
  401ce4:	3201      	adds	r2, #1
  401ce6:	48b7      	ldr	r0, [pc, #732]	; (401fc4 <_svfprintf_r+0x568>)
  401ce8:	9226      	str	r2, [sp, #152]	; 0x98
  401cea:	3110      	adds	r1, #16
  401cec:	2a07      	cmp	r2, #7
  401cee:	9127      	str	r1, [sp, #156]	; 0x9c
  401cf0:	e883 0081 	stmia.w	r3, {r0, r7}
  401cf4:	ddef      	ble.n	401cd6 <_svfprintf_r+0x27a>
  401cf6:	aa25      	add	r2, sp, #148	; 0x94
  401cf8:	4629      	mov	r1, r5
  401cfa:	4620      	mov	r0, r4
  401cfc:	f003 fae4 	bl	4052c8 <__ssprint_r>
  401d00:	2800      	cmp	r0, #0
  401d02:	f47f af7d 	bne.w	401c00 <_svfprintf_r+0x1a4>
  401d06:	f1ab 0b10 	sub.w	fp, fp, #16
  401d0a:	f1bb 0f10 	cmp.w	fp, #16
  401d0e:	9927      	ldr	r1, [sp, #156]	; 0x9c
  401d10:	9a26      	ldr	r2, [sp, #152]	; 0x98
  401d12:	464b      	mov	r3, r9
  401d14:	dce6      	bgt.n	401ce4 <_svfprintf_r+0x288>
  401d16:	4645      	mov	r5, r8
  401d18:	460c      	mov	r4, r1
  401d1a:	4698      	mov	r8, r3
  401d1c:	3201      	adds	r2, #1
  401d1e:	4ba9      	ldr	r3, [pc, #676]	; (401fc4 <_svfprintf_r+0x568>)
  401d20:	9226      	str	r2, [sp, #152]	; 0x98
  401d22:	445c      	add	r4, fp
  401d24:	2a07      	cmp	r2, #7
  401d26:	9427      	str	r4, [sp, #156]	; 0x9c
  401d28:	e888 0808 	stmia.w	r8, {r3, fp}
  401d2c:	f300 8498 	bgt.w	402660 <_svfprintf_r+0xc04>
  401d30:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401d34:	f108 0808 	add.w	r8, r8, #8
  401d38:	b177      	cbz	r7, 401d58 <_svfprintf_r+0x2fc>
  401d3a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401d3c:	3301      	adds	r3, #1
  401d3e:	3401      	adds	r4, #1
  401d40:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  401d44:	2201      	movs	r2, #1
  401d46:	2b07      	cmp	r3, #7
  401d48:	9427      	str	r4, [sp, #156]	; 0x9c
  401d4a:	9326      	str	r3, [sp, #152]	; 0x98
  401d4c:	e888 0006 	stmia.w	r8, {r1, r2}
  401d50:	f300 83db 	bgt.w	40250a <_svfprintf_r+0xaae>
  401d54:	f108 0808 	add.w	r8, r8, #8
  401d58:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401d5a:	b16b      	cbz	r3, 401d78 <_svfprintf_r+0x31c>
  401d5c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401d5e:	3301      	adds	r3, #1
  401d60:	3402      	adds	r4, #2
  401d62:	a91e      	add	r1, sp, #120	; 0x78
  401d64:	2202      	movs	r2, #2
  401d66:	2b07      	cmp	r3, #7
  401d68:	9427      	str	r4, [sp, #156]	; 0x9c
  401d6a:	9326      	str	r3, [sp, #152]	; 0x98
  401d6c:	e888 0006 	stmia.w	r8, {r1, r2}
  401d70:	f300 83d6 	bgt.w	402520 <_svfprintf_r+0xac4>
  401d74:	f108 0808 	add.w	r8, r8, #8
  401d78:	2d80      	cmp	r5, #128	; 0x80
  401d7a:	f000 8315 	beq.w	4023a8 <_svfprintf_r+0x94c>
  401d7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401d80:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401d82:	1a9f      	subs	r7, r3, r2
  401d84:	2f00      	cmp	r7, #0
  401d86:	dd36      	ble.n	401df6 <_svfprintf_r+0x39a>
  401d88:	2f10      	cmp	r7, #16
  401d8a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401d8c:	4d8e      	ldr	r5, [pc, #568]	; (401fc8 <_svfprintf_r+0x56c>)
  401d8e:	dd27      	ble.n	401de0 <_svfprintf_r+0x384>
  401d90:	4642      	mov	r2, r8
  401d92:	4621      	mov	r1, r4
  401d94:	46b0      	mov	r8, r6
  401d96:	f04f 0b10 	mov.w	fp, #16
  401d9a:	462e      	mov	r6, r5
  401d9c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401d9e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  401da0:	e004      	b.n	401dac <_svfprintf_r+0x350>
  401da2:	3f10      	subs	r7, #16
  401da4:	2f10      	cmp	r7, #16
  401da6:	f102 0208 	add.w	r2, r2, #8
  401daa:	dd15      	ble.n	401dd8 <_svfprintf_r+0x37c>
  401dac:	3301      	adds	r3, #1
  401dae:	3110      	adds	r1, #16
  401db0:	2b07      	cmp	r3, #7
  401db2:	9127      	str	r1, [sp, #156]	; 0x9c
  401db4:	9326      	str	r3, [sp, #152]	; 0x98
  401db6:	e882 0840 	stmia.w	r2, {r6, fp}
  401dba:	ddf2      	ble.n	401da2 <_svfprintf_r+0x346>
  401dbc:	aa25      	add	r2, sp, #148	; 0x94
  401dbe:	4629      	mov	r1, r5
  401dc0:	4620      	mov	r0, r4
  401dc2:	f003 fa81 	bl	4052c8 <__ssprint_r>
  401dc6:	2800      	cmp	r0, #0
  401dc8:	f47f af1a 	bne.w	401c00 <_svfprintf_r+0x1a4>
  401dcc:	3f10      	subs	r7, #16
  401dce:	2f10      	cmp	r7, #16
  401dd0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  401dd2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401dd4:	464a      	mov	r2, r9
  401dd6:	dce9      	bgt.n	401dac <_svfprintf_r+0x350>
  401dd8:	4635      	mov	r5, r6
  401dda:	460c      	mov	r4, r1
  401ddc:	4646      	mov	r6, r8
  401dde:	4690      	mov	r8, r2
  401de0:	3301      	adds	r3, #1
  401de2:	443c      	add	r4, r7
  401de4:	2b07      	cmp	r3, #7
  401de6:	9427      	str	r4, [sp, #156]	; 0x9c
  401de8:	9326      	str	r3, [sp, #152]	; 0x98
  401dea:	e888 00a0 	stmia.w	r8, {r5, r7}
  401dee:	f300 8381 	bgt.w	4024f4 <_svfprintf_r+0xa98>
  401df2:	f108 0808 	add.w	r8, r8, #8
  401df6:	9b07      	ldr	r3, [sp, #28]
  401df8:	05df      	lsls	r7, r3, #23
  401dfa:	f100 8268 	bmi.w	4022ce <_svfprintf_r+0x872>
  401dfe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401e00:	990e      	ldr	r1, [sp, #56]	; 0x38
  401e02:	f8c8 6000 	str.w	r6, [r8]
  401e06:	3301      	adds	r3, #1
  401e08:	440c      	add	r4, r1
  401e0a:	2b07      	cmp	r3, #7
  401e0c:	9427      	str	r4, [sp, #156]	; 0x9c
  401e0e:	f8c8 1004 	str.w	r1, [r8, #4]
  401e12:	9326      	str	r3, [sp, #152]	; 0x98
  401e14:	f300 834d 	bgt.w	4024b2 <_svfprintf_r+0xa56>
  401e18:	f108 0808 	add.w	r8, r8, #8
  401e1c:	9b07      	ldr	r3, [sp, #28]
  401e1e:	075b      	lsls	r3, r3, #29
  401e20:	d53a      	bpl.n	401e98 <_svfprintf_r+0x43c>
  401e22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401e24:	9a08      	ldr	r2, [sp, #32]
  401e26:	1a9d      	subs	r5, r3, r2
  401e28:	2d00      	cmp	r5, #0
  401e2a:	dd35      	ble.n	401e98 <_svfprintf_r+0x43c>
  401e2c:	2d10      	cmp	r5, #16
  401e2e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401e30:	dd20      	ble.n	401e74 <_svfprintf_r+0x418>
  401e32:	2610      	movs	r6, #16
  401e34:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  401e36:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  401e3a:	e004      	b.n	401e46 <_svfprintf_r+0x3ea>
  401e3c:	3d10      	subs	r5, #16
  401e3e:	2d10      	cmp	r5, #16
  401e40:	f108 0808 	add.w	r8, r8, #8
  401e44:	dd16      	ble.n	401e74 <_svfprintf_r+0x418>
  401e46:	3301      	adds	r3, #1
  401e48:	4a5e      	ldr	r2, [pc, #376]	; (401fc4 <_svfprintf_r+0x568>)
  401e4a:	9326      	str	r3, [sp, #152]	; 0x98
  401e4c:	3410      	adds	r4, #16
  401e4e:	2b07      	cmp	r3, #7
  401e50:	9427      	str	r4, [sp, #156]	; 0x9c
  401e52:	e888 0044 	stmia.w	r8, {r2, r6}
  401e56:	ddf1      	ble.n	401e3c <_svfprintf_r+0x3e0>
  401e58:	aa25      	add	r2, sp, #148	; 0x94
  401e5a:	4659      	mov	r1, fp
  401e5c:	4638      	mov	r0, r7
  401e5e:	f003 fa33 	bl	4052c8 <__ssprint_r>
  401e62:	2800      	cmp	r0, #0
  401e64:	f47f aecc 	bne.w	401c00 <_svfprintf_r+0x1a4>
  401e68:	3d10      	subs	r5, #16
  401e6a:	2d10      	cmp	r5, #16
  401e6c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401e6e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401e70:	46c8      	mov	r8, r9
  401e72:	dce8      	bgt.n	401e46 <_svfprintf_r+0x3ea>
  401e74:	3301      	adds	r3, #1
  401e76:	4a53      	ldr	r2, [pc, #332]	; (401fc4 <_svfprintf_r+0x568>)
  401e78:	9326      	str	r3, [sp, #152]	; 0x98
  401e7a:	442c      	add	r4, r5
  401e7c:	2b07      	cmp	r3, #7
  401e7e:	9427      	str	r4, [sp, #156]	; 0x9c
  401e80:	e888 0024 	stmia.w	r8, {r2, r5}
  401e84:	dd08      	ble.n	401e98 <_svfprintf_r+0x43c>
  401e86:	aa25      	add	r2, sp, #148	; 0x94
  401e88:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401e8a:	980c      	ldr	r0, [sp, #48]	; 0x30
  401e8c:	f003 fa1c 	bl	4052c8 <__ssprint_r>
  401e90:	2800      	cmp	r0, #0
  401e92:	f47f aeb5 	bne.w	401c00 <_svfprintf_r+0x1a4>
  401e96:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401e98:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401e9a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  401e9c:	9908      	ldr	r1, [sp, #32]
  401e9e:	428a      	cmp	r2, r1
  401ea0:	bfac      	ite	ge
  401ea2:	189b      	addge	r3, r3, r2
  401ea4:	185b      	addlt	r3, r3, r1
  401ea6:	9309      	str	r3, [sp, #36]	; 0x24
  401ea8:	2c00      	cmp	r4, #0
  401eaa:	f040 830d 	bne.w	4024c8 <_svfprintf_r+0xa6c>
  401eae:	2300      	movs	r3, #0
  401eb0:	9326      	str	r3, [sp, #152]	; 0x98
  401eb2:	46c8      	mov	r8, r9
  401eb4:	e5f9      	b.n	401aaa <_svfprintf_r+0x4e>
  401eb6:	9311      	str	r3, [sp, #68]	; 0x44
  401eb8:	f01b 0320 	ands.w	r3, fp, #32
  401ebc:	f040 81e3 	bne.w	402286 <_svfprintf_r+0x82a>
  401ec0:	f01b 0210 	ands.w	r2, fp, #16
  401ec4:	f040 842e 	bne.w	402724 <_svfprintf_r+0xcc8>
  401ec8:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  401ecc:	f000 842a 	beq.w	402724 <_svfprintf_r+0xcc8>
  401ed0:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401ed2:	4613      	mov	r3, r2
  401ed4:	460a      	mov	r2, r1
  401ed6:	3204      	adds	r2, #4
  401ed8:	880c      	ldrh	r4, [r1, #0]
  401eda:	920f      	str	r2, [sp, #60]	; 0x3c
  401edc:	2500      	movs	r5, #0
  401ede:	e6b0      	b.n	401c42 <_svfprintf_r+0x1e6>
  401ee0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401ee2:	9311      	str	r3, [sp, #68]	; 0x44
  401ee4:	6816      	ldr	r6, [r2, #0]
  401ee6:	2400      	movs	r4, #0
  401ee8:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  401eec:	1d15      	adds	r5, r2, #4
  401eee:	2e00      	cmp	r6, #0
  401ef0:	f000 86a7 	beq.w	402c42 <_svfprintf_r+0x11e6>
  401ef4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  401ef6:	1c53      	adds	r3, r2, #1
  401ef8:	f000 8609 	beq.w	402b0e <_svfprintf_r+0x10b2>
  401efc:	4621      	mov	r1, r4
  401efe:	4630      	mov	r0, r6
  401f00:	f002 fbd6 	bl	4046b0 <memchr>
  401f04:	2800      	cmp	r0, #0
  401f06:	f000 86e1 	beq.w	402ccc <_svfprintf_r+0x1270>
  401f0a:	1b83      	subs	r3, r0, r6
  401f0c:	930e      	str	r3, [sp, #56]	; 0x38
  401f0e:	940a      	str	r4, [sp, #40]	; 0x28
  401f10:	950f      	str	r5, [sp, #60]	; 0x3c
  401f12:	f8cd b01c 	str.w	fp, [sp, #28]
  401f16:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  401f1a:	9308      	str	r3, [sp, #32]
  401f1c:	9412      	str	r4, [sp, #72]	; 0x48
  401f1e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401f22:	e6b3      	b.n	401c8c <_svfprintf_r+0x230>
  401f24:	f89a 3000 	ldrb.w	r3, [sl]
  401f28:	2201      	movs	r2, #1
  401f2a:	212b      	movs	r1, #43	; 0x2b
  401f2c:	e5ee      	b.n	401b0c <_svfprintf_r+0xb0>
  401f2e:	f04b 0b20 	orr.w	fp, fp, #32
  401f32:	f89a 3000 	ldrb.w	r3, [sl]
  401f36:	e5e9      	b.n	401b0c <_svfprintf_r+0xb0>
  401f38:	9311      	str	r3, [sp, #68]	; 0x44
  401f3a:	2a00      	cmp	r2, #0
  401f3c:	f040 8795 	bne.w	402e6a <_svfprintf_r+0x140e>
  401f40:	4b22      	ldr	r3, [pc, #136]	; (401fcc <_svfprintf_r+0x570>)
  401f42:	9318      	str	r3, [sp, #96]	; 0x60
  401f44:	f01b 0f20 	tst.w	fp, #32
  401f48:	f040 8111 	bne.w	40216e <_svfprintf_r+0x712>
  401f4c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401f4e:	f01b 0f10 	tst.w	fp, #16
  401f52:	4613      	mov	r3, r2
  401f54:	f040 83e1 	bne.w	40271a <_svfprintf_r+0xcbe>
  401f58:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401f5c:	f000 83dd 	beq.w	40271a <_svfprintf_r+0xcbe>
  401f60:	3304      	adds	r3, #4
  401f62:	8814      	ldrh	r4, [r2, #0]
  401f64:	930f      	str	r3, [sp, #60]	; 0x3c
  401f66:	2500      	movs	r5, #0
  401f68:	f01b 0f01 	tst.w	fp, #1
  401f6c:	f000 810c 	beq.w	402188 <_svfprintf_r+0x72c>
  401f70:	ea54 0305 	orrs.w	r3, r4, r5
  401f74:	f000 8108 	beq.w	402188 <_svfprintf_r+0x72c>
  401f78:	2330      	movs	r3, #48	; 0x30
  401f7a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  401f7e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  401f82:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  401f86:	f04b 0b02 	orr.w	fp, fp, #2
  401f8a:	2302      	movs	r3, #2
  401f8c:	e659      	b.n	401c42 <_svfprintf_r+0x1e6>
  401f8e:	f89a 3000 	ldrb.w	r3, [sl]
  401f92:	2900      	cmp	r1, #0
  401f94:	f47f adba 	bne.w	401b0c <_svfprintf_r+0xb0>
  401f98:	2201      	movs	r2, #1
  401f9a:	2120      	movs	r1, #32
  401f9c:	e5b6      	b.n	401b0c <_svfprintf_r+0xb0>
  401f9e:	f04b 0b01 	orr.w	fp, fp, #1
  401fa2:	f89a 3000 	ldrb.w	r3, [sl]
  401fa6:	e5b1      	b.n	401b0c <_svfprintf_r+0xb0>
  401fa8:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  401faa:	6823      	ldr	r3, [r4, #0]
  401fac:	930d      	str	r3, [sp, #52]	; 0x34
  401fae:	4618      	mov	r0, r3
  401fb0:	2800      	cmp	r0, #0
  401fb2:	4623      	mov	r3, r4
  401fb4:	f103 0304 	add.w	r3, r3, #4
  401fb8:	f6ff ae0a 	blt.w	401bd0 <_svfprintf_r+0x174>
  401fbc:	930f      	str	r3, [sp, #60]	; 0x3c
  401fbe:	f89a 3000 	ldrb.w	r3, [sl]
  401fc2:	e5a3      	b.n	401b0c <_svfprintf_r+0xb0>
  401fc4:	0040692c 	.word	0x0040692c
  401fc8:	0040693c 	.word	0x0040693c
  401fcc:	0040690c 	.word	0x0040690c
  401fd0:	f04b 0b10 	orr.w	fp, fp, #16
  401fd4:	f01b 0f20 	tst.w	fp, #32
  401fd8:	9311      	str	r3, [sp, #68]	; 0x44
  401fda:	f43f ae23 	beq.w	401c24 <_svfprintf_r+0x1c8>
  401fde:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401fe0:	3507      	adds	r5, #7
  401fe2:	f025 0307 	bic.w	r3, r5, #7
  401fe6:	f103 0208 	add.w	r2, r3, #8
  401fea:	e9d3 4500 	ldrd	r4, r5, [r3]
  401fee:	920f      	str	r2, [sp, #60]	; 0x3c
  401ff0:	2301      	movs	r3, #1
  401ff2:	e626      	b.n	401c42 <_svfprintf_r+0x1e6>
  401ff4:	f89a 3000 	ldrb.w	r3, [sl]
  401ff8:	2b2a      	cmp	r3, #42	; 0x2a
  401ffa:	f10a 0401 	add.w	r4, sl, #1
  401ffe:	f000 8727 	beq.w	402e50 <_svfprintf_r+0x13f4>
  402002:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402006:	2809      	cmp	r0, #9
  402008:	46a2      	mov	sl, r4
  40200a:	f200 86ad 	bhi.w	402d68 <_svfprintf_r+0x130c>
  40200e:	2300      	movs	r3, #0
  402010:	461c      	mov	r4, r3
  402012:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402016:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40201a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40201e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402022:	2809      	cmp	r0, #9
  402024:	d9f5      	bls.n	402012 <_svfprintf_r+0x5b6>
  402026:	940a      	str	r4, [sp, #40]	; 0x28
  402028:	e572      	b.n	401b10 <_svfprintf_r+0xb4>
  40202a:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  40202e:	f89a 3000 	ldrb.w	r3, [sl]
  402032:	e56b      	b.n	401b0c <_svfprintf_r+0xb0>
  402034:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  402038:	f89a 3000 	ldrb.w	r3, [sl]
  40203c:	e566      	b.n	401b0c <_svfprintf_r+0xb0>
  40203e:	f89a 3000 	ldrb.w	r3, [sl]
  402042:	2b6c      	cmp	r3, #108	; 0x6c
  402044:	bf03      	ittte	eq
  402046:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40204a:	f04b 0b20 	orreq.w	fp, fp, #32
  40204e:	f10a 0a01 	addeq.w	sl, sl, #1
  402052:	f04b 0b10 	orrne.w	fp, fp, #16
  402056:	e559      	b.n	401b0c <_svfprintf_r+0xb0>
  402058:	2a00      	cmp	r2, #0
  40205a:	f040 8711 	bne.w	402e80 <_svfprintf_r+0x1424>
  40205e:	f01b 0f20 	tst.w	fp, #32
  402062:	f040 84f9 	bne.w	402a58 <_svfprintf_r+0xffc>
  402066:	f01b 0f10 	tst.w	fp, #16
  40206a:	f040 84ac 	bne.w	4029c6 <_svfprintf_r+0xf6a>
  40206e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402072:	f000 84a8 	beq.w	4029c6 <_svfprintf_r+0xf6a>
  402076:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402078:	6813      	ldr	r3, [r2, #0]
  40207a:	3204      	adds	r2, #4
  40207c:	920f      	str	r2, [sp, #60]	; 0x3c
  40207e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  402082:	801a      	strh	r2, [r3, #0]
  402084:	e511      	b.n	401aaa <_svfprintf_r+0x4e>
  402086:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402088:	4bb3      	ldr	r3, [pc, #716]	; (402358 <_svfprintf_r+0x8fc>)
  40208a:	680c      	ldr	r4, [r1, #0]
  40208c:	9318      	str	r3, [sp, #96]	; 0x60
  40208e:	2230      	movs	r2, #48	; 0x30
  402090:	2378      	movs	r3, #120	; 0x78
  402092:	3104      	adds	r1, #4
  402094:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  402098:	9311      	str	r3, [sp, #68]	; 0x44
  40209a:	f04b 0b02 	orr.w	fp, fp, #2
  40209e:	910f      	str	r1, [sp, #60]	; 0x3c
  4020a0:	2500      	movs	r5, #0
  4020a2:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  4020a6:	2302      	movs	r3, #2
  4020a8:	e5cb      	b.n	401c42 <_svfprintf_r+0x1e6>
  4020aa:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4020ac:	9311      	str	r3, [sp, #68]	; 0x44
  4020ae:	680a      	ldr	r2, [r1, #0]
  4020b0:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4020b4:	2300      	movs	r3, #0
  4020b6:	460a      	mov	r2, r1
  4020b8:	461f      	mov	r7, r3
  4020ba:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4020be:	3204      	adds	r2, #4
  4020c0:	2301      	movs	r3, #1
  4020c2:	9308      	str	r3, [sp, #32]
  4020c4:	f8cd b01c 	str.w	fp, [sp, #28]
  4020c8:	970a      	str	r7, [sp, #40]	; 0x28
  4020ca:	9712      	str	r7, [sp, #72]	; 0x48
  4020cc:	920f      	str	r2, [sp, #60]	; 0x3c
  4020ce:	930e      	str	r3, [sp, #56]	; 0x38
  4020d0:	ae28      	add	r6, sp, #160	; 0xa0
  4020d2:	e5df      	b.n	401c94 <_svfprintf_r+0x238>
  4020d4:	9311      	str	r3, [sp, #68]	; 0x44
  4020d6:	2a00      	cmp	r2, #0
  4020d8:	f040 86ea 	bne.w	402eb0 <_svfprintf_r+0x1454>
  4020dc:	f01b 0f20 	tst.w	fp, #32
  4020e0:	d15d      	bne.n	40219e <_svfprintf_r+0x742>
  4020e2:	f01b 0f10 	tst.w	fp, #16
  4020e6:	f040 8308 	bne.w	4026fa <_svfprintf_r+0xc9e>
  4020ea:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4020ee:	f000 8304 	beq.w	4026fa <_svfprintf_r+0xc9e>
  4020f2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4020f4:	f9b1 4000 	ldrsh.w	r4, [r1]
  4020f8:	3104      	adds	r1, #4
  4020fa:	17e5      	asrs	r5, r4, #31
  4020fc:	4622      	mov	r2, r4
  4020fe:	462b      	mov	r3, r5
  402100:	910f      	str	r1, [sp, #60]	; 0x3c
  402102:	2a00      	cmp	r2, #0
  402104:	f173 0300 	sbcs.w	r3, r3, #0
  402108:	db58      	blt.n	4021bc <_svfprintf_r+0x760>
  40210a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40210c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402110:	1c4a      	adds	r2, r1, #1
  402112:	f04f 0301 	mov.w	r3, #1
  402116:	f47f ad9b 	bne.w	401c50 <_svfprintf_r+0x1f4>
  40211a:	ea54 0205 	orrs.w	r2, r4, r5
  40211e:	f000 81df 	beq.w	4024e0 <_svfprintf_r+0xa84>
  402122:	f8cd b01c 	str.w	fp, [sp, #28]
  402126:	2b01      	cmp	r3, #1
  402128:	f000 827b 	beq.w	402622 <_svfprintf_r+0xbc6>
  40212c:	2b02      	cmp	r3, #2
  40212e:	f040 8206 	bne.w	40253e <_svfprintf_r+0xae2>
  402132:	9818      	ldr	r0, [sp, #96]	; 0x60
  402134:	464e      	mov	r6, r9
  402136:	0923      	lsrs	r3, r4, #4
  402138:	f004 010f 	and.w	r1, r4, #15
  40213c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402140:	092a      	lsrs	r2, r5, #4
  402142:	461c      	mov	r4, r3
  402144:	4615      	mov	r5, r2
  402146:	5c43      	ldrb	r3, [r0, r1]
  402148:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40214c:	ea54 0305 	orrs.w	r3, r4, r5
  402150:	d1f1      	bne.n	402136 <_svfprintf_r+0x6da>
  402152:	eba9 0306 	sub.w	r3, r9, r6
  402156:	930e      	str	r3, [sp, #56]	; 0x38
  402158:	e590      	b.n	401c7c <_svfprintf_r+0x220>
  40215a:	9311      	str	r3, [sp, #68]	; 0x44
  40215c:	2a00      	cmp	r2, #0
  40215e:	f040 86a3 	bne.w	402ea8 <_svfprintf_r+0x144c>
  402162:	4b7e      	ldr	r3, [pc, #504]	; (40235c <_svfprintf_r+0x900>)
  402164:	9318      	str	r3, [sp, #96]	; 0x60
  402166:	f01b 0f20 	tst.w	fp, #32
  40216a:	f43f aeef 	beq.w	401f4c <_svfprintf_r+0x4f0>
  40216e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402170:	3507      	adds	r5, #7
  402172:	f025 0307 	bic.w	r3, r5, #7
  402176:	f103 0208 	add.w	r2, r3, #8
  40217a:	f01b 0f01 	tst.w	fp, #1
  40217e:	920f      	str	r2, [sp, #60]	; 0x3c
  402180:	e9d3 4500 	ldrd	r4, r5, [r3]
  402184:	f47f aef4 	bne.w	401f70 <_svfprintf_r+0x514>
  402188:	2302      	movs	r3, #2
  40218a:	e55a      	b.n	401c42 <_svfprintf_r+0x1e6>
  40218c:	9311      	str	r3, [sp, #68]	; 0x44
  40218e:	2a00      	cmp	r2, #0
  402190:	f040 8686 	bne.w	402ea0 <_svfprintf_r+0x1444>
  402194:	f04b 0b10 	orr.w	fp, fp, #16
  402198:	f01b 0f20 	tst.w	fp, #32
  40219c:	d0a1      	beq.n	4020e2 <_svfprintf_r+0x686>
  40219e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4021a0:	3507      	adds	r5, #7
  4021a2:	f025 0507 	bic.w	r5, r5, #7
  4021a6:	e9d5 2300 	ldrd	r2, r3, [r5]
  4021aa:	2a00      	cmp	r2, #0
  4021ac:	f105 0108 	add.w	r1, r5, #8
  4021b0:	461d      	mov	r5, r3
  4021b2:	f173 0300 	sbcs.w	r3, r3, #0
  4021b6:	910f      	str	r1, [sp, #60]	; 0x3c
  4021b8:	4614      	mov	r4, r2
  4021ba:	daa6      	bge.n	40210a <_svfprintf_r+0x6ae>
  4021bc:	272d      	movs	r7, #45	; 0x2d
  4021be:	4264      	negs	r4, r4
  4021c0:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4021c4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4021c8:	2301      	movs	r3, #1
  4021ca:	e53d      	b.n	401c48 <_svfprintf_r+0x1ec>
  4021cc:	9311      	str	r3, [sp, #68]	; 0x44
  4021ce:	2a00      	cmp	r2, #0
  4021d0:	f040 8662 	bne.w	402e98 <_svfprintf_r+0x143c>
  4021d4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4021d6:	3507      	adds	r5, #7
  4021d8:	f025 0307 	bic.w	r3, r5, #7
  4021dc:	f103 0208 	add.w	r2, r3, #8
  4021e0:	920f      	str	r2, [sp, #60]	; 0x3c
  4021e2:	681a      	ldr	r2, [r3, #0]
  4021e4:	9215      	str	r2, [sp, #84]	; 0x54
  4021e6:	685b      	ldr	r3, [r3, #4]
  4021e8:	9314      	str	r3, [sp, #80]	; 0x50
  4021ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4021ec:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4021ee:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4021f2:	4628      	mov	r0, r5
  4021f4:	4621      	mov	r1, r4
  4021f6:	f04f 32ff 	mov.w	r2, #4294967295
  4021fa:	4b59      	ldr	r3, [pc, #356]	; (402360 <_svfprintf_r+0x904>)
  4021fc:	f003 fdd4 	bl	405da8 <__aeabi_dcmpun>
  402200:	2800      	cmp	r0, #0
  402202:	f040 834a 	bne.w	40289a <_svfprintf_r+0xe3e>
  402206:	4628      	mov	r0, r5
  402208:	4621      	mov	r1, r4
  40220a:	f04f 32ff 	mov.w	r2, #4294967295
  40220e:	4b54      	ldr	r3, [pc, #336]	; (402360 <_svfprintf_r+0x904>)
  402210:	f003 fdac 	bl	405d6c <__aeabi_dcmple>
  402214:	2800      	cmp	r0, #0
  402216:	f040 8340 	bne.w	40289a <_svfprintf_r+0xe3e>
  40221a:	a815      	add	r0, sp, #84	; 0x54
  40221c:	c80d      	ldmia	r0, {r0, r2, r3}
  40221e:	9914      	ldr	r1, [sp, #80]	; 0x50
  402220:	f003 fd9a 	bl	405d58 <__aeabi_dcmplt>
  402224:	2800      	cmp	r0, #0
  402226:	f040 8530 	bne.w	402c8a <_svfprintf_r+0x122e>
  40222a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40222e:	4e4d      	ldr	r6, [pc, #308]	; (402364 <_svfprintf_r+0x908>)
  402230:	4b4d      	ldr	r3, [pc, #308]	; (402368 <_svfprintf_r+0x90c>)
  402232:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  402236:	9007      	str	r0, [sp, #28]
  402238:	9811      	ldr	r0, [sp, #68]	; 0x44
  40223a:	2203      	movs	r2, #3
  40223c:	2100      	movs	r1, #0
  40223e:	9208      	str	r2, [sp, #32]
  402240:	910a      	str	r1, [sp, #40]	; 0x28
  402242:	2847      	cmp	r0, #71	; 0x47
  402244:	bfd8      	it	le
  402246:	461e      	movle	r6, r3
  402248:	920e      	str	r2, [sp, #56]	; 0x38
  40224a:	9112      	str	r1, [sp, #72]	; 0x48
  40224c:	e51e      	b.n	401c8c <_svfprintf_r+0x230>
  40224e:	f04b 0b08 	orr.w	fp, fp, #8
  402252:	f89a 3000 	ldrb.w	r3, [sl]
  402256:	e459      	b.n	401b0c <_svfprintf_r+0xb0>
  402258:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40225c:	2300      	movs	r3, #0
  40225e:	461c      	mov	r4, r3
  402260:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402264:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402268:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40226c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402270:	2809      	cmp	r0, #9
  402272:	d9f5      	bls.n	402260 <_svfprintf_r+0x804>
  402274:	940d      	str	r4, [sp, #52]	; 0x34
  402276:	e44b      	b.n	401b10 <_svfprintf_r+0xb4>
  402278:	f04b 0b10 	orr.w	fp, fp, #16
  40227c:	9311      	str	r3, [sp, #68]	; 0x44
  40227e:	f01b 0320 	ands.w	r3, fp, #32
  402282:	f43f ae1d 	beq.w	401ec0 <_svfprintf_r+0x464>
  402286:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402288:	3507      	adds	r5, #7
  40228a:	f025 0307 	bic.w	r3, r5, #7
  40228e:	f103 0208 	add.w	r2, r3, #8
  402292:	e9d3 4500 	ldrd	r4, r5, [r3]
  402296:	920f      	str	r2, [sp, #60]	; 0x3c
  402298:	2300      	movs	r3, #0
  40229a:	e4d2      	b.n	401c42 <_svfprintf_r+0x1e6>
  40229c:	9311      	str	r3, [sp, #68]	; 0x44
  40229e:	2a00      	cmp	r2, #0
  4022a0:	f040 85e7 	bne.w	402e72 <_svfprintf_r+0x1416>
  4022a4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4022a6:	2a00      	cmp	r2, #0
  4022a8:	f43f aca3 	beq.w	401bf2 <_svfprintf_r+0x196>
  4022ac:	2300      	movs	r3, #0
  4022ae:	2101      	movs	r1, #1
  4022b0:	461f      	mov	r7, r3
  4022b2:	9108      	str	r1, [sp, #32]
  4022b4:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4022b8:	f8cd b01c 	str.w	fp, [sp, #28]
  4022bc:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4022c0:	930a      	str	r3, [sp, #40]	; 0x28
  4022c2:	9312      	str	r3, [sp, #72]	; 0x48
  4022c4:	910e      	str	r1, [sp, #56]	; 0x38
  4022c6:	ae28      	add	r6, sp, #160	; 0xa0
  4022c8:	e4e4      	b.n	401c94 <_svfprintf_r+0x238>
  4022ca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4022cc:	e534      	b.n	401d38 <_svfprintf_r+0x2dc>
  4022ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4022d0:	2b65      	cmp	r3, #101	; 0x65
  4022d2:	f340 80a7 	ble.w	402424 <_svfprintf_r+0x9c8>
  4022d6:	a815      	add	r0, sp, #84	; 0x54
  4022d8:	c80d      	ldmia	r0, {r0, r2, r3}
  4022da:	9914      	ldr	r1, [sp, #80]	; 0x50
  4022dc:	f003 fd32 	bl	405d44 <__aeabi_dcmpeq>
  4022e0:	2800      	cmp	r0, #0
  4022e2:	f000 8150 	beq.w	402586 <_svfprintf_r+0xb2a>
  4022e6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4022e8:	4a20      	ldr	r2, [pc, #128]	; (40236c <_svfprintf_r+0x910>)
  4022ea:	f8c8 2000 	str.w	r2, [r8]
  4022ee:	3301      	adds	r3, #1
  4022f0:	3401      	adds	r4, #1
  4022f2:	2201      	movs	r2, #1
  4022f4:	2b07      	cmp	r3, #7
  4022f6:	9427      	str	r4, [sp, #156]	; 0x9c
  4022f8:	9326      	str	r3, [sp, #152]	; 0x98
  4022fa:	f8c8 2004 	str.w	r2, [r8, #4]
  4022fe:	f300 836a 	bgt.w	4029d6 <_svfprintf_r+0xf7a>
  402302:	f108 0808 	add.w	r8, r8, #8
  402306:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402308:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40230a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40230c:	4293      	cmp	r3, r2
  40230e:	db03      	blt.n	402318 <_svfprintf_r+0x8bc>
  402310:	9b07      	ldr	r3, [sp, #28]
  402312:	07dd      	lsls	r5, r3, #31
  402314:	f57f ad82 	bpl.w	401e1c <_svfprintf_r+0x3c0>
  402318:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40231a:	9919      	ldr	r1, [sp, #100]	; 0x64
  40231c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40231e:	f8c8 2000 	str.w	r2, [r8]
  402322:	3301      	adds	r3, #1
  402324:	440c      	add	r4, r1
  402326:	2b07      	cmp	r3, #7
  402328:	f8c8 1004 	str.w	r1, [r8, #4]
  40232c:	9427      	str	r4, [sp, #156]	; 0x9c
  40232e:	9326      	str	r3, [sp, #152]	; 0x98
  402330:	f300 839e 	bgt.w	402a70 <_svfprintf_r+0x1014>
  402334:	f108 0808 	add.w	r8, r8, #8
  402338:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40233a:	1e5e      	subs	r6, r3, #1
  40233c:	2e00      	cmp	r6, #0
  40233e:	f77f ad6d 	ble.w	401e1c <_svfprintf_r+0x3c0>
  402342:	2e10      	cmp	r6, #16
  402344:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402346:	4d0a      	ldr	r5, [pc, #40]	; (402370 <_svfprintf_r+0x914>)
  402348:	f340 81f5 	ble.w	402736 <_svfprintf_r+0xcda>
  40234c:	4622      	mov	r2, r4
  40234e:	2710      	movs	r7, #16
  402350:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402354:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402356:	e013      	b.n	402380 <_svfprintf_r+0x924>
  402358:	0040690c 	.word	0x0040690c
  40235c:	004068f8 	.word	0x004068f8
  402360:	7fefffff 	.word	0x7fefffff
  402364:	004068ec 	.word	0x004068ec
  402368:	004068e8 	.word	0x004068e8
  40236c:	00406928 	.word	0x00406928
  402370:	0040693c 	.word	0x0040693c
  402374:	f108 0808 	add.w	r8, r8, #8
  402378:	3e10      	subs	r6, #16
  40237a:	2e10      	cmp	r6, #16
  40237c:	f340 81da 	ble.w	402734 <_svfprintf_r+0xcd8>
  402380:	3301      	adds	r3, #1
  402382:	3210      	adds	r2, #16
  402384:	2b07      	cmp	r3, #7
  402386:	9227      	str	r2, [sp, #156]	; 0x9c
  402388:	9326      	str	r3, [sp, #152]	; 0x98
  40238a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40238e:	ddf1      	ble.n	402374 <_svfprintf_r+0x918>
  402390:	aa25      	add	r2, sp, #148	; 0x94
  402392:	4621      	mov	r1, r4
  402394:	4658      	mov	r0, fp
  402396:	f002 ff97 	bl	4052c8 <__ssprint_r>
  40239a:	2800      	cmp	r0, #0
  40239c:	f47f ac30 	bne.w	401c00 <_svfprintf_r+0x1a4>
  4023a0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4023a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4023a4:	46c8      	mov	r8, r9
  4023a6:	e7e7      	b.n	402378 <_svfprintf_r+0x91c>
  4023a8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4023aa:	9a08      	ldr	r2, [sp, #32]
  4023ac:	1a9f      	subs	r7, r3, r2
  4023ae:	2f00      	cmp	r7, #0
  4023b0:	f77f ace5 	ble.w	401d7e <_svfprintf_r+0x322>
  4023b4:	2f10      	cmp	r7, #16
  4023b6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4023b8:	4db6      	ldr	r5, [pc, #728]	; (402694 <_svfprintf_r+0xc38>)
  4023ba:	dd27      	ble.n	40240c <_svfprintf_r+0x9b0>
  4023bc:	4642      	mov	r2, r8
  4023be:	4621      	mov	r1, r4
  4023c0:	46b0      	mov	r8, r6
  4023c2:	f04f 0b10 	mov.w	fp, #16
  4023c6:	462e      	mov	r6, r5
  4023c8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4023ca:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4023cc:	e004      	b.n	4023d8 <_svfprintf_r+0x97c>
  4023ce:	3f10      	subs	r7, #16
  4023d0:	2f10      	cmp	r7, #16
  4023d2:	f102 0208 	add.w	r2, r2, #8
  4023d6:	dd15      	ble.n	402404 <_svfprintf_r+0x9a8>
  4023d8:	3301      	adds	r3, #1
  4023da:	3110      	adds	r1, #16
  4023dc:	2b07      	cmp	r3, #7
  4023de:	9127      	str	r1, [sp, #156]	; 0x9c
  4023e0:	9326      	str	r3, [sp, #152]	; 0x98
  4023e2:	e882 0840 	stmia.w	r2, {r6, fp}
  4023e6:	ddf2      	ble.n	4023ce <_svfprintf_r+0x972>
  4023e8:	aa25      	add	r2, sp, #148	; 0x94
  4023ea:	4629      	mov	r1, r5
  4023ec:	4620      	mov	r0, r4
  4023ee:	f002 ff6b 	bl	4052c8 <__ssprint_r>
  4023f2:	2800      	cmp	r0, #0
  4023f4:	f47f ac04 	bne.w	401c00 <_svfprintf_r+0x1a4>
  4023f8:	3f10      	subs	r7, #16
  4023fa:	2f10      	cmp	r7, #16
  4023fc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4023fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402400:	464a      	mov	r2, r9
  402402:	dce9      	bgt.n	4023d8 <_svfprintf_r+0x97c>
  402404:	4635      	mov	r5, r6
  402406:	460c      	mov	r4, r1
  402408:	4646      	mov	r6, r8
  40240a:	4690      	mov	r8, r2
  40240c:	3301      	adds	r3, #1
  40240e:	443c      	add	r4, r7
  402410:	2b07      	cmp	r3, #7
  402412:	9427      	str	r4, [sp, #156]	; 0x9c
  402414:	9326      	str	r3, [sp, #152]	; 0x98
  402416:	e888 00a0 	stmia.w	r8, {r5, r7}
  40241a:	f300 8232 	bgt.w	402882 <_svfprintf_r+0xe26>
  40241e:	f108 0808 	add.w	r8, r8, #8
  402422:	e4ac      	b.n	401d7e <_svfprintf_r+0x322>
  402424:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402426:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402428:	2b01      	cmp	r3, #1
  40242a:	f340 81fe 	ble.w	40282a <_svfprintf_r+0xdce>
  40242e:	3701      	adds	r7, #1
  402430:	3401      	adds	r4, #1
  402432:	2301      	movs	r3, #1
  402434:	2f07      	cmp	r7, #7
  402436:	9427      	str	r4, [sp, #156]	; 0x9c
  402438:	9726      	str	r7, [sp, #152]	; 0x98
  40243a:	f8c8 6000 	str.w	r6, [r8]
  40243e:	f8c8 3004 	str.w	r3, [r8, #4]
  402442:	f300 8203 	bgt.w	40284c <_svfprintf_r+0xdf0>
  402446:	f108 0808 	add.w	r8, r8, #8
  40244a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40244c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  40244e:	f8c8 3000 	str.w	r3, [r8]
  402452:	3701      	adds	r7, #1
  402454:	4414      	add	r4, r2
  402456:	2f07      	cmp	r7, #7
  402458:	9427      	str	r4, [sp, #156]	; 0x9c
  40245a:	9726      	str	r7, [sp, #152]	; 0x98
  40245c:	f8c8 2004 	str.w	r2, [r8, #4]
  402460:	f300 8200 	bgt.w	402864 <_svfprintf_r+0xe08>
  402464:	f108 0808 	add.w	r8, r8, #8
  402468:	a815      	add	r0, sp, #84	; 0x54
  40246a:	c80d      	ldmia	r0, {r0, r2, r3}
  40246c:	9914      	ldr	r1, [sp, #80]	; 0x50
  40246e:	f003 fc69 	bl	405d44 <__aeabi_dcmpeq>
  402472:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402474:	2800      	cmp	r0, #0
  402476:	f040 8101 	bne.w	40267c <_svfprintf_r+0xc20>
  40247a:	3b01      	subs	r3, #1
  40247c:	3701      	adds	r7, #1
  40247e:	3601      	adds	r6, #1
  402480:	441c      	add	r4, r3
  402482:	2f07      	cmp	r7, #7
  402484:	9726      	str	r7, [sp, #152]	; 0x98
  402486:	9427      	str	r4, [sp, #156]	; 0x9c
  402488:	f8c8 6000 	str.w	r6, [r8]
  40248c:	f8c8 3004 	str.w	r3, [r8, #4]
  402490:	f300 8127 	bgt.w	4026e2 <_svfprintf_r+0xc86>
  402494:	f108 0808 	add.w	r8, r8, #8
  402498:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  40249a:	f8c8 2004 	str.w	r2, [r8, #4]
  40249e:	3701      	adds	r7, #1
  4024a0:	4414      	add	r4, r2
  4024a2:	ab21      	add	r3, sp, #132	; 0x84
  4024a4:	2f07      	cmp	r7, #7
  4024a6:	9427      	str	r4, [sp, #156]	; 0x9c
  4024a8:	9726      	str	r7, [sp, #152]	; 0x98
  4024aa:	f8c8 3000 	str.w	r3, [r8]
  4024ae:	f77f acb3 	ble.w	401e18 <_svfprintf_r+0x3bc>
  4024b2:	aa25      	add	r2, sp, #148	; 0x94
  4024b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4024b6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4024b8:	f002 ff06 	bl	4052c8 <__ssprint_r>
  4024bc:	2800      	cmp	r0, #0
  4024be:	f47f ab9f 	bne.w	401c00 <_svfprintf_r+0x1a4>
  4024c2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4024c4:	46c8      	mov	r8, r9
  4024c6:	e4a9      	b.n	401e1c <_svfprintf_r+0x3c0>
  4024c8:	aa25      	add	r2, sp, #148	; 0x94
  4024ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4024cc:	980c      	ldr	r0, [sp, #48]	; 0x30
  4024ce:	f002 fefb 	bl	4052c8 <__ssprint_r>
  4024d2:	2800      	cmp	r0, #0
  4024d4:	f43f aceb 	beq.w	401eae <_svfprintf_r+0x452>
  4024d8:	f7ff bb92 	b.w	401c00 <_svfprintf_r+0x1a4>
  4024dc:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4024e0:	2b01      	cmp	r3, #1
  4024e2:	f000 8134 	beq.w	40274e <_svfprintf_r+0xcf2>
  4024e6:	2b02      	cmp	r3, #2
  4024e8:	d125      	bne.n	402536 <_svfprintf_r+0xada>
  4024ea:	f8cd b01c 	str.w	fp, [sp, #28]
  4024ee:	2400      	movs	r4, #0
  4024f0:	2500      	movs	r5, #0
  4024f2:	e61e      	b.n	402132 <_svfprintf_r+0x6d6>
  4024f4:	aa25      	add	r2, sp, #148	; 0x94
  4024f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4024f8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4024fa:	f002 fee5 	bl	4052c8 <__ssprint_r>
  4024fe:	2800      	cmp	r0, #0
  402500:	f47f ab7e 	bne.w	401c00 <_svfprintf_r+0x1a4>
  402504:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402506:	46c8      	mov	r8, r9
  402508:	e475      	b.n	401df6 <_svfprintf_r+0x39a>
  40250a:	aa25      	add	r2, sp, #148	; 0x94
  40250c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40250e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402510:	f002 feda 	bl	4052c8 <__ssprint_r>
  402514:	2800      	cmp	r0, #0
  402516:	f47f ab73 	bne.w	401c00 <_svfprintf_r+0x1a4>
  40251a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40251c:	46c8      	mov	r8, r9
  40251e:	e41b      	b.n	401d58 <_svfprintf_r+0x2fc>
  402520:	aa25      	add	r2, sp, #148	; 0x94
  402522:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402524:	980c      	ldr	r0, [sp, #48]	; 0x30
  402526:	f002 fecf 	bl	4052c8 <__ssprint_r>
  40252a:	2800      	cmp	r0, #0
  40252c:	f47f ab68 	bne.w	401c00 <_svfprintf_r+0x1a4>
  402530:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402532:	46c8      	mov	r8, r9
  402534:	e420      	b.n	401d78 <_svfprintf_r+0x31c>
  402536:	f8cd b01c 	str.w	fp, [sp, #28]
  40253a:	2400      	movs	r4, #0
  40253c:	2500      	movs	r5, #0
  40253e:	4649      	mov	r1, r9
  402540:	e000      	b.n	402544 <_svfprintf_r+0xae8>
  402542:	4631      	mov	r1, r6
  402544:	08e2      	lsrs	r2, r4, #3
  402546:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40254a:	08e8      	lsrs	r0, r5, #3
  40254c:	f004 0307 	and.w	r3, r4, #7
  402550:	4605      	mov	r5, r0
  402552:	4614      	mov	r4, r2
  402554:	3330      	adds	r3, #48	; 0x30
  402556:	ea54 0205 	orrs.w	r2, r4, r5
  40255a:	f801 3c01 	strb.w	r3, [r1, #-1]
  40255e:	f101 36ff 	add.w	r6, r1, #4294967295
  402562:	d1ee      	bne.n	402542 <_svfprintf_r+0xae6>
  402564:	9a07      	ldr	r2, [sp, #28]
  402566:	07d2      	lsls	r2, r2, #31
  402568:	f57f adf3 	bpl.w	402152 <_svfprintf_r+0x6f6>
  40256c:	2b30      	cmp	r3, #48	; 0x30
  40256e:	f43f adf0 	beq.w	402152 <_svfprintf_r+0x6f6>
  402572:	3902      	subs	r1, #2
  402574:	2330      	movs	r3, #48	; 0x30
  402576:	f806 3c01 	strb.w	r3, [r6, #-1]
  40257a:	eba9 0301 	sub.w	r3, r9, r1
  40257e:	930e      	str	r3, [sp, #56]	; 0x38
  402580:	460e      	mov	r6, r1
  402582:	f7ff bb7b 	b.w	401c7c <_svfprintf_r+0x220>
  402586:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402588:	2900      	cmp	r1, #0
  40258a:	f340 822e 	ble.w	4029ea <_svfprintf_r+0xf8e>
  40258e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402590:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402592:	4293      	cmp	r3, r2
  402594:	bfa8      	it	ge
  402596:	4613      	movge	r3, r2
  402598:	2b00      	cmp	r3, #0
  40259a:	461f      	mov	r7, r3
  40259c:	dd0d      	ble.n	4025ba <_svfprintf_r+0xb5e>
  40259e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4025a0:	f8c8 6000 	str.w	r6, [r8]
  4025a4:	3301      	adds	r3, #1
  4025a6:	443c      	add	r4, r7
  4025a8:	2b07      	cmp	r3, #7
  4025aa:	9427      	str	r4, [sp, #156]	; 0x9c
  4025ac:	f8c8 7004 	str.w	r7, [r8, #4]
  4025b0:	9326      	str	r3, [sp, #152]	; 0x98
  4025b2:	f300 831f 	bgt.w	402bf4 <_svfprintf_r+0x1198>
  4025b6:	f108 0808 	add.w	r8, r8, #8
  4025ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4025bc:	2f00      	cmp	r7, #0
  4025be:	bfa8      	it	ge
  4025c0:	1bdb      	subge	r3, r3, r7
  4025c2:	2b00      	cmp	r3, #0
  4025c4:	461f      	mov	r7, r3
  4025c6:	f340 80d6 	ble.w	402776 <_svfprintf_r+0xd1a>
  4025ca:	2f10      	cmp	r7, #16
  4025cc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4025ce:	4d31      	ldr	r5, [pc, #196]	; (402694 <_svfprintf_r+0xc38>)
  4025d0:	f340 81ed 	ble.w	4029ae <_svfprintf_r+0xf52>
  4025d4:	4642      	mov	r2, r8
  4025d6:	4621      	mov	r1, r4
  4025d8:	46b0      	mov	r8, r6
  4025da:	f04f 0b10 	mov.w	fp, #16
  4025de:	462e      	mov	r6, r5
  4025e0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4025e2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4025e4:	e004      	b.n	4025f0 <_svfprintf_r+0xb94>
  4025e6:	3208      	adds	r2, #8
  4025e8:	3f10      	subs	r7, #16
  4025ea:	2f10      	cmp	r7, #16
  4025ec:	f340 81db 	ble.w	4029a6 <_svfprintf_r+0xf4a>
  4025f0:	3301      	adds	r3, #1
  4025f2:	3110      	adds	r1, #16
  4025f4:	2b07      	cmp	r3, #7
  4025f6:	9127      	str	r1, [sp, #156]	; 0x9c
  4025f8:	9326      	str	r3, [sp, #152]	; 0x98
  4025fa:	e882 0840 	stmia.w	r2, {r6, fp}
  4025fe:	ddf2      	ble.n	4025e6 <_svfprintf_r+0xb8a>
  402600:	aa25      	add	r2, sp, #148	; 0x94
  402602:	4629      	mov	r1, r5
  402604:	4620      	mov	r0, r4
  402606:	f002 fe5f 	bl	4052c8 <__ssprint_r>
  40260a:	2800      	cmp	r0, #0
  40260c:	f47f aaf8 	bne.w	401c00 <_svfprintf_r+0x1a4>
  402610:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402612:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402614:	464a      	mov	r2, r9
  402616:	e7e7      	b.n	4025e8 <_svfprintf_r+0xb8c>
  402618:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40261a:	930e      	str	r3, [sp, #56]	; 0x38
  40261c:	464e      	mov	r6, r9
  40261e:	f7ff bb2d 	b.w	401c7c <_svfprintf_r+0x220>
  402622:	2d00      	cmp	r5, #0
  402624:	bf08      	it	eq
  402626:	2c0a      	cmpeq	r4, #10
  402628:	f0c0 808f 	bcc.w	40274a <_svfprintf_r+0xcee>
  40262c:	464e      	mov	r6, r9
  40262e:	4620      	mov	r0, r4
  402630:	4629      	mov	r1, r5
  402632:	220a      	movs	r2, #10
  402634:	2300      	movs	r3, #0
  402636:	f003 fbf5 	bl	405e24 <__aeabi_uldivmod>
  40263a:	3230      	adds	r2, #48	; 0x30
  40263c:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402640:	4620      	mov	r0, r4
  402642:	4629      	mov	r1, r5
  402644:	2300      	movs	r3, #0
  402646:	220a      	movs	r2, #10
  402648:	f003 fbec 	bl	405e24 <__aeabi_uldivmod>
  40264c:	4604      	mov	r4, r0
  40264e:	460d      	mov	r5, r1
  402650:	ea54 0305 	orrs.w	r3, r4, r5
  402654:	d1eb      	bne.n	40262e <_svfprintf_r+0xbd2>
  402656:	eba9 0306 	sub.w	r3, r9, r6
  40265a:	930e      	str	r3, [sp, #56]	; 0x38
  40265c:	f7ff bb0e 	b.w	401c7c <_svfprintf_r+0x220>
  402660:	aa25      	add	r2, sp, #148	; 0x94
  402662:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402664:	980c      	ldr	r0, [sp, #48]	; 0x30
  402666:	f002 fe2f 	bl	4052c8 <__ssprint_r>
  40266a:	2800      	cmp	r0, #0
  40266c:	f47f aac8 	bne.w	401c00 <_svfprintf_r+0x1a4>
  402670:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402674:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402676:	46c8      	mov	r8, r9
  402678:	f7ff bb5e 	b.w	401d38 <_svfprintf_r+0x2dc>
  40267c:	1e5e      	subs	r6, r3, #1
  40267e:	2e00      	cmp	r6, #0
  402680:	f77f af0a 	ble.w	402498 <_svfprintf_r+0xa3c>
  402684:	2e10      	cmp	r6, #16
  402686:	4d03      	ldr	r5, [pc, #12]	; (402694 <_svfprintf_r+0xc38>)
  402688:	dd22      	ble.n	4026d0 <_svfprintf_r+0xc74>
  40268a:	4622      	mov	r2, r4
  40268c:	f04f 0b10 	mov.w	fp, #16
  402690:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402692:	e006      	b.n	4026a2 <_svfprintf_r+0xc46>
  402694:	0040693c 	.word	0x0040693c
  402698:	3e10      	subs	r6, #16
  40269a:	2e10      	cmp	r6, #16
  40269c:	f108 0808 	add.w	r8, r8, #8
  4026a0:	dd15      	ble.n	4026ce <_svfprintf_r+0xc72>
  4026a2:	3701      	adds	r7, #1
  4026a4:	3210      	adds	r2, #16
  4026a6:	2f07      	cmp	r7, #7
  4026a8:	9227      	str	r2, [sp, #156]	; 0x9c
  4026aa:	9726      	str	r7, [sp, #152]	; 0x98
  4026ac:	e888 0820 	stmia.w	r8, {r5, fp}
  4026b0:	ddf2      	ble.n	402698 <_svfprintf_r+0xc3c>
  4026b2:	aa25      	add	r2, sp, #148	; 0x94
  4026b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4026b6:	4620      	mov	r0, r4
  4026b8:	f002 fe06 	bl	4052c8 <__ssprint_r>
  4026bc:	2800      	cmp	r0, #0
  4026be:	f47f aa9f 	bne.w	401c00 <_svfprintf_r+0x1a4>
  4026c2:	3e10      	subs	r6, #16
  4026c4:	2e10      	cmp	r6, #16
  4026c6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4026c8:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4026ca:	46c8      	mov	r8, r9
  4026cc:	dce9      	bgt.n	4026a2 <_svfprintf_r+0xc46>
  4026ce:	4614      	mov	r4, r2
  4026d0:	3701      	adds	r7, #1
  4026d2:	4434      	add	r4, r6
  4026d4:	2f07      	cmp	r7, #7
  4026d6:	9427      	str	r4, [sp, #156]	; 0x9c
  4026d8:	9726      	str	r7, [sp, #152]	; 0x98
  4026da:	e888 0060 	stmia.w	r8, {r5, r6}
  4026de:	f77f aed9 	ble.w	402494 <_svfprintf_r+0xa38>
  4026e2:	aa25      	add	r2, sp, #148	; 0x94
  4026e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4026e6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4026e8:	f002 fdee 	bl	4052c8 <__ssprint_r>
  4026ec:	2800      	cmp	r0, #0
  4026ee:	f47f aa87 	bne.w	401c00 <_svfprintf_r+0x1a4>
  4026f2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4026f4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4026f6:	46c8      	mov	r8, r9
  4026f8:	e6ce      	b.n	402498 <_svfprintf_r+0xa3c>
  4026fa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4026fc:	6814      	ldr	r4, [r2, #0]
  4026fe:	4613      	mov	r3, r2
  402700:	3304      	adds	r3, #4
  402702:	17e5      	asrs	r5, r4, #31
  402704:	930f      	str	r3, [sp, #60]	; 0x3c
  402706:	4622      	mov	r2, r4
  402708:	462b      	mov	r3, r5
  40270a:	e4fa      	b.n	402102 <_svfprintf_r+0x6a6>
  40270c:	3204      	adds	r2, #4
  40270e:	681c      	ldr	r4, [r3, #0]
  402710:	920f      	str	r2, [sp, #60]	; 0x3c
  402712:	2301      	movs	r3, #1
  402714:	2500      	movs	r5, #0
  402716:	f7ff ba94 	b.w	401c42 <_svfprintf_r+0x1e6>
  40271a:	681c      	ldr	r4, [r3, #0]
  40271c:	3304      	adds	r3, #4
  40271e:	930f      	str	r3, [sp, #60]	; 0x3c
  402720:	2500      	movs	r5, #0
  402722:	e421      	b.n	401f68 <_svfprintf_r+0x50c>
  402724:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402726:	460a      	mov	r2, r1
  402728:	3204      	adds	r2, #4
  40272a:	680c      	ldr	r4, [r1, #0]
  40272c:	920f      	str	r2, [sp, #60]	; 0x3c
  40272e:	2500      	movs	r5, #0
  402730:	f7ff ba87 	b.w	401c42 <_svfprintf_r+0x1e6>
  402734:	4614      	mov	r4, r2
  402736:	3301      	adds	r3, #1
  402738:	4434      	add	r4, r6
  40273a:	2b07      	cmp	r3, #7
  40273c:	9427      	str	r4, [sp, #156]	; 0x9c
  40273e:	9326      	str	r3, [sp, #152]	; 0x98
  402740:	e888 0060 	stmia.w	r8, {r5, r6}
  402744:	f77f ab68 	ble.w	401e18 <_svfprintf_r+0x3bc>
  402748:	e6b3      	b.n	4024b2 <_svfprintf_r+0xa56>
  40274a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40274e:	f8cd b01c 	str.w	fp, [sp, #28]
  402752:	ae42      	add	r6, sp, #264	; 0x108
  402754:	3430      	adds	r4, #48	; 0x30
  402756:	2301      	movs	r3, #1
  402758:	f806 4d41 	strb.w	r4, [r6, #-65]!
  40275c:	930e      	str	r3, [sp, #56]	; 0x38
  40275e:	f7ff ba8d 	b.w	401c7c <_svfprintf_r+0x220>
  402762:	aa25      	add	r2, sp, #148	; 0x94
  402764:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402766:	980c      	ldr	r0, [sp, #48]	; 0x30
  402768:	f002 fdae 	bl	4052c8 <__ssprint_r>
  40276c:	2800      	cmp	r0, #0
  40276e:	f47f aa47 	bne.w	401c00 <_svfprintf_r+0x1a4>
  402772:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402774:	46c8      	mov	r8, r9
  402776:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402778:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40277a:	429a      	cmp	r2, r3
  40277c:	db44      	blt.n	402808 <_svfprintf_r+0xdac>
  40277e:	9b07      	ldr	r3, [sp, #28]
  402780:	07d9      	lsls	r1, r3, #31
  402782:	d441      	bmi.n	402808 <_svfprintf_r+0xdac>
  402784:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402786:	9812      	ldr	r0, [sp, #72]	; 0x48
  402788:	1a9a      	subs	r2, r3, r2
  40278a:	1a1d      	subs	r5, r3, r0
  40278c:	4295      	cmp	r5, r2
  40278e:	bfa8      	it	ge
  402790:	4615      	movge	r5, r2
  402792:	2d00      	cmp	r5, #0
  402794:	dd0e      	ble.n	4027b4 <_svfprintf_r+0xd58>
  402796:	9926      	ldr	r1, [sp, #152]	; 0x98
  402798:	f8c8 5004 	str.w	r5, [r8, #4]
  40279c:	3101      	adds	r1, #1
  40279e:	4406      	add	r6, r0
  4027a0:	442c      	add	r4, r5
  4027a2:	2907      	cmp	r1, #7
  4027a4:	f8c8 6000 	str.w	r6, [r8]
  4027a8:	9427      	str	r4, [sp, #156]	; 0x9c
  4027aa:	9126      	str	r1, [sp, #152]	; 0x98
  4027ac:	f300 823b 	bgt.w	402c26 <_svfprintf_r+0x11ca>
  4027b0:	f108 0808 	add.w	r8, r8, #8
  4027b4:	2d00      	cmp	r5, #0
  4027b6:	bfac      	ite	ge
  4027b8:	1b56      	subge	r6, r2, r5
  4027ba:	4616      	movlt	r6, r2
  4027bc:	2e00      	cmp	r6, #0
  4027be:	f77f ab2d 	ble.w	401e1c <_svfprintf_r+0x3c0>
  4027c2:	2e10      	cmp	r6, #16
  4027c4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4027c6:	4db0      	ldr	r5, [pc, #704]	; (402a88 <_svfprintf_r+0x102c>)
  4027c8:	ddb5      	ble.n	402736 <_svfprintf_r+0xcda>
  4027ca:	4622      	mov	r2, r4
  4027cc:	2710      	movs	r7, #16
  4027ce:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4027d2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4027d4:	e004      	b.n	4027e0 <_svfprintf_r+0xd84>
  4027d6:	f108 0808 	add.w	r8, r8, #8
  4027da:	3e10      	subs	r6, #16
  4027dc:	2e10      	cmp	r6, #16
  4027de:	dda9      	ble.n	402734 <_svfprintf_r+0xcd8>
  4027e0:	3301      	adds	r3, #1
  4027e2:	3210      	adds	r2, #16
  4027e4:	2b07      	cmp	r3, #7
  4027e6:	9227      	str	r2, [sp, #156]	; 0x9c
  4027e8:	9326      	str	r3, [sp, #152]	; 0x98
  4027ea:	e888 00a0 	stmia.w	r8, {r5, r7}
  4027ee:	ddf2      	ble.n	4027d6 <_svfprintf_r+0xd7a>
  4027f0:	aa25      	add	r2, sp, #148	; 0x94
  4027f2:	4621      	mov	r1, r4
  4027f4:	4658      	mov	r0, fp
  4027f6:	f002 fd67 	bl	4052c8 <__ssprint_r>
  4027fa:	2800      	cmp	r0, #0
  4027fc:	f47f aa00 	bne.w	401c00 <_svfprintf_r+0x1a4>
  402800:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402802:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402804:	46c8      	mov	r8, r9
  402806:	e7e8      	b.n	4027da <_svfprintf_r+0xd7e>
  402808:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40280a:	9819      	ldr	r0, [sp, #100]	; 0x64
  40280c:	991a      	ldr	r1, [sp, #104]	; 0x68
  40280e:	f8c8 1000 	str.w	r1, [r8]
  402812:	3301      	adds	r3, #1
  402814:	4404      	add	r4, r0
  402816:	2b07      	cmp	r3, #7
  402818:	9427      	str	r4, [sp, #156]	; 0x9c
  40281a:	f8c8 0004 	str.w	r0, [r8, #4]
  40281e:	9326      	str	r3, [sp, #152]	; 0x98
  402820:	f300 81f5 	bgt.w	402c0e <_svfprintf_r+0x11b2>
  402824:	f108 0808 	add.w	r8, r8, #8
  402828:	e7ac      	b.n	402784 <_svfprintf_r+0xd28>
  40282a:	9b07      	ldr	r3, [sp, #28]
  40282c:	07da      	lsls	r2, r3, #31
  40282e:	f53f adfe 	bmi.w	40242e <_svfprintf_r+0x9d2>
  402832:	3701      	adds	r7, #1
  402834:	3401      	adds	r4, #1
  402836:	2301      	movs	r3, #1
  402838:	2f07      	cmp	r7, #7
  40283a:	9427      	str	r4, [sp, #156]	; 0x9c
  40283c:	9726      	str	r7, [sp, #152]	; 0x98
  40283e:	f8c8 6000 	str.w	r6, [r8]
  402842:	f8c8 3004 	str.w	r3, [r8, #4]
  402846:	f77f ae25 	ble.w	402494 <_svfprintf_r+0xa38>
  40284a:	e74a      	b.n	4026e2 <_svfprintf_r+0xc86>
  40284c:	aa25      	add	r2, sp, #148	; 0x94
  40284e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402850:	980c      	ldr	r0, [sp, #48]	; 0x30
  402852:	f002 fd39 	bl	4052c8 <__ssprint_r>
  402856:	2800      	cmp	r0, #0
  402858:	f47f a9d2 	bne.w	401c00 <_svfprintf_r+0x1a4>
  40285c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40285e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402860:	46c8      	mov	r8, r9
  402862:	e5f2      	b.n	40244a <_svfprintf_r+0x9ee>
  402864:	aa25      	add	r2, sp, #148	; 0x94
  402866:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402868:	980c      	ldr	r0, [sp, #48]	; 0x30
  40286a:	f002 fd2d 	bl	4052c8 <__ssprint_r>
  40286e:	2800      	cmp	r0, #0
  402870:	f47f a9c6 	bne.w	401c00 <_svfprintf_r+0x1a4>
  402874:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402876:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402878:	46c8      	mov	r8, r9
  40287a:	e5f5      	b.n	402468 <_svfprintf_r+0xa0c>
  40287c:	464e      	mov	r6, r9
  40287e:	f7ff b9fd 	b.w	401c7c <_svfprintf_r+0x220>
  402882:	aa25      	add	r2, sp, #148	; 0x94
  402884:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402886:	980c      	ldr	r0, [sp, #48]	; 0x30
  402888:	f002 fd1e 	bl	4052c8 <__ssprint_r>
  40288c:	2800      	cmp	r0, #0
  40288e:	f47f a9b7 	bne.w	401c00 <_svfprintf_r+0x1a4>
  402892:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402894:	46c8      	mov	r8, r9
  402896:	f7ff ba72 	b.w	401d7e <_svfprintf_r+0x322>
  40289a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  40289c:	4622      	mov	r2, r4
  40289e:	4620      	mov	r0, r4
  4028a0:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4028a2:	4623      	mov	r3, r4
  4028a4:	4621      	mov	r1, r4
  4028a6:	f003 fa7f 	bl	405da8 <__aeabi_dcmpun>
  4028aa:	2800      	cmp	r0, #0
  4028ac:	f040 8286 	bne.w	402dbc <_svfprintf_r+0x1360>
  4028b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4028b2:	3301      	adds	r3, #1
  4028b4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4028b6:	f023 0320 	bic.w	r3, r3, #32
  4028ba:	930e      	str	r3, [sp, #56]	; 0x38
  4028bc:	f000 81e2 	beq.w	402c84 <_svfprintf_r+0x1228>
  4028c0:	2b47      	cmp	r3, #71	; 0x47
  4028c2:	f000 811e 	beq.w	402b02 <_svfprintf_r+0x10a6>
  4028c6:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  4028ca:	9307      	str	r3, [sp, #28]
  4028cc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4028ce:	1e1f      	subs	r7, r3, #0
  4028d0:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4028d2:	9308      	str	r3, [sp, #32]
  4028d4:	bfbb      	ittet	lt
  4028d6:	463b      	movlt	r3, r7
  4028d8:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  4028dc:	2300      	movge	r3, #0
  4028de:	232d      	movlt	r3, #45	; 0x2d
  4028e0:	9310      	str	r3, [sp, #64]	; 0x40
  4028e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4028e4:	2b66      	cmp	r3, #102	; 0x66
  4028e6:	f000 81bb 	beq.w	402c60 <_svfprintf_r+0x1204>
  4028ea:	2b46      	cmp	r3, #70	; 0x46
  4028ec:	f000 80df 	beq.w	402aae <_svfprintf_r+0x1052>
  4028f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4028f2:	9a08      	ldr	r2, [sp, #32]
  4028f4:	2b45      	cmp	r3, #69	; 0x45
  4028f6:	bf0c      	ite	eq
  4028f8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  4028fa:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  4028fc:	a823      	add	r0, sp, #140	; 0x8c
  4028fe:	a920      	add	r1, sp, #128	; 0x80
  402900:	bf08      	it	eq
  402902:	1c5d      	addeq	r5, r3, #1
  402904:	9004      	str	r0, [sp, #16]
  402906:	9103      	str	r1, [sp, #12]
  402908:	a81f      	add	r0, sp, #124	; 0x7c
  40290a:	2102      	movs	r1, #2
  40290c:	463b      	mov	r3, r7
  40290e:	9002      	str	r0, [sp, #8]
  402910:	9501      	str	r5, [sp, #4]
  402912:	9100      	str	r1, [sp, #0]
  402914:	980c      	ldr	r0, [sp, #48]	; 0x30
  402916:	f000 fb73 	bl	403000 <_dtoa_r>
  40291a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40291c:	2b67      	cmp	r3, #103	; 0x67
  40291e:	4606      	mov	r6, r0
  402920:	f040 81e0 	bne.w	402ce4 <_svfprintf_r+0x1288>
  402924:	f01b 0f01 	tst.w	fp, #1
  402928:	f000 8246 	beq.w	402db8 <_svfprintf_r+0x135c>
  40292c:	1974      	adds	r4, r6, r5
  40292e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402930:	9808      	ldr	r0, [sp, #32]
  402932:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402934:	4639      	mov	r1, r7
  402936:	f003 fa05 	bl	405d44 <__aeabi_dcmpeq>
  40293a:	2800      	cmp	r0, #0
  40293c:	f040 8165 	bne.w	402c0a <_svfprintf_r+0x11ae>
  402940:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402942:	42a3      	cmp	r3, r4
  402944:	d206      	bcs.n	402954 <_svfprintf_r+0xef8>
  402946:	2130      	movs	r1, #48	; 0x30
  402948:	1c5a      	adds	r2, r3, #1
  40294a:	9223      	str	r2, [sp, #140]	; 0x8c
  40294c:	7019      	strb	r1, [r3, #0]
  40294e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402950:	429c      	cmp	r4, r3
  402952:	d8f9      	bhi.n	402948 <_svfprintf_r+0xeec>
  402954:	1b9b      	subs	r3, r3, r6
  402956:	9313      	str	r3, [sp, #76]	; 0x4c
  402958:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40295a:	2b47      	cmp	r3, #71	; 0x47
  40295c:	f000 80e9 	beq.w	402b32 <_svfprintf_r+0x10d6>
  402960:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402962:	2b65      	cmp	r3, #101	; 0x65
  402964:	f340 81cd 	ble.w	402d02 <_svfprintf_r+0x12a6>
  402968:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40296a:	2b66      	cmp	r3, #102	; 0x66
  40296c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40296e:	9312      	str	r3, [sp, #72]	; 0x48
  402970:	f000 819e 	beq.w	402cb0 <_svfprintf_r+0x1254>
  402974:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402976:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402978:	4619      	mov	r1, r3
  40297a:	4291      	cmp	r1, r2
  40297c:	f300 818a 	bgt.w	402c94 <_svfprintf_r+0x1238>
  402980:	f01b 0f01 	tst.w	fp, #1
  402984:	f040 8213 	bne.w	402dae <_svfprintf_r+0x1352>
  402988:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40298c:	9308      	str	r3, [sp, #32]
  40298e:	2367      	movs	r3, #103	; 0x67
  402990:	920e      	str	r2, [sp, #56]	; 0x38
  402992:	9311      	str	r3, [sp, #68]	; 0x44
  402994:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402996:	2b00      	cmp	r3, #0
  402998:	f040 80c4 	bne.w	402b24 <_svfprintf_r+0x10c8>
  40299c:	930a      	str	r3, [sp, #40]	; 0x28
  40299e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4029a2:	f7ff b973 	b.w	401c8c <_svfprintf_r+0x230>
  4029a6:	4635      	mov	r5, r6
  4029a8:	460c      	mov	r4, r1
  4029aa:	4646      	mov	r6, r8
  4029ac:	4690      	mov	r8, r2
  4029ae:	3301      	adds	r3, #1
  4029b0:	443c      	add	r4, r7
  4029b2:	2b07      	cmp	r3, #7
  4029b4:	9427      	str	r4, [sp, #156]	; 0x9c
  4029b6:	9326      	str	r3, [sp, #152]	; 0x98
  4029b8:	e888 00a0 	stmia.w	r8, {r5, r7}
  4029bc:	f73f aed1 	bgt.w	402762 <_svfprintf_r+0xd06>
  4029c0:	f108 0808 	add.w	r8, r8, #8
  4029c4:	e6d7      	b.n	402776 <_svfprintf_r+0xd1a>
  4029c6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4029c8:	6813      	ldr	r3, [r2, #0]
  4029ca:	3204      	adds	r2, #4
  4029cc:	920f      	str	r2, [sp, #60]	; 0x3c
  4029ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4029d0:	601a      	str	r2, [r3, #0]
  4029d2:	f7ff b86a 	b.w	401aaa <_svfprintf_r+0x4e>
  4029d6:	aa25      	add	r2, sp, #148	; 0x94
  4029d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4029da:	980c      	ldr	r0, [sp, #48]	; 0x30
  4029dc:	f002 fc74 	bl	4052c8 <__ssprint_r>
  4029e0:	2800      	cmp	r0, #0
  4029e2:	f47f a90d 	bne.w	401c00 <_svfprintf_r+0x1a4>
  4029e6:	46c8      	mov	r8, r9
  4029e8:	e48d      	b.n	402306 <_svfprintf_r+0x8aa>
  4029ea:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4029ec:	4a27      	ldr	r2, [pc, #156]	; (402a8c <_svfprintf_r+0x1030>)
  4029ee:	f8c8 2000 	str.w	r2, [r8]
  4029f2:	3301      	adds	r3, #1
  4029f4:	3401      	adds	r4, #1
  4029f6:	2201      	movs	r2, #1
  4029f8:	2b07      	cmp	r3, #7
  4029fa:	9427      	str	r4, [sp, #156]	; 0x9c
  4029fc:	9326      	str	r3, [sp, #152]	; 0x98
  4029fe:	f8c8 2004 	str.w	r2, [r8, #4]
  402a02:	dc72      	bgt.n	402aea <_svfprintf_r+0x108e>
  402a04:	f108 0808 	add.w	r8, r8, #8
  402a08:	b929      	cbnz	r1, 402a16 <_svfprintf_r+0xfba>
  402a0a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402a0c:	b91b      	cbnz	r3, 402a16 <_svfprintf_r+0xfba>
  402a0e:	9b07      	ldr	r3, [sp, #28]
  402a10:	07d8      	lsls	r0, r3, #31
  402a12:	f57f aa03 	bpl.w	401e1c <_svfprintf_r+0x3c0>
  402a16:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a18:	9819      	ldr	r0, [sp, #100]	; 0x64
  402a1a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402a1c:	f8c8 2000 	str.w	r2, [r8]
  402a20:	3301      	adds	r3, #1
  402a22:	4602      	mov	r2, r0
  402a24:	4422      	add	r2, r4
  402a26:	2b07      	cmp	r3, #7
  402a28:	9227      	str	r2, [sp, #156]	; 0x9c
  402a2a:	f8c8 0004 	str.w	r0, [r8, #4]
  402a2e:	9326      	str	r3, [sp, #152]	; 0x98
  402a30:	f300 818d 	bgt.w	402d4e <_svfprintf_r+0x12f2>
  402a34:	f108 0808 	add.w	r8, r8, #8
  402a38:	2900      	cmp	r1, #0
  402a3a:	f2c0 8165 	blt.w	402d08 <_svfprintf_r+0x12ac>
  402a3e:	9913      	ldr	r1, [sp, #76]	; 0x4c
  402a40:	f8c8 6000 	str.w	r6, [r8]
  402a44:	3301      	adds	r3, #1
  402a46:	188c      	adds	r4, r1, r2
  402a48:	2b07      	cmp	r3, #7
  402a4a:	9427      	str	r4, [sp, #156]	; 0x9c
  402a4c:	9326      	str	r3, [sp, #152]	; 0x98
  402a4e:	f8c8 1004 	str.w	r1, [r8, #4]
  402a52:	f77f a9e1 	ble.w	401e18 <_svfprintf_r+0x3bc>
  402a56:	e52c      	b.n	4024b2 <_svfprintf_r+0xa56>
  402a58:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402a5a:	9909      	ldr	r1, [sp, #36]	; 0x24
  402a5c:	6813      	ldr	r3, [r2, #0]
  402a5e:	17cd      	asrs	r5, r1, #31
  402a60:	4608      	mov	r0, r1
  402a62:	3204      	adds	r2, #4
  402a64:	4629      	mov	r1, r5
  402a66:	920f      	str	r2, [sp, #60]	; 0x3c
  402a68:	e9c3 0100 	strd	r0, r1, [r3]
  402a6c:	f7ff b81d 	b.w	401aaa <_svfprintf_r+0x4e>
  402a70:	aa25      	add	r2, sp, #148	; 0x94
  402a72:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a74:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a76:	f002 fc27 	bl	4052c8 <__ssprint_r>
  402a7a:	2800      	cmp	r0, #0
  402a7c:	f47f a8c0 	bne.w	401c00 <_svfprintf_r+0x1a4>
  402a80:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402a82:	46c8      	mov	r8, r9
  402a84:	e458      	b.n	402338 <_svfprintf_r+0x8dc>
  402a86:	bf00      	nop
  402a88:	0040693c 	.word	0x0040693c
  402a8c:	00406928 	.word	0x00406928
  402a90:	2140      	movs	r1, #64	; 0x40
  402a92:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a94:	f001 fb40 	bl	404118 <_malloc_r>
  402a98:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402a9a:	6010      	str	r0, [r2, #0]
  402a9c:	6110      	str	r0, [r2, #16]
  402a9e:	2800      	cmp	r0, #0
  402aa0:	f000 81f2 	beq.w	402e88 <_svfprintf_r+0x142c>
  402aa4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402aa6:	2340      	movs	r3, #64	; 0x40
  402aa8:	6153      	str	r3, [r2, #20]
  402aaa:	f7fe bfee 	b.w	401a8a <_svfprintf_r+0x2e>
  402aae:	a823      	add	r0, sp, #140	; 0x8c
  402ab0:	a920      	add	r1, sp, #128	; 0x80
  402ab2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402ab4:	9004      	str	r0, [sp, #16]
  402ab6:	9103      	str	r1, [sp, #12]
  402ab8:	a81f      	add	r0, sp, #124	; 0x7c
  402aba:	2103      	movs	r1, #3
  402abc:	9002      	str	r0, [sp, #8]
  402abe:	9a08      	ldr	r2, [sp, #32]
  402ac0:	9401      	str	r4, [sp, #4]
  402ac2:	463b      	mov	r3, r7
  402ac4:	9100      	str	r1, [sp, #0]
  402ac6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ac8:	f000 fa9a 	bl	403000 <_dtoa_r>
  402acc:	4625      	mov	r5, r4
  402ace:	4606      	mov	r6, r0
  402ad0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402ad2:	2b46      	cmp	r3, #70	; 0x46
  402ad4:	eb06 0405 	add.w	r4, r6, r5
  402ad8:	f47f af29 	bne.w	40292e <_svfprintf_r+0xed2>
  402adc:	7833      	ldrb	r3, [r6, #0]
  402ade:	2b30      	cmp	r3, #48	; 0x30
  402ae0:	f000 8178 	beq.w	402dd4 <_svfprintf_r+0x1378>
  402ae4:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  402ae6:	442c      	add	r4, r5
  402ae8:	e721      	b.n	40292e <_svfprintf_r+0xed2>
  402aea:	aa25      	add	r2, sp, #148	; 0x94
  402aec:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402aee:	980c      	ldr	r0, [sp, #48]	; 0x30
  402af0:	f002 fbea 	bl	4052c8 <__ssprint_r>
  402af4:	2800      	cmp	r0, #0
  402af6:	f47f a883 	bne.w	401c00 <_svfprintf_r+0x1a4>
  402afa:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402afc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402afe:	46c8      	mov	r8, r9
  402b00:	e782      	b.n	402a08 <_svfprintf_r+0xfac>
  402b02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402b04:	2b00      	cmp	r3, #0
  402b06:	bf08      	it	eq
  402b08:	2301      	moveq	r3, #1
  402b0a:	930a      	str	r3, [sp, #40]	; 0x28
  402b0c:	e6db      	b.n	4028c6 <_svfprintf_r+0xe6a>
  402b0e:	4630      	mov	r0, r6
  402b10:	940a      	str	r4, [sp, #40]	; 0x28
  402b12:	f7fe ff35 	bl	401980 <strlen>
  402b16:	950f      	str	r5, [sp, #60]	; 0x3c
  402b18:	900e      	str	r0, [sp, #56]	; 0x38
  402b1a:	f8cd b01c 	str.w	fp, [sp, #28]
  402b1e:	4603      	mov	r3, r0
  402b20:	f7ff b9f9 	b.w	401f16 <_svfprintf_r+0x4ba>
  402b24:	272d      	movs	r7, #45	; 0x2d
  402b26:	2300      	movs	r3, #0
  402b28:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402b2c:	930a      	str	r3, [sp, #40]	; 0x28
  402b2e:	f7ff b8ae 	b.w	401c8e <_svfprintf_r+0x232>
  402b32:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402b34:	9312      	str	r3, [sp, #72]	; 0x48
  402b36:	461a      	mov	r2, r3
  402b38:	3303      	adds	r3, #3
  402b3a:	db04      	blt.n	402b46 <_svfprintf_r+0x10ea>
  402b3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402b3e:	4619      	mov	r1, r3
  402b40:	4291      	cmp	r1, r2
  402b42:	f6bf af17 	bge.w	402974 <_svfprintf_r+0xf18>
  402b46:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402b48:	3b02      	subs	r3, #2
  402b4a:	9311      	str	r3, [sp, #68]	; 0x44
  402b4c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  402b50:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  402b54:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402b56:	3b01      	subs	r3, #1
  402b58:	2b00      	cmp	r3, #0
  402b5a:	931f      	str	r3, [sp, #124]	; 0x7c
  402b5c:	bfbd      	ittte	lt
  402b5e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  402b60:	f1c3 0301 	rsblt	r3, r3, #1
  402b64:	222d      	movlt	r2, #45	; 0x2d
  402b66:	222b      	movge	r2, #43	; 0x2b
  402b68:	2b09      	cmp	r3, #9
  402b6a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  402b6e:	f340 8116 	ble.w	402d9e <_svfprintf_r+0x1342>
  402b72:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  402b76:	4620      	mov	r0, r4
  402b78:	4dab      	ldr	r5, [pc, #684]	; (402e28 <_svfprintf_r+0x13cc>)
  402b7a:	e000      	b.n	402b7e <_svfprintf_r+0x1122>
  402b7c:	4610      	mov	r0, r2
  402b7e:	fb85 1203 	smull	r1, r2, r5, r3
  402b82:	17d9      	asrs	r1, r3, #31
  402b84:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  402b88:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  402b8c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  402b90:	3230      	adds	r2, #48	; 0x30
  402b92:	2909      	cmp	r1, #9
  402b94:	f800 2c01 	strb.w	r2, [r0, #-1]
  402b98:	460b      	mov	r3, r1
  402b9a:	f100 32ff 	add.w	r2, r0, #4294967295
  402b9e:	dced      	bgt.n	402b7c <_svfprintf_r+0x1120>
  402ba0:	3330      	adds	r3, #48	; 0x30
  402ba2:	3802      	subs	r0, #2
  402ba4:	b2d9      	uxtb	r1, r3
  402ba6:	4284      	cmp	r4, r0
  402ba8:	f802 1c01 	strb.w	r1, [r2, #-1]
  402bac:	f240 8165 	bls.w	402e7a <_svfprintf_r+0x141e>
  402bb0:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  402bb4:	4613      	mov	r3, r2
  402bb6:	e001      	b.n	402bbc <_svfprintf_r+0x1160>
  402bb8:	f813 1b01 	ldrb.w	r1, [r3], #1
  402bbc:	f800 1b01 	strb.w	r1, [r0], #1
  402bc0:	42a3      	cmp	r3, r4
  402bc2:	d1f9      	bne.n	402bb8 <_svfprintf_r+0x115c>
  402bc4:	3301      	adds	r3, #1
  402bc6:	1a9b      	subs	r3, r3, r2
  402bc8:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  402bcc:	4413      	add	r3, r2
  402bce:	aa21      	add	r2, sp, #132	; 0x84
  402bd0:	1a9b      	subs	r3, r3, r2
  402bd2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402bd4:	931b      	str	r3, [sp, #108]	; 0x6c
  402bd6:	2a01      	cmp	r2, #1
  402bd8:	4413      	add	r3, r2
  402bda:	930e      	str	r3, [sp, #56]	; 0x38
  402bdc:	f340 8119 	ble.w	402e12 <_svfprintf_r+0x13b6>
  402be0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402be2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402be4:	4413      	add	r3, r2
  402be6:	930e      	str	r3, [sp, #56]	; 0x38
  402be8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402bec:	9308      	str	r3, [sp, #32]
  402bee:	2300      	movs	r3, #0
  402bf0:	9312      	str	r3, [sp, #72]	; 0x48
  402bf2:	e6cf      	b.n	402994 <_svfprintf_r+0xf38>
  402bf4:	aa25      	add	r2, sp, #148	; 0x94
  402bf6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402bf8:	980c      	ldr	r0, [sp, #48]	; 0x30
  402bfa:	f002 fb65 	bl	4052c8 <__ssprint_r>
  402bfe:	2800      	cmp	r0, #0
  402c00:	f47e affe 	bne.w	401c00 <_svfprintf_r+0x1a4>
  402c04:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c06:	46c8      	mov	r8, r9
  402c08:	e4d7      	b.n	4025ba <_svfprintf_r+0xb5e>
  402c0a:	4623      	mov	r3, r4
  402c0c:	e6a2      	b.n	402954 <_svfprintf_r+0xef8>
  402c0e:	aa25      	add	r2, sp, #148	; 0x94
  402c10:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c12:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c14:	f002 fb58 	bl	4052c8 <__ssprint_r>
  402c18:	2800      	cmp	r0, #0
  402c1a:	f47e aff1 	bne.w	401c00 <_svfprintf_r+0x1a4>
  402c1e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402c20:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c22:	46c8      	mov	r8, r9
  402c24:	e5ae      	b.n	402784 <_svfprintf_r+0xd28>
  402c26:	aa25      	add	r2, sp, #148	; 0x94
  402c28:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c2a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c2c:	f002 fb4c 	bl	4052c8 <__ssprint_r>
  402c30:	2800      	cmp	r0, #0
  402c32:	f47e afe5 	bne.w	401c00 <_svfprintf_r+0x1a4>
  402c36:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402c38:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402c3a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c3c:	1a9a      	subs	r2, r3, r2
  402c3e:	46c8      	mov	r8, r9
  402c40:	e5b8      	b.n	4027b4 <_svfprintf_r+0xd58>
  402c42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402c44:	9612      	str	r6, [sp, #72]	; 0x48
  402c46:	2b06      	cmp	r3, #6
  402c48:	bf28      	it	cs
  402c4a:	2306      	movcs	r3, #6
  402c4c:	960a      	str	r6, [sp, #40]	; 0x28
  402c4e:	4637      	mov	r7, r6
  402c50:	9308      	str	r3, [sp, #32]
  402c52:	950f      	str	r5, [sp, #60]	; 0x3c
  402c54:	f8cd b01c 	str.w	fp, [sp, #28]
  402c58:	930e      	str	r3, [sp, #56]	; 0x38
  402c5a:	4e74      	ldr	r6, [pc, #464]	; (402e2c <_svfprintf_r+0x13d0>)
  402c5c:	f7ff b816 	b.w	401c8c <_svfprintf_r+0x230>
  402c60:	a823      	add	r0, sp, #140	; 0x8c
  402c62:	a920      	add	r1, sp, #128	; 0x80
  402c64:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402c66:	9004      	str	r0, [sp, #16]
  402c68:	9103      	str	r1, [sp, #12]
  402c6a:	a81f      	add	r0, sp, #124	; 0x7c
  402c6c:	2103      	movs	r1, #3
  402c6e:	9002      	str	r0, [sp, #8]
  402c70:	9a08      	ldr	r2, [sp, #32]
  402c72:	9501      	str	r5, [sp, #4]
  402c74:	463b      	mov	r3, r7
  402c76:	9100      	str	r1, [sp, #0]
  402c78:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c7a:	f000 f9c1 	bl	403000 <_dtoa_r>
  402c7e:	4606      	mov	r6, r0
  402c80:	1944      	adds	r4, r0, r5
  402c82:	e72b      	b.n	402adc <_svfprintf_r+0x1080>
  402c84:	2306      	movs	r3, #6
  402c86:	930a      	str	r3, [sp, #40]	; 0x28
  402c88:	e61d      	b.n	4028c6 <_svfprintf_r+0xe6a>
  402c8a:	272d      	movs	r7, #45	; 0x2d
  402c8c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402c90:	f7ff bacd 	b.w	40222e <_svfprintf_r+0x7d2>
  402c94:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402c96:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402c98:	4413      	add	r3, r2
  402c9a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402c9c:	930e      	str	r3, [sp, #56]	; 0x38
  402c9e:	2a00      	cmp	r2, #0
  402ca0:	f340 80b0 	ble.w	402e04 <_svfprintf_r+0x13a8>
  402ca4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402ca8:	9308      	str	r3, [sp, #32]
  402caa:	2367      	movs	r3, #103	; 0x67
  402cac:	9311      	str	r3, [sp, #68]	; 0x44
  402cae:	e671      	b.n	402994 <_svfprintf_r+0xf38>
  402cb0:	2b00      	cmp	r3, #0
  402cb2:	f340 80c3 	ble.w	402e3c <_svfprintf_r+0x13e0>
  402cb6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402cb8:	2a00      	cmp	r2, #0
  402cba:	f040 8099 	bne.w	402df0 <_svfprintf_r+0x1394>
  402cbe:	f01b 0f01 	tst.w	fp, #1
  402cc2:	f040 8095 	bne.w	402df0 <_svfprintf_r+0x1394>
  402cc6:	9308      	str	r3, [sp, #32]
  402cc8:	930e      	str	r3, [sp, #56]	; 0x38
  402cca:	e663      	b.n	402994 <_svfprintf_r+0xf38>
  402ccc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402cce:	9308      	str	r3, [sp, #32]
  402cd0:	930e      	str	r3, [sp, #56]	; 0x38
  402cd2:	900a      	str	r0, [sp, #40]	; 0x28
  402cd4:	950f      	str	r5, [sp, #60]	; 0x3c
  402cd6:	f8cd b01c 	str.w	fp, [sp, #28]
  402cda:	9012      	str	r0, [sp, #72]	; 0x48
  402cdc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402ce0:	f7fe bfd4 	b.w	401c8c <_svfprintf_r+0x230>
  402ce4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402ce6:	2b47      	cmp	r3, #71	; 0x47
  402ce8:	f47f ae20 	bne.w	40292c <_svfprintf_r+0xed0>
  402cec:	f01b 0f01 	tst.w	fp, #1
  402cf0:	f47f aeee 	bne.w	402ad0 <_svfprintf_r+0x1074>
  402cf4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402cf6:	1b9b      	subs	r3, r3, r6
  402cf8:	9313      	str	r3, [sp, #76]	; 0x4c
  402cfa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402cfc:	2b47      	cmp	r3, #71	; 0x47
  402cfe:	f43f af18 	beq.w	402b32 <_svfprintf_r+0x10d6>
  402d02:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402d04:	9312      	str	r3, [sp, #72]	; 0x48
  402d06:	e721      	b.n	402b4c <_svfprintf_r+0x10f0>
  402d08:	424f      	negs	r7, r1
  402d0a:	3110      	adds	r1, #16
  402d0c:	4d48      	ldr	r5, [pc, #288]	; (402e30 <_svfprintf_r+0x13d4>)
  402d0e:	da2f      	bge.n	402d70 <_svfprintf_r+0x1314>
  402d10:	2410      	movs	r4, #16
  402d12:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402d16:	e004      	b.n	402d22 <_svfprintf_r+0x12c6>
  402d18:	f108 0808 	add.w	r8, r8, #8
  402d1c:	3f10      	subs	r7, #16
  402d1e:	2f10      	cmp	r7, #16
  402d20:	dd26      	ble.n	402d70 <_svfprintf_r+0x1314>
  402d22:	3301      	adds	r3, #1
  402d24:	3210      	adds	r2, #16
  402d26:	2b07      	cmp	r3, #7
  402d28:	9227      	str	r2, [sp, #156]	; 0x9c
  402d2a:	9326      	str	r3, [sp, #152]	; 0x98
  402d2c:	f8c8 5000 	str.w	r5, [r8]
  402d30:	f8c8 4004 	str.w	r4, [r8, #4]
  402d34:	ddf0      	ble.n	402d18 <_svfprintf_r+0x12bc>
  402d36:	aa25      	add	r2, sp, #148	; 0x94
  402d38:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d3a:	4658      	mov	r0, fp
  402d3c:	f002 fac4 	bl	4052c8 <__ssprint_r>
  402d40:	2800      	cmp	r0, #0
  402d42:	f47e af5d 	bne.w	401c00 <_svfprintf_r+0x1a4>
  402d46:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402d48:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d4a:	46c8      	mov	r8, r9
  402d4c:	e7e6      	b.n	402d1c <_svfprintf_r+0x12c0>
  402d4e:	aa25      	add	r2, sp, #148	; 0x94
  402d50:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d52:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d54:	f002 fab8 	bl	4052c8 <__ssprint_r>
  402d58:	2800      	cmp	r0, #0
  402d5a:	f47e af51 	bne.w	401c00 <_svfprintf_r+0x1a4>
  402d5e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402d60:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402d62:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d64:	46c8      	mov	r8, r9
  402d66:	e667      	b.n	402a38 <_svfprintf_r+0xfdc>
  402d68:	2000      	movs	r0, #0
  402d6a:	900a      	str	r0, [sp, #40]	; 0x28
  402d6c:	f7fe bed0 	b.w	401b10 <_svfprintf_r+0xb4>
  402d70:	3301      	adds	r3, #1
  402d72:	443a      	add	r2, r7
  402d74:	2b07      	cmp	r3, #7
  402d76:	e888 00a0 	stmia.w	r8, {r5, r7}
  402d7a:	9227      	str	r2, [sp, #156]	; 0x9c
  402d7c:	9326      	str	r3, [sp, #152]	; 0x98
  402d7e:	f108 0808 	add.w	r8, r8, #8
  402d82:	f77f ae5c 	ble.w	402a3e <_svfprintf_r+0xfe2>
  402d86:	aa25      	add	r2, sp, #148	; 0x94
  402d88:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d8a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d8c:	f002 fa9c 	bl	4052c8 <__ssprint_r>
  402d90:	2800      	cmp	r0, #0
  402d92:	f47e af35 	bne.w	401c00 <_svfprintf_r+0x1a4>
  402d96:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402d98:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d9a:	46c8      	mov	r8, r9
  402d9c:	e64f      	b.n	402a3e <_svfprintf_r+0xfe2>
  402d9e:	3330      	adds	r3, #48	; 0x30
  402da0:	2230      	movs	r2, #48	; 0x30
  402da2:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  402da6:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  402daa:	ab22      	add	r3, sp, #136	; 0x88
  402dac:	e70f      	b.n	402bce <_svfprintf_r+0x1172>
  402dae:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402db0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402db2:	4413      	add	r3, r2
  402db4:	930e      	str	r3, [sp, #56]	; 0x38
  402db6:	e775      	b.n	402ca4 <_svfprintf_r+0x1248>
  402db8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402dba:	e5cb      	b.n	402954 <_svfprintf_r+0xef8>
  402dbc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402dbe:	4e1d      	ldr	r6, [pc, #116]	; (402e34 <_svfprintf_r+0x13d8>)
  402dc0:	2b00      	cmp	r3, #0
  402dc2:	bfb6      	itet	lt
  402dc4:	272d      	movlt	r7, #45	; 0x2d
  402dc6:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  402dca:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  402dce:	4b1a      	ldr	r3, [pc, #104]	; (402e38 <_svfprintf_r+0x13dc>)
  402dd0:	f7ff ba2f 	b.w	402232 <_svfprintf_r+0x7d6>
  402dd4:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402dd6:	9808      	ldr	r0, [sp, #32]
  402dd8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402dda:	4639      	mov	r1, r7
  402ddc:	f002 ffb2 	bl	405d44 <__aeabi_dcmpeq>
  402de0:	2800      	cmp	r0, #0
  402de2:	f47f ae7f 	bne.w	402ae4 <_svfprintf_r+0x1088>
  402de6:	f1c5 0501 	rsb	r5, r5, #1
  402dea:	951f      	str	r5, [sp, #124]	; 0x7c
  402dec:	442c      	add	r4, r5
  402dee:	e59e      	b.n	40292e <_svfprintf_r+0xed2>
  402df0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402df2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402df4:	4413      	add	r3, r2
  402df6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402df8:	441a      	add	r2, r3
  402dfa:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402dfe:	920e      	str	r2, [sp, #56]	; 0x38
  402e00:	9308      	str	r3, [sp, #32]
  402e02:	e5c7      	b.n	402994 <_svfprintf_r+0xf38>
  402e04:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402e06:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402e08:	f1c3 0301 	rsb	r3, r3, #1
  402e0c:	441a      	add	r2, r3
  402e0e:	4613      	mov	r3, r2
  402e10:	e7d0      	b.n	402db4 <_svfprintf_r+0x1358>
  402e12:	f01b 0301 	ands.w	r3, fp, #1
  402e16:	9312      	str	r3, [sp, #72]	; 0x48
  402e18:	f47f aee2 	bne.w	402be0 <_svfprintf_r+0x1184>
  402e1c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402e1e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402e22:	9308      	str	r3, [sp, #32]
  402e24:	e5b6      	b.n	402994 <_svfprintf_r+0xf38>
  402e26:	bf00      	nop
  402e28:	66666667 	.word	0x66666667
  402e2c:	00406920 	.word	0x00406920
  402e30:	0040693c 	.word	0x0040693c
  402e34:	004068f4 	.word	0x004068f4
  402e38:	004068f0 	.word	0x004068f0
  402e3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402e3e:	b913      	cbnz	r3, 402e46 <_svfprintf_r+0x13ea>
  402e40:	f01b 0f01 	tst.w	fp, #1
  402e44:	d002      	beq.n	402e4c <_svfprintf_r+0x13f0>
  402e46:	9b19      	ldr	r3, [sp, #100]	; 0x64
  402e48:	3301      	adds	r3, #1
  402e4a:	e7d4      	b.n	402df6 <_svfprintf_r+0x139a>
  402e4c:	2301      	movs	r3, #1
  402e4e:	e73a      	b.n	402cc6 <_svfprintf_r+0x126a>
  402e50:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402e52:	f89a 3001 	ldrb.w	r3, [sl, #1]
  402e56:	6828      	ldr	r0, [r5, #0]
  402e58:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  402e5c:	900a      	str	r0, [sp, #40]	; 0x28
  402e5e:	4628      	mov	r0, r5
  402e60:	3004      	adds	r0, #4
  402e62:	46a2      	mov	sl, r4
  402e64:	900f      	str	r0, [sp, #60]	; 0x3c
  402e66:	f7fe be51 	b.w	401b0c <_svfprintf_r+0xb0>
  402e6a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402e6e:	f7ff b867 	b.w	401f40 <_svfprintf_r+0x4e4>
  402e72:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402e76:	f7ff ba15 	b.w	4022a4 <_svfprintf_r+0x848>
  402e7a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  402e7e:	e6a6      	b.n	402bce <_svfprintf_r+0x1172>
  402e80:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402e84:	f7ff b8eb 	b.w	40205e <_svfprintf_r+0x602>
  402e88:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  402e8a:	230c      	movs	r3, #12
  402e8c:	6013      	str	r3, [r2, #0]
  402e8e:	f04f 33ff 	mov.w	r3, #4294967295
  402e92:	9309      	str	r3, [sp, #36]	; 0x24
  402e94:	f7fe bebd 	b.w	401c12 <_svfprintf_r+0x1b6>
  402e98:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402e9c:	f7ff b99a 	b.w	4021d4 <_svfprintf_r+0x778>
  402ea0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402ea4:	f7ff b976 	b.w	402194 <_svfprintf_r+0x738>
  402ea8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402eac:	f7ff b959 	b.w	402162 <_svfprintf_r+0x706>
  402eb0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402eb4:	f7ff b912 	b.w	4020dc <_svfprintf_r+0x680>

00402eb8 <register_fini>:
  402eb8:	4b02      	ldr	r3, [pc, #8]	; (402ec4 <register_fini+0xc>)
  402eba:	b113      	cbz	r3, 402ec2 <register_fini+0xa>
  402ebc:	4802      	ldr	r0, [pc, #8]	; (402ec8 <register_fini+0x10>)
  402ebe:	f000 b805 	b.w	402ecc <atexit>
  402ec2:	4770      	bx	lr
  402ec4:	00000000 	.word	0x00000000
  402ec8:	00403e55 	.word	0x00403e55

00402ecc <atexit>:
  402ecc:	2300      	movs	r3, #0
  402ece:	4601      	mov	r1, r0
  402ed0:	461a      	mov	r2, r3
  402ed2:	4618      	mov	r0, r3
  402ed4:	f002 ba84 	b.w	4053e0 <__register_exitproc>

00402ed8 <quorem>:
  402ed8:	6902      	ldr	r2, [r0, #16]
  402eda:	690b      	ldr	r3, [r1, #16]
  402edc:	4293      	cmp	r3, r2
  402ede:	f300 808d 	bgt.w	402ffc <quorem+0x124>
  402ee2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402ee6:	f103 38ff 	add.w	r8, r3, #4294967295
  402eea:	f101 0714 	add.w	r7, r1, #20
  402eee:	f100 0b14 	add.w	fp, r0, #20
  402ef2:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  402ef6:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  402efa:	ea4f 0488 	mov.w	r4, r8, lsl #2
  402efe:	b083      	sub	sp, #12
  402f00:	3201      	adds	r2, #1
  402f02:	fbb3 f9f2 	udiv	r9, r3, r2
  402f06:	eb0b 0304 	add.w	r3, fp, r4
  402f0a:	9400      	str	r4, [sp, #0]
  402f0c:	eb07 0a04 	add.w	sl, r7, r4
  402f10:	9301      	str	r3, [sp, #4]
  402f12:	f1b9 0f00 	cmp.w	r9, #0
  402f16:	d039      	beq.n	402f8c <quorem+0xb4>
  402f18:	2500      	movs	r5, #0
  402f1a:	462e      	mov	r6, r5
  402f1c:	46bc      	mov	ip, r7
  402f1e:	46de      	mov	lr, fp
  402f20:	f85c 4b04 	ldr.w	r4, [ip], #4
  402f24:	f8de 3000 	ldr.w	r3, [lr]
  402f28:	b2a2      	uxth	r2, r4
  402f2a:	fb09 5502 	mla	r5, r9, r2, r5
  402f2e:	0c22      	lsrs	r2, r4, #16
  402f30:	0c2c      	lsrs	r4, r5, #16
  402f32:	fb09 4202 	mla	r2, r9, r2, r4
  402f36:	b2ad      	uxth	r5, r5
  402f38:	1b75      	subs	r5, r6, r5
  402f3a:	b296      	uxth	r6, r2
  402f3c:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  402f40:	fa15 f383 	uxtah	r3, r5, r3
  402f44:	eb06 4623 	add.w	r6, r6, r3, asr #16
  402f48:	b29b      	uxth	r3, r3
  402f4a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  402f4e:	45e2      	cmp	sl, ip
  402f50:	ea4f 4512 	mov.w	r5, r2, lsr #16
  402f54:	f84e 3b04 	str.w	r3, [lr], #4
  402f58:	ea4f 4626 	mov.w	r6, r6, asr #16
  402f5c:	d2e0      	bcs.n	402f20 <quorem+0x48>
  402f5e:	9b00      	ldr	r3, [sp, #0]
  402f60:	f85b 3003 	ldr.w	r3, [fp, r3]
  402f64:	b993      	cbnz	r3, 402f8c <quorem+0xb4>
  402f66:	9c01      	ldr	r4, [sp, #4]
  402f68:	1f23      	subs	r3, r4, #4
  402f6a:	459b      	cmp	fp, r3
  402f6c:	d20c      	bcs.n	402f88 <quorem+0xb0>
  402f6e:	f854 3c04 	ldr.w	r3, [r4, #-4]
  402f72:	b94b      	cbnz	r3, 402f88 <quorem+0xb0>
  402f74:	f1a4 0308 	sub.w	r3, r4, #8
  402f78:	e002      	b.n	402f80 <quorem+0xa8>
  402f7a:	681a      	ldr	r2, [r3, #0]
  402f7c:	3b04      	subs	r3, #4
  402f7e:	b91a      	cbnz	r2, 402f88 <quorem+0xb0>
  402f80:	459b      	cmp	fp, r3
  402f82:	f108 38ff 	add.w	r8, r8, #4294967295
  402f86:	d3f8      	bcc.n	402f7a <quorem+0xa2>
  402f88:	f8c0 8010 	str.w	r8, [r0, #16]
  402f8c:	4604      	mov	r4, r0
  402f8e:	f001 fee7 	bl	404d60 <__mcmp>
  402f92:	2800      	cmp	r0, #0
  402f94:	db2e      	blt.n	402ff4 <quorem+0x11c>
  402f96:	f109 0901 	add.w	r9, r9, #1
  402f9a:	465d      	mov	r5, fp
  402f9c:	2300      	movs	r3, #0
  402f9e:	f857 1b04 	ldr.w	r1, [r7], #4
  402fa2:	6828      	ldr	r0, [r5, #0]
  402fa4:	b28a      	uxth	r2, r1
  402fa6:	1a9a      	subs	r2, r3, r2
  402fa8:	0c0b      	lsrs	r3, r1, #16
  402faa:	fa12 f280 	uxtah	r2, r2, r0
  402fae:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  402fb2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  402fb6:	b292      	uxth	r2, r2
  402fb8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  402fbc:	45ba      	cmp	sl, r7
  402fbe:	f845 2b04 	str.w	r2, [r5], #4
  402fc2:	ea4f 4323 	mov.w	r3, r3, asr #16
  402fc6:	d2ea      	bcs.n	402f9e <quorem+0xc6>
  402fc8:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  402fcc:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  402fd0:	b982      	cbnz	r2, 402ff4 <quorem+0x11c>
  402fd2:	1f1a      	subs	r2, r3, #4
  402fd4:	4593      	cmp	fp, r2
  402fd6:	d20b      	bcs.n	402ff0 <quorem+0x118>
  402fd8:	f853 2c04 	ldr.w	r2, [r3, #-4]
  402fdc:	b942      	cbnz	r2, 402ff0 <quorem+0x118>
  402fde:	3b08      	subs	r3, #8
  402fe0:	e002      	b.n	402fe8 <quorem+0x110>
  402fe2:	681a      	ldr	r2, [r3, #0]
  402fe4:	3b04      	subs	r3, #4
  402fe6:	b91a      	cbnz	r2, 402ff0 <quorem+0x118>
  402fe8:	459b      	cmp	fp, r3
  402fea:	f108 38ff 	add.w	r8, r8, #4294967295
  402fee:	d3f8      	bcc.n	402fe2 <quorem+0x10a>
  402ff0:	f8c4 8010 	str.w	r8, [r4, #16]
  402ff4:	4648      	mov	r0, r9
  402ff6:	b003      	add	sp, #12
  402ff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402ffc:	2000      	movs	r0, #0
  402ffe:	4770      	bx	lr

00403000 <_dtoa_r>:
  403000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403004:	6c01      	ldr	r1, [r0, #64]	; 0x40
  403006:	b09b      	sub	sp, #108	; 0x6c
  403008:	4604      	mov	r4, r0
  40300a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40300c:	4692      	mov	sl, r2
  40300e:	469b      	mov	fp, r3
  403010:	b141      	cbz	r1, 403024 <_dtoa_r+0x24>
  403012:	6c42      	ldr	r2, [r0, #68]	; 0x44
  403014:	604a      	str	r2, [r1, #4]
  403016:	2301      	movs	r3, #1
  403018:	4093      	lsls	r3, r2
  40301a:	608b      	str	r3, [r1, #8]
  40301c:	f001 fcc8 	bl	4049b0 <_Bfree>
  403020:	2300      	movs	r3, #0
  403022:	6423      	str	r3, [r4, #64]	; 0x40
  403024:	f1bb 0f00 	cmp.w	fp, #0
  403028:	465d      	mov	r5, fp
  40302a:	db35      	blt.n	403098 <_dtoa_r+0x98>
  40302c:	2300      	movs	r3, #0
  40302e:	6033      	str	r3, [r6, #0]
  403030:	4b9d      	ldr	r3, [pc, #628]	; (4032a8 <_dtoa_r+0x2a8>)
  403032:	43ab      	bics	r3, r5
  403034:	d015      	beq.n	403062 <_dtoa_r+0x62>
  403036:	4650      	mov	r0, sl
  403038:	4659      	mov	r1, fp
  40303a:	2200      	movs	r2, #0
  40303c:	2300      	movs	r3, #0
  40303e:	f002 fe81 	bl	405d44 <__aeabi_dcmpeq>
  403042:	4680      	mov	r8, r0
  403044:	2800      	cmp	r0, #0
  403046:	d02d      	beq.n	4030a4 <_dtoa_r+0xa4>
  403048:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40304a:	2301      	movs	r3, #1
  40304c:	6013      	str	r3, [r2, #0]
  40304e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403050:	2b00      	cmp	r3, #0
  403052:	f000 80bd 	beq.w	4031d0 <_dtoa_r+0x1d0>
  403056:	4895      	ldr	r0, [pc, #596]	; (4032ac <_dtoa_r+0x2ac>)
  403058:	6018      	str	r0, [r3, #0]
  40305a:	3801      	subs	r0, #1
  40305c:	b01b      	add	sp, #108	; 0x6c
  40305e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403062:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403064:	f242 730f 	movw	r3, #9999	; 0x270f
  403068:	6013      	str	r3, [r2, #0]
  40306a:	f1ba 0f00 	cmp.w	sl, #0
  40306e:	d10d      	bne.n	40308c <_dtoa_r+0x8c>
  403070:	f3c5 0513 	ubfx	r5, r5, #0, #20
  403074:	b955      	cbnz	r5, 40308c <_dtoa_r+0x8c>
  403076:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403078:	488d      	ldr	r0, [pc, #564]	; (4032b0 <_dtoa_r+0x2b0>)
  40307a:	2b00      	cmp	r3, #0
  40307c:	d0ee      	beq.n	40305c <_dtoa_r+0x5c>
  40307e:	f100 0308 	add.w	r3, r0, #8
  403082:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  403084:	6013      	str	r3, [r2, #0]
  403086:	b01b      	add	sp, #108	; 0x6c
  403088:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40308c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40308e:	4889      	ldr	r0, [pc, #548]	; (4032b4 <_dtoa_r+0x2b4>)
  403090:	2b00      	cmp	r3, #0
  403092:	d0e3      	beq.n	40305c <_dtoa_r+0x5c>
  403094:	1cc3      	adds	r3, r0, #3
  403096:	e7f4      	b.n	403082 <_dtoa_r+0x82>
  403098:	2301      	movs	r3, #1
  40309a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  40309e:	6033      	str	r3, [r6, #0]
  4030a0:	46ab      	mov	fp, r5
  4030a2:	e7c5      	b.n	403030 <_dtoa_r+0x30>
  4030a4:	aa18      	add	r2, sp, #96	; 0x60
  4030a6:	ab19      	add	r3, sp, #100	; 0x64
  4030a8:	9201      	str	r2, [sp, #4]
  4030aa:	9300      	str	r3, [sp, #0]
  4030ac:	4652      	mov	r2, sl
  4030ae:	465b      	mov	r3, fp
  4030b0:	4620      	mov	r0, r4
  4030b2:	f001 fef5 	bl	404ea0 <__d2b>
  4030b6:	0d2b      	lsrs	r3, r5, #20
  4030b8:	4681      	mov	r9, r0
  4030ba:	d071      	beq.n	4031a0 <_dtoa_r+0x1a0>
  4030bc:	f3cb 0213 	ubfx	r2, fp, #0, #20
  4030c0:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  4030c4:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4030c6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  4030ca:	4650      	mov	r0, sl
  4030cc:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  4030d0:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4030d4:	2200      	movs	r2, #0
  4030d6:	4b78      	ldr	r3, [pc, #480]	; (4032b8 <_dtoa_r+0x2b8>)
  4030d8:	f002 fa18 	bl	40550c <__aeabi_dsub>
  4030dc:	a36c      	add	r3, pc, #432	; (adr r3, 403290 <_dtoa_r+0x290>)
  4030de:	e9d3 2300 	ldrd	r2, r3, [r3]
  4030e2:	f002 fbc7 	bl	405874 <__aeabi_dmul>
  4030e6:	a36c      	add	r3, pc, #432	; (adr r3, 403298 <_dtoa_r+0x298>)
  4030e8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4030ec:	f002 fa10 	bl	405510 <__adddf3>
  4030f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4030f4:	4630      	mov	r0, r6
  4030f6:	f002 fb57 	bl	4057a8 <__aeabi_i2d>
  4030fa:	a369      	add	r3, pc, #420	; (adr r3, 4032a0 <_dtoa_r+0x2a0>)
  4030fc:	e9d3 2300 	ldrd	r2, r3, [r3]
  403100:	f002 fbb8 	bl	405874 <__aeabi_dmul>
  403104:	4602      	mov	r2, r0
  403106:	460b      	mov	r3, r1
  403108:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40310c:	f002 fa00 	bl	405510 <__adddf3>
  403110:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403114:	f002 fe5e 	bl	405dd4 <__aeabi_d2iz>
  403118:	2200      	movs	r2, #0
  40311a:	9002      	str	r0, [sp, #8]
  40311c:	2300      	movs	r3, #0
  40311e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403122:	f002 fe19 	bl	405d58 <__aeabi_dcmplt>
  403126:	2800      	cmp	r0, #0
  403128:	f040 8173 	bne.w	403412 <_dtoa_r+0x412>
  40312c:	9d02      	ldr	r5, [sp, #8]
  40312e:	2d16      	cmp	r5, #22
  403130:	f200 815d 	bhi.w	4033ee <_dtoa_r+0x3ee>
  403134:	4b61      	ldr	r3, [pc, #388]	; (4032bc <_dtoa_r+0x2bc>)
  403136:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  40313a:	e9d3 0100 	ldrd	r0, r1, [r3]
  40313e:	4652      	mov	r2, sl
  403140:	465b      	mov	r3, fp
  403142:	f002 fe27 	bl	405d94 <__aeabi_dcmpgt>
  403146:	2800      	cmp	r0, #0
  403148:	f000 81c5 	beq.w	4034d6 <_dtoa_r+0x4d6>
  40314c:	1e6b      	subs	r3, r5, #1
  40314e:	9302      	str	r3, [sp, #8]
  403150:	2300      	movs	r3, #0
  403152:	930e      	str	r3, [sp, #56]	; 0x38
  403154:	1bbf      	subs	r7, r7, r6
  403156:	1e7b      	subs	r3, r7, #1
  403158:	9306      	str	r3, [sp, #24]
  40315a:	f100 8154 	bmi.w	403406 <_dtoa_r+0x406>
  40315e:	2300      	movs	r3, #0
  403160:	9308      	str	r3, [sp, #32]
  403162:	9b02      	ldr	r3, [sp, #8]
  403164:	2b00      	cmp	r3, #0
  403166:	f2c0 8145 	blt.w	4033f4 <_dtoa_r+0x3f4>
  40316a:	9a06      	ldr	r2, [sp, #24]
  40316c:	930d      	str	r3, [sp, #52]	; 0x34
  40316e:	4611      	mov	r1, r2
  403170:	4419      	add	r1, r3
  403172:	2300      	movs	r3, #0
  403174:	9106      	str	r1, [sp, #24]
  403176:	930c      	str	r3, [sp, #48]	; 0x30
  403178:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40317a:	2b09      	cmp	r3, #9
  40317c:	d82a      	bhi.n	4031d4 <_dtoa_r+0x1d4>
  40317e:	2b05      	cmp	r3, #5
  403180:	f340 865b 	ble.w	403e3a <_dtoa_r+0xe3a>
  403184:	3b04      	subs	r3, #4
  403186:	9324      	str	r3, [sp, #144]	; 0x90
  403188:	2500      	movs	r5, #0
  40318a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40318c:	3b02      	subs	r3, #2
  40318e:	2b03      	cmp	r3, #3
  403190:	f200 8642 	bhi.w	403e18 <_dtoa_r+0xe18>
  403194:	e8df f013 	tbh	[pc, r3, lsl #1]
  403198:	02c903d4 	.word	0x02c903d4
  40319c:	046103df 	.word	0x046103df
  4031a0:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4031a2:	9e19      	ldr	r6, [sp, #100]	; 0x64
  4031a4:	443e      	add	r6, r7
  4031a6:	f206 4332 	addw	r3, r6, #1074	; 0x432
  4031aa:	2b20      	cmp	r3, #32
  4031ac:	f340 818e 	ble.w	4034cc <_dtoa_r+0x4cc>
  4031b0:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4031b4:	f206 4012 	addw	r0, r6, #1042	; 0x412
  4031b8:	409d      	lsls	r5, r3
  4031ba:	fa2a f000 	lsr.w	r0, sl, r0
  4031be:	4328      	orrs	r0, r5
  4031c0:	f002 fae2 	bl	405788 <__aeabi_ui2d>
  4031c4:	2301      	movs	r3, #1
  4031c6:	3e01      	subs	r6, #1
  4031c8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4031cc:	9314      	str	r3, [sp, #80]	; 0x50
  4031ce:	e781      	b.n	4030d4 <_dtoa_r+0xd4>
  4031d0:	483b      	ldr	r0, [pc, #236]	; (4032c0 <_dtoa_r+0x2c0>)
  4031d2:	e743      	b.n	40305c <_dtoa_r+0x5c>
  4031d4:	2100      	movs	r1, #0
  4031d6:	6461      	str	r1, [r4, #68]	; 0x44
  4031d8:	4620      	mov	r0, r4
  4031da:	9125      	str	r1, [sp, #148]	; 0x94
  4031dc:	f001 fbc2 	bl	404964 <_Balloc>
  4031e0:	f04f 33ff 	mov.w	r3, #4294967295
  4031e4:	930a      	str	r3, [sp, #40]	; 0x28
  4031e6:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4031e8:	930f      	str	r3, [sp, #60]	; 0x3c
  4031ea:	2301      	movs	r3, #1
  4031ec:	9004      	str	r0, [sp, #16]
  4031ee:	6420      	str	r0, [r4, #64]	; 0x40
  4031f0:	9224      	str	r2, [sp, #144]	; 0x90
  4031f2:	930b      	str	r3, [sp, #44]	; 0x2c
  4031f4:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4031f6:	2b00      	cmp	r3, #0
  4031f8:	f2c0 80d9 	blt.w	4033ae <_dtoa_r+0x3ae>
  4031fc:	9a02      	ldr	r2, [sp, #8]
  4031fe:	2a0e      	cmp	r2, #14
  403200:	f300 80d5 	bgt.w	4033ae <_dtoa_r+0x3ae>
  403204:	4b2d      	ldr	r3, [pc, #180]	; (4032bc <_dtoa_r+0x2bc>)
  403206:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40320a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40320e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  403212:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403214:	2b00      	cmp	r3, #0
  403216:	f2c0 83ba 	blt.w	40398e <_dtoa_r+0x98e>
  40321a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  40321e:	4650      	mov	r0, sl
  403220:	462a      	mov	r2, r5
  403222:	4633      	mov	r3, r6
  403224:	4659      	mov	r1, fp
  403226:	f002 fc4f 	bl	405ac8 <__aeabi_ddiv>
  40322a:	f002 fdd3 	bl	405dd4 <__aeabi_d2iz>
  40322e:	4680      	mov	r8, r0
  403230:	f002 faba 	bl	4057a8 <__aeabi_i2d>
  403234:	462a      	mov	r2, r5
  403236:	4633      	mov	r3, r6
  403238:	f002 fb1c 	bl	405874 <__aeabi_dmul>
  40323c:	460b      	mov	r3, r1
  40323e:	4602      	mov	r2, r0
  403240:	4659      	mov	r1, fp
  403242:	4650      	mov	r0, sl
  403244:	f002 f962 	bl	40550c <__aeabi_dsub>
  403248:	9d04      	ldr	r5, [sp, #16]
  40324a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  40324e:	702b      	strb	r3, [r5, #0]
  403250:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403252:	2b01      	cmp	r3, #1
  403254:	4606      	mov	r6, r0
  403256:	460f      	mov	r7, r1
  403258:	f105 0501 	add.w	r5, r5, #1
  40325c:	d068      	beq.n	403330 <_dtoa_r+0x330>
  40325e:	2200      	movs	r2, #0
  403260:	4b18      	ldr	r3, [pc, #96]	; (4032c4 <_dtoa_r+0x2c4>)
  403262:	f002 fb07 	bl	405874 <__aeabi_dmul>
  403266:	2200      	movs	r2, #0
  403268:	2300      	movs	r3, #0
  40326a:	4606      	mov	r6, r0
  40326c:	460f      	mov	r7, r1
  40326e:	f002 fd69 	bl	405d44 <__aeabi_dcmpeq>
  403272:	2800      	cmp	r0, #0
  403274:	f040 8088 	bne.w	403388 <_dtoa_r+0x388>
  403278:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  40327c:	f04f 0a00 	mov.w	sl, #0
  403280:	f8df b040 	ldr.w	fp, [pc, #64]	; 4032c4 <_dtoa_r+0x2c4>
  403284:	940c      	str	r4, [sp, #48]	; 0x30
  403286:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40328a:	e028      	b.n	4032de <_dtoa_r+0x2de>
  40328c:	f3af 8000 	nop.w
  403290:	636f4361 	.word	0x636f4361
  403294:	3fd287a7 	.word	0x3fd287a7
  403298:	8b60c8b3 	.word	0x8b60c8b3
  40329c:	3fc68a28 	.word	0x3fc68a28
  4032a0:	509f79fb 	.word	0x509f79fb
  4032a4:	3fd34413 	.word	0x3fd34413
  4032a8:	7ff00000 	.word	0x7ff00000
  4032ac:	00406929 	.word	0x00406929
  4032b0:	0040694c 	.word	0x0040694c
  4032b4:	00406958 	.word	0x00406958
  4032b8:	3ff80000 	.word	0x3ff80000
  4032bc:	00406998 	.word	0x00406998
  4032c0:	00406928 	.word	0x00406928
  4032c4:	40240000 	.word	0x40240000
  4032c8:	f002 fad4 	bl	405874 <__aeabi_dmul>
  4032cc:	2200      	movs	r2, #0
  4032ce:	2300      	movs	r3, #0
  4032d0:	4606      	mov	r6, r0
  4032d2:	460f      	mov	r7, r1
  4032d4:	f002 fd36 	bl	405d44 <__aeabi_dcmpeq>
  4032d8:	2800      	cmp	r0, #0
  4032da:	f040 83c1 	bne.w	403a60 <_dtoa_r+0xa60>
  4032de:	4642      	mov	r2, r8
  4032e0:	464b      	mov	r3, r9
  4032e2:	4630      	mov	r0, r6
  4032e4:	4639      	mov	r1, r7
  4032e6:	f002 fbef 	bl	405ac8 <__aeabi_ddiv>
  4032ea:	f002 fd73 	bl	405dd4 <__aeabi_d2iz>
  4032ee:	4604      	mov	r4, r0
  4032f0:	f002 fa5a 	bl	4057a8 <__aeabi_i2d>
  4032f4:	4642      	mov	r2, r8
  4032f6:	464b      	mov	r3, r9
  4032f8:	f002 fabc 	bl	405874 <__aeabi_dmul>
  4032fc:	4602      	mov	r2, r0
  4032fe:	460b      	mov	r3, r1
  403300:	4630      	mov	r0, r6
  403302:	4639      	mov	r1, r7
  403304:	f002 f902 	bl	40550c <__aeabi_dsub>
  403308:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40330c:	9e04      	ldr	r6, [sp, #16]
  40330e:	f805 eb01 	strb.w	lr, [r5], #1
  403312:	eba5 0e06 	sub.w	lr, r5, r6
  403316:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  403318:	45b6      	cmp	lr, r6
  40331a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40331e:	4652      	mov	r2, sl
  403320:	465b      	mov	r3, fp
  403322:	d1d1      	bne.n	4032c8 <_dtoa_r+0x2c8>
  403324:	46a0      	mov	r8, r4
  403326:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40332a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40332c:	4606      	mov	r6, r0
  40332e:	460f      	mov	r7, r1
  403330:	4632      	mov	r2, r6
  403332:	463b      	mov	r3, r7
  403334:	4630      	mov	r0, r6
  403336:	4639      	mov	r1, r7
  403338:	f002 f8ea 	bl	405510 <__adddf3>
  40333c:	4606      	mov	r6, r0
  40333e:	460f      	mov	r7, r1
  403340:	4602      	mov	r2, r0
  403342:	460b      	mov	r3, r1
  403344:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403348:	f002 fd06 	bl	405d58 <__aeabi_dcmplt>
  40334c:	b948      	cbnz	r0, 403362 <_dtoa_r+0x362>
  40334e:	4632      	mov	r2, r6
  403350:	463b      	mov	r3, r7
  403352:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403356:	f002 fcf5 	bl	405d44 <__aeabi_dcmpeq>
  40335a:	b1a8      	cbz	r0, 403388 <_dtoa_r+0x388>
  40335c:	f018 0f01 	tst.w	r8, #1
  403360:	d012      	beq.n	403388 <_dtoa_r+0x388>
  403362:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403366:	9a04      	ldr	r2, [sp, #16]
  403368:	1e6b      	subs	r3, r5, #1
  40336a:	e004      	b.n	403376 <_dtoa_r+0x376>
  40336c:	429a      	cmp	r2, r3
  40336e:	f000 8401 	beq.w	403b74 <_dtoa_r+0xb74>
  403372:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  403376:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  40337a:	f103 0501 	add.w	r5, r3, #1
  40337e:	d0f5      	beq.n	40336c <_dtoa_r+0x36c>
  403380:	f108 0801 	add.w	r8, r8, #1
  403384:	f883 8000 	strb.w	r8, [r3]
  403388:	4649      	mov	r1, r9
  40338a:	4620      	mov	r0, r4
  40338c:	f001 fb10 	bl	4049b0 <_Bfree>
  403390:	2200      	movs	r2, #0
  403392:	9b02      	ldr	r3, [sp, #8]
  403394:	702a      	strb	r2, [r5, #0]
  403396:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403398:	3301      	adds	r3, #1
  40339a:	6013      	str	r3, [r2, #0]
  40339c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40339e:	2b00      	cmp	r3, #0
  4033a0:	f000 839e 	beq.w	403ae0 <_dtoa_r+0xae0>
  4033a4:	9804      	ldr	r0, [sp, #16]
  4033a6:	601d      	str	r5, [r3, #0]
  4033a8:	b01b      	add	sp, #108	; 0x6c
  4033aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4033ae:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4033b0:	2a00      	cmp	r2, #0
  4033b2:	d03e      	beq.n	403432 <_dtoa_r+0x432>
  4033b4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4033b6:	2a01      	cmp	r2, #1
  4033b8:	f340 8311 	ble.w	4039de <_dtoa_r+0x9de>
  4033bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4033be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4033c0:	1e5f      	subs	r7, r3, #1
  4033c2:	42ba      	cmp	r2, r7
  4033c4:	f2c0 838f 	blt.w	403ae6 <_dtoa_r+0xae6>
  4033c8:	1bd7      	subs	r7, r2, r7
  4033ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4033cc:	2b00      	cmp	r3, #0
  4033ce:	f2c0 848b 	blt.w	403ce8 <_dtoa_r+0xce8>
  4033d2:	9d08      	ldr	r5, [sp, #32]
  4033d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4033d6:	9a08      	ldr	r2, [sp, #32]
  4033d8:	441a      	add	r2, r3
  4033da:	9208      	str	r2, [sp, #32]
  4033dc:	9a06      	ldr	r2, [sp, #24]
  4033de:	2101      	movs	r1, #1
  4033e0:	441a      	add	r2, r3
  4033e2:	4620      	mov	r0, r4
  4033e4:	9206      	str	r2, [sp, #24]
  4033e6:	f001 fb7d 	bl	404ae4 <__i2b>
  4033ea:	4606      	mov	r6, r0
  4033ec:	e024      	b.n	403438 <_dtoa_r+0x438>
  4033ee:	2301      	movs	r3, #1
  4033f0:	930e      	str	r3, [sp, #56]	; 0x38
  4033f2:	e6af      	b.n	403154 <_dtoa_r+0x154>
  4033f4:	9a08      	ldr	r2, [sp, #32]
  4033f6:	9b02      	ldr	r3, [sp, #8]
  4033f8:	1ad2      	subs	r2, r2, r3
  4033fa:	425b      	negs	r3, r3
  4033fc:	930c      	str	r3, [sp, #48]	; 0x30
  4033fe:	2300      	movs	r3, #0
  403400:	9208      	str	r2, [sp, #32]
  403402:	930d      	str	r3, [sp, #52]	; 0x34
  403404:	e6b8      	b.n	403178 <_dtoa_r+0x178>
  403406:	f1c7 0301 	rsb	r3, r7, #1
  40340a:	9308      	str	r3, [sp, #32]
  40340c:	2300      	movs	r3, #0
  40340e:	9306      	str	r3, [sp, #24]
  403410:	e6a7      	b.n	403162 <_dtoa_r+0x162>
  403412:	9d02      	ldr	r5, [sp, #8]
  403414:	4628      	mov	r0, r5
  403416:	f002 f9c7 	bl	4057a8 <__aeabi_i2d>
  40341a:	4602      	mov	r2, r0
  40341c:	460b      	mov	r3, r1
  40341e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403422:	f002 fc8f 	bl	405d44 <__aeabi_dcmpeq>
  403426:	2800      	cmp	r0, #0
  403428:	f47f ae80 	bne.w	40312c <_dtoa_r+0x12c>
  40342c:	1e6b      	subs	r3, r5, #1
  40342e:	9302      	str	r3, [sp, #8]
  403430:	e67c      	b.n	40312c <_dtoa_r+0x12c>
  403432:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403434:	9d08      	ldr	r5, [sp, #32]
  403436:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  403438:	2d00      	cmp	r5, #0
  40343a:	dd0c      	ble.n	403456 <_dtoa_r+0x456>
  40343c:	9906      	ldr	r1, [sp, #24]
  40343e:	2900      	cmp	r1, #0
  403440:	460b      	mov	r3, r1
  403442:	dd08      	ble.n	403456 <_dtoa_r+0x456>
  403444:	42a9      	cmp	r1, r5
  403446:	9a08      	ldr	r2, [sp, #32]
  403448:	bfa8      	it	ge
  40344a:	462b      	movge	r3, r5
  40344c:	1ad2      	subs	r2, r2, r3
  40344e:	1aed      	subs	r5, r5, r3
  403450:	1acb      	subs	r3, r1, r3
  403452:	9208      	str	r2, [sp, #32]
  403454:	9306      	str	r3, [sp, #24]
  403456:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403458:	b1d3      	cbz	r3, 403490 <_dtoa_r+0x490>
  40345a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40345c:	2b00      	cmp	r3, #0
  40345e:	f000 82b7 	beq.w	4039d0 <_dtoa_r+0x9d0>
  403462:	2f00      	cmp	r7, #0
  403464:	dd10      	ble.n	403488 <_dtoa_r+0x488>
  403466:	4631      	mov	r1, r6
  403468:	463a      	mov	r2, r7
  40346a:	4620      	mov	r0, r4
  40346c:	f001 fbd6 	bl	404c1c <__pow5mult>
  403470:	464a      	mov	r2, r9
  403472:	4601      	mov	r1, r0
  403474:	4606      	mov	r6, r0
  403476:	4620      	mov	r0, r4
  403478:	f001 fb3e 	bl	404af8 <__multiply>
  40347c:	4649      	mov	r1, r9
  40347e:	4680      	mov	r8, r0
  403480:	4620      	mov	r0, r4
  403482:	f001 fa95 	bl	4049b0 <_Bfree>
  403486:	46c1      	mov	r9, r8
  403488:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40348a:	1bda      	subs	r2, r3, r7
  40348c:	f040 82a1 	bne.w	4039d2 <_dtoa_r+0x9d2>
  403490:	2101      	movs	r1, #1
  403492:	4620      	mov	r0, r4
  403494:	f001 fb26 	bl	404ae4 <__i2b>
  403498:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40349a:	2b00      	cmp	r3, #0
  40349c:	4680      	mov	r8, r0
  40349e:	dd1c      	ble.n	4034da <_dtoa_r+0x4da>
  4034a0:	4601      	mov	r1, r0
  4034a2:	461a      	mov	r2, r3
  4034a4:	4620      	mov	r0, r4
  4034a6:	f001 fbb9 	bl	404c1c <__pow5mult>
  4034aa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4034ac:	2b01      	cmp	r3, #1
  4034ae:	4680      	mov	r8, r0
  4034b0:	f340 8254 	ble.w	40395c <_dtoa_r+0x95c>
  4034b4:	2300      	movs	r3, #0
  4034b6:	930c      	str	r3, [sp, #48]	; 0x30
  4034b8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4034bc:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4034c0:	6918      	ldr	r0, [r3, #16]
  4034c2:	f001 fabf 	bl	404a44 <__hi0bits>
  4034c6:	f1c0 0020 	rsb	r0, r0, #32
  4034ca:	e010      	b.n	4034ee <_dtoa_r+0x4ee>
  4034cc:	f1c3 0520 	rsb	r5, r3, #32
  4034d0:	fa0a f005 	lsl.w	r0, sl, r5
  4034d4:	e674      	b.n	4031c0 <_dtoa_r+0x1c0>
  4034d6:	900e      	str	r0, [sp, #56]	; 0x38
  4034d8:	e63c      	b.n	403154 <_dtoa_r+0x154>
  4034da:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4034dc:	2b01      	cmp	r3, #1
  4034de:	f340 8287 	ble.w	4039f0 <_dtoa_r+0x9f0>
  4034e2:	2300      	movs	r3, #0
  4034e4:	930c      	str	r3, [sp, #48]	; 0x30
  4034e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4034e8:	2001      	movs	r0, #1
  4034ea:	2b00      	cmp	r3, #0
  4034ec:	d1e4      	bne.n	4034b8 <_dtoa_r+0x4b8>
  4034ee:	9a06      	ldr	r2, [sp, #24]
  4034f0:	4410      	add	r0, r2
  4034f2:	f010 001f 	ands.w	r0, r0, #31
  4034f6:	f000 80a1 	beq.w	40363c <_dtoa_r+0x63c>
  4034fa:	f1c0 0320 	rsb	r3, r0, #32
  4034fe:	2b04      	cmp	r3, #4
  403500:	f340 849e 	ble.w	403e40 <_dtoa_r+0xe40>
  403504:	9b08      	ldr	r3, [sp, #32]
  403506:	f1c0 001c 	rsb	r0, r0, #28
  40350a:	4403      	add	r3, r0
  40350c:	9308      	str	r3, [sp, #32]
  40350e:	4613      	mov	r3, r2
  403510:	4403      	add	r3, r0
  403512:	4405      	add	r5, r0
  403514:	9306      	str	r3, [sp, #24]
  403516:	9b08      	ldr	r3, [sp, #32]
  403518:	2b00      	cmp	r3, #0
  40351a:	dd05      	ble.n	403528 <_dtoa_r+0x528>
  40351c:	4649      	mov	r1, r9
  40351e:	461a      	mov	r2, r3
  403520:	4620      	mov	r0, r4
  403522:	f001 fbcb 	bl	404cbc <__lshift>
  403526:	4681      	mov	r9, r0
  403528:	9b06      	ldr	r3, [sp, #24]
  40352a:	2b00      	cmp	r3, #0
  40352c:	dd05      	ble.n	40353a <_dtoa_r+0x53a>
  40352e:	4641      	mov	r1, r8
  403530:	461a      	mov	r2, r3
  403532:	4620      	mov	r0, r4
  403534:	f001 fbc2 	bl	404cbc <__lshift>
  403538:	4680      	mov	r8, r0
  40353a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40353c:	2b00      	cmp	r3, #0
  40353e:	f040 8086 	bne.w	40364e <_dtoa_r+0x64e>
  403542:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403544:	2b00      	cmp	r3, #0
  403546:	f340 8266 	ble.w	403a16 <_dtoa_r+0xa16>
  40354a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40354c:	2b00      	cmp	r3, #0
  40354e:	f000 8098 	beq.w	403682 <_dtoa_r+0x682>
  403552:	2d00      	cmp	r5, #0
  403554:	dd05      	ble.n	403562 <_dtoa_r+0x562>
  403556:	4631      	mov	r1, r6
  403558:	462a      	mov	r2, r5
  40355a:	4620      	mov	r0, r4
  40355c:	f001 fbae 	bl	404cbc <__lshift>
  403560:	4606      	mov	r6, r0
  403562:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403564:	2b00      	cmp	r3, #0
  403566:	f040 8337 	bne.w	403bd8 <_dtoa_r+0xbd8>
  40356a:	9606      	str	r6, [sp, #24]
  40356c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40356e:	9a04      	ldr	r2, [sp, #16]
  403570:	f8dd b018 	ldr.w	fp, [sp, #24]
  403574:	3b01      	subs	r3, #1
  403576:	18d3      	adds	r3, r2, r3
  403578:	930b      	str	r3, [sp, #44]	; 0x2c
  40357a:	f00a 0301 	and.w	r3, sl, #1
  40357e:	930c      	str	r3, [sp, #48]	; 0x30
  403580:	4617      	mov	r7, r2
  403582:	46c2      	mov	sl, r8
  403584:	4651      	mov	r1, sl
  403586:	4648      	mov	r0, r9
  403588:	f7ff fca6 	bl	402ed8 <quorem>
  40358c:	4631      	mov	r1, r6
  40358e:	4605      	mov	r5, r0
  403590:	4648      	mov	r0, r9
  403592:	f001 fbe5 	bl	404d60 <__mcmp>
  403596:	465a      	mov	r2, fp
  403598:	900a      	str	r0, [sp, #40]	; 0x28
  40359a:	4651      	mov	r1, sl
  40359c:	4620      	mov	r0, r4
  40359e:	f001 fbfb 	bl	404d98 <__mdiff>
  4035a2:	68c2      	ldr	r2, [r0, #12]
  4035a4:	4680      	mov	r8, r0
  4035a6:	f105 0330 	add.w	r3, r5, #48	; 0x30
  4035aa:	2a00      	cmp	r2, #0
  4035ac:	f040 822b 	bne.w	403a06 <_dtoa_r+0xa06>
  4035b0:	4601      	mov	r1, r0
  4035b2:	4648      	mov	r0, r9
  4035b4:	9308      	str	r3, [sp, #32]
  4035b6:	f001 fbd3 	bl	404d60 <__mcmp>
  4035ba:	4641      	mov	r1, r8
  4035bc:	9006      	str	r0, [sp, #24]
  4035be:	4620      	mov	r0, r4
  4035c0:	f001 f9f6 	bl	4049b0 <_Bfree>
  4035c4:	9a06      	ldr	r2, [sp, #24]
  4035c6:	9b08      	ldr	r3, [sp, #32]
  4035c8:	b932      	cbnz	r2, 4035d8 <_dtoa_r+0x5d8>
  4035ca:	9924      	ldr	r1, [sp, #144]	; 0x90
  4035cc:	b921      	cbnz	r1, 4035d8 <_dtoa_r+0x5d8>
  4035ce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4035d0:	2a00      	cmp	r2, #0
  4035d2:	f000 83ef 	beq.w	403db4 <_dtoa_r+0xdb4>
  4035d6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4035d8:	990a      	ldr	r1, [sp, #40]	; 0x28
  4035da:	2900      	cmp	r1, #0
  4035dc:	f2c0 829f 	blt.w	403b1e <_dtoa_r+0xb1e>
  4035e0:	d105      	bne.n	4035ee <_dtoa_r+0x5ee>
  4035e2:	9924      	ldr	r1, [sp, #144]	; 0x90
  4035e4:	b919      	cbnz	r1, 4035ee <_dtoa_r+0x5ee>
  4035e6:	990c      	ldr	r1, [sp, #48]	; 0x30
  4035e8:	2900      	cmp	r1, #0
  4035ea:	f000 8298 	beq.w	403b1e <_dtoa_r+0xb1e>
  4035ee:	2a00      	cmp	r2, #0
  4035f0:	f300 8306 	bgt.w	403c00 <_dtoa_r+0xc00>
  4035f4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4035f6:	703b      	strb	r3, [r7, #0]
  4035f8:	f107 0801 	add.w	r8, r7, #1
  4035fc:	4297      	cmp	r7, r2
  4035fe:	4645      	mov	r5, r8
  403600:	f000 830c 	beq.w	403c1c <_dtoa_r+0xc1c>
  403604:	4649      	mov	r1, r9
  403606:	2300      	movs	r3, #0
  403608:	220a      	movs	r2, #10
  40360a:	4620      	mov	r0, r4
  40360c:	f001 f9da 	bl	4049c4 <__multadd>
  403610:	455e      	cmp	r6, fp
  403612:	4681      	mov	r9, r0
  403614:	4631      	mov	r1, r6
  403616:	f04f 0300 	mov.w	r3, #0
  40361a:	f04f 020a 	mov.w	r2, #10
  40361e:	4620      	mov	r0, r4
  403620:	f000 81eb 	beq.w	4039fa <_dtoa_r+0x9fa>
  403624:	f001 f9ce 	bl	4049c4 <__multadd>
  403628:	4659      	mov	r1, fp
  40362a:	4606      	mov	r6, r0
  40362c:	2300      	movs	r3, #0
  40362e:	220a      	movs	r2, #10
  403630:	4620      	mov	r0, r4
  403632:	f001 f9c7 	bl	4049c4 <__multadd>
  403636:	4647      	mov	r7, r8
  403638:	4683      	mov	fp, r0
  40363a:	e7a3      	b.n	403584 <_dtoa_r+0x584>
  40363c:	201c      	movs	r0, #28
  40363e:	9b08      	ldr	r3, [sp, #32]
  403640:	4403      	add	r3, r0
  403642:	9308      	str	r3, [sp, #32]
  403644:	9b06      	ldr	r3, [sp, #24]
  403646:	4403      	add	r3, r0
  403648:	4405      	add	r5, r0
  40364a:	9306      	str	r3, [sp, #24]
  40364c:	e763      	b.n	403516 <_dtoa_r+0x516>
  40364e:	4641      	mov	r1, r8
  403650:	4648      	mov	r0, r9
  403652:	f001 fb85 	bl	404d60 <__mcmp>
  403656:	2800      	cmp	r0, #0
  403658:	f6bf af73 	bge.w	403542 <_dtoa_r+0x542>
  40365c:	9f02      	ldr	r7, [sp, #8]
  40365e:	4649      	mov	r1, r9
  403660:	2300      	movs	r3, #0
  403662:	220a      	movs	r2, #10
  403664:	4620      	mov	r0, r4
  403666:	3f01      	subs	r7, #1
  403668:	9702      	str	r7, [sp, #8]
  40366a:	f001 f9ab 	bl	4049c4 <__multadd>
  40366e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403670:	4681      	mov	r9, r0
  403672:	2b00      	cmp	r3, #0
  403674:	f040 83b6 	bne.w	403de4 <_dtoa_r+0xde4>
  403678:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40367a:	2b00      	cmp	r3, #0
  40367c:	f340 83bf 	ble.w	403dfe <_dtoa_r+0xdfe>
  403680:	930a      	str	r3, [sp, #40]	; 0x28
  403682:	f8dd b010 	ldr.w	fp, [sp, #16]
  403686:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403688:	465d      	mov	r5, fp
  40368a:	e002      	b.n	403692 <_dtoa_r+0x692>
  40368c:	f001 f99a 	bl	4049c4 <__multadd>
  403690:	4681      	mov	r9, r0
  403692:	4641      	mov	r1, r8
  403694:	4648      	mov	r0, r9
  403696:	f7ff fc1f 	bl	402ed8 <quorem>
  40369a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  40369e:	f805 ab01 	strb.w	sl, [r5], #1
  4036a2:	eba5 030b 	sub.w	r3, r5, fp
  4036a6:	42bb      	cmp	r3, r7
  4036a8:	f04f 020a 	mov.w	r2, #10
  4036ac:	f04f 0300 	mov.w	r3, #0
  4036b0:	4649      	mov	r1, r9
  4036b2:	4620      	mov	r0, r4
  4036b4:	dbea      	blt.n	40368c <_dtoa_r+0x68c>
  4036b6:	9b04      	ldr	r3, [sp, #16]
  4036b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4036ba:	2a01      	cmp	r2, #1
  4036bc:	bfac      	ite	ge
  4036be:	189b      	addge	r3, r3, r2
  4036c0:	3301      	addlt	r3, #1
  4036c2:	461d      	mov	r5, r3
  4036c4:	f04f 0b00 	mov.w	fp, #0
  4036c8:	4649      	mov	r1, r9
  4036ca:	2201      	movs	r2, #1
  4036cc:	4620      	mov	r0, r4
  4036ce:	f001 faf5 	bl	404cbc <__lshift>
  4036d2:	4641      	mov	r1, r8
  4036d4:	4681      	mov	r9, r0
  4036d6:	f001 fb43 	bl	404d60 <__mcmp>
  4036da:	2800      	cmp	r0, #0
  4036dc:	f340 823d 	ble.w	403b5a <_dtoa_r+0xb5a>
  4036e0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  4036e4:	9904      	ldr	r1, [sp, #16]
  4036e6:	1e6b      	subs	r3, r5, #1
  4036e8:	e004      	b.n	4036f4 <_dtoa_r+0x6f4>
  4036ea:	428b      	cmp	r3, r1
  4036ec:	f000 81ae 	beq.w	403a4c <_dtoa_r+0xa4c>
  4036f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4036f4:	2a39      	cmp	r2, #57	; 0x39
  4036f6:	f103 0501 	add.w	r5, r3, #1
  4036fa:	d0f6      	beq.n	4036ea <_dtoa_r+0x6ea>
  4036fc:	3201      	adds	r2, #1
  4036fe:	701a      	strb	r2, [r3, #0]
  403700:	4641      	mov	r1, r8
  403702:	4620      	mov	r0, r4
  403704:	f001 f954 	bl	4049b0 <_Bfree>
  403708:	2e00      	cmp	r6, #0
  40370a:	f43f ae3d 	beq.w	403388 <_dtoa_r+0x388>
  40370e:	f1bb 0f00 	cmp.w	fp, #0
  403712:	d005      	beq.n	403720 <_dtoa_r+0x720>
  403714:	45b3      	cmp	fp, r6
  403716:	d003      	beq.n	403720 <_dtoa_r+0x720>
  403718:	4659      	mov	r1, fp
  40371a:	4620      	mov	r0, r4
  40371c:	f001 f948 	bl	4049b0 <_Bfree>
  403720:	4631      	mov	r1, r6
  403722:	4620      	mov	r0, r4
  403724:	f001 f944 	bl	4049b0 <_Bfree>
  403728:	e62e      	b.n	403388 <_dtoa_r+0x388>
  40372a:	2300      	movs	r3, #0
  40372c:	930b      	str	r3, [sp, #44]	; 0x2c
  40372e:	9b02      	ldr	r3, [sp, #8]
  403730:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403732:	4413      	add	r3, r2
  403734:	930f      	str	r3, [sp, #60]	; 0x3c
  403736:	3301      	adds	r3, #1
  403738:	2b01      	cmp	r3, #1
  40373a:	461f      	mov	r7, r3
  40373c:	461e      	mov	r6, r3
  40373e:	930a      	str	r3, [sp, #40]	; 0x28
  403740:	bfb8      	it	lt
  403742:	2701      	movlt	r7, #1
  403744:	2100      	movs	r1, #0
  403746:	2f17      	cmp	r7, #23
  403748:	6461      	str	r1, [r4, #68]	; 0x44
  40374a:	d90a      	bls.n	403762 <_dtoa_r+0x762>
  40374c:	2201      	movs	r2, #1
  40374e:	2304      	movs	r3, #4
  403750:	005b      	lsls	r3, r3, #1
  403752:	f103 0014 	add.w	r0, r3, #20
  403756:	4287      	cmp	r7, r0
  403758:	4611      	mov	r1, r2
  40375a:	f102 0201 	add.w	r2, r2, #1
  40375e:	d2f7      	bcs.n	403750 <_dtoa_r+0x750>
  403760:	6461      	str	r1, [r4, #68]	; 0x44
  403762:	4620      	mov	r0, r4
  403764:	f001 f8fe 	bl	404964 <_Balloc>
  403768:	2e0e      	cmp	r6, #14
  40376a:	9004      	str	r0, [sp, #16]
  40376c:	6420      	str	r0, [r4, #64]	; 0x40
  40376e:	f63f ad41 	bhi.w	4031f4 <_dtoa_r+0x1f4>
  403772:	2d00      	cmp	r5, #0
  403774:	f43f ad3e 	beq.w	4031f4 <_dtoa_r+0x1f4>
  403778:	9902      	ldr	r1, [sp, #8]
  40377a:	2900      	cmp	r1, #0
  40377c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  403780:	f340 8202 	ble.w	403b88 <_dtoa_r+0xb88>
  403784:	4bb8      	ldr	r3, [pc, #736]	; (403a68 <_dtoa_r+0xa68>)
  403786:	f001 020f 	and.w	r2, r1, #15
  40378a:	110d      	asrs	r5, r1, #4
  40378c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403790:	06e9      	lsls	r1, r5, #27
  403792:	e9d3 6700 	ldrd	r6, r7, [r3]
  403796:	f140 81ae 	bpl.w	403af6 <_dtoa_r+0xaf6>
  40379a:	4bb4      	ldr	r3, [pc, #720]	; (403a6c <_dtoa_r+0xa6c>)
  40379c:	4650      	mov	r0, sl
  40379e:	4659      	mov	r1, fp
  4037a0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4037a4:	f002 f990 	bl	405ac8 <__aeabi_ddiv>
  4037a8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  4037ac:	f005 050f 	and.w	r5, r5, #15
  4037b0:	f04f 0a03 	mov.w	sl, #3
  4037b4:	b18d      	cbz	r5, 4037da <_dtoa_r+0x7da>
  4037b6:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 403a6c <_dtoa_r+0xa6c>
  4037ba:	07ea      	lsls	r2, r5, #31
  4037bc:	d509      	bpl.n	4037d2 <_dtoa_r+0x7d2>
  4037be:	4630      	mov	r0, r6
  4037c0:	4639      	mov	r1, r7
  4037c2:	e9d8 2300 	ldrd	r2, r3, [r8]
  4037c6:	f002 f855 	bl	405874 <__aeabi_dmul>
  4037ca:	f10a 0a01 	add.w	sl, sl, #1
  4037ce:	4606      	mov	r6, r0
  4037d0:	460f      	mov	r7, r1
  4037d2:	106d      	asrs	r5, r5, #1
  4037d4:	f108 0808 	add.w	r8, r8, #8
  4037d8:	d1ef      	bne.n	4037ba <_dtoa_r+0x7ba>
  4037da:	463b      	mov	r3, r7
  4037dc:	4632      	mov	r2, r6
  4037de:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4037e2:	f002 f971 	bl	405ac8 <__aeabi_ddiv>
  4037e6:	4607      	mov	r7, r0
  4037e8:	4688      	mov	r8, r1
  4037ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4037ec:	b143      	cbz	r3, 403800 <_dtoa_r+0x800>
  4037ee:	2200      	movs	r2, #0
  4037f0:	4b9f      	ldr	r3, [pc, #636]	; (403a70 <_dtoa_r+0xa70>)
  4037f2:	4638      	mov	r0, r7
  4037f4:	4641      	mov	r1, r8
  4037f6:	f002 faaf 	bl	405d58 <__aeabi_dcmplt>
  4037fa:	2800      	cmp	r0, #0
  4037fc:	f040 8286 	bne.w	403d0c <_dtoa_r+0xd0c>
  403800:	4650      	mov	r0, sl
  403802:	f001 ffd1 	bl	4057a8 <__aeabi_i2d>
  403806:	463a      	mov	r2, r7
  403808:	4643      	mov	r3, r8
  40380a:	f002 f833 	bl	405874 <__aeabi_dmul>
  40380e:	4b99      	ldr	r3, [pc, #612]	; (403a74 <_dtoa_r+0xa74>)
  403810:	2200      	movs	r2, #0
  403812:	f001 fe7d 	bl	405510 <__adddf3>
  403816:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403818:	4605      	mov	r5, r0
  40381a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40381e:	2b00      	cmp	r3, #0
  403820:	f000 813e 	beq.w	403aa0 <_dtoa_r+0xaa0>
  403824:	9b02      	ldr	r3, [sp, #8]
  403826:	9315      	str	r3, [sp, #84]	; 0x54
  403828:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40382a:	9312      	str	r3, [sp, #72]	; 0x48
  40382c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40382e:	2b00      	cmp	r3, #0
  403830:	f000 81fa 	beq.w	403c28 <_dtoa_r+0xc28>
  403834:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403836:	4b8c      	ldr	r3, [pc, #560]	; (403a68 <_dtoa_r+0xa68>)
  403838:	498f      	ldr	r1, [pc, #572]	; (403a78 <_dtoa_r+0xa78>)
  40383a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40383e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  403842:	2000      	movs	r0, #0
  403844:	f002 f940 	bl	405ac8 <__aeabi_ddiv>
  403848:	462a      	mov	r2, r5
  40384a:	4633      	mov	r3, r6
  40384c:	f001 fe5e 	bl	40550c <__aeabi_dsub>
  403850:	4682      	mov	sl, r0
  403852:	468b      	mov	fp, r1
  403854:	4638      	mov	r0, r7
  403856:	4641      	mov	r1, r8
  403858:	f002 fabc 	bl	405dd4 <__aeabi_d2iz>
  40385c:	4605      	mov	r5, r0
  40385e:	f001 ffa3 	bl	4057a8 <__aeabi_i2d>
  403862:	4602      	mov	r2, r0
  403864:	460b      	mov	r3, r1
  403866:	4638      	mov	r0, r7
  403868:	4641      	mov	r1, r8
  40386a:	f001 fe4f 	bl	40550c <__aeabi_dsub>
  40386e:	3530      	adds	r5, #48	; 0x30
  403870:	fa5f f885 	uxtb.w	r8, r5
  403874:	9d04      	ldr	r5, [sp, #16]
  403876:	4606      	mov	r6, r0
  403878:	460f      	mov	r7, r1
  40387a:	f885 8000 	strb.w	r8, [r5]
  40387e:	4602      	mov	r2, r0
  403880:	460b      	mov	r3, r1
  403882:	4650      	mov	r0, sl
  403884:	4659      	mov	r1, fp
  403886:	3501      	adds	r5, #1
  403888:	f002 fa84 	bl	405d94 <__aeabi_dcmpgt>
  40388c:	2800      	cmp	r0, #0
  40388e:	d154      	bne.n	40393a <_dtoa_r+0x93a>
  403890:	4632      	mov	r2, r6
  403892:	463b      	mov	r3, r7
  403894:	2000      	movs	r0, #0
  403896:	4976      	ldr	r1, [pc, #472]	; (403a70 <_dtoa_r+0xa70>)
  403898:	f001 fe38 	bl	40550c <__aeabi_dsub>
  40389c:	4602      	mov	r2, r0
  40389e:	460b      	mov	r3, r1
  4038a0:	4650      	mov	r0, sl
  4038a2:	4659      	mov	r1, fp
  4038a4:	f002 fa76 	bl	405d94 <__aeabi_dcmpgt>
  4038a8:	2800      	cmp	r0, #0
  4038aa:	f040 8270 	bne.w	403d8e <_dtoa_r+0xd8e>
  4038ae:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4038b0:	2a01      	cmp	r2, #1
  4038b2:	f000 8111 	beq.w	403ad8 <_dtoa_r+0xad8>
  4038b6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4038b8:	9a04      	ldr	r2, [sp, #16]
  4038ba:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4038be:	4413      	add	r3, r2
  4038c0:	4699      	mov	r9, r3
  4038c2:	e00d      	b.n	4038e0 <_dtoa_r+0x8e0>
  4038c4:	2000      	movs	r0, #0
  4038c6:	496a      	ldr	r1, [pc, #424]	; (403a70 <_dtoa_r+0xa70>)
  4038c8:	f001 fe20 	bl	40550c <__aeabi_dsub>
  4038cc:	4652      	mov	r2, sl
  4038ce:	465b      	mov	r3, fp
  4038d0:	f002 fa42 	bl	405d58 <__aeabi_dcmplt>
  4038d4:	2800      	cmp	r0, #0
  4038d6:	f040 8258 	bne.w	403d8a <_dtoa_r+0xd8a>
  4038da:	454d      	cmp	r5, r9
  4038dc:	f000 80fa 	beq.w	403ad4 <_dtoa_r+0xad4>
  4038e0:	4650      	mov	r0, sl
  4038e2:	4659      	mov	r1, fp
  4038e4:	2200      	movs	r2, #0
  4038e6:	4b65      	ldr	r3, [pc, #404]	; (403a7c <_dtoa_r+0xa7c>)
  4038e8:	f001 ffc4 	bl	405874 <__aeabi_dmul>
  4038ec:	2200      	movs	r2, #0
  4038ee:	4b63      	ldr	r3, [pc, #396]	; (403a7c <_dtoa_r+0xa7c>)
  4038f0:	4682      	mov	sl, r0
  4038f2:	468b      	mov	fp, r1
  4038f4:	4630      	mov	r0, r6
  4038f6:	4639      	mov	r1, r7
  4038f8:	f001 ffbc 	bl	405874 <__aeabi_dmul>
  4038fc:	460f      	mov	r7, r1
  4038fe:	4606      	mov	r6, r0
  403900:	f002 fa68 	bl	405dd4 <__aeabi_d2iz>
  403904:	4680      	mov	r8, r0
  403906:	f001 ff4f 	bl	4057a8 <__aeabi_i2d>
  40390a:	4602      	mov	r2, r0
  40390c:	460b      	mov	r3, r1
  40390e:	4630      	mov	r0, r6
  403910:	4639      	mov	r1, r7
  403912:	f001 fdfb 	bl	40550c <__aeabi_dsub>
  403916:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40391a:	fa5f f888 	uxtb.w	r8, r8
  40391e:	4652      	mov	r2, sl
  403920:	465b      	mov	r3, fp
  403922:	f805 8b01 	strb.w	r8, [r5], #1
  403926:	4606      	mov	r6, r0
  403928:	460f      	mov	r7, r1
  40392a:	f002 fa15 	bl	405d58 <__aeabi_dcmplt>
  40392e:	4632      	mov	r2, r6
  403930:	463b      	mov	r3, r7
  403932:	2800      	cmp	r0, #0
  403934:	d0c6      	beq.n	4038c4 <_dtoa_r+0x8c4>
  403936:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40393a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40393c:	9302      	str	r3, [sp, #8]
  40393e:	e523      	b.n	403388 <_dtoa_r+0x388>
  403940:	2300      	movs	r3, #0
  403942:	930b      	str	r3, [sp, #44]	; 0x2c
  403944:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403946:	2b00      	cmp	r3, #0
  403948:	f340 80dc 	ble.w	403b04 <_dtoa_r+0xb04>
  40394c:	461f      	mov	r7, r3
  40394e:	461e      	mov	r6, r3
  403950:	930f      	str	r3, [sp, #60]	; 0x3c
  403952:	930a      	str	r3, [sp, #40]	; 0x28
  403954:	e6f6      	b.n	403744 <_dtoa_r+0x744>
  403956:	2301      	movs	r3, #1
  403958:	930b      	str	r3, [sp, #44]	; 0x2c
  40395a:	e7f3      	b.n	403944 <_dtoa_r+0x944>
  40395c:	f1ba 0f00 	cmp.w	sl, #0
  403960:	f47f ada8 	bne.w	4034b4 <_dtoa_r+0x4b4>
  403964:	f3cb 0313 	ubfx	r3, fp, #0, #20
  403968:	2b00      	cmp	r3, #0
  40396a:	f47f adba 	bne.w	4034e2 <_dtoa_r+0x4e2>
  40396e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  403972:	0d3f      	lsrs	r7, r7, #20
  403974:	053f      	lsls	r7, r7, #20
  403976:	2f00      	cmp	r7, #0
  403978:	f000 820d 	beq.w	403d96 <_dtoa_r+0xd96>
  40397c:	9b08      	ldr	r3, [sp, #32]
  40397e:	3301      	adds	r3, #1
  403980:	9308      	str	r3, [sp, #32]
  403982:	9b06      	ldr	r3, [sp, #24]
  403984:	3301      	adds	r3, #1
  403986:	9306      	str	r3, [sp, #24]
  403988:	2301      	movs	r3, #1
  40398a:	930c      	str	r3, [sp, #48]	; 0x30
  40398c:	e5ab      	b.n	4034e6 <_dtoa_r+0x4e6>
  40398e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403990:	2b00      	cmp	r3, #0
  403992:	f73f ac42 	bgt.w	40321a <_dtoa_r+0x21a>
  403996:	f040 8221 	bne.w	403ddc <_dtoa_r+0xddc>
  40399a:	2200      	movs	r2, #0
  40399c:	4b38      	ldr	r3, [pc, #224]	; (403a80 <_dtoa_r+0xa80>)
  40399e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4039a2:	f001 ff67 	bl	405874 <__aeabi_dmul>
  4039a6:	4652      	mov	r2, sl
  4039a8:	465b      	mov	r3, fp
  4039aa:	f002 f9e9 	bl	405d80 <__aeabi_dcmpge>
  4039ae:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  4039b2:	4646      	mov	r6, r8
  4039b4:	2800      	cmp	r0, #0
  4039b6:	d041      	beq.n	403a3c <_dtoa_r+0xa3c>
  4039b8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4039ba:	9d04      	ldr	r5, [sp, #16]
  4039bc:	43db      	mvns	r3, r3
  4039be:	9302      	str	r3, [sp, #8]
  4039c0:	4641      	mov	r1, r8
  4039c2:	4620      	mov	r0, r4
  4039c4:	f000 fff4 	bl	4049b0 <_Bfree>
  4039c8:	2e00      	cmp	r6, #0
  4039ca:	f43f acdd 	beq.w	403388 <_dtoa_r+0x388>
  4039ce:	e6a7      	b.n	403720 <_dtoa_r+0x720>
  4039d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4039d2:	4649      	mov	r1, r9
  4039d4:	4620      	mov	r0, r4
  4039d6:	f001 f921 	bl	404c1c <__pow5mult>
  4039da:	4681      	mov	r9, r0
  4039dc:	e558      	b.n	403490 <_dtoa_r+0x490>
  4039de:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4039e0:	2a00      	cmp	r2, #0
  4039e2:	f000 8187 	beq.w	403cf4 <_dtoa_r+0xcf4>
  4039e6:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4039ea:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4039ec:	9d08      	ldr	r5, [sp, #32]
  4039ee:	e4f2      	b.n	4033d6 <_dtoa_r+0x3d6>
  4039f0:	f1ba 0f00 	cmp.w	sl, #0
  4039f4:	f47f ad75 	bne.w	4034e2 <_dtoa_r+0x4e2>
  4039f8:	e7b4      	b.n	403964 <_dtoa_r+0x964>
  4039fa:	f000 ffe3 	bl	4049c4 <__multadd>
  4039fe:	4647      	mov	r7, r8
  403a00:	4606      	mov	r6, r0
  403a02:	4683      	mov	fp, r0
  403a04:	e5be      	b.n	403584 <_dtoa_r+0x584>
  403a06:	4601      	mov	r1, r0
  403a08:	4620      	mov	r0, r4
  403a0a:	9306      	str	r3, [sp, #24]
  403a0c:	f000 ffd0 	bl	4049b0 <_Bfree>
  403a10:	2201      	movs	r2, #1
  403a12:	9b06      	ldr	r3, [sp, #24]
  403a14:	e5e0      	b.n	4035d8 <_dtoa_r+0x5d8>
  403a16:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403a18:	2b02      	cmp	r3, #2
  403a1a:	f77f ad96 	ble.w	40354a <_dtoa_r+0x54a>
  403a1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403a20:	2b00      	cmp	r3, #0
  403a22:	d1c9      	bne.n	4039b8 <_dtoa_r+0x9b8>
  403a24:	4641      	mov	r1, r8
  403a26:	2205      	movs	r2, #5
  403a28:	4620      	mov	r0, r4
  403a2a:	f000 ffcb 	bl	4049c4 <__multadd>
  403a2e:	4601      	mov	r1, r0
  403a30:	4680      	mov	r8, r0
  403a32:	4648      	mov	r0, r9
  403a34:	f001 f994 	bl	404d60 <__mcmp>
  403a38:	2800      	cmp	r0, #0
  403a3a:	ddbd      	ble.n	4039b8 <_dtoa_r+0x9b8>
  403a3c:	9a02      	ldr	r2, [sp, #8]
  403a3e:	9904      	ldr	r1, [sp, #16]
  403a40:	2331      	movs	r3, #49	; 0x31
  403a42:	3201      	adds	r2, #1
  403a44:	9202      	str	r2, [sp, #8]
  403a46:	700b      	strb	r3, [r1, #0]
  403a48:	1c4d      	adds	r5, r1, #1
  403a4a:	e7b9      	b.n	4039c0 <_dtoa_r+0x9c0>
  403a4c:	9a02      	ldr	r2, [sp, #8]
  403a4e:	3201      	adds	r2, #1
  403a50:	9202      	str	r2, [sp, #8]
  403a52:	9a04      	ldr	r2, [sp, #16]
  403a54:	2331      	movs	r3, #49	; 0x31
  403a56:	7013      	strb	r3, [r2, #0]
  403a58:	e652      	b.n	403700 <_dtoa_r+0x700>
  403a5a:	2301      	movs	r3, #1
  403a5c:	930b      	str	r3, [sp, #44]	; 0x2c
  403a5e:	e666      	b.n	40372e <_dtoa_r+0x72e>
  403a60:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403a64:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403a66:	e48f      	b.n	403388 <_dtoa_r+0x388>
  403a68:	00406998 	.word	0x00406998
  403a6c:	00406970 	.word	0x00406970
  403a70:	3ff00000 	.word	0x3ff00000
  403a74:	401c0000 	.word	0x401c0000
  403a78:	3fe00000 	.word	0x3fe00000
  403a7c:	40240000 	.word	0x40240000
  403a80:	40140000 	.word	0x40140000
  403a84:	4650      	mov	r0, sl
  403a86:	f001 fe8f 	bl	4057a8 <__aeabi_i2d>
  403a8a:	463a      	mov	r2, r7
  403a8c:	4643      	mov	r3, r8
  403a8e:	f001 fef1 	bl	405874 <__aeabi_dmul>
  403a92:	2200      	movs	r2, #0
  403a94:	4bc1      	ldr	r3, [pc, #772]	; (403d9c <_dtoa_r+0xd9c>)
  403a96:	f001 fd3b 	bl	405510 <__adddf3>
  403a9a:	4605      	mov	r5, r0
  403a9c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403aa0:	4641      	mov	r1, r8
  403aa2:	2200      	movs	r2, #0
  403aa4:	4bbe      	ldr	r3, [pc, #760]	; (403da0 <_dtoa_r+0xda0>)
  403aa6:	4638      	mov	r0, r7
  403aa8:	f001 fd30 	bl	40550c <__aeabi_dsub>
  403aac:	462a      	mov	r2, r5
  403aae:	4633      	mov	r3, r6
  403ab0:	4682      	mov	sl, r0
  403ab2:	468b      	mov	fp, r1
  403ab4:	f002 f96e 	bl	405d94 <__aeabi_dcmpgt>
  403ab8:	4680      	mov	r8, r0
  403aba:	2800      	cmp	r0, #0
  403abc:	f040 8110 	bne.w	403ce0 <_dtoa_r+0xce0>
  403ac0:	462a      	mov	r2, r5
  403ac2:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  403ac6:	4650      	mov	r0, sl
  403ac8:	4659      	mov	r1, fp
  403aca:	f002 f945 	bl	405d58 <__aeabi_dcmplt>
  403ace:	b118      	cbz	r0, 403ad8 <_dtoa_r+0xad8>
  403ad0:	4646      	mov	r6, r8
  403ad2:	e771      	b.n	4039b8 <_dtoa_r+0x9b8>
  403ad4:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403ad8:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  403adc:	f7ff bb8a 	b.w	4031f4 <_dtoa_r+0x1f4>
  403ae0:	9804      	ldr	r0, [sp, #16]
  403ae2:	f7ff babb 	b.w	40305c <_dtoa_r+0x5c>
  403ae6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403ae8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403aea:	970c      	str	r7, [sp, #48]	; 0x30
  403aec:	1afb      	subs	r3, r7, r3
  403aee:	441a      	add	r2, r3
  403af0:	920d      	str	r2, [sp, #52]	; 0x34
  403af2:	2700      	movs	r7, #0
  403af4:	e469      	b.n	4033ca <_dtoa_r+0x3ca>
  403af6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  403afa:	f04f 0a02 	mov.w	sl, #2
  403afe:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  403b02:	e657      	b.n	4037b4 <_dtoa_r+0x7b4>
  403b04:	2100      	movs	r1, #0
  403b06:	2301      	movs	r3, #1
  403b08:	6461      	str	r1, [r4, #68]	; 0x44
  403b0a:	4620      	mov	r0, r4
  403b0c:	9325      	str	r3, [sp, #148]	; 0x94
  403b0e:	f000 ff29 	bl	404964 <_Balloc>
  403b12:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403b14:	9004      	str	r0, [sp, #16]
  403b16:	6420      	str	r0, [r4, #64]	; 0x40
  403b18:	930a      	str	r3, [sp, #40]	; 0x28
  403b1a:	930f      	str	r3, [sp, #60]	; 0x3c
  403b1c:	e629      	b.n	403772 <_dtoa_r+0x772>
  403b1e:	2a00      	cmp	r2, #0
  403b20:	46d0      	mov	r8, sl
  403b22:	f8cd b018 	str.w	fp, [sp, #24]
  403b26:	469a      	mov	sl, r3
  403b28:	dd11      	ble.n	403b4e <_dtoa_r+0xb4e>
  403b2a:	4649      	mov	r1, r9
  403b2c:	2201      	movs	r2, #1
  403b2e:	4620      	mov	r0, r4
  403b30:	f001 f8c4 	bl	404cbc <__lshift>
  403b34:	4641      	mov	r1, r8
  403b36:	4681      	mov	r9, r0
  403b38:	f001 f912 	bl	404d60 <__mcmp>
  403b3c:	2800      	cmp	r0, #0
  403b3e:	f340 8146 	ble.w	403dce <_dtoa_r+0xdce>
  403b42:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  403b46:	f000 8106 	beq.w	403d56 <_dtoa_r+0xd56>
  403b4a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  403b4e:	46b3      	mov	fp, r6
  403b50:	f887 a000 	strb.w	sl, [r7]
  403b54:	1c7d      	adds	r5, r7, #1
  403b56:	9e06      	ldr	r6, [sp, #24]
  403b58:	e5d2      	b.n	403700 <_dtoa_r+0x700>
  403b5a:	d104      	bne.n	403b66 <_dtoa_r+0xb66>
  403b5c:	f01a 0f01 	tst.w	sl, #1
  403b60:	d001      	beq.n	403b66 <_dtoa_r+0xb66>
  403b62:	e5bd      	b.n	4036e0 <_dtoa_r+0x6e0>
  403b64:	4615      	mov	r5, r2
  403b66:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  403b6a:	2b30      	cmp	r3, #48	; 0x30
  403b6c:	f105 32ff 	add.w	r2, r5, #4294967295
  403b70:	d0f8      	beq.n	403b64 <_dtoa_r+0xb64>
  403b72:	e5c5      	b.n	403700 <_dtoa_r+0x700>
  403b74:	9904      	ldr	r1, [sp, #16]
  403b76:	2230      	movs	r2, #48	; 0x30
  403b78:	700a      	strb	r2, [r1, #0]
  403b7a:	9a02      	ldr	r2, [sp, #8]
  403b7c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403b80:	3201      	adds	r2, #1
  403b82:	9202      	str	r2, [sp, #8]
  403b84:	f7ff bbfc 	b.w	403380 <_dtoa_r+0x380>
  403b88:	f000 80bb 	beq.w	403d02 <_dtoa_r+0xd02>
  403b8c:	9b02      	ldr	r3, [sp, #8]
  403b8e:	425d      	negs	r5, r3
  403b90:	4b84      	ldr	r3, [pc, #528]	; (403da4 <_dtoa_r+0xda4>)
  403b92:	f005 020f 	and.w	r2, r5, #15
  403b96:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
  403b9e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  403ba2:	f001 fe67 	bl	405874 <__aeabi_dmul>
  403ba6:	112d      	asrs	r5, r5, #4
  403ba8:	4607      	mov	r7, r0
  403baa:	4688      	mov	r8, r1
  403bac:	f000 812c 	beq.w	403e08 <_dtoa_r+0xe08>
  403bb0:	4e7d      	ldr	r6, [pc, #500]	; (403da8 <_dtoa_r+0xda8>)
  403bb2:	f04f 0a02 	mov.w	sl, #2
  403bb6:	07eb      	lsls	r3, r5, #31
  403bb8:	d509      	bpl.n	403bce <_dtoa_r+0xbce>
  403bba:	4638      	mov	r0, r7
  403bbc:	4641      	mov	r1, r8
  403bbe:	e9d6 2300 	ldrd	r2, r3, [r6]
  403bc2:	f001 fe57 	bl	405874 <__aeabi_dmul>
  403bc6:	f10a 0a01 	add.w	sl, sl, #1
  403bca:	4607      	mov	r7, r0
  403bcc:	4688      	mov	r8, r1
  403bce:	106d      	asrs	r5, r5, #1
  403bd0:	f106 0608 	add.w	r6, r6, #8
  403bd4:	d1ef      	bne.n	403bb6 <_dtoa_r+0xbb6>
  403bd6:	e608      	b.n	4037ea <_dtoa_r+0x7ea>
  403bd8:	6871      	ldr	r1, [r6, #4]
  403bda:	4620      	mov	r0, r4
  403bdc:	f000 fec2 	bl	404964 <_Balloc>
  403be0:	6933      	ldr	r3, [r6, #16]
  403be2:	3302      	adds	r3, #2
  403be4:	009a      	lsls	r2, r3, #2
  403be6:	4605      	mov	r5, r0
  403be8:	f106 010c 	add.w	r1, r6, #12
  403bec:	300c      	adds	r0, #12
  403bee:	f000 fdaf 	bl	404750 <memcpy>
  403bf2:	4629      	mov	r1, r5
  403bf4:	2201      	movs	r2, #1
  403bf6:	4620      	mov	r0, r4
  403bf8:	f001 f860 	bl	404cbc <__lshift>
  403bfc:	9006      	str	r0, [sp, #24]
  403bfe:	e4b5      	b.n	40356c <_dtoa_r+0x56c>
  403c00:	2b39      	cmp	r3, #57	; 0x39
  403c02:	f8cd b018 	str.w	fp, [sp, #24]
  403c06:	46d0      	mov	r8, sl
  403c08:	f000 80a5 	beq.w	403d56 <_dtoa_r+0xd56>
  403c0c:	f103 0a01 	add.w	sl, r3, #1
  403c10:	46b3      	mov	fp, r6
  403c12:	f887 a000 	strb.w	sl, [r7]
  403c16:	1c7d      	adds	r5, r7, #1
  403c18:	9e06      	ldr	r6, [sp, #24]
  403c1a:	e571      	b.n	403700 <_dtoa_r+0x700>
  403c1c:	465a      	mov	r2, fp
  403c1e:	46d0      	mov	r8, sl
  403c20:	46b3      	mov	fp, r6
  403c22:	469a      	mov	sl, r3
  403c24:	4616      	mov	r6, r2
  403c26:	e54f      	b.n	4036c8 <_dtoa_r+0x6c8>
  403c28:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403c2a:	495e      	ldr	r1, [pc, #376]	; (403da4 <_dtoa_r+0xda4>)
  403c2c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  403c30:	462a      	mov	r2, r5
  403c32:	4633      	mov	r3, r6
  403c34:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  403c38:	f001 fe1c 	bl	405874 <__aeabi_dmul>
  403c3c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  403c40:	4638      	mov	r0, r7
  403c42:	4641      	mov	r1, r8
  403c44:	f002 f8c6 	bl	405dd4 <__aeabi_d2iz>
  403c48:	4605      	mov	r5, r0
  403c4a:	f001 fdad 	bl	4057a8 <__aeabi_i2d>
  403c4e:	460b      	mov	r3, r1
  403c50:	4602      	mov	r2, r0
  403c52:	4641      	mov	r1, r8
  403c54:	4638      	mov	r0, r7
  403c56:	f001 fc59 	bl	40550c <__aeabi_dsub>
  403c5a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403c5c:	460f      	mov	r7, r1
  403c5e:	9904      	ldr	r1, [sp, #16]
  403c60:	3530      	adds	r5, #48	; 0x30
  403c62:	2b01      	cmp	r3, #1
  403c64:	700d      	strb	r5, [r1, #0]
  403c66:	4606      	mov	r6, r0
  403c68:	f101 0501 	add.w	r5, r1, #1
  403c6c:	d026      	beq.n	403cbc <_dtoa_r+0xcbc>
  403c6e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403c70:	9a04      	ldr	r2, [sp, #16]
  403c72:	f8df b13c 	ldr.w	fp, [pc, #316]	; 403db0 <_dtoa_r+0xdb0>
  403c76:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  403c7a:	4413      	add	r3, r2
  403c7c:	f04f 0a00 	mov.w	sl, #0
  403c80:	4699      	mov	r9, r3
  403c82:	4652      	mov	r2, sl
  403c84:	465b      	mov	r3, fp
  403c86:	4630      	mov	r0, r6
  403c88:	4639      	mov	r1, r7
  403c8a:	f001 fdf3 	bl	405874 <__aeabi_dmul>
  403c8e:	460f      	mov	r7, r1
  403c90:	4606      	mov	r6, r0
  403c92:	f002 f89f 	bl	405dd4 <__aeabi_d2iz>
  403c96:	4680      	mov	r8, r0
  403c98:	f001 fd86 	bl	4057a8 <__aeabi_i2d>
  403c9c:	f108 0830 	add.w	r8, r8, #48	; 0x30
  403ca0:	4602      	mov	r2, r0
  403ca2:	460b      	mov	r3, r1
  403ca4:	4630      	mov	r0, r6
  403ca6:	4639      	mov	r1, r7
  403ca8:	f001 fc30 	bl	40550c <__aeabi_dsub>
  403cac:	f805 8b01 	strb.w	r8, [r5], #1
  403cb0:	454d      	cmp	r5, r9
  403cb2:	4606      	mov	r6, r0
  403cb4:	460f      	mov	r7, r1
  403cb6:	d1e4      	bne.n	403c82 <_dtoa_r+0xc82>
  403cb8:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403cbc:	4b3b      	ldr	r3, [pc, #236]	; (403dac <_dtoa_r+0xdac>)
  403cbe:	2200      	movs	r2, #0
  403cc0:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  403cc4:	f001 fc24 	bl	405510 <__adddf3>
  403cc8:	4632      	mov	r2, r6
  403cca:	463b      	mov	r3, r7
  403ccc:	f002 f844 	bl	405d58 <__aeabi_dcmplt>
  403cd0:	2800      	cmp	r0, #0
  403cd2:	d046      	beq.n	403d62 <_dtoa_r+0xd62>
  403cd4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403cd6:	9302      	str	r3, [sp, #8]
  403cd8:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403cdc:	f7ff bb43 	b.w	403366 <_dtoa_r+0x366>
  403ce0:	f04f 0800 	mov.w	r8, #0
  403ce4:	4646      	mov	r6, r8
  403ce6:	e6a9      	b.n	403a3c <_dtoa_r+0xa3c>
  403ce8:	9b08      	ldr	r3, [sp, #32]
  403cea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403cec:	1a9d      	subs	r5, r3, r2
  403cee:	2300      	movs	r3, #0
  403cf0:	f7ff bb71 	b.w	4033d6 <_dtoa_r+0x3d6>
  403cf4:	9b18      	ldr	r3, [sp, #96]	; 0x60
  403cf6:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403cf8:	9d08      	ldr	r5, [sp, #32]
  403cfa:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  403cfe:	f7ff bb6a 	b.w	4033d6 <_dtoa_r+0x3d6>
  403d02:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  403d06:	f04f 0a02 	mov.w	sl, #2
  403d0a:	e56e      	b.n	4037ea <_dtoa_r+0x7ea>
  403d0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d0e:	2b00      	cmp	r3, #0
  403d10:	f43f aeb8 	beq.w	403a84 <_dtoa_r+0xa84>
  403d14:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403d16:	2b00      	cmp	r3, #0
  403d18:	f77f aede 	ble.w	403ad8 <_dtoa_r+0xad8>
  403d1c:	2200      	movs	r2, #0
  403d1e:	4b24      	ldr	r3, [pc, #144]	; (403db0 <_dtoa_r+0xdb0>)
  403d20:	4638      	mov	r0, r7
  403d22:	4641      	mov	r1, r8
  403d24:	f001 fda6 	bl	405874 <__aeabi_dmul>
  403d28:	4607      	mov	r7, r0
  403d2a:	4688      	mov	r8, r1
  403d2c:	f10a 0001 	add.w	r0, sl, #1
  403d30:	f001 fd3a 	bl	4057a8 <__aeabi_i2d>
  403d34:	463a      	mov	r2, r7
  403d36:	4643      	mov	r3, r8
  403d38:	f001 fd9c 	bl	405874 <__aeabi_dmul>
  403d3c:	2200      	movs	r2, #0
  403d3e:	4b17      	ldr	r3, [pc, #92]	; (403d9c <_dtoa_r+0xd9c>)
  403d40:	f001 fbe6 	bl	405510 <__adddf3>
  403d44:	9a02      	ldr	r2, [sp, #8]
  403d46:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403d48:	9312      	str	r3, [sp, #72]	; 0x48
  403d4a:	3a01      	subs	r2, #1
  403d4c:	4605      	mov	r5, r0
  403d4e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403d52:	9215      	str	r2, [sp, #84]	; 0x54
  403d54:	e56a      	b.n	40382c <_dtoa_r+0x82c>
  403d56:	2239      	movs	r2, #57	; 0x39
  403d58:	46b3      	mov	fp, r6
  403d5a:	703a      	strb	r2, [r7, #0]
  403d5c:	9e06      	ldr	r6, [sp, #24]
  403d5e:	1c7d      	adds	r5, r7, #1
  403d60:	e4c0      	b.n	4036e4 <_dtoa_r+0x6e4>
  403d62:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  403d66:	2000      	movs	r0, #0
  403d68:	4910      	ldr	r1, [pc, #64]	; (403dac <_dtoa_r+0xdac>)
  403d6a:	f001 fbcf 	bl	40550c <__aeabi_dsub>
  403d6e:	4632      	mov	r2, r6
  403d70:	463b      	mov	r3, r7
  403d72:	f002 f80f 	bl	405d94 <__aeabi_dcmpgt>
  403d76:	b908      	cbnz	r0, 403d7c <_dtoa_r+0xd7c>
  403d78:	e6ae      	b.n	403ad8 <_dtoa_r+0xad8>
  403d7a:	4615      	mov	r5, r2
  403d7c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  403d80:	2b30      	cmp	r3, #48	; 0x30
  403d82:	f105 32ff 	add.w	r2, r5, #4294967295
  403d86:	d0f8      	beq.n	403d7a <_dtoa_r+0xd7a>
  403d88:	e5d7      	b.n	40393a <_dtoa_r+0x93a>
  403d8a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403d8e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403d90:	9302      	str	r3, [sp, #8]
  403d92:	f7ff bae8 	b.w	403366 <_dtoa_r+0x366>
  403d96:	970c      	str	r7, [sp, #48]	; 0x30
  403d98:	f7ff bba5 	b.w	4034e6 <_dtoa_r+0x4e6>
  403d9c:	401c0000 	.word	0x401c0000
  403da0:	40140000 	.word	0x40140000
  403da4:	00406998 	.word	0x00406998
  403da8:	00406970 	.word	0x00406970
  403dac:	3fe00000 	.word	0x3fe00000
  403db0:	40240000 	.word	0x40240000
  403db4:	2b39      	cmp	r3, #57	; 0x39
  403db6:	f8cd b018 	str.w	fp, [sp, #24]
  403dba:	46d0      	mov	r8, sl
  403dbc:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  403dc0:	469a      	mov	sl, r3
  403dc2:	d0c8      	beq.n	403d56 <_dtoa_r+0xd56>
  403dc4:	f1bb 0f00 	cmp.w	fp, #0
  403dc8:	f73f aebf 	bgt.w	403b4a <_dtoa_r+0xb4a>
  403dcc:	e6bf      	b.n	403b4e <_dtoa_r+0xb4e>
  403dce:	f47f aebe 	bne.w	403b4e <_dtoa_r+0xb4e>
  403dd2:	f01a 0f01 	tst.w	sl, #1
  403dd6:	f43f aeba 	beq.w	403b4e <_dtoa_r+0xb4e>
  403dda:	e6b2      	b.n	403b42 <_dtoa_r+0xb42>
  403ddc:	f04f 0800 	mov.w	r8, #0
  403de0:	4646      	mov	r6, r8
  403de2:	e5e9      	b.n	4039b8 <_dtoa_r+0x9b8>
  403de4:	4631      	mov	r1, r6
  403de6:	2300      	movs	r3, #0
  403de8:	220a      	movs	r2, #10
  403dea:	4620      	mov	r0, r4
  403dec:	f000 fdea 	bl	4049c4 <__multadd>
  403df0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403df2:	2b00      	cmp	r3, #0
  403df4:	4606      	mov	r6, r0
  403df6:	dd0a      	ble.n	403e0e <_dtoa_r+0xe0e>
  403df8:	930a      	str	r3, [sp, #40]	; 0x28
  403dfa:	f7ff bbaa 	b.w	403552 <_dtoa_r+0x552>
  403dfe:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403e00:	2b02      	cmp	r3, #2
  403e02:	dc23      	bgt.n	403e4c <_dtoa_r+0xe4c>
  403e04:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403e06:	e43b      	b.n	403680 <_dtoa_r+0x680>
  403e08:	f04f 0a02 	mov.w	sl, #2
  403e0c:	e4ed      	b.n	4037ea <_dtoa_r+0x7ea>
  403e0e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403e10:	2b02      	cmp	r3, #2
  403e12:	dc1b      	bgt.n	403e4c <_dtoa_r+0xe4c>
  403e14:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403e16:	e7ef      	b.n	403df8 <_dtoa_r+0xdf8>
  403e18:	2500      	movs	r5, #0
  403e1a:	6465      	str	r5, [r4, #68]	; 0x44
  403e1c:	4629      	mov	r1, r5
  403e1e:	4620      	mov	r0, r4
  403e20:	f000 fda0 	bl	404964 <_Balloc>
  403e24:	f04f 33ff 	mov.w	r3, #4294967295
  403e28:	930a      	str	r3, [sp, #40]	; 0x28
  403e2a:	930f      	str	r3, [sp, #60]	; 0x3c
  403e2c:	2301      	movs	r3, #1
  403e2e:	9004      	str	r0, [sp, #16]
  403e30:	9525      	str	r5, [sp, #148]	; 0x94
  403e32:	6420      	str	r0, [r4, #64]	; 0x40
  403e34:	930b      	str	r3, [sp, #44]	; 0x2c
  403e36:	f7ff b9dd 	b.w	4031f4 <_dtoa_r+0x1f4>
  403e3a:	2501      	movs	r5, #1
  403e3c:	f7ff b9a5 	b.w	40318a <_dtoa_r+0x18a>
  403e40:	f43f ab69 	beq.w	403516 <_dtoa_r+0x516>
  403e44:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  403e48:	f7ff bbf9 	b.w	40363e <_dtoa_r+0x63e>
  403e4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403e4e:	930a      	str	r3, [sp, #40]	; 0x28
  403e50:	e5e5      	b.n	403a1e <_dtoa_r+0xa1e>
  403e52:	bf00      	nop

00403e54 <__libc_fini_array>:
  403e54:	b538      	push	{r3, r4, r5, lr}
  403e56:	4c0a      	ldr	r4, [pc, #40]	; (403e80 <__libc_fini_array+0x2c>)
  403e58:	4d0a      	ldr	r5, [pc, #40]	; (403e84 <__libc_fini_array+0x30>)
  403e5a:	1b64      	subs	r4, r4, r5
  403e5c:	10a4      	asrs	r4, r4, #2
  403e5e:	d00a      	beq.n	403e76 <__libc_fini_array+0x22>
  403e60:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  403e64:	3b01      	subs	r3, #1
  403e66:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  403e6a:	3c01      	subs	r4, #1
  403e6c:	f855 3904 	ldr.w	r3, [r5], #-4
  403e70:	4798      	blx	r3
  403e72:	2c00      	cmp	r4, #0
  403e74:	d1f9      	bne.n	403e6a <__libc_fini_array+0x16>
  403e76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403e7a:	f002 be83 	b.w	406b84 <_fini>
  403e7e:	bf00      	nop
  403e80:	00406b94 	.word	0x00406b94
  403e84:	00406b90 	.word	0x00406b90

00403e88 <_malloc_trim_r>:
  403e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403e8a:	4f24      	ldr	r7, [pc, #144]	; (403f1c <_malloc_trim_r+0x94>)
  403e8c:	460c      	mov	r4, r1
  403e8e:	4606      	mov	r6, r0
  403e90:	f000 fd5c 	bl	40494c <__malloc_lock>
  403e94:	68bb      	ldr	r3, [r7, #8]
  403e96:	685d      	ldr	r5, [r3, #4]
  403e98:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  403e9c:	310f      	adds	r1, #15
  403e9e:	f025 0503 	bic.w	r5, r5, #3
  403ea2:	4429      	add	r1, r5
  403ea4:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  403ea8:	f021 010f 	bic.w	r1, r1, #15
  403eac:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  403eb0:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  403eb4:	db07      	blt.n	403ec6 <_malloc_trim_r+0x3e>
  403eb6:	2100      	movs	r1, #0
  403eb8:	4630      	mov	r0, r6
  403eba:	f001 f9f3 	bl	4052a4 <_sbrk_r>
  403ebe:	68bb      	ldr	r3, [r7, #8]
  403ec0:	442b      	add	r3, r5
  403ec2:	4298      	cmp	r0, r3
  403ec4:	d004      	beq.n	403ed0 <_malloc_trim_r+0x48>
  403ec6:	4630      	mov	r0, r6
  403ec8:	f000 fd46 	bl	404958 <__malloc_unlock>
  403ecc:	2000      	movs	r0, #0
  403ece:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403ed0:	4261      	negs	r1, r4
  403ed2:	4630      	mov	r0, r6
  403ed4:	f001 f9e6 	bl	4052a4 <_sbrk_r>
  403ed8:	3001      	adds	r0, #1
  403eda:	d00d      	beq.n	403ef8 <_malloc_trim_r+0x70>
  403edc:	4b10      	ldr	r3, [pc, #64]	; (403f20 <_malloc_trim_r+0x98>)
  403ede:	68ba      	ldr	r2, [r7, #8]
  403ee0:	6819      	ldr	r1, [r3, #0]
  403ee2:	1b2d      	subs	r5, r5, r4
  403ee4:	f045 0501 	orr.w	r5, r5, #1
  403ee8:	4630      	mov	r0, r6
  403eea:	1b09      	subs	r1, r1, r4
  403eec:	6055      	str	r5, [r2, #4]
  403eee:	6019      	str	r1, [r3, #0]
  403ef0:	f000 fd32 	bl	404958 <__malloc_unlock>
  403ef4:	2001      	movs	r0, #1
  403ef6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403ef8:	2100      	movs	r1, #0
  403efa:	4630      	mov	r0, r6
  403efc:	f001 f9d2 	bl	4052a4 <_sbrk_r>
  403f00:	68ba      	ldr	r2, [r7, #8]
  403f02:	1a83      	subs	r3, r0, r2
  403f04:	2b0f      	cmp	r3, #15
  403f06:	ddde      	ble.n	403ec6 <_malloc_trim_r+0x3e>
  403f08:	4c06      	ldr	r4, [pc, #24]	; (403f24 <_malloc_trim_r+0x9c>)
  403f0a:	4905      	ldr	r1, [pc, #20]	; (403f20 <_malloc_trim_r+0x98>)
  403f0c:	6824      	ldr	r4, [r4, #0]
  403f0e:	f043 0301 	orr.w	r3, r3, #1
  403f12:	1b00      	subs	r0, r0, r4
  403f14:	6053      	str	r3, [r2, #4]
  403f16:	6008      	str	r0, [r1, #0]
  403f18:	e7d5      	b.n	403ec6 <_malloc_trim_r+0x3e>
  403f1a:	bf00      	nop
  403f1c:	200005a8 	.word	0x200005a8
  403f20:	20000e18 	.word	0x20000e18
  403f24:	200009b0 	.word	0x200009b0

00403f28 <_free_r>:
  403f28:	2900      	cmp	r1, #0
  403f2a:	d044      	beq.n	403fb6 <_free_r+0x8e>
  403f2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403f30:	460d      	mov	r5, r1
  403f32:	4680      	mov	r8, r0
  403f34:	f000 fd0a 	bl	40494c <__malloc_lock>
  403f38:	f855 7c04 	ldr.w	r7, [r5, #-4]
  403f3c:	4969      	ldr	r1, [pc, #420]	; (4040e4 <_free_r+0x1bc>)
  403f3e:	f027 0301 	bic.w	r3, r7, #1
  403f42:	f1a5 0408 	sub.w	r4, r5, #8
  403f46:	18e2      	adds	r2, r4, r3
  403f48:	688e      	ldr	r6, [r1, #8]
  403f4a:	6850      	ldr	r0, [r2, #4]
  403f4c:	42b2      	cmp	r2, r6
  403f4e:	f020 0003 	bic.w	r0, r0, #3
  403f52:	d05e      	beq.n	404012 <_free_r+0xea>
  403f54:	07fe      	lsls	r6, r7, #31
  403f56:	6050      	str	r0, [r2, #4]
  403f58:	d40b      	bmi.n	403f72 <_free_r+0x4a>
  403f5a:	f855 7c08 	ldr.w	r7, [r5, #-8]
  403f5e:	1be4      	subs	r4, r4, r7
  403f60:	f101 0e08 	add.w	lr, r1, #8
  403f64:	68a5      	ldr	r5, [r4, #8]
  403f66:	4575      	cmp	r5, lr
  403f68:	443b      	add	r3, r7
  403f6a:	d06d      	beq.n	404048 <_free_r+0x120>
  403f6c:	68e7      	ldr	r7, [r4, #12]
  403f6e:	60ef      	str	r7, [r5, #12]
  403f70:	60bd      	str	r5, [r7, #8]
  403f72:	1815      	adds	r5, r2, r0
  403f74:	686d      	ldr	r5, [r5, #4]
  403f76:	07ed      	lsls	r5, r5, #31
  403f78:	d53e      	bpl.n	403ff8 <_free_r+0xd0>
  403f7a:	f043 0201 	orr.w	r2, r3, #1
  403f7e:	6062      	str	r2, [r4, #4]
  403f80:	50e3      	str	r3, [r4, r3]
  403f82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403f86:	d217      	bcs.n	403fb8 <_free_r+0x90>
  403f88:	08db      	lsrs	r3, r3, #3
  403f8a:	1c58      	adds	r0, r3, #1
  403f8c:	109a      	asrs	r2, r3, #2
  403f8e:	684d      	ldr	r5, [r1, #4]
  403f90:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  403f94:	60a7      	str	r7, [r4, #8]
  403f96:	2301      	movs	r3, #1
  403f98:	4093      	lsls	r3, r2
  403f9a:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  403f9e:	432b      	orrs	r3, r5
  403fa0:	3a08      	subs	r2, #8
  403fa2:	60e2      	str	r2, [r4, #12]
  403fa4:	604b      	str	r3, [r1, #4]
  403fa6:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  403faa:	60fc      	str	r4, [r7, #12]
  403fac:	4640      	mov	r0, r8
  403fae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403fb2:	f000 bcd1 	b.w	404958 <__malloc_unlock>
  403fb6:	4770      	bx	lr
  403fb8:	0a5a      	lsrs	r2, r3, #9
  403fba:	2a04      	cmp	r2, #4
  403fbc:	d852      	bhi.n	404064 <_free_r+0x13c>
  403fbe:	099a      	lsrs	r2, r3, #6
  403fc0:	f102 0739 	add.w	r7, r2, #57	; 0x39
  403fc4:	00ff      	lsls	r7, r7, #3
  403fc6:	f102 0538 	add.w	r5, r2, #56	; 0x38
  403fca:	19c8      	adds	r0, r1, r7
  403fcc:	59ca      	ldr	r2, [r1, r7]
  403fce:	3808      	subs	r0, #8
  403fd0:	4290      	cmp	r0, r2
  403fd2:	d04f      	beq.n	404074 <_free_r+0x14c>
  403fd4:	6851      	ldr	r1, [r2, #4]
  403fd6:	f021 0103 	bic.w	r1, r1, #3
  403fda:	428b      	cmp	r3, r1
  403fdc:	d232      	bcs.n	404044 <_free_r+0x11c>
  403fde:	6892      	ldr	r2, [r2, #8]
  403fe0:	4290      	cmp	r0, r2
  403fe2:	d1f7      	bne.n	403fd4 <_free_r+0xac>
  403fe4:	68c3      	ldr	r3, [r0, #12]
  403fe6:	60a0      	str	r0, [r4, #8]
  403fe8:	60e3      	str	r3, [r4, #12]
  403fea:	609c      	str	r4, [r3, #8]
  403fec:	60c4      	str	r4, [r0, #12]
  403fee:	4640      	mov	r0, r8
  403ff0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403ff4:	f000 bcb0 	b.w	404958 <__malloc_unlock>
  403ff8:	6895      	ldr	r5, [r2, #8]
  403ffa:	4f3b      	ldr	r7, [pc, #236]	; (4040e8 <_free_r+0x1c0>)
  403ffc:	42bd      	cmp	r5, r7
  403ffe:	4403      	add	r3, r0
  404000:	d040      	beq.n	404084 <_free_r+0x15c>
  404002:	68d0      	ldr	r0, [r2, #12]
  404004:	60e8      	str	r0, [r5, #12]
  404006:	f043 0201 	orr.w	r2, r3, #1
  40400a:	6085      	str	r5, [r0, #8]
  40400c:	6062      	str	r2, [r4, #4]
  40400e:	50e3      	str	r3, [r4, r3]
  404010:	e7b7      	b.n	403f82 <_free_r+0x5a>
  404012:	07ff      	lsls	r7, r7, #31
  404014:	4403      	add	r3, r0
  404016:	d407      	bmi.n	404028 <_free_r+0x100>
  404018:	f855 2c08 	ldr.w	r2, [r5, #-8]
  40401c:	1aa4      	subs	r4, r4, r2
  40401e:	4413      	add	r3, r2
  404020:	68a0      	ldr	r0, [r4, #8]
  404022:	68e2      	ldr	r2, [r4, #12]
  404024:	60c2      	str	r2, [r0, #12]
  404026:	6090      	str	r0, [r2, #8]
  404028:	4a30      	ldr	r2, [pc, #192]	; (4040ec <_free_r+0x1c4>)
  40402a:	6812      	ldr	r2, [r2, #0]
  40402c:	f043 0001 	orr.w	r0, r3, #1
  404030:	4293      	cmp	r3, r2
  404032:	6060      	str	r0, [r4, #4]
  404034:	608c      	str	r4, [r1, #8]
  404036:	d3b9      	bcc.n	403fac <_free_r+0x84>
  404038:	4b2d      	ldr	r3, [pc, #180]	; (4040f0 <_free_r+0x1c8>)
  40403a:	4640      	mov	r0, r8
  40403c:	6819      	ldr	r1, [r3, #0]
  40403e:	f7ff ff23 	bl	403e88 <_malloc_trim_r>
  404042:	e7b3      	b.n	403fac <_free_r+0x84>
  404044:	4610      	mov	r0, r2
  404046:	e7cd      	b.n	403fe4 <_free_r+0xbc>
  404048:	1811      	adds	r1, r2, r0
  40404a:	6849      	ldr	r1, [r1, #4]
  40404c:	07c9      	lsls	r1, r1, #31
  40404e:	d444      	bmi.n	4040da <_free_r+0x1b2>
  404050:	6891      	ldr	r1, [r2, #8]
  404052:	68d2      	ldr	r2, [r2, #12]
  404054:	60ca      	str	r2, [r1, #12]
  404056:	4403      	add	r3, r0
  404058:	f043 0001 	orr.w	r0, r3, #1
  40405c:	6091      	str	r1, [r2, #8]
  40405e:	6060      	str	r0, [r4, #4]
  404060:	50e3      	str	r3, [r4, r3]
  404062:	e7a3      	b.n	403fac <_free_r+0x84>
  404064:	2a14      	cmp	r2, #20
  404066:	d816      	bhi.n	404096 <_free_r+0x16e>
  404068:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  40406c:	00ff      	lsls	r7, r7, #3
  40406e:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  404072:	e7aa      	b.n	403fca <_free_r+0xa2>
  404074:	10aa      	asrs	r2, r5, #2
  404076:	2301      	movs	r3, #1
  404078:	684d      	ldr	r5, [r1, #4]
  40407a:	4093      	lsls	r3, r2
  40407c:	432b      	orrs	r3, r5
  40407e:	604b      	str	r3, [r1, #4]
  404080:	4603      	mov	r3, r0
  404082:	e7b0      	b.n	403fe6 <_free_r+0xbe>
  404084:	f043 0201 	orr.w	r2, r3, #1
  404088:	614c      	str	r4, [r1, #20]
  40408a:	610c      	str	r4, [r1, #16]
  40408c:	60e5      	str	r5, [r4, #12]
  40408e:	60a5      	str	r5, [r4, #8]
  404090:	6062      	str	r2, [r4, #4]
  404092:	50e3      	str	r3, [r4, r3]
  404094:	e78a      	b.n	403fac <_free_r+0x84>
  404096:	2a54      	cmp	r2, #84	; 0x54
  404098:	d806      	bhi.n	4040a8 <_free_r+0x180>
  40409a:	0b1a      	lsrs	r2, r3, #12
  40409c:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4040a0:	00ff      	lsls	r7, r7, #3
  4040a2:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4040a6:	e790      	b.n	403fca <_free_r+0xa2>
  4040a8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4040ac:	d806      	bhi.n	4040bc <_free_r+0x194>
  4040ae:	0bda      	lsrs	r2, r3, #15
  4040b0:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4040b4:	00ff      	lsls	r7, r7, #3
  4040b6:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4040ba:	e786      	b.n	403fca <_free_r+0xa2>
  4040bc:	f240 5054 	movw	r0, #1364	; 0x554
  4040c0:	4282      	cmp	r2, r0
  4040c2:	d806      	bhi.n	4040d2 <_free_r+0x1aa>
  4040c4:	0c9a      	lsrs	r2, r3, #18
  4040c6:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4040ca:	00ff      	lsls	r7, r7, #3
  4040cc:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4040d0:	e77b      	b.n	403fca <_free_r+0xa2>
  4040d2:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4040d6:	257e      	movs	r5, #126	; 0x7e
  4040d8:	e777      	b.n	403fca <_free_r+0xa2>
  4040da:	f043 0101 	orr.w	r1, r3, #1
  4040de:	6061      	str	r1, [r4, #4]
  4040e0:	6013      	str	r3, [r2, #0]
  4040e2:	e763      	b.n	403fac <_free_r+0x84>
  4040e4:	200005a8 	.word	0x200005a8
  4040e8:	200005b0 	.word	0x200005b0
  4040ec:	200009b4 	.word	0x200009b4
  4040f0:	20000e48 	.word	0x20000e48

004040f4 <_localeconv_r>:
  4040f4:	4a04      	ldr	r2, [pc, #16]	; (404108 <_localeconv_r+0x14>)
  4040f6:	4b05      	ldr	r3, [pc, #20]	; (40410c <_localeconv_r+0x18>)
  4040f8:	6812      	ldr	r2, [r2, #0]
  4040fa:	6b50      	ldr	r0, [r2, #52]	; 0x34
  4040fc:	2800      	cmp	r0, #0
  4040fe:	bf08      	it	eq
  404100:	4618      	moveq	r0, r3
  404102:	30f0      	adds	r0, #240	; 0xf0
  404104:	4770      	bx	lr
  404106:	bf00      	nop
  404108:	2000000c 	.word	0x2000000c
  40410c:	2000043c 	.word	0x2000043c

00404110 <__retarget_lock_acquire_recursive>:
  404110:	4770      	bx	lr
  404112:	bf00      	nop

00404114 <__retarget_lock_release_recursive>:
  404114:	4770      	bx	lr
  404116:	bf00      	nop

00404118 <_malloc_r>:
  404118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40411c:	f101 060b 	add.w	r6, r1, #11
  404120:	2e16      	cmp	r6, #22
  404122:	b083      	sub	sp, #12
  404124:	4605      	mov	r5, r0
  404126:	f240 809e 	bls.w	404266 <_malloc_r+0x14e>
  40412a:	f036 0607 	bics.w	r6, r6, #7
  40412e:	f100 80bd 	bmi.w	4042ac <_malloc_r+0x194>
  404132:	42b1      	cmp	r1, r6
  404134:	f200 80ba 	bhi.w	4042ac <_malloc_r+0x194>
  404138:	f000 fc08 	bl	40494c <__malloc_lock>
  40413c:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  404140:	f0c0 8293 	bcc.w	40466a <_malloc_r+0x552>
  404144:	0a73      	lsrs	r3, r6, #9
  404146:	f000 80b8 	beq.w	4042ba <_malloc_r+0x1a2>
  40414a:	2b04      	cmp	r3, #4
  40414c:	f200 8179 	bhi.w	404442 <_malloc_r+0x32a>
  404150:	09b3      	lsrs	r3, r6, #6
  404152:	f103 0039 	add.w	r0, r3, #57	; 0x39
  404156:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40415a:	00c3      	lsls	r3, r0, #3
  40415c:	4fbf      	ldr	r7, [pc, #764]	; (40445c <_malloc_r+0x344>)
  40415e:	443b      	add	r3, r7
  404160:	f1a3 0108 	sub.w	r1, r3, #8
  404164:	685c      	ldr	r4, [r3, #4]
  404166:	42a1      	cmp	r1, r4
  404168:	d106      	bne.n	404178 <_malloc_r+0x60>
  40416a:	e00c      	b.n	404186 <_malloc_r+0x6e>
  40416c:	2a00      	cmp	r2, #0
  40416e:	f280 80aa 	bge.w	4042c6 <_malloc_r+0x1ae>
  404172:	68e4      	ldr	r4, [r4, #12]
  404174:	42a1      	cmp	r1, r4
  404176:	d006      	beq.n	404186 <_malloc_r+0x6e>
  404178:	6863      	ldr	r3, [r4, #4]
  40417a:	f023 0303 	bic.w	r3, r3, #3
  40417e:	1b9a      	subs	r2, r3, r6
  404180:	2a0f      	cmp	r2, #15
  404182:	ddf3      	ble.n	40416c <_malloc_r+0x54>
  404184:	4670      	mov	r0, lr
  404186:	693c      	ldr	r4, [r7, #16]
  404188:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404470 <_malloc_r+0x358>
  40418c:	4574      	cmp	r4, lr
  40418e:	f000 81ab 	beq.w	4044e8 <_malloc_r+0x3d0>
  404192:	6863      	ldr	r3, [r4, #4]
  404194:	f023 0303 	bic.w	r3, r3, #3
  404198:	1b9a      	subs	r2, r3, r6
  40419a:	2a0f      	cmp	r2, #15
  40419c:	f300 8190 	bgt.w	4044c0 <_malloc_r+0x3a8>
  4041a0:	2a00      	cmp	r2, #0
  4041a2:	f8c7 e014 	str.w	lr, [r7, #20]
  4041a6:	f8c7 e010 	str.w	lr, [r7, #16]
  4041aa:	f280 809d 	bge.w	4042e8 <_malloc_r+0x1d0>
  4041ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4041b2:	f080 8161 	bcs.w	404478 <_malloc_r+0x360>
  4041b6:	08db      	lsrs	r3, r3, #3
  4041b8:	f103 0c01 	add.w	ip, r3, #1
  4041bc:	1099      	asrs	r1, r3, #2
  4041be:	687a      	ldr	r2, [r7, #4]
  4041c0:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4041c4:	f8c4 8008 	str.w	r8, [r4, #8]
  4041c8:	2301      	movs	r3, #1
  4041ca:	408b      	lsls	r3, r1
  4041cc:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4041d0:	4313      	orrs	r3, r2
  4041d2:	3908      	subs	r1, #8
  4041d4:	60e1      	str	r1, [r4, #12]
  4041d6:	607b      	str	r3, [r7, #4]
  4041d8:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4041dc:	f8c8 400c 	str.w	r4, [r8, #12]
  4041e0:	1082      	asrs	r2, r0, #2
  4041e2:	2401      	movs	r4, #1
  4041e4:	4094      	lsls	r4, r2
  4041e6:	429c      	cmp	r4, r3
  4041e8:	f200 808b 	bhi.w	404302 <_malloc_r+0x1ea>
  4041ec:	421c      	tst	r4, r3
  4041ee:	d106      	bne.n	4041fe <_malloc_r+0xe6>
  4041f0:	f020 0003 	bic.w	r0, r0, #3
  4041f4:	0064      	lsls	r4, r4, #1
  4041f6:	421c      	tst	r4, r3
  4041f8:	f100 0004 	add.w	r0, r0, #4
  4041fc:	d0fa      	beq.n	4041f4 <_malloc_r+0xdc>
  4041fe:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  404202:	46cc      	mov	ip, r9
  404204:	4680      	mov	r8, r0
  404206:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40420a:	459c      	cmp	ip, r3
  40420c:	d107      	bne.n	40421e <_malloc_r+0x106>
  40420e:	e16d      	b.n	4044ec <_malloc_r+0x3d4>
  404210:	2a00      	cmp	r2, #0
  404212:	f280 817b 	bge.w	40450c <_malloc_r+0x3f4>
  404216:	68db      	ldr	r3, [r3, #12]
  404218:	459c      	cmp	ip, r3
  40421a:	f000 8167 	beq.w	4044ec <_malloc_r+0x3d4>
  40421e:	6859      	ldr	r1, [r3, #4]
  404220:	f021 0103 	bic.w	r1, r1, #3
  404224:	1b8a      	subs	r2, r1, r6
  404226:	2a0f      	cmp	r2, #15
  404228:	ddf2      	ble.n	404210 <_malloc_r+0xf8>
  40422a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40422e:	f8d3 8008 	ldr.w	r8, [r3, #8]
  404232:	9300      	str	r3, [sp, #0]
  404234:	199c      	adds	r4, r3, r6
  404236:	4628      	mov	r0, r5
  404238:	f046 0601 	orr.w	r6, r6, #1
  40423c:	f042 0501 	orr.w	r5, r2, #1
  404240:	605e      	str	r6, [r3, #4]
  404242:	f8c8 c00c 	str.w	ip, [r8, #12]
  404246:	f8cc 8008 	str.w	r8, [ip, #8]
  40424a:	617c      	str	r4, [r7, #20]
  40424c:	613c      	str	r4, [r7, #16]
  40424e:	f8c4 e00c 	str.w	lr, [r4, #12]
  404252:	f8c4 e008 	str.w	lr, [r4, #8]
  404256:	6065      	str	r5, [r4, #4]
  404258:	505a      	str	r2, [r3, r1]
  40425a:	f000 fb7d 	bl	404958 <__malloc_unlock>
  40425e:	9b00      	ldr	r3, [sp, #0]
  404260:	f103 0408 	add.w	r4, r3, #8
  404264:	e01e      	b.n	4042a4 <_malloc_r+0x18c>
  404266:	2910      	cmp	r1, #16
  404268:	d820      	bhi.n	4042ac <_malloc_r+0x194>
  40426a:	f000 fb6f 	bl	40494c <__malloc_lock>
  40426e:	2610      	movs	r6, #16
  404270:	2318      	movs	r3, #24
  404272:	2002      	movs	r0, #2
  404274:	4f79      	ldr	r7, [pc, #484]	; (40445c <_malloc_r+0x344>)
  404276:	443b      	add	r3, r7
  404278:	f1a3 0208 	sub.w	r2, r3, #8
  40427c:	685c      	ldr	r4, [r3, #4]
  40427e:	4294      	cmp	r4, r2
  404280:	f000 813d 	beq.w	4044fe <_malloc_r+0x3e6>
  404284:	6863      	ldr	r3, [r4, #4]
  404286:	68e1      	ldr	r1, [r4, #12]
  404288:	68a6      	ldr	r6, [r4, #8]
  40428a:	f023 0303 	bic.w	r3, r3, #3
  40428e:	4423      	add	r3, r4
  404290:	4628      	mov	r0, r5
  404292:	685a      	ldr	r2, [r3, #4]
  404294:	60f1      	str	r1, [r6, #12]
  404296:	f042 0201 	orr.w	r2, r2, #1
  40429a:	608e      	str	r6, [r1, #8]
  40429c:	605a      	str	r2, [r3, #4]
  40429e:	f000 fb5b 	bl	404958 <__malloc_unlock>
  4042a2:	3408      	adds	r4, #8
  4042a4:	4620      	mov	r0, r4
  4042a6:	b003      	add	sp, #12
  4042a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4042ac:	2400      	movs	r4, #0
  4042ae:	230c      	movs	r3, #12
  4042b0:	4620      	mov	r0, r4
  4042b2:	602b      	str	r3, [r5, #0]
  4042b4:	b003      	add	sp, #12
  4042b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4042ba:	2040      	movs	r0, #64	; 0x40
  4042bc:	f44f 7300 	mov.w	r3, #512	; 0x200
  4042c0:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4042c4:	e74a      	b.n	40415c <_malloc_r+0x44>
  4042c6:	4423      	add	r3, r4
  4042c8:	68e1      	ldr	r1, [r4, #12]
  4042ca:	685a      	ldr	r2, [r3, #4]
  4042cc:	68a6      	ldr	r6, [r4, #8]
  4042ce:	f042 0201 	orr.w	r2, r2, #1
  4042d2:	60f1      	str	r1, [r6, #12]
  4042d4:	4628      	mov	r0, r5
  4042d6:	608e      	str	r6, [r1, #8]
  4042d8:	605a      	str	r2, [r3, #4]
  4042da:	f000 fb3d 	bl	404958 <__malloc_unlock>
  4042de:	3408      	adds	r4, #8
  4042e0:	4620      	mov	r0, r4
  4042e2:	b003      	add	sp, #12
  4042e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4042e8:	4423      	add	r3, r4
  4042ea:	4628      	mov	r0, r5
  4042ec:	685a      	ldr	r2, [r3, #4]
  4042ee:	f042 0201 	orr.w	r2, r2, #1
  4042f2:	605a      	str	r2, [r3, #4]
  4042f4:	f000 fb30 	bl	404958 <__malloc_unlock>
  4042f8:	3408      	adds	r4, #8
  4042fa:	4620      	mov	r0, r4
  4042fc:	b003      	add	sp, #12
  4042fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404302:	68bc      	ldr	r4, [r7, #8]
  404304:	6863      	ldr	r3, [r4, #4]
  404306:	f023 0803 	bic.w	r8, r3, #3
  40430a:	45b0      	cmp	r8, r6
  40430c:	d304      	bcc.n	404318 <_malloc_r+0x200>
  40430e:	eba8 0306 	sub.w	r3, r8, r6
  404312:	2b0f      	cmp	r3, #15
  404314:	f300 8085 	bgt.w	404422 <_malloc_r+0x30a>
  404318:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404474 <_malloc_r+0x35c>
  40431c:	4b50      	ldr	r3, [pc, #320]	; (404460 <_malloc_r+0x348>)
  40431e:	f8d9 2000 	ldr.w	r2, [r9]
  404322:	681b      	ldr	r3, [r3, #0]
  404324:	3201      	adds	r2, #1
  404326:	4433      	add	r3, r6
  404328:	eb04 0a08 	add.w	sl, r4, r8
  40432c:	f000 8155 	beq.w	4045da <_malloc_r+0x4c2>
  404330:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404334:	330f      	adds	r3, #15
  404336:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40433a:	f02b 0b0f 	bic.w	fp, fp, #15
  40433e:	4659      	mov	r1, fp
  404340:	4628      	mov	r0, r5
  404342:	f000 ffaf 	bl	4052a4 <_sbrk_r>
  404346:	1c41      	adds	r1, r0, #1
  404348:	4602      	mov	r2, r0
  40434a:	f000 80fc 	beq.w	404546 <_malloc_r+0x42e>
  40434e:	4582      	cmp	sl, r0
  404350:	f200 80f7 	bhi.w	404542 <_malloc_r+0x42a>
  404354:	4b43      	ldr	r3, [pc, #268]	; (404464 <_malloc_r+0x34c>)
  404356:	6819      	ldr	r1, [r3, #0]
  404358:	4459      	add	r1, fp
  40435a:	6019      	str	r1, [r3, #0]
  40435c:	f000 814d 	beq.w	4045fa <_malloc_r+0x4e2>
  404360:	f8d9 0000 	ldr.w	r0, [r9]
  404364:	3001      	adds	r0, #1
  404366:	bf1b      	ittet	ne
  404368:	eba2 0a0a 	subne.w	sl, r2, sl
  40436c:	4451      	addne	r1, sl
  40436e:	f8c9 2000 	streq.w	r2, [r9]
  404372:	6019      	strne	r1, [r3, #0]
  404374:	f012 0107 	ands.w	r1, r2, #7
  404378:	f000 8115 	beq.w	4045a6 <_malloc_r+0x48e>
  40437c:	f1c1 0008 	rsb	r0, r1, #8
  404380:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404384:	4402      	add	r2, r0
  404386:	3108      	adds	r1, #8
  404388:	eb02 090b 	add.w	r9, r2, fp
  40438c:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404390:	eba1 0909 	sub.w	r9, r1, r9
  404394:	4649      	mov	r1, r9
  404396:	4628      	mov	r0, r5
  404398:	9301      	str	r3, [sp, #4]
  40439a:	9200      	str	r2, [sp, #0]
  40439c:	f000 ff82 	bl	4052a4 <_sbrk_r>
  4043a0:	1c43      	adds	r3, r0, #1
  4043a2:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4043a6:	f000 8143 	beq.w	404630 <_malloc_r+0x518>
  4043aa:	1a80      	subs	r0, r0, r2
  4043ac:	4448      	add	r0, r9
  4043ae:	f040 0001 	orr.w	r0, r0, #1
  4043b2:	6819      	ldr	r1, [r3, #0]
  4043b4:	60ba      	str	r2, [r7, #8]
  4043b6:	4449      	add	r1, r9
  4043b8:	42bc      	cmp	r4, r7
  4043ba:	6050      	str	r0, [r2, #4]
  4043bc:	6019      	str	r1, [r3, #0]
  4043be:	d017      	beq.n	4043f0 <_malloc_r+0x2d8>
  4043c0:	f1b8 0f0f 	cmp.w	r8, #15
  4043c4:	f240 80fb 	bls.w	4045be <_malloc_r+0x4a6>
  4043c8:	6860      	ldr	r0, [r4, #4]
  4043ca:	f1a8 020c 	sub.w	r2, r8, #12
  4043ce:	f022 0207 	bic.w	r2, r2, #7
  4043d2:	eb04 0e02 	add.w	lr, r4, r2
  4043d6:	f000 0001 	and.w	r0, r0, #1
  4043da:	f04f 0c05 	mov.w	ip, #5
  4043de:	4310      	orrs	r0, r2
  4043e0:	2a0f      	cmp	r2, #15
  4043e2:	6060      	str	r0, [r4, #4]
  4043e4:	f8ce c004 	str.w	ip, [lr, #4]
  4043e8:	f8ce c008 	str.w	ip, [lr, #8]
  4043ec:	f200 8117 	bhi.w	40461e <_malloc_r+0x506>
  4043f0:	4b1d      	ldr	r3, [pc, #116]	; (404468 <_malloc_r+0x350>)
  4043f2:	68bc      	ldr	r4, [r7, #8]
  4043f4:	681a      	ldr	r2, [r3, #0]
  4043f6:	4291      	cmp	r1, r2
  4043f8:	bf88      	it	hi
  4043fa:	6019      	strhi	r1, [r3, #0]
  4043fc:	4b1b      	ldr	r3, [pc, #108]	; (40446c <_malloc_r+0x354>)
  4043fe:	681a      	ldr	r2, [r3, #0]
  404400:	4291      	cmp	r1, r2
  404402:	6862      	ldr	r2, [r4, #4]
  404404:	bf88      	it	hi
  404406:	6019      	strhi	r1, [r3, #0]
  404408:	f022 0203 	bic.w	r2, r2, #3
  40440c:	4296      	cmp	r6, r2
  40440e:	eba2 0306 	sub.w	r3, r2, r6
  404412:	d801      	bhi.n	404418 <_malloc_r+0x300>
  404414:	2b0f      	cmp	r3, #15
  404416:	dc04      	bgt.n	404422 <_malloc_r+0x30a>
  404418:	4628      	mov	r0, r5
  40441a:	f000 fa9d 	bl	404958 <__malloc_unlock>
  40441e:	2400      	movs	r4, #0
  404420:	e740      	b.n	4042a4 <_malloc_r+0x18c>
  404422:	19a2      	adds	r2, r4, r6
  404424:	f043 0301 	orr.w	r3, r3, #1
  404428:	f046 0601 	orr.w	r6, r6, #1
  40442c:	6066      	str	r6, [r4, #4]
  40442e:	4628      	mov	r0, r5
  404430:	60ba      	str	r2, [r7, #8]
  404432:	6053      	str	r3, [r2, #4]
  404434:	f000 fa90 	bl	404958 <__malloc_unlock>
  404438:	3408      	adds	r4, #8
  40443a:	4620      	mov	r0, r4
  40443c:	b003      	add	sp, #12
  40443e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404442:	2b14      	cmp	r3, #20
  404444:	d971      	bls.n	40452a <_malloc_r+0x412>
  404446:	2b54      	cmp	r3, #84	; 0x54
  404448:	f200 80a3 	bhi.w	404592 <_malloc_r+0x47a>
  40444c:	0b33      	lsrs	r3, r6, #12
  40444e:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404452:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404456:	00c3      	lsls	r3, r0, #3
  404458:	e680      	b.n	40415c <_malloc_r+0x44>
  40445a:	bf00      	nop
  40445c:	200005a8 	.word	0x200005a8
  404460:	20000e48 	.word	0x20000e48
  404464:	20000e18 	.word	0x20000e18
  404468:	20000e40 	.word	0x20000e40
  40446c:	20000e44 	.word	0x20000e44
  404470:	200005b0 	.word	0x200005b0
  404474:	200009b0 	.word	0x200009b0
  404478:	0a5a      	lsrs	r2, r3, #9
  40447a:	2a04      	cmp	r2, #4
  40447c:	d95b      	bls.n	404536 <_malloc_r+0x41e>
  40447e:	2a14      	cmp	r2, #20
  404480:	f200 80ae 	bhi.w	4045e0 <_malloc_r+0x4c8>
  404484:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404488:	00c9      	lsls	r1, r1, #3
  40448a:	325b      	adds	r2, #91	; 0x5b
  40448c:	eb07 0c01 	add.w	ip, r7, r1
  404490:	5879      	ldr	r1, [r7, r1]
  404492:	f1ac 0c08 	sub.w	ip, ip, #8
  404496:	458c      	cmp	ip, r1
  404498:	f000 8088 	beq.w	4045ac <_malloc_r+0x494>
  40449c:	684a      	ldr	r2, [r1, #4]
  40449e:	f022 0203 	bic.w	r2, r2, #3
  4044a2:	4293      	cmp	r3, r2
  4044a4:	d273      	bcs.n	40458e <_malloc_r+0x476>
  4044a6:	6889      	ldr	r1, [r1, #8]
  4044a8:	458c      	cmp	ip, r1
  4044aa:	d1f7      	bne.n	40449c <_malloc_r+0x384>
  4044ac:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4044b0:	687b      	ldr	r3, [r7, #4]
  4044b2:	60e2      	str	r2, [r4, #12]
  4044b4:	f8c4 c008 	str.w	ip, [r4, #8]
  4044b8:	6094      	str	r4, [r2, #8]
  4044ba:	f8cc 400c 	str.w	r4, [ip, #12]
  4044be:	e68f      	b.n	4041e0 <_malloc_r+0xc8>
  4044c0:	19a1      	adds	r1, r4, r6
  4044c2:	f046 0c01 	orr.w	ip, r6, #1
  4044c6:	f042 0601 	orr.w	r6, r2, #1
  4044ca:	f8c4 c004 	str.w	ip, [r4, #4]
  4044ce:	4628      	mov	r0, r5
  4044d0:	6179      	str	r1, [r7, #20]
  4044d2:	6139      	str	r1, [r7, #16]
  4044d4:	f8c1 e00c 	str.w	lr, [r1, #12]
  4044d8:	f8c1 e008 	str.w	lr, [r1, #8]
  4044dc:	604e      	str	r6, [r1, #4]
  4044de:	50e2      	str	r2, [r4, r3]
  4044e0:	f000 fa3a 	bl	404958 <__malloc_unlock>
  4044e4:	3408      	adds	r4, #8
  4044e6:	e6dd      	b.n	4042a4 <_malloc_r+0x18c>
  4044e8:	687b      	ldr	r3, [r7, #4]
  4044ea:	e679      	b.n	4041e0 <_malloc_r+0xc8>
  4044ec:	f108 0801 	add.w	r8, r8, #1
  4044f0:	f018 0f03 	tst.w	r8, #3
  4044f4:	f10c 0c08 	add.w	ip, ip, #8
  4044f8:	f47f ae85 	bne.w	404206 <_malloc_r+0xee>
  4044fc:	e02d      	b.n	40455a <_malloc_r+0x442>
  4044fe:	68dc      	ldr	r4, [r3, #12]
  404500:	42a3      	cmp	r3, r4
  404502:	bf08      	it	eq
  404504:	3002      	addeq	r0, #2
  404506:	f43f ae3e 	beq.w	404186 <_malloc_r+0x6e>
  40450a:	e6bb      	b.n	404284 <_malloc_r+0x16c>
  40450c:	4419      	add	r1, r3
  40450e:	461c      	mov	r4, r3
  404510:	684a      	ldr	r2, [r1, #4]
  404512:	68db      	ldr	r3, [r3, #12]
  404514:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404518:	f042 0201 	orr.w	r2, r2, #1
  40451c:	604a      	str	r2, [r1, #4]
  40451e:	4628      	mov	r0, r5
  404520:	60f3      	str	r3, [r6, #12]
  404522:	609e      	str	r6, [r3, #8]
  404524:	f000 fa18 	bl	404958 <__malloc_unlock>
  404528:	e6bc      	b.n	4042a4 <_malloc_r+0x18c>
  40452a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40452e:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404532:	00c3      	lsls	r3, r0, #3
  404534:	e612      	b.n	40415c <_malloc_r+0x44>
  404536:	099a      	lsrs	r2, r3, #6
  404538:	f102 0139 	add.w	r1, r2, #57	; 0x39
  40453c:	00c9      	lsls	r1, r1, #3
  40453e:	3238      	adds	r2, #56	; 0x38
  404540:	e7a4      	b.n	40448c <_malloc_r+0x374>
  404542:	42bc      	cmp	r4, r7
  404544:	d054      	beq.n	4045f0 <_malloc_r+0x4d8>
  404546:	68bc      	ldr	r4, [r7, #8]
  404548:	6862      	ldr	r2, [r4, #4]
  40454a:	f022 0203 	bic.w	r2, r2, #3
  40454e:	e75d      	b.n	40440c <_malloc_r+0x2f4>
  404550:	f859 3908 	ldr.w	r3, [r9], #-8
  404554:	4599      	cmp	r9, r3
  404556:	f040 8086 	bne.w	404666 <_malloc_r+0x54e>
  40455a:	f010 0f03 	tst.w	r0, #3
  40455e:	f100 30ff 	add.w	r0, r0, #4294967295
  404562:	d1f5      	bne.n	404550 <_malloc_r+0x438>
  404564:	687b      	ldr	r3, [r7, #4]
  404566:	ea23 0304 	bic.w	r3, r3, r4
  40456a:	607b      	str	r3, [r7, #4]
  40456c:	0064      	lsls	r4, r4, #1
  40456e:	429c      	cmp	r4, r3
  404570:	f63f aec7 	bhi.w	404302 <_malloc_r+0x1ea>
  404574:	2c00      	cmp	r4, #0
  404576:	f43f aec4 	beq.w	404302 <_malloc_r+0x1ea>
  40457a:	421c      	tst	r4, r3
  40457c:	4640      	mov	r0, r8
  40457e:	f47f ae3e 	bne.w	4041fe <_malloc_r+0xe6>
  404582:	0064      	lsls	r4, r4, #1
  404584:	421c      	tst	r4, r3
  404586:	f100 0004 	add.w	r0, r0, #4
  40458a:	d0fa      	beq.n	404582 <_malloc_r+0x46a>
  40458c:	e637      	b.n	4041fe <_malloc_r+0xe6>
  40458e:	468c      	mov	ip, r1
  404590:	e78c      	b.n	4044ac <_malloc_r+0x394>
  404592:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404596:	d815      	bhi.n	4045c4 <_malloc_r+0x4ac>
  404598:	0bf3      	lsrs	r3, r6, #15
  40459a:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40459e:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4045a2:	00c3      	lsls	r3, r0, #3
  4045a4:	e5da      	b.n	40415c <_malloc_r+0x44>
  4045a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4045aa:	e6ed      	b.n	404388 <_malloc_r+0x270>
  4045ac:	687b      	ldr	r3, [r7, #4]
  4045ae:	1092      	asrs	r2, r2, #2
  4045b0:	2101      	movs	r1, #1
  4045b2:	fa01 f202 	lsl.w	r2, r1, r2
  4045b6:	4313      	orrs	r3, r2
  4045b8:	607b      	str	r3, [r7, #4]
  4045ba:	4662      	mov	r2, ip
  4045bc:	e779      	b.n	4044b2 <_malloc_r+0x39a>
  4045be:	2301      	movs	r3, #1
  4045c0:	6053      	str	r3, [r2, #4]
  4045c2:	e729      	b.n	404418 <_malloc_r+0x300>
  4045c4:	f240 5254 	movw	r2, #1364	; 0x554
  4045c8:	4293      	cmp	r3, r2
  4045ca:	d822      	bhi.n	404612 <_malloc_r+0x4fa>
  4045cc:	0cb3      	lsrs	r3, r6, #18
  4045ce:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4045d2:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4045d6:	00c3      	lsls	r3, r0, #3
  4045d8:	e5c0      	b.n	40415c <_malloc_r+0x44>
  4045da:	f103 0b10 	add.w	fp, r3, #16
  4045de:	e6ae      	b.n	40433e <_malloc_r+0x226>
  4045e0:	2a54      	cmp	r2, #84	; 0x54
  4045e2:	d829      	bhi.n	404638 <_malloc_r+0x520>
  4045e4:	0b1a      	lsrs	r2, r3, #12
  4045e6:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4045ea:	00c9      	lsls	r1, r1, #3
  4045ec:	326e      	adds	r2, #110	; 0x6e
  4045ee:	e74d      	b.n	40448c <_malloc_r+0x374>
  4045f0:	4b20      	ldr	r3, [pc, #128]	; (404674 <_malloc_r+0x55c>)
  4045f2:	6819      	ldr	r1, [r3, #0]
  4045f4:	4459      	add	r1, fp
  4045f6:	6019      	str	r1, [r3, #0]
  4045f8:	e6b2      	b.n	404360 <_malloc_r+0x248>
  4045fa:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4045fe:	2800      	cmp	r0, #0
  404600:	f47f aeae 	bne.w	404360 <_malloc_r+0x248>
  404604:	eb08 030b 	add.w	r3, r8, fp
  404608:	68ba      	ldr	r2, [r7, #8]
  40460a:	f043 0301 	orr.w	r3, r3, #1
  40460e:	6053      	str	r3, [r2, #4]
  404610:	e6ee      	b.n	4043f0 <_malloc_r+0x2d8>
  404612:	207f      	movs	r0, #127	; 0x7f
  404614:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404618:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  40461c:	e59e      	b.n	40415c <_malloc_r+0x44>
  40461e:	f104 0108 	add.w	r1, r4, #8
  404622:	4628      	mov	r0, r5
  404624:	9300      	str	r3, [sp, #0]
  404626:	f7ff fc7f 	bl	403f28 <_free_r>
  40462a:	9b00      	ldr	r3, [sp, #0]
  40462c:	6819      	ldr	r1, [r3, #0]
  40462e:	e6df      	b.n	4043f0 <_malloc_r+0x2d8>
  404630:	2001      	movs	r0, #1
  404632:	f04f 0900 	mov.w	r9, #0
  404636:	e6bc      	b.n	4043b2 <_malloc_r+0x29a>
  404638:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40463c:	d805      	bhi.n	40464a <_malloc_r+0x532>
  40463e:	0bda      	lsrs	r2, r3, #15
  404640:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404644:	00c9      	lsls	r1, r1, #3
  404646:	3277      	adds	r2, #119	; 0x77
  404648:	e720      	b.n	40448c <_malloc_r+0x374>
  40464a:	f240 5154 	movw	r1, #1364	; 0x554
  40464e:	428a      	cmp	r2, r1
  404650:	d805      	bhi.n	40465e <_malloc_r+0x546>
  404652:	0c9a      	lsrs	r2, r3, #18
  404654:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404658:	00c9      	lsls	r1, r1, #3
  40465a:	327c      	adds	r2, #124	; 0x7c
  40465c:	e716      	b.n	40448c <_malloc_r+0x374>
  40465e:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404662:	227e      	movs	r2, #126	; 0x7e
  404664:	e712      	b.n	40448c <_malloc_r+0x374>
  404666:	687b      	ldr	r3, [r7, #4]
  404668:	e780      	b.n	40456c <_malloc_r+0x454>
  40466a:	08f0      	lsrs	r0, r6, #3
  40466c:	f106 0308 	add.w	r3, r6, #8
  404670:	e600      	b.n	404274 <_malloc_r+0x15c>
  404672:	bf00      	nop
  404674:	20000e18 	.word	0x20000e18

00404678 <__ascii_mbtowc>:
  404678:	b082      	sub	sp, #8
  40467a:	b149      	cbz	r1, 404690 <__ascii_mbtowc+0x18>
  40467c:	b15a      	cbz	r2, 404696 <__ascii_mbtowc+0x1e>
  40467e:	b16b      	cbz	r3, 40469c <__ascii_mbtowc+0x24>
  404680:	7813      	ldrb	r3, [r2, #0]
  404682:	600b      	str	r3, [r1, #0]
  404684:	7812      	ldrb	r2, [r2, #0]
  404686:	1c10      	adds	r0, r2, #0
  404688:	bf18      	it	ne
  40468a:	2001      	movne	r0, #1
  40468c:	b002      	add	sp, #8
  40468e:	4770      	bx	lr
  404690:	a901      	add	r1, sp, #4
  404692:	2a00      	cmp	r2, #0
  404694:	d1f3      	bne.n	40467e <__ascii_mbtowc+0x6>
  404696:	4610      	mov	r0, r2
  404698:	b002      	add	sp, #8
  40469a:	4770      	bx	lr
  40469c:	f06f 0001 	mvn.w	r0, #1
  4046a0:	e7f4      	b.n	40468c <__ascii_mbtowc+0x14>
  4046a2:	bf00      	nop
	...

004046b0 <memchr>:
  4046b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4046b4:	2a10      	cmp	r2, #16
  4046b6:	db2b      	blt.n	404710 <memchr+0x60>
  4046b8:	f010 0f07 	tst.w	r0, #7
  4046bc:	d008      	beq.n	4046d0 <memchr+0x20>
  4046be:	f810 3b01 	ldrb.w	r3, [r0], #1
  4046c2:	3a01      	subs	r2, #1
  4046c4:	428b      	cmp	r3, r1
  4046c6:	d02d      	beq.n	404724 <memchr+0x74>
  4046c8:	f010 0f07 	tst.w	r0, #7
  4046cc:	b342      	cbz	r2, 404720 <memchr+0x70>
  4046ce:	d1f6      	bne.n	4046be <memchr+0xe>
  4046d0:	b4f0      	push	{r4, r5, r6, r7}
  4046d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4046d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4046da:	f022 0407 	bic.w	r4, r2, #7
  4046de:	f07f 0700 	mvns.w	r7, #0
  4046e2:	2300      	movs	r3, #0
  4046e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4046e8:	3c08      	subs	r4, #8
  4046ea:	ea85 0501 	eor.w	r5, r5, r1
  4046ee:	ea86 0601 	eor.w	r6, r6, r1
  4046f2:	fa85 f547 	uadd8	r5, r5, r7
  4046f6:	faa3 f587 	sel	r5, r3, r7
  4046fa:	fa86 f647 	uadd8	r6, r6, r7
  4046fe:	faa5 f687 	sel	r6, r5, r7
  404702:	b98e      	cbnz	r6, 404728 <memchr+0x78>
  404704:	d1ee      	bne.n	4046e4 <memchr+0x34>
  404706:	bcf0      	pop	{r4, r5, r6, r7}
  404708:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40470c:	f002 0207 	and.w	r2, r2, #7
  404710:	b132      	cbz	r2, 404720 <memchr+0x70>
  404712:	f810 3b01 	ldrb.w	r3, [r0], #1
  404716:	3a01      	subs	r2, #1
  404718:	ea83 0301 	eor.w	r3, r3, r1
  40471c:	b113      	cbz	r3, 404724 <memchr+0x74>
  40471e:	d1f8      	bne.n	404712 <memchr+0x62>
  404720:	2000      	movs	r0, #0
  404722:	4770      	bx	lr
  404724:	3801      	subs	r0, #1
  404726:	4770      	bx	lr
  404728:	2d00      	cmp	r5, #0
  40472a:	bf06      	itte	eq
  40472c:	4635      	moveq	r5, r6
  40472e:	3803      	subeq	r0, #3
  404730:	3807      	subne	r0, #7
  404732:	f015 0f01 	tst.w	r5, #1
  404736:	d107      	bne.n	404748 <memchr+0x98>
  404738:	3001      	adds	r0, #1
  40473a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40473e:	bf02      	ittt	eq
  404740:	3001      	addeq	r0, #1
  404742:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404746:	3001      	addeq	r0, #1
  404748:	bcf0      	pop	{r4, r5, r6, r7}
  40474a:	3801      	subs	r0, #1
  40474c:	4770      	bx	lr
  40474e:	bf00      	nop

00404750 <memcpy>:
  404750:	4684      	mov	ip, r0
  404752:	ea41 0300 	orr.w	r3, r1, r0
  404756:	f013 0303 	ands.w	r3, r3, #3
  40475a:	d16d      	bne.n	404838 <memcpy+0xe8>
  40475c:	3a40      	subs	r2, #64	; 0x40
  40475e:	d341      	bcc.n	4047e4 <memcpy+0x94>
  404760:	f851 3b04 	ldr.w	r3, [r1], #4
  404764:	f840 3b04 	str.w	r3, [r0], #4
  404768:	f851 3b04 	ldr.w	r3, [r1], #4
  40476c:	f840 3b04 	str.w	r3, [r0], #4
  404770:	f851 3b04 	ldr.w	r3, [r1], #4
  404774:	f840 3b04 	str.w	r3, [r0], #4
  404778:	f851 3b04 	ldr.w	r3, [r1], #4
  40477c:	f840 3b04 	str.w	r3, [r0], #4
  404780:	f851 3b04 	ldr.w	r3, [r1], #4
  404784:	f840 3b04 	str.w	r3, [r0], #4
  404788:	f851 3b04 	ldr.w	r3, [r1], #4
  40478c:	f840 3b04 	str.w	r3, [r0], #4
  404790:	f851 3b04 	ldr.w	r3, [r1], #4
  404794:	f840 3b04 	str.w	r3, [r0], #4
  404798:	f851 3b04 	ldr.w	r3, [r1], #4
  40479c:	f840 3b04 	str.w	r3, [r0], #4
  4047a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4047a4:	f840 3b04 	str.w	r3, [r0], #4
  4047a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4047ac:	f840 3b04 	str.w	r3, [r0], #4
  4047b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4047b4:	f840 3b04 	str.w	r3, [r0], #4
  4047b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4047bc:	f840 3b04 	str.w	r3, [r0], #4
  4047c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4047c4:	f840 3b04 	str.w	r3, [r0], #4
  4047c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4047cc:	f840 3b04 	str.w	r3, [r0], #4
  4047d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4047d4:	f840 3b04 	str.w	r3, [r0], #4
  4047d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4047dc:	f840 3b04 	str.w	r3, [r0], #4
  4047e0:	3a40      	subs	r2, #64	; 0x40
  4047e2:	d2bd      	bcs.n	404760 <memcpy+0x10>
  4047e4:	3230      	adds	r2, #48	; 0x30
  4047e6:	d311      	bcc.n	40480c <memcpy+0xbc>
  4047e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4047ec:	f840 3b04 	str.w	r3, [r0], #4
  4047f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4047f4:	f840 3b04 	str.w	r3, [r0], #4
  4047f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4047fc:	f840 3b04 	str.w	r3, [r0], #4
  404800:	f851 3b04 	ldr.w	r3, [r1], #4
  404804:	f840 3b04 	str.w	r3, [r0], #4
  404808:	3a10      	subs	r2, #16
  40480a:	d2ed      	bcs.n	4047e8 <memcpy+0x98>
  40480c:	320c      	adds	r2, #12
  40480e:	d305      	bcc.n	40481c <memcpy+0xcc>
  404810:	f851 3b04 	ldr.w	r3, [r1], #4
  404814:	f840 3b04 	str.w	r3, [r0], #4
  404818:	3a04      	subs	r2, #4
  40481a:	d2f9      	bcs.n	404810 <memcpy+0xc0>
  40481c:	3204      	adds	r2, #4
  40481e:	d008      	beq.n	404832 <memcpy+0xe2>
  404820:	07d2      	lsls	r2, r2, #31
  404822:	bf1c      	itt	ne
  404824:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404828:	f800 3b01 	strbne.w	r3, [r0], #1
  40482c:	d301      	bcc.n	404832 <memcpy+0xe2>
  40482e:	880b      	ldrh	r3, [r1, #0]
  404830:	8003      	strh	r3, [r0, #0]
  404832:	4660      	mov	r0, ip
  404834:	4770      	bx	lr
  404836:	bf00      	nop
  404838:	2a08      	cmp	r2, #8
  40483a:	d313      	bcc.n	404864 <memcpy+0x114>
  40483c:	078b      	lsls	r3, r1, #30
  40483e:	d08d      	beq.n	40475c <memcpy+0xc>
  404840:	f010 0303 	ands.w	r3, r0, #3
  404844:	d08a      	beq.n	40475c <memcpy+0xc>
  404846:	f1c3 0304 	rsb	r3, r3, #4
  40484a:	1ad2      	subs	r2, r2, r3
  40484c:	07db      	lsls	r3, r3, #31
  40484e:	bf1c      	itt	ne
  404850:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404854:	f800 3b01 	strbne.w	r3, [r0], #1
  404858:	d380      	bcc.n	40475c <memcpy+0xc>
  40485a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40485e:	f820 3b02 	strh.w	r3, [r0], #2
  404862:	e77b      	b.n	40475c <memcpy+0xc>
  404864:	3a04      	subs	r2, #4
  404866:	d3d9      	bcc.n	40481c <memcpy+0xcc>
  404868:	3a01      	subs	r2, #1
  40486a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40486e:	f800 3b01 	strb.w	r3, [r0], #1
  404872:	d2f9      	bcs.n	404868 <memcpy+0x118>
  404874:	780b      	ldrb	r3, [r1, #0]
  404876:	7003      	strb	r3, [r0, #0]
  404878:	784b      	ldrb	r3, [r1, #1]
  40487a:	7043      	strb	r3, [r0, #1]
  40487c:	788b      	ldrb	r3, [r1, #2]
  40487e:	7083      	strb	r3, [r0, #2]
  404880:	4660      	mov	r0, ip
  404882:	4770      	bx	lr

00404884 <memmove>:
  404884:	4288      	cmp	r0, r1
  404886:	b5f0      	push	{r4, r5, r6, r7, lr}
  404888:	d90d      	bls.n	4048a6 <memmove+0x22>
  40488a:	188b      	adds	r3, r1, r2
  40488c:	4298      	cmp	r0, r3
  40488e:	d20a      	bcs.n	4048a6 <memmove+0x22>
  404890:	1884      	adds	r4, r0, r2
  404892:	2a00      	cmp	r2, #0
  404894:	d051      	beq.n	40493a <memmove+0xb6>
  404896:	4622      	mov	r2, r4
  404898:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40489c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4048a0:	4299      	cmp	r1, r3
  4048a2:	d1f9      	bne.n	404898 <memmove+0x14>
  4048a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4048a6:	2a0f      	cmp	r2, #15
  4048a8:	d948      	bls.n	40493c <memmove+0xb8>
  4048aa:	ea41 0300 	orr.w	r3, r1, r0
  4048ae:	079b      	lsls	r3, r3, #30
  4048b0:	d146      	bne.n	404940 <memmove+0xbc>
  4048b2:	f100 0410 	add.w	r4, r0, #16
  4048b6:	f101 0310 	add.w	r3, r1, #16
  4048ba:	4615      	mov	r5, r2
  4048bc:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4048c0:	f844 6c10 	str.w	r6, [r4, #-16]
  4048c4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4048c8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4048cc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4048d0:	f844 6c08 	str.w	r6, [r4, #-8]
  4048d4:	3d10      	subs	r5, #16
  4048d6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4048da:	f844 6c04 	str.w	r6, [r4, #-4]
  4048de:	2d0f      	cmp	r5, #15
  4048e0:	f103 0310 	add.w	r3, r3, #16
  4048e4:	f104 0410 	add.w	r4, r4, #16
  4048e8:	d8e8      	bhi.n	4048bc <memmove+0x38>
  4048ea:	f1a2 0310 	sub.w	r3, r2, #16
  4048ee:	f023 030f 	bic.w	r3, r3, #15
  4048f2:	f002 0e0f 	and.w	lr, r2, #15
  4048f6:	3310      	adds	r3, #16
  4048f8:	f1be 0f03 	cmp.w	lr, #3
  4048fc:	4419      	add	r1, r3
  4048fe:	4403      	add	r3, r0
  404900:	d921      	bls.n	404946 <memmove+0xc2>
  404902:	1f1e      	subs	r6, r3, #4
  404904:	460d      	mov	r5, r1
  404906:	4674      	mov	r4, lr
  404908:	3c04      	subs	r4, #4
  40490a:	f855 7b04 	ldr.w	r7, [r5], #4
  40490e:	f846 7f04 	str.w	r7, [r6, #4]!
  404912:	2c03      	cmp	r4, #3
  404914:	d8f8      	bhi.n	404908 <memmove+0x84>
  404916:	f1ae 0404 	sub.w	r4, lr, #4
  40491a:	f024 0403 	bic.w	r4, r4, #3
  40491e:	3404      	adds	r4, #4
  404920:	4421      	add	r1, r4
  404922:	4423      	add	r3, r4
  404924:	f002 0203 	and.w	r2, r2, #3
  404928:	b162      	cbz	r2, 404944 <memmove+0xc0>
  40492a:	3b01      	subs	r3, #1
  40492c:	440a      	add	r2, r1
  40492e:	f811 4b01 	ldrb.w	r4, [r1], #1
  404932:	f803 4f01 	strb.w	r4, [r3, #1]!
  404936:	428a      	cmp	r2, r1
  404938:	d1f9      	bne.n	40492e <memmove+0xaa>
  40493a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40493c:	4603      	mov	r3, r0
  40493e:	e7f3      	b.n	404928 <memmove+0xa4>
  404940:	4603      	mov	r3, r0
  404942:	e7f2      	b.n	40492a <memmove+0xa6>
  404944:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404946:	4672      	mov	r2, lr
  404948:	e7ee      	b.n	404928 <memmove+0xa4>
  40494a:	bf00      	nop

0040494c <__malloc_lock>:
  40494c:	4801      	ldr	r0, [pc, #4]	; (404954 <__malloc_lock+0x8>)
  40494e:	f7ff bbdf 	b.w	404110 <__retarget_lock_acquire_recursive>
  404952:	bf00      	nop
  404954:	20000e70 	.word	0x20000e70

00404958 <__malloc_unlock>:
  404958:	4801      	ldr	r0, [pc, #4]	; (404960 <__malloc_unlock+0x8>)
  40495a:	f7ff bbdb 	b.w	404114 <__retarget_lock_release_recursive>
  40495e:	bf00      	nop
  404960:	20000e70 	.word	0x20000e70

00404964 <_Balloc>:
  404964:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404966:	b570      	push	{r4, r5, r6, lr}
  404968:	4605      	mov	r5, r0
  40496a:	460c      	mov	r4, r1
  40496c:	b14b      	cbz	r3, 404982 <_Balloc+0x1e>
  40496e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  404972:	b180      	cbz	r0, 404996 <_Balloc+0x32>
  404974:	6802      	ldr	r2, [r0, #0]
  404976:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  40497a:	2300      	movs	r3, #0
  40497c:	6103      	str	r3, [r0, #16]
  40497e:	60c3      	str	r3, [r0, #12]
  404980:	bd70      	pop	{r4, r5, r6, pc}
  404982:	2221      	movs	r2, #33	; 0x21
  404984:	2104      	movs	r1, #4
  404986:	f000 fd8d 	bl	4054a4 <_calloc_r>
  40498a:	64e8      	str	r0, [r5, #76]	; 0x4c
  40498c:	4603      	mov	r3, r0
  40498e:	2800      	cmp	r0, #0
  404990:	d1ed      	bne.n	40496e <_Balloc+0xa>
  404992:	2000      	movs	r0, #0
  404994:	bd70      	pop	{r4, r5, r6, pc}
  404996:	2101      	movs	r1, #1
  404998:	fa01 f604 	lsl.w	r6, r1, r4
  40499c:	1d72      	adds	r2, r6, #5
  40499e:	4628      	mov	r0, r5
  4049a0:	0092      	lsls	r2, r2, #2
  4049a2:	f000 fd7f 	bl	4054a4 <_calloc_r>
  4049a6:	2800      	cmp	r0, #0
  4049a8:	d0f3      	beq.n	404992 <_Balloc+0x2e>
  4049aa:	6044      	str	r4, [r0, #4]
  4049ac:	6086      	str	r6, [r0, #8]
  4049ae:	e7e4      	b.n	40497a <_Balloc+0x16>

004049b0 <_Bfree>:
  4049b0:	b131      	cbz	r1, 4049c0 <_Bfree+0x10>
  4049b2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4049b4:	684a      	ldr	r2, [r1, #4]
  4049b6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4049ba:	6008      	str	r0, [r1, #0]
  4049bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4049c0:	4770      	bx	lr
  4049c2:	bf00      	nop

004049c4 <__multadd>:
  4049c4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4049c6:	690c      	ldr	r4, [r1, #16]
  4049c8:	b083      	sub	sp, #12
  4049ca:	460d      	mov	r5, r1
  4049cc:	4606      	mov	r6, r0
  4049ce:	f101 0e14 	add.w	lr, r1, #20
  4049d2:	2700      	movs	r7, #0
  4049d4:	f8de 0000 	ldr.w	r0, [lr]
  4049d8:	b281      	uxth	r1, r0
  4049da:	fb02 3301 	mla	r3, r2, r1, r3
  4049de:	0c01      	lsrs	r1, r0, #16
  4049e0:	0c18      	lsrs	r0, r3, #16
  4049e2:	fb02 0101 	mla	r1, r2, r1, r0
  4049e6:	b29b      	uxth	r3, r3
  4049e8:	3701      	adds	r7, #1
  4049ea:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  4049ee:	42bc      	cmp	r4, r7
  4049f0:	f84e 3b04 	str.w	r3, [lr], #4
  4049f4:	ea4f 4311 	mov.w	r3, r1, lsr #16
  4049f8:	dcec      	bgt.n	4049d4 <__multadd+0x10>
  4049fa:	b13b      	cbz	r3, 404a0c <__multadd+0x48>
  4049fc:	68aa      	ldr	r2, [r5, #8]
  4049fe:	4294      	cmp	r4, r2
  404a00:	da07      	bge.n	404a12 <__multadd+0x4e>
  404a02:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  404a06:	3401      	adds	r4, #1
  404a08:	6153      	str	r3, [r2, #20]
  404a0a:	612c      	str	r4, [r5, #16]
  404a0c:	4628      	mov	r0, r5
  404a0e:	b003      	add	sp, #12
  404a10:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404a12:	6869      	ldr	r1, [r5, #4]
  404a14:	9301      	str	r3, [sp, #4]
  404a16:	3101      	adds	r1, #1
  404a18:	4630      	mov	r0, r6
  404a1a:	f7ff ffa3 	bl	404964 <_Balloc>
  404a1e:	692a      	ldr	r2, [r5, #16]
  404a20:	3202      	adds	r2, #2
  404a22:	f105 010c 	add.w	r1, r5, #12
  404a26:	4607      	mov	r7, r0
  404a28:	0092      	lsls	r2, r2, #2
  404a2a:	300c      	adds	r0, #12
  404a2c:	f7ff fe90 	bl	404750 <memcpy>
  404a30:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  404a32:	6869      	ldr	r1, [r5, #4]
  404a34:	9b01      	ldr	r3, [sp, #4]
  404a36:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  404a3a:	6028      	str	r0, [r5, #0]
  404a3c:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  404a40:	463d      	mov	r5, r7
  404a42:	e7de      	b.n	404a02 <__multadd+0x3e>

00404a44 <__hi0bits>:
  404a44:	0c02      	lsrs	r2, r0, #16
  404a46:	0412      	lsls	r2, r2, #16
  404a48:	4603      	mov	r3, r0
  404a4a:	b9b2      	cbnz	r2, 404a7a <__hi0bits+0x36>
  404a4c:	0403      	lsls	r3, r0, #16
  404a4e:	2010      	movs	r0, #16
  404a50:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  404a54:	bf04      	itt	eq
  404a56:	021b      	lsleq	r3, r3, #8
  404a58:	3008      	addeq	r0, #8
  404a5a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  404a5e:	bf04      	itt	eq
  404a60:	011b      	lsleq	r3, r3, #4
  404a62:	3004      	addeq	r0, #4
  404a64:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  404a68:	bf04      	itt	eq
  404a6a:	009b      	lsleq	r3, r3, #2
  404a6c:	3002      	addeq	r0, #2
  404a6e:	2b00      	cmp	r3, #0
  404a70:	db02      	blt.n	404a78 <__hi0bits+0x34>
  404a72:	005b      	lsls	r3, r3, #1
  404a74:	d403      	bmi.n	404a7e <__hi0bits+0x3a>
  404a76:	2020      	movs	r0, #32
  404a78:	4770      	bx	lr
  404a7a:	2000      	movs	r0, #0
  404a7c:	e7e8      	b.n	404a50 <__hi0bits+0xc>
  404a7e:	3001      	adds	r0, #1
  404a80:	4770      	bx	lr
  404a82:	bf00      	nop

00404a84 <__lo0bits>:
  404a84:	6803      	ldr	r3, [r0, #0]
  404a86:	f013 0207 	ands.w	r2, r3, #7
  404a8a:	4601      	mov	r1, r0
  404a8c:	d007      	beq.n	404a9e <__lo0bits+0x1a>
  404a8e:	07da      	lsls	r2, r3, #31
  404a90:	d421      	bmi.n	404ad6 <__lo0bits+0x52>
  404a92:	0798      	lsls	r0, r3, #30
  404a94:	d421      	bmi.n	404ada <__lo0bits+0x56>
  404a96:	089b      	lsrs	r3, r3, #2
  404a98:	600b      	str	r3, [r1, #0]
  404a9a:	2002      	movs	r0, #2
  404a9c:	4770      	bx	lr
  404a9e:	b298      	uxth	r0, r3
  404aa0:	b198      	cbz	r0, 404aca <__lo0bits+0x46>
  404aa2:	4610      	mov	r0, r2
  404aa4:	f013 0fff 	tst.w	r3, #255	; 0xff
  404aa8:	bf04      	itt	eq
  404aaa:	0a1b      	lsreq	r3, r3, #8
  404aac:	3008      	addeq	r0, #8
  404aae:	071a      	lsls	r2, r3, #28
  404ab0:	bf04      	itt	eq
  404ab2:	091b      	lsreq	r3, r3, #4
  404ab4:	3004      	addeq	r0, #4
  404ab6:	079a      	lsls	r2, r3, #30
  404ab8:	bf04      	itt	eq
  404aba:	089b      	lsreq	r3, r3, #2
  404abc:	3002      	addeq	r0, #2
  404abe:	07da      	lsls	r2, r3, #31
  404ac0:	d407      	bmi.n	404ad2 <__lo0bits+0x4e>
  404ac2:	085b      	lsrs	r3, r3, #1
  404ac4:	d104      	bne.n	404ad0 <__lo0bits+0x4c>
  404ac6:	2020      	movs	r0, #32
  404ac8:	4770      	bx	lr
  404aca:	0c1b      	lsrs	r3, r3, #16
  404acc:	2010      	movs	r0, #16
  404ace:	e7e9      	b.n	404aa4 <__lo0bits+0x20>
  404ad0:	3001      	adds	r0, #1
  404ad2:	600b      	str	r3, [r1, #0]
  404ad4:	4770      	bx	lr
  404ad6:	2000      	movs	r0, #0
  404ad8:	4770      	bx	lr
  404ada:	085b      	lsrs	r3, r3, #1
  404adc:	600b      	str	r3, [r1, #0]
  404ade:	2001      	movs	r0, #1
  404ae0:	4770      	bx	lr
  404ae2:	bf00      	nop

00404ae4 <__i2b>:
  404ae4:	b510      	push	{r4, lr}
  404ae6:	460c      	mov	r4, r1
  404ae8:	2101      	movs	r1, #1
  404aea:	f7ff ff3b 	bl	404964 <_Balloc>
  404aee:	2201      	movs	r2, #1
  404af0:	6144      	str	r4, [r0, #20]
  404af2:	6102      	str	r2, [r0, #16]
  404af4:	bd10      	pop	{r4, pc}
  404af6:	bf00      	nop

00404af8 <__multiply>:
  404af8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404afc:	690c      	ldr	r4, [r1, #16]
  404afe:	6915      	ldr	r5, [r2, #16]
  404b00:	42ac      	cmp	r4, r5
  404b02:	b083      	sub	sp, #12
  404b04:	468b      	mov	fp, r1
  404b06:	4616      	mov	r6, r2
  404b08:	da04      	bge.n	404b14 <__multiply+0x1c>
  404b0a:	4622      	mov	r2, r4
  404b0c:	46b3      	mov	fp, r6
  404b0e:	462c      	mov	r4, r5
  404b10:	460e      	mov	r6, r1
  404b12:	4615      	mov	r5, r2
  404b14:	f8db 3008 	ldr.w	r3, [fp, #8]
  404b18:	f8db 1004 	ldr.w	r1, [fp, #4]
  404b1c:	eb04 0805 	add.w	r8, r4, r5
  404b20:	4598      	cmp	r8, r3
  404b22:	bfc8      	it	gt
  404b24:	3101      	addgt	r1, #1
  404b26:	f7ff ff1d 	bl	404964 <_Balloc>
  404b2a:	f100 0914 	add.w	r9, r0, #20
  404b2e:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  404b32:	45d1      	cmp	r9, sl
  404b34:	9000      	str	r0, [sp, #0]
  404b36:	d205      	bcs.n	404b44 <__multiply+0x4c>
  404b38:	464b      	mov	r3, r9
  404b3a:	2100      	movs	r1, #0
  404b3c:	f843 1b04 	str.w	r1, [r3], #4
  404b40:	459a      	cmp	sl, r3
  404b42:	d8fb      	bhi.n	404b3c <__multiply+0x44>
  404b44:	f106 0c14 	add.w	ip, r6, #20
  404b48:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  404b4c:	f10b 0b14 	add.w	fp, fp, #20
  404b50:	459c      	cmp	ip, r3
  404b52:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  404b56:	d24c      	bcs.n	404bf2 <__multiply+0xfa>
  404b58:	f8cd a004 	str.w	sl, [sp, #4]
  404b5c:	469a      	mov	sl, r3
  404b5e:	f8dc 5000 	ldr.w	r5, [ip]
  404b62:	b2af      	uxth	r7, r5
  404b64:	b1ef      	cbz	r7, 404ba2 <__multiply+0xaa>
  404b66:	2100      	movs	r1, #0
  404b68:	464d      	mov	r5, r9
  404b6a:	465e      	mov	r6, fp
  404b6c:	460c      	mov	r4, r1
  404b6e:	f856 2b04 	ldr.w	r2, [r6], #4
  404b72:	6828      	ldr	r0, [r5, #0]
  404b74:	b293      	uxth	r3, r2
  404b76:	b281      	uxth	r1, r0
  404b78:	fb07 1303 	mla	r3, r7, r3, r1
  404b7c:	0c12      	lsrs	r2, r2, #16
  404b7e:	0c01      	lsrs	r1, r0, #16
  404b80:	4423      	add	r3, r4
  404b82:	fb07 1102 	mla	r1, r7, r2, r1
  404b86:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  404b8a:	b29b      	uxth	r3, r3
  404b8c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  404b90:	45b6      	cmp	lr, r6
  404b92:	f845 3b04 	str.w	r3, [r5], #4
  404b96:	ea4f 4411 	mov.w	r4, r1, lsr #16
  404b9a:	d8e8      	bhi.n	404b6e <__multiply+0x76>
  404b9c:	602c      	str	r4, [r5, #0]
  404b9e:	f8dc 5000 	ldr.w	r5, [ip]
  404ba2:	0c2d      	lsrs	r5, r5, #16
  404ba4:	d01d      	beq.n	404be2 <__multiply+0xea>
  404ba6:	f8d9 3000 	ldr.w	r3, [r9]
  404baa:	4648      	mov	r0, r9
  404bac:	461c      	mov	r4, r3
  404bae:	4659      	mov	r1, fp
  404bb0:	2200      	movs	r2, #0
  404bb2:	880e      	ldrh	r6, [r1, #0]
  404bb4:	0c24      	lsrs	r4, r4, #16
  404bb6:	fb05 4406 	mla	r4, r5, r6, r4
  404bba:	4422      	add	r2, r4
  404bbc:	b29b      	uxth	r3, r3
  404bbe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  404bc2:	f840 3b04 	str.w	r3, [r0], #4
  404bc6:	f851 3b04 	ldr.w	r3, [r1], #4
  404bca:	6804      	ldr	r4, [r0, #0]
  404bcc:	0c1b      	lsrs	r3, r3, #16
  404bce:	b2a6      	uxth	r6, r4
  404bd0:	fb05 6303 	mla	r3, r5, r3, r6
  404bd4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  404bd8:	458e      	cmp	lr, r1
  404bda:	ea4f 4213 	mov.w	r2, r3, lsr #16
  404bde:	d8e8      	bhi.n	404bb2 <__multiply+0xba>
  404be0:	6003      	str	r3, [r0, #0]
  404be2:	f10c 0c04 	add.w	ip, ip, #4
  404be6:	45e2      	cmp	sl, ip
  404be8:	f109 0904 	add.w	r9, r9, #4
  404bec:	d8b7      	bhi.n	404b5e <__multiply+0x66>
  404bee:	f8dd a004 	ldr.w	sl, [sp, #4]
  404bf2:	f1b8 0f00 	cmp.w	r8, #0
  404bf6:	dd0b      	ble.n	404c10 <__multiply+0x118>
  404bf8:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  404bfc:	f1aa 0a04 	sub.w	sl, sl, #4
  404c00:	b11b      	cbz	r3, 404c0a <__multiply+0x112>
  404c02:	e005      	b.n	404c10 <__multiply+0x118>
  404c04:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  404c08:	b913      	cbnz	r3, 404c10 <__multiply+0x118>
  404c0a:	f1b8 0801 	subs.w	r8, r8, #1
  404c0e:	d1f9      	bne.n	404c04 <__multiply+0x10c>
  404c10:	9800      	ldr	r0, [sp, #0]
  404c12:	f8c0 8010 	str.w	r8, [r0, #16]
  404c16:	b003      	add	sp, #12
  404c18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404c1c <__pow5mult>:
  404c1c:	f012 0303 	ands.w	r3, r2, #3
  404c20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404c24:	4614      	mov	r4, r2
  404c26:	4607      	mov	r7, r0
  404c28:	d12e      	bne.n	404c88 <__pow5mult+0x6c>
  404c2a:	460d      	mov	r5, r1
  404c2c:	10a4      	asrs	r4, r4, #2
  404c2e:	d01c      	beq.n	404c6a <__pow5mult+0x4e>
  404c30:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  404c32:	b396      	cbz	r6, 404c9a <__pow5mult+0x7e>
  404c34:	07e3      	lsls	r3, r4, #31
  404c36:	f04f 0800 	mov.w	r8, #0
  404c3a:	d406      	bmi.n	404c4a <__pow5mult+0x2e>
  404c3c:	1064      	asrs	r4, r4, #1
  404c3e:	d014      	beq.n	404c6a <__pow5mult+0x4e>
  404c40:	6830      	ldr	r0, [r6, #0]
  404c42:	b1a8      	cbz	r0, 404c70 <__pow5mult+0x54>
  404c44:	4606      	mov	r6, r0
  404c46:	07e3      	lsls	r3, r4, #31
  404c48:	d5f8      	bpl.n	404c3c <__pow5mult+0x20>
  404c4a:	4632      	mov	r2, r6
  404c4c:	4629      	mov	r1, r5
  404c4e:	4638      	mov	r0, r7
  404c50:	f7ff ff52 	bl	404af8 <__multiply>
  404c54:	b1b5      	cbz	r5, 404c84 <__pow5mult+0x68>
  404c56:	686a      	ldr	r2, [r5, #4]
  404c58:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404c5a:	1064      	asrs	r4, r4, #1
  404c5c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404c60:	6029      	str	r1, [r5, #0]
  404c62:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  404c66:	4605      	mov	r5, r0
  404c68:	d1ea      	bne.n	404c40 <__pow5mult+0x24>
  404c6a:	4628      	mov	r0, r5
  404c6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404c70:	4632      	mov	r2, r6
  404c72:	4631      	mov	r1, r6
  404c74:	4638      	mov	r0, r7
  404c76:	f7ff ff3f 	bl	404af8 <__multiply>
  404c7a:	6030      	str	r0, [r6, #0]
  404c7c:	f8c0 8000 	str.w	r8, [r0]
  404c80:	4606      	mov	r6, r0
  404c82:	e7e0      	b.n	404c46 <__pow5mult+0x2a>
  404c84:	4605      	mov	r5, r0
  404c86:	e7d9      	b.n	404c3c <__pow5mult+0x20>
  404c88:	1e5a      	subs	r2, r3, #1
  404c8a:	4d0b      	ldr	r5, [pc, #44]	; (404cb8 <__pow5mult+0x9c>)
  404c8c:	2300      	movs	r3, #0
  404c8e:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  404c92:	f7ff fe97 	bl	4049c4 <__multadd>
  404c96:	4605      	mov	r5, r0
  404c98:	e7c8      	b.n	404c2c <__pow5mult+0x10>
  404c9a:	2101      	movs	r1, #1
  404c9c:	4638      	mov	r0, r7
  404c9e:	f7ff fe61 	bl	404964 <_Balloc>
  404ca2:	f240 2171 	movw	r1, #625	; 0x271
  404ca6:	2201      	movs	r2, #1
  404ca8:	2300      	movs	r3, #0
  404caa:	6141      	str	r1, [r0, #20]
  404cac:	6102      	str	r2, [r0, #16]
  404cae:	4606      	mov	r6, r0
  404cb0:	64b8      	str	r0, [r7, #72]	; 0x48
  404cb2:	6003      	str	r3, [r0, #0]
  404cb4:	e7be      	b.n	404c34 <__pow5mult+0x18>
  404cb6:	bf00      	nop
  404cb8:	00406a60 	.word	0x00406a60

00404cbc <__lshift>:
  404cbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404cc0:	4691      	mov	r9, r2
  404cc2:	690a      	ldr	r2, [r1, #16]
  404cc4:	688b      	ldr	r3, [r1, #8]
  404cc6:	ea4f 1469 	mov.w	r4, r9, asr #5
  404cca:	eb04 0802 	add.w	r8, r4, r2
  404cce:	f108 0501 	add.w	r5, r8, #1
  404cd2:	429d      	cmp	r5, r3
  404cd4:	460e      	mov	r6, r1
  404cd6:	4607      	mov	r7, r0
  404cd8:	6849      	ldr	r1, [r1, #4]
  404cda:	dd04      	ble.n	404ce6 <__lshift+0x2a>
  404cdc:	005b      	lsls	r3, r3, #1
  404cde:	429d      	cmp	r5, r3
  404ce0:	f101 0101 	add.w	r1, r1, #1
  404ce4:	dcfa      	bgt.n	404cdc <__lshift+0x20>
  404ce6:	4638      	mov	r0, r7
  404ce8:	f7ff fe3c 	bl	404964 <_Balloc>
  404cec:	2c00      	cmp	r4, #0
  404cee:	f100 0314 	add.w	r3, r0, #20
  404cf2:	dd06      	ble.n	404d02 <__lshift+0x46>
  404cf4:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  404cf8:	2100      	movs	r1, #0
  404cfa:	f843 1b04 	str.w	r1, [r3], #4
  404cfe:	429a      	cmp	r2, r3
  404d00:	d1fb      	bne.n	404cfa <__lshift+0x3e>
  404d02:	6934      	ldr	r4, [r6, #16]
  404d04:	f106 0114 	add.w	r1, r6, #20
  404d08:	f019 091f 	ands.w	r9, r9, #31
  404d0c:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  404d10:	d01d      	beq.n	404d4e <__lshift+0x92>
  404d12:	f1c9 0c20 	rsb	ip, r9, #32
  404d16:	2200      	movs	r2, #0
  404d18:	680c      	ldr	r4, [r1, #0]
  404d1a:	fa04 f409 	lsl.w	r4, r4, r9
  404d1e:	4314      	orrs	r4, r2
  404d20:	f843 4b04 	str.w	r4, [r3], #4
  404d24:	f851 2b04 	ldr.w	r2, [r1], #4
  404d28:	458e      	cmp	lr, r1
  404d2a:	fa22 f20c 	lsr.w	r2, r2, ip
  404d2e:	d8f3      	bhi.n	404d18 <__lshift+0x5c>
  404d30:	601a      	str	r2, [r3, #0]
  404d32:	b10a      	cbz	r2, 404d38 <__lshift+0x7c>
  404d34:	f108 0502 	add.w	r5, r8, #2
  404d38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404d3a:	6872      	ldr	r2, [r6, #4]
  404d3c:	3d01      	subs	r5, #1
  404d3e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404d42:	6105      	str	r5, [r0, #16]
  404d44:	6031      	str	r1, [r6, #0]
  404d46:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  404d4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404d4e:	3b04      	subs	r3, #4
  404d50:	f851 2b04 	ldr.w	r2, [r1], #4
  404d54:	f843 2f04 	str.w	r2, [r3, #4]!
  404d58:	458e      	cmp	lr, r1
  404d5a:	d8f9      	bhi.n	404d50 <__lshift+0x94>
  404d5c:	e7ec      	b.n	404d38 <__lshift+0x7c>
  404d5e:	bf00      	nop

00404d60 <__mcmp>:
  404d60:	b430      	push	{r4, r5}
  404d62:	690b      	ldr	r3, [r1, #16]
  404d64:	4605      	mov	r5, r0
  404d66:	6900      	ldr	r0, [r0, #16]
  404d68:	1ac0      	subs	r0, r0, r3
  404d6a:	d10f      	bne.n	404d8c <__mcmp+0x2c>
  404d6c:	009b      	lsls	r3, r3, #2
  404d6e:	3514      	adds	r5, #20
  404d70:	3114      	adds	r1, #20
  404d72:	4419      	add	r1, r3
  404d74:	442b      	add	r3, r5
  404d76:	e001      	b.n	404d7c <__mcmp+0x1c>
  404d78:	429d      	cmp	r5, r3
  404d7a:	d207      	bcs.n	404d8c <__mcmp+0x2c>
  404d7c:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  404d80:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  404d84:	4294      	cmp	r4, r2
  404d86:	d0f7      	beq.n	404d78 <__mcmp+0x18>
  404d88:	d302      	bcc.n	404d90 <__mcmp+0x30>
  404d8a:	2001      	movs	r0, #1
  404d8c:	bc30      	pop	{r4, r5}
  404d8e:	4770      	bx	lr
  404d90:	f04f 30ff 	mov.w	r0, #4294967295
  404d94:	e7fa      	b.n	404d8c <__mcmp+0x2c>
  404d96:	bf00      	nop

00404d98 <__mdiff>:
  404d98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404d9c:	690f      	ldr	r7, [r1, #16]
  404d9e:	460e      	mov	r6, r1
  404da0:	6911      	ldr	r1, [r2, #16]
  404da2:	1a7f      	subs	r7, r7, r1
  404da4:	2f00      	cmp	r7, #0
  404da6:	4690      	mov	r8, r2
  404da8:	d117      	bne.n	404dda <__mdiff+0x42>
  404daa:	0089      	lsls	r1, r1, #2
  404dac:	f106 0514 	add.w	r5, r6, #20
  404db0:	f102 0e14 	add.w	lr, r2, #20
  404db4:	186b      	adds	r3, r5, r1
  404db6:	4471      	add	r1, lr
  404db8:	e001      	b.n	404dbe <__mdiff+0x26>
  404dba:	429d      	cmp	r5, r3
  404dbc:	d25c      	bcs.n	404e78 <__mdiff+0xe0>
  404dbe:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  404dc2:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  404dc6:	42a2      	cmp	r2, r4
  404dc8:	d0f7      	beq.n	404dba <__mdiff+0x22>
  404dca:	d25e      	bcs.n	404e8a <__mdiff+0xf2>
  404dcc:	4633      	mov	r3, r6
  404dce:	462c      	mov	r4, r5
  404dd0:	4646      	mov	r6, r8
  404dd2:	4675      	mov	r5, lr
  404dd4:	4698      	mov	r8, r3
  404dd6:	2701      	movs	r7, #1
  404dd8:	e005      	b.n	404de6 <__mdiff+0x4e>
  404dda:	db58      	blt.n	404e8e <__mdiff+0xf6>
  404ddc:	f106 0514 	add.w	r5, r6, #20
  404de0:	f108 0414 	add.w	r4, r8, #20
  404de4:	2700      	movs	r7, #0
  404de6:	6871      	ldr	r1, [r6, #4]
  404de8:	f7ff fdbc 	bl	404964 <_Balloc>
  404dec:	f8d8 3010 	ldr.w	r3, [r8, #16]
  404df0:	6936      	ldr	r6, [r6, #16]
  404df2:	60c7      	str	r7, [r0, #12]
  404df4:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  404df8:	46a6      	mov	lr, r4
  404dfa:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  404dfe:	f100 0414 	add.w	r4, r0, #20
  404e02:	2300      	movs	r3, #0
  404e04:	f85e 1b04 	ldr.w	r1, [lr], #4
  404e08:	f855 8b04 	ldr.w	r8, [r5], #4
  404e0c:	b28a      	uxth	r2, r1
  404e0e:	fa13 f388 	uxtah	r3, r3, r8
  404e12:	0c09      	lsrs	r1, r1, #16
  404e14:	1a9a      	subs	r2, r3, r2
  404e16:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  404e1a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  404e1e:	b292      	uxth	r2, r2
  404e20:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  404e24:	45f4      	cmp	ip, lr
  404e26:	f844 2b04 	str.w	r2, [r4], #4
  404e2a:	ea4f 4323 	mov.w	r3, r3, asr #16
  404e2e:	d8e9      	bhi.n	404e04 <__mdiff+0x6c>
  404e30:	42af      	cmp	r7, r5
  404e32:	d917      	bls.n	404e64 <__mdiff+0xcc>
  404e34:	46a4      	mov	ip, r4
  404e36:	46ae      	mov	lr, r5
  404e38:	f85e 2b04 	ldr.w	r2, [lr], #4
  404e3c:	fa13 f382 	uxtah	r3, r3, r2
  404e40:	1419      	asrs	r1, r3, #16
  404e42:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  404e46:	b29b      	uxth	r3, r3
  404e48:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  404e4c:	4577      	cmp	r7, lr
  404e4e:	f84c 2b04 	str.w	r2, [ip], #4
  404e52:	ea4f 4321 	mov.w	r3, r1, asr #16
  404e56:	d8ef      	bhi.n	404e38 <__mdiff+0xa0>
  404e58:	43ed      	mvns	r5, r5
  404e5a:	442f      	add	r7, r5
  404e5c:	f027 0703 	bic.w	r7, r7, #3
  404e60:	3704      	adds	r7, #4
  404e62:	443c      	add	r4, r7
  404e64:	3c04      	subs	r4, #4
  404e66:	b922      	cbnz	r2, 404e72 <__mdiff+0xda>
  404e68:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  404e6c:	3e01      	subs	r6, #1
  404e6e:	2b00      	cmp	r3, #0
  404e70:	d0fa      	beq.n	404e68 <__mdiff+0xd0>
  404e72:	6106      	str	r6, [r0, #16]
  404e74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404e78:	2100      	movs	r1, #0
  404e7a:	f7ff fd73 	bl	404964 <_Balloc>
  404e7e:	2201      	movs	r2, #1
  404e80:	2300      	movs	r3, #0
  404e82:	6102      	str	r2, [r0, #16]
  404e84:	6143      	str	r3, [r0, #20]
  404e86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404e8a:	4674      	mov	r4, lr
  404e8c:	e7ab      	b.n	404de6 <__mdiff+0x4e>
  404e8e:	4633      	mov	r3, r6
  404e90:	f106 0414 	add.w	r4, r6, #20
  404e94:	f102 0514 	add.w	r5, r2, #20
  404e98:	4616      	mov	r6, r2
  404e9a:	2701      	movs	r7, #1
  404e9c:	4698      	mov	r8, r3
  404e9e:	e7a2      	b.n	404de6 <__mdiff+0x4e>

00404ea0 <__d2b>:
  404ea0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404ea4:	b082      	sub	sp, #8
  404ea6:	2101      	movs	r1, #1
  404ea8:	461c      	mov	r4, r3
  404eaa:	f3c3 570a 	ubfx	r7, r3, #20, #11
  404eae:	4615      	mov	r5, r2
  404eb0:	9e08      	ldr	r6, [sp, #32]
  404eb2:	f7ff fd57 	bl	404964 <_Balloc>
  404eb6:	f3c4 0413 	ubfx	r4, r4, #0, #20
  404eba:	4680      	mov	r8, r0
  404ebc:	b10f      	cbz	r7, 404ec2 <__d2b+0x22>
  404ebe:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  404ec2:	9401      	str	r4, [sp, #4]
  404ec4:	b31d      	cbz	r5, 404f0e <__d2b+0x6e>
  404ec6:	a802      	add	r0, sp, #8
  404ec8:	f840 5d08 	str.w	r5, [r0, #-8]!
  404ecc:	f7ff fdda 	bl	404a84 <__lo0bits>
  404ed0:	2800      	cmp	r0, #0
  404ed2:	d134      	bne.n	404f3e <__d2b+0x9e>
  404ed4:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404ed8:	f8c8 2014 	str.w	r2, [r8, #20]
  404edc:	2b00      	cmp	r3, #0
  404ede:	bf0c      	ite	eq
  404ee0:	2101      	moveq	r1, #1
  404ee2:	2102      	movne	r1, #2
  404ee4:	f8c8 3018 	str.w	r3, [r8, #24]
  404ee8:	f8c8 1010 	str.w	r1, [r8, #16]
  404eec:	b9df      	cbnz	r7, 404f26 <__d2b+0x86>
  404eee:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  404ef2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  404ef6:	6030      	str	r0, [r6, #0]
  404ef8:	6918      	ldr	r0, [r3, #16]
  404efa:	f7ff fda3 	bl	404a44 <__hi0bits>
  404efe:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404f00:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  404f04:	6018      	str	r0, [r3, #0]
  404f06:	4640      	mov	r0, r8
  404f08:	b002      	add	sp, #8
  404f0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404f0e:	a801      	add	r0, sp, #4
  404f10:	f7ff fdb8 	bl	404a84 <__lo0bits>
  404f14:	9b01      	ldr	r3, [sp, #4]
  404f16:	f8c8 3014 	str.w	r3, [r8, #20]
  404f1a:	2101      	movs	r1, #1
  404f1c:	3020      	adds	r0, #32
  404f1e:	f8c8 1010 	str.w	r1, [r8, #16]
  404f22:	2f00      	cmp	r7, #0
  404f24:	d0e3      	beq.n	404eee <__d2b+0x4e>
  404f26:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404f28:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  404f2c:	4407      	add	r7, r0
  404f2e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  404f32:	6037      	str	r7, [r6, #0]
  404f34:	6018      	str	r0, [r3, #0]
  404f36:	4640      	mov	r0, r8
  404f38:	b002      	add	sp, #8
  404f3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404f3e:	e89d 000a 	ldmia.w	sp, {r1, r3}
  404f42:	f1c0 0220 	rsb	r2, r0, #32
  404f46:	fa03 f202 	lsl.w	r2, r3, r2
  404f4a:	430a      	orrs	r2, r1
  404f4c:	40c3      	lsrs	r3, r0
  404f4e:	9301      	str	r3, [sp, #4]
  404f50:	f8c8 2014 	str.w	r2, [r8, #20]
  404f54:	e7c2      	b.n	404edc <__d2b+0x3c>
  404f56:	bf00      	nop

00404f58 <_realloc_r>:
  404f58:	2900      	cmp	r1, #0
  404f5a:	f000 8095 	beq.w	405088 <_realloc_r+0x130>
  404f5e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404f62:	460d      	mov	r5, r1
  404f64:	4616      	mov	r6, r2
  404f66:	b083      	sub	sp, #12
  404f68:	4680      	mov	r8, r0
  404f6a:	f106 070b 	add.w	r7, r6, #11
  404f6e:	f7ff fced 	bl	40494c <__malloc_lock>
  404f72:	f855 ec04 	ldr.w	lr, [r5, #-4]
  404f76:	2f16      	cmp	r7, #22
  404f78:	f02e 0403 	bic.w	r4, lr, #3
  404f7c:	f1a5 0908 	sub.w	r9, r5, #8
  404f80:	d83c      	bhi.n	404ffc <_realloc_r+0xa4>
  404f82:	2210      	movs	r2, #16
  404f84:	4617      	mov	r7, r2
  404f86:	42be      	cmp	r6, r7
  404f88:	d83d      	bhi.n	405006 <_realloc_r+0xae>
  404f8a:	4294      	cmp	r4, r2
  404f8c:	da43      	bge.n	405016 <_realloc_r+0xbe>
  404f8e:	4bc4      	ldr	r3, [pc, #784]	; (4052a0 <_realloc_r+0x348>)
  404f90:	6899      	ldr	r1, [r3, #8]
  404f92:	eb09 0004 	add.w	r0, r9, r4
  404f96:	4288      	cmp	r0, r1
  404f98:	f000 80b4 	beq.w	405104 <_realloc_r+0x1ac>
  404f9c:	6843      	ldr	r3, [r0, #4]
  404f9e:	f023 0101 	bic.w	r1, r3, #1
  404fa2:	4401      	add	r1, r0
  404fa4:	6849      	ldr	r1, [r1, #4]
  404fa6:	07c9      	lsls	r1, r1, #31
  404fa8:	d54c      	bpl.n	405044 <_realloc_r+0xec>
  404faa:	f01e 0f01 	tst.w	lr, #1
  404fae:	f000 809b 	beq.w	4050e8 <_realloc_r+0x190>
  404fb2:	4631      	mov	r1, r6
  404fb4:	4640      	mov	r0, r8
  404fb6:	f7ff f8af 	bl	404118 <_malloc_r>
  404fba:	4606      	mov	r6, r0
  404fbc:	2800      	cmp	r0, #0
  404fbe:	d03a      	beq.n	405036 <_realloc_r+0xde>
  404fc0:	f855 3c04 	ldr.w	r3, [r5, #-4]
  404fc4:	f023 0301 	bic.w	r3, r3, #1
  404fc8:	444b      	add	r3, r9
  404fca:	f1a0 0208 	sub.w	r2, r0, #8
  404fce:	429a      	cmp	r2, r3
  404fd0:	f000 8121 	beq.w	405216 <_realloc_r+0x2be>
  404fd4:	1f22      	subs	r2, r4, #4
  404fd6:	2a24      	cmp	r2, #36	; 0x24
  404fd8:	f200 8107 	bhi.w	4051ea <_realloc_r+0x292>
  404fdc:	2a13      	cmp	r2, #19
  404fde:	f200 80db 	bhi.w	405198 <_realloc_r+0x240>
  404fe2:	4603      	mov	r3, r0
  404fe4:	462a      	mov	r2, r5
  404fe6:	6811      	ldr	r1, [r2, #0]
  404fe8:	6019      	str	r1, [r3, #0]
  404fea:	6851      	ldr	r1, [r2, #4]
  404fec:	6059      	str	r1, [r3, #4]
  404fee:	6892      	ldr	r2, [r2, #8]
  404ff0:	609a      	str	r2, [r3, #8]
  404ff2:	4629      	mov	r1, r5
  404ff4:	4640      	mov	r0, r8
  404ff6:	f7fe ff97 	bl	403f28 <_free_r>
  404ffa:	e01c      	b.n	405036 <_realloc_r+0xde>
  404ffc:	f027 0707 	bic.w	r7, r7, #7
  405000:	2f00      	cmp	r7, #0
  405002:	463a      	mov	r2, r7
  405004:	dabf      	bge.n	404f86 <_realloc_r+0x2e>
  405006:	2600      	movs	r6, #0
  405008:	230c      	movs	r3, #12
  40500a:	4630      	mov	r0, r6
  40500c:	f8c8 3000 	str.w	r3, [r8]
  405010:	b003      	add	sp, #12
  405012:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405016:	462e      	mov	r6, r5
  405018:	1be3      	subs	r3, r4, r7
  40501a:	2b0f      	cmp	r3, #15
  40501c:	d81e      	bhi.n	40505c <_realloc_r+0x104>
  40501e:	f8d9 3004 	ldr.w	r3, [r9, #4]
  405022:	f003 0301 	and.w	r3, r3, #1
  405026:	4323      	orrs	r3, r4
  405028:	444c      	add	r4, r9
  40502a:	f8c9 3004 	str.w	r3, [r9, #4]
  40502e:	6863      	ldr	r3, [r4, #4]
  405030:	f043 0301 	orr.w	r3, r3, #1
  405034:	6063      	str	r3, [r4, #4]
  405036:	4640      	mov	r0, r8
  405038:	f7ff fc8e 	bl	404958 <__malloc_unlock>
  40503c:	4630      	mov	r0, r6
  40503e:	b003      	add	sp, #12
  405040:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405044:	f023 0303 	bic.w	r3, r3, #3
  405048:	18e1      	adds	r1, r4, r3
  40504a:	4291      	cmp	r1, r2
  40504c:	db1f      	blt.n	40508e <_realloc_r+0x136>
  40504e:	68c3      	ldr	r3, [r0, #12]
  405050:	6882      	ldr	r2, [r0, #8]
  405052:	462e      	mov	r6, r5
  405054:	60d3      	str	r3, [r2, #12]
  405056:	460c      	mov	r4, r1
  405058:	609a      	str	r2, [r3, #8]
  40505a:	e7dd      	b.n	405018 <_realloc_r+0xc0>
  40505c:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405060:	eb09 0107 	add.w	r1, r9, r7
  405064:	f002 0201 	and.w	r2, r2, #1
  405068:	444c      	add	r4, r9
  40506a:	f043 0301 	orr.w	r3, r3, #1
  40506e:	4317      	orrs	r7, r2
  405070:	f8c9 7004 	str.w	r7, [r9, #4]
  405074:	604b      	str	r3, [r1, #4]
  405076:	6863      	ldr	r3, [r4, #4]
  405078:	f043 0301 	orr.w	r3, r3, #1
  40507c:	3108      	adds	r1, #8
  40507e:	6063      	str	r3, [r4, #4]
  405080:	4640      	mov	r0, r8
  405082:	f7fe ff51 	bl	403f28 <_free_r>
  405086:	e7d6      	b.n	405036 <_realloc_r+0xde>
  405088:	4611      	mov	r1, r2
  40508a:	f7ff b845 	b.w	404118 <_malloc_r>
  40508e:	f01e 0f01 	tst.w	lr, #1
  405092:	d18e      	bne.n	404fb2 <_realloc_r+0x5a>
  405094:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405098:	eba9 0a01 	sub.w	sl, r9, r1
  40509c:	f8da 1004 	ldr.w	r1, [sl, #4]
  4050a0:	f021 0103 	bic.w	r1, r1, #3
  4050a4:	440b      	add	r3, r1
  4050a6:	4423      	add	r3, r4
  4050a8:	4293      	cmp	r3, r2
  4050aa:	db25      	blt.n	4050f8 <_realloc_r+0x1a0>
  4050ac:	68c2      	ldr	r2, [r0, #12]
  4050ae:	6881      	ldr	r1, [r0, #8]
  4050b0:	4656      	mov	r6, sl
  4050b2:	60ca      	str	r2, [r1, #12]
  4050b4:	6091      	str	r1, [r2, #8]
  4050b6:	f8da 100c 	ldr.w	r1, [sl, #12]
  4050ba:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4050be:	1f22      	subs	r2, r4, #4
  4050c0:	2a24      	cmp	r2, #36	; 0x24
  4050c2:	60c1      	str	r1, [r0, #12]
  4050c4:	6088      	str	r0, [r1, #8]
  4050c6:	f200 8094 	bhi.w	4051f2 <_realloc_r+0x29a>
  4050ca:	2a13      	cmp	r2, #19
  4050cc:	d96f      	bls.n	4051ae <_realloc_r+0x256>
  4050ce:	6829      	ldr	r1, [r5, #0]
  4050d0:	f8ca 1008 	str.w	r1, [sl, #8]
  4050d4:	6869      	ldr	r1, [r5, #4]
  4050d6:	f8ca 100c 	str.w	r1, [sl, #12]
  4050da:	2a1b      	cmp	r2, #27
  4050dc:	f200 80a2 	bhi.w	405224 <_realloc_r+0x2cc>
  4050e0:	3508      	adds	r5, #8
  4050e2:	f10a 0210 	add.w	r2, sl, #16
  4050e6:	e063      	b.n	4051b0 <_realloc_r+0x258>
  4050e8:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4050ec:	eba9 0a03 	sub.w	sl, r9, r3
  4050f0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4050f4:	f021 0103 	bic.w	r1, r1, #3
  4050f8:	1863      	adds	r3, r4, r1
  4050fa:	4293      	cmp	r3, r2
  4050fc:	f6ff af59 	blt.w	404fb2 <_realloc_r+0x5a>
  405100:	4656      	mov	r6, sl
  405102:	e7d8      	b.n	4050b6 <_realloc_r+0x15e>
  405104:	6841      	ldr	r1, [r0, #4]
  405106:	f021 0b03 	bic.w	fp, r1, #3
  40510a:	44a3      	add	fp, r4
  40510c:	f107 0010 	add.w	r0, r7, #16
  405110:	4583      	cmp	fp, r0
  405112:	da56      	bge.n	4051c2 <_realloc_r+0x26a>
  405114:	f01e 0f01 	tst.w	lr, #1
  405118:	f47f af4b 	bne.w	404fb2 <_realloc_r+0x5a>
  40511c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405120:	eba9 0a01 	sub.w	sl, r9, r1
  405124:	f8da 1004 	ldr.w	r1, [sl, #4]
  405128:	f021 0103 	bic.w	r1, r1, #3
  40512c:	448b      	add	fp, r1
  40512e:	4558      	cmp	r0, fp
  405130:	dce2      	bgt.n	4050f8 <_realloc_r+0x1a0>
  405132:	4656      	mov	r6, sl
  405134:	f8da 100c 	ldr.w	r1, [sl, #12]
  405138:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40513c:	1f22      	subs	r2, r4, #4
  40513e:	2a24      	cmp	r2, #36	; 0x24
  405140:	60c1      	str	r1, [r0, #12]
  405142:	6088      	str	r0, [r1, #8]
  405144:	f200 808f 	bhi.w	405266 <_realloc_r+0x30e>
  405148:	2a13      	cmp	r2, #19
  40514a:	f240 808a 	bls.w	405262 <_realloc_r+0x30a>
  40514e:	6829      	ldr	r1, [r5, #0]
  405150:	f8ca 1008 	str.w	r1, [sl, #8]
  405154:	6869      	ldr	r1, [r5, #4]
  405156:	f8ca 100c 	str.w	r1, [sl, #12]
  40515a:	2a1b      	cmp	r2, #27
  40515c:	f200 808a 	bhi.w	405274 <_realloc_r+0x31c>
  405160:	3508      	adds	r5, #8
  405162:	f10a 0210 	add.w	r2, sl, #16
  405166:	6829      	ldr	r1, [r5, #0]
  405168:	6011      	str	r1, [r2, #0]
  40516a:	6869      	ldr	r1, [r5, #4]
  40516c:	6051      	str	r1, [r2, #4]
  40516e:	68a9      	ldr	r1, [r5, #8]
  405170:	6091      	str	r1, [r2, #8]
  405172:	eb0a 0107 	add.w	r1, sl, r7
  405176:	ebab 0207 	sub.w	r2, fp, r7
  40517a:	f042 0201 	orr.w	r2, r2, #1
  40517e:	6099      	str	r1, [r3, #8]
  405180:	604a      	str	r2, [r1, #4]
  405182:	f8da 3004 	ldr.w	r3, [sl, #4]
  405186:	f003 0301 	and.w	r3, r3, #1
  40518a:	431f      	orrs	r7, r3
  40518c:	4640      	mov	r0, r8
  40518e:	f8ca 7004 	str.w	r7, [sl, #4]
  405192:	f7ff fbe1 	bl	404958 <__malloc_unlock>
  405196:	e751      	b.n	40503c <_realloc_r+0xe4>
  405198:	682b      	ldr	r3, [r5, #0]
  40519a:	6003      	str	r3, [r0, #0]
  40519c:	686b      	ldr	r3, [r5, #4]
  40519e:	6043      	str	r3, [r0, #4]
  4051a0:	2a1b      	cmp	r2, #27
  4051a2:	d82d      	bhi.n	405200 <_realloc_r+0x2a8>
  4051a4:	f100 0308 	add.w	r3, r0, #8
  4051a8:	f105 0208 	add.w	r2, r5, #8
  4051ac:	e71b      	b.n	404fe6 <_realloc_r+0x8e>
  4051ae:	4632      	mov	r2, r6
  4051b0:	6829      	ldr	r1, [r5, #0]
  4051b2:	6011      	str	r1, [r2, #0]
  4051b4:	6869      	ldr	r1, [r5, #4]
  4051b6:	6051      	str	r1, [r2, #4]
  4051b8:	68a9      	ldr	r1, [r5, #8]
  4051ba:	6091      	str	r1, [r2, #8]
  4051bc:	461c      	mov	r4, r3
  4051be:	46d1      	mov	r9, sl
  4051c0:	e72a      	b.n	405018 <_realloc_r+0xc0>
  4051c2:	eb09 0107 	add.w	r1, r9, r7
  4051c6:	ebab 0b07 	sub.w	fp, fp, r7
  4051ca:	f04b 0201 	orr.w	r2, fp, #1
  4051ce:	6099      	str	r1, [r3, #8]
  4051d0:	604a      	str	r2, [r1, #4]
  4051d2:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4051d6:	f003 0301 	and.w	r3, r3, #1
  4051da:	431f      	orrs	r7, r3
  4051dc:	4640      	mov	r0, r8
  4051de:	f845 7c04 	str.w	r7, [r5, #-4]
  4051e2:	f7ff fbb9 	bl	404958 <__malloc_unlock>
  4051e6:	462e      	mov	r6, r5
  4051e8:	e728      	b.n	40503c <_realloc_r+0xe4>
  4051ea:	4629      	mov	r1, r5
  4051ec:	f7ff fb4a 	bl	404884 <memmove>
  4051f0:	e6ff      	b.n	404ff2 <_realloc_r+0x9a>
  4051f2:	4629      	mov	r1, r5
  4051f4:	4630      	mov	r0, r6
  4051f6:	461c      	mov	r4, r3
  4051f8:	46d1      	mov	r9, sl
  4051fa:	f7ff fb43 	bl	404884 <memmove>
  4051fe:	e70b      	b.n	405018 <_realloc_r+0xc0>
  405200:	68ab      	ldr	r3, [r5, #8]
  405202:	6083      	str	r3, [r0, #8]
  405204:	68eb      	ldr	r3, [r5, #12]
  405206:	60c3      	str	r3, [r0, #12]
  405208:	2a24      	cmp	r2, #36	; 0x24
  40520a:	d017      	beq.n	40523c <_realloc_r+0x2e4>
  40520c:	f100 0310 	add.w	r3, r0, #16
  405210:	f105 0210 	add.w	r2, r5, #16
  405214:	e6e7      	b.n	404fe6 <_realloc_r+0x8e>
  405216:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40521a:	f023 0303 	bic.w	r3, r3, #3
  40521e:	441c      	add	r4, r3
  405220:	462e      	mov	r6, r5
  405222:	e6f9      	b.n	405018 <_realloc_r+0xc0>
  405224:	68a9      	ldr	r1, [r5, #8]
  405226:	f8ca 1010 	str.w	r1, [sl, #16]
  40522a:	68e9      	ldr	r1, [r5, #12]
  40522c:	f8ca 1014 	str.w	r1, [sl, #20]
  405230:	2a24      	cmp	r2, #36	; 0x24
  405232:	d00c      	beq.n	40524e <_realloc_r+0x2f6>
  405234:	3510      	adds	r5, #16
  405236:	f10a 0218 	add.w	r2, sl, #24
  40523a:	e7b9      	b.n	4051b0 <_realloc_r+0x258>
  40523c:	692b      	ldr	r3, [r5, #16]
  40523e:	6103      	str	r3, [r0, #16]
  405240:	696b      	ldr	r3, [r5, #20]
  405242:	6143      	str	r3, [r0, #20]
  405244:	f105 0218 	add.w	r2, r5, #24
  405248:	f100 0318 	add.w	r3, r0, #24
  40524c:	e6cb      	b.n	404fe6 <_realloc_r+0x8e>
  40524e:	692a      	ldr	r2, [r5, #16]
  405250:	f8ca 2018 	str.w	r2, [sl, #24]
  405254:	696a      	ldr	r2, [r5, #20]
  405256:	f8ca 201c 	str.w	r2, [sl, #28]
  40525a:	3518      	adds	r5, #24
  40525c:	f10a 0220 	add.w	r2, sl, #32
  405260:	e7a6      	b.n	4051b0 <_realloc_r+0x258>
  405262:	4632      	mov	r2, r6
  405264:	e77f      	b.n	405166 <_realloc_r+0x20e>
  405266:	4629      	mov	r1, r5
  405268:	4630      	mov	r0, r6
  40526a:	9301      	str	r3, [sp, #4]
  40526c:	f7ff fb0a 	bl	404884 <memmove>
  405270:	9b01      	ldr	r3, [sp, #4]
  405272:	e77e      	b.n	405172 <_realloc_r+0x21a>
  405274:	68a9      	ldr	r1, [r5, #8]
  405276:	f8ca 1010 	str.w	r1, [sl, #16]
  40527a:	68e9      	ldr	r1, [r5, #12]
  40527c:	f8ca 1014 	str.w	r1, [sl, #20]
  405280:	2a24      	cmp	r2, #36	; 0x24
  405282:	d003      	beq.n	40528c <_realloc_r+0x334>
  405284:	3510      	adds	r5, #16
  405286:	f10a 0218 	add.w	r2, sl, #24
  40528a:	e76c      	b.n	405166 <_realloc_r+0x20e>
  40528c:	692a      	ldr	r2, [r5, #16]
  40528e:	f8ca 2018 	str.w	r2, [sl, #24]
  405292:	696a      	ldr	r2, [r5, #20]
  405294:	f8ca 201c 	str.w	r2, [sl, #28]
  405298:	3518      	adds	r5, #24
  40529a:	f10a 0220 	add.w	r2, sl, #32
  40529e:	e762      	b.n	405166 <_realloc_r+0x20e>
  4052a0:	200005a8 	.word	0x200005a8

004052a4 <_sbrk_r>:
  4052a4:	b538      	push	{r3, r4, r5, lr}
  4052a6:	4c07      	ldr	r4, [pc, #28]	; (4052c4 <_sbrk_r+0x20>)
  4052a8:	2300      	movs	r3, #0
  4052aa:	4605      	mov	r5, r0
  4052ac:	4608      	mov	r0, r1
  4052ae:	6023      	str	r3, [r4, #0]
  4052b0:	f7fc f8ee 	bl	401490 <_sbrk>
  4052b4:	1c43      	adds	r3, r0, #1
  4052b6:	d000      	beq.n	4052ba <_sbrk_r+0x16>
  4052b8:	bd38      	pop	{r3, r4, r5, pc}
  4052ba:	6823      	ldr	r3, [r4, #0]
  4052bc:	2b00      	cmp	r3, #0
  4052be:	d0fb      	beq.n	4052b8 <_sbrk_r+0x14>
  4052c0:	602b      	str	r3, [r5, #0]
  4052c2:	bd38      	pop	{r3, r4, r5, pc}
  4052c4:	20000e84 	.word	0x20000e84

004052c8 <__ssprint_r>:
  4052c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4052cc:	6893      	ldr	r3, [r2, #8]
  4052ce:	b083      	sub	sp, #12
  4052d0:	4690      	mov	r8, r2
  4052d2:	2b00      	cmp	r3, #0
  4052d4:	d070      	beq.n	4053b8 <__ssprint_r+0xf0>
  4052d6:	4682      	mov	sl, r0
  4052d8:	460c      	mov	r4, r1
  4052da:	6817      	ldr	r7, [r2, #0]
  4052dc:	688d      	ldr	r5, [r1, #8]
  4052de:	6808      	ldr	r0, [r1, #0]
  4052e0:	e042      	b.n	405368 <__ssprint_r+0xa0>
  4052e2:	89a3      	ldrh	r3, [r4, #12]
  4052e4:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4052e8:	d02e      	beq.n	405348 <__ssprint_r+0x80>
  4052ea:	6965      	ldr	r5, [r4, #20]
  4052ec:	6921      	ldr	r1, [r4, #16]
  4052ee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  4052f2:	eba0 0b01 	sub.w	fp, r0, r1
  4052f6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  4052fa:	f10b 0001 	add.w	r0, fp, #1
  4052fe:	106d      	asrs	r5, r5, #1
  405300:	4430      	add	r0, r6
  405302:	42a8      	cmp	r0, r5
  405304:	462a      	mov	r2, r5
  405306:	bf84      	itt	hi
  405308:	4605      	movhi	r5, r0
  40530a:	462a      	movhi	r2, r5
  40530c:	055b      	lsls	r3, r3, #21
  40530e:	d538      	bpl.n	405382 <__ssprint_r+0xba>
  405310:	4611      	mov	r1, r2
  405312:	4650      	mov	r0, sl
  405314:	f7fe ff00 	bl	404118 <_malloc_r>
  405318:	2800      	cmp	r0, #0
  40531a:	d03c      	beq.n	405396 <__ssprint_r+0xce>
  40531c:	465a      	mov	r2, fp
  40531e:	6921      	ldr	r1, [r4, #16]
  405320:	9001      	str	r0, [sp, #4]
  405322:	f7ff fa15 	bl	404750 <memcpy>
  405326:	89a2      	ldrh	r2, [r4, #12]
  405328:	9b01      	ldr	r3, [sp, #4]
  40532a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40532e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  405332:	81a2      	strh	r2, [r4, #12]
  405334:	eba5 020b 	sub.w	r2, r5, fp
  405338:	eb03 000b 	add.w	r0, r3, fp
  40533c:	6165      	str	r5, [r4, #20]
  40533e:	6123      	str	r3, [r4, #16]
  405340:	6020      	str	r0, [r4, #0]
  405342:	60a2      	str	r2, [r4, #8]
  405344:	4635      	mov	r5, r6
  405346:	46b3      	mov	fp, r6
  405348:	465a      	mov	r2, fp
  40534a:	4649      	mov	r1, r9
  40534c:	f7ff fa9a 	bl	404884 <memmove>
  405350:	f8d8 3008 	ldr.w	r3, [r8, #8]
  405354:	68a2      	ldr	r2, [r4, #8]
  405356:	6820      	ldr	r0, [r4, #0]
  405358:	1b55      	subs	r5, r2, r5
  40535a:	4458      	add	r0, fp
  40535c:	1b9e      	subs	r6, r3, r6
  40535e:	60a5      	str	r5, [r4, #8]
  405360:	6020      	str	r0, [r4, #0]
  405362:	f8c8 6008 	str.w	r6, [r8, #8]
  405366:	b33e      	cbz	r6, 4053b8 <__ssprint_r+0xf0>
  405368:	687e      	ldr	r6, [r7, #4]
  40536a:	463b      	mov	r3, r7
  40536c:	3708      	adds	r7, #8
  40536e:	2e00      	cmp	r6, #0
  405370:	d0fa      	beq.n	405368 <__ssprint_r+0xa0>
  405372:	42ae      	cmp	r6, r5
  405374:	f8d3 9000 	ldr.w	r9, [r3]
  405378:	46ab      	mov	fp, r5
  40537a:	d2b2      	bcs.n	4052e2 <__ssprint_r+0x1a>
  40537c:	4635      	mov	r5, r6
  40537e:	46b3      	mov	fp, r6
  405380:	e7e2      	b.n	405348 <__ssprint_r+0x80>
  405382:	4650      	mov	r0, sl
  405384:	f7ff fde8 	bl	404f58 <_realloc_r>
  405388:	4603      	mov	r3, r0
  40538a:	2800      	cmp	r0, #0
  40538c:	d1d2      	bne.n	405334 <__ssprint_r+0x6c>
  40538e:	6921      	ldr	r1, [r4, #16]
  405390:	4650      	mov	r0, sl
  405392:	f7fe fdc9 	bl	403f28 <_free_r>
  405396:	230c      	movs	r3, #12
  405398:	f8ca 3000 	str.w	r3, [sl]
  40539c:	89a3      	ldrh	r3, [r4, #12]
  40539e:	2200      	movs	r2, #0
  4053a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4053a4:	f04f 30ff 	mov.w	r0, #4294967295
  4053a8:	81a3      	strh	r3, [r4, #12]
  4053aa:	f8c8 2008 	str.w	r2, [r8, #8]
  4053ae:	f8c8 2004 	str.w	r2, [r8, #4]
  4053b2:	b003      	add	sp, #12
  4053b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4053b8:	2000      	movs	r0, #0
  4053ba:	f8c8 0004 	str.w	r0, [r8, #4]
  4053be:	b003      	add	sp, #12
  4053c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004053c4 <__ascii_wctomb>:
  4053c4:	b121      	cbz	r1, 4053d0 <__ascii_wctomb+0xc>
  4053c6:	2aff      	cmp	r2, #255	; 0xff
  4053c8:	d804      	bhi.n	4053d4 <__ascii_wctomb+0x10>
  4053ca:	700a      	strb	r2, [r1, #0]
  4053cc:	2001      	movs	r0, #1
  4053ce:	4770      	bx	lr
  4053d0:	4608      	mov	r0, r1
  4053d2:	4770      	bx	lr
  4053d4:	238a      	movs	r3, #138	; 0x8a
  4053d6:	6003      	str	r3, [r0, #0]
  4053d8:	f04f 30ff 	mov.w	r0, #4294967295
  4053dc:	4770      	bx	lr
  4053de:	bf00      	nop

004053e0 <__register_exitproc>:
  4053e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4053e4:	4d2c      	ldr	r5, [pc, #176]	; (405498 <__register_exitproc+0xb8>)
  4053e6:	4606      	mov	r6, r0
  4053e8:	6828      	ldr	r0, [r5, #0]
  4053ea:	4698      	mov	r8, r3
  4053ec:	460f      	mov	r7, r1
  4053ee:	4691      	mov	r9, r2
  4053f0:	f7fe fe8e 	bl	404110 <__retarget_lock_acquire_recursive>
  4053f4:	4b29      	ldr	r3, [pc, #164]	; (40549c <__register_exitproc+0xbc>)
  4053f6:	681c      	ldr	r4, [r3, #0]
  4053f8:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4053fc:	2b00      	cmp	r3, #0
  4053fe:	d03e      	beq.n	40547e <__register_exitproc+0x9e>
  405400:	685a      	ldr	r2, [r3, #4]
  405402:	2a1f      	cmp	r2, #31
  405404:	dc1c      	bgt.n	405440 <__register_exitproc+0x60>
  405406:	f102 0e01 	add.w	lr, r2, #1
  40540a:	b176      	cbz	r6, 40542a <__register_exitproc+0x4a>
  40540c:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405410:	2401      	movs	r4, #1
  405412:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  405416:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40541a:	4094      	lsls	r4, r2
  40541c:	4320      	orrs	r0, r4
  40541e:	2e02      	cmp	r6, #2
  405420:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  405424:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  405428:	d023      	beq.n	405472 <__register_exitproc+0x92>
  40542a:	3202      	adds	r2, #2
  40542c:	f8c3 e004 	str.w	lr, [r3, #4]
  405430:	6828      	ldr	r0, [r5, #0]
  405432:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  405436:	f7fe fe6d 	bl	404114 <__retarget_lock_release_recursive>
  40543a:	2000      	movs	r0, #0
  40543c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405440:	4b17      	ldr	r3, [pc, #92]	; (4054a0 <__register_exitproc+0xc0>)
  405442:	b30b      	cbz	r3, 405488 <__register_exitproc+0xa8>
  405444:	f44f 70c8 	mov.w	r0, #400	; 0x190
  405448:	f3af 8000 	nop.w
  40544c:	4603      	mov	r3, r0
  40544e:	b1d8      	cbz	r0, 405488 <__register_exitproc+0xa8>
  405450:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  405454:	6002      	str	r2, [r0, #0]
  405456:	2100      	movs	r1, #0
  405458:	6041      	str	r1, [r0, #4]
  40545a:	460a      	mov	r2, r1
  40545c:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  405460:	f04f 0e01 	mov.w	lr, #1
  405464:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  405468:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  40546c:	2e00      	cmp	r6, #0
  40546e:	d0dc      	beq.n	40542a <__register_exitproc+0x4a>
  405470:	e7cc      	b.n	40540c <__register_exitproc+0x2c>
  405472:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  405476:	430c      	orrs	r4, r1
  405478:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  40547c:	e7d5      	b.n	40542a <__register_exitproc+0x4a>
  40547e:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  405482:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  405486:	e7bb      	b.n	405400 <__register_exitproc+0x20>
  405488:	6828      	ldr	r0, [r5, #0]
  40548a:	f7fe fe43 	bl	404114 <__retarget_lock_release_recursive>
  40548e:	f04f 30ff 	mov.w	r0, #4294967295
  405492:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405496:	bf00      	nop
  405498:	20000438 	.word	0x20000438
  40549c:	004068e4 	.word	0x004068e4
  4054a0:	00000000 	.word	0x00000000

004054a4 <_calloc_r>:
  4054a4:	b510      	push	{r4, lr}
  4054a6:	fb02 f101 	mul.w	r1, r2, r1
  4054aa:	f7fe fe35 	bl	404118 <_malloc_r>
  4054ae:	4604      	mov	r4, r0
  4054b0:	b1d8      	cbz	r0, 4054ea <_calloc_r+0x46>
  4054b2:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4054b6:	f022 0203 	bic.w	r2, r2, #3
  4054ba:	3a04      	subs	r2, #4
  4054bc:	2a24      	cmp	r2, #36	; 0x24
  4054be:	d818      	bhi.n	4054f2 <_calloc_r+0x4e>
  4054c0:	2a13      	cmp	r2, #19
  4054c2:	d914      	bls.n	4054ee <_calloc_r+0x4a>
  4054c4:	2300      	movs	r3, #0
  4054c6:	2a1b      	cmp	r2, #27
  4054c8:	6003      	str	r3, [r0, #0]
  4054ca:	6043      	str	r3, [r0, #4]
  4054cc:	d916      	bls.n	4054fc <_calloc_r+0x58>
  4054ce:	2a24      	cmp	r2, #36	; 0x24
  4054d0:	6083      	str	r3, [r0, #8]
  4054d2:	60c3      	str	r3, [r0, #12]
  4054d4:	bf11      	iteee	ne
  4054d6:	f100 0210 	addne.w	r2, r0, #16
  4054da:	6103      	streq	r3, [r0, #16]
  4054dc:	6143      	streq	r3, [r0, #20]
  4054de:	f100 0218 	addeq.w	r2, r0, #24
  4054e2:	2300      	movs	r3, #0
  4054e4:	6013      	str	r3, [r2, #0]
  4054e6:	6053      	str	r3, [r2, #4]
  4054e8:	6093      	str	r3, [r2, #8]
  4054ea:	4620      	mov	r0, r4
  4054ec:	bd10      	pop	{r4, pc}
  4054ee:	4602      	mov	r2, r0
  4054f0:	e7f7      	b.n	4054e2 <_calloc_r+0x3e>
  4054f2:	2100      	movs	r1, #0
  4054f4:	f7fc f9cc 	bl	401890 <memset>
  4054f8:	4620      	mov	r0, r4
  4054fa:	bd10      	pop	{r4, pc}
  4054fc:	f100 0208 	add.w	r2, r0, #8
  405500:	e7ef      	b.n	4054e2 <_calloc_r+0x3e>
  405502:	bf00      	nop

00405504 <__aeabi_drsub>:
  405504:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  405508:	e002      	b.n	405510 <__adddf3>
  40550a:	bf00      	nop

0040550c <__aeabi_dsub>:
  40550c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00405510 <__adddf3>:
  405510:	b530      	push	{r4, r5, lr}
  405512:	ea4f 0441 	mov.w	r4, r1, lsl #1
  405516:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40551a:	ea94 0f05 	teq	r4, r5
  40551e:	bf08      	it	eq
  405520:	ea90 0f02 	teqeq	r0, r2
  405524:	bf1f      	itttt	ne
  405526:	ea54 0c00 	orrsne.w	ip, r4, r0
  40552a:	ea55 0c02 	orrsne.w	ip, r5, r2
  40552e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  405532:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405536:	f000 80e2 	beq.w	4056fe <__adddf3+0x1ee>
  40553a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40553e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  405542:	bfb8      	it	lt
  405544:	426d      	neglt	r5, r5
  405546:	dd0c      	ble.n	405562 <__adddf3+0x52>
  405548:	442c      	add	r4, r5
  40554a:	ea80 0202 	eor.w	r2, r0, r2
  40554e:	ea81 0303 	eor.w	r3, r1, r3
  405552:	ea82 0000 	eor.w	r0, r2, r0
  405556:	ea83 0101 	eor.w	r1, r3, r1
  40555a:	ea80 0202 	eor.w	r2, r0, r2
  40555e:	ea81 0303 	eor.w	r3, r1, r3
  405562:	2d36      	cmp	r5, #54	; 0x36
  405564:	bf88      	it	hi
  405566:	bd30      	pophi	{r4, r5, pc}
  405568:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40556c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405570:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  405574:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  405578:	d002      	beq.n	405580 <__adddf3+0x70>
  40557a:	4240      	negs	r0, r0
  40557c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405580:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  405584:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405588:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40558c:	d002      	beq.n	405594 <__adddf3+0x84>
  40558e:	4252      	negs	r2, r2
  405590:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  405594:	ea94 0f05 	teq	r4, r5
  405598:	f000 80a7 	beq.w	4056ea <__adddf3+0x1da>
  40559c:	f1a4 0401 	sub.w	r4, r4, #1
  4055a0:	f1d5 0e20 	rsbs	lr, r5, #32
  4055a4:	db0d      	blt.n	4055c2 <__adddf3+0xb2>
  4055a6:	fa02 fc0e 	lsl.w	ip, r2, lr
  4055aa:	fa22 f205 	lsr.w	r2, r2, r5
  4055ae:	1880      	adds	r0, r0, r2
  4055b0:	f141 0100 	adc.w	r1, r1, #0
  4055b4:	fa03 f20e 	lsl.w	r2, r3, lr
  4055b8:	1880      	adds	r0, r0, r2
  4055ba:	fa43 f305 	asr.w	r3, r3, r5
  4055be:	4159      	adcs	r1, r3
  4055c0:	e00e      	b.n	4055e0 <__adddf3+0xd0>
  4055c2:	f1a5 0520 	sub.w	r5, r5, #32
  4055c6:	f10e 0e20 	add.w	lr, lr, #32
  4055ca:	2a01      	cmp	r2, #1
  4055cc:	fa03 fc0e 	lsl.w	ip, r3, lr
  4055d0:	bf28      	it	cs
  4055d2:	f04c 0c02 	orrcs.w	ip, ip, #2
  4055d6:	fa43 f305 	asr.w	r3, r3, r5
  4055da:	18c0      	adds	r0, r0, r3
  4055dc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4055e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4055e4:	d507      	bpl.n	4055f6 <__adddf3+0xe6>
  4055e6:	f04f 0e00 	mov.w	lr, #0
  4055ea:	f1dc 0c00 	rsbs	ip, ip, #0
  4055ee:	eb7e 0000 	sbcs.w	r0, lr, r0
  4055f2:	eb6e 0101 	sbc.w	r1, lr, r1
  4055f6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4055fa:	d31b      	bcc.n	405634 <__adddf3+0x124>
  4055fc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  405600:	d30c      	bcc.n	40561c <__adddf3+0x10c>
  405602:	0849      	lsrs	r1, r1, #1
  405604:	ea5f 0030 	movs.w	r0, r0, rrx
  405608:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40560c:	f104 0401 	add.w	r4, r4, #1
  405610:	ea4f 5244 	mov.w	r2, r4, lsl #21
  405614:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  405618:	f080 809a 	bcs.w	405750 <__adddf3+0x240>
  40561c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  405620:	bf08      	it	eq
  405622:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405626:	f150 0000 	adcs.w	r0, r0, #0
  40562a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40562e:	ea41 0105 	orr.w	r1, r1, r5
  405632:	bd30      	pop	{r4, r5, pc}
  405634:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  405638:	4140      	adcs	r0, r0
  40563a:	eb41 0101 	adc.w	r1, r1, r1
  40563e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405642:	f1a4 0401 	sub.w	r4, r4, #1
  405646:	d1e9      	bne.n	40561c <__adddf3+0x10c>
  405648:	f091 0f00 	teq	r1, #0
  40564c:	bf04      	itt	eq
  40564e:	4601      	moveq	r1, r0
  405650:	2000      	moveq	r0, #0
  405652:	fab1 f381 	clz	r3, r1
  405656:	bf08      	it	eq
  405658:	3320      	addeq	r3, #32
  40565a:	f1a3 030b 	sub.w	r3, r3, #11
  40565e:	f1b3 0220 	subs.w	r2, r3, #32
  405662:	da0c      	bge.n	40567e <__adddf3+0x16e>
  405664:	320c      	adds	r2, #12
  405666:	dd08      	ble.n	40567a <__adddf3+0x16a>
  405668:	f102 0c14 	add.w	ip, r2, #20
  40566c:	f1c2 020c 	rsb	r2, r2, #12
  405670:	fa01 f00c 	lsl.w	r0, r1, ip
  405674:	fa21 f102 	lsr.w	r1, r1, r2
  405678:	e00c      	b.n	405694 <__adddf3+0x184>
  40567a:	f102 0214 	add.w	r2, r2, #20
  40567e:	bfd8      	it	le
  405680:	f1c2 0c20 	rsble	ip, r2, #32
  405684:	fa01 f102 	lsl.w	r1, r1, r2
  405688:	fa20 fc0c 	lsr.w	ip, r0, ip
  40568c:	bfdc      	itt	le
  40568e:	ea41 010c 	orrle.w	r1, r1, ip
  405692:	4090      	lslle	r0, r2
  405694:	1ae4      	subs	r4, r4, r3
  405696:	bfa2      	ittt	ge
  405698:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40569c:	4329      	orrge	r1, r5
  40569e:	bd30      	popge	{r4, r5, pc}
  4056a0:	ea6f 0404 	mvn.w	r4, r4
  4056a4:	3c1f      	subs	r4, #31
  4056a6:	da1c      	bge.n	4056e2 <__adddf3+0x1d2>
  4056a8:	340c      	adds	r4, #12
  4056aa:	dc0e      	bgt.n	4056ca <__adddf3+0x1ba>
  4056ac:	f104 0414 	add.w	r4, r4, #20
  4056b0:	f1c4 0220 	rsb	r2, r4, #32
  4056b4:	fa20 f004 	lsr.w	r0, r0, r4
  4056b8:	fa01 f302 	lsl.w	r3, r1, r2
  4056bc:	ea40 0003 	orr.w	r0, r0, r3
  4056c0:	fa21 f304 	lsr.w	r3, r1, r4
  4056c4:	ea45 0103 	orr.w	r1, r5, r3
  4056c8:	bd30      	pop	{r4, r5, pc}
  4056ca:	f1c4 040c 	rsb	r4, r4, #12
  4056ce:	f1c4 0220 	rsb	r2, r4, #32
  4056d2:	fa20 f002 	lsr.w	r0, r0, r2
  4056d6:	fa01 f304 	lsl.w	r3, r1, r4
  4056da:	ea40 0003 	orr.w	r0, r0, r3
  4056de:	4629      	mov	r1, r5
  4056e0:	bd30      	pop	{r4, r5, pc}
  4056e2:	fa21 f004 	lsr.w	r0, r1, r4
  4056e6:	4629      	mov	r1, r5
  4056e8:	bd30      	pop	{r4, r5, pc}
  4056ea:	f094 0f00 	teq	r4, #0
  4056ee:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4056f2:	bf06      	itte	eq
  4056f4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4056f8:	3401      	addeq	r4, #1
  4056fa:	3d01      	subne	r5, #1
  4056fc:	e74e      	b.n	40559c <__adddf3+0x8c>
  4056fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405702:	bf18      	it	ne
  405704:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405708:	d029      	beq.n	40575e <__adddf3+0x24e>
  40570a:	ea94 0f05 	teq	r4, r5
  40570e:	bf08      	it	eq
  405710:	ea90 0f02 	teqeq	r0, r2
  405714:	d005      	beq.n	405722 <__adddf3+0x212>
  405716:	ea54 0c00 	orrs.w	ip, r4, r0
  40571a:	bf04      	itt	eq
  40571c:	4619      	moveq	r1, r3
  40571e:	4610      	moveq	r0, r2
  405720:	bd30      	pop	{r4, r5, pc}
  405722:	ea91 0f03 	teq	r1, r3
  405726:	bf1e      	ittt	ne
  405728:	2100      	movne	r1, #0
  40572a:	2000      	movne	r0, #0
  40572c:	bd30      	popne	{r4, r5, pc}
  40572e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  405732:	d105      	bne.n	405740 <__adddf3+0x230>
  405734:	0040      	lsls	r0, r0, #1
  405736:	4149      	adcs	r1, r1
  405738:	bf28      	it	cs
  40573a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40573e:	bd30      	pop	{r4, r5, pc}
  405740:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  405744:	bf3c      	itt	cc
  405746:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40574a:	bd30      	popcc	{r4, r5, pc}
  40574c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405750:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  405754:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405758:	f04f 0000 	mov.w	r0, #0
  40575c:	bd30      	pop	{r4, r5, pc}
  40575e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405762:	bf1a      	itte	ne
  405764:	4619      	movne	r1, r3
  405766:	4610      	movne	r0, r2
  405768:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40576c:	bf1c      	itt	ne
  40576e:	460b      	movne	r3, r1
  405770:	4602      	movne	r2, r0
  405772:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  405776:	bf06      	itte	eq
  405778:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40577c:	ea91 0f03 	teqeq	r1, r3
  405780:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  405784:	bd30      	pop	{r4, r5, pc}
  405786:	bf00      	nop

00405788 <__aeabi_ui2d>:
  405788:	f090 0f00 	teq	r0, #0
  40578c:	bf04      	itt	eq
  40578e:	2100      	moveq	r1, #0
  405790:	4770      	bxeq	lr
  405792:	b530      	push	{r4, r5, lr}
  405794:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405798:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40579c:	f04f 0500 	mov.w	r5, #0
  4057a0:	f04f 0100 	mov.w	r1, #0
  4057a4:	e750      	b.n	405648 <__adddf3+0x138>
  4057a6:	bf00      	nop

004057a8 <__aeabi_i2d>:
  4057a8:	f090 0f00 	teq	r0, #0
  4057ac:	bf04      	itt	eq
  4057ae:	2100      	moveq	r1, #0
  4057b0:	4770      	bxeq	lr
  4057b2:	b530      	push	{r4, r5, lr}
  4057b4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4057b8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4057bc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4057c0:	bf48      	it	mi
  4057c2:	4240      	negmi	r0, r0
  4057c4:	f04f 0100 	mov.w	r1, #0
  4057c8:	e73e      	b.n	405648 <__adddf3+0x138>
  4057ca:	bf00      	nop

004057cc <__aeabi_f2d>:
  4057cc:	0042      	lsls	r2, r0, #1
  4057ce:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4057d2:	ea4f 0131 	mov.w	r1, r1, rrx
  4057d6:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4057da:	bf1f      	itttt	ne
  4057dc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4057e0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4057e4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4057e8:	4770      	bxne	lr
  4057ea:	f092 0f00 	teq	r2, #0
  4057ee:	bf14      	ite	ne
  4057f0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4057f4:	4770      	bxeq	lr
  4057f6:	b530      	push	{r4, r5, lr}
  4057f8:	f44f 7460 	mov.w	r4, #896	; 0x380
  4057fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405800:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405804:	e720      	b.n	405648 <__adddf3+0x138>
  405806:	bf00      	nop

00405808 <__aeabi_ul2d>:
  405808:	ea50 0201 	orrs.w	r2, r0, r1
  40580c:	bf08      	it	eq
  40580e:	4770      	bxeq	lr
  405810:	b530      	push	{r4, r5, lr}
  405812:	f04f 0500 	mov.w	r5, #0
  405816:	e00a      	b.n	40582e <__aeabi_l2d+0x16>

00405818 <__aeabi_l2d>:
  405818:	ea50 0201 	orrs.w	r2, r0, r1
  40581c:	bf08      	it	eq
  40581e:	4770      	bxeq	lr
  405820:	b530      	push	{r4, r5, lr}
  405822:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  405826:	d502      	bpl.n	40582e <__aeabi_l2d+0x16>
  405828:	4240      	negs	r0, r0
  40582a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40582e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405832:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405836:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40583a:	f43f aedc 	beq.w	4055f6 <__adddf3+0xe6>
  40583e:	f04f 0203 	mov.w	r2, #3
  405842:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405846:	bf18      	it	ne
  405848:	3203      	addne	r2, #3
  40584a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40584e:	bf18      	it	ne
  405850:	3203      	addne	r2, #3
  405852:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  405856:	f1c2 0320 	rsb	r3, r2, #32
  40585a:	fa00 fc03 	lsl.w	ip, r0, r3
  40585e:	fa20 f002 	lsr.w	r0, r0, r2
  405862:	fa01 fe03 	lsl.w	lr, r1, r3
  405866:	ea40 000e 	orr.w	r0, r0, lr
  40586a:	fa21 f102 	lsr.w	r1, r1, r2
  40586e:	4414      	add	r4, r2
  405870:	e6c1      	b.n	4055f6 <__adddf3+0xe6>
  405872:	bf00      	nop

00405874 <__aeabi_dmul>:
  405874:	b570      	push	{r4, r5, r6, lr}
  405876:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40587a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40587e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405882:	bf1d      	ittte	ne
  405884:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405888:	ea94 0f0c 	teqne	r4, ip
  40588c:	ea95 0f0c 	teqne	r5, ip
  405890:	f000 f8de 	bleq	405a50 <__aeabi_dmul+0x1dc>
  405894:	442c      	add	r4, r5
  405896:	ea81 0603 	eor.w	r6, r1, r3
  40589a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40589e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4058a2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4058a6:	bf18      	it	ne
  4058a8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4058ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4058b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4058b4:	d038      	beq.n	405928 <__aeabi_dmul+0xb4>
  4058b6:	fba0 ce02 	umull	ip, lr, r0, r2
  4058ba:	f04f 0500 	mov.w	r5, #0
  4058be:	fbe1 e502 	umlal	lr, r5, r1, r2
  4058c2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4058c6:	fbe0 e503 	umlal	lr, r5, r0, r3
  4058ca:	f04f 0600 	mov.w	r6, #0
  4058ce:	fbe1 5603 	umlal	r5, r6, r1, r3
  4058d2:	f09c 0f00 	teq	ip, #0
  4058d6:	bf18      	it	ne
  4058d8:	f04e 0e01 	orrne.w	lr, lr, #1
  4058dc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4058e0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4058e4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4058e8:	d204      	bcs.n	4058f4 <__aeabi_dmul+0x80>
  4058ea:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4058ee:	416d      	adcs	r5, r5
  4058f0:	eb46 0606 	adc.w	r6, r6, r6
  4058f4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4058f8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4058fc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  405900:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  405904:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  405908:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40590c:	bf88      	it	hi
  40590e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405912:	d81e      	bhi.n	405952 <__aeabi_dmul+0xde>
  405914:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  405918:	bf08      	it	eq
  40591a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40591e:	f150 0000 	adcs.w	r0, r0, #0
  405922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405926:	bd70      	pop	{r4, r5, r6, pc}
  405928:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40592c:	ea46 0101 	orr.w	r1, r6, r1
  405930:	ea40 0002 	orr.w	r0, r0, r2
  405934:	ea81 0103 	eor.w	r1, r1, r3
  405938:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40593c:	bfc2      	ittt	gt
  40593e:	ebd4 050c 	rsbsgt	r5, r4, ip
  405942:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405946:	bd70      	popgt	{r4, r5, r6, pc}
  405948:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40594c:	f04f 0e00 	mov.w	lr, #0
  405950:	3c01      	subs	r4, #1
  405952:	f300 80ab 	bgt.w	405aac <__aeabi_dmul+0x238>
  405956:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40595a:	bfde      	ittt	le
  40595c:	2000      	movle	r0, #0
  40595e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  405962:	bd70      	pople	{r4, r5, r6, pc}
  405964:	f1c4 0400 	rsb	r4, r4, #0
  405968:	3c20      	subs	r4, #32
  40596a:	da35      	bge.n	4059d8 <__aeabi_dmul+0x164>
  40596c:	340c      	adds	r4, #12
  40596e:	dc1b      	bgt.n	4059a8 <__aeabi_dmul+0x134>
  405970:	f104 0414 	add.w	r4, r4, #20
  405974:	f1c4 0520 	rsb	r5, r4, #32
  405978:	fa00 f305 	lsl.w	r3, r0, r5
  40597c:	fa20 f004 	lsr.w	r0, r0, r4
  405980:	fa01 f205 	lsl.w	r2, r1, r5
  405984:	ea40 0002 	orr.w	r0, r0, r2
  405988:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40598c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405990:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405994:	fa21 f604 	lsr.w	r6, r1, r4
  405998:	eb42 0106 	adc.w	r1, r2, r6
  40599c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4059a0:	bf08      	it	eq
  4059a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4059a6:	bd70      	pop	{r4, r5, r6, pc}
  4059a8:	f1c4 040c 	rsb	r4, r4, #12
  4059ac:	f1c4 0520 	rsb	r5, r4, #32
  4059b0:	fa00 f304 	lsl.w	r3, r0, r4
  4059b4:	fa20 f005 	lsr.w	r0, r0, r5
  4059b8:	fa01 f204 	lsl.w	r2, r1, r4
  4059bc:	ea40 0002 	orr.w	r0, r0, r2
  4059c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4059c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4059c8:	f141 0100 	adc.w	r1, r1, #0
  4059cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4059d0:	bf08      	it	eq
  4059d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4059d6:	bd70      	pop	{r4, r5, r6, pc}
  4059d8:	f1c4 0520 	rsb	r5, r4, #32
  4059dc:	fa00 f205 	lsl.w	r2, r0, r5
  4059e0:	ea4e 0e02 	orr.w	lr, lr, r2
  4059e4:	fa20 f304 	lsr.w	r3, r0, r4
  4059e8:	fa01 f205 	lsl.w	r2, r1, r5
  4059ec:	ea43 0302 	orr.w	r3, r3, r2
  4059f0:	fa21 f004 	lsr.w	r0, r1, r4
  4059f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4059f8:	fa21 f204 	lsr.w	r2, r1, r4
  4059fc:	ea20 0002 	bic.w	r0, r0, r2
  405a00:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  405a04:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405a08:	bf08      	it	eq
  405a0a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405a0e:	bd70      	pop	{r4, r5, r6, pc}
  405a10:	f094 0f00 	teq	r4, #0
  405a14:	d10f      	bne.n	405a36 <__aeabi_dmul+0x1c2>
  405a16:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  405a1a:	0040      	lsls	r0, r0, #1
  405a1c:	eb41 0101 	adc.w	r1, r1, r1
  405a20:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405a24:	bf08      	it	eq
  405a26:	3c01      	subeq	r4, #1
  405a28:	d0f7      	beq.n	405a1a <__aeabi_dmul+0x1a6>
  405a2a:	ea41 0106 	orr.w	r1, r1, r6
  405a2e:	f095 0f00 	teq	r5, #0
  405a32:	bf18      	it	ne
  405a34:	4770      	bxne	lr
  405a36:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  405a3a:	0052      	lsls	r2, r2, #1
  405a3c:	eb43 0303 	adc.w	r3, r3, r3
  405a40:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  405a44:	bf08      	it	eq
  405a46:	3d01      	subeq	r5, #1
  405a48:	d0f7      	beq.n	405a3a <__aeabi_dmul+0x1c6>
  405a4a:	ea43 0306 	orr.w	r3, r3, r6
  405a4e:	4770      	bx	lr
  405a50:	ea94 0f0c 	teq	r4, ip
  405a54:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405a58:	bf18      	it	ne
  405a5a:	ea95 0f0c 	teqne	r5, ip
  405a5e:	d00c      	beq.n	405a7a <__aeabi_dmul+0x206>
  405a60:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405a64:	bf18      	it	ne
  405a66:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405a6a:	d1d1      	bne.n	405a10 <__aeabi_dmul+0x19c>
  405a6c:	ea81 0103 	eor.w	r1, r1, r3
  405a70:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405a74:	f04f 0000 	mov.w	r0, #0
  405a78:	bd70      	pop	{r4, r5, r6, pc}
  405a7a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405a7e:	bf06      	itte	eq
  405a80:	4610      	moveq	r0, r2
  405a82:	4619      	moveq	r1, r3
  405a84:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405a88:	d019      	beq.n	405abe <__aeabi_dmul+0x24a>
  405a8a:	ea94 0f0c 	teq	r4, ip
  405a8e:	d102      	bne.n	405a96 <__aeabi_dmul+0x222>
  405a90:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  405a94:	d113      	bne.n	405abe <__aeabi_dmul+0x24a>
  405a96:	ea95 0f0c 	teq	r5, ip
  405a9a:	d105      	bne.n	405aa8 <__aeabi_dmul+0x234>
  405a9c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  405aa0:	bf1c      	itt	ne
  405aa2:	4610      	movne	r0, r2
  405aa4:	4619      	movne	r1, r3
  405aa6:	d10a      	bne.n	405abe <__aeabi_dmul+0x24a>
  405aa8:	ea81 0103 	eor.w	r1, r1, r3
  405aac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405ab0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405ab4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405ab8:	f04f 0000 	mov.w	r0, #0
  405abc:	bd70      	pop	{r4, r5, r6, pc}
  405abe:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405ac2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  405ac6:	bd70      	pop	{r4, r5, r6, pc}

00405ac8 <__aeabi_ddiv>:
  405ac8:	b570      	push	{r4, r5, r6, lr}
  405aca:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405ace:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405ad2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405ad6:	bf1d      	ittte	ne
  405ad8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405adc:	ea94 0f0c 	teqne	r4, ip
  405ae0:	ea95 0f0c 	teqne	r5, ip
  405ae4:	f000 f8a7 	bleq	405c36 <__aeabi_ddiv+0x16e>
  405ae8:	eba4 0405 	sub.w	r4, r4, r5
  405aec:	ea81 0e03 	eor.w	lr, r1, r3
  405af0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405af4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405af8:	f000 8088 	beq.w	405c0c <__aeabi_ddiv+0x144>
  405afc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405b00:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  405b04:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  405b08:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  405b0c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  405b10:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  405b14:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  405b18:	ea4f 2600 	mov.w	r6, r0, lsl #8
  405b1c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  405b20:	429d      	cmp	r5, r3
  405b22:	bf08      	it	eq
  405b24:	4296      	cmpeq	r6, r2
  405b26:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  405b2a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  405b2e:	d202      	bcs.n	405b36 <__aeabi_ddiv+0x6e>
  405b30:	085b      	lsrs	r3, r3, #1
  405b32:	ea4f 0232 	mov.w	r2, r2, rrx
  405b36:	1ab6      	subs	r6, r6, r2
  405b38:	eb65 0503 	sbc.w	r5, r5, r3
  405b3c:	085b      	lsrs	r3, r3, #1
  405b3e:	ea4f 0232 	mov.w	r2, r2, rrx
  405b42:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  405b46:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  405b4a:	ebb6 0e02 	subs.w	lr, r6, r2
  405b4e:	eb75 0e03 	sbcs.w	lr, r5, r3
  405b52:	bf22      	ittt	cs
  405b54:	1ab6      	subcs	r6, r6, r2
  405b56:	4675      	movcs	r5, lr
  405b58:	ea40 000c 	orrcs.w	r0, r0, ip
  405b5c:	085b      	lsrs	r3, r3, #1
  405b5e:	ea4f 0232 	mov.w	r2, r2, rrx
  405b62:	ebb6 0e02 	subs.w	lr, r6, r2
  405b66:	eb75 0e03 	sbcs.w	lr, r5, r3
  405b6a:	bf22      	ittt	cs
  405b6c:	1ab6      	subcs	r6, r6, r2
  405b6e:	4675      	movcs	r5, lr
  405b70:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  405b74:	085b      	lsrs	r3, r3, #1
  405b76:	ea4f 0232 	mov.w	r2, r2, rrx
  405b7a:	ebb6 0e02 	subs.w	lr, r6, r2
  405b7e:	eb75 0e03 	sbcs.w	lr, r5, r3
  405b82:	bf22      	ittt	cs
  405b84:	1ab6      	subcs	r6, r6, r2
  405b86:	4675      	movcs	r5, lr
  405b88:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  405b8c:	085b      	lsrs	r3, r3, #1
  405b8e:	ea4f 0232 	mov.w	r2, r2, rrx
  405b92:	ebb6 0e02 	subs.w	lr, r6, r2
  405b96:	eb75 0e03 	sbcs.w	lr, r5, r3
  405b9a:	bf22      	ittt	cs
  405b9c:	1ab6      	subcs	r6, r6, r2
  405b9e:	4675      	movcs	r5, lr
  405ba0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  405ba4:	ea55 0e06 	orrs.w	lr, r5, r6
  405ba8:	d018      	beq.n	405bdc <__aeabi_ddiv+0x114>
  405baa:	ea4f 1505 	mov.w	r5, r5, lsl #4
  405bae:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  405bb2:	ea4f 1606 	mov.w	r6, r6, lsl #4
  405bb6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  405bba:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  405bbe:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  405bc2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  405bc6:	d1c0      	bne.n	405b4a <__aeabi_ddiv+0x82>
  405bc8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405bcc:	d10b      	bne.n	405be6 <__aeabi_ddiv+0x11e>
  405bce:	ea41 0100 	orr.w	r1, r1, r0
  405bd2:	f04f 0000 	mov.w	r0, #0
  405bd6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  405bda:	e7b6      	b.n	405b4a <__aeabi_ddiv+0x82>
  405bdc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405be0:	bf04      	itt	eq
  405be2:	4301      	orreq	r1, r0
  405be4:	2000      	moveq	r0, #0
  405be6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405bea:	bf88      	it	hi
  405bec:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405bf0:	f63f aeaf 	bhi.w	405952 <__aeabi_dmul+0xde>
  405bf4:	ebb5 0c03 	subs.w	ip, r5, r3
  405bf8:	bf04      	itt	eq
  405bfa:	ebb6 0c02 	subseq.w	ip, r6, r2
  405bfe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405c02:	f150 0000 	adcs.w	r0, r0, #0
  405c06:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405c0a:	bd70      	pop	{r4, r5, r6, pc}
  405c0c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  405c10:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  405c14:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  405c18:	bfc2      	ittt	gt
  405c1a:	ebd4 050c 	rsbsgt	r5, r4, ip
  405c1e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405c22:	bd70      	popgt	{r4, r5, r6, pc}
  405c24:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405c28:	f04f 0e00 	mov.w	lr, #0
  405c2c:	3c01      	subs	r4, #1
  405c2e:	e690      	b.n	405952 <__aeabi_dmul+0xde>
  405c30:	ea45 0e06 	orr.w	lr, r5, r6
  405c34:	e68d      	b.n	405952 <__aeabi_dmul+0xde>
  405c36:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405c3a:	ea94 0f0c 	teq	r4, ip
  405c3e:	bf08      	it	eq
  405c40:	ea95 0f0c 	teqeq	r5, ip
  405c44:	f43f af3b 	beq.w	405abe <__aeabi_dmul+0x24a>
  405c48:	ea94 0f0c 	teq	r4, ip
  405c4c:	d10a      	bne.n	405c64 <__aeabi_ddiv+0x19c>
  405c4e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  405c52:	f47f af34 	bne.w	405abe <__aeabi_dmul+0x24a>
  405c56:	ea95 0f0c 	teq	r5, ip
  405c5a:	f47f af25 	bne.w	405aa8 <__aeabi_dmul+0x234>
  405c5e:	4610      	mov	r0, r2
  405c60:	4619      	mov	r1, r3
  405c62:	e72c      	b.n	405abe <__aeabi_dmul+0x24a>
  405c64:	ea95 0f0c 	teq	r5, ip
  405c68:	d106      	bne.n	405c78 <__aeabi_ddiv+0x1b0>
  405c6a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405c6e:	f43f aefd 	beq.w	405a6c <__aeabi_dmul+0x1f8>
  405c72:	4610      	mov	r0, r2
  405c74:	4619      	mov	r1, r3
  405c76:	e722      	b.n	405abe <__aeabi_dmul+0x24a>
  405c78:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405c7c:	bf18      	it	ne
  405c7e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405c82:	f47f aec5 	bne.w	405a10 <__aeabi_dmul+0x19c>
  405c86:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  405c8a:	f47f af0d 	bne.w	405aa8 <__aeabi_dmul+0x234>
  405c8e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  405c92:	f47f aeeb 	bne.w	405a6c <__aeabi_dmul+0x1f8>
  405c96:	e712      	b.n	405abe <__aeabi_dmul+0x24a>

00405c98 <__gedf2>:
  405c98:	f04f 3cff 	mov.w	ip, #4294967295
  405c9c:	e006      	b.n	405cac <__cmpdf2+0x4>
  405c9e:	bf00      	nop

00405ca0 <__ledf2>:
  405ca0:	f04f 0c01 	mov.w	ip, #1
  405ca4:	e002      	b.n	405cac <__cmpdf2+0x4>
  405ca6:	bf00      	nop

00405ca8 <__cmpdf2>:
  405ca8:	f04f 0c01 	mov.w	ip, #1
  405cac:	f84d cd04 	str.w	ip, [sp, #-4]!
  405cb0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405cb4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405cb8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405cbc:	bf18      	it	ne
  405cbe:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  405cc2:	d01b      	beq.n	405cfc <__cmpdf2+0x54>
  405cc4:	b001      	add	sp, #4
  405cc6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  405cca:	bf0c      	ite	eq
  405ccc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  405cd0:	ea91 0f03 	teqne	r1, r3
  405cd4:	bf02      	ittt	eq
  405cd6:	ea90 0f02 	teqeq	r0, r2
  405cda:	2000      	moveq	r0, #0
  405cdc:	4770      	bxeq	lr
  405cde:	f110 0f00 	cmn.w	r0, #0
  405ce2:	ea91 0f03 	teq	r1, r3
  405ce6:	bf58      	it	pl
  405ce8:	4299      	cmppl	r1, r3
  405cea:	bf08      	it	eq
  405cec:	4290      	cmpeq	r0, r2
  405cee:	bf2c      	ite	cs
  405cf0:	17d8      	asrcs	r0, r3, #31
  405cf2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  405cf6:	f040 0001 	orr.w	r0, r0, #1
  405cfa:	4770      	bx	lr
  405cfc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405d00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405d04:	d102      	bne.n	405d0c <__cmpdf2+0x64>
  405d06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405d0a:	d107      	bne.n	405d1c <__cmpdf2+0x74>
  405d0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405d10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405d14:	d1d6      	bne.n	405cc4 <__cmpdf2+0x1c>
  405d16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405d1a:	d0d3      	beq.n	405cc4 <__cmpdf2+0x1c>
  405d1c:	f85d 0b04 	ldr.w	r0, [sp], #4
  405d20:	4770      	bx	lr
  405d22:	bf00      	nop

00405d24 <__aeabi_cdrcmple>:
  405d24:	4684      	mov	ip, r0
  405d26:	4610      	mov	r0, r2
  405d28:	4662      	mov	r2, ip
  405d2a:	468c      	mov	ip, r1
  405d2c:	4619      	mov	r1, r3
  405d2e:	4663      	mov	r3, ip
  405d30:	e000      	b.n	405d34 <__aeabi_cdcmpeq>
  405d32:	bf00      	nop

00405d34 <__aeabi_cdcmpeq>:
  405d34:	b501      	push	{r0, lr}
  405d36:	f7ff ffb7 	bl	405ca8 <__cmpdf2>
  405d3a:	2800      	cmp	r0, #0
  405d3c:	bf48      	it	mi
  405d3e:	f110 0f00 	cmnmi.w	r0, #0
  405d42:	bd01      	pop	{r0, pc}

00405d44 <__aeabi_dcmpeq>:
  405d44:	f84d ed08 	str.w	lr, [sp, #-8]!
  405d48:	f7ff fff4 	bl	405d34 <__aeabi_cdcmpeq>
  405d4c:	bf0c      	ite	eq
  405d4e:	2001      	moveq	r0, #1
  405d50:	2000      	movne	r0, #0
  405d52:	f85d fb08 	ldr.w	pc, [sp], #8
  405d56:	bf00      	nop

00405d58 <__aeabi_dcmplt>:
  405d58:	f84d ed08 	str.w	lr, [sp, #-8]!
  405d5c:	f7ff ffea 	bl	405d34 <__aeabi_cdcmpeq>
  405d60:	bf34      	ite	cc
  405d62:	2001      	movcc	r0, #1
  405d64:	2000      	movcs	r0, #0
  405d66:	f85d fb08 	ldr.w	pc, [sp], #8
  405d6a:	bf00      	nop

00405d6c <__aeabi_dcmple>:
  405d6c:	f84d ed08 	str.w	lr, [sp, #-8]!
  405d70:	f7ff ffe0 	bl	405d34 <__aeabi_cdcmpeq>
  405d74:	bf94      	ite	ls
  405d76:	2001      	movls	r0, #1
  405d78:	2000      	movhi	r0, #0
  405d7a:	f85d fb08 	ldr.w	pc, [sp], #8
  405d7e:	bf00      	nop

00405d80 <__aeabi_dcmpge>:
  405d80:	f84d ed08 	str.w	lr, [sp, #-8]!
  405d84:	f7ff ffce 	bl	405d24 <__aeabi_cdrcmple>
  405d88:	bf94      	ite	ls
  405d8a:	2001      	movls	r0, #1
  405d8c:	2000      	movhi	r0, #0
  405d8e:	f85d fb08 	ldr.w	pc, [sp], #8
  405d92:	bf00      	nop

00405d94 <__aeabi_dcmpgt>:
  405d94:	f84d ed08 	str.w	lr, [sp, #-8]!
  405d98:	f7ff ffc4 	bl	405d24 <__aeabi_cdrcmple>
  405d9c:	bf34      	ite	cc
  405d9e:	2001      	movcc	r0, #1
  405da0:	2000      	movcs	r0, #0
  405da2:	f85d fb08 	ldr.w	pc, [sp], #8
  405da6:	bf00      	nop

00405da8 <__aeabi_dcmpun>:
  405da8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405dac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405db0:	d102      	bne.n	405db8 <__aeabi_dcmpun+0x10>
  405db2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405db6:	d10a      	bne.n	405dce <__aeabi_dcmpun+0x26>
  405db8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405dbc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405dc0:	d102      	bne.n	405dc8 <__aeabi_dcmpun+0x20>
  405dc2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405dc6:	d102      	bne.n	405dce <__aeabi_dcmpun+0x26>
  405dc8:	f04f 0000 	mov.w	r0, #0
  405dcc:	4770      	bx	lr
  405dce:	f04f 0001 	mov.w	r0, #1
  405dd2:	4770      	bx	lr

00405dd4 <__aeabi_d2iz>:
  405dd4:	ea4f 0241 	mov.w	r2, r1, lsl #1
  405dd8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  405ddc:	d215      	bcs.n	405e0a <__aeabi_d2iz+0x36>
  405dde:	d511      	bpl.n	405e04 <__aeabi_d2iz+0x30>
  405de0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  405de4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  405de8:	d912      	bls.n	405e10 <__aeabi_d2iz+0x3c>
  405dea:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  405dee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  405df2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  405df6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405dfa:	fa23 f002 	lsr.w	r0, r3, r2
  405dfe:	bf18      	it	ne
  405e00:	4240      	negne	r0, r0
  405e02:	4770      	bx	lr
  405e04:	f04f 0000 	mov.w	r0, #0
  405e08:	4770      	bx	lr
  405e0a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  405e0e:	d105      	bne.n	405e1c <__aeabi_d2iz+0x48>
  405e10:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  405e14:	bf08      	it	eq
  405e16:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  405e1a:	4770      	bx	lr
  405e1c:	f04f 0000 	mov.w	r0, #0
  405e20:	4770      	bx	lr
  405e22:	bf00      	nop

00405e24 <__aeabi_uldivmod>:
  405e24:	b953      	cbnz	r3, 405e3c <__aeabi_uldivmod+0x18>
  405e26:	b94a      	cbnz	r2, 405e3c <__aeabi_uldivmod+0x18>
  405e28:	2900      	cmp	r1, #0
  405e2a:	bf08      	it	eq
  405e2c:	2800      	cmpeq	r0, #0
  405e2e:	bf1c      	itt	ne
  405e30:	f04f 31ff 	movne.w	r1, #4294967295
  405e34:	f04f 30ff 	movne.w	r0, #4294967295
  405e38:	f000 b97a 	b.w	406130 <__aeabi_idiv0>
  405e3c:	f1ad 0c08 	sub.w	ip, sp, #8
  405e40:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  405e44:	f000 f806 	bl	405e54 <__udivmoddi4>
  405e48:	f8dd e004 	ldr.w	lr, [sp, #4]
  405e4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405e50:	b004      	add	sp, #16
  405e52:	4770      	bx	lr

00405e54 <__udivmoddi4>:
  405e54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405e58:	468c      	mov	ip, r1
  405e5a:	460d      	mov	r5, r1
  405e5c:	4604      	mov	r4, r0
  405e5e:	9e08      	ldr	r6, [sp, #32]
  405e60:	2b00      	cmp	r3, #0
  405e62:	d151      	bne.n	405f08 <__udivmoddi4+0xb4>
  405e64:	428a      	cmp	r2, r1
  405e66:	4617      	mov	r7, r2
  405e68:	d96d      	bls.n	405f46 <__udivmoddi4+0xf2>
  405e6a:	fab2 fe82 	clz	lr, r2
  405e6e:	f1be 0f00 	cmp.w	lr, #0
  405e72:	d00b      	beq.n	405e8c <__udivmoddi4+0x38>
  405e74:	f1ce 0c20 	rsb	ip, lr, #32
  405e78:	fa01 f50e 	lsl.w	r5, r1, lr
  405e7c:	fa20 fc0c 	lsr.w	ip, r0, ip
  405e80:	fa02 f70e 	lsl.w	r7, r2, lr
  405e84:	ea4c 0c05 	orr.w	ip, ip, r5
  405e88:	fa00 f40e 	lsl.w	r4, r0, lr
  405e8c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  405e90:	0c25      	lsrs	r5, r4, #16
  405e92:	fbbc f8fa 	udiv	r8, ip, sl
  405e96:	fa1f f987 	uxth.w	r9, r7
  405e9a:	fb0a cc18 	mls	ip, sl, r8, ip
  405e9e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  405ea2:	fb08 f309 	mul.w	r3, r8, r9
  405ea6:	42ab      	cmp	r3, r5
  405ea8:	d90a      	bls.n	405ec0 <__udivmoddi4+0x6c>
  405eaa:	19ed      	adds	r5, r5, r7
  405eac:	f108 32ff 	add.w	r2, r8, #4294967295
  405eb0:	f080 8123 	bcs.w	4060fa <__udivmoddi4+0x2a6>
  405eb4:	42ab      	cmp	r3, r5
  405eb6:	f240 8120 	bls.w	4060fa <__udivmoddi4+0x2a6>
  405eba:	f1a8 0802 	sub.w	r8, r8, #2
  405ebe:	443d      	add	r5, r7
  405ec0:	1aed      	subs	r5, r5, r3
  405ec2:	b2a4      	uxth	r4, r4
  405ec4:	fbb5 f0fa 	udiv	r0, r5, sl
  405ec8:	fb0a 5510 	mls	r5, sl, r0, r5
  405ecc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  405ed0:	fb00 f909 	mul.w	r9, r0, r9
  405ed4:	45a1      	cmp	r9, r4
  405ed6:	d909      	bls.n	405eec <__udivmoddi4+0x98>
  405ed8:	19e4      	adds	r4, r4, r7
  405eda:	f100 33ff 	add.w	r3, r0, #4294967295
  405ede:	f080 810a 	bcs.w	4060f6 <__udivmoddi4+0x2a2>
  405ee2:	45a1      	cmp	r9, r4
  405ee4:	f240 8107 	bls.w	4060f6 <__udivmoddi4+0x2a2>
  405ee8:	3802      	subs	r0, #2
  405eea:	443c      	add	r4, r7
  405eec:	eba4 0409 	sub.w	r4, r4, r9
  405ef0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  405ef4:	2100      	movs	r1, #0
  405ef6:	2e00      	cmp	r6, #0
  405ef8:	d061      	beq.n	405fbe <__udivmoddi4+0x16a>
  405efa:	fa24 f40e 	lsr.w	r4, r4, lr
  405efe:	2300      	movs	r3, #0
  405f00:	6034      	str	r4, [r6, #0]
  405f02:	6073      	str	r3, [r6, #4]
  405f04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405f08:	428b      	cmp	r3, r1
  405f0a:	d907      	bls.n	405f1c <__udivmoddi4+0xc8>
  405f0c:	2e00      	cmp	r6, #0
  405f0e:	d054      	beq.n	405fba <__udivmoddi4+0x166>
  405f10:	2100      	movs	r1, #0
  405f12:	e886 0021 	stmia.w	r6, {r0, r5}
  405f16:	4608      	mov	r0, r1
  405f18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405f1c:	fab3 f183 	clz	r1, r3
  405f20:	2900      	cmp	r1, #0
  405f22:	f040 808e 	bne.w	406042 <__udivmoddi4+0x1ee>
  405f26:	42ab      	cmp	r3, r5
  405f28:	d302      	bcc.n	405f30 <__udivmoddi4+0xdc>
  405f2a:	4282      	cmp	r2, r0
  405f2c:	f200 80fa 	bhi.w	406124 <__udivmoddi4+0x2d0>
  405f30:	1a84      	subs	r4, r0, r2
  405f32:	eb65 0503 	sbc.w	r5, r5, r3
  405f36:	2001      	movs	r0, #1
  405f38:	46ac      	mov	ip, r5
  405f3a:	2e00      	cmp	r6, #0
  405f3c:	d03f      	beq.n	405fbe <__udivmoddi4+0x16a>
  405f3e:	e886 1010 	stmia.w	r6, {r4, ip}
  405f42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405f46:	b912      	cbnz	r2, 405f4e <__udivmoddi4+0xfa>
  405f48:	2701      	movs	r7, #1
  405f4a:	fbb7 f7f2 	udiv	r7, r7, r2
  405f4e:	fab7 fe87 	clz	lr, r7
  405f52:	f1be 0f00 	cmp.w	lr, #0
  405f56:	d134      	bne.n	405fc2 <__udivmoddi4+0x16e>
  405f58:	1beb      	subs	r3, r5, r7
  405f5a:	0c3a      	lsrs	r2, r7, #16
  405f5c:	fa1f fc87 	uxth.w	ip, r7
  405f60:	2101      	movs	r1, #1
  405f62:	fbb3 f8f2 	udiv	r8, r3, r2
  405f66:	0c25      	lsrs	r5, r4, #16
  405f68:	fb02 3318 	mls	r3, r2, r8, r3
  405f6c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  405f70:	fb0c f308 	mul.w	r3, ip, r8
  405f74:	42ab      	cmp	r3, r5
  405f76:	d907      	bls.n	405f88 <__udivmoddi4+0x134>
  405f78:	19ed      	adds	r5, r5, r7
  405f7a:	f108 30ff 	add.w	r0, r8, #4294967295
  405f7e:	d202      	bcs.n	405f86 <__udivmoddi4+0x132>
  405f80:	42ab      	cmp	r3, r5
  405f82:	f200 80d1 	bhi.w	406128 <__udivmoddi4+0x2d4>
  405f86:	4680      	mov	r8, r0
  405f88:	1aed      	subs	r5, r5, r3
  405f8a:	b2a3      	uxth	r3, r4
  405f8c:	fbb5 f0f2 	udiv	r0, r5, r2
  405f90:	fb02 5510 	mls	r5, r2, r0, r5
  405f94:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  405f98:	fb0c fc00 	mul.w	ip, ip, r0
  405f9c:	45a4      	cmp	ip, r4
  405f9e:	d907      	bls.n	405fb0 <__udivmoddi4+0x15c>
  405fa0:	19e4      	adds	r4, r4, r7
  405fa2:	f100 33ff 	add.w	r3, r0, #4294967295
  405fa6:	d202      	bcs.n	405fae <__udivmoddi4+0x15a>
  405fa8:	45a4      	cmp	ip, r4
  405faa:	f200 80b8 	bhi.w	40611e <__udivmoddi4+0x2ca>
  405fae:	4618      	mov	r0, r3
  405fb0:	eba4 040c 	sub.w	r4, r4, ip
  405fb4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  405fb8:	e79d      	b.n	405ef6 <__udivmoddi4+0xa2>
  405fba:	4631      	mov	r1, r6
  405fbc:	4630      	mov	r0, r6
  405fbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405fc2:	f1ce 0420 	rsb	r4, lr, #32
  405fc6:	fa05 f30e 	lsl.w	r3, r5, lr
  405fca:	fa07 f70e 	lsl.w	r7, r7, lr
  405fce:	fa20 f804 	lsr.w	r8, r0, r4
  405fd2:	0c3a      	lsrs	r2, r7, #16
  405fd4:	fa25 f404 	lsr.w	r4, r5, r4
  405fd8:	ea48 0803 	orr.w	r8, r8, r3
  405fdc:	fbb4 f1f2 	udiv	r1, r4, r2
  405fe0:	ea4f 4518 	mov.w	r5, r8, lsr #16
  405fe4:	fb02 4411 	mls	r4, r2, r1, r4
  405fe8:	fa1f fc87 	uxth.w	ip, r7
  405fec:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  405ff0:	fb01 f30c 	mul.w	r3, r1, ip
  405ff4:	42ab      	cmp	r3, r5
  405ff6:	fa00 f40e 	lsl.w	r4, r0, lr
  405ffa:	d909      	bls.n	406010 <__udivmoddi4+0x1bc>
  405ffc:	19ed      	adds	r5, r5, r7
  405ffe:	f101 30ff 	add.w	r0, r1, #4294967295
  406002:	f080 808a 	bcs.w	40611a <__udivmoddi4+0x2c6>
  406006:	42ab      	cmp	r3, r5
  406008:	f240 8087 	bls.w	40611a <__udivmoddi4+0x2c6>
  40600c:	3902      	subs	r1, #2
  40600e:	443d      	add	r5, r7
  406010:	1aeb      	subs	r3, r5, r3
  406012:	fa1f f588 	uxth.w	r5, r8
  406016:	fbb3 f0f2 	udiv	r0, r3, r2
  40601a:	fb02 3310 	mls	r3, r2, r0, r3
  40601e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406022:	fb00 f30c 	mul.w	r3, r0, ip
  406026:	42ab      	cmp	r3, r5
  406028:	d907      	bls.n	40603a <__udivmoddi4+0x1e6>
  40602a:	19ed      	adds	r5, r5, r7
  40602c:	f100 38ff 	add.w	r8, r0, #4294967295
  406030:	d26f      	bcs.n	406112 <__udivmoddi4+0x2be>
  406032:	42ab      	cmp	r3, r5
  406034:	d96d      	bls.n	406112 <__udivmoddi4+0x2be>
  406036:	3802      	subs	r0, #2
  406038:	443d      	add	r5, r7
  40603a:	1aeb      	subs	r3, r5, r3
  40603c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  406040:	e78f      	b.n	405f62 <__udivmoddi4+0x10e>
  406042:	f1c1 0720 	rsb	r7, r1, #32
  406046:	fa22 f807 	lsr.w	r8, r2, r7
  40604a:	408b      	lsls	r3, r1
  40604c:	fa05 f401 	lsl.w	r4, r5, r1
  406050:	ea48 0303 	orr.w	r3, r8, r3
  406054:	fa20 fe07 	lsr.w	lr, r0, r7
  406058:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40605c:	40fd      	lsrs	r5, r7
  40605e:	ea4e 0e04 	orr.w	lr, lr, r4
  406062:	fbb5 f9fc 	udiv	r9, r5, ip
  406066:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40606a:	fb0c 5519 	mls	r5, ip, r9, r5
  40606e:	fa1f f883 	uxth.w	r8, r3
  406072:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  406076:	fb09 f408 	mul.w	r4, r9, r8
  40607a:	42ac      	cmp	r4, r5
  40607c:	fa02 f201 	lsl.w	r2, r2, r1
  406080:	fa00 fa01 	lsl.w	sl, r0, r1
  406084:	d908      	bls.n	406098 <__udivmoddi4+0x244>
  406086:	18ed      	adds	r5, r5, r3
  406088:	f109 30ff 	add.w	r0, r9, #4294967295
  40608c:	d243      	bcs.n	406116 <__udivmoddi4+0x2c2>
  40608e:	42ac      	cmp	r4, r5
  406090:	d941      	bls.n	406116 <__udivmoddi4+0x2c2>
  406092:	f1a9 0902 	sub.w	r9, r9, #2
  406096:	441d      	add	r5, r3
  406098:	1b2d      	subs	r5, r5, r4
  40609a:	fa1f fe8e 	uxth.w	lr, lr
  40609e:	fbb5 f0fc 	udiv	r0, r5, ip
  4060a2:	fb0c 5510 	mls	r5, ip, r0, r5
  4060a6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4060aa:	fb00 f808 	mul.w	r8, r0, r8
  4060ae:	45a0      	cmp	r8, r4
  4060b0:	d907      	bls.n	4060c2 <__udivmoddi4+0x26e>
  4060b2:	18e4      	adds	r4, r4, r3
  4060b4:	f100 35ff 	add.w	r5, r0, #4294967295
  4060b8:	d229      	bcs.n	40610e <__udivmoddi4+0x2ba>
  4060ba:	45a0      	cmp	r8, r4
  4060bc:	d927      	bls.n	40610e <__udivmoddi4+0x2ba>
  4060be:	3802      	subs	r0, #2
  4060c0:	441c      	add	r4, r3
  4060c2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4060c6:	eba4 0408 	sub.w	r4, r4, r8
  4060ca:	fba0 8902 	umull	r8, r9, r0, r2
  4060ce:	454c      	cmp	r4, r9
  4060d0:	46c6      	mov	lr, r8
  4060d2:	464d      	mov	r5, r9
  4060d4:	d315      	bcc.n	406102 <__udivmoddi4+0x2ae>
  4060d6:	d012      	beq.n	4060fe <__udivmoddi4+0x2aa>
  4060d8:	b156      	cbz	r6, 4060f0 <__udivmoddi4+0x29c>
  4060da:	ebba 030e 	subs.w	r3, sl, lr
  4060de:	eb64 0405 	sbc.w	r4, r4, r5
  4060e2:	fa04 f707 	lsl.w	r7, r4, r7
  4060e6:	40cb      	lsrs	r3, r1
  4060e8:	431f      	orrs	r7, r3
  4060ea:	40cc      	lsrs	r4, r1
  4060ec:	6037      	str	r7, [r6, #0]
  4060ee:	6074      	str	r4, [r6, #4]
  4060f0:	2100      	movs	r1, #0
  4060f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4060f6:	4618      	mov	r0, r3
  4060f8:	e6f8      	b.n	405eec <__udivmoddi4+0x98>
  4060fa:	4690      	mov	r8, r2
  4060fc:	e6e0      	b.n	405ec0 <__udivmoddi4+0x6c>
  4060fe:	45c2      	cmp	sl, r8
  406100:	d2ea      	bcs.n	4060d8 <__udivmoddi4+0x284>
  406102:	ebb8 0e02 	subs.w	lr, r8, r2
  406106:	eb69 0503 	sbc.w	r5, r9, r3
  40610a:	3801      	subs	r0, #1
  40610c:	e7e4      	b.n	4060d8 <__udivmoddi4+0x284>
  40610e:	4628      	mov	r0, r5
  406110:	e7d7      	b.n	4060c2 <__udivmoddi4+0x26e>
  406112:	4640      	mov	r0, r8
  406114:	e791      	b.n	40603a <__udivmoddi4+0x1e6>
  406116:	4681      	mov	r9, r0
  406118:	e7be      	b.n	406098 <__udivmoddi4+0x244>
  40611a:	4601      	mov	r1, r0
  40611c:	e778      	b.n	406010 <__udivmoddi4+0x1bc>
  40611e:	3802      	subs	r0, #2
  406120:	443c      	add	r4, r7
  406122:	e745      	b.n	405fb0 <__udivmoddi4+0x15c>
  406124:	4608      	mov	r0, r1
  406126:	e708      	b.n	405f3a <__udivmoddi4+0xe6>
  406128:	f1a8 0802 	sub.w	r8, r8, #2
  40612c:	443d      	add	r5, r7
  40612e:	e72b      	b.n	405f88 <__udivmoddi4+0x134>

00406130 <__aeabi_idiv0>:
  406130:	4770      	bx	lr
  406132:	bf00      	nop

00406134 <p_uc_charset10x14>:
	...
  406150:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  406160:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  406170:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  406180:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  406190:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  4061a0:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  4061b0:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  4061c0:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  4061d8:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  4061e8:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  4061f8:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  406208:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  406218:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  406228:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  406238:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  406248:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  406260:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  406270:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  406280:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  406290:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  4062a0:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  4062b0:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  4062c0:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  4062d0:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  4062e0:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  4062f0:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  406300:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  406310:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  406320:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  406330:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  406340:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  406350:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  406360:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  406370:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  406380:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  406390:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  4063a0:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  4063b0:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  4063c0:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  4063d0:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  4063e0:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  4063f0:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  406400:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  406410:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  406420:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  406430:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  406440:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  406450:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  406460:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  406470:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  406480:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  406490:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  4064a0:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  4064b0:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  4064c0:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  4064d0:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  4064e0:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  4064f0:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  406500:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  406510:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  406520:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  406530:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  406540:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  406550:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  406560:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  406570:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  406580:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  406590:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  4065a0:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  4065b0:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  4065c0:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  4065d0:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  4065e0:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  4065f0:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  406600:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  406610:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  406620:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  406630:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  406640:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  406650:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  406660:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  406670:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  406680:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  406690:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  4066a0:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  4066b0:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  4066c0:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  4066d0:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  4066e0:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  4066f0:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  406700:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  406710:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  406720:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  406730:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  406740:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  406750:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  406760:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  406770:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  406780:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  406790:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  4067a0:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  4067b0:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  4067c0:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  4067d0:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  4067e0:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  4067f0:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  406800:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  406810:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  406820:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  406830:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  406840:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  406850:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  406860:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  406870:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  406880:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  406890:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  4068a0:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  4068b0:	fcff fcff 7541 616c 412d 4344 6320 6d6f     ....Aula-ADC com
  4068c0:	5420 6d69 7265 0000 6f43 766e 7265 6f73      Timer..Converso
  4068d0:	0072 0000 6f43 746e 6761 6d65 0000 0000     r...Contagem....
  4068e0:	6425 0000                                   %d..

004068e4 <_global_impure_ptr>:
  4068e4:	0010 2000 4e49 0046 6e69 0066 414e 004e     ... INF.inf.NAN.
  4068f4:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  406904:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  406914:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  406924:	296c 0000 0030 0000                         l)..0...

0040692c <blanks.7223>:
  40692c:	2020 2020 2020 2020 2020 2020 2020 2020                     

0040693c <zeroes.7224>:
  40693c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  40694c:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  40695c:	0043 0000 4f50 4953 0058 0000 002e 0000     C...POSIX.......
  40696c:	0000 0000                                   ....

00406970 <__mprec_bigtens>:
  406970:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  406980:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  406990:	bf3c 7f73 4fdd 7515                         <.s..O.u

00406998 <__mprec_tens>:
  406998:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  4069a8:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  4069b8:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  4069c8:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  4069d8:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  4069e8:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  4069f8:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  406a08:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  406a18:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  406a28:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  406a38:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  406a48:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  406a58:	9db4 79d9 7843 44ea                         ...yCx.D

00406a60 <p05.6055>:
  406a60:	0005 0000 0019 0000 007d 0000               ........}...

00406a6c <_ctype_>:
  406a6c:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  406a7c:	2020 2020 2020 2020 2020 2020 2020 2020                     
  406a8c:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  406a9c:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  406aac:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  406abc:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  406acc:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  406adc:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  406aec:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00406b70 <_init>:
  406b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406b72:	bf00      	nop
  406b74:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406b76:	bc08      	pop	{r3}
  406b78:	469e      	mov	lr, r3
  406b7a:	4770      	bx	lr

00406b7c <__init_array_start>:
  406b7c:	00402eb9 	.word	0x00402eb9

00406b80 <__frame_dummy_init_array_entry>:
  406b80:	004000f1                                ..@.

00406b84 <_fini>:
  406b84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406b86:	bf00      	nop
  406b88:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406b8a:	bc08      	pop	{r3}
  406b8c:	469e      	mov	lr, r3
  406b8e:	4770      	bx	lr

00406b90 <__fini_array_start>:
  406b90:	004000cd 	.word	0x004000cd
