{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696445448385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696445448385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 04 15:50:48 2023 " "Processing started: Wed Oct 04 15:50:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696445448385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696445448385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_ALU -c DE10_LITE_ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_ALU -c DE10_LITE_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696445448385 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696445448702 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696445448702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/13676388/documents/sel0606_02/de10_lite_alu/src/de10_lite_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/13676388/documents/sel0606_02/de10_lite_alu/src/de10_lite_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE10_LITE_ALU-top " "Found design unit 1: DE10_LITE_ALU-top" {  } { { "../src/DE10_LITE_ALU.vhd" "" { Text "C:/Users/13676388/Documents/SEL0606_02/DE10_LITE_ALU/src/DE10_LITE_ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696445456085 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_ALU " "Found entity 1: DE10_LITE_ALU" {  } { { "../src/DE10_LITE_ALU.vhd" "" { Text "C:/Users/13676388/Documents/SEL0606_02/DE10_LITE_ALU/src/DE10_LITE_ALU.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696445456085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696445456085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/13676388/documents/sel0606_02/de10_lite_alu/src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/13676388/documents/sel0606_02/de10_lite_alu/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-estrutural " "Found design unit 1: alu-estrutural" {  } { { "../src/alu.vhd" "" { Text "C:/Users/13676388/Documents/SEL0606_02/DE10_LITE_ALU/src/alu.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696445456085 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.vhd" "" { Text "C:/Users/13676388/Documents/SEL0606_02/DE10_LITE_ALU/src/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696445456085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696445456085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/13676388/documents/sel0606_02/de10_lite_alu/src/mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/13676388/documents/sel0606_02/de10_lite_alu/src/mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-concorrente " "Found design unit 1: mux21-concorrente" {  } { { "../src/mux21.vhd" "" { Text "C:/Users/13676388/Documents/SEL0606_02/DE10_LITE_ALU/src/mux21.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696445456085 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "../src/mux21.vhd" "" { Text "C:/Users/13676388/Documents/SEL0606_02/DE10_LITE_ALU/src/mux21.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696445456085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696445456085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/13676388/documents/sel0606_02/de10_lite_alu/src/fadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/13676388/documents/sel0606_02/de10_lite_alu/src/fadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fadd-concorrente " "Found design unit 1: fadd-concorrente" {  } { { "../src/fadd.vhd" "" { Text "C:/Users/13676388/Documents/SEL0606_02/DE10_LITE_ALU/src/fadd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696445456085 ""} { "Info" "ISGN_ENTITY_NAME" "1 fadd " "Found entity 1: fadd" {  } { { "../src/fadd.vhd" "" { Text "C:/Users/13676388/Documents/SEL0606_02/DE10_LITE_ALU/src/fadd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696445456085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696445456085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/13676388/documents/sel0606_02/de10_lite_alu/src/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/13676388/documents/sel0606_02/de10_lite_alu/src/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-hierarquia " "Found design unit 1: adder-hierarquia" {  } { { "../src/adder.vhd" "" { Text "C:/Users/13676388/Documents/SEL0606_02/DE10_LITE_ALU/src/adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696445456085 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../src/adder.vhd" "" { Text "C:/Users/13676388/Documents/SEL0606_02/DE10_LITE_ALU/src/adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696445456085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696445456085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/13676388/documents/sel0606_02/de10_lite_alu/src/hex27seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/13676388/documents/sel0606_02/de10_lite_alu/src/hex27seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex27seg-logica " "Found design unit 1: hex27seg-logica" {  } { { "../src/hex27seg.vhd" "" { Text "C:/Users/13676388/Documents/SEL0606_02/DE10_LITE_ALU/src/hex27seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696445456085 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex27seg " "Found entity 1: hex27seg" {  } { { "../src/hex27seg.vhd" "" { Text "C:/Users/13676388/Documents/SEL0606_02/DE10_LITE_ALU/src/hex27seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696445456085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696445456085 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "segments hex27seg.vhd(40) " "VHDL Interface Declaration error in hex27seg.vhd(40): interface object \"segments\" of mode out cannot be read. Change object mode to buffer." {  } { { "../src/hex27seg.vhd" "" { Text "C:/Users/13676388/Documents/SEL0606_02/DE10_LITE_ALU/src/hex27seg.vhd" 40 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1696445456085 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696445456200 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 04 15:50:56 2023 " "Processing ended: Wed Oct 04 15:50:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696445456200 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696445456200 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696445456200 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696445456200 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696445456786 ""}
