// Seed: 2345943495
macromodule module_0 (
    output wor id_0,
    output supply1 id_1,
    input supply0 id_2,
    output supply0 id_3,
    output wire id_4
    , id_6
);
  parameter id_7 = -1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd84
) (
    input tri1 id_0,
    input wand id_1,
    output supply0 id_2,
    input tri0 id_3,
    input wire _id_4,
    output wire id_5,
    input wire id_6,
    input wire id_7,
    input uwire id_8,
    input tri0 id_9,
    input wor id_10
);
  nor primCall (id_5, id_9, id_6, id_1, id_3, id_0, id_8, id_10, id_7);
  module_0 modCall_1 (
      id_5,
      id_2,
      id_1,
      id_5,
      id_5
  );
  logic [1 : id_4] id_12;
endmodule
