always @(posedge clk) begin
    state <= a ^ b ^ state;
end

assign q = a ^ b ^ state;
endmodule