// Seed: 1454451885
module module_0 (
    output wor id_0,
    input supply0 id_1,
    input tri id_2,
    input tri0 id_3,
    output supply1 id_4
    , id_13,
    input supply0 id_5,
    input wire id_6,
    output wire id_7,
    output tri id_8,
    input tri0 id_9,
    input uwire id_10,
    input tri1 id_11
);
  parameter id_14 = 1;
  assign module_1.id_4 = 0;
  wire id_15;
endmodule
module module_1 (
    output tri1 id_0,
    output tri  id_1,
    inout  tri1 id_2
);
  id_4 :
  assert property (@(posedge -1) id_4)
  else $unsigned(94);
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
