tst r0, r1 
addeq r2, r0, r3, asr #31 
sub r1, r2, r0, lsr #1 
mvn r3, r1 
mov r0, r3 
