,CC,ADDR3,ADDR2,ADDR1,ADDR0,ODD_EVEN_N
X_IDLE,-,0,0,0,0,-
X_LD_AR,-,0,0,0,1,-
X_LD_AI,-,0,0,1,0,-
X_LD_BR,-,0,0,1,1,-
X_M1,-,0,1,0,0,-
X_M3,-,0,1,0,1,-
X_M2,-,0,1,1,0,-
X_M4,-,0,1,1,1,-
X_M5,-,1,0,0,0,-
X_M6,-,1,0,0,1,-
X_S5,-,1,0,1,0,-
X_S6,-,1,0,1,1,-
X_RND_BR,-,1,1,0,0,-
X_RND_BI,-,1,1,0,1,-
XS_SND_BI,-,1,1,1,0,-
XC_SND_BI,-,1,1,1,1,-
S_IDLE,1,0,0,0,0,0
D_LD_AI,0,0,0,1,0,0
D_LD_BR,0,0,0,1,1,0
D_M1,0,0,1,0,0,0
D_M3,0,0,1,0,1,0
D_M2,0,0,1,1,0,0
D_M4,0,0,1,1,1,0
S_M5,0,1,0,0,0,0
S_M6,0,1,0,0,1,0
S_S5,0,1,0,1,0,0
S_S6,0,1,0,1,1,0
S_RND_BR,0,1,1,0,0,0
S_RND_BI,0,1,1,0,1,0
S_SND_BI,0,1,1,1,0,0
S_LD_AR,0,0,0,0,1,1
S_LD_AI,0,0,0,1,0,1
S_LD_BR,0,0,0,1,1,1
S_M1,0,0,1,0,0,1
S_M3,0,0,1,0,1,1
S_M2,0,0,1,1,0,1
S_M4,1,0,1,1,1,1
C_M5,0,1,0,0,0,1
C_M6,0,1,0,0,1,1
C_S5,0,1,0,1,0,1
C_S6,0,1,0,1,1,1
C_RND_BR,0,1,1,0,0,1
C_RND_BI,0,1,1,0,1,1
C_SND_BI,1,1,1,1,0,1
D_IDLE,1,0,0,0,0,1
