Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date             : Tue May 10 14:29:52 2016
| Host             : LMX-PC running 64-bit Service Pack 1  (build 7601)
| Command          : 
| Design           : openmips_min_sopc
| Device           : xc7a35ticpg236-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Advance
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 29.962 |
| Dynamic (W)              | 29.633 |
| Device Static (W)        | 0.329  |
| Effective TJA (C/W)      | 5.0    |
| Max Ambient (C)          | 0.0    |
| Junction Temperature (C) | 125.0  |
| Confidence Level         | Low    |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     2.788 |     2820 |       --- |             --- |
|   LUT as Logic           |     2.294 |     1625 |     20800 |            7.81 |
|   CARRY4                 |     0.210 |      121 |      8150 |            1.48 |
|   LUT as Distributed RAM |     0.204 |       72 |      9600 |            0.75 |
|   Register               |     0.070 |      668 |     41600 |            1.61 |
|   BUFG                   |     0.005 |        1 |        32 |            3.13 |
|   F7/F8 Muxes            |     0.005 |        6 |     32600 |            0.02 |
|   Others                 |     0.000 |       16 |       --- |             --- |
| Signals                  |     3.363 |     2492 |       --- |             --- |
| DSPs                     |    <0.001 |        4 |        90 |            4.44 |
| I/O                      |    23.482 |       21 |       106 |           19.81 |
| Static Power             |     0.329 |          |           |                 |
| Total                    |    29.962 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |     6.718 |       6.507 |      0.211 |
| Vccaux    |       1.800 |     0.907 |       0.859 |      0.048 |
| Vcco33    |       3.300 |     6.639 |       6.638 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.006 |       0.000 |      0.006 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | Medium     | Device models are not Production                       | Device models may change and in turn slightly affect accuracy                                                      |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| openmips_min_sopc            |    29.633 |
|   clk_div0                   |     0.039 |
|   openmips0                  |     5.701 |
|     div0                     |     1.089 |
|     ex0                      |     0.024 |
|     ex_mem0                  |     0.183 |
|     hilo_reg0                |    <0.001 |
|     id_ex0                   |     2.677 |
|     if_id0                   |     0.528 |
|     mem_wb0                  |     0.247 |
|     pc_reg0                  |     0.248 |
|     regfile1                 |     0.705 |
|       regs_reg_r1_0_31_0_5   |     0.007 |
|       regs_reg_r1_0_31_12_17 |     0.017 |
|       regs_reg_r1_0_31_18_23 |     0.024 |
|       regs_reg_r1_0_31_24_29 |     0.029 |
|       regs_reg_r1_0_31_30_31 |     0.009 |
|       regs_reg_r1_0_31_6_11  |     0.021 |
|       regs_reg_r2_0_31_0_5   |     0.006 |
|       regs_reg_r2_0_31_12_17 |     0.019 |
|       regs_reg_r2_0_31_18_23 |     0.024 |
|       regs_reg_r2_0_31_24_29 |     0.031 |
|       regs_reg_r2_0_31_30_31 |     0.011 |
|       regs_reg_r2_0_31_6_11  |     0.016 |
|       regs_reg_r3_0_31_0_5   |     0.007 |
|       regs_reg_r3_0_31_12_17 |     0.019 |
|       regs_reg_r3_0_31_18_23 |     0.023 |
|       regs_reg_r3_0_31_24_29 |     0.027 |
|       regs_reg_r3_0_31_30_31 |     0.009 |
|       regs_reg_r3_0_31_6_11  |     0.015 |
|   regfile_display0           |     0.268 |
+------------------------------+-----------+


