library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.math_real.all;

entity register_file is
	generic(
		NBITS : natural := 6;
		FRACBITS : natural := 4
		);
	port(
	
end entity register_file;

architecture rtl of register_file is
begin

end architecture rtl;