// Seed: 3074653181
module module_0 (
    output wor id_0,
    input tri1 id_1,
    input supply0 id_2,
    input wire id_3,
    output uwire id_4,
    output wand id_5,
    output tri0 id_6,
    input tri0 id_7,
    input tri id_8,
    input tri0 id_9,
    output tri0 id_10,
    input wand id_11,
    input tri1 id_12,
    input wand id_13
);
  wire id_15;
  initial begin
    deassign id_6;
  end
endmodule
module module_1 (
    output uwire   id_0,
    input  supply0 id_1,
    input  supply0 id_2,
    output supply1 id_3
);
  id_5(
      .id_0(1), .id_1((id_0 - 1))
  ); module_0(
      id_3, id_2, id_2, id_1, id_3, id_3, id_0, id_1, id_1, id_2, id_3, id_1, id_2, id_2
  );
endmodule
