Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.65 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.66 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\User\Documents\Hardware experiment\lab5\onepulse.v" into library work
Parsing module <onepulse>.
Analyzing Verilog file "C:\Users\User\Documents\Hardware experiment\lab5\display_ct.v" into library work
Parsing module <display_ct>.
Analyzing Verilog file "C:\Users\User\Documents\Hardware experiment\lab5\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "C:\Users\User\Documents\Hardware experiment\lab5\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "C:\Users\User\Documents\Hardware experiment\lab5\bcd_ctr.v" into library work
Parsing module <bcd_ctr>.
Analyzing Verilog file "C:\Users\User\Documents\Hardware experiment\lab5\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <clk_div>.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware experiment\lab5\clk_div.v" Line 15: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware experiment\lab5\clk_div.v" Line 35: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware experiment\lab5\clk_div.v" Line 46: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware experiment\lab5\clk_div.v" Line 57: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware experiment\lab5\clk_div.v" Line 68: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware experiment\lab5\clk_div.v" Line 79: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\User\Documents\Hardware experiment\lab5\clk_div.v" Line 90: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <display_ct>.

Elaborating module <debounce>.

Elaborating module <onepulse>.

Elaborating module <bcd_ctr>.
WARNING:HDLCompiler:552 - "C:\Users\User\Documents\Hardware experiment\lab5\top.v" Line 40: Input port clock_100Hz is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Users\User\Documents\Hardware experiment\lab5\top.v".
WARNING:Xst:2898 - Port 'clock_100Hz', unconnected in block instance 'de_pb2', is tied to GND.
INFO:Xst:3210 - "C:\Users\User\Documents\Hardware experiment\lab5\top.v" line 33: Output port <clock_1MHz> of the instance <u1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\User\Documents\Hardware experiment\lab5\top.v" line 33: Output port <clock_100KHz> of the instance <u1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\User\Documents\Hardware experiment\lab5\top.v" line 33: Output port <clock_10KHz> of the instance <u1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\User\Documents\Hardware experiment\lab5\top.v" line 33: Output port <clock_1Hz> of the instance <u1> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <En1>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <top> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "C:\Users\User\Documents\Hardware experiment\lab5\clk_div.v".
    Found 1-bit register for signal <clock_1MHz_int>.
    Found 1-bit register for signal <clock_1MHz>.
    Found 1-bit register for signal <clock_100KHz>.
    Found 1-bit register for signal <clock_10KHz>.
    Found 1-bit register for signal <clock_1KHz>.
    Found 1-bit register for signal <clock_100Hz>.
    Found 1-bit register for signal <clock_10Hz>.
    Found 1-bit register for signal <clock_1Hz>.
    Found 3-bit register for signal <count_100KHz>.
    Found 1-bit register for signal <clock_100KHz_int>.
    Found 3-bit register for signal <count_10KHz>.
    Found 1-bit register for signal <clock_10KHz_int>.
    Found 3-bit register for signal <count_1KHz>.
    Found 1-bit register for signal <clock_1KHz_int>.
    Found 3-bit register for signal <count_100Hz>.
    Found 1-bit register for signal <clock_100Hz_int>.
    Found 3-bit register for signal <count_10Hz>.
    Found 1-bit register for signal <clock_10Hz_int>.
    Found 3-bit register for signal <count_1Hz>.
    Found 1-bit register for signal <clock_1Hz_int>.
    Found 5-bit register for signal <count_1MHz>.
    Found 5-bit adder for signal <count_1MHz[4]_GND_2_o_add_2_OUT> created at line 15.
    Found 3-bit adder for signal <count_100KHz[2]_GND_2_o_add_7_OUT> created at line 35.
    Found 3-bit adder for signal <count_10KHz[2]_GND_2_o_add_12_OUT> created at line 46.
    Found 3-bit adder for signal <count_1KHz[2]_GND_2_o_add_17_OUT> created at line 57.
    Found 3-bit adder for signal <count_100Hz[2]_GND_2_o_add_22_OUT> created at line 68.
    Found 3-bit adder for signal <count_10Hz[2]_GND_2_o_add_27_OUT> created at line 79.
    Found 3-bit adder for signal <count_1Hz[2]_GND_2_o_add_32_OUT> created at line 90.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
Unit <clk_div> synthesized.

Synthesizing Unit <display_ct>.
    Related source file is "C:\Users\User\Documents\Hardware experiment\lab5\display_ct.v".
        BCD0 = 15'b000000111100111
        BCD1 = 15'b100111111111111
        BCD2 = 15'b001001001111111
        BCD3 = 15'b000011001111111
        BCD4 = 15'b100110001111111
        BCD5 = 15'b010010001111111
        BCD6 = 15'b010000001111111
        BCD7 = 15'b000111111111111
        BCD8 = 15'b000000001111111
        BCD9 = 15'b000010001111111
        DARK = 15'b111111111111111
WARNING:Xst:647 - Input <ctr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 15-bit register for signal <seg>.
    Found 4-bit register for signal <count>.
    Found 4-bit register for signal <dig>.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <count> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred  23 D-type flip-flop(s).
Unit <display_ct> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Users\User\Documents\Hardware experiment\lab5\debounce.v".
    Found 1-bit register for signal <pb_debounced>.
    Found 4-bit register for signal <SHIFT_PB>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <debounce> synthesized.

Synthesizing Unit <onepulse>.
    Related source file is "C:\Users\User\Documents\Hardware experiment\lab5\onepulse.v".
    Found 1-bit register for signal <PB_debounced_delay>.
    Found 1-bit register for signal <PB_single_pulse>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <onepulse> synthesized.

Synthesizing Unit <bcd_ctr>.
    Related source file is "C:\Users\User\Documents\Hardware experiment\lab5\bcd_ctr.v".
    Found 4-bit register for signal <BCD>.
    Found 4-bit adder for signal <BCD[3]_GND_6_o_add_2_OUT> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <bcd_ctr> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 11
 3-bit adder                                           : 6
 4-bit adder                                           : 4
 5-bit adder                                           : 1
# Registers                                            : 37
 1-bit register                                        : 21
 15-bit register                                       : 1
 3-bit register                                        : 6
 4-bit register                                        : 8
 5-bit register                                        : 1
# Multiplexers                                         : 4
 4-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <pb_debounced> (without init value) has a constant value of 0 in block <de_pb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SHIFT_PB_3> (without init value) has a constant value of 0 in block <de_pb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PB_debounced_delay> (without init value) has a constant value of 0 in block <on_pb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <PB_single_pulse> (without init value) has a constant value of 0 in block <on_pb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFT_PB_2> (without init value) has a constant value of 0 in block <de_pb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFT_PB_1> (without init value) has a constant value of 0 in block <de_pb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SHIFT_PB_0> (without init value) has a constant value of 0 in block <de_pb2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1290 - Hierarchical block <de_pb2> is unconnected in block <top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <on_pb2> is unconnected in block <top>.
   It will be removed from the design.

Synthesizing (advanced) Unit <bcd_ctr>.
The following registers are absorbed into counter <BCD>: 1 register on signal <BCD>.
Unit <bcd_ctr> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <count_1MHz>: 1 register on signal <count_1MHz>.
The following registers are absorbed into counter <count_100KHz>: 1 register on signal <count_100KHz>.
The following registers are absorbed into counter <count_10KHz>: 1 register on signal <count_10KHz>.
The following registers are absorbed into counter <count_1KHz>: 1 register on signal <count_1KHz>.
The following registers are absorbed into counter <count_100Hz>: 1 register on signal <count_100Hz>.
The following registers are absorbed into counter <count_10Hz>: 1 register on signal <count_10Hz>.
The following registers are absorbed into counter <count_1Hz>: 1 register on signal <count_1Hz>.
Unit <clk_div> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 11
 3-bit up counter                                      : 6
 4-bit up counter                                      : 4
 5-bit up counter                                      : 1
# Registers                                            : 52
 Flip-Flops                                            : 52

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <de_pb2/pb_debounced> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <de_pb2/SHIFT_PB_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <de_pb2/SHIFT_PB_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <on_pb2/PB_debounced_delay> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <de_pb2/SHIFT_PB_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <de_pb2/SHIFT_PB_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top> ...

Optimizing unit <clk_div> ...

Optimizing unit <display_ct> ...
WARNING:Xst:1710 - FF/Latch <seg_13> (without init value) has a constant value of 1 in block <display_ct>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <seg_12> (without init value) has a constant value of 1 in block <display_ct>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <seg_9> (without init value) has a constant value of 1 in block <display_ct>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <seg_8> (without init value) has a constant value of 1 in block <display_ct>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <u1/count_1Hz_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <u1/count_1Hz_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <u1/count_1Hz_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <u1/clock_1Hz> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <u1/clock_1Hz_int> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <u1/clock_10KHz> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <u1/clock_100KHz> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <u1/clock_1MHz> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <on_pb2/PB_single_pulse> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <bch_decoder1/seg_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <bch_decoder1/seg_7> 
INFO:Xst:2261 - The FF/Latch <bch_decoder1/count_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <bch_decoder1/dig_0> 
INFO:Xst:2261 - The FF/Latch <bch_decoder1/seg_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <bch_decoder1/seg_11> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.
FlipFlop bch_decoder1/count_0 has been replicated 1 time(s)
FlipFlop bch_decoder1/count_1 has been replicated 1 time(s)
FlipFlop bch_decoder1/count_2 has been replicated 2 time(s)
FlipFlop bch_decoder1/count_3 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 75
 Flip-Flops                                            : 75

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 136
#      INV                         : 11
#      LUT2                        : 12
#      LUT3                        : 28
#      LUT4                        : 38
#      LUT5                        : 12
#      LUT6                        : 32
#      MUXF7                       : 2
#      VCC                         : 1
# FlipFlops/Latches                : 75
#      FD                          : 38
#      FD_1                        : 1
#      FDE                         : 16
#      FDR                         : 20
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 1
#      OBUF                        : 19

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              75  out of  18224     0%  
 Number of Slice LUTs:                  133  out of   9112     1%  
    Number used as Logic:               133  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    143
   Number with an unused Flip Flop:      68  out of    143    47%  
   Number with an unused LUT:            10  out of    143     6%  
   Number of fully used LUT-FF pairs:    65  out of    143    45%  
   Number of unique control sets:        18

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  21  out of    232     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
on_pb1/PB_single_pulse             | NONE(En1)              | 1     |
u1/clock_100Hz                     | NONE(de_pb1/SHIFT_PB_3)| 7     |
u1/clock_1KHz_int                  | NONE(u1/count_100Hz_2) | 4     |
u1/clock_100Hz_int                 | NONE(u1/count_10Hz_2)  | 4     |
u1/clock_10KHz_int                 | NONE(u1/count_1KHz_2)  | 4     |
u1/clock_100KHz_int                | NONE(u1/count_10KHz_2) | 4     |
u1/clock_1MHz_int                  | NONE(u1/count_100KHz_2)| 4     |
clk_40M                            | BUFGP                  | 9     |
u1/clock_1KHz                      | BUFG                   | 22    |
u1/clock_10Hz                      | NONE(Counter4/BCD_0)   | 16    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.738ns (Maximum Frequency: 267.551MHz)
   Minimum input arrival time before clock: 2.688ns
   Maximum output required time after clock: 4.252ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'on_pb1/PB_single_pulse'
  Clock period: 2.216ns (frequency: 451.233MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.216ns (Levels of Logic = 1)
  Source:            En1 (FF)
  Destination:       En1 (FF)
  Source Clock:      on_pb1/PB_single_pulse falling
  Destination Clock: on_pb1/PB_single_pulse falling

  Data Path: En1 to En1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q            11   0.447   0.882  En1 (En1)
     INV:I->O              1   0.206   0.579  En1_INV_22_o1_INV_0 (En1_INV_22_o)
     FD_1:D                    0.102          En1
    ----------------------------------------
    Total                      2.216ns (0.755ns logic, 1.461ns route)
                                       (34.1% logic, 65.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u1/clock_100Hz'
  Clock period: 1.616ns (frequency: 618.716MHz)
  Total number of paths / destination ports: 10 / 6
-------------------------------------------------------------------------
Delay:               1.616ns (Levels of Logic = 1)
  Source:            de_pb1/SHIFT_PB_3 (FF)
  Destination:       de_pb1/pb_debounced (FF)
  Source Clock:      u1/clock_100Hz rising
  Destination Clock: u1/clock_100Hz rising

  Data Path: de_pb1/SHIFT_PB_3 to de_pb1/pb_debounced
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.864  de_pb1/SHIFT_PB_3 (de_pb1/SHIFT_PB_3)
     LUT4:I0->O            1   0.203   0.000  de_pb1/pb_debounced_rstpot1 (de_pb1/pb_debounced_rstpot)
     FD:D                      0.102          de_pb1/pb_debounced
    ----------------------------------------
    Total                      1.616ns (0.752ns logic, 0.864ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u1/clock_1KHz_int'
  Clock period: 2.612ns (frequency: 382.922MHz)
  Total number of paths / destination ports: 19 / 7
-------------------------------------------------------------------------
Delay:               2.612ns (Levels of Logic = 1)
  Source:            u1/count_100Hz_2 (FF)
  Destination:       u1/count_100Hz_2 (FF)
  Source Clock:      u1/clock_1KHz_int rising
  Destination Clock: u1/clock_1KHz_int rising

  Data Path: u1/count_100Hz_2 to u1/count_100Hz_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.879  u1/count_100Hz_2 (u1/count_100Hz_2)
     LUT3:I0->O            3   0.205   0.650  u1/n0039<2>1 (u1/n0039)
     FDR:R                     0.430          u1/count_100Hz_0
    ----------------------------------------
    Total                      2.612ns (1.082ns logic, 1.530ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u1/clock_100Hz_int'
  Clock period: 2.612ns (frequency: 382.922MHz)
  Total number of paths / destination ports: 19 / 7
-------------------------------------------------------------------------
Delay:               2.612ns (Levels of Logic = 1)
  Source:            u1/count_10Hz_2 (FF)
  Destination:       u1/count_10Hz_2 (FF)
  Source Clock:      u1/clock_100Hz_int rising
  Destination Clock: u1/clock_100Hz_int rising

  Data Path: u1/count_10Hz_2 to u1/count_10Hz_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.879  u1/count_10Hz_2 (u1/count_10Hz_2)
     LUT3:I0->O            3   0.205   0.650  u1/n0047<2>1 (u1/n0047)
     FDR:R                     0.430          u1/count_10Hz_0
    ----------------------------------------
    Total                      2.612ns (1.082ns logic, 1.530ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u1/clock_10KHz_int'
  Clock period: 2.612ns (frequency: 382.922MHz)
  Total number of paths / destination ports: 19 / 7
-------------------------------------------------------------------------
Delay:               2.612ns (Levels of Logic = 1)
  Source:            u1/count_1KHz_2 (FF)
  Destination:       u1/count_1KHz_2 (FF)
  Source Clock:      u1/clock_10KHz_int rising
  Destination Clock: u1/clock_10KHz_int rising

  Data Path: u1/count_1KHz_2 to u1/count_1KHz_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.879  u1/count_1KHz_2 (u1/count_1KHz_2)
     LUT3:I0->O            3   0.205   0.650  u1/n0031<2>1 (u1/n0031)
     FDR:R                     0.430          u1/count_1KHz_0
    ----------------------------------------
    Total                      2.612ns (1.082ns logic, 1.530ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u1/clock_100KHz_int'
  Clock period: 2.612ns (frequency: 382.922MHz)
  Total number of paths / destination ports: 19 / 7
-------------------------------------------------------------------------
Delay:               2.612ns (Levels of Logic = 1)
  Source:            u1/count_10KHz_2 (FF)
  Destination:       u1/count_10KHz_2 (FF)
  Source Clock:      u1/clock_100KHz_int rising
  Destination Clock: u1/clock_100KHz_int rising

  Data Path: u1/count_10KHz_2 to u1/count_10KHz_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.879  u1/count_10KHz_2 (u1/count_10KHz_2)
     LUT3:I0->O            3   0.205   0.650  u1/n0023<2>1 (u1/n0023)
     FDR:R                     0.430          u1/count_10KHz_0
    ----------------------------------------
    Total                      2.612ns (1.082ns logic, 1.530ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u1/clock_1MHz_int'
  Clock period: 2.612ns (frequency: 382.922MHz)
  Total number of paths / destination ports: 19 / 7
-------------------------------------------------------------------------
Delay:               2.612ns (Levels of Logic = 1)
  Source:            u1/count_100KHz_2 (FF)
  Destination:       u1/count_100KHz_2 (FF)
  Source Clock:      u1/clock_1MHz_int rising
  Destination Clock: u1/clock_1MHz_int rising

  Data Path: u1/count_100KHz_2 to u1/count_100KHz_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.879  u1/count_100KHz_2 (u1/count_100KHz_2)
     LUT3:I0->O            3   0.205   0.650  u1/n0015<2>1 (u1/n0015)
     FDR:R                     0.430          u1/count_100KHz_0
    ----------------------------------------
    Total                      2.612ns (1.082ns logic, 1.530ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_40M'
  Clock period: 2.853ns (frequency: 350.508MHz)
  Total number of paths / destination ports: 46 / 11
-------------------------------------------------------------------------
Delay:               2.853ns (Levels of Logic = 1)
  Source:            u1/count_1MHz_2 (FF)
  Destination:       u1/count_1MHz_4 (FF)
  Source Clock:      clk_40M rising
  Destination Clock: clk_40M rising

  Data Path: u1/count_1MHz_2 to u1/count_1MHz_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.447   1.059  u1/count_1MHz_2 (u1/count_1MHz_2)
     LUT5:I0->O            5   0.203   0.714  u1/n00001 (u1/n0000)
     FDR:R                     0.430          u1/count_1MHz_0
    ----------------------------------------
    Total                      2.853ns (1.080ns logic, 1.773ns route)
                                       (37.9% logic, 62.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u1/clock_1KHz'
  Clock period: 3.375ns (frequency: 296.327MHz)
  Total number of paths / destination ports: 189 / 22
-------------------------------------------------------------------------
Delay:               3.375ns (Levels of Logic = 3)
  Source:            bch_decoder1/count_2_1 (FF)
  Destination:       bch_decoder1/seg_3 (FF)
  Source Clock:      u1/clock_1KHz rising
  Destination Clock: u1/clock_1KHz rising

  Data Path: bch_decoder1/count_2_1 to bch_decoder1/seg_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.788  bch_decoder1/count_2_1 (bch_decoder1/count_2_1)
     LUT6:I4->O            2   0.203   0.845  bch_decoder1/count[3]_bcds[3]_select_11_OUT<7>3112 (bch_decoder1/count[3]_bcds[3]_select_11_OUT<7>311)
     LUT5:I2->O            1   0.205   0.580  bch_decoder1/count[3]_bcds[3]_select_11_OUT<11>2 (bch_decoder1/count[3]_bcds[3]_select_11_OUT<11>4)
     LUT3:I2->O            1   0.205   0.000  bch_decoder1/count[3]_bcds[3]_select_11_OUT<11>4 (bch_decoder1/count[3]_bcds[3]_select_11_OUT<11>)
     FD:D                      0.102          bch_decoder1/seg_3
    ----------------------------------------
    Total                      3.375ns (1.162ns logic, 2.213ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u1/clock_10Hz'
  Clock period: 3.738ns (frequency: 267.551MHz)
  Total number of paths / destination ports: 122 / 28
-------------------------------------------------------------------------
Delay:               3.738ns (Levels of Logic = 3)
  Source:            Counter1/BCD_3 (FF)
  Destination:       Counter4/BCD_1 (FF)
  Source Clock:      u1/clock_10Hz rising
  Destination Clock: u1/clock_10Hz rising

  Data Path: Counter1/BCD_3 to Counter4/BCD_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.447   1.137  Counter1/BCD_3 (Counter1/BCD_3)
     LUT5:I2->O           10   0.205   0.857  Counter4/En_GND_6_o_AND_13_o11 (Counter3/_n0022_inv)
     LUT6:I5->O            1   0.205   0.580  Counter4/Mcount_BCD_xor<1>11 (Counter4/Mcount_BCD1)
     LUT4:I3->O            1   0.205   0.000  Counter4/BCD_1_dpot (Counter4/BCD_1_dpot)
     FDE:D                     0.102          Counter4/BCD_1
    ----------------------------------------
    Total                      3.738ns (1.164ns logic, 2.574ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u1/clock_100Hz'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.688ns (Levels of Logic = 2)
  Source:            pb_1 (PAD)
  Destination:       de_pb1/SHIFT_PB_3 (FF)
  Destination Clock: u1/clock_100Hz rising

  Data Path: pb_1 to de_pb1/SHIFT_PB_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  pb_1_IBUF (pb_1_IBUF)
     INV:I->O              1   0.206   0.579  de_pb1/pb_INV_12_o1_INV_0 (de_pb1/pb_INV_12_o)
     FD:D                      0.102          de_pb1/SHIFT_PB_3
    ----------------------------------------
    Total                      2.688ns (1.530ns logic, 1.158ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u1/clock_1KHz'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              4.252ns (Levels of Logic = 1)
  Source:            bch_decoder1/count_0 (FF)
  Destination:       dig<0> (PAD)
  Source Clock:      u1/clock_1KHz rising

  Data Path: bch_decoder1/count_0 to dig<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              28   0.447   1.234  bch_decoder1/count_0 (bch_decoder1/count_0)
     OBUF:I->O                 2.571          dig_0_OBUF (dig<0>)
    ----------------------------------------
    Total                      4.252ns (3.018ns logic, 1.234ns route)
                                       (71.0% logic, 29.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_40M
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
clk_40M           |    2.853|         |         |         |
u1/clock_100Hz_int|    1.165|         |         |         |
u1/clock_10KHz_int|    1.293|         |         |         |
u1/clock_1KHz_int |    1.293|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock on_pb1/PB_single_pulse
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
on_pb1/PB_single_pulse|         |         |    2.216|         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u1/clock_100Hz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
u1/clock_100Hz |    1.616|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u1/clock_100Hz_int
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
u1/clock_100Hz_int|    2.612|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u1/clock_100KHz_int
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
u1/clock_100KHz_int|    2.612|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u1/clock_10Hz
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
on_pb1/PB_single_pulse|         |    3.826|         |         |
u1/clock_10Hz         |    3.738|         |         |         |
----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u1/clock_10KHz_int
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
u1/clock_10KHz_int|    2.612|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock u1/clock_1KHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
u1/clock_10Hz  |    4.948|         |         |         |
u1/clock_1KHz  |    3.375|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u1/clock_1KHz_int
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
u1/clock_1KHz_int|    2.612|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock u1/clock_1MHz_int
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
u1/clock_1MHz_int|    2.612|         |         |         |
-----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 17.26 secs
 
--> 

Total memory usage is 252376 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   38 (   0 filtered)
Number of infos    :    8 (   0 filtered)

