{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1498756685909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1498756685910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 29 11:18:05 2017 " "Processing started: Thu Jun 29 11:18:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1498756685910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1498756685910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyecto2 -c proyecto2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyecto2 -c proyecto2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1498756685910 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1498756687796 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1498756687796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fsm_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_fsm_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_FSM_SPI " "Found entity 1: tb_FSM_SPI" {  } { { "tb_FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_FSM_SPI.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498756714931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498756714931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fifo " "Found entity 1: tb_fifo" {  } { { "tb_fifo.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_fifo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498756714940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498756714940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyecto2.v 1 1 " "Found 1 design units, including 1 entities, in source file proyecto2.v" { { "Info" "ISGN_ENTITY_NAME" "1 proyecto2 " "Found entity 1: proyecto2" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498756714951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498756714951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498756714971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498756714971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_tx_module.v 1 1 " "Found 1 design units, including 1 entities, in source file pre_tx_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 pre_tx_module " "Found entity 1: pre_tx_module" {  } { { "pre_tx_module.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/pre_tx_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498756714981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498756714981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_proyecto2.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_proyecto2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_proyecto2 " "Found entity 1: tb_proyecto2" {  } { { "tb_proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_proyecto2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498756714992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498756714992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pre_tx_module.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_pre_tx_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_pre_tx_module " "Found entity 1: tb_pre_tx_module" {  } { { "tb_pre_tx_module.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_pre_tx_module.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498756715004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498756715004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift_register.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/shift_register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498756715019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498756715019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_shift_register " "Found entity 1: tb_shift_register" {  } { { "tb_shift_register.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_shift_register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498756715028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498756715028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_mod " "Found entity 1: clk_div_mod" {  } { { "clk_div_mod.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/clk_div_mod.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498756715040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498756715040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_sel " "Found entity 1: mux_sel" {  } { { "mux_sel.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/mux_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498756715063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498756715063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_mux_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_mux_sel " "Found entity 1: tb_mux_sel" {  } { { "tb_mux_sel.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_mux_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498756715094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498756715094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_SPI " "Found entity 1: FSM_SPI" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498756715110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498756715110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_rx_module.v 1 1 " "Found 1 design units, including 1 entities, in source file pre_rx_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 pre_rx_module " "Found entity 1: pre_rx_module" {  } { { "pre_rx_module.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/pre_rx_module.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498756715127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498756715127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_shift_register " "Found entity 1: rx_shift_register" {  } { { "rx_shift_register.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/rx_shift_register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498756715139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498756715139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_rx_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_rx_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_rx_shift_register " "Found entity 1: tb_rx_shift_register" {  } { { "tb_rx_shift_register.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_rx_shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498756715150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498756715150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_rx " "Found entity 1: fifo_rx" {  } { { "fifo_rx.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/fifo_rx.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498756715166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498756715166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_register.v 1 1 " "Found 1 design units, including 1 entities, in source file parallel_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_register " "Found entity 1: parallel_register" {  } { { "parallel_register.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/parallel_register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498756715187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498756715187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_parallel_register.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_parallel_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_parallel_register " "Found entity 1: tb_parallel_register" {  } { { "tb_parallel_register.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_parallel_register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498756715196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498756715196 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wrreq proyecto2.v(73) " "Verilog HDL Implicit Net warning at proyecto2.v(73): created implicit net for \"wrreq\"" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1498756715197 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fifo_wrreq tb_pre_tx_module.v(9) " "Verilog HDL Implicit Net warning at tb_pre_tx_module.v(9): created implicit net for \"fifo_wrreq\"" {  } { { "tb_pre_tx_module.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/tb_pre_tx_module.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1498756715197 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proyecto2 " "Elaborating entity \"proyecto2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1498756715445 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nReset proyecto2.v(62) " "Verilog HDL Always Construct warning at proyecto2.v(62): variable \"nReset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498756715450 "|proyecto2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SPI_CS proyecto2.v(66) " "Verilog HDL Always Construct warning at proyecto2.v(66): variable \"SPI_CS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498756715451 "|proyecto2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SPI_clk proyecto2.v(67) " "Verilog HDL Always Construct warning at proyecto2.v(67): variable \"SPI_clk\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proyecto2.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498756715451 "|proyecto2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pre_tx_module pre_tx_module:U0 " "Elaborating entity \"pre_tx_module\" for hierarchy \"pre_tx_module:U0\"" {  } { { "proyecto2.v" "U0" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756715453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:U1 " "Elaborating entity \"fifo\" for hierarchy \"fifo:U1\"" {  } { { "proyecto2.v" "U1" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756715489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo:U1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\"" {  } { { "fifo.v" "scfifo_component" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756716031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:U1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo:U1\|scfifo:scfifo_component\"" {  } { { "fifo.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/fifo.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1498756716033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:U1\|scfifo:scfifo_component " "Instantiated megafunction \"fifo:U1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756716034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 15 " "Parameter \"almost_full_value\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756716034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756716034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=MLAB " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756716034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756716034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756716034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756716034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756716034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756716034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756716034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756716034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756716034 ""}  } { { "fifo.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/fifo.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1498756716034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_k4i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_k4i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_k4i1 " "Found entity 1: scfifo_k4i1" {  } { { "db/scfifo_k4i1.tdf" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/scfifo_k4i1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498756716220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498756716220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_k4i1 fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated " "Elaborating entity \"scfifo_k4i1\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756716221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_smc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_smc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_smc1 " "Found entity 1: a_dpfifo_smc1" {  } { { "db/a_dpfifo_smc1.tdf" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/a_dpfifo_smc1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498756716287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498756716287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_smc1 fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo " "Elaborating entity \"a_dpfifo_smc1\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\"" {  } { { "db/scfifo_k4i1.tdf" "dpfifo" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/scfifo_k4i1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756716291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_66f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_66f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_66f " "Found entity 1: a_fefifo_66f" {  } { { "db/a_fefifo_66f.tdf" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/a_fefifo_66f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498756716368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498756716368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_66f fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|a_fefifo_66f:fifo_state " "Elaborating entity \"a_fefifo_66f\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|a_fefifo_66f:fifo_state\"" {  } { { "db/a_dpfifo_smc1.tdf" "fifo_state" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/a_dpfifo_smc1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756716369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tg7 " "Found entity 1: cntr_tg7" {  } { { "db/cntr_tg7.tdf" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/cntr_tg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498756716575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498756716575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tg7 fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|a_fefifo_66f:fifo_state\|cntr_tg7:count_usedw " "Elaborating entity \"cntr_tg7\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|a_fefifo_66f:fifo_state\|cntr_tg7:count_usedw\"" {  } { { "db/a_fefifo_66f.tdf" "count_usedw" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/a_fefifo_66f.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756716576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ou1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ou1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ou1 " "Found entity 1: altsyncram_0ou1" {  } { { "db/altsyncram_0ou1.tdf" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/altsyncram_0ou1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498756716786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498756716786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ou1 fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram " "Elaborating entity \"altsyncram_0ou1\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|altsyncram_0ou1:FIFOram\"" {  } { { "db/a_dpfifo_smc1.tdf" "FIFOram" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/a_dpfifo_smc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756716787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgb " "Found entity 1: cntr_hgb" {  } { { "db/cntr_hgb.tdf" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/cntr_hgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498756717039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498756717039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgb fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|cntr_hgb:rd_ptr_count " "Elaborating entity \"cntr_hgb\" for hierarchy \"fifo:U1\|scfifo:scfifo_component\|scfifo_k4i1:auto_generated\|a_dpfifo_smc1:dpfifo\|cntr_hgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_smc1.tdf" "rd_ptr_count" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/a_dpfifo_smc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756717040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_SPI FSM_SPI:U2 " "Elaborating entity \"FSM_SPI\" for hierarchy \"FSM_SPI:U2\"" {  } { { "proyecto2.v" "U2" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756717052 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM_SPI.v(121) " "Verilog HDL assignment warning at FSM_SPI.v(121): truncated value with size 32 to match size of target (4)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498756717058 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM_SPI.v(143) " "Verilog HDL assignment warning at FSM_SPI.v(143): truncated value with size 32 to match size of target (4)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498756717058 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM_SPI.v(164) " "Verilog HDL assignment warning at FSM_SPI.v(164): truncated value with size 32 to match size of target (4)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498756717058 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM_SPI.v(184) " "Verilog HDL assignment warning at FSM_SPI.v(184): truncated value with size 32 to match size of target (4)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498756717058 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM_SPI.v(206) " "Verilog HDL assignment warning at FSM_SPI.v(206): truncated value with size 32 to match size of target (4)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498756717058 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "byte_sends FSM_SPI.v(207) " "Verilog HDL Always Construct warning at FSM_SPI.v(207): variable \"byte_sends\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 207 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498756717058 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM_SPI.v(207) " "Verilog HDL assignment warning at FSM_SPI.v(207): truncated value with size 32 to match size of target (4)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498756717059 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "byte_sends FSM_SPI.v(209) " "Verilog HDL Always Construct warning at FSM_SPI.v(209): variable \"byte_sends\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498756717059 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM_SPI.v(232) " "Verilog HDL assignment warning at FSM_SPI.v(232): truncated value with size 32 to match size of target (4)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498756717059 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM_SPI.v(254) " "Verilog HDL assignment warning at FSM_SPI.v(254): truncated value with size 32 to match size of target (4)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498756717059 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fifo_rx_empty FSM_SPI.v(298) " "Verilog HDL Always Construct warning at FSM_SPI.v(298): variable \"fifo_rx_empty\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 298 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1498756717059 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM_SPI.v(319) " "Verilog HDL assignment warning at FSM_SPI.v(319): truncated value with size 32 to match size of target (4)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498756717060 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM_SPI.v(342) " "Verilog HDL assignment warning at FSM_SPI.v(342): truncated value with size 32 to match size of target (4)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498756717065 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byte_sends FSM_SPI.v(69) " "Verilog HDL Always Construct warning at FSM_SPI.v(69): inferring latch(es) for variable \"byte_sends\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498756717065 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "csa_changes_0 FSM_SPI.v(69) " "Verilog HDL Always Construct warning at FSM_SPI.v(69): inferring latch(es) for variable \"csa_changes_0\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498756717073 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "csa_changes_1 FSM_SPI.v(69) " "Verilog HDL Always Construct warning at FSM_SPI.v(69): inferring latch(es) for variable \"csa_changes_1\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498756717083 "|proyecto2|FSM_SPI:U2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "csa_old FSM_SPI.v(69) " "Verilog HDL Always Construct warning at FSM_SPI.v(69): inferring latch(es) for variable \"csa_old\", which holds its previous value in one or more paths through the always construct" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1498756717083 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csa_old FSM_SPI.v(69) " "Inferred latch for \"csa_old\" at FSM_SPI.v(69)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498756717086 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csa_changes_1\[0\] FSM_SPI.v(69) " "Inferred latch for \"csa_changes_1\[0\]\" at FSM_SPI.v(69)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498756717086 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csa_changes_1\[1\] FSM_SPI.v(69) " "Inferred latch for \"csa_changes_1\[1\]\" at FSM_SPI.v(69)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498756717090 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csa_changes_1\[2\] FSM_SPI.v(69) " "Inferred latch for \"csa_changes_1\[2\]\" at FSM_SPI.v(69)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498756717090 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csa_changes_1\[3\] FSM_SPI.v(69) " "Inferred latch for \"csa_changes_1\[3\]\" at FSM_SPI.v(69)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498756717091 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csa_changes_0\[0\] FSM_SPI.v(69) " "Inferred latch for \"csa_changes_0\[0\]\" at FSM_SPI.v(69)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498756717091 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csa_changes_0\[1\] FSM_SPI.v(69) " "Inferred latch for \"csa_changes_0\[1\]\" at FSM_SPI.v(69)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498756717091 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csa_changes_0\[2\] FSM_SPI.v(69) " "Inferred latch for \"csa_changes_0\[2\]\" at FSM_SPI.v(69)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498756717091 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csa_changes_0\[3\] FSM_SPI.v(69) " "Inferred latch for \"csa_changes_0\[3\]\" at FSM_SPI.v(69)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498756717091 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_sends\[0\] FSM_SPI.v(69) " "Inferred latch for \"byte_sends\[0\]\" at FSM_SPI.v(69)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498756717091 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_sends\[1\] FSM_SPI.v(69) " "Inferred latch for \"byte_sends\[1\]\" at FSM_SPI.v(69)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498756717091 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_sends\[2\] FSM_SPI.v(69) " "Inferred latch for \"byte_sends\[2\]\" at FSM_SPI.v(69)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498756717091 "|proyecto2|FSM_SPI:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_sends\[3\] FSM_SPI.v(69) " "Inferred latch for \"byte_sends\[3\]\" at FSM_SPI.v(69)" {  } { { "FSM_SPI.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/FSM_SPI.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1498756717092 "|proyecto2|FSM_SPI:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_sel mux_sel:U5 " "Elaborating entity \"mux_sel\" for hierarchy \"mux_sel:U5\"" {  } { { "proyecto2.v" "U5" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756717094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_mod clk_div_mod:U4 " "Elaborating entity \"clk_div_mod\" for hierarchy \"clk_div_mod:U4\"" {  } { { "proyecto2.v" "U4" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756717099 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 4 clk_div_mod.v(12) " "Verilog HDL assignment warning at clk_div_mod.v(12): truncated value with size 12 to match size of target (4)" {  } { { "clk_div_mod.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/clk_div_mod.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498756717102 "|proyecto2|clk_div_mod:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 4 clk_div_mod.v(15) " "Verilog HDL assignment warning at clk_div_mod.v(15): truncated value with size 12 to match size of target (4)" {  } { { "clk_div_mod.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/clk_div_mod.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498756717102 "|proyecto2|clk_div_mod:U4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clk_div_mod.v(17) " "Verilog HDL assignment warning at clk_div_mod.v(17): truncated value with size 32 to match size of target (4)" {  } { { "clk_div_mod.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/clk_div_mod.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1498756717111 "|proyecto2|clk_div_mod:U4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register shift_register:U3 " "Elaborating entity \"shift_register\" for hierarchy \"shift_register:U3\"" {  } { { "proyecto2.v" "U3" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756717117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_rx fifo_rx:U6 " "Elaborating entity \"fifo_rx\" for hierarchy \"fifo_rx:U6\"" {  } { { "proyecto2.v" "U6" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756717142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo_rx:U6\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo_rx:U6\|scfifo:scfifo_component\"" {  } { { "fifo_rx.v" "scfifo_component" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/fifo_rx.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756717585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_rx:U6\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo_rx:U6\|scfifo:scfifo_component\"" {  } { { "fifo_rx.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/fifo_rx.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1498756717588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_rx:U6\|scfifo:scfifo_component " "Instantiated megafunction \"fifo_rx:U6\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756717588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 15 " "Parameter \"almost_full_value\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756717588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756717588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756717588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756717588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756717588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756717588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756717588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756717588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756717588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756717588 ""}  } { { "fifo_rx.v" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/fifo_rx.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1498756717588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_c7d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_c7d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_c7d1 " "Found entity 1: scfifo_c7d1" {  } { { "db/scfifo_c7d1.tdf" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/scfifo_c7d1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498756717687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498756717687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_c7d1 fifo_rx:U6\|scfifo:scfifo_component\|scfifo_c7d1:auto_generated " "Elaborating entity \"scfifo_c7d1\" for hierarchy \"fifo_rx:U6\|scfifo:scfifo_component\|scfifo_c7d1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756717688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_sp91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_sp91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_sp91 " "Found entity 1: a_dpfifo_sp91" {  } { { "db/a_dpfifo_sp91.tdf" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/a_dpfifo_sp91.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498756717731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498756717731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_sp91 fifo_rx:U6\|scfifo:scfifo_component\|scfifo_c7d1:auto_generated\|a_dpfifo_sp91:dpfifo " "Elaborating entity \"a_dpfifo_sp91\" for hierarchy \"fifo_rx:U6\|scfifo:scfifo_component\|scfifo_c7d1:auto_generated\|a_dpfifo_sp91:dpfifo\"" {  } { { "db/scfifo_c7d1.tdf" "dpfifo" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/scfifo_c7d1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756717731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ons1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ons1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ons1 " "Found entity 1: altsyncram_ons1" {  } { { "db/altsyncram_ons1.tdf" "" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/altsyncram_ons1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1498756717855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1498756717855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ons1 fifo_rx:U6\|scfifo:scfifo_component\|scfifo_c7d1:auto_generated\|a_dpfifo_sp91:dpfifo\|altsyncram_ons1:FIFOram " "Elaborating entity \"altsyncram_ons1\" for hierarchy \"fifo_rx:U6\|scfifo:scfifo_component\|scfifo_c7d1:auto_generated\|a_dpfifo_sp91:dpfifo\|altsyncram_ons1:FIFOram\"" {  } { { "db/a_dpfifo_sp91.tdf" "FIFOram" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/db/a_dpfifo_sp91.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756717856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_shift_register rx_shift_register:U7 " "Elaborating entity \"rx_shift_register\" for hierarchy \"rx_shift_register:U7\"" {  } { { "proyecto2.v" "U7" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756717864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_register parallel_register:U8 " "Elaborating entity \"parallel_register\" for hierarchy \"parallel_register:U8\"" {  } { { "proyecto2.v" "U8" { Text "C:/Users/mespinoz/Documents/Maestria ITCR/Prototipado FPGA/Proyecto2/proyecto2.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1498756717868 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1498756718201 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "688 " "Peak virtual memory: 688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1498756718378 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 29 11:18:38 2017 " "Processing ended: Thu Jun 29 11:18:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1498756718378 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1498756718378 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1498756718378 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1498756718378 ""}
