read -sv run_verilog_mid/adder_32b_12_68_36c4b97ee8d8871befa09a7d305da8d5.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_12_68_36c4b97ee8d8871befa09a7d305da8d5_yosys.v
