# 0 "arch/arm64/boot/dts/intel/keembay-evm.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/intel/keembay-evm.dts"







/dts-v1/;

# 1 "arch/arm64/boot/dts/intel/keembay-soc.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 9 "arch/arm64/boot/dts/intel/keembay-soc.dtsi" 2

/ {
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu@0 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   reg = <0x0>;
   enable-method = "psci";
  };

  cpu@1 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   reg = <0x1>;
   enable-method = "psci";
  };

  cpu@2 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   reg = <0x2>;
   enable-method = "psci";
  };

  cpu@3 {
   compatible = "arm,cortex-a53";
   device_type = "cpu";
   reg = <0x3>;
   enable-method = "psci";
  };
 };

 psci {
  compatible = "arm,psci-0.2";
  method = "smc";
 };

 gic: interrupt-controller@20500000 {
  compatible = "arm,gic-v3";
  interrupt-controller;
  #interrupt-cells = <3>;
  reg = <0x0 0x20500000 0x0 0x20000>,
        <0x0 0x20580000 0x0 0x80000>;

  interrupts = <1 9 4>;
 };

 timer {
  compatible = "arm,armv8-timer";

  interrupts = <1 13 4>,
        <1 14 4>,
        <1 11 4>,
        <1 10 4>;
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 0x7 4>;
 };

 soc {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  uart0: serial@20150000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x0 0x20150000 0x0 0x100>;
   interrupts = <0 64 4>;
   clock-frequency = <24000000>;
   reg-shift = <2>;
   reg-io-width = <4>;
   status = "disabled";
  };

  uart1: serial@20160000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x0 0x20160000 0x0 0x100>;
   interrupts = <0 65 4>;
   clock-frequency = <24000000>;
   reg-shift = <2>;
   reg-io-width = <4>;
   status = "disabled";
  };

  uart2: serial@20170000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x0 0x20170000 0x0 0x100>;
   interrupts = <0 66 4>;
   clock-frequency = <24000000>;
   reg-shift = <2>;
   reg-io-width = <4>;
   status = "disabled";
  };

  uart3: serial@20180000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x0 0x20180000 0x0 0x100>;
   interrupts = <0 67 4>;
   clock-frequency = <24000000>;
   reg-shift = <2>;
   reg-io-width = <4>;
   status = "disabled";
  };
 };
};
# 11 "arch/arm64/boot/dts/intel/keembay-evm.dts" 2

/ {
 model = "Keem Bay EVM";
 compatible = "intel,keembay-evm", "intel,keembay";

 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  serial0 = &uart3;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 memory@80000000 {
  device_type = "memory";

  reg = <0x0 0x80000000 0x0 0x80000000>;
 };

};

&uart3 {
 status = "okay";
};
