// Seed: 1023157264
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output id_3
);
  assign id_3 = id_0 - 1;
  type_6 id_4 (
      1'b0,
      1,
      id_1,
      1
  );
endmodule
