<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: CTU_CAN_FD_RTL.ACCESS_SIGNALLER RTL</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_CTU_CAN_FD_RTL.ACCESS_SIGNALLER RTL'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_CTU_CAN_FD_RTL.ACCESS_SIGNALLER RTL')">CTU_CAN_FD_RTL.ACCESS_SIGNALLER RTL</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.72</td>
<td class="s0 cl rt"><a href="mod98.html#Line" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod98.html#Cond" > 52.38</a></td>
<td class="s7 cl rt"><a href="mod98.html#Toggle" > 72.22</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod98.html#Branch" > 14.29</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/oille/Downloads/ctucanfd_ip_core/src/memory_registers/generated/access_signaler.vhd')">/home/oille/Downloads/ctucanfd_ip_core/src/memory_registers/generated/access_signaler.vhd</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod98.html#inst_tag_387"  onclick="showContent('inst_tag_387')">TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.RX_DATA_ACCESS_SIGNALLER_COMP</a></td>
<td class="s3 cl rt"> 34.72</td>
<td class="s0 cl rt"><a href="mod98.html#inst_tag_387_Line" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod98.html#inst_tag_387_Cond" > 52.38</a></td>
<td class="s7 cl rt"><a href="mod98.html#inst_tag_387_Toggle" > 72.22</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod98.html#inst_tag_387_Branch" > 14.29</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod98.html#inst_tag_386"  onclick="showContent('inst_tag_386')">TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.RX_DATA_ACCESS_SIGNALLER_COMP<img src="ex.gif" class="icon"></a></td>
<td class="s4 cl rt"> 46.30</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod98.html#inst_tag_386_Cond" > 52.38</a></td>
<td class="s7 cl rt"><a href="mod98.html#inst_tag_386_Toggle" > 72.22</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod98.html#inst_tag_386_Branch" > 14.29</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_387'>
<hr>
<a name="inst_tag_387"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_387" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.RX_DATA_ACCESS_SIGNALLER_COMP</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.72</td>
<td class="s0 cl rt"><a href="mod98.html#inst_tag_387_Line" >  0.00</a></td>
<td class="s5 cl rt"><a href="mod98.html#inst_tag_387_Cond" > 52.38</a></td>
<td class="s7 cl rt"><a href="mod98.html#inst_tag_387_Toggle" > 72.22</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod98.html#inst_tag_387_Branch" > 14.29</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 34.72</td>
<td class="s0 cl rt">  0.00</td>
<td class="s5 cl rt"> 52.38</td>
<td class="s7 cl rt"> 72.22</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 58.30</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.72</td>
<td class="s2 cl rt"> 24.18</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod67.html#inst_tag_323" >CONTROL_REGISTERS_REG_MAP_COMP</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_386'>
<hr>
<a name="inst_tag_386"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_386" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.RX_DATA_ACCESS_SIGNALLER_COMP<img src="ex.gif" class="icon"></a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.30</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod98.html#inst_tag_386_Cond" > 52.38</a></td>
<td class="s7 cl rt"><a href="mod98.html#inst_tag_386_Toggle" > 72.22</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod98.html#inst_tag_386_Branch" > 14.29</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.30</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.38</td>
<td class="s7 cl rt"> 72.22</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 99.14</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 97.41</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod67.html#inst_tag_322" >CONTROL_REGISTERS_REG_MAP_COMP<img src="ex.gif" class="icon"></a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_CTU_CAN_FD_RTL.ACCESS_SIGNALLER RTL'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod98.html" >CTU_CAN_FD_RTL.ACCESS_SIGNALLER RTL</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">TOTAL</td><td></td><td>5</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">VHDL_PROCESS</td><td>135</td><td>5</td><td>0</td><td>0.00</td></tr>
</table>
<pre class="code"><br clear=all>
134                                 begin
135        <font color = "red">0/1     ==>                  if (res_n = '0') then</font>
136        <font color = "red">0/1     ==>                      access_active_reg(i) &lt;= '0';</font>
137                                     elsif (rising_edge(clk_sys)) then
138                     
139                                         -----------------------------------------------------------
140                                         -- Mark signalling to a DFF when it is active. Clear when
141                                         -- it was activated. Thisway DFF won't tick every clock
142                                         -- cycle but only upon set-clear!
143                                         -----------------------------------------------------------
144        <font color = "red">0/1     ==>                      if (access_active(i) = '1') then</font>
145        <font color = "red">0/1     ==>                          access_active_reg(i) &lt;= '1';</font>
146                                         elsif (access_active_reg(i) = '1') then
147        <font color = "red">0/1     ==>                          access_active_reg(i) &lt;= '0';</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod98.html" >CTU_CAN_FD_RTL.ACCESS_SIGNALLER RTL</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>21</td><td>11</td><td>52.38</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>21</td><td>11</td><td>52.38</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109
 EXPRESSION (BE /= BE_ZEROES)
            --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       113
 EXPRESSION (READ AND CS)
             --1-     -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114
 EXPRESSION (WRITE AND CS)
             --1--     -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       122
 EXPRESSION (BE_ACTIVE AND ACCESS_IN(I))
             ----1----     ------2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       174
 EXPRESSION ( NOT ((READ_SIGNALLING = FALSE) AND (READ_SIGNALLING_REG = TRUE)) )
                  ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       174
 SUB-EXPRESSION ((READ_SIGNALLING = FALSE) AND (READ_SIGNALLING_REG = TRUE))
                 ------------1------------     --------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       177
 EXPRESSION ( NOT ((WRITE_SIGNALLING = FALSE) AND (WRITE_SIGNALLING_REG = TRUE)) )
                  -------------------------------1------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       177
 SUB-EXPRESSION ((WRITE_SIGNALLING = FALSE) AND (WRITE_SIGNALLING_REG = TRUE))
                 -------------1------------     --------------2--------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod98.html" >CTU_CAN_FD_RTL.ACCESS_SIGNALLER RTL</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">7</td>
<td class="rt">58.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">26</td>
<td class="rt">72.22 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">13</td>
<td class="rt">72.22 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">13</td>
<td class="rt">72.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">7</td>
<td class="rt">87.50 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">20</td>
<td class="rt">90.91 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">10</td>
<td class="rt">90.91 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">10</td>
<td class="rt">90.91 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s4">
<td>Signal Bits</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s4">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">3</td>
<td class="rt">42.86 </td>
</tr><tr class="s4">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">3</td>
<td class="rt">42.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>READ</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE_SIGNAL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>READ_SIGNAL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>BE_ACTIVE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ACCESS_IN[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ACCESS_IN[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ACCESS_ACTIVE[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ACCESS_ACTIVE[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ACCESS_ACTIVE_REG[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ACCESS_ACTIVE_REG[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod98.html" >CTU_CAN_FD_RTL.ACCESS_SIGNALLER RTL</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">135</td>
<td class="rt">5</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109            be_active    <= '1' when (be /= BE_ZEROES)
                                   <font color = "red">-1-</font>  
                                   <font color = "green">==></font>  
                                   <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
135                        if (res_n = '0') then
                           <font color = "red">-1-</font>  
136                            access_active_reg(i) <= '0';
           <font color = "red">                    ==></font>
137                        elsif (rising_edge(clk_sys)) then
                              <font color = "red">-2-</font>  
138        
139                            -----------------------------------------------------------
140                            -- Mark signalling to a DFF when it is active. Clear when
141                            -- it was activated. Thisway DFF won't tick every clock
142                            -- cycle but only upon set-clear!
143                            -----------------------------------------------------------
144                            if (access_active(i) = '1') then
                               <font color = "red">-3-</font>  
145                                access_active_reg(i) <= '1';
           <font color = "red">                        ==></font>
146                            elsif (access_active_reg(i) = '1') then
                                  <font color = "red">-4-</font>  
147                                access_active_reg(i) <= '0';
           <font color = "red">                        ==></font>
148                            end if;
                               MISSING_ELSE
           <font color = "red">                    ==></font>
149        
150                        end if;
                           MISSING_ELSE
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_387'>
<a name="inst_tag_387_Line"></a>
<b>Line Coverage for Instance : <a href="mod98.html#inst_tag_387" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.RX_DATA_ACCESS_SIGNALLER_COMP</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">TOTAL</td><td></td><td>5</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">VHDL_PROCESS</td><td>135</td><td>5</td><td>0</td><td>0.00</td></tr>
</table>
<pre class="code"><br clear=all>
134                                 begin
135        <font color = "red">0/1     ==>                  if (res_n = '0') then</font>
136        <font color = "red">0/1     ==>                      access_active_reg(i) &lt;= '0';</font>
137                                     elsif (rising_edge(clk_sys)) then
138                     
139                                         -----------------------------------------------------------
140                                         -- Mark signalling to a DFF when it is active. Clear when
141                                         -- it was activated. Thisway DFF won't tick every clock
142                                         -- cycle but only upon set-clear!
143                                         -----------------------------------------------------------
144        <font color = "red">0/1     ==>                      if (access_active(i) = '1') then</font>
145        <font color = "red">0/1     ==>                          access_active_reg(i) &lt;= '1';</font>
146                                         elsif (access_active_reg(i) = '1') then
147        <font color = "red">0/1     ==>                          access_active_reg(i) &lt;= '0';</font>
</pre>
<hr>
<a name="inst_tag_387_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod98.html#inst_tag_387" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.RX_DATA_ACCESS_SIGNALLER_COMP</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>21</td><td>11</td><td>52.38</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>21</td><td>11</td><td>52.38</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109
 EXPRESSION (BE /= BE_ZEROES)
            --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       113
 EXPRESSION (READ AND CS)
             --1-     -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114
 EXPRESSION (WRITE AND CS)
             --1--     -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       122
 EXPRESSION (BE_ACTIVE AND ACCESS_IN(I))
             ----1----     ------2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       174
 EXPRESSION ( NOT ((READ_SIGNALLING = FALSE) AND (READ_SIGNALLING_REG = TRUE)) )
                  ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       174
 SUB-EXPRESSION ((READ_SIGNALLING = FALSE) AND (READ_SIGNALLING_REG = TRUE))
                 ------------1------------     --------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       177
 EXPRESSION ( NOT ((WRITE_SIGNALLING = FALSE) AND (WRITE_SIGNALLING_REG = TRUE)) )
                  -------------------------------1------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       177
 SUB-EXPRESSION ((WRITE_SIGNALLING = FALSE) AND (WRITE_SIGNALLING_REG = TRUE))
                 -------------1------------     --------------2--------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_387_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod98.html#inst_tag_387" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.RX_DATA_ACCESS_SIGNALLER_COMP</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">7</td>
<td class="rt">58.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">26</td>
<td class="rt">72.22 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">13</td>
<td class="rt">72.22 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">13</td>
<td class="rt">72.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">7</td>
<td class="rt">87.50 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">20</td>
<td class="rt">90.91 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">10</td>
<td class="rt">90.91 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">10</td>
<td class="rt">90.91 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s4">
<td>Signal Bits</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s4">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">3</td>
<td class="rt">42.86 </td>
</tr><tr class="s4">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">3</td>
<td class="rt">42.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>READ</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE_SIGNAL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>READ_SIGNAL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>BE_ACTIVE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ACCESS_IN[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ACCESS_IN[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ACCESS_ACTIVE[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ACCESS_ACTIVE[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ACCESS_ACTIVE_REG[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ACCESS_ACTIVE_REG[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_387_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod98.html#inst_tag_387" >TB_TOP_CTU_CAN_FD.CTU_CAN_FD_VIP_INST.FEATURE_TEST_AGENT_GEN.FEATURE_TEST_AGENT_INST.TEST_NODE_INST.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.RX_DATA_ACCESS_SIGNALLER_COMP</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">135</td>
<td class="rt">5</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109            be_active    <= '1' when (be /= BE_ZEROES)
                                   <font color = "red">-1-</font>  
                                   <font color = "green">==></font>  
                                   <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
135                        if (res_n = '0') then
                           <font color = "red">-1-</font>  
136                            access_active_reg(i) <= '0';
           <font color = "red">                    ==></font>
137                        elsif (rising_edge(clk_sys)) then
                              <font color = "red">-2-</font>  
138        
139                            -----------------------------------------------------------
140                            -- Mark signalling to a DFF when it is active. Clear when
141                            -- it was activated. Thisway DFF won't tick every clock
142                            -- cycle but only upon set-clear!
143                            -----------------------------------------------------------
144                            if (access_active(i) = '1') then
                               <font color = "red">-3-</font>  
145                                access_active_reg(i) <= '1';
           <font color = "red">                        ==></font>
146                            elsif (access_active_reg(i) = '1') then
                                  <font color = "red">-4-</font>  
147                                access_active_reg(i) <= '0';
           <font color = "red">                        ==></font>
148                            end if;
                               MISSING_ELSE
           <font color = "red">                    ==></font>
149        
150                        end if;
                           MISSING_ELSE
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_386'>
<a name="inst_tag_386_Line"></a>
<b>Line Coverage for Instance : <a href="mod98.html#inst_tag_386" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.RX_DATA_ACCESS_SIGNALLER_COMP<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="wht"><td class="lf">TOTAL</td><td></td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">VHDL_PROCESS</td><td>135</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
134                                 begin
135        <font color = "grey">excluded     </font>                if (res_n = '0') then
Exclude Annotation: Unreachable due to generic
136        <font color = "grey">excluded     </font>                    access_active_reg(i) &lt;= '0';
Exclude Annotation: Unreachable due to generic
137                                     elsif (rising_edge(clk_sys)) then
138                     
139                                         -----------------------------------------------------------
140                                         -- Mark signalling to a DFF when it is active. Clear when
141                                         -- it was activated. Thisway DFF won't tick every clock
142                                         -- cycle but only upon set-clear!
143                                         -----------------------------------------------------------
144        <font color = "grey">excluded     </font>                    if (access_active(i) = '1') then
Exclude Annotation: Unreachable due to generic
145        <font color = "grey">excluded     </font>                        access_active_reg(i) &lt;= '1';
Exclude Annotation: Unreachable due to generic
146                                         elsif (access_active_reg(i) = '1') then
147        <font color = "grey">excluded     </font>                        access_active_reg(i) &lt;= '0';
Exclude Annotation: Unreachable due to generic
</pre>
<hr>
<a name="inst_tag_386_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod98.html#inst_tag_386" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.RX_DATA_ACCESS_SIGNALLER_COMP<img src="ex.gif" class="icon"></a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>21</td><td>11</td><td>52.38</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>21</td><td>11</td><td>52.38</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       109
 EXPRESSION (BE /= BE_ZEROES)
            --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       113
 EXPRESSION (READ AND CS)
             --1-     -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114
 EXPRESSION (WRITE AND CS)
             --1--     -2
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       122
 EXPRESSION (BE_ACTIVE AND ACCESS_IN(I))
             ----1----     ------2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       174
 EXPRESSION ( NOT ((READ_SIGNALLING = FALSE) AND (READ_SIGNALLING_REG = TRUE)) )
                  ------------------------------1-----------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       174
 SUB-EXPRESSION ((READ_SIGNALLING = FALSE) AND (READ_SIGNALLING_REG = TRUE))
                 ------------1------------     --------------2-------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       177
 EXPRESSION ( NOT ((WRITE_SIGNALLING = FALSE) AND (WRITE_SIGNALLING_REG = TRUE)) )
                  -------------------------------1------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       177
 SUB-EXPRESSION ((WRITE_SIGNALLING = FALSE) AND (WRITE_SIGNALLING_REG = TRUE))
                 -------------1------------     --------------2--------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>-</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_386_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod98.html#inst_tag_386" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.RX_DATA_ACCESS_SIGNALLER_COMP<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">7</td>
<td class="rt">58.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">26</td>
<td class="rt">72.22 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">13</td>
<td class="rt">72.22 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">13</td>
<td class="rt">72.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">8</td>
<td class="rt">7</td>
<td class="rt">87.50 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">20</td>
<td class="rt">90.91 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">10</td>
<td class="rt">90.91 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">10</td>
<td class="rt">90.91 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s4">
<td>Signal Bits</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s4">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">3</td>
<td class="rt">42.86 </td>
</tr><tr class="s4">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">3</td>
<td class="rt">42.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>READ</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>WRITE_SIGNAL</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>READ_SIGNAL</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>BE_ACTIVE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ACCESS_IN[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ACCESS_IN[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ACCESS_ACTIVE[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ACCESS_ACTIVE[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ACCESS_ACTIVE_REG[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ACCESS_ACTIVE_REG[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_386_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod98.html#inst_tag_386" >TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.RX_DATA_ACCESS_SIGNALLER_COMP<img src="ex.gif" class="icon"></a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">109</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">135</td>
<td class="rt">5</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
109            be_active    <= '1' when (be /= BE_ZEROES)
                                   <font color = "red">-1-</font>  
                                   <font color = "green">==></font>  
                                   <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
135                        if (res_n = '0') then
                           <font color = "red">-1-</font>  
136                            access_active_reg(i) <= '0';
           <font color = "red">                    ==></font>
137                        elsif (rising_edge(clk_sys)) then
                              <font color = "red">-2-</font>  
138        
139                            -----------------------------------------------------------
140                            -- Mark signalling to a DFF when it is active. Clear when
141                            -- it was activated. Thisway DFF won't tick every clock
142                            -- cycle but only upon set-clear!
143                            -----------------------------------------------------------
144                            if (access_active(i) = '1') then
                               <font color = "red">-3-</font>  
145                                access_active_reg(i) <= '1';
           <font color = "red">                        ==></font>
146                            elsif (access_active_reg(i) = '1') then
                                  <font color = "red">-4-</font>  
147                                access_active_reg(i) <= '0';
           <font color = "red">                        ==></font>
148                            end if;
                               MISSING_ELSE
           <font color = "red">                    ==></font>
149        
150                        end if;
                           MISSING_ELSE
           <font color = "red">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_386">
    <li>
      <a href="#inst_tag_386_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_386_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_386_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_386_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_387">
    <li>
      <a href="#inst_tag_387_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_387_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_387_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_387_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_CTU_CAN_FD_RTL.ACCESS_SIGNALLER RTL">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
