// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module system_v_demosaic_0_0_abs_r (
        ap_ready,
        p_x,
        ap_return
);


output   ap_ready;
input  [12:0] p_x;
output  [11:0] ap_return;

wire   [11:0] empty_fu_16_p1;
wire   [0:0] tmp_fu_26_p3;
wire   [11:0] sub_ln61_fu_20_p2;

assign ap_ready = 1'b1;

assign empty_fu_16_p1 = p_x[11:0];

assign sub_ln61_fu_20_p2 = (12'd0 - empty_fu_16_p1);

assign tmp_fu_26_p3 = p_x[32'd12];

assign ap_return = ((tmp_fu_26_p3[0:0] == 1'b1) ? sub_ln61_fu_20_p2 : empty_fu_16_p1);

endmodule //system_v_demosaic_0_0_abs_r
