Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:17:25 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Design       : diffeq_paj_convert
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.487ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.615ns  (logic 5.133ns (67.406%)  route 2.482ns (32.594%))
  Logic Levels:           23  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 9.529 - 7.500 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.632ns (routing 0.609ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.556ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    G9                                                0.000     0.000    clk
    G9                   net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y64        net (fo=248, routed)         1.632     2.579    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.248     2.827    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.827    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     2.924    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.924    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.574    temp__0/temp/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.574    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.632    temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.632    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.189    temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     4.189    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.260    temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X7Y65        net (fo=1, unset)            0.002     4.262    temp__1/temp/PCIN[19]
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[3])
                                                      0.492     4.754    temp__1/temp/DSP_ALU_INST/ALU_OUT[3]
    DSP48E2_X7Y65        net (fo=1, routed)           0.000     4.754    temp__1/temp/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.110     4.864    temp__1/temp/DSP_OUTPUT_INST/P[3]
    SLICE_X48Y164        net (fo=2, unset)            0.550     5.414    n_102_temp__1/temp
    SLICE_X48Y164        CARRY8 (Prop_CARRY8_DI[4]_O[7])
                                                      0.225     5.639    u_var2_i_22__0/O[7]
    SLICE_X48Y162        net (fo=6, unset)            0.428     6.067    in[23]
    SLICE_X48Y162        LUT2 (Prop_LUT2_I1_O)        0.081     6.148    u_var2_i_31/O
    SLICE_X48Y162        net (fo=1, routed)           0.000     6.148    n_0_u_var2_i_31
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     6.326    u_var2_i_3/CO[7]
    SLICE_X48Y163        net (fo=1, unset)            0.000     6.326    n_0_u_var2_i_3
    SLICE_X48Y163        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     6.431    u_var2_i_2__0/O[0]
    DSP48E2_X7Y67        net (fo=1, unset)            0.310     6.741    u_var2/u_var2/B[7]
    DSP48E2_X7Y67        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[7]_B2_DATA[7])
                                                      0.219     6.960    u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[7]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     6.960    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[7]_B2B1[7])
                                                      0.066     7.026    u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[7]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.026    u_var2/u_var2/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[7]_V[6])
                                                      0.454     7.480    u_var2/u_var2/DSP_MULTIPLIER_INST/V[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.480    u_var2/u_var2/DSP_MULTIPLIER.V<6>
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     7.580    u_var2/u_var2/DSP_M_DATA_INST/V_DATA[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.580    u_var2/u_var2/DSP_M_DATA.V_DATA<6>
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     8.117    u_var2/u_var2/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     8.117    u_var2/u_var2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     8.188    u_var2/u_var2/DSP_OUTPUT_INST/P[6]
    SLICE_X46Y163        net (fo=1, unset)            0.397     8.585    n_99_u_var2/u_var2
    SLICE_X46Y163        LUT2 (Prop_LUT2_I1_O)        0.035     8.620    u_var[31]_i_38/O
    SLICE_X46Y163        net (fo=1, routed)           0.000     8.620    n_0_u_var[31]_i_38
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     8.798    u_var_reg[31]_i_20/CO[7]
    SLICE_X46Y164        net (fo=1, unset)            0.000     8.798    n_0_u_var_reg[31]_i_20
    SLICE_X46Y164        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     8.932    u_var_reg[31]_i_18/O[1]
    SLICE_X44Y164        net (fo=3, unset)            0.190     9.122    n_14_u_var_reg[31]_i_18
    SLICE_X44Y164        LUT3 (Prop_LUT3_I0_O)        0.105     9.227    u_var[31]_i_7/O
    SLICE_X44Y163        net (fo=1, unset)            0.160     9.387    n_0_u_var[31]_i_7
    SLICE_X44Y163        CARRY8 (Prop_CARRY8_DI[2]_O[4])
                                                      0.284     9.671    u_var_reg[31]_i_2/O[4]
    SLICE_X44Y165        net (fo=1, unset)            0.131     9.802    u_var0[28]
    SLICE_X44Y165        LUT3 (Prop_LUT3_I0_O)        0.078     9.880    u_var[28]_i_1/O
    DSP48E2_X6Y66        net (fo=2, unset)            0.314    10.194    temp/temp/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500    
    G9                                                0.000     7.500    clk
    G9                   net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     7.718    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     7.745    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     7.968    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     8.072    clk_IBUF_BUFG_inst/O
    DSP48E2_X6Y66        net (fo=248, routed)         1.457     9.529    temp/temp/CLK
                         clock pessimism              0.470    10.000    
                         clock uncertainty           -0.035     9.964    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[11])
                                                     -0.258     9.706    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.706    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                 -0.487    

Slack (VIOLATED) :        -0.472ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[14]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.658ns  (logic 5.172ns (67.537%)  route 2.486ns (32.463%))
  Logic Levels:           23  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 9.529 - 7.500 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.632ns (routing 0.609ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.556ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    G9                                                0.000     0.000    clk
    G9                   net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y64        net (fo=248, routed)         1.632     2.579    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.248     2.827    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.827    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     2.924    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.924    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.574    temp__0/temp/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.574    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.632    temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.632    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.189    temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     4.189    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.260    temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X7Y65        net (fo=1, unset)            0.002     4.262    temp__1/temp/PCIN[19]
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[3])
                                                      0.492     4.754    temp__1/temp/DSP_ALU_INST/ALU_OUT[3]
    DSP48E2_X7Y65        net (fo=1, routed)           0.000     4.754    temp__1/temp/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.110     4.864    temp__1/temp/DSP_OUTPUT_INST/P[3]
    SLICE_X48Y164        net (fo=2, unset)            0.550     5.414    n_102_temp__1/temp
    SLICE_X48Y164        CARRY8 (Prop_CARRY8_DI[4]_O[7])
                                                      0.225     5.639    u_var2_i_22__0/O[7]
    SLICE_X48Y162        net (fo=6, unset)            0.428     6.067    in[23]
    SLICE_X48Y162        LUT2 (Prop_LUT2_I1_O)        0.081     6.148    u_var2_i_31/O
    SLICE_X48Y162        net (fo=1, routed)           0.000     6.148    n_0_u_var2_i_31
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     6.326    u_var2_i_3/CO[7]
    SLICE_X48Y163        net (fo=1, unset)            0.000     6.326    n_0_u_var2_i_3
    SLICE_X48Y163        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     6.431    u_var2_i_2__0/O[0]
    DSP48E2_X7Y67        net (fo=1, unset)            0.310     6.741    u_var2/u_var2/B[7]
    DSP48E2_X7Y67        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[7]_B2_DATA[7])
                                                      0.219     6.960    u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[7]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     6.960    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[7]_B2B1[7])
                                                      0.066     7.026    u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[7]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.026    u_var2/u_var2/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[7]_V[6])
                                                      0.454     7.480    u_var2/u_var2/DSP_MULTIPLIER_INST/V[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.480    u_var2/u_var2/DSP_MULTIPLIER.V<6>
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     7.580    u_var2/u_var2/DSP_M_DATA_INST/V_DATA[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.580    u_var2/u_var2/DSP_M_DATA.V_DATA<6>
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     8.117    u_var2/u_var2/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     8.117    u_var2/u_var2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     8.188    u_var2/u_var2/DSP_OUTPUT_INST/P[6]
    SLICE_X46Y163        net (fo=1, unset)            0.397     8.585    n_99_u_var2/u_var2
    SLICE_X46Y163        LUT2 (Prop_LUT2_I1_O)        0.035     8.620    u_var[31]_i_38/O
    SLICE_X46Y163        net (fo=1, routed)           0.000     8.620    n_0_u_var[31]_i_38
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     8.798    u_var_reg[31]_i_20/CO[7]
    SLICE_X46Y164        net (fo=1, unset)            0.000     8.798    n_0_u_var_reg[31]_i_20
    SLICE_X46Y164        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     8.932    u_var_reg[31]_i_18/O[1]
    SLICE_X44Y164        net (fo=3, unset)            0.190     9.122    n_14_u_var_reg[31]_i_18
    SLICE_X44Y164        LUT3 (Prop_LUT3_I0_O)        0.105     9.227    u_var[31]_i_7/O
    SLICE_X44Y163        net (fo=1, unset)            0.160     9.387    n_0_u_var[31]_i_7
    SLICE_X44Y163        CARRY8 (Prop_CARRY8_DI[2]_O[7])
                                                      0.323     9.710    u_var_reg[31]_i_2/O[7]
    SLICE_X43Y165        net (fo=1, unset)            0.183     9.893    u_var0[31]
    SLICE_X43Y165        LUT3 (Prop_LUT3_I0_O)        0.078     9.971    u_var[31]_i_1/O
    DSP48E2_X6Y66        net (fo=2, unset)            0.266    10.237    temp/temp/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500    
    G9                                                0.000     7.500    clk
    G9                   net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     7.718    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     7.745    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     7.968    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     8.072    clk_IBUF_BUFG_inst/O
    DSP48E2_X6Y66        net (fo=248, routed)         1.457     9.529    temp/temp/CLK
                         clock pessimism              0.470    10.000    
                         clock uncertainty           -0.035     9.964    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[14])
                                                     -0.200     9.764    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.764    
                         arrival time                         -10.237    
  -------------------------------------------------------------------
                         slack                                 -0.472    

Slack (VIOLATED) :        -0.430ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[13]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.560ns  (logic 5.119ns (67.712%)  route 2.441ns (32.288%))
  Logic Levels:           22  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 9.529 - 7.500 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.632ns (routing 0.609ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.556ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    G9                                                0.000     0.000    clk
    G9                   net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y64        net (fo=248, routed)         1.632     2.579    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.248     2.827    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.827    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     2.924    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.924    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.574    temp__0/temp/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.574    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.632    temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.632    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.189    temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     4.189    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.260    temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X7Y65        net (fo=1, unset)            0.002     4.262    temp__1/temp/PCIN[19]
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[3])
                                                      0.492     4.754    temp__1/temp/DSP_ALU_INST/ALU_OUT[3]
    DSP48E2_X7Y65        net (fo=1, routed)           0.000     4.754    temp__1/temp/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.110     4.864    temp__1/temp/DSP_OUTPUT_INST/P[3]
    SLICE_X48Y164        net (fo=2, unset)            0.550     5.414    n_102_temp__1/temp
    SLICE_X48Y164        CARRY8 (Prop_CARRY8_DI[4]_O[7])
                                                      0.225     5.639    u_var2_i_22__0/O[7]
    SLICE_X48Y162        net (fo=6, unset)            0.428     6.067    in[23]
    SLICE_X48Y162        LUT2 (Prop_LUT2_I1_O)        0.081     6.148    u_var2_i_31/O
    SLICE_X48Y162        net (fo=1, routed)           0.000     6.148    n_0_u_var2_i_31
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     6.326    u_var2_i_3/CO[7]
    SLICE_X48Y163        net (fo=1, unset)            0.000     6.326    n_0_u_var2_i_3
    SLICE_X48Y163        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     6.460    u_var2_i_2__0/O[1]
    DSP48E2_X7Y67        net (fo=1, unset)            0.312     6.772    u_var2/u_var2/B[8]
    DSP48E2_X7Y67        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[8]_B2_DATA[8])
                                                      0.221     6.993    u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[8]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     6.993    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<8>
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[8]_B2B1[8])
                                                      0.078     7.071    u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[8]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.071    u_var2/u_var2/DSP_PREADD_DATA.B2B1<8>
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[8]_V[8])
                                                      0.538     7.609    u_var2/u_var2/DSP_MULTIPLIER_INST/V[8]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.609    u_var2/u_var2/DSP_MULTIPLIER.V<8>
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_V[8]_V_DATA[8])
                                                      0.104     7.713    u_var2/u_var2/DSP_M_DATA_INST/V_DATA[8]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.713    u_var2/u_var2/DSP_M_DATA.V_DATA<8>
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_V_DATA[8]_ALU_OUT[8])
                                                      0.514     8.227    u_var2/u_var2/DSP_ALU_INST/ALU_OUT[8]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     8.227    u_var2/u_var2/DSP_ALU.ALU_OUT<8>
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[8]_P[8])
                                                      0.074     8.301    u_var2/u_var2/DSP_OUTPUT_INST/P[8]
    SLICE_X46Y164        net (fo=1, unset)            0.391     8.692    n_97_u_var2/u_var2
    SLICE_X46Y164        LUT2 (Prop_LUT2_I1_O)        0.036     8.728    u_var[31]_i_28/O
    SLICE_X46Y164        net (fo=1, routed)           0.000     8.728    n_0_u_var[31]_i_28
    SLICE_X46Y164        CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.246     8.974    u_var_reg[31]_i_18/O[4]
    SLICE_X44Y163        net (fo=3, unset)            0.379     9.353    n_11_u_var_reg[31]_i_18
    SLICE_X44Y163        LUT6 (Prop_LUT6_I1_O)        0.077     9.430    u_var[31]_i_13/O
    SLICE_X44Y163        net (fo=1, routed)           0.000     9.430    n_0_u_var[31]_i_13
    SLICE_X44Y163        CARRY8 (Prop_CARRY8_S[4]_O[6])
                                                      0.246     9.676    u_var_reg[31]_i_2/O[6]
    SLICE_X43Y164        net (fo=1, unset)            0.179     9.855    u_var0[30]
    SLICE_X43Y164        LUT3 (Prop_LUT3_I0_O)        0.084     9.939    u_var[30]_i_1/O
    DSP48E2_X6Y66        net (fo=2, unset)            0.200    10.139    temp/temp/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500    
    G9                                                0.000     7.500    clk
    G9                   net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     7.718    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     7.745    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     7.968    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     8.072    clk_IBUF_BUFG_inst/O
    DSP48E2_X6Y66        net (fo=248, routed)         1.457     9.529    temp/temp/CLK
                         clock pessimism              0.470    10.000    
                         clock uncertainty           -0.035     9.964    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[13])
                                                     -0.256     9.708    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.708    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                 -0.430    

Slack (VIOLATED) :        -0.374ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.502ns  (logic 5.163ns (68.822%)  route 2.339ns (31.178%))
  Logic Levels:           23  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 9.529 - 7.500 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.632ns (routing 0.609ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.556ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    G9                                                0.000     0.000    clk
    G9                   net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y64        net (fo=248, routed)         1.632     2.579    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.248     2.827    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.827    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     2.924    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.924    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.574    temp__0/temp/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.574    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.632    temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.632    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.189    temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     4.189    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.260    temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X7Y65        net (fo=1, unset)            0.002     4.262    temp__1/temp/PCIN[19]
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[3])
                                                      0.492     4.754    temp__1/temp/DSP_ALU_INST/ALU_OUT[3]
    DSP48E2_X7Y65        net (fo=1, routed)           0.000     4.754    temp__1/temp/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.110     4.864    temp__1/temp/DSP_OUTPUT_INST/P[3]
    SLICE_X48Y164        net (fo=2, unset)            0.550     5.414    n_102_temp__1/temp
    SLICE_X48Y164        CARRY8 (Prop_CARRY8_DI[4]_O[7])
                                                      0.225     5.639    u_var2_i_22__0/O[7]
    SLICE_X48Y162        net (fo=6, unset)            0.428     6.067    in[23]
    SLICE_X48Y162        LUT2 (Prop_LUT2_I1_O)        0.081     6.148    u_var2_i_31/O
    SLICE_X48Y162        net (fo=1, routed)           0.000     6.148    n_0_u_var2_i_31
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     6.326    u_var2_i_3/CO[7]
    SLICE_X48Y163        net (fo=1, unset)            0.000     6.326    n_0_u_var2_i_3
    SLICE_X48Y163        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     6.431    u_var2_i_2__0/O[0]
    DSP48E2_X7Y67        net (fo=1, unset)            0.310     6.741    u_var2/u_var2/B[7]
    DSP48E2_X7Y67        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[7]_B2_DATA[7])
                                                      0.219     6.960    u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[7]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     6.960    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[7]_B2B1[7])
                                                      0.066     7.026    u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[7]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.026    u_var2/u_var2/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[7]_V[6])
                                                      0.454     7.480    u_var2/u_var2/DSP_MULTIPLIER_INST/V[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.480    u_var2/u_var2/DSP_MULTIPLIER.V<6>
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     7.580    u_var2/u_var2/DSP_M_DATA_INST/V_DATA[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.580    u_var2/u_var2/DSP_M_DATA.V_DATA<6>
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     8.117    u_var2/u_var2/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     8.117    u_var2/u_var2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     8.188    u_var2/u_var2/DSP_OUTPUT_INST/P[6]
    SLICE_X46Y163        net (fo=1, unset)            0.397     8.585    n_99_u_var2/u_var2
    SLICE_X46Y163        LUT2 (Prop_LUT2_I1_O)        0.035     8.620    u_var[31]_i_38/O
    SLICE_X46Y163        net (fo=1, routed)           0.000     8.620    n_0_u_var[31]_i_38
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     8.798    u_var_reg[31]_i_20/CO[7]
    SLICE_X46Y164        net (fo=1, unset)            0.000     8.798    n_0_u_var_reg[31]_i_20
    SLICE_X46Y164        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     8.932    u_var_reg[31]_i_18/O[1]
    SLICE_X44Y164        net (fo=3, unset)            0.190     9.122    n_14_u_var_reg[31]_i_18
    SLICE_X44Y164        LUT3 (Prop_LUT3_I0_O)        0.105     9.227    u_var[31]_i_7/O
    SLICE_X44Y163        net (fo=1, unset)            0.160     9.387    n_0_u_var[31]_i_7
    SLICE_X44Y163        CARRY8 (Prop_CARRY8_DI[2]_O[5])
                                                      0.314     9.701    u_var_reg[31]_i_2/O[5]
    SLICE_X44Y166        net (fo=1, unset)            0.130     9.831    u_var0[29]
    SLICE_X44Y166        LUT3 (Prop_LUT3_I0_O)        0.078     9.909    u_var[29]_i_1/O
    DSP48E2_X6Y66        net (fo=2, unset)            0.172    10.081    temp/temp/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500    
    G9                                                0.000     7.500    clk
    G9                   net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     7.718    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     7.745    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     7.968    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     8.072    clk_IBUF_BUFG_inst/O
    DSP48E2_X6Y66        net (fo=248, routed)         1.457     9.529    temp/temp/CLK
                         clock pessimism              0.470    10.000    
                         clock uncertainty           -0.035     9.964    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[12])
                                                     -0.258     9.706    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.706    
                         arrival time                         -10.081    
  -------------------------------------------------------------------
                         slack                                 -0.374    

Slack (VIOLATED) :        -0.276ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 4.917ns (66.204%)  route 2.510ns (33.796%))
  Logic Levels:           23  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 9.529 - 7.500 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.632ns (routing 0.609ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.556ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    G9                                                0.000     0.000    clk
    G9                   net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y64        net (fo=248, routed)         1.632     2.579    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.248     2.827    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.827    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     2.924    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.924    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.574    temp__0/temp/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.574    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.632    temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.632    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.189    temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     4.189    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.260    temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X7Y65        net (fo=1, unset)            0.002     4.262    temp__1/temp/PCIN[19]
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[3])
                                                      0.492     4.754    temp__1/temp/DSP_ALU_INST/ALU_OUT[3]
    DSP48E2_X7Y65        net (fo=1, routed)           0.000     4.754    temp__1/temp/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.110     4.864    temp__1/temp/DSP_OUTPUT_INST/P[3]
    SLICE_X48Y164        net (fo=2, unset)            0.550     5.414    n_102_temp__1/temp
    SLICE_X48Y164        CARRY8 (Prop_CARRY8_DI[4]_O[7])
                                                      0.225     5.639    u_var2_i_22__0/O[7]
    SLICE_X48Y162        net (fo=6, unset)            0.428     6.067    in[23]
    SLICE_X48Y162        LUT2 (Prop_LUT2_I1_O)        0.081     6.148    u_var2_i_31/O
    SLICE_X48Y162        net (fo=1, routed)           0.000     6.148    n_0_u_var2_i_31
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     6.326    u_var2_i_3/CO[7]
    SLICE_X48Y163        net (fo=1, unset)            0.000     6.326    n_0_u_var2_i_3
    SLICE_X48Y163        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     6.431    u_var2_i_2__0/O[0]
    DSP48E2_X7Y67        net (fo=1, unset)            0.310     6.741    u_var2/u_var2/B[7]
    DSP48E2_X7Y67        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[7]_B2_DATA[7])
                                                      0.219     6.960    u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[7]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     6.960    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[7]_B2B1[7])
                                                      0.066     7.026    u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[7]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.026    u_var2/u_var2/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[7]_V[6])
                                                      0.454     7.480    u_var2/u_var2/DSP_MULTIPLIER_INST/V[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.480    u_var2/u_var2/DSP_MULTIPLIER.V<6>
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     7.580    u_var2/u_var2/DSP_M_DATA_INST/V_DATA[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.580    u_var2/u_var2/DSP_M_DATA.V_DATA<6>
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     8.117    u_var2/u_var2/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     8.117    u_var2/u_var2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     8.188    u_var2/u_var2/DSP_OUTPUT_INST/P[6]
    SLICE_X46Y163        net (fo=1, unset)            0.397     8.585    n_99_u_var2/u_var2
    SLICE_X46Y163        LUT2 (Prop_LUT2_I1_O)        0.035     8.620    u_var[31]_i_38/O
    SLICE_X46Y163        net (fo=1, routed)           0.000     8.620    n_0_u_var[31]_i_38
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     8.798    u_var_reg[31]_i_20/CO[7]
    SLICE_X46Y164        net (fo=1, unset)            0.000     8.798    n_0_u_var_reg[31]_i_20
    SLICE_X46Y164        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     8.932    u_var_reg[31]_i_18/O[1]
    SLICE_X44Y163        net (fo=3, unset)            0.326     9.258    n_14_u_var_reg[31]_i_18
    SLICE_X44Y163        LUT6 (Prop_LUT6_I1_O)        0.075     9.333    u_var[31]_i_16/O
    SLICE_X44Y163        net (fo=1, routed)           0.000     9.333    n_0_u_var[31]_i_16
    SLICE_X44Y163        CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.080     9.413    u_var_reg[31]_i_2/O[1]
    SLICE_X44Y165        net (fo=1, unset)            0.307     9.720    u_var0[25]
    SLICE_X44Y165        LUT3 (Prop_LUT3_I0_O)        0.096     9.816    u_var[25]_i_1/O
    DSP48E2_X6Y66        net (fo=2, unset)            0.190    10.006    temp/temp/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500    
    G9                                                0.000     7.500    clk
    G9                   net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     7.718    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     7.745    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     7.968    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     8.072    clk_IBUF_BUFG_inst/O
    DSP48E2_X6Y66        net (fo=248, routed)         1.457     9.529    temp/temp/CLK
                         clock pessimism              0.470    10.000    
                         clock uncertainty           -0.035     9.964    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[8])
                                                     -0.235     9.729    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.729    
                         arrival time                         -10.006    
  -------------------------------------------------------------------
                         slack                                 -0.276    

Slack (VIOLATED) :        -0.247ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 5.079ns (67.992%)  route 2.391ns (32.008%))
  Logic Levels:           23  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 9.529 - 7.500 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.632ns (routing 0.609ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.556ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    G9                                                0.000     0.000    clk
    G9                   net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y64        net (fo=248, routed)         1.632     2.579    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.248     2.827    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.827    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     2.924    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.924    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.574    temp__0/temp/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.574    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.632    temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.632    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.189    temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     4.189    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.260    temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X7Y65        net (fo=1, unset)            0.002     4.262    temp__1/temp/PCIN[19]
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[3])
                                                      0.492     4.754    temp__1/temp/DSP_ALU_INST/ALU_OUT[3]
    DSP48E2_X7Y65        net (fo=1, routed)           0.000     4.754    temp__1/temp/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.110     4.864    temp__1/temp/DSP_OUTPUT_INST/P[3]
    SLICE_X48Y164        net (fo=2, unset)            0.550     5.414    n_102_temp__1/temp
    SLICE_X48Y164        CARRY8 (Prop_CARRY8_DI[4]_O[7])
                                                      0.225     5.639    u_var2_i_22__0/O[7]
    SLICE_X48Y162        net (fo=6, unset)            0.428     6.067    in[23]
    SLICE_X48Y162        LUT2 (Prop_LUT2_I1_O)        0.081     6.148    u_var2_i_31/O
    SLICE_X48Y162        net (fo=1, routed)           0.000     6.148    n_0_u_var2_i_31
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     6.326    u_var2_i_3/CO[7]
    SLICE_X48Y163        net (fo=1, unset)            0.000     6.326    n_0_u_var2_i_3
    SLICE_X48Y163        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     6.431    u_var2_i_2__0/O[0]
    DSP48E2_X7Y67        net (fo=1, unset)            0.310     6.741    u_var2/u_var2/B[7]
    DSP48E2_X7Y67        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[7]_B2_DATA[7])
                                                      0.219     6.960    u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[7]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     6.960    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[7]_B2B1[7])
                                                      0.066     7.026    u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[7]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.026    u_var2/u_var2/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[7]_V[6])
                                                      0.454     7.480    u_var2/u_var2/DSP_MULTIPLIER_INST/V[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.480    u_var2/u_var2/DSP_MULTIPLIER.V<6>
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     7.580    u_var2/u_var2/DSP_M_DATA_INST/V_DATA[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.580    u_var2/u_var2/DSP_M_DATA.V_DATA<6>
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     8.117    u_var2/u_var2/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     8.117    u_var2/u_var2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     8.188    u_var2/u_var2/DSP_OUTPUT_INST/P[6]
    SLICE_X46Y163        net (fo=1, unset)            0.397     8.585    n_99_u_var2/u_var2
    SLICE_X46Y163        LUT2 (Prop_LUT2_I1_O)        0.035     8.620    u_var[31]_i_38/O
    SLICE_X46Y163        net (fo=1, routed)           0.000     8.620    n_0_u_var[31]_i_38
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     8.798    u_var_reg[31]_i_20/CO[7]
    SLICE_X46Y164        net (fo=1, unset)            0.000     8.798    n_0_u_var_reg[31]_i_20
    SLICE_X46Y164        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     8.932    u_var_reg[31]_i_18/O[1]
    SLICE_X44Y164        net (fo=3, unset)            0.190     9.122    n_14_u_var_reg[31]_i_18
    SLICE_X44Y164        LUT3 (Prop_LUT3_I0_O)        0.105     9.227    u_var[31]_i_7/O
    SLICE_X44Y163        net (fo=1, unset)            0.160     9.387    n_0_u_var[31]_i_7
    SLICE_X44Y163        CARRY8 (Prop_CARRY8_DI[2]_O[3])
                                                      0.230     9.617    u_var_reg[31]_i_2/O[3]
    SLICE_X44Y165        net (fo=1, unset)            0.155     9.772    u_var0[27]
    SLICE_X44Y165        LUT3 (Prop_LUT3_I0_O)        0.078     9.850    u_var[27]_i_1/O
    DSP48E2_X6Y66        net (fo=2, unset)            0.199    10.049    temp/temp/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500    
    G9                                                0.000     7.500    clk
    G9                   net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     7.718    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     7.745    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     7.968    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     8.072    clk_IBUF_BUFG_inst/O
    DSP48E2_X6Y66        net (fo=248, routed)         1.457     9.529    temp/temp/CLK
                         clock pessimism              0.470    10.000    
                         clock uncertainty           -0.035     9.964    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[10])
                                                     -0.163     9.801    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.801    
                         arrival time                         -10.049    
  -------------------------------------------------------------------
                         slack                                 -0.247    

Slack (VIOLATED) :        -0.118ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[9]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.332ns  (logic 4.957ns (67.608%)  route 2.375ns (32.392%))
  Logic Levels:           23  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 9.529 - 7.500 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.632ns (routing 0.609ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.556ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    G9                                                0.000     0.000    clk
    G9                   net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y64        net (fo=248, routed)         1.632     2.579    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.248     2.827    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.827    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     2.924    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.924    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.574    temp__0/temp/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.574    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.632    temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.632    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.189    temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     4.189    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.260    temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X7Y65        net (fo=1, unset)            0.002     4.262    temp__1/temp/PCIN[19]
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[3])
                                                      0.492     4.754    temp__1/temp/DSP_ALU_INST/ALU_OUT[3]
    DSP48E2_X7Y65        net (fo=1, routed)           0.000     4.754    temp__1/temp/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.110     4.864    temp__1/temp/DSP_OUTPUT_INST/P[3]
    SLICE_X48Y164        net (fo=2, unset)            0.550     5.414    n_102_temp__1/temp
    SLICE_X48Y164        CARRY8 (Prop_CARRY8_DI[4]_O[7])
                                                      0.225     5.639    u_var2_i_22__0/O[7]
    SLICE_X48Y162        net (fo=6, unset)            0.428     6.067    in[23]
    SLICE_X48Y162        LUT2 (Prop_LUT2_I1_O)        0.081     6.148    u_var2_i_31/O
    SLICE_X48Y162        net (fo=1, routed)           0.000     6.148    n_0_u_var2_i_31
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     6.326    u_var2_i_3/CO[7]
    SLICE_X48Y163        net (fo=1, unset)            0.000     6.326    n_0_u_var2_i_3
    SLICE_X48Y163        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     6.431    u_var2_i_2__0/O[0]
    DSP48E2_X7Y67        net (fo=1, unset)            0.310     6.741    u_var2/u_var2/B[7]
    DSP48E2_X7Y67        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[7]_B2_DATA[7])
                                                      0.219     6.960    u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[7]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     6.960    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[7]_B2B1[7])
                                                      0.066     7.026    u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[7]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.026    u_var2/u_var2/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[7]_V[6])
                                                      0.454     7.480    u_var2/u_var2/DSP_MULTIPLIER_INST/V[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.480    u_var2/u_var2/DSP_MULTIPLIER.V<6>
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     7.580    u_var2/u_var2/DSP_M_DATA_INST/V_DATA[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.580    u_var2/u_var2/DSP_M_DATA.V_DATA<6>
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     8.117    u_var2/u_var2/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     8.117    u_var2/u_var2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     8.188    u_var2/u_var2/DSP_OUTPUT_INST/P[6]
    SLICE_X46Y163        net (fo=1, unset)            0.397     8.585    n_99_u_var2/u_var2
    SLICE_X46Y163        LUT2 (Prop_LUT2_I1_O)        0.035     8.620    u_var[31]_i_38/O
    SLICE_X46Y163        net (fo=1, routed)           0.000     8.620    n_0_u_var[31]_i_38
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     8.798    u_var_reg[31]_i_20/CO[7]
    SLICE_X46Y164        net (fo=1, unset)            0.000     8.798    n_0_u_var_reg[31]_i_20
    SLICE_X46Y164        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     8.903    u_var_reg[31]_i_18/O[0]
    SLICE_X44Y164        net (fo=3, unset)            0.207     9.110    n_15_u_var_reg[31]_i_18
    SLICE_X44Y164        LUT3 (Prop_LUT3_I0_O)        0.072     9.182    u_var[31]_i_8/O
    SLICE_X44Y163        net (fo=1, unset)            0.165     9.347    n_0_u_var[31]_i_8
    SLICE_X44Y163        CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.166     9.513    u_var_reg[31]_i_2/O[2]
    SLICE_X44Y165        net (fo=1, unset)            0.130     9.643    u_var0[26]
    SLICE_X44Y165        LUT3 (Prop_LUT3_I0_O)        0.082     9.725    u_var[26]_i_1/O
    DSP48E2_X6Y66        net (fo=2, unset)            0.186     9.911    temp/temp/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500    
    G9                                                0.000     7.500    clk
    G9                   net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     7.718    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     7.745    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     7.968    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     8.072    clk_IBUF_BUFG_inst/O
    DSP48E2_X6Y66        net (fo=248, routed)         1.457     9.529    temp/temp/CLK
                         clock pessimism              0.470    10.000    
                         clock uncertainty           -0.035     9.964    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[9])
                                                     -0.172     9.792    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.792    
                         arrival time                          -9.911    
  -------------------------------------------------------------------
                         slack                                 -0.118    

Slack (VIOLATED) :        -0.104ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[7]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.332ns  (logic 5.019ns (68.453%)  route 2.313ns (31.547%))
  Logic Levels:           22  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 9.529 - 7.500 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.632ns (routing 0.609ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.556ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    G9                                                0.000     0.000    clk
    G9                   net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y64        net (fo=248, routed)         1.632     2.579    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[0])
                                                      0.231     2.810    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[0]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.810    temp__0/temp/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.098     2.908    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[0]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.908    temp__0/temp/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_U[5])
                                                      0.498     3.406    temp__0/temp/DSP_MULTIPLIER_INST/U[5]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.406    temp__0/temp/DSP_MULTIPLIER.U<5>
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[5]_U_DATA[5])
                                                      0.103     3.509    temp__0/temp/DSP_M_DATA_INST/U_DATA[5]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.509    temp__0/temp/DSP_M_DATA.U_DATA<5>
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[5]_ALU_OUT[6])
                                                      0.534     4.043    temp__0/temp/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     4.043    temp__0/temp/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     4.114    temp__0/temp/DSP_OUTPUT_INST/P[6]
    SLICE_X48Y161        net (fo=6, unset)            0.390     4.504    n_99_temp__0/temp
    SLICE_X48Y161        LUT2 (Prop_LUT2_I0_O)        0.034     4.538    u_var2_i_10__1/O
    SLICE_X48Y161        net (fo=1, routed)           0.000     4.538    n_0_u_var2_i_10__1
    SLICE_X48Y161        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.909    u_var2_i_1/CO[7]
    SLICE_X48Y162        net (fo=1, unset)            0.000     4.909    n_0_u_var2_i_1
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.014    u_var2_i_3/O[0]
    DSP48E2_X6Y64        net (fo=1, unset)            0.365     5.379    u_var2__1/u_var2/A[16]
    DSP48E2_X6Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[16]_A2_DATA[16])
                                                      0.292     5.671    u_var2__1/u_var2/DSP_A_B_DATA_INST/A2_DATA[16]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     5.671    u_var2__1/u_var2/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X6Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.099     5.770    u_var2__1/u_var2/DSP_PREADD_DATA_INST/A2A1[16]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     5.770    u_var2__1/u_var2/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X6Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[29])
                                                      0.627     6.397    u_var2__1/u_var2/DSP_MULTIPLIER_INST/U[29]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.397    u_var2__1/u_var2/DSP_MULTIPLIER.U<29>
    DSP48E2_X6Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.061     6.458    u_var2__1/u_var2/DSP_M_DATA_INST/U_DATA[29]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.458    u_var2__1/u_var2/DSP_M_DATA.U_DATA<29>
    DSP48E2_X6Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.541     6.999    u_var2__1/u_var2/DSP_ALU_INST/ALU_OUT[47]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.999    u_var2__1/u_var2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     7.075    u_var2__1/u_var2/DSP_OUTPUT_INST/PCOUT[47]
    DSP48E2_X6Y65        net (fo=1, unset)            0.019     7.094    u_var2__2/u_var2/PCIN[47]
    DSP48E2_X6Y65        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     7.483    u_var2__2/u_var2/DSP_ALU_INST/ALU_OUT[0]
    DSP48E2_X6Y65        net (fo=1, routed)           0.000     7.483    u_var2__2/u_var2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X6Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     7.638    u_var2__2/u_var2/DSP_OUTPUT_INST/P[0]
    SLICE_X46Y163        net (fo=2, unset)            0.465     8.103    n_105_u_var2__2/u_var2
    SLICE_X46Y163        LUT2 (Prop_LUT2_I0_O)        0.036     8.139    u_var[31]_i_44/O
    SLICE_X46Y163        net (fo=1, routed)           0.000     8.139    n_0_u_var[31]_i_44
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[1]_O[5])
                                                      0.281     8.420    u_var_reg[31]_i_20/O[5]
    SLICE_X45Y162        net (fo=3, unset)            0.385     8.805    n_10_u_var_reg[31]_i_20
    SLICE_X45Y162        LUT3 (Prop_LUT3_I0_O)        0.077     8.882    u_var[23]_i_4/O
    SLICE_X44Y162        net (fo=1, unset)            0.234     9.116    n_0_u_var[23]_i_4
    SLICE_X44Y162        CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     9.277    u_var_reg[23]_i_2/CO[7]
    SLICE_X44Y163        net (fo=1, unset)            0.000     9.277    n_0_u_var_reg[23]_i_2
    SLICE_X44Y163        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     9.382    u_var_reg[31]_i_2/O[0]
    SLICE_X42Y163        net (fo=1, unset)            0.195     9.577    u_var0[24]
    SLICE_X42Y163        LUT3 (Prop_LUT3_I0_O)        0.074     9.651    u_var[24]_i_1/O
    DSP48E2_X6Y66        net (fo=2, unset)            0.260     9.911    temp/temp/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500    
    G9                                                0.000     7.500    clk
    G9                   net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     7.718    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     7.745    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     7.968    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     8.072    clk_IBUF_BUFG_inst/O
    DSP48E2_X6Y66        net (fo=248, routed)         1.457     9.529    temp/temp/CLK
                         clock pessimism              0.470    10.000    
                         clock uncertainty           -0.035     9.964    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[7])
                                                     -0.158     9.806    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.806    
                         arrival time                          -9.911    
  -------------------------------------------------------------------
                         slack                                 -0.104    

Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[4]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.156ns  (logic 4.932ns (68.921%)  route 2.224ns (31.079%))
  Logic Levels:           21  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 9.529 - 7.500 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.632ns (routing 0.609ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.556ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    G9                                                0.000     0.000    clk
    G9                   net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y64        net (fo=248, routed)         1.632     2.579    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[0])
                                                      0.231     2.810    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[0]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.810    temp__0/temp/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.098     2.908    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[0]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.908    temp__0/temp/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_U[5])
                                                      0.498     3.406    temp__0/temp/DSP_MULTIPLIER_INST/U[5]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.406    temp__0/temp/DSP_MULTIPLIER.U<5>
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[5]_U_DATA[5])
                                                      0.103     3.509    temp__0/temp/DSP_M_DATA_INST/U_DATA[5]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.509    temp__0/temp/DSP_M_DATA.U_DATA<5>
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[5]_ALU_OUT[6])
                                                      0.534     4.043    temp__0/temp/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     4.043    temp__0/temp/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     4.114    temp__0/temp/DSP_OUTPUT_INST/P[6]
    SLICE_X48Y161        net (fo=6, unset)            0.390     4.504    n_99_temp__0/temp
    SLICE_X48Y161        LUT2 (Prop_LUT2_I0_O)        0.034     4.538    u_var2_i_10__1/O
    SLICE_X48Y161        net (fo=1, routed)           0.000     4.538    n_0_u_var2_i_10__1
    SLICE_X48Y161        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.909    u_var2_i_1/CO[7]
    SLICE_X48Y162        net (fo=1, unset)            0.000     4.909    n_0_u_var2_i_1
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.014    u_var2_i_3/O[0]
    DSP48E2_X6Y64        net (fo=1, unset)            0.365     5.379    u_var2__1/u_var2/A[16]
    DSP48E2_X6Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[16]_A2_DATA[16])
                                                      0.292     5.671    u_var2__1/u_var2/DSP_A_B_DATA_INST/A2_DATA[16]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     5.671    u_var2__1/u_var2/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X6Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.099     5.770    u_var2__1/u_var2/DSP_PREADD_DATA_INST/A2A1[16]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     5.770    u_var2__1/u_var2/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X6Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[29])
                                                      0.627     6.397    u_var2__1/u_var2/DSP_MULTIPLIER_INST/U[29]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.397    u_var2__1/u_var2/DSP_MULTIPLIER.U<29>
    DSP48E2_X6Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.061     6.458    u_var2__1/u_var2/DSP_M_DATA_INST/U_DATA[29]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.458    u_var2__1/u_var2/DSP_M_DATA.U_DATA<29>
    DSP48E2_X6Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.541     6.999    u_var2__1/u_var2/DSP_ALU_INST/ALU_OUT[47]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.999    u_var2__1/u_var2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     7.075    u_var2__1/u_var2/DSP_OUTPUT_INST/PCOUT[47]
    DSP48E2_X6Y65        net (fo=1, unset)            0.019     7.094    u_var2__2/u_var2/PCIN[47]
    DSP48E2_X6Y65        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     7.483    u_var2__2/u_var2/DSP_ALU_INST/ALU_OUT[0]
    DSP48E2_X6Y65        net (fo=1, routed)           0.000     7.483    u_var2__2/u_var2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X6Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     7.638    u_var2__2/u_var2/DSP_OUTPUT_INST/P[0]
    SLICE_X46Y163        net (fo=2, unset)            0.465     8.103    n_105_u_var2__2/u_var2
    SLICE_X46Y163        LUT2 (Prop_LUT2_I0_O)        0.036     8.139    u_var[31]_i_44/O
    SLICE_X46Y163        net (fo=1, routed)           0.000     8.139    n_0_u_var[31]_i_44
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.178     8.317    u_var_reg[31]_i_20/O[2]
    SLICE_X46Y162        net (fo=3, unset)            0.148     8.465    n_13_u_var_reg[31]_i_20
    SLICE_X46Y162        LUT3 (Prop_LUT3_I0_O)        0.082     8.547    u_var[23]_i_7/O
    SLICE_X44Y162        net (fo=1, unset)            0.213     8.760    n_0_u_var[23]_i_7
    SLICE_X44Y162        CARRY8 (Prop_CARRY8_DI[3]_O[5])
                                                      0.252     9.012    u_var_reg[23]_i_2/O[5]
    SLICE_X44Y165        net (fo=1, unset)            0.438     9.450    u_var0[21]
    SLICE_X44Y165        LUT3 (Prop_LUT3_I0_O)        0.099     9.549    u_var[21]_i_1/O
    DSP48E2_X6Y66        net (fo=2, unset)            0.186     9.735    temp/temp/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500    
    G9                                                0.000     7.500    clk
    G9                   net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     7.718    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     7.745    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     7.968    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     8.072    clk_IBUF_BUFG_inst/O
    DSP48E2_X6Y66        net (fo=248, routed)         1.457     9.529    temp/temp/CLK
                         clock pessimism              0.470    10.000    
                         clock uncertainty           -0.035     9.964    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[4])
                                                     -0.228     9.736    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            u_var_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 5.172ns (69.968%)  route 2.220ns (30.032%))
  Logic Levels:           23  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 9.529 - 7.500 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.632ns (routing 0.609ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.556ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    G9                                                0.000     0.000    clk
    G9                   net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y64        net (fo=248, routed)         1.632     2.579    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.248     2.827    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.827    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     2.924    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.924    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.574    temp__0/temp/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.574    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.632    temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.632    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.189    temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     4.189    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.260    temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X7Y65        net (fo=1, unset)            0.002     4.262    temp__1/temp/PCIN[19]
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[3])
                                                      0.492     4.754    temp__1/temp/DSP_ALU_INST/ALU_OUT[3]
    DSP48E2_X7Y65        net (fo=1, routed)           0.000     4.754    temp__1/temp/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.110     4.864    temp__1/temp/DSP_OUTPUT_INST/P[3]
    SLICE_X48Y164        net (fo=2, unset)            0.550     5.414    n_102_temp__1/temp
    SLICE_X48Y164        CARRY8 (Prop_CARRY8_DI[4]_O[7])
                                                      0.225     5.639    u_var2_i_22__0/O[7]
    SLICE_X48Y162        net (fo=6, unset)            0.428     6.067    in[23]
    SLICE_X48Y162        LUT2 (Prop_LUT2_I1_O)        0.081     6.148    u_var2_i_31/O
    SLICE_X48Y162        net (fo=1, routed)           0.000     6.148    n_0_u_var2_i_31
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     6.326    u_var2_i_3/CO[7]
    SLICE_X48Y163        net (fo=1, unset)            0.000     6.326    n_0_u_var2_i_3
    SLICE_X48Y163        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     6.431    u_var2_i_2__0/O[0]
    DSP48E2_X7Y67        net (fo=1, unset)            0.310     6.741    u_var2/u_var2/B[7]
    DSP48E2_X7Y67        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[7]_B2_DATA[7])
                                                      0.219     6.960    u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[7]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     6.960    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[7]_B2B1[7])
                                                      0.066     7.026    u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[7]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.026    u_var2/u_var2/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[7]_V[6])
                                                      0.454     7.480    u_var2/u_var2/DSP_MULTIPLIER_INST/V[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.480    u_var2/u_var2/DSP_MULTIPLIER.V<6>
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     7.580    u_var2/u_var2/DSP_M_DATA_INST/V_DATA[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.580    u_var2/u_var2/DSP_M_DATA.V_DATA<6>
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     8.117    u_var2/u_var2/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     8.117    u_var2/u_var2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     8.188    u_var2/u_var2/DSP_OUTPUT_INST/P[6]
    SLICE_X46Y163        net (fo=1, unset)            0.397     8.585    n_99_u_var2/u_var2
    SLICE_X46Y163        LUT2 (Prop_LUT2_I1_O)        0.035     8.620    u_var[31]_i_38/O
    SLICE_X46Y163        net (fo=1, routed)           0.000     8.620    n_0_u_var[31]_i_38
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     8.798    u_var_reg[31]_i_20/CO[7]
    SLICE_X46Y164        net (fo=1, unset)            0.000     8.798    n_0_u_var_reg[31]_i_20
    SLICE_X46Y164        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     8.932    u_var_reg[31]_i_18/O[1]
    SLICE_X44Y164        net (fo=3, unset)            0.190     9.122    n_14_u_var_reg[31]_i_18
    SLICE_X44Y164        LUT3 (Prop_LUT3_I0_O)        0.105     9.227    u_var[31]_i_7/O
    SLICE_X44Y163        net (fo=1, unset)            0.160     9.387    n_0_u_var[31]_i_7
    SLICE_X44Y163        CARRY8 (Prop_CARRY8_DI[2]_O[7])
                                                      0.323     9.710    u_var_reg[31]_i_2/O[7]
    SLICE_X43Y165        net (fo=1, unset)            0.183     9.893    u_var0[31]
    SLICE_X43Y165        LUT3 (Prop_LUT3_I0_O)        0.078     9.971    u_var[31]_i_1/O
    SLICE_X43Y165        net (fo=2, routed)           0.000     9.971    u_var[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500    
    G9                                                0.000     7.500    clk
    G9                   net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     7.718    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     7.745    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     7.968    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     8.072    clk_IBUF_BUFG_inst/O
    SLICE_X43Y165        net (fo=248, routed)         1.457     9.529    clk_IBUF_BUFG
                         clock pessimism              0.470    10.000    
                         clock uncertainty           -0.035     9.964    
    SLICE_X43Y165        FDRE (Setup_FDRE_C_D)        0.054    10.018    u_var_reg[31]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            u_var_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.360ns  (logic 5.119ns (69.552%)  route 2.241ns (30.448%))
  Logic Levels:           22  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 9.522 - 7.500 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.632ns (routing 0.609ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.556ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    G9                                                0.000     0.000    clk
    G9                   net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y64        net (fo=248, routed)         1.632     2.579    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.248     2.827    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.827    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     2.924    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.924    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.574    temp__0/temp/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.574    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.632    temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.632    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.189    temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     4.189    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.260    temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X7Y65        net (fo=1, unset)            0.002     4.262    temp__1/temp/PCIN[19]
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[3])
                                                      0.492     4.754    temp__1/temp/DSP_ALU_INST/ALU_OUT[3]
    DSP48E2_X7Y65        net (fo=1, routed)           0.000     4.754    temp__1/temp/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.110     4.864    temp__1/temp/DSP_OUTPUT_INST/P[3]
    SLICE_X48Y164        net (fo=2, unset)            0.550     5.414    n_102_temp__1/temp
    SLICE_X48Y164        CARRY8 (Prop_CARRY8_DI[4]_O[7])
                                                      0.225     5.639    u_var2_i_22__0/O[7]
    SLICE_X48Y162        net (fo=6, unset)            0.428     6.067    in[23]
    SLICE_X48Y162        LUT2 (Prop_LUT2_I1_O)        0.081     6.148    u_var2_i_31/O
    SLICE_X48Y162        net (fo=1, routed)           0.000     6.148    n_0_u_var2_i_31
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     6.326    u_var2_i_3/CO[7]
    SLICE_X48Y163        net (fo=1, unset)            0.000     6.326    n_0_u_var2_i_3
    SLICE_X48Y163        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     6.460    u_var2_i_2__0/O[1]
    DSP48E2_X7Y67        net (fo=1, unset)            0.312     6.772    u_var2/u_var2/B[8]
    DSP48E2_X7Y67        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[8]_B2_DATA[8])
                                                      0.221     6.993    u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[8]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     6.993    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<8>
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[8]_B2B1[8])
                                                      0.078     7.071    u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[8]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.071    u_var2/u_var2/DSP_PREADD_DATA.B2B1<8>
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[8]_V[8])
                                                      0.538     7.609    u_var2/u_var2/DSP_MULTIPLIER_INST/V[8]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.609    u_var2/u_var2/DSP_MULTIPLIER.V<8>
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_V[8]_V_DATA[8])
                                                      0.104     7.713    u_var2/u_var2/DSP_M_DATA_INST/V_DATA[8]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.713    u_var2/u_var2/DSP_M_DATA.V_DATA<8>
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_V_DATA[8]_ALU_OUT[8])
                                                      0.514     8.227    u_var2/u_var2/DSP_ALU_INST/ALU_OUT[8]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     8.227    u_var2/u_var2/DSP_ALU.ALU_OUT<8>
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[8]_P[8])
                                                      0.074     8.301    u_var2/u_var2/DSP_OUTPUT_INST/P[8]
    SLICE_X46Y164        net (fo=1, unset)            0.391     8.692    n_97_u_var2/u_var2
    SLICE_X46Y164        LUT2 (Prop_LUT2_I1_O)        0.036     8.728    u_var[31]_i_28/O
    SLICE_X46Y164        net (fo=1, routed)           0.000     8.728    n_0_u_var[31]_i_28
    SLICE_X46Y164        CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.246     8.974    u_var_reg[31]_i_18/O[4]
    SLICE_X44Y163        net (fo=3, unset)            0.379     9.353    n_11_u_var_reg[31]_i_18
    SLICE_X44Y163        LUT6 (Prop_LUT6_I1_O)        0.077     9.430    u_var[31]_i_13/O
    SLICE_X44Y163        net (fo=1, routed)           0.000     9.430    n_0_u_var[31]_i_13
    SLICE_X44Y163        CARRY8 (Prop_CARRY8_S[4]_O[6])
                                                      0.246     9.676    u_var_reg[31]_i_2/O[6]
    SLICE_X43Y164        net (fo=1, unset)            0.179     9.855    u_var0[30]
    SLICE_X43Y164        LUT3 (Prop_LUT3_I0_O)        0.084     9.939    u_var[30]_i_1/O
    SLICE_X43Y164        net (fo=2, routed)           0.000     9.939    u_var[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500    
    G9                                                0.000     7.500    clk
    G9                   net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     7.718    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     7.745    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     7.968    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     8.072    clk_IBUF_BUFG_inst/O
    SLICE_X43Y164        net (fo=248, routed)         1.450     9.522    clk_IBUF_BUFG
                         clock pessimism              0.471     9.993    
                         clock uncertainty           -0.035     9.957    
    SLICE_X43Y164        FDRE (Setup_FDRE_C_D)        0.056    10.013    u_var_reg[30]
  -------------------------------------------------------------------
                         required time                         10.013    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[6]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 4.933ns (69.342%)  route 2.181ns (30.658%))
  Logic Levels:           21  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 9.529 - 7.500 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.632ns (routing 0.609ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.556ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    G9                                                0.000     0.000    clk
    G9                   net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y64        net (fo=248, routed)         1.632     2.579    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[0])
                                                      0.231     2.810    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[0]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.810    temp__0/temp/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.098     2.908    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[0]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.908    temp__0/temp/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_U[5])
                                                      0.498     3.406    temp__0/temp/DSP_MULTIPLIER_INST/U[5]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.406    temp__0/temp/DSP_MULTIPLIER.U<5>
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[5]_U_DATA[5])
                                                      0.103     3.509    temp__0/temp/DSP_M_DATA_INST/U_DATA[5]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.509    temp__0/temp/DSP_M_DATA.U_DATA<5>
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[5]_ALU_OUT[6])
                                                      0.534     4.043    temp__0/temp/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     4.043    temp__0/temp/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     4.114    temp__0/temp/DSP_OUTPUT_INST/P[6]
    SLICE_X48Y161        net (fo=6, unset)            0.390     4.504    n_99_temp__0/temp
    SLICE_X48Y161        LUT2 (Prop_LUT2_I0_O)        0.034     4.538    u_var2_i_10__1/O
    SLICE_X48Y161        net (fo=1, routed)           0.000     4.538    n_0_u_var2_i_10__1
    SLICE_X48Y161        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.909    u_var2_i_1/CO[7]
    SLICE_X48Y162        net (fo=1, unset)            0.000     4.909    n_0_u_var2_i_1
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.014    u_var2_i_3/O[0]
    DSP48E2_X6Y64        net (fo=1, unset)            0.365     5.379    u_var2__1/u_var2/A[16]
    DSP48E2_X6Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[16]_A2_DATA[16])
                                                      0.292     5.671    u_var2__1/u_var2/DSP_A_B_DATA_INST/A2_DATA[16]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     5.671    u_var2__1/u_var2/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X6Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.099     5.770    u_var2__1/u_var2/DSP_PREADD_DATA_INST/A2A1[16]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     5.770    u_var2__1/u_var2/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X6Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[29])
                                                      0.627     6.397    u_var2__1/u_var2/DSP_MULTIPLIER_INST/U[29]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.397    u_var2__1/u_var2/DSP_MULTIPLIER.U<29>
    DSP48E2_X6Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.061     6.458    u_var2__1/u_var2/DSP_M_DATA_INST/U_DATA[29]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.458    u_var2__1/u_var2/DSP_M_DATA.U_DATA<29>
    DSP48E2_X6Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.541     6.999    u_var2__1/u_var2/DSP_ALU_INST/ALU_OUT[47]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.999    u_var2__1/u_var2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     7.075    u_var2__1/u_var2/DSP_OUTPUT_INST/PCOUT[47]
    DSP48E2_X6Y65        net (fo=1, unset)            0.019     7.094    u_var2__2/u_var2/PCIN[47]
    DSP48E2_X6Y65        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     7.483    u_var2__2/u_var2/DSP_ALU_INST/ALU_OUT[0]
    DSP48E2_X6Y65        net (fo=1, routed)           0.000     7.483    u_var2__2/u_var2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X6Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     7.638    u_var2__2/u_var2/DSP_OUTPUT_INST/P[0]
    SLICE_X46Y163        net (fo=2, unset)            0.465     8.103    n_105_u_var2__2/u_var2
    SLICE_X46Y163        LUT2 (Prop_LUT2_I0_O)        0.036     8.139    u_var[31]_i_44/O
    SLICE_X46Y163        net (fo=1, routed)           0.000     8.139    n_0_u_var[31]_i_44
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[1]_O[5])
                                                      0.281     8.420    u_var_reg[31]_i_20/O[5]
    SLICE_X45Y162        net (fo=3, unset)            0.385     8.805    n_10_u_var_reg[31]_i_20
    SLICE_X45Y162        LUT3 (Prop_LUT3_I0_O)        0.077     8.882    u_var[23]_i_4/O
    SLICE_X44Y162        net (fo=1, unset)            0.234     9.116    n_0_u_var[23]_i_4
    SLICE_X44Y162        CARRY8 (Prop_CARRY8_DI[6]_O[7])
                                                      0.176     9.292    u_var_reg[23]_i_2/O[7]
    SLICE_X44Y165        net (fo=1, unset)            0.196     9.488    u_var0[23]
    SLICE_X44Y165        LUT3 (Prop_LUT3_I0_O)        0.078     9.566    u_var[23]_i_1/O
    DSP48E2_X6Y66        net (fo=2, unset)            0.127     9.693    temp/temp/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500    
    G9                                                0.000     7.500    clk
    G9                   net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     7.718    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     7.745    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     7.968    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     8.072    clk_IBUF_BUFG_inst/O
    DSP48E2_X6Y66        net (fo=248, routed)         1.457     9.529    temp/temp/CLK
                         clock pessimism              0.470    10.000    
                         clock uncertainty           -0.035     9.964    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[6])
                                                     -0.172     9.792    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.792    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            u_var_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.330ns  (logic 5.163ns (70.437%)  route 2.167ns (29.563%))
  Logic Levels:           23  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.023ns = ( 9.523 - 7.500 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.632ns (routing 0.609ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.556ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    G9                                                0.000     0.000    clk
    G9                   net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y64        net (fo=248, routed)         1.632     2.579    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.248     2.827    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.827    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     2.924    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.924    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.574    temp__0/temp/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.574    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.632    temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.632    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.189    temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     4.189    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.260    temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X7Y65        net (fo=1, unset)            0.002     4.262    temp__1/temp/PCIN[19]
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[3])
                                                      0.492     4.754    temp__1/temp/DSP_ALU_INST/ALU_OUT[3]
    DSP48E2_X7Y65        net (fo=1, routed)           0.000     4.754    temp__1/temp/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.110     4.864    temp__1/temp/DSP_OUTPUT_INST/P[3]
    SLICE_X48Y164        net (fo=2, unset)            0.550     5.414    n_102_temp__1/temp
    SLICE_X48Y164        CARRY8 (Prop_CARRY8_DI[4]_O[7])
                                                      0.225     5.639    u_var2_i_22__0/O[7]
    SLICE_X48Y162        net (fo=6, unset)            0.428     6.067    in[23]
    SLICE_X48Y162        LUT2 (Prop_LUT2_I1_O)        0.081     6.148    u_var2_i_31/O
    SLICE_X48Y162        net (fo=1, routed)           0.000     6.148    n_0_u_var2_i_31
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     6.326    u_var2_i_3/CO[7]
    SLICE_X48Y163        net (fo=1, unset)            0.000     6.326    n_0_u_var2_i_3
    SLICE_X48Y163        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     6.431    u_var2_i_2__0/O[0]
    DSP48E2_X7Y67        net (fo=1, unset)            0.310     6.741    u_var2/u_var2/B[7]
    DSP48E2_X7Y67        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[7]_B2_DATA[7])
                                                      0.219     6.960    u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[7]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     6.960    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[7]_B2B1[7])
                                                      0.066     7.026    u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[7]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.026    u_var2/u_var2/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[7]_V[6])
                                                      0.454     7.480    u_var2/u_var2/DSP_MULTIPLIER_INST/V[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.480    u_var2/u_var2/DSP_MULTIPLIER.V<6>
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     7.580    u_var2/u_var2/DSP_M_DATA_INST/V_DATA[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.580    u_var2/u_var2/DSP_M_DATA.V_DATA<6>
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     8.117    u_var2/u_var2/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     8.117    u_var2/u_var2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     8.188    u_var2/u_var2/DSP_OUTPUT_INST/P[6]
    SLICE_X46Y163        net (fo=1, unset)            0.397     8.585    n_99_u_var2/u_var2
    SLICE_X46Y163        LUT2 (Prop_LUT2_I1_O)        0.035     8.620    u_var[31]_i_38/O
    SLICE_X46Y163        net (fo=1, routed)           0.000     8.620    n_0_u_var[31]_i_38
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     8.798    u_var_reg[31]_i_20/CO[7]
    SLICE_X46Y164        net (fo=1, unset)            0.000     8.798    n_0_u_var_reg[31]_i_20
    SLICE_X46Y164        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     8.932    u_var_reg[31]_i_18/O[1]
    SLICE_X44Y164        net (fo=3, unset)            0.190     9.122    n_14_u_var_reg[31]_i_18
    SLICE_X44Y164        LUT3 (Prop_LUT3_I0_O)        0.105     9.227    u_var[31]_i_7/O
    SLICE_X44Y163        net (fo=1, unset)            0.160     9.387    n_0_u_var[31]_i_7
    SLICE_X44Y163        CARRY8 (Prop_CARRY8_DI[2]_O[5])
                                                      0.314     9.701    u_var_reg[31]_i_2/O[5]
    SLICE_X44Y166        net (fo=1, unset)            0.130     9.831    u_var0[29]
    SLICE_X44Y166        LUT3 (Prop_LUT3_I0_O)        0.078     9.909    u_var[29]_i_1/O
    SLICE_X44Y166        net (fo=2, routed)           0.000     9.909    u_var[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500    
    G9                                                0.000     7.500    clk
    G9                   net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     7.718    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     7.745    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     7.968    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     8.072    clk_IBUF_BUFG_inst/O
    SLICE_X44Y166        net (fo=248, routed)         1.451     9.523    clk_IBUF_BUFG
                         clock pessimism              0.471     9.994    
                         clock uncertainty           -0.035     9.958    
    SLICE_X44Y166        FDRE (Setup_FDRE_C_D)        0.058    10.016    u_var_reg[29]
  -------------------------------------------------------------------
                         required time                         10.016    
                         arrival time                          -9.909    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            u_var_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 5.133ns (70.305%)  route 2.168ns (29.695%))
  Logic Levels:           23  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 9.528 - 7.500 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.632ns (routing 0.609ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.456ns (routing 0.556ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    G9                                                0.000     0.000    clk
    G9                   net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y64        net (fo=248, routed)         1.632     2.579    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.248     2.827    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.827    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     2.924    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.924    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.574    temp__0/temp/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.574    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.632    temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.632    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.189    temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     4.189    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.260    temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X7Y65        net (fo=1, unset)            0.002     4.262    temp__1/temp/PCIN[19]
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[3])
                                                      0.492     4.754    temp__1/temp/DSP_ALU_INST/ALU_OUT[3]
    DSP48E2_X7Y65        net (fo=1, routed)           0.000     4.754    temp__1/temp/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.110     4.864    temp__1/temp/DSP_OUTPUT_INST/P[3]
    SLICE_X48Y164        net (fo=2, unset)            0.550     5.414    n_102_temp__1/temp
    SLICE_X48Y164        CARRY8 (Prop_CARRY8_DI[4]_O[7])
                                                      0.225     5.639    u_var2_i_22__0/O[7]
    SLICE_X48Y162        net (fo=6, unset)            0.428     6.067    in[23]
    SLICE_X48Y162        LUT2 (Prop_LUT2_I1_O)        0.081     6.148    u_var2_i_31/O
    SLICE_X48Y162        net (fo=1, routed)           0.000     6.148    n_0_u_var2_i_31
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     6.326    u_var2_i_3/CO[7]
    SLICE_X48Y163        net (fo=1, unset)            0.000     6.326    n_0_u_var2_i_3
    SLICE_X48Y163        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     6.431    u_var2_i_2__0/O[0]
    DSP48E2_X7Y67        net (fo=1, unset)            0.310     6.741    u_var2/u_var2/B[7]
    DSP48E2_X7Y67        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[7]_B2_DATA[7])
                                                      0.219     6.960    u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[7]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     6.960    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[7]_B2B1[7])
                                                      0.066     7.026    u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[7]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.026    u_var2/u_var2/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[7]_V[6])
                                                      0.454     7.480    u_var2/u_var2/DSP_MULTIPLIER_INST/V[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.480    u_var2/u_var2/DSP_MULTIPLIER.V<6>
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     7.580    u_var2/u_var2/DSP_M_DATA_INST/V_DATA[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.580    u_var2/u_var2/DSP_M_DATA.V_DATA<6>
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     8.117    u_var2/u_var2/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     8.117    u_var2/u_var2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     8.188    u_var2/u_var2/DSP_OUTPUT_INST/P[6]
    SLICE_X46Y163        net (fo=1, unset)            0.397     8.585    n_99_u_var2/u_var2
    SLICE_X46Y163        LUT2 (Prop_LUT2_I1_O)        0.035     8.620    u_var[31]_i_38/O
    SLICE_X46Y163        net (fo=1, routed)           0.000     8.620    n_0_u_var[31]_i_38
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     8.798    u_var_reg[31]_i_20/CO[7]
    SLICE_X46Y164        net (fo=1, unset)            0.000     8.798    n_0_u_var_reg[31]_i_20
    SLICE_X46Y164        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     8.932    u_var_reg[31]_i_18/O[1]
    SLICE_X44Y164        net (fo=3, unset)            0.190     9.122    n_14_u_var_reg[31]_i_18
    SLICE_X44Y164        LUT3 (Prop_LUT3_I0_O)        0.105     9.227    u_var[31]_i_7/O
    SLICE_X44Y163        net (fo=1, unset)            0.160     9.387    n_0_u_var[31]_i_7
    SLICE_X44Y163        CARRY8 (Prop_CARRY8_DI[2]_O[4])
                                                      0.284     9.671    u_var_reg[31]_i_2/O[4]
    SLICE_X44Y165        net (fo=1, unset)            0.131     9.802    u_var0[28]
    SLICE_X44Y165        LUT3 (Prop_LUT3_I0_O)        0.078     9.880    u_var[28]_i_1/O
    SLICE_X44Y165        net (fo=2, routed)           0.000     9.880    u_var[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500    
    G9                                                0.000     7.500    clk
    G9                   net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     7.718    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     7.745    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     7.968    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     8.072    clk_IBUF_BUFG_inst/O
    SLICE_X44Y165        net (fo=248, routed)         1.456     9.528    clk_IBUF_BUFG
                         clock pessimism              0.470     9.999    
                         clock uncertainty           -0.035     9.963    
    SLICE_X44Y165        FDRE (Setup_FDRE_C_D)        0.059    10.022    u_var_reg[28]
  -------------------------------------------------------------------
                         required time                         10.022    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            u_var_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.237ns  (logic 4.917ns (67.943%)  route 2.320ns (32.057%))
  Logic Levels:           23  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 9.529 - 7.500 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.632ns (routing 0.609ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.556ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    G9                                                0.000     0.000    clk
    G9                   net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y64        net (fo=248, routed)         1.632     2.579    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.248     2.827    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.827    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     2.924    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.924    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.574    temp__0/temp/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.574    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.632    temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.632    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.189    temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     4.189    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.260    temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X7Y65        net (fo=1, unset)            0.002     4.262    temp__1/temp/PCIN[19]
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[3])
                                                      0.492     4.754    temp__1/temp/DSP_ALU_INST/ALU_OUT[3]
    DSP48E2_X7Y65        net (fo=1, routed)           0.000     4.754    temp__1/temp/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.110     4.864    temp__1/temp/DSP_OUTPUT_INST/P[3]
    SLICE_X48Y164        net (fo=2, unset)            0.550     5.414    n_102_temp__1/temp
    SLICE_X48Y164        CARRY8 (Prop_CARRY8_DI[4]_O[7])
                                                      0.225     5.639    u_var2_i_22__0/O[7]
    SLICE_X48Y162        net (fo=6, unset)            0.428     6.067    in[23]
    SLICE_X48Y162        LUT2 (Prop_LUT2_I1_O)        0.081     6.148    u_var2_i_31/O
    SLICE_X48Y162        net (fo=1, routed)           0.000     6.148    n_0_u_var2_i_31
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     6.326    u_var2_i_3/CO[7]
    SLICE_X48Y163        net (fo=1, unset)            0.000     6.326    n_0_u_var2_i_3
    SLICE_X48Y163        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     6.431    u_var2_i_2__0/O[0]
    DSP48E2_X7Y67        net (fo=1, unset)            0.310     6.741    u_var2/u_var2/B[7]
    DSP48E2_X7Y67        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[7]_B2_DATA[7])
                                                      0.219     6.960    u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[7]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     6.960    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[7]_B2B1[7])
                                                      0.066     7.026    u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[7]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.026    u_var2/u_var2/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[7]_V[6])
                                                      0.454     7.480    u_var2/u_var2/DSP_MULTIPLIER_INST/V[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.480    u_var2/u_var2/DSP_MULTIPLIER.V<6>
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     7.580    u_var2/u_var2/DSP_M_DATA_INST/V_DATA[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.580    u_var2/u_var2/DSP_M_DATA.V_DATA<6>
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     8.117    u_var2/u_var2/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     8.117    u_var2/u_var2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     8.188    u_var2/u_var2/DSP_OUTPUT_INST/P[6]
    SLICE_X46Y163        net (fo=1, unset)            0.397     8.585    n_99_u_var2/u_var2
    SLICE_X46Y163        LUT2 (Prop_LUT2_I1_O)        0.035     8.620    u_var[31]_i_38/O
    SLICE_X46Y163        net (fo=1, routed)           0.000     8.620    n_0_u_var[31]_i_38
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     8.798    u_var_reg[31]_i_20/CO[7]
    SLICE_X46Y164        net (fo=1, unset)            0.000     8.798    n_0_u_var_reg[31]_i_20
    SLICE_X46Y164        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     8.932    u_var_reg[31]_i_18/O[1]
    SLICE_X44Y163        net (fo=3, unset)            0.326     9.258    n_14_u_var_reg[31]_i_18
    SLICE_X44Y163        LUT6 (Prop_LUT6_I1_O)        0.075     9.333    u_var[31]_i_16/O
    SLICE_X44Y163        net (fo=1, routed)           0.000     9.333    n_0_u_var[31]_i_16
    SLICE_X44Y163        CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.080     9.413    u_var_reg[31]_i_2/O[1]
    SLICE_X44Y165        net (fo=1, unset)            0.307     9.720    u_var0[25]
    SLICE_X44Y165        LUT3 (Prop_LUT3_I0_O)        0.096     9.816    u_var[25]_i_1/O
    SLICE_X44Y165        net (fo=2, routed)           0.000     9.816    u_var[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500    
    G9                                                0.000     7.500    clk
    G9                   net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     7.718    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     7.745    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     7.968    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     8.072    clk_IBUF_BUFG_inst/O
    SLICE_X44Y165        net (fo=248, routed)         1.457     9.529    clk_IBUF_BUFG
                         clock pessimism              0.470    10.000    
                         clock uncertainty           -0.035     9.964    
    SLICE_X44Y165        FDRE (Setup_FDRE_C_D)        0.000     9.964    u_var_reg[25]
  -------------------------------------------------------------------
                         required time                          9.964    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            u_var_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.271ns  (logic 5.079ns (69.853%)  route 2.192ns (30.147%))
  Logic Levels:           23  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 9.529 - 7.500 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.632ns (routing 0.609ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.556ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    G9                                                0.000     0.000    clk
    G9                   net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y64        net (fo=248, routed)         1.632     2.579    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.248     2.827    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.827    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     2.924    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.924    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.574    temp__0/temp/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.574    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.632    temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.632    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.189    temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     4.189    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.260    temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X7Y65        net (fo=1, unset)            0.002     4.262    temp__1/temp/PCIN[19]
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[3])
                                                      0.492     4.754    temp__1/temp/DSP_ALU_INST/ALU_OUT[3]
    DSP48E2_X7Y65        net (fo=1, routed)           0.000     4.754    temp__1/temp/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.110     4.864    temp__1/temp/DSP_OUTPUT_INST/P[3]
    SLICE_X48Y164        net (fo=2, unset)            0.550     5.414    n_102_temp__1/temp
    SLICE_X48Y164        CARRY8 (Prop_CARRY8_DI[4]_O[7])
                                                      0.225     5.639    u_var2_i_22__0/O[7]
    SLICE_X48Y162        net (fo=6, unset)            0.428     6.067    in[23]
    SLICE_X48Y162        LUT2 (Prop_LUT2_I1_O)        0.081     6.148    u_var2_i_31/O
    SLICE_X48Y162        net (fo=1, routed)           0.000     6.148    n_0_u_var2_i_31
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     6.326    u_var2_i_3/CO[7]
    SLICE_X48Y163        net (fo=1, unset)            0.000     6.326    n_0_u_var2_i_3
    SLICE_X48Y163        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     6.431    u_var2_i_2__0/O[0]
    DSP48E2_X7Y67        net (fo=1, unset)            0.310     6.741    u_var2/u_var2/B[7]
    DSP48E2_X7Y67        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[7]_B2_DATA[7])
                                                      0.219     6.960    u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[7]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     6.960    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[7]_B2B1[7])
                                                      0.066     7.026    u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[7]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.026    u_var2/u_var2/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[7]_V[6])
                                                      0.454     7.480    u_var2/u_var2/DSP_MULTIPLIER_INST/V[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.480    u_var2/u_var2/DSP_MULTIPLIER.V<6>
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     7.580    u_var2/u_var2/DSP_M_DATA_INST/V_DATA[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.580    u_var2/u_var2/DSP_M_DATA.V_DATA<6>
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     8.117    u_var2/u_var2/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     8.117    u_var2/u_var2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     8.188    u_var2/u_var2/DSP_OUTPUT_INST/P[6]
    SLICE_X46Y163        net (fo=1, unset)            0.397     8.585    n_99_u_var2/u_var2
    SLICE_X46Y163        LUT2 (Prop_LUT2_I1_O)        0.035     8.620    u_var[31]_i_38/O
    SLICE_X46Y163        net (fo=1, routed)           0.000     8.620    n_0_u_var[31]_i_38
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     8.798    u_var_reg[31]_i_20/CO[7]
    SLICE_X46Y164        net (fo=1, unset)            0.000     8.798    n_0_u_var_reg[31]_i_20
    SLICE_X46Y164        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     8.932    u_var_reg[31]_i_18/O[1]
    SLICE_X44Y164        net (fo=3, unset)            0.190     9.122    n_14_u_var_reg[31]_i_18
    SLICE_X44Y164        LUT3 (Prop_LUT3_I0_O)        0.105     9.227    u_var[31]_i_7/O
    SLICE_X44Y163        net (fo=1, unset)            0.160     9.387    n_0_u_var[31]_i_7
    SLICE_X44Y163        CARRY8 (Prop_CARRY8_DI[2]_O[3])
                                                      0.230     9.617    u_var_reg[31]_i_2/O[3]
    SLICE_X44Y165        net (fo=1, unset)            0.155     9.772    u_var0[27]
    SLICE_X44Y165        LUT3 (Prop_LUT3_I0_O)        0.078     9.850    u_var[27]_i_1/O
    SLICE_X44Y165        net (fo=2, routed)           0.000     9.850    u_var[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500    
    G9                                                0.000     7.500    clk
    G9                   net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     7.718    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     7.745    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     7.968    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     8.072    clk_IBUF_BUFG_inst/O
    SLICE_X44Y165        net (fo=248, routed)         1.457     9.529    clk_IBUF_BUFG
                         clock pessimism              0.470    10.000    
                         clock uncertainty           -0.035     9.964    
    SLICE_X44Y165        FDRE (Setup_FDRE_C_D)        0.061    10.025    u_var_reg[27]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[5]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.009ns  (logic 4.919ns (70.181%)  route 2.090ns (29.819%))
  Logic Levels:           21  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 9.529 - 7.500 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.632ns (routing 0.609ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.556ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    G9                                                0.000     0.000    clk
    G9                   net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y64        net (fo=248, routed)         1.632     2.579    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[0])
                                                      0.231     2.810    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[0]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.810    temp__0/temp/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.098     2.908    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[0]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.908    temp__0/temp/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_U[5])
                                                      0.498     3.406    temp__0/temp/DSP_MULTIPLIER_INST/U[5]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.406    temp__0/temp/DSP_MULTIPLIER.U<5>
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[5]_U_DATA[5])
                                                      0.103     3.509    temp__0/temp/DSP_M_DATA_INST/U_DATA[5]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.509    temp__0/temp/DSP_M_DATA.U_DATA<5>
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[5]_ALU_OUT[6])
                                                      0.534     4.043    temp__0/temp/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     4.043    temp__0/temp/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     4.114    temp__0/temp/DSP_OUTPUT_INST/P[6]
    SLICE_X48Y161        net (fo=6, unset)            0.390     4.504    n_99_temp__0/temp
    SLICE_X48Y161        LUT2 (Prop_LUT2_I0_O)        0.034     4.538    u_var2_i_10__1/O
    SLICE_X48Y161        net (fo=1, routed)           0.000     4.538    n_0_u_var2_i_10__1
    SLICE_X48Y161        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.909    u_var2_i_1/CO[7]
    SLICE_X48Y162        net (fo=1, unset)            0.000     4.909    n_0_u_var2_i_1
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.014    u_var2_i_3/O[0]
    DSP48E2_X6Y64        net (fo=1, unset)            0.365     5.379    u_var2__1/u_var2/A[16]
    DSP48E2_X6Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[16]_A2_DATA[16])
                                                      0.292     5.671    u_var2__1/u_var2/DSP_A_B_DATA_INST/A2_DATA[16]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     5.671    u_var2__1/u_var2/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X6Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.099     5.770    u_var2__1/u_var2/DSP_PREADD_DATA_INST/A2A1[16]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     5.770    u_var2__1/u_var2/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X6Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[29])
                                                      0.627     6.397    u_var2__1/u_var2/DSP_MULTIPLIER_INST/U[29]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.397    u_var2__1/u_var2/DSP_MULTIPLIER.U<29>
    DSP48E2_X6Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.061     6.458    u_var2__1/u_var2/DSP_M_DATA_INST/U_DATA[29]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.458    u_var2__1/u_var2/DSP_M_DATA.U_DATA<29>
    DSP48E2_X6Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.541     6.999    u_var2__1/u_var2/DSP_ALU_INST/ALU_OUT[47]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.999    u_var2__1/u_var2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     7.075    u_var2__1/u_var2/DSP_OUTPUT_INST/PCOUT[47]
    DSP48E2_X6Y65        net (fo=1, unset)            0.019     7.094    u_var2__2/u_var2/PCIN[47]
    DSP48E2_X6Y65        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     7.483    u_var2__2/u_var2/DSP_ALU_INST/ALU_OUT[0]
    DSP48E2_X6Y65        net (fo=1, routed)           0.000     7.483    u_var2__2/u_var2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X6Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     7.638    u_var2__2/u_var2/DSP_OUTPUT_INST/P[0]
    SLICE_X46Y163        net (fo=2, unset)            0.465     8.103    n_105_u_var2__2/u_var2
    SLICE_X46Y163        LUT2 (Prop_LUT2_I0_O)        0.036     8.139    u_var[31]_i_44/O
    SLICE_X46Y163        net (fo=1, routed)           0.000     8.139    n_0_u_var[31]_i_44
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.251     8.390    u_var_reg[31]_i_20/O[4]
    SLICE_X45Y162        net (fo=3, unset)            0.209     8.599    n_11_u_var_reg[31]_i_20
    SLICE_X45Y162        LUT3 (Prop_LUT3_I0_O)        0.080     8.679    u_var[23]_i_5/O
    SLICE_X44Y162        net (fo=1, unset)            0.257     8.936    n_0_u_var[23]_i_5
    SLICE_X44Y162        CARRY8 (Prop_CARRY8_DI[5]_O[6])
                                                      0.185     9.121    u_var_reg[23]_i_2/O[6]
    SLICE_X44Y164        net (fo=1, unset)            0.186     9.307    u_var0[22]
    SLICE_X44Y164        LUT3 (Prop_LUT3_I0_O)        0.082     9.389    u_var[22]_i_1/O
    DSP48E2_X6Y66        net (fo=2, unset)            0.199     9.588    temp/temp/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500    
    G9                                                0.000     7.500    clk
    G9                   net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     7.718    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     7.745    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     7.968    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     8.072    clk_IBUF_BUFG_inst/O
    DSP48E2_X6Y66        net (fo=248, routed)         1.457     9.529    temp/temp/CLK
                         clock pessimism              0.470    10.000    
                         clock uncertainty           -0.035     9.964    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[5])
                                                     -0.190     9.774    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.774    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            u_var_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.146ns  (logic 4.957ns (69.368%)  route 2.189ns (30.633%))
  Logic Levels:           23  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 9.529 - 7.500 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.632ns (routing 0.609ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.556ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    G9                                                0.000     0.000    clk
    G9                   net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y64        net (fo=248, routed)         1.632     2.579    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[11])
                                                      0.248     2.827    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[11]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.827    temp__0/temp/DSP_A_B_DATA.A2_DATA<11>
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[11]_A2A1[11])
                                                      0.097     2.924    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[11]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.924    temp__0/temp/DSP_PREADD_DATA.A2A1<11>
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[11]_U[19])
                                                      0.650     3.574    temp__0/temp/DSP_MULTIPLIER_INST/U[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.574    temp__0/temp/DSP_MULTIPLIER.U<19>
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[19]_U_DATA[19])
                                                      0.058     3.632    temp__0/temp/DSP_M_DATA_INST/U_DATA[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.632    temp__0/temp/DSP_M_DATA.U_DATA<19>
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[19]_ALU_OUT[19])
                                                      0.557     4.189    temp__0/temp/DSP_ALU_INST/ALU_OUT[19]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     4.189    temp__0/temp/DSP_ALU.ALU_OUT<19>
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[19]_PCOUT[19])
                                                      0.071     4.260    temp__0/temp/DSP_OUTPUT_INST/PCOUT[19]
    DSP48E2_X7Y65        net (fo=1, unset)            0.002     4.262    temp__1/temp/PCIN[19]
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_PCIN[19]_ALU_OUT[3])
                                                      0.492     4.754    temp__1/temp/DSP_ALU_INST/ALU_OUT[3]
    DSP48E2_X7Y65        net (fo=1, routed)           0.000     4.754    temp__1/temp/DSP_ALU.ALU_OUT<3>
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[3]_P[3])
                                                      0.110     4.864    temp__1/temp/DSP_OUTPUT_INST/P[3]
    SLICE_X48Y164        net (fo=2, unset)            0.550     5.414    n_102_temp__1/temp
    SLICE_X48Y164        CARRY8 (Prop_CARRY8_DI[4]_O[7])
                                                      0.225     5.639    u_var2_i_22__0/O[7]
    SLICE_X48Y162        net (fo=6, unset)            0.428     6.067    in[23]
    SLICE_X48Y162        LUT2 (Prop_LUT2_I1_O)        0.081     6.148    u_var2_i_31/O
    SLICE_X48Y162        net (fo=1, routed)           0.000     6.148    n_0_u_var2_i_31
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     6.326    u_var2_i_3/CO[7]
    SLICE_X48Y163        net (fo=1, unset)            0.000     6.326    n_0_u_var2_i_3
    SLICE_X48Y163        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     6.431    u_var2_i_2__0/O[0]
    DSP48E2_X7Y67        net (fo=1, unset)            0.310     6.741    u_var2/u_var2/B[7]
    DSP48E2_X7Y67        DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[7]_B2_DATA[7])
                                                      0.219     6.960    u_var2/u_var2/DSP_A_B_DATA_INST/B2_DATA[7]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     6.960    u_var2/u_var2/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X7Y67        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[7]_B2B1[7])
                                                      0.066     7.026    u_var2/u_var2/DSP_PREADD_DATA_INST/B2B1[7]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.026    u_var2/u_var2/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X7Y67        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[7]_V[6])
                                                      0.454     7.480    u_var2/u_var2/DSP_MULTIPLIER_INST/V[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.480    u_var2/u_var2/DSP_MULTIPLIER.V<6>
    DSP48E2_X7Y67        DSP_M_DATA (Prop_DSP_M_DATA_V[6]_V_DATA[6])
                                                      0.100     7.580    u_var2/u_var2/DSP_M_DATA_INST/V_DATA[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     7.580    u_var2/u_var2/DSP_M_DATA.V_DATA<6>
    DSP48E2_X7Y67        DSP_ALU (Prop_DSP_ALU_V_DATA[6]_ALU_OUT[6])
                                                      0.537     8.117    u_var2/u_var2/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X7Y67        net (fo=1, routed)           0.000     8.117    u_var2/u_var2/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y67        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     8.188    u_var2/u_var2/DSP_OUTPUT_INST/P[6]
    SLICE_X46Y163        net (fo=1, unset)            0.397     8.585    n_99_u_var2/u_var2
    SLICE_X46Y163        LUT2 (Prop_LUT2_I1_O)        0.035     8.620    u_var[31]_i_38/O
    SLICE_X46Y163        net (fo=1, routed)           0.000     8.620    n_0_u_var[31]_i_38
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     8.798    u_var_reg[31]_i_20/CO[7]
    SLICE_X46Y164        net (fo=1, unset)            0.000     8.798    n_0_u_var_reg[31]_i_20
    SLICE_X46Y164        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     8.903    u_var_reg[31]_i_18/O[0]
    SLICE_X44Y164        net (fo=3, unset)            0.207     9.110    n_15_u_var_reg[31]_i_18
    SLICE_X44Y164        LUT3 (Prop_LUT3_I0_O)        0.072     9.182    u_var[31]_i_8/O
    SLICE_X44Y163        net (fo=1, unset)            0.165     9.347    n_0_u_var[31]_i_8
    SLICE_X44Y163        CARRY8 (Prop_CARRY8_DI[1]_O[2])
                                                      0.166     9.513    u_var_reg[31]_i_2/O[2]
    SLICE_X44Y165        net (fo=1, unset)            0.130     9.643    u_var0[26]
    SLICE_X44Y165        LUT3 (Prop_LUT3_I0_O)        0.082     9.725    u_var[26]_i_1/O
    SLICE_X44Y165        net (fo=2, routed)           0.000     9.725    u_var[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500    
    G9                                                0.000     7.500    clk
    G9                   net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     7.718    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     7.745    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     7.968    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     8.072    clk_IBUF_BUFG_inst/O
    SLICE_X44Y165        net (fo=248, routed)         1.457     9.529    clk_IBUF_BUFG
                         clock pessimism              0.470    10.000    
                         clock uncertainty           -0.035     9.964    
    SLICE_X44Y165        FDRE (Setup_FDRE_C_D)        0.057    10.021    u_var_reg[26]
  -------------------------------------------------------------------
                         required time                         10.021    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            u_var_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        7.072ns  (logic 5.019ns (70.970%)  route 2.053ns (29.030%))
  Logic Levels:           22  (CARRY8=5 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.019ns = ( 9.519 - 7.500 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.632ns (routing 0.609ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.447ns (routing 0.556ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    G9                                                0.000     0.000    clk
    G9                   net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y64        net (fo=248, routed)         1.632     2.579    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[0])
                                                      0.231     2.810    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[0]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.810    temp__0/temp/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.098     2.908    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[0]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.908    temp__0/temp/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_U[5])
                                                      0.498     3.406    temp__0/temp/DSP_MULTIPLIER_INST/U[5]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.406    temp__0/temp/DSP_MULTIPLIER.U<5>
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[5]_U_DATA[5])
                                                      0.103     3.509    temp__0/temp/DSP_M_DATA_INST/U_DATA[5]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.509    temp__0/temp/DSP_M_DATA.U_DATA<5>
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[5]_ALU_OUT[6])
                                                      0.534     4.043    temp__0/temp/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     4.043    temp__0/temp/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     4.114    temp__0/temp/DSP_OUTPUT_INST/P[6]
    SLICE_X48Y161        net (fo=6, unset)            0.390     4.504    n_99_temp__0/temp
    SLICE_X48Y161        LUT2 (Prop_LUT2_I0_O)        0.034     4.538    u_var2_i_10__1/O
    SLICE_X48Y161        net (fo=1, routed)           0.000     4.538    n_0_u_var2_i_10__1
    SLICE_X48Y161        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.909    u_var2_i_1/CO[7]
    SLICE_X48Y162        net (fo=1, unset)            0.000     4.909    n_0_u_var2_i_1
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.014    u_var2_i_3/O[0]
    DSP48E2_X6Y64        net (fo=1, unset)            0.365     5.379    u_var2__1/u_var2/A[16]
    DSP48E2_X6Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[16]_A2_DATA[16])
                                                      0.292     5.671    u_var2__1/u_var2/DSP_A_B_DATA_INST/A2_DATA[16]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     5.671    u_var2__1/u_var2/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X6Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.099     5.770    u_var2__1/u_var2/DSP_PREADD_DATA_INST/A2A1[16]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     5.770    u_var2__1/u_var2/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X6Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[29])
                                                      0.627     6.397    u_var2__1/u_var2/DSP_MULTIPLIER_INST/U[29]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.397    u_var2__1/u_var2/DSP_MULTIPLIER.U<29>
    DSP48E2_X6Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.061     6.458    u_var2__1/u_var2/DSP_M_DATA_INST/U_DATA[29]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.458    u_var2__1/u_var2/DSP_M_DATA.U_DATA<29>
    DSP48E2_X6Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.541     6.999    u_var2__1/u_var2/DSP_ALU_INST/ALU_OUT[47]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.999    u_var2__1/u_var2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     7.075    u_var2__1/u_var2/DSP_OUTPUT_INST/PCOUT[47]
    DSP48E2_X6Y65        net (fo=1, unset)            0.019     7.094    u_var2__2/u_var2/PCIN[47]
    DSP48E2_X6Y65        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     7.483    u_var2__2/u_var2/DSP_ALU_INST/ALU_OUT[0]
    DSP48E2_X6Y65        net (fo=1, routed)           0.000     7.483    u_var2__2/u_var2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X6Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     7.638    u_var2__2/u_var2/DSP_OUTPUT_INST/P[0]
    SLICE_X46Y163        net (fo=2, unset)            0.465     8.103    n_105_u_var2__2/u_var2
    SLICE_X46Y163        LUT2 (Prop_LUT2_I0_O)        0.036     8.139    u_var[31]_i_44/O
    SLICE_X46Y163        net (fo=1, routed)           0.000     8.139    n_0_u_var[31]_i_44
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[1]_O[5])
                                                      0.281     8.420    u_var_reg[31]_i_20/O[5]
    SLICE_X45Y162        net (fo=3, unset)            0.385     8.805    n_10_u_var_reg[31]_i_20
    SLICE_X45Y162        LUT3 (Prop_LUT3_I0_O)        0.077     8.882    u_var[23]_i_4/O
    SLICE_X44Y162        net (fo=1, unset)            0.234     9.116    n_0_u_var[23]_i_4
    SLICE_X44Y162        CARRY8 (Prop_CARRY8_DI[6]_CO[7])
                                                      0.161     9.277    u_var_reg[23]_i_2/CO[7]
    SLICE_X44Y163        net (fo=1, unset)            0.000     9.277    n_0_u_var_reg[23]_i_2
    SLICE_X44Y163        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     9.382    u_var_reg[31]_i_2/O[0]
    SLICE_X42Y163        net (fo=1, unset)            0.195     9.577    u_var0[24]
    SLICE_X42Y163        LUT3 (Prop_LUT3_I0_O)        0.074     9.651    u_var[24]_i_1/O
    SLICE_X42Y163        net (fo=2, routed)           0.000     9.651    u_var[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500    
    G9                                                0.000     7.500    clk
    G9                   net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     7.718    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     7.745    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     7.968    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     8.072    clk_IBUF_BUFG_inst/O
    SLICE_X42Y163        net (fo=248, routed)         1.447     9.519    clk_IBUF_BUFG
                         clock pessimism              0.471     9.990    
                         clock uncertainty           -0.035     9.954    
    SLICE_X42Y163        FDRE (Setup_FDRE_C_D)        0.056    10.010    u_var_reg[24]
  -------------------------------------------------------------------
                         required time                         10.010    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[2]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        6.761ns  (logic 4.729ns (69.945%)  route 2.032ns (30.055%))
  Logic Levels:           21  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 9.529 - 7.500 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.632ns (routing 0.609ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.556ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    G9                                                0.000     0.000    clk
    G9                   net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y64        net (fo=248, routed)         1.632     2.579    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[0])
                                                      0.231     2.810    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[0]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.810    temp__0/temp/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.098     2.908    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[0]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.908    temp__0/temp/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_U[5])
                                                      0.498     3.406    temp__0/temp/DSP_MULTIPLIER_INST/U[5]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.406    temp__0/temp/DSP_MULTIPLIER.U<5>
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[5]_U_DATA[5])
                                                      0.103     3.509    temp__0/temp/DSP_M_DATA_INST/U_DATA[5]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.509    temp__0/temp/DSP_M_DATA.U_DATA<5>
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[5]_ALU_OUT[6])
                                                      0.534     4.043    temp__0/temp/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     4.043    temp__0/temp/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     4.114    temp__0/temp/DSP_OUTPUT_INST/P[6]
    SLICE_X48Y161        net (fo=6, unset)            0.390     4.504    n_99_temp__0/temp
    SLICE_X48Y161        LUT2 (Prop_LUT2_I0_O)        0.034     4.538    u_var2_i_10__1/O
    SLICE_X48Y161        net (fo=1, routed)           0.000     4.538    n_0_u_var2_i_10__1
    SLICE_X48Y161        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.909    u_var2_i_1/CO[7]
    SLICE_X48Y162        net (fo=1, unset)            0.000     4.909    n_0_u_var2_i_1
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.014    u_var2_i_3/O[0]
    DSP48E2_X6Y64        net (fo=1, unset)            0.365     5.379    u_var2__1/u_var2/A[16]
    DSP48E2_X6Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[16]_A2_DATA[16])
                                                      0.292     5.671    u_var2__1/u_var2/DSP_A_B_DATA_INST/A2_DATA[16]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     5.671    u_var2__1/u_var2/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X6Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.099     5.770    u_var2__1/u_var2/DSP_PREADD_DATA_INST/A2A1[16]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     5.770    u_var2__1/u_var2/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X6Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[29])
                                                      0.627     6.397    u_var2__1/u_var2/DSP_MULTIPLIER_INST/U[29]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.397    u_var2__1/u_var2/DSP_MULTIPLIER.U<29>
    DSP48E2_X6Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.061     6.458    u_var2__1/u_var2/DSP_M_DATA_INST/U_DATA[29]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.458    u_var2__1/u_var2/DSP_M_DATA.U_DATA<29>
    DSP48E2_X6Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.541     6.999    u_var2__1/u_var2/DSP_ALU_INST/ALU_OUT[47]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.999    u_var2__1/u_var2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     7.075    u_var2__1/u_var2/DSP_OUTPUT_INST/PCOUT[47]
    DSP48E2_X6Y65        net (fo=1, unset)            0.019     7.094    u_var2__2/u_var2/PCIN[47]
    DSP48E2_X6Y65        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     7.483    u_var2__2/u_var2/DSP_ALU_INST/ALU_OUT[0]
    DSP48E2_X6Y65        net (fo=1, routed)           0.000     7.483    u_var2__2/u_var2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X6Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     7.638    u_var2__2/u_var2/DSP_OUTPUT_INST/P[0]
    SLICE_X46Y163        net (fo=2, unset)            0.465     8.103    n_105_u_var2__2/u_var2
    SLICE_X46Y163        LUT2 (Prop_LUT2_I0_O)        0.036     8.139    u_var[31]_i_44/O
    SLICE_X46Y163        net (fo=1, routed)           0.000     8.139    n_0_u_var[31]_i_44
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.080     8.219    u_var_reg[31]_i_20/O[1]
    SLICE_X46Y162        net (fo=3, unset)            0.146     8.365    n_14_u_var_reg[31]_i_20
    SLICE_X46Y162        LUT3 (Prop_LUT3_I0_O)        0.074     8.439    u_var[23]_i_8/O
    SLICE_X44Y162        net (fo=1, unset)            0.220     8.659    n_0_u_var[23]_i_8
    SLICE_X44Y162        CARRY8 (Prop_CARRY8_DI[2]_O[3])
                                                      0.176     8.835    u_var_reg[23]_i_2/O[3]
    SLICE_X43Y162        net (fo=1, unset)            0.180     9.015    u_var0[19]
    SLICE_X43Y162        LUT3 (Prop_LUT3_I0_O)        0.078     9.093    u_var[19]_i_1/O
    DSP48E2_X6Y66        net (fo=2, unset)            0.247     9.340    temp/temp/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500    
    G9                                                0.000     7.500    clk
    G9                   net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     7.718    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     7.745    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     7.968    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     8.072    clk_IBUF_BUFG_inst/O
    DSP48E2_X6Y66        net (fo=248, routed)         1.457     9.529    temp/temp/CLK
                         clock pessimism              0.470    10.000    
                         clock uncertainty           -0.035     9.964    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[2])
                                                     -0.231     9.733    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -9.340    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            u_var_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 4.932ns (70.760%)  route 2.038ns (29.240%))
  Logic Levels:           21  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 9.528 - 7.500 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.632ns (routing 0.609ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.456ns (routing 0.556ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    G9                                                0.000     0.000    clk
    G9                   net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y64        net (fo=248, routed)         1.632     2.579    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[0])
                                                      0.231     2.810    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[0]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.810    temp__0/temp/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.098     2.908    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[0]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.908    temp__0/temp/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_U[5])
                                                      0.498     3.406    temp__0/temp/DSP_MULTIPLIER_INST/U[5]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.406    temp__0/temp/DSP_MULTIPLIER.U<5>
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[5]_U_DATA[5])
                                                      0.103     3.509    temp__0/temp/DSP_M_DATA_INST/U_DATA[5]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.509    temp__0/temp/DSP_M_DATA.U_DATA<5>
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[5]_ALU_OUT[6])
                                                      0.534     4.043    temp__0/temp/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     4.043    temp__0/temp/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     4.114    temp__0/temp/DSP_OUTPUT_INST/P[6]
    SLICE_X48Y161        net (fo=6, unset)            0.390     4.504    n_99_temp__0/temp
    SLICE_X48Y161        LUT2 (Prop_LUT2_I0_O)        0.034     4.538    u_var2_i_10__1/O
    SLICE_X48Y161        net (fo=1, routed)           0.000     4.538    n_0_u_var2_i_10__1
    SLICE_X48Y161        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.909    u_var2_i_1/CO[7]
    SLICE_X48Y162        net (fo=1, unset)            0.000     4.909    n_0_u_var2_i_1
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.014    u_var2_i_3/O[0]
    DSP48E2_X6Y64        net (fo=1, unset)            0.365     5.379    u_var2__1/u_var2/A[16]
    DSP48E2_X6Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[16]_A2_DATA[16])
                                                      0.292     5.671    u_var2__1/u_var2/DSP_A_B_DATA_INST/A2_DATA[16]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     5.671    u_var2__1/u_var2/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X6Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.099     5.770    u_var2__1/u_var2/DSP_PREADD_DATA_INST/A2A1[16]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     5.770    u_var2__1/u_var2/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X6Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[29])
                                                      0.627     6.397    u_var2__1/u_var2/DSP_MULTIPLIER_INST/U[29]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.397    u_var2__1/u_var2/DSP_MULTIPLIER.U<29>
    DSP48E2_X6Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.061     6.458    u_var2__1/u_var2/DSP_M_DATA_INST/U_DATA[29]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.458    u_var2__1/u_var2/DSP_M_DATA.U_DATA<29>
    DSP48E2_X6Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.541     6.999    u_var2__1/u_var2/DSP_ALU_INST/ALU_OUT[47]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.999    u_var2__1/u_var2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     7.075    u_var2__1/u_var2/DSP_OUTPUT_INST/PCOUT[47]
    DSP48E2_X6Y65        net (fo=1, unset)            0.019     7.094    u_var2__2/u_var2/PCIN[47]
    DSP48E2_X6Y65        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     7.483    u_var2__2/u_var2/DSP_ALU_INST/ALU_OUT[0]
    DSP48E2_X6Y65        net (fo=1, routed)           0.000     7.483    u_var2__2/u_var2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X6Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     7.638    u_var2__2/u_var2/DSP_OUTPUT_INST/P[0]
    SLICE_X46Y163        net (fo=2, unset)            0.465     8.103    n_105_u_var2__2/u_var2
    SLICE_X46Y163        LUT2 (Prop_LUT2_I0_O)        0.036     8.139    u_var[31]_i_44/O
    SLICE_X46Y163        net (fo=1, routed)           0.000     8.139    n_0_u_var[31]_i_44
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.178     8.317    u_var_reg[31]_i_20/O[2]
    SLICE_X46Y162        net (fo=3, unset)            0.148     8.465    n_13_u_var_reg[31]_i_20
    SLICE_X46Y162        LUT3 (Prop_LUT3_I0_O)        0.082     8.547    u_var[23]_i_7/O
    SLICE_X44Y162        net (fo=1, unset)            0.213     8.760    n_0_u_var[23]_i_7
    SLICE_X44Y162        CARRY8 (Prop_CARRY8_DI[3]_O[5])
                                                      0.252     9.012    u_var_reg[23]_i_2/O[5]
    SLICE_X44Y165        net (fo=1, unset)            0.438     9.450    u_var0[21]
    SLICE_X44Y165        LUT3 (Prop_LUT3_I0_O)        0.099     9.549    u_var[21]_i_1/O
    SLICE_X44Y165        net (fo=2, routed)           0.000     9.549    u_var[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500    
    G9                                                0.000     7.500    clk
    G9                   net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     7.718    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     7.745    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     7.968    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     8.072    clk_IBUF_BUFG_inst/O
    SLICE_X44Y165        net (fo=248, routed)         1.456     9.528    clk_IBUF_BUFG
                         clock pessimism              0.470     9.999    
                         clock uncertainty           -0.035     9.963    
    SLICE_X44Y165        FDRE (Setup_FDRE_C_D)       -0.009     9.954    u_var_reg[21]
  -------------------------------------------------------------------
                         required time                          9.954    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[3]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 4.883ns (72.459%)  route 1.856ns (27.541%))
  Logic Levels:           21  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 9.529 - 7.500 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.632ns (routing 0.609ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.556ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    G9                                                0.000     0.000    clk
    G9                   net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y64        net (fo=248, routed)         1.632     2.579    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[0])
                                                      0.231     2.810    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[0]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.810    temp__0/temp/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.098     2.908    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[0]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.908    temp__0/temp/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_U[5])
                                                      0.498     3.406    temp__0/temp/DSP_MULTIPLIER_INST/U[5]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.406    temp__0/temp/DSP_MULTIPLIER.U<5>
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[5]_U_DATA[5])
                                                      0.103     3.509    temp__0/temp/DSP_M_DATA_INST/U_DATA[5]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.509    temp__0/temp/DSP_M_DATA.U_DATA<5>
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[5]_ALU_OUT[6])
                                                      0.534     4.043    temp__0/temp/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     4.043    temp__0/temp/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     4.114    temp__0/temp/DSP_OUTPUT_INST/P[6]
    SLICE_X48Y161        net (fo=6, unset)            0.390     4.504    n_99_temp__0/temp
    SLICE_X48Y161        LUT2 (Prop_LUT2_I0_O)        0.034     4.538    u_var2_i_10__1/O
    SLICE_X48Y161        net (fo=1, routed)           0.000     4.538    n_0_u_var2_i_10__1
    SLICE_X48Y161        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.909    u_var2_i_1/CO[7]
    SLICE_X48Y162        net (fo=1, unset)            0.000     4.909    n_0_u_var2_i_1
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.014    u_var2_i_3/O[0]
    DSP48E2_X6Y64        net (fo=1, unset)            0.365     5.379    u_var2__1/u_var2/A[16]
    DSP48E2_X6Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[16]_A2_DATA[16])
                                                      0.292     5.671    u_var2__1/u_var2/DSP_A_B_DATA_INST/A2_DATA[16]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     5.671    u_var2__1/u_var2/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X6Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.099     5.770    u_var2__1/u_var2/DSP_PREADD_DATA_INST/A2A1[16]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     5.770    u_var2__1/u_var2/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X6Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[29])
                                                      0.627     6.397    u_var2__1/u_var2/DSP_MULTIPLIER_INST/U[29]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.397    u_var2__1/u_var2/DSP_MULTIPLIER.U<29>
    DSP48E2_X6Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.061     6.458    u_var2__1/u_var2/DSP_M_DATA_INST/U_DATA[29]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.458    u_var2__1/u_var2/DSP_M_DATA.U_DATA<29>
    DSP48E2_X6Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.541     6.999    u_var2__1/u_var2/DSP_ALU_INST/ALU_OUT[47]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.999    u_var2__1/u_var2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     7.075    u_var2__1/u_var2/DSP_OUTPUT_INST/PCOUT[47]
    DSP48E2_X6Y65        net (fo=1, unset)            0.019     7.094    u_var2__2/u_var2/PCIN[47]
    DSP48E2_X6Y65        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     7.483    u_var2__2/u_var2/DSP_ALU_INST/ALU_OUT[0]
    DSP48E2_X6Y65        net (fo=1, routed)           0.000     7.483    u_var2__2/u_var2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X6Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     7.638    u_var2__2/u_var2/DSP_OUTPUT_INST/P[0]
    SLICE_X46Y163        net (fo=2, unset)            0.465     8.103    n_105_u_var2__2/u_var2
    SLICE_X46Y163        LUT2 (Prop_LUT2_I0_O)        0.036     8.139    u_var[31]_i_44/O
    SLICE_X46Y163        net (fo=1, routed)           0.000     8.139    n_0_u_var[31]_i_44
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.178     8.317    u_var_reg[31]_i_20/O[2]
    SLICE_X46Y162        net (fo=3, unset)            0.148     8.465    n_13_u_var_reg[31]_i_20
    SLICE_X46Y162        LUT3 (Prop_LUT3_I0_O)        0.082     8.547    u_var[23]_i_7/O
    SLICE_X44Y162        net (fo=1, unset)            0.213     8.760    n_0_u_var[23]_i_7
    SLICE_X44Y162        CARRY8 (Prop_CARRY8_DI[3]_O[4])
                                                      0.223     8.983    u_var_reg[23]_i_2/O[4]
    SLICE_X44Y165        net (fo=1, unset)            0.130     9.113    u_var0[20]
    SLICE_X44Y165        LUT3 (Prop_LUT3_I0_O)        0.079     9.192    u_var[20]_i_1/O
    DSP48E2_X6Y66        net (fo=2, unset)            0.126     9.318    temp/temp/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500    
    G9                                                0.000     7.500    clk
    G9                   net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     7.718    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     7.745    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     7.968    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     8.072    clk_IBUF_BUFG_inst/O
    DSP48E2_X6Y66        net (fo=248, routed)         1.457     9.529    temp/temp/CLK
                         clock pessimism              0.470    10.000    
                         clock uncertainty           -0.035     9.964    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[3])
                                                     -0.205     9.759    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.759    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            u_var_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 4.933ns (70.603%)  route 2.054ns (29.397%))
  Logic Levels:           21  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.028ns = ( 9.528 - 7.500 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.632ns (routing 0.609ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.456ns (routing 0.556ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    G9                                                0.000     0.000    clk
    G9                   net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y64        net (fo=248, routed)         1.632     2.579    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[0])
                                                      0.231     2.810    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[0]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.810    temp__0/temp/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.098     2.908    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[0]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.908    temp__0/temp/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_U[5])
                                                      0.498     3.406    temp__0/temp/DSP_MULTIPLIER_INST/U[5]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.406    temp__0/temp/DSP_MULTIPLIER.U<5>
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[5]_U_DATA[5])
                                                      0.103     3.509    temp__0/temp/DSP_M_DATA_INST/U_DATA[5]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.509    temp__0/temp/DSP_M_DATA.U_DATA<5>
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[5]_ALU_OUT[6])
                                                      0.534     4.043    temp__0/temp/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     4.043    temp__0/temp/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     4.114    temp__0/temp/DSP_OUTPUT_INST/P[6]
    SLICE_X48Y161        net (fo=6, unset)            0.390     4.504    n_99_temp__0/temp
    SLICE_X48Y161        LUT2 (Prop_LUT2_I0_O)        0.034     4.538    u_var2_i_10__1/O
    SLICE_X48Y161        net (fo=1, routed)           0.000     4.538    n_0_u_var2_i_10__1
    SLICE_X48Y161        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.909    u_var2_i_1/CO[7]
    SLICE_X48Y162        net (fo=1, unset)            0.000     4.909    n_0_u_var2_i_1
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.014    u_var2_i_3/O[0]
    DSP48E2_X6Y64        net (fo=1, unset)            0.365     5.379    u_var2__1/u_var2/A[16]
    DSP48E2_X6Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[16]_A2_DATA[16])
                                                      0.292     5.671    u_var2__1/u_var2/DSP_A_B_DATA_INST/A2_DATA[16]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     5.671    u_var2__1/u_var2/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X6Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.099     5.770    u_var2__1/u_var2/DSP_PREADD_DATA_INST/A2A1[16]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     5.770    u_var2__1/u_var2/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X6Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[29])
                                                      0.627     6.397    u_var2__1/u_var2/DSP_MULTIPLIER_INST/U[29]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.397    u_var2__1/u_var2/DSP_MULTIPLIER.U<29>
    DSP48E2_X6Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.061     6.458    u_var2__1/u_var2/DSP_M_DATA_INST/U_DATA[29]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.458    u_var2__1/u_var2/DSP_M_DATA.U_DATA<29>
    DSP48E2_X6Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.541     6.999    u_var2__1/u_var2/DSP_ALU_INST/ALU_OUT[47]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.999    u_var2__1/u_var2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     7.075    u_var2__1/u_var2/DSP_OUTPUT_INST/PCOUT[47]
    DSP48E2_X6Y65        net (fo=1, unset)            0.019     7.094    u_var2__2/u_var2/PCIN[47]
    DSP48E2_X6Y65        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     7.483    u_var2__2/u_var2/DSP_ALU_INST/ALU_OUT[0]
    DSP48E2_X6Y65        net (fo=1, routed)           0.000     7.483    u_var2__2/u_var2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X6Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     7.638    u_var2__2/u_var2/DSP_OUTPUT_INST/P[0]
    SLICE_X46Y163        net (fo=2, unset)            0.465     8.103    n_105_u_var2__2/u_var2
    SLICE_X46Y163        LUT2 (Prop_LUT2_I0_O)        0.036     8.139    u_var[31]_i_44/O
    SLICE_X46Y163        net (fo=1, routed)           0.000     8.139    n_0_u_var[31]_i_44
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[1]_O[5])
                                                      0.281     8.420    u_var_reg[31]_i_20/O[5]
    SLICE_X45Y162        net (fo=3, unset)            0.385     8.805    n_10_u_var_reg[31]_i_20
    SLICE_X45Y162        LUT3 (Prop_LUT3_I0_O)        0.077     8.882    u_var[23]_i_4/O
    SLICE_X44Y162        net (fo=1, unset)            0.234     9.116    n_0_u_var[23]_i_4
    SLICE_X44Y162        CARRY8 (Prop_CARRY8_DI[6]_O[7])
                                                      0.176     9.292    u_var_reg[23]_i_2/O[7]
    SLICE_X44Y165        net (fo=1, unset)            0.196     9.488    u_var0[23]
    SLICE_X44Y165        LUT3 (Prop_LUT3_I0_O)        0.078     9.566    u_var[23]_i_1/O
    SLICE_X44Y165        net (fo=2, routed)           0.000     9.566    u_var[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500    
    G9                                                0.000     7.500    clk
    G9                   net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     7.718    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     7.745    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     7.968    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     8.072    clk_IBUF_BUFG_inst/O
    SLICE_X44Y165        net (fo=248, routed)         1.456     9.528    clk_IBUF_BUFG
                         clock pessimism              0.470     9.999    
                         clock uncertainty           -0.035     9.963    
    SLICE_X44Y165        FDRE (Setup_FDRE_C_D)        0.059    10.022    u_var_reg[23]
  -------------------------------------------------------------------
                         required time                         10.022    
                         arrival time                          -9.566    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[1]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        6.646ns  (logic 4.747ns (71.426%)  route 1.899ns (28.574%))
  Logic Levels:           21  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 9.529 - 7.500 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.632ns (routing 0.609ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.556ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    G9                                                0.000     0.000    clk
    G9                   net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y64        net (fo=248, routed)         1.632     2.579    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[0])
                                                      0.231     2.810    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[0]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.810    temp__0/temp/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.098     2.908    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[0]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.908    temp__0/temp/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_U[5])
                                                      0.498     3.406    temp__0/temp/DSP_MULTIPLIER_INST/U[5]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.406    temp__0/temp/DSP_MULTIPLIER.U<5>
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[5]_U_DATA[5])
                                                      0.103     3.509    temp__0/temp/DSP_M_DATA_INST/U_DATA[5]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.509    temp__0/temp/DSP_M_DATA.U_DATA<5>
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[5]_ALU_OUT[6])
                                                      0.534     4.043    temp__0/temp/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     4.043    temp__0/temp/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     4.114    temp__0/temp/DSP_OUTPUT_INST/P[6]
    SLICE_X48Y161        net (fo=6, unset)            0.390     4.504    n_99_temp__0/temp
    SLICE_X48Y161        LUT2 (Prop_LUT2_I0_O)        0.034     4.538    u_var2_i_10__1/O
    SLICE_X48Y161        net (fo=1, routed)           0.000     4.538    n_0_u_var2_i_10__1
    SLICE_X48Y161        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.909    u_var2_i_1/CO[7]
    SLICE_X48Y162        net (fo=1, unset)            0.000     4.909    n_0_u_var2_i_1
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.014    u_var2_i_3/O[0]
    DSP48E2_X6Y64        net (fo=1, unset)            0.365     5.379    u_var2__1/u_var2/A[16]
    DSP48E2_X6Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[16]_A2_DATA[16])
                                                      0.292     5.671    u_var2__1/u_var2/DSP_A_B_DATA_INST/A2_DATA[16]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     5.671    u_var2__1/u_var2/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X6Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.099     5.770    u_var2__1/u_var2/DSP_PREADD_DATA_INST/A2A1[16]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     5.770    u_var2__1/u_var2/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X6Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[29])
                                                      0.627     6.397    u_var2__1/u_var2/DSP_MULTIPLIER_INST/U[29]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.397    u_var2__1/u_var2/DSP_MULTIPLIER.U<29>
    DSP48E2_X6Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.061     6.458    u_var2__1/u_var2/DSP_M_DATA_INST/U_DATA[29]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.458    u_var2__1/u_var2/DSP_M_DATA.U_DATA<29>
    DSP48E2_X6Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.541     6.999    u_var2__1/u_var2/DSP_ALU_INST/ALU_OUT[47]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.999    u_var2__1/u_var2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     7.075    u_var2__1/u_var2/DSP_OUTPUT_INST/PCOUT[47]
    DSP48E2_X6Y65        net (fo=1, unset)            0.019     7.094    u_var2__2/u_var2/PCIN[47]
    DSP48E2_X6Y65        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     7.483    u_var2__2/u_var2/DSP_ALU_INST/ALU_OUT[0]
    DSP48E2_X6Y65        net (fo=1, routed)           0.000     7.483    u_var2__2/u_var2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X6Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     7.638    u_var2__2/u_var2/DSP_OUTPUT_INST/P[0]
    SLICE_X46Y163        net (fo=2, unset)            0.465     8.103    n_105_u_var2__2/u_var2
    SLICE_X46Y163        LUT2 (Prop_LUT2_I0_O)        0.036     8.139    u_var[31]_i_44/O
    SLICE_X46Y163        net (fo=1, routed)           0.000     8.139    n_0_u_var[31]_i_44
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.178     8.317    u_var_reg[31]_i_20/O[2]
    SLICE_X44Y162        net (fo=3, unset)            0.287     8.604    n_13_u_var_reg[31]_i_20
    SLICE_X44Y162        LUT6 (Prop_LUT6_I1_O)        0.082     8.686    u_var[23]_i_16/O
    SLICE_X44Y162        net (fo=1, routed)           0.000     8.686    n_0_u_var[23]_i_16
    SLICE_X44Y162        CARRY8 (Prop_CARRY8_S[2]_O[2])
                                                      0.084     8.770    u_var_reg[23]_i_2/O[2]
    SLICE_X44Y165        net (fo=1, unset)            0.192     8.962    u_var0[18]
    SLICE_X44Y165        LUT3 (Prop_LUT3_I0_O)        0.082     9.044    u_var[18]_i_1/O
    DSP48E2_X6Y66        net (fo=2, unset)            0.181     9.225    temp/temp/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500    
    G9                                                0.000     7.500    clk
    G9                   net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     7.718    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     7.745    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     7.968    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     8.072    clk_IBUF_BUFG_inst/O
    DSP48E2_X6Y66        net (fo=248, routed)         1.457     9.529    temp/temp/CLK
                         clock pessimism              0.470    10.000    
                         clock uncertainty           -0.035     9.964    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[1])
                                                     -0.199     9.765    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.765    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            u_var_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        6.810ns  (logic 4.919ns (72.232%)  route 1.891ns (27.768%))
  Logic Levels:           21  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 9.522 - 7.500 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.632ns (routing 0.609ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.556ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    G9                                                0.000     0.000    clk
    G9                   net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y64        net (fo=248, routed)         1.632     2.579    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[0])
                                                      0.231     2.810    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[0]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.810    temp__0/temp/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.098     2.908    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[0]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.908    temp__0/temp/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_U[5])
                                                      0.498     3.406    temp__0/temp/DSP_MULTIPLIER_INST/U[5]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.406    temp__0/temp/DSP_MULTIPLIER.U<5>
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[5]_U_DATA[5])
                                                      0.103     3.509    temp__0/temp/DSP_M_DATA_INST/U_DATA[5]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.509    temp__0/temp/DSP_M_DATA.U_DATA<5>
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[5]_ALU_OUT[6])
                                                      0.534     4.043    temp__0/temp/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     4.043    temp__0/temp/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     4.114    temp__0/temp/DSP_OUTPUT_INST/P[6]
    SLICE_X48Y161        net (fo=6, unset)            0.390     4.504    n_99_temp__0/temp
    SLICE_X48Y161        LUT2 (Prop_LUT2_I0_O)        0.034     4.538    u_var2_i_10__1/O
    SLICE_X48Y161        net (fo=1, routed)           0.000     4.538    n_0_u_var2_i_10__1
    SLICE_X48Y161        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.909    u_var2_i_1/CO[7]
    SLICE_X48Y162        net (fo=1, unset)            0.000     4.909    n_0_u_var2_i_1
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.014    u_var2_i_3/O[0]
    DSP48E2_X6Y64        net (fo=1, unset)            0.365     5.379    u_var2__1/u_var2/A[16]
    DSP48E2_X6Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[16]_A2_DATA[16])
                                                      0.292     5.671    u_var2__1/u_var2/DSP_A_B_DATA_INST/A2_DATA[16]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     5.671    u_var2__1/u_var2/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X6Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.099     5.770    u_var2__1/u_var2/DSP_PREADD_DATA_INST/A2A1[16]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     5.770    u_var2__1/u_var2/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X6Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[29])
                                                      0.627     6.397    u_var2__1/u_var2/DSP_MULTIPLIER_INST/U[29]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.397    u_var2__1/u_var2/DSP_MULTIPLIER.U<29>
    DSP48E2_X6Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.061     6.458    u_var2__1/u_var2/DSP_M_DATA_INST/U_DATA[29]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.458    u_var2__1/u_var2/DSP_M_DATA.U_DATA<29>
    DSP48E2_X6Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.541     6.999    u_var2__1/u_var2/DSP_ALU_INST/ALU_OUT[47]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.999    u_var2__1/u_var2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     7.075    u_var2__1/u_var2/DSP_OUTPUT_INST/PCOUT[47]
    DSP48E2_X6Y65        net (fo=1, unset)            0.019     7.094    u_var2__2/u_var2/PCIN[47]
    DSP48E2_X6Y65        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     7.483    u_var2__2/u_var2/DSP_ALU_INST/ALU_OUT[0]
    DSP48E2_X6Y65        net (fo=1, routed)           0.000     7.483    u_var2__2/u_var2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X6Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     7.638    u_var2__2/u_var2/DSP_OUTPUT_INST/P[0]
    SLICE_X46Y163        net (fo=2, unset)            0.465     8.103    n_105_u_var2__2/u_var2
    SLICE_X46Y163        LUT2 (Prop_LUT2_I0_O)        0.036     8.139    u_var[31]_i_44/O
    SLICE_X46Y163        net (fo=1, routed)           0.000     8.139    n_0_u_var[31]_i_44
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.251     8.390    u_var_reg[31]_i_20/O[4]
    SLICE_X45Y162        net (fo=3, unset)            0.209     8.599    n_11_u_var_reg[31]_i_20
    SLICE_X45Y162        LUT3 (Prop_LUT3_I0_O)        0.080     8.679    u_var[23]_i_5/O
    SLICE_X44Y162        net (fo=1, unset)            0.257     8.936    n_0_u_var[23]_i_5
    SLICE_X44Y162        CARRY8 (Prop_CARRY8_DI[5]_O[6])
                                                      0.185     9.121    u_var_reg[23]_i_2/O[6]
    SLICE_X44Y164        net (fo=1, unset)            0.186     9.307    u_var0[22]
    SLICE_X44Y164        LUT3 (Prop_LUT3_I0_O)        0.082     9.389    u_var[22]_i_1/O
    SLICE_X44Y164        net (fo=2, routed)           0.000     9.389    u_var[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500    
    G9                                                0.000     7.500    clk
    G9                   net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     7.718    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     7.745    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     7.968    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     8.072    clk_IBUF_BUFG_inst/O
    SLICE_X44Y164        net (fo=248, routed)         1.450     9.522    clk_IBUF_BUFG
                         clock pessimism              0.471     9.993    
                         clock uncertainty           -0.035     9.957    
    SLICE_X44Y164        FDRE (Setup_FDRE_C_D)        0.057    10.014    u_var_reg[22]
  -------------------------------------------------------------------
                         required time                         10.014    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp/temp/DSP_A_B_DATA_INST/B[0]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 4.632ns (71.097%)  route 1.883ns (28.903%))
  Logic Levels:           21  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 9.529 - 7.500 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.632ns (routing 0.609ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.556ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    G9                                                0.000     0.000    clk
    G9                   net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y64        net (fo=248, routed)         1.632     2.579    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[0])
                                                      0.231     2.810    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[0]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.810    temp__0/temp/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.098     2.908    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[0]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.908    temp__0/temp/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_U[5])
                                                      0.498     3.406    temp__0/temp/DSP_MULTIPLIER_INST/U[5]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.406    temp__0/temp/DSP_MULTIPLIER.U<5>
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[5]_U_DATA[5])
                                                      0.103     3.509    temp__0/temp/DSP_M_DATA_INST/U_DATA[5]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.509    temp__0/temp/DSP_M_DATA.U_DATA<5>
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[5]_ALU_OUT[6])
                                                      0.534     4.043    temp__0/temp/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     4.043    temp__0/temp/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     4.114    temp__0/temp/DSP_OUTPUT_INST/P[6]
    SLICE_X48Y161        net (fo=6, unset)            0.390     4.504    n_99_temp__0/temp
    SLICE_X48Y161        LUT2 (Prop_LUT2_I0_O)        0.034     4.538    u_var2_i_10__1/O
    SLICE_X48Y161        net (fo=1, routed)           0.000     4.538    n_0_u_var2_i_10__1
    SLICE_X48Y161        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.909    u_var2_i_1/CO[7]
    SLICE_X48Y162        net (fo=1, unset)            0.000     4.909    n_0_u_var2_i_1
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.014    u_var2_i_3/O[0]
    DSP48E2_X6Y64        net (fo=1, unset)            0.365     5.379    u_var2__1/u_var2/A[16]
    DSP48E2_X6Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[16]_A2_DATA[16])
                                                      0.292     5.671    u_var2__1/u_var2/DSP_A_B_DATA_INST/A2_DATA[16]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     5.671    u_var2__1/u_var2/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X6Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.099     5.770    u_var2__1/u_var2/DSP_PREADD_DATA_INST/A2A1[16]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     5.770    u_var2__1/u_var2/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X6Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[29])
                                                      0.627     6.397    u_var2__1/u_var2/DSP_MULTIPLIER_INST/U[29]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.397    u_var2__1/u_var2/DSP_MULTIPLIER.U<29>
    DSP48E2_X6Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.061     6.458    u_var2__1/u_var2/DSP_M_DATA_INST/U_DATA[29]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.458    u_var2__1/u_var2/DSP_M_DATA.U_DATA<29>
    DSP48E2_X6Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.541     6.999    u_var2__1/u_var2/DSP_ALU_INST/ALU_OUT[47]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.999    u_var2__1/u_var2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     7.075    u_var2__1/u_var2/DSP_OUTPUT_INST/PCOUT[47]
    DSP48E2_X6Y65        net (fo=1, unset)            0.019     7.094    u_var2__2/u_var2/PCIN[47]
    DSP48E2_X6Y65        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     7.483    u_var2__2/u_var2/DSP_ALU_INST/ALU_OUT[0]
    DSP48E2_X6Y65        net (fo=1, routed)           0.000     7.483    u_var2__2/u_var2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X6Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     7.638    u_var2__2/u_var2/DSP_OUTPUT_INST/P[0]
    SLICE_X46Y163        net (fo=2, unset)            0.465     8.103    n_105_u_var2__2/u_var2
    SLICE_X46Y163        LUT2 (Prop_LUT2_I0_O)        0.036     8.139    u_var[31]_i_44/O
    SLICE_X46Y163        net (fo=1, routed)           0.000     8.139    n_0_u_var[31]_i_44
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.080     8.219    u_var_reg[31]_i_20/O[1]
    SLICE_X44Y162        net (fo=3, unset)            0.211     8.430    n_14_u_var_reg[31]_i_20
    SLICE_X44Y162        LUT4 (Prop_LUT4_I1_O)        0.075     8.505    u_var[23]_i_17/O
    SLICE_X44Y162        net (fo=1, routed)           0.000     8.505    n_0_u_var[23]_i_17
    SLICE_X44Y162        CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.080     8.585    u_var_reg[23]_i_2/O[1]
    SLICE_X42Y162        net (fo=1, unset)            0.195     8.780    u_var0[17]
    SLICE_X42Y162        LUT3 (Prop_LUT3_I0_O)        0.076     8.856    u_var[17]_i_1/O
    DSP48E2_X6Y66        net (fo=2, unset)            0.238     9.094    temp/temp/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500    
    G9                                                0.000     7.500    clk
    G9                   net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     7.718    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     7.745    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     7.968    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     8.072    clk_IBUF_BUFG_inst/O
    DSP48E2_X6Y66        net (fo=248, routed)         1.457     9.529    temp/temp/CLK
                         clock pessimism              0.470    10.000    
                         clock uncertainty           -0.035     9.964    
    DSP48E2_X6Y66        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[0])
                                                     -0.216     9.748    temp/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.748    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            u_var_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 4.883ns (73.839%)  route 1.730ns (26.161%))
  Logic Levels:           21  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 9.529 - 7.500 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.632ns (routing 0.609ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.556ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    G9                                                0.000     0.000    clk
    G9                   net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y64        net (fo=248, routed)         1.632     2.579    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[0])
                                                      0.231     2.810    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[0]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.810    temp__0/temp/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.098     2.908    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[0]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.908    temp__0/temp/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_U[5])
                                                      0.498     3.406    temp__0/temp/DSP_MULTIPLIER_INST/U[5]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.406    temp__0/temp/DSP_MULTIPLIER.U<5>
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[5]_U_DATA[5])
                                                      0.103     3.509    temp__0/temp/DSP_M_DATA_INST/U_DATA[5]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.509    temp__0/temp/DSP_M_DATA.U_DATA<5>
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[5]_ALU_OUT[6])
                                                      0.534     4.043    temp__0/temp/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     4.043    temp__0/temp/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     4.114    temp__0/temp/DSP_OUTPUT_INST/P[6]
    SLICE_X48Y161        net (fo=6, unset)            0.390     4.504    n_99_temp__0/temp
    SLICE_X48Y161        LUT2 (Prop_LUT2_I0_O)        0.034     4.538    u_var2_i_10__1/O
    SLICE_X48Y161        net (fo=1, routed)           0.000     4.538    n_0_u_var2_i_10__1
    SLICE_X48Y161        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.909    u_var2_i_1/CO[7]
    SLICE_X48Y162        net (fo=1, unset)            0.000     4.909    n_0_u_var2_i_1
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.014    u_var2_i_3/O[0]
    DSP48E2_X6Y64        net (fo=1, unset)            0.365     5.379    u_var2__1/u_var2/A[16]
    DSP48E2_X6Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[16]_A2_DATA[16])
                                                      0.292     5.671    u_var2__1/u_var2/DSP_A_B_DATA_INST/A2_DATA[16]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     5.671    u_var2__1/u_var2/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X6Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.099     5.770    u_var2__1/u_var2/DSP_PREADD_DATA_INST/A2A1[16]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     5.770    u_var2__1/u_var2/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X6Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[29])
                                                      0.627     6.397    u_var2__1/u_var2/DSP_MULTIPLIER_INST/U[29]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.397    u_var2__1/u_var2/DSP_MULTIPLIER.U<29>
    DSP48E2_X6Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.061     6.458    u_var2__1/u_var2/DSP_M_DATA_INST/U_DATA[29]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.458    u_var2__1/u_var2/DSP_M_DATA.U_DATA<29>
    DSP48E2_X6Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.541     6.999    u_var2__1/u_var2/DSP_ALU_INST/ALU_OUT[47]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.999    u_var2__1/u_var2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     7.075    u_var2__1/u_var2/DSP_OUTPUT_INST/PCOUT[47]
    DSP48E2_X6Y65        net (fo=1, unset)            0.019     7.094    u_var2__2/u_var2/PCIN[47]
    DSP48E2_X6Y65        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     7.483    u_var2__2/u_var2/DSP_ALU_INST/ALU_OUT[0]
    DSP48E2_X6Y65        net (fo=1, routed)           0.000     7.483    u_var2__2/u_var2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X6Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     7.638    u_var2__2/u_var2/DSP_OUTPUT_INST/P[0]
    SLICE_X46Y163        net (fo=2, unset)            0.465     8.103    n_105_u_var2__2/u_var2
    SLICE_X46Y163        LUT2 (Prop_LUT2_I0_O)        0.036     8.139    u_var[31]_i_44/O
    SLICE_X46Y163        net (fo=1, routed)           0.000     8.139    n_0_u_var[31]_i_44
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.178     8.317    u_var_reg[31]_i_20/O[2]
    SLICE_X46Y162        net (fo=3, unset)            0.148     8.465    n_13_u_var_reg[31]_i_20
    SLICE_X46Y162        LUT3 (Prop_LUT3_I0_O)        0.082     8.547    u_var[23]_i_7/O
    SLICE_X44Y162        net (fo=1, unset)            0.213     8.760    n_0_u_var[23]_i_7
    SLICE_X44Y162        CARRY8 (Prop_CARRY8_DI[3]_O[4])
                                                      0.223     8.983    u_var_reg[23]_i_2/O[4]
    SLICE_X44Y165        net (fo=1, unset)            0.130     9.113    u_var0[20]
    SLICE_X44Y165        LUT3 (Prop_LUT3_I0_O)        0.079     9.192    u_var[20]_i_1/O
    SLICE_X44Y165        net (fo=2, routed)           0.000     9.192    u_var[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500    
    G9                                                0.000     7.500    clk
    G9                   net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     7.718    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     7.745    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     7.968    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     8.072    clk_IBUF_BUFG_inst/O
    SLICE_X44Y165        net (fo=248, routed)         1.457     9.529    clk_IBUF_BUFG
                         clock pessimism              0.470    10.000    
                         clock uncertainty           -0.035     9.964    
    SLICE_X44Y165        FDRE (Setup_FDRE_C_D)        0.058    10.022    u_var_reg[20]
  -------------------------------------------------------------------
                         required time                         10.022    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            u_var_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        6.514ns  (logic 4.729ns (72.597%)  route 1.785ns (27.403%))
  Logic Levels:           21  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 9.526 - 7.500 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.632ns (routing 0.609ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.556ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    G9                                                0.000     0.000    clk
    G9                   net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y64        net (fo=248, routed)         1.632     2.579    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[0])
                                                      0.231     2.810    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[0]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.810    temp__0/temp/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.098     2.908    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[0]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.908    temp__0/temp/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_U[5])
                                                      0.498     3.406    temp__0/temp/DSP_MULTIPLIER_INST/U[5]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.406    temp__0/temp/DSP_MULTIPLIER.U<5>
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[5]_U_DATA[5])
                                                      0.103     3.509    temp__0/temp/DSP_M_DATA_INST/U_DATA[5]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.509    temp__0/temp/DSP_M_DATA.U_DATA<5>
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[5]_ALU_OUT[6])
                                                      0.534     4.043    temp__0/temp/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     4.043    temp__0/temp/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     4.114    temp__0/temp/DSP_OUTPUT_INST/P[6]
    SLICE_X48Y161        net (fo=6, unset)            0.390     4.504    n_99_temp__0/temp
    SLICE_X48Y161        LUT2 (Prop_LUT2_I0_O)        0.034     4.538    u_var2_i_10__1/O
    SLICE_X48Y161        net (fo=1, routed)           0.000     4.538    n_0_u_var2_i_10__1
    SLICE_X48Y161        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.909    u_var2_i_1/CO[7]
    SLICE_X48Y162        net (fo=1, unset)            0.000     4.909    n_0_u_var2_i_1
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.014    u_var2_i_3/O[0]
    DSP48E2_X6Y64        net (fo=1, unset)            0.365     5.379    u_var2__1/u_var2/A[16]
    DSP48E2_X6Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[16]_A2_DATA[16])
                                                      0.292     5.671    u_var2__1/u_var2/DSP_A_B_DATA_INST/A2_DATA[16]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     5.671    u_var2__1/u_var2/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X6Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.099     5.770    u_var2__1/u_var2/DSP_PREADD_DATA_INST/A2A1[16]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     5.770    u_var2__1/u_var2/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X6Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[29])
                                                      0.627     6.397    u_var2__1/u_var2/DSP_MULTIPLIER_INST/U[29]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.397    u_var2__1/u_var2/DSP_MULTIPLIER.U<29>
    DSP48E2_X6Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.061     6.458    u_var2__1/u_var2/DSP_M_DATA_INST/U_DATA[29]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.458    u_var2__1/u_var2/DSP_M_DATA.U_DATA<29>
    DSP48E2_X6Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.541     6.999    u_var2__1/u_var2/DSP_ALU_INST/ALU_OUT[47]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.999    u_var2__1/u_var2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     7.075    u_var2__1/u_var2/DSP_OUTPUT_INST/PCOUT[47]
    DSP48E2_X6Y65        net (fo=1, unset)            0.019     7.094    u_var2__2/u_var2/PCIN[47]
    DSP48E2_X6Y65        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     7.483    u_var2__2/u_var2/DSP_ALU_INST/ALU_OUT[0]
    DSP48E2_X6Y65        net (fo=1, routed)           0.000     7.483    u_var2__2/u_var2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X6Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     7.638    u_var2__2/u_var2/DSP_OUTPUT_INST/P[0]
    SLICE_X46Y163        net (fo=2, unset)            0.465     8.103    n_105_u_var2__2/u_var2
    SLICE_X46Y163        LUT2 (Prop_LUT2_I0_O)        0.036     8.139    u_var[31]_i_44/O
    SLICE_X46Y163        net (fo=1, routed)           0.000     8.139    n_0_u_var[31]_i_44
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.080     8.219    u_var_reg[31]_i_20/O[1]
    SLICE_X46Y162        net (fo=3, unset)            0.146     8.365    n_14_u_var_reg[31]_i_20
    SLICE_X46Y162        LUT3 (Prop_LUT3_I0_O)        0.074     8.439    u_var[23]_i_8/O
    SLICE_X44Y162        net (fo=1, unset)            0.220     8.659    n_0_u_var[23]_i_8
    SLICE_X44Y162        CARRY8 (Prop_CARRY8_DI[2]_O[3])
                                                      0.176     8.835    u_var_reg[23]_i_2/O[3]
    SLICE_X43Y162        net (fo=1, unset)            0.180     9.015    u_var0[19]
    SLICE_X43Y162        LUT3 (Prop_LUT3_I0_O)        0.078     9.093    u_var[19]_i_1/O
    SLICE_X43Y162        net (fo=2, routed)           0.000     9.093    u_var[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500    
    G9                                                0.000     7.500    clk
    G9                   net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     7.718    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     7.745    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     7.968    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     8.072    clk_IBUF_BUFG_inst/O
    SLICE_X43Y162        net (fo=248, routed)         1.454     9.526    clk_IBUF_BUFG
                         clock pessimism              0.470     9.997    
                         clock uncertainty           -0.035     9.961    
    SLICE_X43Y162        FDRE (Setup_FDRE_C_D)        0.059    10.020    u_var_reg[19]
  -------------------------------------------------------------------
                         required time                         10.020    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            u_var_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        6.465ns  (logic 4.747ns (73.426%)  route 1.718ns (26.574%))
  Logic Levels:           21  (CARRY8=4 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.029ns = ( 9.529 - 7.500 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.632ns (routing 0.609ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.457ns (routing 0.556ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    G9                                                0.000     0.000    clk
    G9                   net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y64        net (fo=248, routed)         1.632     2.579    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[0])
                                                      0.231     2.810    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[0]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.810    temp__0/temp/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.098     2.908    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[0]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.908    temp__0/temp/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_U[5])
                                                      0.498     3.406    temp__0/temp/DSP_MULTIPLIER_INST/U[5]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.406    temp__0/temp/DSP_MULTIPLIER.U<5>
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[5]_U_DATA[5])
                                                      0.103     3.509    temp__0/temp/DSP_M_DATA_INST/U_DATA[5]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.509    temp__0/temp/DSP_M_DATA.U_DATA<5>
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[5]_ALU_OUT[6])
                                                      0.534     4.043    temp__0/temp/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     4.043    temp__0/temp/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     4.114    temp__0/temp/DSP_OUTPUT_INST/P[6]
    SLICE_X48Y161        net (fo=6, unset)            0.390     4.504    n_99_temp__0/temp
    SLICE_X48Y161        LUT2 (Prop_LUT2_I0_O)        0.034     4.538    u_var2_i_10__1/O
    SLICE_X48Y161        net (fo=1, routed)           0.000     4.538    n_0_u_var2_i_10__1
    SLICE_X48Y161        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.371     4.909    u_var2_i_1/CO[7]
    SLICE_X48Y162        net (fo=1, unset)            0.000     4.909    n_0_u_var2_i_1
    SLICE_X48Y162        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.014    u_var2_i_3/O[0]
    DSP48E2_X6Y64        net (fo=1, unset)            0.365     5.379    u_var2__1/u_var2/A[16]
    DSP48E2_X6Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[16]_A2_DATA[16])
                                                      0.292     5.671    u_var2__1/u_var2/DSP_A_B_DATA_INST/A2_DATA[16]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     5.671    u_var2__1/u_var2/DSP_A_B_DATA.A2_DATA<16>
    DSP48E2_X6Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.099     5.770    u_var2__1/u_var2/DSP_PREADD_DATA_INST/A2A1[16]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     5.770    u_var2__1/u_var2/DSP_PREADD_DATA.A2A1<16>
    DSP48E2_X6Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[29])
                                                      0.627     6.397    u_var2__1/u_var2/DSP_MULTIPLIER_INST/U[29]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.397    u_var2__1/u_var2/DSP_MULTIPLIER.U<29>
    DSP48E2_X6Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.061     6.458    u_var2__1/u_var2/DSP_M_DATA_INST/U_DATA[29]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.458    u_var2__1/u_var2/DSP_M_DATA.U_DATA<29>
    DSP48E2_X6Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.541     6.999    u_var2__1/u_var2/DSP_ALU_INST/ALU_OUT[47]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.999    u_var2__1/u_var2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.076     7.075    u_var2__1/u_var2/DSP_OUTPUT_INST/PCOUT[47]
    DSP48E2_X6Y65        net (fo=1, unset)            0.019     7.094    u_var2__2/u_var2/PCIN[47]
    DSP48E2_X6Y65        DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.389     7.483    u_var2__2/u_var2/DSP_ALU_INST/ALU_OUT[0]
    DSP48E2_X6Y65        net (fo=1, routed)           0.000     7.483    u_var2__2/u_var2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X6Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.155     7.638    u_var2__2/u_var2/DSP_OUTPUT_INST/P[0]
    SLICE_X46Y163        net (fo=2, unset)            0.465     8.103    n_105_u_var2__2/u_var2
    SLICE_X46Y163        LUT2 (Prop_LUT2_I0_O)        0.036     8.139    u_var[31]_i_44/O
    SLICE_X46Y163        net (fo=1, routed)           0.000     8.139    n_0_u_var[31]_i_44
    SLICE_X46Y163        CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.178     8.317    u_var_reg[31]_i_20/O[2]
    SLICE_X44Y162        net (fo=3, unset)            0.287     8.604    n_13_u_var_reg[31]_i_20
    SLICE_X44Y162        LUT6 (Prop_LUT6_I1_O)        0.082     8.686    u_var[23]_i_16/O
    SLICE_X44Y162        net (fo=1, routed)           0.000     8.686    n_0_u_var[23]_i_16
    SLICE_X44Y162        CARRY8 (Prop_CARRY8_S[2]_O[2])
                                                      0.084     8.770    u_var_reg[23]_i_2/O[2]
    SLICE_X44Y165        net (fo=1, unset)            0.192     8.962    u_var0[18]
    SLICE_X44Y165        LUT3 (Prop_LUT3_I0_O)        0.082     9.044    u_var[18]_i_1/O
    SLICE_X44Y165        net (fo=2, routed)           0.000     9.044    u_var[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500    
    G9                                                0.000     7.500    clk
    G9                   net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     7.718    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     7.745    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     7.968    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     8.072    clk_IBUF_BUFG_inst/O
    SLICE_X44Y165        net (fo=248, routed)         1.457     9.529    clk_IBUF_BUFG
                         clock pessimism              0.470    10.000    
                         clock uncertainty           -0.035     9.964    
    SLICE_X44Y165        FDRE (Setup_FDRE_C_D)        0.054    10.018    u_var_reg[18]
  -------------------------------------------------------------------
                         required time                         10.018    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             1.092ns  (required time - arrival time)
  Source:                 temp__0/temp/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            temp__0/temp/DSP_A_B_DATA_INST/A[15]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.500ns  (clk rise@7.500ns - clk rise@0.000ns)
  Data Path Delay:        6.208ns  (logic 3.810ns (61.372%)  route 2.398ns (38.628%))
  Logic Levels:           16  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD_DATA=2 LUT2=1 LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 9.526 - 7.500 ) 
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.632ns (routing 0.609ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.556ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    G9                                                0.000     0.000    clk
    G9                   net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y64        net (fo=248, routed)         1.632     2.579    temp__0/temp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_CLK_A2_DATA[0])
                                                      0.231     2.810    temp__0/temp/DSP_A_B_DATA_INST/A2_DATA[0]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.810    temp__0/temp/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X7Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[0]_A2A1[0])
                                                      0.098     2.908    temp__0/temp/DSP_PREADD_DATA_INST/A2A1[0]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     2.908    temp__0/temp/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X7Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[0]_U[5])
                                                      0.498     3.406    temp__0/temp/DSP_MULTIPLIER_INST/U[5]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.406    temp__0/temp/DSP_MULTIPLIER.U<5>
    DSP48E2_X7Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[5]_U_DATA[5])
                                                      0.103     3.509    temp__0/temp/DSP_M_DATA_INST/U_DATA[5]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     3.509    temp__0/temp/DSP_M_DATA.U_DATA<5>
    DSP48E2_X7Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[5]_ALU_OUT[6])
                                                      0.534     4.043    temp__0/temp/DSP_ALU_INST/ALU_OUT[6]
    DSP48E2_X7Y64        net (fo=1, routed)           0.000     4.043    temp__0/temp/DSP_ALU.ALU_OUT<6>
    DSP48E2_X7Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[6]_P[6])
                                                      0.071     4.114    temp__0/temp/DSP_OUTPUT_INST/P[6]
    SLICE_X48Y161        net (fo=6, unset)            0.390     4.504    n_99_temp__0/temp
    SLICE_X48Y161        LUT2 (Prop_LUT2_I0_O)        0.034     4.538    u_var2_i_10__1/O
    SLICE_X48Y161        net (fo=1, routed)           0.000     4.538    n_0_u_var2_i_10__1
    SLICE_X48Y161        CARRY8 (Prop_CARRY8_S[0]_O[4])
                                                      0.320     4.858    u_var2_i_1/O[4]
    DSP48E2_X6Y64        net (fo=2, unset)            0.422     5.280    u_var2__1/u_var2/A[12]
    DSP48E2_X6Y64        DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[12]_A2_DATA[12])
                                                      0.253     5.533    u_var2__1/u_var2/DSP_A_B_DATA_INST/A2_DATA[12]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     5.533    u_var2__1/u_var2/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X6Y64        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[12]_A2A1[12])
                                                      0.118     5.651    u_var2__1/u_var2/DSP_PREADD_DATA_INST/A2A1[12]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     5.651    u_var2__1/u_var2/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X6Y64        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[12]_U[13])
                                                      0.566     6.217    u_var2__1/u_var2/DSP_MULTIPLIER_INST/U[13]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.217    u_var2__1/u_var2/DSP_MULTIPLIER.U<13>
    DSP48E2_X6Y64        DSP_M_DATA (Prop_DSP_M_DATA_U[13]_U_DATA[13])
                                                      0.104     6.321    u_var2__1/u_var2/DSP_M_DATA_INST/U_DATA[13]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.321    u_var2__1/u_var2/DSP_M_DATA.U_DATA<13>
    DSP48E2_X6Y64        DSP_ALU (Prop_DSP_ALU_U_DATA[13]_ALU_OUT[13])
                                                      0.479     6.800    u_var2__1/u_var2/DSP_ALU_INST/ALU_OUT[13]
    DSP48E2_X6Y64        net (fo=1, routed)           0.000     6.800    u_var2__1/u_var2/DSP_ALU.ALU_OUT<13>
    DSP48E2_X6Y64        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[13]_P[13])
                                                      0.068     6.868    u_var2__1/u_var2/DSP_OUTPUT_INST/P[13]
    SLICE_X44Y161        net (fo=2, unset)            0.520     7.388    n_92_u_var2__1/u_var2
    SLICE_X44Y161        LUT3 (Prop_LUT3_I0_O)        0.066     7.454    u_var[15]_i_4/O
    SLICE_X44Y161        net (fo=2, unset)            0.401     7.855    n_0_u_var[15]_i_4
    SLICE_X44Y161        CARRY8 (Prop_CARRY8_DI[6]_O[7])
                                                      0.230     8.085    u_var_reg[15]_i_2/O[7]
    SLICE_X43Y161        net (fo=1, unset)            0.240     8.325    u_var0[15]
    SLICE_X43Y161        LUT3 (Prop_LUT3_I0_O)        0.037     8.362    u_var[15]_i_1/O
    DSP48E2_X7Y64        net (fo=2, unset)            0.425     8.787    temp__0/temp/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.500     7.500    
    G9                                                0.000     7.500    clk
    G9                   net (fo=0)                   0.000     7.500    clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     7.718    clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     7.718    clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     7.745    clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     7.968    clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     8.072    clk_IBUF_BUFG_inst/O
    DSP48E2_X7Y64        net (fo=248, routed)         1.454     9.526    temp__0/temp/CLK
                         clock pessimism              0.553    10.079    
                         clock uncertainty           -0.035    10.043    
    DSP48E2_X7Y64        DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[15])
                                                     -0.165     9.878    temp__0/temp/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.878    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                  1.092    




