
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017367    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001990    0.000995    0.000995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024898    0.016419    0.040343    0.041338 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016436    0.000917    0.042255 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023656    0.016775    0.045534    0.087789 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016789    0.000860    0.088649 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002032    0.011933    0.107002    0.195651 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.011933    0.000077    0.195728 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010320    0.040530    0.262618    0.458346 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.040530    0.000440    0.458787 v fanout78/A (sg13g2_buf_8)
     7    0.050366    0.023487    0.062835    0.521622 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.024188    0.002942    0.524564 v fanout77/A (sg13g2_buf_8)
     8    0.041015    0.020422    0.055026    0.579590 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.020687    0.001629    0.581219 v _146_/A2 (sg13g2_o21ai_1)
     4    0.028682    0.201189    0.165606    0.746825 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.201218    0.001977    0.748802 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.010426    0.075886    0.106756    0.855558 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.075889    0.000595    0.856153 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004985    0.061461    0.080138    0.936291 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.061462    0.000327    0.936618 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003990    0.038916    0.051575    0.988192 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.038916    0.000160    0.988352 v _273_/A (sg13g2_nor2_1)
     1    0.008094    0.055949    0.059580    1.047933 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.055966    0.000755    1.048688 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.006503    0.048940    0.054446    1.103134 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.048941    0.000441    1.103575 v output15/A (sg13g2_buf_2)
     1    0.053863    0.062673    0.099839    1.203414 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.062777    0.001815    1.205229 v sine_out[1] (out)
                                              1.205229   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -2.000000    2.850000   output external delay
                                              2.850000   data required time
---------------------------------------------------------------------------------------------
                                              2.850000   data required time
                                             -1.205229   data arrival time
---------------------------------------------------------------------------------------------
                                              1.644771   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
