// Seed: 1748211372
`timescale 1ps / 1ps `resetall
`define pp_3 0
`define pp_4 0
`timescale 1 ps / 1 ps
module module_0 (
    output logic id_0,
    input id_1,
    output id_2
);
  logic id_3;
  logic id_4;
  assign id_3 = 1;
  assign id_0 = id_1;
  initial id_0 = 1'b0;
  wor id_5;
  assign id_5[1'd0] = 1'b0;
endmodule
