verilog xil_defaultlib  \
"../../../bd/MSJKFF/ip/MSJKFF_util_vector_logic_0_0/sim/MSJKFF_util_vector_logic_0_0.v" \
"../../../bd/MSJKFF/ip/MSJKFF_JKFF_0_3/src/JKFF_util_vector_logic_0_0/sim/JKFF_util_vector_logic_0_0.v" \
"../../../bd/MSJKFF/ip/MSJKFF_JKFF_0_3/src/JKFF_util_vector_logic_0_6/sim/JKFF_util_vector_logic_0_6.v" \
"../../../bd/MSJKFF/ip/MSJKFF_JKFF_0_3/src/JKFF_util_vector_logic_0_7/sim/JKFF_util_vector_logic_0_7.v" \
"../../../bd/MSJKFF/ip/MSJKFF_JKFF_0_3/src/JKFF_util_vector_logic_1_3/sim/JKFF_util_vector_logic_1_3.v" \
"../../../bd/MSJKFF/ip/MSJKFF_JKFF_0_3/src/JKFF_util_vector_logic_2_0/sim/JKFF_util_vector_logic_2_0.v" \
"../../../bd/MSJKFF/ip/MSJKFF_JKFF_0_3/src/JKFF_util_vector_logic_4_0/sim/JKFF_util_vector_logic_4_0.v" \
"../../../bd/MSJKFF/ip/MSJKFF_JKFF_0_3/src/JKFF_util_vector_logic_0_9/sim/JKFF_util_vector_logic_0_9.v" \
"../../../bd/MSJKFF/ip/MSJKFF_JKFF_0_3/src/JKFF_util_vector_logic_7_0/sim/JKFF_util_vector_logic_7_0.v" \
"../../../bd/MSJKFF/ip/MSJKFF_JKFF_0_3/src/JKFF_util_vector_logic_7_1/sim/JKFF_util_vector_logic_7_1.v" \
"../../../bd/MSJKFF/ip/MSJKFF_JKFF_0_3/src/JKFF_util_vector_logic_10_0/sim/JKFF_util_vector_logic_10_0.v" \
"../../../bd/MSJKFF/ipshared/2440/sim/JKFF.v" \
"../../../bd/MSJKFF/ip/MSJKFF_JKFF_0_3/sim/MSJKFF_JKFF_0_3.v" \
"../../../bd/MSJKFF/ip/MSJKFF_JKFF_0_4/sim/MSJKFF_JKFF_0_4.v" \
"../../../bd/MSJKFF/sim/MSJKFF.v" \

verilog xil_defaultlib "glbl.v"

nosort
