strict digraph "compose( ,  )" {
	node [label="\N"];
	"divider_unit.280:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f79be335050>",
		def_var="['quotient_o']",
		fillcolor=deepskyblue,
		label="divider_unit.280:AS
quotient_o = (HELD_OUTPUT_PP == 0)? quotient : quotient_reg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['quotient', 'quotient_reg']"];
	"387:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdf1a290>",
		fillcolor=firebrick,
		label="387:NS
ack_r <= ack_i;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdf1a290>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_384:AL"	 [def_var="['ack_r']",
		label="Leaf_384:AL"];
	"387:NS" -> "Leaf_384:AL"	 [cond="[]",
		lineno=None];
	"346:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdefed90>",
		fillcolor=firebrick,
		label="346:NS
s_cnt <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdefed90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_344:AL"	 [def_var="['s_cnt']",
		label="Leaf_344:AL"];
	"346:NS" -> "Leaf_344:AL"	 [cond="[]",
		lineno=None];
	"339:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f79bdefe710>",
		fillcolor=springgreen,
		label="339:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"339:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdefe750>",
		fillcolor=firebrick,
		label="339:NS
t_cnt <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdefe750>]",
		style=filled,
		typ=NonblockingSubstitution];
	"339:IF" -> "339:NS"	 [cond="['rst_i', 'rising_edge']",
		label="(rst_i || rising_edge)",
		lineno=339];
	"340:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f79bdefe8d0>",
		fillcolor=springgreen,
		label="340:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"339:IF" -> "340:IF"	 [cond="['rst_i', 'rising_edge']",
		label="!((rst_i || rising_edge))",
		lineno=339];
	"Leaf_322:AL"	 [def_var="['pwm_ff_1']",
		label="Leaf_322:AL"];
	"334:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f79bdefe350>",
		def_var="['rising_edge']",
		fillcolor=deepskyblue,
		label="334:AS
rising_edge = pwm_ff_1 && ~pwm_ff_2;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['pwm_ff_1', 'pwm_ff_2']"];
	"Leaf_322:AL" -> "334:AS";
	"329:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f79bdef3e10>",
		clk_sens=True,
		fillcolor=gold,
		label="329:AL",
		sens="['clk_i']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst_i', 'pwm_ff_1']"];
	"Leaf_322:AL" -> "329:AL";
	"344:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f79bdefeb50>",
		clk_sens=True,
		fillcolor=gold,
		label="344:AL",
		sens="['clk_i']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rising_edge', 'clk_en_i', 'rst_i', 's_cnt', 'pwm_signal_i']"];
	"334:AS" -> "344:AL";
	"384:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f79bdef2cd0>",
		clk_sens=True,
		fillcolor=gold,
		label="384:AL",
		sens="['clk_i']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rising_edge', 'stb_o', 'ack_i', 'rst_i']"];
	"334:AS" -> "384:AL";
	"337:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f79bdefe510>",
		clk_sens=True,
		fillcolor=gold,
		label="337:AL",
		sens="['clk_i']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rising_edge', 'clk_en_i', 'rst_i', 't_cnt']"];
	"334:AS" -> "337:AL";
	"323:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f79bdef39d0>",
		fillcolor=turquoise,
		label="323:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"324:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f79bdef3b50>",
		fillcolor=springgreen,
		label="324:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"323:BL" -> "324:IF"	 [cond="[]",
		lineno=None];
	"divider_unit.257:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be32a550>",
		fillcolor=firebrick,
		label="divider_unit.257:NS
quotient_reg <= quotient_node;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be32a550>]",
		style=filled,
		typ=NonblockingSubstitution];
	"divider_unit.Leaf_230:AL"	 [def_var="['done_o', 'divide_count', 'quotient_reg', 'grand_divisor', 'grand_dividend', 'quotient']",
		label="divider_unit.Leaf_230:AL"];
	"divider_unit.257:NS" -> "divider_unit.Leaf_230:AL"	 [cond="[]",
		lineno=None];
	"divider_unit.232:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f79bdf5ffd0>",
		fillcolor=springgreen,
		label="divider_unit.232:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"divider_unit.240:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f79be338110>",
		fillcolor=springgreen,
		label="divider_unit.240:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"divider_unit.232:IF" -> "divider_unit.240:IF"	 [cond="['rst_i']",
		label="!(rst_i)",
		lineno=232];
	"divider_unit.233:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f79bdf5fdd0>",
		fillcolor=turquoise,
		label="divider_unit.233:BL
grand_dividend <= 0;
grand_divisor <= 0;
divide_count <= 0;
quotient <= 0;
done_o <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdf5f9d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f79bdf5fb50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdf5fcd0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f79bdf5fe10>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdf5ff50>]",
		style=filled,
		typ=Block];
	"divider_unit.232:IF" -> "divider_unit.233:BL"	 [cond="['rst_i']",
		label=rst_i,
		lineno=232];
	"347:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f79bdefefd0>",
		fillcolor=springgreen,
		label="347:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"347:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdef2190>",
		fillcolor=firebrick,
		label="347:NS
s_cnt <= s_cnt + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdef2190>]",
		style=filled,
		typ=NonblockingSubstitution];
	"347:IF" -> "347:NS"	 [cond="['clk_en_i', 'pwm_signal_i']",
		label="(clk_en_i && pwm_signal_i)",
		lineno=347];
	"divider_unit.255:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f79be32a050>",
		fillcolor=turquoise,
		label="divider_unit.255:BL
done_o <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be32a610>]",
		style=filled,
		typ=Block];
	"divider_unit.256:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f79be32a190>",
		fillcolor=springgreen,
		label="divider_unit.256:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"divider_unit.255:BL" -> "divider_unit.256:IF"	 [cond="[]",
		lineno=None];
	"divider_unit.257:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f79be32a410>",
		fillcolor=springgreen,
		label="divider_unit.257:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"divider_unit.255:BL" -> "divider_unit.257:IF"	 [cond="[]",
		lineno=None];
	"divider_unit.263:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be32abd0>",
		fillcolor=firebrick,
		label="divider_unit.263:NS
grand_dividend <= subtract_node;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be32abd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"divider_unit.263:NS" -> "divider_unit.Leaf_230:AL"	 [cond="[]",
		lineno=None];
	"340:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdefea50>",
		fillcolor=firebrick,
		label="340:NS
t_cnt <= t_cnt + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdefea50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_337:AL"	 [def_var="['t_cnt']",
		label="Leaf_337:AL"];
	"340:NS" -> "Leaf_337:AL"	 [cond="[]",
		lineno=None];
	"345:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f79bdefeb90>",
		fillcolor=turquoise,
		label="345:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"344:AL" -> "345:BL"	 [cond="[]",
		lineno=None];
	"divider_unit.256:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be32a2d0>",
		fillcolor=firebrick,
		label="divider_unit.256:NS
quotient <= quotient_node;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be32a2d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"divider_unit.256:IF" -> "divider_unit.256:NS"	 [cond="['done_o']",
		label="(~done_o)",
		lineno=256];
	"322:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f79bdef3950>",
		clk_sens=True,
		fillcolor=gold,
		label="322:AL",
		sens="['clk_i']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst_i', 'pwm_signal_i']"];
	"322:AL" -> "323:BL"	 [cond="[]",
		lineno=None];
	"390:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f79bdf1a3d0>",
		def_var="['stb_o']",
		fillcolor=deepskyblue,
		label="390:AS
stb_o = divide_done && ~ack_r;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['divide_done', 'ack_r']"];
	"Leaf_384:AL" -> "390:AS";
	"385:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f79bdef2d10>",
		fillcolor=turquoise,
		label="385:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"384:AL" -> "385:BL"	 [cond="[]",
		lineno=None];
	"divider_unit.257:IF" -> "divider_unit.257:NS"	 [cond="['done_o']",
		label="(~done_o)",
		lineno=257];
	"387:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f79bdf1a190>",
		fillcolor=springgreen,
		label="387:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"387:IF" -> "387:NS"	 [cond="['stb_o']",
		label=stb_o,
		lineno=387];
	"386:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f79bdef2f90>",
		fillcolor=springgreen,
		label="386:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"386:IF" -> "387:IF"	 [cond="['rst_i', 'rising_edge', 'stb_o']",
		label="!((rst_i || rising_edge && ~stb_o))",
		lineno=386];
	"386:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdef2fd0>",
		fillcolor=firebrick,
		label="386:NS
ack_r <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdef2fd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"386:IF" -> "386:NS"	 [cond="['rst_i', 'rising_edge', 'stb_o']",
		label="(rst_i || rising_edge && ~stb_o)",
		lineno=386];
	"divider_unit.278:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f79be32fc50>",
		def_var="['divisor_node']",
		fillcolor=deepskyblue,
		label="divider_unit.278:AS
divisor_node = { 1'b0, grand_divisor[M_PP+N_PP+R_PP-2:1] };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['grand_divisor', 'N_PP']"];
	"divider_unit.230:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f79bdf5f790>",
		clk_sens=True,
		fillcolor=gold,
		label="divider_unit.230:AL",
		sens="['clk_i']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['divide_i', 'done_o', 'divisor_node', 'rst_i', 'dividend_i', 'divisor_i', 'S_PP', 'divide_count', 'clk_en_i', 'quotient_node', '\
R_PP', 'subtract_node', 'N_PP', 'M_PP']"];
	"divider_unit.278:AS" -> "divider_unit.230:AL";
	"339:NS" -> "Leaf_337:AL"	 [cond="[]",
		lineno=None];
	"325:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdef3cd0>",
		fillcolor=firebrick,
		label="325:NS
pwm_ff_1 <= pwm_signal_i;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdef3cd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"325:NS" -> "Leaf_322:AL"	 [cond="[]",
		lineno=None];
	"331:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f79bdefe050>",
		fillcolor=springgreen,
		label="331:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"331:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdef3fd0>",
		fillcolor=firebrick,
		label="331:NS
pwm_ff_2 <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdef3fd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"331:IF" -> "331:NS"	 [cond="['rst_i']",
		label=rst_i,
		lineno=331];
	"332:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdefe190>",
		fillcolor=firebrick,
		label="332:NS
pwm_ff_2 <= pwm_ff_1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdefe190>]",
		style=filled,
		typ=NonblockingSubstitution];
	"331:IF" -> "332:NS"	 [cond="['rst_i']",
		label="!(rst_i)",
		lineno=331];
	"divider_unit.256:NS" -> "divider_unit.Leaf_230:AL"	 [cond="[]",
		lineno=None];
	"385:BL" -> "386:IF"	 [cond="[]",
		lineno=None];
	"divider_unit.244:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f79be338850>",
		fillcolor=turquoise,
		label="divider_unit.244:BL
quotient <= 0;
divide_count <= 0;
grand_dividend <= dividend_i << R_PP;
grand_divisor <= divisor_i << N_PP + \
R_PP - S_PP - 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be3384d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f79be338690>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be338890>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f79be338c50>]",
		style=filled,
		typ=Block];
	"divider_unit.244:BL" -> "divider_unit.Leaf_230:AL"	 [cond="[]",
		lineno=None];
	"divider_unit.241:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f79be3382d0>",
		fillcolor=turquoise,
		label="divider_unit.241:BL
done_o <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be338250>]",
		style=filled,
		typ=Block];
	"divider_unit.240:IF" -> "divider_unit.241:BL"	 [cond="['clk_en_i']",
		label=clk_en_i,
		lineno=240];
	"divider_unit.275:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f79be32f210>",
		def_var="['subtract_node']",
		fillcolor=deepskyblue,
		label="divider_unit.275:AS
subtract_node = { 1'b0, grand_dividend } - { 1'b0, grand_divisor };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['grand_dividend', 'grand_divisor']"];
	"divider_unit.275:AS" -> "divider_unit.230:AL";
	"divider_unit.276:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f79be32f950>",
		def_var="['quotient_node']",
		fillcolor=deepskyblue,
		label="divider_unit.276:AS
quotient_node = { quotient[M_PP+R_PP-S_PP-2:0], ~subtract_node[M_PP + N_PP + R_PP - 1] };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['quotient', 'subtract_node', 'N_PP', 'R_PP']"];
	"divider_unit.275:AS" -> "divider_unit.276:AS";
	"divider_unit.Leaf_230:AL" -> "divider_unit.280:AS";
	"divider_unit.Leaf_230:AL" -> "divider_unit.278:AS";
	"divider_unit.Leaf_230:AL" -> "divider_unit.275:AS";
	"divider_unit.Leaf_230:AL" -> "390:AS";
	"divider_unit.Leaf_230:AL" -> "divider_unit.230:AL";
	"divider_unit.Leaf_230:AL" -> "divider_unit.276:AS";
	"390:AS" -> "384:AL";
	"390:AS" -> "divider_unit.230:AL";
	"Leaf_329:AL"	 [def_var="['pwm_ff_2']",
		label="Leaf_329:AL"];
	"Leaf_329:AL" -> "334:AS";
	"divider_unit.254:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f79be32a690>",
		fillcolor=springgreen,
		label="divider_unit.254:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"divider_unit.254:IF" -> "divider_unit.255:BL"	 [cond="['divide_count', 'M_PP', 'R_PP', 'S_PP']",
		label="(divide_count == M_PP + R_PP - S_PP - 1)",
		lineno=254];
	"divider_unit.261:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f79be32ae50>",
		fillcolor=turquoise,
		label="divider_unit.261:BL
quotient <= quotient_node;
grand_divisor <= divisor_node;
divide_count <= divide_count + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be32acd0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f79be32ae90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be32f110>]",
		style=filled,
		typ=Block];
	"divider_unit.254:IF" -> "divider_unit.261:BL"	 [cond="['divide_count', 'M_PP', 'R_PP', 'S_PP']",
		label="!((divide_count == M_PP + R_PP - S_PP - 1))",
		lineno=254];
	"Leaf_344:AL" -> "344:AL";
	"386:NS" -> "Leaf_384:AL"	 [cond="[]",
		lineno=None];
	"346:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f79bdefed50>",
		fillcolor=springgreen,
		label="346:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"345:BL" -> "346:IF"	 [cond="[]",
		lineno=None];
	"divider_unit.263:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f79be32aa90>",
		fillcolor=springgreen,
		label="divider_unit.263:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"divider_unit.263:IF" -> "divider_unit.263:NS"	 [cond="['subtract_node', 'M_PP', 'N_PP', 'R_PP']",
		label="(~subtract_node[M_PP + N_PP + R_PP - 1])",
		lineno=263];
	"Leaf_337:AL" -> "337:AL";
	"330:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f79bdef3e50>",
		fillcolor=turquoise,
		label="330:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"330:BL" -> "331:IF"	 [cond="[]",
		lineno=None];
	"338:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f79bdefe550>",
		fillcolor=turquoise,
		label="338:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"337:AL" -> "338:BL"	 [cond="[]",
		lineno=None];
	"324:IF" -> "325:NS"	 [cond="['rst_i']",
		label="!(rst_i)",
		lineno=324];
	"324:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdef3b10>",
		fillcolor=firebrick,
		label="324:NS
pwm_ff_1 <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdef3b10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"324:IF" -> "324:NS"	 [cond="['rst_i']",
		label=rst_i,
		lineno=324];
	"331:NS" -> "Leaf_329:AL"	 [cond="[]",
		lineno=None];
	"347:NS" -> "Leaf_344:AL"	 [cond="[]",
		lineno=None];
	"divider_unit.231:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f79bdf5f810>",
		fillcolor=turquoise,
		label="divider_unit.231:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"divider_unit.231:BL" -> "divider_unit.232:IF"	 [cond="[]",
		lineno=None];
	"divider_unit.230:AL" -> "divider_unit.231:BL"	 [cond="[]",
		lineno=None];
	"346:IF" -> "346:NS"	 [cond="['rst_i', 'rising_edge']",
		label="(rst_i || rising_edge)",
		lineno=346];
	"346:IF" -> "347:IF"	 [cond="['rst_i', 'rising_edge']",
		label="!((rst_i || rising_edge))",
		lineno=346];
	"divider_unit.233:BL" -> "divider_unit.Leaf_230:AL"	 [cond="[]",
		lineno=None];
	"338:BL" -> "339:IF"	 [cond="[]",
		lineno=None];
	"divider_unit.243:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f79be338b50>",
		fillcolor=springgreen,
		label="divider_unit.243:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"divider_unit.241:BL" -> "divider_unit.243:IF"	 [cond="[]",
		lineno=None];
	"332:NS" -> "Leaf_329:AL"	 [cond="[]",
		lineno=None];
	"divider_unit.261:BL" -> "divider_unit.263:IF"	 [cond="[]",
		lineno=None];
	"329:AL" -> "330:BL"	 [cond="[]",
		lineno=None];
	"divider_unit.276:AS" -> "divider_unit.230:AL";
	"324:NS" -> "Leaf_322:AL"	 [cond="[]",
		lineno=None];
	"340:IF" -> "340:NS"	 [cond="['clk_en_i']",
		label=clk_en_i,
		lineno=340];
	"divider_unit.243:IF" -> "divider_unit.244:BL"	 [cond="['divide_i']",
		label=divide_i,
		lineno=243];
	"divider_unit.243:IF" -> "divider_unit.254:IF"	 [cond="['divide_i']",
		label="!(divide_i)",
		lineno=243];
}
