INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/endle/Desktop/VHDL/SLN/Modulo7_updown_JKFF/Modulo7_updown_JKFF.srcs/sources_1/new/Modulo7_updown_JKFF.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Up_Counter_m5'
