OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 4180 5600
[INFO GPL-0005] CoreAreaUxUy: 975080 974400
[INFO GPL-0006] NumInstances: 61684
[INFO GPL-0007] NumPlaceInstances: 60296
[INFO GPL-0008] NumFixedInstances: 1388
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 61056
[INFO GPL-0011] NumPins: 195272
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 979120 979120
[INFO GPL-0014] CoreAreaLxLy: 4180 5600
[INFO GPL-0015] CoreAreaUxUy: 975080 974400
[INFO GPL-0016] CoreArea: 940607920000
[INFO GPL-0017] NonPlaceInstsArea: 1476832000
[INFO GPL-0018] PlaceInstsArea: 355563264000
[INFO GPL-0019] Util(%): 37.86
[INFO GPL-0020] StdInstsArea: 355563264000
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.01204552 HPWL: 1066336315
[InitialPlace]  Iter: 2 CG residual: 0.00343015 HPWL: 562826330
[InitialPlace]  Iter: 3 CG residual: 0.00196131 HPWL: 521632708
[InitialPlace]  Iter: 4 CG residual: 0.00357213 HPWL: 485713740
[InitialPlace]  Iter: 5 CG residual: 0.00043028 HPWL: 483462223
[InitialPlace]  Iter: 6 CG residual: 0.00032677 HPWL: 448969396
[InitialPlace]  Iter: 7 CG residual: 0.00024079 HPWL: 434396231
[InitialPlace]  Iter: 8 CG residual: 0.00017776 HPWL: 425390017
[InitialPlace]  Iter: 9 CG residual: 0.00014918 HPWL: 418670386
[InitialPlace]  Iter: 10 CG residual: 0.00014441 HPWL: 413464011
[InitialPlace]  Iter: 11 CG residual: 0.00011747 HPWL: 408923713
[InitialPlace]  Iter: 12 CG residual: 0.00012379 HPWL: 405036082
[InitialPlace]  Iter: 13 CG residual: 0.00008785 HPWL: 402668401
[InitialPlace]  Iter: 14 CG residual: 0.00006036 HPWL: 401579050
[InitialPlace]  Iter: 15 CG residual: 0.00006321 HPWL: 400829939
[InitialPlace]  Iter: 16 CG residual: 0.00007542 HPWL: 400570952
[InitialPlace]  Iter: 17 CG residual: 0.00005879 HPWL: 400268329
[InitialPlace]  Iter: 18 CG residual: 0.00006491 HPWL: 399951312
[InitialPlace]  Iter: 19 CG residual: 0.00005636 HPWL: 399642257
[InitialPlace]  Iter: 20 CG residual: 0.00008016 HPWL: 399293530
[INFO GPL-0031] FillerInit: NumGCells: 96695
[INFO GPL-0032] FillerInit: NumGNets: 61056
[INFO GPL-0033] FillerInit: NumGPins: 195272
[INFO GPL-0023] TargetDensity: 0.60
[INFO GPL-0024] AveragePlaceInstArea: 5896962
[INFO GPL-0025] IdealBinArea: 9828270
[INFO GPL-0026] IdealBinCnt: 95704
[INFO GPL-0027] TotalBinArea: 940607920000
[INFO GPL-0028] BinCnt: 256 256
[INFO GPL-0029] BinSize: 3793 3785
[INFO GPL-0030] NumBins: 65536
[NesterovSolve] Iter: 1 overflow: 0.985096 HPWL: 94362226
[NesterovSolve] Iter: 10 overflow: 0.973228 HPWL: 114841667
[NesterovSolve] Iter: 20 overflow: 0.970742 HPWL: 130398543
[NesterovSolve] Iter: 30 overflow: 0.969035 HPWL: 139362947
[NesterovSolve] Iter: 40 overflow: 0.968726 HPWL: 141765560
[NesterovSolve] Iter: 50 overflow: 0.968891 HPWL: 140804796
[NesterovSolve] Iter: 60 overflow: 0.969032 HPWL: 138954146
[NesterovSolve] Iter: 70 overflow: 0.968827 HPWL: 138085779
[NesterovSolve] Iter: 80 overflow: 0.968635 HPWL: 138312638
[NesterovSolve] Iter: 90 overflow: 0.968652 HPWL: 138556488
[NesterovSolve] Iter: 100 overflow: 0.9685 HPWL: 138136461
[NesterovSolve] Iter: 110 overflow: 0.968362 HPWL: 137433311
[NesterovSolve] Iter: 120 overflow: 0.968343 HPWL: 137049707
[NesterovSolve] Iter: 130 overflow: 0.968383 HPWL: 137293076
[NesterovSolve] Iter: 140 overflow: 0.967979 HPWL: 138382066
[NesterovSolve] Iter: 150 overflow: 0.967417 HPWL: 140611362
[NesterovSolve] Iter: 160 overflow: 0.966336 HPWL: 143541964
[NesterovSolve] Iter: 170 overflow: 0.964364 HPWL: 146809348
[NesterovSolve] Iter: 180 overflow: 0.962069 HPWL: 151866550
[NesterovSolve] Iter: 190 overflow: 0.95881 HPWL: 160413936
[NesterovSolve] Iter: 200 overflow: 0.953994 HPWL: 171528486
[NesterovSolve] Iter: 210 overflow: 0.948825 HPWL: 183702159
[NesterovSolve] Iter: 220 overflow: 0.942324 HPWL: 201604141
[NesterovSolve] Iter: 230 overflow: 0.93419 HPWL: 230549351
[NesterovSolve] Iter: 240 overflow: 0.923717 HPWL: 269308120
[NesterovSolve] Iter: 250 overflow: 0.910837 HPWL: 317528428
[NesterovSolve] Iter: 260 overflow: 0.897324 HPWL: 376485075
[NesterovSolve] Iter: 270 overflow: 0.878795 HPWL: 431360626
[NesterovSolve] Iter: 280 overflow: 0.855842 HPWL: 475532965
[NesterovSolve] Iter: 290 overflow: 0.833021 HPWL: 541701512
[NesterovSolve] Iter: 300 overflow: 0.808973 HPWL: 592435107
[INFO GPL-0100] worst slack -2.78e-17
[INFO GPL-0103] Weighted 7299 nets.
[NesterovSolve] Iter: 310 overflow: 0.780972 HPWL: 613941280
[NesterovSolve] Iter: 320 overflow: 0.76136 HPWL: 610851020
[NesterovSolve] Iter: 330 overflow: 0.721419 HPWL: 650482376
[NesterovSolve] Iter: 340 overflow: 0.679877 HPWL: 698533802
[NesterovSolve] Iter: 350 overflow: 0.636438 HPWL: 728994567
[INFO GPL-0100] worst slack -4.87e-11
[INFO GPL-0103] Weighted 7302 nets.
[NesterovSolve] Snapshot saved at iter = 357
[NesterovSolve] Iter: 360 overflow: 0.588209 HPWL: 749436488
[NesterovSolve] Iter: 370 overflow: 0.539167 HPWL: 765774194
[NesterovSolve] Iter: 380 overflow: 0.487335 HPWL: 768249489
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 7303 nets.
[NesterovSolve] Iter: 390 overflow: 0.430354 HPWL: 759248058
[NesterovSolve] Iter: 400 overflow: 0.371498 HPWL: 745019714
[NesterovSolve] Iter: 410 overflow: 0.32596 HPWL: 731505449
[NesterovSolve] Iter: 420 overflow: 0.289774 HPWL: 719453455
[INFO GPL-0100] worst slack -2.78e-17
[INFO GPL-0103] Weighted 7300 nets.
[NesterovSolve] Iter: 430 overflow: 0.25771 HPWL: 712446227
[NesterovSolve] Iter: 440 overflow: 0.227694 HPWL: 705731698
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 7299 nets.
[NesterovSolve] Iter: 450 overflow: 0.201829 HPWL: 700802325
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 4200 4200
[INFO GPL-0038] TileCnt: 233 233
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 54289
[INFO GPL-0063] TotalRouteOverflowH2: 2.2285724878311157
[INFO GPL-0064] TotalRouteOverflowV2: 0.0
[INFO GPL-0065] OverflowTileCnt2: 21
[INFO GPL-0066] 0.5%RC: 1.0028461973024663
[INFO GPL-0067] 1.0%RC: 1.0014230986512331
[INFO GPL-0068] 2.0%RC: 1.0007115493256167
[INFO GPL-0069] 5.0%RC: 1.0002846560847913
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.0021347
[NesterovSolve] Iter: 460 overflow: 0.176579 HPWL: 697376801
[NesterovSolve] Iter: 470 overflow: 0.155584 HPWL: 695397581
[INFO GPL-0100] worst slack -1.39e-17
[INFO GPL-0103] Weighted 7302 nets.
[NesterovSolve] Iter: 480 overflow: 0.13626 HPWL: 695336691
[NesterovSolve] Iter: 490 overflow: 0.119316 HPWL: 695747085
[NesterovSolve] Iter: 500 overflow: 0.103732 HPWL: 697989655
[NesterovSolve] Finished with Overflow: 0.099082

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -32.45

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -1.99

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -1.99

==========================================================================
global place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_2412_/G ^
   0.46
gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_740_/CK ^
   0.00      0.00       0.46


==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_757_
          (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
   288  850.61                           rst_ni (net)
                  1.21    0.99    1.59 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_757_/RN (DFFR_X1)
                                  1.59   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_757_/CK (DFFR_X1)
                          1.70    1.70   library removal time
                                  1.70   data required time
-----------------------------------------------------------------------------
                                  1.70   data required time
                                 -1.59   data arrival time
-----------------------------------------------------------------------------
                                 -0.11   slack (VIOLATED)


Startpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_2406_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_2370_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_2406_/GN (DLL_X1)
                  0.01    0.04    3.04 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_2406_/Q (DLL_X1)
     1    0.98                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/gen_cg_word_iter[7].cg_i.en_latch (net)
                  0.01    0.00    3.04 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_2370_/A2 (AND2_X1)
                                  3.04   data arrival time

                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[14].sub_unit_i/_2370_/A1 (AND2_X1)
                          0.00    3.00   clock gating hold time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -3.04   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: encoder/gen_encoder_units[0].encoder_unit/_354_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: encoder/gen_encoder_units[0].encoder_unit/_354_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/gen_encoder_units[0].encoder_unit/_354_/CK (DFFS_X1)
                  0.01    0.06    0.06 ^ encoder/gen_encoder_units[0].encoder_unit/_354_/QN (DFFS_X1)
     1    1.70                           encoder/gen_encoder_units[0].encoder_unit/_001_ (net)
                  0.01    0.00    0.06 ^ encoder/gen_encoder_units[0].encoder_unit/_212_/A2 (NAND2_X1)
                  0.01    0.01    0.08 v encoder/gen_encoder_units[0].encoder_unit/_212_/ZN (NAND2_X1)
     1    1.53                           encoder/gen_encoder_units[0].encoder_unit/_027_ (net)
                  0.01    0.00    0.08 v encoder/gen_encoder_units[0].encoder_unit/_214_/A (OAI21_X1)
                  0.01    0.02    0.09 ^ encoder/gen_encoder_units[0].encoder_unit/_214_/ZN (OAI21_X1)
     1    1.44                           encoder/gen_encoder_units[0].encoder_unit/_003_ (net)
                  0.01    0.00    0.09 ^ encoder/gen_encoder_units[0].encoder_unit/_354_/D (DFFS_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ encoder/gen_encoder_units[0].encoder_unit/_354_/CK (DFFS_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_161_
          (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
   288  850.61                           rst_ni (net)
                  1.19    0.97    1.57 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_404_/A (INV_X2)
                  0.22    0.05    1.62 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_404_/ZN (INV_X2)
     1   23.03                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_001_ (net)
                  0.22    0.00    1.62 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_109_/A (INV_X16)
                  0.06    0.10    1.72 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_109_/ZN (INV_X16)
    64  137.66                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_000_ (net)
                  0.06    0.01    1.73 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_161_/RN (DFFR_X1)
                                  1.73   data arrival time

                  0.00    3.00    3.00   clock clk_i' (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_161_/CK (DFFR_X1)
                          0.05    3.05   library recovery time
                                  3.05   data required time
-----------------------------------------------------------------------------
                                  3.05   data required time
                                 -1.73   data arrival time
-----------------------------------------------------------------------------
                                  1.32   slack (MET)


Startpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[2].sub_unit_i/_2410_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[2].sub_unit_i/_2375_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[2].sub_unit_i/_2410_/GN (DLL_X1)
                  0.01    0.07    3.07 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[2].sub_unit_i/_2410_/Q (DLL_X1)
     1    3.20                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[3].cg_i.en_latch (net)
                  0.01    0.00    3.07 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[2].sub_unit_i/_2375_/A2 (AND2_X1)
                                  3.07   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[2].sub_unit_i/_2375_/A1 (AND2_X1)
                          0.00    6.00   clock gating setup time
                                  6.00   data required time
-----------------------------------------------------------------------------
                                  6.00   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  2.93   slack (MET)


Startpoint: encoder/_279_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_743_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/_279_/CK (DFFR_X2)
                  4.65    4.46    4.46 ^ encoder/_279_/Q (DFFR_X2)
  1874 4632.50                           c_addr_enc_o[0] (net)
                  5.35    2.03    6.48 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1298_/A2 (NOR2_X4)
                  1.20    0.90    7.39 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1298_/ZN (NOR2_X4)
    64  127.21                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0939_ (net)
                  1.20    0.02    7.41 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1549_/A1 (NAND3_X1)
                  0.19    0.18    7.59 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1549_/ZN (NAND3_X1)
     1    1.79                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0026_ (net)
                  0.19    0.00    7.59 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1550_/A2 (NAND2_X1)
                  0.03    0.02    7.61 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1550_/ZN (NAND2_X1)
     1    1.78                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0027_ (net)
                  0.03    0.00    7.61 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1551_/A2 (NOR2_X1)
                  0.02    0.04    7.65 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1551_/ZN (NOR2_X1)
     1    3.19                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0028_ (net)
                  0.02    0.00    7.65 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1559_/A1 (NAND2_X1)
                  0.01    0.02    7.67 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1559_/ZN (NAND2_X1)
     1    2.25                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0036_ (net)
                  0.01    0.00    7.67 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1560_/A2 (NOR2_X1)
                  0.03    0.05    7.72 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1560_/ZN (NOR2_X1)
     1    5.35                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0037_ (net)
                  0.03    0.00    7.72 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1593_/A1 (NAND3_X1)
                  0.01    0.02    7.74 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1593_/ZN (NAND3_X1)
     1    2.00                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read_outputs_subunits[115] (net)
                  0.01    0.00    7.74 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0721_/A2 (NAND2_X1)
                  0.01    0.02    7.76 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0721_/ZN (NAND2_X1)
     1    1.89                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0142_ (net)
                  0.01    0.00    7.76 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0722_/A2 (NAND2_X1)
                  0.01    0.01    7.77 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0722_/ZN (NAND2_X1)
     1    1.46                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0143_ (net)
                  0.01    0.00    7.77 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0726_/A1 (NOR2_X1)
                  0.03    0.04    7.82 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0726_/ZN (NOR2_X1)
     1    5.23                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0147_ (net)
                  0.03    0.00    7.82 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0727_/A2 (AND2_X1)
                  0.01    0.04    7.85 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0727_/ZN (AND2_X1)
     1    1.61                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0148_ (net)
                  0.01    0.00    7.85 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0747_/A1 (NAND2_X1)
                  0.02    0.03    7.88 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0747_/ZN (NAND2_X1)
     1   10.79                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o[3] (net)
                  0.02    0.00    7.89 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_521_/B (MUX2_X1)
                  0.02    0.06    7.95 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_521_/Z (MUX2_X1)
     1    1.07                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_042_ (net)
                  0.02    0.00    7.95 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_743_/D (DFFR_X1)
                                  7.95   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_743_/CK (DFFR_X1)
                         -0.04    5.96   library setup time
                                  5.96   data required time
-----------------------------------------------------------------------------
                                  5.96   data required time
                                 -7.95   data arrival time
-----------------------------------------------------------------------------
                                 -1.99   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_161_
          (recovery check against rising-edge clock clk_i')
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
   288  850.61                           rst_ni (net)
                  1.19    0.97    1.57 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_404_/A (INV_X2)
                  0.22    0.05    1.62 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_404_/ZN (INV_X2)
     1   23.03                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_001_ (net)
                  0.22    0.00    1.62 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_109_/A (INV_X16)
                  0.06    0.10    1.72 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_109_/ZN (INV_X16)
    64  137.66                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_000_ (net)
                  0.06    0.01    1.73 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_161_/RN (DFFR_X1)
                                  1.73   data arrival time

                  0.00    3.00    3.00   clock clk_i' (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/fp_adder/adder/_161_/CK (DFFR_X1)
                          0.05    3.05   library recovery time
                                  3.05   data required time
-----------------------------------------------------------------------------
                                  3.05   data required time
                                 -1.73   data arrival time
-----------------------------------------------------------------------------
                                  1.32   slack (MET)


Startpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[2].sub_unit_i/_2410_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[2].sub_unit_i/_2375_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[2].sub_unit_i/_2410_/GN (DLL_X1)
                  0.01    0.07    3.07 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[2].sub_unit_i/_2410_/Q (DLL_X1)
     1    3.20                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[2].sub_unit_i/gen_cg_word_iter[3].cg_i.en_latch (net)
                  0.01    0.00    3.07 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[2].sub_unit_i/_2375_/A2 (AND2_X1)
                                  3.07   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[2].sub_unit_i/_2375_/A1 (AND2_X1)
                          0.00    6.00   clock gating setup time
                                  6.00   data required time
-----------------------------------------------------------------------------
                                  6.00   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  2.93   slack (MET)


Startpoint: encoder/_279_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_743_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/_279_/CK (DFFR_X2)
                  4.65    4.46    4.46 ^ encoder/_279_/Q (DFFR_X2)
  1874 4632.50                           c_addr_enc_o[0] (net)
                  5.35    2.03    6.48 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1298_/A2 (NOR2_X4)
                  1.20    0.90    7.39 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1298_/ZN (NOR2_X4)
    64  127.21                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0939_ (net)
                  1.20    0.02    7.41 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1549_/A1 (NAND3_X1)
                  0.19    0.18    7.59 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1549_/ZN (NAND3_X1)
     1    1.79                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0026_ (net)
                  0.19    0.00    7.59 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1550_/A2 (NAND2_X1)
                  0.03    0.02    7.61 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1550_/ZN (NAND2_X1)
     1    1.78                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0027_ (net)
                  0.03    0.00    7.61 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1551_/A2 (NOR2_X1)
                  0.02    0.04    7.65 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1551_/ZN (NOR2_X1)
     1    3.19                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0028_ (net)
                  0.02    0.00    7.65 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1559_/A1 (NAND2_X1)
                  0.01    0.02    7.67 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1559_/ZN (NAND2_X1)
     1    2.25                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0036_ (net)
                  0.01    0.00    7.67 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1560_/A2 (NOR2_X1)
                  0.03    0.05    7.72 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1560_/ZN (NOR2_X1)
     1    5.35                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0037_ (net)
                  0.03    0.00    7.72 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1593_/A1 (NAND3_X1)
                  0.01    0.02    7.74 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1593_/ZN (NAND3_X1)
     1    2.00                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read_outputs_subunits[115] (net)
                  0.01    0.00    7.74 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0721_/A2 (NAND2_X1)
                  0.01    0.02    7.76 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0721_/ZN (NAND2_X1)
     1    1.89                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0142_ (net)
                  0.01    0.00    7.76 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0722_/A2 (NAND2_X1)
                  0.01    0.01    7.77 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0722_/ZN (NAND2_X1)
     1    1.46                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0143_ (net)
                  0.01    0.00    7.77 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0726_/A1 (NOR2_X1)
                  0.03    0.04    7.82 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0726_/ZN (NOR2_X1)
     1    5.23                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0147_ (net)
                  0.03    0.00    7.82 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0727_/A2 (AND2_X1)
                  0.01    0.04    7.85 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0727_/ZN (AND2_X1)
     1    1.61                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0148_ (net)
                  0.01    0.00    7.85 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0747_/A1 (NAND2_X1)
                  0.02    0.03    7.88 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0747_/ZN (NAND2_X1)
     1   10.79                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o[3] (net)
                  0.02    0.00    7.89 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_521_/B (MUX2_X1)
                  0.02    0.06    7.95 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_521_/Z (MUX2_X1)
     1    1.07                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_042_ (net)
                  0.02    0.00    7.95 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_743_/D (DFFR_X1)
                                  7.95   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_743_/CK (DFFR_X1)
                         -0.04    5.96   library setup time
                                  5.96   data required time
-----------------------------------------------------------------------------
                                  5.96   data required time
                                 -7.95   data arrival time
-----------------------------------------------------------------------------
                                 -1.99   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.07e-02   1.09e-03   5.61e-04   1.24e-02  49.2%
Combinational          3.84e-03   8.08e-03   8.97e-04   1.28e-02  50.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.46e-02   9.17e-03   1.46e-03   2.52e-02 100.0%
                          57.8%      36.4%       5.8%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 89260 u^2 38% utilization.

Elapsed time: 4:19.31[h:]min:sec. CPU time: user 258.59 sys 0.63 (99%). Peak memory: 716368KB.
