
*** Running vivado
    with args -log Arbiter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Arbiter.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Arbiter.tcl -notrace
Command: synth_design -top Arbiter -part xc7k70tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6572 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 358.535 ; gain = 99.820
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Arbiter' [C:/Users/hp/Desktop/ADSProject1/SuperAHB/SuperAHB.srcs/sources_1/new/Arbiter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter' (1#1) [C:/Users/hp/Desktop/ADSProject1/SuperAHB/SuperAHB.srcs/sources_1/new/Arbiter.v:23]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HLOCKx1
WARNING: [Synth 8-3331] design Arbiter has unconnected port HLOCKx2
WARNING: [Synth 8-3331] design Arbiter has unconnected port HADDR[11]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HADDR[10]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HADDR[9]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HADDR[8]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HADDR[7]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HADDR[6]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HADDR[5]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HADDR[4]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HADDR[3]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HADDR[2]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HADDR[1]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HADDR[0]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HTRANS[1]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HTRANS[0]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HBURST[2]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HBURST[1]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HBURST[0]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HRESP[1]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HRESP[0]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HREADY[2]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HREADY[1]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HREADY[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 413.066 ; gain = 154.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 413.066 ; gain = 154.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-1
INFO: [Device 21-403] Loading part xc7k70tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 413.066 ; gain = 154.352
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "HGRANT1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "HGRANT1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "HGRANT2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "HGRANT2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "HMASTER" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "HMASTER" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 413.066 ; gain = 154.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Arbiter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Arbiter has unconnected port HLOCKx1
WARNING: [Synth 8-3331] design Arbiter has unconnected port HLOCKx2
WARNING: [Synth 8-3331] design Arbiter has unconnected port HADDR[11]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HADDR[10]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HADDR[9]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HADDR[8]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HADDR[7]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HADDR[6]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HADDR[5]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HADDR[4]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HADDR[3]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HADDR[2]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HADDR[1]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HADDR[0]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HTRANS[1]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HTRANS[0]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HBURST[2]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HBURST[1]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HBURST[0]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HRESP[1]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HRESP[0]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HREADY[2]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HREADY[1]
WARNING: [Synth 8-3331] design Arbiter has unconnected port HREADY[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HMASTLOCK_reg)
WARNING: [Synth 8-3332] Sequential element (HMASTLOCK_reg) is unused and will be removed from module Arbiter.
INFO: [Synth 8-3886] merging instance 'HMASTER_reg[0]' (FDC) to 'HGRANT2_reg'
INFO: [Synth 8-3886] merging instance 'HMASTER_reg[1]' (FDC) to 'HGRANT1_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 541.051 ; gain = 282.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 541.051 ; gain = 282.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 541.051 ; gain = 282.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 541.051 ; gain = 282.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 541.051 ; gain = 282.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 541.051 ; gain = 282.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 541.051 ; gain = 282.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 541.051 ; gain = 282.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 541.051 ; gain = 282.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT4 |     2|
|4     |FDCE |     2|
|5     |IBUF |     6|
|6     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    17|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 541.051 ; gain = 282.336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 49 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 541.051 ; gain = 282.336
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 541.051 ; gain = 282.336
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 648.918 ; gain = 403.168
INFO: [Common 17-1381] The checkpoint 'C:/Users/hp/Desktop/ADSProject1/SuperAHB/SuperAHB.runs/synth_1/Arbiter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Arbiter_utilization_synth.rpt -pb Arbiter_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 648.918 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 12 15:43:12 2018...
