// Seed: 420788131
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input id_3,
    input logic id_4,
    input id_5
    , id_8,
    input id_6,
    output id_7
);
  type_12 id_9 (
      .id_0(id_0),
      .id_1(id_2),
      .id_2(1),
      .id_3(id_5),
      .id_4(1),
      .id_5(id_5 % id_3),
      .id_6(id_2),
      .id_7(id_6),
      .id_8(1'b0)
  );
  logic id_10;
  always @(posedge 1 or 1) begin
    id_10 = id_6;
  end
endmodule
