// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// AXILiteS
// 0x00 : reserved
// 0x04 : reserved
// 0x08 : reserved
// 0x0c : reserved
// 0x10 : Data signal of lm
//        bit 31~0 - lm[31:0] (Read/Write)
// 0x14 : reserved
// 0x18 : Data signal of ln
//        bit 31~0 - ln[31:0] (Read/Write)
// 0x1c : reserved
// 0x20 : Data signal of lp
//        bit 31~0 - lp[31:0] (Read/Write)
// 0x24 : reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XMATRIXMUL_AXILITES_ADDR_LM_DATA 0x10
#define XMATRIXMUL_AXILITES_BITS_LM_DATA 32
#define XMATRIXMUL_AXILITES_ADDR_LN_DATA 0x18
#define XMATRIXMUL_AXILITES_BITS_LN_DATA 32
#define XMATRIXMUL_AXILITES_ADDR_LP_DATA 0x20
#define XMATRIXMUL_AXILITES_BITS_LP_DATA 32

