
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.005039                       # Number of seconds simulated
sim_ticks                                  5038931540                       # Number of ticks simulated
final_tick                                 5038931540                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  91457                       # Simulator instruction rate (inst/s)
host_op_rate                                   141003                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               32004543                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669428                       # Number of bytes of host memory used
host_seconds                                   157.44                       # Real time elapsed on the host
sim_insts                                    14399449                       # Number of instructions simulated
sim_ops                                      22200084                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           667                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   5038931540                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         292032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             343552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51520                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5368                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          10224390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          57955143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              68179533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     10224390                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10224390                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         10224390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         57955143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             68179533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       805.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4563.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001119248                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11009                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5368                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5368                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 343552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  343552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    5038841495                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5368                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    474.238227                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   303.188846                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   368.729360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          170     23.55%     23.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          102     14.13%     37.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           62      8.59%     46.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           40      5.54%     51.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          117     16.20%     68.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           32      4.43%     72.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           19      2.63%     75.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           19      2.63%     77.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          161     22.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          722                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        51520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       292032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 10224389.752276727930                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 57955143.403277903795                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          805                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4563                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26424257                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    259652345                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32825.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     56903.87                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    185426602                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               286076602                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26840000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     34542.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53292.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        68.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     68.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.82                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4637                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     938681.35                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2691780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1419330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21876960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         135220800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             59211030                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             13148640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       404489670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       265438560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        841979880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1745476650                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            346.398167                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           4874639639                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     28877286                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      57200000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   3296557736                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    691240763                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      78054352                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    887001403                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2527560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1320660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                16450560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         59620080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             41791830                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4304640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       199855110                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        86062080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1041696960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1453629480                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            288.479704                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           4936036048                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      8553341                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      25220000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   4273674162                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    224116342                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      69072197                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    438295498                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   5038931540                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  325935                       # Number of BP lookups
system.cpu.branchPred.condPredicted            325935                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3012                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               289849                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1389                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                349                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          289849                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             270580                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19269                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1811                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5038931540                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4912605                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2110547                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           503                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            85                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                10672                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   5038931540                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   5038931540                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1625751                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           113                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      5038931540                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          7554621                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1648388                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14499877                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      325935                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             271969                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       5855773                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6400                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        127                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           306                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1625710                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1181                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7507841                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.980656                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.527689                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3915682     52.15%     52.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   363729      4.84%     57.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    91569      1.22%     58.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   166353      2.22%     60.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   239007      3.18%     63.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   134231      1.79%     65.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   298163      3.97%     69.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   476653      6.35%     75.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1822454     24.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7507841                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.043144                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.919339                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   615787                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3952948                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1670544                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1265362                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3200                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               22350704                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3200                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1091594                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  153602                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2402                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2459288                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3797755                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               22337112                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   948                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 324013                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                3330992                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  19955                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            21668051                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              48519067                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         24902734                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          14702438                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              21513140                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   154911                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 86                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             59                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5980593                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4526688                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2114215                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2098451                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2085319                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   22311600                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  74                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  22404023                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               837                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          111589                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       154158                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             47                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7507841                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.984083                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.088259                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1002297     13.35%     13.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1064696     14.18%     27.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1322602     17.62%     45.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1157895     15.42%     60.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1141744     15.21%     75.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              966895     12.88%     88.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              395237      5.26%     93.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              204235      2.72%     96.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              252240      3.36%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7507841                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   42392     63.10%     63.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     63.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     63.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  3645      5.43%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     68.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     17      0.03%     68.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     68.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     18      0.03%     68.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     68.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     68.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     68.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     68.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     68.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     68.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 2      0.00%     68.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     68.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     68.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     68.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     68.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     68.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            19929     29.67%     98.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    647      0.96%     99.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   428      0.64%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                70      0.10%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               28      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             35602      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7209455     32.18%     32.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     32.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1153      0.01%     32.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4196968     18.73%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  396      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  846      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     51.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  992      0.00%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 605      0.00%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                246      0.00%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     51.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2097271      9.36%     60.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2097381      9.36%     69.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                62620      0.28%     70.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13441      0.06%     70.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4589355     20.48%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2097662      9.36%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22404023                       # Type of FU issued
system.cpu.iq.rate                           2.965605                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       67179                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.002999                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22196478                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7455385                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7313253                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30187425                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           14968070                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     14949698                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7330093                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15105507                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2289                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        16617                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          195                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         7267                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       129276                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1278                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3200                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   66533                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 77444                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            22311674                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               151                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4526688                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2114215                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 55                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    726                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 73864                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            195                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            952                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2798                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3750                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              22397312                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4650381                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6711                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6760926                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   313761                       # Number of branches executed
system.cpu.iew.exec_stores                    2110545                       # Number of stores executed
system.cpu.iew.exec_rate                     2.964717                       # Inst execution rate
system.cpu.iew.wb_sent                       22264465                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      22262951                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  13732550                       # num instructions producing a value
system.cpu.iew.wb_consumers                  19547823                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.946932                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.702510                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          111692                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3029                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7491206                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.963486                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.405136                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2441938     32.60%     32.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2313434     30.88%     63.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        48162      0.64%     64.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        12021      0.16%     64.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       254806      3.40%     67.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        31097      0.42%     68.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       156885      2.09%     70.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       224660      3.00%     73.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2008203     26.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7491206                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             14399449                       # Number of instructions committed
system.cpu.commit.committedOps               22200084                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        6617019                       # Number of memory references committed
system.cpu.commit.loads                       4510071                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     310224                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   14945212                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  13775566                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        34178      0.15%      0.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7157226     32.24%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.00%     32.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4194322     18.89%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2097152      9.45%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2097152      9.45%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           52961      0.24%     70.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9460      0.04%     70.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4457110     20.08%     90.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2097488      9.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22200084                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2008203                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     27794779                       # The number of ROB reads
system.cpu.rob.rob_writes                    44640360                       # The number of ROB writes
system.cpu.timesIdled                             507                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           46780                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    14399449                       # Number of Instructions Simulated
system.cpu.committedOps                      22200084                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.524647                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.524647                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.906045                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.906045                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 25045397                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6955407                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  14688679                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 12851793                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1577267                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1774364                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7393029                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5038931540                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           997.775977                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6852240                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             42545                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            161.058644                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            191429                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   997.775977                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.974391                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.974391                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          983                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          155                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          526                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.959961                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          55133817                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         55133817                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5038931540                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4703231                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4703231                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2106464                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2106464                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      6809695                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6809695                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6809695                       # number of overall hits
system.cpu.dcache.overall_hits::total         6809695                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        76230                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         76230                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          484                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          484                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        76714                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          76714                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        76714                       # number of overall misses
system.cpu.dcache.overall_misses::total         76714                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1888219638                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1888219638                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     38169742                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     38169742                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1926389380                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1926389380                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1926389380                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1926389380                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4779461                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4779461                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2106948                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2106948                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      6886409                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6886409                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6886409                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6886409                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015949                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015949                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000230                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000230                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011140                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011140                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011140                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011140                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24770.033294                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24770.033294                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78863.103306                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78863.103306                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25111.314493                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25111.314493                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25111.314493                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25111.314493                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        22337                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               563                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.674956                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19688                       # number of writebacks
system.cpu.dcache.writebacks::total             19688                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        34123                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        34123                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           46                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           46                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        34169                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        34169                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        34169                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        34169                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        42107                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        42107                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          438                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          438                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        42545                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        42545                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        42545                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        42545                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1089831977                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1089831977                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     36538927                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     36538927                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1126370904                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1126370904                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1126370904                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1126370904                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008810                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008810                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000208                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000208                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006178                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006178                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006178                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006178                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25882.441803                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25882.441803                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83422.207763                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83422.207763                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26474.812645                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26474.812645                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26474.812645                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26474.812645                       # average overall mshr miss latency
system.cpu.dcache.replacements                  22112                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5038931540                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5038931540                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5038931540                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           697.536729                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1625411                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               818                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1987.055012                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88711                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   697.536729                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.681188                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.681188                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          728                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          678                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3252238                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3252238                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5038931540                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1624593                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1624593                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1624593                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1624593                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1624593                       # number of overall hits
system.cpu.icache.overall_hits::total         1624593                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1117                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1117                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1117                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1117                       # number of overall misses
system.cpu.icache.overall_misses::total          1117                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     91726506                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     91726506                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     91726506                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     91726506                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     91726506                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     91726506                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1625710                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1625710                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1625710                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1625710                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1625710                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1625710                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000687                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000687                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000687                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000687                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000687                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000687                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 82118.626679                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 82118.626679                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 82118.626679                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 82118.626679                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 82118.626679                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 82118.626679                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          300                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           75                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           90                       # number of writebacks
system.cpu.icache.writebacks::total                90                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          299                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          299                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          299                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          299                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          299                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          299                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          818                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          818                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          818                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          818                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          818                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          818                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     72143386                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     72143386                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     72143386                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     72143386                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     72143386                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     72143386                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000503                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000503                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000503                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000503                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000503                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000503                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 88194.848411                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88194.848411                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 88194.848411                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88194.848411                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 88194.848411                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88194.848411                       # average overall mshr miss latency
system.cpu.icache.replacements                     90                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5038931540                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5038931540                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   5038931540                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4481.072637                       # Cycle average of tags in use
system.l2.tags.total_refs                       85004                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5368                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.835320                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     74704                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       747.719911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3733.352726                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.022819                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.113933                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.136751                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5368                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5310                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.163818                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    685400                       # Number of tag accesses
system.l2.tags.data_accesses                   685400                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   5038931540                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        19688                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19688                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           89                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               89                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    48                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             13                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 13                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         37934                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             37934                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   13                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                37982                       # number of demand (read+write) hits
system.l2.demand_hits::total                    37995                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  13                       # number of overall hits
system.l2.overall_hits::.cpu.data               37982                       # number of overall hits
system.l2.overall_hits::total                   37995                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             415                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 415                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          805                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              805                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         4148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4148                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                805                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4563                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5368                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               805                       # number of overall misses
system.l2.overall_misses::.cpu.data              4563                       # number of overall misses
system.l2.overall_misses::total                  5368                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     35316316                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      35316316                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     70312472                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     70312472                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    473233832                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    473233832                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     70312472                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    508550148                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        578862620                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     70312472                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    508550148                       # number of overall miss cycles
system.l2.overall_miss_latency::total       578862620                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        19688                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19688                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           89                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           89                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           463                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               463                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          818                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            818                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        42082                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         42082                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              818                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            42545                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                43363                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             818                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           42545                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               43363                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.896328                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.896328                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.984108                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984108                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.098569                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.098569                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.984108                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.107251                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.123792                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.984108                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.107251                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.123792                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85099.556627                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85099.556627                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87344.685714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87344.685714                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 114087.230473                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114087.230473                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 87344.685714                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 111450.832347                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107835.808495                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87344.685714                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 111450.832347                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107835.808495                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          415                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            415                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          805                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          805                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4148                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4148                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           805                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4563                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5368                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          805                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4563                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5368                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     29780216                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     29780216                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     59573772                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59573772                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    417899512                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    417899512                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     59573772                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    447679728                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    507253500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     59573772                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    447679728                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    507253500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.896328                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.896328                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.984108                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984108                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.098569                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.098569                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.984108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.107251                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.123792                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.984108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.107251                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.123792                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71759.556627                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71759.556627                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 74004.685714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74004.685714                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 100747.230473                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100747.230473                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 74004.685714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 98110.832347                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94495.808495                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 74004.685714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 98110.832347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94495.808495                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          5368                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   5038931540                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4953                       # Transaction distribution
system.membus.trans_dist::ReadExReq               415                       # Transaction distribution
system.membus.trans_dist::ReadExResp              415                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4953                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10736                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       343552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       343552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  343552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5368                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5368    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5368                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3580456                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           20725042                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        85015                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        41654                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   5038931540                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             42900                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        19688                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           90                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           21874                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              463                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             463                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           818                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        42082                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       126652                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                128378                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        58112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3982912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4041024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            43363                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000300                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017312                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  43350     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     13      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              43363                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           83088857                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1636818                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          85132545                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
