#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun May 18 11:42:53 2025
# Process ID: 20836
# Current directory: D:/FPGA_Project/Lesson_Design/snake/project/project.runs/synth_1
# Command line: vivado.exe -log ex3_2025.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ex3_2025.tcl
# Log file: D:/FPGA_Project/Lesson_Design/snake/project/project.runs/synth_1/ex3_2025.vds
# Journal file: D:/FPGA_Project/Lesson_Design/snake/project/project.runs/synth_1\vivado.jou
# Running On: LAPTOP-5CNT15AU, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 14877 MB
#-----------------------------------------------------------
source ex3_2025.tcl -notrace
Command: synth_design -top ex3_2025 -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15900
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado2022.2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-9400] empty statement in sequential block [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/vga_driver.v:85]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1812.266 ; gain = 409.102
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ex3_2025' [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/ex3_2025.v:1]
INFO: [Synth 8-6157] synthesizing module 'vga_driver' [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/vga_driver.v:3]
INFO: [Synth 8-6155] done synthesizing module 'vga_driver' (0#1) [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/vga_driver.v:3]
INFO: [Synth 8-6157] synthesizing module 'vga_display' [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/vga_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'start_display' [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/start_display.v:1]
INFO: [Synth 8-6155] done synthesizing module 'start_display' (0#1) [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/start_display.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_display' (0#1) [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/vga_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'key_filter' [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/key_filter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'key_filter' (0#1) [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/key_filter.v:1]
INFO: [Synth 8-6157] synthesizing module 'game_control' [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/game_control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'game_control' (0#1) [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/game_control.v:1]
INFO: [Synth 8-6157] synthesizing module 'snake_control' [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:2]
WARNING: [Synth 8-567] referenced signal 'cubex' should be on the sensitivity list [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:458]
WARNING: [Synth 8-567] referenced signal 'cubey' should be on the sensitivity list [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:458]
WARNING: [Synth 8-567] referenced signal 'exist' should be on the sensitivity list [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:458]
WARNING: [Synth 8-567] referenced signal 'die' should be on the sensitivity list [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:458]
INFO: [Synth 8-6155] done synthesizing module 'snake_control' (0#1) [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:2]
INFO: [Synth 8-6157] synthesizing module 'egg_fresh' [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/egg_fresh.v:1]
WARNING: [Synth 8-567] referenced signal 'egg_x' should be on the sensitivity list [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/egg_fresh.v:54]
WARNING: [Synth 8-567] referenced signal 'egg_y' should be on the sensitivity list [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/egg_fresh.v:54]
INFO: [Synth 8-6155] done synthesizing module 'egg_fresh' (0#1) [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/egg_fresh.v:1]
WARNING: [Synth 8-689] width (10) of port connection 'egg_x' does not match port width (6) of module 'egg_fresh' [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/ex3_2025.v:122]
WARNING: [Synth 8-689] width (10) of port connection 'egg_y' does not match port width (6) of module 'egg_fresh' [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/ex3_2025.v:123]
INFO: [Synth 8-6157] synthesizing module 'score_display' [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/score_display.v:1]
INFO: [Synth 8-6155] done synthesizing module 'score_display' (0#1) [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/score_display.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ex3_2025' (0#1) [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/ex3_2025.v:1]
WARNING: [Synth 8-6014] Unused sequential element restart_reg was removed.  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/game_control.v:25]
WARNING: [Synth 8-7137] Register cubex_reg[99] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[98] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[97] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[96] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[95] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[94] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[93] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[92] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[91] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[90] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[89] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[88] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[87] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[86] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[85] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[84] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[83] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[82] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[81] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[80] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[79] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[78] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[77] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[76] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[75] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[74] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[73] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[72] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[71] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[70] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[69] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[68] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[67] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[66] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[65] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[64] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[63] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[62] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[61] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[60] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[59] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[58] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[57] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[56] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[55] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[54] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[53] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[52] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[51] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[50] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[49] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[48] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[47] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[46] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[45] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[44] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[43] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[42] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[41] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[40] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[39] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[38] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[37] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[36] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[35] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[34] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[33] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[32] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[31] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[30] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[29] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[28] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[27] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[26] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[25] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[24] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[23] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[22] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[21] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[20] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[19] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[18] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[17] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[16] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[15] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[14] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[13] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[12] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[11] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[10] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[9] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[8] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[7] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[6] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[5] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[4] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[3] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[2] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[1] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
WARNING: [Synth 8-7137] Register cubex_reg[0] in module snake_control has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:52]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net point in module/entity ex3_2025 does not have driver. [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/ex3_2025.v:28]
WARNING: [Synth 8-7129] Port point[15] in module game_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port point[14] in module game_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port point[13] in module game_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port point[12] in module game_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port point[7] in module game_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port point[6] in module game_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port point[5] in module game_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port point[4] in module game_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port point[3] in module game_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port point[2] in module game_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port point[1] in module game_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port point[0] in module game_control is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_n in module start_display is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1980.348 ; gain = 577.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1980.348 ; gain = 577.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1980.348 ; gain = 577.184
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1980.348 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/FPGA_Project/Lesson_Design/snake/source/constrs_1/new/ex3_2025.xdc]
Finished Parsing XDC File [D:/FPGA_Project/Lesson_Design/snake/source/constrs_1/new/ex3_2025.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA_Project/Lesson_Design/snake/source/constrs_1/new/ex3_2025.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ex3_2025_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ex3_2025_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2069.652 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2069.652 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado2022.2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2069.652 ; gain = 666.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2069.652 ; gain = 666.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2069.652 ; gain = 666.488
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'status_reg' in module 'game_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RESTART |                               00 |                               00
                   START |                               01 |                               01
                    PLAY |                               10 |                               10
                     DIE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'status_reg' using encoding 'sequential' in module 'game_control'
WARNING: [Synth 8-327] inferring latch for variable 'snake_reg' [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/snake_control.v:461]
WARNING: [Synth 8-327] inferring latch for variable 'egg_reg' [D:/FPGA_Project/Lesson_Design/snake/source/sources_1/new/egg_fresh.v:57]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2069.652 ; gain = 666.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               25 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 199   
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	  11 Input  128 Bit        Muxes := 1     
	   2 Input  100 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 1     
	   4 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   6 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 202   
	   2 Input    5 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 7     
	   5 Input    2 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 11    
	   4 Input    1 Bit        Muxes := 4     
	   7 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 8     
	 128 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP nolabel_line58/start_display/addr1, operation Mode is: (D+(A:0x3fffff88))*(B:0xcd).
DSP Report: operator nolabel_line58/start_display/addr1 is absorbed into DSP nolabel_line58/start_display/addr1.
DSP Report: operator nolabel_line58/start_display/addr2 is absorbed into DSP nolabel_line58/start_display/addr1.
DSP Report: Generating DSP nolabel_line58/start_display/addr0, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffff4c).
DSP Report: operator nolabel_line58/start_display/addr0 is absorbed into DSP nolabel_line58/start_display/addr0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2069.652 ; gain = 666.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+---------------------------------------------+---------------+----------------+
|Module Name | RTL Object                                  | Depth x Width | Implemented As | 
+------------+---------------------------------------------+---------------+----------------+
|ex3_2025    | nolabel_line58/start_display/st_display_reg | 16384x12      | Block RAM      | 
+------------+---------------------------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping                       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|start_display | (D+(A:0x3fffff88))*(B:0xcd)       | 14     | 8      | -      | 10     | 22     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|ex3_2025      | PCIN+(A:0x0):B+(C:0xffffffffff4c) | 30     | 10     | 9      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2069.652 ; gain = 666.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2069.652 ; gain = 666.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance nolabel_line58/start_display/st_display_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line58/start_display/st_display_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line58/start_display/st_display_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line58/start_display/st_display_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line58/start_display/st_display_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line58/start_display/st_display_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 2069.652 ; gain = 666.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2076.270 ; gain = 673.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2076.270 ; gain = 673.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2076.270 ; gain = 673.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2076.270 ; gain = 673.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2076.270 ; gain = 673.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2076.270 ; gain = 673.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|start_display | D+A*B       | 30     | 8      | -      | 10     | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|ex3_2025      | PCIN+A:B+C  | 0      | 10     | -      | -      | 14     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    39|
|3     |DSP48E1  |     2|
|5     |LUT1     |    19|
|6     |LUT2     |   134|
|7     |LUT3     |   134|
|8     |LUT4     |   304|
|9     |LUT5     |   344|
|10    |LUT6     |   900|
|11    |MUXF7    |    21|
|12    |MUXF8    |     4|
|13    |RAMB36E1 |     6|
|19    |FDCE     |   226|
|20    |FDPE     |     6|
|21    |FDRE     |  1240|
|22    |FDSE     |    10|
|23    |LD       |     3|
|24    |IBUF     |     9|
|25    |OBUF     |    14|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2076.270 ; gain = 673.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 2076.270 ; gain = 583.801
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 2076.270 ; gain = 673.105
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2088.355 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2092.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

Synth Design complete, checksum: 8484f47f
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 127 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 2092.016 ; gain = 1089.527
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_Project/Lesson_Design/snake/project/project.runs/synth_1/ex3_2025.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ex3_2025_utilization_synth.rpt -pb ex3_2025_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 18 11:43:50 2025...
