Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date             : Sun Nov 15 17:35:57 2020
| Host             : ubuntu running 64-bit Ubuntu 18.04.5 LTS
| Command          : report_power -file tpu_transmit_power_routed.rpt -pb tpu_transmit_power_summary_routed.pb -rpx tpu_transmit_power_routed.rpx
| Design           : tpu_transmit
| Device           : xcku040-ffva1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.121        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.592        |
| Device Static (W)        | 0.530        |
| Effective TJA (C/W)      | 1.4          |
| Max Ambient (C)          | 98.4         |
| Junction Temperature (C) | 26.6         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.049 |       12 |       --- |             --- |
| CLB Logic                |     0.029 |    13836 |       --- |             --- |
|   LUT as Logic           |     0.024 |     5895 |    242400 |            2.43 |
|   LUT as Distributed RAM |     0.003 |      178 |    112800 |            0.16 |
|   Register               |     0.002 |     5984 |    484800 |            1.23 |
|   LUT as Shift Register  |    <0.001 |        9 |    112800 |           <0.01 |
|   CARRY8                 |    <0.001 |       57 |     30300 |            0.19 |
|   F7/F8 Muxes            |    <0.001 |       27 |    242400 |            0.01 |
|   Others                 |     0.000 |      454 |       --- |             --- |
| Signals                  |     0.031 |     9913 |       --- |             --- |
| Block RAM                |     0.029 |        9 |       600 |            1.50 |
| MMCM                     |     0.114 |        1 |        10 |           10.00 |
| I/O                      |     0.003 |        3 |       520 |            0.58 |
| GTH                      |     0.336 |        1 |        20 |            5.00 |
| Static Power             |     0.530 |          |           |                 |
| Total                    |     1.121 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.950 |     0.331 |       0.181 |      0.150 |
| Vccaux     |       1.800 |     0.159 |       0.063 |      0.096 |
| Vccaux_io  |       1.800 |     0.066 |       0.001 |      0.065 |
| Vccint_io  |       0.950 |     0.016 |       0.001 |      0.016 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccbram    |       0.950 |     0.012 |       0.001 |      0.011 |
| MGTAVcc    |       1.000 |     0.230 |       0.199 |      0.030 |
| MGTAVtt    |       1.200 |     0.080 |       0.066 |      0.014 |
| MGTVccaux  |       1.800 |     0.013 |       0.013 |      0.000 |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                       | Domain                                                                                                                                                                                                                                                                                                                                                              | Constraint (ns) |
+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| CLK_125MHZ_P                | CLK_125MHZ_P                                                                                                                                                                                                                                                                                                                                                        |             8.0 |
| clk_out1_tpu_transmit_clock | tpu_transmit_clock/inst/clk_out1_tpu_transmit_clock                                                                                                                                                                                                                                                                                                                 |             4.0 |
| clkfbout_tpu_transmit_clock | tpu_transmit_clock/inst/clkfbout_tpu_transmit_clock                                                                                                                                                                                                                                                                                                                 |             8.0 |
| qpll0outclk_out             | datasource_10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_gt_common_block/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper_i/common_inst/qpll0outclk_out                                                                                                                                                           |             0.2 |
| qpll0outrefclk_out          | datasource_10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_gt_common_block/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper_i/common_inst/qpll0outrefclk_out                                                                                                                                                        |             6.4 |
| refclk_p                    | refclk_p                                                                                                                                                                                                                                                                                                                                                            |             6.4 |
| rxoutclk_out[0]             | datasource_10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxoutclk_out[0] |             3.2 |
| rxrecclk_out                | datasource_10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/CLK                                                                                                                                                                                       |             6.4 |
| ten_gig_eth_pcs_pma_ch0_n_6 | datasource_10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                                                                                                                                                                                                                                |             6.4 |
| txoutclk_out[0]             | datasource_10g/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txoutclk_out[0] |             3.2 |
+-----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| tpu_transmit               |     0.592 |
|   datasource_10g           |     0.470 |
|     axi_stream_gen_mon_0   |     0.043 |
|       axi_stream_interface |     0.040 |
|     mac_phy_wrapper_i      |     0.427 |
|       mac_phy_i            |     0.427 |
|   datastream_transfer      |     0.003 |
|   tpu_transmit_clock       |     0.118 |
|     inst                   |     0.118 |
|       clkin1_ibufds        |     0.003 |
+----------------------------+-----------+


