

================================================================
== Vitis HLS Report for 'LIGHT_MODULE_Pipeline_VITIS_LOOP_42_1'
================================================================
* Date:           Wed Sep 25 16:02:04 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        HLS_STREAM_FIFO
* Solution:       test1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.967 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_42_1  |        4|        4|         1|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     65|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      38|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      38|    121|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_4_2_32_1_1_U26  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  20|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln42_fu_98_p2   |         +|   0|  0|  11|           3|           1|
    |avg_1_fu_121_p2     |         +|   0|  0|  39|          32|          32|
    |icmp_ln42_fu_92_p2  |      icmp|   0|  0|  13|           3|           4|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  65|          39|          39|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |avg_fu_40                |   9|          2|   32|         64|
    |i_fu_44                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   37|         74|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |avg_fu_40                |  32|   0|   32|          0|
    |i_fu_44                  |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  38|   0|   38|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  LIGHT_MODULE_Pipeline_VITIS_LOOP_42_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  LIGHT_MODULE_Pipeline_VITIS_LOOP_42_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  LIGHT_MODULE_Pipeline_VITIS_LOOP_42_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  LIGHT_MODULE_Pipeline_VITIS_LOOP_42_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  LIGHT_MODULE_Pipeline_VITIS_LOOP_42_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  LIGHT_MODULE_Pipeline_VITIS_LOOP_42_1|  return value|
|in_pkts_data_0_1_reload  |   in|   32|     ap_none|                in_pkts_data_0_1_reload|        scalar|
|in_pkts_data_1_1_reload  |   in|   32|     ap_none|                in_pkts_data_1_1_reload|        scalar|
|in_pkts_data_2_1_reload  |   in|   32|     ap_none|                in_pkts_data_2_1_reload|        scalar|
|in_pkts_data_3_1_reload  |   in|   32|     ap_none|                in_pkts_data_3_1_reload|        scalar|
|avg_1_out                |  out|   32|      ap_vld|                              avg_1_out|       pointer|
|avg_1_out_ap_vld         |  out|    1|      ap_vld|                              avg_1_out|       pointer|
+-------------------------+-----+-----+------------+---------------------------------------+--------------+

