$version Generated by VerilatedVcd $end
$date Mon Oct 19 15:03:06 2020
 $end
$timescale  10s $end

 $scope module TOP $end
  $var wire  1 $ Din $end
  $var wire  1 % clk $end
  $var wire  1 # error $end
  $scope module serial $end
   $var wire  3 ) D0_is_1 [2:0] $end
   $var wire  3 * D0_is_not_1 [2:0] $end
   $var wire  3 + D1_is_1 [2:0] $end
   $var wire  3 , D1_is_not_1 [2:0] $end
   $var wire  1 $ Din $end
   $var wire  3 ( Start [2:0] $end
   $var wire  1 % clk $end
   $var wire  3 & current_state [2:0] $end
   $var wire  1 # error $end
   $var wire  3 ' next_state [2:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#8
0#
0$
0%
b000 &
b010 '
b000 (
b001 )
b010 *
b011 +
b100 ,
#10
1%
b010 &
b100 '
#15
0%
#28
1$
#30
1%
b100 &
b000 '
#35
0%
#48
#50
1%
b000 &
b001 '
#55
0%
#68
0$
b010 '
#70
1%
b010 &
b100 '
#75
0%
#88
1$
#90
1%
b100 &
b000 '
#95
0%
#108
0$
#110
1%
b000 &
b010 '
#115
0%
#128
1$
b001 '
#130
1%
b001 &
b011 '
#135
0%
#148
#150
1#
1%
b011 &
b000 '
#155
0%
#168
#170
0#
1%
b000 &
b001 '
#175
0%
#188
0$
b010 '
#190
1%
b010 &
b100 '
#195
0%
#208
#210
1%
b100 &
b000 '
#215
0%
#228
1$
#230
1%
b000 &
b001 '
#235
0%
#248
#250
1%
b001 &
b011 '
#255
0%
#268
#270
1#
1%
b011 &
b000 '
#275
0%
#288
0#
0$
#290
1%
b000 &
b010 '
#295
0%
#298
