# Full-adder-and-subtractor-using-verilog
This repository contain verilog code of full adder and full subtractor 
