# compile vhdl design source files
vhdl xil_defaultlib  "../../../sh_reg.srcs/sources_1/new/sh_reg.vhd"
vhdl xil_defaultlib  "../../../sh_reg.srcs/sources_1/new/sh_reg_test.vhd"

# Do not sort compile order
nosort
