# Instructions
1. Modify [RAM-Data.txt](https://github.com/Jeremias-V/Cache-Architecture/blob/main/RAM-Data.txt) contents as desired, the number of lines in that file must be 2048, you can also run ``python3 FillRam.py`` to modify the contents with random values.
2. Compile with ``gcc -o cache ./src/*`` or run ``./compile.sh`` while on parent directory.
3. Run the compiled binary with ``./cache``.

