ARM GAS  /tmp/ccJhjc0F.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.transmit_char,"ax",%progbits
  19              		.align	1
  20              		.global	transmit_char
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	transmit_char:
  26              	.LFB75:
   1:Core/Src/main.c **** #define STM32F411xE
   2:Core/Src/main.c **** #include "stdio.h"
   3:Core/Src/main.c **** #include "stm32l1xx.h"
   4:Core/Src/main.c **** 
   5:Core/Src/main.c **** #define PLL_M 4
   6:Core/Src/main.c **** #define PLL_N 180
   7:Core/Src/main.c **** #define PLL_P 0 // PLLP = 2
   8:Core/Src/main.c **** 
   9:Core/Src/main.c **** int transmit_char(int c) {
  27              		.loc 1 9 26 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32              	.LVL0:
  33              	.L2:
  10:Core/Src/main.c ****   while (!(USART2->SR & USART_SR_TXE)) {
  11:Core/Src/main.c ****   };
  34              		.loc 1 11 3 discriminator 1 view .LVU1
  10:Core/Src/main.c ****   while (!(USART2->SR & USART_SR_TXE)) {
  35              		.loc 1 10 10 discriminator 1 view .LVU2
  10:Core/Src/main.c ****   while (!(USART2->SR & USART_SR_TXE)) {
  36              		.loc 1 10 18 is_stmt 0 discriminator 1 view .LVU3
  37 0000 034B     		ldr	r3, .L3
  38 0002 1B68     		ldr	r3, [r3]
  10:Core/Src/main.c ****   while (!(USART2->SR & USART_SR_TXE)) {
  39              		.loc 1 10 10 discriminator 1 view .LVU4
  40 0004 13F0800F 		tst	r3, #128
  41 0008 FAD0     		beq	.L2
  42              		.loc 1 11 4 is_stmt 1 view .LVU5
  12:Core/Src/main.c ****   USART2->DR = c;
  43              		.loc 1 12 3 view .LVU6
ARM GAS  /tmp/ccJhjc0F.s 			page 2


  44              		.loc 1 12 14 is_stmt 0 view .LVU7
  45 000a 014B     		ldr	r3, .L3
  46 000c 5860     		str	r0, [r3, #4]
  13:Core/Src/main.c ****   return c;
  47              		.loc 1 13 3 is_stmt 1 view .LVU8
  14:Core/Src/main.c **** }
  48              		.loc 1 14 1 is_stmt 0 view .LVU9
  49 000e 7047     		bx	lr
  50              	.L4:
  51              		.align	2
  52              	.L3:
  53 0010 00440040 		.word	1073759232
  54              		.cfi_endproc
  55              	.LFE75:
  57              		.section	.text.transmit_string,"ax",%progbits
  58              		.align	1
  59              		.global	transmit_string
  60              		.syntax unified
  61              		.thumb
  62              		.thumb_func
  64              	transmit_string:
  65              	.LVL1:
  66              	.LFB76:
  15:Core/Src/main.c **** 
  16:Core/Src/main.c **** int transmit_string(const char *s) {
  67              		.loc 1 16 36 is_stmt 1 view -0
  68              		.cfi_startproc
  69              		@ args = 0, pretend = 0, frame = 0
  70              		@ frame_needed = 0, uses_anonymous_args = 0
  71              		.loc 1 16 36 is_stmt 0 view .LVU11
  72 0000 10B5     		push	{r4, lr}
  73              	.LCFI0:
  74              		.cfi_def_cfa_offset 8
  75              		.cfi_offset 4, -8
  76              		.cfi_offset 14, -4
  77 0002 0446     		mov	r4, r0
  17:Core/Src/main.c ****   while (*s) {
  78              		.loc 1 17 3 is_stmt 1 view .LVU12
  79              		.loc 1 17 9 is_stmt 0 view .LVU13
  80 0004 02E0     		b	.L6
  81              	.LVL2:
  82              	.L7:
  18:Core/Src/main.c ****     transmit_char(*s++);
  83              		.loc 1 18 5 is_stmt 1 view .LVU14
  84              		.loc 1 18 21 is_stmt 0 view .LVU15
  85 0006 0134     		adds	r4, r4, #1
  86              	.LVL3:
  87              		.loc 1 18 5 view .LVU16
  88 0008 FFF7FEFF 		bl	transmit_char
  89              	.LVL4:
  90              	.L6:
  17:Core/Src/main.c ****   while (*s) {
  91              		.loc 1 17 10 is_stmt 1 view .LVU17
  92 000c 2078     		ldrb	r0, [r4]	@ zero_extendqisi2
  93 000e 0028     		cmp	r0, #0
  94 0010 F9D1     		bne	.L7
  19:Core/Src/main.c ****   }
ARM GAS  /tmp/ccJhjc0F.s 			page 3


  20:Core/Src/main.c ****   return 1;
  95              		.loc 1 20 3 view .LVU18
  21:Core/Src/main.c **** }
  96              		.loc 1 21 1 is_stmt 0 view .LVU19
  97 0012 0120     		movs	r0, #1
  98 0014 10BD     		pop	{r4, pc}
  99              		.loc 1 21 1 view .LVU20
 100              		.cfi_endproc
 101              	.LFE76:
 103              		.section	.text.get_char,"ax",%progbits
 104              		.align	1
 105              		.global	get_char
 106              		.syntax unified
 107              		.thumb
 108              		.thumb_func
 110              	get_char:
 111              	.LFB77:
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** int get_char() {
 112              		.loc 1 23 16 is_stmt 1 view -0
 113              		.cfi_startproc
 114              		@ args = 0, pretend = 0, frame = 0
 115              		@ frame_needed = 0, uses_anonymous_args = 0
 116              		@ link register save eliminated.
 117              	.L10:
  24:Core/Src/main.c ****   while (!(USART2->SR & USART_SR_RXNE)) {
  25:Core/Src/main.c ****   };
 118              		.loc 1 25 3 discriminator 1 view .LVU22
  24:Core/Src/main.c ****   while (!(USART2->SR & USART_SR_RXNE)) {
 119              		.loc 1 24 10 discriminator 1 view .LVU23
  24:Core/Src/main.c ****   while (!(USART2->SR & USART_SR_RXNE)) {
 120              		.loc 1 24 18 is_stmt 0 discriminator 1 view .LVU24
 121 0000 034B     		ldr	r3, .L11
 122 0002 1B68     		ldr	r3, [r3]
  24:Core/Src/main.c ****   while (!(USART2->SR & USART_SR_RXNE)) {
 123              		.loc 1 24 10 discriminator 1 view .LVU25
 124 0004 13F0200F 		tst	r3, #32
 125 0008 FAD0     		beq	.L10
 126              		.loc 1 25 4 is_stmt 1 view .LVU26
  26:Core/Src/main.c ****   return USART2->DR;
 127              		.loc 1 26 3 view .LVU27
 128              		.loc 1 26 16 is_stmt 0 view .LVU28
 129 000a 014B     		ldr	r3, .L11
 130 000c 5868     		ldr	r0, [r3, #4]
  27:Core/Src/main.c **** }
 131              		.loc 1 27 1 view .LVU29
 132 000e 7047     		bx	lr
 133              	.L12:
 134              		.align	2
 135              	.L11:
 136 0010 00440040 		.word	1073759232
 137              		.cfi_endproc
 138              	.LFE77:
 140              		.section	.text.configure_RCC,"ax",%progbits
 141              		.align	1
 142              		.global	configure_RCC
 143              		.syntax unified
ARM GAS  /tmp/ccJhjc0F.s 			page 4


 144              		.thumb
 145              		.thumb_func
 147              	configure_RCC:
 148              	.LFB78:
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** void configure_RCC() {
 149              		.loc 1 29 22 is_stmt 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 0
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153 0000 08B5     		push	{r3, lr}
 154              	.LCFI1:
 155              		.cfi_def_cfa_offset 8
 156              		.cfi_offset 3, -8
 157              		.cfi_offset 14, -4
  30:Core/Src/main.c **** 
  31:Core/Src/main.c ****   RCC->CR |= (0b1 << 16); // enabling HSE
 158              		.loc 1 31 3 view .LVU31
 159              		.loc 1 31 6 is_stmt 0 view .LVU32
 160 0002 284A     		ldr	r2, .L19
 161 0004 1368     		ldr	r3, [r2]
 162              		.loc 1 31 11 view .LVU33
 163 0006 43F48033 		orr	r3, r3, #65536
 164 000a 1360     		str	r3, [r2]
  32:Core/Src/main.c ****   while (!(RCC->CR & (0b1 << 17))) {
 165              		.loc 1 32 3 is_stmt 1 view .LVU34
 166              	.L14:
  33:Core/Src/main.c ****   } // chacking if hse is on
 167              		.loc 1 33 3 discriminator 1 view .LVU35
  32:Core/Src/main.c ****   while (!(RCC->CR & (0b1 << 17))) {
 168              		.loc 1 32 10 discriminator 1 view .LVU36
  32:Core/Src/main.c ****   while (!(RCC->CR & (0b1 << 17))) {
 169              		.loc 1 32 15 is_stmt 0 discriminator 1 view .LVU37
 170 000c 254B     		ldr	r3, .L19
 171 000e 1B68     		ldr	r3, [r3]
  32:Core/Src/main.c ****   while (!(RCC->CR & (0b1 << 17))) {
 172              		.loc 1 32 10 discriminator 1 view .LVU38
 173 0010 13F4003F 		tst	r3, #131072
 174 0014 FAD0     		beq	.L14
  34:Core/Src/main.c **** 
  35:Core/Src/main.c ****   FLASH->ACR = (1 << 8) | (1 << 9) | (1 << 10) | (5 << 0); // enabling cache
 175              		.loc 1 35 3 is_stmt 1 view .LVU39
 176              		.loc 1 35 14 is_stmt 0 view .LVU40
 177 0016 244B     		ldr	r3, .L19+4
 178 0018 40F20572 		movw	r2, #1797
 179 001c 1A60     		str	r2, [r3]
  36:Core/Src/main.c **** 
  37:Core/Src/main.c ****   RCC->CFGR &= ~(0b1111 << 4); // AHB devided k=1
 180              		.loc 1 37 3 is_stmt 1 view .LVU41
 181              		.loc 1 37 6 is_stmt 0 view .LVU42
 182 001e A3F58063 		sub	r3, r3, #1024
 183 0022 9A68     		ldr	r2, [r3, #8]
 184              		.loc 1 37 13 view .LVU43
 185 0024 22F0F002 		bic	r2, r2, #240
 186 0028 9A60     		str	r2, [r3, #8]
  38:Core/Src/main.c **** 
  39:Core/Src/main.c ****   RCC->CFGR &= ~(0b111 << 8); // APB1 devided k=1
ARM GAS  /tmp/ccJhjc0F.s 			page 5


 187              		.loc 1 39 3 is_stmt 1 view .LVU44
 188              		.loc 1 39 6 is_stmt 0 view .LVU45
 189 002a 9A68     		ldr	r2, [r3, #8]
 190              		.loc 1 39 13 view .LVU46
 191 002c 22F4E062 		bic	r2, r2, #1792
 192 0030 9A60     		str	r2, [r3, #8]
  40:Core/Src/main.c **** 
  41:Core/Src/main.c ****   RCC->CFGR &= (0b111 << 11); // APB2 devided k=1
 193              		.loc 1 41 3 is_stmt 1 view .LVU47
 194              		.loc 1 41 6 is_stmt 0 view .LVU48
 195 0032 9A68     		ldr	r2, [r3, #8]
 196              		.loc 1 41 13 view .LVU49
 197 0034 02F46052 		and	r2, r2, #14336
 198 0038 9A60     		str	r2, [r3, #8]
  42:Core/Src/main.c **** 
  43:Core/Src/main.c ****   RCC->CFGR |= (0b0010 << 18) | (0b10 << 22); // pll x6 /3
 199              		.loc 1 43 3 is_stmt 1 view .LVU50
 200              		.loc 1 43 6 is_stmt 0 view .LVU51
 201 003a 9A68     		ldr	r2, [r3, #8]
 202              		.loc 1 43 13 view .LVU52
 203 003c 42F40802 		orr	r2, r2, #8912896
 204 0040 9A60     		str	r2, [r3, #8]
  44:Core/Src/main.c **** 
  45:Core/Src/main.c ****   RCC->CFGR |= (0b1 << 16); // using hse for pll source
 205              		.loc 1 45 3 is_stmt 1 view .LVU53
 206              		.loc 1 45 6 is_stmt 0 view .LVU54
 207 0042 9A68     		ldr	r2, [r3, #8]
 208              		.loc 1 45 13 view .LVU55
 209 0044 42F48032 		orr	r2, r2, #65536
 210 0048 9A60     		str	r2, [r3, #8]
  46:Core/Src/main.c ****   while (!(RCC->CFGR & (0b1 << 16))) {
 211              		.loc 1 46 3 is_stmt 1 view .LVU56
 212              	.L15:
  47:Core/Src/main.c ****   } // is pll switched to HSE?
 213              		.loc 1 47 3 discriminator 1 view .LVU57
  46:Core/Src/main.c ****   while (!(RCC->CFGR & (0b1 << 16))) {
 214              		.loc 1 46 10 discriminator 1 view .LVU58
  46:Core/Src/main.c ****   while (!(RCC->CFGR & (0b1 << 16))) {
 215              		.loc 1 46 15 is_stmt 0 discriminator 1 view .LVU59
 216 004a 164B     		ldr	r3, .L19
 217 004c 9B68     		ldr	r3, [r3, #8]
  46:Core/Src/main.c ****   while (!(RCC->CFGR & (0b1 << 16))) {
 218              		.loc 1 46 10 discriminator 1 view .LVU60
 219 004e 13F4803F 		tst	r3, #65536
 220 0052 FAD0     		beq	.L15
  48:Core/Src/main.c **** 
  49:Core/Src/main.c ****   RCC->CR |= (1 << RCC_CR_PLLON_Pos); // enabling PLL
 221              		.loc 1 49 3 is_stmt 1 view .LVU61
 222              		.loc 1 49 6 is_stmt 0 view .LVU62
 223 0054 134A     		ldr	r2, .L19
 224 0056 1368     		ldr	r3, [r2]
 225              		.loc 1 49 11 view .LVU63
 226 0058 43F08073 		orr	r3, r3, #16777216
 227 005c 1360     		str	r3, [r2]
  50:Core/Src/main.c ****   while (!(RCC->CR & (1 << RCC_CR_PLLRDY_Pos))) {
 228              		.loc 1 50 3 is_stmt 1 view .LVU64
 229              	.L16:
ARM GAS  /tmp/ccJhjc0F.s 			page 6


  51:Core/Src/main.c ****   }; // wait till pll is on
 230              		.loc 1 51 3 discriminator 1 view .LVU65
  50:Core/Src/main.c ****   while (!(RCC->CR & (1 << RCC_CR_PLLRDY_Pos))) {
 231              		.loc 1 50 10 discriminator 1 view .LVU66
  50:Core/Src/main.c ****   while (!(RCC->CR & (1 << RCC_CR_PLLRDY_Pos))) {
 232              		.loc 1 50 15 is_stmt 0 discriminator 1 view .LVU67
 233 005e 114B     		ldr	r3, .L19
 234 0060 1B68     		ldr	r3, [r3]
  50:Core/Src/main.c ****   while (!(RCC->CR & (1 << RCC_CR_PLLRDY_Pos))) {
 235              		.loc 1 50 10 discriminator 1 view .LVU68
 236 0062 13F0007F 		tst	r3, #33554432
 237 0066 FAD0     		beq	.L16
 238              		.loc 1 51 4 is_stmt 1 view .LVU69
  52:Core/Src/main.c **** 
  53:Core/Src/main.c ****   RCC->CFGR |= (0b11 << 0); // setting PLL as system clock source
 239              		.loc 1 53 3 view .LVU70
 240              		.loc 1 53 6 is_stmt 0 view .LVU71
 241 0068 0E4A     		ldr	r2, .L19
 242 006a 9368     		ldr	r3, [r2, #8]
 243              		.loc 1 53 13 view .LVU72
 244 006c 43F00303 		orr	r3, r3, #3
 245 0070 9360     		str	r3, [r2, #8]
  54:Core/Src/main.c ****   while (!(RCC->CFGR & (0b11 << 1))) {
 246              		.loc 1 54 3 is_stmt 1 view .LVU73
 247              	.L17:
  55:Core/Src/main.c ****   } // is system clock switched to PLL?
 248              		.loc 1 55 3 discriminator 1 view .LVU74
  54:Core/Src/main.c ****   while (!(RCC->CFGR & (0b11 << 1))) {
 249              		.loc 1 54 10 discriminator 1 view .LVU75
  54:Core/Src/main.c ****   while (!(RCC->CFGR & (0b11 << 1))) {
 250              		.loc 1 54 15 is_stmt 0 discriminator 1 view .LVU76
 251 0072 0C4B     		ldr	r3, .L19
 252 0074 9B68     		ldr	r3, [r3, #8]
  54:Core/Src/main.c ****   while (!(RCC->CFGR & (0b11 << 1))) {
 253              		.loc 1 54 10 discriminator 1 view .LVU77
 254 0076 13F0060F 		tst	r3, #6
 255 007a FAD0     		beq	.L17
  56:Core/Src/main.c **** 
  57:Core/Src/main.c ****   RCC->CR |= (0b1 << 28); // enabling CSS
 256              		.loc 1 57 3 is_stmt 1 view .LVU78
 257              		.loc 1 57 6 is_stmt 0 view .LVU79
 258 007c 094B     		ldr	r3, .L19
 259 007e 1A68     		ldr	r2, [r3]
 260              		.loc 1 57 11 view .LVU80
 261 0080 42F08052 		orr	r2, r2, #268435456
 262 0084 1A60     		str	r2, [r3]
  58:Core/Src/main.c **** 
  59:Core/Src/main.c ****   RCC->CR &= ~(0b1 << 0);
 263              		.loc 1 59 3 is_stmt 1 view .LVU81
 264              		.loc 1 59 6 is_stmt 0 view .LVU82
 265 0086 1A68     		ldr	r2, [r3]
 266              		.loc 1 59 11 view .LVU83
 267 0088 22F00102 		bic	r2, r2, #1
 268 008c 1A60     		str	r2, [r3]
  60:Core/Src/main.c **** 
  61:Core/Src/main.c ****   RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 269              		.loc 1 61 3 is_stmt 1 view .LVU84
ARM GAS  /tmp/ccJhjc0F.s 			page 7


 270              		.loc 1 61 6 is_stmt 0 view .LVU85
 271 008e DA69     		ldr	r2, [r3, #28]
 272              		.loc 1 61 15 view .LVU86
 273 0090 42F00102 		orr	r2, r2, #1
 274 0094 DA61     		str	r2, [r3, #28]
  62:Core/Src/main.c ****   RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 275              		.loc 1 62 3 is_stmt 1 view .LVU87
 276              		.loc 1 62 6 is_stmt 0 view .LVU88
 277 0096 5A6A     		ldr	r2, [r3, #36]
 278              		.loc 1 62 16 view .LVU89
 279 0098 42F40032 		orr	r2, r2, #131072
 280 009c 5A62     		str	r2, [r3, #36]
  63:Core/Src/main.c **** 
  64:Core/Src/main.c ****   SystemCoreClockUpdate();
 281              		.loc 1 64 3 is_stmt 1 view .LVU90
 282 009e FFF7FEFF 		bl	SystemCoreClockUpdate
 283              	.LVL5:
  65:Core/Src/main.c **** }
 284              		.loc 1 65 1 is_stmt 0 view .LVU91
 285 00a2 08BD     		pop	{r3, pc}
 286              	.L20:
 287              		.align	2
 288              	.L19:
 289 00a4 00380240 		.word	1073887232
 290 00a8 003C0240 		.word	1073888256
 291              		.cfi_endproc
 292              	.LFE78:
 294              		.section	.text.configure_GPIO,"ax",%progbits
 295              		.align	1
 296              		.global	configure_GPIO
 297              		.syntax unified
 298              		.thumb
 299              		.thumb_func
 301              	configure_GPIO:
 302              	.LFB79:
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** void configure_GPIO() {
 303              		.loc 1 67 23 is_stmt 1 view -0
 304              		.cfi_startproc
 305              		@ args = 0, pretend = 0, frame = 0
 306              		@ frame_needed = 0, uses_anonymous_args = 0
 307              		@ link register save eliminated.
  68:Core/Src/main.c ****   GPIOA->MODER |= GPIO_MODER_MODER2_1;
 308              		.loc 1 68 3 view .LVU93
 309              		.loc 1 68 8 is_stmt 0 view .LVU94
 310 0000 0C4B     		ldr	r3, .L22
 311 0002 1A68     		ldr	r2, [r3]
 312              		.loc 1 68 16 view .LVU95
 313 0004 42F02002 		orr	r2, r2, #32
 314 0008 1A60     		str	r2, [r3]
  69:Core/Src/main.c ****   GPIOA->AFR[0] |= (7 << GPIO_AFRL_AFSEL2_Pos);
 315              		.loc 1 69 3 is_stmt 1 view .LVU96
 316              		.loc 1 69 13 is_stmt 0 view .LVU97
 317 000a 1A6A     		ldr	r2, [r3, #32]
 318              		.loc 1 69 17 view .LVU98
 319 000c 42F4E062 		orr	r2, r2, #1792
 320 0010 1A62     		str	r2, [r3, #32]
ARM GAS  /tmp/ccJhjc0F.s 			page 8


  70:Core/Src/main.c ****   GPIOA->MODER |= GPIO_MODER_MODER3_1;
 321              		.loc 1 70 3 is_stmt 1 view .LVU99
 322              		.loc 1 70 8 is_stmt 0 view .LVU100
 323 0012 1A68     		ldr	r2, [r3]
 324              		.loc 1 70 16 view .LVU101
 325 0014 42F08002 		orr	r2, r2, #128
 326 0018 1A60     		str	r2, [r3]
  71:Core/Src/main.c ****   GPIOA->AFR[0] |= (7 << GPIO_AFRL_AFSEL3_Pos);
 327              		.loc 1 71 3 is_stmt 1 view .LVU102
 328              		.loc 1 71 13 is_stmt 0 view .LVU103
 329 001a 1A6A     		ldr	r2, [r3, #32]
 330              		.loc 1 71 17 view .LVU104
 331 001c 42F4E042 		orr	r2, r2, #28672
 332 0020 1A62     		str	r2, [r3, #32]
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   GPIOA->MODER |= 0b01 << 10;
 333              		.loc 1 73 3 is_stmt 1 view .LVU105
 334              		.loc 1 73 8 is_stmt 0 view .LVU106
 335 0022 1A68     		ldr	r2, [r3]
 336              		.loc 1 73 16 view .LVU107
 337 0024 42F48062 		orr	r2, r2, #1024
 338 0028 1A60     		str	r2, [r3]
  74:Core/Src/main.c ****   GPIOA->OTYPER &= ~(1 << 5);
 339              		.loc 1 74 3 is_stmt 1 view .LVU108
 340              		.loc 1 74 8 is_stmt 0 view .LVU109
 341 002a 5A68     		ldr	r2, [r3, #4]
 342              		.loc 1 74 17 view .LVU110
 343 002c 22F02002 		bic	r2, r2, #32
 344 0030 5A60     		str	r2, [r3, #4]
  75:Core/Src/main.c **** }
 345              		.loc 1 75 1 view .LVU111
 346 0032 7047     		bx	lr
 347              	.L23:
 348              		.align	2
 349              	.L22:
 350 0034 00000240 		.word	1073872896
 351              		.cfi_endproc
 352              	.LFE79:
 354              		.section	.text.configure_UART,"ax",%progbits
 355              		.align	1
 356              		.global	configure_UART
 357              		.syntax unified
 358              		.thumb
 359              		.thumb_func
 361              	configure_UART:
 362              	.LFB80:
  76:Core/Src/main.c **** 
  77:Core/Src/main.c **** void configure_UART() {
 363              		.loc 1 77 23 is_stmt 1 view -0
 364              		.cfi_startproc
 365              		@ args = 0, pretend = 0, frame = 0
 366              		@ frame_needed = 0, uses_anonymous_args = 0
 367              		@ link register save eliminated.
  78:Core/Src/main.c ****   // USART2->BRR = (0x8B); // 57600
  79:Core/Src/main.c ****   USART2->BRR = (0x45); // 115200
 368              		.loc 1 79 3 view .LVU113
 369              		.loc 1 79 15 is_stmt 0 view .LVU114
ARM GAS  /tmp/ccJhjc0F.s 			page 9


 370 0000 044A     		ldr	r2, .L25
 371 0002 4523     		movs	r3, #69
 372 0004 9360     		str	r3, [r2, #8]
  80:Core/Src/main.c ****   // USART2->BRR = (0x23); // 460800
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   USART2->CR1 |= USART_CR1_RE | USART_CR1_TE | USART_CR1_UE;
 373              		.loc 1 82 3 is_stmt 1 view .LVU115
 374              		.loc 1 82 9 is_stmt 0 view .LVU116
 375 0006 D368     		ldr	r3, [r2, #12]
 376              		.loc 1 82 15 view .LVU117
 377 0008 43F40053 		orr	r3, r3, #8192
 378 000c 43F00C03 		orr	r3, r3, #12
 379 0010 D360     		str	r3, [r2, #12]
  83:Core/Src/main.c **** }
 380              		.loc 1 83 1 view .LVU118
 381 0012 7047     		bx	lr
 382              	.L26:
 383              		.align	2
 384              	.L25:
 385 0014 00440040 		.word	1073759232
 386              		.cfi_endproc
 387              	.LFE80:
 389              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 390              		.align	2
 391              	.LC0:
 392 0000 256C6420 		.ascii	"%ld %ld %ld \012\015\000"
 392      256C6420 
 392      256C6420 
 392      0A0D00
 393 000f 00       		.align	2
 394              	.LC1:
 395 0010 74686572 		.ascii	"there is no\012\015\000"
 395      65206973 
 395      206E6F0A 
 395      0D00
 396 001e 0000     		.align	2
 397              	.LC2:
 398 0020 656D6F74 		.ascii	"emotion only\012\015\000"
 398      696F6E20 
 398      6F6E6C79 
 398      0A0D00
 399 002f 00       		.align	2
 400              	.LC3:
 401 0030 6675636B 		.ascii	"fucking peace\012\015\000"
 401      696E6720 
 401      70656163 
 401      650A0D00 
 402              		.section	.text.main,"ax",%progbits
 403              		.align	1
 404              		.global	main
 405              		.syntax unified
 406              		.thumb
 407              		.thumb_func
 409              	main:
 410              	.LFB81:
  84:Core/Src/main.c **** 
  85:Core/Src/main.c **** int main(void) {
ARM GAS  /tmp/ccJhjc0F.s 			page 10


 411              		.loc 1 85 16 is_stmt 1 view -0
 412              		.cfi_startproc
 413              		@ args = 0, pretend = 0, frame = 32
 414              		@ frame_needed = 0, uses_anonymous_args = 0
 415 0000 00B5     		push	{lr}
 416              	.LCFI2:
 417              		.cfi_def_cfa_offset 4
 418              		.cfi_offset 14, -4
 419 0002 8BB0     		sub	sp, sp, #44
 420              	.LCFI3:
 421              		.cfi_def_cfa_offset 48
  86:Core/Src/main.c ****   // ClockInit();
  87:Core/Src/main.c ****   configure_RCC();
 422              		.loc 1 87 3 view .LVU120
 423 0004 FFF7FEFF 		bl	configure_RCC
 424              	.LVL6:
  88:Core/Src/main.c ****   configure_GPIO();
 425              		.loc 1 88 3 view .LVU121
 426 0008 FFF7FEFF 		bl	configure_GPIO
 427              	.LVL7:
  89:Core/Src/main.c ****   configure_UART();
 428              		.loc 1 89 3 view .LVU122
 429 000c FFF7FEFF 		bl	configure_UART
 430              	.LVL8:
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   char tempConverterToString[32] = {0};
 431              		.loc 1 91 3 view .LVU123
 432              		.loc 1 91 8 is_stmt 0 view .LVU124
 433 0010 0023     		movs	r3, #0
 434 0012 0293     		str	r3, [sp, #8]
 435 0014 0393     		str	r3, [sp, #12]
 436 0016 0493     		str	r3, [sp, #16]
 437 0018 0593     		str	r3, [sp, #20]
 438 001a 0693     		str	r3, [sp, #24]
 439 001c 0793     		str	r3, [sp, #28]
 440 001e 0893     		str	r3, [sp, #32]
 441 0020 0993     		str	r3, [sp, #36]
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   uint32_t _clock = HAL_RCC_GetSysClockFreq();
 442              		.loc 1 93 3 is_stmt 1 view .LVU125
 443              		.loc 1 93 21 is_stmt 0 view .LVU126
 444 0022 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 445              	.LVL9:
 446 0026 0346     		mov	r3, r0
 447              	.LVL10:
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   uint32_t test = 32000000;
 448              		.loc 1 95 3 is_stmt 1 view .LVU127
  96:Core/Src/main.c ****   sprintf(tempConverterToString, "%ld %ld %ld \n\r", SystemCoreClock, _clock,
 449              		.loc 1 96 3 view .LVU128
 450 0028 134A     		ldr	r2, .L32
 451 002a 0092     		str	r2, [sp]
 452 002c 134A     		ldr	r2, .L32+4
 453 002e 1268     		ldr	r2, [r2]
 454 0030 1349     		ldr	r1, .L32+8
 455 0032 02A8     		add	r0, sp, #8
 456              	.LVL11:
ARM GAS  /tmp/ccJhjc0F.s 			page 11


 457              		.loc 1 96 3 is_stmt 0 view .LVU129
 458 0034 FFF7FEFF 		bl	sprintf
 459              	.LVL12:
  97:Core/Src/main.c ****           test);
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   transmit_string("there is no\n\r");
 460              		.loc 1 99 3 is_stmt 1 view .LVU130
 461 0038 1248     		ldr	r0, .L32+12
 462 003a FFF7FEFF 		bl	transmit_string
 463              	.LVL13:
 100:Core/Src/main.c ****   transmit_string("emotion only\n\r");
 464              		.loc 1 100 3 view .LVU131
 465 003e 1248     		ldr	r0, .L32+16
 466 0040 FFF7FEFF 		bl	transmit_string
 467              	.LVL14:
 101:Core/Src/main.c ****   transmit_string("fucking peace\n\r");
 468              		.loc 1 101 3 view .LVU132
 469 0044 1148     		ldr	r0, .L32+20
 470 0046 FFF7FEFF 		bl	transmit_string
 471              	.LVL15:
 102:Core/Src/main.c ****   transmit_string(tempConverterToString);
 472              		.loc 1 102 3 view .LVU133
 473 004a 02A8     		add	r0, sp, #8
 474 004c FFF7FEFF 		bl	transmit_string
 475              	.LVL16:
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   uint32_t current_clock = SystemCoreClock;
 476              		.loc 1 104 3 view .LVU134
 477              		.loc 1 104 3 is_stmt 0 view .LVU135
 478 0050 09E0     		b	.L30
 479              	.LVL17:
 480              	.L29:
 481              	.LBB2:
 482              	.LBB3:
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   while (1) {
 107:Core/Src/main.c ****     GPIOA->ODR |= (0b1 << 5);
 108:Core/Src/main.c ****     int c = get_char();
 109:Core/Src/main.c ****     for (uint32_t i = 0; i < c; i++) {
 110:Core/Src/main.c ****       GPIOA->ODR &= ~(0b1 << 5);
 483              		.loc 1 110 7 is_stmt 1 discriminator 3 view .LVU136
 484              		.loc 1 110 12 is_stmt 0 discriminator 3 view .LVU137
 485 0052 0F49     		ldr	r1, .L32+24
 486 0054 4B69     		ldr	r3, [r1, #20]
 487              		.loc 1 110 18 discriminator 3 view .LVU138
 488 0056 23F02003 		bic	r3, r3, #32
 489 005a 4B61     		str	r3, [r1, #20]
 109:Core/Src/main.c ****       GPIOA->ODR &= ~(0b1 << 5);
 490              		.loc 1 109 34 is_stmt 1 discriminator 3 view .LVU139
 491 005c 0132     		adds	r2, r2, #1
 492              	.LVL18:
 493              	.L28:
 109:Core/Src/main.c ****       GPIOA->ODR &= ~(0b1 << 5);
 494              		.loc 1 109 28 discriminator 1 view .LVU140
 495 005e 9042     		cmp	r0, r2
 496 0060 F7D8     		bhi	.L29
 109:Core/Src/main.c ****       GPIOA->ODR &= ~(0b1 << 5);
ARM GAS  /tmp/ccJhjc0F.s 			page 12


 497              		.loc 1 109 28 is_stmt 0 discriminator 1 view .LVU141
 498              	.LBE3:
 111:Core/Src/main.c ****     }
 112:Core/Src/main.c ****     transmit_char(c);
 499              		.loc 1 112 5 is_stmt 1 view .LVU142
 500 0062 FFF7FEFF 		bl	transmit_char
 501              	.LVL19:
 502              		.loc 1 112 5 is_stmt 0 view .LVU143
 503              	.LBE2:
 106:Core/Src/main.c ****     GPIOA->ODR |= (0b1 << 5);
 504              		.loc 1 106 9 is_stmt 1 view .LVU144
 505              	.L30:
 106:Core/Src/main.c ****     GPIOA->ODR |= (0b1 << 5);
 506              		.loc 1 106 3 view .LVU145
 507              	.LBB5:
 107:Core/Src/main.c ****     int c = get_char();
 508              		.loc 1 107 5 view .LVU146
 107:Core/Src/main.c ****     int c = get_char();
 509              		.loc 1 107 10 is_stmt 0 view .LVU147
 510 0066 0A4A     		ldr	r2, .L32+24
 511 0068 5369     		ldr	r3, [r2, #20]
 107:Core/Src/main.c ****     int c = get_char();
 512              		.loc 1 107 16 view .LVU148
 513 006a 43F02003 		orr	r3, r3, #32
 514 006e 5361     		str	r3, [r2, #20]
 108:Core/Src/main.c ****     for (uint32_t i = 0; i < c; i++) {
 515              		.loc 1 108 5 is_stmt 1 view .LVU149
 108:Core/Src/main.c ****     for (uint32_t i = 0; i < c; i++) {
 516              		.loc 1 108 13 is_stmt 0 view .LVU150
 517 0070 FFF7FEFF 		bl	get_char
 518              	.LVL20:
 109:Core/Src/main.c ****       GPIOA->ODR &= ~(0b1 << 5);
 519              		.loc 1 109 5 is_stmt 1 view .LVU151
 520              	.LBB4:
 109:Core/Src/main.c ****       GPIOA->ODR &= ~(0b1 << 5);
 521              		.loc 1 109 10 view .LVU152
 109:Core/Src/main.c ****       GPIOA->ODR &= ~(0b1 << 5);
 522              		.loc 1 109 19 is_stmt 0 view .LVU153
 523 0074 0022     		movs	r2, #0
 109:Core/Src/main.c ****       GPIOA->ODR &= ~(0b1 << 5);
 524              		.loc 1 109 5 view .LVU154
 525 0076 F2E7     		b	.L28
 526              	.L33:
 527              		.align	2
 528              	.L32:
 529 0078 0048E801 		.word	32000000
 530 007c 00000000 		.word	SystemCoreClock
 531 0080 00000000 		.word	.LC0
 532 0084 10000000 		.word	.LC1
 533 0088 20000000 		.word	.LC2
 534 008c 30000000 		.word	.LC3
 535 0090 00000240 		.word	1073872896
 536              	.LBE4:
 537              	.LBE5:
 538              		.cfi_endproc
 539              	.LFE81:
 541              		.text
ARM GAS  /tmp/ccJhjc0F.s 			page 13


 542              	.Letext0:
 543              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 544              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 545              		.file 4 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l152xe.h"
 546              		.file 5 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/system_stm32l1xx.h"
 547              		.file 6 "/usr/arm-none-eabi/include/stdio.h"
 548              		.file 7 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc.h"
ARM GAS  /tmp/ccJhjc0F.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccJhjc0F.s:19     .text.transmit_char:0000000000000000 $t
     /tmp/ccJhjc0F.s:25     .text.transmit_char:0000000000000000 transmit_char
     /tmp/ccJhjc0F.s:53     .text.transmit_char:0000000000000010 $d
     /tmp/ccJhjc0F.s:58     .text.transmit_string:0000000000000000 $t
     /tmp/ccJhjc0F.s:64     .text.transmit_string:0000000000000000 transmit_string
     /tmp/ccJhjc0F.s:104    .text.get_char:0000000000000000 $t
     /tmp/ccJhjc0F.s:110    .text.get_char:0000000000000000 get_char
     /tmp/ccJhjc0F.s:136    .text.get_char:0000000000000010 $d
     /tmp/ccJhjc0F.s:141    .text.configure_RCC:0000000000000000 $t
     /tmp/ccJhjc0F.s:147    .text.configure_RCC:0000000000000000 configure_RCC
     /tmp/ccJhjc0F.s:289    .text.configure_RCC:00000000000000a4 $d
     /tmp/ccJhjc0F.s:295    .text.configure_GPIO:0000000000000000 $t
     /tmp/ccJhjc0F.s:301    .text.configure_GPIO:0000000000000000 configure_GPIO
     /tmp/ccJhjc0F.s:350    .text.configure_GPIO:0000000000000034 $d
     /tmp/ccJhjc0F.s:355    .text.configure_UART:0000000000000000 $t
     /tmp/ccJhjc0F.s:361    .text.configure_UART:0000000000000000 configure_UART
     /tmp/ccJhjc0F.s:385    .text.configure_UART:0000000000000014 $d
     /tmp/ccJhjc0F.s:390    .rodata.main.str1.4:0000000000000000 $d
     /tmp/ccJhjc0F.s:403    .text.main:0000000000000000 $t
     /tmp/ccJhjc0F.s:409    .text.main:0000000000000000 main
     /tmp/ccJhjc0F.s:529    .text.main:0000000000000078 $d

UNDEFINED SYMBOLS
SystemCoreClockUpdate
HAL_RCC_GetSysClockFreq
sprintf
SystemCoreClock
