$version Generated by VerilatedVcd $end
$date Wed Jul 24 16:15:20 2024
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire  1 # i_clk $end
  $var wire  1 $ i_rstn $end
  $var wire  5 % o_cnt [4:0] $end
  $scope module counter $end
   $var wire 32 & UPBND [31:0] $end
   $var wire  1 # i_clk $end
   $var wire  1 $ i_rstn $end
   $var wire  5 % o_cnt [4:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
b00000 %
b00000000000000000000000000011111 &
#1
0#
#2
1#
#3
0#
#4
1#
1$
b00001 %
#5
0#
#6
1#
b00010 %
#7
0#
#8
1#
b00011 %
#9
0#
#10
1#
b00100 %
#11
0#
#12
1#
b00101 %
#13
0#
#14
1#
b00110 %
#15
0#
#16
1#
b00111 %
#17
0#
#18
1#
b01000 %
#19
0#
#20
1#
b01001 %
#21
0#
#22
1#
b01010 %
#23
0#
#24
1#
b01011 %
#25
0#
#26
1#
b01100 %
#27
0#
#28
1#
b01101 %
#29
0#
#30
1#
b01110 %
#31
0#
#32
1#
b01111 %
#33
0#
#34
1#
b10000 %
#35
0#
#36
1#
b10001 %
#37
0#
#38
1#
b10010 %
#39
0#
#40
1#
b10011 %
#41
0#
#42
1#
b10100 %
#43
0#
#44
1#
b10101 %
#45
0#
#46
1#
b10110 %
#47
0#
#48
1#
b10111 %
#49
0#
