
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51 (git sha1 c4b519022, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

1. Executing Verilog-2005 frontend: /home/asic/workspace/lab3/runs/RUN_2025-05-12_19-01-35/tmp/3aeb413c26a1466ea71344408b9c364d.bb.v
Parsing SystemVerilog input from `/home/asic/workspace/lab3/runs/RUN_2025-05-12_19-01-35/tmp/3aeb413c26a1466ea71344408b9c364d.bb.v' to AST representation.
Generating RTLIL representation for module `\sky130_ef_sc_hd__decap_12'.
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_12'.
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_4'.
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a222oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__conb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_3'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__diode_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd1_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s2s_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s4s_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s6s_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fah_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcin_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcon_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_bleeder_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkbufkapwr_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_clkinvkapwr_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_12'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_3'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_6'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_decapkapwr_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso0n_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso0p_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso1n_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputiso1p_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_inputisolatch_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrc_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_isobufsrckapwr_16'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__macro_sparecell'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_0'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__probe_p_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__probec_p_8'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtn_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvpwrvgnd_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_4'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_1'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_2'.
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_4'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/asic/workspace/lab3/rtl/axi_fifo.sv
Parsing SystemVerilog input from `/home/asic/workspace/lab3/rtl/axi_fifo.sv' to AST representation.
Storing AST representation for module `$abstract\axi_fifo'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/asic/workspace/lab3/rtl/pixel_processor.sv
Parsing SystemVerilog input from `/home/asic/workspace/lab3/rtl/pixel_processor.sv' to AST representation.
Storing AST representation for module `$abstract\pixel_processor'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/asic/workspace/lab3/rtl/raster.sv
Parsing SystemVerilog input from `/home/asic/workspace/lab3/rtl/raster.sv' to AST representation.
Storing AST representation for module `$abstract\raster'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/asic/workspace/lab3/rtl/sim_mem.sv
Parsing SystemVerilog input from `/home/asic/workspace/lab3/rtl/sim_mem.sv' to AST representation.
Storing AST representation for module `$abstract\sim_mem'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/asic/workspace/lab3/rtl/tile_processor.sv
Parsing SystemVerilog input from `/home/asic/workspace/lab3/rtl/tile_processor.sv' to AST representation.
Storing AST representation for module `$abstract\tile_processor'.
Successfully finished Verilog frontend.

7. Executing HIERARCHY pass (managing design hierarchy).

8. Executing AST frontend in derive mode using pre-parsed AST for module `\raster'.
Generating RTLIL representation for module `\raster'.

8.1. Analyzing design hierarchy..
Top module:  \raster

8.2. Executing AST frontend in derive mode using pre-parsed AST for module `\pixel_processor'.
Generating RTLIL representation for module `\pixel_processor'.
Parameter \WIDTH = 307
Parameter \MIN_DEPTH = 4

8.3. Executing AST frontend in derive mode using pre-parsed AST for module `\axi_fifo'.
Parameter \WIDTH = 307
Parameter \MIN_DEPTH = 4
Generating RTLIL representation for module `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo'.

8.4. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_processor'.
Generating RTLIL representation for module `\tile_processor'.
Warning: Replacing memory \edges with list of registers. See /home/asic/workspace/lab3/rtl/tile_processor.sv:141

8.5. Analyzing design hierarchy..
Top module:  \raster
Used module:     \pixel_processor
Used module:     $paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo
Used module:     \tile_processor

8.6. Analyzing design hierarchy..
Top module:  \raster
Used module:     \pixel_processor
Used module:     $paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo
Used module:     \tile_processor
Removing unused module `$abstract\tile_processor'.
Removing unused module `$abstract\sim_mem'.
Removing unused module `$abstract\raster'.
Removing unused module `$abstract\pixel_processor'.
Removing unused module `$abstract\axi_fifo'.
Removed 5 unused modules.
Renaming module raster to raster.

9. Executing PROC pass (convert processes to netlists).

9.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$307'.
Cleaned up 2 empty switches.

9.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 8 switch rules as full_case in process $proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33 in module pixel_processor.
Marked 5 switch rules as full_case in process $proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:0$29 in module pixel_processor.
Marked 3 switch rules as full_case in process $proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$286 in module $paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.
Removed 1 dead cases from process $proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350 in module tile_processor.
Marked 2 switch rules as full_case in process $proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350 in module tile_processor.
Marked 3 switch rules as full_case in process $proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326 in module tile_processor.
Removed a total of 1 dead cases.

9.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 171 assignments to connections.

9.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$307'.
  Set init value: \data_out = 307'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  Set init value: \write_ptr = 3'000
  Set init value: \read_ptr = 3'000

9.5. Executing PROC_ARST pass (detect async resets in processes).

9.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~24 debug messages>

9.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
     1/195: $3\temp_edge_row_off[31:0]
     2/195: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:252$19.out[31:0]$219
     3/195: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:252$19.s_dx[31:0]$221
     4/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$21.out[31:0]$225
     5/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$21.in[15:0]$224
     6/195: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:252$19.s_dy[31:0]$220
     7/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$20.out[31:0]$223
     8/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$20.in[15:0]$222
     9/195: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:252$19.delta_i[31:0]$218
    10/195: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:250$16.out[31:0]$211
    11/195: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:250$16.s_dx[31:0]$213
    12/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$18.out[31:0]$217
    13/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$18.in[15:0]$216
    14/195: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:250$16.s_dy[31:0]$212
    15/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$17.out[31:0]$215
    16/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$17.in[15:0]$214
    17/195: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:250$16.delta_i[31:0]$210
    18/195: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:248$13.out[31:0]$203
    19/195: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:248$13.s_dx[31:0]$205
    20/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$15.out[31:0]$209
    21/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$15.in[15:0]$208
    22/195: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:248$13.s_dy[31:0]$204
    23/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$14.out[31:0]$207
    24/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$14.in[15:0]$206
    25/195: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:248$13.delta_i[31:0]$202
    26/195: $3\temp_z_row_off[31:0]
    27/195: $3\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.out[31:0]$195
    28/195: $3\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.dzdy_ext[31:0]$197
    29/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:381$12.out[31:0]$201
    30/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:381$12.in[15:0]$200
    31/195: $3\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.dzdx_ext[31:0]$196
    32/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:380$11.out[31:0]$199
    33/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:380$11.in[15:0]$198
    34/195: $3\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.dzdy[15:0]$194
    35/195: $3\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.dzdx[15:0]$193
    36/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$28.out[31:0]$239
    37/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$28.in[15:0]$238
    38/195: $3\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:268$27.out[31:0]$237
    39/195: $3\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:268$27.delta_i[31:0]$236
    40/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$26.out[31:0]$235
    41/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$26.in[15:0]$234
    42/195: $3\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:266$25.out[31:0]$233
    43/195: $3\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:266$25.delta_i[31:0]$232
    44/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$24.out[31:0]$231
    45/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$24.in[15:0]$230
    46/195: $3\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:264$23.out[31:0]$229
    47/195: $3\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:264$23.delta_i[31:0]$228
    48/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:260$22.out[31:0]$227
    49/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:260$22.in[15:0]$226
    50/195: $3\temp_edge_col_off[31:0]
    51/195: $3\temp_z_col_off[31:0]
    52/195: $3\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:190$9.out[31:0]$183 [31:16]
    53/195: $0\prev_coord_position[31:0] [31:16]
    54/195: $3\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:190$9.out[31:0]$183 [15:0]
    55/195: $3\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:190$9.in[18:0]$182
    56/195: $2\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:190$9.out[31:0]$134
    57/195: $2\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:190$9.in[18:0]$133
    58/195: $2\temp_coord[31:0]
    59/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$28.out[31:0]$181
    60/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$28.in[15:0]$180
    61/195: $2\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:268$27.out[31:0]$179
    62/195: $2\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:268$27.delta_i[31:0]$178
    63/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$26.out[31:0]$177
    64/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$26.in[15:0]$176
    65/195: $2\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:266$25.out[31:0]$175
    66/195: $2\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:266$25.delta_i[31:0]$174
    67/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$24.out[31:0]$173
    68/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$24.in[15:0]$172
    69/195: $2\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:264$23.out[31:0]$171
    70/195: $2\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:264$23.delta_i[31:0]$170
    71/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:260$22.out[31:0]$169
    72/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:260$22.in[15:0]$168
    73/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$21.out[31:0]$167
    74/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$21.in[15:0]$166
    75/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$20.out[31:0]$165
    76/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$20.in[15:0]$164
    77/195: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:252$19.s_dx[31:0]$163
    78/195: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:252$19.s_dy[31:0]$162
    79/195: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:252$19.out[31:0]$161
    80/195: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:252$19.delta_i[31:0]$160
    81/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$18.out[31:0]$159
    82/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$18.in[15:0]$158
    83/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$17.out[31:0]$157
    84/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$17.in[15:0]$156
    85/195: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:250$16.s_dx[31:0]$155
    86/195: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:250$16.s_dy[31:0]$154
    87/195: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:250$16.out[31:0]$153
    88/195: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:250$16.delta_i[31:0]$152
    89/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$15.out[31:0]$151
    90/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$15.in[15:0]$150
    91/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$14.out[31:0]$149
    92/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$14.in[15:0]$148
    93/195: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:248$13.s_dx[31:0]$147
    94/195: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:248$13.s_dy[31:0]$146
    95/195: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:248$13.out[31:0]$145
    96/195: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:248$13.delta_i[31:0]$144
    97/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:381$12.out[31:0]$143
    98/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:381$12.in[15:0]$142
    99/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:380$11.out[31:0]$141
   100/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:380$11.in[15:0]$140
   101/195: $2\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.dzdy_ext[31:0]$139
   102/195: $2\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.dzdx_ext[31:0]$138
   103/195: $2\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.out[31:0]$137
   104/195: $2\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.dzdy[15:0]$136
   105/195: $2\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.dzdx[15:0]$135
   106/195: $2\temp_edge_col_off[31:0]
   107/195: $2\temp_z_col_off[31:0]
   108/195: $2\temp_edge_row_off[31:0]
   109/195: $2\temp_z_row_off[31:0]
   110/195: $0\present_state[1:0]
   111/195: $0\metadata[18:0] [10:5]
   112/195: $0\metadata[18:0] [4:0]
   113/195: $0\metadata[18:0] [18:11]
   114/195: $0\delta_2[31:0] [15:0]
   115/195: $0\delta_1[31:0] [15:0]
   116/195: $0\delta_0[31:0] [15:0]
   117/195: $3\temp_coord[31:0]
   118/195: $0\coord_position[31:0] [15:0]
   119/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$28.in[15:0]$131
   120/195: $1\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:268$27.out[31:0]$130
   121/195: $1\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:268$27.delta_i[31:0]$129
   122/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$26.out[31:0]$128
   123/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$26.in[15:0]$127
   124/195: $1\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:266$25.out[31:0]$126
   125/195: $1\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:266$25.delta_i[31:0]$125
   126/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$24.out[31:0]$124
   127/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$24.in[15:0]$123
   128/195: $1\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:264$23.out[31:0]$122
   129/195: $1\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:264$23.delta_i[31:0]$121
   130/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:260$22.out[31:0]$120
   131/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:260$22.in[15:0]$119
   132/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$21.out[31:0]$118
   133/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$21.in[15:0]$117
   134/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$20.out[31:0]$116
   135/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$20.in[15:0]$115
   136/195: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:252$19.s_dx[31:0]$114
   137/195: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:252$19.s_dy[31:0]$113
   138/195: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:252$19.out[31:0]$112
   139/195: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:252$19.delta_i[31:0]$111
   140/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$18.out[31:0]$110
   141/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$18.in[15:0]$109
   142/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$17.out[31:0]$108
   143/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$17.in[15:0]$107
   144/195: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:250$16.s_dx[31:0]$106
   145/195: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:250$16.s_dy[31:0]$105
   146/195: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:250$16.out[31:0]$104
   147/195: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:250$16.delta_i[31:0]$103
   148/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$15.out[31:0]$102
   149/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$15.in[15:0]$101
   150/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$14.out[31:0]$100
   151/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$14.in[15:0]$99
   152/195: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:248$13.s_dx[31:0]$98
   153/195: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:248$13.s_dy[31:0]$97
   154/195: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:248$13.out[31:0]$96
   155/195: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:248$13.delta_i[31:0]$95
   156/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:381$12.out[31:0]$94
   157/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:381$12.in[15:0]$93
   158/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:380$11.out[31:0]$92
   159/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:380$11.in[15:0]$91
   160/195: $1\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.dzdy_ext[31:0]$90
   161/195: $1\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.dzdx_ext[31:0]$89
   162/195: $1\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.out[31:0]$88
   163/195: $1\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.dzdy[15:0]$87
   164/195: $1\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.dzdx[15:0]$86
   165/195: $1\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:190$9.out[31:0]$85
   166/195: $1\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:190$9.in[18:0]$84
   167/195: $1\temp_edge_col_off[31:0]
   168/195: $1\temp_z_col_off[31:0]
   169/195: $1\temp_edge_row_off[31:0]
   170/195: $1\temp_z_row_off[31:0]
   171/195: $1\temp_coord[31:0]
   172/195: $0\z_current[31:0]
   173/195: $0\dzdy[15:0]
   174/195: $0\dzdx[15:0]
   175/195: $0\delta_2[31:0] [31:16]
   176/195: $0\edge_2[31:0]
   177/195: $0\edge_1[31:0]
   178/195: $0\edge_0[31:0]
   179/195: $0\delta_1[31:0] [31:16]
   180/195: $0\delta_0[31:0] [31:16]
   181/195: $0\prev_coord_position[31:0] [15:0]
   182/195: $0\addr_position[7:0]
   183/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$28.out[31:0]$132
   184/195: $0\coord_position[31:0] [31:16]
   185/195: $0\pixel_out_y[15:0]
   186/195: $0\pixel_out_x[15:0]
   187/195: $0\color_out[7:0]
   188/195: $0\vld_out[0:0]
   189/195: $0\rdy_in[0:0]
   190/195: $0\color_buffer_write_addr[7:0]
   191/195: $0\color_buffer_data_out[7:0]
   192/195: $0\color_buffer_write_en[0:0]
   193/195: $0\z_buffer_write_addr[7:0]
   194/195: $0\z_buffer_data_out[31:0]
   195/195: $0\z_buffer_write_en[0:0]
Creating decoders for process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:0$29'.
     1/5: $5\next_state[1:0]
     2/5: $4\next_state[1:0]
     3/5: $3\next_state[1:0]
     4/5: $2\next_state[1:0]
     5/5: $1\next_state[1:0]
Creating decoders for process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$307'.
Creating decoders for process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$286'.
     1/11: $2\next_read_ptr[2:0]
     2/11: $2$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$297
     3/11: $2$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_DATA[306:0]$296
     4/11: $2$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_ADDR[1:0]$295
     5/11: $1$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$293
     6/11: $1$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_DATA[306:0]$292
     7/11: $1$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_ADDR[1:0]$291
     8/11: $1\next_read_ptr[2:0]
     9/11: $0\read_ptr[2:0]
    10/11: $0\write_ptr[2:0]
    11/11: $0\data_out[306:0]
Creating decoders for process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$280'.
Creating decoders for process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
     1/167: $2\temp_edge_i[31:0]
     2/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.out[31:0]$487
     3/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.temp_y_mult[31:0]$491
     4/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.temp_x_mult[31:0]$490
     5/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.temp_y_sub[15:0]$489
     6/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.temp_x_sub[15:0]$488
     7/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.delta_i[47:0]$486
     8/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.v_i[47:0]$485
     9/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.start[47:0]$484
    10/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.out[31:0]$479
    11/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.temp_y_mult[31:0]$483
    12/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.temp_x_mult[31:0]$482
    13/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.temp_y_sub[15:0]$481
    14/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.temp_x_sub[15:0]$480
    15/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.delta_i[47:0]$478
    16/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.v_i[47:0]$477
    17/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.start[47:0]$476
    18/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.out[31:0]$471
    19/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.temp_y_mult[31:0]$475
    20/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.temp_x_mult[31:0]$474
    21/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.temp_y_sub[15:0]$473
    22/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.temp_x_sub[15:0]$472
    23/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.delta_i[47:0]$470
    24/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.v_i[47:0]$469
    25/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.start[47:0]$468
    26/167: $0\abs_pos[47:0] [47:32]
    27/167: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.y_component[31:0]$523
    28/167: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.x_component[31:0]$522
    29/167: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.delta_y[15:0]$521
    30/167: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.delta_x[15:0]$520
    31/167: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.out[31:0]$519
    32/167: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.dzdy[15:0]$518
    33/167: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.dzdx[15:0]$517
    34/167: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.abs_pos[47:0]$516
    35/167: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.v_0[47:0]$515
    36/167: $2\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:216$324.div_result_dz[31:0]$514
    37/167: $2\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:216$324.out[15:0]$513
    38/167: $2\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:216$324.c[31:0]$512
    39/167: $2\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:216$324.dz_undiv[31:0]$511
    40/167: $2\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:214$323.div_result_dz[31:0]$510
    41/167: $2\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:214$323.out[15:0]$509
    42/167: $2\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:214$323.c[31:0]$508
    43/167: $2\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:214$323.dz_undiv[31:0]$507
    44/167: $2\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$322.temp_y0x2_mult[31:0]$506
    45/167: $2\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$322.temp_x0y2_mult[31:0]$505
    46/167: $2\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$322.out[31:0]$504
    47/167: $2\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$322.delta_2[47:0]$503
    48/167: $2\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$322.delta_0[47:0]$502
    49/167: $2\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:206$321.temp_x0z2_mult[31:0]$501
    50/167: $2\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:206$321.temp_z0x2_mult[31:0]$500
    51/167: $2\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:206$321.out[31:0]$499
    52/167: $2\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:206$321.delta_2[47:0]$498
    53/167: $2\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:206$321.delta_0[47:0]$497
    54/167: $2\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:204$320.temp_z0y2_mult[31:0]$496
    55/167: $2\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:204$320.temp_y0z2_mult[31:0]$495
    56/167: $2\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:204$320.out[31:0]$494
    57/167: $2\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:204$320.delta_2[47:0]$493
    58/167: $2\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:204$320.delta_0[47:0]$492
    59/167: $2\temp_dzdy[15:0]
    60/167: $2\temp_dzdx[15:0]
    61/167: $2\temp_z[31:0]
    62/167: $2\temp_coeff_c[31:0]
    63/167: $2\temp_coeff_b[31:0]
    64/167: $2\temp_coeff_a[31:0]
    65/167: $0\present_state[31:0]
    66/167: $0\metadata[18:0] [10:5]
    67/167: $0\metadata[18:0] [4:0]
    68/167: $0\metadata[18:0] [18:11]
    69/167: $0\abs_pos[47:0] [15:0]
    70/167: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.z_component[31:0]$524
    71/167: $0\abs_pos[47:0] [31:16]
    72/167: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.y_component[31:0]$466
    73/167: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.x_component[31:0]$465
    74/167: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.delta_y[15:0]$464
    75/167: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.delta_x[15:0]$463
    76/167: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.out[31:0]$462
    77/167: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.dzdy[15:0]$461
    78/167: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.dzdx[15:0]$460
    79/167: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.abs_pos[47:0]$459
    80/167: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.v_0[47:0]$458
    81/167: $1\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:216$324.div_result_dz[31:0]$457
    82/167: $1\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:216$324.out[15:0]$456
    83/167: $1\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:216$324.c[31:0]$455
    84/167: $1\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:216$324.dz_undiv[31:0]$454
    85/167: $1\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:214$323.div_result_dz[31:0]$453
    86/167: $1\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:214$323.out[15:0]$452
    87/167: $1\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:214$323.c[31:0]$451
    88/167: $1\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:214$323.dz_undiv[31:0]$450
    89/167: $1\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$322.temp_y0x2_mult[31:0]$449
    90/167: $1\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$322.temp_x0y2_mult[31:0]$448
    91/167: $1\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$322.out[31:0]$447
    92/167: $1\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$322.delta_2[47:0]$446
    93/167: $1\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$322.delta_0[47:0]$445
    94/167: $1\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:206$321.temp_x0z2_mult[31:0]$444
    95/167: $1\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:206$321.temp_z0x2_mult[31:0]$443
    96/167: $1\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:206$321.out[31:0]$442
    97/167: $1\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:206$321.delta_2[47:0]$441
    98/167: $1\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:206$321.delta_0[47:0]$440
    99/167: $1\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:204$320.temp_z0y2_mult[31:0]$439
   100/167: $1\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:204$320.temp_y0z2_mult[31:0]$438
   101/167: $1\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:204$320.out[31:0]$437
   102/167: $1\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:204$320.delta_2[47:0]$436
   103/167: $1\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:204$320.delta_0[47:0]$435
   104/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.temp_y_mult[31:0]$434
   105/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.temp_x_mult[31:0]$433
   106/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.temp_y_sub[15:0]$432
   107/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.temp_x_sub[15:0]$431
   108/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.out[31:0]$430
   109/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.delta_i[47:0]$429
   110/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.v_i[47:0]$428
   111/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.start[47:0]$427
   112/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.temp_y_mult[31:0]$426
   113/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.temp_x_mult[31:0]$425
   114/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.temp_y_sub[15:0]$424
   115/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.temp_x_sub[15:0]$423
   116/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.out[31:0]$422
   117/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.delta_i[47:0]$421
   118/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.v_i[47:0]$420
   119/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.start[47:0]$419
   120/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.temp_y_mult[31:0]$418
   121/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.temp_x_mult[31:0]$417
   122/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.temp_y_sub[15:0]$416
   123/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.temp_x_sub[15:0]$415
   124/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.out[31:0]$414
   125/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.delta_i[47:0]$413
   126/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.v_i[47:0]$412
   127/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.start[47:0]$411
   128/167: $1\temp_dzdy[15:0]
   129/167: $1\temp_dzdx[15:0]
   130/167: $1\temp_z[31:0]
   131/167: $1\temp_coeff_c[31:0]
   132/167: $1\temp_coeff_b[31:0]
   133/167: $1\temp_coeff_a[31:0]
   134/167: $1\temp_edge_i[31:0]
   135/167: $0\edges[2][31:0]
   136/167: $0\edges[1][31:0]
   137/167: $0\edges[0][31:0]
   138/167: $0\coeff_C[31:0]
   139/167: $0\coeff_B[31:0]
   140/167: $0\coeff_A[31:0]
   141/167: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.z_component[31:0]$467
   142/167: $0\z_current[31:0]
   143/167: $0\dzdy[15:0]
   144/167: $0\dzdx[15:0]
   145/167: $1$fordecl_block$7.i[31:0]$410
   146/167: $0\delta_2[47:0]
   147/167: $0\delta_1[47:0]
   148/167: $0\delta_0[47:0]
   149/167: $0\out_z_current[31:0]
   150/167: $0\out_dzdy[15:0]
   151/167: $0\out_dzdx[15:0]
   152/167: $0\out_tile_y[4:0]
   153/167: $0\out_tile_x[5:0]
   154/167: $0\out_color[7:0]
   155/167: $0\out_edge_2[31:0]
   156/167: $0\out_edge_1[31:0]
   157/167: $0\out_edge_0[31:0]
   158/167: $0\out_delta_2_y[15:0]
   159/167: $0\out_delta_2_x[15:0]
   160/167: $0\out_delta_1_y[15:0]
   161/167: $0\out_delta_1_x[15:0]
   162/167: $0\out_delta_0_y[15:0]
   163/167: $0\out_delta_0_x[15:0]
   164/167: $0\out_abs_pos_y[15:0]
   165/167: $0\out_abs_pos_x[15:0]
   166/167: $0\vld_out[0:0]
   167/167: $0\rdy_in[0:0]
Creating decoders for process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
     1/3: $3\next_state[31:0]
     2/3: $2\next_state[31:0]
     3/3: $1\next_state[31:0]

9.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\pixel_processor.\next_state' from process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:0$29'.
No latch inferred for signal `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$fordecl_block$1.i' from process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$307'.
No latch inferred for signal `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:30$275_EN' from process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$307'.
No latch inferred for signal `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:30$276_EN' from process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$307'.
No latch inferred for signal `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:30$277_EN' from process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$307'.
No latch inferred for signal `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:30$278_EN' from process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$307'.
No latch inferred for signal `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.\rdy_in' from process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$280'.
No latch inferred for signal `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.\vld_out' from process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$280'.
No latch inferred for signal `\tile_processor.\next_state' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\temp_start' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\temp_delta_0' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\temp_delta_1' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\temp_delta_2' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\v0' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\v1' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\v2' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\zero' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\tile_to_coord$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:87$313.tile_x' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\tile_to_coord$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:87$313.tile_y' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\tile_to_coord$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:87$313.out' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:89$314.a' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:89$314.b' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:89$314.out' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:90$315.a' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:90$315.b' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:90$315.out' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:91$316.a' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:91$316.b' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:91$316.out' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.

9.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\pixel_processor.\z_buffer_write_en' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3330' with positive edge clock.
Creating register for signal `\pixel_processor.\z_buffer_data_out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3331' with positive edge clock.
Creating register for signal `\pixel_processor.\z_buffer_write_addr' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3332' with positive edge clock.
Creating register for signal `\pixel_processor.\color_buffer_write_en' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3333' with positive edge clock.
Creating register for signal `\pixel_processor.\color_buffer_data_out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3334' with positive edge clock.
Creating register for signal `\pixel_processor.\color_buffer_write_addr' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3335' with positive edge clock.
Creating register for signal `\pixel_processor.\rdy_in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3336' with positive edge clock.
Creating register for signal `\pixel_processor.\vld_out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3337' with positive edge clock.
Creating register for signal `\pixel_processor.\color_out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3338' with positive edge clock.
Creating register for signal `\pixel_processor.\pixel_out_x' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3339' with positive edge clock.
Creating register for signal `\pixel_processor.\pixel_out_y' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3340' with positive edge clock.
Creating register for signal `\pixel_processor.\present_state' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3341' with positive edge clock.
Creating register for signal `\pixel_processor.\prev_coord_position' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3342' with positive edge clock.
Creating register for signal `\pixel_processor.\coord_position' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3343' with positive edge clock.
Creating register for signal `\pixel_processor.\addr_position' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3344' with positive edge clock.
Creating register for signal `\pixel_processor.\delta_0' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3345' with positive edge clock.
Creating register for signal `\pixel_processor.\delta_1' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3346' with positive edge clock.
Creating register for signal `\pixel_processor.\delta_2' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3347' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_0' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3348' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_1' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3349' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_2' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3350' with positive edge clock.
Creating register for signal `\pixel_processor.\metadata' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3351' with positive edge clock.
Creating register for signal `\pixel_processor.\dzdx' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3352' with positive edge clock.
Creating register for signal `\pixel_processor.\dzdy' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3353' with positive edge clock.
Creating register for signal `\pixel_processor.\z_current' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3354' with positive edge clock.
Creating register for signal `\pixel_processor.\temp_coord' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3355' with positive edge clock.
Creating register for signal `\pixel_processor.\temp_z_row_off' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3356' with positive edge clock.
Creating register for signal `\pixel_processor.\temp_edge_row_off' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3357' with positive edge clock.
Creating register for signal `\pixel_processor.\temp_z_col_off' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3358' with positive edge clock.
Creating register for signal `\pixel_processor.\temp_edge_col_off' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3359' with positive edge clock.
Creating register for signal `\pixel_processor.\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:190$9.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3360' with positive edge clock.
Creating register for signal `\pixel_processor.\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:190$9.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3361' with positive edge clock.
Creating register for signal `\pixel_processor.\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.dzdx' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3362' with positive edge clock.
Creating register for signal `\pixel_processor.\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.dzdy' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3363' with positive edge clock.
Creating register for signal `\pixel_processor.\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3364' with positive edge clock.
Creating register for signal `\pixel_processor.\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.dzdx_ext' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3365' with positive edge clock.
Creating register for signal `\pixel_processor.\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.dzdy_ext' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3366' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:380$11.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3367' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:380$11.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3368' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:381$12.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3369' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:381$12.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3370' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:248$13.delta_i' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3371' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:248$13.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3372' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:248$13.s_dy' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3373' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:248$13.s_dx' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3374' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$14.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3375' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$14.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3376' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$15.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3377' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$15.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3378' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:250$16.delta_i' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3379' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:250$16.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3380' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:250$16.s_dy' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3381' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:250$16.s_dx' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3382' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$17.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3383' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$17.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3384' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$18.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3385' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$18.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3386' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:252$19.delta_i' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3387' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:252$19.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3388' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:252$19.s_dy' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3389' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:252$19.s_dx' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3390' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$20.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3391' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$20.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3392' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$21.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3393' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$21.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3394' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:260$22.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3395' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:260$22.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3396' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:264$23.delta_i' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3397' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:264$23.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3398' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$24.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3399' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$24.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3400' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:266$25.delta_i' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3401' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:266$25.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3402' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$26.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3403' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$26.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3404' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:268$27.delta_i' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3405' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:268$27.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3406' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$28.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3407' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$28.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3408' with positive edge clock.
Creating register for signal `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.\data_out' using process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$286'.
  created $dff cell `$procdff$3409' with positive edge clock.
Creating register for signal `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.\write_ptr' using process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$286'.
  created $dff cell `$procdff$3410' with positive edge clock.
Creating register for signal `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.\read_ptr' using process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$286'.
  created $dff cell `$procdff$3411' with positive edge clock.
Creating register for signal `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.\next_read_ptr' using process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$286'.
  created $dff cell `$procdff$3412' with positive edge clock.
Creating register for signal `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_ADDR' using process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$286'.
  created $dff cell `$procdff$3413' with positive edge clock.
Creating register for signal `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_DATA' using process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$286'.
  created $dff cell `$procdff$3414' with positive edge clock.
Creating register for signal `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN' using process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$286'.
  created $dff cell `$procdff$3415' with positive edge clock.
Creating register for signal `\tile_processor.\rdy_in' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3416' with positive edge clock.
Creating register for signal `\tile_processor.\vld_out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3417' with positive edge clock.
Creating register for signal `\tile_processor.\out_abs_pos_x' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3418' with positive edge clock.
Creating register for signal `\tile_processor.\out_abs_pos_y' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3419' with positive edge clock.
Creating register for signal `\tile_processor.\out_delta_0_x' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3420' with positive edge clock.
Creating register for signal `\tile_processor.\out_delta_0_y' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3421' with positive edge clock.
Creating register for signal `\tile_processor.\out_delta_1_x' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3422' with positive edge clock.
Creating register for signal `\tile_processor.\out_delta_1_y' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3423' with positive edge clock.
Creating register for signal `\tile_processor.\out_delta_2_x' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3424' with positive edge clock.
Creating register for signal `\tile_processor.\out_delta_2_y' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3425' with positive edge clock.
Creating register for signal `\tile_processor.\out_edge_0' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3426' with positive edge clock.
Creating register for signal `\tile_processor.\out_edge_1' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3427' with positive edge clock.
Creating register for signal `\tile_processor.\out_edge_2' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3428' with positive edge clock.
Creating register for signal `\tile_processor.\out_color' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3429' with positive edge clock.
Creating register for signal `\tile_processor.\out_tile_x' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3430' with positive edge clock.
Creating register for signal `\tile_processor.\out_tile_y' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3431' with positive edge clock.
Creating register for signal `\tile_processor.\out_dzdx' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3432' with positive edge clock.
Creating register for signal `\tile_processor.\out_dzdy' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3433' with positive edge clock.
Creating register for signal `\tile_processor.\out_z_current' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3434' with positive edge clock.
Creating register for signal `\tile_processor.\present_state' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3435' with positive edge clock.
Creating register for signal `\tile_processor.\delta_0' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3436' with positive edge clock.
Creating register for signal `\tile_processor.\delta_1' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3437' with positive edge clock.
Creating register for signal `\tile_processor.\delta_2' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3438' with positive edge clock.
Creating register for signal `\tile_processor.\metadata' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3439' with positive edge clock.
Creating register for signal `\tile_processor.\dzdx' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3440' with positive edge clock.
Creating register for signal `\tile_processor.\dzdy' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3441' with positive edge clock.
Creating register for signal `\tile_processor.\z_current' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3442' with positive edge clock.
Creating register for signal `\tile_processor.\temp_edge_i' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3443' with positive edge clock.
Creating register for signal `\tile_processor.\temp_coeff_a' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3444' with positive edge clock.
Creating register for signal `\tile_processor.\temp_coeff_b' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3445' with positive edge clock.
Creating register for signal `\tile_processor.\temp_coeff_c' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3446' with positive edge clock.
Creating register for signal `\tile_processor.\temp_z' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3447' with positive edge clock.
Creating register for signal `\tile_processor.\temp_dzdx' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3448' with positive edge clock.
Creating register for signal `\tile_processor.\temp_dzdy' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3449' with positive edge clock.
Creating register for signal `\tile_processor.\abs_pos' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3450' with positive edge clock.
Creating register for signal `\tile_processor.\coeff_A' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3451' with positive edge clock.
Creating register for signal `\tile_processor.\coeff_B' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3452' with positive edge clock.
Creating register for signal `\tile_processor.\coeff_C' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3453' with positive edge clock.
Creating register for signal `\tile_processor.$fordecl_block$7.i' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3454' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.start' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3455' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.v_i' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3456' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.delta_i' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3457' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3458' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.temp_x_sub' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3459' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.temp_y_sub' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3460' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.temp_x_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3461' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.temp_y_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3462' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.start' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3463' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.v_i' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3464' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.delta_i' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3465' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3466' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.temp_x_sub' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3467' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.temp_y_sub' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3468' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.temp_x_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3469' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.temp_y_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3470' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.start' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3471' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.v_i' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3472' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.delta_i' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3473' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3474' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.temp_x_sub' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3475' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.temp_y_sub' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3476' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.temp_x_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3477' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.temp_y_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3478' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:204$320.delta_0' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3479' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:204$320.delta_2' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3480' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:204$320.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3481' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:204$320.temp_y0z2_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3482' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:204$320.temp_z0y2_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3483' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:206$321.delta_0' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3484' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:206$321.delta_2' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3485' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:206$321.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3486' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:206$321.temp_z0x2_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3487' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:206$321.temp_x0z2_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3488' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$322.delta_0' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3489' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$322.delta_2' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3490' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$322.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3491' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$322.temp_x0y2_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3492' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$322.temp_y0x2_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3493' with positive edge clock.
Creating register for signal `\tile_processor.\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:214$323.dz_undiv' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3494' with positive edge clock.
Creating register for signal `\tile_processor.\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:214$323.c' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3495' with positive edge clock.
Creating register for signal `\tile_processor.\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:214$323.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3496' with positive edge clock.
Creating register for signal `\tile_processor.\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:214$323.div_result_dz' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3497' with positive edge clock.
Creating register for signal `\tile_processor.\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:216$324.dz_undiv' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3498' with positive edge clock.
Creating register for signal `\tile_processor.\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:216$324.c' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3499' with positive edge clock.
Creating register for signal `\tile_processor.\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:216$324.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3500' with positive edge clock.
Creating register for signal `\tile_processor.\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:216$324.div_result_dz' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3501' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.v_0' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3502' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.abs_pos' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3503' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.dzdx' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3504' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.dzdy' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3505' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3506' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.delta_x' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3507' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.delta_y' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3508' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.x_component' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3509' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.y_component' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3510' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.z_component' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3511' with positive edge clock.
Creating register for signal `\tile_processor.\edges[0]' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3512' with positive edge clock.
Creating register for signal `\tile_processor.\edges[1]' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3513' with positive edge clock.
Creating register for signal `\tile_processor.\edges[2]' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3514' with positive edge clock.

9.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

9.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 9 empty switches in `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
Removing empty process `pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
Found and cleaned up 5 empty switches in `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:0$29'.
Removing empty process `pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:0$29'.
Removing empty process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$307'.
Found and cleaned up 4 empty switches in `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$286'.
Removing empty process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$286'.
Removing empty process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$280'.
Found and cleaned up 3 empty switches in `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
Removing empty process `tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
Found and cleaned up 3 empty switches in `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
Removing empty process `tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
Cleaned up 24 empty switches.

9.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.
Optimizing module pixel_processor.
<suppressed ~239 debug messages>
Optimizing module $paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.
<suppressed ~12 debug messages>
Optimizing module tile_processor.
<suppressed ~210 debug messages>

10. Executing FLATTEN pass (flatten design).
Deleting now unused module pixel_processor.
Deleting now unused module $paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.
Deleting now unused module tile_processor.
<suppressed ~3 debug messages>

11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 843 unused cells and 2011 unused wires.
<suppressed ~1079 debug messages>
