Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Aug 27 20:49:19 2023
| Host         : SlurpeeStudio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (29)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: c/clk_o_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (29)
-------------------------------------------------
 There are 29 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.032        0.000                      0                   55        0.185        0.000                      0                   55        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.032        0.000                      0                   55        0.185        0.000                      0                   55        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.032ns  (required time - arrival time)
  Source:                 c/accum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/accum_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 0.694ns (19.548%)  route 2.856ns (80.452%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.592ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.433     4.592    c/clk
    SLICE_X65Y15         FDRE                                         r  c/accum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.379     4.971 r  c/accum_reg[7]/Q
                         net (fo=3, routed)           0.584     5.555    c/accum_reg[7]
    SLICE_X64Y15         LUT4 (Prop_lut4_I0_O)        0.105     5.660 r  c/accum[0]_i_7/O
                         net (fo=1, routed)           0.921     6.581    c/accum[0]_i_7_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I2_O)        0.105     6.686 f  c/accum[0]_i_4/O
                         net (fo=1, routed)           0.652     7.338    c/accum[0]_i_4_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.105     7.443 r  c/accum[0]_i_1/O
                         net (fo=27, routed)          0.700     8.142    c/clear
    SLICE_X65Y20         FDRE                                         r  c/accum_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.321    14.321    c/clk
    SLICE_X65Y20         FDRE                                         r  c/accum_reg[24]/C
                         clock pessimism              0.241    14.562    
                         clock uncertainty           -0.035    14.527    
    SLICE_X65Y20         FDRE (Setup_fdre_C_R)       -0.352    14.175    c/accum_reg[24]
  -------------------------------------------------------------------
                         required time                         14.175    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  6.032    

Slack (MET) :             6.032ns  (required time - arrival time)
  Source:                 c/accum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/accum_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 0.694ns (19.548%)  route 2.856ns (80.452%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.592ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.433     4.592    c/clk
    SLICE_X65Y15         FDRE                                         r  c/accum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.379     4.971 r  c/accum_reg[7]/Q
                         net (fo=3, routed)           0.584     5.555    c/accum_reg[7]
    SLICE_X64Y15         LUT4 (Prop_lut4_I0_O)        0.105     5.660 r  c/accum[0]_i_7/O
                         net (fo=1, routed)           0.921     6.581    c/accum[0]_i_7_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I2_O)        0.105     6.686 f  c/accum[0]_i_4/O
                         net (fo=1, routed)           0.652     7.338    c/accum[0]_i_4_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.105     7.443 r  c/accum[0]_i_1/O
                         net (fo=27, routed)          0.700     8.142    c/clear
    SLICE_X65Y20         FDRE                                         r  c/accum_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.321    14.321    c/clk
    SLICE_X65Y20         FDRE                                         r  c/accum_reg[25]/C
                         clock pessimism              0.241    14.562    
                         clock uncertainty           -0.035    14.527    
    SLICE_X65Y20         FDRE (Setup_fdre_C_R)       -0.352    14.175    c/accum_reg[25]
  -------------------------------------------------------------------
                         required time                         14.175    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  6.032    

Slack (MET) :             6.032ns  (required time - arrival time)
  Source:                 c/accum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/accum_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 0.694ns (19.548%)  route 2.856ns (80.452%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.321ns = ( 14.321 - 10.000 ) 
    Source Clock Delay      (SCD):    4.592ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.433     4.592    c/clk
    SLICE_X65Y15         FDRE                                         r  c/accum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.379     4.971 r  c/accum_reg[7]/Q
                         net (fo=3, routed)           0.584     5.555    c/accum_reg[7]
    SLICE_X64Y15         LUT4 (Prop_lut4_I0_O)        0.105     5.660 r  c/accum[0]_i_7/O
                         net (fo=1, routed)           0.921     6.581    c/accum[0]_i_7_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I2_O)        0.105     6.686 f  c/accum[0]_i_4/O
                         net (fo=1, routed)           0.652     7.338    c/accum[0]_i_4_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.105     7.443 r  c/accum[0]_i_1/O
                         net (fo=27, routed)          0.700     8.142    c/clear
    SLICE_X65Y20         FDRE                                         r  c/accum_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.321    14.321    c/clk
    SLICE_X65Y20         FDRE                                         r  c/accum_reg[26]/C
                         clock pessimism              0.241    14.562    
                         clock uncertainty           -0.035    14.527    
    SLICE_X65Y20         FDRE (Setup_fdre_C_R)       -0.352    14.175    c/accum_reg[26]
  -------------------------------------------------------------------
                         required time                         14.175    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  6.032    

Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 c/accum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/accum_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.694ns (19.863%)  route 2.800ns (80.137%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 14.326 - 10.000 ) 
    Source Clock Delay      (SCD):    4.592ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.433     4.592    c/clk
    SLICE_X65Y15         FDRE                                         r  c/accum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.379     4.971 r  c/accum_reg[7]/Q
                         net (fo=3, routed)           0.584     5.555    c/accum_reg[7]
    SLICE_X64Y15         LUT4 (Prop_lut4_I0_O)        0.105     5.660 r  c/accum[0]_i_7/O
                         net (fo=1, routed)           0.921     6.581    c/accum[0]_i_7_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I2_O)        0.105     6.686 f  c/accum[0]_i_4/O
                         net (fo=1, routed)           0.652     7.338    c/accum[0]_i_4_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.105     7.443 r  c/accum[0]_i_1/O
                         net (fo=27, routed)          0.643     8.086    c/clear
    SLICE_X65Y14         FDRE                                         r  c/accum_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.326    14.326    c/clk
    SLICE_X65Y14         FDRE                                         r  c/accum_reg[0]/C
                         clock pessimism              0.241    14.567    
                         clock uncertainty           -0.035    14.532    
    SLICE_X65Y14         FDRE (Setup_fdre_C_R)       -0.352    14.180    c/accum_reg[0]
  -------------------------------------------------------------------
                         required time                         14.180    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                  6.094    

Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 c/accum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/accum_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.694ns (19.863%)  route 2.800ns (80.137%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 14.326 - 10.000 ) 
    Source Clock Delay      (SCD):    4.592ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.433     4.592    c/clk
    SLICE_X65Y15         FDRE                                         r  c/accum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.379     4.971 r  c/accum_reg[7]/Q
                         net (fo=3, routed)           0.584     5.555    c/accum_reg[7]
    SLICE_X64Y15         LUT4 (Prop_lut4_I0_O)        0.105     5.660 r  c/accum[0]_i_7/O
                         net (fo=1, routed)           0.921     6.581    c/accum[0]_i_7_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I2_O)        0.105     6.686 f  c/accum[0]_i_4/O
                         net (fo=1, routed)           0.652     7.338    c/accum[0]_i_4_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.105     7.443 r  c/accum[0]_i_1/O
                         net (fo=27, routed)          0.643     8.086    c/clear
    SLICE_X65Y14         FDRE                                         r  c/accum_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.326    14.326    c/clk
    SLICE_X65Y14         FDRE                                         r  c/accum_reg[1]/C
                         clock pessimism              0.241    14.567    
                         clock uncertainty           -0.035    14.532    
    SLICE_X65Y14         FDRE (Setup_fdre_C_R)       -0.352    14.180    c/accum_reg[1]
  -------------------------------------------------------------------
                         required time                         14.180    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                  6.094    

Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 c/accum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/accum_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.694ns (19.863%)  route 2.800ns (80.137%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 14.326 - 10.000 ) 
    Source Clock Delay      (SCD):    4.592ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.433     4.592    c/clk
    SLICE_X65Y15         FDRE                                         r  c/accum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.379     4.971 r  c/accum_reg[7]/Q
                         net (fo=3, routed)           0.584     5.555    c/accum_reg[7]
    SLICE_X64Y15         LUT4 (Prop_lut4_I0_O)        0.105     5.660 r  c/accum[0]_i_7/O
                         net (fo=1, routed)           0.921     6.581    c/accum[0]_i_7_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I2_O)        0.105     6.686 f  c/accum[0]_i_4/O
                         net (fo=1, routed)           0.652     7.338    c/accum[0]_i_4_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.105     7.443 r  c/accum[0]_i_1/O
                         net (fo=27, routed)          0.643     8.086    c/clear
    SLICE_X65Y14         FDRE                                         r  c/accum_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.326    14.326    c/clk
    SLICE_X65Y14         FDRE                                         r  c/accum_reg[2]/C
                         clock pessimism              0.241    14.567    
                         clock uncertainty           -0.035    14.532    
    SLICE_X65Y14         FDRE (Setup_fdre_C_R)       -0.352    14.180    c/accum_reg[2]
  -------------------------------------------------------------------
                         required time                         14.180    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                  6.094    

Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 c/accum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/accum_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.694ns (19.863%)  route 2.800ns (80.137%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 14.326 - 10.000 ) 
    Source Clock Delay      (SCD):    4.592ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.433     4.592    c/clk
    SLICE_X65Y15         FDRE                                         r  c/accum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.379     4.971 r  c/accum_reg[7]/Q
                         net (fo=3, routed)           0.584     5.555    c/accum_reg[7]
    SLICE_X64Y15         LUT4 (Prop_lut4_I0_O)        0.105     5.660 r  c/accum[0]_i_7/O
                         net (fo=1, routed)           0.921     6.581    c/accum[0]_i_7_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I2_O)        0.105     6.686 f  c/accum[0]_i_4/O
                         net (fo=1, routed)           0.652     7.338    c/accum[0]_i_4_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.105     7.443 r  c/accum[0]_i_1/O
                         net (fo=27, routed)          0.643     8.086    c/clear
    SLICE_X65Y14         FDRE                                         r  c/accum_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.326    14.326    c/clk
    SLICE_X65Y14         FDRE                                         r  c/accum_reg[3]/C
                         clock pessimism              0.241    14.567    
                         clock uncertainty           -0.035    14.532    
    SLICE_X65Y14         FDRE (Setup_fdre_C_R)       -0.352    14.180    c/accum_reg[3]
  -------------------------------------------------------------------
                         required time                         14.180    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                  6.094    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 c/accum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/accum_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.438ns  (logic 0.694ns (20.183%)  route 2.744ns (79.817%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 14.322 - 10.000 ) 
    Source Clock Delay      (SCD):    4.592ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.433     4.592    c/clk
    SLICE_X65Y15         FDRE                                         r  c/accum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.379     4.971 r  c/accum_reg[7]/Q
                         net (fo=3, routed)           0.584     5.555    c/accum_reg[7]
    SLICE_X64Y15         LUT4 (Prop_lut4_I0_O)        0.105     5.660 r  c/accum[0]_i_7/O
                         net (fo=1, routed)           0.921     6.581    c/accum[0]_i_7_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I2_O)        0.105     6.686 f  c/accum[0]_i_4/O
                         net (fo=1, routed)           0.652     7.338    c/accum[0]_i_4_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.105     7.443 r  c/accum[0]_i_1/O
                         net (fo=27, routed)          0.588     8.030    c/clear
    SLICE_X65Y19         FDRE                                         r  c/accum_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.322    14.322    c/clk
    SLICE_X65Y19         FDRE                                         r  c/accum_reg[20]/C
                         clock pessimism              0.241    14.563    
                         clock uncertainty           -0.035    14.528    
    SLICE_X65Y19         FDRE (Setup_fdre_C_R)       -0.352    14.176    c/accum_reg[20]
  -------------------------------------------------------------------
                         required time                         14.176    
                         arrival time                          -8.030    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 c/accum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/accum_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.438ns  (logic 0.694ns (20.183%)  route 2.744ns (79.817%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 14.322 - 10.000 ) 
    Source Clock Delay      (SCD):    4.592ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.433     4.592    c/clk
    SLICE_X65Y15         FDRE                                         r  c/accum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.379     4.971 r  c/accum_reg[7]/Q
                         net (fo=3, routed)           0.584     5.555    c/accum_reg[7]
    SLICE_X64Y15         LUT4 (Prop_lut4_I0_O)        0.105     5.660 r  c/accum[0]_i_7/O
                         net (fo=1, routed)           0.921     6.581    c/accum[0]_i_7_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I2_O)        0.105     6.686 f  c/accum[0]_i_4/O
                         net (fo=1, routed)           0.652     7.338    c/accum[0]_i_4_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.105     7.443 r  c/accum[0]_i_1/O
                         net (fo=27, routed)          0.588     8.030    c/clear
    SLICE_X65Y19         FDRE                                         r  c/accum_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.322    14.322    c/clk
    SLICE_X65Y19         FDRE                                         r  c/accum_reg[21]/C
                         clock pessimism              0.241    14.563    
                         clock uncertainty           -0.035    14.528    
    SLICE_X65Y19         FDRE (Setup_fdre_C_R)       -0.352    14.176    c/accum_reg[21]
  -------------------------------------------------------------------
                         required time                         14.176    
                         arrival time                          -8.030    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 c/accum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/accum_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.438ns  (logic 0.694ns (20.183%)  route 2.744ns (79.817%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 14.322 - 10.000 ) 
    Source Clock Delay      (SCD):    4.592ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.433     4.592    c/clk
    SLICE_X65Y15         FDRE                                         r  c/accum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.379     4.971 r  c/accum_reg[7]/Q
                         net (fo=3, routed)           0.584     5.555    c/accum_reg[7]
    SLICE_X64Y15         LUT4 (Prop_lut4_I0_O)        0.105     5.660 r  c/accum[0]_i_7/O
                         net (fo=1, routed)           0.921     6.581    c/accum[0]_i_7_n_0
    SLICE_X64Y17         LUT6 (Prop_lut6_I2_O)        0.105     6.686 f  c/accum[0]_i_4/O
                         net (fo=1, routed)           0.652     7.338    c/accum[0]_i_4_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I1_O)        0.105     7.443 r  c/accum[0]_i_1/O
                         net (fo=27, routed)          0.588     8.030    c/clear
    SLICE_X65Y19         FDRE                                         r  c/accum_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.322    14.322    c/clk
    SLICE_X65Y19         FDRE                                         r  c/accum_reg[22]/C
                         clock pessimism              0.241    14.563    
                         clock uncertainty           -0.035    14.528    
    SLICE_X65Y19         FDRE (Setup_fdre_C_R)       -0.352    14.176    c/accum_reg[22]
  -------------------------------------------------------------------
                         required time                         14.176    
                         arrival time                          -8.030    
  -------------------------------------------------------------------
                         slack                                  6.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 c/accum_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/clk_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.007%)  route 0.135ns (41.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.586     1.469    c/clk
    SLICE_X65Y20         FDRE                                         r  c/accum_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  c/accum_reg[25]/Q
                         net (fo=3, routed)           0.135     1.745    c/accum_reg[25]
    SLICE_X64Y18         LUT6 (Prop_lut6_I4_O)        0.045     1.790 r  c/clk_o_i_1/O
                         net (fo=1, routed)           0.000     1.790    c/p_0_in
    SLICE_X64Y18         FDRE                                         r  c/clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.857     1.984    c/clk
    SLICE_X64Y18         FDRE                                         r  c/clk_o_reg/C
                         clock pessimism             -0.499     1.485    
    SLICE_X64Y18         FDRE (Hold_fdre_C_D)         0.120     1.605    c/clk_o_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 c/accum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/accum_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.472    c/clk
    SLICE_X65Y17         FDRE                                         r  c/accum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  c/accum_reg[15]/Q
                         net (fo=3, routed)           0.115     1.728    c/accum_reg[15]
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  c/accum_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    c/accum_reg[12]_i_1_n_4
    SLICE_X65Y17         FDRE                                         r  c/accum_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.985    c/clk
    SLICE_X65Y17         FDRE                                         r  c/accum_reg[15]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X65Y17         FDRE (Hold_fdre_C_D)         0.105     1.577    c/accum_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 c/accum_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/accum_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.328%)  route 0.115ns (31.672%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.587     1.470    c/clk
    SLICE_X65Y19         FDRE                                         r  c/accum_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  c/accum_reg[23]/Q
                         net (fo=2, routed)           0.115     1.727    c/accum_reg[23]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  c/accum_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    c/accum_reg[20]_i_1_n_4
    SLICE_X65Y19         FDRE                                         r  c/accum_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.856     1.983    c/clk
    SLICE_X65Y19         FDRE                                         r  c/accum_reg[23]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X65Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    c/accum_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 c/accum_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/accum_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.030%)  route 0.117ns (31.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.473    c/clk
    SLICE_X65Y16         FDRE                                         r  c/accum_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  c/accum_reg[11]/Q
                         net (fo=2, routed)           0.117     1.731    c/accum_reg[11]
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  c/accum_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    c/accum_reg[8]_i_1_n_4
    SLICE_X65Y16         FDRE                                         r  c/accum_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.986    c/clk
    SLICE_X65Y16         FDRE                                         r  c/accum_reg[11]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X65Y16         FDRE (Hold_fdre_C_D)         0.105     1.578    c/accum_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 c/accum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/accum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.030%)  route 0.117ns (31.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    c/clk
    SLICE_X65Y14         FDRE                                         r  c/accum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  c/accum_reg[3]/Q
                         net (fo=2, routed)           0.117     1.732    c/accum_reg[3]
    SLICE_X65Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  c/accum_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.840    c/accum_reg[0]_i_2_n_4
    SLICE_X65Y14         FDRE                                         r  c/accum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     1.988    c/clk
    SLICE_X65Y14         FDRE                                         r  c/accum_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X65Y14         FDRE (Hold_fdre_C_D)         0.105     1.579    c/accum_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 c/accum_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/accum_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.252ns (68.309%)  route 0.117ns (31.691%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.472    c/clk
    SLICE_X65Y17         FDRE                                         r  c/accum_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  c/accum_reg[14]/Q
                         net (fo=3, routed)           0.117     1.730    c/accum_reg[14]
    SLICE_X65Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.841 r  c/accum_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.841    c/accum_reg[12]_i_1_n_5
    SLICE_X65Y17         FDRE                                         r  c/accum_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.985    c/clk
    SLICE_X65Y17         FDRE                                         r  c/accum_reg[14]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X65Y17         FDRE (Hold_fdre_C_D)         0.105     1.577    c/accum_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 c/accum_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/accum_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.193%)  route 0.118ns (31.807%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.590     1.473    c/clk
    SLICE_X65Y16         FDRE                                         r  c/accum_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  c/accum_reg[10]/Q
                         net (fo=2, routed)           0.118     1.732    c/accum_reg[10]
    SLICE_X65Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.843 r  c/accum_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.843    c/accum_reg[8]_i_1_n_5
    SLICE_X65Y16         FDRE                                         r  c/accum_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.986    c/clk
    SLICE_X65Y16         FDRE                                         r  c/accum_reg[10]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X65Y16         FDRE (Hold_fdre_C_D)         0.105     1.578    c/accum_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 c/accum_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/accum_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.193%)  route 0.118ns (31.807%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    c/clk
    SLICE_X65Y14         FDRE                                         r  c/accum_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  c/accum_reg[2]/Q
                         net (fo=2, routed)           0.118     1.733    c/accum_reg[2]
    SLICE_X65Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.844 r  c/accum_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.844    c/accum_reg[0]_i_2_n_5
    SLICE_X65Y14         FDRE                                         r  c/accum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     1.988    c/clk
    SLICE_X65Y14         FDRE                                         r  c/accum_reg[2]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X65Y14         FDRE (Hold_fdre_C_D)         0.105     1.579    c/accum_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 c/accum_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/accum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.252ns (68.193%)  route 0.118ns (31.807%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    c/clk
    SLICE_X65Y15         FDRE                                         r  c/accum_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  c/accum_reg[6]/Q
                         net (fo=2, routed)           0.118     1.733    c/accum_reg[6]
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.844 r  c/accum_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.844    c/accum_reg[4]_i_1_n_5
    SLICE_X65Y15         FDRE                                         r  c/accum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.860     1.987    c/clk
    SLICE_X65Y15         FDRE                                         r  c/accum_reg[6]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X65Y15         FDRE (Hold_fdre_C_D)         0.105     1.579    c/accum_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 c/accum_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c/accum_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.219%)  route 0.114ns (30.781%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.587     1.470    c/clk
    SLICE_X65Y19         FDRE                                         r  c/accum_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  c/accum_reg[20]/Q
                         net (fo=2, routed)           0.114     1.725    c/accum_reg[20]
    SLICE_X65Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.840 r  c/accum_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.840    c/accum_reg[20]_i_1_n_7
    SLICE_X65Y19         FDRE                                         r  c/accum_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.856     1.983    c/clk
    SLICE_X65Y19         FDRE                                         r  c/accum_reg[20]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X65Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    c/accum_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y14   c/accum_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y16   c/accum_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y16   c/accum_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y17   c/accum_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y17   c/accum_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y17   c/accum_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y17   c/accum_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y18   c/accum_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y18   c/accum_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y14   c/accum_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y14   c/accum_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   c/accum_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   c/accum_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   c/accum_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   c/accum_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   c/accum_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   c/accum_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   c/accum_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   c/accum_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y14   c/accum_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y14   c/accum_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   c/accum_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   c/accum_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   c/accum_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y16   c/accum_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   c/accum_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   c/accum_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   c/accum_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   c/accum_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.383ns  (logic 3.802ns (70.630%)  route 1.581ns (29.370%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  seg_reg[6]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  seg_reg[6]/Q
                         net (fo=1, routed)           1.581     1.979    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.404     5.383 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.383    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.342ns  (logic 3.778ns (70.725%)  route 1.564ns (29.275%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  seg_reg[5]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  seg_reg[5]/Q
                         net (fo=1, routed)           1.564     1.962    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.380     5.342 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.342    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.298ns  (logic 3.790ns (71.544%)  route 1.508ns (28.456%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  seg_reg[4]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  seg_reg[4]/Q
                         net (fo=1, routed)           1.508     1.906    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.392     5.298 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.298    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.224ns  (logic 3.689ns (70.621%)  route 1.535ns (29.379%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  seg_reg[0]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  seg_reg[0]/Q
                         net (fo=1, routed)           1.535     1.968    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.256     5.224 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.224    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.203ns  (logic 3.714ns (71.374%)  route 1.489ns (28.626%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  seg_reg[2]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  seg_reg[2]/Q
                         net (fo=1, routed)           1.489     1.922    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.281     5.203 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.203    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.115ns  (logic 3.708ns (72.487%)  route 1.407ns (27.513%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  seg_reg[1]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  seg_reg[1]/Q
                         net (fo=1, routed)           1.407     1.840    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.275     5.115 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.115    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.091ns  (logic 3.714ns (72.949%)  route 1.377ns (27.051%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  seg_reg[3]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  seg_reg[3]/Q
                         net (fo=1, routed)           1.377     1.810    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.281     5.091 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.091    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            b/mux_reg[0]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.727ns  (logic 1.505ns (31.838%)  route 3.222ns (68.162%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.384     1.384 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           2.785     4.169    b/sw_IBUF[0]
    SLICE_X63Y19         LUT5 (Prop_lut5_I0_O)        0.121     4.290 r  b/mux[3]_i_1/O
                         net (fo=4, routed)           0.437     4.727    b/mux[3]_i_1_n_0
    SLICE_X63Y19         FDSE                                         r  b/mux_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            b/mux_reg[1]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.727ns  (logic 1.505ns (31.838%)  route 3.222ns (68.162%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.384     1.384 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           2.785     4.169    b/sw_IBUF[0]
    SLICE_X63Y19         LUT5 (Prop_lut5_I0_O)        0.121     4.290 r  b/mux[3]_i_1/O
                         net (fo=4, routed)           0.437     4.727    b/mux[3]_i_1_n_0
    SLICE_X63Y19         FDSE                                         r  b/mux_reg[1]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            b/mux_reg[2]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.727ns  (logic 1.505ns (31.838%)  route 3.222ns (68.162%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.384     1.384 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           2.785     4.169    b/sw_IBUF[0]
    SLICE_X63Y19         LUT5 (Prop_lut5_I0_O)        0.121     4.290 r  b/mux[3]_i_1/O
                         net (fo=4, routed)           0.437     4.727    b/mux[3]_i_1_n_0
    SLICE_X63Y19         FDSE                                         r  b/mux_reg[2]/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b/seg_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.164ns (60.198%)  route 0.108ns (39.802%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE                         0.000     0.000 r  b/seg_out_reg[5]/C
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  b/seg_out_reg[5]/Q
                         net (fo=1, routed)           0.108     0.272    seg_out[5]
    SLICE_X64Y20         FDRE                                         r  seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b/seg_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.164ns (60.169%)  route 0.109ns (39.831%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE                         0.000     0.000 r  b/seg_out_reg[0]/C
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  b/seg_out_reg[0]/Q
                         net (fo=1, routed)           0.109     0.273    seg_out[0]
    SLICE_X64Y20         FDRE                                         r  seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b/seg_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.164ns (47.595%)  route 0.181ns (52.405%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE                         0.000     0.000 r  b/seg_out_reg[3]/C
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  b/seg_out_reg[3]/Q
                         net (fo=1, routed)           0.181     0.345    seg_out[3]
    SLICE_X64Y20         FDRE                                         r  seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b/seg_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.148ns (42.743%)  route 0.198ns (57.257%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE                         0.000     0.000 r  b/seg_out_reg[6]/C
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  b/seg_out_reg[6]/Q
                         net (fo=1, routed)           0.198     0.346    seg_out[6]
    SLICE_X64Y20         FDRE                                         r  seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b/seg_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.164ns (45.990%)  route 0.193ns (54.010%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE                         0.000     0.000 r  b/seg_out_reg[1]/C
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  b/seg_out_reg[1]/Q
                         net (fo=1, routed)           0.193     0.357    seg_out[1]
    SLICE_X64Y20         FDRE                                         r  seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b/mux_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            b/mux_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.183ns (49.186%)  route 0.189ns (50.814%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDSE                         0.000     0.000 r  b/mux_reg[0]/C
    SLICE_X63Y19         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  b/mux_reg[0]/Q
                         net (fo=12, routed)          0.189     0.330    b/mux_reg[0]
    SLICE_X63Y19         LUT2 (Prop_lut2_I0_O)        0.042     0.372 r  b/mux[1]_i_1/O
                         net (fo=1, routed)           0.000     0.372    b/mux[1]_i_1_n_0
    SLICE_X63Y19         FDSE                                         r  b/mux_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b/mux_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            b/mux_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.186ns (49.592%)  route 0.189ns (50.408%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDSE                         0.000     0.000 r  b/mux_reg[0]/C
    SLICE_X63Y19         FDSE (Prop_fdse_C_Q)         0.141     0.141 f  b/mux_reg[0]/Q
                         net (fo=12, routed)          0.189     0.330    b/mux_reg[0]
    SLICE_X63Y19         LUT1 (Prop_lut1_I0_O)        0.045     0.375 r  b/mux[0]_i_1/O
                         net (fo=1, routed)           0.000     0.375    b/mux[0]_i_1_n_0
    SLICE_X63Y19         FDSE                                         r  b/mux_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b/mux_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            b/mux_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.184ns (49.059%)  route 0.191ns (50.941%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDSE                         0.000     0.000 r  b/mux_reg[0]/C
    SLICE_X63Y19         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  b/mux_reg[0]/Q
                         net (fo=12, routed)          0.191     0.332    b/mux_reg[0]
    SLICE_X63Y19         LUT4 (Prop_lut4_I1_O)        0.043     0.375 r  b/mux[3]_i_2/O
                         net (fo=1, routed)           0.000     0.375    b/mux[3]_i_2_n_0
    SLICE_X63Y19         FDSE                                         r  b/mux_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b/seg_out_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.148ns (39.378%)  route 0.228ns (60.622%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE                         0.000     0.000 r  b/seg_out_reg[4]/C
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  b/seg_out_reg[4]/Q
                         net (fo=1, routed)           0.228     0.376    seg_out[4]
    SLICE_X64Y20         FDRE                                         r  seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b/mux_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            b/mux_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.329%)  route 0.191ns (50.671%))
  Logic Levels:           2  (FDSE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDSE                         0.000     0.000 r  b/mux_reg[0]/C
    SLICE_X63Y19         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  b/mux_reg[0]/Q
                         net (fo=12, routed)          0.191     0.332    b/mux_reg[0]
    SLICE_X63Y19         LUT3 (Prop_lut3_I1_O)        0.045     0.377 r  b/mux[2]_i_1/O
                         net (fo=1, routed)           0.000     0.377    b/mux[2]_i_1_n_0
    SLICE_X63Y19         FDSE                                         r  b/mux_reg[2]/D
  -------------------------------------------------------------------    -------------------





