

================================================================
== Vivado HLS Report for 'imDiff_Loop_L66_proc'
================================================================
* Date:           Wed Jan 27 23:59:57 2021

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        Task_1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.65|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------------+-----+--------------+---------+
    |       Latency      |      Interval      | Pipeline|
    | min |      max     | min |      max     |   Type  |
    +-----+--------------+-----+--------------+---------+
    |    1|  173002002001|    1|  173002002001|   none  |
    +-----+--------------+-----+--------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+--------------+---------------+-----------+-----------+----------+----------+
        |            |       Latency      |   Iteration   |  Initiation Interval  |   Trip   |          |
        |  Loop Name | min |      max     |    Latency    |  achieved |   target  |   Count  | Pipelined|
        +------------+-----+--------------+---------------+-----------+-----------+----------+----------+
        |- L66       |    0|  173002002000| 2 ~ 173002002 |          -|          -| 0 ~ 1000 |    no    |
        | + L77      |    0|     173002000|   2 ~ 173002  |          -|          -| 0 ~ 1000 |    no    |
        |  ++ L88    |    0|        173000|    3 ~ 865    |          -|          -|  0 ~ 200 |    no    |
        |   +++ L99  |    0|           862|             17|          -|          -|  0 ~ 50  |    no    |
        +------------+-----+--------------+---------------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    783|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    296|
|Register         |        -|      -|     641|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     641|   1079|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+----------------+
    |         Instance         |        Module        |   Expression   |
    +--------------------------+----------------------+----------------+
    |imTemplateMatching8j_U25  |imTemplateMatching8j  | (i0 + i1) * i2 |
    +--------------------------+----------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |SAD_2_fu_712_p2        |     +    |      0|  0|  32|          32|          32|
    |SAD_3_fu_801_p2        |     +    |      0|  0|  32|          32|          32|
    |SAD_fu_496_p2          |     +    |      0|  0|  32|          32|          32|
    |SAD_s_fu_597_p2        |     +    |      0|  0|  32|          32|          32|
    |col_img_1_fu_346_p2    |     +    |      0|  0|  11|          11|           1|
    |col_tpl_1_3_fu_752_p2  |     +    |      0|  0|  11|           3|          11|
    |next_mul_fu_356_p2     |     +    |      0|  0|  64|          11|          64|
    |row_img_1_fu_327_p2    |     +    |      0|  0|  11|          11|           1|
    |row_tpl_1_fu_375_p2    |     +    |      0|  0|  11|           1|          11|
    |tmp_47_fu_420_p2       |     +    |      0|  0|  12|          12|          12|
    |tmp_51_fu_429_p2       |     +    |      0|  0|  22|          22|          22|
    |tmp_52_fu_443_p2       |     +    |      0|  0|  22|          22|          22|
    |tmp_53_fu_530_p2       |     +    |      0|  0|  22|          22|          22|
    |tmp_54_fu_544_p2       |     +    |      0|  0|  22|          22|          22|
    |tmp_55_fu_630_p2       |     +    |      0|  0|  22|          22|          22|
    |tmp_56_fu_644_p2       |     +    |      0|  0|  22|          22|          22|
    |tmp_57_fu_729_p2       |     +    |      0|  0|  22|          22|          22|
    |tmp_58_fu_742_p2       |     +    |      0|  0|  22|          22|          22|
    |tmp_97_1_fu_521_p2     |     +    |      0|  0|  12|          12|          12|
    |tmp_97_2_fu_621_p2     |     +    |      0|  0|  12|          12|          12|
    |tmp_97_3_fu_720_p2     |     +    |      0|  0|  12|          12|          12|
    |neg_1_fu_576_p2        |     -    |      0|  0|   9|           1|           9|
    |neg_2_fu_691_p2        |     -    |      0|  0|   9|           1|           9|
    |neg_3_fu_780_p2        |     -    |      0|  0|   9|           1|           9|
    |neg_fu_475_p2          |     -    |      0|  0|   9|           1|           9|
    |tmp_102_1_fu_570_p2    |     -    |      0|  0|   9|           9|           9|
    |tmp_102_2_fu_685_p2    |     -    |      0|  0|   9|           9|           9|
    |tmp_102_3_fu_774_p2    |     -    |      0|  0|   9|           9|           9|
    |tmp_50_fu_469_p2       |     -    |      0|  0|   9|           9|           9|
    |tmp_fu_297_p2          |     -    |      0|  0|  32|          32|          32|
    |tmp_s_fu_303_p2        |     -    |      0|  0|  32|          32|          32|
    |abscond_1_fu_581_p2    |   icmp   |      0|  0|   3|           9|           1|
    |abscond_2_fu_696_p2    |   icmp   |      0|  0|   3|           9|           1|
    |abscond_3_fu_785_p2    |   icmp   |      0|  0|   3|           9|           1|
    |abscond_fu_480_p2      |   icmp   |      0|  0|   3|           9|           1|
    |tmp_35_fu_322_p2       |   icmp   |      0|  0|  11|          32|          32|
    |tmp_37_fu_341_p2       |   icmp   |      0|  0|  11|          32|          32|
    |tmp_39_fu_370_p2       |   icmp   |      0|  0|  11|          32|          32|
    |tmp_43_fu_384_p2       |   icmp   |      0|  0|  11|          32|          32|
    |tmp_44_fu_390_p2       |   icmp   |      0|  0|  11|          32|           1|
    |tmp_46_fu_411_p2       |   icmp   |      0|  0|  11|          32|          32|
    |tmp_96_1_fu_516_p2     |   icmp   |      0|  0|  11|          32|          32|
    |tmp_96_2_fu_616_p2     |   icmp   |      0|  0|  11|          32|          32|
    |tmp_96_3_fu_664_p2     |   icmp   |      0|  0|  11|          32|          32|
    |col_tpl_1_1_fu_602_p2  |    or    |      0|  0|  13|          11|           2|
    |col_tpl_1_2_fu_654_p2  |    or    |      0|  0|  13|          11|           2|
    |col_tpl_1_s_fu_502_p2  |    or    |      0|  0|  13|          11|           1|
    |or_cond_fu_396_p2      |    or    |      0|  0|   1|           1|           1|
    |abs_1_fu_586_p3        |  select  |      0|  0|   9|           1|           9|
    |abs_2_fu_701_p3        |  select  |      0|  0|   9|           1|           9|
    |abs_3_fu_790_p3        |  select  |      0|  0|   9|           1|           9|
    |abs_fu_485_p3          |  select  |      0|  0|   9|           1|           9|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 783|         855|         879|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |SAD_1_lcssa_reg_281  |  32|          4|   32|        128|
    |SAD_1_reg_270        |  32|          2|   32|         64|
    |ap_NS_fsm            |  18|         23|    1|         23|
    |col_img_reg_210      |  11|          2|   11|         22|
    |col_tpl_reg_258      |  11|          2|   11|         22|
    |imINPUT_address0     |  21|          5|   21|        105|
    |minSAD_1_reg_234     |  32|          2|   32|         64|
    |minSAD_fu_76         |  32|          2|   32|         64|
    |phi_mul_reg_247      |  64|          2|   64|        128|
    |row_img_reg_197      |  11|          2|   11|         22|
    |row_tpl_reg_223      |  11|          2|   11|         22|
    |tplINPUT_address0    |  21|          5|   21|        105|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 296|         53|  279|        769|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |SAD_1_lcssa_reg_281   |  32|   0|   32|          0|
    |SAD_1_reg_270         |  32|   0|   32|          0|
    |SAD_2_reg_986         |  32|   0|   32|          0|
    |SAD_reg_924           |  32|   0|   32|          0|
    |SAD_s_reg_950         |  32|   0|   32|          0|
    |ap_CS_fsm             |  22|   0|   22|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |col_img_1_reg_867     |  11|   0|   11|          0|
    |col_img_reg_210       |  11|   0|   11|          0|
    |col_tpl_1_2_reg_969   |   9|   0|   11|          2|
    |col_tpl_1_3_reg_1002  |  11|   0|   11|          0|
    |col_tpl_reg_258       |  11|   0|   11|          0|
    |minSAD_1_reg_234      |  32|   0|   32|          0|
    |minSAD_fu_76          |  32|   0|   32|          0|
    |next_mul_reg_880      |  64|   0|   64|          0|
    |phi_mul_reg_247       |  64|   0|   64|          0|
    |row_img_1_reg_851     |  11|   0|   11|          0|
    |row_img_reg_197       |  11|   0|   11|          0|
    |row_tpl_1_reg_888     |  11|   0|   11|          0|
    |row_tpl_reg_223       |  11|   0|   11|          0|
    |tmp_102_1_reg_943     |   9|   0|    9|          0|
    |tmp_102_2_reg_979     |   9|   0|    9|          0|
    |tmp_102_3_reg_1007    |   9|   0|    9|          0|
    |tmp_40_cast_reg_843   |  12|   0|   12|          0|
    |tmp_42_cast_reg_856   |  12|   0|   12|          0|
    |tmp_49_reg_893        |  22|   0|   22|          0|
    |tmp_50_reg_917        |   9|   0|    9|          0|
    |tmp_73_reg_872        |  22|   0|   22|          0|
    |tmp_96_3_reg_975      |   1|   0|    1|          0|
    |tmp_reg_833           |  32|   0|   32|          0|
    |tmp_s_reg_838         |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 641|   0|  643|          2|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | imDiff_Loop_L66_proc | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | imDiff_Loop_L66_proc | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | imDiff_Loop_L66_proc | return value |
|ap_done                   | out |    1| ap_ctrl_hs | imDiff_Loop_L66_proc | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | imDiff_Loop_L66_proc | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | imDiff_Loop_L66_proc | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | imDiff_Loop_L66_proc | return value |
|imHeight                  |  in |   32|   ap_none  |       imHeight       |    scalar    |
|tplHeight                 |  in |   32|   ap_none  |       tplHeight      |    scalar    |
|imWidth                   |  in |   32|   ap_none  |        imWidth       |    scalar    |
|tplWidth                  |  in |   32|   ap_none  |       tplWidth       |    scalar    |
|imINPUT_address0          | out |   21|  ap_memory |        imINPUT       |     array    |
|imINPUT_ce0               | out |    1|  ap_memory |        imINPUT       |     array    |
|imINPUT_q0                |  in |   32|  ap_memory |        imINPUT       |     array    |
|tplINPUT_address0         | out |   21|  ap_memory |       tplINPUT       |     array    |
|tplINPUT_ce0              | out |    1|  ap_memory |       tplINPUT       |     array    |
|tplINPUT_q0               |  in |   32|  ap_memory |       tplINPUT       |     array    |
|output_struct_y           | out |   11|   ap_vld   |    output_struct_y   |    pointer   |
|output_struct_y_ap_vld    | out |    1|   ap_vld   |    output_struct_y   |    pointer   |
|output_struct_x           | out |   11|   ap_vld   |    output_struct_x   |    pointer   |
|output_struct_x_ap_vld    | out |    1|   ap_vld   |    output_struct_x   |    pointer   |
|output_struct_SAD         | out |   32|   ap_vld   |   output_struct_SAD  |    pointer   |
|output_struct_SAD_ap_vld  | out |    1|   ap_vld   |   output_struct_SAD  |    pointer   |
+--------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 22
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_35)
3 --> 
	4  / (tmp_37)
	2  / (!tmp_37)
4 --> 
	5  / (tmp_39)
	3  / (!tmp_39)
5 --> 
	6  / (tmp_46)
	22  / (!tmp_46)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (tmp_96_1)
	22  / (!tmp_96_1)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / (tmp_96_2)
	22  / (!tmp_96_2)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / (tmp_96_3)
	22  / (!tmp_96_3)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	5  / true
22 --> 
	4  / true
* FSM state operations: 

 <State 1>: 2.44ns
ST_1: minSAD (10)  [1/1] 0.00ns
newFuncRoot:0  %minSAD = alloca i32

ST_1: tplWidth_read (11)  [1/1] 0.00ns
newFuncRoot:1  %tplWidth_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %tplWidth)

ST_1: imWidth_read (12)  [1/1] 0.00ns
newFuncRoot:2  %imWidth_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %imWidth)

ST_1: tplHeight_read (13)  [1/1] 0.00ns
newFuncRoot:3  %tplHeight_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %tplHeight)

ST_1: imHeight_read (14)  [1/1] 0.00ns
newFuncRoot:4  %imHeight_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %imHeight)

ST_1: tmp (15)  [1/1] 2.44ns  loc: imProcessing.cpp:162
newFuncRoot:5  %tmp = sub nsw i32 %imHeight_read, %tplHeight_read

ST_1: tmp_s (16)  [1/1] 2.44ns  loc: imProcessing.cpp:164
newFuncRoot:6  %tmp_s = sub nsw i32 %imWidth_read, %tplWidth_read

ST_1: StgValue_30 (17)  [1/1] 1.57ns
newFuncRoot:7  store i32 0, i32* %minSAD

ST_1: StgValue_31 (18)  [1/1] 1.57ns  loc: imProcessing.cpp:162
newFuncRoot:8  br label %0


 <State 2>: 2.52ns
ST_2: row_img (20)  [1/1] 0.00ns
:0  %row_img = phi i11 [ 0, %newFuncRoot ], [ %row_img_1, %1 ]

ST_2: tmp_34 (21)  [1/1] 0.00ns  loc: imProcessing.cpp:162
:1  %tmp_34 = sext i11 %row_img to i32

ST_2: tmp_40_cast (22)  [1/1] 0.00ns  loc: imProcessing.cpp:162
:2  %tmp_40_cast = sext i11 %row_img to i12

ST_2: tmp_35 (23)  [1/1] 2.52ns  loc: imProcessing.cpp:162
:3  %tmp_35 = icmp slt i32 %tmp_34, %tmp

ST_2: row_img_1 (24)  [1/1] 1.84ns  loc: imProcessing.cpp:162
:4  %row_img_1 = add i11 %row_img, 1

ST_2: StgValue_37 (25)  [1/1] 0.00ns  loc: imProcessing.cpp:162
:5  br i1 %tmp_35, label %3, label %.exitStub

ST_2: StgValue_38 (27)  [1/1] 0.00ns  loc: imProcessing.cpp:162
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str728) nounwind

ST_2: tmp_20 (28)  [1/1] 0.00ns  loc: imProcessing.cpp:162
:1  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str728)

ST_2: StgValue_40 (29)  [1/1] 0.00ns  loc: imProcessing.cpp:163
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1000, i32 500, [1 x i8]* @p_str122) nounwind

ST_2: StgValue_41 (30)  [1/1] 1.57ns  loc: imProcessing.cpp:164
:3  br label %2

ST_2: StgValue_42 (199)  [1/1] 0.00ns
.exitStub:0  ret void


 <State 3>: 2.52ns
ST_3: col_img (32)  [1/1] 0.00ns
:0  %col_img = phi i11 [ 0, %3 ], [ %col_img_1, %._crit_edge ]

ST_3: tmp_36 (33)  [1/1] 0.00ns  loc: imProcessing.cpp:164
:1  %tmp_36 = sext i11 %col_img to i32

ST_3: tmp_42_cast (34)  [1/1] 0.00ns  loc: imProcessing.cpp:164
:2  %tmp_42_cast = sext i11 %col_img to i12

ST_3: tmp_37 (35)  [1/1] 2.52ns  loc: imProcessing.cpp:164
:3  %tmp_37 = icmp slt i32 %tmp_36, %tmp_s

ST_3: col_img_1 (36)  [1/1] 1.84ns  loc: imProcessing.cpp:164
:4  %col_img_1 = add i11 %col_img, 1

ST_3: StgValue_48 (37)  [1/1] 0.00ns  loc: imProcessing.cpp:164
:5  br i1 %tmp_37, label %6, label %1

ST_3: StgValue_49 (39)  [1/1] 0.00ns  loc: imProcessing.cpp:164
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str829) nounwind

ST_3: tmp_21 (40)  [1/1] 0.00ns  loc: imProcessing.cpp:164
:1  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str829)

ST_3: StgValue_51 (41)  [1/1] 0.00ns  loc: imProcessing.cpp:165
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1000, i32 500, [1 x i8]* @p_str122) nounwind

ST_3: StgValue_52 (42)  [1/1] 1.57ns  loc: imProcessing.cpp:167
:3  br label %5

ST_3: empty (196)  [1/1] 0.00ns  loc: imProcessing.cpp:196
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str728, i32 %tmp_20)

ST_3: StgValue_54 (197)  [1/1] 0.00ns  loc: imProcessing.cpp:162
:1  br label %0


 <State 4>: 6.38ns
ST_4: row_tpl (44)  [1/1] 0.00ns
:0  %row_tpl = phi i11 [ 0, %6 ], [ %row_tpl_1, %7 ]

ST_4: minSAD_1 (45)  [1/1] 0.00ns  loc: imProcessing.cpp:186
:1  %minSAD_1 = phi i32 [ 0, %6 ], [ %SAD_1_lcssa, %7 ]

ST_4: phi_mul (46)  [1/1] 0.00ns
:2  %phi_mul = phi i64 [ 0, %6 ], [ %next_mul, %7 ]

ST_4: tmp_73 (47)  [1/1] 0.00ns
:3  %tmp_73 = trunc i64 %phi_mul to i22

ST_4: next_mul (48)  [1/1] 3.40ns
:4  %next_mul = add i64 1200, %phi_mul

ST_4: tmp_38 (49)  [1/1] 0.00ns  loc: imProcessing.cpp:167
:5  %tmp_38 = sext i11 %row_tpl to i32

ST_4: tmp_44_cast (50)  [1/1] 0.00ns  loc: imProcessing.cpp:167
:6  %tmp_44_cast = sext i11 %row_tpl to i12

ST_4: tmp_39 (51)  [1/1] 2.52ns  loc: imProcessing.cpp:167
:7  %tmp_39 = icmp slt i32 %tmp_38, %tplHeight_read

ST_4: row_tpl_1 (52)  [1/1] 1.84ns  loc: imProcessing.cpp:167
:8  %row_tpl_1 = add i11 1, %row_tpl

ST_4: StgValue_64 (53)  [1/1] 0.00ns  loc: imProcessing.cpp:167
:9  br i1 %tmp_39, label %9, label %4

ST_4: StgValue_65 (55)  [1/1] 0.00ns  loc: imProcessing.cpp:167
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str930) nounwind

ST_4: tmp_22 (56)  [1/1] 0.00ns  loc: imProcessing.cpp:167
:1  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str930)

ST_4: StgValue_67 (57)  [1/1] 0.00ns  loc: imProcessing.cpp:169
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 200, i32 100, [1 x i8]* @p_str122) nounwind

ST_4: tmp_40 (58)  [1/1] 0.00ns  loc: imProcessing.cpp:182
:3  %tmp_40 = add i12 %tmp_40_cast, %tmp_44_cast

ST_4: tmp_41_cast (59)  [1/1] 0.00ns  loc: imProcessing.cpp:182
:4  %tmp_41_cast = sext i12 %tmp_40 to i22

ST_4: tmp_49 (60)  [1/1] 6.38ns  loc: imProcessing.cpp:182
:5  %tmp_49 = mul i22 %tmp_41_cast, 1200

ST_4: StgValue_71 (61)  [1/1] 1.57ns  loc: imProcessing.cpp:170
:6  br label %8

ST_4: minSAD_load (181)  [1/1] 0.00ns  loc: imProcessing.cpp:189
:0  %minSAD_load = load i32* %minSAD

ST_4: tmp_43 (182)  [1/1] 2.52ns  loc: imProcessing.cpp:189
:1  %tmp_43 = icmp sgt i32 %minSAD_load, %minSAD_1

ST_4: tmp_44 (183)  [1/1] 2.52ns  loc: imProcessing.cpp:189
:2  %tmp_44 = icmp eq i32 %minSAD_load, 0

ST_4: or_cond (184)  [1/1] 1.37ns  loc: imProcessing.cpp:189
:3  %or_cond = or i1 %tmp_43, %tmp_44

ST_4: StgValue_76 (185)  [1/1] 0.00ns  loc: imProcessing.cpp:189
:4  br i1 %or_cond, label %14, label %._crit_edge

ST_4: StgValue_77 (187)  [1/1] 0.00ns  loc: imProcessing.cpp:191
:0  call void @_ssdm_op_Write.ap_auto.i11P(i11* %output_struct_y, i11 %row_img)

ST_4: StgValue_78 (188)  [1/1] 0.00ns  loc: imProcessing.cpp:192
:1  call void @_ssdm_op_Write.ap_auto.i11P(i11* %output_struct_x, i11 %col_img)

ST_4: StgValue_79 (189)  [1/1] 0.00ns  loc: imProcessing.cpp:193
:2  call void @_ssdm_op_Write.ap_auto.i32P(i32* %output_struct_SAD, i32 %minSAD_1)

ST_4: StgValue_80 (190)  [1/1] 1.57ns  loc: imProcessing.cpp:190
:3  store i32 %minSAD_1, i32* %minSAD

ST_4: StgValue_81 (191)  [1/1] 0.00ns  loc: imProcessing.cpp:194
:4  br label %._crit_edge

ST_4: empty_22 (193)  [1/1] 0.00ns  loc: imProcessing.cpp:195
._crit_edge:0  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str829, i32 %tmp_21)

ST_4: StgValue_83 (194)  [1/1] 0.00ns  loc: imProcessing.cpp:164
._crit_edge:1  br label %2


 <State 5>: 6.65ns
ST_5: col_tpl (63)  [1/1] 0.00ns  loc: imProcessing.cpp:170
:0  %col_tpl = phi i11 [ 0, %9 ], [ %col_tpl_1_3, %10 ]

ST_5: SAD_1 (64)  [1/1] 0.00ns
:1  %SAD_1 = phi i32 [ %minSAD_1, %9 ], [ %SAD_3, %10 ]

ST_5: tmp_45 (65)  [1/1] 0.00ns  loc: imProcessing.cpp:170
:2  %tmp_45 = sext i11 %col_tpl to i32

ST_5: StgValue_87 (66)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 50, i64 25)

ST_5: tmp_46 (67)  [1/1] 2.52ns  loc: imProcessing.cpp:170
:4  %tmp_46 = icmp slt i32 %tmp_45, %tplWidth_read

ST_5: StgValue_89 (68)  [1/1] 1.57ns  loc: imProcessing.cpp:170
:5  br i1 %tmp_46, label %13, label %7

ST_5: tmp_95_cast (71)  [1/1] 0.00ns  loc: imProcessing.cpp:170
:1  %tmp_95_cast = sext i11 %col_tpl to i12

ST_5: tmp_47 (72)  [1/1] 1.84ns  loc: imProcessing.cpp:182
:2  %tmp_47 = add i12 %tmp_42_cast, %tmp_95_cast

ST_5: tmp_48_cast (73)  [1/1] 0.00ns  loc: imProcessing.cpp:182
:3  %tmp_48_cast = sext i12 %tmp_47 to i22

ST_5: tmp_51 (74)  [1/1] 2.20ns  loc: imProcessing.cpp:182
:4  %tmp_51 = add i22 %tmp_49, %tmp_48_cast

ST_5: tmp_63_cast (75)  [1/1] 0.00ns  loc: imProcessing.cpp:182
:5  %tmp_63_cast = sext i22 %tmp_51 to i64

ST_5: imINPUT_addr (76)  [1/1] 0.00ns  loc: imProcessing.cpp:182
:6  %imINPUT_addr = getelementptr [1440000 x i32]* %imINPUT, i64 0, i64 %tmp_63_cast

ST_5: imINPUT_load (77)  [4/4] 2.61ns  loc: imProcessing.cpp:182
:7  %imINPUT_load = load i32* %imINPUT_addr, align 4

ST_5: tmp_49_cast (80)  [1/1] 0.00ns  loc: imProcessing.cpp:184
:10  %tmp_49_cast = sext i11 %col_tpl to i22

ST_5: tmp_52 (81)  [1/1] 2.20ns  loc: imProcessing.cpp:184
:11  %tmp_52 = add i22 %tmp_73, %tmp_49_cast

ST_5: tmp_64_cast (82)  [1/1] 0.00ns  loc: imProcessing.cpp:184
:12  %tmp_64_cast = zext i22 %tmp_52 to i64

ST_5: tplINPUT_addr (83)  [1/1] 0.00ns  loc: imProcessing.cpp:184
:13  %tplINPUT_addr = getelementptr [1440000 x i32]* %tplINPUT, i64 0, i64 %tmp_64_cast

ST_5: tplINPUT_load (84)  [4/4] 2.61ns  loc: imProcessing.cpp:184
:14  %tplINPUT_load = load i32* %tplINPUT_addr, align 4


 <State 6>: 2.61ns
ST_6: imINPUT_load (77)  [3/4] 2.61ns  loc: imProcessing.cpp:182
:7  %imINPUT_load = load i32* %imINPUT_addr, align 4

ST_6: tplINPUT_load (84)  [3/4] 2.61ns  loc: imProcessing.cpp:184
:14  %tplINPUT_load = load i32* %tplINPUT_addr, align 4


 <State 7>: 2.61ns
ST_7: imINPUT_load (77)  [2/4] 2.61ns  loc: imProcessing.cpp:182
:7  %imINPUT_load = load i32* %imINPUT_addr, align 4

ST_7: tplINPUT_load (84)  [2/4] 2.61ns  loc: imProcessing.cpp:184
:14  %tplINPUT_load = load i32* %tplINPUT_addr, align 4


 <State 8>: 4.33ns
ST_8: imINPUT_load (77)  [1/4] 2.61ns  loc: imProcessing.cpp:182
:7  %imINPUT_load = load i32* %imINPUT_addr, align 4

ST_8: tmp_74 (78)  [1/1] 0.00ns  loc: imProcessing.cpp:182
:8  %tmp_74 = trunc i32 %imINPUT_load to i8

ST_8: tmp_100_cast (79)  [1/1] 0.00ns  loc: imProcessing.cpp:186
:9  %tmp_100_cast = sext i8 %tmp_74 to i9

ST_8: tplINPUT_load (84)  [1/4] 2.61ns  loc: imProcessing.cpp:184
:14  %tplINPUT_load = load i32* %tplINPUT_addr, align 4

ST_8: tmp_75 (85)  [1/1] 0.00ns  loc: imProcessing.cpp:184
:15  %tmp_75 = trunc i32 %tplINPUT_load to i8

ST_8: tmp_101_cast (86)  [1/1] 0.00ns  loc: imProcessing.cpp:186
:16  %tmp_101_cast = sext i8 %tmp_75 to i9

ST_8: tmp_50 (87)  [1/1] 1.72ns  loc: imProcessing.cpp:186
:17  %tmp_50 = sub i9 %tmp_100_cast, %tmp_101_cast


 <State 9>: 6.65ns
ST_9: StgValue_113 (70)  [1/1] 0.00ns  loc: imProcessing.cpp:170
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1031) nounwind

ST_9: neg (88)  [1/1] 1.84ns  loc: imProcessing.cpp:186
:18  %neg = sub i9 0, %tmp_50

ST_9: abscond (89)  [1/1] 2.03ns  loc: imProcessing.cpp:186
:19  %abscond = icmp sgt i9 %tmp_50, 0

ST_9: abs (90)  [1/1] 0.00ns  loc: imProcessing.cpp:186 (grouped into LUT with out node SAD)
:20  %abs = select i1 %abscond, i9 %tmp_50, i9 %neg

ST_9: abs_cast (91)  [1/1] 0.00ns  loc: imProcessing.cpp:186 (grouped into LUT with out node SAD)
:21  %abs_cast = sext i9 %abs to i32

ST_9: SAD (92)  [1/1] 2.44ns  loc: imProcessing.cpp:186 (out node of the LUT)
:22  %SAD = add nsw i32 %abs_cast, %SAD_1

ST_9: col_tpl_1_s (93)  [1/1] 0.00ns  loc: imProcessing.cpp:170
:23  %col_tpl_1_s = or i11 %col_tpl, 1

ST_9: tmp_95_1 (94)  [1/1] 0.00ns  loc: imProcessing.cpp:170
:24  %tmp_95_1 = sext i11 %col_tpl_1_s to i32

ST_9: tmp_95_1_cast (95)  [1/1] 0.00ns  loc: imProcessing.cpp:170
:25  %tmp_95_1_cast = sext i11 %col_tpl_1_s to i12

ST_9: tmp_96_1 (96)  [1/1] 2.52ns  loc: imProcessing.cpp:170
:26  %tmp_96_1 = icmp slt i32 %tmp_95_1, %tplWidth_read

ST_9: StgValue_123 (97)  [1/1] 1.57ns  loc: imProcessing.cpp:170
:27  br i1 %tmp_96_1, label %12, label %7

ST_9: tmp_97_1 (99)  [1/1] 1.84ns  loc: imProcessing.cpp:182
:0  %tmp_97_1 = add i12 %tmp_42_cast, %tmp_95_1_cast

ST_9: tmp_98_1_cast (100)  [1/1] 0.00ns  loc: imProcessing.cpp:182
:1  %tmp_98_1_cast = sext i12 %tmp_97_1 to i22

ST_9: tmp_53 (101)  [1/1] 2.20ns  loc: imProcessing.cpp:182
:2  %tmp_53 = add i22 %tmp_49, %tmp_98_1_cast

ST_9: tmp_65_cast (102)  [1/1] 0.00ns  loc: imProcessing.cpp:182
:3  %tmp_65_cast = sext i22 %tmp_53 to i64

ST_9: imINPUT_addr_1 (103)  [1/1] 0.00ns  loc: imProcessing.cpp:182
:4  %imINPUT_addr_1 = getelementptr [1440000 x i32]* %imINPUT, i64 0, i64 %tmp_65_cast

ST_9: imINPUT_load_1 (104)  [4/4] 2.61ns  loc: imProcessing.cpp:182
:5  %imINPUT_load_1 = load i32* %imINPUT_addr_1, align 4

ST_9: tmp_99_1_cast (107)  [1/1] 0.00ns  loc: imProcessing.cpp:184
:8  %tmp_99_1_cast = sext i11 %col_tpl_1_s to i22

ST_9: tmp_54 (108)  [1/1] 2.20ns  loc: imProcessing.cpp:184
:9  %tmp_54 = add i22 %tmp_73, %tmp_99_1_cast

ST_9: tmp_66_cast (109)  [1/1] 0.00ns  loc: imProcessing.cpp:184
:10  %tmp_66_cast = zext i22 %tmp_54 to i64

ST_9: tplINPUT_addr_1 (110)  [1/1] 0.00ns  loc: imProcessing.cpp:184
:11  %tplINPUT_addr_1 = getelementptr [1440000 x i32]* %tplINPUT, i64 0, i64 %tmp_66_cast

ST_9: tplINPUT_load_1 (111)  [4/4] 2.61ns  loc: imProcessing.cpp:184
:12  %tplINPUT_load_1 = load i32* %tplINPUT_addr_1, align 4


 <State 10>: 2.61ns
ST_10: imINPUT_load_1 (104)  [3/4] 2.61ns  loc: imProcessing.cpp:182
:5  %imINPUT_load_1 = load i32* %imINPUT_addr_1, align 4

ST_10: tplINPUT_load_1 (111)  [3/4] 2.61ns  loc: imProcessing.cpp:184
:12  %tplINPUT_load_1 = load i32* %tplINPUT_addr_1, align 4


 <State 11>: 2.61ns
ST_11: imINPUT_load_1 (104)  [2/4] 2.61ns  loc: imProcessing.cpp:182
:5  %imINPUT_load_1 = load i32* %imINPUT_addr_1, align 4

ST_11: tplINPUT_load_1 (111)  [2/4] 2.61ns  loc: imProcessing.cpp:184
:12  %tplINPUT_load_1 = load i32* %tplINPUT_addr_1, align 4


 <State 12>: 4.33ns
ST_12: imINPUT_load_1 (104)  [1/4] 2.61ns  loc: imProcessing.cpp:182
:5  %imINPUT_load_1 = load i32* %imINPUT_addr_1, align 4

ST_12: tmp_76 (105)  [1/1] 0.00ns  loc: imProcessing.cpp:182
:6  %tmp_76 = trunc i32 %imINPUT_load_1 to i8

ST_12: tmp_100_1_cast (106)  [1/1] 0.00ns  loc: imProcessing.cpp:186
:7  %tmp_100_1_cast = sext i8 %tmp_76 to i9

ST_12: tplINPUT_load_1 (111)  [1/4] 2.61ns  loc: imProcessing.cpp:184
:12  %tplINPUT_load_1 = load i32* %tplINPUT_addr_1, align 4

ST_12: tmp_77 (112)  [1/1] 0.00ns  loc: imProcessing.cpp:184
:13  %tmp_77 = trunc i32 %tplINPUT_load_1 to i8

ST_12: tmp_101_1_cast (113)  [1/1] 0.00ns  loc: imProcessing.cpp:186
:14  %tmp_101_1_cast = sext i8 %tmp_77 to i9

ST_12: tmp_102_1 (114)  [1/1] 1.72ns  loc: imProcessing.cpp:186
:15  %tmp_102_1 = sub i9 %tmp_100_1_cast, %tmp_101_1_cast


 <State 13>: 6.65ns
ST_13: neg_1 (115)  [1/1] 1.84ns  loc: imProcessing.cpp:186
:16  %neg_1 = sub i9 0, %tmp_102_1

ST_13: abscond_1 (116)  [1/1] 2.03ns  loc: imProcessing.cpp:186
:17  %abscond_1 = icmp sgt i9 %tmp_102_1, 0

ST_13: abs_1 (117)  [1/1] 0.00ns  loc: imProcessing.cpp:186 (grouped into LUT with out node SAD_s)
:18  %abs_1 = select i1 %abscond_1, i9 %tmp_102_1, i9 %neg_1

ST_13: abs_1_cast (118)  [1/1] 0.00ns  loc: imProcessing.cpp:186 (grouped into LUT with out node SAD_s)
:19  %abs_1_cast = sext i9 %abs_1 to i32

ST_13: SAD_s (119)  [1/1] 2.44ns  loc: imProcessing.cpp:186 (out node of the LUT)
:20  %SAD_s = add nsw i32 %abs_1_cast, %SAD

ST_13: col_tpl_1_1 (120)  [1/1] 0.00ns  loc: imProcessing.cpp:170
:21  %col_tpl_1_1 = or i11 %col_tpl, 2

ST_13: tmp_95_2 (121)  [1/1] 0.00ns  loc: imProcessing.cpp:170
:22  %tmp_95_2 = sext i11 %col_tpl_1_1 to i32

ST_13: tmp_95_2_cast (122)  [1/1] 0.00ns  loc: imProcessing.cpp:170
:23  %tmp_95_2_cast = sext i11 %col_tpl_1_1 to i12

ST_13: tmp_96_2 (123)  [1/1] 2.52ns  loc: imProcessing.cpp:170
:24  %tmp_96_2 = icmp slt i32 %tmp_95_2, %tplWidth_read

ST_13: StgValue_155 (124)  [1/1] 1.57ns  loc: imProcessing.cpp:170
:25  br i1 %tmp_96_2, label %11, label %7

ST_13: tmp_97_2 (126)  [1/1] 1.84ns  loc: imProcessing.cpp:182
:0  %tmp_97_2 = add i12 %tmp_42_cast, %tmp_95_2_cast

ST_13: tmp_98_2_cast (127)  [1/1] 0.00ns  loc: imProcessing.cpp:182
:1  %tmp_98_2_cast = sext i12 %tmp_97_2 to i22

ST_13: tmp_55 (128)  [1/1] 2.20ns  loc: imProcessing.cpp:182
:2  %tmp_55 = add i22 %tmp_49, %tmp_98_2_cast

ST_13: tmp_67_cast (129)  [1/1] 0.00ns  loc: imProcessing.cpp:182
:3  %tmp_67_cast = sext i22 %tmp_55 to i64

ST_13: imINPUT_addr_2 (130)  [1/1] 0.00ns  loc: imProcessing.cpp:182
:4  %imINPUT_addr_2 = getelementptr [1440000 x i32]* %imINPUT, i64 0, i64 %tmp_67_cast

ST_13: imINPUT_load_2 (131)  [4/4] 2.61ns  loc: imProcessing.cpp:182
:5  %imINPUT_load_2 = load i32* %imINPUT_addr_2, align 4

ST_13: tmp_99_2_cast (134)  [1/1] 0.00ns  loc: imProcessing.cpp:184
:8  %tmp_99_2_cast = sext i11 %col_tpl_1_1 to i22

ST_13: tmp_56 (135)  [1/1] 2.20ns  loc: imProcessing.cpp:184
:9  %tmp_56 = add i22 %tmp_73, %tmp_99_2_cast

ST_13: tmp_68_cast (136)  [1/1] 0.00ns  loc: imProcessing.cpp:184
:10  %tmp_68_cast = zext i22 %tmp_56 to i64

ST_13: tplINPUT_addr_2 (137)  [1/1] 0.00ns  loc: imProcessing.cpp:184
:11  %tplINPUT_addr_2 = getelementptr [1440000 x i32]* %tplINPUT, i64 0, i64 %tmp_68_cast

ST_13: tplINPUT_load_2 (138)  [4/4] 2.61ns  loc: imProcessing.cpp:184
:12  %tplINPUT_load_2 = load i32* %tplINPUT_addr_2, align 4

ST_13: col_tpl_1_2 (147)  [1/1] 0.00ns  loc: imProcessing.cpp:170
:21  %col_tpl_1_2 = or i11 %col_tpl, 3

ST_13: tmp_95_3 (148)  [1/1] 0.00ns  loc: imProcessing.cpp:170
:22  %tmp_95_3 = sext i11 %col_tpl_1_2 to i32

ST_13: tmp_96_3 (150)  [1/1] 2.52ns  loc: imProcessing.cpp:170
:24  %tmp_96_3 = icmp slt i32 %tmp_95_3, %tplWidth_read


 <State 14>: 2.61ns
ST_14: imINPUT_load_2 (131)  [3/4] 2.61ns  loc: imProcessing.cpp:182
:5  %imINPUT_load_2 = load i32* %imINPUT_addr_2, align 4

ST_14: tplINPUT_load_2 (138)  [3/4] 2.61ns  loc: imProcessing.cpp:184
:12  %tplINPUT_load_2 = load i32* %tplINPUT_addr_2, align 4


 <State 15>: 2.61ns
ST_15: imINPUT_load_2 (131)  [2/4] 2.61ns  loc: imProcessing.cpp:182
:5  %imINPUT_load_2 = load i32* %imINPUT_addr_2, align 4

ST_15: tplINPUT_load_2 (138)  [2/4] 2.61ns  loc: imProcessing.cpp:184
:12  %tplINPUT_load_2 = load i32* %tplINPUT_addr_2, align 4


 <State 16>: 4.33ns
ST_16: imINPUT_load_2 (131)  [1/4] 2.61ns  loc: imProcessing.cpp:182
:5  %imINPUT_load_2 = load i32* %imINPUT_addr_2, align 4

ST_16: tmp_78 (132)  [1/1] 0.00ns  loc: imProcessing.cpp:182
:6  %tmp_78 = trunc i32 %imINPUT_load_2 to i8

ST_16: tmp_100_2_cast (133)  [1/1] 0.00ns  loc: imProcessing.cpp:186
:7  %tmp_100_2_cast = sext i8 %tmp_78 to i9

ST_16: tplINPUT_load_2 (138)  [1/4] 2.61ns  loc: imProcessing.cpp:184
:12  %tplINPUT_load_2 = load i32* %tplINPUT_addr_2, align 4

ST_16: tmp_79 (139)  [1/1] 0.00ns  loc: imProcessing.cpp:184
:13  %tmp_79 = trunc i32 %tplINPUT_load_2 to i8

ST_16: tmp_101_2_cast (140)  [1/1] 0.00ns  loc: imProcessing.cpp:186
:14  %tmp_101_2_cast = sext i8 %tmp_79 to i9

ST_16: tmp_102_2 (141)  [1/1] 1.72ns  loc: imProcessing.cpp:186
:15  %tmp_102_2 = sub i9 %tmp_100_2_cast, %tmp_101_2_cast


 <State 17>: 6.65ns
ST_17: neg_2 (142)  [1/1] 1.84ns  loc: imProcessing.cpp:186
:16  %neg_2 = sub i9 0, %tmp_102_2

ST_17: abscond_2 (143)  [1/1] 2.03ns  loc: imProcessing.cpp:186
:17  %abscond_2 = icmp sgt i9 %tmp_102_2, 0

ST_17: abs_2 (144)  [1/1] 0.00ns  loc: imProcessing.cpp:186 (grouped into LUT with out node SAD_2)
:18  %abs_2 = select i1 %abscond_2, i9 %tmp_102_2, i9 %neg_2

ST_17: abs_2_cast (145)  [1/1] 0.00ns  loc: imProcessing.cpp:186 (grouped into LUT with out node SAD_2)
:19  %abs_2_cast = sext i9 %abs_2 to i32

ST_17: SAD_2 (146)  [1/1] 2.44ns  loc: imProcessing.cpp:186 (out node of the LUT)
:20  %SAD_2 = add nsw i32 %abs_2_cast, %SAD_s

ST_17: tmp_95_3_cast (149)  [1/1] 0.00ns  loc: imProcessing.cpp:170
:23  %tmp_95_3_cast = sext i11 %col_tpl_1_2 to i12

ST_17: StgValue_187 (151)  [1/1] 1.57ns  loc: imProcessing.cpp:170
:25  br i1 %tmp_96_3, label %10, label %7

ST_17: tmp_97_3 (153)  [1/1] 1.84ns  loc: imProcessing.cpp:182
:0  %tmp_97_3 = add i12 %tmp_42_cast, %tmp_95_3_cast

ST_17: tmp_98_3_cast (154)  [1/1] 0.00ns  loc: imProcessing.cpp:182
:1  %tmp_98_3_cast = sext i12 %tmp_97_3 to i22

ST_17: tmp_57 (155)  [1/1] 2.20ns  loc: imProcessing.cpp:182
:2  %tmp_57 = add i22 %tmp_49, %tmp_98_3_cast

ST_17: tmp_69_cast (156)  [1/1] 0.00ns  loc: imProcessing.cpp:182
:3  %tmp_69_cast = sext i22 %tmp_57 to i64

ST_17: imINPUT_addr_3 (157)  [1/1] 0.00ns  loc: imProcessing.cpp:182
:4  %imINPUT_addr_3 = getelementptr [1440000 x i32]* %imINPUT, i64 0, i64 %tmp_69_cast

ST_17: imINPUT_load_3 (158)  [4/4] 2.61ns  loc: imProcessing.cpp:182
:5  %imINPUT_load_3 = load i32* %imINPUT_addr_3, align 4

ST_17: tmp_99_3_cast (161)  [1/1] 0.00ns  loc: imProcessing.cpp:184
:8  %tmp_99_3_cast = sext i11 %col_tpl_1_2 to i22

ST_17: tmp_58 (162)  [1/1] 2.20ns  loc: imProcessing.cpp:184
:9  %tmp_58 = add i22 %tmp_73, %tmp_99_3_cast

ST_17: tmp_70_cast (163)  [1/1] 0.00ns  loc: imProcessing.cpp:184
:10  %tmp_70_cast = zext i22 %tmp_58 to i64

ST_17: tplINPUT_addr_3 (164)  [1/1] 0.00ns  loc: imProcessing.cpp:184
:11  %tplINPUT_addr_3 = getelementptr [1440000 x i32]* %tplINPUT, i64 0, i64 %tmp_70_cast

ST_17: tplINPUT_load_3 (165)  [4/4] 2.61ns  loc: imProcessing.cpp:184
:12  %tplINPUT_load_3 = load i32* %tplINPUT_addr_3, align 4

ST_17: col_tpl_1_3 (174)  [1/1] 1.84ns  loc: imProcessing.cpp:170
:21  %col_tpl_1_3 = add i11 4, %col_tpl


 <State 18>: 2.61ns
ST_18: imINPUT_load_3 (158)  [3/4] 2.61ns  loc: imProcessing.cpp:182
:5  %imINPUT_load_3 = load i32* %imINPUT_addr_3, align 4

ST_18: tplINPUT_load_3 (165)  [3/4] 2.61ns  loc: imProcessing.cpp:184
:12  %tplINPUT_load_3 = load i32* %tplINPUT_addr_3, align 4


 <State 19>: 2.61ns
ST_19: imINPUT_load_3 (158)  [2/4] 2.61ns  loc: imProcessing.cpp:182
:5  %imINPUT_load_3 = load i32* %imINPUT_addr_3, align 4

ST_19: tplINPUT_load_3 (165)  [2/4] 2.61ns  loc: imProcessing.cpp:184
:12  %tplINPUT_load_3 = load i32* %tplINPUT_addr_3, align 4


 <State 20>: 4.33ns
ST_20: imINPUT_load_3 (158)  [1/4] 2.61ns  loc: imProcessing.cpp:182
:5  %imINPUT_load_3 = load i32* %imINPUT_addr_3, align 4

ST_20: tmp_80 (159)  [1/1] 0.00ns  loc: imProcessing.cpp:182
:6  %tmp_80 = trunc i32 %imINPUT_load_3 to i8

ST_20: tmp_100_3_cast (160)  [1/1] 0.00ns  loc: imProcessing.cpp:186
:7  %tmp_100_3_cast = sext i8 %tmp_80 to i9

ST_20: tplINPUT_load_3 (165)  [1/4] 2.61ns  loc: imProcessing.cpp:184
:12  %tplINPUT_load_3 = load i32* %tplINPUT_addr_3, align 4

ST_20: tmp_81 (166)  [1/1] 0.00ns  loc: imProcessing.cpp:184
:13  %tmp_81 = trunc i32 %tplINPUT_load_3 to i8

ST_20: tmp_101_3_cast (167)  [1/1] 0.00ns  loc: imProcessing.cpp:186
:14  %tmp_101_3_cast = sext i8 %tmp_81 to i9

ST_20: tmp_102_3 (168)  [1/1] 1.72ns  loc: imProcessing.cpp:186
:15  %tmp_102_3 = sub i9 %tmp_100_3_cast, %tmp_101_3_cast


 <State 21>: 4.47ns
ST_21: neg_3 (169)  [1/1] 1.84ns  loc: imProcessing.cpp:186
:16  %neg_3 = sub i9 0, %tmp_102_3

ST_21: abscond_3 (170)  [1/1] 2.03ns  loc: imProcessing.cpp:186
:17  %abscond_3 = icmp sgt i9 %tmp_102_3, 0

ST_21: abs_3 (171)  [1/1] 0.00ns  loc: imProcessing.cpp:186 (grouped into LUT with out node SAD_3)
:18  %abs_3 = select i1 %abscond_3, i9 %tmp_102_3, i9 %neg_3

ST_21: abs_3_cast (172)  [1/1] 0.00ns  loc: imProcessing.cpp:186 (grouped into LUT with out node SAD_3)
:19  %abs_3_cast = sext i9 %abs_3 to i32

ST_21: SAD_3 (173)  [1/1] 2.44ns  loc: imProcessing.cpp:186 (out node of the LUT)
:20  %SAD_3 = add nsw i32 %abs_3_cast, %SAD_2

ST_21: StgValue_216 (175)  [1/1] 0.00ns  loc: imProcessing.cpp:170
:22  br label %8


 <State 22>: 0.00ns
ST_22: SAD_1_lcssa (177)  [1/1] 0.00ns  loc: imProcessing.cpp:186
:0  %SAD_1_lcssa = phi i32 [ %SAD_1, %8 ], [ %SAD, %13 ], [ %SAD_s, %12 ], [ %SAD_2, %11 ]

ST_22: empty_23 (178)  [1/1] 0.00ns  loc: imProcessing.cpp:188
:1  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str930, i32 %tmp_22)

ST_22: StgValue_219 (179)  [1/1] 0.00ns  loc: imProcessing.cpp:167
:2  br label %5



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imHeight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tplHeight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tplWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imINPUT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tplINPUT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_struct_y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_struct_x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_struct_SAD]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
minSAD          (alloca           ) [ 01111111111111111111111]
tplWidth_read   (read             ) [ 00111111111111111111111]
imWidth_read    (read             ) [ 00000000000000000000000]
tplHeight_read  (read             ) [ 00111111111111111111111]
imHeight_read   (read             ) [ 00000000000000000000000]
tmp             (sub              ) [ 00111111111111111111111]
tmp_s           (sub              ) [ 00111111111111111111111]
StgValue_30     (store            ) [ 00000000000000000000000]
StgValue_31     (br               ) [ 01111111111111111111111]
row_img         (phi              ) [ 00101111111111111111111]
tmp_34          (sext             ) [ 00000000000000000000000]
tmp_40_cast     (sext             ) [ 00011111111111111111111]
tmp_35          (icmp             ) [ 00111111111111111111111]
row_img_1       (add              ) [ 01111111111111111111111]
StgValue_37     (br               ) [ 00000000000000000000000]
StgValue_38     (specloopname     ) [ 00000000000000000000000]
tmp_20          (specregionbegin  ) [ 00011111111111111111111]
StgValue_40     (speclooptripcount) [ 00000000000000000000000]
StgValue_41     (br               ) [ 00111111111111111111111]
StgValue_42     (ret              ) [ 00000000000000000000000]
col_img         (phi              ) [ 00011111111111111111111]
tmp_36          (sext             ) [ 00000000000000000000000]
tmp_42_cast     (sext             ) [ 00001111111111111111111]
tmp_37          (icmp             ) [ 00111111111111111111111]
col_img_1       (add              ) [ 00111111111111111111111]
StgValue_48     (br               ) [ 00000000000000000000000]
StgValue_49     (specloopname     ) [ 00000000000000000000000]
tmp_21          (specregionbegin  ) [ 00001111111111111111111]
StgValue_51     (speclooptripcount) [ 00000000000000000000000]
StgValue_52     (br               ) [ 00111111111111111111111]
empty           (specregionend    ) [ 00000000000000000000000]
StgValue_54     (br               ) [ 01111111111111111111111]
row_tpl         (phi              ) [ 00001000000000000000000]
minSAD_1        (phi              ) [ 00001111111111111111110]
phi_mul         (phi              ) [ 00001000000000000000000]
tmp_73          (trunc            ) [ 00000111111111111111110]
next_mul        (add              ) [ 00111111111111111111111]
tmp_38          (sext             ) [ 00000000000000000000000]
tmp_44_cast     (sext             ) [ 00000000000000000000000]
tmp_39          (icmp             ) [ 00111111111111111111111]
row_tpl_1       (add              ) [ 00111111111111111111111]
StgValue_64     (br               ) [ 00000000000000000000000]
StgValue_65     (specloopname     ) [ 00000000000000000000000]
tmp_22          (specregionbegin  ) [ 00000111111111111111111]
StgValue_67     (speclooptripcount) [ 00000000000000000000000]
tmp_40          (add              ) [ 00000000000000000000000]
tmp_41_cast     (sext             ) [ 00000000000000000000000]
tmp_49          (mul              ) [ 00000111111111111111110]
StgValue_71     (br               ) [ 00111111111111111111111]
minSAD_load     (load             ) [ 00000000000000000000000]
tmp_43          (icmp             ) [ 00000000000000000000000]
tmp_44          (icmp             ) [ 00000000000000000000000]
or_cond         (or               ) [ 00111111111111111111111]
StgValue_76     (br               ) [ 00000000000000000000000]
StgValue_77     (write            ) [ 00000000000000000000000]
StgValue_78     (write            ) [ 00000000000000000000000]
StgValue_79     (write            ) [ 00000000000000000000000]
StgValue_80     (store            ) [ 00000000000000000000000]
StgValue_81     (br               ) [ 00000000000000000000000]
empty_22        (specregionend    ) [ 00000000000000000000000]
StgValue_83     (br               ) [ 00111111111111111111111]
col_tpl         (phi              ) [ 00000111111111111100000]
SAD_1           (phi              ) [ 00000111111111111100001]
tmp_45          (sext             ) [ 00000000000000000000000]
StgValue_87     (speclooptripcount) [ 00000000000000000000000]
tmp_46          (icmp             ) [ 00111111111111111111111]
StgValue_89     (br               ) [ 00111111111111111111111]
tmp_95_cast     (sext             ) [ 00000000000000000000000]
tmp_47          (add              ) [ 00000000000000000000000]
tmp_48_cast     (sext             ) [ 00000000000000000000000]
tmp_51          (add              ) [ 00000000000000000000000]
tmp_63_cast     (sext             ) [ 00000000000000000000000]
imINPUT_addr    (getelementptr    ) [ 00000011100000000000000]
tmp_49_cast     (sext             ) [ 00000000000000000000000]
tmp_52          (add              ) [ 00000000000000000000000]
tmp_64_cast     (zext             ) [ 00000000000000000000000]
tplINPUT_addr   (getelementptr    ) [ 00000011100000000000000]
imINPUT_load    (load             ) [ 00000000000000000000000]
tmp_74          (trunc            ) [ 00000000000000000000000]
tmp_100_cast    (sext             ) [ 00000000000000000000000]
tplINPUT_load   (load             ) [ 00000000000000000000000]
tmp_75          (trunc            ) [ 00000000000000000000000]
tmp_101_cast    (sext             ) [ 00000000000000000000000]
tmp_50          (sub              ) [ 00000000010000000000000]
StgValue_113    (specloopname     ) [ 00000000000000000000000]
neg             (sub              ) [ 00000000000000000000000]
abscond         (icmp             ) [ 00000000000000000000000]
abs             (select           ) [ 00000000000000000000000]
abs_cast        (sext             ) [ 00000000000000000000000]
SAD             (add              ) [ 00111111111111111111111]
col_tpl_1_s     (or               ) [ 00000000000000000000000]
tmp_95_1        (sext             ) [ 00000000000000000000000]
tmp_95_1_cast   (sext             ) [ 00000000000000000000000]
tmp_96_1        (icmp             ) [ 00111111111111111111111]
StgValue_123    (br               ) [ 00111111111111111111111]
tmp_97_1        (add              ) [ 00000000000000000000000]
tmp_98_1_cast   (sext             ) [ 00000000000000000000000]
tmp_53          (add              ) [ 00000000000000000000000]
tmp_65_cast     (sext             ) [ 00000000000000000000000]
imINPUT_addr_1  (getelementptr    ) [ 00000000001110000000000]
tmp_99_1_cast   (sext             ) [ 00000000000000000000000]
tmp_54          (add              ) [ 00000000000000000000000]
tmp_66_cast     (zext             ) [ 00000000000000000000000]
tplINPUT_addr_1 (getelementptr    ) [ 00000000001110000000000]
imINPUT_load_1  (load             ) [ 00000000000000000000000]
tmp_76          (trunc            ) [ 00000000000000000000000]
tmp_100_1_cast  (sext             ) [ 00000000000000000000000]
tplINPUT_load_1 (load             ) [ 00000000000000000000000]
tmp_77          (trunc            ) [ 00000000000000000000000]
tmp_101_1_cast  (sext             ) [ 00000000000000000000000]
tmp_102_1       (sub              ) [ 00000000000001000000000]
neg_1           (sub              ) [ 00000000000000000000000]
abscond_1       (icmp             ) [ 00000000000000000000000]
abs_1           (select           ) [ 00000000000000000000000]
abs_1_cast      (sext             ) [ 00000000000000000000000]
SAD_s           (add              ) [ 00111111111111111111111]
col_tpl_1_1     (or               ) [ 00000000000000000000000]
tmp_95_2        (sext             ) [ 00000000000000000000000]
tmp_95_2_cast   (sext             ) [ 00000000000000000000000]
tmp_96_2        (icmp             ) [ 00111111111111111111111]
StgValue_155    (br               ) [ 00111111111111111111111]
tmp_97_2        (add              ) [ 00000000000000000000000]
tmp_98_2_cast   (sext             ) [ 00000000000000000000000]
tmp_55          (add              ) [ 00000000000000000000000]
tmp_67_cast     (sext             ) [ 00000000000000000000000]
imINPUT_addr_2  (getelementptr    ) [ 00000000000000111000000]
tmp_99_2_cast   (sext             ) [ 00000000000000000000000]
tmp_56          (add              ) [ 00000000000000000000000]
tmp_68_cast     (zext             ) [ 00000000000000000000000]
tplINPUT_addr_2 (getelementptr    ) [ 00000000000000111000000]
col_tpl_1_2     (or               ) [ 00000000000000111100000]
tmp_95_3        (sext             ) [ 00000000000000000000000]
tmp_96_3        (icmp             ) [ 00000000000000111100000]
imINPUT_load_2  (load             ) [ 00000000000000000000000]
tmp_78          (trunc            ) [ 00000000000000000000000]
tmp_100_2_cast  (sext             ) [ 00000000000000000000000]
tplINPUT_load_2 (load             ) [ 00000000000000000000000]
tmp_79          (trunc            ) [ 00000000000000000000000]
tmp_101_2_cast  (sext             ) [ 00000000000000000000000]
tmp_102_2       (sub              ) [ 00000000000000000100000]
neg_2           (sub              ) [ 00000000000000000000000]
abscond_2       (icmp             ) [ 00000000000000000000000]
abs_2           (select           ) [ 00000000000000000000000]
abs_2_cast      (sext             ) [ 00000000000000000000000]
SAD_2           (add              ) [ 00111111111111111111111]
tmp_95_3_cast   (sext             ) [ 00000000000000000000000]
StgValue_187    (br               ) [ 00111111111111111111111]
tmp_97_3        (add              ) [ 00000000000000000000000]
tmp_98_3_cast   (sext             ) [ 00000000000000000000000]
tmp_57          (add              ) [ 00000000000000000000000]
tmp_69_cast     (sext             ) [ 00000000000000000000000]
imINPUT_addr_3  (getelementptr    ) [ 00000000000000000011100]
tmp_99_3_cast   (sext             ) [ 00000000000000000000000]
tmp_58          (add              ) [ 00000000000000000000000]
tmp_70_cast     (zext             ) [ 00000000000000000000000]
tplINPUT_addr_3 (getelementptr    ) [ 00000000000000000011100]
col_tpl_1_3     (add              ) [ 00111111111111000011111]
imINPUT_load_3  (load             ) [ 00000000000000000000000]
tmp_80          (trunc            ) [ 00000000000000000000000]
tmp_100_3_cast  (sext             ) [ 00000000000000000000000]
tplINPUT_load_3 (load             ) [ 00000000000000000000000]
tmp_81          (trunc            ) [ 00000000000000000000000]
tmp_101_3_cast  (sext             ) [ 00000000000000000000000]
tmp_102_3       (sub              ) [ 00000000000000000000010]
neg_3           (sub              ) [ 00000000000000000000000]
abscond_3       (icmp             ) [ 00000000000000000000000]
abs_3           (select           ) [ 00000000000000000000000]
abs_3_cast      (sext             ) [ 00000000000000000000000]
SAD_3           (add              ) [ 00111111111111111111111]
StgValue_216    (br               ) [ 00111111111111111111111]
SAD_1_lcssa     (phi              ) [ 00111000000000000000001]
empty_23        (specregionend    ) [ 00000000000000000000000]
StgValue_219    (br               ) [ 00111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imHeight">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imHeight"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tplHeight">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tplHeight"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="imWidth">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imWidth"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tplWidth">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tplWidth"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="imINPUT">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imINPUT"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tplINPUT">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tplINPUT"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_struct_y">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_struct_y"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_struct_x">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_struct_x"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_struct_SAD">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_struct_SAD"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str728"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str122"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str829"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str930"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i11P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1031"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="minSAD_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="minSAD/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tplWidth_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tplWidth_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="imWidth_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imWidth_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tplHeight_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tplHeight_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="imHeight_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="imHeight_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="StgValue_77_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="11" slack="0"/>
<pin id="107" dir="0" index="2" bw="11" slack="2"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_77/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="StgValue_78_write_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="11" slack="0"/>
<pin id="114" dir="0" index="2" bw="11" slack="1"/>
<pin id="115" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_78/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="StgValue_79_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_79/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="imINPUT_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="22" slack="0"/>
<pin id="129" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imINPUT_addr/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="21" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imINPUT_load/5 imINPUT_load_1/9 imINPUT_load_2/13 imINPUT_load_3/17 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tplINPUT_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="22" slack="0"/>
<pin id="141" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tplINPUT_addr/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="21" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tplINPUT_load/5 tplINPUT_load_1/9 tplINPUT_load_2/13 tplINPUT_load_3/17 "/>
</bind>
</comp>

<comp id="149" class="1004" name="imINPUT_addr_1_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="22" slack="0"/>
<pin id="153" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imINPUT_addr_1/9 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tplINPUT_addr_1_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="22" slack="0"/>
<pin id="161" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tplINPUT_addr_1/9 "/>
</bind>
</comp>

<comp id="165" class="1004" name="imINPUT_addr_2_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="22" slack="0"/>
<pin id="169" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imINPUT_addr_2/13 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tplINPUT_addr_2_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="22" slack="0"/>
<pin id="177" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tplINPUT_addr_2/13 "/>
</bind>
</comp>

<comp id="181" class="1004" name="imINPUT_addr_3_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="22" slack="0"/>
<pin id="185" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imINPUT_addr_3/17 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tplINPUT_addr_3_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="22" slack="0"/>
<pin id="193" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tplINPUT_addr_3/17 "/>
</bind>
</comp>

<comp id="197" class="1005" name="row_img_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="11" slack="1"/>
<pin id="199" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="row_img (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="row_img_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="11" slack="0"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_img/2 "/>
</bind>
</comp>

<comp id="210" class="1005" name="col_img_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="11" slack="1"/>
<pin id="212" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="col_img (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="col_img_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="11" slack="0"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_img/3 "/>
</bind>
</comp>

<comp id="223" class="1005" name="row_tpl_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="11" slack="1"/>
<pin id="225" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="row_tpl (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="row_tpl_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="11" slack="0"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_tpl/4 "/>
</bind>
</comp>

<comp id="234" class="1005" name="minSAD_1_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="minSAD_1 (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="minSAD_1_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="32" slack="1"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="minSAD_1/4 "/>
</bind>
</comp>

<comp id="247" class="1005" name="phi_mul_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="1"/>
<pin id="249" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="phi_mul_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="64" slack="0"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/4 "/>
</bind>
</comp>

<comp id="258" class="1005" name="col_tpl_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="11" slack="1"/>
<pin id="260" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="col_tpl (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="col_tpl_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="11" slack="1"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_tpl/5 "/>
</bind>
</comp>

<comp id="270" class="1005" name="SAD_1_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="4"/>
<pin id="272" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="SAD_1 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="SAD_1_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="32" slack="1"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="SAD_1/5 "/>
</bind>
</comp>

<comp id="281" class="1005" name="SAD_1_lcssa_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="1"/>
<pin id="283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="SAD_1_lcssa (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="SAD_1_lcssa_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="13"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="32" slack="9"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="4" bw="32" slack="5"/>
<pin id="291" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="6" bw="32" slack="1"/>
<pin id="293" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="SAD_1_lcssa/22 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_s_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="StgValue_30_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_30/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_34_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="11" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_34/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_40_cast_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="11" slack="0"/>
<pin id="320" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_40_cast/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_35_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="1"/>
<pin id="325" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_35/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="row_img_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="11" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_img_1/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_36_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="11" slack="0"/>
<pin id="335" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_36/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_42_cast_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="11" slack="0"/>
<pin id="339" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_42_cast/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_37_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="2"/>
<pin id="344" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_37/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="col_img_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="11" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_img_1/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_73_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="0"/>
<pin id="354" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_73/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="next_mul_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="12" slack="0"/>
<pin id="358" dir="0" index="1" bw="64" slack="0"/>
<pin id="359" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_38_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="11" slack="0"/>
<pin id="364" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_38/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_44_cast_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="11" slack="0"/>
<pin id="368" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_44_cast/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_39_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="3"/>
<pin id="373" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_39/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="row_tpl_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="11" slack="0"/>
<pin id="378" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_tpl_1/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="minSAD_load_load_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="3"/>
<pin id="383" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="minSAD_load/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_43_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_43/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_44_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_44/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="or_cond_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="StgValue_80_store_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="3"/>
<pin id="405" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_80/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_45_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="11" slack="0"/>
<pin id="409" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_45/5 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_46_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="4"/>
<pin id="414" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_46/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_95_cast_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="11" slack="0"/>
<pin id="418" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_95_cast/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_47_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="11" slack="2"/>
<pin id="422" dir="0" index="1" bw="11" slack="0"/>
<pin id="423" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_47/5 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_48_cast_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="12" slack="0"/>
<pin id="427" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_48_cast/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_51_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="22" slack="1"/>
<pin id="431" dir="0" index="1" bw="12" slack="0"/>
<pin id="432" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_51/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_63_cast_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="22" slack="0"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_63_cast/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_49_cast_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="11" slack="0"/>
<pin id="441" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_49_cast/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_52_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="22" slack="1"/>
<pin id="445" dir="0" index="1" bw="11" slack="0"/>
<pin id="446" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_52/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_64_cast_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="22" slack="0"/>
<pin id="450" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_64_cast/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_74_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_74/8 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_100_cast_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_100_cast/8 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_75_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_75/8 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_101_cast_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_101_cast/8 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_50_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="0"/>
<pin id="471" dir="0" index="1" bw="8" slack="0"/>
<pin id="472" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_50/8 "/>
</bind>
</comp>

<comp id="475" class="1004" name="neg_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="9" slack="1"/>
<pin id="478" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg/9 "/>
</bind>
</comp>

<comp id="480" class="1004" name="abscond_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="9" slack="1"/>
<pin id="482" dir="0" index="1" bw="9" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond/9 "/>
</bind>
</comp>

<comp id="485" class="1004" name="abs_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="9" slack="1"/>
<pin id="488" dir="0" index="2" bw="9" slack="0"/>
<pin id="489" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs/9 "/>
</bind>
</comp>

<comp id="492" class="1004" name="abs_cast_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="9" slack="0"/>
<pin id="494" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="abs_cast/9 "/>
</bind>
</comp>

<comp id="496" class="1004" name="SAD_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="9" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="4"/>
<pin id="499" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="SAD/9 "/>
</bind>
</comp>

<comp id="502" class="1004" name="col_tpl_1_s_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="11" slack="4"/>
<pin id="504" dir="0" index="1" bw="11" slack="0"/>
<pin id="505" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="col_tpl_1_s/9 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_95_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="11" slack="0"/>
<pin id="510" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_95_1/9 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_95_1_cast_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="11" slack="0"/>
<pin id="514" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_95_1_cast/9 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_96_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="8"/>
<pin id="519" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_96_1/9 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_97_1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="11" slack="6"/>
<pin id="523" dir="0" index="1" bw="11" slack="0"/>
<pin id="524" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_97_1/9 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_98_1_cast_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="12" slack="0"/>
<pin id="528" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_98_1_cast/9 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_53_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="22" slack="5"/>
<pin id="532" dir="0" index="1" bw="12" slack="0"/>
<pin id="533" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_53/9 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_65_cast_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="22" slack="0"/>
<pin id="537" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_65_cast/9 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_99_1_cast_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="11" slack="0"/>
<pin id="542" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_99_1_cast/9 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_54_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="22" slack="5"/>
<pin id="546" dir="0" index="1" bw="11" slack="0"/>
<pin id="547" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_54/9 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_66_cast_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="22" slack="0"/>
<pin id="551" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_66_cast/9 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_76_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_76/12 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_100_1_cast_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="0"/>
<pin id="560" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_100_1_cast/12 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_77_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="0"/>
<pin id="564" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_77/12 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_101_1_cast_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="0"/>
<pin id="568" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_101_1_cast/12 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_102_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="0" index="1" bw="8" slack="0"/>
<pin id="573" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_102_1/12 "/>
</bind>
</comp>

<comp id="576" class="1004" name="neg_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="9" slack="1"/>
<pin id="579" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_1/13 "/>
</bind>
</comp>

<comp id="581" class="1004" name="abscond_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="9" slack="1"/>
<pin id="583" dir="0" index="1" bw="9" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond_1/13 "/>
</bind>
</comp>

<comp id="586" class="1004" name="abs_1_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="9" slack="1"/>
<pin id="589" dir="0" index="2" bw="9" slack="0"/>
<pin id="590" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs_1/13 "/>
</bind>
</comp>

<comp id="593" class="1004" name="abs_1_cast_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="9" slack="0"/>
<pin id="595" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="abs_1_cast/13 "/>
</bind>
</comp>

<comp id="597" class="1004" name="SAD_s_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="9" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="4"/>
<pin id="600" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="SAD_s/13 "/>
</bind>
</comp>

<comp id="602" class="1004" name="col_tpl_1_1_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="11" slack="8"/>
<pin id="604" dir="0" index="1" bw="11" slack="0"/>
<pin id="605" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="col_tpl_1_1/13 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_95_2_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="11" slack="0"/>
<pin id="610" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_95_2/13 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_95_2_cast_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="11" slack="0"/>
<pin id="614" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_95_2_cast/13 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_96_2_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="0" index="1" bw="32" slack="12"/>
<pin id="619" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_96_2/13 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_97_2_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="11" slack="10"/>
<pin id="623" dir="0" index="1" bw="11" slack="0"/>
<pin id="624" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_97_2/13 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_98_2_cast_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="12" slack="0"/>
<pin id="628" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_98_2_cast/13 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_55_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="22" slack="9"/>
<pin id="632" dir="0" index="1" bw="12" slack="0"/>
<pin id="633" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_55/13 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_67_cast_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="22" slack="0"/>
<pin id="637" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_67_cast/13 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_99_2_cast_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="11" slack="0"/>
<pin id="642" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_99_2_cast/13 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_56_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="22" slack="9"/>
<pin id="646" dir="0" index="1" bw="11" slack="0"/>
<pin id="647" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_56/13 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp_68_cast_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="22" slack="0"/>
<pin id="651" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_68_cast/13 "/>
</bind>
</comp>

<comp id="654" class="1004" name="col_tpl_1_2_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="11" slack="8"/>
<pin id="656" dir="0" index="1" bw="11" slack="0"/>
<pin id="657" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="col_tpl_1_2/13 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_95_3_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="11" slack="0"/>
<pin id="662" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_95_3/13 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_96_3_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="0"/>
<pin id="666" dir="0" index="1" bw="32" slack="12"/>
<pin id="667" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_96_3/13 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_78_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="0"/>
<pin id="671" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_78/16 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_100_2_cast_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="8" slack="0"/>
<pin id="675" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_100_2_cast/16 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_79_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="0"/>
<pin id="679" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_79/16 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_101_2_cast_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="8" slack="0"/>
<pin id="683" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_101_2_cast/16 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_102_2_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="0"/>
<pin id="687" dir="0" index="1" bw="8" slack="0"/>
<pin id="688" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_102_2/16 "/>
</bind>
</comp>

<comp id="691" class="1004" name="neg_2_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="9" slack="1"/>
<pin id="694" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_2/17 "/>
</bind>
</comp>

<comp id="696" class="1004" name="abscond_2_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="9" slack="1"/>
<pin id="698" dir="0" index="1" bw="9" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond_2/17 "/>
</bind>
</comp>

<comp id="701" class="1004" name="abs_2_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="9" slack="1"/>
<pin id="704" dir="0" index="2" bw="9" slack="0"/>
<pin id="705" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs_2/17 "/>
</bind>
</comp>

<comp id="708" class="1004" name="abs_2_cast_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="9" slack="0"/>
<pin id="710" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="abs_2_cast/17 "/>
</bind>
</comp>

<comp id="712" class="1004" name="SAD_2_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="9" slack="0"/>
<pin id="714" dir="0" index="1" bw="32" slack="4"/>
<pin id="715" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="SAD_2/17 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_95_3_cast_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="11" slack="4"/>
<pin id="719" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_95_3_cast/17 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_97_3_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="11" slack="14"/>
<pin id="722" dir="0" index="1" bw="11" slack="0"/>
<pin id="723" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_97_3/17 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_98_3_cast_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="12" slack="0"/>
<pin id="727" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_98_3_cast/17 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_57_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="22" slack="13"/>
<pin id="731" dir="0" index="1" bw="12" slack="0"/>
<pin id="732" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_57/17 "/>
</bind>
</comp>

<comp id="734" class="1004" name="tmp_69_cast_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="22" slack="0"/>
<pin id="736" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_69_cast/17 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_99_3_cast_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="11" slack="4"/>
<pin id="741" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_99_3_cast/17 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_58_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="22" slack="13"/>
<pin id="744" dir="0" index="1" bw="11" slack="0"/>
<pin id="745" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_58/17 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp_70_cast_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="22" slack="0"/>
<pin id="749" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_70_cast/17 "/>
</bind>
</comp>

<comp id="752" class="1004" name="col_tpl_1_3_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="4" slack="0"/>
<pin id="754" dir="0" index="1" bw="11" slack="12"/>
<pin id="755" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_tpl_1_3/17 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_80_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="0"/>
<pin id="760" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_80/20 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_100_3_cast_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="8" slack="0"/>
<pin id="764" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_100_3_cast/20 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_81_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="0"/>
<pin id="768" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_81/20 "/>
</bind>
</comp>

<comp id="770" class="1004" name="tmp_101_3_cast_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="8" slack="0"/>
<pin id="772" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_101_3_cast/20 "/>
</bind>
</comp>

<comp id="774" class="1004" name="tmp_102_3_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="8" slack="0"/>
<pin id="776" dir="0" index="1" bw="8" slack="0"/>
<pin id="777" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_102_3/20 "/>
</bind>
</comp>

<comp id="780" class="1004" name="neg_3_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="9" slack="1"/>
<pin id="783" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_3/21 "/>
</bind>
</comp>

<comp id="785" class="1004" name="abscond_3_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="9" slack="1"/>
<pin id="787" dir="0" index="1" bw="9" slack="0"/>
<pin id="788" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="abscond_3/21 "/>
</bind>
</comp>

<comp id="790" class="1004" name="abs_3_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="9" slack="1"/>
<pin id="793" dir="0" index="2" bw="9" slack="0"/>
<pin id="794" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs_3/21 "/>
</bind>
</comp>

<comp id="797" class="1004" name="abs_3_cast_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="9" slack="0"/>
<pin id="799" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="abs_3_cast/21 "/>
</bind>
</comp>

<comp id="801" class="1004" name="SAD_3_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="9" slack="0"/>
<pin id="803" dir="0" index="1" bw="32" slack="4"/>
<pin id="804" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="SAD_3/21 "/>
</bind>
</comp>

<comp id="806" class="1007" name="grp_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="11" slack="2"/>
<pin id="808" dir="0" index="1" bw="11" slack="0"/>
<pin id="809" dir="0" index="2" bw="12" slack="0"/>
<pin id="810" dir="1" index="3" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="tmp_40/4 tmp_41_cast/4 tmp_49/4 "/>
</bind>
</comp>

<comp id="813" class="1005" name="minSAD_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="0"/>
<pin id="815" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="minSAD "/>
</bind>
</comp>

<comp id="820" class="1005" name="tplWidth_read_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="4"/>
<pin id="822" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tplWidth_read "/>
</bind>
</comp>

<comp id="828" class="1005" name="tplHeight_read_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="3"/>
<pin id="830" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tplHeight_read "/>
</bind>
</comp>

<comp id="833" class="1005" name="tmp_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="1"/>
<pin id="835" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="838" class="1005" name="tmp_s_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="2"/>
<pin id="840" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="843" class="1005" name="tmp_40_cast_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="12" slack="2"/>
<pin id="845" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp_40_cast "/>
</bind>
</comp>

<comp id="851" class="1005" name="row_img_1_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="11" slack="0"/>
<pin id="853" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="row_img_1 "/>
</bind>
</comp>

<comp id="856" class="1005" name="tmp_42_cast_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="12" slack="2"/>
<pin id="858" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp_42_cast "/>
</bind>
</comp>

<comp id="867" class="1005" name="col_img_1_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="11" slack="0"/>
<pin id="869" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="col_img_1 "/>
</bind>
</comp>

<comp id="872" class="1005" name="tmp_73_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="22" slack="1"/>
<pin id="874" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp_73 "/>
</bind>
</comp>

<comp id="880" class="1005" name="next_mul_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="64" slack="0"/>
<pin id="882" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="888" class="1005" name="row_tpl_1_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="11" slack="0"/>
<pin id="890" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="row_tpl_1 "/>
</bind>
</comp>

<comp id="893" class="1005" name="tmp_49_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="22" slack="1"/>
<pin id="895" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="907" class="1005" name="imINPUT_addr_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="21" slack="1"/>
<pin id="909" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="imINPUT_addr "/>
</bind>
</comp>

<comp id="912" class="1005" name="tplINPUT_addr_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="21" slack="1"/>
<pin id="914" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tplINPUT_addr "/>
</bind>
</comp>

<comp id="917" class="1005" name="tmp_50_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="9" slack="1"/>
<pin id="919" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="924" class="1005" name="SAD_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="4"/>
<pin id="926" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="SAD "/>
</bind>
</comp>

<comp id="933" class="1005" name="imINPUT_addr_1_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="21" slack="1"/>
<pin id="935" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="imINPUT_addr_1 "/>
</bind>
</comp>

<comp id="938" class="1005" name="tplINPUT_addr_1_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="21" slack="1"/>
<pin id="940" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tplINPUT_addr_1 "/>
</bind>
</comp>

<comp id="943" class="1005" name="tmp_102_1_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="9" slack="1"/>
<pin id="945" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_102_1 "/>
</bind>
</comp>

<comp id="950" class="1005" name="SAD_s_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="4"/>
<pin id="952" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="SAD_s "/>
</bind>
</comp>

<comp id="959" class="1005" name="imINPUT_addr_2_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="21" slack="1"/>
<pin id="961" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="imINPUT_addr_2 "/>
</bind>
</comp>

<comp id="964" class="1005" name="tplINPUT_addr_2_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="21" slack="1"/>
<pin id="966" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tplINPUT_addr_2 "/>
</bind>
</comp>

<comp id="969" class="1005" name="col_tpl_1_2_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="11" slack="4"/>
<pin id="971" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="col_tpl_1_2 "/>
</bind>
</comp>

<comp id="975" class="1005" name="tmp_96_3_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="4"/>
<pin id="977" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_96_3 "/>
</bind>
</comp>

<comp id="979" class="1005" name="tmp_102_2_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="9" slack="1"/>
<pin id="981" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_102_2 "/>
</bind>
</comp>

<comp id="986" class="1005" name="SAD_2_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="1"/>
<pin id="988" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="SAD_2 "/>
</bind>
</comp>

<comp id="992" class="1005" name="imINPUT_addr_3_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="21" slack="1"/>
<pin id="994" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="imINPUT_addr_3 "/>
</bind>
</comp>

<comp id="997" class="1005" name="tplINPUT_addr_3_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="21" slack="1"/>
<pin id="999" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tplINPUT_addr_3 "/>
</bind>
</comp>

<comp id="1002" class="1005" name="col_tpl_1_3_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="11" slack="1"/>
<pin id="1004" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="col_tpl_1_3 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="tmp_102_3_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="9" slack="1"/>
<pin id="1009" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_102_3 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="SAD_3_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="1"/>
<pin id="1016" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="SAD_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="58" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="58" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="60" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="46" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="46" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="137" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="46" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="149" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="46" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="157" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="170"><net_src comp="8" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="46" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="165" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="178"><net_src comp="10" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="46" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="173" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="186"><net_src comp="8" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="46" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="181" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="194"><net_src comp="10" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="46" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="189" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="200"><net_src comp="24" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="208"><net_src comp="197" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="202" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="221"><net_src comp="210" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="215" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="226"><net_src comp="24" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="22" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="238" pin="4"/><net_sink comp="118" pin=2"/></net>

<net id="246"><net_src comp="238" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="250"><net_src comp="46" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="24" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="262" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="279"><net_src comp="234" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="273" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="284"><net_src comp="281" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="295"><net_src comp="270" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="296"><net_src comp="285" pin="8"/><net_sink comp="281" pin=0"/></net>

<net id="301"><net_src comp="98" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="92" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="86" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="80" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="22" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="202" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="202" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="314" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="202" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="26" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="215" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="215" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="333" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="215" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="26" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="251" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="48" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="251" pin="4"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="227" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="227" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="362" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="26" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="227" pin="4"/><net_sink comp="375" pin=1"/></net>

<net id="388"><net_src comp="381" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="238" pin="4"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="381" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="22" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="384" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="390" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="238" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="262" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="407" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="262" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="416" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="420" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="425" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="429" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="442"><net_src comp="262" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="439" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="451"><net_src comp="443" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="456"><net_src comp="132" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="453" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="144" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="461" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="457" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="465" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="68" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="484"><net_src comp="68" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="480" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="475" pin="2"/><net_sink comp="485" pin=2"/></net>

<net id="495"><net_src comp="485" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="492" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="270" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="258" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="26" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="511"><net_src comp="502" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="502" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="508" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="525"><net_src comp="512" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="529"><net_src comp="521" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="526" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="538"><net_src comp="530" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="543"><net_src comp="502" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="540" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="552"><net_src comp="544" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="557"><net_src comp="132" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="554" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="144" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="562" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="558" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="566" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="68" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="585"><net_src comp="68" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="581" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="576" pin="2"/><net_sink comp="586" pin=2"/></net>

<net id="596"><net_src comp="586" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="593" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="606"><net_src comp="258" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="70" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="602" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="602" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="620"><net_src comp="608" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="625"><net_src comp="612" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="629"><net_src comp="621" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="634"><net_src comp="626" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="638"><net_src comp="630" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="643"><net_src comp="602" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="648"><net_src comp="640" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="652"><net_src comp="644" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="658"><net_src comp="258" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="72" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="663"><net_src comp="654" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="668"><net_src comp="660" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="672"><net_src comp="132" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="669" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="144" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="684"><net_src comp="677" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="689"><net_src comp="673" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="681" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="68" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="700"><net_src comp="68" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="696" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="691" pin="2"/><net_sink comp="701" pin=2"/></net>

<net id="711"><net_src comp="701" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="716"><net_src comp="708" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="724"><net_src comp="717" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="728"><net_src comp="720" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="733"><net_src comp="725" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="737"><net_src comp="729" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="746"><net_src comp="739" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="750"><net_src comp="742" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="756"><net_src comp="74" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="258" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="761"><net_src comp="132" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="758" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="144" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="773"><net_src comp="766" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="778"><net_src comp="762" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="770" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="68" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="789"><net_src comp="68" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="795"><net_src comp="785" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="796"><net_src comp="780" pin="2"/><net_sink comp="790" pin=2"/></net>

<net id="800"><net_src comp="790" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="805"><net_src comp="797" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="811"><net_src comp="366" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="812"><net_src comp="56" pin="0"/><net_sink comp="806" pin=2"/></net>

<net id="816"><net_src comp="76" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="819"><net_src comp="813" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="823"><net_src comp="80" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="826"><net_src comp="820" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="827"><net_src comp="820" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="831"><net_src comp="92" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="836"><net_src comp="297" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="841"><net_src comp="303" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="846"><net_src comp="318" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="854"><net_src comp="327" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="859"><net_src comp="337" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="861"><net_src comp="856" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="862"><net_src comp="856" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="863"><net_src comp="856" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="870"><net_src comp="346" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="875"><net_src comp="352" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="878"><net_src comp="872" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="879"><net_src comp="872" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="883"><net_src comp="356" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="891"><net_src comp="375" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="896"><net_src comp="806" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="898"><net_src comp="893" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="899"><net_src comp="893" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="900"><net_src comp="893" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="910"><net_src comp="125" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="915"><net_src comp="137" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="920"><net_src comp="469" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="922"><net_src comp="917" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="923"><net_src comp="917" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="927"><net_src comp="496" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="929"><net_src comp="924" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="936"><net_src comp="149" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="941"><net_src comp="157" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="946"><net_src comp="570" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="948"><net_src comp="943" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="949"><net_src comp="943" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="953"><net_src comp="597" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="955"><net_src comp="950" pin="1"/><net_sink comp="285" pin=4"/></net>

<net id="962"><net_src comp="165" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="967"><net_src comp="173" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="972"><net_src comp="654" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="974"><net_src comp="969" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="978"><net_src comp="664" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="982"><net_src comp="685" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="984"><net_src comp="979" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="985"><net_src comp="979" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="989"><net_src comp="712" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="991"><net_src comp="986" pin="1"/><net_sink comp="285" pin=6"/></net>

<net id="995"><net_src comp="181" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="1000"><net_src comp="189" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="1005"><net_src comp="752" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="1010"><net_src comp="774" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="1012"><net_src comp="1007" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1013"><net_src comp="1007" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="1017"><net_src comp="801" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="273" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imINPUT | {}
	Port: tplINPUT | {}
	Port: output_struct_y | {4 }
	Port: output_struct_x | {4 }
	Port: output_struct_SAD | {4 }
 - Input state : 
	Port: imDiff_Loop_L66_proc : imHeight | {1 }
	Port: imDiff_Loop_L66_proc : tplHeight | {1 }
	Port: imDiff_Loop_L66_proc : imWidth | {1 }
	Port: imDiff_Loop_L66_proc : tplWidth | {1 }
	Port: imDiff_Loop_L66_proc : imINPUT | {5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
	Port: imDiff_Loop_L66_proc : tplINPUT | {5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
	Port: imDiff_Loop_L66_proc : output_struct_y | {}
	Port: imDiff_Loop_L66_proc : output_struct_x | {}
	Port: imDiff_Loop_L66_proc : output_struct_SAD | {}
  - Chain level:
	State 1
		StgValue_30 : 1
	State 2
		tmp_34 : 1
		tmp_40_cast : 1
		tmp_35 : 2
		row_img_1 : 1
		StgValue_37 : 3
	State 3
		tmp_36 : 1
		tmp_42_cast : 1
		tmp_37 : 2
		col_img_1 : 1
		StgValue_48 : 3
	State 4
		tmp_73 : 1
		next_mul : 1
		tmp_38 : 1
		tmp_44_cast : 1
		tmp_39 : 2
		row_tpl_1 : 1
		StgValue_64 : 3
		tmp_40 : 2
		tmp_41_cast : 3
		tmp_49 : 4
		tmp_43 : 1
		tmp_44 : 1
		or_cond : 2
		StgValue_76 : 2
		StgValue_79 : 1
		StgValue_80 : 1
	State 5
		tmp_45 : 1
		tmp_46 : 2
		StgValue_89 : 3
		tmp_95_cast : 1
		tmp_47 : 2
		tmp_48_cast : 3
		tmp_51 : 4
		tmp_63_cast : 5
		imINPUT_addr : 6
		imINPUT_load : 7
		tmp_49_cast : 1
		tmp_52 : 2
		tmp_64_cast : 3
		tplINPUT_addr : 4
		tplINPUT_load : 5
	State 6
	State 7
	State 8
		tmp_74 : 1
		tmp_100_cast : 2
		tmp_75 : 1
		tmp_101_cast : 2
		tmp_50 : 3
	State 9
		abs : 1
		abs_cast : 2
		SAD : 3
		tmp_96_1 : 1
		StgValue_123 : 2
		tmp_97_1 : 1
		tmp_98_1_cast : 2
		tmp_53 : 3
		tmp_65_cast : 4
		imINPUT_addr_1 : 5
		imINPUT_load_1 : 6
		tmp_54 : 1
		tmp_66_cast : 2
		tplINPUT_addr_1 : 3
		tplINPUT_load_1 : 4
	State 10
	State 11
	State 12
		tmp_76 : 1
		tmp_100_1_cast : 2
		tmp_77 : 1
		tmp_101_1_cast : 2
		tmp_102_1 : 3
	State 13
		abs_1 : 1
		abs_1_cast : 2
		SAD_s : 3
		tmp_96_2 : 1
		StgValue_155 : 2
		tmp_97_2 : 1
		tmp_98_2_cast : 2
		tmp_55 : 3
		tmp_67_cast : 4
		imINPUT_addr_2 : 5
		imINPUT_load_2 : 6
		tmp_56 : 1
		tmp_68_cast : 2
		tplINPUT_addr_2 : 3
		tplINPUT_load_2 : 4
		tmp_96_3 : 1
	State 14
	State 15
	State 16
		tmp_78 : 1
		tmp_100_2_cast : 2
		tmp_79 : 1
		tmp_101_2_cast : 2
		tmp_102_2 : 3
	State 17
		abs_2 : 1
		abs_2_cast : 2
		SAD_2 : 3
		tmp_97_3 : 1
		tmp_98_3_cast : 2
		tmp_57 : 3
		tmp_69_cast : 4
		imINPUT_addr_3 : 5
		imINPUT_load_3 : 6
		tmp_58 : 1
		tmp_70_cast : 2
		tplINPUT_addr_3 : 3
		tplINPUT_load_3 : 4
	State 18
	State 19
	State 20
		tmp_80 : 1
		tmp_100_3_cast : 2
		tmp_81 : 1
		tmp_101_3_cast : 2
		tmp_102_3 : 3
	State 21
		abs_3 : 1
		abs_3_cast : 2
		SAD_3 : 3
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |      row_img_1_fu_327     |    0    |    0    |    11   |
|          |      col_img_1_fu_346     |    0    |    0    |    11   |
|          |      next_mul_fu_356      |    0    |    0    |    64   |
|          |      row_tpl_1_fu_375     |    0    |    0    |    11   |
|          |       tmp_47_fu_420       |    0    |    0    |    11   |
|          |       tmp_51_fu_429       |    0    |    0    |    22   |
|          |       tmp_52_fu_443       |    0    |    0    |    22   |
|          |         SAD_fu_496        |    0    |    0    |    32   |
|          |      tmp_97_1_fu_521      |    0    |    0    |    11   |
|          |       tmp_53_fu_530       |    0    |    0    |    22   |
|    add   |       tmp_54_fu_544       |    0    |    0    |    22   |
|          |        SAD_s_fu_597       |    0    |    0    |    32   |
|          |      tmp_97_2_fu_621      |    0    |    0    |    11   |
|          |       tmp_55_fu_630       |    0    |    0    |    22   |
|          |       tmp_56_fu_644       |    0    |    0    |    22   |
|          |        SAD_2_fu_712       |    0    |    0    |    32   |
|          |      tmp_97_3_fu_720      |    0    |    0    |    11   |
|          |       tmp_57_fu_729       |    0    |    0    |    22   |
|          |       tmp_58_fu_742       |    0    |    0    |    22   |
|          |     col_tpl_1_3_fu_752    |    0    |    0    |    11   |
|          |        SAD_3_fu_801       |    0    |    0    |    32   |
|----------|---------------------------|---------|---------|---------|
|          |         tmp_fu_297        |    0    |    0    |    32   |
|          |        tmp_s_fu_303       |    0    |    0    |    32   |
|          |       tmp_50_fu_469       |    0    |    0    |    8    |
|          |         neg_fu_475        |    0    |    0    |    9    |
|    sub   |      tmp_102_1_fu_570     |    0    |    0    |    8    |
|          |        neg_1_fu_576       |    0    |    0    |    9    |
|          |      tmp_102_2_fu_685     |    0    |    0    |    8    |
|          |        neg_2_fu_691       |    0    |    0    |    9    |
|          |      tmp_102_3_fu_774     |    0    |    0    |    8    |
|          |        neg_3_fu_780       |    0    |    0    |    9    |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_35_fu_322       |    0    |    0    |    11   |
|          |       tmp_37_fu_341       |    0    |    0    |    11   |
|          |       tmp_39_fu_370       |    0    |    0    |    11   |
|          |       tmp_43_fu_384       |    0    |    0    |    11   |
|          |       tmp_44_fu_390       |    0    |    0    |    11   |
|          |       tmp_46_fu_411       |    0    |    0    |    11   |
|   icmp   |       abscond_fu_480      |    0    |    0    |    3    |
|          |      tmp_96_1_fu_516      |    0    |    0    |    11   |
|          |      abscond_1_fu_581     |    0    |    0    |    3    |
|          |      tmp_96_2_fu_616      |    0    |    0    |    11   |
|          |      tmp_96_3_fu_664      |    0    |    0    |    11   |
|          |      abscond_2_fu_696     |    0    |    0    |    3    |
|          |      abscond_3_fu_785     |    0    |    0    |    3    |
|----------|---------------------------|---------|---------|---------|
|          |         abs_fu_485        |    0    |    0    |    9    |
|  select  |        abs_1_fu_586       |    0    |    0    |    9    |
|          |        abs_2_fu_701       |    0    |    0    |    9    |
|          |        abs_3_fu_790       |    0    |    0    |    9    |
|----------|---------------------------|---------|---------|---------|
|          |       or_cond_fu_396      |    0    |    0    |    1    |
|    or    |     col_tpl_1_s_fu_502    |    0    |    0    |    0    |
|          |     col_tpl_1_1_fu_602    |    0    |    0    |    0    |
|          |     col_tpl_1_2_fu_654    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|  addmul  |         grp_fu_806        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |  tplWidth_read_read_fu_80 |    0    |    0    |    0    |
|   read   |  imWidth_read_read_fu_86  |    0    |    0    |    0    |
|          | tplHeight_read_read_fu_92 |    0    |    0    |    0    |
|          |  imHeight_read_read_fu_98 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |  StgValue_77_write_fu_104 |    0    |    0    |    0    |
|   write  |  StgValue_78_write_fu_111 |    0    |    0    |    0    |
|          |  StgValue_79_write_fu_118 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_34_fu_314       |    0    |    0    |    0    |
|          |     tmp_40_cast_fu_318    |    0    |    0    |    0    |
|          |       tmp_36_fu_333       |    0    |    0    |    0    |
|          |     tmp_42_cast_fu_337    |    0    |    0    |    0    |
|          |       tmp_38_fu_362       |    0    |    0    |    0    |
|          |     tmp_44_cast_fu_366    |    0    |    0    |    0    |
|          |       tmp_45_fu_407       |    0    |    0    |    0    |
|          |     tmp_95_cast_fu_416    |    0    |    0    |    0    |
|          |     tmp_48_cast_fu_425    |    0    |    0    |    0    |
|          |     tmp_63_cast_fu_434    |    0    |    0    |    0    |
|          |     tmp_49_cast_fu_439    |    0    |    0    |    0    |
|          |    tmp_100_cast_fu_457    |    0    |    0    |    0    |
|          |    tmp_101_cast_fu_465    |    0    |    0    |    0    |
|          |      abs_cast_fu_492      |    0    |    0    |    0    |
|          |      tmp_95_1_fu_508      |    0    |    0    |    0    |
|          |    tmp_95_1_cast_fu_512   |    0    |    0    |    0    |
|          |    tmp_98_1_cast_fu_526   |    0    |    0    |    0    |
|          |     tmp_65_cast_fu_535    |    0    |    0    |    0    |
|   sext   |    tmp_99_1_cast_fu_540   |    0    |    0    |    0    |
|          |   tmp_100_1_cast_fu_558   |    0    |    0    |    0    |
|          |   tmp_101_1_cast_fu_566   |    0    |    0    |    0    |
|          |     abs_1_cast_fu_593     |    0    |    0    |    0    |
|          |      tmp_95_2_fu_608      |    0    |    0    |    0    |
|          |    tmp_95_2_cast_fu_612   |    0    |    0    |    0    |
|          |    tmp_98_2_cast_fu_626   |    0    |    0    |    0    |
|          |     tmp_67_cast_fu_635    |    0    |    0    |    0    |
|          |    tmp_99_2_cast_fu_640   |    0    |    0    |    0    |
|          |      tmp_95_3_fu_660      |    0    |    0    |    0    |
|          |   tmp_100_2_cast_fu_673   |    0    |    0    |    0    |
|          |   tmp_101_2_cast_fu_681   |    0    |    0    |    0    |
|          |     abs_2_cast_fu_708     |    0    |    0    |    0    |
|          |    tmp_95_3_cast_fu_717   |    0    |    0    |    0    |
|          |    tmp_98_3_cast_fu_725   |    0    |    0    |    0    |
|          |     tmp_69_cast_fu_734    |    0    |    0    |    0    |
|          |    tmp_99_3_cast_fu_739   |    0    |    0    |    0    |
|          |   tmp_100_3_cast_fu_762   |    0    |    0    |    0    |
|          |   tmp_101_3_cast_fu_770   |    0    |    0    |    0    |
|          |     abs_3_cast_fu_797     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_73_fu_352       |    0    |    0    |    0    |
|          |       tmp_74_fu_453       |    0    |    0    |    0    |
|          |       tmp_75_fu_461       |    0    |    0    |    0    |
|          |       tmp_76_fu_554       |    0    |    0    |    0    |
|   trunc  |       tmp_77_fu_562       |    0    |    0    |    0    |
|          |       tmp_78_fu_669       |    0    |    0    |    0    |
|          |       tmp_79_fu_677       |    0    |    0    |    0    |
|          |       tmp_80_fu_758       |    0    |    0    |    0    |
|          |       tmp_81_fu_766       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     tmp_64_cast_fu_448    |    0    |    0    |    0    |
|   zext   |     tmp_66_cast_fu_549    |    0    |    0    |    0    |
|          |     tmp_68_cast_fu_649    |    0    |    0    |    0    |
|          |     tmp_70_cast_fu_747    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    1    |    0    |   736   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  SAD_1_lcssa_reg_281  |   32   |
|     SAD_1_reg_270     |   32   |
|     SAD_2_reg_986     |   32   |
|     SAD_3_reg_1014    |   32   |
|      SAD_reg_924      |   32   |
|     SAD_s_reg_950     |   32   |
|   col_img_1_reg_867   |   11   |
|    col_img_reg_210    |   11   |
|  col_tpl_1_2_reg_969  |   11   |
|  col_tpl_1_3_reg_1002 |   11   |
|    col_tpl_reg_258    |   11   |
| imINPUT_addr_1_reg_933|   21   |
| imINPUT_addr_2_reg_959|   21   |
| imINPUT_addr_3_reg_992|   21   |
|  imINPUT_addr_reg_907 |   21   |
|    minSAD_1_reg_234   |   32   |
|     minSAD_reg_813    |   32   |
|    next_mul_reg_880   |   64   |
|    phi_mul_reg_247    |   64   |
|   row_img_1_reg_851   |   11   |
|    row_img_reg_197    |   11   |
|   row_tpl_1_reg_888   |   11   |
|    row_tpl_reg_223    |   11   |
|   tmp_102_1_reg_943   |    9   |
|   tmp_102_2_reg_979   |    9   |
|   tmp_102_3_reg_1007  |    9   |
|  tmp_40_cast_reg_843  |   12   |
|  tmp_42_cast_reg_856  |   12   |
|     tmp_49_reg_893    |   22   |
|     tmp_50_reg_917    |    9   |
|     tmp_73_reg_872    |   22   |
|    tmp_96_3_reg_975   |    1   |
|      tmp_reg_833      |   32   |
|     tmp_s_reg_838     |   32   |
| tplHeight_read_reg_828|   32   |
|tplINPUT_addr_1_reg_938|   21   |
|tplINPUT_addr_2_reg_964|   21   |
|tplINPUT_addr_3_reg_997|   21   |
| tplINPUT_addr_reg_912 |   21   |
| tplWidth_read_reg_820 |   32   |
+-----------------------+--------+
|         Total         |   884  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_132 |  p0  |   8  |  21  |   168  ||    42   |
| grp_access_fu_144 |  p0  |   8  |  21  |   168  ||    42   |
|  row_img_reg_197  |  p0  |   2  |  11  |   22   ||    11   |
|  col_img_reg_210  |  p0  |   2  |  11  |   22   ||    11   |
|  minSAD_1_reg_234 |  p0  |   2  |  32  |   64   ||    32   |
|  col_tpl_reg_258  |  p0  |   2  |  11  |   22   ||    11   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   466  ||  10.162 ||   149   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   736  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   149  |
|  Register |    -   |    -   |   884  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   10   |   884  |   885  |
+-----------+--------+--------+--------+--------+
