// Seed: 3899981053
module module_0 (
    output wire id_0,
    output tri0 id_1,
    input tri id_2,
    input uwire id_3,
    input wire id_4,
    input tri id_5,
    input tri1 id_6,
    output uwire id_7,
    output wire id_8,
    output tri1 id_9,
    output tri1 id_10,
    input tri1 id_11,
    output wand id_12,
    input tri0 id_13,
    output wand id_14,
    input wand id_15,
    input tri1 id_16,
    output supply0 id_17,
    input wand id_18,
    input supply0 id_19,
    input tri0 id_20,
    output wor id_21,
    input wor id_22
);
  always @(-1 or posedge -1) $unsigned(45);
  ;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_14 = 32'd85,
    parameter id_9  = 32'd95
) (
    input wire id_0,
    output uwire id_1,
    output uwire id_2,
    output tri1 id_3,
    input tri1 id_4,
    input wire id_5,
    output tri id_6,
    output uwire id_7,
    input uwire id_8,
    inout supply1 _id_9,
    output logic id_10,
    input wire id_11
);
  assign id_7 = -1;
  assign id_3 = 1;
  assign id_9 = id_4;
  assign #id_13 id_1 = -1;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_8,
      id_5,
      id_11,
      id_8,
      id_4,
      id_6,
      id_6,
      id_3,
      id_1,
      id_0,
      id_6,
      id_8,
      id_2,
      id_0,
      id_11,
      id_7,
      id_11,
      id_4,
      id_11,
      id_1,
      id_0
  );
  localparam id_14 = 1;
  always @(posedge id_11 or posedge 1) begin : LABEL_0
    id_10 <= id_4;
  end
  wire [id_9 : id_14] id_15;
  always @(-1) id_1 += id_8;
endmodule
