# Compile of tb_top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv failed with 1 errors.
# Compile of BranchUnit.sv failed with 1 errors.
# Compile of Controller.sv failed with 1 errors.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv failed with 4 errors.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful with warnings.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 22 compiles, 4 failed with 7 errors.
# Compile of tb_top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv failed with 1 errors.
# Compile of BranchUnit.sv failed with 1 errors.
# Compile of Controller.sv failed with 1 errors.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful with warnings.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 22 compiles, 3 failed with 3 errors.
# Compile of tb_top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv failed with 1 errors.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful with warnings.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 22 compiles, 1 failed with 1 error.
# Compile of tb_top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful with warnings.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 22 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:14:44 on Dec 04,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# ** Warning: ./../design/imm_Gen.sv(30): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 11:14:44 on Dec 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 11:14:44 on Dec 04,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Imm_riscv'. The port definition is at: ./../design/RISC_V.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV File: ./tb_top.sv Line: 21
# ** Fatal: (vsim-3365) Too many port connections. Expected 10, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/c File: ./../design/RISC_V.sv Line: 32
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runtb_top PAUSED at line 5
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:15:13 on Dec 04,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# ** Warning: ./../design/imm_Gen.sv(30): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 11:15:13 on Dec 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 11:14:44 on Dec 04,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Imm_riscv'. The port definition is at: ./../design/RISC_V.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV File: ./tb_top.sv Line: 21
# ** Fatal: (vsim-3365) Too many port connections. Expected 10, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/c File: ./../design/RISC_V.sv Line: 32
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runtb_top PAUSED at line 5
# Compile of tb_top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful with warnings.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 22 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:19:04 on Dec 04,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# ** Warning: ./../design/imm_Gen.sv(30): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 11:19:04 on Dec 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 11:14:44 on Dec 04,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Imm_riscv'. The port definition is at: ./../design/RISC_V.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV File: ./tb_top.sv Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Wr'. The port definition is at: ./../design/Memoria32.sv(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/instr_mem/meminst File: ./../design/instructionmemory.sv Line: 15
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: lfpab  Hostname: HWC28  ProcessID: 12404
#           Attempting to use alternate WLF file "./wlftm0vwd3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftm0vwd3
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 1] written with value: [00000004] | [         4]
# 
#                   55: Register [ 2] written with value: [00000005] | [         5]
# 
#                   65: Register [ 3] written with value: [00000000] | [         0]
# 
#                   85: Memory [ 32] written with value: [00000001] | [         1]
# 
#                   85: Register [ 3] written with value: [00000001] | [         1]
# 
#                  105: Register [ 4] written with value: [00000000] | [         0]
# 
#                  135: Memory [ 36] written with value: [00000000] | [         0]
# 
#                  155: Register [ 5] written with value: [00000000] | [         0]
# 
#                  175: Memory [ 40] written with value: [00000001] | [         1]
# 
#                  175: Register [ 5] written with value: [00000001] | [         1]
# 
#                  195: Register [ 6] written with value: [00000000] | [         0]
# 
#                  205: Memory [ 44] written with value: [00000000] | [         0]
# 
#                  205: Register [ 7] written with value: [00000001] | [         1]
# 
#                  225: Register [ 7] written with value: [00000000] | [         0]
# 
# ** Note: $stop    : ./tb_top.sv(44)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 44
# Compile of tb_top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv failed with 2 errors.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful with warnings.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 22 compiles, 1 failed with 2 errors.
# Compile of tb_top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv failed with 2 errors.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful with warnings.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 22 compiles, 1 failed with 2 errors.
# Compile of tb_top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful with warnings.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 22 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "D:/Users/TEMP.CIN.014/Downloads/RISC-V_Project/verif/work/_lib.qdb".
# Error 133: Unable to remove directory "D:/Users/TEMP.CIN.014/Downloads/RISC-V_Project/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:47:31 on Dec 04,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# ** Warning: ./../design/imm_Gen.sv(30): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 11:47:31 on Dec 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 11:47:36 on Dec 04,2025, Elapsed time: 0:32:52
# Errors: 2, Warnings: 19
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 11:47:36 on Dec 04,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Imm_riscv'. The port definition is at: ./../design/RISC_V.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV File: ./tb_top.sv Line: 21
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Wr'. The port definition is at: ./../design/Memoria32.sv(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/instr_mem/meminst File: ./../design/instructionmemory.sv Line: 15
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: lfpab  Hostname: HWC28  ProcessID: 12404
#           Attempting to use alternate WLF file "./wlft215425".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft215425
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 1] written with value: [00000004] | [         4]
# 
#                   55: Register [ 2] written with value: [00000005] | [         5]
# 
#                   65: Register [ 3] written with value: [00000000] | [         0]
# 
#                   85: Memory [ 32] written with value: [00000001] | [         1]
# 
#                   85: Register [ 3] written with value: [00000001] | [         1]
# 
#                  105: Register [ 4] written with value: [00000000] | [         0]
# 
#                  135: Memory [ 36] written with value: [00000000] | [         0]
# 
#                  155: Register [ 5] written with value: [00000000] | [         0]
# 
#                  175: Memory [ 40] written with value: [00000001] | [         1]
# 
#                  175: Register [ 5] written with value: [00000001] | [         1]
# 
#                  195: Register [ 6] written with value: [0000003c] | [        60]
# 
#                  225: Register [ 6] written with value: [0000003c] | [        60]
# 
#                  255: Register [ 6] written with value: [0000003c] | [        60]
# 
#                  285: Register [ 6] written with value: [0000003c] | [        60]
# 
#                  315: Register [ 6] written with value: [0000003c] | [        60]
# 
#                  345: Register [ 6] written with value: [0000003c] | [        60]
# 
#                  375: Register [ 6] written with value: [0000003c] | [        60]
# 
#                  405: Register [ 6] written with value: [0000003c] | [        60]
# 
#                  435: Register [ 6] written with value: [0000003c] | [        60]
# 
#                  465: Register [ 6] written with value: [0000003c] | [        60]
# 
#                  495: Register [ 6] written with value: [0000003c] | [        60]
# 
# ** Note: $stop    : ./tb_top.sv(44)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 44
# Compile of tb_top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv failed with 1 errors.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv failed with 1 errors.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv failed with 1 errors.
# 22 compiles, 3 failed with 3 errors.
# Compile of tb_top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful with warnings.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 22 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:29:51 on Dec 04,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# ** Warning: ./../design/imm_Gen.sv(30): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 12:29:51 on Dec 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 12:30:03 on Dec 04,2025, Elapsed time: 0:42:27
# Errors: 0, Warnings: 7
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 12:30:03 on Dec 04,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Fatal: (vsim-3365) Too many port connections. Expected 25, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: ./../design/RISC_V.sv Line: 49
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runtb_top PAUSED at line 5
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "D:/Users/TEMP.CIN.014/Downloads/RISC-V_Project/verif/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "D:/Users/TEMP.CIN.014/Downloads/RISC-V_Project/verif/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "D:/Users/TEMP.CIN.014/Downloads/RISC-V_Project/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:30:13 on Dec 04,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# ** Warning: ./../design/imm_Gen.sv(30): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 12:30:13 on Dec 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 12:30:03 on Dec 04,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Fatal: (vsim-3365) Too many port connections. Expected 25, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: ./../design/RISC_V.sv Line: 49
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runtb_top PAUSED at line 5
# Compile of tb_top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful with warnings.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 22 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "D:/Users/TEMP.CIN.014/Downloads/RISC-V_Project/verif/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "D:/Users/TEMP.CIN.014/Downloads/RISC-V_Project/verif/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "D:/Users/TEMP.CIN.014/Downloads/RISC-V_Project/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:33:13 on Dec 04,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# ** Warning: ./../design/imm_Gen.sv(30): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 12:33:13 on Dec 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 12:30:03 on Dec 04,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Fatal: (vsim-3365) Too many port connections. Expected 25, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp File: ./../design/RISC_V.sv Line: 49
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runtb_top PAUSED at line 5
# Compile of tb_top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful with warnings.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 22 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "D:/Users/TEMP.CIN.014/Downloads/RISC-V_Project/verif/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "D:/Users/TEMP.CIN.014/Downloads/RISC-V_Project/verif/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "D:/Users/TEMP.CIN.014/Downloads/RISC-V_Project/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:34:22 on Dec 04,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# ** Warning: ./../design/imm_Gen.sv(30): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 12:34:22 on Dec 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 12:30:03 on Dec 04,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Wr'. The port definition is at: ./../design/Memoria32.sv(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/instr_mem/meminst File: ./../design/instructionmemory.sv Line: 15
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: lfpab  Hostname: HWC28  ProcessID: 12404
#           Attempting to use alternate WLF file "./wlfticj4ks".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfticj4ks
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 1] written with value: [00000004] | [         4]
# 
#                   55: Register [ 2] written with value: [00000005] | [         5]
# 
#                   65: Register [ 3] written with value: [00000000] | [         0]
# 
#                   95: Memory [ 32] written with value: [00000000] | [         0]
# 
#                  115: Register [ 4] written with value: [00000000] | [         0]
# 
#                  145: Memory [ 36] written with value: [00000000] | [         0]
# 
#                  165: Register [ 5] written with value: [00000000] | [         0]
# 
#                  195: Memory [ 40] written with value: [00000000] | [         0]
# 
#                  215: Register [ 6] written with value: [0000003c] | [        60]
# 
#                  235: Memory [ 44] written with value: [0000003c] | [        60]
# 
#                  255: Register [ 7] written with value: [00000048] | [        72]
# 
#                  285: Register [ 1] written with value: [00000004] | [         4]
# 
#                  295: Register [ 2] written with value: [00000005] | [         5]
# 
#                  305: Register [ 3] written with value: [00000000] | [         0]
# 
#                  335: Memory [ 32] written with value: [00000000] | [         0]
# 
#                  355: Register [ 4] written with value: [00000000] | [         0]
# 
#                  385: Memory [ 36] written with value: [00000000] | [         0]
# 
#                  405: Register [ 5] written with value: [00000000] | [         0]
# 
#                  435: Memory [ 40] written with value: [00000000] | [         0]
# 
#                  455: Register [ 6] written with value: [0000003c] | [        60]
# 
#                  475: Memory [ 44] written with value: [0000003c] | [        60]
# 
#                  495: Register [ 7] written with value: [00000048] | [        72]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# Compile of tb_top.sv was successful.
# Compile of adder.sv was successful.
# Compile of alu.sv was successful.
# Compile of ALUController.sv was successful.
# Compile of BranchUnit.sv was successful.
# Compile of Controller.sv was successful.
# Compile of datamemory.sv was successful.
# Compile of Datapath.sv was successful with warnings.
# Compile of flopr.sv was successful.
# Compile of ForwardingUnit.sv was successful.
# Compile of HazardDetection.sv was successful.
# Compile of imm_Gen.sv was successful with warnings.
# Compile of instructionmemory.sv was successful.
# Compile of Memoria32.sv was successful.
# Compile of Memoria32Data.sv was successful.
# Compile of mux2.sv was successful.
# Compile of mux4.sv was successful.
# Compile of ramOnChip32.v was successful.
# Compile of ramOnChipData.v was successful.
# Compile of RegFile.sv was successful.
# Compile of RegPack.sv was successful.
# Compile of RISC_V.sv was successful.
# 22 compiles, 0 failed with no errors.
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Error 31: Unable to unlink file "D:/Users/TEMP.CIN.014/Downloads/RISC-V_Project/verif/work/_lib1_0.qpg".
# Error 31: Unable to unlink file "D:/Users/TEMP.CIN.014/Downloads/RISC-V_Project/verif/work/_lib1_0.qtl".
# Error 133: Unable to remove directory "D:/Users/TEMP.CIN.014/Downloads/RISC-V_Project/verif/work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:38:57 on Dec 04,2025
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# ** Warning: ./../design/imm_Gen.sv(30): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 12:38:57 on Dec 04,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 12:38:59 on Dec 04,2025, Elapsed time: 0:08:56
# Errors: 3, Warnings: 7
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 12:38:59 on Dec 04,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'Wr'. The port definition is at: ./../design/Memoria32.sv(32).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/instr_mem/meminst File: ./../design/instructionmemory.sv Line: 15
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: lfpab  Hostname: HWC28  ProcessID: 12404
#           Attempting to use alternate WLF file "./wlftbhm077".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbhm077
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   35: Memory [  0] read with value: [00000000] | [         0]
# 
#                   35: Memory [  0] read with value: [11223344] | [ 287454020]
# 
#                   45: Memory [  4] read with value: [11223344] | [ 287454020]
# 
#                   45: Register [ 1] written with value: [11223344] | [ 287454020]
# 
#                   50: Memory [  4] read with value: [55667788] | [1432778632]
# 
#                   55: Register [ 2] written with value: [55667788] | [1432778632]
# 
#                   75: Register [ 3] written with value: [6688aacc] | [1720232652]
# 
#                   85: Register [ 4] written with value: [bbbbbbbc] | [3149642684]
# 
#                   95: Register [ 5] written with value: [00000001] | [         1]
# 
#                  105: Register [ 6] written with value: [444444cc] | [1145324748]
# 
#                  115: Register [ 7] written with value: [556677cc] | [1432778700]
# 
#                  125: Memory [ 32] written with value: [6688aacc] | [1720232652]
# 
#                  125: Register [ 8] written with value: [11223300] | [ 287453952]
# 
#                  135: Memory [ 36] written with value: [bbbbbbbc] | [3149642684]
# 
#                  145: Memory [ 40] written with value: [00000001] | [         1]
# 
#                  155: Memory [ 44] written with value: [444444cc] | [1145324748]
# 
#                  165: Memory [ 48] written with value: [556677cc] | [1432778700]
# 
#                  175: Memory [ 52] written with value: [11223300] | [ 287453952]
# 
#                  185: Memory [  8] read with value: [00000000] | [         0]
# 
#                  190: Memory [  8] read with value: [fffffff2] | [4294967282]
# 
#                  195: Register [ 9] written with value: [fffffff2] | [4294967282]
# 
#                  205: Memory [ 56] written with value: [fffffff2] | [4294967282]
# 
#                  215: Memory [ 12] read with value: [00000000] | [         0]
# 
#                  220: Memory [ 12] read with value: [ffffff80] | [4294967168]
# 
#                  225: Register [10] written with value: [ffffff80] | [4294967168]
# 
#                  235: Memory [ 60] written with value: [ffffff80] | [4294967168]
# 
#                  245: Memory [ 64] written with value: [11223344] | [ 287454020]
# 
#                  255: Memory [ 64] read with value: [00000000] | [         0]
# 
#                  260: Memory [ 64] read with value: [00000044] | [        68]
# 
#                  265: Register [11] written with value: [00000044] | [        68]
# 
#                  275: Memory [ 68] written with value: [00000044] | [        68]
# 
#                  285: Memory [ 72] written with value: [55667788] | [1432778632]
# 
#                  295: Memory [ 72] read with value: [00000000] | [         0]
# 
#                  300: Memory [ 72] read with value: [00007788] | [     30600]
# 
#                  305: Register [12] written with value: [00007788] | [     30600]
# 
#                  315: Memory [ 76] written with value: [00007788] | [     30600]
# 
#                  325: Memory [ 76] read with value: [00000000] | [         0]
# 
#                  330: Memory [ 76] read with value: [00007788] | [     30600]
# 
#                  335: Register [13] written with value: [00007788] | [     30600]
# 
#                  345: Register [19] written with value: [ffffffff] | [4294967295]
# 
#                  355: Register [14] written with value: [00000001] | [         1]
# 
#                  365: Register [15] written with value: [55667787] | [1432778631]
# 
#                  375: Register [16] written with value: [12233440] | [ 304297024]
# 
#                  385: Register [17] written with value: [05566778] | [  89548664]
# 
#                  395: Memory [  8] read with value: [00000000] | [         0]
# 
#                  395: Register [18] written with value: [fbbbbbbb] | [4223384507]
# 
#                  400: Memory [  8] read with value: [000000f2] | [       242]
# 
#                  405: Memory [ 80] written with value: [00000001] | [         1]
# 
#                  405: Register [20] written with value: [000000f2] | [       242]
# 
#                  405: Memory [ 80] written with value: [00000001] | [         1]
# 
#                  415: Memory [ 84] written with value: [55667787] | [1432778631]
# 
#                  425: Memory [ 88] written with value: [12233440] | [ 304297024]
# 
#                  435: Memory [ 92] written with value: [05566778] | [  89548664]
# 
#                  445: Memory [ 96] written with value: [fbbbbbbb] | [4223384507]
# 
#                  455: Memory [100] written with value: [000000f2] | [       242]
# 
#                  495: Memory [100] written with value: [000000f2] | [       242]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
# End time: 12:42:59 on Dec 04,2025, Elapsed time: 0:04:00
# Errors: 0, Warnings: 4
