<?xml version="1.0" encoding="UTF-8"?>
<probeData version="1" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="rxIla"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="84"/>
      </probeOptions>
      <nets>
        <net name="rxData_from_gbtExmplDsgn[83]"/>
        <net name="rxData_from_gbtExmplDsgn[82]"/>
        <net name="rxData_from_gbtExmplDsgn[81]"/>
        <net name="rxData_from_gbtExmplDsgn[80]"/>
        <net name="rxData_from_gbtExmplDsgn[79]"/>
        <net name="rxData_from_gbtExmplDsgn[78]"/>
        <net name="rxData_from_gbtExmplDsgn[77]"/>
        <net name="rxData_from_gbtExmplDsgn[76]"/>
        <net name="rxData_from_gbtExmplDsgn[75]"/>
        <net name="rxData_from_gbtExmplDsgn[74]"/>
        <net name="rxData_from_gbtExmplDsgn[73]"/>
        <net name="rxData_from_gbtExmplDsgn[72]"/>
        <net name="rxData_from_gbtExmplDsgn[71]"/>
        <net name="rxData_from_gbtExmplDsgn[70]"/>
        <net name="rxData_from_gbtExmplDsgn[69]"/>
        <net name="rxData_from_gbtExmplDsgn[68]"/>
        <net name="rxData_from_gbtExmplDsgn[67]"/>
        <net name="rxData_from_gbtExmplDsgn[66]"/>
        <net name="rxData_from_gbtExmplDsgn[65]"/>
        <net name="rxData_from_gbtExmplDsgn[64]"/>
        <net name="rxData_from_gbtExmplDsgn[63]"/>
        <net name="rxData_from_gbtExmplDsgn[62]"/>
        <net name="rxData_from_gbtExmplDsgn[61]"/>
        <net name="rxData_from_gbtExmplDsgn[60]"/>
        <net name="rxData_from_gbtExmplDsgn[59]"/>
        <net name="rxData_from_gbtExmplDsgn[58]"/>
        <net name="rxData_from_gbtExmplDsgn[57]"/>
        <net name="rxData_from_gbtExmplDsgn[56]"/>
        <net name="rxData_from_gbtExmplDsgn[55]"/>
        <net name="rxData_from_gbtExmplDsgn[54]"/>
        <net name="rxData_from_gbtExmplDsgn[53]"/>
        <net name="rxData_from_gbtExmplDsgn[52]"/>
        <net name="rxData_from_gbtExmplDsgn[51]"/>
        <net name="rxData_from_gbtExmplDsgn[50]"/>
        <net name="rxData_from_gbtExmplDsgn[49]"/>
        <net name="rxData_from_gbtExmplDsgn[48]"/>
        <net name="rxData_from_gbtExmplDsgn[47]"/>
        <net name="rxData_from_gbtExmplDsgn[46]"/>
        <net name="rxData_from_gbtExmplDsgn[45]"/>
        <net name="rxData_from_gbtExmplDsgn[44]"/>
        <net name="rxData_from_gbtExmplDsgn[43]"/>
        <net name="rxData_from_gbtExmplDsgn[42]"/>
        <net name="rxData_from_gbtExmplDsgn[41]"/>
        <net name="rxData_from_gbtExmplDsgn[40]"/>
        <net name="rxData_from_gbtExmplDsgn[39]"/>
        <net name="rxData_from_gbtExmplDsgn[38]"/>
        <net name="rxData_from_gbtExmplDsgn[37]"/>
        <net name="rxData_from_gbtExmplDsgn[36]"/>
        <net name="rxData_from_gbtExmplDsgn[35]"/>
        <net name="rxData_from_gbtExmplDsgn[34]"/>
        <net name="rxData_from_gbtExmplDsgn[33]"/>
        <net name="rxData_from_gbtExmplDsgn[32]"/>
        <net name="rxData_from_gbtExmplDsgn[31]"/>
        <net name="rxData_from_gbtExmplDsgn[30]"/>
        <net name="rxData_from_gbtExmplDsgn[29]"/>
        <net name="rxData_from_gbtExmplDsgn[28]"/>
        <net name="rxData_from_gbtExmplDsgn[27]"/>
        <net name="rxData_from_gbtExmplDsgn[26]"/>
        <net name="rxData_from_gbtExmplDsgn[25]"/>
        <net name="rxData_from_gbtExmplDsgn[24]"/>
        <net name="rxData_from_gbtExmplDsgn[23]"/>
        <net name="rxData_from_gbtExmplDsgn[22]"/>
        <net name="rxData_from_gbtExmplDsgn[21]"/>
        <net name="rxData_from_gbtExmplDsgn[20]"/>
        <net name="rxData_from_gbtExmplDsgn[19]"/>
        <net name="rxData_from_gbtExmplDsgn[18]"/>
        <net name="rxData_from_gbtExmplDsgn[17]"/>
        <net name="rxData_from_gbtExmplDsgn[16]"/>
        <net name="rxData_from_gbtExmplDsgn[15]"/>
        <net name="rxData_from_gbtExmplDsgn[14]"/>
        <net name="rxData_from_gbtExmplDsgn[13]"/>
        <net name="rxData_from_gbtExmplDsgn[12]"/>
        <net name="rxData_from_gbtExmplDsgn[11]"/>
        <net name="rxData_from_gbtExmplDsgn[10]"/>
        <net name="rxData_from_gbtExmplDsgn[9]"/>
        <net name="rxData_from_gbtExmplDsgn[8]"/>
        <net name="rxData_from_gbtExmplDsgn[7]"/>
        <net name="rxData_from_gbtExmplDsgn[6]"/>
        <net name="rxData_from_gbtExmplDsgn[5]"/>
        <net name="rxData_from_gbtExmplDsgn[4]"/>
        <net name="rxData_from_gbtExmplDsgn[3]"/>
        <net name="rxData_from_gbtExmplDsgn[2]"/>
        <net name="rxData_from_gbtExmplDsgn[1]"/>
        <net name="rxData_from_gbtExmplDsgn[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="rxIla"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="rxExtraDataWidebus_from_gbtExmplDsgn[31]"/>
        <net name="rxExtraDataWidebus_from_gbtExmplDsgn[30]"/>
        <net name="rxExtraDataWidebus_from_gbtExmplDsgn[29]"/>
        <net name="rxExtraDataWidebus_from_gbtExmplDsgn[28]"/>
        <net name="rxExtraDataWidebus_from_gbtExmplDsgn[27]"/>
        <net name="rxExtraDataWidebus_from_gbtExmplDsgn[26]"/>
        <net name="rxExtraDataWidebus_from_gbtExmplDsgn[25]"/>
        <net name="rxExtraDataWidebus_from_gbtExmplDsgn[24]"/>
        <net name="rxExtraDataWidebus_from_gbtExmplDsgn[23]"/>
        <net name="rxExtraDataWidebus_from_gbtExmplDsgn[22]"/>
        <net name="rxExtraDataWidebus_from_gbtExmplDsgn[21]"/>
        <net name="rxExtraDataWidebus_from_gbtExmplDsgn[20]"/>
        <net name="rxExtraDataWidebus_from_gbtExmplDsgn[19]"/>
        <net name="rxExtraDataWidebus_from_gbtExmplDsgn[18]"/>
        <net name="rxExtraDataWidebus_from_gbtExmplDsgn[17]"/>
        <net name="rxExtraDataWidebus_from_gbtExmplDsgn[16]"/>
        <net name="rxExtraDataWidebus_from_gbtExmplDsgn[15]"/>
        <net name="rxExtraDataWidebus_from_gbtExmplDsgn[14]"/>
        <net name="rxExtraDataWidebus_from_gbtExmplDsgn[13]"/>
        <net name="rxExtraDataWidebus_from_gbtExmplDsgn[12]"/>
        <net name="rxExtraDataWidebus_from_gbtExmplDsgn[11]"/>
        <net name="rxExtraDataWidebus_from_gbtExmplDsgn[10]"/>
        <net name="rxExtraDataWidebus_from_gbtExmplDsgn[9]"/>
        <net name="rxExtraDataWidebus_from_gbtExmplDsgn[8]"/>
        <net name="rxExtraDataWidebus_from_gbtExmplDsgn[7]"/>
        <net name="rxExtraDataWidebus_from_gbtExmplDsgn[6]"/>
        <net name="rxExtraDataWidebus_from_gbtExmplDsgn[5]"/>
        <net name="rxExtraDataWidebus_from_gbtExmplDsgn[4]"/>
        <net name="rxExtraDataWidebus_from_gbtExmplDsgn[3]"/>
        <net name="rxExtraDataWidebus_from_gbtExmplDsgn[2]"/>
        <net name="rxExtraDataWidebus_from_gbtExmplDsgn[1]"/>
        <net name="rxExtraDataWidebus_from_gbtExmplDsgn[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="rxIla"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="n_0_44"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="rxIla"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="1"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="n_0_43"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="rxIla"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="2"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="n_0_42"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="rxIla"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="3"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="n_0_41"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="rxIla"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="rxIsData_from_gbtExmplDsgn_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="txILa"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="84"/>
      </probeOptions>
      <nets>
        <net name="txData_from_gbtExmplDsgn[83]"/>
        <net name="txData_from_gbtExmplDsgn[82]"/>
        <net name="txData_from_gbtExmplDsgn[81]"/>
        <net name="txData_from_gbtExmplDsgn[80]"/>
        <net name="txData_from_gbtExmplDsgn[79]"/>
        <net name="txData_from_gbtExmplDsgn[78]"/>
        <net name="txData_from_gbtExmplDsgn[77]"/>
        <net name="txData_from_gbtExmplDsgn[76]"/>
        <net name="txData_from_gbtExmplDsgn[75]"/>
        <net name="txData_from_gbtExmplDsgn[74]"/>
        <net name="txData_from_gbtExmplDsgn[73]"/>
        <net name="txData_from_gbtExmplDsgn[72]"/>
        <net name="txData_from_gbtExmplDsgn[71]"/>
        <net name="txData_from_gbtExmplDsgn[70]"/>
        <net name="txData_from_gbtExmplDsgn[69]"/>
        <net name="txData_from_gbtExmplDsgn[68]"/>
        <net name="txData_from_gbtExmplDsgn[67]"/>
        <net name="txData_from_gbtExmplDsgn[66]"/>
        <net name="txData_from_gbtExmplDsgn[65]"/>
        <net name="txData_from_gbtExmplDsgn[64]"/>
        <net name="txData_from_gbtExmplDsgn[63]"/>
        <net name="txData_from_gbtExmplDsgn[62]"/>
        <net name="txData_from_gbtExmplDsgn[61]"/>
        <net name="txData_from_gbtExmplDsgn[60]"/>
        <net name="txData_from_gbtExmplDsgn[59]"/>
        <net name="txData_from_gbtExmplDsgn[58]"/>
        <net name="txData_from_gbtExmplDsgn[57]"/>
        <net name="txData_from_gbtExmplDsgn[56]"/>
        <net name="txData_from_gbtExmplDsgn[55]"/>
        <net name="txData_from_gbtExmplDsgn[54]"/>
        <net name="txData_from_gbtExmplDsgn[53]"/>
        <net name="txData_from_gbtExmplDsgn[52]"/>
        <net name="txData_from_gbtExmplDsgn[51]"/>
        <net name="txData_from_gbtExmplDsgn[50]"/>
        <net name="txData_from_gbtExmplDsgn[49]"/>
        <net name="txData_from_gbtExmplDsgn[48]"/>
        <net name="txData_from_gbtExmplDsgn[47]"/>
        <net name="txData_from_gbtExmplDsgn[46]"/>
        <net name="txData_from_gbtExmplDsgn[45]"/>
        <net name="txData_from_gbtExmplDsgn[44]"/>
        <net name="txData_from_gbtExmplDsgn[43]"/>
        <net name="txData_from_gbtExmplDsgn[42]"/>
        <net name="txData_from_gbtExmplDsgn[41]"/>
        <net name="txData_from_gbtExmplDsgn[40]"/>
        <net name="txData_from_gbtExmplDsgn[39]"/>
        <net name="txData_from_gbtExmplDsgn[38]"/>
        <net name="txData_from_gbtExmplDsgn[37]"/>
        <net name="txData_from_gbtExmplDsgn[36]"/>
        <net name="txData_from_gbtExmplDsgn[35]"/>
        <net name="txData_from_gbtExmplDsgn[34]"/>
        <net name="txData_from_gbtExmplDsgn[33]"/>
        <net name="txData_from_gbtExmplDsgn[32]"/>
        <net name="txData_from_gbtExmplDsgn[31]"/>
        <net name="txData_from_gbtExmplDsgn[30]"/>
        <net name="txData_from_gbtExmplDsgn[29]"/>
        <net name="txData_from_gbtExmplDsgn[28]"/>
        <net name="txData_from_gbtExmplDsgn[27]"/>
        <net name="txData_from_gbtExmplDsgn[26]"/>
        <net name="txData_from_gbtExmplDsgn[25]"/>
        <net name="txData_from_gbtExmplDsgn[24]"/>
        <net name="txData_from_gbtExmplDsgn[23]"/>
        <net name="txData_from_gbtExmplDsgn[22]"/>
        <net name="txData_from_gbtExmplDsgn[21]"/>
        <net name="txData_from_gbtExmplDsgn[20]"/>
        <net name="txData_from_gbtExmplDsgn[19]"/>
        <net name="txData_from_gbtExmplDsgn[18]"/>
        <net name="txData_from_gbtExmplDsgn[17]"/>
        <net name="txData_from_gbtExmplDsgn[16]"/>
        <net name="txData_from_gbtExmplDsgn[15]"/>
        <net name="txData_from_gbtExmplDsgn[14]"/>
        <net name="txData_from_gbtExmplDsgn[13]"/>
        <net name="txData_from_gbtExmplDsgn[12]"/>
        <net name="txData_from_gbtExmplDsgn[11]"/>
        <net name="txData_from_gbtExmplDsgn[10]"/>
        <net name="txData_from_gbtExmplDsgn[9]"/>
        <net name="txData_from_gbtExmplDsgn[8]"/>
        <net name="txData_from_gbtExmplDsgn[7]"/>
        <net name="txData_from_gbtExmplDsgn[6]"/>
        <net name="txData_from_gbtExmplDsgn[5]"/>
        <net name="txData_from_gbtExmplDsgn[4]"/>
        <net name="txData_from_gbtExmplDsgn[3]"/>
        <net name="txData_from_gbtExmplDsgn[2]"/>
        <net name="txData_from_gbtExmplDsgn[1]"/>
        <net name="txData_from_gbtExmplDsgn[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="txILa"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="txExtraDataWidebus_from_gbtExmplDsgn[31]"/>
        <net name="txExtraDataWidebus_from_gbtExmplDsgn[30]"/>
        <net name="txExtraDataWidebus_from_gbtExmplDsgn[29]"/>
        <net name="txExtraDataWidebus_from_gbtExmplDsgn[28]"/>
        <net name="txExtraDataWidebus_from_gbtExmplDsgn[27]"/>
        <net name="txExtraDataWidebus_from_gbtExmplDsgn[26]"/>
        <net name="txExtraDataWidebus_from_gbtExmplDsgn[25]"/>
        <net name="txExtraDataWidebus_from_gbtExmplDsgn[24]"/>
        <net name="txExtraDataWidebus_from_gbtExmplDsgn[23]"/>
        <net name="txExtraDataWidebus_from_gbtExmplDsgn[22]"/>
        <net name="txExtraDataWidebus_from_gbtExmplDsgn[21]"/>
        <net name="txExtraDataWidebus_from_gbtExmplDsgn[20]"/>
        <net name="txExtraDataWidebus_from_gbtExmplDsgn[19]"/>
        <net name="txExtraDataWidebus_from_gbtExmplDsgn[18]"/>
        <net name="txExtraDataWidebus_from_gbtExmplDsgn[17]"/>
        <net name="txExtraDataWidebus_from_gbtExmplDsgn[16]"/>
        <net name="txExtraDataWidebus_from_gbtExmplDsgn[15]"/>
        <net name="txExtraDataWidebus_from_gbtExmplDsgn[14]"/>
        <net name="txExtraDataWidebus_from_gbtExmplDsgn[13]"/>
        <net name="txExtraDataWidebus_from_gbtExmplDsgn[12]"/>
        <net name="txExtraDataWidebus_from_gbtExmplDsgn[11]"/>
        <net name="txExtraDataWidebus_from_gbtExmplDsgn[10]"/>
        <net name="txExtraDataWidebus_from_gbtExmplDsgn[9]"/>
        <net name="txExtraDataWidebus_from_gbtExmplDsgn[8]"/>
        <net name="txExtraDataWidebus_from_gbtExmplDsgn[7]"/>
        <net name="txExtraDataWidebus_from_gbtExmplDsgn[6]"/>
        <net name="txExtraDataWidebus_from_gbtExmplDsgn[5]"/>
        <net name="txExtraDataWidebus_from_gbtExmplDsgn[4]"/>
        <net name="txExtraDataWidebus_from_gbtExmplDsgn[3]"/>
        <net name="txExtraDataWidebus_from_gbtExmplDsgn[2]"/>
        <net name="txExtraDataWidebus_from_gbtExmplDsgn[1]"/>
        <net name="txExtraDataWidebus_from_gbtExmplDsgn[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="txILa"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="PROBE2[3]"/>
        <net name="PROBE2[2]"/>
        <net name="PROBE2[1]"/>
        <net name="PROBE2[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="txILa"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="txIsDataSel_from_user_1"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="vio"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="rxIsData_from_gbtExmplDsgn"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="vio"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="txFrameClkPllLocked_from_gbtExmplDsgn"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="vio"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="latOptGbtBankTx_from_gbtExmplDsgn"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="vio"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="mgtReady_from_gbtExmplDsgn"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="vio"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="rxWordClkReady_from_gbtExmplDsgn"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="vio"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="rxBitSlipNbr_from_gbtExmplDsgn[5]"/>
        <net name="rxBitSlipNbr_from_gbtExmplDsgn[4]"/>
        <net name="rxBitSlipNbr_from_gbtExmplDsgn[3]"/>
        <net name="rxBitSlipNbr_from_gbtExmplDsgn[2]"/>
        <net name="rxBitSlipNbr_from_gbtExmplDsgn[1]"/>
        <net name="rxBitSlipNbr_from_gbtExmplDsgn[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="vio"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="rxFrameClkReady_from_gbtExmplDsgn"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="vio"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="gbtRxReady_from_gbtExmplDsgn"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="vio"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="gbtRxReadyLostFlag_from_gbtExmplDsgn"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="vio"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="rxDataErrorSeen_from_gbtExmplDsgn"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="vio"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="rxExtrDataWidebusErSeen_from_gbtExmplDsgn"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="vio"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="probe_in11"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="vio"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="latOptGbtBankRx_from_gbtExmplDsgn"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="vio"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="generalReset_from_user"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="vio"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="clkMuxSel_from_user"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="vio"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="testPatterSel_from_user[1]"/>
        <net name="testPatterSel_from_user[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="vio"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="loopBack_from_user[2]"/>
        <net name="loopBack_from_user[1]"/>
        <net name="loopBack_from_user[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="vio"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="resetDataErrorSeenFlag_from_user"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="vio"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="resetGbtRxReadyLostFlag_from_user"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="vio"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="txIsDataSel_from_user"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="vio"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="manualResetTx_from_user"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="HW_VIO" value="vio"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="manualResetRx_from_user"/>
      </nets>
    </probe>
  </probeset>
</probeData>
