<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1040" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1040{left:697px;bottom:68px;letter-spacing:0.11px;}
#t2_1040{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1040{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1040{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1040{left:69px;bottom:1083px;letter-spacing:0.17px;}
#t6_1040{left:69px;bottom:767px;letter-spacing:0.13px;}
#t7_1040{left:69px;bottom:744px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t8_1040{left:69px;bottom:727px;letter-spacing:-0.14px;word-spacing:-1.26px;}
#t9_1040{left:69px;bottom:710px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_1040{left:69px;bottom:694px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tb_1040{left:69px;bottom:669px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#tc_1040{left:69px;bottom:652px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#td_1040{left:69px;bottom:635px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#te_1040{left:69px;bottom:619px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_1040{left:69px;bottom:594px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_1040{left:69px;bottom:577px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#th_1040{left:69px;bottom:561px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ti_1040{left:69px;bottom:544px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tj_1040{left:69px;bottom:519px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_1040{left:69px;bottom:503px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tl_1040{left:69px;bottom:478px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tm_1040{left:69px;bottom:461px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#tn_1040{left:798px;bottom:461px;}
#to_1040{left:809px;bottom:461px;letter-spacing:-0.21px;}
#tp_1040{left:841px;bottom:461px;}
#tq_1040{left:69px;bottom:444px;letter-spacing:-0.13px;}
#tr_1040{left:69px;bottom:420px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#ts_1040{left:563px;bottom:420px;}
#tt_1040{left:571px;bottom:420px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#tu_1040{left:783px;bottom:420px;letter-spacing:-0.19px;}
#tv_1040{left:805px;bottom:420px;letter-spacing:-0.13px;}
#tw_1040{left:69px;bottom:403px;letter-spacing:-0.12px;word-spacing:-1.01px;}
#tx_1040{left:247px;bottom:403px;}
#ty_1040{left:254px;bottom:403px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#tz_1040{left:524px;bottom:403px;}
#t10_1040{left:532px;bottom:403px;}
#t11_1040{left:544px;bottom:403px;}
#t12_1040{left:556px;bottom:403px;}
#t13_1040{left:562px;bottom:403px;}
#t14_1040{left:570px;bottom:403px;letter-spacing:-0.17px;}
#t15_1040{left:588px;bottom:403px;}
#t16_1040{left:598px;bottom:403px;}
#t17_1040{left:606px;bottom:403px;letter-spacing:-0.12px;word-spacing:-0.97px;}
#t18_1040{left:684px;bottom:403px;}
#t19_1040{left:692px;bottom:403px;}
#t1a_1040{left:704px;bottom:403px;}
#t1b_1040{left:716px;bottom:403px;}
#t1c_1040{left:722px;bottom:403px;}
#t1d_1040{left:729px;bottom:403px;letter-spacing:-0.08px;}
#t1e_1040{left:747px;bottom:403px;}
#t1f_1040{left:758px;bottom:403px;}
#t1g_1040{left:766px;bottom:403px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t1h_1040{left:69px;bottom:386px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1i_1040{left:402px;bottom:386px;}
#t1j_1040{left:410px;bottom:386px;letter-spacing:-0.16px;}
#t1k_1040{left:69px;bottom:362px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1l_1040{left:218px;bottom:362px;}
#t1m_1040{left:228px;bottom:362px;letter-spacing:-0.11px;word-spacing:-0.49px;}
#t1n_1040{left:322px;bottom:362px;}
#t1o_1040{left:336px;bottom:362px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1p_1040{left:629px;bottom:362px;}
#t1q_1040{left:643px;bottom:362px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1r_1040{left:69px;bottom:345px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t1s_1040{left:74px;bottom:1056px;letter-spacing:-0.14px;}
#t1t_1040{left:190px;bottom:1056px;letter-spacing:-0.13px;}
#t1u_1040{left:369px;bottom:1056px;letter-spacing:-0.11px;}
#t1v_1040{left:369px;bottom:1040px;letter-spacing:-0.18px;}
#t1w_1040{left:448px;bottom:1056px;letter-spacing:-0.15px;}
#t1x_1040{left:448px;bottom:1040px;letter-spacing:-0.16px;word-spacing:0.07px;}
#t1y_1040{left:539px;bottom:1056px;letter-spacing:-0.12px;}
#t1z_1040{left:74px;bottom:1017px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t20_1040{left:190px;bottom:1017px;letter-spacing:-0.14px;}
#t21_1040{left:369px;bottom:1017px;letter-spacing:-0.12px;}
#t22_1040{left:448px;bottom:1017px;letter-spacing:-0.1px;}
#t23_1040{left:539px;bottom:1017px;letter-spacing:-0.11px;}
#t24_1040{left:74px;bottom:995px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t25_1040{left:190px;bottom:995px;letter-spacing:-0.14px;}
#t26_1040{left:369px;bottom:995px;letter-spacing:-0.12px;}
#t27_1040{left:448px;bottom:995px;letter-spacing:-0.1px;}
#t28_1040{left:539px;bottom:995px;letter-spacing:-0.11px;}
#t29_1040{left:74px;bottom:972px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2a_1040{left:190px;bottom:972px;letter-spacing:-0.11px;}
#t2b_1040{left:369px;bottom:972px;letter-spacing:-0.13px;}
#t2c_1040{left:448px;bottom:972px;letter-spacing:-0.12px;}
#t2d_1040{left:539px;bottom:972px;letter-spacing:-0.11px;}
#t2e_1040{left:74px;bottom:949px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2f_1040{left:190px;bottom:949px;letter-spacing:-0.11px;}
#t2g_1040{left:369px;bottom:949px;letter-spacing:-0.13px;}
#t2h_1040{left:448px;bottom:949px;letter-spacing:-0.11px;}
#t2i_1040{left:539px;bottom:949px;letter-spacing:-0.11px;}
#t2j_1040{left:74px;bottom:926px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2k_1040{left:190px;bottom:926px;letter-spacing:-0.11px;}
#t2l_1040{left:369px;bottom:926px;letter-spacing:-0.12px;}
#t2m_1040{left:448px;bottom:926px;letter-spacing:-0.11px;}
#t2n_1040{left:539px;bottom:926px;letter-spacing:-0.1px;}
#t2o_1040{left:539px;bottom:909px;letter-spacing:-0.1px;}
#t2p_1040{left:74px;bottom:886px;letter-spacing:-0.13px;}
#t2q_1040{left:190px;bottom:886px;letter-spacing:-0.15px;}
#t2r_1040{left:369px;bottom:886px;letter-spacing:-0.13px;}
#t2s_1040{left:448px;bottom:886px;letter-spacing:-0.11px;}
#t2t_1040{left:539px;bottom:886px;letter-spacing:-0.11px;}
#t2u_1040{left:539px;bottom:869px;letter-spacing:-0.1px;}
#t2v_1040{left:74px;bottom:846px;letter-spacing:-0.15px;word-spacing:0.03px;}
#t2w_1040{left:190px;bottom:846px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2x_1040{left:369px;bottom:846px;letter-spacing:-0.12px;}
#t2y_1040{left:448px;bottom:846px;letter-spacing:-0.1px;}
#t2z_1040{left:539px;bottom:846px;letter-spacing:-0.11px;}
#t30_1040{left:74px;bottom:823px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t31_1040{left:190px;bottom:823px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t32_1040{left:369px;bottom:823px;letter-spacing:-0.12px;}
#t33_1040{left:448px;bottom:823px;letter-spacing:-0.1px;}
#t34_1040{left:539px;bottom:823px;letter-spacing:-0.11px;}

.s1_1040{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1040{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1040{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1040{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1040{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1040{font-size:14px;font-family:Symbol_b5z;color:#000;}
.s7_1040{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_1040{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1040" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1040Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1040" style="-webkit-user-select: none;"><object width="935" height="1210" data="1040/1040.svg" type="image/svg+xml" id="pdf1040" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1040" class="t s1_1040">FSUB/FSUBP/FISUB—Subtract </span>
<span id="t2_1040" class="t s2_1040">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_1040" class="t s1_1040">3-444 </span><span id="t4_1040" class="t s1_1040">Vol. 2A </span>
<span id="t5_1040" class="t s3_1040">FSUB/FSUBP/FISUB—Subtract </span>
<span id="t6_1040" class="t s4_1040">Description </span>
<span id="t7_1040" class="t s5_1040">Subtracts the source operand from the destination operand and stores the difference in the destination location. </span>
<span id="t8_1040" class="t s5_1040">The destination operand is always an FPU data register; the source operand can be a register or a memory location. </span>
<span id="t9_1040" class="t s5_1040">Source operands in memory can be in single precision or double precision floating-point format or in word or </span>
<span id="ta_1040" class="t s5_1040">doubleword integer format. </span>
<span id="tb_1040" class="t s5_1040">The no-operand version of the instruction subtracts the contents of the ST(0) register from the ST(1) register and </span>
<span id="tc_1040" class="t s5_1040">stores the result in ST(1). The one-operand version subtracts the contents of a memory location (either a floating- </span>
<span id="td_1040" class="t s5_1040">point or an integer value) from the contents of the ST(0) register and stores the result in ST(0). The two-operand </span>
<span id="te_1040" class="t s5_1040">version, subtracts the contents of the ST(0) register from the ST(i) register or vice versa. </span>
<span id="tf_1040" class="t s5_1040">The FSUBP instructions perform the additional operation of popping the FPU register stack following the subtrac- </span>
<span id="tg_1040" class="t s5_1040">tion. To pop the register stack, the processor marks the ST(0) register as empty and increments the stack pointer </span>
<span id="th_1040" class="t s5_1040">(TOP) by 1. The no-operand version of the floating-point subtract instructions always results in the register stack </span>
<span id="ti_1040" class="t s5_1040">being popped. In some assemblers, the mnemonic for this instruction is FSUB rather than FSUBP. </span>
<span id="tj_1040" class="t s5_1040">The FISUB instructions convert an integer source operand to double extended-precision floating-point format </span>
<span id="tk_1040" class="t s5_1040">before performing the subtraction. </span>
<span id="tl_1040" class="t s5_1040">Table 3-38 shows the results obtained when subtracting various classes of numbers from one another, assuming </span>
<span id="tm_1040" class="t s5_1040">that neither overflow nor underflow occurs. Here, the SRC value is subtracted from the DEST value (DEST </span><span id="tn_1040" class="t s6_1040">− </span><span id="to_1040" class="t s5_1040">SRC </span><span id="tp_1040" class="t s6_1040">= </span>
<span id="tq_1040" class="t s5_1040">result). </span>
<span id="tr_1040" class="t s5_1040">When the difference between two operands of like sign is 0, the result is </span><span id="ts_1040" class="t s6_1040">+</span><span id="tt_1040" class="t s5_1040">0, except for the round toward </span><span id="tu_1040" class="t s6_1040">−∞ </span><span id="tv_1040" class="t s5_1040">mode, </span>
<span id="tw_1040" class="t s5_1040">in which case the result is </span><span id="tx_1040" class="t s6_1040">−</span><span id="ty_1040" class="t s5_1040">0. This instruction also guarantees that </span><span id="tz_1040" class="t s6_1040">+</span><span id="t10_1040" class="t s5_1040">0 </span><span id="t11_1040" class="t s6_1040">− </span><span id="t12_1040" class="t s5_1040">(</span><span id="t13_1040" class="t s6_1040">−</span><span id="t14_1040" class="t s5_1040">0) </span><span id="t15_1040" class="t s6_1040">= </span><span id="t16_1040" class="t s6_1040">+</span><span id="t17_1040" class="t s5_1040">0, and that </span><span id="t18_1040" class="t s6_1040">−</span><span id="t19_1040" class="t s5_1040">0 </span><span id="t1a_1040" class="t s6_1040">− </span><span id="t1b_1040" class="t s5_1040">(</span><span id="t1c_1040" class="t s6_1040">+</span><span id="t1d_1040" class="t s5_1040">0) </span><span id="t1e_1040" class="t s6_1040">= </span><span id="t1f_1040" class="t s6_1040">−</span><span id="t1g_1040" class="t s5_1040">0. When the </span>
<span id="t1h_1040" class="t s5_1040">source operand is an integer 0, it is treated as a </span><span id="t1i_1040" class="t s6_1040">+</span><span id="t1j_1040" class="t s5_1040">0. </span>
<span id="t1k_1040" class="t s5_1040">When one operand is </span><span id="t1l_1040" class="t s6_1040">∞</span><span id="t1m_1040" class="t s5_1040">, the result is </span><span id="t1n_1040" class="t s6_1040">∞ </span><span id="t1o_1040" class="t s5_1040">of the expected sign. If both operands are </span><span id="t1p_1040" class="t s6_1040">∞ </span><span id="t1q_1040" class="t s5_1040">of the same sign, an invalid- </span>
<span id="t1r_1040" class="t s5_1040">operation exception is generated. </span>
<span id="t1s_1040" class="t s7_1040">Opcode </span><span id="t1t_1040" class="t s7_1040">Instruction </span><span id="t1u_1040" class="t s7_1040">64-Bit </span>
<span id="t1v_1040" class="t s7_1040">Mode </span>
<span id="t1w_1040" class="t s7_1040">Compat/ </span>
<span id="t1x_1040" class="t s7_1040">Leg Mode </span>
<span id="t1y_1040" class="t s7_1040">Description </span>
<span id="t1z_1040" class="t s8_1040">D8 /4 </span><span id="t20_1040" class="t s8_1040">FSUB m32fp </span><span id="t21_1040" class="t s8_1040">Valid </span><span id="t22_1040" class="t s8_1040">Valid </span><span id="t23_1040" class="t s8_1040">Subtract m32fp from ST(0) and store result in ST(0). </span>
<span id="t24_1040" class="t s8_1040">DC /4 </span><span id="t25_1040" class="t s8_1040">FSUB m64fp </span><span id="t26_1040" class="t s8_1040">Valid </span><span id="t27_1040" class="t s8_1040">Valid </span><span id="t28_1040" class="t s8_1040">Subtract m64fp from ST(0) and store result in ST(0). </span>
<span id="t29_1040" class="t s8_1040">D8 E0+i </span><span id="t2a_1040" class="t s8_1040">FSUB ST(0), ST(i) </span><span id="t2b_1040" class="t s8_1040">Valid </span><span id="t2c_1040" class="t s8_1040">Valid </span><span id="t2d_1040" class="t s8_1040">Subtract ST(i) from ST(0) and store result in ST(0). </span>
<span id="t2e_1040" class="t s8_1040">DC E8+i </span><span id="t2f_1040" class="t s8_1040">FSUB ST(i), ST(0) </span><span id="t2g_1040" class="t s8_1040">Valid </span><span id="t2h_1040" class="t s8_1040">Valid </span><span id="t2i_1040" class="t s8_1040">Subtract ST(0) from ST(i) and store result in ST(i). </span>
<span id="t2j_1040" class="t s8_1040">DE E8+i </span><span id="t2k_1040" class="t s8_1040">FSUBP ST(i), ST(0) </span><span id="t2l_1040" class="t s8_1040">Valid </span><span id="t2m_1040" class="t s8_1040">Valid </span><span id="t2n_1040" class="t s8_1040">Subtract ST(0) from ST(i), store result in ST(i), and </span>
<span id="t2o_1040" class="t s8_1040">pop register stack. </span>
<span id="t2p_1040" class="t s8_1040">DE E9 </span><span id="t2q_1040" class="t s8_1040">FSUBP </span><span id="t2r_1040" class="t s8_1040">Valid </span><span id="t2s_1040" class="t s8_1040">Valid </span><span id="t2t_1040" class="t s8_1040">Subtract ST(0) from ST(1), store result in ST(1), and </span>
<span id="t2u_1040" class="t s8_1040">pop register stack. </span>
<span id="t2v_1040" class="t s8_1040">DA /4 </span><span id="t2w_1040" class="t s8_1040">FISUB m32int </span><span id="t2x_1040" class="t s8_1040">Valid </span><span id="t2y_1040" class="t s8_1040">Valid </span><span id="t2z_1040" class="t s8_1040">Subtract m32int from ST(0) and store result in ST(0). </span>
<span id="t30_1040" class="t s8_1040">DE /4 </span><span id="t31_1040" class="t s8_1040">FISUB m16int </span><span id="t32_1040" class="t s8_1040">Valid </span><span id="t33_1040" class="t s8_1040">Valid </span><span id="t34_1040" class="t s8_1040">Subtract m16int from ST(0) and store result in ST(0). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
