

================================================================
== Vivado HLS Report for 'StreamingMatrixVecto'
================================================================
* Date:           Tue Jul  7 16:28:09 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR10
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     6.721|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  24590|  24590|  24590|  24590|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      2|      2|         1|          -|          -|     2|    no    |
        |- Loop 2  |  24585|  24585|        13|          3|          1|  8192|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      8|       -|      -|
|Expression       |        -|      -|       0|   1290|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        5|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    488|
|Register         |        0|      -|    1420|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        5|      8|    1420|   1842|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      3|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-----------------------------------------+------------------------------------+-----------+
    |                 Instance                |               Module               | Expression|
    +-----------------------------------------+------------------------------------+-----------+
    |BlackBoxJam_mul_mul_24s_16s_40_3_1_U626  |BlackBoxJam_mul_mul_24s_16s_40_3_1  |  i0 * i1  |
    |BlackBoxJam_mul_mul_24s_16s_40_3_1_U627  |BlackBoxJam_mul_mul_24s_16s_40_3_1  |  i0 * i1  |
    |BlackBoxJam_mul_mul_24s_16s_40_3_1_U628  |BlackBoxJam_mul_mul_24s_16s_40_3_1  |  i0 * i1  |
    |BlackBoxJam_mul_mul_24s_16s_40_3_1_U629  |BlackBoxJam_mul_mul_24s_16s_40_3_1  |  i0 * i1  |
    |BlackBoxJam_mul_mul_24s_16s_40_3_1_U630  |BlackBoxJam_mul_mul_24s_16s_40_3_1  |  i0 * i1  |
    |BlackBoxJam_mul_mul_24s_16s_40_3_1_U631  |BlackBoxJam_mul_mul_24s_16s_40_3_1  |  i0 * i1  |
    |BlackBoxJam_mul_mul_24s_16s_40_3_1_U632  |BlackBoxJam_mul_mul_24s_16s_40_3_1  |  i0 * i1  |
    |BlackBoxJam_mul_mul_24s_16s_40_3_1_U633  |BlackBoxJam_mul_mul_24s_16s_40_3_1  |  i0 * i1  |
    +-----------------------------------------+------------------------------------+-----------+

    * Memory: 
    +-------------------+--------------------------------------+---------+---+----+------+-----+------+-------------+
    |       Memory      |                Module                | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+--------------------------------------+---------+---+----+------+-----+------+-------------+
    |accPopCount_0_V_U  |StreamingMatrixVecto_accPopCount_0_V  |        1|  0|   0|     2|   16|     1|           32|
    |accPopCount_1_V_U  |StreamingMatrixVecto_accPopCount_0_V  |        1|  0|   0|     2|   16|     1|           32|
    |accPopCount_2_V_U  |StreamingMatrixVecto_accPopCount_0_V  |        1|  0|   0|     2|   16|     1|           32|
    |accPopCount_3_V_U  |StreamingMatrixVecto_accPopCount_0_V  |        1|  0|   0|     2|   16|     1|           32|
    |inputBuf_V_U       |StreamingMatrixVecto_inputBuf_V       |        1|  0|   0|  1024|    1|     1|         1024|
    +-------------------+--------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total              |                                      |        5|  0|   0|  1032|   65|     5|         1152|
    +-------------------+--------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |agg_result_V_i1_fu_623_p2          |     +    |      0|  0|  10|           2|           2|
    |agg_result_V_i2_fu_642_p2          |     +    |      0|  0|  10|           2|           2|
    |agg_result_V_i3_fu_560_p2          |     +    |      0|  0|  10|           2|           2|
    |agg_result_V_i4_fu_661_p2          |     +    |      0|  0|  10|           2|           2|
    |agg_result_V_i5_fu_680_p2          |     +    |      0|  0|  10|           2|           2|
    |agg_result_V_i6_fu_579_p2          |     +    |      0|  0|  10|           2|           2|
    |agg_result_V_i9_fu_598_p2          |     +    |      0|  0|  10|           2|           2|
    |agg_result_V_i_fu_541_p2           |     +    |      0|  0|  10|           2|           2|
    |i_fu_430_p2                        |     +    |      0|  0|  19|          14|           1|
    |in_idx_1_fu_410_p2                 |     +    |      0|  0|  10|           2|           1|
    |nf_2_fu_502_p2                     |     +    |      0|  0|  39|           1|          32|
    |ret_V_6_1_1_fu_986_p2              |     +    |      0|  0|  47|          40|          40|
    |ret_V_6_1_2_fu_1100_p2             |     +    |      0|  0|  47|          40|          40|
    |ret_V_6_1_3_fu_1144_p2             |     +    |      0|  0|  47|          40|          40|
    |ret_V_6_1_fu_942_p2                |     +    |      0|  0|  47|          40|          40|
    |sf_2_fu_480_p2                     |     +    |      0|  0|  39|          32|           1|
    |tmp_10_fu_471_p2                   |     +    |      0|  0|  39|          32|          32|
    |tmp_12_fu_689_p2                   |     +    |      0|  0|  23|          16|          16|
    |tmp_20_fu_849_p2                   |     +    |      0|  0|  23|           1|          16|
    |tmp_27_fu_892_p2                   |     +    |      0|  0|  23|           1|          16|
    |tmp_2_fu_829_p2                    |     +    |      0|  0|  23|           1|          16|
    |tmp_32_fu_912_p2                   |     +    |      0|  0|  23|           1|          16|
    |tmp_36_fu_454_p2                   |     +    |      0|  0|  12|          10|          12|
    |tmp_38_fu_1033_p2                  |     +    |      0|  0|  23|           1|          16|
    |tmp_44_fu_1058_p2                  |     +    |      0|  0|  23|           1|          16|
    |tmp_50_fu_1171_p2                  |     +    |      0|  0|  23|           1|          16|
    |tmp_56_fu_1196_p2                  |     +    |      0|  0|  23|           1|          16|
    |tmp_73_0_1_fu_699_p2               |     +    |      0|  0|  23|          16|          16|
    |tmp_73_0_2_fu_709_p2               |     +    |      0|  0|  23|          16|          16|
    |tmp_73_0_3_fu_719_p2               |     +    |      0|  0|  23|          16|          16|
    |tmp_73_1_1_fu_739_p2               |     +    |      0|  0|  23|          16|          16|
    |tmp_73_1_2_fu_749_p2               |     +    |      0|  0|  23|          16|          16|
    |tmp_73_1_3_fu_759_p2               |     +    |      0|  0|  23|          16|          16|
    |tmp_73_1_fu_729_p2                 |     +    |      0|  0|  23|          16|          16|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage1_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage2_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_262                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_993                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op101_read_state5     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op291_write_state15   |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_424_p2                 |   icmp   |      0|  0|  13|          14|          15|
    |tmp_13_fu_493_p2                   |   icmp   |      0|  0|  18|          32|          10|
    |tmp_16_fu_815_p2                   |   icmp   |      0|  0|  11|           8|           1|
    |tmp_18_fu_508_p2                   |   icmp   |      0|  0|  18|          32|           5|
    |tmp_78_0_1_fu_835_p2               |   icmp   |      0|  0|  11|           8|           1|
    |tmp_78_0_2_fu_855_p2               |   icmp   |      0|  0|  11|           8|           1|
    |tmp_78_0_3_fu_898_p2               |   icmp   |      0|  0|  11|           8|           1|
    |tmp_78_1_1_fu_991_p2               |   icmp   |      0|  0|  11|           8|           1|
    |tmp_78_1_2_fu_1105_p2              |   icmp   |      0|  0|  11|           8|           1|
    |tmp_78_1_3_fu_1149_p2              |   icmp   |      0|  0|  11|           8|           1|
    |tmp_78_1_fu_947_p2                 |   icmp   |      0|  0|  11|           8|           1|
    |tmp_7_fu_439_p2                    |   icmp   |      0|  0|  18|          32|           1|
    |tmp_fu_404_p2                      |   icmp   |      0|  0|   9|           2|           3|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |accResidual_0_V_fu_1044_p3         |  select  |      0|  0|  16|           1|          16|
    |accResidual_1_V_fu_1069_p3         |  select  |      0|  0|  16|           1|          16|
    |accResidual_2_V_fu_1182_p3         |  select  |      0|  0|  16|           1|          16|
    |p_nf_1_fu_514_p3                   |  select  |      0|  0|  32|           1|           1|
    |tmp_39_fu_1038_p3                  |  select  |      0|  0|  16|           1|          16|
    |tmp_42_fu_918_p3                   |  select  |      0|  0|  16|           1|          16|
    |tmp_45_fu_1063_p3                  |  select  |      0|  0|  16|           1|          16|
    |tmp_47_fu_923_p3                   |  select  |      0|  0|  16|           1|          16|
    |tmp_51_fu_1176_p3                  |  select  |      0|  0|  16|           1|          16|
    |tmp_52_fu_962_p3                   |  select  |      0|  0|  16|           1|          16|
    |tmp_54_fu_967_p3                   |  select  |      0|  0|  16|           1|          16|
    |tmp_57_fu_1201_p3                  |  select  |      0|  0|  16|           1|          16|
    |tmp_59_fu_1207_p3                  |  select  |      0|  0|  16|           1|          16|
    |tmp_60_fu_1076_p3                  |  select  |      0|  0|  16|           1|          16|
    |tmp_62_fu_1081_p3                  |  select  |      0|  0|  16|           1|          16|
    |tmp_64_fu_1120_p3                  |  select  |      0|  0|  16|           1|          16|
    |tmp_66_fu_1125_p3                  |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |p_Result_1_fu_547_p2               |    xor   |      0|  0|   2|           1|           1|
    |p_Result_2_fu_566_p2               |    xor   |      0|  0|   2|           1|           1|
    |p_Result_3_fu_585_p2               |    xor   |      0|  0|   2|           1|           1|
    |p_Result_4_fu_610_p2               |    xor   |      0|  0|   2|           1|           1|
    |p_Result_5_fu_629_p2               |    xor   |      0|  0|   2|           1|           1|
    |p_Result_6_fu_648_p2               |    xor   |      0|  0|   2|           1|           1|
    |p_Result_7_fu_667_p2               |    xor   |      0|  0|   2|           1|           1|
    |p_Result_s_fu_528_p2               |    xor   |      0|  0|   2|           1|           1|
    |tmp1_fu_522_p2                     |    xor   |      0|  0|   2|           1|           2|
    |tmp5_fu_604_p2                     |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1290|         618|         835|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |accPopCount_0_V_address0              |  21|          4|    1|          4|
    |accPopCount_0_V_address1              |  15|          3|    1|          3|
    |accPopCount_0_V_d0                    |  15|          3|   16|         48|
    |accPopCount_0_V_d1                    |  15|          3|   16|         48|
    |accPopCount_1_V_address0              |  21|          4|    1|          4|
    |accPopCount_1_V_address1              |  15|          3|    1|          3|
    |accPopCount_1_V_d0                    |  15|          3|   16|         48|
    |accPopCount_1_V_d1                    |  15|          3|   16|         48|
    |accPopCount_2_V_address0              |  21|          4|    1|          4|
    |accPopCount_2_V_address1              |  15|          3|    1|          3|
    |accPopCount_2_V_d0                    |  15|          3|   16|         48|
    |accPopCount_2_V_d1                    |  15|          3|   16|         48|
    |accPopCount_3_V_address0              |  21|          4|    1|          4|
    |accPopCount_3_V_address1              |  15|          3|    1|          3|
    |accPopCount_3_V_d0                    |  15|          3|   16|         48|
    |accPopCount_3_V_d1                    |  15|          3|   16|         48|
    |ap_NS_fsm                             |  38|          7|    1|          7|
    |ap_done                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4               |   9|          2|    1|          2|
    |ap_phi_mux_i5_phi_fu_364_p4           |   9|          2|   14|         28|
    |ap_phi_mux_nf_phi_fu_352_p4           |   9|          2|   32|         64|
    |ap_phi_mux_rhs_V_s_phi_fu_393_p4      |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter0_nf_1_reg_371     |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_rhs_V_reg_381    |  15|          3|    1|          3|
    |ap_phi_reg_pp0_iter1_rhs_V_s_reg_390  |   9|          2|    1|          2|
    |i5_reg_360                            |   9|          2|   14|         28|
    |in_V_V_blk_n                          |   9|          2|    1|          2|
    |in_idx_reg_337                        |   9|          2|    2|          4|
    |inputBuf_V_address0                   |  15|          3|   10|         30|
    |inputBuf_V_address1                   |  15|          3|   10|         30|
    |inputBuf_V_d1                         |  15|          3|    1|          3|
    |nf_reg_348                            |   9|          2|   32|         64|
    |out_V_V_blk_n                         |   9|          2|    1|          2|
    |real_start                            |   9|          2|    1|          2|
    |sf_fu_118                             |   9|          2|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 488|         99|  324|        815|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |accResidual_0_V_reg_1775              |  16|   0|   16|          0|
    |accResidual_1_V_reg_1780              |  16|   0|   16|          0|
    |accResidual_2_V_reg_1819              |  16|   0|   16|          0|
    |agg_result_V_i1_reg_1477              |   1|   0|    2|          1|
    |agg_result_V_i2_reg_1482              |   1|   0|    2|          1|
    |agg_result_V_i3_reg_1462              |   1|   0|    2|          1|
    |agg_result_V_i4_reg_1487              |   1|   0|    2|          1|
    |agg_result_V_i5_reg_1492              |   1|   0|    2|          1|
    |agg_result_V_i6_reg_1467              |   1|   0|    2|          1|
    |agg_result_V_i9_reg_1472              |   1|   0|    2|          1|
    |agg_result_V_i_reg_1457               |   1|   0|    2|          1|
    |ap_CS_fsm                             |   6|   0|    6|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_nf_1_reg_371     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_rhs_V_reg_381    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_rhs_V_s_reg_390  |   1|   0|    1|          0|
    |exitcond_reg_1341                     |   1|   0|    1|          0|
    |i5_reg_360                            |  14|   0|   14|          0|
    |i_reg_1345                            |  14|   0|   14|          0|
    |in_idx_reg_337                        |   2|   0|    2|          0|
    |inputBuf_V_addr_2_reg_1360            |  10|   0|   10|          0|
    |inputBuf_V_addr_reg_1354              |  10|   0|   10|          0|
    |inputBuf_V_load_1_reg_1441            |   1|   0|    1|          0|
    |inputBuf_V_load_reg_1377              |   1|   0|    1|          0|
    |nf_reg_348                            |  32|   0|   32|          0|
    |p_nf_1_reg_1452                       |  32|   0|   32|          0|
    |r_V_3_0_1_reg_1594                    |  40|   0|   40|          0|
    |r_V_3_0_2_reg_1605                    |  40|   0|   40|          0|
    |r_V_3_0_3_reg_1663                    |  40|   0|   40|          0|
    |r_V_3_1_1_reg_1684                    |  40|   0|   40|          0|
    |r_V_3_1_2_reg_1755                    |  40|   0|   40|          0|
    |r_V_3_1_3_reg_1765                    |  40|   0|   40|          0|
    |r_V_3_1_reg_1674                      |  40|   0|   40|          0|
    |r_V_3_reg_1583                        |  40|   0|   40|          0|
    |ret_V_6_1_1_reg_1738                  |  40|   0|   40|          0|
    |ret_V_6_1_2_reg_1785                  |  40|   0|   40|          0|
    |ret_V_6_1_3_reg_1802                  |  40|   0|   40|          0|
    |ret_V_6_1_reg_1721                    |  40|   0|   40|          0|
    |sf_2_reg_1371                         |  32|   0|   32|          0|
    |sf_fu_118                             |  32|   0|   32|          0|
    |start_once_reg                        |   1|   0|    1|          0|
    |tmp_10_reg_1366                       |  32|   0|   32|          0|
    |tmp_1227_reg_1589                     |   8|   0|    8|          0|
    |tmp_1229_reg_1600                     |   8|   0|    8|          0|
    |tmp_1231_reg_1611                     |   8|   0|    8|          0|
    |tmp_1233_reg_1669                     |   8|   0|    8|          0|
    |tmp_1235_reg_1679                     |   8|   0|    8|          0|
    |tmp_1237_reg_1689                     |   8|   0|    8|          0|
    |tmp_1239_reg_1760                     |   8|   0|    8|          0|
    |tmp_1241_reg_1770                     |   8|   0|    8|          0|
    |tmp_12_reg_1497                       |  16|   0|   16|          0|
    |tmp_13_reg_1408                       |   1|   0|    1|          0|
    |tmp_14_reg_1542                       |  40|   0|   40|          0|
    |tmp_16_reg_1626                       |   1|   0|    1|          0|
    |tmp_19_reg_1647                       |  16|   0|   16|          0|
    |tmp_1_reg_1631                        |  16|   0|   16|          0|
    |tmp_20_reg_1653                       |  16|   0|   16|          0|
    |tmp_26_reg_1694                       |  16|   0|   16|          0|
    |tmp_27_reg_1700                       |  16|   0|   16|          0|
    |tmp_2_reg_1637                        |  16|   0|   16|          0|
    |tmp_31_reg_1710                       |  16|   0|   16|          0|
    |tmp_32_reg_1716                       |  16|   0|   16|          0|
    |tmp_37_reg_1731                       |  16|   0|   16|          0|
    |tmp_43_reg_1748                       |  16|   0|   16|          0|
    |tmp_49_reg_1795                       |  16|   0|   16|          0|
    |tmp_55_reg_1812                       |  16|   0|   16|          0|
    |tmp_59_reg_1824                       |  16|   0|   16|          0|
    |tmp_73_0_1_reg_1502                   |  16|   0|   16|          0|
    |tmp_73_0_2_reg_1507                   |  16|   0|   16|          0|
    |tmp_73_0_3_reg_1512                   |  16|   0|   16|          0|
    |tmp_73_1_1_reg_1522                   |  16|   0|   16|          0|
    |tmp_73_1_2_reg_1527                   |  16|   0|   16|          0|
    |tmp_73_1_3_reg_1532                   |  16|   0|   16|          0|
    |tmp_73_1_reg_1517                     |  16|   0|   16|          0|
    |tmp_76_1_reg_1570                     |  40|   0|   40|          0|
    |tmp_78_0_1_reg_1642                   |   1|   0|    1|          0|
    |tmp_78_0_2_reg_1658                   |   1|   0|    1|          0|
    |tmp_78_0_3_reg_1705                   |   1|   0|    1|          0|
    |tmp_78_1_1_reg_1743                   |   1|   0|    1|          0|
    |tmp_78_1_2_reg_1790                   |   1|   0|    1|          0|
    |tmp_78_1_3_reg_1807                   |   1|   0|    1|          0|
    |tmp_78_1_reg_1726                     |   1|   0|    1|          0|
    |tmp_7_reg_1350                        |   1|   0|    1|          0|
    |tmp_V_20_reg_1446                     |   1|   0|    1|          0|
    |tmp_V_reg_1382                        |   1|   0|    1|          0|
    |weightMem_0_V_load_reg_1417           |   1|   0|    1|          0|
    |weightMem_1_V_load_reg_1423           |   1|   0|    1|          0|
    |weightMem_2_V_load_reg_1429           |   1|   0|    1|          0|
    |weightMem_3_V_load_reg_1435           |   1|   0|    1|          0|
    |exitcond_reg_1341                     |  64|  32|    1|          0|
    |tmp_13_reg_1408                       |  64|  32|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1420|  64| 1302|          8|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | StreamingMatrixVecto | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | StreamingMatrixVecto | return value |
|ap_start                |  in |    1| ap_ctrl_hs | StreamingMatrixVecto | return value |
|start_full_n            |  in |    1| ap_ctrl_hs | StreamingMatrixVecto | return value |
|ap_done                 | out |    1| ap_ctrl_hs | StreamingMatrixVecto | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | StreamingMatrixVecto | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | StreamingMatrixVecto | return value |
|ap_ready                | out |    1| ap_ctrl_hs | StreamingMatrixVecto | return value |
|start_out               | out |    1| ap_ctrl_hs | StreamingMatrixVecto | return value |
|start_write             | out |    1| ap_ctrl_hs | StreamingMatrixVecto | return value |
|in_V_V_dout             |  in |    1|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_empty_n          |  in |    1|   ap_fifo  |        in_V_V        |    pointer   |
|in_V_V_read             | out |    1|   ap_fifo  |        in_V_V        |    pointer   |
|out_V_V_din             | out |   64|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_full_n          |  in |    1|   ap_fifo  |        out_V_V       |    pointer   |
|out_V_V_write           | out |    1|   ap_fifo  |        out_V_V       |    pointer   |
|weightMem_0_V_address0  | out |   13|  ap_memory |     weightMem_0_V    |     array    |
|weightMem_0_V_ce0       | out |    1|  ap_memory |     weightMem_0_V    |     array    |
|weightMem_0_V_q0        |  in |    1|  ap_memory |     weightMem_0_V    |     array    |
|weightMem_1_V_address0  | out |   13|  ap_memory |     weightMem_1_V    |     array    |
|weightMem_1_V_ce0       | out |    1|  ap_memory |     weightMem_1_V    |     array    |
|weightMem_1_V_q0        |  in |    1|  ap_memory |     weightMem_1_V    |     array    |
|weightMem_2_V_address0  | out |   13|  ap_memory |     weightMem_2_V    |     array    |
|weightMem_2_V_ce0       | out |    1|  ap_memory |     weightMem_2_V    |     array    |
|weightMem_2_V_q0        |  in |    1|  ap_memory |     weightMem_2_V    |     array    |
|weightMem_3_V_address0  | out |   13|  ap_memory |     weightMem_3_V    |     array    |
|weightMem_3_V_ce0       | out |    1|  ap_memory |     weightMem_3_V    |     array    |
|weightMem_3_V_q0        |  in |    1|  ap_memory |     weightMem_3_V    |     array    |
|means_in8_V_0           |  in |   24|   ap_none  |     means_in8_V_0    |    pointer   |
|means_in8_V_1           |  in |   24|   ap_none  |     means_in8_V_1    |    pointer   |
+------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 3, D = 13, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp)
	3  / (tmp)
3 --> 
	16  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	3  / true
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%inputBuf_V = alloca [1024 x i1], align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:235]   --->   Operation 19 'alloca' 'inputBuf_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 20 [1/1] (2.32ns)   --->   "%accPopCount_0_V = alloca [2 x i16], align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:239]   --->   Operation 20 'alloca' 'accPopCount_0_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%accPopCount_1_V = alloca [2 x i16], align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:239]   --->   Operation 21 'alloca' 'accPopCount_1_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 22 [1/1] (2.32ns)   --->   "%accPopCount_2_V = alloca [2 x i16], align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:239]   --->   Operation 22 'alloca' 'accPopCount_2_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 23 [1/1] (2.32ns)   --->   "%accPopCount_3_V = alloca [2 x i16], align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:239]   --->   Operation 23 'alloca' 'accPopCount_3_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:243]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%in_idx = phi i2 [ 0, %arrayctor.loop4.preheader ], [ %in_idx_1, %.preheader298.preheader ]"   --->   Operation 25 'phi' 'in_idx' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.95ns)   --->   "%tmp = icmp eq i2 %in_idx, -2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:243]   --->   Operation 26 'icmp' 'tmp' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.56ns)   --->   "%in_idx_1 = add i2 %in_idx, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:243]   --->   Operation 28 'add' 'in_idx_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader297.0.preheader, label %.preheader298.preheader" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:243]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = zext i2 %in_idx to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:248]   --->   Operation 30 'zext' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%accPopCount_0_V_add_2 = getelementptr [2 x i16]* %accPopCount_0_V, i64 0, i64 %tmp_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:248]   --->   Operation 31 'getelementptr' 'accPopCount_0_V_add_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.32ns)   --->   "store i16 0, i16* %accPopCount_0_V_add_2, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:248]   --->   Operation 32 'store' <Predicate = (!tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%accPopCount_1_V_add_2 = getelementptr [2 x i16]* %accPopCount_1_V, i64 0, i64 %tmp_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:248]   --->   Operation 33 'getelementptr' 'accPopCount_1_V_add_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.32ns)   --->   "store i16 0, i16* %accPopCount_1_V_add_2, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:248]   --->   Operation 34 'store' <Predicate = (!tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%accPopCount_2_V_add_2 = getelementptr [2 x i16]* %accPopCount_2_V, i64 0, i64 %tmp_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:248]   --->   Operation 35 'getelementptr' 'accPopCount_2_V_add_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.32ns)   --->   "store i16 0, i16* %accPopCount_2_V_add_2, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:248]   --->   Operation 36 'store' <Predicate = (!tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%accPopCount_3_V_add_2 = getelementptr [2 x i16]* %accPopCount_3_V, i64 0, i64 %tmp_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:248]   --->   Operation 37 'getelementptr' 'accPopCount_3_V_add_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.32ns)   --->   "store i16 0, i16* %accPopCount_3_V_add_2, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:248]   --->   Operation 38 'store' <Predicate = (!tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br label %0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:243]   --->   Operation 39 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sf = alloca i32"   --->   Operation 40 'alloca' 'sf' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%accPopCount_0_V_add = getelementptr [2 x i16]* %accPopCount_0_V, i64 0, i64 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 41 'getelementptr' 'accPopCount_0_V_add' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%accPopCount_1_V_add = getelementptr [2 x i16]* %accPopCount_1_V, i64 0, i64 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 42 'getelementptr' 'accPopCount_1_V_add' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%accPopCount_2_V_add = getelementptr [2 x i16]* %accPopCount_2_V, i64 0, i64 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 43 'getelementptr' 'accPopCount_2_V_add' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%accPopCount_3_V_add = getelementptr [2 x i16]* %accPopCount_3_V, i64 0, i64 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 44 'getelementptr' 'accPopCount_3_V_add' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%accPopCount_0_V_add_1 = getelementptr [2 x i16]* %accPopCount_0_V, i64 0, i64 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 45 'getelementptr' 'accPopCount_0_V_add_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%accPopCount_1_V_add_1 = getelementptr [2 x i16]* %accPopCount_1_V, i64 0, i64 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 46 'getelementptr' 'accPopCount_1_V_add_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%accPopCount_2_V_add_1 = getelementptr [2 x i16]* %accPopCount_2_V, i64 0, i64 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 47 'getelementptr' 'accPopCount_2_V_add_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%accPopCount_3_V_add_1 = getelementptr [2 x i16]* %accPopCount_3_V, i64 0, i64 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 48 'getelementptr' 'accPopCount_3_V_add_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.76ns)   --->   "store i32 0, i32* %sf"   --->   Operation 49 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 50 [1/1] (1.76ns)   --->   "br label %.preheader297.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:263]   --->   Operation 50 'br' <Predicate = (tmp)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.42>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%nf = phi i32 [ %p_nf_1, %._crit_edge ], [ 0, %.preheader297.0.preheader ]" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:313]   --->   Operation 51 'phi' 'nf' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%i5 = phi i14 [ %i, %._crit_edge ], [ 0, %.preheader297.0.preheader ]"   --->   Operation 52 'phi' 'i5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (2.20ns)   --->   "%exitcond = icmp eq i14 %i5, -8192" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:263]   --->   Operation 53 'icmp' 'exitcond' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%empty_1180 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8192, i64 8192, i64 8192)"   --->   Operation 54 'speclooptripcount' 'empty_1180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.81ns)   --->   "%i = add i14 %i5, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:263]   --->   Operation 55 'add' 'i' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %8, label %1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:263]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%sf_load_7 = load i32* %sf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:273]   --->   Operation 57 'load' 'sf_load_7' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (2.47ns)   --->   "%tmp_7 = icmp eq i32 %nf, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:269]   --->   Operation 58 'icmp' 'tmp_7' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_8 = zext i32 %sf_load_7 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:273]   --->   Operation 59 'zext' 'tmp_8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_1224 = trunc i32 %sf_load_7 to i12" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:273]   --->   Operation 60 'trunc' 'tmp_1224' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%inputBuf_V_addr = getelementptr [1024 x i1]* %inputBuf_V, i64 0, i64 %tmp_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:273]   --->   Operation 61 'getelementptr' 'inputBuf_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.54ns)   --->   "%tmp_36 = add i12 512, %tmp_1224" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:273]   --->   Operation 62 'add' 'tmp_36' <Predicate = (!exitcond)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_36_cast = sext i12 %tmp_36 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:273]   --->   Operation 63 'sext' 'tmp_36_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_2 = getelementptr [1024 x i1]* %inputBuf_V, i64 0, i64 %tmp_36_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:273]   --->   Operation 64 'getelementptr' 'inputBuf_V_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%tmp_1225 = shl i32 %nf, 9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:281]   --->   Operation 65 'shl' 'tmp_1225' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_10 = add i32 %tmp_1225, %sf_load_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:281]   --->   Operation 66 'add' 'tmp_10' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %3, label %4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:269]   --->   Operation 67 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 68 [2/2] (3.25ns)   --->   "%inputBuf_V_load = load i1* %inputBuf_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:276]   --->   Operation 68 'load' 'inputBuf_V_load' <Predicate = (!exitcond & !tmp_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %6, label %7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:269]   --->   Operation 69 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sf_load = load i32* %sf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:287]   --->   Operation 70 'load' 'sf_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (2.55ns)   --->   "%sf_2 = add i32 %sf_load, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:287]   --->   Operation 71 'add' 'sf_2' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.45>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str70)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:264]   --->   Operation 72 'specregionbegin' 'tmp_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:265]   --->   Operation 73 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_11 = zext i32 %tmp_10 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:281]   --->   Operation 74 'zext' 'tmp_11' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 75 [1/2] (3.25ns)   --->   "%inputBuf_V_load = load i1* %inputBuf_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:276]   --->   Operation 75 'load' 'inputBuf_V_load' <Predicate = (!exitcond & !tmp_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 76 [1/1] (2.18ns)   --->   "%tmp_V = call i1 @_ssdm_op_Read.ap_fifo.volatile.i1P(i1* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:271]   --->   Operation 76 'read' 'tmp_V' <Predicate = (!exitcond & tmp_7)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 61> <Depth = 0> <FIFO>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%weightMem_0_V_addr = getelementptr [8192 x i1]* %weightMem_0_V, i64 0, i64 %tmp_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:281]   --->   Operation 77 'getelementptr' 'weightMem_0_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (3.25ns)   --->   "%weightMem_0_V_load = load i1* %weightMem_0_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:281]   --->   Operation 78 'load' 'weightMem_0_V_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%weightMem_1_V_addr = getelementptr [8192 x i1]* %weightMem_1_V, i64 0, i64 %tmp_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:281]   --->   Operation 79 'getelementptr' 'weightMem_1_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 80 [2/2] (3.25ns)   --->   "%weightMem_1_V_load = load i1* %weightMem_1_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:281]   --->   Operation 80 'load' 'weightMem_1_V_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%weightMem_2_V_addr = getelementptr [8192 x i1]* %weightMem_2_V, i64 0, i64 %tmp_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:281]   --->   Operation 81 'getelementptr' 'weightMem_2_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 82 [2/2] (3.25ns)   --->   "%weightMem_2_V_load = load i1* %weightMem_2_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:281]   --->   Operation 82 'load' 'weightMem_2_V_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%weightMem_3_V_addr = getelementptr [8192 x i1]* %weightMem_3_V, i64 0, i64 %tmp_11" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:281]   --->   Operation 83 'getelementptr' 'weightMem_3_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 84 [2/2] (3.25ns)   --->   "%weightMem_3_V_load = load i1* %weightMem_3_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:281]   --->   Operation 84 'load' 'weightMem_3_V_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 85 [2/2] (3.25ns)   --->   "%inputBuf_V_load_1 = load i1* %inputBuf_V_addr_2, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:276]   --->   Operation 85 'load' 'inputBuf_V_load_1' <Predicate = (!exitcond & !tmp_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 86 [1/1] (2.47ns)   --->   "%tmp_13 = icmp eq i32 %sf_2, 512" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:289]   --->   Operation 86 'icmp' 'tmp_13' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %tmp_13, label %.preheader295.preheader.0_ifconv, label %.._crit_edge_crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:289]   --->   Operation 87 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (1.76ns)   --->   "store i32 %sf_2, i32* %sf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:287]   --->   Operation 88 'store' <Predicate = (!exitcond & !tmp_13)> <Delay = 1.76>
ST_4 : Operation 89 [1/1] (1.76ns)   --->   "br label %._crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:289]   --->   Operation 89 'br' <Predicate = (!exitcond & !tmp_13)> <Delay = 1.76>
ST_4 : Operation 90 [1/1] (2.55ns)   --->   "%nf_2 = add i32 1, %nf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:311]   --->   Operation 90 'add' 'nf_2' <Predicate = (!exitcond & tmp_13)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (1.76ns)   --->   "store i32 0, i32* %sf"   --->   Operation 91 'store' <Predicate = (!exitcond & tmp_13)> <Delay = 1.76>
ST_4 : Operation 92 [1/1] (1.76ns)   --->   "br label %._crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:312]   --->   Operation 92 'br' <Predicate = (!exitcond & tmp_13)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 93 [1/1] (1.76ns)   --->   "br label %2"   --->   Operation 93 'br' <Predicate = (!exitcond & !tmp_7)> <Delay = 1.76>
ST_5 : Operation 94 [1/1] (3.25ns)   --->   "store i1 %tmp_V, i1* %inputBuf_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:273]   --->   Operation 94 'store' <Predicate = (!exitcond & tmp_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 95 [1/1] (1.76ns)   --->   "br label %2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:274]   --->   Operation 95 'br' <Predicate = (!exitcond & tmp_7)> <Delay = 1.76>
ST_5 : Operation 96 [1/2] (3.25ns)   --->   "%weightMem_0_V_load = load i1* %weightMem_0_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:281]   --->   Operation 96 'load' 'weightMem_0_V_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 97 [1/2] (3.25ns)   --->   "%weightMem_1_V_load = load i1* %weightMem_1_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:281]   --->   Operation 97 'load' 'weightMem_1_V_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 98 [1/2] (3.25ns)   --->   "%weightMem_2_V_load = load i1* %weightMem_2_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:281]   --->   Operation 98 'load' 'weightMem_2_V_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 99 [1/2] (3.25ns)   --->   "%weightMem_3_V_load = load i1* %weightMem_3_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:281]   --->   Operation 99 'load' 'weightMem_3_V_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 100 [1/2] (3.25ns)   --->   "%inputBuf_V_load_1 = load i1* %inputBuf_V_addr_2, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:276]   --->   Operation 100 'load' 'inputBuf_V_load_1' <Predicate = (!exitcond & !tmp_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_5 : Operation 101 [1/1] (2.18ns)   --->   "%tmp_V_20 = call i1 @_ssdm_op_Read.ap_fifo.volatile.i1P(i1* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:271]   --->   Operation 101 'read' 'tmp_V_20' <Predicate = (!exitcond & tmp_7)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 61> <Depth = 0> <FIFO>
ST_5 : Operation 102 [1/1] (1.76ns)   --->   "br label %5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:274]   --->   Operation 102 'br' <Predicate = (!exitcond & tmp_7)> <Delay = 1.76>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%nf_1 = phi i32 [ %nf_2, %.preheader295.preheader.0_ifconv ], [ %nf, %.._crit_edge_crit_edge ]"   --->   Operation 103 'phi' 'nf_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (2.47ns)   --->   "%tmp_18 = icmp eq i32 %nf_1, 16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:313]   --->   Operation 104 'icmp' 'tmp_18' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.69ns)   --->   "%p_nf_1 = select i1 %tmp_18, i32 0, i32 %nf_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:313]   --->   Operation 105 'select' 'p_nf_1' <Predicate = (!exitcond)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%empty_1181 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str70, i32 %tmp_6)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:318]   --->   Operation 106 'specregionend' 'empty_1181' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "br label %.preheader297.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:263]   --->   Operation 107 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.31>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tmp1)   --->   "%rhs_V = phi i1 [ %tmp_V, %3 ], [ %inputBuf_V_load, %4 ]"   --->   Operation 108 'phi' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp1 = xor i1 %rhs_V, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:282]   --->   Operation 109 'xor' 'tmp1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_i)   --->   "%p_Result_s = xor i1 %weightMem_0_V_load, %tmp1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:282]   --->   Operation 110 'xor' 'p_Result_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_i)   --->   "%tmp_i = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %p_Result_s, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 111 'bitconcatenate' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (1.56ns) (out node of the LUT)   --->   "%agg_result_V_i = add i2 %tmp_i, -1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 112 'add' 'agg_result_V_i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [2/2] (2.32ns)   --->   "%accPopCount_0_V_loa = load i16* %accPopCount_0_V_add, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 113 'load' 'accPopCount_0_V_loa' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_i3)   --->   "%p_Result_1 = xor i1 %weightMem_1_V_load, %tmp1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:282]   --->   Operation 114 'xor' 'p_Result_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_i3)   --->   "%tmp_i2 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %p_Result_1, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 115 'bitconcatenate' 'tmp_i2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (1.56ns) (out node of the LUT)   --->   "%agg_result_V_i3 = add i2 %tmp_i2, -1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 116 'add' 'agg_result_V_i3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [2/2] (2.32ns)   --->   "%accPopCount_1_V_loa = load i16* %accPopCount_1_V_add, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 117 'load' 'accPopCount_1_V_loa' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_i6)   --->   "%p_Result_2 = xor i1 %weightMem_2_V_load, %tmp1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:282]   --->   Operation 118 'xor' 'p_Result_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_i6)   --->   "%tmp_i5 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %p_Result_2, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 119 'bitconcatenate' 'tmp_i5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (1.56ns) (out node of the LUT)   --->   "%agg_result_V_i6 = add i2 %tmp_i5, -1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 120 'add' 'agg_result_V_i6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [2/2] (2.32ns)   --->   "%accPopCount_2_V_loa = load i16* %accPopCount_2_V_add, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 121 'load' 'accPopCount_2_V_loa' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_i9)   --->   "%p_Result_3 = xor i1 %weightMem_3_V_load, %tmp1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:282]   --->   Operation 122 'xor' 'p_Result_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_i9)   --->   "%tmp_i8 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %p_Result_3, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 123 'bitconcatenate' 'tmp_i8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (1.56ns) (out node of the LUT)   --->   "%agg_result_V_i9 = add i2 %tmp_i8, -1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 124 'add' 'agg_result_V_i9' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [2/2] (2.32ns)   --->   "%accPopCount_3_V_loa = load i16* %accPopCount_3_V_add, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 125 'load' 'accPopCount_3_V_loa' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 126 [1/1] (1.76ns)   --->   "br label %5"   --->   Operation 126 'br' <Predicate = (!exitcond & !tmp_7)> <Delay = 1.76>
ST_6 : Operation 127 [1/1] (3.25ns)   --->   "store i1 %tmp_V_20, i1* %inputBuf_V_addr_2, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:273]   --->   Operation 127 'store' <Predicate = (!exitcond & tmp_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node tmp5)   --->   "%rhs_V_s = phi i1 [ %tmp_V_20, %6 ], [ %inputBuf_V_load_1, %7 ]"   --->   Operation 128 'phi' 'rhs_V_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp5 = xor i1 %rhs_V_s, true" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:282]   --->   Operation 129 'xor' 'tmp5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_i1)   --->   "%p_Result_4 = xor i1 %weightMem_0_V_load, %tmp5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:282]   --->   Operation 130 'xor' 'p_Result_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_i1)   --->   "%tmp_i1 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %p_Result_4, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 131 'bitconcatenate' 'tmp_i1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (1.56ns) (out node of the LUT)   --->   "%agg_result_V_i1 = add i2 %tmp_i1, -1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 132 'add' 'agg_result_V_i1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [2/2] (2.32ns)   --->   "%accPopCount_0_V_loa_1 = load i16* %accPopCount_0_V_add_1, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 133 'load' 'accPopCount_0_V_loa_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_i2)   --->   "%p_Result_5 = xor i1 %weightMem_1_V_load, %tmp5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:282]   --->   Operation 134 'xor' 'p_Result_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_i2)   --->   "%tmp_i3 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %p_Result_5, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 135 'bitconcatenate' 'tmp_i3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (1.56ns) (out node of the LUT)   --->   "%agg_result_V_i2 = add i2 %tmp_i3, -1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 136 'add' 'agg_result_V_i2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [2/2] (2.32ns)   --->   "%accPopCount_1_V_loa_1 = load i16* %accPopCount_1_V_add_1, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 137 'load' 'accPopCount_1_V_loa_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_i4)   --->   "%p_Result_6 = xor i1 %weightMem_2_V_load, %tmp5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:282]   --->   Operation 138 'xor' 'p_Result_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_i4)   --->   "%tmp_i4 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %p_Result_6, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 139 'bitconcatenate' 'tmp_i4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (1.56ns) (out node of the LUT)   --->   "%agg_result_V_i4 = add i2 %tmp_i4, -1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 140 'add' 'agg_result_V_i4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [2/2] (2.32ns)   --->   "%accPopCount_2_V_loa_1 = load i16* %accPopCount_2_V_add_1, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 141 'load' 'accPopCount_2_V_loa_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_i5)   --->   "%p_Result_7 = xor i1 %weightMem_3_V_load, %tmp5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:282]   --->   Operation 142 'xor' 'p_Result_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node agg_result_V_i5)   --->   "%tmp_i6 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %p_Result_7, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 143 'bitconcatenate' 'tmp_i6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (1.56ns) (out node of the LUT)   --->   "%agg_result_V_i5 = add i2 %tmp_i6, -1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 144 'add' 'agg_result_V_i5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [2/2] (2.32ns)   --->   "%accPopCount_3_V_loa_1 = load i16* %accPopCount_3_V_add_1, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 145 'load' 'accPopCount_3_V_loa_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>

State 7 <SV = 6> <Delay = 6.72>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%agg_result_V_i_cast = sext i2 %agg_result_V_i to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 146 'sext' 'agg_result_V_i_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/2] (2.32ns)   --->   "%accPopCount_0_V_loa = load i16* %accPopCount_0_V_add, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 147 'load' 'accPopCount_0_V_loa' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 148 [1/1] (2.07ns)   --->   "%tmp_12 = add i16 %agg_result_V_i_cast, %accPopCount_0_V_loa" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 148 'add' 'tmp_12' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (2.32ns)   --->   "store i16 %tmp_12, i16* %accPopCount_0_V_add, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 149 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%agg_result_V_i3_cast = sext i2 %agg_result_V_i3 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 150 'sext' 'agg_result_V_i3_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/2] (2.32ns)   --->   "%accPopCount_1_V_loa = load i16* %accPopCount_1_V_add, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 151 'load' 'accPopCount_1_V_loa' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 152 [1/1] (2.07ns)   --->   "%tmp_73_0_1 = add i16 %agg_result_V_i3_cast, %accPopCount_1_V_loa" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 152 'add' 'tmp_73_0_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (2.32ns)   --->   "store i16 %tmp_73_0_1, i16* %accPopCount_1_V_add, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 153 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%agg_result_V_i6_cast = sext i2 %agg_result_V_i6 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 154 'sext' 'agg_result_V_i6_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/2] (2.32ns)   --->   "%accPopCount_2_V_loa = load i16* %accPopCount_2_V_add, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 155 'load' 'accPopCount_2_V_loa' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 156 [1/1] (2.07ns)   --->   "%tmp_73_0_2 = add i16 %agg_result_V_i6_cast, %accPopCount_2_V_loa" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 156 'add' 'tmp_73_0_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (2.32ns)   --->   "store i16 %tmp_73_0_2, i16* %accPopCount_2_V_add, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 157 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%agg_result_V_i9_cast = sext i2 %agg_result_V_i9 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 158 'sext' 'agg_result_V_i9_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 159 [1/2] (2.32ns)   --->   "%accPopCount_3_V_loa = load i16* %accPopCount_3_V_add, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 159 'load' 'accPopCount_3_V_loa' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 160 [1/1] (2.07ns)   --->   "%tmp_73_0_3 = add i16 %agg_result_V_i9_cast, %accPopCount_3_V_loa" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 160 'add' 'tmp_73_0_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (2.32ns)   --->   "store i16 %tmp_73_0_3, i16* %accPopCount_3_V_add, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 161 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%agg_result_V_i12_cas = sext i2 %agg_result_V_i1 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 162 'sext' 'agg_result_V_i12_cas' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [1/2] (2.32ns)   --->   "%accPopCount_0_V_loa_1 = load i16* %accPopCount_0_V_add_1, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 163 'load' 'accPopCount_0_V_loa_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 164 [1/1] (2.07ns)   --->   "%tmp_73_1 = add i16 %agg_result_V_i12_cas, %accPopCount_0_V_loa_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 164 'add' 'tmp_73_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (2.32ns)   --->   "store i16 %tmp_73_1, i16* %accPopCount_0_V_add_1, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 165 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%agg_result_V_i15_cas = sext i2 %agg_result_V_i2 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 166 'sext' 'agg_result_V_i15_cas' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [1/2] (2.32ns)   --->   "%accPopCount_1_V_loa_1 = load i16* %accPopCount_1_V_add_1, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 167 'load' 'accPopCount_1_V_loa_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 168 [1/1] (2.07ns)   --->   "%tmp_73_1_1 = add i16 %agg_result_V_i15_cas, %accPopCount_1_V_loa_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 168 'add' 'tmp_73_1_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (2.32ns)   --->   "store i16 %tmp_73_1_1, i16* %accPopCount_1_V_add_1, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 169 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%agg_result_V_i18_cas = sext i2 %agg_result_V_i4 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 170 'sext' 'agg_result_V_i18_cas' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 171 [1/2] (2.32ns)   --->   "%accPopCount_2_V_loa_1 = load i16* %accPopCount_2_V_add_1, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 171 'load' 'accPopCount_2_V_loa_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 172 [1/1] (2.07ns)   --->   "%tmp_73_1_2 = add i16 %agg_result_V_i18_cas, %accPopCount_2_V_loa_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 172 'add' 'tmp_73_1_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (2.32ns)   --->   "store i16 %tmp_73_1_2, i16* %accPopCount_2_V_add_1, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 173 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%agg_result_V_i21_cas = sext i2 %agg_result_V_i5 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 174 'sext' 'agg_result_V_i21_cas' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 175 [1/2] (2.32ns)   --->   "%accPopCount_3_V_loa_1 = load i16* %accPopCount_3_V_add_1, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 175 'load' 'accPopCount_3_V_loa_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_7 : Operation 176 [1/1] (2.07ns)   --->   "%tmp_73_1_3 = add i16 %agg_result_V_i21_cas, %accPopCount_3_V_loa_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 176 'add' 'tmp_73_1_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 177 [1/1] (2.32ns)   --->   "store i16 %tmp_73_1_3, i16* %accPopCount_3_V_add_1, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:283]   --->   Operation 177 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>

State 8 <SV = 7> <Delay = 3.89>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%r_V_1 = sext i16 %tmp_12 to i40" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 178 'sext' 'r_V_1' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%means_in8_V_0_load = load i24* @means_in8_V_0, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 179 'load' 'means_in8_V_0_load' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_14 = sext i24 %means_in8_V_0_load to i40" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 180 'sext' 'tmp_14' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_8 : Operation 181 [3/3] (3.89ns) (root node of the DSP)   --->   "%r_V_3 = mul nsw i40 %tmp_14, %r_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 181 'mul' 'r_V_3' <Predicate = (!exitcond & tmp_13)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 182 [1/1] (2.32ns)   --->   "store i16 0, i16* %accPopCount_0_V_add, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:297]   --->   Operation 182 'store' <Predicate = (!exitcond & tmp_13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%r_V_1_0_1 = sext i16 %tmp_73_0_1 to i40" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 183 'sext' 'r_V_1_0_1' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_8 : Operation 184 [3/3] (3.89ns) (root node of the DSP)   --->   "%r_V_3_0_1 = mul nsw i40 %tmp_14, %r_V_1_0_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 184 'mul' 'r_V_3_0_1' <Predicate = (!exitcond & tmp_13)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 185 [1/1] (2.32ns)   --->   "store i16 0, i16* %accPopCount_1_V_add, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:297]   --->   Operation 185 'store' <Predicate = (!exitcond & tmp_13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%r_V_1_0_2 = sext i16 %tmp_73_0_2 to i40" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 186 'sext' 'r_V_1_0_2' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_8 : Operation 187 [3/3] (3.89ns) (root node of the DSP)   --->   "%r_V_3_0_2 = mul nsw i40 %tmp_14, %r_V_1_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 187 'mul' 'r_V_3_0_2' <Predicate = (!exitcond & tmp_13)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 188 [1/1] (2.32ns)   --->   "store i16 0, i16* %accPopCount_2_V_add, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:297]   --->   Operation 188 'store' <Predicate = (!exitcond & tmp_13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_8 : Operation 189 [1/1] (2.32ns)   --->   "store i16 0, i16* %accPopCount_3_V_add, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:297]   --->   Operation 189 'store' <Predicate = (!exitcond & tmp_13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_8 : Operation 190 [1/1] (2.32ns)   --->   "store i16 0, i16* %accPopCount_0_V_add_1, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:297]   --->   Operation 190 'store' <Predicate = (!exitcond & tmp_13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_8 : Operation 191 [1/1] (2.32ns)   --->   "store i16 0, i16* %accPopCount_1_V_add_1, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:297]   --->   Operation 191 'store' <Predicate = (!exitcond & tmp_13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_8 : Operation 192 [1/1] (2.32ns)   --->   "store i16 0, i16* %accPopCount_2_V_add_1, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:297]   --->   Operation 192 'store' <Predicate = (!exitcond & tmp_13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_8 : Operation 193 [1/1] (2.32ns)   --->   "store i16 0, i16* %accPopCount_3_V_add_1, align 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:297]   --->   Operation 193 'store' <Predicate = (!exitcond & tmp_13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>

State 9 <SV = 8> <Delay = 3.89>
ST_9 : Operation 194 [2/3] (3.89ns) (root node of the DSP)   --->   "%r_V_3 = mul nsw i40 %tmp_14, %r_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 194 'mul' 'r_V_3' <Predicate = (!exitcond & tmp_13)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 195 [2/3] (3.89ns) (root node of the DSP)   --->   "%r_V_3_0_1 = mul nsw i40 %tmp_14, %r_V_1_0_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 195 'mul' 'r_V_3_0_1' <Predicate = (!exitcond & tmp_13)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 196 [2/3] (3.89ns) (root node of the DSP)   --->   "%r_V_3_0_2 = mul nsw i40 %tmp_14, %r_V_1_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 196 'mul' 'r_V_3_0_2' <Predicate = (!exitcond & tmp_13)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%r_V_1_0_3 = sext i16 %tmp_73_0_3 to i40" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 197 'sext' 'r_V_1_0_3' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_9 : Operation 198 [3/3] (3.89ns) (root node of the DSP)   --->   "%r_V_3_0_3 = mul nsw i40 %tmp_14, %r_V_1_0_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 198 'mul' 'r_V_3_0_3' <Predicate = (!exitcond & tmp_13)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%r_V_1_1 = sext i16 %tmp_73_1 to i40" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 199 'sext' 'r_V_1_1' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%means_in8_V_1_load = load i24* @means_in8_V_1, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 200 'load' 'means_in8_V_1_load' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_76_1 = sext i24 %means_in8_V_1_load to i40" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 201 'sext' 'tmp_76_1' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_9 : Operation 202 [3/3] (3.89ns) (root node of the DSP)   --->   "%r_V_3_1 = mul nsw i40 %tmp_76_1, %r_V_1_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 202 'mul' 'r_V_3_1' <Predicate = (!exitcond & tmp_13)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%r_V_1_1_1 = sext i16 %tmp_73_1_1 to i40" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 203 'sext' 'r_V_1_1_1' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_9 : Operation 204 [3/3] (3.89ns) (root node of the DSP)   --->   "%r_V_3_1_1 = mul nsw i40 %tmp_76_1, %r_V_1_1_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 204 'mul' 'r_V_3_1_1' <Predicate = (!exitcond & tmp_13)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 3.89>
ST_10 : Operation 205 [1/3] (0.00ns) (root node of the DSP)   --->   "%r_V_3 = mul nsw i40 %tmp_14, %r_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 205 'mul' 'r_V_3' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_1227 = trunc i40 %r_V_3 to i8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 206 'trunc' 'tmp_1227' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_10 : Operation 207 [1/3] (0.00ns) (root node of the DSP)   --->   "%r_V_3_0_1 = mul nsw i40 %tmp_14, %r_V_1_0_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 207 'mul' 'r_V_3_0_1' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_1229 = trunc i40 %r_V_3_0_1 to i8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 208 'trunc' 'tmp_1229' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_10 : Operation 209 [1/3] (0.00ns) (root node of the DSP)   --->   "%r_V_3_0_2 = mul nsw i40 %tmp_14, %r_V_1_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 209 'mul' 'r_V_3_0_2' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_1231 = trunc i40 %r_V_3_0_2 to i8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 210 'trunc' 'tmp_1231' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_10 : Operation 211 [2/3] (3.89ns) (root node of the DSP)   --->   "%r_V_3_0_3 = mul nsw i40 %tmp_14, %r_V_1_0_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 211 'mul' 'r_V_3_0_3' <Predicate = (!exitcond & tmp_13)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 212 [2/3] (3.89ns) (root node of the DSP)   --->   "%r_V_3_1 = mul nsw i40 %tmp_76_1, %r_V_1_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 212 'mul' 'r_V_3_1' <Predicate = (!exitcond & tmp_13)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 213 [2/3] (3.89ns) (root node of the DSP)   --->   "%r_V_3_1_1 = mul nsw i40 %tmp_76_1, %r_V_1_1_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 213 'mul' 'r_V_3_1_1' <Predicate = (!exitcond & tmp_13)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%r_V_1_1_2 = sext i16 %tmp_73_1_2 to i40" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 214 'sext' 'r_V_1_1_2' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_10 : Operation 215 [3/3] (3.89ns) (root node of the DSP)   --->   "%r_V_3_1_2 = mul nsw i40 %tmp_76_1, %r_V_1_1_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 215 'mul' 'r_V_3_1_2' <Predicate = (!exitcond & tmp_13)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%r_V_1_1_3 = sext i16 %tmp_73_1_3 to i40" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 216 'sext' 'r_V_1_1_3' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_10 : Operation 217 [3/3] (3.89ns) (root node of the DSP)   --->   "%r_V_3_1_3 = mul nsw i40 %tmp_76_1, %r_V_1_1_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 217 'mul' 'r_V_3_1_3' <Predicate = (!exitcond & tmp_13)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.89>
ST_11 : Operation 218 [1/1] (1.55ns)   --->   "%tmp_16 = icmp eq i8 %tmp_1227, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 218 'icmp' 'tmp_16' <Predicate = (!exitcond & tmp_13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_1 = call i16 @_ssdm_op_PartSelect.i16.i40.i32.i32(i40 %r_V_3, i32 8, i32 23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 219 'partselect' 'tmp_1' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_11 : Operation 220 [1/1] (2.07ns)   --->   "%tmp_2 = add i16 1, %tmp_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 220 'add' 'tmp_2' <Predicate = (!exitcond & tmp_13)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 221 [1/1] (1.55ns)   --->   "%tmp_78_0_1 = icmp eq i8 %tmp_1229, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 221 'icmp' 'tmp_78_0_1' <Predicate = (!exitcond & tmp_13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_19 = call i16 @_ssdm_op_PartSelect.i16.i40.i32.i32(i40 %r_V_3_0_1, i32 8, i32 23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 222 'partselect' 'tmp_19' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (2.07ns)   --->   "%tmp_20 = add i16 1, %tmp_19" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 223 'add' 'tmp_20' <Predicate = (!exitcond & tmp_13)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 224 [1/1] (1.55ns)   --->   "%tmp_78_0_2 = icmp eq i8 %tmp_1231, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 224 'icmp' 'tmp_78_0_2' <Predicate = (!exitcond & tmp_13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 225 [1/3] (0.00ns) (root node of the DSP)   --->   "%r_V_3_0_3 = mul nsw i40 %tmp_14, %r_V_1_0_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 225 'mul' 'r_V_3_0_3' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_1233 = trunc i40 %r_V_3_0_3 to i8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 226 'trunc' 'tmp_1233' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_11 : Operation 227 [1/3] (0.00ns) (root node of the DSP)   --->   "%r_V_3_1 = mul nsw i40 %tmp_76_1, %r_V_1_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 227 'mul' 'r_V_3_1' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_1235 = trunc i40 %r_V_3_1 to i8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 228 'trunc' 'tmp_1235' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_11 : Operation 229 [1/3] (0.00ns) (root node of the DSP)   --->   "%r_V_3_1_1 = mul nsw i40 %tmp_76_1, %r_V_1_1_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 229 'mul' 'r_V_3_1_1' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_1237 = trunc i40 %r_V_3_1_1 to i8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 230 'trunc' 'tmp_1237' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_11 : Operation 231 [2/3] (3.89ns) (root node of the DSP)   --->   "%r_V_3_1_2 = mul nsw i40 %tmp_76_1, %r_V_1_1_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 231 'mul' 'r_V_3_1_2' <Predicate = (!exitcond & tmp_13)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 232 [2/3] (3.89ns) (root node of the DSP)   --->   "%r_V_3_1_3 = mul nsw i40 %tmp_76_1, %r_V_1_1_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 232 'mul' 'r_V_3_1_3' <Predicate = (!exitcond & tmp_13)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 2.87>
ST_12 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6_1)   --->   "%tmp_1226 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %r_V_3, i32 39)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 233 'bitselect' 'tmp_1226' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_12 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6_1_1)   --->   "%tmp_1228 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %r_V_3_0_1, i32 39)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 234 'bitselect' 'tmp_1228' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_26 = call i16 @_ssdm_op_PartSelect.i16.i40.i32.i32(i40 %r_V_3_0_2, i32 8, i32 23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 235 'partselect' 'tmp_26' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (2.07ns)   --->   "%tmp_27 = add i16 1, %tmp_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 236 'add' 'tmp_27' <Predicate = (!exitcond & tmp_13 & !tmp_78_0_2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 237 [1/1] (1.55ns)   --->   "%tmp_78_0_3 = icmp eq i8 %tmp_1233, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 237 'icmp' 'tmp_78_0_3' <Predicate = (!exitcond & tmp_13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_31 = call i16 @_ssdm_op_PartSelect.i16.i40.i32.i32(i40 %r_V_3_0_3, i32 8, i32 23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 238 'partselect' 'tmp_31' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_12 : Operation 239 [1/1] (2.07ns)   --->   "%tmp_32 = add i16 1, %tmp_31" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 239 'add' 'tmp_32' <Predicate = (!exitcond & tmp_13)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6_1)   --->   "%tmp_42 = select i1 %tmp_16, i16 %tmp_1, i16 %tmp_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 240 'select' 'tmp_42' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6_1)   --->   "%tmp_47 = select i1 %tmp_1226, i16 %tmp_42, i16 %tmp_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 241 'select' 'tmp_47' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6_1)   --->   "%lhs_V_2_1 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_47, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 242 'bitconcatenate' 'lhs_V_2_1' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_12 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6_1)   --->   "%lhs_V_2_1_cast = sext i24 %lhs_V_2_1 to i40" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 243 'sext' 'lhs_V_2_1_cast' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_12 : Operation 244 [1/1] (2.87ns) (out node of the LUT)   --->   "%ret_V_6_1 = add i40 %r_V_3_1, %lhs_V_2_1_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 244 'add' 'ret_V_6_1' <Predicate = (!exitcond & tmp_13)> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 245 [1/1] (1.55ns)   --->   "%tmp_78_1 = icmp eq i8 %tmp_1235, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 245 'icmp' 'tmp_78_1' <Predicate = (!exitcond & tmp_13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_37 = call i16 @_ssdm_op_PartSelect.i16.i40.i32.i32(i40 %ret_V_6_1, i32 8, i32 23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 246 'partselect' 'tmp_37' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_12 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6_1_1)   --->   "%tmp_52 = select i1 %tmp_78_0_1, i16 %tmp_19, i16 %tmp_20" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 247 'select' 'tmp_52' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6_1_1)   --->   "%tmp_54 = select i1 %tmp_1228, i16 %tmp_52, i16 %tmp_19" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 248 'select' 'tmp_54' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6_1_1)   --->   "%lhs_V_2_1_1 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_54, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 249 'bitconcatenate' 'lhs_V_2_1_1' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_12 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6_1_1)   --->   "%lhs_V_2_1_1_cast = sext i24 %lhs_V_2_1_1 to i40" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 250 'sext' 'lhs_V_2_1_1_cast' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_12 : Operation 251 [1/1] (2.87ns) (out node of the LUT)   --->   "%ret_V_6_1_1 = add i40 %r_V_3_1_1, %lhs_V_2_1_1_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 251 'add' 'ret_V_6_1_1' <Predicate = (!exitcond & tmp_13)> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 252 [1/1] (1.55ns)   --->   "%tmp_78_1_1 = icmp eq i8 %tmp_1237, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 252 'icmp' 'tmp_78_1_1' <Predicate = (!exitcond & tmp_13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_43 = call i16 @_ssdm_op_PartSelect.i16.i40.i32.i32(i40 %ret_V_6_1_1, i32 8, i32 23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 253 'partselect' 'tmp_43' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_12 : Operation 254 [1/3] (0.00ns) (root node of the DSP)   --->   "%r_V_3_1_2 = mul nsw i40 %tmp_76_1, %r_V_1_1_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 254 'mul' 'r_V_3_1_2' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_1239 = trunc i40 %r_V_3_1_2 to i8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 255 'trunc' 'tmp_1239' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_12 : Operation 256 [1/3] (0.00ns) (root node of the DSP)   --->   "%r_V_3_1_3 = mul nsw i40 %tmp_76_1, %r_V_1_1_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 256 'mul' 'r_V_3_1_3' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_1241 = trunc i40 %r_V_3_1_3 to i8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 257 'trunc' 'tmp_1241' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 2.88>
ST_13 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6_1_2)   --->   "%tmp_1230 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %r_V_3_0_2, i32 39)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 258 'bitselect' 'tmp_1230' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_13 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6_1_3)   --->   "%tmp_1232 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %r_V_3_0_3, i32 39)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 259 'bitselect' 'tmp_1232' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_13 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node accResidual_0_V)   --->   "%tmp_1234 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %ret_V_6_1, i32 39)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 260 'bitselect' 'tmp_1234' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_13 : Operation 261 [1/1] (2.07ns)   --->   "%tmp_38 = add i16 1, %tmp_37" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 261 'add' 'tmp_38' <Predicate = (!exitcond & tmp_13 & !tmp_78_1)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node accResidual_0_V)   --->   "%tmp_39 = select i1 %tmp_78_1, i16 %tmp_37, i16 %tmp_38" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 262 'select' 'tmp_39' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 263 [1/1] (0.80ns) (out node of the LUT)   --->   "%accResidual_0_V = select i1 %tmp_1234, i16 %tmp_39, i16 %tmp_37" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 263 'select' 'accResidual_0_V' <Predicate = (!exitcond & tmp_13)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node accResidual_1_V)   --->   "%tmp_1236 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %ret_V_6_1_1, i32 39)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 264 'bitselect' 'tmp_1236' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_13 : Operation 265 [1/1] (2.07ns)   --->   "%tmp_44 = add i16 1, %tmp_43" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 265 'add' 'tmp_44' <Predicate = (!exitcond & tmp_13 & !tmp_78_1_1)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node accResidual_1_V)   --->   "%tmp_45 = select i1 %tmp_78_1_1, i16 %tmp_43, i16 %tmp_44" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 266 'select' 'tmp_45' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 267 [1/1] (0.80ns) (out node of the LUT)   --->   "%accResidual_1_V = select i1 %tmp_1236, i16 %tmp_45, i16 %tmp_43" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 267 'select' 'accResidual_1_V' <Predicate = (!exitcond & tmp_13)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6_1_2)   --->   "%tmp_60 = select i1 %tmp_78_0_2, i16 %tmp_26, i16 %tmp_27" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 268 'select' 'tmp_60' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6_1_2)   --->   "%tmp_62 = select i1 %tmp_1230, i16 %tmp_60, i16 %tmp_26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 269 'select' 'tmp_62' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6_1_2)   --->   "%lhs_V_2_1_2 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_62, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 270 'bitconcatenate' 'lhs_V_2_1_2' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_13 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6_1_2)   --->   "%lhs_V_2_1_2_cast = sext i24 %lhs_V_2_1_2 to i40" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 271 'sext' 'lhs_V_2_1_2_cast' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_13 : Operation 272 [1/1] (2.87ns) (out node of the LUT)   --->   "%ret_V_6_1_2 = add i40 %r_V_3_1_2, %lhs_V_2_1_2_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 272 'add' 'ret_V_6_1_2' <Predicate = (!exitcond & tmp_13)> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 273 [1/1] (1.55ns)   --->   "%tmp_78_1_2 = icmp eq i8 %tmp_1239, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 273 'icmp' 'tmp_78_1_2' <Predicate = (!exitcond & tmp_13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_49 = call i16 @_ssdm_op_PartSelect.i16.i40.i32.i32(i40 %ret_V_6_1_2, i32 8, i32 23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 274 'partselect' 'tmp_49' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_13 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6_1_3)   --->   "%tmp_64 = select i1 %tmp_78_0_3, i16 %tmp_31, i16 %tmp_32" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 275 'select' 'tmp_64' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6_1_3)   --->   "%tmp_66 = select i1 %tmp_1232, i16 %tmp_64, i16 %tmp_31" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 276 'select' 'tmp_66' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6_1_3)   --->   "%lhs_V_2_1_3 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_66, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 277 'bitconcatenate' 'lhs_V_2_1_3' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_13 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6_1_3)   --->   "%lhs_V_2_1_3_cast = sext i24 %lhs_V_2_1_3 to i40" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 278 'sext' 'lhs_V_2_1_3_cast' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_13 : Operation 279 [1/1] (2.87ns) (out node of the LUT)   --->   "%ret_V_6_1_3 = add i40 %r_V_3_1_3, %lhs_V_2_1_3_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 279 'add' 'ret_V_6_1_3' <Predicate = (!exitcond & tmp_13)> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 280 [1/1] (1.55ns)   --->   "%tmp_78_1_3 = icmp eq i8 %tmp_1241, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 280 'icmp' 'tmp_78_1_3' <Predicate = (!exitcond & tmp_13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_55 = call i16 @_ssdm_op_PartSelect.i16.i40.i32.i32(i40 %ret_V_6_1_3, i32 8, i32 23)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 281 'partselect' 'tmp_55' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.88>
ST_14 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node accResidual_2_V)   --->   "%tmp_1238 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %ret_V_6_1_2, i32 39)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 282 'bitselect' 'tmp_1238' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_14 : Operation 283 [1/1] (2.07ns)   --->   "%tmp_50 = add i16 1, %tmp_49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 283 'add' 'tmp_50' <Predicate = (!exitcond & tmp_13 & !tmp_78_1_2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node accResidual_2_V)   --->   "%tmp_51 = select i1 %tmp_78_1_2, i16 %tmp_49, i16 %tmp_50" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 284 'select' 'tmp_51' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 285 [1/1] (0.80ns) (out node of the LUT)   --->   "%accResidual_2_V = select i1 %tmp_1238, i16 %tmp_51, i16 %tmp_49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 285 'select' 'accResidual_2_V' <Predicate = (!exitcond & tmp_13)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node tmp_59)   --->   "%tmp_1240 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %ret_V_6_1_3, i32 39)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 286 'bitselect' 'tmp_1240' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_14 : Operation 287 [1/1] (2.07ns)   --->   "%tmp_56 = add i16 1, %tmp_55" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 287 'add' 'tmp_56' <Predicate = (!exitcond & tmp_13 & !tmp_78_1_3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node tmp_59)   --->   "%tmp_57 = select i1 %tmp_78_1_3, i16 %tmp_55, i16 %tmp_56" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 288 'select' 'tmp_57' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 289 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_59 = select i1 %tmp_1240, i16 %tmp_57, i16 %tmp_55" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:296]   --->   Operation 289 'select' 'tmp_59' <Predicate = (!exitcond & tmp_13)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.18>
ST_15 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_V_8 = call i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16(i16 %tmp_59, i16 %accResidual_2_V, i16 %accResidual_1_V, i16 %accResidual_0_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:305]   --->   Operation 290 'bitconcatenate' 'tmp_V_8' <Predicate = (!exitcond & tmp_13)> <Delay = 0.00>
ST_15 : Operation 291 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %out_V_V, i64 %tmp_V_8)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:308]   --->   Operation 291 'write' <Predicate = (!exitcond & tmp_13)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 61> <Depth = 0> <FIFO>

State 16 <SV = 3> <Delay = 0.00>
ST_16 : Operation 292 [1/1] (0.00ns)   --->   "ret void" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:319]   --->   Operation 292 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weightMem_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weightMem_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weightMem_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weightMem_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ means_in8_V_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ means_in8_V_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_17           (specinterface    ) [ 00000000000000000]
StgValue_18           (specinterface    ) [ 00000000000000000]
inputBuf_V            (alloca           ) [ 00111111111111110]
accPopCount_0_V       (alloca           ) [ 00100000000000000]
accPopCount_1_V       (alloca           ) [ 00100000000000000]
accPopCount_2_V       (alloca           ) [ 00100000000000000]
accPopCount_3_V       (alloca           ) [ 00100000000000000]
StgValue_24           (br               ) [ 01100000000000000]
in_idx                (phi              ) [ 00100000000000000]
tmp                   (icmp             ) [ 00111111111111110]
empty                 (speclooptripcount) [ 00000000000000000]
in_idx_1              (add              ) [ 01100000000000000]
StgValue_29           (br               ) [ 00000000000000000]
tmp_s                 (zext             ) [ 00000000000000000]
accPopCount_0_V_add_2 (getelementptr    ) [ 00000000000000000]
StgValue_32           (store            ) [ 00000000000000000]
accPopCount_1_V_add_2 (getelementptr    ) [ 00000000000000000]
StgValue_34           (store            ) [ 00000000000000000]
accPopCount_2_V_add_2 (getelementptr    ) [ 00000000000000000]
StgValue_36           (store            ) [ 00000000000000000]
accPopCount_3_V_add_2 (getelementptr    ) [ 00000000000000000]
StgValue_38           (store            ) [ 00000000000000000]
StgValue_39           (br               ) [ 01100000000000000]
sf                    (alloca           ) [ 00111111111111110]
accPopCount_0_V_add   (getelementptr    ) [ 00011111111111110]
accPopCount_1_V_add   (getelementptr    ) [ 00011111111111110]
accPopCount_2_V_add   (getelementptr    ) [ 00011111111111110]
accPopCount_3_V_add   (getelementptr    ) [ 00011111111111110]
accPopCount_0_V_add_1 (getelementptr    ) [ 00011111111111110]
accPopCount_1_V_add_1 (getelementptr    ) [ 00011111111111110]
accPopCount_2_V_add_1 (getelementptr    ) [ 00011111111111110]
accPopCount_3_V_add_1 (getelementptr    ) [ 00011111111111110]
StgValue_49           (store            ) [ 00000000000000000]
StgValue_50           (br               ) [ 00111111111111110]
nf                    (phi              ) [ 00011111111111110]
i5                    (phi              ) [ 00011111111111110]
exitcond              (icmp             ) [ 00011111111111110]
empty_1180            (speclooptripcount) [ 00000000000000000]
i                     (add              ) [ 00111111111111110]
StgValue_56           (br               ) [ 00000000000000000]
sf_load_7             (load             ) [ 00000000000000000]
tmp_7                 (icmp             ) [ 00011111111111110]
tmp_8                 (zext             ) [ 00000000000000000]
tmp_1224              (trunc            ) [ 00000000000000000]
inputBuf_V_addr       (getelementptr    ) [ 00001100000000000]
tmp_36                (add              ) [ 00000000000000000]
tmp_36_cast           (sext             ) [ 00000000000000000]
inputBuf_V_addr_2     (getelementptr    ) [ 00011110000000000]
tmp_1225              (shl              ) [ 00000000000000000]
tmp_10                (add              ) [ 00001000000000000]
StgValue_67           (br               ) [ 00000000000000000]
StgValue_69           (br               ) [ 00000000000000000]
sf_load               (load             ) [ 00000000000000000]
sf_2                  (add              ) [ 00001000000000000]
tmp_6                 (specregionbegin  ) [ 00000100000000000]
StgValue_73           (specpipeline     ) [ 00000000000000000]
tmp_11                (zext             ) [ 00000000000000000]
inputBuf_V_load       (load             ) [ 00010110000000000]
tmp_V                 (read             ) [ 00010110000000000]
weightMem_0_V_addr    (getelementptr    ) [ 00000100000000000]
weightMem_1_V_addr    (getelementptr    ) [ 00000100000000000]
weightMem_2_V_addr    (getelementptr    ) [ 00000100000000000]
weightMem_3_V_addr    (getelementptr    ) [ 00000100000000000]
tmp_13                (icmp             ) [ 00011111111111110]
StgValue_87           (br               ) [ 00000000000000000]
StgValue_88           (store            ) [ 00000000000000000]
StgValue_89           (br               ) [ 00011111111111110]
nf_2                  (add              ) [ 00011111111111110]
StgValue_91           (store            ) [ 00000000000000000]
StgValue_92           (br               ) [ 00011111111111110]
StgValue_93           (br               ) [ 00011111111111110]
StgValue_94           (store            ) [ 00000000000000000]
StgValue_95           (br               ) [ 00011111111111110]
weightMem_0_V_load    (load             ) [ 00010010000000000]
weightMem_1_V_load    (load             ) [ 00010010000000000]
weightMem_2_V_load    (load             ) [ 00010010000000000]
weightMem_3_V_load    (load             ) [ 00010010000000000]
inputBuf_V_load_1     (load             ) [ 00011111111111110]
tmp_V_20              (read             ) [ 00011111111111110]
StgValue_102          (br               ) [ 00011111111111110]
nf_1                  (phi              ) [ 00000100000000000]
tmp_18                (icmp             ) [ 00000000000000000]
p_nf_1                (select           ) [ 00111111111111110]
empty_1181            (specregionend    ) [ 00000000000000000]
StgValue_107          (br               ) [ 00111111111111110]
rhs_V                 (phi              ) [ 00010010000000000]
tmp1                  (xor              ) [ 00000000000000000]
p_Result_s            (xor              ) [ 00000000000000000]
tmp_i                 (bitconcatenate   ) [ 00000000000000000]
agg_result_V_i        (add              ) [ 00001001000000000]
p_Result_1            (xor              ) [ 00000000000000000]
tmp_i2                (bitconcatenate   ) [ 00000000000000000]
agg_result_V_i3       (add              ) [ 00001001000000000]
p_Result_2            (xor              ) [ 00000000000000000]
tmp_i5                (bitconcatenate   ) [ 00000000000000000]
agg_result_V_i6       (add              ) [ 00001001000000000]
p_Result_3            (xor              ) [ 00000000000000000]
tmp_i8                (bitconcatenate   ) [ 00000000000000000]
agg_result_V_i9       (add              ) [ 00001001000000000]
StgValue_126          (br               ) [ 00000000000000000]
StgValue_127          (store            ) [ 00000000000000000]
rhs_V_s               (phi              ) [ 00010010000000000]
tmp5                  (xor              ) [ 00000000000000000]
p_Result_4            (xor              ) [ 00000000000000000]
tmp_i1                (bitconcatenate   ) [ 00000000000000000]
agg_result_V_i1       (add              ) [ 00001001000000000]
p_Result_5            (xor              ) [ 00000000000000000]
tmp_i3                (bitconcatenate   ) [ 00000000000000000]
agg_result_V_i2       (add              ) [ 00001001000000000]
p_Result_6            (xor              ) [ 00000000000000000]
tmp_i4                (bitconcatenate   ) [ 00000000000000000]
agg_result_V_i4       (add              ) [ 00001001000000000]
p_Result_7            (xor              ) [ 00000000000000000]
tmp_i6                (bitconcatenate   ) [ 00000000000000000]
agg_result_V_i5       (add              ) [ 00001001000000000]
agg_result_V_i_cast   (sext             ) [ 00000000000000000]
accPopCount_0_V_loa   (load             ) [ 00000000000000000]
tmp_12                (add              ) [ 00000100100000000]
StgValue_149          (store            ) [ 00000000000000000]
agg_result_V_i3_cast  (sext             ) [ 00000000000000000]
accPopCount_1_V_loa   (load             ) [ 00000000000000000]
tmp_73_0_1            (add              ) [ 00000100100000000]
StgValue_153          (store            ) [ 00000000000000000]
agg_result_V_i6_cast  (sext             ) [ 00000000000000000]
accPopCount_2_V_loa   (load             ) [ 00000000000000000]
tmp_73_0_2            (add              ) [ 00000100100000000]
StgValue_157          (store            ) [ 00000000000000000]
agg_result_V_i9_cast  (sext             ) [ 00000000000000000]
accPopCount_3_V_loa   (load             ) [ 00000000000000000]
tmp_73_0_3            (add              ) [ 00010100110000000]
StgValue_161          (store            ) [ 00000000000000000]
agg_result_V_i12_cas  (sext             ) [ 00000000000000000]
accPopCount_0_V_loa_1 (load             ) [ 00000000000000000]
tmp_73_1              (add              ) [ 00010100110000000]
StgValue_165          (store            ) [ 00000000000000000]
agg_result_V_i15_cas  (sext             ) [ 00000000000000000]
accPopCount_1_V_loa_1 (load             ) [ 00000000000000000]
tmp_73_1_1            (add              ) [ 00010100110000000]
StgValue_169          (store            ) [ 00000000000000000]
agg_result_V_i18_cas  (sext             ) [ 00000000000000000]
accPopCount_2_V_loa_1 (load             ) [ 00000000000000000]
tmp_73_1_2            (add              ) [ 00011100111000000]
StgValue_173          (store            ) [ 00000000000000000]
agg_result_V_i21_cas  (sext             ) [ 00000000000000000]
accPopCount_3_V_loa_1 (load             ) [ 00000000000000000]
tmp_73_1_3            (add              ) [ 00011100111000000]
StgValue_177          (store            ) [ 00000000000000000]
r_V_1                 (sext             ) [ 00011000011000000]
means_in8_V_0_load    (load             ) [ 00000000000000000]
tmp_14                (sext             ) [ 00011100011100000]
StgValue_182          (store            ) [ 00000000000000000]
r_V_1_0_1             (sext             ) [ 00011000011000000]
StgValue_185          (store            ) [ 00000000000000000]
r_V_1_0_2             (sext             ) [ 00011000011000000]
StgValue_188          (store            ) [ 00000000000000000]
StgValue_189          (store            ) [ 00000000000000000]
StgValue_190          (store            ) [ 00000000000000000]
StgValue_191          (store            ) [ 00000000000000000]
StgValue_192          (store            ) [ 00000000000000000]
StgValue_193          (store            ) [ 00000000000000000]
r_V_1_0_3             (sext             ) [ 00001100001100000]
r_V_1_1               (sext             ) [ 00001100001100000]
means_in8_V_1_load    (load             ) [ 00000000000000000]
tmp_76_1              (sext             ) [ 00011100001110000]
r_V_1_1_1             (sext             ) [ 00001100001100000]
r_V_3                 (mul              ) [ 00010100000110000]
tmp_1227              (trunc            ) [ 00000100000100000]
r_V_3_0_1             (mul              ) [ 00010100000110000]
tmp_1229              (trunc            ) [ 00000100000100000]
r_V_3_0_2             (mul              ) [ 00011100000111000]
tmp_1231              (trunc            ) [ 00000100000100000]
r_V_1_1_2             (sext             ) [ 00010100000110000]
r_V_1_1_3             (sext             ) [ 00010100000110000]
tmp_16                (icmp             ) [ 00010000000010000]
tmp_1                 (partselect       ) [ 00010000000010000]
tmp_2                 (add              ) [ 00010000000010000]
tmp_78_0_1            (icmp             ) [ 00010000000010000]
tmp_19                (partselect       ) [ 00010000000010000]
tmp_20                (add              ) [ 00010000000010000]
tmp_78_0_2            (icmp             ) [ 00011000000011000]
r_V_3_0_3             (mul              ) [ 00011000000011000]
tmp_1233              (trunc            ) [ 00010000000010000]
r_V_3_1               (mul              ) [ 00010000000010000]
tmp_1235              (trunc            ) [ 00010000000010000]
r_V_3_1_1             (mul              ) [ 00010000000010000]
tmp_1237              (trunc            ) [ 00010000000010000]
tmp_1226              (bitselect        ) [ 00000000000000000]
tmp_1228              (bitselect        ) [ 00000000000000000]
tmp_26                (partselect       ) [ 00001000000001000]
tmp_27                (add              ) [ 00001000000001000]
tmp_78_0_3            (icmp             ) [ 00001000000001000]
tmp_31                (partselect       ) [ 00001000000001000]
tmp_32                (add              ) [ 00001000000001000]
tmp_42                (select           ) [ 00000000000000000]
tmp_47                (select           ) [ 00000000000000000]
lhs_V_2_1             (bitconcatenate   ) [ 00000000000000000]
lhs_V_2_1_cast        (sext             ) [ 00000000000000000]
ret_V_6_1             (add              ) [ 00001000000001000]
tmp_78_1              (icmp             ) [ 00001000000001000]
tmp_37                (partselect       ) [ 00001000000001000]
tmp_52                (select           ) [ 00000000000000000]
tmp_54                (select           ) [ 00000000000000000]
lhs_V_2_1_1           (bitconcatenate   ) [ 00000000000000000]
lhs_V_2_1_1_cast      (sext             ) [ 00000000000000000]
ret_V_6_1_1           (add              ) [ 00001000000001000]
tmp_78_1_1            (icmp             ) [ 00001000000001000]
tmp_43                (partselect       ) [ 00001000000001000]
r_V_3_1_2             (mul              ) [ 00001000000001000]
tmp_1239              (trunc            ) [ 00001000000001000]
r_V_3_1_3             (mul              ) [ 00001000000001000]
tmp_1241              (trunc            ) [ 00001000000001000]
tmp_1230              (bitselect        ) [ 00000000000000000]
tmp_1232              (bitselect        ) [ 00000000000000000]
tmp_1234              (bitselect        ) [ 00000000000000000]
tmp_38                (add              ) [ 00000000000000000]
tmp_39                (select           ) [ 00000000000000000]
accResidual_0_V       (select           ) [ 00010100000000110]
tmp_1236              (bitselect        ) [ 00000000000000000]
tmp_44                (add              ) [ 00000000000000000]
tmp_45                (select           ) [ 00000000000000000]
accResidual_1_V       (select           ) [ 00010100000000110]
tmp_60                (select           ) [ 00000000000000000]
tmp_62                (select           ) [ 00000000000000000]
lhs_V_2_1_2           (bitconcatenate   ) [ 00000000000000000]
lhs_V_2_1_2_cast      (sext             ) [ 00000000000000000]
ret_V_6_1_2           (add              ) [ 00000100000000100]
tmp_78_1_2            (icmp             ) [ 00000100000000100]
tmp_49                (partselect       ) [ 00000100000000100]
tmp_64                (select           ) [ 00000000000000000]
tmp_66                (select           ) [ 00000000000000000]
lhs_V_2_1_3           (bitconcatenate   ) [ 00000000000000000]
lhs_V_2_1_3_cast      (sext             ) [ 00000000000000000]
ret_V_6_1_3           (add              ) [ 00000100000000100]
tmp_78_1_3            (icmp             ) [ 00000100000000100]
tmp_55                (partselect       ) [ 00000100000000100]
tmp_1238              (bitselect        ) [ 00000000000000000]
tmp_50                (add              ) [ 00000000000000000]
tmp_51                (select           ) [ 00000000000000000]
accResidual_2_V       (select           ) [ 00010000000000010]
tmp_1240              (bitselect        ) [ 00000000000000000]
tmp_56                (add              ) [ 00000000000000000]
tmp_57                (select           ) [ 00000000000000000]
tmp_59                (select           ) [ 00010000000000010]
tmp_V_8               (bitconcatenate   ) [ 00000000000000000]
StgValue_291          (write            ) [ 00000000000000000]
StgValue_292          (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weightMem_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightMem_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weightMem_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightMem_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weightMem_2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightMem_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weightMem_3_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightMem_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="means_in8_V_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_in8_V_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="means_in8_V_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_in8_V_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str70"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i40.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i40.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="inputBuf_V_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="accPopCount_0_V_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accPopCount_0_V/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="accPopCount_1_V_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accPopCount_1_V/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="accPopCount_2_V_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accPopCount_2_V/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="accPopCount_3_V_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accPopCount_3_V/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sf_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/4 tmp_V_20/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="StgValue_291_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="0" index="2" bw="64" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_291/15 "/>
</bind>
</comp>

<comp id="135" class="1004" name="accPopCount_0_V_add_2_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="2" slack="0"/>
<pin id="139" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accPopCount_0_V_add_2/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="16" slack="0"/>
<pin id="144" dir="0" index="2" bw="0" slack="4"/>
<pin id="317" dir="0" index="4" bw="1" slack="0"/>
<pin id="318" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="319" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="16" slack="0"/>
<pin id="320" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_32/2 accPopCount_0_V_loa/6 accPopCount_0_V_loa_1/6 StgValue_149/7 StgValue_165/7 StgValue_182/8 StgValue_190/8 "/>
</bind>
</comp>

<comp id="148" class="1004" name="accPopCount_1_V_add_2_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="2" slack="0"/>
<pin id="152" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accPopCount_1_V_add_2/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="0" index="2" bw="0" slack="4"/>
<pin id="321" dir="0" index="4" bw="1" slack="0"/>
<pin id="322" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="323" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="16" slack="0"/>
<pin id="324" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_34/2 accPopCount_1_V_loa/6 accPopCount_1_V_loa_1/6 StgValue_153/7 StgValue_169/7 StgValue_185/8 StgValue_191/8 "/>
</bind>
</comp>

<comp id="161" class="1004" name="accPopCount_2_V_add_2_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="2" slack="0"/>
<pin id="165" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accPopCount_2_V_add_2/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="16" slack="0"/>
<pin id="170" dir="0" index="2" bw="0" slack="4"/>
<pin id="325" dir="0" index="4" bw="1" slack="0"/>
<pin id="326" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="327" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="16" slack="0"/>
<pin id="328" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_36/2 accPopCount_2_V_loa/6 accPopCount_2_V_loa_1/6 StgValue_157/7 StgValue_173/7 StgValue_188/8 StgValue_192/8 "/>
</bind>
</comp>

<comp id="174" class="1004" name="accPopCount_3_V_add_2_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="2" slack="0"/>
<pin id="178" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accPopCount_3_V_add_2/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="0" index="2" bw="0" slack="4"/>
<pin id="329" dir="0" index="4" bw="1" slack="0"/>
<pin id="330" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="331" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="16" slack="0"/>
<pin id="332" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_38/2 accPopCount_3_V_loa/6 accPopCount_3_V_loa_1/6 StgValue_161/7 StgValue_177/7 StgValue_189/8 StgValue_193/8 "/>
</bind>
</comp>

<comp id="187" class="1004" name="accPopCount_0_V_add_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accPopCount_0_V_add/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="accPopCount_1_V_add_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="1" slack="0"/>
<pin id="198" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accPopCount_1_V_add/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="accPopCount_2_V_add_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="1" slack="0"/>
<pin id="205" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accPopCount_2_V_add/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="accPopCount_3_V_add_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accPopCount_3_V_add/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="accPopCount_0_V_add_1_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="1" slack="0"/>
<pin id="219" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accPopCount_0_V_add_1/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="accPopCount_1_V_add_1_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="1" slack="0"/>
<pin id="226" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accPopCount_1_V_add_1/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="accPopCount_2_V_add_1_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accPopCount_2_V_add_1/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="accPopCount_3_V_add_1_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accPopCount_3_V_add_1/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="inputBuf_V_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="32" slack="0"/>
<pin id="247" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_V_addr/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="inputBuf_V_addr_2_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="12" slack="0"/>
<pin id="253" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_V_addr_2/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="0" slack="2"/>
<pin id="313" dir="0" index="4" bw="10" slack="1"/>
<pin id="314" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="315" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="1" slack="1"/>
<pin id="316" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_V_load/3 inputBuf_V_load_1/4 StgValue_94/5 StgValue_127/6 "/>
</bind>
</comp>

<comp id="261" class="1004" name="weightMem_0_V_addr_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="32" slack="0"/>
<pin id="265" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weightMem_0_V_addr/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_access_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="13" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightMem_0_V_load/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="weightMem_1_V_addr_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="32" slack="0"/>
<pin id="278" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weightMem_1_V_addr/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="13" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightMem_1_V_load/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="weightMem_2_V_addr_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="32" slack="0"/>
<pin id="291" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weightMem_2_V_addr/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="13" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightMem_2_V_load/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="weightMem_3_V_addr_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="32" slack="0"/>
<pin id="304" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weightMem_3_V_addr/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_access_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="13" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightMem_3_V_load/4 "/>
</bind>
</comp>

<comp id="337" class="1005" name="in_idx_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="2" slack="1"/>
<pin id="339" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_idx (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="in_idx_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="2" slack="0"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_idx/2 "/>
</bind>
</comp>

<comp id="348" class="1005" name="nf_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nf (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="nf_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="1" slack="1"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nf/3 "/>
</bind>
</comp>

<comp id="360" class="1005" name="i5_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="14" slack="1"/>
<pin id="362" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i5 (phireg) "/>
</bind>
</comp>

<comp id="364" class="1004" name="i5_phi_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="14" slack="0"/>
<pin id="366" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="1" slack="1"/>
<pin id="368" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i5/3 "/>
</bind>
</comp>

<comp id="371" class="1005" name="nf_1_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="373" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="nf_1 (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="nf_1_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="1"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="32" slack="2"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nf_1/5 "/>
</bind>
</comp>

<comp id="381" class="1005" name="rhs_V_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="383" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="rhs_V (phireg) "/>
</bind>
</comp>

<comp id="384" class="1004" name="rhs_V_phi_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="2"/>
<pin id="386" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="1" slack="2"/>
<pin id="388" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rhs_V/6 "/>
</bind>
</comp>

<comp id="390" class="1005" name="rhs_V_s_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="392" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="rhs_V_s (phireg) "/>
</bind>
</comp>

<comp id="393" class="1004" name="rhs_V_s_phi_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="1"/>
<pin id="395" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="396" dir="0" index="2" bw="1" slack="1"/>
<pin id="397" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rhs_V_s/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="grp_store_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_49/2 StgValue_91/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="0"/>
<pin id="406" dir="0" index="1" bw="2" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="in_idx_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="2" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_idx_1/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_s_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="2" slack="0"/>
<pin id="418" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="exitcond_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="14" slack="0"/>
<pin id="426" dir="0" index="1" bw="14" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="i_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="14" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="sf_load_7_load_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sf_load_7/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_7_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_8_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_1224_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1224/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_36_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="11" slack="0"/>
<pin id="456" dir="0" index="1" bw="12" slack="0"/>
<pin id="457" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_36/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_36_cast_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="12" slack="0"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_36_cast/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_1225_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="5" slack="0"/>
<pin id="468" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_1225/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_10_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="sf_load_load_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="1"/>
<pin id="479" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sf_load/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="sf_2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_2/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_11_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_13_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="1"/>
<pin id="495" dir="0" index="1" bw="32" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="StgValue_88_store_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="1"/>
<pin id="500" dir="0" index="1" bw="32" slack="2"/>
<pin id="501" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_88/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="nf_2_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="1"/>
<pin id="505" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nf_2/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_18_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="0" index="1" bw="32" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="514" class="1004" name="p_nf_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="0"/>
<pin id="517" dir="0" index="2" bw="32" slack="0"/>
<pin id="518" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_nf_1/5 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp1/6 "/>
</bind>
</comp>

<comp id="528" class="1004" name="p_Result_s_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="1"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_i_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="2" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="0" index="2" bw="1" slack="0"/>
<pin id="537" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i/6 "/>
</bind>
</comp>

<comp id="541" class="1004" name="agg_result_V_i_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="2" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="agg_result_V_i/6 "/>
</bind>
</comp>

<comp id="547" class="1004" name="p_Result_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="1"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_1/6 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_i2_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="2" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="0" index="2" bw="1" slack="0"/>
<pin id="556" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i2/6 "/>
</bind>
</comp>

<comp id="560" class="1004" name="agg_result_V_i3_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="2" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="agg_result_V_i3/6 "/>
</bind>
</comp>

<comp id="566" class="1004" name="p_Result_2_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="1"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_2/6 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_i5_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="2" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="0" index="2" bw="1" slack="0"/>
<pin id="575" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i5/6 "/>
</bind>
</comp>

<comp id="579" class="1004" name="agg_result_V_i6_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="2" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="agg_result_V_i6/6 "/>
</bind>
</comp>

<comp id="585" class="1004" name="p_Result_3_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="1"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_3/6 "/>
</bind>
</comp>

<comp id="590" class="1004" name="tmp_i8_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="2" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="0" index="2" bw="1" slack="0"/>
<pin id="594" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i8/6 "/>
</bind>
</comp>

<comp id="598" class="1004" name="agg_result_V_i9_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="2" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="agg_result_V_i9/6 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp5_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp5/6 "/>
</bind>
</comp>

<comp id="610" class="1004" name="p_Result_4_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="1"/>
<pin id="612" dir="0" index="1" bw="1" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_4/6 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_i1_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="2" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="0" index="2" bw="1" slack="0"/>
<pin id="619" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i1/6 "/>
</bind>
</comp>

<comp id="623" class="1004" name="agg_result_V_i1_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="2" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="agg_result_V_i1/6 "/>
</bind>
</comp>

<comp id="629" class="1004" name="p_Result_5_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="1"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_5/6 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_i3_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="2" slack="0"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="0" index="2" bw="1" slack="0"/>
<pin id="638" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i3/6 "/>
</bind>
</comp>

<comp id="642" class="1004" name="agg_result_V_i2_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="2" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="agg_result_V_i2/6 "/>
</bind>
</comp>

<comp id="648" class="1004" name="p_Result_6_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="1"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_6/6 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_i4_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="2" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="0" index="2" bw="1" slack="0"/>
<pin id="657" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i4/6 "/>
</bind>
</comp>

<comp id="661" class="1004" name="agg_result_V_i4_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="2" slack="0"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="agg_result_V_i4/6 "/>
</bind>
</comp>

<comp id="667" class="1004" name="p_Result_7_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="1"/>
<pin id="669" dir="0" index="1" bw="1" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_7/6 "/>
</bind>
</comp>

<comp id="672" class="1004" name="tmp_i6_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="2" slack="0"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="0" index="2" bw="1" slack="0"/>
<pin id="676" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i6/6 "/>
</bind>
</comp>

<comp id="680" class="1004" name="agg_result_V_i5_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="2" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="agg_result_V_i5/6 "/>
</bind>
</comp>

<comp id="686" class="1004" name="agg_result_V_i_cast_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="2" slack="1"/>
<pin id="688" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="agg_result_V_i_cast/7 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_12_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="2" slack="0"/>
<pin id="691" dir="0" index="1" bw="16" slack="0"/>
<pin id="692" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="696" class="1004" name="agg_result_V_i3_cast_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="2" slack="1"/>
<pin id="698" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="agg_result_V_i3_cast/7 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_73_0_1_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="2" slack="0"/>
<pin id="701" dir="0" index="1" bw="16" slack="0"/>
<pin id="702" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_73_0_1/7 "/>
</bind>
</comp>

<comp id="706" class="1004" name="agg_result_V_i6_cast_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="2" slack="1"/>
<pin id="708" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="agg_result_V_i6_cast/7 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_73_0_2_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="2" slack="0"/>
<pin id="711" dir="0" index="1" bw="16" slack="0"/>
<pin id="712" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_73_0_2/7 "/>
</bind>
</comp>

<comp id="716" class="1004" name="agg_result_V_i9_cast_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="2" slack="1"/>
<pin id="718" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="agg_result_V_i9_cast/7 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp_73_0_3_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="2" slack="0"/>
<pin id="721" dir="0" index="1" bw="16" slack="0"/>
<pin id="722" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_73_0_3/7 "/>
</bind>
</comp>

<comp id="726" class="1004" name="agg_result_V_i12_cas_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="2" slack="1"/>
<pin id="728" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="agg_result_V_i12_cas/7 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_73_1_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="2" slack="0"/>
<pin id="731" dir="0" index="1" bw="16" slack="0"/>
<pin id="732" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_73_1/7 "/>
</bind>
</comp>

<comp id="736" class="1004" name="agg_result_V_i15_cas_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="2" slack="1"/>
<pin id="738" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="agg_result_V_i15_cas/7 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_73_1_1_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="2" slack="0"/>
<pin id="741" dir="0" index="1" bw="16" slack="0"/>
<pin id="742" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_73_1_1/7 "/>
</bind>
</comp>

<comp id="746" class="1004" name="agg_result_V_i18_cas_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="2" slack="1"/>
<pin id="748" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="agg_result_V_i18_cas/7 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_73_1_2_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="2" slack="0"/>
<pin id="751" dir="0" index="1" bw="16" slack="0"/>
<pin id="752" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_73_1_2/7 "/>
</bind>
</comp>

<comp id="756" class="1004" name="agg_result_V_i21_cas_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="2" slack="1"/>
<pin id="758" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="agg_result_V_i21_cas/7 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_73_1_3_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="2" slack="0"/>
<pin id="761" dir="0" index="1" bw="16" slack="0"/>
<pin id="762" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_73_1_3/7 "/>
</bind>
</comp>

<comp id="766" class="1004" name="r_V_1_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="16" slack="1"/>
<pin id="768" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_1/8 "/>
</bind>
</comp>

<comp id="769" class="1004" name="means_in8_V_0_load_load_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="24" slack="0"/>
<pin id="771" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="means_in8_V_0_load/8 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_14_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="24" slack="0"/>
<pin id="775" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_14/8 "/>
</bind>
</comp>

<comp id="777" class="1004" name="r_V_1_0_1_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="16" slack="1"/>
<pin id="779" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_1_0_1/8 "/>
</bind>
</comp>

<comp id="780" class="1004" name="r_V_1_0_2_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="16" slack="1"/>
<pin id="782" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_1_0_2/8 "/>
</bind>
</comp>

<comp id="783" class="1004" name="r_V_1_0_3_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="16" slack="2"/>
<pin id="785" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_1_0_3/9 "/>
</bind>
</comp>

<comp id="786" class="1004" name="r_V_1_1_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="16" slack="2"/>
<pin id="788" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_1_1/9 "/>
</bind>
</comp>

<comp id="789" class="1004" name="means_in8_V_1_load_load_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="24" slack="0"/>
<pin id="791" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="means_in8_V_1_load/9 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp_76_1_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="24" slack="0"/>
<pin id="795" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_76_1/9 "/>
</bind>
</comp>

<comp id="797" class="1004" name="r_V_1_1_1_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="16" slack="2"/>
<pin id="799" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_1_1_1/9 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_1227_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="40" slack="0"/>
<pin id="802" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1227/10 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_1229_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="40" slack="0"/>
<pin id="805" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1229/10 "/>
</bind>
</comp>

<comp id="806" class="1004" name="tmp_1231_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="40" slack="0"/>
<pin id="808" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1231/10 "/>
</bind>
</comp>

<comp id="809" class="1004" name="r_V_1_1_2_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="16" slack="3"/>
<pin id="811" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_1_1_2/10 "/>
</bind>
</comp>

<comp id="812" class="1004" name="r_V_1_1_3_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="16" slack="3"/>
<pin id="814" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_1_1_3/10 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp_16_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="8" slack="1"/>
<pin id="817" dir="0" index="1" bw="8" slack="0"/>
<pin id="818" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/11 "/>
</bind>
</comp>

<comp id="820" class="1004" name="tmp_1_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="16" slack="0"/>
<pin id="822" dir="0" index="1" bw="40" slack="1"/>
<pin id="823" dir="0" index="2" bw="5" slack="0"/>
<pin id="824" dir="0" index="3" bw="6" slack="0"/>
<pin id="825" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/11 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_2_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="0"/>
<pin id="831" dir="0" index="1" bw="16" slack="0"/>
<pin id="832" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/11 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_78_0_1_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="8" slack="1"/>
<pin id="837" dir="0" index="1" bw="8" slack="0"/>
<pin id="838" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_78_0_1/11 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_19_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="16" slack="0"/>
<pin id="842" dir="0" index="1" bw="40" slack="1"/>
<pin id="843" dir="0" index="2" bw="5" slack="0"/>
<pin id="844" dir="0" index="3" bw="6" slack="0"/>
<pin id="845" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/11 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_20_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="0"/>
<pin id="851" dir="0" index="1" bw="16" slack="0"/>
<pin id="852" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/11 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp_78_0_2_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="1"/>
<pin id="857" dir="0" index="1" bw="8" slack="0"/>
<pin id="858" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_78_0_2/11 "/>
</bind>
</comp>

<comp id="860" class="1004" name="tmp_1233_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="40" slack="0"/>
<pin id="862" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1233/11 "/>
</bind>
</comp>

<comp id="863" class="1004" name="tmp_1235_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="40" slack="0"/>
<pin id="865" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1235/11 "/>
</bind>
</comp>

<comp id="866" class="1004" name="tmp_1237_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="40" slack="0"/>
<pin id="868" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1237/11 "/>
</bind>
</comp>

<comp id="869" class="1004" name="tmp_1226_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="0"/>
<pin id="871" dir="0" index="1" bw="40" slack="2"/>
<pin id="872" dir="0" index="2" bw="7" slack="0"/>
<pin id="873" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1226/12 "/>
</bind>
</comp>

<comp id="876" class="1004" name="tmp_1228_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="0"/>
<pin id="878" dir="0" index="1" bw="40" slack="2"/>
<pin id="879" dir="0" index="2" bw="7" slack="0"/>
<pin id="880" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1228/12 "/>
</bind>
</comp>

<comp id="883" class="1004" name="tmp_26_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="16" slack="0"/>
<pin id="885" dir="0" index="1" bw="40" slack="2"/>
<pin id="886" dir="0" index="2" bw="5" slack="0"/>
<pin id="887" dir="0" index="3" bw="6" slack="0"/>
<pin id="888" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/12 "/>
</bind>
</comp>

<comp id="892" class="1004" name="tmp_27_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="0"/>
<pin id="894" dir="0" index="1" bw="16" slack="0"/>
<pin id="895" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27/12 "/>
</bind>
</comp>

<comp id="898" class="1004" name="tmp_78_0_3_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="8" slack="1"/>
<pin id="900" dir="0" index="1" bw="8" slack="0"/>
<pin id="901" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_78_0_3/12 "/>
</bind>
</comp>

<comp id="903" class="1004" name="tmp_31_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="16" slack="0"/>
<pin id="905" dir="0" index="1" bw="40" slack="1"/>
<pin id="906" dir="0" index="2" bw="5" slack="0"/>
<pin id="907" dir="0" index="3" bw="6" slack="0"/>
<pin id="908" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31/12 "/>
</bind>
</comp>

<comp id="912" class="1004" name="tmp_32_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="0"/>
<pin id="914" dir="0" index="1" bw="16" slack="0"/>
<pin id="915" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_32/12 "/>
</bind>
</comp>

<comp id="918" class="1004" name="tmp_42_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="1"/>
<pin id="920" dir="0" index="1" bw="16" slack="1"/>
<pin id="921" dir="0" index="2" bw="16" slack="1"/>
<pin id="922" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_42/12 "/>
</bind>
</comp>

<comp id="923" class="1004" name="tmp_47_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="0"/>
<pin id="925" dir="0" index="1" bw="16" slack="0"/>
<pin id="926" dir="0" index="2" bw="16" slack="1"/>
<pin id="927" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_47/12 "/>
</bind>
</comp>

<comp id="930" class="1004" name="lhs_V_2_1_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="24" slack="0"/>
<pin id="932" dir="0" index="1" bw="16" slack="0"/>
<pin id="933" dir="0" index="2" bw="1" slack="0"/>
<pin id="934" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2_1/12 "/>
</bind>
</comp>

<comp id="938" class="1004" name="lhs_V_2_1_cast_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="24" slack="0"/>
<pin id="940" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2_1_cast/12 "/>
</bind>
</comp>

<comp id="942" class="1004" name="ret_V_6_1_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="40" slack="1"/>
<pin id="944" dir="0" index="1" bw="24" slack="0"/>
<pin id="945" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6_1/12 "/>
</bind>
</comp>

<comp id="947" class="1004" name="tmp_78_1_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="8" slack="1"/>
<pin id="949" dir="0" index="1" bw="8" slack="0"/>
<pin id="950" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_78_1/12 "/>
</bind>
</comp>

<comp id="952" class="1004" name="tmp_37_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="16" slack="0"/>
<pin id="954" dir="0" index="1" bw="40" slack="0"/>
<pin id="955" dir="0" index="2" bw="5" slack="0"/>
<pin id="956" dir="0" index="3" bw="6" slack="0"/>
<pin id="957" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37/12 "/>
</bind>
</comp>

<comp id="962" class="1004" name="tmp_52_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="1"/>
<pin id="964" dir="0" index="1" bw="16" slack="1"/>
<pin id="965" dir="0" index="2" bw="16" slack="1"/>
<pin id="966" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_52/12 "/>
</bind>
</comp>

<comp id="967" class="1004" name="tmp_54_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="0"/>
<pin id="969" dir="0" index="1" bw="16" slack="0"/>
<pin id="970" dir="0" index="2" bw="16" slack="1"/>
<pin id="971" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_54/12 "/>
</bind>
</comp>

<comp id="974" class="1004" name="lhs_V_2_1_1_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="24" slack="0"/>
<pin id="976" dir="0" index="1" bw="16" slack="0"/>
<pin id="977" dir="0" index="2" bw="1" slack="0"/>
<pin id="978" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2_1_1/12 "/>
</bind>
</comp>

<comp id="982" class="1004" name="lhs_V_2_1_1_cast_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="24" slack="0"/>
<pin id="984" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2_1_1_cast/12 "/>
</bind>
</comp>

<comp id="986" class="1004" name="ret_V_6_1_1_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="40" slack="1"/>
<pin id="988" dir="0" index="1" bw="24" slack="0"/>
<pin id="989" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6_1_1/12 "/>
</bind>
</comp>

<comp id="991" class="1004" name="tmp_78_1_1_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="8" slack="1"/>
<pin id="993" dir="0" index="1" bw="8" slack="0"/>
<pin id="994" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_78_1_1/12 "/>
</bind>
</comp>

<comp id="996" class="1004" name="tmp_43_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="16" slack="0"/>
<pin id="998" dir="0" index="1" bw="40" slack="0"/>
<pin id="999" dir="0" index="2" bw="5" slack="0"/>
<pin id="1000" dir="0" index="3" bw="6" slack="0"/>
<pin id="1001" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_43/12 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="tmp_1239_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="40" slack="0"/>
<pin id="1008" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1239/12 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="tmp_1241_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="40" slack="0"/>
<pin id="1011" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1241/12 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="tmp_1230_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="1" slack="0"/>
<pin id="1014" dir="0" index="1" bw="40" slack="3"/>
<pin id="1015" dir="0" index="2" bw="7" slack="0"/>
<pin id="1016" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1230/13 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="tmp_1232_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="0"/>
<pin id="1021" dir="0" index="1" bw="40" slack="2"/>
<pin id="1022" dir="0" index="2" bw="7" slack="0"/>
<pin id="1023" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1232/13 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="tmp_1234_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="0"/>
<pin id="1028" dir="0" index="1" bw="40" slack="1"/>
<pin id="1029" dir="0" index="2" bw="7" slack="0"/>
<pin id="1030" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1234/13 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="tmp_38_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="1" slack="0"/>
<pin id="1035" dir="0" index="1" bw="16" slack="1"/>
<pin id="1036" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_38/13 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="tmp_39_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="1" slack="1"/>
<pin id="1040" dir="0" index="1" bw="16" slack="1"/>
<pin id="1041" dir="0" index="2" bw="16" slack="0"/>
<pin id="1042" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_39/13 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="accResidual_0_V_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="1" slack="0"/>
<pin id="1046" dir="0" index="1" bw="16" slack="0"/>
<pin id="1047" dir="0" index="2" bw="16" slack="1"/>
<pin id="1048" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accResidual_0_V/13 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="tmp_1236_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="1" slack="0"/>
<pin id="1053" dir="0" index="1" bw="40" slack="1"/>
<pin id="1054" dir="0" index="2" bw="7" slack="0"/>
<pin id="1055" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1236/13 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="tmp_44_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="1" slack="0"/>
<pin id="1060" dir="0" index="1" bw="16" slack="1"/>
<pin id="1061" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_44/13 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="tmp_45_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="1" slack="1"/>
<pin id="1065" dir="0" index="1" bw="16" slack="1"/>
<pin id="1066" dir="0" index="2" bw="16" slack="0"/>
<pin id="1067" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_45/13 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="accResidual_1_V_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="1" slack="0"/>
<pin id="1071" dir="0" index="1" bw="16" slack="0"/>
<pin id="1072" dir="0" index="2" bw="16" slack="1"/>
<pin id="1073" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accResidual_1_V/13 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="tmp_60_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="2"/>
<pin id="1078" dir="0" index="1" bw="16" slack="1"/>
<pin id="1079" dir="0" index="2" bw="16" slack="1"/>
<pin id="1080" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_60/13 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="tmp_62_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="1" slack="0"/>
<pin id="1083" dir="0" index="1" bw="16" slack="0"/>
<pin id="1084" dir="0" index="2" bw="16" slack="1"/>
<pin id="1085" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_62/13 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="lhs_V_2_1_2_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="24" slack="0"/>
<pin id="1090" dir="0" index="1" bw="16" slack="0"/>
<pin id="1091" dir="0" index="2" bw="1" slack="0"/>
<pin id="1092" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2_1_2/13 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="lhs_V_2_1_2_cast_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="24" slack="0"/>
<pin id="1098" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2_1_2_cast/13 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="ret_V_6_1_2_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="40" slack="1"/>
<pin id="1102" dir="0" index="1" bw="24" slack="0"/>
<pin id="1103" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6_1_2/13 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="tmp_78_1_2_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="8" slack="1"/>
<pin id="1107" dir="0" index="1" bw="8" slack="0"/>
<pin id="1108" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_78_1_2/13 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="tmp_49_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="16" slack="0"/>
<pin id="1112" dir="0" index="1" bw="40" slack="0"/>
<pin id="1113" dir="0" index="2" bw="5" slack="0"/>
<pin id="1114" dir="0" index="3" bw="6" slack="0"/>
<pin id="1115" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_49/13 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="tmp_64_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="1" slack="1"/>
<pin id="1122" dir="0" index="1" bw="16" slack="1"/>
<pin id="1123" dir="0" index="2" bw="16" slack="1"/>
<pin id="1124" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_64/13 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="tmp_66_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="1" slack="0"/>
<pin id="1127" dir="0" index="1" bw="16" slack="0"/>
<pin id="1128" dir="0" index="2" bw="16" slack="1"/>
<pin id="1129" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_66/13 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="lhs_V_2_1_3_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="24" slack="0"/>
<pin id="1134" dir="0" index="1" bw="16" slack="0"/>
<pin id="1135" dir="0" index="2" bw="1" slack="0"/>
<pin id="1136" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2_1_3/13 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="lhs_V_2_1_3_cast_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="24" slack="0"/>
<pin id="1142" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2_1_3_cast/13 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="ret_V_6_1_3_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="40" slack="1"/>
<pin id="1146" dir="0" index="1" bw="24" slack="0"/>
<pin id="1147" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6_1_3/13 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="tmp_78_1_3_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="8" slack="1"/>
<pin id="1151" dir="0" index="1" bw="8" slack="0"/>
<pin id="1152" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_78_1_3/13 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="tmp_55_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="16" slack="0"/>
<pin id="1156" dir="0" index="1" bw="40" slack="0"/>
<pin id="1157" dir="0" index="2" bw="5" slack="0"/>
<pin id="1158" dir="0" index="3" bw="6" slack="0"/>
<pin id="1159" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_55/13 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="tmp_1238_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="0"/>
<pin id="1166" dir="0" index="1" bw="40" slack="1"/>
<pin id="1167" dir="0" index="2" bw="7" slack="0"/>
<pin id="1168" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1238/14 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="tmp_50_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="1" slack="0"/>
<pin id="1173" dir="0" index="1" bw="16" slack="1"/>
<pin id="1174" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_50/14 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="tmp_51_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="1" slack="1"/>
<pin id="1178" dir="0" index="1" bw="16" slack="1"/>
<pin id="1179" dir="0" index="2" bw="16" slack="0"/>
<pin id="1180" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_51/14 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="accResidual_2_V_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="1" slack="0"/>
<pin id="1184" dir="0" index="1" bw="16" slack="0"/>
<pin id="1185" dir="0" index="2" bw="16" slack="1"/>
<pin id="1186" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accResidual_2_V/14 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="tmp_1240_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="0"/>
<pin id="1191" dir="0" index="1" bw="40" slack="1"/>
<pin id="1192" dir="0" index="2" bw="7" slack="0"/>
<pin id="1193" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1240/14 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="tmp_56_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="1" slack="0"/>
<pin id="1198" dir="0" index="1" bw="16" slack="1"/>
<pin id="1199" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_56/14 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="tmp_57_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="1" slack="1"/>
<pin id="1203" dir="0" index="1" bw="16" slack="1"/>
<pin id="1204" dir="0" index="2" bw="16" slack="0"/>
<pin id="1205" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_57/14 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="tmp_59_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="1" slack="0"/>
<pin id="1209" dir="0" index="1" bw="16" slack="0"/>
<pin id="1210" dir="0" index="2" bw="16" slack="1"/>
<pin id="1211" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_59/14 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="tmp_V_8_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="64" slack="0"/>
<pin id="1216" dir="0" index="1" bw="16" slack="1"/>
<pin id="1217" dir="0" index="2" bw="16" slack="1"/>
<pin id="1218" dir="0" index="3" bw="16" slack="2"/>
<pin id="1219" dir="0" index="4" bw="16" slack="2"/>
<pin id="1220" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_8/15 "/>
</bind>
</comp>

<comp id="1223" class="1007" name="grp_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="24" slack="0"/>
<pin id="1225" dir="0" index="1" bw="16" slack="0"/>
<pin id="1226" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_3/8 "/>
</bind>
</comp>

<comp id="1230" class="1007" name="grp_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="24" slack="0"/>
<pin id="1232" dir="0" index="1" bw="16" slack="0"/>
<pin id="1233" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_3_0_1/8 "/>
</bind>
</comp>

<comp id="1237" class="1007" name="grp_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="24" slack="0"/>
<pin id="1239" dir="0" index="1" bw="16" slack="0"/>
<pin id="1240" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_3_0_2/8 "/>
</bind>
</comp>

<comp id="1244" class="1007" name="grp_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="24" slack="1"/>
<pin id="1246" dir="0" index="1" bw="16" slack="0"/>
<pin id="1247" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_3_0_3/9 "/>
</bind>
</comp>

<comp id="1250" class="1007" name="grp_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="24" slack="0"/>
<pin id="1252" dir="0" index="1" bw="16" slack="0"/>
<pin id="1253" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_3_1/9 "/>
</bind>
</comp>

<comp id="1257" class="1007" name="grp_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="24" slack="0"/>
<pin id="1259" dir="0" index="1" bw="16" slack="0"/>
<pin id="1260" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_3_1_1/9 "/>
</bind>
</comp>

<comp id="1264" class="1007" name="grp_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="24" slack="1"/>
<pin id="1266" dir="0" index="1" bw="16" slack="0"/>
<pin id="1267" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_3_1_2/10 "/>
</bind>
</comp>

<comp id="1270" class="1007" name="grp_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="24" slack="1"/>
<pin id="1272" dir="0" index="1" bw="16" slack="0"/>
<pin id="1273" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_3_1_3/10 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="tmp_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="1" slack="1"/>
<pin id="1278" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1280" class="1005" name="in_idx_1_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="2" slack="0"/>
<pin id="1282" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="in_idx_1 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="sf_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="32" slack="0"/>
<pin id="1287" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sf "/>
</bind>
</comp>

<comp id="1293" class="1005" name="accPopCount_0_V_add_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="1" slack="4"/>
<pin id="1295" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="accPopCount_0_V_add "/>
</bind>
</comp>

<comp id="1299" class="1005" name="accPopCount_1_V_add_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="1" slack="4"/>
<pin id="1301" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="accPopCount_1_V_add "/>
</bind>
</comp>

<comp id="1305" class="1005" name="accPopCount_2_V_add_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="1" slack="4"/>
<pin id="1307" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="accPopCount_2_V_add "/>
</bind>
</comp>

<comp id="1311" class="1005" name="accPopCount_3_V_add_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="1" slack="4"/>
<pin id="1313" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="accPopCount_3_V_add "/>
</bind>
</comp>

<comp id="1317" class="1005" name="accPopCount_0_V_add_1_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="1" slack="4"/>
<pin id="1319" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="accPopCount_0_V_add_1 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="accPopCount_1_V_add_1_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="1" slack="4"/>
<pin id="1325" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="accPopCount_1_V_add_1 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="accPopCount_2_V_add_1_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="1" slack="4"/>
<pin id="1331" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="accPopCount_2_V_add_1 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="accPopCount_3_V_add_1_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="1" slack="4"/>
<pin id="1337" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="accPopCount_3_V_add_1 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="exitcond_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="1" slack="1"/>
<pin id="1343" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="1345" class="1005" name="i_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="14" slack="0"/>
<pin id="1347" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1350" class="1005" name="tmp_7_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="1" slack="1"/>
<pin id="1352" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="inputBuf_V_addr_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="10" slack="1"/>
<pin id="1356" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_V_addr "/>
</bind>
</comp>

<comp id="1360" class="1005" name="inputBuf_V_addr_2_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="10" slack="1"/>
<pin id="1362" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_V_addr_2 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="tmp_10_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="32" slack="1"/>
<pin id="1368" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="sf_2_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="32" slack="1"/>
<pin id="1373" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sf_2 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="inputBuf_V_load_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="1" slack="2"/>
<pin id="1379" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="inputBuf_V_load "/>
</bind>
</comp>

<comp id="1382" class="1005" name="tmp_V_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="1" slack="1"/>
<pin id="1384" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1388" class="1005" name="weightMem_0_V_addr_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="13" slack="1"/>
<pin id="1390" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="weightMem_0_V_addr "/>
</bind>
</comp>

<comp id="1393" class="1005" name="weightMem_1_V_addr_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="13" slack="1"/>
<pin id="1395" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="weightMem_1_V_addr "/>
</bind>
</comp>

<comp id="1398" class="1005" name="weightMem_2_V_addr_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="13" slack="1"/>
<pin id="1400" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="weightMem_2_V_addr "/>
</bind>
</comp>

<comp id="1403" class="1005" name="weightMem_3_V_addr_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="13" slack="1"/>
<pin id="1405" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="weightMem_3_V_addr "/>
</bind>
</comp>

<comp id="1408" class="1005" name="tmp_13_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="1" slack="1"/>
<pin id="1410" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="nf_2_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="32" slack="1"/>
<pin id="1414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nf_2 "/>
</bind>
</comp>

<comp id="1417" class="1005" name="weightMem_0_V_load_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="1" slack="1"/>
<pin id="1419" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="weightMem_0_V_load "/>
</bind>
</comp>

<comp id="1423" class="1005" name="weightMem_1_V_load_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="1" slack="1"/>
<pin id="1425" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="weightMem_1_V_load "/>
</bind>
</comp>

<comp id="1429" class="1005" name="weightMem_2_V_load_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="1" slack="1"/>
<pin id="1431" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="weightMem_2_V_load "/>
</bind>
</comp>

<comp id="1435" class="1005" name="weightMem_3_V_load_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="1" slack="1"/>
<pin id="1437" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="weightMem_3_V_load "/>
</bind>
</comp>

<comp id="1441" class="1005" name="inputBuf_V_load_1_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="1" slack="1"/>
<pin id="1443" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_V_load_1 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="tmp_V_20_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="1" slack="1"/>
<pin id="1448" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_20 "/>
</bind>
</comp>

<comp id="1452" class="1005" name="p_nf_1_reg_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="32" slack="1"/>
<pin id="1454" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_nf_1 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="agg_result_V_i_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="2" slack="1"/>
<pin id="1459" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_i "/>
</bind>
</comp>

<comp id="1462" class="1005" name="agg_result_V_i3_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="2" slack="1"/>
<pin id="1464" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_i3 "/>
</bind>
</comp>

<comp id="1467" class="1005" name="agg_result_V_i6_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="2" slack="1"/>
<pin id="1469" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_i6 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="agg_result_V_i9_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="2" slack="1"/>
<pin id="1474" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_i9 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="agg_result_V_i1_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="2" slack="1"/>
<pin id="1479" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_i1 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="agg_result_V_i2_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="2" slack="1"/>
<pin id="1484" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_i2 "/>
</bind>
</comp>

<comp id="1487" class="1005" name="agg_result_V_i4_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="2" slack="1"/>
<pin id="1489" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_i4 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="agg_result_V_i5_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="2" slack="1"/>
<pin id="1494" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_i5 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="tmp_12_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="16" slack="1"/>
<pin id="1499" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="tmp_73_0_1_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="16" slack="1"/>
<pin id="1504" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_73_0_1 "/>
</bind>
</comp>

<comp id="1507" class="1005" name="tmp_73_0_2_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="16" slack="1"/>
<pin id="1509" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_73_0_2 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="tmp_73_0_3_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="16" slack="2"/>
<pin id="1514" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_73_0_3 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="tmp_73_1_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="16" slack="2"/>
<pin id="1519" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_73_1 "/>
</bind>
</comp>

<comp id="1522" class="1005" name="tmp_73_1_1_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="16" slack="2"/>
<pin id="1524" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_73_1_1 "/>
</bind>
</comp>

<comp id="1527" class="1005" name="tmp_73_1_2_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="16" slack="3"/>
<pin id="1529" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_73_1_2 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="tmp_73_1_3_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="16" slack="3"/>
<pin id="1534" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_73_1_3 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="r_V_1_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="40" slack="1"/>
<pin id="1539" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="tmp_14_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="40" slack="1"/>
<pin id="1544" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1550" class="1005" name="r_V_1_0_1_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="40" slack="1"/>
<pin id="1552" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1_0_1 "/>
</bind>
</comp>

<comp id="1555" class="1005" name="r_V_1_0_2_reg_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="40" slack="1"/>
<pin id="1557" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1_0_2 "/>
</bind>
</comp>

<comp id="1560" class="1005" name="r_V_1_0_3_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="40" slack="1"/>
<pin id="1562" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1_0_3 "/>
</bind>
</comp>

<comp id="1565" class="1005" name="r_V_1_1_reg_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="40" slack="1"/>
<pin id="1567" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1_1 "/>
</bind>
</comp>

<comp id="1570" class="1005" name="tmp_76_1_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="40" slack="1"/>
<pin id="1572" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_76_1 "/>
</bind>
</comp>

<comp id="1578" class="1005" name="r_V_1_1_1_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="40" slack="1"/>
<pin id="1580" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1_1_1 "/>
</bind>
</comp>

<comp id="1583" class="1005" name="r_V_3_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="40" slack="1"/>
<pin id="1585" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V_3 "/>
</bind>
</comp>

<comp id="1589" class="1005" name="tmp_1227_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="8" slack="1"/>
<pin id="1591" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1227 "/>
</bind>
</comp>

<comp id="1594" class="1005" name="r_V_3_0_1_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="40" slack="1"/>
<pin id="1596" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V_3_0_1 "/>
</bind>
</comp>

<comp id="1600" class="1005" name="tmp_1229_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="8" slack="1"/>
<pin id="1602" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1229 "/>
</bind>
</comp>

<comp id="1605" class="1005" name="r_V_3_0_2_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="40" slack="2"/>
<pin id="1607" dir="1" index="1" bw="40" slack="2"/>
</pin_list>
<bind>
<opset="r_V_3_0_2 "/>
</bind>
</comp>

<comp id="1611" class="1005" name="tmp_1231_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="8" slack="1"/>
<pin id="1613" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1231 "/>
</bind>
</comp>

<comp id="1616" class="1005" name="r_V_1_1_2_reg_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="40" slack="1"/>
<pin id="1618" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1_1_2 "/>
</bind>
</comp>

<comp id="1621" class="1005" name="r_V_1_1_3_reg_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="40" slack="1"/>
<pin id="1623" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1_1_3 "/>
</bind>
</comp>

<comp id="1626" class="1005" name="tmp_16_reg_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="1" slack="1"/>
<pin id="1628" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1631" class="1005" name="tmp_1_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="16" slack="1"/>
<pin id="1633" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1637" class="1005" name="tmp_2_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="16" slack="1"/>
<pin id="1639" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1642" class="1005" name="tmp_78_0_1_reg_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="1" slack="1"/>
<pin id="1644" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_78_0_1 "/>
</bind>
</comp>

<comp id="1647" class="1005" name="tmp_19_reg_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="16" slack="1"/>
<pin id="1649" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1653" class="1005" name="tmp_20_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="16" slack="1"/>
<pin id="1655" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1658" class="1005" name="tmp_78_0_2_reg_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="1" slack="1"/>
<pin id="1660" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_78_0_2 "/>
</bind>
</comp>

<comp id="1663" class="1005" name="r_V_3_0_3_reg_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="40" slack="1"/>
<pin id="1665" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V_3_0_3 "/>
</bind>
</comp>

<comp id="1669" class="1005" name="tmp_1233_reg_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="8" slack="1"/>
<pin id="1671" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1233 "/>
</bind>
</comp>

<comp id="1674" class="1005" name="r_V_3_1_reg_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="40" slack="1"/>
<pin id="1676" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V_3_1 "/>
</bind>
</comp>

<comp id="1679" class="1005" name="tmp_1235_reg_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="8" slack="1"/>
<pin id="1681" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1235 "/>
</bind>
</comp>

<comp id="1684" class="1005" name="r_V_3_1_1_reg_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="40" slack="1"/>
<pin id="1686" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V_3_1_1 "/>
</bind>
</comp>

<comp id="1689" class="1005" name="tmp_1237_reg_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="8" slack="1"/>
<pin id="1691" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1237 "/>
</bind>
</comp>

<comp id="1694" class="1005" name="tmp_26_reg_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="16" slack="1"/>
<pin id="1696" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="1700" class="1005" name="tmp_27_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="16" slack="1"/>
<pin id="1702" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="1705" class="1005" name="tmp_78_0_3_reg_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="1" slack="1"/>
<pin id="1707" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_78_0_3 "/>
</bind>
</comp>

<comp id="1710" class="1005" name="tmp_31_reg_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="16" slack="1"/>
<pin id="1712" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1716" class="1005" name="tmp_32_reg_1716">
<pin_list>
<pin id="1717" dir="0" index="0" bw="16" slack="1"/>
<pin id="1718" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="1721" class="1005" name="ret_V_6_1_reg_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="40" slack="1"/>
<pin id="1723" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_6_1 "/>
</bind>
</comp>

<comp id="1726" class="1005" name="tmp_78_1_reg_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="1" slack="1"/>
<pin id="1728" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_78_1 "/>
</bind>
</comp>

<comp id="1731" class="1005" name="tmp_37_reg_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="16" slack="1"/>
<pin id="1733" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="1738" class="1005" name="ret_V_6_1_1_reg_1738">
<pin_list>
<pin id="1739" dir="0" index="0" bw="40" slack="1"/>
<pin id="1740" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_6_1_1 "/>
</bind>
</comp>

<comp id="1743" class="1005" name="tmp_78_1_1_reg_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="1" slack="1"/>
<pin id="1745" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_78_1_1 "/>
</bind>
</comp>

<comp id="1748" class="1005" name="tmp_43_reg_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="16" slack="1"/>
<pin id="1750" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="1755" class="1005" name="r_V_3_1_2_reg_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="40" slack="1"/>
<pin id="1757" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V_3_1_2 "/>
</bind>
</comp>

<comp id="1760" class="1005" name="tmp_1239_reg_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="8" slack="1"/>
<pin id="1762" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1239 "/>
</bind>
</comp>

<comp id="1765" class="1005" name="r_V_3_1_3_reg_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="40" slack="1"/>
<pin id="1767" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V_3_1_3 "/>
</bind>
</comp>

<comp id="1770" class="1005" name="tmp_1241_reg_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="8" slack="1"/>
<pin id="1772" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1241 "/>
</bind>
</comp>

<comp id="1775" class="1005" name="accResidual_0_V_reg_1775">
<pin_list>
<pin id="1776" dir="0" index="0" bw="16" slack="2"/>
<pin id="1777" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="accResidual_0_V "/>
</bind>
</comp>

<comp id="1780" class="1005" name="accResidual_1_V_reg_1780">
<pin_list>
<pin id="1781" dir="0" index="0" bw="16" slack="2"/>
<pin id="1782" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="accResidual_1_V "/>
</bind>
</comp>

<comp id="1785" class="1005" name="ret_V_6_1_2_reg_1785">
<pin_list>
<pin id="1786" dir="0" index="0" bw="40" slack="1"/>
<pin id="1787" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_6_1_2 "/>
</bind>
</comp>

<comp id="1790" class="1005" name="tmp_78_1_2_reg_1790">
<pin_list>
<pin id="1791" dir="0" index="0" bw="1" slack="1"/>
<pin id="1792" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_78_1_2 "/>
</bind>
</comp>

<comp id="1795" class="1005" name="tmp_49_reg_1795">
<pin_list>
<pin id="1796" dir="0" index="0" bw="16" slack="1"/>
<pin id="1797" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="1802" class="1005" name="ret_V_6_1_3_reg_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="40" slack="1"/>
<pin id="1804" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_6_1_3 "/>
</bind>
</comp>

<comp id="1807" class="1005" name="tmp_78_1_3_reg_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="1" slack="1"/>
<pin id="1809" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_78_1_3 "/>
</bind>
</comp>

<comp id="1812" class="1005" name="tmp_55_reg_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="16" slack="1"/>
<pin id="1814" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_55 "/>
</bind>
</comp>

<comp id="1819" class="1005" name="accResidual_2_V_reg_1819">
<pin_list>
<pin id="1820" dir="0" index="0" bw="16" slack="1"/>
<pin id="1821" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="accResidual_2_V "/>
</bind>
</comp>

<comp id="1824" class="1005" name="tmp_59_reg_1824">
<pin_list>
<pin id="1825" dir="0" index="0" bw="16" slack="1"/>
<pin id="1826" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_59 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="44" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="64" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="96" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="153"><net_src comp="40" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="42" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="160"><net_src comp="148" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="166"><net_src comp="40" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="42" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="173"><net_src comp="161" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="179"><net_src comp="40" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="186"><net_src comp="174" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="192"><net_src comp="40" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="193"><net_src comp="40" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="206"><net_src comp="40" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="207"><net_src comp="40" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="213"><net_src comp="40" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="214"><net_src comp="40" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="220"><net_src comp="40" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="221"><net_src comp="28" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="227"><net_src comp="40" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="234"><net_src comp="40" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="235"><net_src comp="28" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="241"><net_src comp="40" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="242"><net_src comp="28" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="248"><net_src comp="40" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="40" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="260"><net_src comp="243" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="266"><net_src comp="4" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="40" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="261" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="279"><net_src comp="6" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="40" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="274" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="292"><net_src comp="8" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="40" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="287" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="10" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="40" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="300" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="333"><net_src comp="42" pin="0"/><net_sink comp="141" pin=4"/></net>

<net id="334"><net_src comp="42" pin="0"/><net_sink comp="154" pin=4"/></net>

<net id="335"><net_src comp="42" pin="0"/><net_sink comp="167" pin=4"/></net>

<net id="336"><net_src comp="42" pin="0"/><net_sink comp="180" pin=4"/></net>

<net id="340"><net_src comp="30" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="20" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="359"><net_src comp="352" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="363"><net_src comp="46" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="360" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="380"><net_src comp="348" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="403"><net_src comp="20" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="341" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="32" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="341" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="38" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="341" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="422"><net_src comp="416" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="423"><net_src comp="416" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="428"><net_src comp="364" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="48" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="364" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="52" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="443"><net_src comp="352" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="20" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="436" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="453"><net_src comp="436" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="458"><net_src comp="54" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="450" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="469"><net_src comp="352" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="56" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="436" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="484"><net_src comp="477" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="44" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="486" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="492"><net_src comp="486" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="497"><net_src comp="66" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="506"><net_src comp="44" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="348" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="374" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="26" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="519"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="20" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="374" pin="4"/><net_sink comp="514" pin=2"/></net>

<net id="526"><net_src comp="384" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="70" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="522" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="72" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="528" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="74" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="545"><net_src comp="533" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="76" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="522" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="72" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="547" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="74" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="564"><net_src comp="552" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="76" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="522" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="72" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="566" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="74" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="583"><net_src comp="571" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="76" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="522" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="72" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="585" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="597"><net_src comp="74" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="602"><net_src comp="590" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="76" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="393" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="70" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="604" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="72" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="610" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="74" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="627"><net_src comp="615" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="76" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="604" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="72" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="629" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="641"><net_src comp="74" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="646"><net_src comp="634" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="76" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="604" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="72" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="648" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="660"><net_src comp="74" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="665"><net_src comp="653" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="76" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="604" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="72" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="667" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="679"><net_src comp="74" pin="0"/><net_sink comp="672" pin=2"/></net>

<net id="684"><net_src comp="672" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="76" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="693"><net_src comp="686" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="141" pin="3"/><net_sink comp="689" pin=1"/></net>

<net id="695"><net_src comp="689" pin="2"/><net_sink comp="141" pin=4"/></net>

<net id="703"><net_src comp="696" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="154" pin="3"/><net_sink comp="699" pin=1"/></net>

<net id="705"><net_src comp="699" pin="2"/><net_sink comp="154" pin=4"/></net>

<net id="713"><net_src comp="706" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="167" pin="3"/><net_sink comp="709" pin=1"/></net>

<net id="715"><net_src comp="709" pin="2"/><net_sink comp="167" pin=4"/></net>

<net id="723"><net_src comp="716" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="180" pin="3"/><net_sink comp="719" pin=1"/></net>

<net id="725"><net_src comp="719" pin="2"/><net_sink comp="180" pin=4"/></net>

<net id="733"><net_src comp="726" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="141" pin="7"/><net_sink comp="729" pin=1"/></net>

<net id="735"><net_src comp="729" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="743"><net_src comp="736" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="154" pin="7"/><net_sink comp="739" pin=1"/></net>

<net id="745"><net_src comp="739" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="753"><net_src comp="746" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="167" pin="7"/><net_sink comp="749" pin=1"/></net>

<net id="755"><net_src comp="749" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="763"><net_src comp="756" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="180" pin="7"/><net_sink comp="759" pin=1"/></net>

<net id="765"><net_src comp="759" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="772"><net_src comp="12" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="769" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="792"><net_src comp="14" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="796"><net_src comp="789" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="819"><net_src comp="78" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="826"><net_src comp="80" pin="0"/><net_sink comp="820" pin=0"/></net>

<net id="827"><net_src comp="82" pin="0"/><net_sink comp="820" pin=2"/></net>

<net id="828"><net_src comp="84" pin="0"/><net_sink comp="820" pin=3"/></net>

<net id="833"><net_src comp="86" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="820" pin="4"/><net_sink comp="829" pin=1"/></net>

<net id="839"><net_src comp="78" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="846"><net_src comp="80" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="847"><net_src comp="82" pin="0"/><net_sink comp="840" pin=2"/></net>

<net id="848"><net_src comp="84" pin="0"/><net_sink comp="840" pin=3"/></net>

<net id="853"><net_src comp="86" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="854"><net_src comp="840" pin="4"/><net_sink comp="849" pin=1"/></net>

<net id="859"><net_src comp="78" pin="0"/><net_sink comp="855" pin=1"/></net>

<net id="874"><net_src comp="88" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="875"><net_src comp="90" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="881"><net_src comp="88" pin="0"/><net_sink comp="876" pin=0"/></net>

<net id="882"><net_src comp="90" pin="0"/><net_sink comp="876" pin=2"/></net>

<net id="889"><net_src comp="80" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="890"><net_src comp="82" pin="0"/><net_sink comp="883" pin=2"/></net>

<net id="891"><net_src comp="84" pin="0"/><net_sink comp="883" pin=3"/></net>

<net id="896"><net_src comp="86" pin="0"/><net_sink comp="892" pin=0"/></net>

<net id="897"><net_src comp="883" pin="4"/><net_sink comp="892" pin=1"/></net>

<net id="902"><net_src comp="78" pin="0"/><net_sink comp="898" pin=1"/></net>

<net id="909"><net_src comp="80" pin="0"/><net_sink comp="903" pin=0"/></net>

<net id="910"><net_src comp="82" pin="0"/><net_sink comp="903" pin=2"/></net>

<net id="911"><net_src comp="84" pin="0"/><net_sink comp="903" pin=3"/></net>

<net id="916"><net_src comp="86" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="903" pin="4"/><net_sink comp="912" pin=1"/></net>

<net id="928"><net_src comp="869" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="929"><net_src comp="918" pin="3"/><net_sink comp="923" pin=1"/></net>

<net id="935"><net_src comp="92" pin="0"/><net_sink comp="930" pin=0"/></net>

<net id="936"><net_src comp="923" pin="3"/><net_sink comp="930" pin=1"/></net>

<net id="937"><net_src comp="78" pin="0"/><net_sink comp="930" pin=2"/></net>

<net id="941"><net_src comp="930" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="946"><net_src comp="938" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="951"><net_src comp="78" pin="0"/><net_sink comp="947" pin=1"/></net>

<net id="958"><net_src comp="80" pin="0"/><net_sink comp="952" pin=0"/></net>

<net id="959"><net_src comp="942" pin="2"/><net_sink comp="952" pin=1"/></net>

<net id="960"><net_src comp="82" pin="0"/><net_sink comp="952" pin=2"/></net>

<net id="961"><net_src comp="84" pin="0"/><net_sink comp="952" pin=3"/></net>

<net id="972"><net_src comp="876" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="973"><net_src comp="962" pin="3"/><net_sink comp="967" pin=1"/></net>

<net id="979"><net_src comp="92" pin="0"/><net_sink comp="974" pin=0"/></net>

<net id="980"><net_src comp="967" pin="3"/><net_sink comp="974" pin=1"/></net>

<net id="981"><net_src comp="78" pin="0"/><net_sink comp="974" pin=2"/></net>

<net id="985"><net_src comp="974" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="990"><net_src comp="982" pin="1"/><net_sink comp="986" pin=1"/></net>

<net id="995"><net_src comp="78" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="1002"><net_src comp="80" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1003"><net_src comp="986" pin="2"/><net_sink comp="996" pin=1"/></net>

<net id="1004"><net_src comp="82" pin="0"/><net_sink comp="996" pin=2"/></net>

<net id="1005"><net_src comp="84" pin="0"/><net_sink comp="996" pin=3"/></net>

<net id="1017"><net_src comp="88" pin="0"/><net_sink comp="1012" pin=0"/></net>

<net id="1018"><net_src comp="90" pin="0"/><net_sink comp="1012" pin=2"/></net>

<net id="1024"><net_src comp="88" pin="0"/><net_sink comp="1019" pin=0"/></net>

<net id="1025"><net_src comp="90" pin="0"/><net_sink comp="1019" pin=2"/></net>

<net id="1031"><net_src comp="88" pin="0"/><net_sink comp="1026" pin=0"/></net>

<net id="1032"><net_src comp="90" pin="0"/><net_sink comp="1026" pin=2"/></net>

<net id="1037"><net_src comp="86" pin="0"/><net_sink comp="1033" pin=0"/></net>

<net id="1043"><net_src comp="1033" pin="2"/><net_sink comp="1038" pin=2"/></net>

<net id="1049"><net_src comp="1026" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1050"><net_src comp="1038" pin="3"/><net_sink comp="1044" pin=1"/></net>

<net id="1056"><net_src comp="88" pin="0"/><net_sink comp="1051" pin=0"/></net>

<net id="1057"><net_src comp="90" pin="0"/><net_sink comp="1051" pin=2"/></net>

<net id="1062"><net_src comp="86" pin="0"/><net_sink comp="1058" pin=0"/></net>

<net id="1068"><net_src comp="1058" pin="2"/><net_sink comp="1063" pin=2"/></net>

<net id="1074"><net_src comp="1051" pin="3"/><net_sink comp="1069" pin=0"/></net>

<net id="1075"><net_src comp="1063" pin="3"/><net_sink comp="1069" pin=1"/></net>

<net id="1086"><net_src comp="1012" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1087"><net_src comp="1076" pin="3"/><net_sink comp="1081" pin=1"/></net>

<net id="1093"><net_src comp="92" pin="0"/><net_sink comp="1088" pin=0"/></net>

<net id="1094"><net_src comp="1081" pin="3"/><net_sink comp="1088" pin=1"/></net>

<net id="1095"><net_src comp="78" pin="0"/><net_sink comp="1088" pin=2"/></net>

<net id="1099"><net_src comp="1088" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1104"><net_src comp="1096" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1109"><net_src comp="78" pin="0"/><net_sink comp="1105" pin=1"/></net>

<net id="1116"><net_src comp="80" pin="0"/><net_sink comp="1110" pin=0"/></net>

<net id="1117"><net_src comp="1100" pin="2"/><net_sink comp="1110" pin=1"/></net>

<net id="1118"><net_src comp="82" pin="0"/><net_sink comp="1110" pin=2"/></net>

<net id="1119"><net_src comp="84" pin="0"/><net_sink comp="1110" pin=3"/></net>

<net id="1130"><net_src comp="1019" pin="3"/><net_sink comp="1125" pin=0"/></net>

<net id="1131"><net_src comp="1120" pin="3"/><net_sink comp="1125" pin=1"/></net>

<net id="1137"><net_src comp="92" pin="0"/><net_sink comp="1132" pin=0"/></net>

<net id="1138"><net_src comp="1125" pin="3"/><net_sink comp="1132" pin=1"/></net>

<net id="1139"><net_src comp="78" pin="0"/><net_sink comp="1132" pin=2"/></net>

<net id="1143"><net_src comp="1132" pin="3"/><net_sink comp="1140" pin=0"/></net>

<net id="1148"><net_src comp="1140" pin="1"/><net_sink comp="1144" pin=1"/></net>

<net id="1153"><net_src comp="78" pin="0"/><net_sink comp="1149" pin=1"/></net>

<net id="1160"><net_src comp="80" pin="0"/><net_sink comp="1154" pin=0"/></net>

<net id="1161"><net_src comp="1144" pin="2"/><net_sink comp="1154" pin=1"/></net>

<net id="1162"><net_src comp="82" pin="0"/><net_sink comp="1154" pin=2"/></net>

<net id="1163"><net_src comp="84" pin="0"/><net_sink comp="1154" pin=3"/></net>

<net id="1169"><net_src comp="88" pin="0"/><net_sink comp="1164" pin=0"/></net>

<net id="1170"><net_src comp="90" pin="0"/><net_sink comp="1164" pin=2"/></net>

<net id="1175"><net_src comp="86" pin="0"/><net_sink comp="1171" pin=0"/></net>

<net id="1181"><net_src comp="1171" pin="2"/><net_sink comp="1176" pin=2"/></net>

<net id="1187"><net_src comp="1164" pin="3"/><net_sink comp="1182" pin=0"/></net>

<net id="1188"><net_src comp="1176" pin="3"/><net_sink comp="1182" pin=1"/></net>

<net id="1194"><net_src comp="88" pin="0"/><net_sink comp="1189" pin=0"/></net>

<net id="1195"><net_src comp="90" pin="0"/><net_sink comp="1189" pin=2"/></net>

<net id="1200"><net_src comp="86" pin="0"/><net_sink comp="1196" pin=0"/></net>

<net id="1206"><net_src comp="1196" pin="2"/><net_sink comp="1201" pin=2"/></net>

<net id="1212"><net_src comp="1189" pin="3"/><net_sink comp="1207" pin=0"/></net>

<net id="1213"><net_src comp="1201" pin="3"/><net_sink comp="1207" pin=1"/></net>

<net id="1221"><net_src comp="94" pin="0"/><net_sink comp="1214" pin=0"/></net>

<net id="1222"><net_src comp="1214" pin="5"/><net_sink comp="128" pin=2"/></net>

<net id="1227"><net_src comp="773" pin="1"/><net_sink comp="1223" pin=0"/></net>

<net id="1228"><net_src comp="766" pin="1"/><net_sink comp="1223" pin=1"/></net>

<net id="1229"><net_src comp="1223" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="1234"><net_src comp="773" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1235"><net_src comp="777" pin="1"/><net_sink comp="1230" pin=1"/></net>

<net id="1236"><net_src comp="1230" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="1241"><net_src comp="773" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="1242"><net_src comp="780" pin="1"/><net_sink comp="1237" pin=1"/></net>

<net id="1243"><net_src comp="1237" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="1248"><net_src comp="783" pin="1"/><net_sink comp="1244" pin=1"/></net>

<net id="1249"><net_src comp="1244" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="1254"><net_src comp="793" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1255"><net_src comp="786" pin="1"/><net_sink comp="1250" pin=1"/></net>

<net id="1256"><net_src comp="1250" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="1261"><net_src comp="793" pin="1"/><net_sink comp="1257" pin=0"/></net>

<net id="1262"><net_src comp="797" pin="1"/><net_sink comp="1257" pin=1"/></net>

<net id="1263"><net_src comp="1257" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="1268"><net_src comp="809" pin="1"/><net_sink comp="1264" pin=1"/></net>

<net id="1269"><net_src comp="1264" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1274"><net_src comp="812" pin="1"/><net_sink comp="1270" pin=1"/></net>

<net id="1275"><net_src comp="1270" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1279"><net_src comp="404" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1283"><net_src comp="410" pin="2"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="1288"><net_src comp="118" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="1290"><net_src comp="1285" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="1291"><net_src comp="1285" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="1292"><net_src comp="1285" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="1296"><net_src comp="187" pin="3"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="1298"><net_src comp="1293" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="1302"><net_src comp="194" pin="3"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1304"><net_src comp="1299" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="1308"><net_src comp="201" pin="3"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="1310"><net_src comp="1305" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="1314"><net_src comp="208" pin="3"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1316"><net_src comp="1311" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="1320"><net_src comp="215" pin="3"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="1322"><net_src comp="1317" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="1326"><net_src comp="222" pin="3"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="1328"><net_src comp="1323" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="1332"><net_src comp="229" pin="3"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="1334"><net_src comp="1329" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="1338"><net_src comp="236" pin="3"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="1340"><net_src comp="1335" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1344"><net_src comp="424" pin="2"/><net_sink comp="1341" pin=0"/></net>

<net id="1348"><net_src comp="430" pin="2"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="1353"><net_src comp="439" pin="2"/><net_sink comp="1350" pin=0"/></net>

<net id="1357"><net_src comp="243" pin="3"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="1359"><net_src comp="1354" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="1363"><net_src comp="249" pin="3"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="1365"><net_src comp="1360" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="1369"><net_src comp="471" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="1374"><net_src comp="480" pin="2"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="1376"><net_src comp="1371" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="1380"><net_src comp="255" pin="3"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="1385"><net_src comp="122" pin="2"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="255" pin=4"/></net>

<net id="1387"><net_src comp="1382" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="1391"><net_src comp="261" pin="3"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="1396"><net_src comp="274" pin="3"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="1401"><net_src comp="287" pin="3"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="1406"><net_src comp="300" pin="3"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="1411"><net_src comp="493" pin="2"/><net_sink comp="1408" pin=0"/></net>

<net id="1415"><net_src comp="502" pin="2"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="1420"><net_src comp="268" pin="3"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="1422"><net_src comp="1417" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="1426"><net_src comp="281" pin="3"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="1428"><net_src comp="1423" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="1432"><net_src comp="294" pin="3"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="1434"><net_src comp="1429" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="1438"><net_src comp="307" pin="3"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="1440"><net_src comp="1435" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="1444"><net_src comp="255" pin="3"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="1449"><net_src comp="122" pin="2"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="255" pin=4"/></net>

<net id="1451"><net_src comp="1446" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="1455"><net_src comp="514" pin="3"/><net_sink comp="1452" pin=0"/></net>

<net id="1456"><net_src comp="1452" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1460"><net_src comp="541" pin="2"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="1465"><net_src comp="560" pin="2"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="1470"><net_src comp="579" pin="2"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1475"><net_src comp="598" pin="2"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="1480"><net_src comp="623" pin="2"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1485"><net_src comp="642" pin="2"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1490"><net_src comp="661" pin="2"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="1495"><net_src comp="680" pin="2"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="1500"><net_src comp="689" pin="2"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1505"><net_src comp="699" pin="2"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1510"><net_src comp="709" pin="2"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1515"><net_src comp="719" pin="2"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="1520"><net_src comp="729" pin="2"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1525"><net_src comp="739" pin="2"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1530"><net_src comp="749" pin="2"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1535"><net_src comp="759" pin="2"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="1540"><net_src comp="766" pin="1"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="1223" pin=1"/></net>

<net id="1545"><net_src comp="773" pin="1"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="1223" pin=0"/></net>

<net id="1547"><net_src comp="1542" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1548"><net_src comp="1542" pin="1"/><net_sink comp="1237" pin=0"/></net>

<net id="1549"><net_src comp="1542" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1553"><net_src comp="777" pin="1"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="1230" pin=1"/></net>

<net id="1558"><net_src comp="780" pin="1"/><net_sink comp="1555" pin=0"/></net>

<net id="1559"><net_src comp="1555" pin="1"/><net_sink comp="1237" pin=1"/></net>

<net id="1563"><net_src comp="783" pin="1"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="1244" pin=1"/></net>

<net id="1568"><net_src comp="786" pin="1"/><net_sink comp="1565" pin=0"/></net>

<net id="1569"><net_src comp="1565" pin="1"/><net_sink comp="1250" pin=1"/></net>

<net id="1573"><net_src comp="793" pin="1"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1575"><net_src comp="1570" pin="1"/><net_sink comp="1257" pin=0"/></net>

<net id="1576"><net_src comp="1570" pin="1"/><net_sink comp="1264" pin=0"/></net>

<net id="1577"><net_src comp="1570" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1581"><net_src comp="797" pin="1"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="1257" pin=1"/></net>

<net id="1586"><net_src comp="1223" pin="2"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="1588"><net_src comp="1583" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="1592"><net_src comp="800" pin="1"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1597"><net_src comp="1230" pin="2"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="1599"><net_src comp="1594" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="1603"><net_src comp="803" pin="1"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1608"><net_src comp="1237" pin="2"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="1610"><net_src comp="1605" pin="1"/><net_sink comp="1012" pin=1"/></net>

<net id="1614"><net_src comp="806" pin="1"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="1619"><net_src comp="809" pin="1"/><net_sink comp="1616" pin=0"/></net>

<net id="1620"><net_src comp="1616" pin="1"/><net_sink comp="1264" pin=1"/></net>

<net id="1624"><net_src comp="812" pin="1"/><net_sink comp="1621" pin=0"/></net>

<net id="1625"><net_src comp="1621" pin="1"/><net_sink comp="1270" pin=1"/></net>

<net id="1629"><net_src comp="815" pin="2"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="1634"><net_src comp="820" pin="4"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="1636"><net_src comp="1631" pin="1"/><net_sink comp="923" pin=2"/></net>

<net id="1640"><net_src comp="829" pin="2"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="918" pin=2"/></net>

<net id="1645"><net_src comp="835" pin="2"/><net_sink comp="1642" pin=0"/></net>

<net id="1646"><net_src comp="1642" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="1650"><net_src comp="840" pin="4"/><net_sink comp="1647" pin=0"/></net>

<net id="1651"><net_src comp="1647" pin="1"/><net_sink comp="962" pin=1"/></net>

<net id="1652"><net_src comp="1647" pin="1"/><net_sink comp="967" pin=2"/></net>

<net id="1656"><net_src comp="849" pin="2"/><net_sink comp="1653" pin=0"/></net>

<net id="1657"><net_src comp="1653" pin="1"/><net_sink comp="962" pin=2"/></net>

<net id="1661"><net_src comp="855" pin="2"/><net_sink comp="1658" pin=0"/></net>

<net id="1662"><net_src comp="1658" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1666"><net_src comp="1244" pin="2"/><net_sink comp="1663" pin=0"/></net>

<net id="1667"><net_src comp="1663" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="1668"><net_src comp="1663" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1672"><net_src comp="860" pin="1"/><net_sink comp="1669" pin=0"/></net>

<net id="1673"><net_src comp="1669" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1677"><net_src comp="1250" pin="2"/><net_sink comp="1674" pin=0"/></net>

<net id="1678"><net_src comp="1674" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1682"><net_src comp="863" pin="1"/><net_sink comp="1679" pin=0"/></net>

<net id="1683"><net_src comp="1679" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="1687"><net_src comp="1257" pin="2"/><net_sink comp="1684" pin=0"/></net>

<net id="1688"><net_src comp="1684" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="1692"><net_src comp="866" pin="1"/><net_sink comp="1689" pin=0"/></net>

<net id="1693"><net_src comp="1689" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1697"><net_src comp="883" pin="4"/><net_sink comp="1694" pin=0"/></net>

<net id="1698"><net_src comp="1694" pin="1"/><net_sink comp="1076" pin=1"/></net>

<net id="1699"><net_src comp="1694" pin="1"/><net_sink comp="1081" pin=2"/></net>

<net id="1703"><net_src comp="892" pin="2"/><net_sink comp="1700" pin=0"/></net>

<net id="1704"><net_src comp="1700" pin="1"/><net_sink comp="1076" pin=2"/></net>

<net id="1708"><net_src comp="898" pin="2"/><net_sink comp="1705" pin=0"/></net>

<net id="1709"><net_src comp="1705" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1713"><net_src comp="903" pin="4"/><net_sink comp="1710" pin=0"/></net>

<net id="1714"><net_src comp="1710" pin="1"/><net_sink comp="1120" pin=1"/></net>

<net id="1715"><net_src comp="1710" pin="1"/><net_sink comp="1125" pin=2"/></net>

<net id="1719"><net_src comp="912" pin="2"/><net_sink comp="1716" pin=0"/></net>

<net id="1720"><net_src comp="1716" pin="1"/><net_sink comp="1120" pin=2"/></net>

<net id="1724"><net_src comp="942" pin="2"/><net_sink comp="1721" pin=0"/></net>

<net id="1725"><net_src comp="1721" pin="1"/><net_sink comp="1026" pin=1"/></net>

<net id="1729"><net_src comp="947" pin="2"/><net_sink comp="1726" pin=0"/></net>

<net id="1730"><net_src comp="1726" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1734"><net_src comp="952" pin="4"/><net_sink comp="1731" pin=0"/></net>

<net id="1735"><net_src comp="1731" pin="1"/><net_sink comp="1033" pin=1"/></net>

<net id="1736"><net_src comp="1731" pin="1"/><net_sink comp="1038" pin=1"/></net>

<net id="1737"><net_src comp="1731" pin="1"/><net_sink comp="1044" pin=2"/></net>

<net id="1741"><net_src comp="986" pin="2"/><net_sink comp="1738" pin=0"/></net>

<net id="1742"><net_src comp="1738" pin="1"/><net_sink comp="1051" pin=1"/></net>

<net id="1746"><net_src comp="991" pin="2"/><net_sink comp="1743" pin=0"/></net>

<net id="1747"><net_src comp="1743" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1751"><net_src comp="996" pin="4"/><net_sink comp="1748" pin=0"/></net>

<net id="1752"><net_src comp="1748" pin="1"/><net_sink comp="1058" pin=1"/></net>

<net id="1753"><net_src comp="1748" pin="1"/><net_sink comp="1063" pin=1"/></net>

<net id="1754"><net_src comp="1748" pin="1"/><net_sink comp="1069" pin=2"/></net>

<net id="1758"><net_src comp="1264" pin="2"/><net_sink comp="1755" pin=0"/></net>

<net id="1759"><net_src comp="1755" pin="1"/><net_sink comp="1100" pin=0"/></net>

<net id="1763"><net_src comp="1006" pin="1"/><net_sink comp="1760" pin=0"/></net>

<net id="1764"><net_src comp="1760" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1768"><net_src comp="1270" pin="2"/><net_sink comp="1765" pin=0"/></net>

<net id="1769"><net_src comp="1765" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1773"><net_src comp="1009" pin="1"/><net_sink comp="1770" pin=0"/></net>

<net id="1774"><net_src comp="1770" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1778"><net_src comp="1044" pin="3"/><net_sink comp="1775" pin=0"/></net>

<net id="1779"><net_src comp="1775" pin="1"/><net_sink comp="1214" pin=4"/></net>

<net id="1783"><net_src comp="1069" pin="3"/><net_sink comp="1780" pin=0"/></net>

<net id="1784"><net_src comp="1780" pin="1"/><net_sink comp="1214" pin=3"/></net>

<net id="1788"><net_src comp="1100" pin="2"/><net_sink comp="1785" pin=0"/></net>

<net id="1789"><net_src comp="1785" pin="1"/><net_sink comp="1164" pin=1"/></net>

<net id="1793"><net_src comp="1105" pin="2"/><net_sink comp="1790" pin=0"/></net>

<net id="1794"><net_src comp="1790" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1798"><net_src comp="1110" pin="4"/><net_sink comp="1795" pin=0"/></net>

<net id="1799"><net_src comp="1795" pin="1"/><net_sink comp="1171" pin=1"/></net>

<net id="1800"><net_src comp="1795" pin="1"/><net_sink comp="1176" pin=1"/></net>

<net id="1801"><net_src comp="1795" pin="1"/><net_sink comp="1182" pin=2"/></net>

<net id="1805"><net_src comp="1144" pin="2"/><net_sink comp="1802" pin=0"/></net>

<net id="1806"><net_src comp="1802" pin="1"/><net_sink comp="1189" pin=1"/></net>

<net id="1810"><net_src comp="1149" pin="2"/><net_sink comp="1807" pin=0"/></net>

<net id="1811"><net_src comp="1807" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1815"><net_src comp="1154" pin="4"/><net_sink comp="1812" pin=0"/></net>

<net id="1816"><net_src comp="1812" pin="1"/><net_sink comp="1196" pin=1"/></net>

<net id="1817"><net_src comp="1812" pin="1"/><net_sink comp="1201" pin=1"/></net>

<net id="1818"><net_src comp="1812" pin="1"/><net_sink comp="1207" pin=2"/></net>

<net id="1822"><net_src comp="1182" pin="3"/><net_sink comp="1819" pin=0"/></net>

<net id="1823"><net_src comp="1819" pin="1"/><net_sink comp="1214" pin=2"/></net>

<net id="1827"><net_src comp="1207" pin="3"/><net_sink comp="1824" pin=0"/></net>

<net id="1828"><net_src comp="1824" pin="1"/><net_sink comp="1214" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {15 }
	Port: weightMem_0_V | {}
	Port: weightMem_1_V | {}
	Port: weightMem_2_V | {}
	Port: weightMem_3_V | {}
	Port: means_in8_V_0 | {}
	Port: means_in8_V_1 | {}
 - Input state : 
	Port: StreamingMatrixVecto : in_V_V | {4 5 }
	Port: StreamingMatrixVecto : weightMem_0_V | {4 5 }
	Port: StreamingMatrixVecto : weightMem_1_V | {4 5 }
	Port: StreamingMatrixVecto : weightMem_2_V | {4 5 }
	Port: StreamingMatrixVecto : weightMem_3_V | {4 5 }
	Port: StreamingMatrixVecto : means_in8_V_0 | {8 }
	Port: StreamingMatrixVecto : means_in8_V_1 | {9 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		in_idx_1 : 1
		StgValue_29 : 2
		tmp_s : 1
		accPopCount_0_V_add_2 : 2
		StgValue_32 : 3
		accPopCount_1_V_add_2 : 2
		StgValue_34 : 3
		accPopCount_2_V_add_2 : 2
		StgValue_36 : 3
		accPopCount_3_V_add_2 : 2
		StgValue_38 : 3
		StgValue_49 : 1
	State 3
		exitcond : 1
		i : 1
		StgValue_56 : 2
		tmp_7 : 1
		tmp_8 : 1
		tmp_1224 : 1
		inputBuf_V_addr : 2
		tmp_36 : 2
		tmp_36_cast : 3
		inputBuf_V_addr_2 : 4
		tmp_1225 : 1
		tmp_10 : 1
		StgValue_67 : 2
		inputBuf_V_load : 3
		StgValue_69 : 2
		sf_2 : 1
	State 4
		weightMem_0_V_addr : 1
		weightMem_0_V_load : 2
		weightMem_1_V_addr : 1
		weightMem_1_V_load : 2
		weightMem_2_V_addr : 1
		weightMem_2_V_load : 2
		weightMem_3_V_addr : 1
		weightMem_3_V_load : 2
		StgValue_87 : 1
	State 5
		tmp_18 : 1
		p_nf_1 : 2
	State 6
		tmp1 : 1
		p_Result_s : 1
		tmp_i : 1
		agg_result_V_i : 2
		p_Result_1 : 1
		tmp_i2 : 1
		agg_result_V_i3 : 2
		p_Result_2 : 1
		tmp_i5 : 1
		agg_result_V_i6 : 2
		p_Result_3 : 1
		tmp_i8 : 1
		agg_result_V_i9 : 2
		rhs_V_s : 1
		tmp5 : 2
		p_Result_4 : 2
		tmp_i1 : 2
		agg_result_V_i1 : 3
		p_Result_5 : 2
		tmp_i3 : 2
		agg_result_V_i2 : 3
		p_Result_6 : 2
		tmp_i4 : 2
		agg_result_V_i4 : 3
		p_Result_7 : 2
		tmp_i6 : 2
		agg_result_V_i5 : 3
	State 7
		tmp_12 : 1
		StgValue_149 : 2
		tmp_73_0_1 : 1
		StgValue_153 : 2
		tmp_73_0_2 : 1
		StgValue_157 : 2
		tmp_73_0_3 : 1
		StgValue_161 : 2
		tmp_73_1 : 1
		StgValue_165 : 2
		tmp_73_1_1 : 1
		StgValue_169 : 2
		tmp_73_1_2 : 1
		StgValue_173 : 2
		tmp_73_1_3 : 1
		StgValue_177 : 2
	State 8
		tmp_14 : 1
		r_V_3 : 2
		r_V_3_0_1 : 2
		r_V_3_0_2 : 2
	State 9
		r_V_3_0_3 : 1
		tmp_76_1 : 1
		r_V_3_1 : 2
		r_V_3_1_1 : 2
	State 10
		tmp_1227 : 1
		tmp_1229 : 1
		tmp_1231 : 1
		r_V_3_1_2 : 1
		r_V_3_1_3 : 1
	State 11
		tmp_2 : 1
		tmp_20 : 1
		tmp_1233 : 1
		tmp_1235 : 1
		tmp_1237 : 1
	State 12
		tmp_27 : 1
		tmp_32 : 1
		tmp_47 : 1
		lhs_V_2_1 : 2
		lhs_V_2_1_cast : 3
		ret_V_6_1 : 4
		tmp_37 : 5
		tmp_54 : 1
		lhs_V_2_1_1 : 2
		lhs_V_2_1_1_cast : 3
		ret_V_6_1_1 : 4
		tmp_43 : 5
		tmp_1239 : 1
		tmp_1241 : 1
	State 13
		tmp_39 : 1
		accResidual_0_V : 2
		tmp_45 : 1
		accResidual_1_V : 2
		tmp_62 : 1
		lhs_V_2_1_2 : 2
		lhs_V_2_1_2_cast : 3
		ret_V_6_1_2 : 4
		tmp_49 : 5
		tmp_66 : 1
		lhs_V_2_1_3 : 2
		lhs_V_2_1_3_cast : 3
		ret_V_6_1_3 : 4
		tmp_55 : 5
	State 14
		tmp_51 : 1
		accResidual_2_V : 2
		tmp_57 : 1
		tmp_59 : 2
	State 15
		StgValue_291 : 1
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       in_idx_1_fu_410       |    0    |    0    |    10   |
|          |           i_fu_430          |    0    |    0    |    19   |
|          |        tmp_36_fu_454        |    0    |    0    |    12   |
|          |        tmp_10_fu_471        |    0    |    0    |    39   |
|          |         sf_2_fu_480         |    0    |    0    |    39   |
|          |         nf_2_fu_502         |    0    |    0    |    39   |
|          |    agg_result_V_i_fu_541    |    0    |    0    |    10   |
|          |    agg_result_V_i3_fu_560   |    0    |    0    |    10   |
|          |    agg_result_V_i6_fu_579   |    0    |    0    |    10   |
|          |    agg_result_V_i9_fu_598   |    0    |    0    |    10   |
|          |    agg_result_V_i1_fu_623   |    0    |    0    |    10   |
|          |    agg_result_V_i2_fu_642   |    0    |    0    |    10   |
|          |    agg_result_V_i4_fu_661   |    0    |    0    |    10   |
|          |    agg_result_V_i5_fu_680   |    0    |    0    |    10   |
|          |        tmp_12_fu_689        |    0    |    0    |    23   |
|          |      tmp_73_0_1_fu_699      |    0    |    0    |    23   |
|    add   |      tmp_73_0_2_fu_709      |    0    |    0    |    23   |
|          |      tmp_73_0_3_fu_719      |    0    |    0    |    23   |
|          |       tmp_73_1_fu_729       |    0    |    0    |    23   |
|          |      tmp_73_1_1_fu_739      |    0    |    0    |    23   |
|          |      tmp_73_1_2_fu_749      |    0    |    0    |    23   |
|          |      tmp_73_1_3_fu_759      |    0    |    0    |    23   |
|          |         tmp_2_fu_829        |    0    |    0    |    23   |
|          |        tmp_20_fu_849        |    0    |    0    |    23   |
|          |        tmp_27_fu_892        |    0    |    0    |    23   |
|          |        tmp_32_fu_912        |    0    |    0    |    23   |
|          |       ret_V_6_1_fu_942      |    0    |    0    |    47   |
|          |      ret_V_6_1_1_fu_986     |    0    |    0    |    47   |
|          |        tmp_38_fu_1033       |    0    |    0    |    23   |
|          |        tmp_44_fu_1058       |    0    |    0    |    23   |
|          |     ret_V_6_1_2_fu_1100     |    0    |    0    |    47   |
|          |     ret_V_6_1_3_fu_1144     |    0    |    0    |    47   |
|          |        tmp_50_fu_1171       |    0    |    0    |    23   |
|          |        tmp_56_fu_1196       |    0    |    0    |    23   |
|----------|-----------------------------|---------|---------|---------|
|          |        p_nf_1_fu_514        |    0    |    0    |    32   |
|          |        tmp_42_fu_918        |    0    |    0    |    16   |
|          |        tmp_47_fu_923        |    0    |    0    |    16   |
|          |        tmp_52_fu_962        |    0    |    0    |    16   |
|          |        tmp_54_fu_967        |    0    |    0    |    16   |
|          |        tmp_39_fu_1038       |    0    |    0    |    16   |
|          |   accResidual_0_V_fu_1044   |    0    |    0    |    16   |
|          |        tmp_45_fu_1063       |    0    |    0    |    16   |
|  select  |   accResidual_1_V_fu_1069   |    0    |    0    |    16   |
|          |        tmp_60_fu_1076       |    0    |    0    |    16   |
|          |        tmp_62_fu_1081       |    0    |    0    |    16   |
|          |        tmp_64_fu_1120       |    0    |    0    |    16   |
|          |        tmp_66_fu_1125       |    0    |    0    |    16   |
|          |        tmp_51_fu_1176       |    0    |    0    |    16   |
|          |   accResidual_2_V_fu_1182   |    0    |    0    |    16   |
|          |        tmp_57_fu_1201       |    0    |    0    |    16   |
|          |        tmp_59_fu_1207       |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_404         |    0    |    0    |    8    |
|          |       exitcond_fu_424       |    0    |    0    |    13   |
|          |         tmp_7_fu_439        |    0    |    0    |    18   |
|          |        tmp_13_fu_493        |    0    |    0    |    18   |
|          |        tmp_18_fu_508        |    0    |    0    |    18   |
|          |        tmp_16_fu_815        |    0    |    0    |    11   |
|   icmp   |      tmp_78_0_1_fu_835      |    0    |    0    |    11   |
|          |      tmp_78_0_2_fu_855      |    0    |    0    |    11   |
|          |      tmp_78_0_3_fu_898      |    0    |    0    |    11   |
|          |       tmp_78_1_fu_947       |    0    |    0    |    11   |
|          |      tmp_78_1_1_fu_991      |    0    |    0    |    11   |
|          |      tmp_78_1_2_fu_1105     |    0    |    0    |    11   |
|          |      tmp_78_1_3_fu_1149     |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp1_fu_522         |    0    |    0    |    2    |
|          |      p_Result_s_fu_528      |    0    |    0    |    2    |
|          |      p_Result_1_fu_547      |    0    |    0    |    2    |
|          |      p_Result_2_fu_566      |    0    |    0    |    2    |
|    xor   |      p_Result_3_fu_585      |    0    |    0    |    2    |
|          |         tmp5_fu_604         |    0    |    0    |    2    |
|          |      p_Result_4_fu_610      |    0    |    0    |    2    |
|          |      p_Result_5_fu_629      |    0    |    0    |    2    |
|          |      p_Result_6_fu_648      |    0    |    0    |    2    |
|          |      p_Result_7_fu_667      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |         grp_fu_1223         |    1    |    0    |    0    |
|          |         grp_fu_1230         |    1    |    0    |    0    |
|          |         grp_fu_1237         |    1    |    0    |    0    |
|    mul   |         grp_fu_1244         |    1    |    0    |    0    |
|          |         grp_fu_1250         |    1    |    0    |    0    |
|          |         grp_fu_1257         |    1    |    0    |    0    |
|          |         grp_fu_1264         |    1    |    0    |    0    |
|          |         grp_fu_1270         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   read   |       grp_read_fu_122       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_291_write_fu_128  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_s_fu_416        |    0    |    0    |    0    |
|   zext   |         tmp_8_fu_445        |    0    |    0    |    0    |
|          |        tmp_11_fu_486        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       tmp_1224_fu_450       |    0    |    0    |    0    |
|          |       tmp_1227_fu_800       |    0    |    0    |    0    |
|          |       tmp_1229_fu_803       |    0    |    0    |    0    |
|          |       tmp_1231_fu_806       |    0    |    0    |    0    |
|   trunc  |       tmp_1233_fu_860       |    0    |    0    |    0    |
|          |       tmp_1235_fu_863       |    0    |    0    |    0    |
|          |       tmp_1237_fu_866       |    0    |    0    |    0    |
|          |       tmp_1239_fu_1006      |    0    |    0    |    0    |
|          |       tmp_1241_fu_1009      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_36_cast_fu_460     |    0    |    0    |    0    |
|          |  agg_result_V_i_cast_fu_686 |    0    |    0    |    0    |
|          | agg_result_V_i3_cast_fu_696 |    0    |    0    |    0    |
|          | agg_result_V_i6_cast_fu_706 |    0    |    0    |    0    |
|          | agg_result_V_i9_cast_fu_716 |    0    |    0    |    0    |
|          | agg_result_V_i12_cas_fu_726 |    0    |    0    |    0    |
|          | agg_result_V_i15_cas_fu_736 |    0    |    0    |    0    |
|          | agg_result_V_i18_cas_fu_746 |    0    |    0    |    0    |
|          | agg_result_V_i21_cas_fu_756 |    0    |    0    |    0    |
|          |         r_V_1_fu_766        |    0    |    0    |    0    |
|          |        tmp_14_fu_773        |    0    |    0    |    0    |
|   sext   |       r_V_1_0_1_fu_777      |    0    |    0    |    0    |
|          |       r_V_1_0_2_fu_780      |    0    |    0    |    0    |
|          |       r_V_1_0_3_fu_783      |    0    |    0    |    0    |
|          |        r_V_1_1_fu_786       |    0    |    0    |    0    |
|          |       tmp_76_1_fu_793       |    0    |    0    |    0    |
|          |       r_V_1_1_1_fu_797      |    0    |    0    |    0    |
|          |       r_V_1_1_2_fu_809      |    0    |    0    |    0    |
|          |       r_V_1_1_3_fu_812      |    0    |    0    |    0    |
|          |    lhs_V_2_1_cast_fu_938    |    0    |    0    |    0    |
|          |   lhs_V_2_1_1_cast_fu_982   |    0    |    0    |    0    |
|          |   lhs_V_2_1_2_cast_fu_1096  |    0    |    0    |    0    |
|          |   lhs_V_2_1_3_cast_fu_1140  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|    shl   |       tmp_1225_fu_465       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_i_fu_533        |    0    |    0    |    0    |
|          |        tmp_i2_fu_552        |    0    |    0    |    0    |
|          |        tmp_i5_fu_571        |    0    |    0    |    0    |
|          |        tmp_i8_fu_590        |    0    |    0    |    0    |
|          |        tmp_i1_fu_615        |    0    |    0    |    0    |
|          |        tmp_i3_fu_634        |    0    |    0    |    0    |
|bitconcatenate|        tmp_i4_fu_653        |    0    |    0    |    0    |
|          |        tmp_i6_fu_672        |    0    |    0    |    0    |
|          |       lhs_V_2_1_fu_930      |    0    |    0    |    0    |
|          |      lhs_V_2_1_1_fu_974     |    0    |    0    |    0    |
|          |     lhs_V_2_1_2_fu_1088     |    0    |    0    |    0    |
|          |     lhs_V_2_1_3_fu_1132     |    0    |    0    |    0    |
|          |       tmp_V_8_fu_1214       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_1_fu_820        |    0    |    0    |    0    |
|          |        tmp_19_fu_840        |    0    |    0    |    0    |
|          |        tmp_26_fu_883        |    0    |    0    |    0    |
|partselect|        tmp_31_fu_903        |    0    |    0    |    0    |
|          |        tmp_37_fu_952        |    0    |    0    |    0    |
|          |        tmp_43_fu_996        |    0    |    0    |    0    |
|          |        tmp_49_fu_1110       |    0    |    0    |    0    |
|          |        tmp_55_fu_1154       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       tmp_1226_fu_869       |    0    |    0    |    0    |
|          |       tmp_1228_fu_876       |    0    |    0    |    0    |
|          |       tmp_1230_fu_1012      |    0    |    0    |    0    |
| bitselect|       tmp_1232_fu_1019      |    0    |    0    |    0    |
|          |       tmp_1234_fu_1026      |    0    |    0    |    0    |
|          |       tmp_1236_fu_1051      |    0    |    0    |    0    |
|          |       tmp_1238_fu_1164      |    0    |    0    |    0    |
|          |       tmp_1240_fu_1189      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    8    |    0    |   1265  |
|----------|-----------------------------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
|accPopCount_0_V|    1   |    0   |    0   |
|accPopCount_1_V|    1   |    0   |    0   |
|accPopCount_2_V|    1   |    0   |    0   |
|accPopCount_3_V|    1   |    0   |    0   |
|   inputBuf_V  |    1   |    0   |    0   |
+---------------+--------+--------+--------+
|     Total     |    5   |    0   |    0   |
+---------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|accPopCount_0_V_add_1_reg_1317|    1   |
| accPopCount_0_V_add_reg_1293 |    1   |
|accPopCount_1_V_add_1_reg_1323|    1   |
| accPopCount_1_V_add_reg_1299 |    1   |
|accPopCount_2_V_add_1_reg_1329|    1   |
| accPopCount_2_V_add_reg_1305 |    1   |
|accPopCount_3_V_add_1_reg_1335|    1   |
| accPopCount_3_V_add_reg_1311 |    1   |
|   accResidual_0_V_reg_1775   |   16   |
|   accResidual_1_V_reg_1780   |   16   |
|   accResidual_2_V_reg_1819   |   16   |
|   agg_result_V_i1_reg_1477   |    2   |
|   agg_result_V_i2_reg_1482   |    2   |
|   agg_result_V_i3_reg_1462   |    2   |
|   agg_result_V_i4_reg_1487   |    2   |
|   agg_result_V_i5_reg_1492   |    2   |
|   agg_result_V_i6_reg_1467   |    2   |
|   agg_result_V_i9_reg_1472   |    2   |
|    agg_result_V_i_reg_1457   |    2   |
|       exitcond_reg_1341      |    1   |
|          i5_reg_360          |   14   |
|          i_reg_1345          |   14   |
|       in_idx_1_reg_1280      |    2   |
|        in_idx_reg_337        |    2   |
|  inputBuf_V_addr_2_reg_1360  |   10   |
|   inputBuf_V_addr_reg_1354   |   10   |
|  inputBuf_V_load_1_reg_1441  |    1   |
|   inputBuf_V_load_reg_1377   |    1   |
|         nf_1_reg_371         |   32   |
|         nf_2_reg_1412        |   32   |
|          nf_reg_348          |   32   |
|        p_nf_1_reg_1452       |   32   |
|      r_V_1_0_1_reg_1550      |   40   |
|      r_V_1_0_2_reg_1555      |   40   |
|      r_V_1_0_3_reg_1560      |   40   |
|      r_V_1_1_1_reg_1578      |   40   |
|      r_V_1_1_2_reg_1616      |   40   |
|      r_V_1_1_3_reg_1621      |   40   |
|       r_V_1_1_reg_1565       |   40   |
|        r_V_1_reg_1537        |   40   |
|      r_V_3_0_1_reg_1594      |   40   |
|      r_V_3_0_2_reg_1605      |   40   |
|      r_V_3_0_3_reg_1663      |   40   |
|      r_V_3_1_1_reg_1684      |   40   |
|      r_V_3_1_2_reg_1755      |   40   |
|      r_V_3_1_3_reg_1765      |   40   |
|       r_V_3_1_reg_1674       |   40   |
|        r_V_3_reg_1583        |   40   |
|     ret_V_6_1_1_reg_1738     |   40   |
|     ret_V_6_1_2_reg_1785     |   40   |
|     ret_V_6_1_3_reg_1802     |   40   |
|      ret_V_6_1_reg_1721      |   40   |
|         rhs_V_reg_381        |    1   |
|        rhs_V_s_reg_390       |    1   |
|         sf_2_reg_1371        |   32   |
|          sf_reg_1285         |   32   |
|        tmp_10_reg_1366       |   32   |
|       tmp_1227_reg_1589      |    8   |
|       tmp_1229_reg_1600      |    8   |
|       tmp_1231_reg_1611      |    8   |
|       tmp_1233_reg_1669      |    8   |
|       tmp_1235_reg_1679      |    8   |
|       tmp_1237_reg_1689      |    8   |
|       tmp_1239_reg_1760      |    8   |
|       tmp_1241_reg_1770      |    8   |
|        tmp_12_reg_1497       |   16   |
|        tmp_13_reg_1408       |    1   |
|        tmp_14_reg_1542       |   40   |
|        tmp_16_reg_1626       |    1   |
|        tmp_19_reg_1647       |   16   |
|        tmp_1_reg_1631        |   16   |
|        tmp_20_reg_1653       |   16   |
|        tmp_26_reg_1694       |   16   |
|        tmp_27_reg_1700       |   16   |
|        tmp_2_reg_1637        |   16   |
|        tmp_31_reg_1710       |   16   |
|        tmp_32_reg_1716       |   16   |
|        tmp_37_reg_1731       |   16   |
|        tmp_43_reg_1748       |   16   |
|        tmp_49_reg_1795       |   16   |
|        tmp_55_reg_1812       |   16   |
|        tmp_59_reg_1824       |   16   |
|      tmp_73_0_1_reg_1502     |   16   |
|      tmp_73_0_2_reg_1507     |   16   |
|      tmp_73_0_3_reg_1512     |   16   |
|      tmp_73_1_1_reg_1522     |   16   |
|      tmp_73_1_2_reg_1527     |   16   |
|      tmp_73_1_3_reg_1532     |   16   |
|       tmp_73_1_reg_1517      |   16   |
|       tmp_76_1_reg_1570      |   40   |
|      tmp_78_0_1_reg_1642     |    1   |
|      tmp_78_0_2_reg_1658     |    1   |
|      tmp_78_0_3_reg_1705     |    1   |
|      tmp_78_1_1_reg_1743     |    1   |
|      tmp_78_1_2_reg_1790     |    1   |
|      tmp_78_1_3_reg_1807     |    1   |
|       tmp_78_1_reg_1726      |    1   |
|        tmp_7_reg_1350        |    1   |
|       tmp_V_20_reg_1446      |    1   |
|        tmp_V_reg_1382        |    1   |
|         tmp_reg_1276         |    1   |
|  weightMem_0_V_addr_reg_1388 |   13   |
|  weightMem_0_V_load_reg_1417 |    1   |
|  weightMem_1_V_addr_reg_1393 |   13   |
|  weightMem_1_V_load_reg_1423 |    1   |
|  weightMem_2_V_addr_reg_1398 |   13   |
|  weightMem_2_V_load_reg_1429 |    1   |
|  weightMem_3_V_addr_reg_1403 |   13   |
|  weightMem_3_V_load_reg_1435 |    1   |
+------------------------------+--------+
|             Total            |  1702  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_141 |  p0  |   3  |   1  |    3   ||    15   |
| grp_access_fu_141 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_141 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_141 |  p4  |   2  |   1  |    2   ||    9    |
| grp_access_fu_154 |  p0  |   3  |   1  |    3   ||    15   |
| grp_access_fu_154 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_154 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_154 |  p4  |   2  |   1  |    2   ||    9    |
| grp_access_fu_167 |  p0  |   3  |   1  |    3   ||    15   |
| grp_access_fu_167 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_167 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_167 |  p4  |   2  |   1  |    2   ||    9    |
| grp_access_fu_180 |  p0  |   3  |   1  |    3   ||    15   |
| grp_access_fu_180 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_180 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_180 |  p4  |   2  |   1  |    2   ||    9    |
| grp_access_fu_255 |  p0  |   3  |  10  |   30   ||    15   |
| grp_access_fu_255 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_255 |  p4  |   2  |  10  |   20   ||    9    |
| grp_access_fu_268 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_281 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_294 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_307 |  p0  |   2  |  13  |   26   ||    9    |
|     nf_reg_348    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_1223    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1223    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1230    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1230    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1237    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1237    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1244    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1250    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1250    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1257    |  p0  |   2  |  24  |   48   ||    9    |
|    grp_fu_1257    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1264    |  p1  |   2  |  16  |   32   ||    9    |
|    grp_fu_1270    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   862  || 65.6817 ||   363   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |    -   |    0   |  1265  |
|   Memory  |    5   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   65   |    -   |   363  |
|  Register |    -   |    -   |    -   |  1702  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |    8   |   65   |  1702  |  1628  |
+-----------+--------+--------+--------+--------+--------+
