Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/ise/ise/ProjectsLAST/TB_CPU_isim_beh.exe -prj /home/ise/ise/ProjectsLAST/TB_CPU_beh.prj work.TB_CPU work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/ise/ProjectsLAST/ROM.v" into library work
Analyzing Verilog file "/home/ise/ise/ProjectsLAST/Register_8bits.v" into library work
Analyzing Verilog file "/home/ise/ise/ProjectsLAST/PC.v" into library work
Analyzing Verilog file "/home/ise/ise/ProjectsLAST/mux2to1.v" into library work
Analyzing Verilog file "/home/ise/ise/ProjectsLAST/JSM.v" into library work
Analyzing Verilog file "/home/ise/ise/ProjectsLAST/IR.v" into library work
Analyzing Verilog file "/home/ise/ise/ProjectsLAST/incrementPC.v" into library work
Analyzing Verilog file "/home/ise/ise/ProjectsLAST/ALU.v" into library work
Analyzing Verilog file "/home/ise/ise/ProjectsLAST/Datapath.v" into library work
Analyzing Verilog file "/home/ise/ise/ProjectsLAST/Control_Unit.v" into library work
WARNING:HDLCompiler:751 - "/home/ise/ise/ProjectsLAST/Control_Unit.v" Line 19: Redeclaration of ansi port IR_CU is not allowed
Analyzing Verilog file "/home/ise/ise/ProjectsLAST/Complete_CPU.v" into library work
Analyzing Verilog file "/home/ise/ise/ProjectsLAST/tb_CPU.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/home/ise/ise/ProjectsLAST/tb_CPU.v" Line 18: Port cout is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/ise/ise/ProjectsLAST/Complete_CPU.v" Line 23: Port ANSload is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 95060 KB
Fuse CPU Usage: 790 ms
Compiling module ControlUnit
Compiling module mux2to1_8bits
Compiling module Register_8bits
Compiling module ALU
Compiling module IR
Compiling module JSM
Compiling module PC
Compiling module incrementPC
Compiling module ROM
Compiling module Datapath
Compiling module CompleteCPU
Compiling module TB_CPU
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 13 Verilog Units
Built simulation executable /home/ise/ise/ProjectsLAST/TB_CPU_isim_beh.exe
Fuse Memory Usage: 98264 KB
Fuse CPU Usage: 840 ms
GCC CPU Usage: 360 ms
