INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DLD-LABS/Lab1-Intro/Lab1-Intro.srcs/sources_1/new/and4gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and4gate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DLD-LABS/Lab1-Intro/Lab1-Intro.srcs/sources_1/new/andgate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/DLD-LABS/Lab1-Intro/Lab1-Intro.srcs/sim_1/new/tb_and4gate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_and4gate
