<div class="pdf-content"><!--page-1--><div id="page-1" class="pdf-page" new_para_start="None" new_para_end="None"><p id="page-1-paragraph-1" class="pdf-paragraph page-1">RM0008<span class="pdf-span" style="margin-left: 302px;">Analog-to-digital converter (ADC)</span></p><p id="page-1-paragraph-2" class="pdf-paragraph page-1">11.12<span class="pdf-span" style="margin-left: 57px;">ADC registers</span></p><p id="page-1-paragraph-3" class="pdf-paragraph page-1">Refer to Section2.2 on page 45 for a list of abbreviations used in register descriptions.The peripheral registers have to be accessed by words (32-bit).</p><p id="page-1-paragraph-4" class="pdf-paragraph page-1">11.12.1ADC status register (ADC_SR)</p><p id="page-1-paragraph-5" class="pdf-paragraph page-1">Address ofset: 0x00</p><p id="page-1-paragraph-6" class="pdf-paragraph page-1">Reset value: 0x0000 0000</p><p id="page-1-paragraph-7" class="pdf-paragraph page-1">31<span class="pdf-span" style="margin-left: 28px;">30</span><span class="pdf-span" style="margin-left: 28px;">29</span><span class="pdf-span" style="margin-left: 28px;">28</span><span class="pdf-span" style="margin-left: 28px;">27</span><span class="pdf-span" style="margin-left: 28px;">26</span><span class="pdf-span" style="margin-left: 29px;">25</span><span class="pdf-span" style="margin-left: 30px;">24</span><span class="pdf-span" style="margin-left: 30px;">23</span><span class="pdf-span" style="margin-left: 29px;">22</span><span class="pdf-span" style="margin-left: 29px;">21</span><span class="pdf-span" style="margin-left: 29px;">20</span><span class="pdf-span" style="margin-left: 29px;">19</span><span class="pdf-span" style="margin-left: 29px;">18</span><span class="pdf-span" style="margin-left: 29px;">17</span><span class="pdf-span" style="margin-left: 30px;">16</span></p><p id="page-1-paragraph-8" class="pdf-paragraph page-1" align="center">Reserved</p><p id="page-1-paragraph-9" class="pdf-paragraph page-1">15<span class="pdf-span" style="margin-left: 28px;">14</span><span class="pdf-span" style="margin-left: 28px;">13</span><span class="pdf-span" style="margin-left: 28px;">12</span><span class="pdf-span" style="margin-left: 28px;">11</span><span class="pdf-span" style="margin-left: 28px;">10</span><span class="pdf-span" style="margin-left: 31px;">9</span><span class="pdf-span" style="margin-left: 30px;">8</span><span class="pdf-span" style="margin-left: 29px;">7</span><span class="pdf-span" style="margin-left: 29px;">6</span><span class="pdf-span" style="margin-left: 29px;">5</span><span class="pdf-span" style="margin-left: 29px;">4</span><span class="pdf-span" style="margin-left: 29px;">3</span><span class="pdf-span" style="margin-left: 29px;">2</span><span class="pdf-span" style="margin-left: 30px;">1</span><span class="pdf-span" style="margin-left: 30px;">0</span></p><table id="page-1-table-1" class="pdf-table page-1"><tr><td rowspan="2">Reserved</td><td>STRT</td><td>JSTRT</td><td>JEOC</td><td>EOC</td><td>AWD</td></tr><tr><td>rc_w0</td><td>rc_w0</td><td>rc_w0</td><td>rc_w0</td><td>rc_w0</td></tr></table><p id="page-1-paragraph-10" class="pdf-paragraph page-1">Bits 31:5Reserved, must be kept at reset value.</p><p id="page-1-paragraph-11" class="pdf-paragraph page-1">Bit 4STRT: Regular channel Start flag</p><p id="page-1-paragraph-12" class="pdf-paragraph page-1" align="right" style="margin-left: 38px;">This bit is set by hardware when regular channel conversion starts. It is cleared by software.</p><p id="page-1-paragraph-13" class="pdf-paragraph page-1" align="right" style="margin-left: 38px;">0: No regular channel conversion started</p><p id="page-1-paragraph-14" class="pdf-paragraph page-1" align="right" style="margin-left: 38px;">1: Regular channel conversion has started</p><p id="page-1-paragraph-15" class="pdf-paragraph page-1">Bit 3JSTRT: Injected channel Start flag</p><p id="page-1-paragraph-16" class="pdf-paragraph page-1" align="right" style="margin-left: 38px;">This bit is set by hardware when injected channel group conversion starts. It is cleared bysoftware.</p><p id="page-1-paragraph-17" class="pdf-paragraph page-1" align="right" style="margin-left: 38px;">0: No injected group conversion started</p><p id="page-1-paragraph-18" class="pdf-paragraph page-1" align="right" style="margin-left: 38px;">1: Injected group conversion has started</p><p id="page-1-paragraph-19" class="pdf-paragraph page-1">Bit 2JEOC: Injected channel end of conversion</p><p id="page-1-paragraph-20" class="pdf-paragraph page-1" align="right" style="margin-left: 38px;">This bit is set by hardware at the end of al injected group channel conversion. It is clearedby software.</p><p id="page-1-paragraph-21" class="pdf-paragraph page-1" align="right" style="margin-left: 38px;">0: Conversion is not complete</p><p id="page-1-paragraph-22" class="pdf-paragraph page-1" align="right" style="margin-left: 38px;">1: Conversion complete</p><p id="page-1-paragraph-23" class="pdf-paragraph page-1">Bit 1EOC: End of conversion</p><p id="page-1-paragraph-24" class="pdf-paragraph page-1" align="right" style="margin-left: 38px;">This bit is set by hardware at the end of a group channel conversion (regular or injected). It iscleared by software or by reading the ADC_DR.</p><p id="page-1-paragraph-25" class="pdf-paragraph page-1" align="right" style="margin-left: 38px;">0: Conversion is not complete</p><p id="page-1-paragraph-26" class="pdf-paragraph page-1" align="right" style="margin-left: 38px;">1: Conversion complete</p><p id="page-1-paragraph-27" class="pdf-paragraph page-1">Bit 0AWD: Analog watchdog flag</p><p id="page-1-paragraph-28" class="pdf-paragraph page-1" align="right" style="margin-left: 38px;">This bit is set by hardware when the converted voltage crosses the values programmed inthe ADC_LTR and ADC_HTR registers. It is cleared by software.</p><p id="page-1-paragraph-29" class="pdf-paragraph page-1" align="right" style="margin-left: 38px;">0: No Analog watchdog event occured</p><p id="page-1-paragraph-30" class="pdf-paragraph page-1" align="right" style="margin-left: 38px;">1: Analog watchdog event occured</p><p id="page-1-paragraph-31" class="pdf-paragraph page-1" align="center">RM0008 Rev 21<span class="pdf-span" style="margin-left: 226px;">237/1136</span></p><p id="page-1-paragraph-32" class="pdf-paragraph page-1" style="align: left; margin-left: 427px;">253</p></div><!--page-2--><div id="page-2" class="pdf-page" new_para_start="None" new_para_end="None"><p id="page-2-paragraph-1" class="pdf-paragraph page-2">Analog-to-digital converter (ADC)<span class="pdf-span" style="margin-left: 423px;">RM0008</span></p><p id="page-2-paragraph-2" class="pdf-paragraph page-2">11.12.2ADC control register 1 (ADC_CR1)</p><p id="page-2-paragraph-3" class="pdf-paragraph page-2">Address ofset: 0x04</p><p id="page-2-paragraph-4" class="pdf-paragraph page-2">Reset value: 0x0000 0000</p><p id="page-2-paragraph-5" class="pdf-paragraph page-2">31<span class="pdf-span" style="margin-left: 27px;">30</span><span class="pdf-span" style="margin-left: 27px;">29</span><span class="pdf-span" style="margin-left: 28px;">28</span><span class="pdf-span" style="margin-left: 29px;">27</span><span class="pdf-span" style="margin-left: 29px;">26</span><span class="pdf-span" style="margin-left: 29px;">25</span><span class="pdf-span" style="margin-left: 30px;">24</span><span class="pdf-span" style="margin-left: 30px;">23</span><span class="pdf-span" style="margin-left: 30px;">22</span><span class="pdf-span" style="margin-left: 30px;">21</span><span class="pdf-span" style="margin-left: 29px;">20</span><span class="pdf-span" style="margin-left: 29px;">19</span><span class="pdf-span" style="margin-left: 29px;">18</span><span class="pdf-span" style="margin-left: 29px;">17</span><span class="pdf-span" style="margin-left: 29px;">16</span></p><table id="page-2-table-1" class="pdf-table page-2"><tr><td rowspan="2">Reserved</td><td>AWDE<br>N</td><td>JAWDE<br>N</td><td rowspan="2">Reserved</td><td colspan="4">DUALMOD[3:0]</td></tr><tr><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td></tr></table><p id="page-2-paragraph-6" class="pdf-paragraph page-2">15<span class="pdf-span" style="margin-left: 27px;">14</span><span class="pdf-span" style="margin-left: 27px;">13</span><span class="pdf-span" style="margin-left: 28px;">12</span><span class="pdf-span" style="margin-left: 29px;">11</span><span class="pdf-span" style="margin-left: 28px;">10</span><span class="pdf-span" style="margin-left: 31px;">9</span><span class="pdf-span" style="margin-left: 30px;">8</span><span class="pdf-span" style="margin-left: 29px;">7</span><span class="pdf-span" style="margin-left: 30px;">6</span><span class="pdf-span" style="margin-left: 30px;">5</span><span class="pdf-span" style="margin-left: 29px;">4</span><span class="pdf-span" style="margin-left: 29px;">3</span><span class="pdf-span" style="margin-left: 29px;">2</span><span class="pdf-span" style="margin-left: 29px;">1</span><span class="pdf-span" style="margin-left: 29px;">0</span></p><table id="page-2-table-2" class="pdf-table page-2"><tr><td colspan="3">DISCNUM[2:0]</td><td>JDISCE<br>N</td><td>DISC <br>EN</td><td>JAUTO</td><td>AWD <br>SGL</td><td>SCAN</td><td>JEOC <br>IE</td><td>AWDIE</td><td>EOCIE</td><td colspan="5">AWDCH[4:0]</td></tr><tr><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td></tr></table><p id="page-2-paragraph-7" class="pdf-paragraph page-2">Bits 31:24Reserved, must be kept at reset value.</p><p id="page-2-paragraph-8" class="pdf-paragraph page-2">Bit 23AWDEN: Analog watchdog enable on regular channels</p><p id="page-2-paragraph-9" class="pdf-paragraph page-2" style="margin-left: 38px;">This bit is set/reset by software.</p><p id="page-2-paragraph-10" class="pdf-paragraph page-2" style="margin-left: 38px;">0: Analog watchdog disabled on regular channels</p><p id="page-2-paragraph-11" class="pdf-paragraph page-2" style="margin-left: 38px;">1: Analog watchdog enabled on regular channels</p><p id="page-2-paragraph-12" class="pdf-paragraph page-2">Bit 22JAWDEN: Analog watchdog enable on injected channels</p><p id="page-2-paragraph-13" class="pdf-paragraph page-2" style="margin-left: 38px;">This bit is set/reset by software.</p><p id="page-2-paragraph-14" class="pdf-paragraph page-2" style="margin-left: 38px;">0: Analog watchdog disabled on injected channels</p><p id="page-2-paragraph-15" class="pdf-paragraph page-2" style="margin-left: 38px;">1: Analog watchdog enabled on injected channels</p><p id="page-2-paragraph-16" class="pdf-paragraph page-2">Bits 21:20Reserved, must be kept at reset value.</p><p id="page-2-paragraph-17" class="pdf-paragraph page-2">Bits 19:16DUALMOD[3:0]: Dual mode selection</p><p id="page-2-paragraph-18" class="pdf-paragraph page-2" style="margin-left: 38px;">These bits are writen by software to select the operating mode.</p><p id="page-2-paragraph-19" class="pdf-paragraph page-2" style="margin-left: 38px;">0000: Independent mode.</p><p id="page-2-paragraph-20" class="pdf-paragraph page-2" align="center">0001: Combined regular simultaneous + injected simultaneous mode</p><p id="page-2-paragraph-21" class="pdf-paragraph page-2" style="margin-left: 38px;">0010: Combined regular simultaneous + alternate trigger mode</p><p id="page-2-paragraph-22" class="pdf-paragraph page-2" style="margin-left: 38px;">0011: Combined injected simultaneous + fast interleaved mode</p><p id="page-2-paragraph-23" class="pdf-paragraph page-2" align="center">0100: Combined injected simultaneous + slow Interleaved mode</p><p id="page-2-paragraph-24" class="pdf-paragraph page-2" style="margin-left: 38px;">0101: Injected simultaneous mode only</p><p id="page-2-paragraph-25" class="pdf-paragraph page-2" style="margin-left: 38px;">0110: Regular simultaneous mode only</p><p id="page-2-paragraph-26" class="pdf-paragraph page-2" style="margin-left: 38px;">0111: Fast interleaved mode only</p><p id="page-2-paragraph-27" class="pdf-paragraph page-2" style="margin-left: 38px;">1000: Slow interleaved mode only</p><p id="page-2-paragraph-28" class="pdf-paragraph page-2" style="margin-left: 38px;">1001: Alternate trigger mode only</p><p id="page-2-paragraph-29" class="pdf-paragraph page-2">Note:These bits are reserved in ADC2 and ADC3.</p><p id="page-2-paragraph-30" class="pdf-paragraph page-2" align="right" style="margin-left: 57px;">In dual mode, a change of channel configuration generates a restart that can produce a</p><p id="page-2-paragraph-31" class="pdf-paragraph page-2" align="right" style="margin-left: 57px;">loss of synchronization. It is recommended to disable dual mode before anyconfiguration change.</p><p id="page-2-paragraph-32" class="pdf-paragraph page-2">Bits 15:13 DISCNUM[2:0]: Discontinuous mode channel count</p><p id="page-2-paragraph-33" class="pdf-paragraph page-2" align="right" style="margin-left: 38px;">These bits are writen by software to define the number of regular channels to be converted</p><p id="page-2-paragraph-34" class="pdf-paragraph page-2" align="right" style="margin-left: 38px;">in discontinuous mode, after receiving an external trigger.</p><p id="page-2-paragraph-35" class="pdf-paragraph page-2" align="right" style="margin-left: 38px;">000: 1 channel</p><p id="page-2-paragraph-36" class="pdf-paragraph page-2" align="right" style="margin-left: 38px;">001: 2 channels</p><p id="page-2-paragraph-37" class="pdf-paragraph page-2" align="right" style="margin-left: 38px;">.</p><p id="page-2-paragraph-38" class="pdf-paragraph page-2" align="right" style="margin-left: 38px;">111: 8 channels</p><p id="page-2-paragraph-39" class="pdf-paragraph page-2">238/1136<span class="pdf-span" style="margin-left: 198px;">RM0008 Rev 21</span></p></div><!--page-3--><div id="page-3" class="pdf-page" new_para_start="None" new_para_end="None"><p id="page-3-paragraph-1" class="pdf-paragraph page-3">RM0008<span class="pdf-span" style="margin-left: 302px;">Analog-to-digital converter (ADC)</span></p><p id="page-3-paragraph-2" class="pdf-paragraph page-3">Bit 12JDISCEN: Discontinuous mode on injected channels</p><p id="page-3-paragraph-3" class="pdf-paragraph page-3">This bit set and cleared by software to enable/disable discontinuous mode on injected groupchannels</p><p id="page-3-paragraph-4" class="pdf-paragraph page-3">0: Discontinuous mode on injected channels disabled</p><p id="page-3-paragraph-5" class="pdf-paragraph page-3">1: Discontinuous mode on injected channels enabled</p><p id="page-3-paragraph-6" class="pdf-paragraph page-3">Bit 11DISCEN: Discontinuous mode on regular channels</p><p id="page-3-paragraph-7" class="pdf-paragraph page-3">This bit set and cleared by software to enable/disable Discontinuous mode on regularchannels.</p><p id="page-3-paragraph-8" class="pdf-paragraph page-3">0: Discontinuous mode on regular channels disabled</p><p id="page-3-paragraph-9" class="pdf-paragraph page-3">1: Discontinuous mode on regular channels enabled</p><p id="page-3-paragraph-10" class="pdf-paragraph page-3">Bit 10JAUTO: Automatic Injected Group conversion</p><p id="page-3-paragraph-11" class="pdf-paragraph page-3">This bit set and cleared by software to enable/disable automatic injected group conversionafter regular group conversion.</p><p id="page-3-paragraph-12" class="pdf-paragraph page-3">0: Automatic injected group conversion disabled</p><p id="page-3-paragraph-13" class="pdf-paragraph page-3">1: Automatic injected group conversion enabled</p><p id="page-3-paragraph-14" class="pdf-paragraph page-3">Bit 9AWDSGL: Enable the watchdog on a single channel in scan mode</p><p id="page-3-paragraph-15" class="pdf-paragraph page-3">This bit set and cleared by software to enable/disable the analog watchdog on the channelidentified by the AWDCH[4:0] bits.</p><p id="page-3-paragraph-16" class="pdf-paragraph page-3">0: Analog watchdog enabled on al channels</p><p id="page-3-paragraph-17" class="pdf-paragraph page-3">1: Analog watchdog enabled on a single channel</p><p id="page-3-paragraph-18" class="pdf-paragraph page-3">Bit 8SCAN: Scan mode</p><p id="page-3-paragraph-19" class="pdf-paragraph page-3">This bit is set and cleared by software to enable/disable Scan mode. In Scan mode, theinputs selected through the ADC_SQRx or ADC_JSQRx registers are converted.0: Scan mode disabled</p><p id="page-3-paragraph-20" class="pdf-paragraph page-3">1: Scan mode enabled</p><p id="page-3-paragraph-21" class="pdf-paragraph page-3">Note:An EOC or JEOC interupt is generated only on the end of conversion of the last</p><p id="page-3-paragraph-22" class="pdf-paragraph page-3" align="center">channel if the coresponding EOCIE or JEOCIE bit is set</p><p id="page-3-paragraph-23" class="pdf-paragraph page-3">Bit 7JEOCIE: Interupt enable for injected channels</p><p id="page-3-paragraph-24" class="pdf-paragraph page-3">This bit is set and cleared by software to enable/disable the end of conversion interupt forinjected channels.</p><p id="page-3-paragraph-25" class="pdf-paragraph page-3">0: JEOC interupt disabled</p><p id="page-3-paragraph-26" class="pdf-paragraph page-3">1: JEOC interupt enabled. An interupt is generated when the JEOC bit is set.</p><p id="page-3-paragraph-27" class="pdf-paragraph page-3" align="center">RM0008 Rev 21<span class="pdf-span" style="margin-left: 226px;">239/1136</span></p><p id="page-3-paragraph-28" class="pdf-paragraph page-3" style="align: left; margin-left: 390px;">253</p></div><!--page-4--><div id="page-4" class="pdf-page" new_para_start="None" new_para_end="None"><p id="page-4-paragraph-1" class="pdf-paragraph page-4">Analog-to-digital converter (ADC)<span class="pdf-span" style="margin-left: 423px;">RM0008</span></p><p id="page-4-paragraph-2" class="pdf-paragraph page-4">Bit 6AWDIE: Analog watchdog interupt enable</p><p id="page-4-paragraph-3" class="pdf-paragraph page-4">This bit is set and cleared by software to enable/disable the analog watchdog interupt.0: Analog watchdog interupt disabled</p><p id="page-4-paragraph-4" class="pdf-paragraph page-4">1: Analog watchdog interupt enabled</p><p id="page-4-paragraph-5" class="pdf-paragraph page-4">Bit 5EOCIE: Interupt enable for EOC</p><p id="page-4-paragraph-6" class="pdf-paragraph page-4">This bit is set and cleared by software to enable/disable the End of Conversion interupt.0: EOC interupt disabled</p><p id="page-4-paragraph-7" class="pdf-paragraph page-4">1: EOC interupt enabled. An interupt is generated when the EOC bit is set.</p><p id="page-4-paragraph-8" class="pdf-paragraph page-4">Bits 4:0AWDCH[4:0]: Analog watchdog channel select bits</p><p id="page-4-paragraph-9" class="pdf-paragraph page-4">These bits are set and cleared by software. They select the input channel to be guarded bythe Analog watchdog.</p><p id="page-4-paragraph-10" class="pdf-paragraph page-4">00000: ADC analog Channel0</p><p id="page-4-paragraph-11" class="pdf-paragraph page-4">00001: ADC analog Channel1</p><p id="page-4-paragraph-12" class="pdf-paragraph page-4">.</p><p id="page-4-paragraph-13" class="pdf-paragraph page-4">01111: ADC analog Channel15</p><p id="page-4-paragraph-14" class="pdf-paragraph page-4">10000: ADC analog Channel16</p><p id="page-4-paragraph-15" class="pdf-paragraph page-4">10001: ADC analog Channel17</p><p id="page-4-paragraph-16" class="pdf-paragraph page-4">Other values: reserved.</p><p id="page-4-paragraph-17" class="pdf-paragraph page-4">Note:ADC1 analog Channel16 and Channel17 are internaly connected to the temperature</p><p id="page-4-paragraph-18" class="pdf-paragraph page-4">sensor and to V<span class="pdf-span" style="margin-left: 89px;">, respectively.</span><span class="pdf-span" style="margin-left: -26px;">REFINT</span></p><p id="page-4-paragraph-19" class="pdf-paragraph page-4">ADC2 analog inputs Channel16 and Channel17 are internaly connected to V.SS</p><p id="page-4-paragraph-20" class="pdf-paragraph page-4">ADC3 analog inputs Channel9, Channel14, Channel15, Channel16 and Channel17 are</p><p id="page-4-paragraph-21" class="pdf-paragraph page-4">connected to V.SS</p><p id="page-4-paragraph-22" class="pdf-paragraph page-4">11.12.3ADC control register 2 (ADC_CR2)</p><p id="page-4-paragraph-23" class="pdf-paragraph page-4">Address ofset: 0x08</p><p id="page-4-paragraph-24" class="pdf-paragraph page-4">Reset value: 0x0000 0000</p><p id="page-4-paragraph-25" class="pdf-paragraph page-4">31<span class="pdf-span" style="margin-left: 28px;">30</span><span class="pdf-span" style="margin-left: 28px;">29</span><span class="pdf-span" style="margin-left: 28px;">28</span><span class="pdf-span" style="margin-left: 28px;">27</span><span class="pdf-span" style="margin-left: 28px;">26</span><span class="pdf-span" style="margin-left: 29px;">25</span><span class="pdf-span" style="margin-left: 30px;">24</span><span class="pdf-span" style="margin-left: 30px;">23</span><span class="pdf-span" style="margin-left: 29px;">22</span><span class="pdf-span" style="margin-left: 30px;">21</span><span class="pdf-span" style="margin-left: 29px;">20</span><span class="pdf-span" style="margin-left: 28px;">19</span><span class="pdf-span" style="margin-left: 29px;">18</span><span class="pdf-span" style="margin-left: 29px;">17</span><span class="pdf-span" style="margin-left: 30px;">16</span></p><table id="page-4-table-1" class="pdf-table page-4"><tr><td rowspan="2">Reserved</td><td>TSVRE<br>FE</td><td>SWSTA<br>RT</td><td>JSWST<br>ART</td><td>EXTTR<br>IG</td><td colspan="3">EXTSEL[2:0]</td><td>Res.</td></tr><tr><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td></td></tr></table><p id="page-4-paragraph-26" class="pdf-paragraph page-4">15<span class="pdf-span" style="margin-left: 28px;">14</span><span class="pdf-span" style="margin-left: 28px;">13</span><span class="pdf-span" style="margin-left: 28px;">12</span><span class="pdf-span" style="margin-left: 28px;">11</span><span class="pdf-span" style="margin-left: 28px;">10</span><span class="pdf-span" style="margin-left: 31px;">9</span><span class="pdf-span" style="margin-left: 30px;">8</span><span class="pdf-span" style="margin-left: 29px;">7</span><span class="pdf-span" style="margin-left: 29px;">6</span><span class="pdf-span" style="margin-left: 30px;">5</span><span class="pdf-span" style="margin-left: 29px;">4</span><span class="pdf-span" style="margin-left: 28px;">3</span><span class="pdf-span" style="margin-left: 29px;">2</span><span class="pdf-span" style="margin-left: 30px;">1</span><span class="pdf-span" style="margin-left: 30px;">0</span></p><table id="page-4-table-2" class="pdf-table page-4"><tr><td>JEXTT<br>RIG</td><td colspan="3">JEXTSEL[2:0]</td><td>ALIGN</td><td>Reserved</td><td>DMA</td><td rowspan="2">Reserved</td><td>RST <br>CAL</td><td>CAL</td><td>CONT</td><td>ADON</td></tr><tr><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>Res.</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td></tr></table><p id="page-4-paragraph-27" class="pdf-paragraph page-4">240/1136<span class="pdf-span" style="margin-left: 198px;">RM0008 Rev 21</span></p></div><!--page-5--><div id="page-5" class="pdf-page" new_para_start="None" new_para_end="None"><p id="page-5-paragraph-1" class="pdf-paragraph page-5">RM0008<span class="pdf-span" style="margin-left: 302px;">Analog-to-digital converter (ADC)</span></p><p id="page-5-paragraph-2" class="pdf-paragraph page-5">Bits 31:24Reserved, must be kept at reset value.</p><p id="page-5-paragraph-3" class="pdf-paragraph page-5">Bit 23TSVREFE: Temperature sensor and V<span class="pdf-span" style="margin-left: 207px;">enable</span>REFINT</p><p id="page-5-paragraph-4" class="pdf-paragraph page-5" align="right" style="margin-left: 38px;">This bit is set and cleared by software to enable/disable the temperature sensor and VREFINTchannel. In devices with dual ADCs this bit is present only in ADC1.</p><p id="page-5-paragraph-5" class="pdf-paragraph page-5" align="right" style="margin-left: 38px;">0: Temperature sensor and V<span class="pdf-span" style="margin-left: 142px;">channel disabled</span><span class="pdf-span" style="margin-left: -26px;">REFINT</span></p><p id="page-5-paragraph-6" class="pdf-paragraph page-5" align="right" style="margin-left: 38px;">1: Temperature sensor and V<span class="pdf-span" style="margin-left: 142px;">channel enabled</span><span class="pdf-span" style="margin-left: -26px;">REFINT</span></p><p id="page-5-paragraph-7" class="pdf-paragraph page-5">Bit 22SWSTART: Start conversion of regular channels</p><p id="page-5-paragraph-8" class="pdf-paragraph page-5" align="right" style="margin-left: 38px;">This bit is set by software to start conversion and cleared by hardware as soon as</p><p id="page-5-paragraph-9" class="pdf-paragraph page-5" align="right" style="margin-left: 38px;">conversion starts. It starts a conversion of a group of regular channels if SWSTART isselected as trigger event by the EXTSEL[2:0] bits.</p><p id="page-5-paragraph-10" class="pdf-paragraph page-5" align="right" style="margin-left: 38px;">0: Reset state</p><p id="page-5-paragraph-11" class="pdf-paragraph page-5" align="right" style="margin-left: 38px;">1: Starts conversion of regular channels</p><p id="page-5-paragraph-12" class="pdf-paragraph page-5">Bit 21JSWSTART: Start conversion of injected channels</p><p id="page-5-paragraph-13" class="pdf-paragraph page-5" align="right" style="margin-left: 38px;">This bit is set by software and cleared by software or by hardware as soon as the conversion</p><p id="page-5-paragraph-14" class="pdf-paragraph page-5" align="right" style="margin-left: 38px;">starts. It starts a conversion of a group of injected channels (if JSWSTART is selected astrigger event by the JEXTSEL[2:0] bits.</p><p id="page-5-paragraph-15" class="pdf-paragraph page-5" align="right" style="margin-left: 38px;">0: Reset state</p><p id="page-5-paragraph-16" class="pdf-paragraph page-5" align="right" style="margin-left: 38px;">1: Starts conversion of injected channels</p><p id="page-5-paragraph-17" class="pdf-paragraph page-5">Bit 20EXTTRIG: External trigger conversion mode for regular channels</p><p id="page-5-paragraph-18" class="pdf-paragraph page-5" align="right" style="margin-left: 38px;">This bit is set and cleared by software to enable/disable the external trigger used to startconversion of a regular channel group.</p><p id="page-5-paragraph-19" class="pdf-paragraph page-5" align="right" style="margin-left: 38px;">0: Conversion on external event disabled</p><p id="page-5-paragraph-20" class="pdf-paragraph page-5" align="right" style="margin-left: 38px;">1: Conversion on external event enabled</p><p id="page-5-paragraph-21" class="pdf-paragraph page-5">Bits 19:17EXTSEL[2:0]: External event select for regular group</p><p id="page-5-paragraph-22" class="pdf-paragraph page-5" align="right" style="margin-left: 38px;">These bits select the external event used to trigger the start of conversion of a regular group:</p><p id="page-5-paragraph-23" class="pdf-paragraph page-5" align="right" style="margin-left: 38px;">For ADC1 and ADC2, the assigned triggers are:</p><p id="page-5-paragraph-24" class="pdf-paragraph page-5" align="right" style="margin-left: 38px;">000: Timer 1 CC1 event</p><p id="page-5-paragraph-25" class="pdf-paragraph page-5" align="right" style="margin-left: 38px;">001: Timer 1 CC2 event</p><p id="page-5-paragraph-26" class="pdf-paragraph page-5" align="right" style="margin-left: 38px;">010: Timer 1 CC3 event</p><p id="page-5-paragraph-27" class="pdf-paragraph page-5" align="right" style="margin-left: 38px;">011: Timer 2 CC2 event</p><p id="page-5-paragraph-28" class="pdf-paragraph page-5" align="right" style="margin-left: 38px;">100: Timer 3 TRGO event</p><p id="page-5-paragraph-29" class="pdf-paragraph page-5" align="right" style="margin-left: 38px;">101: Timer 4 CC4 event</p><p id="page-5-paragraph-30" class="pdf-paragraph page-5" align="right" style="margin-left: 38px;">110: EXTI line 11/TIM8_TRGO event (TIM8_TRGO is available only in high-density and XL-density devices)</p><p id="page-5-paragraph-31" class="pdf-paragraph page-5" align="right" style="margin-left: 38px;">111: SWSTART</p><p id="page-5-paragraph-32" class="pdf-paragraph page-5" align="right" style="margin-left: 38px;">For ADC3, the assigned triggers are:</p><p id="page-5-paragraph-33" class="pdf-paragraph page-5" align="right" style="margin-left: 38px;">000: Timer 3 CC1 event</p><p id="page-5-paragraph-34" class="pdf-paragraph page-5" align="right" style="margin-left: 38px;">001: Timer 2 CC3 event</p><p id="page-5-paragraph-35" class="pdf-paragraph page-5" align="right" style="margin-left: 38px;">010: Timer 1 CC3 event</p><p id="page-5-paragraph-36" class="pdf-paragraph page-5" align="right" style="margin-left: 38px;">011: Timer 8 CC1 event</p><p id="page-5-paragraph-37" class="pdf-paragraph page-5" align="right" style="margin-left: 38px;">100: Timer 8 TRGO event</p><p id="page-5-paragraph-38" class="pdf-paragraph page-5" align="right" style="margin-left: 38px;">101: Timer 5 CC1 event</p><p id="page-5-paragraph-39" class="pdf-paragraph page-5" align="right" style="margin-left: 38px;">110: Timer 5 CC3 event</p><p id="page-5-paragraph-40" class="pdf-paragraph page-5" align="right" style="margin-left: 38px;">111: SWSTART</p><p id="page-5-paragraph-41" class="pdf-paragraph page-5">Bit 16Reserved, must be kept at reset value.</p><p id="page-5-paragraph-42" class="pdf-paragraph page-5" align="center">RM0008 Rev 21<span class="pdf-span" style="margin-left: 226px;">241/1136</span></p><p id="page-5-paragraph-43" class="pdf-paragraph page-5" style="align: left; margin-left: 427px;">253</p></div><!--page-6--><div id="page-6" class="pdf-page" new_para_start="None" new_para_end="None"><p id="page-6-paragraph-1" class="pdf-paragraph page-6">Analog-to-digital converter (ADC)<span class="pdf-span" style="margin-left: 423px;">RM0008</span></p><p id="page-6-paragraph-2" class="pdf-paragraph page-6">Bit 15JEXTTRIG: External trigger conversion mode for injected channels</p><p id="page-6-paragraph-3" class="pdf-paragraph page-6">This bit is set and cleared by software to enable/disable the external trigger used to startconversion of an injected channel group.</p><p id="page-6-paragraph-4" class="pdf-paragraph page-6">0: Conversion on external event disabled</p><p id="page-6-paragraph-5" class="pdf-paragraph page-6">1: Conversion on external event enabled</p><p id="page-6-paragraph-6" class="pdf-paragraph page-6">Bits 14:12JEXTSEL[2:0]: External event select for injected group</p><p id="page-6-paragraph-7" class="pdf-paragraph page-6">These bits select the external event used to trigger the start of conversion of an injectedgroup:</p><p id="page-6-paragraph-8" class="pdf-paragraph page-6">For ADC1 and ADC2 the assigned triggers are:</p><p id="page-6-paragraph-9" class="pdf-paragraph page-6">000: Timer 1 TRGO event</p><p id="page-6-paragraph-10" class="pdf-paragraph page-6">001: Timer 1 CC4 event</p><p id="page-6-paragraph-11" class="pdf-paragraph page-6">010: Timer 2 TRGO event</p><p id="page-6-paragraph-12" class="pdf-paragraph page-6">011: Timer 2 CC1 event</p><p id="page-6-paragraph-13" class="pdf-paragraph page-6">100: Timer 3 CC4 event</p><p id="page-6-paragraph-14" class="pdf-paragraph page-6">101: Timer 4 TRGO event</p><p id="page-6-paragraph-15" class="pdf-paragraph page-6">110: EXTI line15/TIM8_CC4 event (TIM8_CC4 is available only in high-density and XL-density devices)</p><p id="page-6-paragraph-16" class="pdf-paragraph page-6">111: JSWSTART</p><p id="page-6-paragraph-17" class="pdf-paragraph page-6">For ADC3 the assigned triggers are:</p><p id="page-6-paragraph-18" class="pdf-paragraph page-6">000: Timer 1 TRGO event</p><p id="page-6-paragraph-19" class="pdf-paragraph page-6">001: Timer 1 CC4 event</p><p id="page-6-paragraph-20" class="pdf-paragraph page-6">010: Timer 4 CC3 event</p><p id="page-6-paragraph-21" class="pdf-paragraph page-6">011: Timer 8 CC2 event</p><p id="page-6-paragraph-22" class="pdf-paragraph page-6">100: Timer 8 CC4 event</p><p id="page-6-paragraph-23" class="pdf-paragraph page-6">101: Timer 5 TRGO event</p><p id="page-6-paragraph-24" class="pdf-paragraph page-6">110: Timer 5 CC4 event</p><p id="page-6-paragraph-25" class="pdf-paragraph page-6">111: JSWSTART</p><p id="page-6-paragraph-26" class="pdf-paragraph page-6">Bit 11ALIGN: Data alignment</p><p id="page-6-paragraph-27" class="pdf-paragraph page-6">This bit is set and cleared by software. Refer to Figure 27.and Figure 28.</p><p id="page-6-paragraph-28" class="pdf-paragraph page-6">0: Right Alignment</p><p id="page-6-paragraph-29" class="pdf-paragraph page-6">1: Left Alignment</p><p id="page-6-paragraph-30" class="pdf-paragraph page-6">Bits 10:9Reserved, must be kept at reset value.</p><p id="page-6-paragraph-31" class="pdf-paragraph page-6">Bit 8 DMA: Direct memory access mode</p><p id="page-6-paragraph-32" class="pdf-paragraph page-6">This bit is set and cleared by software. Refer to the DMA controler chapter for more details.0: DMA mode disabled</p><p id="page-6-paragraph-33" class="pdf-paragraph page-6">1: DMA mode enabled</p><p id="page-6-paragraph-34" class="pdf-paragraph page-6">Only ADC1 and ADC3 can generate a DMA request.</p><p id="page-6-paragraph-35" class="pdf-paragraph page-6">Bits 7:4 Reserved, must be kept at reset value.</p><p id="page-6-paragraph-36" class="pdf-paragraph page-6">Bit 3RSTCAL: Reset calibration</p><p id="page-6-paragraph-37" class="pdf-paragraph page-6">This bit is set by software and cleared by hardware. It is cleared after the calibration registersare initialized.</p><p id="page-6-paragraph-38" class="pdf-paragraph page-6">0: Calibration register initialized.</p><p id="page-6-paragraph-39" class="pdf-paragraph page-6">1: Initialize calibration register.</p><p id="page-6-paragraph-40" class="pdf-paragraph page-6">Note:If RSTCAL is set when conversion is ongoing, additional cycles are required to clear the</p><p id="page-6-paragraph-41" class="pdf-paragraph page-6">calibration registers.</p><p id="page-6-paragraph-42" class="pdf-paragraph page-6">242/1136<span class="pdf-span" style="margin-left: 198px;">RM0008 Rev 21</span></p></div><!--page-7--><div id="page-7" class="pdf-page" new_para_start="None" new_para_end="None"><p id="page-7-paragraph-1" class="pdf-paragraph page-7">RM0008<span class="pdf-span" style="margin-left: 302px;">Analog-to-digital converter (ADC)</span></p><p id="page-7-paragraph-2" class="pdf-paragraph page-7">Bit 2CAL: A/D Calibration</p><p id="page-7-paragraph-3" class="pdf-paragraph page-7">This bit is set by software to start the calibration. It is reset by hardware after calibration iscomplete.</p><p id="page-7-paragraph-4" class="pdf-paragraph page-7">0: Calibration completed</p><p id="page-7-paragraph-5" class="pdf-paragraph page-7">1: Enable calibration</p><p id="page-7-paragraph-6" class="pdf-paragraph page-7">Bit 1CONT: Continuous conversion</p><p id="page-7-paragraph-7" class="pdf-paragraph page-7">This bit is set and cleared by software. If set conversion takes place continuously til this bit isreset.</p><p id="page-7-paragraph-8" class="pdf-paragraph page-7">0: Single conversion mode</p><p id="page-7-paragraph-9" class="pdf-paragraph page-7">1: Continuous conversion mode</p><p id="page-7-paragraph-10" class="pdf-paragraph page-7">Bit 0ADON: A/D converter ON / OFF</p><p id="page-7-paragraph-11" class="pdf-paragraph page-7">This bit is set and cleared by software. If this bit holds a value of zero and a 1 is writen to itthen it wakes up the ADC from Power Down state.</p><p id="page-7-paragraph-12" class="pdf-paragraph page-7">Conversion starts when this bit holds a value of 1 and a 1 is writen to it. The application</p><p id="page-7-paragraph-13" class="pdf-paragraph page-7">should alow a delay of t<span class="pdf-span" style="margin-left: 116px;">between power up and start of conversion. Refer to Figure 23.</span></p><p id="page-7-paragraph-14" class="pdf-paragraph page-7" style="margin-left: 96px;">STAB</p><p id="page-7-paragraph-15" class="pdf-paragraph page-7" align="center">0: Disable ADC conversion/calibration and go to power down mode.</p><p id="page-7-paragraph-16" class="pdf-paragraph page-7">1: Enable ADC and to start conversion</p><p id="page-7-paragraph-17" class="pdf-paragraph page-7">Note:If any other bit in this register apart from ADON is changed at the same time, thenconversion is not triggered. This is to prevent triggering an eroneous conversion.</p><p id="page-7-paragraph-18" class="pdf-paragraph page-7" align="center">RM0008 Rev 21<span class="pdf-span" style="margin-left: 226px;">243/1136</span></p><p id="page-7-paragraph-19" class="pdf-paragraph page-7" style="align: left; margin-left: 390px;">253</p></div><!--page-8--><div id="page-8" class="pdf-page" new_para_start="None" new_para_end="None"><p id="page-8-paragraph-1" class="pdf-paragraph page-8">Analog-to-digital converter (ADC)<span class="pdf-span" style="margin-left: 423px;">RM0008</span></p><p id="page-8-paragraph-2" class="pdf-paragraph page-8">11.12.4ADC sample time register 1 (ADC_SMPR1)</p><p id="page-8-paragraph-3" class="pdf-paragraph page-8">Address ofset: 0x0C</p><p id="page-8-paragraph-4" class="pdf-paragraph page-8">Reset value: 0x0000 0000</p><p id="page-8-paragraph-5" class="pdf-paragraph page-8">31<span class="pdf-span" style="margin-left: 28px;">30</span><span class="pdf-span" style="margin-left: 28px;">29</span><span class="pdf-span" style="margin-left: 28px;">28</span><span class="pdf-span" style="margin-left: 28px;">27</span><span class="pdf-span" style="margin-left: 28px;">26</span><span class="pdf-span" style="margin-left: 29px;">25</span><span class="pdf-span" style="margin-left: 30px;">24</span><span class="pdf-span" style="margin-left: 30px;">23</span><span class="pdf-span" style="margin-left: 29px;">22</span><span class="pdf-span" style="margin-left: 29px;">21</span><span class="pdf-span" style="margin-left: 29px;">20</span><span class="pdf-span" style="margin-left: 29px;">19</span><span class="pdf-span" style="margin-left: 29px;">18</span><span class="pdf-span" style="margin-left: 29px;">17</span><span class="pdf-span" style="margin-left: 30px;">16</span></p><table id="page-8-table-1" class="pdf-table page-8"><tr><td rowspan="2">Reserved</td><td colspan="3">SMP17[2:0]</td><td colspan="3">SMP16[2:0]</td><td colspan="2">SMP15[2:1]</td></tr><tr><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td></tr></table><p id="page-8-paragraph-6" class="pdf-paragraph page-8">15<span class="pdf-span" style="margin-left: 28px;">14</span><span class="pdf-span" style="margin-left: 28px;">13</span><span class="pdf-span" style="margin-left: 28px;">12</span><span class="pdf-span" style="margin-left: 28px;">11</span><span class="pdf-span" style="margin-left: 28px;">10</span><span class="pdf-span" style="margin-left: 31px;">9</span><span class="pdf-span" style="margin-left: 30px;">8</span><span class="pdf-span" style="margin-left: 29px;">7</span><span class="pdf-span" style="margin-left: 29px;">6</span><span class="pdf-span" style="margin-left: 29px;">5</span><span class="pdf-span" style="margin-left: 29px;">4</span><span class="pdf-span" style="margin-left: 29px;">3</span><span class="pdf-span" style="margin-left: 29px;">2</span><span class="pdf-span" style="margin-left: 30px;">1</span><span class="pdf-span" style="margin-left: 30px;">0</span></p><table id="page-8-table-2" class="pdf-table page-8"><tr><td>SMP<br>15_0</td><td colspan="3">SMP14[2:0]</td><td colspan="3">SMP13[2:0]</td><td colspan="3">SMP12[2:0]</td><td colspan="3">SMP11[2:0]</td><td colspan="3">SMP10[2:0]</td></tr><tr><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td></tr></table><p id="page-8-paragraph-7" class="pdf-paragraph page-8">Bits 31:24 Reserved, must be kept at reset value.</p><p id="page-8-paragraph-8" class="pdf-paragraph page-8">Bits 23:0SMPx[2:0]: Channel x Sample time selection</p><p id="page-8-paragraph-9" class="pdf-paragraph page-8">These bits are writen by software to select the sample time individualy for each channel.During sample cycles channel selection bits must remain unchanged.</p><p id="page-8-paragraph-10" class="pdf-paragraph page-8">000: 1.5 cycles</p><p id="page-8-paragraph-11" class="pdf-paragraph page-8">001: 7.5 cycles</p><p id="page-8-paragraph-12" class="pdf-paragraph page-8">010: 13.5 cycles</p><p id="page-8-paragraph-13" class="pdf-paragraph page-8">011: 28.5 cycles</p><p id="page-8-paragraph-14" class="pdf-paragraph page-8">100: 41.5 cycles</p><p id="page-8-paragraph-15" class="pdf-paragraph page-8">101: 55.5 cycles</p><p id="page-8-paragraph-16" class="pdf-paragraph page-8">110: 71.5 cycles</p><p id="page-8-paragraph-17" class="pdf-paragraph page-8">111: 239.5 cycles</p><p id="page-8-paragraph-18" class="pdf-paragraph page-8">Note:ADC1 analog Channel16 and Channel 17 are internaly connected to the temperature</p><p id="page-8-paragraph-19" class="pdf-paragraph page-8">sensor and to V<span class="pdf-span" style="margin-left: 89px;">, respectively.</span><span class="pdf-span" style="margin-left: -26px;">REFINT</span></p><p id="page-8-paragraph-20" class="pdf-paragraph page-8">ADC2 analog input Channel16 and Channel17 are internaly connected to V.SS</p><p id="page-8-paragraph-21" class="pdf-paragraph page-8">ADC3 analog inputs Channel14, Channel15, Channel16 and Channel17 are connected</p><p id="page-8-paragraph-22" class="pdf-paragraph page-8">to V.SS</p><p id="page-8-paragraph-23" class="pdf-paragraph page-8">244/1136<span class="pdf-span" style="margin-left: 198px;">RM0008 Rev 21</span></p></div><!--page-9--><div id="page-9" class="pdf-page" new_para_start="None" new_para_end="None"><p id="page-9-paragraph-1" class="pdf-paragraph page-9">RM0008<span class="pdf-span" style="margin-left: 302px;">Analog-to-digital converter (ADC)</span></p><p id="page-9-paragraph-2" class="pdf-paragraph page-9">11.12.5ADC sample time register 2 (ADC_SMPR2)</p><p id="page-9-paragraph-3" class="pdf-paragraph page-9">Address ofset: 0x10</p><p id="page-9-paragraph-4" class="pdf-paragraph page-9">Reset value: 0x0000 0000</p><p id="page-9-paragraph-5" class="pdf-paragraph page-9">31<span class="pdf-span" style="margin-left: 28px;">30</span><span class="pdf-span" style="margin-left: 28px;">29</span><span class="pdf-span" style="margin-left: 28px;">28</span><span class="pdf-span" style="margin-left: 28px;">27</span><span class="pdf-span" style="margin-left: 28px;">26</span><span class="pdf-span" style="margin-left: 29px;">25</span><span class="pdf-span" style="margin-left: 30px;">24</span><span class="pdf-span" style="margin-left: 30px;">23</span><span class="pdf-span" style="margin-left: 29px;">22</span><span class="pdf-span" style="margin-left: 29px;">21</span><span class="pdf-span" style="margin-left: 29px;">20</span><span class="pdf-span" style="margin-left: 29px;">19</span><span class="pdf-span" style="margin-left: 29px;">18</span><span class="pdf-span" style="margin-left: 29px;">17</span><span class="pdf-span" style="margin-left: 30px;">16</span></p><table id="page-9-table-1" class="pdf-table page-9"><tr><td>Reserved</td><td colspan="3">SMP9[2:0]</td><td colspan="3">SMP8[2:0]</td><td colspan="3">SMP7[2:0]</td><td colspan="3">SMP6[2:0]</td><td colspan="2">SMP5[2:1]</td></tr><tr><td>Res.</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td></tr></table><p id="page-9-paragraph-6" class="pdf-paragraph page-9">15<span class="pdf-span" style="margin-left: 28px;">14</span><span class="pdf-span" style="margin-left: 28px;">13</span><span class="pdf-span" style="margin-left: 28px;">12</span><span class="pdf-span" style="margin-left: 28px;">11</span><span class="pdf-span" style="margin-left: 28px;">10</span><span class="pdf-span" style="margin-left: 31px;">9</span><span class="pdf-span" style="margin-left: 30px;">8</span><span class="pdf-span" style="margin-left: 29px;">7</span><span class="pdf-span" style="margin-left: 29px;">6</span><span class="pdf-span" style="margin-left: 29px;">5</span><span class="pdf-span" style="margin-left: 29px;">4</span><span class="pdf-span" style="margin-left: 29px;">3</span><span class="pdf-span" style="margin-left: 29px;">2</span><span class="pdf-span" style="margin-left: 30px;">1</span><span class="pdf-span" style="margin-left: 30px;">0</span></p><table id="page-9-table-2" class="pdf-table page-9"><tr><td>SMP<br>5_0</td><td colspan="3">SMP4[2:0]</td><td colspan="3">SMP3[2:0]</td><td colspan="3">SMP2[2:0]</td><td colspan="3">SMP1[2:0]</td><td colspan="3">SMP0[2:0]</td></tr><tr><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td></tr></table><p id="page-9-paragraph-7" class="pdf-paragraph page-9">Bits 31:30 Reserved, must be kept at reset value.</p><p id="page-9-paragraph-8" class="pdf-paragraph page-9">Bits 29:0SMPx[2:0]: Channel x Sample time selection</p><p id="page-9-paragraph-9" class="pdf-paragraph page-9" align="right" style="margin-left: 38px;">These bits are writen by software to select the sample time individualy for each channel.During sample cycles channel selection bits must remain unchanged.</p><p id="page-9-paragraph-10" class="pdf-paragraph page-9" align="right" style="margin-left: 38px;">000: 1.5 cycles</p><p id="page-9-paragraph-11" class="pdf-paragraph page-9" align="right" style="margin-left: 38px;">001: 7.5 cycles</p><p id="page-9-paragraph-12" class="pdf-paragraph page-9" align="right" style="margin-left: 38px;">010: 13.5 cycles</p><p id="page-9-paragraph-13" class="pdf-paragraph page-9" align="right" style="margin-left: 38px;">011: 28.5 cycles</p><p id="page-9-paragraph-14" class="pdf-paragraph page-9" align="right" style="margin-left: 38px;">100: 41.5 cycles</p><p id="page-9-paragraph-15" class="pdf-paragraph page-9" align="right" style="margin-left: 38px;">101: 55.5 cycles</p><p id="page-9-paragraph-16" class="pdf-paragraph page-9" align="right" style="margin-left: 38px;">110: 71.5 cycles</p><p id="page-9-paragraph-17" class="pdf-paragraph page-9" align="right" style="margin-left: 38px;">111: 239.5 cycles</p><p id="page-9-paragraph-18" class="pdf-paragraph page-9">Note:ADC3 analog input Channel9 is connected to V.SS</p><p id="page-9-paragraph-19" class="pdf-paragraph page-9">11.12.6ADC injected channel data offset register x (ADC_JOFRx) (x=1..4)Address ofset: 0x14-0x20</p><p id="page-9-paragraph-20" class="pdf-paragraph page-9">Reset value: 0x0000 0000</p><p id="page-9-paragraph-21" class="pdf-paragraph page-9">31<span class="pdf-span" style="margin-left: 28px;">30</span><span class="pdf-span" style="margin-left: 28px;">29</span><span class="pdf-span" style="margin-left: 28px;">28</span><span class="pdf-span" style="margin-left: 28px;">27</span><span class="pdf-span" style="margin-left: 28px;">26</span><span class="pdf-span" style="margin-left: 29px;">25</span><span class="pdf-span" style="margin-left: 30px;">24</span><span class="pdf-span" style="margin-left: 30px;">23</span><span class="pdf-span" style="margin-left: 29px;">22</span><span class="pdf-span" style="margin-left: 29px;">21</span><span class="pdf-span" style="margin-left: 29px;">20</span><span class="pdf-span" style="margin-left: 29px;">19</span><span class="pdf-span" style="margin-left: 29px;">18</span><span class="pdf-span" style="margin-left: 29px;">17</span><span class="pdf-span" style="margin-left: 30px;">16</span></p><p id="page-9-paragraph-22" class="pdf-paragraph page-9" align="center">Reserved</p><p id="page-9-paragraph-23" class="pdf-paragraph page-9">15<span class="pdf-span" style="margin-left: 28px;">14</span><span class="pdf-span" style="margin-left: 28px;">13</span><span class="pdf-span" style="margin-left: 28px;">12</span><span class="pdf-span" style="margin-left: 28px;">11</span><span class="pdf-span" style="margin-left: 28px;">10</span><span class="pdf-span" style="margin-left: 31px;">9</span><span class="pdf-span" style="margin-left: 30px;">8</span><span class="pdf-span" style="margin-left: 29px;">7</span><span class="pdf-span" style="margin-left: 29px;">6</span><span class="pdf-span" style="margin-left: 29px;">5</span><span class="pdf-span" style="margin-left: 29px;">4</span><span class="pdf-span" style="margin-left: 29px;">3</span><span class="pdf-span" style="margin-left: 29px;">2</span><span class="pdf-span" style="margin-left: 30px;">1</span><span class="pdf-span" style="margin-left: 30px;">0</span></p><table id="page-9-table-3" class="pdf-table page-9"><tr><td rowspan="2">Reserved</td><td colspan="12">JOFFSETx[11:0]</td></tr><tr><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td></tr></table><p id="page-9-paragraph-24" class="pdf-paragraph page-9">Bits 31:12 Reserved, must be kept at reset value.</p><p id="page-9-paragraph-25" class="pdf-paragraph page-9">Bits 11:0JOFFSETx[11:0]: Data ofset for injected channel x</p><p id="page-9-paragraph-26" class="pdf-paragraph page-9" align="right" style="margin-left: 38px;">These bits are writen by software to define the ofset to be subtracted from the raw</p><p id="page-9-paragraph-27" class="pdf-paragraph page-9" align="right" style="margin-left: 38px;">converted data when converting injected channels. The conversion result can be read from</p><p id="page-9-paragraph-28" class="pdf-paragraph page-9" align="right" style="margin-left: 38px;">in the ADC_JDRx registers.</p><p id="page-9-paragraph-29" class="pdf-paragraph page-9" align="center">RM0008 Rev 21<span class="pdf-span" style="margin-left: 226px;">245/1136</span></p><p id="page-9-paragraph-30" class="pdf-paragraph page-9" style="align: left; margin-left: 427px;">253</p></div><!--page-10--><div id="page-10" class="pdf-page" new_para_start="None" new_para_end="None"><p id="page-10-paragraph-1" class="pdf-paragraph page-10">Analog-to-digital converter (ADC)<span class="pdf-span" style="margin-left: 423px;">RM0008</span>11.12.7 ADC watchdog high threshold register (ADC_HTR)</p><p id="page-10-paragraph-2" class="pdf-paragraph page-10" style="margin-left: 57px;">Address ofset: 0x24</p><p id="page-10-paragraph-3" class="pdf-paragraph page-10" style="margin-left: 57px;">Reset value: 0x0000 0FFF</p><p id="page-10-paragraph-4" class="pdf-paragraph page-10">31<span class="pdf-span" style="margin-left: 28px;">30</span><span class="pdf-span" style="margin-left: 28px;">29</span><span class="pdf-span" style="margin-left: 28px;">28</span><span class="pdf-span" style="margin-left: 28px;">27</span><span class="pdf-span" style="margin-left: 28px;">26</span><span class="pdf-span" style="margin-left: 29px;">25</span><span class="pdf-span" style="margin-left: 30px;">24</span><span class="pdf-span" style="margin-left: 30px;">23</span><span class="pdf-span" style="margin-left: 29px;">22</span><span class="pdf-span" style="margin-left: 29px;">21</span><span class="pdf-span" style="margin-left: 29px;">20</span><span class="pdf-span" style="margin-left: 29px;">19</span><span class="pdf-span" style="margin-left: 29px;">18</span><span class="pdf-span" style="margin-left: 29px;">17</span><span class="pdf-span" style="margin-left: 30px;">16</span></p><p id="page-10-paragraph-5" class="pdf-paragraph page-10" align="center">Reserved</p><p id="page-10-paragraph-6" class="pdf-paragraph page-10">15<span class="pdf-span" style="margin-left: 28px;">14</span><span class="pdf-span" style="margin-left: 28px;">13</span><span class="pdf-span" style="margin-left: 28px;">12</span><span class="pdf-span" style="margin-left: 28px;">11</span><span class="pdf-span" style="margin-left: 28px;">10</span><span class="pdf-span" style="margin-left: 31px;">9</span><span class="pdf-span" style="margin-left: 30px;">8</span><span class="pdf-span" style="margin-left: 29px;">7</span><span class="pdf-span" style="margin-left: 29px;">6</span><span class="pdf-span" style="margin-left: 29px;">5</span><span class="pdf-span" style="margin-left: 29px;">4</span><span class="pdf-span" style="margin-left: 29px;">3</span><span class="pdf-span" style="margin-left: 29px;">2</span><span class="pdf-span" style="margin-left: 30px;">1</span><span class="pdf-span" style="margin-left: 30px;">0</span></p><table id="page-10-table-1" class="pdf-table page-10"><tr><td rowspan="2">Reserved</td><td colspan="12">HT[11:0]</td></tr><tr><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td></tr></table><p id="page-10-paragraph-7" class="pdf-paragraph page-10" style="margin-left: 41px;">Bits  31:12Reserved, must be kept at reset value.</p><p id="page-10-paragraph-8" class="pdf-paragraph page-10" style="margin-left: 47px;">Bits 11:0HT[11:0]: Analog watchdog high threshold</p><p id="page-10-paragraph-9" class="pdf-paragraph page-10" align="right" style="margin-left: 95px;">These bits are writen by software to define the high threshold for the analog watchdog.</p><p id="page-10-paragraph-10" class="pdf-paragraph page-10">Note:The software can write to these registers when an ADC conversion is ongoing. The</p><p id="page-10-paragraph-11" class="pdf-paragraph page-10" align="right" style="margin-left: 57px;">programmed value wil be efective when the next conversion is complete. Writing to this</p><p id="page-10-paragraph-12" class="pdf-paragraph page-10" align="right" style="margin-left: 57px;">register is performed with a write delay that can create uncertainty on the efective time atwhich the new value is programmed.</p><p id="page-10-paragraph-13" class="pdf-paragraph page-10">11.12.8 ADC watchdog low threshold register (ADC_LTR)</p><p id="page-10-paragraph-14" class="pdf-paragraph page-10" align="right" style="margin-left: 57px;">Address ofset: 0x28</p><p id="page-10-paragraph-15" class="pdf-paragraph page-10" align="right" style="margin-left: 57px;">Reset value: 0x0000 0000</p><p id="page-10-paragraph-16" class="pdf-paragraph page-10">31<span class="pdf-span" style="margin-left: 28px;">30</span><span class="pdf-span" style="margin-left: 28px;">29</span><span class="pdf-span" style="margin-left: 28px;">28</span><span class="pdf-span" style="margin-left: 28px;">27</span><span class="pdf-span" style="margin-left: 28px;">26</span><span class="pdf-span" style="margin-left: 29px;">25</span><span class="pdf-span" style="margin-left: 30px;">24</span><span class="pdf-span" style="margin-left: 30px;">23</span><span class="pdf-span" style="margin-left: 29px;">22</span><span class="pdf-span" style="margin-left: 29px;">21</span><span class="pdf-span" style="margin-left: 29px;">20</span><span class="pdf-span" style="margin-left: 29px;">19</span><span class="pdf-span" style="margin-left: 29px;">18</span><span class="pdf-span" style="margin-left: 29px;">17</span><span class="pdf-span" style="margin-left: 30px;">16</span></p><p id="page-10-paragraph-17" class="pdf-paragraph page-10" align="center">Reserved</p><p id="page-10-paragraph-18" class="pdf-paragraph page-10">15<span class="pdf-span" style="margin-left: 28px;">14</span><span class="pdf-span" style="margin-left: 28px;">13</span><span class="pdf-span" style="margin-left: 28px;">12</span><span class="pdf-span" style="margin-left: 28px;">11</span><span class="pdf-span" style="margin-left: 28px;">10</span><span class="pdf-span" style="margin-left: 31px;">9</span><span class="pdf-span" style="margin-left: 30px;">8</span><span class="pdf-span" style="margin-left: 29px;">7</span><span class="pdf-span" style="margin-left: 29px;">6</span><span class="pdf-span" style="margin-left: 29px;">5</span><span class="pdf-span" style="margin-left: 29px;">4</span><span class="pdf-span" style="margin-left: 29px;">3</span><span class="pdf-span" style="margin-left: 29px;">2</span><span class="pdf-span" style="margin-left: 30px;">1</span><span class="pdf-span" style="margin-left: 30px;">0</span></p><table id="page-10-table-2" class="pdf-table page-10"><tr><td rowspan="2">Reserved</td><td colspan="12">LT[11:0]</td></tr><tr><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td></tr></table><p id="page-10-paragraph-19" class="pdf-paragraph page-10" align="right" style="margin-left: 41px;">Bits  31:12 Reserved, must be kept at reset value.</p><p id="page-10-paragraph-20" class="pdf-paragraph page-10" align="right" style="margin-left: 47px;">Bits 11:0LT[11:0]: Analog watchdog low threshold</p><p id="page-10-paragraph-21" class="pdf-paragraph page-10" align="right" style="margin-left: 95px;">These bits are writen by software to define the low threshold for the analog watchdog.</p><p id="page-10-paragraph-22" class="pdf-paragraph page-10">Note:The software can write to these registers when an ADC conversion is ongoing. The</p><p id="page-10-paragraph-23" class="pdf-paragraph page-10" align="right" style="margin-left: 57px;">programmed value wil be efective when the next conversion is complete. Writing to this</p><p id="page-10-paragraph-24" class="pdf-paragraph page-10" align="right" style="margin-left: 57px;">register is performed with a write delay that can create uncertainty on the efective time atwhich the new value is programmed.</p><p id="page-10-paragraph-25" class="pdf-paragraph page-10">246/1136<span class="pdf-span" style="margin-left: 198px;">RM0008 Rev 21</span></p></div><!--page-11--><div id="page-11" class="pdf-page" new_para_start="None" new_para_end="None"><p id="page-11-paragraph-1" class="pdf-paragraph page-11">RM0008<span class="pdf-span" style="margin-left: 302px;">Analog-to-digital converter (ADC)</span></p><p id="page-11-paragraph-2" class="pdf-paragraph page-11">11.12.9ADC regular sequence register 1 (ADC_SQR1)</p><p id="page-11-paragraph-3" class="pdf-paragraph page-11">Address ofset: 0x2C</p><p id="page-11-paragraph-4" class="pdf-paragraph page-11">Reset value: 0x0000 0000</p><p id="page-11-paragraph-5" class="pdf-paragraph page-11">31<span class="pdf-span" style="margin-left: 30px;">30</span><span class="pdf-span" style="margin-left: 28px;">29</span><span class="pdf-span" style="margin-left: 28px;">28</span><span class="pdf-span" style="margin-left: 28px;">27</span><span class="pdf-span" style="margin-left: 28px;">26</span><span class="pdf-span" style="margin-left: 28px;">25</span><span class="pdf-span" style="margin-left: 29px;">24</span><span class="pdf-span" style="margin-left: 29px;">23</span><span class="pdf-span" style="margin-left: 29px;">22</span><span class="pdf-span" style="margin-left: 29px;">21</span><span class="pdf-span" style="margin-left: 29px;">20</span><span class="pdf-span" style="margin-left: 29px;">19</span><span class="pdf-span" style="margin-left: 29px;">18</span><span class="pdf-span" style="margin-left: 29px;">17</span><span class="pdf-span" style="margin-left: 29px;">16</span></p><table id="page-11-table-1" class="pdf-table page-11"><tr><td rowspan="2">Reserved</td><td colspan="4">L[3:0]</td><td colspan="4">SQ16[4:1]</td></tr><tr><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td></tr></table><p id="page-11-paragraph-6" class="pdf-paragraph page-11">15<span class="pdf-span" style="margin-left: 30px;">14</span><span class="pdf-span" style="margin-left: 28px;">13</span><span class="pdf-span" style="margin-left: 28px;">12</span><span class="pdf-span" style="margin-left: 28px;">11</span><span class="pdf-span" style="margin-left: 27px;">10</span><span class="pdf-span" style="margin-left: 30px;">9</span><span class="pdf-span" style="margin-left: 29px;">8</span><span class="pdf-span" style="margin-left: 29px;">7</span><span class="pdf-span" style="margin-left: 29px;">6</span><span class="pdf-span" style="margin-left: 29px;">5</span><span class="pdf-span" style="margin-left: 29px;">4</span><span class="pdf-span" style="margin-left: 29px;">3</span><span class="pdf-span" style="margin-left: 29px;">2</span><span class="pdf-span" style="margin-left: 29px;">1</span><span class="pdf-span" style="margin-left: 29px;">0</span></p><table id="page-11-table-2" class="pdf-table page-11"><tr><td>SQ16_0</td><td colspan="5">SQ15[4:0]</td><td colspan="5">SQ14[4:0]</td><td colspan="5">SQ13[4:0]</td></tr><tr><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td></tr></table><p id="page-11-paragraph-7" class="pdf-paragraph page-11">Bits 31:24 Reserved, must be kept at reset value.</p><p id="page-11-paragraph-8" class="pdf-paragraph page-11">Bits 23:20L[3:0]: Regular channel sequence length</p><p id="page-11-paragraph-9" class="pdf-paragraph page-11">These bits are writen by software to define the total number of conversions in the regularchannel conversion sequence.</p><p id="page-11-paragraph-10" class="pdf-paragraph page-11">0000: 1 conversion</p><p id="page-11-paragraph-11" class="pdf-paragraph page-11">0001: 2 conversions</p><p id="page-11-paragraph-12" class="pdf-paragraph page-11">.</p><p id="page-11-paragraph-13" class="pdf-paragraph page-11">1111: 16 conversions</p><p id="page-11-paragraph-14" class="pdf-paragraph page-11">Bits 19:15SQ16[4:0]: 16th conversion in regular sequence</p><p id="page-11-paragraph-15" class="pdf-paragraph page-11">These bits are writen by software with the channel number (0.17) assigned as the 16th inthe conversion sequence.</p><p id="page-11-paragraph-16" class="pdf-paragraph page-11">Bits 14:10SQ15[4:0]: 15th conversion in regular sequence</p><p id="page-11-paragraph-17" class="pdf-paragraph page-11">Bits 9:5SQ14[4:0]: 1fourth conversion in regular sequence</p><p id="page-11-paragraph-18" class="pdf-paragraph page-11">Bits 4:0SQ13[4:0]: 13th conversion in regular sequence</p><p id="page-11-paragraph-19" class="pdf-paragraph page-11" align="center">RM0008 Rev 21<span class="pdf-span" style="margin-left: 226px;">247/1136</span></p><p id="page-11-paragraph-20" class="pdf-paragraph page-11" style="align: left; margin-left: 389px;">253</p></div><!--page-12--><div id="page-12" class="pdf-page" new_para_start="None" new_para_end="None"><p id="page-12-paragraph-1" class="pdf-paragraph page-12">Analog-to-digital converter (ADC)<span class="pdf-span" style="margin-left: 423px;">RM0008</span></p><p id="page-12-paragraph-2" class="pdf-paragraph page-12">11.12.10 ADC regular sequence register 2 (ADC_SQR2)</p><p id="page-12-paragraph-3" class="pdf-paragraph page-12">Address ofset: 0x30</p><p id="page-12-paragraph-4" class="pdf-paragraph page-12">Reset value: 0x0000 0000</p><p id="page-12-paragraph-5" class="pdf-paragraph page-12">31<span class="pdf-span" style="margin-left: 28px;">30</span><span class="pdf-span" style="margin-left: 28px;">29</span><span class="pdf-span" style="margin-left: 28px;">28</span><span class="pdf-span" style="margin-left: 28px;">27</span><span class="pdf-span" style="margin-left: 28px;">26</span><span class="pdf-span" style="margin-left: 29px;">25</span><span class="pdf-span" style="margin-left: 30px;">24</span><span class="pdf-span" style="margin-left: 30px;">23</span><span class="pdf-span" style="margin-left: 29px;">22</span><span class="pdf-span" style="margin-left: 29px;">21</span><span class="pdf-span" style="margin-left: 29px;">20</span><span class="pdf-span" style="margin-left: 29px;">19</span><span class="pdf-span" style="margin-left: 29px;">18</span><span class="pdf-span" style="margin-left: 29px;">17</span><span class="pdf-span" style="margin-left: 30px;">16</span></p><table id="page-12-table-1" class="pdf-table page-12"><tr><td rowspan="2">Reserved</td><td colspan="5">SQ12[4:0]</td><td colspan="5">SQ11[4:0]</td><td colspan="4">SQ10[4:1]</td></tr><tr><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td></tr></table><p id="page-12-paragraph-6" class="pdf-paragraph page-12">15<span class="pdf-span" style="margin-left: 28px;">14</span><span class="pdf-span" style="margin-left: 28px;">13</span><span class="pdf-span" style="margin-left: 28px;">12</span><span class="pdf-span" style="margin-left: 28px;">11</span><span class="pdf-span" style="margin-left: 28px;">10</span><span class="pdf-span" style="margin-left: 31px;">9</span><span class="pdf-span" style="margin-left: 30px;">8</span><span class="pdf-span" style="margin-left: 29px;">7</span><span class="pdf-span" style="margin-left: 29px;">6</span><span class="pdf-span" style="margin-left: 29px;">5</span><span class="pdf-span" style="margin-left: 29px;">4</span><span class="pdf-span" style="margin-left: 29px;">3</span><span class="pdf-span" style="margin-left: 29px;">2</span><span class="pdf-span" style="margin-left: 30px;">1</span><span class="pdf-span" style="margin-left: 30px;">0</span></p><table id="page-12-table-2" class="pdf-table page-12"><tr><td>SQ10_<br>0</td><td colspan="5">SQ9[4:0]</td><td colspan="5">SQ8[4:0]</td><td colspan="5">SQ7[4:0]</td></tr><tr><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td></tr></table><p id="page-12-paragraph-7" class="pdf-paragraph page-12">Bits 31:30 Reserved, must be kept at reset value.</p><p id="page-12-paragraph-8" class="pdf-paragraph page-12">Bits 29:26SQ12[4:0]: 12th conversion in regular sequence</p><p id="page-12-paragraph-9" class="pdf-paragraph page-12" align="right" style="margin-left: 47px;">These bits are writen by software with the channel number (0.17) assigned as the 12th in thesequence to be converted.</p><p id="page-12-paragraph-10" class="pdf-paragraph page-12">Bits 24:20SQ11[4:0]: 11th conversion in regular sequence</p><p id="page-12-paragraph-11" class="pdf-paragraph page-12">Bits 19:15SQ10[4:0]: 10th conversion in regular sequence</p><p id="page-12-paragraph-12" class="pdf-paragraph page-12">Bits 14:10SQ9[4:0]: 9th conversion in regular sequence</p><p id="page-12-paragraph-13" class="pdf-paragraph page-12">Bits 9:5SQ8[4:0]: 8th conversion in regular sequence</p><p id="page-12-paragraph-14" class="pdf-paragraph page-12">Bits 4:0SQ7[4:0]: 7th conversion in regular sequence</p><p id="page-12-paragraph-15" class="pdf-paragraph page-12">248/1136<span class="pdf-span" style="margin-left: 198px;">RM0008 Rev 21</span></p></div><!--page-13--><div id="page-13" class="pdf-page" new_para_start="None" new_para_end="None"><p id="page-13-paragraph-1" class="pdf-paragraph page-13">RM0008<span class="pdf-span" style="margin-left: 302px;">Analog-to-digital converter (ADC)</span></p><p id="page-13-paragraph-2" class="pdf-paragraph page-13">11.12.11 ADC regular sequence register 3 (ADC_SQR3)</p><p id="page-13-paragraph-3" class="pdf-paragraph page-13">Address ofset: 0x34</p><p id="page-13-paragraph-4" class="pdf-paragraph page-13">Reset value: 0x0000 0000</p><p id="page-13-paragraph-5" class="pdf-paragraph page-13">31<span class="pdf-span" style="margin-left: 28px;">30</span><span class="pdf-span" style="margin-left: 28px;">29</span><span class="pdf-span" style="margin-left: 28px;">28</span><span class="pdf-span" style="margin-left: 28px;">27</span><span class="pdf-span" style="margin-left: 28px;">26</span><span class="pdf-span" style="margin-left: 29px;">25</span><span class="pdf-span" style="margin-left: 30px;">24</span><span class="pdf-span" style="margin-left: 30px;">23</span><span class="pdf-span" style="margin-left: 29px;">22</span><span class="pdf-span" style="margin-left: 29px;">21</span><span class="pdf-span" style="margin-left: 29px;">20</span><span class="pdf-span" style="margin-left: 29px;">19</span><span class="pdf-span" style="margin-left: 29px;">18</span><span class="pdf-span" style="margin-left: 29px;">17</span><span class="pdf-span" style="margin-left: 30px;">16</span></p><table id="page-13-table-1" class="pdf-table page-13"><tr><td rowspan="2">Reserved</td><td colspan="5">SQ6[4:0]</td><td colspan="5">SQ5[4:0]</td><td colspan="4">SQ4[4:1]</td></tr><tr><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td></tr></table><p id="page-13-paragraph-6" class="pdf-paragraph page-13">15<span class="pdf-span" style="margin-left: 28px;">14</span><span class="pdf-span" style="margin-left: 28px;">13</span><span class="pdf-span" style="margin-left: 28px;">12</span><span class="pdf-span" style="margin-left: 28px;">11</span><span class="pdf-span" style="margin-left: 28px;">10</span><span class="pdf-span" style="margin-left: 31px;">9</span><span class="pdf-span" style="margin-left: 30px;">8</span><span class="pdf-span" style="margin-left: 29px;">7</span><span class="pdf-span" style="margin-left: 29px;">6</span><span class="pdf-span" style="margin-left: 29px;">5</span><span class="pdf-span" style="margin-left: 29px;">4</span><span class="pdf-span" style="margin-left: 29px;">3</span><span class="pdf-span" style="margin-left: 29px;">2</span><span class="pdf-span" style="margin-left: 30px;">1</span><span class="pdf-span" style="margin-left: 30px;">0</span></p><table id="page-13-table-2" class="pdf-table page-13"><tr><td>SQ4_0</td><td colspan="5">SQ3[4:0]</td><td colspan="5">SQ2[4:0]</td><td colspan="5">SQ1[4:0]</td></tr><tr><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td></tr></table><p id="page-13-paragraph-7" class="pdf-paragraph page-13">Bits 31:30 Reserved, must be kept at reset value.</p><p id="page-13-paragraph-8" class="pdf-paragraph page-13">Bits 29:25SQ6[4:0]: 6th conversion in regular sequence</p><p id="page-13-paragraph-9" class="pdf-paragraph page-13" align="right" style="margin-left: 54px;">These bits are writen by software with the channel number (0.17) assigned as the 6th in thesequence to be converted.</p><p id="page-13-paragraph-10" class="pdf-paragraph page-13">Bits 24:20SQ5[4:0]: 5th conversion in regular sequence</p><p id="page-13-paragraph-11" class="pdf-paragraph page-13">Bits 19:15SQ4[4:0]: fourth conversion in regular sequence</p><p id="page-13-paragraph-12" class="pdf-paragraph page-13">Bits 14:10SQ3[4:0]: third conversion in regular sequence</p><p id="page-13-paragraph-13" class="pdf-paragraph page-13">Bits 9:5SQ2[4:0]: second conversion in regular sequence</p><p id="page-13-paragraph-14" class="pdf-paragraph page-13">Bits 4:0SQ1[4:0]: first conversion in regular sequence</p><p id="page-13-paragraph-15" class="pdf-paragraph page-13" align="center">RM0008 Rev 21<span class="pdf-span" style="margin-left: 226px;">249/1136</span></p><p id="page-13-paragraph-16" class="pdf-paragraph page-13" style="align: left; margin-left: 443px;">253</p></div><!--page-14--><div id="page-14" class="pdf-page" new_para_start="None" new_para_end="None"><p id="page-14-paragraph-1" class="pdf-paragraph page-14">Analog-to-digital converter (ADC)<span class="pdf-span" style="margin-left: 423px;">RM0008</span></p><p id="page-14-paragraph-2" class="pdf-paragraph page-14">11.12.12 ADC injected sequence register (ADC_JSQR)</p><p id="page-14-paragraph-3" class="pdf-paragraph page-14" style="margin-left: 43px;">Address ofset: 0x38</p><p id="page-14-paragraph-4" class="pdf-paragraph page-14" style="margin-left: 43px;">Reset value: 0x0000 0000</p><p id="page-14-paragraph-5" class="pdf-paragraph page-14">31<span class="pdf-span" style="margin-left: 30px;">30</span><span class="pdf-span" style="margin-left: 28px;">29</span><span class="pdf-span" style="margin-left: 28px;">28</span><span class="pdf-span" style="margin-left: 28px;">27</span><span class="pdf-span" style="margin-left: 28px;">26</span><span class="pdf-span" style="margin-left: 28px;">25</span><span class="pdf-span" style="margin-left: 29px;">24</span><span class="pdf-span" style="margin-left: 29px;">23</span><span class="pdf-span" style="margin-left: 29px;">22</span><span class="pdf-span" style="margin-left: 29px;">21</span><span class="pdf-span" style="margin-left: 29px;">20</span><span class="pdf-span" style="margin-left: 29px;">19</span><span class="pdf-span" style="margin-left: 29px;">18</span><span class="pdf-span" style="margin-left: 29px;">17</span><span class="pdf-span" style="margin-left: 29px;">16</span></p><table id="page-14-table-1" class="pdf-table page-14"><tr><td rowspan="2">Reserved</td><td colspan="2">JL[1:0]</td><td colspan="4">JSQ4[4:1]</td></tr><tr><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td></tr></table><p id="page-14-paragraph-6" class="pdf-paragraph page-14">15<span class="pdf-span" style="margin-left: 30px;">14</span><span class="pdf-span" style="margin-left: 28px;">13</span><span class="pdf-span" style="margin-left: 28px;">12</span><span class="pdf-span" style="margin-left: 28px;">11</span><span class="pdf-span" style="margin-left: 27px;">10</span><span class="pdf-span" style="margin-left: 30px;">9</span><span class="pdf-span" style="margin-left: 29px;">8</span><span class="pdf-span" style="margin-left: 29px;">7</span><span class="pdf-span" style="margin-left: 29px;">6</span><span class="pdf-span" style="margin-left: 29px;">5</span><span class="pdf-span" style="margin-left: 29px;">4</span><span class="pdf-span" style="margin-left: 29px;">3</span><span class="pdf-span" style="margin-left: 29px;">2</span><span class="pdf-span" style="margin-left: 29px;">1</span><span class="pdf-span" style="margin-left: 29px;">0</span></p><table id="page-14-table-2" class="pdf-table page-14"><tr><td>JSQ4_0</td><td colspan="5">JSQ3[4:0]</td><td colspan="5">JSQ2[4:0]</td><td colspan="5">JSQ1[4:0]</td></tr><tr><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td><td>rw</td></tr></table><p id="page-14-paragraph-7" class="pdf-paragraph page-14">Bits 31:22 Reserved, must be kept at reset value.</p><p id="page-14-paragraph-8" class="pdf-paragraph page-14">Bits 21:20JL[1:0]: Injected sequence length</p><p id="page-14-paragraph-9" class="pdf-paragraph page-14" align="right" style="margin-left: 81px;">These bits are writen by software to define the total number of conversions in the injectedchannel conversion sequence.</p><p id="page-14-paragraph-10" class="pdf-paragraph page-14" align="right" style="margin-left: 81px;">00: 1 conversion</p><p id="page-14-paragraph-11" class="pdf-paragraph page-14" align="right" style="margin-left: 81px;">01: 2 conversions</p><p id="page-14-paragraph-12" class="pdf-paragraph page-14" align="right" style="margin-left: 81px;">10: 3 conversions</p><p id="page-14-paragraph-13" class="pdf-paragraph page-14" align="right" style="margin-left: 81px;">11: 4 conversions</p><p id="page-14-paragraph-14" class="pdf-paragraph page-14">Bits 19:15JSQ4[4:0]: fourth conversion in injected sequence (when JL[1:0] = 3)(1)</p><p id="page-14-paragraph-15" class="pdf-paragraph page-14" align="right" style="margin-left: 81px;">These bits are writen by software with the channel number (0.17) assigned as the fourth inthe sequence to be converted.</p><p id="page-14-paragraph-16" class="pdf-paragraph page-14" align="right" style="margin-left: 73px;">Note:Unlike a regular conversion sequence, if JL[1:0] length is less than four, the channels</p><p id="page-14-paragraph-17" class="pdf-paragraph page-14" align="right" style="margin-left: 101px;">are converted in a sequence starting from (4-JL). Example: ADC_JSQR[21:0] = 10</p><p id="page-14-paragraph-18" class="pdf-paragraph page-14" align="right" style="margin-left: 101px;">00011 00011 00111 00010 means that a scan conversion wil convert the folowing</p><p id="page-14-paragraph-19" class="pdf-paragraph page-14" align="right" style="margin-left: 101px;">channel sequence: 7, 3, 3. (not 2, 7, 3)</p><p id="page-14-paragraph-20" class="pdf-paragraph page-14">Bits 14:10JSQ3[4:0]: third conversion in injected sequence (when JL[1:0] = 3)</p><p id="page-14-paragraph-21" class="pdf-paragraph page-14" align="right" style="margin-left: 37px;">Bits 9:5JSQ2[4:0]: second conversion in injected sequence (when JL[1:0] = 3)</p><p id="page-14-paragraph-22" class="pdf-paragraph page-14" align="right" style="margin-left: 37px;">Bits 4:0JSQ1[4:0]: first conversion in injected sequence (when JL[1:0] = 3)</p><p id="page-14-paragraph-23" class="pdf-paragraph page-14">1.When JL=3 ( 4 injected conversions in the sequencer), the ADC converts the channels in this order:JSQ1[4:0] >> JSQ2[4:0] >> JSQ3[4:0] >> JSQ4[4:0]</p><p id="page-14-paragraph-24" class="pdf-paragraph page-14">When JL=2 ( 3 injected conversions in the sequencer), the ADC converts the channels in this order:JSQ2[4:0] >> JSQ3[4:0] >> JSQ4[4:0]</p><p id="page-14-paragraph-25" class="pdf-paragraph page-14">When JL=1 ( 2 injected conversions in the sequencer), the ADC converts the channels in this order:JSQ3[4:0] >> JSQ4[4:0]</p><p id="page-14-paragraph-26" class="pdf-paragraph page-14">When JL=0 (1 injected conversion in the sequencer), the ADC converts only JSQ4[4:0] channel</p><p id="page-14-paragraph-27" class="pdf-paragraph page-14">250/1136<span class="pdf-span" style="margin-left: 198px;">RM0008 Rev 21</span></p></div><!--page-15--><div id="page-15" class="pdf-page" new_para_start="None" new_para_end="None"><p id="page-15-paragraph-1" class="pdf-paragraph page-15">RM0008<span class="pdf-span" style="margin-left: 302px;">Analog-to-digital converter (ADC)</span>11.12.13 ADC injected data register x (ADC_JDRx) (x= 1..4)</p><p id="page-15-paragraph-2" class="pdf-paragraph page-15" style="margin-left: 57px;">Address ofset: 0x3C - 0x48</p><p id="page-15-paragraph-3" class="pdf-paragraph page-15" style="margin-left: 57px;">Reset value: 0x0000 0000</p><p id="page-15-paragraph-4" class="pdf-paragraph page-15">31<span class="pdf-span" style="margin-left: 28px;">30</span><span class="pdf-span" style="margin-left: 28px;">29</span><span class="pdf-span" style="margin-left: 28px;">28</span><span class="pdf-span" style="margin-left: 28px;">27</span><span class="pdf-span" style="margin-left: 28px;">26</span><span class="pdf-span" style="margin-left: 29px;">25</span><span class="pdf-span" style="margin-left: 30px;">24</span><span class="pdf-span" style="margin-left: 30px;">23</span><span class="pdf-span" style="margin-left: 29px;">22</span><span class="pdf-span" style="margin-left: 29px;">21</span><span class="pdf-span" style="margin-left: 29px;">20</span><span class="pdf-span" style="margin-left: 29px;">19</span><span class="pdf-span" style="margin-left: 29px;">18</span><span class="pdf-span" style="margin-left: 29px;">17</span><span class="pdf-span" style="margin-left: 30px;">16</span></p><p id="page-15-paragraph-5" class="pdf-paragraph page-15" align="center">Reserved</p><p id="page-15-paragraph-6" class="pdf-paragraph page-15">15<span class="pdf-span" style="margin-left: 28px;">14</span><span class="pdf-span" style="margin-left: 28px;">13</span><span class="pdf-span" style="margin-left: 28px;">12</span><span class="pdf-span" style="margin-left: 28px;">11</span><span class="pdf-span" style="margin-left: 28px;">10</span><span class="pdf-span" style="margin-left: 31px;">9</span><span class="pdf-span" style="margin-left: 30px;">8</span><span class="pdf-span" style="margin-left: 29px;">7</span><span class="pdf-span" style="margin-left: 29px;">6</span><span class="pdf-span" style="margin-left: 29px;">5</span><span class="pdf-span" style="margin-left: 29px;">4</span><span class="pdf-span" style="margin-left: 29px;">3</span><span class="pdf-span" style="margin-left: 29px;">2</span><span class="pdf-span" style="margin-left: 30px;">1</span><span class="pdf-span" style="margin-left: 30px;">0</span></p><table id="page-15-table-1" class="pdf-table page-15"><tr><td colspan="16">JDATA[15:0]</td></tr><tr><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td></tr></table><p id="page-15-paragraph-7" class="pdf-paragraph page-15" style="margin-left: 40px;">Bits 31:16 Reserved, must be kept at reset value.</p><p id="page-15-paragraph-8" class="pdf-paragraph page-15" style="margin-left: 45px;">Bits 15:0JDATA[15:0]: Injected data</p><p id="page-15-paragraph-9" class="pdf-paragraph page-15" align="right" style="margin-left: 94px;">These bits are read only. They contain the conversion result from injected channel x. Thedata is left or right-aligned as shown in Figure27 and Figure28.</p><p id="page-15-paragraph-10" class="pdf-paragraph page-15">11.12.14 ADC regular data register (ADC_DR)</p><p id="page-15-paragraph-11" class="pdf-paragraph page-15" align="right" style="margin-left: 57px;">Address ofset: 0x4C</p><p id="page-15-paragraph-12" class="pdf-paragraph page-15" align="right" style="margin-left: 57px;">Reset value: 0x0000 0000</p><p id="page-15-paragraph-13" class="pdf-paragraph page-15">31<span class="pdf-span" style="margin-left: 28px;">30</span><span class="pdf-span" style="margin-left: 28px;">29</span><span class="pdf-span" style="margin-left: 28px;">28</span><span class="pdf-span" style="margin-left: 28px;">27</span><span class="pdf-span" style="margin-left: 28px;">26</span><span class="pdf-span" style="margin-left: 29px;">25</span><span class="pdf-span" style="margin-left: 30px;">24</span><span class="pdf-span" style="margin-left: 30px;">23</span><span class="pdf-span" style="margin-left: 29px;">22</span><span class="pdf-span" style="margin-left: 29px;">21</span><span class="pdf-span" style="margin-left: 29px;">20</span><span class="pdf-span" style="margin-left: 29px;">19</span><span class="pdf-span" style="margin-left: 29px;">18</span><span class="pdf-span" style="margin-left: 29px;">17</span><span class="pdf-span" style="margin-left: 30px;">16</span></p><table id="page-15-table-2" class="pdf-table page-15"><tr><td colspan="16">ADC2DATA[15:0]</td></tr><tr><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td></tr></table><p id="page-15-paragraph-14" class="pdf-paragraph page-15">15<span class="pdf-span" style="margin-left: 28px;">14</span><span class="pdf-span" style="margin-left: 28px;">13</span><span class="pdf-span" style="margin-left: 28px;">12</span><span class="pdf-span" style="margin-left: 28px;">11</span><span class="pdf-span" style="margin-left: 28px;">10</span><span class="pdf-span" style="margin-left: 31px;">9</span><span class="pdf-span" style="margin-left: 30px;">8</span><span class="pdf-span" style="margin-left: 29px;">7</span><span class="pdf-span" style="margin-left: 29px;">6</span><span class="pdf-span" style="margin-left: 29px;">5</span><span class="pdf-span" style="margin-left: 29px;">4</span><span class="pdf-span" style="margin-left: 29px;">3</span><span class="pdf-span" style="margin-left: 29px;">2</span><span class="pdf-span" style="margin-left: 30px;">1</span><span class="pdf-span" style="margin-left: 30px;">0</span></p><table id="page-15-table-3" class="pdf-table page-15"><tr><td colspan="16">DATA[15:0]</td></tr><tr><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td><td>r</td></tr></table><p id="page-15-paragraph-15" class="pdf-paragraph page-15" align="right" style="margin-left: 41px;">Bits 31:16ADC2DATA[15:0]: ADC2 data</p><p id="page-15-paragraph-16" class="pdf-paragraph page-15" align="right" style="margin-left: 86px;">In ADC1: In dual mode, these bits contain the regular data of ADC2. Refer to Section11.9:Dual ADC mode.</p><p id="page-15-paragraph-17" class="pdf-paragraph page-15" align="right" style="margin-left: 86px;">In ADC2 and ADC3: these bits are not used.</p><p id="page-15-paragraph-18" class="pdf-paragraph page-15" align="right" style="margin-left: 46px;">Bits 15:0DATA[15:0]: Regular data</p><p id="page-15-paragraph-19" class="pdf-paragraph page-15" align="right" style="margin-left: 95px;">These bits are read only. They contain the conversion result from the regular channels. Thedata is left or right-aligned as shown in Figure27 and Figure28.</p><p id="page-15-paragraph-20" class="pdf-paragraph page-15" align="center">RM0008 Rev 21<span class="pdf-span" style="margin-left: 226px;">251/1136</span></p><p id="page-15-paragraph-21" class="pdf-paragraph page-15" style="align: left; margin-left: 483px;">253</p></div><!--page-16--><div id="page-16" class="pdf-page" new_para_start="None" new_para_end="None"><p id="page-16-paragraph-1" class="pdf-paragraph page-16">Analog-to-digital converter (ADC)<span class="pdf-span" style="margin-left: 423px;">RM0008</span>11.12.15 ADC register map</p><p id="page-16-paragraph-2" class="pdf-paragraph page-16" style="margin-left: 57px;">The folowing table summarizes the ADC registers.</p><p id="page-16-paragraph-3" class="pdf-paragraph page-16" align="center">Table 72. ADC register map and reset values</p><table id="page-16-table-1" class="pdf-table page-16"><tr><td>Ofset</td><td>Register</td><td>1<br>3</td><td>0<br>3</td><td>9<br>2</td><td>8<br>2</td><td>7<br>2</td><td>6<br>2</td><td>5<br>2</td><td>4<br>2</td><td>3<br>2</td><td>2<br>2</td><td>1<br>2</td><td>0<br>2</td><td>9<br>1</td><td>8<br>1</td><td>7<br>1</td><td>6<br>1</td><td>5<br>1</td><td>4<br>1</td><td>3<br>1</td><td>2<br>1</td><td>1<br>1</td><td>0<br>1</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td rowspan="2">0x00</td><td>ADC_SR</td><td rowspan="2" colspan="27">Reserved</td><td>T<br>R<br>T<br>S</td><td>T<br>R<br>T<br>S<br>J</td><td>C<br>O<br>E<br>J</td><td>C<br>O<br>E</td><td>D<br>W<br>A</td></tr><tr><td>Reset value</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td rowspan="2">0x04</td><td>ADC_CR1</td><td rowspan="2" colspan="8">Reserved</td><td>N<br>E<br>D<br>W<br>A</td><td>N<br>E<br>D<br>W<br>A<br>J</td><td rowspan="2" colspan="2">d<br>e<br>v<br>er<br>s<br>e<br>R</td><td colspan="4">DUALMOD <br>[3:0]</td><td colspan="3">DISC <br>NUM <br>[2:0]</td><td>N<br>E<br>C<br>S<br>DI<br>J</td><td>N<br>E<br>C<br>S<br>DI</td><td>O<br>T<br>U<br>A<br>J</td><td>L<br>G<br>S<br>D <br>W<br>A</td><td>N<br>A<br>C<br>S</td><td>E<br>C I<br>O<br>E<br>J</td><td>E<br>DI<br>W<br>A</td><td>E<br>CI<br>O<br>E</td><td colspan="5">AWDCH[4:0]</td></tr><tr><td>Reset value</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td rowspan="2">0x08</td><td>ADC_CR2</td><td rowspan="2" colspan="8">Reserved</td><td>E<br>F<br>E<br>R<br>V<br>S<br>T</td><td>T<br>R<br>A<br>T<br>S<br>W<br>S</td><td>R<br>A<br>T<br>S<br>W<br>S<br>J</td><td>G<br>RI<br>T<br>T<br>X<br>E</td><td colspan="3">EXTSEL <br>[2:0]</td><td rowspan="2">d<br>e<br>v<br>er<br>s<br>e<br>R</td><td>G<br>RI<br>T<br>T<br>X<br>E<br>J</td><td colspan="3">JEXTSE<br>L<br>[2:0]</td><td>N<br>G<br>LI<br>A</td><td rowspan="2" colspan="2">d<br>e<br>v<br>er<br>s<br>e<br>R</td><td>A<br>M<br>D</td><td rowspan="2" colspan="4">Reserved</td><td>L<br>A<br>C<br>T<br>S<br>R</td><td>L<br>A<br>C</td><td>T<br>N<br>O<br>C</td><td>N<br>O<br>D<br>A</td></tr><tr><td>Reset value</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td rowspan="2">0x0C</td><td>ADC_SMPR1</td><td colspan="32">Sample time bits SMPx_x</td></tr><tr><td>Reset value</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td rowspan="2">0x10</td><td>ADC_SMPR2</td><td colspan="32">Sample time bits SMPx_x</td></tr><tr><td>Reset value</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td rowspan="2">0x14</td><td>ADC_JOFR1</td><td rowspan="2" colspan="20">Reserved</td><td colspan="12">JOFFSET1[11:0]</td></tr><tr><td>Reset value</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td rowspan="2">0x18</td><td>ADC_JOFR2</td><td rowspan="2" colspan="20">Reserved</td><td colspan="12">JOFFSET2[11:0]</td></tr><tr><td>Reset value</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td rowspan="2">0x1C</td><td>ADC_JOFR3</td><td rowspan="2" colspan="20">Reserved</td><td colspan="12">JOFFSET3[11:0]</td></tr><tr><td>Reset value</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td rowspan="2">0x20</td><td>ADC_JOFR4</td><td rowspan="2" colspan="20">Reserved</td><td colspan="12">JOFFSET4[11:0]</td></tr><tr><td>Reset value</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td rowspan="2">0x24</td><td>ADC_HTR</td><td rowspan="2" colspan="20">Reserved</td><td colspan="12">HT[11:0]</td></tr><tr><td>Reset value</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td rowspan="2">0x28</td><td>ADC_LTR</td><td rowspan="2" colspan="20">Reserved</td><td colspan="12">LT[11:0]</td></tr><tr><td>Reset value</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td rowspan="2">0x2C</td><td>ADC_SQR1</td><td rowspan="2" colspan="8">Reserved</td><td colspan="4">L[3:0]</td><td colspan="5">SQ16[4:0] 16th <br>conversion in <br>regular <br>sequence bits</td><td colspan="5">SQ15[4:0] 15th <br>conversion in <br>regular <br>sequence bits</td><td colspan="5">SQ14[4:0] <br>1fourth <br>conversion in <br>regular <br>sequence bits</td><td colspan="5">SQ13[4:0] 13th <br>conversion in <br>regular <br>sequence bits</td></tr><tr><td>Reset value</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table><p id="page-16-paragraph-4" class="pdf-paragraph page-16">252/1136<span class="pdf-span" style="margin-left: 198px;">RM0008 Rev 21</span></p></div><!--page-17--><div id="page-17" class="pdf-page" new_para_start="None" new_para_end="None"><p id="page-17-paragraph-1" class="pdf-paragraph page-17">RM0008<span class="pdf-span" style="margin-left: 302px;">Analog-to-digital converter (ADC)</span></p><p id="page-17-paragraph-2" class="pdf-paragraph page-17" align="center">Table 72. ADC register map and reset values (continued)</p><table id="page-17-table-1" class="pdf-table page-17"><tr><td>Ofset</td><td>Register</td><td>1<br>3</td><td>0<br>3</td><td>9<br>2</td><td>8<br>2</td><td>7<br>2</td><td>6<br>2</td><td>5<br>2</td><td>4<br>2</td><td>3<br>2</td><td>2<br>2</td><td>1<br>2</td><td>0<br>2</td><td>9<br>1</td><td>8<br>1</td><td>7<br>1</td><td>6<br>1</td><td>5<br>1</td><td>4<br>1</td><td>3<br>1</td><td>2<br>1</td><td>1<br>1</td><td>0<br>1</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td rowspan="2">0x30</td><td>ADC_SQR2</td><td rowspan="2" colspan="2">d<br>e<br>v<br>er<br>s<br>e<br>R</td><td colspan="5">SQ12[4:0] 12th <br>conversion in <br>regular <br>sequence bits</td><td colspan="5">SQ11[4:0] 11th <br>conversion in <br>regular <br>sequence bits</td><td colspan="5">SQ10[4:0] 10th <br>conversion in <br>regular <br>sequence bits</td><td colspan="5">SQ9[4:0] 9th <br>conversion in <br>regular <br>sequence bits</td><td colspan="5">SQ8[4:0] 8th <br>conversion in <br>regular <br>sequence bits</td><td colspan="5">SQ7[4:0] 7th <br>conversion in <br>regular <br>sequence bits</td></tr><tr><td>Reset value</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td rowspan="2">0x34</td><td>ADC_SQR3</td><td rowspan="2" colspan="2">d<br>e<br>v<br>er<br>s<br>e<br>R</td><td colspan="5">SQ6[4:0] 6th <br>conversion in <br>regular <br>sequence bits</td><td colspan="5">SQ5[4:0] 5th <br>conversion in <br>regular <br>sequence bits</td><td colspan="5">SQ4[4:0] fourth <br>conversion in <br>regular <br>sequence bits</td><td colspan="5">SQ3[4:0] third <br>conversion in <br>regular <br>sequence bits</td><td colspan="5">SQ2[4:0] second <br>conversion in <br>regular <br>sequence bits</td><td colspan="5">SQ1[4:0] first <br>conversion in <br>regular <br>sequence bits</td></tr><tr><td>Reset value</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td rowspan="2">0x38</td><td>ADC_JSQR</td><td rowspan="2" colspan="10">Reserved</td><td colspan="2">JL[1:<br>0]</td><td colspan="5">JSQ4[4:0] <br>fourthconversion <br>in injected <br>sequence bits</td><td colspan="5">JSQ3[4:0] third <br>conversion in <br>injected <br>sequence bits</td><td colspan="5">JSQ2[4:0] <br>second <br>conversion in <br>injected <br>sequence bits</td><td colspan="5">JSQ1[4:0] first <br>conversion in <br>injected <br>sequence bits</td></tr><tr><td>Reset value</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td rowspan="2">0x3C</td><td>ADC_JDR1</td><td rowspan="2" colspan="16">Reserved</td><td colspan="16">JDATA[15:0]</td></tr><tr><td>Reset value</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td rowspan="2">0x40</td><td>ADC_JDR2</td><td rowspan="2" colspan="16">Reserved</td><td colspan="16">JDATA[15:0]</td></tr><tr><td>Reset value</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td rowspan="2">0x44</td><td>ADC_JDR3</td><td rowspan="2" colspan="16">Reserved</td><td colspan="16">JDATA[15:0]</td></tr><tr><td>Reset value</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td rowspan="2">0x48</td><td>ADC_JDR4</td><td rowspan="2" colspan="16">Reserved</td><td colspan="16">JDATA[15:0]</td></tr><tr><td>Reset value</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td rowspan="2">0x4C</td><td>ADC_DR</td><td colspan="16">ADC2DATA[15:0]</td><td colspan="16">Regular DATA[15:0]</td></tr><tr><td>Reset value</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table><p id="page-17-paragraph-3" class="pdf-paragraph page-17" style="margin-left: 57px;">Refer to Table3 on page50 for the register boundary addresses.</p><p id="page-17-paragraph-4" class="pdf-paragraph page-17" align="center">RM0008 Rev 21<span class="pdf-span" style="margin-left: 226px;">253/1136</span></p><p id="page-17-paragraph-5" class="pdf-paragraph page-17" style="align: left; margin-left: 483px;">253</p></div></div>