Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Dec  6 12:37:24 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld/default/mul9/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  81          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (81)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (81)
5. checking no_input_delay (17)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (81)
-------------------------
 There are 81 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src11_reg[0]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src12_reg[0]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src13_reg[0]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src14_reg[0]/C
src14_reg[1]/C
src14_reg[2]/C
src15_reg[0]/C
src15_reg[1]/C
src16_reg[0]/C
src1_reg[0]/C
src1_reg[1]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (81)
-------------------------------------------------
 There are 81 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src11_reg[0]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src12_reg[0]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src13_reg[0]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src14_reg[0]/D
src14_reg[1]/D
src14_reg[2]/D
src15_reg[0]/D
src15_reg[1]/D
src16_reg[0]/D
src1_reg[0]/D
src1_reg[1]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  100          inf        0.000                      0                  100           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src11_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.821ns  (logic 4.802ns (54.437%)  route 4.019ns (45.563%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE                         0.000     0.000 r  src11_reg[2]/C
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src11_reg[2]/Q
                         net (fo=5, routed)           1.177     1.490    compressor/comp/gpc2/lut6_2_inst1/I2
    SLICE_X1Y70                                                       r  compressor/comp/gpc2/lut6_2_inst1/LUT6/I2
    SLICE_X1Y70          LUT6 (Prop_lut6_I2_O)        0.211     1.701 r  compressor/comp/gpc2/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.701    compressor/comp/gpc2/lut6_2_inst1_n_1
    SLICE_X1Y70                                                       r  compressor/comp/gpc2/carry4_inst0/S[1]
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.178 r  compressor/comp/gpc2/carry4_inst0/O[3]
                         net (fo=2, routed)           0.556     2.734    compressor/comp/gpc54/src0[2]
    SLICE_X2Y70                                                       r  compressor/comp/gpc54/lut2_prop0/I1
    SLICE_X2Y70          LUT2 (Prop_lut2_I1_O)        0.234     2.968 r  compressor/comp/gpc54/lut2_prop0/O
                         net (fo=1, routed)           0.000     2.968    compressor/comp/gpc54/lut2_prop0_n_0
    SLICE_X2Y70                                                       r  compressor/comp/gpc54/carry4_inst0/S[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     3.374 r  compressor/comp/gpc54/carry4_inst0/O[2]
                         net (fo=2, routed)           0.785     4.159    compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_gene17_0[2]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop15/I1
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.217     4.376 r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop15/O
                         net (fo=1, routed)           0.000     4.376    compressor/ra/ra/rowadder_0/cascade_fa_18/prop[15]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst3/S[3]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.675 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     4.675    compressor/ra/ra/rowadder_0/cascade_fa_18/carryout[15]
    SLICE_X0Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst4/CI
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.905 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst4/O[1]
                         net (fo=1, routed)           1.501     6.406    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.415     8.821 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.821    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.754ns  (logic 4.738ns (54.130%)  route 4.015ns (45.870%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE                         0.000     0.000 r  src11_reg[2]/C
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src11_reg[2]/Q
                         net (fo=5, routed)           1.177     1.490    compressor/comp/gpc2/lut6_2_inst1/I2
    SLICE_X1Y70                                                       r  compressor/comp/gpc2/lut6_2_inst1/LUT6/I2
    SLICE_X1Y70          LUT6 (Prop_lut6_I2_O)        0.211     1.701 r  compressor/comp/gpc2/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.701    compressor/comp/gpc2/lut6_2_inst1_n_1
    SLICE_X1Y70                                                       r  compressor/comp/gpc2/carry4_inst0/S[1]
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.178 r  compressor/comp/gpc2/carry4_inst0/O[3]
                         net (fo=2, routed)           0.556     2.734    compressor/comp/gpc54/src0[2]
    SLICE_X2Y70                                                       r  compressor/comp/gpc54/lut2_prop0/I1
    SLICE_X2Y70          LUT2 (Prop_lut2_I1_O)        0.234     2.968 r  compressor/comp/gpc54/lut2_prop0/O
                         net (fo=1, routed)           0.000     2.968    compressor/comp/gpc54/lut2_prop0_n_0
    SLICE_X2Y70                                                       r  compressor/comp/gpc54/carry4_inst0/S[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     3.374 r  compressor/comp/gpc54/carry4_inst0/O[2]
                         net (fo=2, routed)           0.785     4.159    compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_gene17_0[2]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop15/I1
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.217     4.376 r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop15/O
                         net (fo=1, routed)           0.000     4.376    compressor/ra/ra/rowadder_0/cascade_fa_18/prop[15]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst3/S[3]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.675 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     4.675    compressor/ra/ra/rowadder_0/cascade_fa_18/carryout[15]
    SLICE_X0Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst4/CI
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.834 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst4/O[0]
                         net (fo=1, routed)           1.497     6.331    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.422     8.754 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.754    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.739ns  (logic 4.724ns (54.052%)  route 4.015ns (45.948%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE                         0.000     0.000 r  src11_reg[2]/C
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src11_reg[2]/Q
                         net (fo=5, routed)           1.177     1.490    compressor/comp/gpc2/lut6_2_inst1/I2
    SLICE_X1Y70                                                       r  compressor/comp/gpc2/lut6_2_inst1/LUT6/I2
    SLICE_X1Y70          LUT6 (Prop_lut6_I2_O)        0.211     1.701 r  compressor/comp/gpc2/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.701    compressor/comp/gpc2/lut6_2_inst1_n_1
    SLICE_X1Y70                                                       r  compressor/comp/gpc2/carry4_inst0/S[1]
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.178 r  compressor/comp/gpc2/carry4_inst0/O[3]
                         net (fo=2, routed)           0.556     2.734    compressor/comp/gpc54/src0[2]
    SLICE_X2Y70                                                       r  compressor/comp/gpc54/lut2_prop0/I1
    SLICE_X2Y70          LUT2 (Prop_lut2_I1_O)        0.234     2.968 r  compressor/comp/gpc54/lut2_prop0/O
                         net (fo=1, routed)           0.000     2.968    compressor/comp/gpc54/lut2_prop0_n_0
    SLICE_X2Y70                                                       r  compressor/comp/gpc54/carry4_inst0/S[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     3.374 r  compressor/comp/gpc54/carry4_inst0/O[2]
                         net (fo=2, routed)           0.785     4.159    compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_gene17_0[2]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop15/I1
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.217     4.376 r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop15/O
                         net (fo=1, routed)           0.000     4.376    compressor/ra/ra/rowadder_0/cascade_fa_18/prop[15]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst3/S[3]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.675 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     4.675    compressor/ra/ra/rowadder_0/cascade_fa_18/carryout[15]
    SLICE_X0Y69                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst4/CI
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     4.795 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst4/CO[1]
                         net (fo=1, routed)           1.498     6.292    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.447     8.739 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.739    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.383ns  (logic 4.403ns (52.520%)  route 3.980ns (47.480%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE                         0.000     0.000 r  src6_reg[4]/C
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[4]/Q
                         net (fo=5, routed)           0.921     1.262    compressor/comp/gpc0/lut6_2_inst0/I0
    SLICE_X4Y66                                                       r  compressor/comp/gpc0/lut6_2_inst0/LUT6/I0
    SLICE_X4Y66          LUT6 (Prop_lut6_I0_O)        0.097     1.359 r  compressor/comp/gpc0/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.359    compressor/comp/gpc0/lut6_2_inst0_n_1
    SLICE_X4Y66                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.662 r  compressor/comp/gpc0/carry4_inst0/O[1]
                         net (fo=4, routed)           0.721     2.384    compressor/comp/gpc51/src2[4]
    SLICE_X1Y67                                                       r  compressor/comp/gpc51/lut5_prop3/I4
    SLICE_X1Y67          LUT5 (Prop_lut5_I4_O)        0.225     2.609 r  compressor/comp/gpc51/lut5_prop3/O
                         net (fo=1, routed)           0.000     2.609    compressor/comp/gpc51/lut5_prop3_n_0
    SLICE_X1Y67                                                       r  compressor/comp/gpc51/carry4_inst0/S[3]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     2.908 r  compressor/comp/gpc51/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.723     3.631    compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_gene9_0[4]
    SLICE_X0Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop9/I1
    SLICE_X0Y67          LUT2 (Prop_lut2_I1_O)        0.097     3.728 r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop9/O
                         net (fo=1, routed)           0.000     3.728    compressor/ra/ra/rowadder_0/cascade_fa_18/prop[9]
    SLICE_X0Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst2/S[1]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.140 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.140    compressor/ra/ra/rowadder_0/cascade_fa_18/carryout[11]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst3/CI
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.370 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst3/O[1]
                         net (fo=1, routed)           1.614     5.984    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.399     8.383 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.383    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.376ns  (logic 4.467ns (53.335%)  route 3.909ns (46.665%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE                         0.000     0.000 r  src11_reg[2]/C
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src11_reg[2]/Q
                         net (fo=5, routed)           1.177     1.490    compressor/comp/gpc2/lut6_2_inst1/I2
    SLICE_X1Y70                                                       r  compressor/comp/gpc2/lut6_2_inst1/LUT6/I2
    SLICE_X1Y70          LUT6 (Prop_lut6_I2_O)        0.211     1.701 r  compressor/comp/gpc2/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.701    compressor/comp/gpc2/lut6_2_inst1_n_1
    SLICE_X1Y70                                                       r  compressor/comp/gpc2/carry4_inst0/S[1]
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.178 r  compressor/comp/gpc2/carry4_inst0/O[3]
                         net (fo=2, routed)           0.556     2.734    compressor/comp/gpc54/src0[2]
    SLICE_X2Y70                                                       r  compressor/comp/gpc54/lut2_prop0/I1
    SLICE_X2Y70          LUT2 (Prop_lut2_I1_O)        0.234     2.968 r  compressor/comp/gpc54/lut2_prop0/O
                         net (fo=1, routed)           0.000     2.968    compressor/comp/gpc54/lut2_prop0_n_0
    SLICE_X2Y70                                                       r  compressor/comp/gpc54/carry4_inst0/S[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.406     3.374 r  compressor/comp/gpc54/carry4_inst0/O[2]
                         net (fo=2, routed)           0.785     4.159    compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_gene17_0[2]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop15/I1
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.217     4.376 r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop15/O
                         net (fo=1, routed)           0.000     4.376    compressor/ra/ra/rowadder_0/cascade_fa_18/prop[15]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst3/S[3]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.187     4.563 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst3/O[3]
                         net (fo=1, routed)           1.391     5.954    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.422     8.376 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.376    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.266ns  (logic 4.468ns (54.048%)  route 3.799ns (45.952%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE                         0.000     0.000 r  src11_reg[2]/C
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src11_reg[2]/Q
                         net (fo=5, routed)           1.177     1.490    compressor/comp/gpc2/lut6_2_inst1/I2
    SLICE_X1Y70                                                       r  compressor/comp/gpc2/lut6_2_inst1/LUT6/I2
    SLICE_X1Y70          LUT6 (Prop_lut6_I2_O)        0.211     1.701 r  compressor/comp/gpc2/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     1.701    compressor/comp/gpc2/lut6_2_inst1_n_1
    SLICE_X1Y70                                                       r  compressor/comp/gpc2/carry4_inst0/S[1]
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     2.178 r  compressor/comp/gpc2/carry4_inst0/O[3]
                         net (fo=2, routed)           0.556     2.734    compressor/comp/gpc54/src0[2]
    SLICE_X2Y70                                                       r  compressor/comp/gpc54/lut2_prop0/I1
    SLICE_X2Y70          LUT2 (Prop_lut2_I1_O)        0.234     2.968 r  compressor/comp/gpc54/lut2_prop0/O
                         net (fo=1, routed)           0.000     2.968    compressor/comp/gpc54/lut2_prop0_n_0
    SLICE_X2Y70                                                       r  compressor/comp/gpc54/carry4_inst0/S[0]
    SLICE_X2Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.190     3.158 r  compressor/comp/gpc54/carry4_inst0/O[0]
                         net (fo=2, routed)           0.657     3.814    compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_gene17_0[0]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop13/I0
    SLICE_X0Y68          LUT2 (Prop_lut2_I0_O)        0.209     4.023 r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.023    compressor/ra/ra/rowadder_0/cascade_fa_18/prop[13]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst3/S[1]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.455 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst3/O[2]
                         net (fo=1, routed)           1.409     5.865    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.402     8.266 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.266    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.244ns  (logic 4.333ns (52.561%)  route 3.911ns (47.439%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE                         0.000     0.000 r  src6_reg[4]/C
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[4]/Q
                         net (fo=5, routed)           0.921     1.262    compressor/comp/gpc0/lut6_2_inst0/I0
    SLICE_X4Y66                                                       r  compressor/comp/gpc0/lut6_2_inst0/LUT6/I0
    SLICE_X4Y66          LUT6 (Prop_lut6_I0_O)        0.097     1.359 r  compressor/comp/gpc0/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.359    compressor/comp/gpc0/lut6_2_inst0_n_1
    SLICE_X4Y66                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.662 r  compressor/comp/gpc0/carry4_inst0/O[1]
                         net (fo=4, routed)           0.721     2.384    compressor/comp/gpc51/src2[4]
    SLICE_X1Y67                                                       r  compressor/comp/gpc51/lut5_prop3/I4
    SLICE_X1Y67          LUT5 (Prop_lut5_I4_O)        0.225     2.609 r  compressor/comp/gpc51/lut5_prop3/O
                         net (fo=1, routed)           0.000     2.609    compressor/comp/gpc51/lut5_prop3_n_0
    SLICE_X1Y67                                                       r  compressor/comp/gpc51/carry4_inst0/S[3]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     2.908 r  compressor/comp/gpc51/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.723     3.631    compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_gene9_0[4]
    SLICE_X0Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop9/I1
    SLICE_X0Y67          LUT2 (Prop_lut2_I1_O)        0.097     3.728 r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop9/O
                         net (fo=1, routed)           0.000     3.728    compressor/ra/ra/rowadder_0/cascade_fa_18/prop[9]
    SLICE_X0Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst2/S[1]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.140 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.140    compressor/ra/ra/rowadder_0/cascade_fa_18/carryout[11]
    SLICE_X0Y68                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst3/CI
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.299 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst3/O[0]
                         net (fo=1, routed)           1.545     5.844    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.400     8.244 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.244    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.142ns  (logic 4.218ns (51.800%)  route 3.925ns (48.200%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE                         0.000     0.000 r  src6_reg[4]/C
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[4]/Q
                         net (fo=5, routed)           0.921     1.262    compressor/comp/gpc0/lut6_2_inst0/I0
    SLICE_X4Y66                                                       r  compressor/comp/gpc0/lut6_2_inst0/LUT6/I0
    SLICE_X4Y66          LUT6 (Prop_lut6_I0_O)        0.097     1.359 r  compressor/comp/gpc0/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.359    compressor/comp/gpc0/lut6_2_inst0_n_1
    SLICE_X4Y66                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.662 r  compressor/comp/gpc0/carry4_inst0/O[1]
                         net (fo=4, routed)           0.721     2.384    compressor/comp/gpc51/src2[4]
    SLICE_X1Y67                                                       r  compressor/comp/gpc51/lut5_prop3/I4
    SLICE_X1Y67          LUT5 (Prop_lut5_I4_O)        0.225     2.609 r  compressor/comp/gpc51/lut5_prop3/O
                         net (fo=1, routed)           0.000     2.609    compressor/comp/gpc51/lut5_prop3_n_0
    SLICE_X1Y67                                                       r  compressor/comp/gpc51/carry4_inst0/S[3]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     2.908 r  compressor/comp/gpc51/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.723     3.631    compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_gene9_0[4]
    SLICE_X0Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop9/I1
    SLICE_X0Y67          LUT2 (Prop_lut2_I1_O)        0.097     3.728 r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop9/O
                         net (fo=1, routed)           0.000     3.728    compressor/ra/ra/rowadder_0/cascade_fa_18/prop[9]
    SLICE_X0Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst2/S[1]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.160 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst2/O[2]
                         net (fo=1, routed)           1.558     5.719    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.424     8.142 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.142    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.121ns  (logic 4.246ns (52.281%)  route 3.875ns (47.719%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE                         0.000     0.000 r  src6_reg[4]/C
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[4]/Q
                         net (fo=5, routed)           0.921     1.262    compressor/comp/gpc0/lut6_2_inst0/I0
    SLICE_X4Y66                                                       r  compressor/comp/gpc0/lut6_2_inst0/LUT6/I0
    SLICE_X4Y66          LUT6 (Prop_lut6_I0_O)        0.097     1.359 r  compressor/comp/gpc0/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.359    compressor/comp/gpc0/lut6_2_inst0_n_1
    SLICE_X4Y66                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.662 r  compressor/comp/gpc0/carry4_inst0/O[1]
                         net (fo=4, routed)           0.721     2.384    compressor/comp/gpc51/src2[4]
    SLICE_X1Y67                                                       r  compressor/comp/gpc51/lut5_prop3/I4
    SLICE_X1Y67          LUT5 (Prop_lut5_I4_O)        0.225     2.609 r  compressor/comp/gpc51/lut5_prop3/O
                         net (fo=1, routed)           0.000     2.609    compressor/comp/gpc51/lut5_prop3_n_0
    SLICE_X1Y67                                                       r  compressor/comp/gpc51/carry4_inst0/S[3]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     2.908 r  compressor/comp/gpc51/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.723     3.631    compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_gene9_0[4]
    SLICE_X0Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop9/I1
    SLICE_X0Y67          LUT2 (Prop_lut2_I1_O)        0.097     3.728 r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop9/O
                         net (fo=1, routed)           0.000     3.728    compressor/ra/ra/rowadder_0/cascade_fa_18/prop[9]
    SLICE_X0Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst2/S[1]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.205 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst2/O[3]
                         net (fo=1, routed)           1.509     5.714    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.407     8.121 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.121    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst9[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.488ns  (logic 3.927ns (52.444%)  route 3.561ns (47.556%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE                         0.000     0.000 r  src6_reg[4]/C
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[4]/Q
                         net (fo=5, routed)           0.921     1.262    compressor/comp/gpc0/lut6_2_inst0/I0
    SLICE_X4Y66                                                       r  compressor/comp/gpc0/lut6_2_inst0/LUT6/I0
    SLICE_X4Y66          LUT6 (Prop_lut6_I0_O)        0.097     1.359 r  compressor/comp/gpc0/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.359    compressor/comp/gpc0/lut6_2_inst0_n_1
    SLICE_X4Y66                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X4Y66          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.662 r  compressor/comp/gpc0/carry4_inst0/O[1]
                         net (fo=4, routed)           0.721     2.384    compressor/comp/gpc51/src2[4]
    SLICE_X1Y67                                                       r  compressor/comp/gpc51/lut5_prop3/I4
    SLICE_X1Y67          LUT5 (Prop_lut5_I4_O)        0.225     2.609 r  compressor/comp/gpc51/lut5_prop3/O
                         net (fo=1, routed)           0.000     2.609    compressor/comp/gpc51/lut5_prop3_n_0
    SLICE_X1Y67                                                       r  compressor/comp/gpc51/carry4_inst0/S[3]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     2.908 r  compressor/comp/gpc51/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.723     3.631    compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_gene9_0[4]
    SLICE_X0Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop9/I1
    SLICE_X0Y67          LUT2 (Prop_lut2_I1_O)        0.097     3.728 r  compressor/ra/ra/rowadder_0/cascade_fa_18/lut2_prop9/O
                         net (fo=1, routed)           0.000     3.728    compressor/ra/ra/rowadder_0/cascade_fa_18/prop[9]
    SLICE_X0Y67                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst2/S[1]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     3.897 r  compressor/ra/ra/rowadder_0/cascade_fa_18/carry4_inst2/O[1]
                         net (fo=1, routed)           1.195     5.092    dst9_OBUF[0]
    V15                                                               r  dst9_OBUF[0]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.396     7.488 r  dst9_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.488    dst9[0]
    V15                                                               r  dst9[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src10_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.585%)  route 0.113ns (44.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE                         0.000     0.000 r  src10_reg[3]/C
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src10_reg[3]/Q
                         net (fo=5, routed)           0.113     0.254    src10[3]
    SLICE_X1Y69          FDRE                                         r  src10_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.585%)  route 0.113ns (44.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE                         0.000     0.000 r  src6_reg[1]/C
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src6_reg[1]/Q
                         net (fo=5, routed)           0.113     0.254    src6[1]
    SLICE_X3Y66          FDRE                                         r  src6_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.456%)  route 0.126ns (49.544%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE                         0.000     0.000 r  src12_reg[2]/C
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src12_reg[2]/Q
                         net (fo=5, routed)           0.126     0.254    src12[2]
    SLICE_X1Y69          FDRE                                         r  src12_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.434%)  route 0.126ns (49.566%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE                         0.000     0.000 r  src8_reg[1]/C
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[1]/Q
                         net (fo=5, routed)           0.126     0.254    src8[1]
    SLICE_X3Y66          FDRE                                         r  src8_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.792%)  route 0.116ns (45.208%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE                         0.000     0.000 r  src10_reg[2]/C
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src10_reg[2]/Q
                         net (fo=2, routed)           0.116     0.257    src10[2]
    SLICE_X1Y69          FDRE                                         r  src10_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.451%)  route 0.118ns (45.549%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDRE                         0.000     0.000 r  src9_reg[1]/C
    SLICE_X4Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src9_reg[1]/Q
                         net (fo=5, routed)           0.118     0.259    src9[1]
    SLICE_X5Y69          FDRE                                         r  src9_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.068%)  route 0.120ns (45.932%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE                         0.000     0.000 r  src10_reg[5]/C
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src10_reg[5]/Q
                         net (fo=5, routed)           0.120     0.261    src10[5]
    SLICE_X1Y69          FDRE                                         r  src10_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.128ns (49.054%)  route 0.133ns (50.946%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE                         0.000     0.000 r  src11_reg[1]/C
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src11_reg[1]/Q
                         net (fo=5, routed)           0.133     0.261    src11[1]
    SLICE_X0Y70          FDRE                                         r  src11_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.908%)  route 0.121ns (46.092%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE                         0.000     0.000 r  src4_reg[2]/C
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src4_reg[2]/Q
                         net (fo=7, routed)           0.121     0.262    src4[2]
    SLICE_X2Y67          FDRE                                         r  src4_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.907%)  route 0.126ns (47.093%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  src12_reg[0]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src12_reg[0]/Q
                         net (fo=5, routed)           0.126     0.267    src12[0]
    SLICE_X1Y69          FDRE                                         r  src12_reg[1]/D
  -------------------------------------------------------------------    -------------------





