/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [42:0] _01_;
  reg [7:0] _02_;
  wire [10:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  reg [18:0] celloutsig_0_38z;
  wire [2:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire [2:0] celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [9:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = ~(celloutsig_0_25z & celloutsig_0_17z);
  assign celloutsig_1_1z = ~(in_data[101] & celloutsig_1_0z);
  assign celloutsig_1_15z = ~(celloutsig_1_14z & celloutsig_1_6z);
  assign celloutsig_0_47z = ~(celloutsig_0_22z | celloutsig_0_23z);
  assign celloutsig_1_8z = ~(celloutsig_1_1z | celloutsig_1_0z);
  assign celloutsig_1_13z = ~(celloutsig_1_3z | celloutsig_1_0z);
  assign celloutsig_0_55z = ~celloutsig_0_47z;
  assign celloutsig_1_10z = ~celloutsig_1_4z;
  assign celloutsig_1_19z = ~celloutsig_1_18z;
  assign celloutsig_0_16z = ~celloutsig_0_14z;
  assign celloutsig_0_23z = ~celloutsig_0_5z;
  assign celloutsig_0_22z = celloutsig_0_14z ^ celloutsig_0_2z;
  assign celloutsig_0_24z = celloutsig_0_21z ^ celloutsig_0_23z;
  reg [42:0] _16_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _16_ <= 43'h00000000000;
    else _16_ <= { in_data[82:53], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign { _01_[42:16], _00_, _01_[14:0] } = _16_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _02_ <= 8'h00;
    else _02_ <= celloutsig_0_38z[9:2];
  assign celloutsig_1_14z = { 1'h0, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_1z, 1'h1, celloutsig_1_11z } == in_data[162:157];
  assign celloutsig_0_9z = in_data[86:75] == { _01_[8:2], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_7z };
  assign celloutsig_0_14z = { _01_[14:12], celloutsig_0_9z } == celloutsig_0_1z;
  assign celloutsig_0_5z = _01_[42:32] >= celloutsig_0_0z;
  assign celloutsig_0_72z = { celloutsig_0_68z[4:1], celloutsig_0_31z, celloutsig_0_10z, _02_, celloutsig_0_28z, celloutsig_0_42z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_6z } >= { _01_[30:16], _00_, _01_[14:9], celloutsig_0_40z };
  assign celloutsig_0_7z = { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z } >= { _01_[34:23], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_18z = { celloutsig_1_4z, 1'h1, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_7z, 1'h1, celloutsig_1_15z, celloutsig_1_17z, 1'h1, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_8z, 1'h1, celloutsig_1_10z, celloutsig_1_0z, 1'h1, celloutsig_1_17z } >= { celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_15z, 1'h1, celloutsig_1_14z };
  assign celloutsig_0_50z = ! { celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_1_6z = ! { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_12z = ! celloutsig_0_0z[9:7];
  assign celloutsig_0_18z = ! { celloutsig_0_10z[0], celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_0_19z = ! { celloutsig_0_1z[1], celloutsig_0_17z, celloutsig_0_11z };
  assign celloutsig_0_4z = _01_[10:3] || { _01_[17:16], _00_, _01_[14:10] };
  assign celloutsig_1_11z = 1'h1 || { in_data[131:103], celloutsig_1_1z };
  assign celloutsig_0_17z = { celloutsig_0_8z[1:0], celloutsig_0_8z, celloutsig_0_10z } || { in_data[44:35], celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_21z = { _01_[40:31], celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_14z } || { _01_[27:16], _00_, _01_[14:6] };
  assign celloutsig_0_26z = { in_data[20:18], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_21z } || { _01_[10:4], celloutsig_0_18z };
  assign celloutsig_1_0z = | in_data[116:103];
  assign celloutsig_0_11z = | { _01_[19:17], celloutsig_0_9z };
  assign celloutsig_0_6z = celloutsig_0_1z[2] & celloutsig_0_5z;
  assign celloutsig_0_20z = celloutsig_0_4z & celloutsig_0_14z;
  assign celloutsig_0_2z = celloutsig_0_1z[2] & celloutsig_0_1z[3];
  assign celloutsig_0_25z = celloutsig_0_12z & celloutsig_0_2z;
  assign celloutsig_0_28z = celloutsig_0_17z & celloutsig_0_24z;
  assign celloutsig_1_3z = | { celloutsig_1_0z, in_data[132:126] };
  assign celloutsig_1_4z = | { celloutsig_1_0z, in_data[181:167] };
  assign celloutsig_1_17z = | { celloutsig_1_16z[9:2], celloutsig_1_15z };
  assign celloutsig_1_5z = in_data[118:116] >> { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[26:16] <<< in_data[36:26];
  assign celloutsig_0_40z = { celloutsig_0_34z, celloutsig_0_11z, celloutsig_0_14z } <<< { celloutsig_0_26z, celloutsig_0_34z, celloutsig_0_16z };
  assign celloutsig_0_68z = { _01_[9:8], celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_50z, celloutsig_0_5z } <<< { celloutsig_0_24z, celloutsig_0_1z, celloutsig_0_55z };
  assign celloutsig_0_73z = { in_data[47:46], celloutsig_0_21z } <<< celloutsig_0_0z[3:1];
  assign celloutsig_0_8z = { _01_[12], celloutsig_0_6z, celloutsig_0_2z } <<< celloutsig_0_0z[7:5];
  assign celloutsig_0_1z = celloutsig_0_0z[10:7] <<< in_data[37:34];
  assign celloutsig_1_16z = in_data[140:131] - { in_data[130:123], celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_10z = { celloutsig_0_8z[0], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_6z } - { _01_[35:34], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_42z = ~((celloutsig_0_22z & celloutsig_0_2z) | celloutsig_0_22z);
  assign celloutsig_1_7z = ~((celloutsig_1_4z & celloutsig_1_4z) | celloutsig_1_5z[2]);
  assign celloutsig_0_31z = ~((celloutsig_0_21z & celloutsig_0_18z) | celloutsig_0_20z);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_38z = 19'h00000;
    else if (!clkin_data[32]) celloutsig_0_38z = { _01_[32:16], celloutsig_0_28z, celloutsig_0_4z };
  assign _01_[15] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
