---
layout: single
title: "Note Date: 2021.09.09, Editor: Jaeho.Ahn ^.^"
---

# 01. Note of timing constraints

1) It get information of clock-path & speed from waveform of FPGA sim.
2) It can generate timing constraints(XDC) from DB with clock-path & speed.


