## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Tue Apr 23 10:40:00 Pacific Daylight Time 2019
##
vlib work
vcom -93 -explicit  Half_adder.vhd
vcom -93 -explicit  Full_Adder.vhd
vcom -93 -explicit  full_tb.vhd
vsim -t 1ps   -lib work full_adder_full_tb_vhd_tb
do full_adder_full_tb_vhd_tb.udo
view wave
add wave *
view structure
view signals
run 1000ns
