
*** Running vivado
    with args -log data_ram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source data_ram.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source data_ram.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 368.684 ; gain = 87.793
INFO: [Synth 8-638] synthesizing module 'data_ram' [d:/Mycode/vivadoCode/5.memory/5.1data_ram/5.1data_ram.srcs/sources_1/ip/data_ram/synth/data_ram.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'data_ram' (9#1) [d:/Mycode/vivadoCode/5.memory/5.1data_ram/5.1data_ram.srcs/sources_1/ip/data_ram/synth/data_ram.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:42 . Memory (MB): peak = 623.703 ; gain = 342.812
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:42 . Memory (MB): peak = 623.703 ; gain = 342.812
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 714.336 ; gain = 1.477
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:51 . Memory (MB): peak = 714.336 ; gain = 433.445
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:51 . Memory (MB): peak = 714.336 ; gain = 433.445
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:51 . Memory (MB): peak = 714.336 ; gain = 433.445
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:51 . Memory (MB): peak = 714.336 ; gain = 433.445
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:51 . Memory (MB): peak = 714.336 ; gain = 433.445
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:59 . Memory (MB): peak = 764.426 ; gain = 483.535
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:59 . Memory (MB): peak = 764.574 ; gain = 483.684
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:59 . Memory (MB): peak = 774.164 ; gain = 493.273
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:01:00 . Memory (MB): peak = 774.164 ; gain = 493.273
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:01:00 . Memory (MB): peak = 774.164 ; gain = 493.273
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:01:00 . Memory (MB): peak = 774.164 ; gain = 493.273
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:01:00 . Memory (MB): peak = 774.164 ; gain = 493.273
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:01:00 . Memory (MB): peak = 774.164 ; gain = 493.273
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:01:00 . Memory (MB): peak = 774.164 ; gain = 493.273

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:01:00 . Memory (MB): peak = 774.164 ; gain = 493.273
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:01:02 . Memory (MB): peak = 790.539 ; gain = 509.648
