Apr 26 22:48:22.797 VTTY: Console port: waiting connection on tcp port 5002 for protocol IPv6 (FD 11)
Apr 26 22:48:22.797 VTTY: Console port: waiting connection on tcp port 5002 for protocol IPv4 (FD 12)
Apr 26 22:48:22.826 slot0: C/H/S settings = 0/4/32
Apr 26 22:48:22.832 slot1: C/H/S settings = 0/4/32
Apr 26 22:48:23.158 C2691_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x60a48cb8,JIT on)
Apr 26 22:48:23.158 CPU0: CPU_STATE: Starting CPU (old state=2)...
Apr 26 22:48:23.212 ROM: Microcode has started.
Apr 26 22:48:23.248 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x22, pc=0x6024e6f0 (size=2)
Apr 26 22:48:23.248 ROM: unhandled syscall 0x00000047 at pc=0x60a441dc (a1=0x80007dbc,a2=0x00000000,a3=0x00000000)
Apr 26 22:48:23.664 ROM: trying to read bootvar 'RANDOM_NUM'
Apr 26 22:48:23.676 CPU0: PCI: read request for device 'gt96100' at pc=0x6025d774: bus=0,device=0,function=0,reg=0x00
Apr 26 22:48:23.676 CPU0: PCI: read request for device 'gt96100' at pc=0x6025d778: bus=0,device=0,function=0,reg=0x00
Apr 26 22:48:23.677 CPU0: PCI: read request for device 'gt96100' at pc=0x6025d528: bus=0,device=0,function=0,reg=0x08
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6025d670: bus=0,device=0,function=0,reg=0x10
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6025d674: bus=0,device=0,function=0,reg=0x10
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6025d670: bus=0,device=0,function=0,reg=0x90
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6025d674: bus=0,device=0,function=0,reg=0x90
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6025d670: bus=0,device=0,function=0,reg=0x14
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6025d674: bus=0,device=0,function=0,reg=0x14
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6025d670: bus=0,device=0,function=0,reg=0x94
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6025d674: bus=0,device=0,function=0,reg=0x94
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6025d670: bus=0,device=0,function=0,reg=0x20
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6025d674: bus=0,device=0,function=0,reg=0x20
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6025d670: bus=0,device=0,function=0,reg=0xa0
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6025d674: bus=0,device=0,function=0,reg=0xa0
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6025d670: bus=0,device=0,function=0,reg=0x04
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6025d674: bus=0,device=0,function=0,reg=0x04
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6025d670: bus=0,device=0,function=0,reg=0x84
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6025d674: bus=0,device=0,function=0,reg=0x84
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6025d670: bus=0,device=0,function=0,reg=0x0c
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6025d674: bus=0,device=0,function=0,reg=0x0c
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6025d670: bus=0,device=0,function=0,reg=0x8c
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6025d674: bus=0,device=0,function=0,reg=0x8c
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6025d670: bus=0,device=0,function=0,reg=0x10
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6025d674: bus=0,device=0,function=0,reg=0x10
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6025d670: bus=0,device=0,function=0,reg=0x90
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6025d674: bus=0,device=0,function=0,reg=0x90
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6025d670: bus=0,device=0,function=0,reg=0x14
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6025d674: bus=0,device=0,function=0,reg=0x14
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6025d670: bus=0,device=0,function=0,reg=0x94
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6025d674: bus=0,device=0,function=0,reg=0x94
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6025d670 (bus=0,device=0,function=1,reg=0x10).
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6025d674 (bus=0,device=0,function=1,reg=0x10).
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6025d670 (bus=0,device=0,function=1,reg=0x90).
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6025d674 (bus=0,device=0,function=1,reg=0x90).
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6025d670 (bus=0,device=0,function=1,reg=0x14).
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6025d674 (bus=0,device=0,function=1,reg=0x14).
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6025d670 (bus=0,device=0,function=1,reg=0x94).
Apr 26 22:48:23.677 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6025d674 (bus=0,device=0,function=1,reg=0x94).
Apr 26 22:48:23.677 CPU0: IO_FPGA: write to unknown addr 0x32, value=0x40, pc=0x6025aa64 (size=2)
Apr 26 22:48:23.677 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x60272aa4 (size=2)
Apr 26 22:48:23.677 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x60272ad0 (size=2)
Apr 26 22:48:23.677 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x0, pc=0x60272ae4 (size=2)
Apr 26 22:48:23.678 CPU0: MTS: read  access to undefined address 0x3c080000 at pc=0x60272b18 (size=1)
Apr 26 22:48:23.682 ROM: unhandled syscall 0x0000003e at pc=0x60a441dc (a1=0x80007dac,a2=0x00002580,a3=0x64470000)
Apr 26 22:48:23.682 ROM: unhandled syscall 0x00000047 at pc=0x60a441dc (a1=0x80007db4,a2=0x00000000,a3=0x64470000)
Apr 26 22:48:24.223 ROM: trying to read bootvar 'BOOT'
Apr 26 22:48:24.223 ROM: trying to read bootvar 'CONFIG_FILE'
Apr 26 22:48:24.223 ROM: trying to read bootvar 'BOOTLDR'
Apr 26 22:48:24.223 ROM: trying to read bootvar 'RSHELF'
Apr 26 22:48:24.223 ROM: trying to read bootvar 'DSHELF'
Apr 26 22:48:24.223 ROM: trying to read bootvar 'DSHELFINFO'
Apr 26 22:48:24.224 ROM: trying to read bootvar 'RESET_COUNTER'
Apr 26 22:48:24.224 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Apr 26 22:48:24.224 ROM: trying to read bootvar 'CHRG_ID'
Apr 26 22:48:24.224 ROM: trying to read bootvar 'SLOTCACHE'
Apr 26 22:48:24.224 ROM: trying to read bootvar 'OVERTEMP'
Apr 26 22:48:24.224 ROM: trying to read bootvar 'DIAG'
Apr 26 22:48:24.224 ROM: trying to read bootvar 'WARM_REBOOT'
Apr 26 22:48:24.309 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x607b416c (size=2)
Apr 26 22:48:24.309 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x607b3d68 (size=1)
Apr 26 22:48:24.309 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x607b3df0 (size=1)
Apr 26 22:48:24.309 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x607b3dfc, value=0x00000000 (size=1)
Apr 26 22:48:24.309 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x607b3e08 (size=1)
Apr 26 22:48:24.309 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x607b3e18, value=0x00000080 (size=1)
Apr 26 22:48:24.309 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607b5b88 (size=1)
Apr 26 22:48:24.309 CPU0: MTS: write access to undefined address 0x3c000002 at pc=0x607b5b94, value=0x00000080 (size=1)
Apr 26 22:48:24.309 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607b5b98 (size=1)
Apr 26 22:48:24.332 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607b5bc0 (size=1)
Apr 26 22:48:24.357 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607b5bc0 (size=1)
Apr 26 22:48:24.382 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607b5bc0 (size=1)
Apr 26 22:48:24.404 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607b5bc0 (size=1)
Apr 26 22:48:24.428 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607b5bc0 (size=1)
Apr 26 22:48:24.451 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607b5bc0 (size=1)
Apr 26 22:48:24.451 CPU0: MTS: write access to undefined address 0x3c080007 at pc=0x607b3f04, value=0x00000002 (size=1)
Apr 26 22:48:24.451 CPU0: MTS: write access to undefined address 0x3c080008 at pc=0x607b3f0c, value=0x00000002 (size=1)
Apr 26 22:48:24.451 CPU0: MTS: write access to undefined address 0x3c080009 at pc=0x607b3f14, value=0x00000002 (size=1)
Apr 26 22:48:24.451 CPU0: MTS: write access to undefined address 0x3c08000a at pc=0x607b3f18, value=0x00000002 (size=1)
Apr 26 22:48:24.451 CPU0: MTS: write access to undefined address 0x3c08000b at pc=0x607b3f1c, value=0x00000002 (size=1)
Apr 26 22:48:24.451 CPU0: MTS: write access to undefined address 0x3c08000c at pc=0x607b3f20, value=0x00000002 (size=1)
Apr 26 22:48:24.451 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x607b4d9c (size=1)
Apr 26 22:48:24.638 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x33, pc=0x6024f9f4 (size=2)
Apr 26 22:48:24.663 CPU0: JIT: partial JIT flush (count=789)
Apr 26 22:48:24.964 CPU0: JIT: flushing data structures (compiled pages=937)
Apr 26 22:48:25.203 CPU0: JIT: partial JIT flush (count=832)
Apr 26 22:48:25.560 ROM: trying to read bootvar 'PMDEBUG'
Apr 26 22:48:25.566 ROM: trying to read bootvar 'MONDEBUG'
Apr 26 22:48:25.677 CPU0: JIT: flushing data structures (compiled pages=960)
Apr 26 22:48:25.894 ROM: unhandled syscall 0x0000001a at pc=0x60a441dc (a1=0x64d9d3cc,a2=0x00000001,a3=0x00000023)
Apr 26 22:48:25.894 ROM: unhandled syscall 0x00000009 at pc=0x60a441dc (a1=0x64d9d3cc,a2=0x00000001,a3=0x00000023)
Apr 26 22:48:26.072 CPU0: JIT: partial JIT flush (count=798)
Apr 26 22:48:26.284 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x607b412c (size=2)
Apr 26 22:48:26.284 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x1, pc=0x607b4134 (size=2)
Apr 26 22:48:26.288 ROM: trying to read bootvar 'ROM_PERSISTENT_UTC'
Apr 26 22:48:26.558 CPU0: JIT: flushing data structures (compiled pages=1005)
Apr 26 22:48:26.696 ROM: trying to set bootvar 'BSI=0'
Apr 26 22:48:26.697 ROM: trying to read bootvar 'RET_2_RCALTS'
Apr 26 22:48:26.697 ROM: trying to set bootvar 'RET_2_RCALTS='
Apr 26 22:48:26.744 ROM: trying to read bootvar 'RANDOM_NUM'
Apr 26 22:48:45.388 CPU0: JIT: partial JIT flush (count=728)
Apr 26 22:49:59.754 ROM: trying to set bootvar 'RANDOM_NUM=1762780431'
