
firmware_buck.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a740  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000864  0800a920  0800a920  0000b920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b184  0800b184  0000d080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b184  0800b184  0000c184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b18c  0800b18c  0000d080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b18c  0800b18c  0000c18c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b190  0800b190  0000c190  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0800b194  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003648  20000080  0800b214  0000d080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200036c8  0800b214  0000d6c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002034c  00000000  00000000  0000d0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000045af  00000000  00000000  0002d3fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c08  00000000  00000000  000319b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015b0  00000000  00000000  000335b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000045db  00000000  00000000  00034b68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e855  00000000  00000000  00039143  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e440c  00000000  00000000  00057998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013bda4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007ad0  00000000  00000000  0013bde8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  001438b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000080 	.word	0x20000080
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800a908 	.word	0x0800a908

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000084 	.word	0x20000084
 800021c:	0800a908 	.word	0x0800a908

08000220 <__aeabi_dmul>:
 8000220:	b570      	push	{r4, r5, r6, lr}
 8000222:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000226:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800022a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800022e:	bf1d      	ittte	ne
 8000230:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000234:	ea94 0f0c 	teqne	r4, ip
 8000238:	ea95 0f0c 	teqne	r5, ip
 800023c:	f000 f8de 	bleq	80003fc <__aeabi_dmul+0x1dc>
 8000240:	442c      	add	r4, r5
 8000242:	ea81 0603 	eor.w	r6, r1, r3
 8000246:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800024a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800024e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000252:	bf18      	it	ne
 8000254:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000258:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800025c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000260:	d038      	beq.n	80002d4 <__aeabi_dmul+0xb4>
 8000262:	fba0 ce02 	umull	ip, lr, r0, r2
 8000266:	f04f 0500 	mov.w	r5, #0
 800026a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800026e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000272:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000276:	f04f 0600 	mov.w	r6, #0
 800027a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800027e:	f09c 0f00 	teq	ip, #0
 8000282:	bf18      	it	ne
 8000284:	f04e 0e01 	orrne.w	lr, lr, #1
 8000288:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800028c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000290:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000294:	d204      	bcs.n	80002a0 <__aeabi_dmul+0x80>
 8000296:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800029a:	416d      	adcs	r5, r5
 800029c:	eb46 0606 	adc.w	r6, r6, r6
 80002a0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002a4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002a8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002ac:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80002b0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80002b4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80002b8:	bf88      	it	hi
 80002ba:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80002be:	d81e      	bhi.n	80002fe <__aeabi_dmul+0xde>
 80002c0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80002c4:	bf08      	it	eq
 80002c6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002ca:	f150 0000 	adcs.w	r0, r0, #0
 80002ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002d2:	bd70      	pop	{r4, r5, r6, pc}
 80002d4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80002d8:	ea46 0101 	orr.w	r1, r6, r1
 80002dc:	ea40 0002 	orr.w	r0, r0, r2
 80002e0:	ea81 0103 	eor.w	r1, r1, r3
 80002e4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002e8:	bfc2      	ittt	gt
 80002ea:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002ee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002f2:	bd70      	popgt	{r4, r5, r6, pc}
 80002f4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002f8:	f04f 0e00 	mov.w	lr, #0
 80002fc:	3c01      	subs	r4, #1
 80002fe:	f300 80ab 	bgt.w	8000458 <__aeabi_dmul+0x238>
 8000302:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000306:	bfde      	ittt	le
 8000308:	2000      	movle	r0, #0
 800030a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800030e:	bd70      	pople	{r4, r5, r6, pc}
 8000310:	f1c4 0400 	rsb	r4, r4, #0
 8000314:	3c20      	subs	r4, #32
 8000316:	da35      	bge.n	8000384 <__aeabi_dmul+0x164>
 8000318:	340c      	adds	r4, #12
 800031a:	dc1b      	bgt.n	8000354 <__aeabi_dmul+0x134>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0520 	rsb	r5, r4, #32
 8000324:	fa00 f305 	lsl.w	r3, r0, r5
 8000328:	fa20 f004 	lsr.w	r0, r0, r4
 800032c:	fa01 f205 	lsl.w	r2, r1, r5
 8000330:	ea40 0002 	orr.w	r0, r0, r2
 8000334:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000338:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800033c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000340:	fa21 f604 	lsr.w	r6, r1, r4
 8000344:	eb42 0106 	adc.w	r1, r2, r6
 8000348:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800034c:	bf08      	it	eq
 800034e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000352:	bd70      	pop	{r4, r5, r6, pc}
 8000354:	f1c4 040c 	rsb	r4, r4, #12
 8000358:	f1c4 0520 	rsb	r5, r4, #32
 800035c:	fa00 f304 	lsl.w	r3, r0, r4
 8000360:	fa20 f005 	lsr.w	r0, r0, r5
 8000364:	fa01 f204 	lsl.w	r2, r1, r4
 8000368:	ea40 0002 	orr.w	r0, r0, r2
 800036c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000370:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000374:	f141 0100 	adc.w	r1, r1, #0
 8000378:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800037c:	bf08      	it	eq
 800037e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000382:	bd70      	pop	{r4, r5, r6, pc}
 8000384:	f1c4 0520 	rsb	r5, r4, #32
 8000388:	fa00 f205 	lsl.w	r2, r0, r5
 800038c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000390:	fa20 f304 	lsr.w	r3, r0, r4
 8000394:	fa01 f205 	lsl.w	r2, r1, r5
 8000398:	ea43 0302 	orr.w	r3, r3, r2
 800039c:	fa21 f004 	lsr.w	r0, r1, r4
 80003a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003a4:	fa21 f204 	lsr.w	r2, r1, r4
 80003a8:	ea20 0002 	bic.w	r0, r0, r2
 80003ac:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80003b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003b4:	bf08      	it	eq
 80003b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003ba:	bd70      	pop	{r4, r5, r6, pc}
 80003bc:	f094 0f00 	teq	r4, #0
 80003c0:	d10f      	bne.n	80003e2 <__aeabi_dmul+0x1c2>
 80003c2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80003c6:	0040      	lsls	r0, r0, #1
 80003c8:	eb41 0101 	adc.w	r1, r1, r1
 80003cc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80003d0:	bf08      	it	eq
 80003d2:	3c01      	subeq	r4, #1
 80003d4:	d0f7      	beq.n	80003c6 <__aeabi_dmul+0x1a6>
 80003d6:	ea41 0106 	orr.w	r1, r1, r6
 80003da:	f095 0f00 	teq	r5, #0
 80003de:	bf18      	it	ne
 80003e0:	4770      	bxne	lr
 80003e2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80003e6:	0052      	lsls	r2, r2, #1
 80003e8:	eb43 0303 	adc.w	r3, r3, r3
 80003ec:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80003f0:	bf08      	it	eq
 80003f2:	3d01      	subeq	r5, #1
 80003f4:	d0f7      	beq.n	80003e6 <__aeabi_dmul+0x1c6>
 80003f6:	ea43 0306 	orr.w	r3, r3, r6
 80003fa:	4770      	bx	lr
 80003fc:	ea94 0f0c 	teq	r4, ip
 8000400:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000404:	bf18      	it	ne
 8000406:	ea95 0f0c 	teqne	r5, ip
 800040a:	d00c      	beq.n	8000426 <__aeabi_dmul+0x206>
 800040c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000410:	bf18      	it	ne
 8000412:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000416:	d1d1      	bne.n	80003bc <__aeabi_dmul+0x19c>
 8000418:	ea81 0103 	eor.w	r1, r1, r3
 800041c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000420:	f04f 0000 	mov.w	r0, #0
 8000424:	bd70      	pop	{r4, r5, r6, pc}
 8000426:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800042a:	bf06      	itte	eq
 800042c:	4610      	moveq	r0, r2
 800042e:	4619      	moveq	r1, r3
 8000430:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000434:	d019      	beq.n	800046a <__aeabi_dmul+0x24a>
 8000436:	ea94 0f0c 	teq	r4, ip
 800043a:	d102      	bne.n	8000442 <__aeabi_dmul+0x222>
 800043c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000440:	d113      	bne.n	800046a <__aeabi_dmul+0x24a>
 8000442:	ea95 0f0c 	teq	r5, ip
 8000446:	d105      	bne.n	8000454 <__aeabi_dmul+0x234>
 8000448:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800044c:	bf1c      	itt	ne
 800044e:	4610      	movne	r0, r2
 8000450:	4619      	movne	r1, r3
 8000452:	d10a      	bne.n	800046a <__aeabi_dmul+0x24a>
 8000454:	ea81 0103 	eor.w	r1, r1, r3
 8000458:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800045c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000460:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000464:	f04f 0000 	mov.w	r0, #0
 8000468:	bd70      	pop	{r4, r5, r6, pc}
 800046a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800046e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000472:	bd70      	pop	{r4, r5, r6, pc}

08000474 <__aeabi_drsub>:
 8000474:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000478:	e002      	b.n	8000480 <__adddf3>
 800047a:	bf00      	nop

0800047c <__aeabi_dsub>:
 800047c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000480 <__adddf3>:
 8000480:	b530      	push	{r4, r5, lr}
 8000482:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000486:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800048a:	ea94 0f05 	teq	r4, r5
 800048e:	bf08      	it	eq
 8000490:	ea90 0f02 	teqeq	r0, r2
 8000494:	bf1f      	itttt	ne
 8000496:	ea54 0c00 	orrsne.w	ip, r4, r0
 800049a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800049e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a6:	f000 80e2 	beq.w	800066e <__adddf3+0x1ee>
 80004aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004b2:	bfb8      	it	lt
 80004b4:	426d      	neglt	r5, r5
 80004b6:	dd0c      	ble.n	80004d2 <__adddf3+0x52>
 80004b8:	442c      	add	r4, r5
 80004ba:	ea80 0202 	eor.w	r2, r0, r2
 80004be:	ea81 0303 	eor.w	r3, r1, r3
 80004c2:	ea82 0000 	eor.w	r0, r2, r0
 80004c6:	ea83 0101 	eor.w	r1, r3, r1
 80004ca:	ea80 0202 	eor.w	r2, r0, r2
 80004ce:	ea81 0303 	eor.w	r3, r1, r3
 80004d2:	2d36      	cmp	r5, #54	@ 0x36
 80004d4:	bf88      	it	hi
 80004d6:	bd30      	pophi	{r4, r5, pc}
 80004d8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80004dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004e0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80004e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004e8:	d002      	beq.n	80004f0 <__adddf3+0x70>
 80004ea:	4240      	negs	r0, r0
 80004ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004fc:	d002      	beq.n	8000504 <__adddf3+0x84>
 80004fe:	4252      	negs	r2, r2
 8000500:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000504:	ea94 0f05 	teq	r4, r5
 8000508:	f000 80a7 	beq.w	800065a <__adddf3+0x1da>
 800050c:	f1a4 0401 	sub.w	r4, r4, #1
 8000510:	f1d5 0e20 	rsbs	lr, r5, #32
 8000514:	db0d      	blt.n	8000532 <__adddf3+0xb2>
 8000516:	fa02 fc0e 	lsl.w	ip, r2, lr
 800051a:	fa22 f205 	lsr.w	r2, r2, r5
 800051e:	1880      	adds	r0, r0, r2
 8000520:	f141 0100 	adc.w	r1, r1, #0
 8000524:	fa03 f20e 	lsl.w	r2, r3, lr
 8000528:	1880      	adds	r0, r0, r2
 800052a:	fa43 f305 	asr.w	r3, r3, r5
 800052e:	4159      	adcs	r1, r3
 8000530:	e00e      	b.n	8000550 <__adddf3+0xd0>
 8000532:	f1a5 0520 	sub.w	r5, r5, #32
 8000536:	f10e 0e20 	add.w	lr, lr, #32
 800053a:	2a01      	cmp	r2, #1
 800053c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000540:	bf28      	it	cs
 8000542:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000546:	fa43 f305 	asr.w	r3, r3, r5
 800054a:	18c0      	adds	r0, r0, r3
 800054c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000550:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000554:	d507      	bpl.n	8000566 <__adddf3+0xe6>
 8000556:	f04f 0e00 	mov.w	lr, #0
 800055a:	f1dc 0c00 	rsbs	ip, ip, #0
 800055e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000562:	eb6e 0101 	sbc.w	r1, lr, r1
 8000566:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800056a:	d31b      	bcc.n	80005a4 <__adddf3+0x124>
 800056c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000570:	d30c      	bcc.n	800058c <__adddf3+0x10c>
 8000572:	0849      	lsrs	r1, r1, #1
 8000574:	ea5f 0030 	movs.w	r0, r0, rrx
 8000578:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800057c:	f104 0401 	add.w	r4, r4, #1
 8000580:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000584:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000588:	f080 809a 	bcs.w	80006c0 <__adddf3+0x240>
 800058c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	ea41 0105 	orr.w	r1, r1, r5
 80005a2:	bd30      	pop	{r4, r5, pc}
 80005a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005a8:	4140      	adcs	r0, r0
 80005aa:	eb41 0101 	adc.w	r1, r1, r1
 80005ae:	3c01      	subs	r4, #1
 80005b0:	bf28      	it	cs
 80005b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80005b6:	d2e9      	bcs.n	800058c <__adddf3+0x10c>
 80005b8:	f091 0f00 	teq	r1, #0
 80005bc:	bf04      	itt	eq
 80005be:	4601      	moveq	r1, r0
 80005c0:	2000      	moveq	r0, #0
 80005c2:	fab1 f381 	clz	r3, r1
 80005c6:	bf08      	it	eq
 80005c8:	3320      	addeq	r3, #32
 80005ca:	f1a3 030b 	sub.w	r3, r3, #11
 80005ce:	f1b3 0220 	subs.w	r2, r3, #32
 80005d2:	da0c      	bge.n	80005ee <__adddf3+0x16e>
 80005d4:	320c      	adds	r2, #12
 80005d6:	dd08      	ble.n	80005ea <__adddf3+0x16a>
 80005d8:	f102 0c14 	add.w	ip, r2, #20
 80005dc:	f1c2 020c 	rsb	r2, r2, #12
 80005e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80005e4:	fa21 f102 	lsr.w	r1, r1, r2
 80005e8:	e00c      	b.n	8000604 <__adddf3+0x184>
 80005ea:	f102 0214 	add.w	r2, r2, #20
 80005ee:	bfd8      	it	le
 80005f0:	f1c2 0c20 	rsble	ip, r2, #32
 80005f4:	fa01 f102 	lsl.w	r1, r1, r2
 80005f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005fc:	bfdc      	itt	le
 80005fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000602:	4090      	lslle	r0, r2
 8000604:	1ae4      	subs	r4, r4, r3
 8000606:	bfa2      	ittt	ge
 8000608:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800060c:	4329      	orrge	r1, r5
 800060e:	bd30      	popge	{r4, r5, pc}
 8000610:	ea6f 0404 	mvn.w	r4, r4
 8000614:	3c1f      	subs	r4, #31
 8000616:	da1c      	bge.n	8000652 <__adddf3+0x1d2>
 8000618:	340c      	adds	r4, #12
 800061a:	dc0e      	bgt.n	800063a <__adddf3+0x1ba>
 800061c:	f104 0414 	add.w	r4, r4, #20
 8000620:	f1c4 0220 	rsb	r2, r4, #32
 8000624:	fa20 f004 	lsr.w	r0, r0, r4
 8000628:	fa01 f302 	lsl.w	r3, r1, r2
 800062c:	ea40 0003 	orr.w	r0, r0, r3
 8000630:	fa21 f304 	lsr.w	r3, r1, r4
 8000634:	ea45 0103 	orr.w	r1, r5, r3
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	f1c4 040c 	rsb	r4, r4, #12
 800063e:	f1c4 0220 	rsb	r2, r4, #32
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 f304 	lsl.w	r3, r1, r4
 800064a:	ea40 0003 	orr.w	r0, r0, r3
 800064e:	4629      	mov	r1, r5
 8000650:	bd30      	pop	{r4, r5, pc}
 8000652:	fa21 f004 	lsr.w	r0, r1, r4
 8000656:	4629      	mov	r1, r5
 8000658:	bd30      	pop	{r4, r5, pc}
 800065a:	f094 0f00 	teq	r4, #0
 800065e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000662:	bf06      	itte	eq
 8000664:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000668:	3401      	addeq	r4, #1
 800066a:	3d01      	subne	r5, #1
 800066c:	e74e      	b.n	800050c <__adddf3+0x8c>
 800066e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000672:	bf18      	it	ne
 8000674:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000678:	d029      	beq.n	80006ce <__adddf3+0x24e>
 800067a:	ea94 0f05 	teq	r4, r5
 800067e:	bf08      	it	eq
 8000680:	ea90 0f02 	teqeq	r0, r2
 8000684:	d005      	beq.n	8000692 <__adddf3+0x212>
 8000686:	ea54 0c00 	orrs.w	ip, r4, r0
 800068a:	bf04      	itt	eq
 800068c:	4619      	moveq	r1, r3
 800068e:	4610      	moveq	r0, r2
 8000690:	bd30      	pop	{r4, r5, pc}
 8000692:	ea91 0f03 	teq	r1, r3
 8000696:	bf1e      	ittt	ne
 8000698:	2100      	movne	r1, #0
 800069a:	2000      	movne	r0, #0
 800069c:	bd30      	popne	{r4, r5, pc}
 800069e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006a2:	d105      	bne.n	80006b0 <__adddf3+0x230>
 80006a4:	0040      	lsls	r0, r0, #1
 80006a6:	4149      	adcs	r1, r1
 80006a8:	bf28      	it	cs
 80006aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006ae:	bd30      	pop	{r4, r5, pc}
 80006b0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80006b4:	bf3c      	itt	cc
 80006b6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80006ba:	bd30      	popcc	{r4, r5, pc}
 80006bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006c0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80006c4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd30      	pop	{r4, r5, pc}
 80006ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006d2:	bf1a      	itte	ne
 80006d4:	4619      	movne	r1, r3
 80006d6:	4610      	movne	r0, r2
 80006d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006dc:	bf1c      	itt	ne
 80006de:	460b      	movne	r3, r1
 80006e0:	4602      	movne	r2, r0
 80006e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006e6:	bf06      	itte	eq
 80006e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006ec:	ea91 0f03 	teqeq	r1, r3
 80006f0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006f4:	bd30      	pop	{r4, r5, pc}
 80006f6:	bf00      	nop

080006f8 <__aeabi_ui2d>:
 80006f8:	f090 0f00 	teq	r0, #0
 80006fc:	bf04      	itt	eq
 80006fe:	2100      	moveq	r1, #0
 8000700:	4770      	bxeq	lr
 8000702:	b530      	push	{r4, r5, lr}
 8000704:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000708:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800070c:	f04f 0500 	mov.w	r5, #0
 8000710:	f04f 0100 	mov.w	r1, #0
 8000714:	e750      	b.n	80005b8 <__adddf3+0x138>
 8000716:	bf00      	nop

08000718 <__aeabi_i2d>:
 8000718:	f090 0f00 	teq	r0, #0
 800071c:	bf04      	itt	eq
 800071e:	2100      	moveq	r1, #0
 8000720:	4770      	bxeq	lr
 8000722:	b530      	push	{r4, r5, lr}
 8000724:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000728:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800072c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000730:	bf48      	it	mi
 8000732:	4240      	negmi	r0, r0
 8000734:	f04f 0100 	mov.w	r1, #0
 8000738:	e73e      	b.n	80005b8 <__adddf3+0x138>
 800073a:	bf00      	nop

0800073c <__aeabi_f2d>:
 800073c:	0042      	lsls	r2, r0, #1
 800073e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000742:	ea4f 0131 	mov.w	r1, r1, rrx
 8000746:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800074a:	bf1f      	itttt	ne
 800074c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000750:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000754:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000758:	4770      	bxne	lr
 800075a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800075e:	bf08      	it	eq
 8000760:	4770      	bxeq	lr
 8000762:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000766:	bf04      	itt	eq
 8000768:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800076c:	4770      	bxeq	lr
 800076e:	b530      	push	{r4, r5, lr}
 8000770:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000774:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000778:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	e71c      	b.n	80005b8 <__adddf3+0x138>
 800077e:	bf00      	nop

08000780 <__aeabi_ul2d>:
 8000780:	ea50 0201 	orrs.w	r2, r0, r1
 8000784:	bf08      	it	eq
 8000786:	4770      	bxeq	lr
 8000788:	b530      	push	{r4, r5, lr}
 800078a:	f04f 0500 	mov.w	r5, #0
 800078e:	e00a      	b.n	80007a6 <__aeabi_l2d+0x16>

08000790 <__aeabi_l2d>:
 8000790:	ea50 0201 	orrs.w	r2, r0, r1
 8000794:	bf08      	it	eq
 8000796:	4770      	bxeq	lr
 8000798:	b530      	push	{r4, r5, lr}
 800079a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800079e:	d502      	bpl.n	80007a6 <__aeabi_l2d+0x16>
 80007a0:	4240      	negs	r0, r0
 80007a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007a6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007aa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007b2:	f43f aed8 	beq.w	8000566 <__adddf3+0xe6>
 80007b6:	f04f 0203 	mov.w	r2, #3
 80007ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007be:	bf18      	it	ne
 80007c0:	3203      	addne	r2, #3
 80007c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007c6:	bf18      	it	ne
 80007c8:	3203      	addne	r2, #3
 80007ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007ce:	f1c2 0320 	rsb	r3, r2, #32
 80007d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80007d6:	fa20 f002 	lsr.w	r0, r0, r2
 80007da:	fa01 fe03 	lsl.w	lr, r1, r3
 80007de:	ea40 000e 	orr.w	r0, r0, lr
 80007e2:	fa21 f102 	lsr.w	r1, r1, r2
 80007e6:	4414      	add	r4, r2
 80007e8:	e6bd      	b.n	8000566 <__adddf3+0xe6>
 80007ea:	bf00      	nop

080007ec <__aeabi_d2f>:
 80007ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80007f0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80007f4:	bf24      	itt	cs
 80007f6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80007fa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80007fe:	d90d      	bls.n	800081c <__aeabi_d2f+0x30>
 8000800:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000804:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000808:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800080c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000810:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000814:	bf08      	it	eq
 8000816:	f020 0001 	biceq.w	r0, r0, #1
 800081a:	4770      	bx	lr
 800081c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000820:	d121      	bne.n	8000866 <__aeabi_d2f+0x7a>
 8000822:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000826:	bfbc      	itt	lt
 8000828:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800082c:	4770      	bxlt	lr
 800082e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000832:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000836:	f1c2 0218 	rsb	r2, r2, #24
 800083a:	f1c2 0c20 	rsb	ip, r2, #32
 800083e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000842:	fa20 f002 	lsr.w	r0, r0, r2
 8000846:	bf18      	it	ne
 8000848:	f040 0001 	orrne.w	r0, r0, #1
 800084c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000850:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000854:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000858:	ea40 000c 	orr.w	r0, r0, ip
 800085c:	fa23 f302 	lsr.w	r3, r3, r2
 8000860:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000864:	e7cc      	b.n	8000800 <__aeabi_d2f+0x14>
 8000866:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800086a:	d107      	bne.n	800087c <__aeabi_d2f+0x90>
 800086c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000870:	bf1e      	ittt	ne
 8000872:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000876:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 800087a:	4770      	bxne	lr
 800087c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000880:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000884:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000888:	4770      	bx	lr
 800088a:	bf00      	nop

0800088c <__aeabi_uldivmod>:
 800088c:	b953      	cbnz	r3, 80008a4 <__aeabi_uldivmod+0x18>
 800088e:	b94a      	cbnz	r2, 80008a4 <__aeabi_uldivmod+0x18>
 8000890:	2900      	cmp	r1, #0
 8000892:	bf08      	it	eq
 8000894:	2800      	cmpeq	r0, #0
 8000896:	bf1c      	itt	ne
 8000898:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 800089c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80008a0:	f000 b988 	b.w	8000bb4 <__aeabi_idiv0>
 80008a4:	f1ad 0c08 	sub.w	ip, sp, #8
 80008a8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008ac:	f000 f806 	bl	80008bc <__udivmoddi4>
 80008b0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008b8:	b004      	add	sp, #16
 80008ba:	4770      	bx	lr

080008bc <__udivmoddi4>:
 80008bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008c0:	9d08      	ldr	r5, [sp, #32]
 80008c2:	468e      	mov	lr, r1
 80008c4:	4604      	mov	r4, r0
 80008c6:	4688      	mov	r8, r1
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d14a      	bne.n	8000962 <__udivmoddi4+0xa6>
 80008cc:	428a      	cmp	r2, r1
 80008ce:	4617      	mov	r7, r2
 80008d0:	d962      	bls.n	8000998 <__udivmoddi4+0xdc>
 80008d2:	fab2 f682 	clz	r6, r2
 80008d6:	b14e      	cbz	r6, 80008ec <__udivmoddi4+0x30>
 80008d8:	f1c6 0320 	rsb	r3, r6, #32
 80008dc:	fa01 f806 	lsl.w	r8, r1, r6
 80008e0:	fa20 f303 	lsr.w	r3, r0, r3
 80008e4:	40b7      	lsls	r7, r6
 80008e6:	ea43 0808 	orr.w	r8, r3, r8
 80008ea:	40b4      	lsls	r4, r6
 80008ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008f0:	fa1f fc87 	uxth.w	ip, r7
 80008f4:	fbb8 f1fe 	udiv	r1, r8, lr
 80008f8:	0c23      	lsrs	r3, r4, #16
 80008fa:	fb0e 8811 	mls	r8, lr, r1, r8
 80008fe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000902:	fb01 f20c 	mul.w	r2, r1, ip
 8000906:	429a      	cmp	r2, r3
 8000908:	d909      	bls.n	800091e <__udivmoddi4+0x62>
 800090a:	18fb      	adds	r3, r7, r3
 800090c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000910:	f080 80ea 	bcs.w	8000ae8 <__udivmoddi4+0x22c>
 8000914:	429a      	cmp	r2, r3
 8000916:	f240 80e7 	bls.w	8000ae8 <__udivmoddi4+0x22c>
 800091a:	3902      	subs	r1, #2
 800091c:	443b      	add	r3, r7
 800091e:	1a9a      	subs	r2, r3, r2
 8000920:	b2a3      	uxth	r3, r4
 8000922:	fbb2 f0fe 	udiv	r0, r2, lr
 8000926:	fb0e 2210 	mls	r2, lr, r0, r2
 800092a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800092e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000932:	459c      	cmp	ip, r3
 8000934:	d909      	bls.n	800094a <__udivmoddi4+0x8e>
 8000936:	18fb      	adds	r3, r7, r3
 8000938:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 800093c:	f080 80d6 	bcs.w	8000aec <__udivmoddi4+0x230>
 8000940:	459c      	cmp	ip, r3
 8000942:	f240 80d3 	bls.w	8000aec <__udivmoddi4+0x230>
 8000946:	443b      	add	r3, r7
 8000948:	3802      	subs	r0, #2
 800094a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800094e:	eba3 030c 	sub.w	r3, r3, ip
 8000952:	2100      	movs	r1, #0
 8000954:	b11d      	cbz	r5, 800095e <__udivmoddi4+0xa2>
 8000956:	40f3      	lsrs	r3, r6
 8000958:	2200      	movs	r2, #0
 800095a:	e9c5 3200 	strd	r3, r2, [r5]
 800095e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000962:	428b      	cmp	r3, r1
 8000964:	d905      	bls.n	8000972 <__udivmoddi4+0xb6>
 8000966:	b10d      	cbz	r5, 800096c <__udivmoddi4+0xb0>
 8000968:	e9c5 0100 	strd	r0, r1, [r5]
 800096c:	2100      	movs	r1, #0
 800096e:	4608      	mov	r0, r1
 8000970:	e7f5      	b.n	800095e <__udivmoddi4+0xa2>
 8000972:	fab3 f183 	clz	r1, r3
 8000976:	2900      	cmp	r1, #0
 8000978:	d146      	bne.n	8000a08 <__udivmoddi4+0x14c>
 800097a:	4573      	cmp	r3, lr
 800097c:	d302      	bcc.n	8000984 <__udivmoddi4+0xc8>
 800097e:	4282      	cmp	r2, r0
 8000980:	f200 8105 	bhi.w	8000b8e <__udivmoddi4+0x2d2>
 8000984:	1a84      	subs	r4, r0, r2
 8000986:	eb6e 0203 	sbc.w	r2, lr, r3
 800098a:	2001      	movs	r0, #1
 800098c:	4690      	mov	r8, r2
 800098e:	2d00      	cmp	r5, #0
 8000990:	d0e5      	beq.n	800095e <__udivmoddi4+0xa2>
 8000992:	e9c5 4800 	strd	r4, r8, [r5]
 8000996:	e7e2      	b.n	800095e <__udivmoddi4+0xa2>
 8000998:	2a00      	cmp	r2, #0
 800099a:	f000 8090 	beq.w	8000abe <__udivmoddi4+0x202>
 800099e:	fab2 f682 	clz	r6, r2
 80009a2:	2e00      	cmp	r6, #0
 80009a4:	f040 80a4 	bne.w	8000af0 <__udivmoddi4+0x234>
 80009a8:	1a8a      	subs	r2, r1, r2
 80009aa:	0c03      	lsrs	r3, r0, #16
 80009ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009b0:	b280      	uxth	r0, r0
 80009b2:	b2bc      	uxth	r4, r7
 80009b4:	2101      	movs	r1, #1
 80009b6:	fbb2 fcfe 	udiv	ip, r2, lr
 80009ba:	fb0e 221c 	mls	r2, lr, ip, r2
 80009be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80009c2:	fb04 f20c 	mul.w	r2, r4, ip
 80009c6:	429a      	cmp	r2, r3
 80009c8:	d907      	bls.n	80009da <__udivmoddi4+0x11e>
 80009ca:	18fb      	adds	r3, r7, r3
 80009cc:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80009d0:	d202      	bcs.n	80009d8 <__udivmoddi4+0x11c>
 80009d2:	429a      	cmp	r2, r3
 80009d4:	f200 80e0 	bhi.w	8000b98 <__udivmoddi4+0x2dc>
 80009d8:	46c4      	mov	ip, r8
 80009da:	1a9b      	subs	r3, r3, r2
 80009dc:	fbb3 f2fe 	udiv	r2, r3, lr
 80009e0:	fb0e 3312 	mls	r3, lr, r2, r3
 80009e4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80009e8:	fb02 f404 	mul.w	r4, r2, r4
 80009ec:	429c      	cmp	r4, r3
 80009ee:	d907      	bls.n	8000a00 <__udivmoddi4+0x144>
 80009f0:	18fb      	adds	r3, r7, r3
 80009f2:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80009f6:	d202      	bcs.n	80009fe <__udivmoddi4+0x142>
 80009f8:	429c      	cmp	r4, r3
 80009fa:	f200 80ca 	bhi.w	8000b92 <__udivmoddi4+0x2d6>
 80009fe:	4602      	mov	r2, r0
 8000a00:	1b1b      	subs	r3, r3, r4
 8000a02:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000a06:	e7a5      	b.n	8000954 <__udivmoddi4+0x98>
 8000a08:	f1c1 0620 	rsb	r6, r1, #32
 8000a0c:	408b      	lsls	r3, r1
 8000a0e:	fa22 f706 	lsr.w	r7, r2, r6
 8000a12:	431f      	orrs	r7, r3
 8000a14:	fa0e f401 	lsl.w	r4, lr, r1
 8000a18:	fa20 f306 	lsr.w	r3, r0, r6
 8000a1c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000a20:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000a24:	4323      	orrs	r3, r4
 8000a26:	fa00 f801 	lsl.w	r8, r0, r1
 8000a2a:	fa1f fc87 	uxth.w	ip, r7
 8000a2e:	fbbe f0f9 	udiv	r0, lr, r9
 8000a32:	0c1c      	lsrs	r4, r3, #16
 8000a34:	fb09 ee10 	mls	lr, r9, r0, lr
 8000a38:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000a3c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000a40:	45a6      	cmp	lr, r4
 8000a42:	fa02 f201 	lsl.w	r2, r2, r1
 8000a46:	d909      	bls.n	8000a5c <__udivmoddi4+0x1a0>
 8000a48:	193c      	adds	r4, r7, r4
 8000a4a:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000a4e:	f080 809c 	bcs.w	8000b8a <__udivmoddi4+0x2ce>
 8000a52:	45a6      	cmp	lr, r4
 8000a54:	f240 8099 	bls.w	8000b8a <__udivmoddi4+0x2ce>
 8000a58:	3802      	subs	r0, #2
 8000a5a:	443c      	add	r4, r7
 8000a5c:	eba4 040e 	sub.w	r4, r4, lr
 8000a60:	fa1f fe83 	uxth.w	lr, r3
 8000a64:	fbb4 f3f9 	udiv	r3, r4, r9
 8000a68:	fb09 4413 	mls	r4, r9, r3, r4
 8000a6c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000a70:	fb03 fc0c 	mul.w	ip, r3, ip
 8000a74:	45a4      	cmp	ip, r4
 8000a76:	d908      	bls.n	8000a8a <__udivmoddi4+0x1ce>
 8000a78:	193c      	adds	r4, r7, r4
 8000a7a:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000a7e:	f080 8082 	bcs.w	8000b86 <__udivmoddi4+0x2ca>
 8000a82:	45a4      	cmp	ip, r4
 8000a84:	d97f      	bls.n	8000b86 <__udivmoddi4+0x2ca>
 8000a86:	3b02      	subs	r3, #2
 8000a88:	443c      	add	r4, r7
 8000a8a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000a8e:	eba4 040c 	sub.w	r4, r4, ip
 8000a92:	fba0 ec02 	umull	lr, ip, r0, r2
 8000a96:	4564      	cmp	r4, ip
 8000a98:	4673      	mov	r3, lr
 8000a9a:	46e1      	mov	r9, ip
 8000a9c:	d362      	bcc.n	8000b64 <__udivmoddi4+0x2a8>
 8000a9e:	d05f      	beq.n	8000b60 <__udivmoddi4+0x2a4>
 8000aa0:	b15d      	cbz	r5, 8000aba <__udivmoddi4+0x1fe>
 8000aa2:	ebb8 0203 	subs.w	r2, r8, r3
 8000aa6:	eb64 0409 	sbc.w	r4, r4, r9
 8000aaa:	fa04 f606 	lsl.w	r6, r4, r6
 8000aae:	fa22 f301 	lsr.w	r3, r2, r1
 8000ab2:	431e      	orrs	r6, r3
 8000ab4:	40cc      	lsrs	r4, r1
 8000ab6:	e9c5 6400 	strd	r6, r4, [r5]
 8000aba:	2100      	movs	r1, #0
 8000abc:	e74f      	b.n	800095e <__udivmoddi4+0xa2>
 8000abe:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ac2:	0c01      	lsrs	r1, r0, #16
 8000ac4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ac8:	b280      	uxth	r0, r0
 8000aca:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000ace:	463b      	mov	r3, r7
 8000ad0:	4638      	mov	r0, r7
 8000ad2:	463c      	mov	r4, r7
 8000ad4:	46b8      	mov	r8, r7
 8000ad6:	46be      	mov	lr, r7
 8000ad8:	2620      	movs	r6, #32
 8000ada:	fbb1 f1f7 	udiv	r1, r1, r7
 8000ade:	eba2 0208 	sub.w	r2, r2, r8
 8000ae2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ae6:	e766      	b.n	80009b6 <__udivmoddi4+0xfa>
 8000ae8:	4601      	mov	r1, r0
 8000aea:	e718      	b.n	800091e <__udivmoddi4+0x62>
 8000aec:	4610      	mov	r0, r2
 8000aee:	e72c      	b.n	800094a <__udivmoddi4+0x8e>
 8000af0:	f1c6 0220 	rsb	r2, r6, #32
 8000af4:	fa2e f302 	lsr.w	r3, lr, r2
 8000af8:	40b7      	lsls	r7, r6
 8000afa:	40b1      	lsls	r1, r6
 8000afc:	fa20 f202 	lsr.w	r2, r0, r2
 8000b00:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b04:	430a      	orrs	r2, r1
 8000b06:	fbb3 f8fe 	udiv	r8, r3, lr
 8000b0a:	b2bc      	uxth	r4, r7
 8000b0c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000b10:	0c11      	lsrs	r1, r2, #16
 8000b12:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b16:	fb08 f904 	mul.w	r9, r8, r4
 8000b1a:	40b0      	lsls	r0, r6
 8000b1c:	4589      	cmp	r9, r1
 8000b1e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000b22:	b280      	uxth	r0, r0
 8000b24:	d93e      	bls.n	8000ba4 <__udivmoddi4+0x2e8>
 8000b26:	1879      	adds	r1, r7, r1
 8000b28:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000b2c:	d201      	bcs.n	8000b32 <__udivmoddi4+0x276>
 8000b2e:	4589      	cmp	r9, r1
 8000b30:	d81f      	bhi.n	8000b72 <__udivmoddi4+0x2b6>
 8000b32:	eba1 0109 	sub.w	r1, r1, r9
 8000b36:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b3a:	fb09 f804 	mul.w	r8, r9, r4
 8000b3e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000b42:	b292      	uxth	r2, r2
 8000b44:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000b48:	4542      	cmp	r2, r8
 8000b4a:	d229      	bcs.n	8000ba0 <__udivmoddi4+0x2e4>
 8000b4c:	18ba      	adds	r2, r7, r2
 8000b4e:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000b52:	d2c4      	bcs.n	8000ade <__udivmoddi4+0x222>
 8000b54:	4542      	cmp	r2, r8
 8000b56:	d2c2      	bcs.n	8000ade <__udivmoddi4+0x222>
 8000b58:	f1a9 0102 	sub.w	r1, r9, #2
 8000b5c:	443a      	add	r2, r7
 8000b5e:	e7be      	b.n	8000ade <__udivmoddi4+0x222>
 8000b60:	45f0      	cmp	r8, lr
 8000b62:	d29d      	bcs.n	8000aa0 <__udivmoddi4+0x1e4>
 8000b64:	ebbe 0302 	subs.w	r3, lr, r2
 8000b68:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000b6c:	3801      	subs	r0, #1
 8000b6e:	46e1      	mov	r9, ip
 8000b70:	e796      	b.n	8000aa0 <__udivmoddi4+0x1e4>
 8000b72:	eba7 0909 	sub.w	r9, r7, r9
 8000b76:	4449      	add	r1, r9
 8000b78:	f1a8 0c02 	sub.w	ip, r8, #2
 8000b7c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b80:	fb09 f804 	mul.w	r8, r9, r4
 8000b84:	e7db      	b.n	8000b3e <__udivmoddi4+0x282>
 8000b86:	4673      	mov	r3, lr
 8000b88:	e77f      	b.n	8000a8a <__udivmoddi4+0x1ce>
 8000b8a:	4650      	mov	r0, sl
 8000b8c:	e766      	b.n	8000a5c <__udivmoddi4+0x1a0>
 8000b8e:	4608      	mov	r0, r1
 8000b90:	e6fd      	b.n	800098e <__udivmoddi4+0xd2>
 8000b92:	443b      	add	r3, r7
 8000b94:	3a02      	subs	r2, #2
 8000b96:	e733      	b.n	8000a00 <__udivmoddi4+0x144>
 8000b98:	f1ac 0c02 	sub.w	ip, ip, #2
 8000b9c:	443b      	add	r3, r7
 8000b9e:	e71c      	b.n	80009da <__udivmoddi4+0x11e>
 8000ba0:	4649      	mov	r1, r9
 8000ba2:	e79c      	b.n	8000ade <__udivmoddi4+0x222>
 8000ba4:	eba1 0109 	sub.w	r1, r1, r9
 8000ba8:	46c4      	mov	ip, r8
 8000baa:	fbb1 f9fe 	udiv	r9, r1, lr
 8000bae:	fb09 f804 	mul.w	r8, r9, r4
 8000bb2:	e7c4      	b.n	8000b3e <__udivmoddi4+0x282>

08000bb4 <__aeabi_idiv0>:
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <datalogger_init>:
		Datalogger *datalogger,
		UART_HandleTypeDef *huart,
		size_t max_payload_size,
		TickType_t log_interval_ms,
		datalogger_fetch_cb_t fetch_cb)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b084      	sub	sp, #16
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	60f8      	str	r0, [r7, #12]
 8000bc0:	60b9      	str	r1, [r7, #8]
 8000bc2:	607a      	str	r2, [r7, #4]
 8000bc4:	603b      	str	r3, [r7, #0]
    datalogger->uart_handler = huart;
 8000bc6:	68fb      	ldr	r3, [r7, #12]
 8000bc8:	68ba      	ldr	r2, [r7, #8]
 8000bca:	601a      	str	r2, [r3, #0]

    // +2 para start ('$') e end ('\n')
    datalogger->max_payload_size = max_payload_size + 2;
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	1c9a      	adds	r2, r3, #2
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	609a      	str	r2, [r3, #8]

    datalogger->tx_dma_buffer = (uint8_t*) pvPortMalloc(datalogger->max_payload_size);
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	689b      	ldr	r3, [r3, #8]
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f009 fbb7 	bl	800a34c <pvPortMalloc>
 8000bde:	4602      	mov	r2, r0
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	605a      	str	r2, [r3, #4]

    datalogger->log_interval_ms = log_interval_ms;
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	683a      	ldr	r2, [r7, #0]
 8000be8:	60da      	str	r2, [r3, #12]

    datalogger->fetch_cb = fetch_cb;
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	69ba      	ldr	r2, [r7, #24]
 8000bee:	611a      	str	r2, [r3, #16]
}
 8000bf0:	bf00      	nop
 8000bf2:	3710      	adds	r7, #16
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd80      	pop	{r7, pc}

08000bf8 <datalogger_log>:


static void datalogger_log(Datalogger *datalogger)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b086      	sub	sp, #24
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
	/*
	 * [ '$' | n bytes de dados | '\n' | lixo (não utilizado)
	 */

    uint8_t *data_ptr = NULL;
 8000c00:	2300      	movs	r3, #0
 8000c02:	60fb      	str	r3, [r7, #12]
    size_t data_size = 0;
 8000c04:	2300      	movs	r3, #0
 8000c06:	60bb      	str	r3, [r7, #8]

    // chama a função fornecida pelo usuário
    datalogger->fetch_cb(&data_ptr, &data_size);
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	691b      	ldr	r3, [r3, #16]
 8000c0c:	f107 0108 	add.w	r1, r7, #8
 8000c10:	f107 020c 	add.w	r2, r7, #12
 8000c14:	4610      	mov	r0, r2
 8000c16:	4798      	blx	r3

    size_t max_payload = datalogger->max_payload_size - 2;
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	689b      	ldr	r3, [r3, #8]
 8000c1c:	3b02      	subs	r3, #2
 8000c1e:	617b      	str	r3, [r7, #20]

    if (data_size > max_payload) {
 8000c20:	68bb      	ldr	r3, [r7, #8]
 8000c22:	697a      	ldr	r2, [r7, #20]
 8000c24:	429a      	cmp	r2, r3
 8000c26:	d201      	bcs.n	8000c2c <datalogger_log+0x34>
        data_size = max_payload;
 8000c28:	697b      	ldr	r3, [r7, #20]
 8000c2a:	60bb      	str	r3, [r7, #8]
    }

    uint8_t *buffer = datalogger->tx_dma_buffer;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	685b      	ldr	r3, [r3, #4]
 8000c30:	613b      	str	r3, [r7, #16]

    buffer[0] = '$';
 8000c32:	693b      	ldr	r3, [r7, #16]
 8000c34:	2224      	movs	r2, #36	@ 0x24
 8000c36:	701a      	strb	r2, [r3, #0]
    memcpy(&buffer[1], data_ptr, data_size);
 8000c38:	693b      	ldr	r3, [r7, #16]
 8000c3a:	3301      	adds	r3, #1
 8000c3c:	68f9      	ldr	r1, [r7, #12]
 8000c3e:	68ba      	ldr	r2, [r7, #8]
 8000c40:	4618      	mov	r0, r3
 8000c42:	f009 fdfd 	bl	800a840 <memcpy>
    buffer[1 + data_size] = '\n';
 8000c46:	68bb      	ldr	r3, [r7, #8]
 8000c48:	3301      	adds	r3, #1
 8000c4a:	693a      	ldr	r2, [r7, #16]
 8000c4c:	4413      	add	r3, r2
 8000c4e:	220a      	movs	r2, #10
 8000c50:	701a      	strb	r2, [r3, #0]

    HAL_UART_Transmit_DMA(
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	6818      	ldr	r0, [r3, #0]
        datalogger->uart_handler,
        datalogger->tx_dma_buffer,
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	6859      	ldr	r1, [r3, #4]
        datalogger->max_payload_size
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	689b      	ldr	r3, [r3, #8]
    HAL_UART_Transmit_DMA(
 8000c5e:	b29b      	uxth	r3, r3
 8000c60:	461a      	mov	r2, r3
 8000c62:	f005 fe8b 	bl	800697c <HAL_UART_Transmit_DMA>
    );
}
 8000c66:	bf00      	nop
 8000c68:	3718      	adds	r7, #24
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}

08000c6e <datalogger_task>:


void datalogger_task(void *param)
{
 8000c6e:	b580      	push	{r7, lr}
 8000c70:	b084      	sub	sp, #16
 8000c72:	af00      	add	r7, sp, #0
 8000c74:	6078      	str	r0, [r7, #4]
    Datalogger *datalogger = (Datalogger*) param;
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	60fb      	str	r3, [r7, #12]
    TickType_t timer;

    timer = xTaskGetTickCount();
 8000c7a:	f008 f819 	bl	8008cb0 <xTaskGetTickCount>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	60bb      	str	r3, [r7, #8]
    while (1) {
        datalogger_log(datalogger);
 8000c82:	68f8      	ldr	r0, [r7, #12]
 8000c84:	f7ff ffb8 	bl	8000bf8 <datalogger_log>

        vTaskDelayUntil(&timer, datalogger->log_interval_ms);
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	68da      	ldr	r2, [r3, #12]
 8000c8c:	f107 0308 	add.w	r3, r7, #8
 8000c90:	4611      	mov	r1, r2
 8000c92:	4618      	mov	r0, r3
 8000c94:	f007 fe88 	bl	80089a8 <vTaskDelayUntil>
        datalogger_log(datalogger);
 8000c98:	bf00      	nop
 8000c9a:	e7f2      	b.n	8000c82 <datalogger_task+0x14>

08000c9c <led_task>:
 */

#include "led.h"

void led_task(void *param)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b084      	sub	sp, #16
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
	led_t *led = (led_t*) param;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	60fb      	str	r3, [r7, #12]

	TickType_t timer;
	timer = xTaskGetTickCount();
 8000ca8:	f008 f802 	bl	8008cb0 <xTaskGetTickCount>
 8000cac:	4603      	mov	r3, r0
 8000cae:	60bb      	str	r3, [r7, #8]
	while (1) {
		HAL_GPIO_TogglePin(led->led_port, led->led_pin);
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	689a      	ldr	r2, [r3, #8]
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	889b      	ldrh	r3, [r3, #4]
 8000cb8:	4619      	mov	r1, r3
 8000cba:	4610      	mov	r0, r2
 8000cbc:	f003 f8b2 	bl	8003e24 <HAL_GPIO_TogglePin>
		vTaskDelayUntil(&timer, led->led_time);
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	681a      	ldr	r2, [r3, #0]
 8000cc4:	f107 0308 	add.w	r3, r7, #8
 8000cc8:	4611      	mov	r1, r2
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f007 fe6c 	bl	80089a8 <vTaskDelayUntil>
		HAL_GPIO_TogglePin(led->led_port, led->led_pin);
 8000cd0:	bf00      	nop
 8000cd2:	e7ed      	b.n	8000cb0 <led_task+0x14>

08000cd4 <vApplicationIdleHook>:
void PIDTask(void const * argument);

/* USER CODE BEGIN PFP */

void vApplicationIdleHook(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0
	// FreeRTOS config param: USE_IDLE_HOOK enable
    // Wait For Interrupt
    // garante que acorda via ADC, UART, EXTI, etc
    __WFI();   // CPU entra em sleep até próxima interrupção
 8000cd8:	bf30      	wfi
}
 8000cda:	bf00      	nop
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce2:	4770      	bx	lr

08000ce4 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b084      	sub	sp, #16
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
	// Ao ler AD abre o semaforo para a tarefa de PID
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8000cec:	2300      	movs	r3, #0
 8000cee:	60fb      	str	r3, [r7, #12]
	xSemaphoreGiveFromISR(sem_adc1, &xHigherPriorityTaskWoken);
 8000cf0:	4b0b      	ldr	r3, [pc, #44]	@ (8000d20 <HAL_ADC_ConvCpltCallback+0x3c>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	f107 020c 	add.w	r2, r7, #12
 8000cf8:	4611      	mov	r1, r2
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f007 f900 	bl	8007f00 <xQueueGiveFromISR>
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d007      	beq.n	8000d16 <HAL_ADC_ConvCpltCallback+0x32>
 8000d06:	4b07      	ldr	r3, [pc, #28]	@ (8000d24 <HAL_ADC_ConvCpltCallback+0x40>)
 8000d08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000d0c:	601a      	str	r2, [r3, #0]
 8000d0e:	f3bf 8f4f 	dsb	sy
 8000d12:	f3bf 8f6f 	isb	sy
}
 8000d16:	bf00      	nop
 8000d18:	3710      	adds	r7, #16
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	20000310 	.word	0x20000310
 8000d24:	e000ed04 	.word	0xe000ed04

08000d28 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000d28:	b590      	push	{r4, r7, lr}
 8000d2a:	b087      	sub	sp, #28
 8000d2c:	af02      	add	r7, sp, #8
 8000d2e:	4603      	mov	r3, r0
 8000d30:	80fb      	strh	r3, [r7, #6]
	const uint16_t mask_pins = GPIO_PIN_13 | GPIO_PIN_12 | GPIO_PIN_10;
 8000d32:	f44f 5350 	mov.w	r3, #13312	@ 0x3400
 8000d36:	81fb      	strh	r3, [r7, #14]
    BaseType_t pxHigherPriorityTaskWoken = pdFALSE;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	60bb      	str	r3, [r7, #8]
    HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 8000d3c:	2028      	movs	r0, #40	@ 0x28
 8000d3e:	f002 fc57 	bl	80035f0 <HAL_NVIC_DisableIRQ>

    if (GPIO_Pin & mask_pins)
 8000d42:	88fa      	ldrh	r2, [r7, #6]
 8000d44:	89fb      	ldrh	r3, [r7, #14]
 8000d46:	4013      	ands	r3, r2
 8000d48:	b29b      	uxth	r3, r3
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d010      	beq.n	8000d70 <HAL_GPIO_EXTI_Callback+0x48>
    {
    	btn_GPIO_Pin = GPIO_Pin;
 8000d4e:	4a11      	ldr	r2, [pc, #68]	@ (8000d94 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000d50:	88fb      	ldrh	r3, [r7, #6]
 8000d52:	8013      	strh	r3, [r2, #0]
    	xTimerStartFromISR(btn_c13_c12_c10_debounce, &pxHigherPriorityTaskWoken);
 8000d54:	4b10      	ldr	r3, [pc, #64]	@ (8000d98 <HAL_GPIO_EXTI_Callback+0x70>)
 8000d56:	681c      	ldr	r4, [r3, #0]
 8000d58:	f007 ffba 	bl	8008cd0 <xTaskGetTickCountFromISR>
 8000d5c:	4602      	mov	r2, r0
 8000d5e:	f107 0308 	add.w	r3, r7, #8
 8000d62:	2100      	movs	r1, #0
 8000d64:	9100      	str	r1, [sp, #0]
 8000d66:	2106      	movs	r1, #6
 8000d68:	4620      	mov	r0, r4
 8000d6a:	f008 fd93 	bl	8009894 <xTimerGenericCommand>
 8000d6e:	e002      	b.n	8000d76 <HAL_GPIO_EXTI_Callback+0x4e>
    }
    else
    {
    	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000d70:	2028      	movs	r0, #40	@ 0x28
 8000d72:	f002 fc2f 	bl	80035d4 <HAL_NVIC_EnableIRQ>
    }

    portYIELD_FROM_ISR(pxHigherPriorityTaskWoken);
 8000d76:	68bb      	ldr	r3, [r7, #8]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d007      	beq.n	8000d8c <HAL_GPIO_EXTI_Callback+0x64>
 8000d7c:	4b07      	ldr	r3, [pc, #28]	@ (8000d9c <HAL_GPIO_EXTI_Callback+0x74>)
 8000d7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000d82:	601a      	str	r2, [r3, #0]
 8000d84:	f3bf 8f4f 	dsb	sy
 8000d88:	f3bf 8f6f 	isb	sy
}
 8000d8c:	bf00      	nop
 8000d8e:	3714      	adds	r7, #20
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd90      	pop	{r4, r7, pc}
 8000d94:	20000318 	.word	0x20000318
 8000d98:	20000314 	.word	0x20000314
 8000d9c:	e000ed04 	.word	0xe000ed04

08000da0 <btn_c13_c12_c10_callback>:

void btn_c13_c12_c10_callback(TimerHandle_t xTimer)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b084      	sub	sp, #16
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
	uint16_t *gpio_pin = (uint16_t*)pvTimerGetTimerID(xTimer);
 8000da8:	6878      	ldr	r0, [r7, #4]
 8000daa:	f009 f85d 	bl	8009e68 <pvTimerGetTimerID>
 8000dae:	60f8      	str	r0, [r7, #12]

	switch (*gpio_pin)
 8000db0:	68fb      	ldr	r3, [r7, #12]
 8000db2:	881b      	ldrh	r3, [r3, #0]
 8000db4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000db8:	d009      	beq.n	8000dce <btn_c13_c12_c10_callback+0x2e>
 8000dba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000dbe:	dc18      	bgt.n	8000df2 <btn_c13_c12_c10_callback+0x52>
 8000dc0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000dc4:	d010      	beq.n	8000de8 <btn_c13_c12_c10_callback+0x48>
 8000dc6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000dca:	d007      	beq.n	8000ddc <btn_c13_c12_c10_callback+0x3c>
		{
			waveform_update_amplitude(&waveform_selector, 1);
			break;
		}
		default:
			break;
 8000dcc:	e011      	b.n	8000df2 <btn_c13_c12_c10_callback+0x52>
			pid_reset(&pid_controller);
 8000dce:	480d      	ldr	r0, [pc, #52]	@ (8000e04 <btn_c13_c12_c10_callback+0x64>)
 8000dd0:	f000 fc13 	bl	80015fa <pid_reset>
			waveform_next_wave(&waveform_selector);
 8000dd4:	480c      	ldr	r0, [pc, #48]	@ (8000e08 <btn_c13_c12_c10_callback+0x68>)
 8000dd6:	f000 ff0b 	bl	8001bf0 <waveform_next_wave>
			break;
 8000dda:	e00b      	b.n	8000df4 <btn_c13_c12_c10_callback+0x54>
			waveform_update_amplitude(&waveform_selector, -1);
 8000ddc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000de0:	4809      	ldr	r0, [pc, #36]	@ (8000e08 <btn_c13_c12_c10_callback+0x68>)
 8000de2:	f000 ff21 	bl	8001c28 <waveform_update_amplitude>
			break;
 8000de6:	e005      	b.n	8000df4 <btn_c13_c12_c10_callback+0x54>
			waveform_update_amplitude(&waveform_selector, 1);
 8000de8:	2101      	movs	r1, #1
 8000dea:	4807      	ldr	r0, [pc, #28]	@ (8000e08 <btn_c13_c12_c10_callback+0x68>)
 8000dec:	f000 ff1c 	bl	8001c28 <waveform_update_amplitude>
			break;
 8000df0:	e000      	b.n	8000df4 <btn_c13_c12_c10_callback+0x54>
			break;
 8000df2:	bf00      	nop
	}

	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);  // Reabilita interrupções
 8000df4:	2028      	movs	r0, #40	@ 0x28
 8000df6:	f002 fbed 	bl	80035d4 <HAL_NVIC_EnableIRQ>
}
 8000dfa:	bf00      	nop
 8000dfc:	3710      	adds	r7, #16
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	20000324 	.word	0x20000324
 8000e08:	2000031c 	.word	0x2000031c

08000e0c <datalogger_fetch_values>:

void datalogger_fetch_values(uint8_t **data, size_t *size)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b087      	sub	sp, #28
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
 8000e14:	6039      	str	r1, [r7, #0]
    static uint8_t buffer[10]; // 2 bytes + 4 bytes + 4 bytes = 10 bytes

    uint16_t dc = duty_cycle_buffer;
 8000e16:	4b10      	ldr	r3, [pc, #64]	@ (8000e58 <datalogger_fetch_values+0x4c>)
 8000e18:	881b      	ldrh	r3, [r3, #0]
 8000e1a:	b29b      	uxth	r3, r3
 8000e1c:	82fb      	strh	r3, [r7, #22]
    float out = buck_output;
 8000e1e:	4b0f      	ldr	r3, [pc, #60]	@ (8000e5c <datalogger_fetch_values+0x50>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	613b      	str	r3, [r7, #16]
    float ref = reference;
 8000e24:	4b0e      	ldr	r3, [pc, #56]	@ (8000e60 <datalogger_fetch_values+0x54>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	60fb      	str	r3, [r7, #12]

    memcpy(&buffer[0], &dc,  sizeof(dc));
 8000e2a:	8afa      	ldrh	r2, [r7, #22]
 8000e2c:	4b0d      	ldr	r3, [pc, #52]	@ (8000e64 <datalogger_fetch_values+0x58>)
 8000e2e:	801a      	strh	r2, [r3, #0]
    memcpy(&buffer[2], &out, sizeof(out));
 8000e30:	693b      	ldr	r3, [r7, #16]
 8000e32:	4a0c      	ldr	r2, [pc, #48]	@ (8000e64 <datalogger_fetch_values+0x58>)
 8000e34:	f8c2 3002 	str.w	r3, [r2, #2]
    memcpy(&buffer[6], &ref, sizeof(ref));
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	4a0a      	ldr	r2, [pc, #40]	@ (8000e64 <datalogger_fetch_values+0x58>)
 8000e3c:	f8c2 3006 	str.w	r3, [r2, #6]

    *data = buffer;
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	4a08      	ldr	r2, [pc, #32]	@ (8000e64 <datalogger_fetch_values+0x58>)
 8000e44:	601a      	str	r2, [r3, #0]
    *size = sizeof(buffer);
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	220a      	movs	r2, #10
 8000e4a:	601a      	str	r2, [r3, #0]
}
 8000e4c:	bf00      	nop
 8000e4e:	371c      	adds	r7, #28
 8000e50:	46bd      	mov	sp, r7
 8000e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e56:	4770      	bx	lr
 8000e58:	2000030e 	.word	0x2000030e
 8000e5c:	20000354 	.word	0x20000354
 8000e60:	20000358 	.word	0x20000358
 8000e64:	2000035c 	.word	0x2000035c

08000e68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e68:	b5b0      	push	{r4, r5, r7, lr}
 8000e6a:	b088      	sub	sp, #32
 8000e6c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e6e:	f000 ff32 	bl	8001cd6 <HAL_Init>

  /* USER CODE BEGIN Init */
  waveform_init(&waveform_selector, MAX_VOLTAGE);
 8000e72:	211e      	movs	r1, #30
 8000e74:	4837      	ldr	r0, [pc, #220]	@ (8000f54 <main+0xec>)
 8000e76:	f000 fe69 	bl	8001b4c <waveform_init>
  pid_init(&pid_controller, Kp, Ki, Kd, TIMER_COUNT, MAX_VOLTAGE);
 8000e7a:	221e      	movs	r2, #30
 8000e7c:	f244 2168 	movw	r1, #17000	@ 0x4268
 8000e80:	ed9f 1a35 	vldr	s2, [pc, #212]	@ 8000f58 <main+0xf0>
 8000e84:	eddf 0a35 	vldr	s1, [pc, #212]	@ 8000f5c <main+0xf4>
 8000e88:	ed9f 0a35 	vldr	s0, [pc, #212]	@ 8000f60 <main+0xf8>
 8000e8c:	4835      	ldr	r0, [pc, #212]	@ (8000f64 <main+0xfc>)
 8000e8e:	f000 fb09 	bl	80014a4 <pid_init>
  datalogger_init(&datalogger, &hlpuart1, 32, 100, datalogger_fetch_values);
 8000e92:	4b35      	ldr	r3, [pc, #212]	@ (8000f68 <main+0x100>)
 8000e94:	9300      	str	r3, [sp, #0]
 8000e96:	2364      	movs	r3, #100	@ 0x64
 8000e98:	2220      	movs	r2, #32
 8000e9a:	4934      	ldr	r1, [pc, #208]	@ (8000f6c <main+0x104>)
 8000e9c:	4834      	ldr	r0, [pc, #208]	@ (8000f70 <main+0x108>)
 8000e9e:	f7ff fe8b 	bl	8000bb8 <datalogger_init>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ea2:	f000 f887 	bl	8000fb4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ea6:	f000 fa45 	bl	8001334 <MX_GPIO_Init>
  MX_DMA_Init();
 8000eaa:	f000 fa09 	bl	80012c0 <MX_DMA_Init>
  MX_TIM2_Init();
 8000eae:	f000 f991 	bl	80011d4 <MX_TIM2_Init>
  MX_ADC1_Init();
 8000eb2:	f000 f8cb 	bl	800104c <MX_ADC1_Init>
  MX_LPUART1_UART_Init();
 8000eb6:	f000 f943 	bl	8001140 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000eba:	217f      	movs	r1, #127	@ 0x7f
 8000ebc:	482d      	ldr	r0, [pc, #180]	@ (8000f74 <main+0x10c>)
 8000ebe:	f002 f98d 	bl	80031dc <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adc1_buffer, 1);
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	492c      	ldr	r1, [pc, #176]	@ (8000f78 <main+0x110>)
 8000ec6:	482b      	ldr	r0, [pc, #172]	@ (8000f74 <main+0x10c>)
 8000ec8:	f001 fb04 	bl	80024d4 <HAL_ADC_Start_DMA>
  HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_2, (uint32_t*)&duty_cycle_buffer, 1);
 8000ecc:	2301      	movs	r3, #1
 8000ece:	4a2b      	ldr	r2, [pc, #172]	@ (8000f7c <main+0x114>)
 8000ed0:	2104      	movs	r1, #4
 8000ed2:	482b      	ldr	r0, [pc, #172]	@ (8000f80 <main+0x118>)
 8000ed4:	f004 f962 	bl	800519c <HAL_TIM_PWM_Start_DMA>
  HAL_TIM_Base_Start(&htim2);
 8000ed8:	4829      	ldr	r0, [pc, #164]	@ (8000f80 <main+0x118>)
 8000eda:	f004 f831 	bl	8004f40 <HAL_TIM_Base_Start>
  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  sem_adc1 = xSemaphoreCreateBinary();
 8000ede:	2203      	movs	r2, #3
 8000ee0:	2100      	movs	r1, #0
 8000ee2:	2001      	movs	r0, #1
 8000ee4:	f006 fe16 	bl	8007b14 <xQueueGenericCreate>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	4a26      	ldr	r2, [pc, #152]	@ (8000f84 <main+0x11c>)
 8000eec:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_SEMAPHORES */

  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  btn_c13_c12_c10_debounce = xTimerCreate("BTNC13-12-10", 50, pdFALSE, (void*)&btn_GPIO_Pin, btn_c13_c12_c10_callback);
 8000eee:	4b26      	ldr	r3, [pc, #152]	@ (8000f88 <main+0x120>)
 8000ef0:	9300      	str	r3, [sp, #0]
 8000ef2:	4b26      	ldr	r3, [pc, #152]	@ (8000f8c <main+0x124>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	2132      	movs	r1, #50	@ 0x32
 8000ef8:	4825      	ldr	r0, [pc, #148]	@ (8000f90 <main+0x128>)
 8000efa:	f008 fc6d 	bl	80097d8 <xTimerCreate>
 8000efe:	4603      	mov	r3, r0
 8000f00:	4a24      	ldr	r2, [pc, #144]	@ (8000f94 <main+0x12c>)
 8000f02:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of PID */
  osThreadDef(PID, PIDTask, osPriorityNormal, 0, 128);
 8000f04:	4b24      	ldr	r3, [pc, #144]	@ (8000f98 <main+0x130>)
 8000f06:	1d3c      	adds	r4, r7, #4
 8000f08:	461d      	mov	r5, r3
 8000f0a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f0c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f0e:	682b      	ldr	r3, [r5, #0]
 8000f10:	6023      	str	r3, [r4, #0]
  PIDHandle = osThreadCreate(osThread(PID), NULL);
 8000f12:	1d3b      	adds	r3, r7, #4
 8000f14:	2100      	movs	r1, #0
 8000f16:	4618      	mov	r0, r3
 8000f18:	f006 fcb7 	bl	800788a <osThreadCreate>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	4a1f      	ldr	r2, [pc, #124]	@ (8000f9c <main+0x134>)
 8000f20:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  xTaskCreate(led_task, "LED75", 128, &led_75, 4, NULL);
 8000f22:	2300      	movs	r3, #0
 8000f24:	9301      	str	r3, [sp, #4]
 8000f26:	2304      	movs	r3, #4
 8000f28:	9300      	str	r3, [sp, #0]
 8000f2a:	4b1d      	ldr	r3, [pc, #116]	@ (8000fa0 <main+0x138>)
 8000f2c:	2280      	movs	r2, #128	@ 0x80
 8000f2e:	491d      	ldr	r1, [pc, #116]	@ (8000fa4 <main+0x13c>)
 8000f30:	481d      	ldr	r0, [pc, #116]	@ (8000fa8 <main+0x140>)
 8000f32:	f007 fbed 	bl	8008710 <xTaskCreate>
  xTaskCreate(datalogger_task, "DATALOGGER", 256, &datalogger, 4, NULL);
 8000f36:	2300      	movs	r3, #0
 8000f38:	9301      	str	r3, [sp, #4]
 8000f3a:	2304      	movs	r3, #4
 8000f3c:	9300      	str	r3, [sp, #0]
 8000f3e:	4b0c      	ldr	r3, [pc, #48]	@ (8000f70 <main+0x108>)
 8000f40:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f44:	4919      	ldr	r1, [pc, #100]	@ (8000fac <main+0x144>)
 8000f46:	481a      	ldr	r0, [pc, #104]	@ (8000fb0 <main+0x148>)
 8000f48:	f007 fbe2 	bl	8008710 <xTaskCreate>
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000f4c:	f006 fc96 	bl	800787c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f50:	bf00      	nop
 8000f52:	e7fd      	b.n	8000f50 <main+0xe8>
 8000f54:	2000031c 	.word	0x2000031c
 8000f58:	3d4ccccd 	.word	0x3d4ccccd
 8000f5c:	3e4ccccd 	.word	0x3e4ccccd
 8000f60:	3db851ec 	.word	0x3db851ec
 8000f64:	20000324 	.word	0x20000324
 8000f68:	08000e0d 	.word	0x08000e0d
 8000f6c:	20000168 	.word	0x20000168
 8000f70:	20000340 	.word	0x20000340
 8000f74:	2000009c 	.word	0x2000009c
 8000f78:	2000030c 	.word	0x2000030c
 8000f7c:	2000030e 	.word	0x2000030e
 8000f80:	2000025c 	.word	0x2000025c
 8000f84:	20000310 	.word	0x20000310
 8000f88:	08000da1 	.word	0x08000da1
 8000f8c:	20000318 	.word	0x20000318
 8000f90:	0800a920 	.word	0x0800a920
 8000f94:	20000314 	.word	0x20000314
 8000f98:	0800a948 	.word	0x0800a948
 8000f9c:	20000308 	.word	0x20000308
 8000fa0:	20000000 	.word	0x20000000
 8000fa4:	0800a930 	.word	0x0800a930
 8000fa8:	08000c9d 	.word	0x08000c9d
 8000fac:	0800a938 	.word	0x0800a938
 8000fb0:	08000c6f 	.word	0x08000c6f

08000fb4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b094      	sub	sp, #80	@ 0x50
 8000fb8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fba:	f107 0318 	add.w	r3, r7, #24
 8000fbe:	2238      	movs	r2, #56	@ 0x38
 8000fc0:	2100      	movs	r1, #0
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f009 fbb0 	bl	800a728 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fc8:	1d3b      	adds	r3, r7, #4
 8000fca:	2200      	movs	r2, #0
 8000fcc:	601a      	str	r2, [r3, #0]
 8000fce:	605a      	str	r2, [r3, #4]
 8000fd0:	609a      	str	r2, [r3, #8]
 8000fd2:	60da      	str	r2, [r3, #12]
 8000fd4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000fd6:	2000      	movs	r0, #0
 8000fd8:	f002 ff56 	bl	8003e88 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fdc:	2302      	movs	r3, #2
 8000fde:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fe0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000fe4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fe6:	2340      	movs	r3, #64	@ 0x40
 8000fe8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fea:	2302      	movs	r3, #2
 8000fec:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fee:	2302      	movs	r3, #2
 8000ff0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000ff2:	2304      	movs	r3, #4
 8000ff4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000ff6:	2355      	movs	r3, #85	@ 0x55
 8000ff8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ffa:	2302      	movs	r3, #2
 8000ffc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000ffe:	2302      	movs	r3, #2
 8001000:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001002:	2302      	movs	r3, #2
 8001004:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001006:	f107 0318 	add.w	r3, r7, #24
 800100a:	4618      	mov	r0, r3
 800100c:	f002 fff0 	bl	8003ff0 <HAL_RCC_OscConfig>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d001      	beq.n	800101a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001016:	f000 fa3f 	bl	8001498 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800101a:	230f      	movs	r3, #15
 800101c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800101e:	2303      	movs	r3, #3
 8001020:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001022:	2300      	movs	r3, #0
 8001024:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001026:	2300      	movs	r3, #0
 8001028:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800102a:	2300      	movs	r3, #0
 800102c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800102e:	1d3b      	adds	r3, r7, #4
 8001030:	2104      	movs	r1, #4
 8001032:	4618      	mov	r0, r3
 8001034:	f003 faee 	bl	8004614 <HAL_RCC_ClockConfig>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d001      	beq.n	8001042 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800103e:	f000 fa2b 	bl	8001498 <Error_Handler>
  }
}
 8001042:	bf00      	nop
 8001044:	3750      	adds	r7, #80	@ 0x50
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
	...

0800104c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b08c      	sub	sp, #48	@ 0x30
 8001050:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001052:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001056:	2200      	movs	r2, #0
 8001058:	601a      	str	r2, [r3, #0]
 800105a:	605a      	str	r2, [r3, #4]
 800105c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800105e:	1d3b      	adds	r3, r7, #4
 8001060:	2220      	movs	r2, #32
 8001062:	2100      	movs	r1, #0
 8001064:	4618      	mov	r0, r3
 8001066:	f009 fb5f 	bl	800a728 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800106a:	4b33      	ldr	r3, [pc, #204]	@ (8001138 <MX_ADC1_Init+0xec>)
 800106c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001070:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001072:	4b31      	ldr	r3, [pc, #196]	@ (8001138 <MX_ADC1_Init+0xec>)
 8001074:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001078:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800107a:	4b2f      	ldr	r3, [pc, #188]	@ (8001138 <MX_ADC1_Init+0xec>)
 800107c:	2200      	movs	r2, #0
 800107e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001080:	4b2d      	ldr	r3, [pc, #180]	@ (8001138 <MX_ADC1_Init+0xec>)
 8001082:	2200      	movs	r2, #0
 8001084:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001086:	4b2c      	ldr	r3, [pc, #176]	@ (8001138 <MX_ADC1_Init+0xec>)
 8001088:	2200      	movs	r2, #0
 800108a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800108c:	4b2a      	ldr	r3, [pc, #168]	@ (8001138 <MX_ADC1_Init+0xec>)
 800108e:	2200      	movs	r2, #0
 8001090:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001092:	4b29      	ldr	r3, [pc, #164]	@ (8001138 <MX_ADC1_Init+0xec>)
 8001094:	2204      	movs	r2, #4
 8001096:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001098:	4b27      	ldr	r3, [pc, #156]	@ (8001138 <MX_ADC1_Init+0xec>)
 800109a:	2200      	movs	r2, #0
 800109c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800109e:	4b26      	ldr	r3, [pc, #152]	@ (8001138 <MX_ADC1_Init+0xec>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80010a4:	4b24      	ldr	r3, [pc, #144]	@ (8001138 <MX_ADC1_Init+0xec>)
 80010a6:	2201      	movs	r2, #1
 80010a8:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010aa:	4b23      	ldr	r3, [pc, #140]	@ (8001138 <MX_ADC1_Init+0xec>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 80010b2:	4b21      	ldr	r3, [pc, #132]	@ (8001138 <MX_ADC1_Init+0xec>)
 80010b4:	f44f 62ac 	mov.w	r2, #1376	@ 0x560
 80010b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80010ba:	4b1f      	ldr	r3, [pc, #124]	@ (8001138 <MX_ADC1_Init+0xec>)
 80010bc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010c0:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80010c2:	4b1d      	ldr	r3, [pc, #116]	@ (8001138 <MX_ADC1_Init+0xec>)
 80010c4:	2201      	movs	r2, #1
 80010c6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010ca:	4b1b      	ldr	r3, [pc, #108]	@ (8001138 <MX_ADC1_Init+0xec>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80010d0:	4b19      	ldr	r3, [pc, #100]	@ (8001138 <MX_ADC1_Init+0xec>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010d8:	4817      	ldr	r0, [pc, #92]	@ (8001138 <MX_ADC1_Init+0xec>)
 80010da:	f001 f877 	bl	80021cc <HAL_ADC_Init>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d001      	beq.n	80010e8 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 80010e4:	f000 f9d8 	bl	8001498 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80010e8:	2300      	movs	r3, #0
 80010ea:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010ec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010f0:	4619      	mov	r1, r3
 80010f2:	4811      	ldr	r0, [pc, #68]	@ (8001138 <MX_ADC1_Init+0xec>)
 80010f4:	f002 f8d4 	bl	80032a0 <HAL_ADCEx_MultiModeConfigChannel>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 80010fe:	f000 f9cb 	bl	8001498 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001102:	4b0e      	ldr	r3, [pc, #56]	@ (800113c <MX_ADC1_Init+0xf0>)
 8001104:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001106:	2306      	movs	r3, #6
 8001108:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800110a:	2300      	movs	r3, #0
 800110c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800110e:	237f      	movs	r3, #127	@ 0x7f
 8001110:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001112:	2304      	movs	r3, #4
 8001114:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001116:	2300      	movs	r3, #0
 8001118:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800111a:	1d3b      	adds	r3, r7, #4
 800111c:	4619      	mov	r1, r3
 800111e:	4806      	ldr	r0, [pc, #24]	@ (8001138 <MX_ADC1_Init+0xec>)
 8001120:	f001 faa0 	bl	8002664 <HAL_ADC_ConfigChannel>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d001      	beq.n	800112e <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 800112a:	f000 f9b5 	bl	8001498 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800112e:	bf00      	nop
 8001130:	3730      	adds	r7, #48	@ 0x30
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	2000009c 	.word	0x2000009c
 800113c:	04300002 	.word	0x04300002

08001140 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001144:	4b20      	ldr	r3, [pc, #128]	@ (80011c8 <MX_LPUART1_UART_Init+0x88>)
 8001146:	4a21      	ldr	r2, [pc, #132]	@ (80011cc <MX_LPUART1_UART_Init+0x8c>)
 8001148:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 800114a:	4b1f      	ldr	r3, [pc, #124]	@ (80011c8 <MX_LPUART1_UART_Init+0x88>)
 800114c:	4a20      	ldr	r2, [pc, #128]	@ (80011d0 <MX_LPUART1_UART_Init+0x90>)
 800114e:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001150:	4b1d      	ldr	r3, [pc, #116]	@ (80011c8 <MX_LPUART1_UART_Init+0x88>)
 8001152:	2200      	movs	r2, #0
 8001154:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001156:	4b1c      	ldr	r3, [pc, #112]	@ (80011c8 <MX_LPUART1_UART_Init+0x88>)
 8001158:	2200      	movs	r2, #0
 800115a:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800115c:	4b1a      	ldr	r3, [pc, #104]	@ (80011c8 <MX_LPUART1_UART_Init+0x88>)
 800115e:	2200      	movs	r2, #0
 8001160:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001162:	4b19      	ldr	r3, [pc, #100]	@ (80011c8 <MX_LPUART1_UART_Init+0x88>)
 8001164:	220c      	movs	r2, #12
 8001166:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001168:	4b17      	ldr	r3, [pc, #92]	@ (80011c8 <MX_LPUART1_UART_Init+0x88>)
 800116a:	2200      	movs	r2, #0
 800116c:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800116e:	4b16      	ldr	r3, [pc, #88]	@ (80011c8 <MX_LPUART1_UART_Init+0x88>)
 8001170:	2200      	movs	r2, #0
 8001172:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001174:	4b14      	ldr	r3, [pc, #80]	@ (80011c8 <MX_LPUART1_UART_Init+0x88>)
 8001176:	2200      	movs	r2, #0
 8001178:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800117a:	4b13      	ldr	r3, [pc, #76]	@ (80011c8 <MX_LPUART1_UART_Init+0x88>)
 800117c:	2200      	movs	r2, #0
 800117e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001180:	4811      	ldr	r0, [pc, #68]	@ (80011c8 <MX_LPUART1_UART_Init+0x88>)
 8001182:	f005 fbab 	bl	80068dc <HAL_UART_Init>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <MX_LPUART1_UART_Init+0x50>
  {
    Error_Handler();
 800118c:	f000 f984 	bl	8001498 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001190:	2100      	movs	r1, #0
 8001192:	480d      	ldr	r0, [pc, #52]	@ (80011c8 <MX_LPUART1_UART_Init+0x88>)
 8001194:	f006 fa90 	bl	80076b8 <HAL_UARTEx_SetTxFifoThreshold>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <MX_LPUART1_UART_Init+0x62>
  {
    Error_Handler();
 800119e:	f000 f97b 	bl	8001498 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011a2:	2100      	movs	r1, #0
 80011a4:	4808      	ldr	r0, [pc, #32]	@ (80011c8 <MX_LPUART1_UART_Init+0x88>)
 80011a6:	f006 fac5 	bl	8007734 <HAL_UARTEx_SetRxFifoThreshold>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <MX_LPUART1_UART_Init+0x74>
  {
    Error_Handler();
 80011b0:	f000 f972 	bl	8001498 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80011b4:	4804      	ldr	r0, [pc, #16]	@ (80011c8 <MX_LPUART1_UART_Init+0x88>)
 80011b6:	f006 fa46 	bl	8007646 <HAL_UARTEx_DisableFifoMode>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <MX_LPUART1_UART_Init+0x84>
  {
    Error_Handler();
 80011c0:	f000 f96a 	bl	8001498 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80011c4:	bf00      	nop
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	20000168 	.word	0x20000168
 80011cc:	40008000 	.word	0x40008000
 80011d0:	00033324 	.word	0x00033324

080011d4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b08e      	sub	sp, #56	@ 0x38
 80011d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011da:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011de:	2200      	movs	r2, #0
 80011e0:	601a      	str	r2, [r3, #0]
 80011e2:	605a      	str	r2, [r3, #4]
 80011e4:	609a      	str	r2, [r3, #8]
 80011e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011e8:	f107 031c 	add.w	r3, r7, #28
 80011ec:	2200      	movs	r2, #0
 80011ee:	601a      	str	r2, [r3, #0]
 80011f0:	605a      	str	r2, [r3, #4]
 80011f2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011f4:	463b      	mov	r3, r7
 80011f6:	2200      	movs	r2, #0
 80011f8:	601a      	str	r2, [r3, #0]
 80011fa:	605a      	str	r2, [r3, #4]
 80011fc:	609a      	str	r2, [r3, #8]
 80011fe:	60da      	str	r2, [r3, #12]
 8001200:	611a      	str	r2, [r3, #16]
 8001202:	615a      	str	r2, [r3, #20]
 8001204:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001206:	4b2d      	ldr	r3, [pc, #180]	@ (80012bc <MX_TIM2_Init+0xe8>)
 8001208:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800120c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800120e:	4b2b      	ldr	r3, [pc, #172]	@ (80012bc <MX_TIM2_Init+0xe8>)
 8001210:	2200      	movs	r2, #0
 8001212:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001214:	4b29      	ldr	r3, [pc, #164]	@ (80012bc <MX_TIM2_Init+0xe8>)
 8001216:	2200      	movs	r2, #0
 8001218:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 16999;
 800121a:	4b28      	ldr	r3, [pc, #160]	@ (80012bc <MX_TIM2_Init+0xe8>)
 800121c:	f244 2267 	movw	r2, #16999	@ 0x4267
 8001220:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001222:	4b26      	ldr	r3, [pc, #152]	@ (80012bc <MX_TIM2_Init+0xe8>)
 8001224:	2200      	movs	r2, #0
 8001226:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001228:	4b24      	ldr	r3, [pc, #144]	@ (80012bc <MX_TIM2_Init+0xe8>)
 800122a:	2200      	movs	r2, #0
 800122c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800122e:	4823      	ldr	r0, [pc, #140]	@ (80012bc <MX_TIM2_Init+0xe8>)
 8001230:	f003 fe2e 	bl	8004e90 <HAL_TIM_Base_Init>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800123a:	f000 f92d 	bl	8001498 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800123e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001242:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001244:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001248:	4619      	mov	r1, r3
 800124a:	481c      	ldr	r0, [pc, #112]	@ (80012bc <MX_TIM2_Init+0xe8>)
 800124c:	f004 fc22 	bl	8005a94 <HAL_TIM_ConfigClockSource>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001256:	f000 f91f 	bl	8001498 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800125a:	4818      	ldr	r0, [pc, #96]	@ (80012bc <MX_TIM2_Init+0xe8>)
 800125c:	f003 ff3c 	bl	80050d8 <HAL_TIM_PWM_Init>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001266:	f000 f917 	bl	8001498 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800126a:	2320      	movs	r3, #32
 800126c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800126e:	2300      	movs	r3, #0
 8001270:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001272:	f107 031c 	add.w	r3, r7, #28
 8001276:	4619      	mov	r1, r3
 8001278:	4810      	ldr	r0, [pc, #64]	@ (80012bc <MX_TIM2_Init+0xe8>)
 800127a:	f005 fa67 	bl	800674c <HAL_TIMEx_MasterConfigSynchronization>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001284:	f000 f908 	bl	8001498 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001288:	2360      	movs	r3, #96	@ 0x60
 800128a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800128c:	2300      	movs	r3, #0
 800128e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001290:	2300      	movs	r3, #0
 8001292:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001294:	2300      	movs	r3, #0
 8001296:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001298:	463b      	mov	r3, r7
 800129a:	2204      	movs	r2, #4
 800129c:	4619      	mov	r1, r3
 800129e:	4807      	ldr	r0, [pc, #28]	@ (80012bc <MX_TIM2_Init+0xe8>)
 80012a0:	f004 fae4 	bl	800586c <HAL_TIM_PWM_ConfigChannel>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d001      	beq.n	80012ae <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80012aa:	f000 f8f5 	bl	8001498 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80012ae:	4803      	ldr	r0, [pc, #12]	@ (80012bc <MX_TIM2_Init+0xe8>)
 80012b0:	f000 fb3c 	bl	800192c <HAL_TIM_MspPostInit>

}
 80012b4:	bf00      	nop
 80012b6:	3738      	adds	r7, #56	@ 0x38
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	2000025c 	.word	0x2000025c

080012c0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80012c6:	4b1a      	ldr	r3, [pc, #104]	@ (8001330 <MX_DMA_Init+0x70>)
 80012c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012ca:	4a19      	ldr	r2, [pc, #100]	@ (8001330 <MX_DMA_Init+0x70>)
 80012cc:	f043 0304 	orr.w	r3, r3, #4
 80012d0:	6493      	str	r3, [r2, #72]	@ 0x48
 80012d2:	4b17      	ldr	r3, [pc, #92]	@ (8001330 <MX_DMA_Init+0x70>)
 80012d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012d6:	f003 0304 	and.w	r3, r3, #4
 80012da:	607b      	str	r3, [r7, #4]
 80012dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80012de:	4b14      	ldr	r3, [pc, #80]	@ (8001330 <MX_DMA_Init+0x70>)
 80012e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012e2:	4a13      	ldr	r2, [pc, #76]	@ (8001330 <MX_DMA_Init+0x70>)
 80012e4:	f043 0301 	orr.w	r3, r3, #1
 80012e8:	6493      	str	r3, [r2, #72]	@ 0x48
 80012ea:	4b11      	ldr	r3, [pc, #68]	@ (8001330 <MX_DMA_Init+0x70>)
 80012ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80012ee:	f003 0301 	and.w	r3, r3, #1
 80012f2:	603b      	str	r3, [r7, #0]
 80012f4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80012f6:	2200      	movs	r2, #0
 80012f8:	2105      	movs	r1, #5
 80012fa:	200b      	movs	r0, #11
 80012fc:	f002 f950 	bl	80035a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001300:	200b      	movs	r0, #11
 8001302:	f002 f967 	bl	80035d4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001306:	2200      	movs	r2, #0
 8001308:	2105      	movs	r1, #5
 800130a:	200c      	movs	r0, #12
 800130c:	f002 f948 	bl	80035a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001310:	200c      	movs	r0, #12
 8001312:	f002 f95f 	bl	80035d4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8001316:	2200      	movs	r2, #0
 8001318:	2105      	movs	r1, #5
 800131a:	200d      	movs	r0, #13
 800131c:	f002 f940 	bl	80035a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001320:	200d      	movs	r0, #13
 8001322:	f002 f957 	bl	80035d4 <HAL_NVIC_EnableIRQ>

}
 8001326:	bf00      	nop
 8001328:	3708      	adds	r7, #8
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	40021000 	.word	0x40021000

08001334 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b088      	sub	sp, #32
 8001338:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800133a:	f107 030c 	add.w	r3, r7, #12
 800133e:	2200      	movs	r2, #0
 8001340:	601a      	str	r2, [r3, #0]
 8001342:	605a      	str	r2, [r3, #4]
 8001344:	609a      	str	r2, [r3, #8]
 8001346:	60da      	str	r2, [r3, #12]
 8001348:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800134a:	4b29      	ldr	r3, [pc, #164]	@ (80013f0 <MX_GPIO_Init+0xbc>)
 800134c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800134e:	4a28      	ldr	r2, [pc, #160]	@ (80013f0 <MX_GPIO_Init+0xbc>)
 8001350:	f043 0304 	orr.w	r3, r3, #4
 8001354:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001356:	4b26      	ldr	r3, [pc, #152]	@ (80013f0 <MX_GPIO_Init+0xbc>)
 8001358:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800135a:	f003 0304 	and.w	r3, r3, #4
 800135e:	60bb      	str	r3, [r7, #8]
 8001360:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001362:	4b23      	ldr	r3, [pc, #140]	@ (80013f0 <MX_GPIO_Init+0xbc>)
 8001364:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001366:	4a22      	ldr	r2, [pc, #136]	@ (80013f0 <MX_GPIO_Init+0xbc>)
 8001368:	f043 0320 	orr.w	r3, r3, #32
 800136c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800136e:	4b20      	ldr	r3, [pc, #128]	@ (80013f0 <MX_GPIO_Init+0xbc>)
 8001370:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001372:	f003 0320 	and.w	r3, r3, #32
 8001376:	607b      	str	r3, [r7, #4]
 8001378:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800137a:	4b1d      	ldr	r3, [pc, #116]	@ (80013f0 <MX_GPIO_Init+0xbc>)
 800137c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800137e:	4a1c      	ldr	r2, [pc, #112]	@ (80013f0 <MX_GPIO_Init+0xbc>)
 8001380:	f043 0301 	orr.w	r3, r3, #1
 8001384:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001386:	4b1a      	ldr	r3, [pc, #104]	@ (80013f0 <MX_GPIO_Init+0xbc>)
 8001388:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800138a:	f003 0301 	and.w	r3, r3, #1
 800138e:	603b      	str	r3, [r7, #0]
 8001390:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001392:	2200      	movs	r2, #0
 8001394:	2120      	movs	r1, #32
 8001396:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800139a:	f002 fd2b 	bl	8003df4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC10 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_10|GPIO_PIN_12;
 800139e:	f44f 5350 	mov.w	r3, #13312	@ 0x3400
 80013a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013a4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80013a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013aa:	2300      	movs	r3, #0
 80013ac:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013ae:	f107 030c 	add.w	r3, r7, #12
 80013b2:	4619      	mov	r1, r3
 80013b4:	480f      	ldr	r0, [pc, #60]	@ (80013f4 <MX_GPIO_Init+0xc0>)
 80013b6:	f002 fb9b 	bl	8003af0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80013ba:	2320      	movs	r3, #32
 80013bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013be:	2301      	movs	r3, #1
 80013c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c2:	2300      	movs	r3, #0
 80013c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c6:	2300      	movs	r3, #0
 80013c8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ca:	f107 030c 	add.w	r3, r7, #12
 80013ce:	4619      	mov	r1, r3
 80013d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013d4:	f002 fb8c 	bl	8003af0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80013d8:	2200      	movs	r2, #0
 80013da:	2105      	movs	r1, #5
 80013dc:	2028      	movs	r0, #40	@ 0x28
 80013de:	f002 f8df 	bl	80035a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80013e2:	2028      	movs	r0, #40	@ 0x28
 80013e4:	f002 f8f6 	bl	80035d4 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80013e8:	bf00      	nop
 80013ea:	3720      	adds	r7, #32
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	40021000 	.word	0x40021000
 80013f4:	48000800 	.word	0x48000800

080013f8 <PIDTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_PIDTask */
void PIDTask(void const * argument)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	xSemaphoreTake(sem_adc1, portMAX_DELAY);
 8001400:	4b15      	ldr	r3, [pc, #84]	@ (8001458 <PIDTask+0x60>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001408:	4618      	mov	r0, r3
 800140a:	f006 feeb 	bl	80081e4 <xQueueSemaphoreTake>

	buck_output = adc1_buffer * BUCK_CVT_FACTOR;
 800140e:	4b13      	ldr	r3, [pc, #76]	@ (800145c <PIDTask+0x64>)
 8001410:	881b      	ldrh	r3, [r3, #0]
 8001412:	4618      	mov	r0, r3
 8001414:	f7ff f980 	bl	8000718 <__aeabi_i2d>
 8001418:	a30d      	add	r3, pc, #52	@ (adr r3, 8001450 <PIDTask+0x58>)
 800141a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800141e:	f7fe feff 	bl	8000220 <__aeabi_dmul>
 8001422:	4602      	mov	r2, r0
 8001424:	460b      	mov	r3, r1
 8001426:	4610      	mov	r0, r2
 8001428:	4619      	mov	r1, r3
 800142a:	f7ff f9df 	bl	80007ec <__aeabi_d2f>
 800142e:	4603      	mov	r3, r0
 8001430:	4a0b      	ldr	r2, [pc, #44]	@ (8001460 <PIDTask+0x68>)
 8001432:	6013      	str	r3, [r2, #0]
	waveform_get_sample(&waveform_selector, &reference);
 8001434:	490b      	ldr	r1, [pc, #44]	@ (8001464 <PIDTask+0x6c>)
 8001436:	480c      	ldr	r0, [pc, #48]	@ (8001468 <PIDTask+0x70>)
 8001438:	f000 fba0 	bl	8001b7c <waveform_get_sample>
	pid_compute(&pid_controller, &reference, &buck_output, &duty_cycle_buffer);
 800143c:	4b0b      	ldr	r3, [pc, #44]	@ (800146c <PIDTask+0x74>)
 800143e:	4a08      	ldr	r2, [pc, #32]	@ (8001460 <PIDTask+0x68>)
 8001440:	4908      	ldr	r1, [pc, #32]	@ (8001464 <PIDTask+0x6c>)
 8001442:	480b      	ldr	r0, [pc, #44]	@ (8001470 <PIDTask+0x78>)
 8001444:	f000 f865 	bl	8001512 <pid_compute>
	xSemaphoreTake(sem_adc1, portMAX_DELAY);
 8001448:	bf00      	nop
 800144a:	e7d9      	b.n	8001400 <PIDTask+0x8>
 800144c:	f3af 8000 	nop.w
 8001450:	fdf03c03 	.word	0xfdf03c03
 8001454:	3f7dffff 	.word	0x3f7dffff
 8001458:	20000310 	.word	0x20000310
 800145c:	2000030c 	.word	0x2000030c
 8001460:	20000354 	.word	0x20000354
 8001464:	20000358 	.word	0x20000358
 8001468:	2000031c 	.word	0x2000031c
 800146c:	2000030e 	.word	0x2000030e
 8001470:	20000324 	.word	0x20000324

08001474 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a04      	ldr	r2, [pc, #16]	@ (8001494 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d101      	bne.n	800148a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001486:	f000 fc3f 	bl	8001d08 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800148a:	bf00      	nop
 800148c:	3708      	adds	r7, #8
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	40014800 	.word	0x40014800

08001498 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800149c:	b672      	cpsid	i
}
 800149e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014a0:	bf00      	nop
 80014a2:	e7fd      	b.n	80014a0 <Error_Handler+0x8>

080014a4 <pid_init>:
#include "pid.h"

void pid_init(PIDController *pid, float kp, float ki, float kd, uint16_t time_counter, uint8_t max_input)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b087      	sub	sp, #28
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6178      	str	r0, [r7, #20]
 80014ac:	ed87 0a04 	vstr	s0, [r7, #16]
 80014b0:	edc7 0a03 	vstr	s1, [r7, #12]
 80014b4:	ed87 1a02 	vstr	s2, [r7, #8]
 80014b8:	460b      	mov	r3, r1
 80014ba:	80fb      	strh	r3, [r7, #6]
 80014bc:	4613      	mov	r3, r2
 80014be:	717b      	strb	r3, [r7, #5]
	 * uP(k) = Kp*e(k)
	 * uI(k) = uI(k-1) + Ki*e(k)
	 * uD(k) = Kd*(e(k) - e(k-1))
	 * uPID = uP(k) + uI(k) + uD(k)
	 **/
	pid->duty_cycle_cvt = (float)time_counter / max_input;
 80014c0:	88fb      	ldrh	r3, [r7, #6]
 80014c2:	ee07 3a90 	vmov	s15, r3
 80014c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80014ca:	797b      	ldrb	r3, [r7, #5]
 80014cc:	ee07 3a90 	vmov	s15, r3
 80014d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	edc3 7a00 	vstr	s15, [r3]
	pid->max_input = max_input;
 80014de:	697b      	ldr	r3, [r7, #20]
 80014e0:	797a      	ldrb	r2, [r7, #5]
 80014e2:	711a      	strb	r2, [r3, #4]

    pid->kp = kp;
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	693a      	ldr	r2, [r7, #16]
 80014e8:	609a      	str	r2, [r3, #8]
    pid->ki = ki;
 80014ea:	697b      	ldr	r3, [r7, #20]
 80014ec:	68fa      	ldr	r2, [r7, #12]
 80014ee:	60da      	str	r2, [r3, #12]
    pid->kd = kd;
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	68ba      	ldr	r2, [r7, #8]
 80014f4:	611a      	str	r2, [r3, #16]

    pid->e_prev = 0.0f;
 80014f6:	697b      	ldr	r3, [r7, #20]
 80014f8:	f04f 0200 	mov.w	r2, #0
 80014fc:	615a      	str	r2, [r3, #20]
    pid->ui_prev = 0.0f;
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	f04f 0200 	mov.w	r2, #0
 8001504:	619a      	str	r2, [r3, #24]
}
 8001506:	bf00      	nop
 8001508:	371c      	adds	r7, #28
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr

08001512 <pid_compute>:

void pid_compute(PIDController *pid, volatile float *reference, volatile float *measurement, volatile uint16_t *out)
{
 8001512:	b480      	push	{r7}
 8001514:	b089      	sub	sp, #36	@ 0x24
 8001516:	af00      	add	r7, sp, #0
 8001518:	60f8      	str	r0, [r7, #12]
 800151a:	60b9      	str	r1, [r7, #8]
 800151c:	607a      	str	r2, [r7, #4]
 800151e:	603b      	str	r3, [r7, #0]
    float e = *reference - *measurement;
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	ed93 7a00 	vldr	s14, [r3]
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	edd3 7a00 	vldr	s15, [r3]
 800152c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001530:	edc7 7a06 	vstr	s15, [r7, #24]
    float ui = pid->ui_prev + pid->ki * e;
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	ed93 7a06 	vldr	s14, [r3, #24]
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	edd3 6a03 	vldr	s13, [r3, #12]
 8001540:	edd7 7a06 	vldr	s15, [r7, #24]
 8001544:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001548:	ee77 7a27 	vadd.f32	s15, s14, s15
 800154c:	edc7 7a05 	vstr	s15, [r7, #20]

    float pid_output = (pid->kp * e) + ui + (pid->kd * (e - pid->e_prev));
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	ed93 7a02 	vldr	s14, [r3, #8]
 8001556:	edd7 7a06 	vldr	s15, [r7, #24]
 800155a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800155e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001562:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	edd3 6a04 	vldr	s13, [r3, #16]
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	edd3 7a05 	vldr	s15, [r3, #20]
 8001572:	ed97 6a06 	vldr	s12, [r7, #24]
 8001576:	ee76 7a67 	vsub.f32	s15, s12, s15
 800157a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800157e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001582:	edc7 7a07 	vstr	s15, [r7, #28]

    if(pid_output < 0)
 8001586:	edd7 7a07 	vldr	s15, [r7, #28]
 800158a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800158e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001592:	d503      	bpl.n	800159c <pid_compute+0x8a>
    {
    	pid_output = 0;
 8001594:	f04f 0300 	mov.w	r3, #0
 8001598:	61fb      	str	r3, [r7, #28]
 800159a:	e014      	b.n	80015c6 <pid_compute+0xb4>
    }
    else if(pid_output > pid->max_input){
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	791b      	ldrb	r3, [r3, #4]
 80015a0:	ee07 3a90 	vmov	s15, r3
 80015a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015a8:	ed97 7a07 	vldr	s14, [r7, #28]
 80015ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015b4:	dd07      	ble.n	80015c6 <pid_compute+0xb4>
    	pid_output = pid->max_input;
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	791b      	ldrb	r3, [r3, #4]
 80015ba:	ee07 3a90 	vmov	s15, r3
 80015be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015c2:	edc7 7a07 	vstr	s15, [r7, #28]
    }

    pid->e_prev = e;
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	69ba      	ldr	r2, [r7, #24]
 80015ca:	615a      	str	r2, [r3, #20]
    pid->ui_prev = ui;
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	697a      	ldr	r2, [r7, #20]
 80015d0:	619a      	str	r2, [r3, #24]

    *out = (uint16_t)(pid_output * pid->duty_cycle_cvt);
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	ed93 7a00 	vldr	s14, [r3]
 80015d8:	edd7 7a07 	vldr	s15, [r7, #28]
 80015dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015e4:	ee17 3a90 	vmov	r3, s15
 80015e8:	b29a      	uxth	r2, r3
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	801a      	strh	r2, [r3, #0]
}
 80015ee:	bf00      	nop
 80015f0:	3724      	adds	r7, #36	@ 0x24
 80015f2:	46bd      	mov	sp, r7
 80015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f8:	4770      	bx	lr

080015fa <pid_reset>:

void pid_reset(PIDController *pid)
{
 80015fa:	b580      	push	{r7, lr}
 80015fc:	b082      	sub	sp, #8
 80015fe:	af00      	add	r7, sp, #0
 8001600:	6078      	str	r0, [r7, #4]
	/*
	 * Como a cada leitura do ADC é feito uma ação de controle
	 * estou bloqueando interrupção do ADC para impedir uma nova ação
	 * de controle enquanto é resetado
	 * */
	HAL_NVIC_DisableIRQ(ADC1_2_IRQn);
 8001602:	2012      	movs	r0, #18
 8001604:	f001 fff4 	bl	80035f0 <HAL_NVIC_DisableIRQ>

	pid->e_prev = 0.0f;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	f04f 0200 	mov.w	r2, #0
 800160e:	615a      	str	r2, [r3, #20]
	pid->ui_prev = 0.0f;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	f04f 0200 	mov.w	r2, #0
 8001616:	619a      	str	r2, [r3, #24]

	HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001618:	2012      	movs	r0, #18
 800161a:	f001 ffdb 	bl	80035d4 <HAL_NVIC_EnableIRQ>
}
 800161e:	bf00      	nop
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
	...

08001628 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800162e:	4b12      	ldr	r3, [pc, #72]	@ (8001678 <HAL_MspInit+0x50>)
 8001630:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001632:	4a11      	ldr	r2, [pc, #68]	@ (8001678 <HAL_MspInit+0x50>)
 8001634:	f043 0301 	orr.w	r3, r3, #1
 8001638:	6613      	str	r3, [r2, #96]	@ 0x60
 800163a:	4b0f      	ldr	r3, [pc, #60]	@ (8001678 <HAL_MspInit+0x50>)
 800163c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800163e:	f003 0301 	and.w	r3, r3, #1
 8001642:	607b      	str	r3, [r7, #4]
 8001644:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001646:	4b0c      	ldr	r3, [pc, #48]	@ (8001678 <HAL_MspInit+0x50>)
 8001648:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800164a:	4a0b      	ldr	r2, [pc, #44]	@ (8001678 <HAL_MspInit+0x50>)
 800164c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001650:	6593      	str	r3, [r2, #88]	@ 0x58
 8001652:	4b09      	ldr	r3, [pc, #36]	@ (8001678 <HAL_MspInit+0x50>)
 8001654:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001656:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800165a:	603b      	str	r3, [r7, #0]
 800165c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800165e:	2200      	movs	r2, #0
 8001660:	210f      	movs	r1, #15
 8001662:	f06f 0001 	mvn.w	r0, #1
 8001666:	f001 ff9b 	bl	80035a0 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800166a:	f002 fcb1 	bl	8003fd0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800166e:	bf00      	nop
 8001670:	3708      	adds	r7, #8
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	40021000 	.word	0x40021000

0800167c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b09a      	sub	sp, #104	@ 0x68
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001684:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001688:	2200      	movs	r2, #0
 800168a:	601a      	str	r2, [r3, #0]
 800168c:	605a      	str	r2, [r3, #4]
 800168e:	609a      	str	r2, [r3, #8]
 8001690:	60da      	str	r2, [r3, #12]
 8001692:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001694:	f107 0310 	add.w	r3, r7, #16
 8001698:	2244      	movs	r2, #68	@ 0x44
 800169a:	2100      	movs	r1, #0
 800169c:	4618      	mov	r0, r3
 800169e:	f009 f843 	bl	800a728 <memset>
  if(hadc->Instance==ADC1)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80016aa:	d15f      	bne.n	800176c <HAL_ADC_MspInit+0xf0>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80016ac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80016b0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80016b2:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80016b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016b8:	f107 0310 	add.w	r3, r7, #16
 80016bc:	4618      	mov	r0, r3
 80016be:	f003 f9f7 	bl	8004ab0 <HAL_RCCEx_PeriphCLKConfig>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80016c8:	f7ff fee6 	bl	8001498 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80016cc:	4b29      	ldr	r3, [pc, #164]	@ (8001774 <HAL_ADC_MspInit+0xf8>)
 80016ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016d0:	4a28      	ldr	r2, [pc, #160]	@ (8001774 <HAL_ADC_MspInit+0xf8>)
 80016d2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80016d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016d8:	4b26      	ldr	r3, [pc, #152]	@ (8001774 <HAL_ADC_MspInit+0xf8>)
 80016da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80016e0:	60fb      	str	r3, [r7, #12]
 80016e2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016e4:	4b23      	ldr	r3, [pc, #140]	@ (8001774 <HAL_ADC_MspInit+0xf8>)
 80016e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016e8:	4a22      	ldr	r2, [pc, #136]	@ (8001774 <HAL_ADC_MspInit+0xf8>)
 80016ea:	f043 0301 	orr.w	r3, r3, #1
 80016ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016f0:	4b20      	ldr	r3, [pc, #128]	@ (8001774 <HAL_ADC_MspInit+0xf8>)
 80016f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016f4:	f003 0301 	and.w	r3, r3, #1
 80016f8:	60bb      	str	r3, [r7, #8]
 80016fa:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80016fc:	2301      	movs	r3, #1
 80016fe:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001700:	2303      	movs	r3, #3
 8001702:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001704:	2300      	movs	r3, #0
 8001706:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001708:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800170c:	4619      	mov	r1, r3
 800170e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001712:	f002 f9ed 	bl	8003af0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001716:	4b18      	ldr	r3, [pc, #96]	@ (8001778 <HAL_ADC_MspInit+0xfc>)
 8001718:	4a18      	ldr	r2, [pc, #96]	@ (800177c <HAL_ADC_MspInit+0x100>)
 800171a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800171c:	4b16      	ldr	r3, [pc, #88]	@ (8001778 <HAL_ADC_MspInit+0xfc>)
 800171e:	2205      	movs	r2, #5
 8001720:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001722:	4b15      	ldr	r3, [pc, #84]	@ (8001778 <HAL_ADC_MspInit+0xfc>)
 8001724:	2200      	movs	r2, #0
 8001726:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001728:	4b13      	ldr	r3, [pc, #76]	@ (8001778 <HAL_ADC_MspInit+0xfc>)
 800172a:	2200      	movs	r2, #0
 800172c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800172e:	4b12      	ldr	r3, [pc, #72]	@ (8001778 <HAL_ADC_MspInit+0xfc>)
 8001730:	2280      	movs	r2, #128	@ 0x80
 8001732:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001734:	4b10      	ldr	r3, [pc, #64]	@ (8001778 <HAL_ADC_MspInit+0xfc>)
 8001736:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800173a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800173c:	4b0e      	ldr	r3, [pc, #56]	@ (8001778 <HAL_ADC_MspInit+0xfc>)
 800173e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001742:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001744:	4b0c      	ldr	r3, [pc, #48]	@ (8001778 <HAL_ADC_MspInit+0xfc>)
 8001746:	2220      	movs	r2, #32
 8001748:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800174a:	4b0b      	ldr	r3, [pc, #44]	@ (8001778 <HAL_ADC_MspInit+0xfc>)
 800174c:	2200      	movs	r2, #0
 800174e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001750:	4809      	ldr	r0, [pc, #36]	@ (8001778 <HAL_ADC_MspInit+0xfc>)
 8001752:	f001 ff5b 	bl	800360c <HAL_DMA_Init>
 8001756:	4603      	mov	r3, r0
 8001758:	2b00      	cmp	r3, #0
 800175a:	d001      	beq.n	8001760 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 800175c:	f7ff fe9c 	bl	8001498 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	4a05      	ldr	r2, [pc, #20]	@ (8001778 <HAL_ADC_MspInit+0xfc>)
 8001764:	655a      	str	r2, [r3, #84]	@ 0x54
 8001766:	4a04      	ldr	r2, [pc, #16]	@ (8001778 <HAL_ADC_MspInit+0xfc>)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800176c:	bf00      	nop
 800176e:	3768      	adds	r7, #104	@ 0x68
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	40021000 	.word	0x40021000
 8001778:	20000108 	.word	0x20000108
 800177c:	40020008 	.word	0x40020008

08001780 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b09a      	sub	sp, #104	@ 0x68
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001788:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800178c:	2200      	movs	r2, #0
 800178e:	601a      	str	r2, [r3, #0]
 8001790:	605a      	str	r2, [r3, #4]
 8001792:	609a      	str	r2, [r3, #8]
 8001794:	60da      	str	r2, [r3, #12]
 8001796:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001798:	f107 0310 	add.w	r3, r7, #16
 800179c:	2244      	movs	r2, #68	@ 0x44
 800179e:	2100      	movs	r1, #0
 80017a0:	4618      	mov	r0, r3
 80017a2:	f008 ffc1 	bl	800a728 <memset>
  if(huart->Instance==LPUART1)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4a33      	ldr	r2, [pc, #204]	@ (8001878 <HAL_UART_MspInit+0xf8>)
 80017ac:	4293      	cmp	r3, r2
 80017ae:	d15f      	bne.n	8001870 <HAL_UART_MspInit+0xf0>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80017b0:	2320      	movs	r3, #32
 80017b2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80017b4:	2300      	movs	r3, #0
 80017b6:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017b8:	f107 0310 	add.w	r3, r7, #16
 80017bc:	4618      	mov	r0, r3
 80017be:	f003 f977 	bl	8004ab0 <HAL_RCCEx_PeriphCLKConfig>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d001      	beq.n	80017cc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80017c8:	f7ff fe66 	bl	8001498 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80017cc:	4b2b      	ldr	r3, [pc, #172]	@ (800187c <HAL_UART_MspInit+0xfc>)
 80017ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017d0:	4a2a      	ldr	r2, [pc, #168]	@ (800187c <HAL_UART_MspInit+0xfc>)
 80017d2:	f043 0301 	orr.w	r3, r3, #1
 80017d6:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80017d8:	4b28      	ldr	r3, [pc, #160]	@ (800187c <HAL_UART_MspInit+0xfc>)
 80017da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017dc:	f003 0301 	and.w	r3, r3, #1
 80017e0:	60fb      	str	r3, [r7, #12]
 80017e2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017e4:	4b25      	ldr	r3, [pc, #148]	@ (800187c <HAL_UART_MspInit+0xfc>)
 80017e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017e8:	4a24      	ldr	r2, [pc, #144]	@ (800187c <HAL_UART_MspInit+0xfc>)
 80017ea:	f043 0301 	orr.w	r3, r3, #1
 80017ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017f0:	4b22      	ldr	r3, [pc, #136]	@ (800187c <HAL_UART_MspInit+0xfc>)
 80017f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017f4:	f003 0301 	and.w	r3, r3, #1
 80017f8:	60bb      	str	r3, [r7, #8]
 80017fa:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80017fc:	230c      	movs	r3, #12
 80017fe:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001800:	2302      	movs	r3, #2
 8001802:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001804:	2300      	movs	r3, #0
 8001806:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001808:	2300      	movs	r3, #0
 800180a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 800180c:	230c      	movs	r3, #12
 800180e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001810:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001814:	4619      	mov	r1, r3
 8001816:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800181a:	f002 f969 	bl	8003af0 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel3;
 800181e:	4b18      	ldr	r3, [pc, #96]	@ (8001880 <HAL_UART_MspInit+0x100>)
 8001820:	4a18      	ldr	r2, [pc, #96]	@ (8001884 <HAL_UART_MspInit+0x104>)
 8001822:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8001824:	4b16      	ldr	r3, [pc, #88]	@ (8001880 <HAL_UART_MspInit+0x100>)
 8001826:	2223      	movs	r2, #35	@ 0x23
 8001828:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800182a:	4b15      	ldr	r3, [pc, #84]	@ (8001880 <HAL_UART_MspInit+0x100>)
 800182c:	2210      	movs	r2, #16
 800182e:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001830:	4b13      	ldr	r3, [pc, #76]	@ (8001880 <HAL_UART_MspInit+0x100>)
 8001832:	2200      	movs	r2, #0
 8001834:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001836:	4b12      	ldr	r3, [pc, #72]	@ (8001880 <HAL_UART_MspInit+0x100>)
 8001838:	2280      	movs	r2, #128	@ 0x80
 800183a:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800183c:	4b10      	ldr	r3, [pc, #64]	@ (8001880 <HAL_UART_MspInit+0x100>)
 800183e:	2200      	movs	r2, #0
 8001840:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001842:	4b0f      	ldr	r3, [pc, #60]	@ (8001880 <HAL_UART_MspInit+0x100>)
 8001844:	2200      	movs	r2, #0
 8001846:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 8001848:	4b0d      	ldr	r3, [pc, #52]	@ (8001880 <HAL_UART_MspInit+0x100>)
 800184a:	2200      	movs	r2, #0
 800184c:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800184e:	4b0c      	ldr	r3, [pc, #48]	@ (8001880 <HAL_UART_MspInit+0x100>)
 8001850:	2200      	movs	r2, #0
 8001852:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8001854:	480a      	ldr	r0, [pc, #40]	@ (8001880 <HAL_UART_MspInit+0x100>)
 8001856:	f001 fed9 	bl	800360c <HAL_DMA_Init>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d001      	beq.n	8001864 <HAL_UART_MspInit+0xe4>
    {
      Error_Handler();
 8001860:	f7ff fe1a 	bl	8001498 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_lpuart1_tx);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	4a06      	ldr	r2, [pc, #24]	@ (8001880 <HAL_UART_MspInit+0x100>)
 8001868:	67da      	str	r2, [r3, #124]	@ 0x7c
 800186a:	4a05      	ldr	r2, [pc, #20]	@ (8001880 <HAL_UART_MspInit+0x100>)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8001870:	bf00      	nop
 8001872:	3768      	adds	r7, #104	@ 0x68
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	40008000 	.word	0x40008000
 800187c:	40021000 	.word	0x40021000
 8001880:	200001fc 	.word	0x200001fc
 8001884:	40020030 	.word	0x40020030

08001888 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b084      	sub	sp, #16
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001898:	d13e      	bne.n	8001918 <HAL_TIM_Base_MspInit+0x90>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800189a:	4b21      	ldr	r3, [pc, #132]	@ (8001920 <HAL_TIM_Base_MspInit+0x98>)
 800189c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800189e:	4a20      	ldr	r2, [pc, #128]	@ (8001920 <HAL_TIM_Base_MspInit+0x98>)
 80018a0:	f043 0301 	orr.w	r3, r3, #1
 80018a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80018a6:	4b1e      	ldr	r3, [pc, #120]	@ (8001920 <HAL_TIM_Base_MspInit+0x98>)
 80018a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018aa:	f003 0301 	and.w	r3, r3, #1
 80018ae:	60fb      	str	r3, [r7, #12]
 80018b0:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_CH2 Init */
    hdma_tim2_ch2.Instance = DMA1_Channel2;
 80018b2:	4b1c      	ldr	r3, [pc, #112]	@ (8001924 <HAL_TIM_Base_MspInit+0x9c>)
 80018b4:	4a1c      	ldr	r2, [pc, #112]	@ (8001928 <HAL_TIM_Base_MspInit+0xa0>)
 80018b6:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch2.Init.Request = DMA_REQUEST_TIM2_CH2;
 80018b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001924 <HAL_TIM_Base_MspInit+0x9c>)
 80018ba:	2239      	movs	r2, #57	@ 0x39
 80018bc:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80018be:	4b19      	ldr	r3, [pc, #100]	@ (8001924 <HAL_TIM_Base_MspInit+0x9c>)
 80018c0:	2210      	movs	r2, #16
 80018c2:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 80018c4:	4b17      	ldr	r3, [pc, #92]	@ (8001924 <HAL_TIM_Base_MspInit+0x9c>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch2.Init.MemInc = DMA_MINC_ENABLE;
 80018ca:	4b16      	ldr	r3, [pc, #88]	@ (8001924 <HAL_TIM_Base_MspInit+0x9c>)
 80018cc:	2280      	movs	r2, #128	@ 0x80
 80018ce:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80018d0:	4b14      	ldr	r3, [pc, #80]	@ (8001924 <HAL_TIM_Base_MspInit+0x9c>)
 80018d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018d6:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80018d8:	4b12      	ldr	r3, [pc, #72]	@ (8001924 <HAL_TIM_Base_MspInit+0x9c>)
 80018da:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80018de:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch2.Init.Mode = DMA_CIRCULAR;
 80018e0:	4b10      	ldr	r3, [pc, #64]	@ (8001924 <HAL_TIM_Base_MspInit+0x9c>)
 80018e2:	2220      	movs	r2, #32
 80018e4:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch2.Init.Priority = DMA_PRIORITY_LOW;
 80018e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001924 <HAL_TIM_Base_MspInit+0x9c>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch2) != HAL_OK)
 80018ec:	480d      	ldr	r0, [pc, #52]	@ (8001924 <HAL_TIM_Base_MspInit+0x9c>)
 80018ee:	f001 fe8d 	bl	800360c <HAL_DMA_Init>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d001      	beq.n	80018fc <HAL_TIM_Base_MspInit+0x74>
    {
      Error_Handler();
 80018f8:	f7ff fdce 	bl	8001498 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	4a09      	ldr	r2, [pc, #36]	@ (8001924 <HAL_TIM_Base_MspInit+0x9c>)
 8001900:	629a      	str	r2, [r3, #40]	@ 0x28
 8001902:	4a08      	ldr	r2, [pc, #32]	@ (8001924 <HAL_TIM_Base_MspInit+0x9c>)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6293      	str	r3, [r2, #40]	@ 0x28

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8001908:	2200      	movs	r2, #0
 800190a:	2105      	movs	r1, #5
 800190c:	201c      	movs	r0, #28
 800190e:	f001 fe47 	bl	80035a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001912:	201c      	movs	r0, #28
 8001914:	f001 fe5e 	bl	80035d4 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001918:	bf00      	nop
 800191a:	3710      	adds	r7, #16
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}
 8001920:	40021000 	.word	0x40021000
 8001924:	200002a8 	.word	0x200002a8
 8001928:	4002001c 	.word	0x4002001c

0800192c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b088      	sub	sp, #32
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001934:	f107 030c 	add.w	r3, r7, #12
 8001938:	2200      	movs	r2, #0
 800193a:	601a      	str	r2, [r3, #0]
 800193c:	605a      	str	r2, [r3, #4]
 800193e:	609a      	str	r2, [r3, #8]
 8001940:	60da      	str	r2, [r3, #12]
 8001942:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800194c:	d11c      	bne.n	8001988 <HAL_TIM_MspPostInit+0x5c>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800194e:	4b10      	ldr	r3, [pc, #64]	@ (8001990 <HAL_TIM_MspPostInit+0x64>)
 8001950:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001952:	4a0f      	ldr	r2, [pc, #60]	@ (8001990 <HAL_TIM_MspPostInit+0x64>)
 8001954:	f043 0301 	orr.w	r3, r3, #1
 8001958:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800195a:	4b0d      	ldr	r3, [pc, #52]	@ (8001990 <HAL_TIM_MspPostInit+0x64>)
 800195c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800195e:	f003 0301 	and.w	r3, r3, #1
 8001962:	60bb      	str	r3, [r7, #8]
 8001964:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001966:	2302      	movs	r3, #2
 8001968:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800196a:	2302      	movs	r3, #2
 800196c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196e:	2300      	movs	r3, #0
 8001970:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001972:	2300      	movs	r3, #0
 8001974:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001976:	2301      	movs	r3, #1
 8001978:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800197a:	f107 030c 	add.w	r3, r7, #12
 800197e:	4619      	mov	r1, r3
 8001980:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001984:	f002 f8b4 	bl	8003af0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001988:	bf00      	nop
 800198a:	3720      	adds	r7, #32
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}
 8001990:	40021000 	.word	0x40021000

08001994 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b08c      	sub	sp, #48	@ 0x30
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800199c:	2300      	movs	r3, #0
 800199e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 80019a0:	2300      	movs	r3, #0
 80019a2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 80019a4:	4b2c      	ldr	r3, [pc, #176]	@ (8001a58 <HAL_InitTick+0xc4>)
 80019a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019a8:	4a2b      	ldr	r2, [pc, #172]	@ (8001a58 <HAL_InitTick+0xc4>)
 80019aa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80019ae:	6613      	str	r3, [r2, #96]	@ 0x60
 80019b0:	4b29      	ldr	r3, [pc, #164]	@ (8001a58 <HAL_InitTick+0xc4>)
 80019b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80019b8:	60bb      	str	r3, [r7, #8]
 80019ba:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80019bc:	f107 020c 	add.w	r2, r7, #12
 80019c0:	f107 0310 	add.w	r3, r7, #16
 80019c4:	4611      	mov	r1, r2
 80019c6:	4618      	mov	r0, r3
 80019c8:	f002 fffa 	bl	80049c0 <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80019cc:	f002 ffe2 	bl	8004994 <HAL_RCC_GetPCLK2Freq>
 80019d0:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80019d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019d4:	4a21      	ldr	r2, [pc, #132]	@ (8001a5c <HAL_InitTick+0xc8>)
 80019d6:	fba2 2303 	umull	r2, r3, r2, r3
 80019da:	0c9b      	lsrs	r3, r3, #18
 80019dc:	3b01      	subs	r3, #1
 80019de:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 80019e0:	4b1f      	ldr	r3, [pc, #124]	@ (8001a60 <HAL_InitTick+0xcc>)
 80019e2:	4a20      	ldr	r2, [pc, #128]	@ (8001a64 <HAL_InitTick+0xd0>)
 80019e4:	601a      	str	r2, [r3, #0]
   * Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 80019e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001a60 <HAL_InitTick+0xcc>)
 80019e8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80019ec:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 80019ee:	4a1c      	ldr	r2, [pc, #112]	@ (8001a60 <HAL_InitTick+0xcc>)
 80019f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019f2:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 80019f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001a60 <HAL_InitTick+0xcc>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019fa:	4b19      	ldr	r3, [pc, #100]	@ (8001a60 <HAL_InitTick+0xcc>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim17);
 8001a00:	4817      	ldr	r0, [pc, #92]	@ (8001a60 <HAL_InitTick+0xcc>)
 8001a02:	f003 fa45 	bl	8004e90 <HAL_TIM_Base_Init>
 8001a06:	4603      	mov	r3, r0
 8001a08:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001a0c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d11b      	bne.n	8001a4c <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim17);
 8001a14:	4812      	ldr	r0, [pc, #72]	@ (8001a60 <HAL_InitTick+0xcc>)
 8001a16:	f003 faf5 	bl	8005004 <HAL_TIM_Base_Start_IT>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001a20:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d111      	bne.n	8001a4c <HAL_InitTick+0xb8>
    {
    /* Enable the TIM17 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001a28:	201a      	movs	r0, #26
 8001a2a:	f001 fdd3 	bl	80035d4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2b0f      	cmp	r3, #15
 8001a32:	d808      	bhi.n	8001a46 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority, 0U);
 8001a34:	2200      	movs	r2, #0
 8001a36:	6879      	ldr	r1, [r7, #4]
 8001a38:	201a      	movs	r0, #26
 8001a3a:	f001 fdb1 	bl	80035a0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a3e:	4a0a      	ldr	r2, [pc, #40]	@ (8001a68 <HAL_InitTick+0xd4>)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6013      	str	r3, [r2, #0]
 8001a44:	e002      	b.n	8001a4c <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001a4c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001a50:	4618      	mov	r0, r3
 8001a52:	3730      	adds	r7, #48	@ 0x30
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	40021000 	.word	0x40021000
 8001a5c:	431bde83 	.word	0x431bde83
 8001a60:	20000368 	.word	0x20000368
 8001a64:	40014800 	.word	0x40014800
 8001a68:	20000024 	.word	0x20000024

08001a6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a70:	bf00      	nop
 8001a72:	e7fd      	b.n	8001a70 <NMI_Handler+0x4>

08001a74 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a78:	bf00      	nop
 8001a7a:	e7fd      	b.n	8001a78 <HardFault_Handler+0x4>

08001a7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a80:	bf00      	nop
 8001a82:	e7fd      	b.n	8001a80 <MemManage_Handler+0x4>

08001a84 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a84:	b480      	push	{r7}
 8001a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a88:	bf00      	nop
 8001a8a:	e7fd      	b.n	8001a88 <BusFault_Handler+0x4>

08001a8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a90:	bf00      	nop
 8001a92:	e7fd      	b.n	8001a90 <UsageFault_Handler+0x4>

08001a94 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a98:	bf00      	nop
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr
	...

08001aa4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001aa8:	4802      	ldr	r0, [pc, #8]	@ (8001ab4 <DMA1_Channel1_IRQHandler+0x10>)
 8001aaa:	f001 fed2 	bl	8003852 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001aae:	bf00      	nop
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	20000108 	.word	0x20000108

08001ab8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2);
 8001abc:	4802      	ldr	r0, [pc, #8]	@ (8001ac8 <DMA1_Channel2_IRQHandler+0x10>)
 8001abe:	f001 fec8 	bl	8003852 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001ac2:	bf00      	nop
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	200002a8 	.word	0x200002a8

08001acc <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8001ad0:	4802      	ldr	r0, [pc, #8]	@ (8001adc <DMA1_Channel3_IRQHandler+0x10>)
 8001ad2:	f001 febe 	bl	8003852 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001ad6:	bf00      	nop
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	200001fc 	.word	0x200001fc

08001ae0 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8001ae4:	4802      	ldr	r0, [pc, #8]	@ (8001af0 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8001ae6:	f003 fd71 	bl	80055cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8001aea:	bf00      	nop
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	20000368 	.word	0x20000368

08001af4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001af8:	4802      	ldr	r0, [pc, #8]	@ (8001b04 <TIM2_IRQHandler+0x10>)
 8001afa:	f003 fd67 	bl	80055cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001afe:	bf00      	nop
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	2000025c 	.word	0x2000025c

08001b08 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8001b0c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001b10:	f002 f9a2 	bl	8003e58 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8001b14:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001b18:	f002 f99e 	bl	8003e58 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001b1c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001b20:	f002 f99a 	bl	8003e58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001b24:	bf00      	nop
 8001b26:	bd80      	pop	{r7, pc}

08001b28 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001b2c:	4b06      	ldr	r3, [pc, #24]	@ (8001b48 <SystemInit+0x20>)
 8001b2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b32:	4a05      	ldr	r2, [pc, #20]	@ (8001b48 <SystemInit+0x20>)
 8001b34:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b38:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b3c:	bf00      	nop
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr
 8001b46:	bf00      	nop
 8001b48:	e000ed00 	.word	0xe000ed00

08001b4c <waveform_init>:
    triangle_wave,
	dc_wave
};

void waveform_init(WaveformCtrl *ctrl, uint8_t max_amplitude)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
 8001b54:	460b      	mov	r3, r1
 8001b56:	70fb      	strb	r3, [r7, #3]
	ctrl->type = WAVE_SQUARE;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	701a      	strb	r2, [r3, #0]
	ctrl->index = 0;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2200      	movs	r2, #0
 8001b62:	805a      	strh	r2, [r3, #2]
	ctrl->amplitude = 1;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2201      	movs	r2, #1
 8001b68:	711a      	strb	r2, [r3, #4]
	ctrl->max_amplitude = max_amplitude;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	78fa      	ldrb	r2, [r7, #3]
 8001b6e:	715a      	strb	r2, [r3, #5]
}
 8001b70:	bf00      	nop
 8001b72:	370c      	adds	r7, #12
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr

08001b7c <waveform_get_sample>:

void waveform_get_sample(WaveformCtrl *ctrl, volatile float *out)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b082      	sub	sp, #8
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
 8001b84:	6039      	str	r1, [r7, #0]
	/* Desablitando interrupções para impedir a troca de onda
	 * e/ou amplitude durante o retorno da referencia
	 * */
	HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 8001b86:	2028      	movs	r0, #40	@ 0x28
 8001b88:	f001 fd32 	bl	80035f0 <HAL_NVIC_DisableIRQ>

	*out = waveforms[ctrl->type][ctrl->index] * ctrl->amplitude;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	781b      	ldrb	r3, [r3, #0]
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	461a      	mov	r2, r3
 8001b94:	4b15      	ldr	r3, [pc, #84]	@ (8001bec <waveform_get_sample+0x70>)
 8001b96:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	885b      	ldrh	r3, [r3, #2]
 8001b9e:	b29b      	uxth	r3, r3
 8001ba0:	009b      	lsls	r3, r3, #2
 8001ba2:	4413      	add	r3, r2
 8001ba4:	ed93 7a00 	vldr	s14, [r3]
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	791b      	ldrb	r3, [r3, #4]
 8001bac:	b25b      	sxtb	r3, r3
 8001bae:	ee07 3a90 	vmov	s15, r3
 8001bb2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	edc3 7a00 	vstr	s15, [r3]
	ctrl->index++;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	885b      	ldrh	r3, [r3, #2]
 8001bc4:	b29b      	uxth	r3, r3
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	b29a      	uxth	r2, r3
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	805a      	strh	r2, [r3, #2]
	if (ctrl->index >= N_POINTS) {
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	885b      	ldrh	r3, [r3, #2]
 8001bd2:	b29b      	uxth	r3, r3
 8001bd4:	2b63      	cmp	r3, #99	@ 0x63
 8001bd6:	d902      	bls.n	8001bde <waveform_get_sample+0x62>
		ctrl->index = 0;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2200      	movs	r2, #0
 8001bdc:	805a      	strh	r2, [r3, #2]
	}

	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001bde:	2028      	movs	r0, #40	@ 0x28
 8001be0:	f001 fcf8 	bl	80035d4 <HAL_NVIC_EnableIRQ>
}
 8001be4:	bf00      	nop
 8001be6:	3708      	adds	r7, #8
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	20000010 	.word	0x20000010

08001bf0 <waveform_next_wave>:

void waveform_next_wave(WaveformCtrl *ctrl)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
    ctrl->type++;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	b2db      	uxtb	r3, r3
 8001bfe:	3301      	adds	r3, #1
 8001c00:	b2da      	uxtb	r2, r3
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	701a      	strb	r2, [r3, #0]

    if (ctrl->type >= WAVE_MAX) {
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	781b      	ldrb	r3, [r3, #0]
 8001c0a:	b2db      	uxtb	r3, r3
 8001c0c:	2b04      	cmp	r3, #4
 8001c0e:	d902      	bls.n	8001c16 <waveform_next_wave+0x26>
        ctrl->type = WAVE_SQUARE;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2200      	movs	r2, #0
 8001c14:	701a      	strb	r2, [r3, #0]
    }

    ctrl->index = 0;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	2200      	movs	r2, #0
 8001c1a:	805a      	strh	r2, [r3, #2]
}
 8001c1c:	bf00      	nop
 8001c1e:	370c      	adds	r7, #12
 8001c20:	46bd      	mov	sp, r7
 8001c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c26:	4770      	bx	lr

08001c28 <waveform_update_amplitude>:

void waveform_update_amplitude(WaveformCtrl *ctrl, int16_t delta)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
 8001c30:	460b      	mov	r3, r1
 8001c32:	807b      	strh	r3, [r7, #2]
    ctrl->amplitude += delta;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	791b      	ldrb	r3, [r3, #4]
 8001c38:	b25b      	sxtb	r3, r3
 8001c3a:	b2da      	uxtb	r2, r3
 8001c3c:	887b      	ldrh	r3, [r7, #2]
 8001c3e:	b2db      	uxtb	r3, r3
 8001c40:	4413      	add	r3, r2
 8001c42:	b2db      	uxtb	r3, r3
 8001c44:	b25a      	sxtb	r2, r3
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	711a      	strb	r2, [r3, #4]

    if (ctrl->amplitude > ctrl->max_amplitude) {
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	791b      	ldrb	r3, [r3, #4]
 8001c4e:	b25b      	sxtb	r3, r3
 8001c50:	461a      	mov	r2, r3
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	795b      	ldrb	r3, [r3, #5]
 8001c56:	429a      	cmp	r2, r3
 8001c58:	dd05      	ble.n	8001c66 <waveform_update_amplitude+0x3e>
        ctrl->amplitude = ctrl->max_amplitude;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	795b      	ldrb	r3, [r3, #5]
 8001c5e:	b25a      	sxtb	r2, r3
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	711a      	strb	r2, [r3, #4]
    } else if (ctrl->amplitude < 0) {
        ctrl->amplitude = 0;
    }
}
 8001c64:	e007      	b.n	8001c76 <waveform_update_amplitude+0x4e>
    } else if (ctrl->amplitude < 0) {
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	791b      	ldrb	r3, [r3, #4]
 8001c6a:	b25b      	sxtb	r3, r3
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	da02      	bge.n	8001c76 <waveform_update_amplitude+0x4e>
        ctrl->amplitude = 0;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2200      	movs	r2, #0
 8001c74:	711a      	strb	r2, [r3, #4]
}
 8001c76:	bf00      	nop
 8001c78:	370c      	adds	r7, #12
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr
	...

08001c84 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001c84:	480d      	ldr	r0, [pc, #52]	@ (8001cbc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001c86:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c88:	f7ff ff4e 	bl	8001b28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c8c:	480c      	ldr	r0, [pc, #48]	@ (8001cc0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c8e:	490d      	ldr	r1, [pc, #52]	@ (8001cc4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c90:	4a0d      	ldr	r2, [pc, #52]	@ (8001cc8 <LoopForever+0xe>)
  movs r3, #0
 8001c92:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001c94:	e002      	b.n	8001c9c <LoopCopyDataInit>

08001c96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c9a:	3304      	adds	r3, #4

08001c9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ca0:	d3f9      	bcc.n	8001c96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ca2:	4a0a      	ldr	r2, [pc, #40]	@ (8001ccc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ca4:	4c0a      	ldr	r4, [pc, #40]	@ (8001cd0 <LoopForever+0x16>)
  movs r3, #0
 8001ca6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ca8:	e001      	b.n	8001cae <LoopFillZerobss>

08001caa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001caa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cac:	3204      	adds	r2, #4

08001cae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cb0:	d3fb      	bcc.n	8001caa <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8001cb2:	f008 fd9f 	bl	800a7f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001cb6:	f7ff f8d7 	bl	8000e68 <main>

08001cba <LoopForever>:

LoopForever:
    b LoopForever
 8001cba:	e7fe      	b.n	8001cba <LoopForever>
  ldr   r0, =_estack
 8001cbc:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001cc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cc4:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001cc8:	0800b194 	.word	0x0800b194
  ldr r2, =_sbss
 8001ccc:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001cd0:	200036c8 	.word	0x200036c8

08001cd4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001cd4:	e7fe      	b.n	8001cd4 <ADC1_2_IRQHandler>

08001cd6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cd6:	b580      	push	{r7, lr}
 8001cd8:	b082      	sub	sp, #8
 8001cda:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ce0:	2003      	movs	r0, #3
 8001ce2:	f001 fc52 	bl	800358a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ce6:	2005      	movs	r0, #5
 8001ce8:	f7ff fe54 	bl	8001994 <HAL_InitTick>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d002      	beq.n	8001cf8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	71fb      	strb	r3, [r7, #7]
 8001cf6:	e001      	b.n	8001cfc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001cf8:	f7ff fc96 	bl	8001628 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001cfc:	79fb      	ldrb	r3, [r7, #7]

}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	3708      	adds	r7, #8
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
	...

08001d08 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d0c:	4b05      	ldr	r3, [pc, #20]	@ (8001d24 <HAL_IncTick+0x1c>)
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	4b05      	ldr	r3, [pc, #20]	@ (8001d28 <HAL_IncTick+0x20>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4413      	add	r3, r2
 8001d16:	4a03      	ldr	r2, [pc, #12]	@ (8001d24 <HAL_IncTick+0x1c>)
 8001d18:	6013      	str	r3, [r2, #0]
}
 8001d1a:	bf00      	nop
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d22:	4770      	bx	lr
 8001d24:	200003b4 	.word	0x200003b4
 8001d28:	20000028 	.word	0x20000028

08001d2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d30:	4b03      	ldr	r3, [pc, #12]	@ (8001d40 <HAL_GetTick+0x14>)
 8001d32:	681b      	ldr	r3, [r3, #0]
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	200003b4 	.word	0x200003b4

08001d44 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
 8001d4c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	689b      	ldr	r3, [r3, #8]
 8001d52:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	431a      	orrs	r2, r3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	609a      	str	r2, [r3, #8]
}
 8001d5e:	bf00      	nop
 8001d60:	370c      	adds	r7, #12
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr

08001d6a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001d6a:	b480      	push	{r7}
 8001d6c:	b083      	sub	sp, #12
 8001d6e:	af00      	add	r7, sp, #0
 8001d70:	6078      	str	r0, [r7, #4]
 8001d72:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	689b      	ldr	r3, [r3, #8]
 8001d78:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	431a      	orrs	r2, r3
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	609a      	str	r2, [r3, #8]
}
 8001d84:	bf00      	nop
 8001d86:	370c      	adds	r7, #12
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr

08001d90 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	689b      	ldr	r3, [r3, #8]
 8001d9c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	370c      	adds	r7, #12
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr

08001dac <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b087      	sub	sp, #28
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	60f8      	str	r0, [r7, #12]
 8001db4:	60b9      	str	r1, [r7, #8]
 8001db6:	607a      	str	r2, [r7, #4]
 8001db8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	3360      	adds	r3, #96	@ 0x60
 8001dbe:	461a      	mov	r2, r3
 8001dc0:	68bb      	ldr	r3, [r7, #8]
 8001dc2:	009b      	lsls	r3, r3, #2
 8001dc4:	4413      	add	r3, r2
 8001dc6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	681a      	ldr	r2, [r3, #0]
 8001dcc:	4b08      	ldr	r3, [pc, #32]	@ (8001df0 <LL_ADC_SetOffset+0x44>)
 8001dce:	4013      	ands	r3, r2
 8001dd0:	687a      	ldr	r2, [r7, #4]
 8001dd2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001dd6:	683a      	ldr	r2, [r7, #0]
 8001dd8:	430a      	orrs	r2, r1
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001de0:	697b      	ldr	r3, [r7, #20]
 8001de2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001de4:	bf00      	nop
 8001de6:	371c      	adds	r7, #28
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr
 8001df0:	03fff000 	.word	0x03fff000

08001df4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b085      	sub	sp, #20
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
 8001dfc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	3360      	adds	r3, #96	@ 0x60
 8001e02:	461a      	mov	r2, r3
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	009b      	lsls	r3, r3, #2
 8001e08:	4413      	add	r3, r2
 8001e0a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3714      	adds	r7, #20
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr

08001e20 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b087      	sub	sp, #28
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	60f8      	str	r0, [r7, #12]
 8001e28:	60b9      	str	r1, [r7, #8]
 8001e2a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	3360      	adds	r3, #96	@ 0x60
 8001e30:	461a      	mov	r2, r3
 8001e32:	68bb      	ldr	r3, [r7, #8]
 8001e34:	009b      	lsls	r3, r3, #2
 8001e36:	4413      	add	r3, r2
 8001e38:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e3a:	697b      	ldr	r3, [r7, #20]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	431a      	orrs	r2, r3
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001e4a:	bf00      	nop
 8001e4c:	371c      	adds	r7, #28
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr

08001e56 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001e56:	b480      	push	{r7}
 8001e58:	b087      	sub	sp, #28
 8001e5a:	af00      	add	r7, sp, #0
 8001e5c:	60f8      	str	r0, [r7, #12]
 8001e5e:	60b9      	str	r1, [r7, #8]
 8001e60:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	3360      	adds	r3, #96	@ 0x60
 8001e66:	461a      	mov	r2, r3
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	009b      	lsls	r3, r3, #2
 8001e6c:	4413      	add	r3, r2
 8001e6e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	431a      	orrs	r2, r3
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001e80:	bf00      	nop
 8001e82:	371c      	adds	r7, #28
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr

08001e8c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b087      	sub	sp, #28
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	60f8      	str	r0, [r7, #12]
 8001e94:	60b9      	str	r1, [r7, #8]
 8001e96:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	3360      	adds	r3, #96	@ 0x60
 8001e9c:	461a      	mov	r2, r3
 8001e9e:	68bb      	ldr	r3, [r7, #8]
 8001ea0:	009b      	lsls	r3, r3, #2
 8001ea2:	4413      	add	r3, r2
 8001ea4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ea6:	697b      	ldr	r3, [r7, #20]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	431a      	orrs	r2, r3
 8001eb2:	697b      	ldr	r3, [r7, #20]
 8001eb4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001eb6:	bf00      	nop
 8001eb8:	371c      	adds	r7, #28
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr

08001ec2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001ec2:	b480      	push	{r7}
 8001ec4:	b083      	sub	sp, #12
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	6078      	str	r0, [r7, #4]
 8001eca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	695b      	ldr	r3, [r3, #20]
 8001ed0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	431a      	orrs	r2, r3
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	615a      	str	r2, [r3, #20]
}
 8001edc:	bf00      	nop
 8001ede:	370c      	adds	r7, #12
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr

08001ee8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b083      	sub	sp, #12
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	68db      	ldr	r3, [r3, #12]
 8001ef4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d101      	bne.n	8001f00 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001efc:	2301      	movs	r3, #1
 8001efe:	e000      	b.n	8001f02 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001f00:	2300      	movs	r3, #0
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	370c      	adds	r7, #12
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr

08001f0e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001f0e:	b480      	push	{r7}
 8001f10:	b087      	sub	sp, #28
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	60f8      	str	r0, [r7, #12]
 8001f16:	60b9      	str	r1, [r7, #8]
 8001f18:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	3330      	adds	r3, #48	@ 0x30
 8001f1e:	461a      	mov	r2, r3
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	0a1b      	lsrs	r3, r3, #8
 8001f24:	009b      	lsls	r3, r3, #2
 8001f26:	f003 030c 	and.w	r3, r3, #12
 8001f2a:	4413      	add	r3, r2
 8001f2c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	681a      	ldr	r2, [r3, #0]
 8001f32:	68bb      	ldr	r3, [r7, #8]
 8001f34:	f003 031f 	and.w	r3, r3, #31
 8001f38:	211f      	movs	r1, #31
 8001f3a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f3e:	43db      	mvns	r3, r3
 8001f40:	401a      	ands	r2, r3
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	0e9b      	lsrs	r3, r3, #26
 8001f46:	f003 011f 	and.w	r1, r3, #31
 8001f4a:	68bb      	ldr	r3, [r7, #8]
 8001f4c:	f003 031f 	and.w	r3, r3, #31
 8001f50:	fa01 f303 	lsl.w	r3, r1, r3
 8001f54:	431a      	orrs	r2, r3
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001f5a:	bf00      	nop
 8001f5c:	371c      	adds	r7, #28
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f64:	4770      	bx	lr

08001f66 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001f66:	b480      	push	{r7}
 8001f68:	b087      	sub	sp, #28
 8001f6a:	af00      	add	r7, sp, #0
 8001f6c:	60f8      	str	r0, [r7, #12]
 8001f6e:	60b9      	str	r1, [r7, #8]
 8001f70:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	3314      	adds	r3, #20
 8001f76:	461a      	mov	r2, r3
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	0e5b      	lsrs	r3, r3, #25
 8001f7c:	009b      	lsls	r3, r3, #2
 8001f7e:	f003 0304 	and.w	r3, r3, #4
 8001f82:	4413      	add	r3, r2
 8001f84:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	68bb      	ldr	r3, [r7, #8]
 8001f8c:	0d1b      	lsrs	r3, r3, #20
 8001f8e:	f003 031f 	and.w	r3, r3, #31
 8001f92:	2107      	movs	r1, #7
 8001f94:	fa01 f303 	lsl.w	r3, r1, r3
 8001f98:	43db      	mvns	r3, r3
 8001f9a:	401a      	ands	r2, r3
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	0d1b      	lsrs	r3, r3, #20
 8001fa0:	f003 031f 	and.w	r3, r3, #31
 8001fa4:	6879      	ldr	r1, [r7, #4]
 8001fa6:	fa01 f303 	lsl.w	r3, r1, r3
 8001faa:	431a      	orrs	r2, r3
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001fb0:	bf00      	nop
 8001fb2:	371c      	adds	r7, #28
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr

08001fbc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b085      	sub	sp, #20
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	60f8      	str	r0, [r7, #12]
 8001fc4:	60b9      	str	r1, [r7, #8]
 8001fc6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001fce:	68bb      	ldr	r3, [r7, #8]
 8001fd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fd4:	43db      	mvns	r3, r3
 8001fd6:	401a      	ands	r2, r3
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	f003 0318 	and.w	r3, r3, #24
 8001fde:	4908      	ldr	r1, [pc, #32]	@ (8002000 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001fe0:	40d9      	lsrs	r1, r3
 8001fe2:	68bb      	ldr	r3, [r7, #8]
 8001fe4:	400b      	ands	r3, r1
 8001fe6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fea:	431a      	orrs	r2, r3
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001ff2:	bf00      	nop
 8001ff4:	3714      	adds	r7, #20
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr
 8001ffe:	bf00      	nop
 8002000:	0007ffff 	.word	0x0007ffff

08002004 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	689b      	ldr	r3, [r3, #8]
 8002010:	f003 031f 	and.w	r3, r3, #31
}
 8002014:	4618      	mov	r0, r3
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	689b      	ldr	r3, [r3, #8]
 800202c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002030:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002034:	687a      	ldr	r2, [r7, #4]
 8002036:	6093      	str	r3, [r2, #8]
}
 8002038:	bf00      	nop
 800203a:	370c      	adds	r7, #12
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr

08002044 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002044:	b480      	push	{r7}
 8002046:	b083      	sub	sp, #12
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	689b      	ldr	r3, [r3, #8]
 8002050:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002054:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002058:	d101      	bne.n	800205e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800205a:	2301      	movs	r3, #1
 800205c:	e000      	b.n	8002060 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800205e:	2300      	movs	r3, #0
}
 8002060:	4618      	mov	r0, r3
 8002062:	370c      	adds	r7, #12
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr

0800206c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	689b      	ldr	r3, [r3, #8]
 8002078:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800207c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002080:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002088:	bf00      	nop
 800208a:	370c      	adds	r7, #12
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr

08002094 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80020a8:	d101      	bne.n	80020ae <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80020aa:	2301      	movs	r3, #1
 80020ac:	e000      	b.n	80020b0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80020ae:	2300      	movs	r3, #0
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr

080020bc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80020cc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80020d0:	f043 0201 	orr.w	r2, r3, #1
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80020d8:	bf00      	nop
 80020da:	370c      	adds	r7, #12
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr

080020e4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b083      	sub	sp, #12
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	689b      	ldr	r3, [r3, #8]
 80020f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80020f4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80020f8:	f043 0202 	orr.w	r2, r3, #2
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002100:	bf00      	nop
 8002102:	370c      	adds	r7, #12
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr

0800210c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800210c:	b480      	push	{r7}
 800210e:	b083      	sub	sp, #12
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	689b      	ldr	r3, [r3, #8]
 8002118:	f003 0301 	and.w	r3, r3, #1
 800211c:	2b01      	cmp	r3, #1
 800211e:	d101      	bne.n	8002124 <LL_ADC_IsEnabled+0x18>
 8002120:	2301      	movs	r3, #1
 8002122:	e000      	b.n	8002126 <LL_ADC_IsEnabled+0x1a>
 8002124:	2300      	movs	r3, #0
}
 8002126:	4618      	mov	r0, r3
 8002128:	370c      	adds	r7, #12
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr

08002132 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002132:	b480      	push	{r7}
 8002134:	b083      	sub	sp, #12
 8002136:	af00      	add	r7, sp, #0
 8002138:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	f003 0302 	and.w	r3, r3, #2
 8002142:	2b02      	cmp	r3, #2
 8002144:	d101      	bne.n	800214a <LL_ADC_IsDisableOngoing+0x18>
 8002146:	2301      	movs	r3, #1
 8002148:	e000      	b.n	800214c <LL_ADC_IsDisableOngoing+0x1a>
 800214a:	2300      	movs	r3, #0
}
 800214c:	4618      	mov	r0, r3
 800214e:	370c      	adds	r7, #12
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr

08002158 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002158:	b480      	push	{r7}
 800215a:	b083      	sub	sp, #12
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	689b      	ldr	r3, [r3, #8]
 8002164:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002168:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800216c:	f043 0204 	orr.w	r2, r3, #4
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002174:	bf00      	nop
 8002176:	370c      	adds	r7, #12
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr

08002180 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	f003 0304 	and.w	r3, r3, #4
 8002190:	2b04      	cmp	r3, #4
 8002192:	d101      	bne.n	8002198 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002194:	2301      	movs	r3, #1
 8002196:	e000      	b.n	800219a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002198:	2300      	movs	r3, #0
}
 800219a:	4618      	mov	r0, r3
 800219c:	370c      	adds	r7, #12
 800219e:	46bd      	mov	sp, r7
 80021a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a4:	4770      	bx	lr

080021a6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80021a6:	b480      	push	{r7}
 80021a8:	b083      	sub	sp, #12
 80021aa:	af00      	add	r7, sp, #0
 80021ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	689b      	ldr	r3, [r3, #8]
 80021b2:	f003 0308 	and.w	r3, r3, #8
 80021b6:	2b08      	cmp	r3, #8
 80021b8:	d101      	bne.n	80021be <LL_ADC_INJ_IsConversionOngoing+0x18>
 80021ba:	2301      	movs	r3, #1
 80021bc:	e000      	b.n	80021c0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80021be:	2300      	movs	r3, #0
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	370c      	adds	r7, #12
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr

080021cc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80021cc:	b590      	push	{r4, r7, lr}
 80021ce:	b089      	sub	sp, #36	@ 0x24
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021d4:	2300      	movs	r3, #0
 80021d6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80021d8:	2300      	movs	r3, #0
 80021da:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d101      	bne.n	80021e6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e167      	b.n	80024b6 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	695b      	ldr	r3, [r3, #20]
 80021ea:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d109      	bne.n	8002208 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80021f4:	6878      	ldr	r0, [r7, #4]
 80021f6:	f7ff fa41 	bl	800167c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2200      	movs	r2, #0
 80021fe:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2200      	movs	r2, #0
 8002204:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4618      	mov	r0, r3
 800220e:	f7ff ff19 	bl	8002044 <LL_ADC_IsDeepPowerDownEnabled>
 8002212:	4603      	mov	r3, r0
 8002214:	2b00      	cmp	r3, #0
 8002216:	d004      	beq.n	8002222 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4618      	mov	r0, r3
 800221e:	f7ff feff 	bl	8002020 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	4618      	mov	r0, r3
 8002228:	f7ff ff34 	bl	8002094 <LL_ADC_IsInternalRegulatorEnabled>
 800222c:	4603      	mov	r3, r0
 800222e:	2b00      	cmp	r3, #0
 8002230:	d115      	bne.n	800225e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4618      	mov	r0, r3
 8002238:	f7ff ff18 	bl	800206c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800223c:	4ba0      	ldr	r3, [pc, #640]	@ (80024c0 <HAL_ADC_Init+0x2f4>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	099b      	lsrs	r3, r3, #6
 8002242:	4aa0      	ldr	r2, [pc, #640]	@ (80024c4 <HAL_ADC_Init+0x2f8>)
 8002244:	fba2 2303 	umull	r2, r3, r2, r3
 8002248:	099b      	lsrs	r3, r3, #6
 800224a:	3301      	adds	r3, #1
 800224c:	005b      	lsls	r3, r3, #1
 800224e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002250:	e002      	b.n	8002258 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	3b01      	subs	r3, #1
 8002256:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d1f9      	bne.n	8002252 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4618      	mov	r0, r3
 8002264:	f7ff ff16 	bl	8002094 <LL_ADC_IsInternalRegulatorEnabled>
 8002268:	4603      	mov	r3, r0
 800226a:	2b00      	cmp	r3, #0
 800226c:	d10d      	bne.n	800228a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002272:	f043 0210 	orr.w	r2, r3, #16
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800227e:	f043 0201 	orr.w	r2, r3, #1
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002286:	2301      	movs	r3, #1
 8002288:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4618      	mov	r0, r3
 8002290:	f7ff ff76 	bl	8002180 <LL_ADC_REG_IsConversionOngoing>
 8002294:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800229a:	f003 0310 	and.w	r3, r3, #16
 800229e:	2b00      	cmp	r3, #0
 80022a0:	f040 8100 	bne.w	80024a4 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	f040 80fc 	bne.w	80024a4 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022b0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80022b4:	f043 0202 	orr.w	r2, r3, #2
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4618      	mov	r0, r3
 80022c2:	f7ff ff23 	bl	800210c <LL_ADC_IsEnabled>
 80022c6:	4603      	mov	r3, r0
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d111      	bne.n	80022f0 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80022cc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80022d0:	f7ff ff1c 	bl	800210c <LL_ADC_IsEnabled>
 80022d4:	4604      	mov	r4, r0
 80022d6:	487c      	ldr	r0, [pc, #496]	@ (80024c8 <HAL_ADC_Init+0x2fc>)
 80022d8:	f7ff ff18 	bl	800210c <LL_ADC_IsEnabled>
 80022dc:	4603      	mov	r3, r0
 80022de:	4323      	orrs	r3, r4
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d105      	bne.n	80022f0 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	4619      	mov	r1, r3
 80022ea:	4878      	ldr	r0, [pc, #480]	@ (80024cc <HAL_ADC_Init+0x300>)
 80022ec:	f7ff fd2a 	bl	8001d44 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	7f5b      	ldrb	r3, [r3, #29]
 80022f4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80022fa:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002300:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002306:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800230e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002310:	4313      	orrs	r3, r2
 8002312:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800231a:	2b01      	cmp	r3, #1
 800231c:	d106      	bne.n	800232c <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002322:	3b01      	subs	r3, #1
 8002324:	045b      	lsls	r3, r3, #17
 8002326:	69ba      	ldr	r2, [r7, #24]
 8002328:	4313      	orrs	r3, r2
 800232a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002330:	2b00      	cmp	r3, #0
 8002332:	d009      	beq.n	8002348 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002338:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002340:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002342:	69ba      	ldr	r2, [r7, #24]
 8002344:	4313      	orrs	r3, r2
 8002346:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	68da      	ldr	r2, [r3, #12]
 800234e:	4b60      	ldr	r3, [pc, #384]	@ (80024d0 <HAL_ADC_Init+0x304>)
 8002350:	4013      	ands	r3, r2
 8002352:	687a      	ldr	r2, [r7, #4]
 8002354:	6812      	ldr	r2, [r2, #0]
 8002356:	69b9      	ldr	r1, [r7, #24]
 8002358:	430b      	orrs	r3, r1
 800235a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	691b      	ldr	r3, [r3, #16]
 8002362:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	430a      	orrs	r2, r1
 8002370:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4618      	mov	r0, r3
 8002378:	f7ff ff15 	bl	80021a6 <LL_ADC_INJ_IsConversionOngoing>
 800237c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d16d      	bne.n	8002460 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002384:	693b      	ldr	r3, [r7, #16]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d16a      	bne.n	8002460 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800238e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002396:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002398:	4313      	orrs	r3, r2
 800239a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	68db      	ldr	r3, [r3, #12]
 80023a2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80023a6:	f023 0302 	bic.w	r3, r3, #2
 80023aa:	687a      	ldr	r2, [r7, #4]
 80023ac:	6812      	ldr	r2, [r2, #0]
 80023ae:	69b9      	ldr	r1, [r7, #24]
 80023b0:	430b      	orrs	r3, r1
 80023b2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	691b      	ldr	r3, [r3, #16]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d017      	beq.n	80023ec <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	691a      	ldr	r2, [r3, #16]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80023ca:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80023d4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80023d8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80023dc:	687a      	ldr	r2, [r7, #4]
 80023de:	6911      	ldr	r1, [r2, #16]
 80023e0:	687a      	ldr	r2, [r7, #4]
 80023e2:	6812      	ldr	r2, [r2, #0]
 80023e4:	430b      	orrs	r3, r1
 80023e6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80023ea:	e013      	b.n	8002414 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	691a      	ldr	r2, [r3, #16]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80023fa:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002404:	687a      	ldr	r2, [r7, #4]
 8002406:	6812      	ldr	r2, [r2, #0]
 8002408:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800240c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002410:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800241a:	2b01      	cmp	r3, #1
 800241c:	d118      	bne.n	8002450 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	691b      	ldr	r3, [r3, #16]
 8002424:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002428:	f023 0304 	bic.w	r3, r3, #4
 800242c:	687a      	ldr	r2, [r7, #4]
 800242e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002430:	687a      	ldr	r2, [r7, #4]
 8002432:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002434:	4311      	orrs	r1, r2
 8002436:	687a      	ldr	r2, [r7, #4]
 8002438:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800243a:	4311      	orrs	r1, r2
 800243c:	687a      	ldr	r2, [r7, #4]
 800243e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002440:	430a      	orrs	r2, r1
 8002442:	431a      	orrs	r2, r3
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f042 0201 	orr.w	r2, r2, #1
 800244c:	611a      	str	r2, [r3, #16]
 800244e:	e007      	b.n	8002460 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	691a      	ldr	r2, [r3, #16]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f022 0201 	bic.w	r2, r2, #1
 800245e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	695b      	ldr	r3, [r3, #20]
 8002464:	2b01      	cmp	r3, #1
 8002466:	d10c      	bne.n	8002482 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800246e:	f023 010f 	bic.w	r1, r3, #15
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6a1b      	ldr	r3, [r3, #32]
 8002476:	1e5a      	subs	r2, r3, #1
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	430a      	orrs	r2, r1
 800247e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002480:	e007      	b.n	8002492 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f022 020f 	bic.w	r2, r2, #15
 8002490:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002496:	f023 0303 	bic.w	r3, r3, #3
 800249a:	f043 0201 	orr.w	r2, r3, #1
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80024a2:	e007      	b.n	80024b4 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024a8:	f043 0210 	orr.w	r2, r3, #16
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80024b0:	2301      	movs	r3, #1
 80024b2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80024b4:	7ffb      	ldrb	r3, [r7, #31]
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3724      	adds	r7, #36	@ 0x24
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd90      	pop	{r4, r7, pc}
 80024be:	bf00      	nop
 80024c0:	2000000c 	.word	0x2000000c
 80024c4:	053e2d63 	.word	0x053e2d63
 80024c8:	50000100 	.word	0x50000100
 80024cc:	50000300 	.word	0x50000300
 80024d0:	fff04007 	.word	0xfff04007

080024d4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b086      	sub	sp, #24
 80024d8:	af00      	add	r7, sp, #0
 80024da:	60f8      	str	r0, [r7, #12]
 80024dc:	60b9      	str	r1, [r7, #8]
 80024de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80024e0:	4851      	ldr	r0, [pc, #324]	@ (8002628 <HAL_ADC_Start_DMA+0x154>)
 80024e2:	f7ff fd8f 	bl	8002004 <LL_ADC_GetMultimode>
 80024e6:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4618      	mov	r0, r3
 80024ee:	f7ff fe47 	bl	8002180 <LL_ADC_REG_IsConversionOngoing>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	f040 808f 	bne.w	8002618 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002500:	2b01      	cmp	r3, #1
 8002502:	d101      	bne.n	8002508 <HAL_ADC_Start_DMA+0x34>
 8002504:	2302      	movs	r3, #2
 8002506:	e08a      	b.n	800261e <HAL_ADC_Start_DMA+0x14a>
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	2201      	movs	r2, #1
 800250c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d005      	beq.n	8002522 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002516:	693b      	ldr	r3, [r7, #16]
 8002518:	2b05      	cmp	r3, #5
 800251a:	d002      	beq.n	8002522 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800251c:	693b      	ldr	r3, [r7, #16]
 800251e:	2b09      	cmp	r3, #9
 8002520:	d173      	bne.n	800260a <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002522:	68f8      	ldr	r0, [r7, #12]
 8002524:	f000 fc8e 	bl	8002e44 <ADC_Enable>
 8002528:	4603      	mov	r3, r0
 800252a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800252c:	7dfb      	ldrb	r3, [r7, #23]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d166      	bne.n	8002600 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002536:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800253a:	f023 0301 	bic.w	r3, r3, #1
 800253e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a38      	ldr	r2, [pc, #224]	@ (800262c <HAL_ADC_Start_DMA+0x158>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d002      	beq.n	8002556 <HAL_ADC_Start_DMA+0x82>
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	e001      	b.n	800255a <HAL_ADC_Start_DMA+0x86>
 8002556:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800255a:	68fa      	ldr	r2, [r7, #12]
 800255c:	6812      	ldr	r2, [r2, #0]
 800255e:	4293      	cmp	r3, r2
 8002560:	d002      	beq.n	8002568 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d105      	bne.n	8002574 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800256c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002578:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800257c:	2b00      	cmp	r3, #0
 800257e:	d006      	beq.n	800258e <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002584:	f023 0206 	bic.w	r2, r3, #6
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	661a      	str	r2, [r3, #96]	@ 0x60
 800258c:	e002      	b.n	8002594 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	2200      	movs	r2, #0
 8002592:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002598:	4a25      	ldr	r2, [pc, #148]	@ (8002630 <HAL_ADC_Start_DMA+0x15c>)
 800259a:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025a0:	4a24      	ldr	r2, [pc, #144]	@ (8002634 <HAL_ADC_Start_DMA+0x160>)
 80025a2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025a8:	4a23      	ldr	r2, [pc, #140]	@ (8002638 <HAL_ADC_Start_DMA+0x164>)
 80025aa:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	221c      	movs	r2, #28
 80025b2:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	2200      	movs	r2, #0
 80025b8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	685a      	ldr	r2, [r3, #4]
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f042 0210 	orr.w	r2, r2, #16
 80025ca:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	68da      	ldr	r2, [r3, #12]
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f042 0201 	orr.w	r2, r2, #1
 80025da:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	3340      	adds	r3, #64	@ 0x40
 80025e6:	4619      	mov	r1, r3
 80025e8:	68ba      	ldr	r2, [r7, #8]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	f001 f8b6 	bl	800375c <HAL_DMA_Start_IT>
 80025f0:	4603      	mov	r3, r0
 80025f2:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4618      	mov	r0, r3
 80025fa:	f7ff fdad 	bl	8002158 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80025fe:	e00d      	b.n	800261c <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	2200      	movs	r2, #0
 8002604:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8002608:	e008      	b.n	800261c <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	2200      	movs	r2, #0
 8002612:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8002616:	e001      	b.n	800261c <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002618:	2302      	movs	r3, #2
 800261a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800261c:	7dfb      	ldrb	r3, [r7, #23]
}
 800261e:	4618      	mov	r0, r3
 8002620:	3718      	adds	r7, #24
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	50000300 	.word	0x50000300
 800262c:	50000100 	.word	0x50000100
 8002630:	0800300f 	.word	0x0800300f
 8002634:	080030e7 	.word	0x080030e7
 8002638:	08003103 	.word	0x08003103

0800263c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800263c:	b480      	push	{r7}
 800263e:	b083      	sub	sp, #12
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002644:	bf00      	nop
 8002646:	370c      	adds	r7, #12
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr

08002650 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002650:	b480      	push	{r7}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002658:	bf00      	nop
 800265a:	370c      	adds	r7, #12
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr

08002664 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b0b6      	sub	sp, #216	@ 0xd8
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
 800266c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800266e:	2300      	movs	r3, #0
 8002670:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002674:	2300      	movs	r3, #0
 8002676:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800267e:	2b01      	cmp	r3, #1
 8002680:	d101      	bne.n	8002686 <HAL_ADC_ConfigChannel+0x22>
 8002682:	2302      	movs	r3, #2
 8002684:	e3c8      	b.n	8002e18 <HAL_ADC_ConfigChannel+0x7b4>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2201      	movs	r2, #1
 800268a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4618      	mov	r0, r3
 8002694:	f7ff fd74 	bl	8002180 <LL_ADC_REG_IsConversionOngoing>
 8002698:	4603      	mov	r3, r0
 800269a:	2b00      	cmp	r3, #0
 800269c:	f040 83ad 	bne.w	8002dfa <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6818      	ldr	r0, [r3, #0]
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	6859      	ldr	r1, [r3, #4]
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	461a      	mov	r2, r3
 80026ae:	f7ff fc2e 	bl	8001f0e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4618      	mov	r0, r3
 80026b8:	f7ff fd62 	bl	8002180 <LL_ADC_REG_IsConversionOngoing>
 80026bc:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4618      	mov	r0, r3
 80026c6:	f7ff fd6e 	bl	80021a6 <LL_ADC_INJ_IsConversionOngoing>
 80026ca:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80026ce:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	f040 81d9 	bne.w	8002a8a <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80026d8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80026dc:	2b00      	cmp	r3, #0
 80026de:	f040 81d4 	bne.w	8002a8a <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	689b      	ldr	r3, [r3, #8]
 80026e6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80026ea:	d10f      	bne.n	800270c <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6818      	ldr	r0, [r3, #0]
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	2200      	movs	r2, #0
 80026f6:	4619      	mov	r1, r3
 80026f8:	f7ff fc35 	bl	8001f66 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002704:	4618      	mov	r0, r3
 8002706:	f7ff fbdc 	bl	8001ec2 <LL_ADC_SetSamplingTimeCommonConfig>
 800270a:	e00e      	b.n	800272a <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6818      	ldr	r0, [r3, #0]
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	6819      	ldr	r1, [r3, #0]
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	461a      	mov	r2, r3
 800271a:	f7ff fc24 	bl	8001f66 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	2100      	movs	r1, #0
 8002724:	4618      	mov	r0, r3
 8002726:	f7ff fbcc 	bl	8001ec2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	695a      	ldr	r2, [r3, #20]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	08db      	lsrs	r3, r3, #3
 8002736:	f003 0303 	and.w	r3, r3, #3
 800273a:	005b      	lsls	r3, r3, #1
 800273c:	fa02 f303 	lsl.w	r3, r2, r3
 8002740:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	691b      	ldr	r3, [r3, #16]
 8002748:	2b04      	cmp	r3, #4
 800274a:	d022      	beq.n	8002792 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6818      	ldr	r0, [r3, #0]
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	6919      	ldr	r1, [r3, #16]
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800275c:	f7ff fb26 	bl	8001dac <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6818      	ldr	r0, [r3, #0]
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	6919      	ldr	r1, [r3, #16]
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	699b      	ldr	r3, [r3, #24]
 800276c:	461a      	mov	r2, r3
 800276e:	f7ff fb72 	bl	8001e56 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6818      	ldr	r0, [r3, #0]
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800277e:	2b01      	cmp	r3, #1
 8002780:	d102      	bne.n	8002788 <HAL_ADC_ConfigChannel+0x124>
 8002782:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002786:	e000      	b.n	800278a <HAL_ADC_ConfigChannel+0x126>
 8002788:	2300      	movs	r3, #0
 800278a:	461a      	mov	r2, r3
 800278c:	f7ff fb7e 	bl	8001e8c <LL_ADC_SetOffsetSaturation>
 8002790:	e17b      	b.n	8002a8a <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	2100      	movs	r1, #0
 8002798:	4618      	mov	r0, r3
 800279a:	f7ff fb2b 	bl	8001df4 <LL_ADC_GetOffsetChannel>
 800279e:	4603      	mov	r3, r0
 80027a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d10a      	bne.n	80027be <HAL_ADC_ConfigChannel+0x15a>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	2100      	movs	r1, #0
 80027ae:	4618      	mov	r0, r3
 80027b0:	f7ff fb20 	bl	8001df4 <LL_ADC_GetOffsetChannel>
 80027b4:	4603      	mov	r3, r0
 80027b6:	0e9b      	lsrs	r3, r3, #26
 80027b8:	f003 021f 	and.w	r2, r3, #31
 80027bc:	e01e      	b.n	80027fc <HAL_ADC_ConfigChannel+0x198>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	2100      	movs	r1, #0
 80027c4:	4618      	mov	r0, r3
 80027c6:	f7ff fb15 	bl	8001df4 <LL_ADC_GetOffsetChannel>
 80027ca:	4603      	mov	r3, r0
 80027cc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027d0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80027d4:	fa93 f3a3 	rbit	r3, r3
 80027d8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80027dc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80027e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80027e4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d101      	bne.n	80027f0 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 80027ec:	2320      	movs	r3, #32
 80027ee:	e004      	b.n	80027fa <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 80027f0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80027f4:	fab3 f383 	clz	r3, r3
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002804:	2b00      	cmp	r3, #0
 8002806:	d105      	bne.n	8002814 <HAL_ADC_ConfigChannel+0x1b0>
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	0e9b      	lsrs	r3, r3, #26
 800280e:	f003 031f 	and.w	r3, r3, #31
 8002812:	e018      	b.n	8002846 <HAL_ADC_ConfigChannel+0x1e2>
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800281c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002820:	fa93 f3a3 	rbit	r3, r3
 8002824:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002828:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800282c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002830:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002834:	2b00      	cmp	r3, #0
 8002836:	d101      	bne.n	800283c <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8002838:	2320      	movs	r3, #32
 800283a:	e004      	b.n	8002846 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 800283c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002840:	fab3 f383 	clz	r3, r3
 8002844:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002846:	429a      	cmp	r2, r3
 8002848:	d106      	bne.n	8002858 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	2200      	movs	r2, #0
 8002850:	2100      	movs	r1, #0
 8002852:	4618      	mov	r0, r3
 8002854:	f7ff fae4 	bl	8001e20 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	2101      	movs	r1, #1
 800285e:	4618      	mov	r0, r3
 8002860:	f7ff fac8 	bl	8001df4 <LL_ADC_GetOffsetChannel>
 8002864:	4603      	mov	r3, r0
 8002866:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800286a:	2b00      	cmp	r3, #0
 800286c:	d10a      	bne.n	8002884 <HAL_ADC_ConfigChannel+0x220>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	2101      	movs	r1, #1
 8002874:	4618      	mov	r0, r3
 8002876:	f7ff fabd 	bl	8001df4 <LL_ADC_GetOffsetChannel>
 800287a:	4603      	mov	r3, r0
 800287c:	0e9b      	lsrs	r3, r3, #26
 800287e:	f003 021f 	and.w	r2, r3, #31
 8002882:	e01e      	b.n	80028c2 <HAL_ADC_ConfigChannel+0x25e>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	2101      	movs	r1, #1
 800288a:	4618      	mov	r0, r3
 800288c:	f7ff fab2 	bl	8001df4 <LL_ADC_GetOffsetChannel>
 8002890:	4603      	mov	r3, r0
 8002892:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002896:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800289a:	fa93 f3a3 	rbit	r3, r3
 800289e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80028a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80028a6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80028aa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d101      	bne.n	80028b6 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80028b2:	2320      	movs	r3, #32
 80028b4:	e004      	b.n	80028c0 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80028b6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80028ba:	fab3 f383 	clz	r3, r3
 80028be:	b2db      	uxtb	r3, r3
 80028c0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d105      	bne.n	80028da <HAL_ADC_ConfigChannel+0x276>
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	0e9b      	lsrs	r3, r3, #26
 80028d4:	f003 031f 	and.w	r3, r3, #31
 80028d8:	e018      	b.n	800290c <HAL_ADC_ConfigChannel+0x2a8>
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028e2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80028e6:	fa93 f3a3 	rbit	r3, r3
 80028ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80028ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80028f2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80028f6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d101      	bne.n	8002902 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 80028fe:	2320      	movs	r3, #32
 8002900:	e004      	b.n	800290c <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8002902:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002906:	fab3 f383 	clz	r3, r3
 800290a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800290c:	429a      	cmp	r2, r3
 800290e:	d106      	bne.n	800291e <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	2200      	movs	r2, #0
 8002916:	2101      	movs	r1, #1
 8002918:	4618      	mov	r0, r3
 800291a:	f7ff fa81 	bl	8001e20 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	2102      	movs	r1, #2
 8002924:	4618      	mov	r0, r3
 8002926:	f7ff fa65 	bl	8001df4 <LL_ADC_GetOffsetChannel>
 800292a:	4603      	mov	r3, r0
 800292c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002930:	2b00      	cmp	r3, #0
 8002932:	d10a      	bne.n	800294a <HAL_ADC_ConfigChannel+0x2e6>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2102      	movs	r1, #2
 800293a:	4618      	mov	r0, r3
 800293c:	f7ff fa5a 	bl	8001df4 <LL_ADC_GetOffsetChannel>
 8002940:	4603      	mov	r3, r0
 8002942:	0e9b      	lsrs	r3, r3, #26
 8002944:	f003 021f 	and.w	r2, r3, #31
 8002948:	e01e      	b.n	8002988 <HAL_ADC_ConfigChannel+0x324>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	2102      	movs	r1, #2
 8002950:	4618      	mov	r0, r3
 8002952:	f7ff fa4f 	bl	8001df4 <LL_ADC_GetOffsetChannel>
 8002956:	4603      	mov	r3, r0
 8002958:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800295c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002960:	fa93 f3a3 	rbit	r3, r3
 8002964:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002968:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800296c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002970:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002974:	2b00      	cmp	r3, #0
 8002976:	d101      	bne.n	800297c <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8002978:	2320      	movs	r3, #32
 800297a:	e004      	b.n	8002986 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 800297c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002980:	fab3 f383 	clz	r3, r3
 8002984:	b2db      	uxtb	r3, r3
 8002986:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002990:	2b00      	cmp	r3, #0
 8002992:	d105      	bne.n	80029a0 <HAL_ADC_ConfigChannel+0x33c>
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	0e9b      	lsrs	r3, r3, #26
 800299a:	f003 031f 	and.w	r3, r3, #31
 800299e:	e016      	b.n	80029ce <HAL_ADC_ConfigChannel+0x36a>
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029a8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80029ac:	fa93 f3a3 	rbit	r3, r3
 80029b0:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80029b2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80029b4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80029b8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d101      	bne.n	80029c4 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80029c0:	2320      	movs	r3, #32
 80029c2:	e004      	b.n	80029ce <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80029c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80029c8:	fab3 f383 	clz	r3, r3
 80029cc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80029ce:	429a      	cmp	r2, r3
 80029d0:	d106      	bne.n	80029e0 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	2200      	movs	r2, #0
 80029d8:	2102      	movs	r1, #2
 80029da:	4618      	mov	r0, r3
 80029dc:	f7ff fa20 	bl	8001e20 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	2103      	movs	r1, #3
 80029e6:	4618      	mov	r0, r3
 80029e8:	f7ff fa04 	bl	8001df4 <LL_ADC_GetOffsetChannel>
 80029ec:	4603      	mov	r3, r0
 80029ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d10a      	bne.n	8002a0c <HAL_ADC_ConfigChannel+0x3a8>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	2103      	movs	r1, #3
 80029fc:	4618      	mov	r0, r3
 80029fe:	f7ff f9f9 	bl	8001df4 <LL_ADC_GetOffsetChannel>
 8002a02:	4603      	mov	r3, r0
 8002a04:	0e9b      	lsrs	r3, r3, #26
 8002a06:	f003 021f 	and.w	r2, r3, #31
 8002a0a:	e017      	b.n	8002a3c <HAL_ADC_ConfigChannel+0x3d8>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	2103      	movs	r1, #3
 8002a12:	4618      	mov	r0, r3
 8002a14:	f7ff f9ee 	bl	8001df4 <LL_ADC_GetOffsetChannel>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a1c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a1e:	fa93 f3a3 	rbit	r3, r3
 8002a22:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002a24:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002a26:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002a28:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d101      	bne.n	8002a32 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8002a2e:	2320      	movs	r3, #32
 8002a30:	e003      	b.n	8002a3a <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8002a32:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002a34:	fab3 f383 	clz	r3, r3
 8002a38:	b2db      	uxtb	r3, r3
 8002a3a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d105      	bne.n	8002a54 <HAL_ADC_ConfigChannel+0x3f0>
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	0e9b      	lsrs	r3, r3, #26
 8002a4e:	f003 031f 	and.w	r3, r3, #31
 8002a52:	e011      	b.n	8002a78 <HAL_ADC_ConfigChannel+0x414>
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a5a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002a5c:	fa93 f3a3 	rbit	r3, r3
 8002a60:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002a62:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002a64:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002a66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d101      	bne.n	8002a70 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8002a6c:	2320      	movs	r3, #32
 8002a6e:	e003      	b.n	8002a78 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8002a70:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002a72:	fab3 f383 	clz	r3, r3
 8002a76:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d106      	bne.n	8002a8a <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	2200      	movs	r2, #0
 8002a82:	2103      	movs	r1, #3
 8002a84:	4618      	mov	r0, r3
 8002a86:	f7ff f9cb 	bl	8001e20 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f7ff fb3c 	bl	800210c <LL_ADC_IsEnabled>
 8002a94:	4603      	mov	r3, r0
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	f040 8140 	bne.w	8002d1c <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6818      	ldr	r0, [r3, #0]
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	6819      	ldr	r1, [r3, #0]
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	461a      	mov	r2, r3
 8002aaa:	f7ff fa87 	bl	8001fbc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	68db      	ldr	r3, [r3, #12]
 8002ab2:	4a8f      	ldr	r2, [pc, #572]	@ (8002cf0 <HAL_ADC_ConfigChannel+0x68c>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	f040 8131 	bne.w	8002d1c <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d10b      	bne.n	8002ae2 <HAL_ADC_ConfigChannel+0x47e>
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	0e9b      	lsrs	r3, r3, #26
 8002ad0:	3301      	adds	r3, #1
 8002ad2:	f003 031f 	and.w	r3, r3, #31
 8002ad6:	2b09      	cmp	r3, #9
 8002ad8:	bf94      	ite	ls
 8002ada:	2301      	movls	r3, #1
 8002adc:	2300      	movhi	r3, #0
 8002ade:	b2db      	uxtb	r3, r3
 8002ae0:	e019      	b.n	8002b16 <HAL_ADC_ConfigChannel+0x4b2>
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ae8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002aea:	fa93 f3a3 	rbit	r3, r3
 8002aee:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002af0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002af2:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002af4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d101      	bne.n	8002afe <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8002afa:	2320      	movs	r3, #32
 8002afc:	e003      	b.n	8002b06 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8002afe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002b00:	fab3 f383 	clz	r3, r3
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	3301      	adds	r3, #1
 8002b08:	f003 031f 	and.w	r3, r3, #31
 8002b0c:	2b09      	cmp	r3, #9
 8002b0e:	bf94      	ite	ls
 8002b10:	2301      	movls	r3, #1
 8002b12:	2300      	movhi	r3, #0
 8002b14:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d079      	beq.n	8002c0e <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d107      	bne.n	8002b36 <HAL_ADC_ConfigChannel+0x4d2>
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	0e9b      	lsrs	r3, r3, #26
 8002b2c:	3301      	adds	r3, #1
 8002b2e:	069b      	lsls	r3, r3, #26
 8002b30:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002b34:	e015      	b.n	8002b62 <HAL_ADC_ConfigChannel+0x4fe>
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002b3e:	fa93 f3a3 	rbit	r3, r3
 8002b42:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002b44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b46:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002b48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d101      	bne.n	8002b52 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8002b4e:	2320      	movs	r3, #32
 8002b50:	e003      	b.n	8002b5a <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8002b52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b54:	fab3 f383 	clz	r3, r3
 8002b58:	b2db      	uxtb	r3, r3
 8002b5a:	3301      	adds	r3, #1
 8002b5c:	069b      	lsls	r3, r3, #26
 8002b5e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d109      	bne.n	8002b82 <HAL_ADC_ConfigChannel+0x51e>
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	0e9b      	lsrs	r3, r3, #26
 8002b74:	3301      	adds	r3, #1
 8002b76:	f003 031f 	and.w	r3, r3, #31
 8002b7a:	2101      	movs	r1, #1
 8002b7c:	fa01 f303 	lsl.w	r3, r1, r3
 8002b80:	e017      	b.n	8002bb2 <HAL_ADC_ConfigChannel+0x54e>
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b8a:	fa93 f3a3 	rbit	r3, r3
 8002b8e:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002b90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b92:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002b94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d101      	bne.n	8002b9e <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8002b9a:	2320      	movs	r3, #32
 8002b9c:	e003      	b.n	8002ba6 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8002b9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ba0:	fab3 f383 	clz	r3, r3
 8002ba4:	b2db      	uxtb	r3, r3
 8002ba6:	3301      	adds	r3, #1
 8002ba8:	f003 031f 	and.w	r3, r3, #31
 8002bac:	2101      	movs	r1, #1
 8002bae:	fa01 f303 	lsl.w	r3, r1, r3
 8002bb2:	ea42 0103 	orr.w	r1, r2, r3
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d10a      	bne.n	8002bd8 <HAL_ADC_ConfigChannel+0x574>
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	0e9b      	lsrs	r3, r3, #26
 8002bc8:	3301      	adds	r3, #1
 8002bca:	f003 021f 	and.w	r2, r3, #31
 8002bce:	4613      	mov	r3, r2
 8002bd0:	005b      	lsls	r3, r3, #1
 8002bd2:	4413      	add	r3, r2
 8002bd4:	051b      	lsls	r3, r3, #20
 8002bd6:	e018      	b.n	8002c0a <HAL_ADC_ConfigChannel+0x5a6>
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002be0:	fa93 f3a3 	rbit	r3, r3
 8002be4:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002be6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002be8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002bea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d101      	bne.n	8002bf4 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8002bf0:	2320      	movs	r3, #32
 8002bf2:	e003      	b.n	8002bfc <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8002bf4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002bf6:	fab3 f383 	clz	r3, r3
 8002bfa:	b2db      	uxtb	r3, r3
 8002bfc:	3301      	adds	r3, #1
 8002bfe:	f003 021f 	and.w	r2, r3, #31
 8002c02:	4613      	mov	r3, r2
 8002c04:	005b      	lsls	r3, r3, #1
 8002c06:	4413      	add	r3, r2
 8002c08:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c0a:	430b      	orrs	r3, r1
 8002c0c:	e081      	b.n	8002d12 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d107      	bne.n	8002c2a <HAL_ADC_ConfigChannel+0x5c6>
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	0e9b      	lsrs	r3, r3, #26
 8002c20:	3301      	adds	r3, #1
 8002c22:	069b      	lsls	r3, r3, #26
 8002c24:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002c28:	e015      	b.n	8002c56 <HAL_ADC_ConfigChannel+0x5f2>
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c32:	fa93 f3a3 	rbit	r3, r3
 8002c36:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002c38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c3a:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d101      	bne.n	8002c46 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8002c42:	2320      	movs	r3, #32
 8002c44:	e003      	b.n	8002c4e <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8002c46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c48:	fab3 f383 	clz	r3, r3
 8002c4c:	b2db      	uxtb	r3, r3
 8002c4e:	3301      	adds	r3, #1
 8002c50:	069b      	lsls	r3, r3, #26
 8002c52:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d109      	bne.n	8002c76 <HAL_ADC_ConfigChannel+0x612>
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	0e9b      	lsrs	r3, r3, #26
 8002c68:	3301      	adds	r3, #1
 8002c6a:	f003 031f 	and.w	r3, r3, #31
 8002c6e:	2101      	movs	r1, #1
 8002c70:	fa01 f303 	lsl.w	r3, r1, r3
 8002c74:	e017      	b.n	8002ca6 <HAL_ADC_ConfigChannel+0x642>
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c7c:	6a3b      	ldr	r3, [r7, #32]
 8002c7e:	fa93 f3a3 	rbit	r3, r3
 8002c82:	61fb      	str	r3, [r7, #28]
  return result;
 8002c84:	69fb      	ldr	r3, [r7, #28]
 8002c86:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d101      	bne.n	8002c92 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8002c8e:	2320      	movs	r3, #32
 8002c90:	e003      	b.n	8002c9a <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8002c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c94:	fab3 f383 	clz	r3, r3
 8002c98:	b2db      	uxtb	r3, r3
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	f003 031f 	and.w	r3, r3, #31
 8002ca0:	2101      	movs	r1, #1
 8002ca2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ca6:	ea42 0103 	orr.w	r1, r2, r3
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d10d      	bne.n	8002cd2 <HAL_ADC_ConfigChannel+0x66e>
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	0e9b      	lsrs	r3, r3, #26
 8002cbc:	3301      	adds	r3, #1
 8002cbe:	f003 021f 	and.w	r2, r3, #31
 8002cc2:	4613      	mov	r3, r2
 8002cc4:	005b      	lsls	r3, r3, #1
 8002cc6:	4413      	add	r3, r2
 8002cc8:	3b1e      	subs	r3, #30
 8002cca:	051b      	lsls	r3, r3, #20
 8002ccc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002cd0:	e01e      	b.n	8002d10 <HAL_ADC_ConfigChannel+0x6ac>
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	fa93 f3a3 	rbit	r3, r3
 8002cde:	613b      	str	r3, [r7, #16]
  return result;
 8002ce0:	693b      	ldr	r3, [r7, #16]
 8002ce2:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002ce4:	69bb      	ldr	r3, [r7, #24]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d104      	bne.n	8002cf4 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8002cea:	2320      	movs	r3, #32
 8002cec:	e006      	b.n	8002cfc <HAL_ADC_ConfigChannel+0x698>
 8002cee:	bf00      	nop
 8002cf0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002cf4:	69bb      	ldr	r3, [r7, #24]
 8002cf6:	fab3 f383 	clz	r3, r3
 8002cfa:	b2db      	uxtb	r3, r3
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	f003 021f 	and.w	r2, r3, #31
 8002d02:	4613      	mov	r3, r2
 8002d04:	005b      	lsls	r3, r3, #1
 8002d06:	4413      	add	r3, r2
 8002d08:	3b1e      	subs	r3, #30
 8002d0a:	051b      	lsls	r3, r3, #20
 8002d0c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d10:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002d12:	683a      	ldr	r2, [r7, #0]
 8002d14:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d16:	4619      	mov	r1, r3
 8002d18:	f7ff f925 	bl	8001f66 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	681a      	ldr	r2, [r3, #0]
 8002d20:	4b3f      	ldr	r3, [pc, #252]	@ (8002e20 <HAL_ADC_ConfigChannel+0x7bc>)
 8002d22:	4013      	ands	r3, r2
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d071      	beq.n	8002e0c <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002d28:	483e      	ldr	r0, [pc, #248]	@ (8002e24 <HAL_ADC_ConfigChannel+0x7c0>)
 8002d2a:	f7ff f831 	bl	8001d90 <LL_ADC_GetCommonPathInternalCh>
 8002d2e:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a3c      	ldr	r2, [pc, #240]	@ (8002e28 <HAL_ADC_ConfigChannel+0x7c4>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d004      	beq.n	8002d46 <HAL_ADC_ConfigChannel+0x6e2>
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a3a      	ldr	r2, [pc, #232]	@ (8002e2c <HAL_ADC_ConfigChannel+0x7c8>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d127      	bne.n	8002d96 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002d46:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002d4a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d121      	bne.n	8002d96 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002d5a:	d157      	bne.n	8002e0c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002d5c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002d60:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002d64:	4619      	mov	r1, r3
 8002d66:	482f      	ldr	r0, [pc, #188]	@ (8002e24 <HAL_ADC_ConfigChannel+0x7c0>)
 8002d68:	f7fe ffff 	bl	8001d6a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002d6c:	4b30      	ldr	r3, [pc, #192]	@ (8002e30 <HAL_ADC_ConfigChannel+0x7cc>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	099b      	lsrs	r3, r3, #6
 8002d72:	4a30      	ldr	r2, [pc, #192]	@ (8002e34 <HAL_ADC_ConfigChannel+0x7d0>)
 8002d74:	fba2 2303 	umull	r2, r3, r2, r3
 8002d78:	099b      	lsrs	r3, r3, #6
 8002d7a:	1c5a      	adds	r2, r3, #1
 8002d7c:	4613      	mov	r3, r2
 8002d7e:	005b      	lsls	r3, r3, #1
 8002d80:	4413      	add	r3, r2
 8002d82:	009b      	lsls	r3, r3, #2
 8002d84:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002d86:	e002      	b.n	8002d8e <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	3b01      	subs	r3, #1
 8002d8c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d1f9      	bne.n	8002d88 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002d94:	e03a      	b.n	8002e0c <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a27      	ldr	r2, [pc, #156]	@ (8002e38 <HAL_ADC_ConfigChannel+0x7d4>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d113      	bne.n	8002dc8 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002da0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002da4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d10d      	bne.n	8002dc8 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a22      	ldr	r2, [pc, #136]	@ (8002e3c <HAL_ADC_ConfigChannel+0x7d8>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d02a      	beq.n	8002e0c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002db6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002dba:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002dbe:	4619      	mov	r1, r3
 8002dc0:	4818      	ldr	r0, [pc, #96]	@ (8002e24 <HAL_ADC_ConfigChannel+0x7c0>)
 8002dc2:	f7fe ffd2 	bl	8001d6a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002dc6:	e021      	b.n	8002e0c <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a1c      	ldr	r2, [pc, #112]	@ (8002e40 <HAL_ADC_ConfigChannel+0x7dc>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d11c      	bne.n	8002e0c <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002dd2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002dd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d116      	bne.n	8002e0c <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4a16      	ldr	r2, [pc, #88]	@ (8002e3c <HAL_ADC_ConfigChannel+0x7d8>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d011      	beq.n	8002e0c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002de8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002dec:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002df0:	4619      	mov	r1, r3
 8002df2:	480c      	ldr	r0, [pc, #48]	@ (8002e24 <HAL_ADC_ConfigChannel+0x7c0>)
 8002df4:	f7fe ffb9 	bl	8001d6a <LL_ADC_SetCommonPathInternalCh>
 8002df8:	e008      	b.n	8002e0c <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dfe:	f043 0220 	orr.w	r2, r3, #32
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002e14:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	37d8      	adds	r7, #216	@ 0xd8
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}
 8002e20:	80080000 	.word	0x80080000
 8002e24:	50000300 	.word	0x50000300
 8002e28:	c3210000 	.word	0xc3210000
 8002e2c:	90c00010 	.word	0x90c00010
 8002e30:	2000000c 	.word	0x2000000c
 8002e34:	053e2d63 	.word	0x053e2d63
 8002e38:	c7520000 	.word	0xc7520000
 8002e3c:	50000100 	.word	0x50000100
 8002e40:	cb840000 	.word	0xcb840000

08002e44 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b084      	sub	sp, #16
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4618      	mov	r0, r3
 8002e56:	f7ff f959 	bl	800210c <LL_ADC_IsEnabled>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d169      	bne.n	8002f34 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	689a      	ldr	r2, [r3, #8]
 8002e66:	4b36      	ldr	r3, [pc, #216]	@ (8002f40 <ADC_Enable+0xfc>)
 8002e68:	4013      	ands	r3, r2
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d00d      	beq.n	8002e8a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e72:	f043 0210 	orr.w	r2, r3, #16
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e7e:	f043 0201 	orr.w	r2, r3, #1
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	e055      	b.n	8002f36 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f7ff f914 	bl	80020bc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002e94:	482b      	ldr	r0, [pc, #172]	@ (8002f44 <ADC_Enable+0x100>)
 8002e96:	f7fe ff7b 	bl	8001d90 <LL_ADC_GetCommonPathInternalCh>
 8002e9a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002e9c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d013      	beq.n	8002ecc <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ea4:	4b28      	ldr	r3, [pc, #160]	@ (8002f48 <ADC_Enable+0x104>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	099b      	lsrs	r3, r3, #6
 8002eaa:	4a28      	ldr	r2, [pc, #160]	@ (8002f4c <ADC_Enable+0x108>)
 8002eac:	fba2 2303 	umull	r2, r3, r2, r3
 8002eb0:	099b      	lsrs	r3, r3, #6
 8002eb2:	1c5a      	adds	r2, r3, #1
 8002eb4:	4613      	mov	r3, r2
 8002eb6:	005b      	lsls	r3, r3, #1
 8002eb8:	4413      	add	r3, r2
 8002eba:	009b      	lsls	r3, r3, #2
 8002ebc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002ebe:	e002      	b.n	8002ec6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	3b01      	subs	r3, #1
 8002ec4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d1f9      	bne.n	8002ec0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002ecc:	f7fe ff2e 	bl	8001d2c <HAL_GetTick>
 8002ed0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002ed2:	e028      	b.n	8002f26 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f7ff f917 	bl	800210c <LL_ADC_IsEnabled>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d104      	bne.n	8002eee <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f7ff f8e7 	bl	80020bc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002eee:	f7fe ff1d 	bl	8001d2c <HAL_GetTick>
 8002ef2:	4602      	mov	r2, r0
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	1ad3      	subs	r3, r2, r3
 8002ef8:	2b02      	cmp	r3, #2
 8002efa:	d914      	bls.n	8002f26 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 0301 	and.w	r3, r3, #1
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d00d      	beq.n	8002f26 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f0e:	f043 0210 	orr.w	r2, r3, #16
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f1a:	f043 0201 	orr.w	r2, r3, #1
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	e007      	b.n	8002f36 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f003 0301 	and.w	r3, r3, #1
 8002f30:	2b01      	cmp	r3, #1
 8002f32:	d1cf      	bne.n	8002ed4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002f34:	2300      	movs	r3, #0
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3710      	adds	r7, #16
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	8000003f 	.word	0x8000003f
 8002f44:	50000300 	.word	0x50000300
 8002f48:	2000000c 	.word	0x2000000c
 8002f4c:	053e2d63 	.word	0x053e2d63

08002f50 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b084      	sub	sp, #16
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f7ff f8e8 	bl	8002132 <LL_ADC_IsDisableOngoing>
 8002f62:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f7ff f8cf 	bl	800210c <LL_ADC_IsEnabled>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d047      	beq.n	8003004 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d144      	bne.n	8003004 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	f003 030d 	and.w	r3, r3, #13
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d10c      	bne.n	8002fa2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	f7ff f8a9 	bl	80020e4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	2203      	movs	r2, #3
 8002f98:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002f9a:	f7fe fec7 	bl	8001d2c <HAL_GetTick>
 8002f9e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002fa0:	e029      	b.n	8002ff6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fa6:	f043 0210 	orr.w	r2, r3, #16
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fb2:	f043 0201 	orr.w	r2, r3, #1
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e023      	b.n	8003006 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002fbe:	f7fe feb5 	bl	8001d2c <HAL_GetTick>
 8002fc2:	4602      	mov	r2, r0
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	1ad3      	subs	r3, r2, r3
 8002fc8:	2b02      	cmp	r3, #2
 8002fca:	d914      	bls.n	8002ff6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	f003 0301 	and.w	r3, r3, #1
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d00d      	beq.n	8002ff6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fde:	f043 0210 	orr.w	r2, r3, #16
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fea:	f043 0201 	orr.w	r2, r3, #1
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e007      	b.n	8003006 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	f003 0301 	and.w	r3, r3, #1
 8003000:	2b00      	cmp	r3, #0
 8003002:	d1dc      	bne.n	8002fbe <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003004:	2300      	movs	r3, #0
}
 8003006:	4618      	mov	r0, r3
 8003008:	3710      	adds	r7, #16
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}

0800300e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800300e:	b580      	push	{r7, lr}
 8003010:	b084      	sub	sp, #16
 8003012:	af00      	add	r7, sp, #0
 8003014:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800301a:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003020:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003024:	2b00      	cmp	r3, #0
 8003026:	d14b      	bne.n	80030c0 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800302c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 0308 	and.w	r3, r3, #8
 800303e:	2b00      	cmp	r3, #0
 8003040:	d021      	beq.n	8003086 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4618      	mov	r0, r3
 8003048:	f7fe ff4e 	bl	8001ee8 <LL_ADC_REG_IsTriggerSourceSWStart>
 800304c:	4603      	mov	r3, r0
 800304e:	2b00      	cmp	r3, #0
 8003050:	d032      	beq.n	80030b8 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	68db      	ldr	r3, [r3, #12]
 8003058:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800305c:	2b00      	cmp	r3, #0
 800305e:	d12b      	bne.n	80030b8 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003064:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003070:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003074:	2b00      	cmp	r3, #0
 8003076:	d11f      	bne.n	80030b8 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800307c:	f043 0201 	orr.w	r2, r3, #1
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003084:	e018      	b.n	80030b8 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	68db      	ldr	r3, [r3, #12]
 800308c:	f003 0302 	and.w	r3, r3, #2
 8003090:	2b00      	cmp	r3, #0
 8003092:	d111      	bne.n	80030b8 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003098:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d105      	bne.n	80030b8 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030b0:	f043 0201 	orr.w	r2, r3, #1
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80030b8:	68f8      	ldr	r0, [r7, #12]
 80030ba:	f7fd fe13 	bl	8000ce4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80030be:	e00e      	b.n	80030de <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030c4:	f003 0310 	and.w	r3, r3, #16
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d003      	beq.n	80030d4 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80030cc:	68f8      	ldr	r0, [r7, #12]
 80030ce:	f7ff fabf 	bl	8002650 <HAL_ADC_ErrorCallback>
}
 80030d2:	e004      	b.n	80030de <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	4798      	blx	r3
}
 80030de:	bf00      	nop
 80030e0:	3710      	adds	r7, #16
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}

080030e6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80030e6:	b580      	push	{r7, lr}
 80030e8:	b084      	sub	sp, #16
 80030ea:	af00      	add	r7, sp, #0
 80030ec:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030f2:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80030f4:	68f8      	ldr	r0, [r7, #12]
 80030f6:	f7ff faa1 	bl	800263c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80030fa:	bf00      	nop
 80030fc:	3710      	adds	r7, #16
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}

08003102 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003102:	b580      	push	{r7, lr}
 8003104:	b084      	sub	sp, #16
 8003106:	af00      	add	r7, sp, #0
 8003108:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800310e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003114:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003120:	f043 0204 	orr.w	r2, r3, #4
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003128:	68f8      	ldr	r0, [r7, #12]
 800312a:	f7ff fa91 	bl	8002650 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800312e:	bf00      	nop
 8003130:	3710      	adds	r7, #16
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}

08003136 <LL_ADC_IsEnabled>:
{
 8003136:	b480      	push	{r7}
 8003138:	b083      	sub	sp, #12
 800313a:	af00      	add	r7, sp, #0
 800313c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	f003 0301 	and.w	r3, r3, #1
 8003146:	2b01      	cmp	r3, #1
 8003148:	d101      	bne.n	800314e <LL_ADC_IsEnabled+0x18>
 800314a:	2301      	movs	r3, #1
 800314c:	e000      	b.n	8003150 <LL_ADC_IsEnabled+0x1a>
 800314e:	2300      	movs	r3, #0
}
 8003150:	4618      	mov	r0, r3
 8003152:	370c      	adds	r7, #12
 8003154:	46bd      	mov	sp, r7
 8003156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315a:	4770      	bx	lr

0800315c <LL_ADC_StartCalibration>:
{
 800315c:	b480      	push	{r7}
 800315e:	b083      	sub	sp, #12
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
 8003164:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	689b      	ldr	r3, [r3, #8]
 800316a:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800316e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003172:	683a      	ldr	r2, [r7, #0]
 8003174:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003178:	4313      	orrs	r3, r2
 800317a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	609a      	str	r2, [r3, #8]
}
 8003182:	bf00      	nop
 8003184:	370c      	adds	r7, #12
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr

0800318e <LL_ADC_IsCalibrationOnGoing>:
{
 800318e:	b480      	push	{r7}
 8003190:	b083      	sub	sp, #12
 8003192:	af00      	add	r7, sp, #0
 8003194:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	689b      	ldr	r3, [r3, #8]
 800319a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800319e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80031a2:	d101      	bne.n	80031a8 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80031a4:	2301      	movs	r3, #1
 80031a6:	e000      	b.n	80031aa <LL_ADC_IsCalibrationOnGoing+0x1c>
 80031a8:	2300      	movs	r3, #0
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	370c      	adds	r7, #12
 80031ae:	46bd      	mov	sp, r7
 80031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b4:	4770      	bx	lr

080031b6 <LL_ADC_REG_IsConversionOngoing>:
{
 80031b6:	b480      	push	{r7}
 80031b8:	b083      	sub	sp, #12
 80031ba:	af00      	add	r7, sp, #0
 80031bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	689b      	ldr	r3, [r3, #8]
 80031c2:	f003 0304 	and.w	r3, r3, #4
 80031c6:	2b04      	cmp	r3, #4
 80031c8:	d101      	bne.n	80031ce <LL_ADC_REG_IsConversionOngoing+0x18>
 80031ca:	2301      	movs	r3, #1
 80031cc:	e000      	b.n	80031d0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80031ce:	2300      	movs	r3, #0
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	370c      	adds	r7, #12
 80031d4:	46bd      	mov	sp, r7
 80031d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031da:	4770      	bx	lr

080031dc <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b084      	sub	sp, #16
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
 80031e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80031e6:	2300      	movs	r3, #0
 80031e8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	d101      	bne.n	80031f8 <HAL_ADCEx_Calibration_Start+0x1c>
 80031f4:	2302      	movs	r3, #2
 80031f6:	e04d      	b.n	8003294 <HAL_ADCEx_Calibration_Start+0xb8>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2201      	movs	r2, #1
 80031fc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003200:	6878      	ldr	r0, [r7, #4]
 8003202:	f7ff fea5 	bl	8002f50 <ADC_Disable>
 8003206:	4603      	mov	r3, r0
 8003208:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800320a:	7bfb      	ldrb	r3, [r7, #15]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d136      	bne.n	800327e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003214:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003218:	f023 0302 	bic.w	r3, r3, #2
 800321c:	f043 0202 	orr.w	r2, r3, #2
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	6839      	ldr	r1, [r7, #0]
 800322a:	4618      	mov	r0, r3
 800322c:	f7ff ff96 	bl	800315c <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003230:	e014      	b.n	800325c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	3301      	adds	r3, #1
 8003236:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003238:	68bb      	ldr	r3, [r7, #8]
 800323a:	4a18      	ldr	r2, [pc, #96]	@ (800329c <HAL_ADCEx_Calibration_Start+0xc0>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d90d      	bls.n	800325c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003244:	f023 0312 	bic.w	r3, r3, #18
 8003248:	f043 0210 	orr.w	r2, r3, #16
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2200      	movs	r2, #0
 8003254:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8003258:	2301      	movs	r3, #1
 800325a:	e01b      	b.n	8003294 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4618      	mov	r0, r3
 8003262:	f7ff ff94 	bl	800318e <LL_ADC_IsCalibrationOnGoing>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d1e2      	bne.n	8003232 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003270:	f023 0303 	bic.w	r3, r3, #3
 8003274:	f043 0201 	orr.w	r2, r3, #1
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800327c:	e005      	b.n	800328a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003282:	f043 0210 	orr.w	r2, r3, #16
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2200      	movs	r2, #0
 800328e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003292:	7bfb      	ldrb	r3, [r7, #15]
}
 8003294:	4618      	mov	r0, r3
 8003296:	3710      	adds	r7, #16
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}
 800329c:	0004de01 	.word	0x0004de01

080032a0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80032a0:	b590      	push	{r4, r7, lr}
 80032a2:	b0a1      	sub	sp, #132	@ 0x84
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
 80032a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032aa:	2300      	movs	r3, #0
 80032ac:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d101      	bne.n	80032be <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80032ba:	2302      	movs	r3, #2
 80032bc:	e08b      	b.n	80033d6 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2201      	movs	r2, #1
 80032c2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80032c6:	2300      	movs	r3, #0
 80032c8:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80032ca:	2300      	movs	r3, #0
 80032cc:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80032d6:	d102      	bne.n	80032de <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80032d8:	4b41      	ldr	r3, [pc, #260]	@ (80033e0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80032da:	60bb      	str	r3, [r7, #8]
 80032dc:	e001      	b.n	80032e2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80032de:	2300      	movs	r3, #0
 80032e0:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d10b      	bne.n	8003300 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032ec:	f043 0220 	orr.w	r2, r3, #32
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2200      	movs	r2, #0
 80032f8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	e06a      	b.n	80033d6 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	4618      	mov	r0, r3
 8003304:	f7ff ff57 	bl	80031b6 <LL_ADC_REG_IsConversionOngoing>
 8003308:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4618      	mov	r0, r3
 8003310:	f7ff ff51 	bl	80031b6 <LL_ADC_REG_IsConversionOngoing>
 8003314:	4603      	mov	r3, r0
 8003316:	2b00      	cmp	r3, #0
 8003318:	d14c      	bne.n	80033b4 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800331a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800331c:	2b00      	cmp	r3, #0
 800331e:	d149      	bne.n	80033b4 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003320:	4b30      	ldr	r3, [pc, #192]	@ (80033e4 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8003322:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d028      	beq.n	800337e <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800332c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	6859      	ldr	r1, [r3, #4]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800333e:	035b      	lsls	r3, r3, #13
 8003340:	430b      	orrs	r3, r1
 8003342:	431a      	orrs	r2, r3
 8003344:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003346:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003348:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800334c:	f7ff fef3 	bl	8003136 <LL_ADC_IsEnabled>
 8003350:	4604      	mov	r4, r0
 8003352:	4823      	ldr	r0, [pc, #140]	@ (80033e0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003354:	f7ff feef 	bl	8003136 <LL_ADC_IsEnabled>
 8003358:	4603      	mov	r3, r0
 800335a:	4323      	orrs	r3, r4
 800335c:	2b00      	cmp	r3, #0
 800335e:	d133      	bne.n	80033c8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003360:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003368:	f023 030f 	bic.w	r3, r3, #15
 800336c:	683a      	ldr	r2, [r7, #0]
 800336e:	6811      	ldr	r1, [r2, #0]
 8003370:	683a      	ldr	r2, [r7, #0]
 8003372:	6892      	ldr	r2, [r2, #8]
 8003374:	430a      	orrs	r2, r1
 8003376:	431a      	orrs	r2, r3
 8003378:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800337a:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800337c:	e024      	b.n	80033c8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800337e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003386:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003388:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800338a:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800338e:	f7ff fed2 	bl	8003136 <LL_ADC_IsEnabled>
 8003392:	4604      	mov	r4, r0
 8003394:	4812      	ldr	r0, [pc, #72]	@ (80033e0 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003396:	f7ff fece 	bl	8003136 <LL_ADC_IsEnabled>
 800339a:	4603      	mov	r3, r0
 800339c:	4323      	orrs	r3, r4
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d112      	bne.n	80033c8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80033a2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80033aa:	f023 030f 	bic.w	r3, r3, #15
 80033ae:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80033b0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80033b2:	e009      	b.n	80033c8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033b8:	f043 0220 	orr.w	r2, r3, #32
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80033c6:	e000      	b.n	80033ca <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80033c8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2200      	movs	r2, #0
 80033ce:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80033d2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	3784      	adds	r7, #132	@ 0x84
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd90      	pop	{r4, r7, pc}
 80033de:	bf00      	nop
 80033e0:	50000100 	.word	0x50000100
 80033e4:	50000300 	.word	0x50000300

080033e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b085      	sub	sp, #20
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	f003 0307 	and.w	r3, r3, #7
 80033f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033f8:	4b0c      	ldr	r3, [pc, #48]	@ (800342c <__NVIC_SetPriorityGrouping+0x44>)
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033fe:	68ba      	ldr	r2, [r7, #8]
 8003400:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003404:	4013      	ands	r3, r2
 8003406:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003410:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003414:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003418:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800341a:	4a04      	ldr	r2, [pc, #16]	@ (800342c <__NVIC_SetPriorityGrouping+0x44>)
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	60d3      	str	r3, [r2, #12]
}
 8003420:	bf00      	nop
 8003422:	3714      	adds	r7, #20
 8003424:	46bd      	mov	sp, r7
 8003426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342a:	4770      	bx	lr
 800342c:	e000ed00 	.word	0xe000ed00

08003430 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003430:	b480      	push	{r7}
 8003432:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003434:	4b04      	ldr	r3, [pc, #16]	@ (8003448 <__NVIC_GetPriorityGrouping+0x18>)
 8003436:	68db      	ldr	r3, [r3, #12]
 8003438:	0a1b      	lsrs	r3, r3, #8
 800343a:	f003 0307 	and.w	r3, r3, #7
}
 800343e:	4618      	mov	r0, r3
 8003440:	46bd      	mov	sp, r7
 8003442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003446:	4770      	bx	lr
 8003448:	e000ed00 	.word	0xe000ed00

0800344c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	4603      	mov	r3, r0
 8003454:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003456:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800345a:	2b00      	cmp	r3, #0
 800345c:	db0b      	blt.n	8003476 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800345e:	79fb      	ldrb	r3, [r7, #7]
 8003460:	f003 021f 	and.w	r2, r3, #31
 8003464:	4907      	ldr	r1, [pc, #28]	@ (8003484 <__NVIC_EnableIRQ+0x38>)
 8003466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800346a:	095b      	lsrs	r3, r3, #5
 800346c:	2001      	movs	r0, #1
 800346e:	fa00 f202 	lsl.w	r2, r0, r2
 8003472:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003476:	bf00      	nop
 8003478:	370c      	adds	r7, #12
 800347a:	46bd      	mov	sp, r7
 800347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003480:	4770      	bx	lr
 8003482:	bf00      	nop
 8003484:	e000e100 	.word	0xe000e100

08003488 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003488:	b480      	push	{r7}
 800348a:	b083      	sub	sp, #12
 800348c:	af00      	add	r7, sp, #0
 800348e:	4603      	mov	r3, r0
 8003490:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003492:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003496:	2b00      	cmp	r3, #0
 8003498:	db12      	blt.n	80034c0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800349a:	79fb      	ldrb	r3, [r7, #7]
 800349c:	f003 021f 	and.w	r2, r3, #31
 80034a0:	490a      	ldr	r1, [pc, #40]	@ (80034cc <__NVIC_DisableIRQ+0x44>)
 80034a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034a6:	095b      	lsrs	r3, r3, #5
 80034a8:	2001      	movs	r0, #1
 80034aa:	fa00 f202 	lsl.w	r2, r0, r2
 80034ae:	3320      	adds	r3, #32
 80034b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80034b4:	f3bf 8f4f 	dsb	sy
}
 80034b8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80034ba:	f3bf 8f6f 	isb	sy
}
 80034be:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80034c0:	bf00      	nop
 80034c2:	370c      	adds	r7, #12
 80034c4:	46bd      	mov	sp, r7
 80034c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ca:	4770      	bx	lr
 80034cc:	e000e100 	.word	0xe000e100

080034d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b083      	sub	sp, #12
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	4603      	mov	r3, r0
 80034d8:	6039      	str	r1, [r7, #0]
 80034da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	db0a      	blt.n	80034fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	b2da      	uxtb	r2, r3
 80034e8:	490c      	ldr	r1, [pc, #48]	@ (800351c <__NVIC_SetPriority+0x4c>)
 80034ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ee:	0112      	lsls	r2, r2, #4
 80034f0:	b2d2      	uxtb	r2, r2
 80034f2:	440b      	add	r3, r1
 80034f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034f8:	e00a      	b.n	8003510 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	b2da      	uxtb	r2, r3
 80034fe:	4908      	ldr	r1, [pc, #32]	@ (8003520 <__NVIC_SetPriority+0x50>)
 8003500:	79fb      	ldrb	r3, [r7, #7]
 8003502:	f003 030f 	and.w	r3, r3, #15
 8003506:	3b04      	subs	r3, #4
 8003508:	0112      	lsls	r2, r2, #4
 800350a:	b2d2      	uxtb	r2, r2
 800350c:	440b      	add	r3, r1
 800350e:	761a      	strb	r2, [r3, #24]
}
 8003510:	bf00      	nop
 8003512:	370c      	adds	r7, #12
 8003514:	46bd      	mov	sp, r7
 8003516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351a:	4770      	bx	lr
 800351c:	e000e100 	.word	0xe000e100
 8003520:	e000ed00 	.word	0xe000ed00

08003524 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003524:	b480      	push	{r7}
 8003526:	b089      	sub	sp, #36	@ 0x24
 8003528:	af00      	add	r7, sp, #0
 800352a:	60f8      	str	r0, [r7, #12]
 800352c:	60b9      	str	r1, [r7, #8]
 800352e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	f003 0307 	and.w	r3, r3, #7
 8003536:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	f1c3 0307 	rsb	r3, r3, #7
 800353e:	2b04      	cmp	r3, #4
 8003540:	bf28      	it	cs
 8003542:	2304      	movcs	r3, #4
 8003544:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003546:	69fb      	ldr	r3, [r7, #28]
 8003548:	3304      	adds	r3, #4
 800354a:	2b06      	cmp	r3, #6
 800354c:	d902      	bls.n	8003554 <NVIC_EncodePriority+0x30>
 800354e:	69fb      	ldr	r3, [r7, #28]
 8003550:	3b03      	subs	r3, #3
 8003552:	e000      	b.n	8003556 <NVIC_EncodePriority+0x32>
 8003554:	2300      	movs	r3, #0
 8003556:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003558:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800355c:	69bb      	ldr	r3, [r7, #24]
 800355e:	fa02 f303 	lsl.w	r3, r2, r3
 8003562:	43da      	mvns	r2, r3
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	401a      	ands	r2, r3
 8003568:	697b      	ldr	r3, [r7, #20]
 800356a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800356c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	fa01 f303 	lsl.w	r3, r1, r3
 8003576:	43d9      	mvns	r1, r3
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800357c:	4313      	orrs	r3, r2
         );
}
 800357e:	4618      	mov	r0, r3
 8003580:	3724      	adds	r7, #36	@ 0x24
 8003582:	46bd      	mov	sp, r7
 8003584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003588:	4770      	bx	lr

0800358a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800358a:	b580      	push	{r7, lr}
 800358c:	b082      	sub	sp, #8
 800358e:	af00      	add	r7, sp, #0
 8003590:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003592:	6878      	ldr	r0, [r7, #4]
 8003594:	f7ff ff28 	bl	80033e8 <__NVIC_SetPriorityGrouping>
}
 8003598:	bf00      	nop
 800359a:	3708      	adds	r7, #8
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}

080035a0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b086      	sub	sp, #24
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	4603      	mov	r3, r0
 80035a8:	60b9      	str	r1, [r7, #8]
 80035aa:	607a      	str	r2, [r7, #4]
 80035ac:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80035ae:	f7ff ff3f 	bl	8003430 <__NVIC_GetPriorityGrouping>
 80035b2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035b4:	687a      	ldr	r2, [r7, #4]
 80035b6:	68b9      	ldr	r1, [r7, #8]
 80035b8:	6978      	ldr	r0, [r7, #20]
 80035ba:	f7ff ffb3 	bl	8003524 <NVIC_EncodePriority>
 80035be:	4602      	mov	r2, r0
 80035c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035c4:	4611      	mov	r1, r2
 80035c6:	4618      	mov	r0, r3
 80035c8:	f7ff ff82 	bl	80034d0 <__NVIC_SetPriority>
}
 80035cc:	bf00      	nop
 80035ce:	3718      	adds	r7, #24
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}

080035d4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b082      	sub	sp, #8
 80035d8:	af00      	add	r7, sp, #0
 80035da:	4603      	mov	r3, r0
 80035dc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80035de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035e2:	4618      	mov	r0, r3
 80035e4:	f7ff ff32 	bl	800344c <__NVIC_EnableIRQ>
}
 80035e8:	bf00      	nop
 80035ea:	3708      	adds	r7, #8
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bd80      	pop	{r7, pc}

080035f0 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b082      	sub	sp, #8
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	4603      	mov	r3, r0
 80035f8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80035fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035fe:	4618      	mov	r0, r3
 8003600:	f7ff ff42 	bl	8003488 <__NVIC_DisableIRQ>
}
 8003604:	bf00      	nop
 8003606:	3708      	adds	r7, #8
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}

0800360c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b084      	sub	sp, #16
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d101      	bne.n	800361e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	e08d      	b.n	800373a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	461a      	mov	r2, r3
 8003624:	4b47      	ldr	r3, [pc, #284]	@ (8003744 <HAL_DMA_Init+0x138>)
 8003626:	429a      	cmp	r2, r3
 8003628:	d80f      	bhi.n	800364a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	461a      	mov	r2, r3
 8003630:	4b45      	ldr	r3, [pc, #276]	@ (8003748 <HAL_DMA_Init+0x13c>)
 8003632:	4413      	add	r3, r2
 8003634:	4a45      	ldr	r2, [pc, #276]	@ (800374c <HAL_DMA_Init+0x140>)
 8003636:	fba2 2303 	umull	r2, r3, r2, r3
 800363a:	091b      	lsrs	r3, r3, #4
 800363c:	009a      	lsls	r2, r3, #2
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	4a42      	ldr	r2, [pc, #264]	@ (8003750 <HAL_DMA_Init+0x144>)
 8003646:	641a      	str	r2, [r3, #64]	@ 0x40
 8003648:	e00e      	b.n	8003668 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	461a      	mov	r2, r3
 8003650:	4b40      	ldr	r3, [pc, #256]	@ (8003754 <HAL_DMA_Init+0x148>)
 8003652:	4413      	add	r3, r2
 8003654:	4a3d      	ldr	r2, [pc, #244]	@ (800374c <HAL_DMA_Init+0x140>)
 8003656:	fba2 2303 	umull	r2, r3, r2, r3
 800365a:	091b      	lsrs	r3, r3, #4
 800365c:	009a      	lsls	r2, r3, #2
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	4a3c      	ldr	r2, [pc, #240]	@ (8003758 <HAL_DMA_Init+0x14c>)
 8003666:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2202      	movs	r2, #2
 800366c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800367e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003682:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800368c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	691b      	ldr	r3, [r3, #16]
 8003692:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003698:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	699b      	ldr	r3, [r3, #24]
 800369e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6a1b      	ldr	r3, [r3, #32]
 80036aa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80036ac:	68fa      	ldr	r2, [r7, #12]
 80036ae:	4313      	orrs	r3, r2
 80036b0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	68fa      	ldr	r2, [r7, #12]
 80036b8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80036ba:	6878      	ldr	r0, [r7, #4]
 80036bc:	f000 f9b6 	bl	8003a2c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80036c8:	d102      	bne.n	80036d0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2200      	movs	r2, #0
 80036ce:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	685a      	ldr	r2, [r3, #4]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036d8:	b2d2      	uxtb	r2, r2
 80036da:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036e0:	687a      	ldr	r2, [r7, #4]
 80036e2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80036e4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d010      	beq.n	8003710 <HAL_DMA_Init+0x104>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	2b04      	cmp	r3, #4
 80036f4:	d80c      	bhi.n	8003710 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	f000 f9d6 	bl	8003aa8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003700:	2200      	movs	r2, #0
 8003702:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003708:	687a      	ldr	r2, [r7, #4]
 800370a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800370c:	605a      	str	r2, [r3, #4]
 800370e:	e008      	b.n	8003722 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2200      	movs	r2, #0
 8003714:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	2200      	movs	r2, #0
 800371a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2200      	movs	r2, #0
 8003720:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2200      	movs	r2, #0
 8003726:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2201      	movs	r2, #1
 800372c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2200      	movs	r2, #0
 8003734:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003738:	2300      	movs	r3, #0
}
 800373a:	4618      	mov	r0, r3
 800373c:	3710      	adds	r7, #16
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}
 8003742:	bf00      	nop
 8003744:	40020407 	.word	0x40020407
 8003748:	bffdfff8 	.word	0xbffdfff8
 800374c:	cccccccd 	.word	0xcccccccd
 8003750:	40020000 	.word	0x40020000
 8003754:	bffdfbf8 	.word	0xbffdfbf8
 8003758:	40020400 	.word	0x40020400

0800375c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b086      	sub	sp, #24
 8003760:	af00      	add	r7, sp, #0
 8003762:	60f8      	str	r0, [r7, #12]
 8003764:	60b9      	str	r1, [r7, #8]
 8003766:	607a      	str	r2, [r7, #4]
 8003768:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800376a:	2300      	movs	r3, #0
 800376c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003774:	2b01      	cmp	r3, #1
 8003776:	d101      	bne.n	800377c <HAL_DMA_Start_IT+0x20>
 8003778:	2302      	movs	r3, #2
 800377a:	e066      	b.n	800384a <HAL_DMA_Start_IT+0xee>
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2201      	movs	r2, #1
 8003780:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800378a:	b2db      	uxtb	r3, r3
 800378c:	2b01      	cmp	r3, #1
 800378e:	d155      	bne.n	800383c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	2202      	movs	r2, #2
 8003794:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	2200      	movs	r2, #0
 800379c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f022 0201 	bic.w	r2, r2, #1
 80037ac:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	687a      	ldr	r2, [r7, #4]
 80037b2:	68b9      	ldr	r1, [r7, #8]
 80037b4:	68f8      	ldr	r0, [r7, #12]
 80037b6:	f000 f8fb 	bl	80039b0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d008      	beq.n	80037d4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	681a      	ldr	r2, [r3, #0]
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f042 020e 	orr.w	r2, r2, #14
 80037d0:	601a      	str	r2, [r3, #0]
 80037d2:	e00f      	b.n	80037f4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f022 0204 	bic.w	r2, r2, #4
 80037e2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f042 020a 	orr.w	r2, r2, #10
 80037f2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d007      	beq.n	8003812 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003806:	681a      	ldr	r2, [r3, #0]
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800380c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003810:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003816:	2b00      	cmp	r3, #0
 8003818:	d007      	beq.n	800382a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003824:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003828:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f042 0201 	orr.w	r2, r2, #1
 8003838:	601a      	str	r2, [r3, #0]
 800383a:	e005      	b.n	8003848 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	2200      	movs	r2, #0
 8003840:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003844:	2302      	movs	r3, #2
 8003846:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003848:	7dfb      	ldrb	r3, [r7, #23]
}
 800384a:	4618      	mov	r0, r3
 800384c:	3718      	adds	r7, #24
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}

08003852 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003852:	b580      	push	{r7, lr}
 8003854:	b084      	sub	sp, #16
 8003856:	af00      	add	r7, sp, #0
 8003858:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800386e:	f003 031f 	and.w	r3, r3, #31
 8003872:	2204      	movs	r2, #4
 8003874:	409a      	lsls	r2, r3
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	4013      	ands	r3, r2
 800387a:	2b00      	cmp	r3, #0
 800387c:	d026      	beq.n	80038cc <HAL_DMA_IRQHandler+0x7a>
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	f003 0304 	and.w	r3, r3, #4
 8003884:	2b00      	cmp	r3, #0
 8003886:	d021      	beq.n	80038cc <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f003 0320 	and.w	r3, r3, #32
 8003892:	2b00      	cmp	r3, #0
 8003894:	d107      	bne.n	80038a6 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f022 0204 	bic.w	r2, r2, #4
 80038a4:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038aa:	f003 021f 	and.w	r2, r3, #31
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038b2:	2104      	movs	r1, #4
 80038b4:	fa01 f202 	lsl.w	r2, r1, r2
 80038b8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d071      	beq.n	80039a6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038c6:	6878      	ldr	r0, [r7, #4]
 80038c8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80038ca:	e06c      	b.n	80039a6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038d0:	f003 031f 	and.w	r3, r3, #31
 80038d4:	2202      	movs	r2, #2
 80038d6:	409a      	lsls	r2, r3
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	4013      	ands	r3, r2
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d02e      	beq.n	800393e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	f003 0302 	and.w	r3, r3, #2
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d029      	beq.n	800393e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f003 0320 	and.w	r3, r3, #32
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d10b      	bne.n	8003910 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f022 020a 	bic.w	r2, r2, #10
 8003906:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2201      	movs	r2, #1
 800390c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003914:	f003 021f 	and.w	r2, r3, #31
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800391c:	2102      	movs	r1, #2
 800391e:	fa01 f202 	lsl.w	r2, r1, r2
 8003922:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2200      	movs	r2, #0
 8003928:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003930:	2b00      	cmp	r3, #0
 8003932:	d038      	beq.n	80039a6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003938:	6878      	ldr	r0, [r7, #4]
 800393a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800393c:	e033      	b.n	80039a6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003942:	f003 031f 	and.w	r3, r3, #31
 8003946:	2208      	movs	r2, #8
 8003948:	409a      	lsls	r2, r3
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	4013      	ands	r3, r2
 800394e:	2b00      	cmp	r3, #0
 8003950:	d02a      	beq.n	80039a8 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8003952:	68bb      	ldr	r3, [r7, #8]
 8003954:	f003 0308 	and.w	r3, r3, #8
 8003958:	2b00      	cmp	r3, #0
 800395a:	d025      	beq.n	80039a8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	681a      	ldr	r2, [r3, #0]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f022 020e 	bic.w	r2, r2, #14
 800396a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003970:	f003 021f 	and.w	r2, r3, #31
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003978:	2101      	movs	r1, #1
 800397a:	fa01 f202 	lsl.w	r2, r1, r2
 800397e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2201      	movs	r2, #1
 8003984:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2201      	movs	r2, #1
 800398a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2200      	movs	r2, #0
 8003992:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800399a:	2b00      	cmp	r3, #0
 800399c:	d004      	beq.n	80039a8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039a2:	6878      	ldr	r0, [r7, #4]
 80039a4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80039a6:	bf00      	nop
 80039a8:	bf00      	nop
}
 80039aa:	3710      	adds	r7, #16
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bd80      	pop	{r7, pc}

080039b0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b085      	sub	sp, #20
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	60f8      	str	r0, [r7, #12]
 80039b8:	60b9      	str	r1, [r7, #8]
 80039ba:	607a      	str	r2, [r7, #4]
 80039bc:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039c2:	68fa      	ldr	r2, [r7, #12]
 80039c4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80039c6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d004      	beq.n	80039da <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039d4:	68fa      	ldr	r2, [r7, #12]
 80039d6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80039d8:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039de:	f003 021f 	and.w	r2, r3, #31
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039e6:	2101      	movs	r1, #1
 80039e8:	fa01 f202 	lsl.w	r2, r1, r2
 80039ec:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	683a      	ldr	r2, [r7, #0]
 80039f4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	2b10      	cmp	r3, #16
 80039fc:	d108      	bne.n	8003a10 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	687a      	ldr	r2, [r7, #4]
 8003a04:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	68ba      	ldr	r2, [r7, #8]
 8003a0c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003a0e:	e007      	b.n	8003a20 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	68ba      	ldr	r2, [r7, #8]
 8003a16:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	687a      	ldr	r2, [r7, #4]
 8003a1e:	60da      	str	r2, [r3, #12]
}
 8003a20:	bf00      	nop
 8003a22:	3714      	adds	r7, #20
 8003a24:	46bd      	mov	sp, r7
 8003a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2a:	4770      	bx	lr

08003a2c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b087      	sub	sp, #28
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	461a      	mov	r2, r3
 8003a3a:	4b16      	ldr	r3, [pc, #88]	@ (8003a94 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d802      	bhi.n	8003a46 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003a40:	4b15      	ldr	r3, [pc, #84]	@ (8003a98 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003a42:	617b      	str	r3, [r7, #20]
 8003a44:	e001      	b.n	8003a4a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8003a46:	4b15      	ldr	r3, [pc, #84]	@ (8003a9c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003a48:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	b2db      	uxtb	r3, r3
 8003a54:	3b08      	subs	r3, #8
 8003a56:	4a12      	ldr	r2, [pc, #72]	@ (8003aa0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003a58:	fba2 2303 	umull	r2, r3, r2, r3
 8003a5c:	091b      	lsrs	r3, r3, #4
 8003a5e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a64:	089b      	lsrs	r3, r3, #2
 8003a66:	009a      	lsls	r2, r3, #2
 8003a68:	693b      	ldr	r3, [r7, #16]
 8003a6a:	4413      	add	r3, r2
 8003a6c:	461a      	mov	r2, r3
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	4a0b      	ldr	r2, [pc, #44]	@ (8003aa4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003a76:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	f003 031f 	and.w	r3, r3, #31
 8003a7e:	2201      	movs	r2, #1
 8003a80:	409a      	lsls	r2, r3
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003a86:	bf00      	nop
 8003a88:	371c      	adds	r7, #28
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a90:	4770      	bx	lr
 8003a92:	bf00      	nop
 8003a94:	40020407 	.word	0x40020407
 8003a98:	40020800 	.word	0x40020800
 8003a9c:	40020820 	.word	0x40020820
 8003aa0:	cccccccd 	.word	0xcccccccd
 8003aa4:	40020880 	.word	0x40020880

08003aa8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b085      	sub	sp, #20
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	b2db      	uxtb	r3, r3
 8003ab6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003ab8:	68fa      	ldr	r2, [r7, #12]
 8003aba:	4b0b      	ldr	r3, [pc, #44]	@ (8003ae8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003abc:	4413      	add	r3, r2
 8003abe:	009b      	lsls	r3, r3, #2
 8003ac0:	461a      	mov	r2, r3
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	4a08      	ldr	r2, [pc, #32]	@ (8003aec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003aca:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	3b01      	subs	r3, #1
 8003ad0:	f003 031f 	and.w	r3, r3, #31
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	409a      	lsls	r2, r3
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003adc:	bf00      	nop
 8003ade:	3714      	adds	r7, #20
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae6:	4770      	bx	lr
 8003ae8:	1000823f 	.word	0x1000823f
 8003aec:	40020940 	.word	0x40020940

08003af0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b087      	sub	sp, #28
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
 8003af8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003afa:	2300      	movs	r3, #0
 8003afc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003afe:	e15a      	b.n	8003db6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	681a      	ldr	r2, [r3, #0]
 8003b04:	2101      	movs	r1, #1
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	fa01 f303 	lsl.w	r3, r1, r3
 8003b0c:	4013      	ands	r3, r2
 8003b0e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	f000 814c 	beq.w	8003db0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	f003 0303 	and.w	r3, r3, #3
 8003b20:	2b01      	cmp	r3, #1
 8003b22:	d005      	beq.n	8003b30 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003b2c:	2b02      	cmp	r3, #2
 8003b2e:	d130      	bne.n	8003b92 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	689b      	ldr	r3, [r3, #8]
 8003b34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	005b      	lsls	r3, r3, #1
 8003b3a:	2203      	movs	r2, #3
 8003b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b40:	43db      	mvns	r3, r3
 8003b42:	693a      	ldr	r2, [r7, #16]
 8003b44:	4013      	ands	r3, r2
 8003b46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	68da      	ldr	r2, [r3, #12]
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	005b      	lsls	r3, r3, #1
 8003b50:	fa02 f303 	lsl.w	r3, r2, r3
 8003b54:	693a      	ldr	r2, [r7, #16]
 8003b56:	4313      	orrs	r3, r2
 8003b58:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	693a      	ldr	r2, [r7, #16]
 8003b5e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003b66:	2201      	movs	r2, #1
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b6e:	43db      	mvns	r3, r3
 8003b70:	693a      	ldr	r2, [r7, #16]
 8003b72:	4013      	ands	r3, r2
 8003b74:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	091b      	lsrs	r3, r3, #4
 8003b7c:	f003 0201 	and.w	r2, r3, #1
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	fa02 f303 	lsl.w	r3, r2, r3
 8003b86:	693a      	ldr	r2, [r7, #16]
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	693a      	ldr	r2, [r7, #16]
 8003b90:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	f003 0303 	and.w	r3, r3, #3
 8003b9a:	2b03      	cmp	r3, #3
 8003b9c:	d017      	beq.n	8003bce <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	68db      	ldr	r3, [r3, #12]
 8003ba2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	005b      	lsls	r3, r3, #1
 8003ba8:	2203      	movs	r2, #3
 8003baa:	fa02 f303 	lsl.w	r3, r2, r3
 8003bae:	43db      	mvns	r3, r3
 8003bb0:	693a      	ldr	r2, [r7, #16]
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	689a      	ldr	r2, [r3, #8]
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	005b      	lsls	r3, r3, #1
 8003bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc2:	693a      	ldr	r2, [r7, #16]
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	693a      	ldr	r2, [r7, #16]
 8003bcc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	f003 0303 	and.w	r3, r3, #3
 8003bd6:	2b02      	cmp	r3, #2
 8003bd8:	d123      	bne.n	8003c22 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	08da      	lsrs	r2, r3, #3
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	3208      	adds	r2, #8
 8003be2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003be6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	f003 0307 	and.w	r3, r3, #7
 8003bee:	009b      	lsls	r3, r3, #2
 8003bf0:	220f      	movs	r2, #15
 8003bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf6:	43db      	mvns	r3, r3
 8003bf8:	693a      	ldr	r2, [r7, #16]
 8003bfa:	4013      	ands	r3, r2
 8003bfc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	691a      	ldr	r2, [r3, #16]
 8003c02:	697b      	ldr	r3, [r7, #20]
 8003c04:	f003 0307 	and.w	r3, r3, #7
 8003c08:	009b      	lsls	r3, r3, #2
 8003c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c0e:	693a      	ldr	r2, [r7, #16]
 8003c10:	4313      	orrs	r3, r2
 8003c12:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003c14:	697b      	ldr	r3, [r7, #20]
 8003c16:	08da      	lsrs	r2, r3, #3
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	3208      	adds	r2, #8
 8003c1c:	6939      	ldr	r1, [r7, #16]
 8003c1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	005b      	lsls	r3, r3, #1
 8003c2c:	2203      	movs	r2, #3
 8003c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c32:	43db      	mvns	r3, r3
 8003c34:	693a      	ldr	r2, [r7, #16]
 8003c36:	4013      	ands	r3, r2
 8003c38:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	f003 0203 	and.w	r2, r3, #3
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	005b      	lsls	r3, r3, #1
 8003c46:	fa02 f303 	lsl.w	r3, r2, r3
 8003c4a:	693a      	ldr	r2, [r7, #16]
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	693a      	ldr	r2, [r7, #16]
 8003c54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	f000 80a6 	beq.w	8003db0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c64:	4b5b      	ldr	r3, [pc, #364]	@ (8003dd4 <HAL_GPIO_Init+0x2e4>)
 8003c66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c68:	4a5a      	ldr	r2, [pc, #360]	@ (8003dd4 <HAL_GPIO_Init+0x2e4>)
 8003c6a:	f043 0301 	orr.w	r3, r3, #1
 8003c6e:	6613      	str	r3, [r2, #96]	@ 0x60
 8003c70:	4b58      	ldr	r3, [pc, #352]	@ (8003dd4 <HAL_GPIO_Init+0x2e4>)
 8003c72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c74:	f003 0301 	and.w	r3, r3, #1
 8003c78:	60bb      	str	r3, [r7, #8]
 8003c7a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003c7c:	4a56      	ldr	r2, [pc, #344]	@ (8003dd8 <HAL_GPIO_Init+0x2e8>)
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	089b      	lsrs	r3, r3, #2
 8003c82:	3302      	adds	r3, #2
 8003c84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c88:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	f003 0303 	and.w	r3, r3, #3
 8003c90:	009b      	lsls	r3, r3, #2
 8003c92:	220f      	movs	r2, #15
 8003c94:	fa02 f303 	lsl.w	r3, r2, r3
 8003c98:	43db      	mvns	r3, r3
 8003c9a:	693a      	ldr	r2, [r7, #16]
 8003c9c:	4013      	ands	r3, r2
 8003c9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003ca6:	d01f      	beq.n	8003ce8 <HAL_GPIO_Init+0x1f8>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	4a4c      	ldr	r2, [pc, #304]	@ (8003ddc <HAL_GPIO_Init+0x2ec>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d019      	beq.n	8003ce4 <HAL_GPIO_Init+0x1f4>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	4a4b      	ldr	r2, [pc, #300]	@ (8003de0 <HAL_GPIO_Init+0x2f0>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d013      	beq.n	8003ce0 <HAL_GPIO_Init+0x1f0>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	4a4a      	ldr	r2, [pc, #296]	@ (8003de4 <HAL_GPIO_Init+0x2f4>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d00d      	beq.n	8003cdc <HAL_GPIO_Init+0x1ec>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	4a49      	ldr	r2, [pc, #292]	@ (8003de8 <HAL_GPIO_Init+0x2f8>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d007      	beq.n	8003cd8 <HAL_GPIO_Init+0x1e8>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	4a48      	ldr	r2, [pc, #288]	@ (8003dec <HAL_GPIO_Init+0x2fc>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d101      	bne.n	8003cd4 <HAL_GPIO_Init+0x1e4>
 8003cd0:	2305      	movs	r3, #5
 8003cd2:	e00a      	b.n	8003cea <HAL_GPIO_Init+0x1fa>
 8003cd4:	2306      	movs	r3, #6
 8003cd6:	e008      	b.n	8003cea <HAL_GPIO_Init+0x1fa>
 8003cd8:	2304      	movs	r3, #4
 8003cda:	e006      	b.n	8003cea <HAL_GPIO_Init+0x1fa>
 8003cdc:	2303      	movs	r3, #3
 8003cde:	e004      	b.n	8003cea <HAL_GPIO_Init+0x1fa>
 8003ce0:	2302      	movs	r3, #2
 8003ce2:	e002      	b.n	8003cea <HAL_GPIO_Init+0x1fa>
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	e000      	b.n	8003cea <HAL_GPIO_Init+0x1fa>
 8003ce8:	2300      	movs	r3, #0
 8003cea:	697a      	ldr	r2, [r7, #20]
 8003cec:	f002 0203 	and.w	r2, r2, #3
 8003cf0:	0092      	lsls	r2, r2, #2
 8003cf2:	4093      	lsls	r3, r2
 8003cf4:	693a      	ldr	r2, [r7, #16]
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003cfa:	4937      	ldr	r1, [pc, #220]	@ (8003dd8 <HAL_GPIO_Init+0x2e8>)
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	089b      	lsrs	r3, r3, #2
 8003d00:	3302      	adds	r3, #2
 8003d02:	693a      	ldr	r2, [r7, #16]
 8003d04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003d08:	4b39      	ldr	r3, [pc, #228]	@ (8003df0 <HAL_GPIO_Init+0x300>)
 8003d0a:	689b      	ldr	r3, [r3, #8]
 8003d0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	43db      	mvns	r3, r3
 8003d12:	693a      	ldr	r2, [r7, #16]
 8003d14:	4013      	ands	r3, r2
 8003d16:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d003      	beq.n	8003d2c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003d24:	693a      	ldr	r2, [r7, #16]
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003d2c:	4a30      	ldr	r2, [pc, #192]	@ (8003df0 <HAL_GPIO_Init+0x300>)
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003d32:	4b2f      	ldr	r3, [pc, #188]	@ (8003df0 <HAL_GPIO_Init+0x300>)
 8003d34:	68db      	ldr	r3, [r3, #12]
 8003d36:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	43db      	mvns	r3, r3
 8003d3c:	693a      	ldr	r2, [r7, #16]
 8003d3e:	4013      	ands	r3, r2
 8003d40:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d003      	beq.n	8003d56 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003d4e:	693a      	ldr	r2, [r7, #16]
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	4313      	orrs	r3, r2
 8003d54:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003d56:	4a26      	ldr	r2, [pc, #152]	@ (8003df0 <HAL_GPIO_Init+0x300>)
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003d5c:	4b24      	ldr	r3, [pc, #144]	@ (8003df0 <HAL_GPIO_Init+0x300>)
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	43db      	mvns	r3, r3
 8003d66:	693a      	ldr	r2, [r7, #16]
 8003d68:	4013      	ands	r3, r2
 8003d6a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d003      	beq.n	8003d80 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003d78:	693a      	ldr	r2, [r7, #16]
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003d80:	4a1b      	ldr	r2, [pc, #108]	@ (8003df0 <HAL_GPIO_Init+0x300>)
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003d86:	4b1a      	ldr	r3, [pc, #104]	@ (8003df0 <HAL_GPIO_Init+0x300>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	43db      	mvns	r3, r3
 8003d90:	693a      	ldr	r2, [r7, #16]
 8003d92:	4013      	ands	r3, r2
 8003d94:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d003      	beq.n	8003daa <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003da2:	693a      	ldr	r2, [r7, #16]
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	4313      	orrs	r3, r2
 8003da8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003daa:	4a11      	ldr	r2, [pc, #68]	@ (8003df0 <HAL_GPIO_Init+0x300>)
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003db0:	697b      	ldr	r3, [r7, #20]
 8003db2:	3301      	adds	r3, #1
 8003db4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	681a      	ldr	r2, [r3, #0]
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	fa22 f303 	lsr.w	r3, r2, r3
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	f47f ae9d 	bne.w	8003b00 <HAL_GPIO_Init+0x10>
  }
}
 8003dc6:	bf00      	nop
 8003dc8:	bf00      	nop
 8003dca:	371c      	adds	r7, #28
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd2:	4770      	bx	lr
 8003dd4:	40021000 	.word	0x40021000
 8003dd8:	40010000 	.word	0x40010000
 8003ddc:	48000400 	.word	0x48000400
 8003de0:	48000800 	.word	0x48000800
 8003de4:	48000c00 	.word	0x48000c00
 8003de8:	48001000 	.word	0x48001000
 8003dec:	48001400 	.word	0x48001400
 8003df0:	40010400 	.word	0x40010400

08003df4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003df4:	b480      	push	{r7}
 8003df6:	b083      	sub	sp, #12
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
 8003dfc:	460b      	mov	r3, r1
 8003dfe:	807b      	strh	r3, [r7, #2]
 8003e00:	4613      	mov	r3, r2
 8003e02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003e04:	787b      	ldrb	r3, [r7, #1]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d003      	beq.n	8003e12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003e0a:	887a      	ldrh	r2, [r7, #2]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003e10:	e002      	b.n	8003e18 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003e12:	887a      	ldrh	r2, [r7, #2]
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003e18:	bf00      	nop
 8003e1a:	370c      	adds	r7, #12
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e22:	4770      	bx	lr

08003e24 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003e24:	b480      	push	{r7}
 8003e26:	b085      	sub	sp, #20
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
 8003e2c:	460b      	mov	r3, r1
 8003e2e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	695b      	ldr	r3, [r3, #20]
 8003e34:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003e36:	887a      	ldrh	r2, [r7, #2]
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	4013      	ands	r3, r2
 8003e3c:	041a      	lsls	r2, r3, #16
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	43d9      	mvns	r1, r3
 8003e42:	887b      	ldrh	r3, [r7, #2]
 8003e44:	400b      	ands	r3, r1
 8003e46:	431a      	orrs	r2, r3
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	619a      	str	r2, [r3, #24]
}
 8003e4c:	bf00      	nop
 8003e4e:	3714      	adds	r7, #20
 8003e50:	46bd      	mov	sp, r7
 8003e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e56:	4770      	bx	lr

08003e58 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b082      	sub	sp, #8
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	4603      	mov	r3, r0
 8003e60:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003e62:	4b08      	ldr	r3, [pc, #32]	@ (8003e84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e64:	695a      	ldr	r2, [r3, #20]
 8003e66:	88fb      	ldrh	r3, [r7, #6]
 8003e68:	4013      	ands	r3, r2
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d006      	beq.n	8003e7c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003e6e:	4a05      	ldr	r2, [pc, #20]	@ (8003e84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e70:	88fb      	ldrh	r3, [r7, #6]
 8003e72:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003e74:	88fb      	ldrh	r3, [r7, #6]
 8003e76:	4618      	mov	r0, r3
 8003e78:	f7fc ff56 	bl	8000d28 <HAL_GPIO_EXTI_Callback>
  }
}
 8003e7c:	bf00      	nop
 8003e7e:	3708      	adds	r7, #8
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}
 8003e84:	40010400 	.word	0x40010400

08003e88 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b085      	sub	sp, #20
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d141      	bne.n	8003f1a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003e96:	4b4b      	ldr	r3, [pc, #300]	@ (8003fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003e9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ea2:	d131      	bne.n	8003f08 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003ea4:	4b47      	ldr	r3, [pc, #284]	@ (8003fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ea6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003eaa:	4a46      	ldr	r2, [pc, #280]	@ (8003fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003eac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003eb0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003eb4:	4b43      	ldr	r3, [pc, #268]	@ (8003fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003ebc:	4a41      	ldr	r2, [pc, #260]	@ (8003fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ebe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003ec2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003ec4:	4b40      	ldr	r3, [pc, #256]	@ (8003fc8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	2232      	movs	r2, #50	@ 0x32
 8003eca:	fb02 f303 	mul.w	r3, r2, r3
 8003ece:	4a3f      	ldr	r2, [pc, #252]	@ (8003fcc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003ed0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ed4:	0c9b      	lsrs	r3, r3, #18
 8003ed6:	3301      	adds	r3, #1
 8003ed8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003eda:	e002      	b.n	8003ee2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	3b01      	subs	r3, #1
 8003ee0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ee2:	4b38      	ldr	r3, [pc, #224]	@ (8003fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ee4:	695b      	ldr	r3, [r3, #20]
 8003ee6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003eea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003eee:	d102      	bne.n	8003ef6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d1f2      	bne.n	8003edc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003ef6:	4b33      	ldr	r3, [pc, #204]	@ (8003fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ef8:	695b      	ldr	r3, [r3, #20]
 8003efa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003efe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f02:	d158      	bne.n	8003fb6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003f04:	2303      	movs	r3, #3
 8003f06:	e057      	b.n	8003fb8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003f08:	4b2e      	ldr	r3, [pc, #184]	@ (8003fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f0e:	4a2d      	ldr	r2, [pc, #180]	@ (8003fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f14:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003f18:	e04d      	b.n	8003fb6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f20:	d141      	bne.n	8003fa6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003f22:	4b28      	ldr	r3, [pc, #160]	@ (8003fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003f2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f2e:	d131      	bne.n	8003f94 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003f30:	4b24      	ldr	r3, [pc, #144]	@ (8003fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f36:	4a23      	ldr	r2, [pc, #140]	@ (8003fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f3c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003f40:	4b20      	ldr	r3, [pc, #128]	@ (8003fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003f48:	4a1e      	ldr	r2, [pc, #120]	@ (8003fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f4a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003f4e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003f50:	4b1d      	ldr	r3, [pc, #116]	@ (8003fc8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	2232      	movs	r2, #50	@ 0x32
 8003f56:	fb02 f303 	mul.w	r3, r2, r3
 8003f5a:	4a1c      	ldr	r2, [pc, #112]	@ (8003fcc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003f5c:	fba2 2303 	umull	r2, r3, r2, r3
 8003f60:	0c9b      	lsrs	r3, r3, #18
 8003f62:	3301      	adds	r3, #1
 8003f64:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f66:	e002      	b.n	8003f6e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	3b01      	subs	r3, #1
 8003f6c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f6e:	4b15      	ldr	r3, [pc, #84]	@ (8003fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f70:	695b      	ldr	r3, [r3, #20]
 8003f72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f7a:	d102      	bne.n	8003f82 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d1f2      	bne.n	8003f68 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003f82:	4b10      	ldr	r3, [pc, #64]	@ (8003fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f84:	695b      	ldr	r3, [r3, #20]
 8003f86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f8e:	d112      	bne.n	8003fb6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003f90:	2303      	movs	r3, #3
 8003f92:	e011      	b.n	8003fb8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003f94:	4b0b      	ldr	r3, [pc, #44]	@ (8003fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f9a:	4a0a      	ldr	r2, [pc, #40]	@ (8003fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003f9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fa0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003fa4:	e007      	b.n	8003fb6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003fa6:	4b07      	ldr	r3, [pc, #28]	@ (8003fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003fae:	4a05      	ldr	r2, [pc, #20]	@ (8003fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003fb0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003fb4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003fb6:	2300      	movs	r3, #0
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	3714      	adds	r7, #20
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc2:	4770      	bx	lr
 8003fc4:	40007000 	.word	0x40007000
 8003fc8:	2000000c 	.word	0x2000000c
 8003fcc:	431bde83 	.word	0x431bde83

08003fd0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003fd4:	4b05      	ldr	r3, [pc, #20]	@ (8003fec <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	4a04      	ldr	r2, [pc, #16]	@ (8003fec <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003fda:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003fde:	6093      	str	r3, [r2, #8]
}
 8003fe0:	bf00      	nop
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe8:	4770      	bx	lr
 8003fea:	bf00      	nop
 8003fec:	40007000 	.word	0x40007000

08003ff0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b088      	sub	sp, #32
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d101      	bne.n	8004002 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
 8004000:	e2fe      	b.n	8004600 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f003 0301 	and.w	r3, r3, #1
 800400a:	2b00      	cmp	r3, #0
 800400c:	d075      	beq.n	80040fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800400e:	4b97      	ldr	r3, [pc, #604]	@ (800426c <HAL_RCC_OscConfig+0x27c>)
 8004010:	689b      	ldr	r3, [r3, #8]
 8004012:	f003 030c 	and.w	r3, r3, #12
 8004016:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004018:	4b94      	ldr	r3, [pc, #592]	@ (800426c <HAL_RCC_OscConfig+0x27c>)
 800401a:	68db      	ldr	r3, [r3, #12]
 800401c:	f003 0303 	and.w	r3, r3, #3
 8004020:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004022:	69bb      	ldr	r3, [r7, #24]
 8004024:	2b0c      	cmp	r3, #12
 8004026:	d102      	bne.n	800402e <HAL_RCC_OscConfig+0x3e>
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	2b03      	cmp	r3, #3
 800402c:	d002      	beq.n	8004034 <HAL_RCC_OscConfig+0x44>
 800402e:	69bb      	ldr	r3, [r7, #24]
 8004030:	2b08      	cmp	r3, #8
 8004032:	d10b      	bne.n	800404c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004034:	4b8d      	ldr	r3, [pc, #564]	@ (800426c <HAL_RCC_OscConfig+0x27c>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800403c:	2b00      	cmp	r3, #0
 800403e:	d05b      	beq.n	80040f8 <HAL_RCC_OscConfig+0x108>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d157      	bne.n	80040f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004048:	2301      	movs	r3, #1
 800404a:	e2d9      	b.n	8004600 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004054:	d106      	bne.n	8004064 <HAL_RCC_OscConfig+0x74>
 8004056:	4b85      	ldr	r3, [pc, #532]	@ (800426c <HAL_RCC_OscConfig+0x27c>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a84      	ldr	r2, [pc, #528]	@ (800426c <HAL_RCC_OscConfig+0x27c>)
 800405c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004060:	6013      	str	r3, [r2, #0]
 8004062:	e01d      	b.n	80040a0 <HAL_RCC_OscConfig+0xb0>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800406c:	d10c      	bne.n	8004088 <HAL_RCC_OscConfig+0x98>
 800406e:	4b7f      	ldr	r3, [pc, #508]	@ (800426c <HAL_RCC_OscConfig+0x27c>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a7e      	ldr	r2, [pc, #504]	@ (800426c <HAL_RCC_OscConfig+0x27c>)
 8004074:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004078:	6013      	str	r3, [r2, #0]
 800407a:	4b7c      	ldr	r3, [pc, #496]	@ (800426c <HAL_RCC_OscConfig+0x27c>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4a7b      	ldr	r2, [pc, #492]	@ (800426c <HAL_RCC_OscConfig+0x27c>)
 8004080:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004084:	6013      	str	r3, [r2, #0]
 8004086:	e00b      	b.n	80040a0 <HAL_RCC_OscConfig+0xb0>
 8004088:	4b78      	ldr	r3, [pc, #480]	@ (800426c <HAL_RCC_OscConfig+0x27c>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a77      	ldr	r2, [pc, #476]	@ (800426c <HAL_RCC_OscConfig+0x27c>)
 800408e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004092:	6013      	str	r3, [r2, #0]
 8004094:	4b75      	ldr	r3, [pc, #468]	@ (800426c <HAL_RCC_OscConfig+0x27c>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a74      	ldr	r2, [pc, #464]	@ (800426c <HAL_RCC_OscConfig+0x27c>)
 800409a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800409e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d013      	beq.n	80040d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040a8:	f7fd fe40 	bl	8001d2c <HAL_GetTick>
 80040ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80040ae:	e008      	b.n	80040c2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040b0:	f7fd fe3c 	bl	8001d2c <HAL_GetTick>
 80040b4:	4602      	mov	r2, r0
 80040b6:	693b      	ldr	r3, [r7, #16]
 80040b8:	1ad3      	subs	r3, r2, r3
 80040ba:	2b64      	cmp	r3, #100	@ 0x64
 80040bc:	d901      	bls.n	80040c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80040be:	2303      	movs	r3, #3
 80040c0:	e29e      	b.n	8004600 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80040c2:	4b6a      	ldr	r3, [pc, #424]	@ (800426c <HAL_RCC_OscConfig+0x27c>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d0f0      	beq.n	80040b0 <HAL_RCC_OscConfig+0xc0>
 80040ce:	e014      	b.n	80040fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040d0:	f7fd fe2c 	bl	8001d2c <HAL_GetTick>
 80040d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80040d6:	e008      	b.n	80040ea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040d8:	f7fd fe28 	bl	8001d2c <HAL_GetTick>
 80040dc:	4602      	mov	r2, r0
 80040de:	693b      	ldr	r3, [r7, #16]
 80040e0:	1ad3      	subs	r3, r2, r3
 80040e2:	2b64      	cmp	r3, #100	@ 0x64
 80040e4:	d901      	bls.n	80040ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80040e6:	2303      	movs	r3, #3
 80040e8:	e28a      	b.n	8004600 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80040ea:	4b60      	ldr	r3, [pc, #384]	@ (800426c <HAL_RCC_OscConfig+0x27c>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d1f0      	bne.n	80040d8 <HAL_RCC_OscConfig+0xe8>
 80040f6:	e000      	b.n	80040fa <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f003 0302 	and.w	r3, r3, #2
 8004102:	2b00      	cmp	r3, #0
 8004104:	d075      	beq.n	80041f2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004106:	4b59      	ldr	r3, [pc, #356]	@ (800426c <HAL_RCC_OscConfig+0x27c>)
 8004108:	689b      	ldr	r3, [r3, #8]
 800410a:	f003 030c 	and.w	r3, r3, #12
 800410e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004110:	4b56      	ldr	r3, [pc, #344]	@ (800426c <HAL_RCC_OscConfig+0x27c>)
 8004112:	68db      	ldr	r3, [r3, #12]
 8004114:	f003 0303 	and.w	r3, r3, #3
 8004118:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800411a:	69bb      	ldr	r3, [r7, #24]
 800411c:	2b0c      	cmp	r3, #12
 800411e:	d102      	bne.n	8004126 <HAL_RCC_OscConfig+0x136>
 8004120:	697b      	ldr	r3, [r7, #20]
 8004122:	2b02      	cmp	r3, #2
 8004124:	d002      	beq.n	800412c <HAL_RCC_OscConfig+0x13c>
 8004126:	69bb      	ldr	r3, [r7, #24]
 8004128:	2b04      	cmp	r3, #4
 800412a:	d11f      	bne.n	800416c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800412c:	4b4f      	ldr	r3, [pc, #316]	@ (800426c <HAL_RCC_OscConfig+0x27c>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004134:	2b00      	cmp	r3, #0
 8004136:	d005      	beq.n	8004144 <HAL_RCC_OscConfig+0x154>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	68db      	ldr	r3, [r3, #12]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d101      	bne.n	8004144 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004140:	2301      	movs	r3, #1
 8004142:	e25d      	b.n	8004600 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004144:	4b49      	ldr	r3, [pc, #292]	@ (800426c <HAL_RCC_OscConfig+0x27c>)
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	691b      	ldr	r3, [r3, #16]
 8004150:	061b      	lsls	r3, r3, #24
 8004152:	4946      	ldr	r1, [pc, #280]	@ (800426c <HAL_RCC_OscConfig+0x27c>)
 8004154:	4313      	orrs	r3, r2
 8004156:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004158:	4b45      	ldr	r3, [pc, #276]	@ (8004270 <HAL_RCC_OscConfig+0x280>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4618      	mov	r0, r3
 800415e:	f7fd fc19 	bl	8001994 <HAL_InitTick>
 8004162:	4603      	mov	r3, r0
 8004164:	2b00      	cmp	r3, #0
 8004166:	d043      	beq.n	80041f0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004168:	2301      	movs	r3, #1
 800416a:	e249      	b.n	8004600 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	68db      	ldr	r3, [r3, #12]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d023      	beq.n	80041bc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004174:	4b3d      	ldr	r3, [pc, #244]	@ (800426c <HAL_RCC_OscConfig+0x27c>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4a3c      	ldr	r2, [pc, #240]	@ (800426c <HAL_RCC_OscConfig+0x27c>)
 800417a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800417e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004180:	f7fd fdd4 	bl	8001d2c <HAL_GetTick>
 8004184:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004186:	e008      	b.n	800419a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004188:	f7fd fdd0 	bl	8001d2c <HAL_GetTick>
 800418c:	4602      	mov	r2, r0
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	1ad3      	subs	r3, r2, r3
 8004192:	2b02      	cmp	r3, #2
 8004194:	d901      	bls.n	800419a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004196:	2303      	movs	r3, #3
 8004198:	e232      	b.n	8004600 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800419a:	4b34      	ldr	r3, [pc, #208]	@ (800426c <HAL_RCC_OscConfig+0x27c>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d0f0      	beq.n	8004188 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041a6:	4b31      	ldr	r3, [pc, #196]	@ (800426c <HAL_RCC_OscConfig+0x27c>)
 80041a8:	685b      	ldr	r3, [r3, #4]
 80041aa:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	691b      	ldr	r3, [r3, #16]
 80041b2:	061b      	lsls	r3, r3, #24
 80041b4:	492d      	ldr	r1, [pc, #180]	@ (800426c <HAL_RCC_OscConfig+0x27c>)
 80041b6:	4313      	orrs	r3, r2
 80041b8:	604b      	str	r3, [r1, #4]
 80041ba:	e01a      	b.n	80041f2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041bc:	4b2b      	ldr	r3, [pc, #172]	@ (800426c <HAL_RCC_OscConfig+0x27c>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a2a      	ldr	r2, [pc, #168]	@ (800426c <HAL_RCC_OscConfig+0x27c>)
 80041c2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80041c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041c8:	f7fd fdb0 	bl	8001d2c <HAL_GetTick>
 80041cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80041ce:	e008      	b.n	80041e2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041d0:	f7fd fdac 	bl	8001d2c <HAL_GetTick>
 80041d4:	4602      	mov	r2, r0
 80041d6:	693b      	ldr	r3, [r7, #16]
 80041d8:	1ad3      	subs	r3, r2, r3
 80041da:	2b02      	cmp	r3, #2
 80041dc:	d901      	bls.n	80041e2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80041de:	2303      	movs	r3, #3
 80041e0:	e20e      	b.n	8004600 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80041e2:	4b22      	ldr	r3, [pc, #136]	@ (800426c <HAL_RCC_OscConfig+0x27c>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d1f0      	bne.n	80041d0 <HAL_RCC_OscConfig+0x1e0>
 80041ee:	e000      	b.n	80041f2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80041f0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f003 0308 	and.w	r3, r3, #8
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d041      	beq.n	8004282 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	695b      	ldr	r3, [r3, #20]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d01c      	beq.n	8004240 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004206:	4b19      	ldr	r3, [pc, #100]	@ (800426c <HAL_RCC_OscConfig+0x27c>)
 8004208:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800420c:	4a17      	ldr	r2, [pc, #92]	@ (800426c <HAL_RCC_OscConfig+0x27c>)
 800420e:	f043 0301 	orr.w	r3, r3, #1
 8004212:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004216:	f7fd fd89 	bl	8001d2c <HAL_GetTick>
 800421a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800421c:	e008      	b.n	8004230 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800421e:	f7fd fd85 	bl	8001d2c <HAL_GetTick>
 8004222:	4602      	mov	r2, r0
 8004224:	693b      	ldr	r3, [r7, #16]
 8004226:	1ad3      	subs	r3, r2, r3
 8004228:	2b02      	cmp	r3, #2
 800422a:	d901      	bls.n	8004230 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800422c:	2303      	movs	r3, #3
 800422e:	e1e7      	b.n	8004600 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004230:	4b0e      	ldr	r3, [pc, #56]	@ (800426c <HAL_RCC_OscConfig+0x27c>)
 8004232:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004236:	f003 0302 	and.w	r3, r3, #2
 800423a:	2b00      	cmp	r3, #0
 800423c:	d0ef      	beq.n	800421e <HAL_RCC_OscConfig+0x22e>
 800423e:	e020      	b.n	8004282 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004240:	4b0a      	ldr	r3, [pc, #40]	@ (800426c <HAL_RCC_OscConfig+0x27c>)
 8004242:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004246:	4a09      	ldr	r2, [pc, #36]	@ (800426c <HAL_RCC_OscConfig+0x27c>)
 8004248:	f023 0301 	bic.w	r3, r3, #1
 800424c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004250:	f7fd fd6c 	bl	8001d2c <HAL_GetTick>
 8004254:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004256:	e00d      	b.n	8004274 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004258:	f7fd fd68 	bl	8001d2c <HAL_GetTick>
 800425c:	4602      	mov	r2, r0
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	1ad3      	subs	r3, r2, r3
 8004262:	2b02      	cmp	r3, #2
 8004264:	d906      	bls.n	8004274 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004266:	2303      	movs	r3, #3
 8004268:	e1ca      	b.n	8004600 <HAL_RCC_OscConfig+0x610>
 800426a:	bf00      	nop
 800426c:	40021000 	.word	0x40021000
 8004270:	20000024 	.word	0x20000024
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004274:	4b8c      	ldr	r3, [pc, #560]	@ (80044a8 <HAL_RCC_OscConfig+0x4b8>)
 8004276:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800427a:	f003 0302 	and.w	r3, r3, #2
 800427e:	2b00      	cmp	r3, #0
 8004280:	d1ea      	bne.n	8004258 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f003 0304 	and.w	r3, r3, #4
 800428a:	2b00      	cmp	r3, #0
 800428c:	f000 80a6 	beq.w	80043dc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004290:	2300      	movs	r3, #0
 8004292:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004294:	4b84      	ldr	r3, [pc, #528]	@ (80044a8 <HAL_RCC_OscConfig+0x4b8>)
 8004296:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004298:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800429c:	2b00      	cmp	r3, #0
 800429e:	d101      	bne.n	80042a4 <HAL_RCC_OscConfig+0x2b4>
 80042a0:	2301      	movs	r3, #1
 80042a2:	e000      	b.n	80042a6 <HAL_RCC_OscConfig+0x2b6>
 80042a4:	2300      	movs	r3, #0
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d00d      	beq.n	80042c6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042aa:	4b7f      	ldr	r3, [pc, #508]	@ (80044a8 <HAL_RCC_OscConfig+0x4b8>)
 80042ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042ae:	4a7e      	ldr	r2, [pc, #504]	@ (80044a8 <HAL_RCC_OscConfig+0x4b8>)
 80042b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80042b6:	4b7c      	ldr	r3, [pc, #496]	@ (80044a8 <HAL_RCC_OscConfig+0x4b8>)
 80042b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042be:	60fb      	str	r3, [r7, #12]
 80042c0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80042c2:	2301      	movs	r3, #1
 80042c4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80042c6:	4b79      	ldr	r3, [pc, #484]	@ (80044ac <HAL_RCC_OscConfig+0x4bc>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d118      	bne.n	8004304 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80042d2:	4b76      	ldr	r3, [pc, #472]	@ (80044ac <HAL_RCC_OscConfig+0x4bc>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a75      	ldr	r2, [pc, #468]	@ (80044ac <HAL_RCC_OscConfig+0x4bc>)
 80042d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042de:	f7fd fd25 	bl	8001d2c <HAL_GetTick>
 80042e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80042e4:	e008      	b.n	80042f8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042e6:	f7fd fd21 	bl	8001d2c <HAL_GetTick>
 80042ea:	4602      	mov	r2, r0
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	1ad3      	subs	r3, r2, r3
 80042f0:	2b02      	cmp	r3, #2
 80042f2:	d901      	bls.n	80042f8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80042f4:	2303      	movs	r3, #3
 80042f6:	e183      	b.n	8004600 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80042f8:	4b6c      	ldr	r3, [pc, #432]	@ (80044ac <HAL_RCC_OscConfig+0x4bc>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004300:	2b00      	cmp	r3, #0
 8004302:	d0f0      	beq.n	80042e6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	2b01      	cmp	r3, #1
 800430a:	d108      	bne.n	800431e <HAL_RCC_OscConfig+0x32e>
 800430c:	4b66      	ldr	r3, [pc, #408]	@ (80044a8 <HAL_RCC_OscConfig+0x4b8>)
 800430e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004312:	4a65      	ldr	r2, [pc, #404]	@ (80044a8 <HAL_RCC_OscConfig+0x4b8>)
 8004314:	f043 0301 	orr.w	r3, r3, #1
 8004318:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800431c:	e024      	b.n	8004368 <HAL_RCC_OscConfig+0x378>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	689b      	ldr	r3, [r3, #8]
 8004322:	2b05      	cmp	r3, #5
 8004324:	d110      	bne.n	8004348 <HAL_RCC_OscConfig+0x358>
 8004326:	4b60      	ldr	r3, [pc, #384]	@ (80044a8 <HAL_RCC_OscConfig+0x4b8>)
 8004328:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800432c:	4a5e      	ldr	r2, [pc, #376]	@ (80044a8 <HAL_RCC_OscConfig+0x4b8>)
 800432e:	f043 0304 	orr.w	r3, r3, #4
 8004332:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004336:	4b5c      	ldr	r3, [pc, #368]	@ (80044a8 <HAL_RCC_OscConfig+0x4b8>)
 8004338:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800433c:	4a5a      	ldr	r2, [pc, #360]	@ (80044a8 <HAL_RCC_OscConfig+0x4b8>)
 800433e:	f043 0301 	orr.w	r3, r3, #1
 8004342:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004346:	e00f      	b.n	8004368 <HAL_RCC_OscConfig+0x378>
 8004348:	4b57      	ldr	r3, [pc, #348]	@ (80044a8 <HAL_RCC_OscConfig+0x4b8>)
 800434a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800434e:	4a56      	ldr	r2, [pc, #344]	@ (80044a8 <HAL_RCC_OscConfig+0x4b8>)
 8004350:	f023 0301 	bic.w	r3, r3, #1
 8004354:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004358:	4b53      	ldr	r3, [pc, #332]	@ (80044a8 <HAL_RCC_OscConfig+0x4b8>)
 800435a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800435e:	4a52      	ldr	r2, [pc, #328]	@ (80044a8 <HAL_RCC_OscConfig+0x4b8>)
 8004360:	f023 0304 	bic.w	r3, r3, #4
 8004364:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	689b      	ldr	r3, [r3, #8]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d016      	beq.n	800439e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004370:	f7fd fcdc 	bl	8001d2c <HAL_GetTick>
 8004374:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004376:	e00a      	b.n	800438e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004378:	f7fd fcd8 	bl	8001d2c <HAL_GetTick>
 800437c:	4602      	mov	r2, r0
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	1ad3      	subs	r3, r2, r3
 8004382:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004386:	4293      	cmp	r3, r2
 8004388:	d901      	bls.n	800438e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800438a:	2303      	movs	r3, #3
 800438c:	e138      	b.n	8004600 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800438e:	4b46      	ldr	r3, [pc, #280]	@ (80044a8 <HAL_RCC_OscConfig+0x4b8>)
 8004390:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004394:	f003 0302 	and.w	r3, r3, #2
 8004398:	2b00      	cmp	r3, #0
 800439a:	d0ed      	beq.n	8004378 <HAL_RCC_OscConfig+0x388>
 800439c:	e015      	b.n	80043ca <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800439e:	f7fd fcc5 	bl	8001d2c <HAL_GetTick>
 80043a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80043a4:	e00a      	b.n	80043bc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043a6:	f7fd fcc1 	bl	8001d2c <HAL_GetTick>
 80043aa:	4602      	mov	r2, r0
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	1ad3      	subs	r3, r2, r3
 80043b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d901      	bls.n	80043bc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80043b8:	2303      	movs	r3, #3
 80043ba:	e121      	b.n	8004600 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80043bc:	4b3a      	ldr	r3, [pc, #232]	@ (80044a8 <HAL_RCC_OscConfig+0x4b8>)
 80043be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043c2:	f003 0302 	and.w	r3, r3, #2
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d1ed      	bne.n	80043a6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80043ca:	7ffb      	ldrb	r3, [r7, #31]
 80043cc:	2b01      	cmp	r3, #1
 80043ce:	d105      	bne.n	80043dc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043d0:	4b35      	ldr	r3, [pc, #212]	@ (80044a8 <HAL_RCC_OscConfig+0x4b8>)
 80043d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043d4:	4a34      	ldr	r2, [pc, #208]	@ (80044a8 <HAL_RCC_OscConfig+0x4b8>)
 80043d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043da:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f003 0320 	and.w	r3, r3, #32
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d03c      	beq.n	8004462 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	699b      	ldr	r3, [r3, #24]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d01c      	beq.n	800442a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80043f0:	4b2d      	ldr	r3, [pc, #180]	@ (80044a8 <HAL_RCC_OscConfig+0x4b8>)
 80043f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80043f6:	4a2c      	ldr	r2, [pc, #176]	@ (80044a8 <HAL_RCC_OscConfig+0x4b8>)
 80043f8:	f043 0301 	orr.w	r3, r3, #1
 80043fc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004400:	f7fd fc94 	bl	8001d2c <HAL_GetTick>
 8004404:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004406:	e008      	b.n	800441a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004408:	f7fd fc90 	bl	8001d2c <HAL_GetTick>
 800440c:	4602      	mov	r2, r0
 800440e:	693b      	ldr	r3, [r7, #16]
 8004410:	1ad3      	subs	r3, r2, r3
 8004412:	2b02      	cmp	r3, #2
 8004414:	d901      	bls.n	800441a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004416:	2303      	movs	r3, #3
 8004418:	e0f2      	b.n	8004600 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800441a:	4b23      	ldr	r3, [pc, #140]	@ (80044a8 <HAL_RCC_OscConfig+0x4b8>)
 800441c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004420:	f003 0302 	and.w	r3, r3, #2
 8004424:	2b00      	cmp	r3, #0
 8004426:	d0ef      	beq.n	8004408 <HAL_RCC_OscConfig+0x418>
 8004428:	e01b      	b.n	8004462 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800442a:	4b1f      	ldr	r3, [pc, #124]	@ (80044a8 <HAL_RCC_OscConfig+0x4b8>)
 800442c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004430:	4a1d      	ldr	r2, [pc, #116]	@ (80044a8 <HAL_RCC_OscConfig+0x4b8>)
 8004432:	f023 0301 	bic.w	r3, r3, #1
 8004436:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800443a:	f7fd fc77 	bl	8001d2c <HAL_GetTick>
 800443e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004440:	e008      	b.n	8004454 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004442:	f7fd fc73 	bl	8001d2c <HAL_GetTick>
 8004446:	4602      	mov	r2, r0
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	1ad3      	subs	r3, r2, r3
 800444c:	2b02      	cmp	r3, #2
 800444e:	d901      	bls.n	8004454 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004450:	2303      	movs	r3, #3
 8004452:	e0d5      	b.n	8004600 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004454:	4b14      	ldr	r3, [pc, #80]	@ (80044a8 <HAL_RCC_OscConfig+0x4b8>)
 8004456:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800445a:	f003 0302 	and.w	r3, r3, #2
 800445e:	2b00      	cmp	r3, #0
 8004460:	d1ef      	bne.n	8004442 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	69db      	ldr	r3, [r3, #28]
 8004466:	2b00      	cmp	r3, #0
 8004468:	f000 80c9 	beq.w	80045fe <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800446c:	4b0e      	ldr	r3, [pc, #56]	@ (80044a8 <HAL_RCC_OscConfig+0x4b8>)
 800446e:	689b      	ldr	r3, [r3, #8]
 8004470:	f003 030c 	and.w	r3, r3, #12
 8004474:	2b0c      	cmp	r3, #12
 8004476:	f000 8083 	beq.w	8004580 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	69db      	ldr	r3, [r3, #28]
 800447e:	2b02      	cmp	r3, #2
 8004480:	d15e      	bne.n	8004540 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004482:	4b09      	ldr	r3, [pc, #36]	@ (80044a8 <HAL_RCC_OscConfig+0x4b8>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a08      	ldr	r2, [pc, #32]	@ (80044a8 <HAL_RCC_OscConfig+0x4b8>)
 8004488:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800448c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800448e:	f7fd fc4d 	bl	8001d2c <HAL_GetTick>
 8004492:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004494:	e00c      	b.n	80044b0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004496:	f7fd fc49 	bl	8001d2c <HAL_GetTick>
 800449a:	4602      	mov	r2, r0
 800449c:	693b      	ldr	r3, [r7, #16]
 800449e:	1ad3      	subs	r3, r2, r3
 80044a0:	2b02      	cmp	r3, #2
 80044a2:	d905      	bls.n	80044b0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80044a4:	2303      	movs	r3, #3
 80044a6:	e0ab      	b.n	8004600 <HAL_RCC_OscConfig+0x610>
 80044a8:	40021000 	.word	0x40021000
 80044ac:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80044b0:	4b55      	ldr	r3, [pc, #340]	@ (8004608 <HAL_RCC_OscConfig+0x618>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d1ec      	bne.n	8004496 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80044bc:	4b52      	ldr	r3, [pc, #328]	@ (8004608 <HAL_RCC_OscConfig+0x618>)
 80044be:	68da      	ldr	r2, [r3, #12]
 80044c0:	4b52      	ldr	r3, [pc, #328]	@ (800460c <HAL_RCC_OscConfig+0x61c>)
 80044c2:	4013      	ands	r3, r2
 80044c4:	687a      	ldr	r2, [r7, #4]
 80044c6:	6a11      	ldr	r1, [r2, #32]
 80044c8:	687a      	ldr	r2, [r7, #4]
 80044ca:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80044cc:	3a01      	subs	r2, #1
 80044ce:	0112      	lsls	r2, r2, #4
 80044d0:	4311      	orrs	r1, r2
 80044d2:	687a      	ldr	r2, [r7, #4]
 80044d4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80044d6:	0212      	lsls	r2, r2, #8
 80044d8:	4311      	orrs	r1, r2
 80044da:	687a      	ldr	r2, [r7, #4]
 80044dc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80044de:	0852      	lsrs	r2, r2, #1
 80044e0:	3a01      	subs	r2, #1
 80044e2:	0552      	lsls	r2, r2, #21
 80044e4:	4311      	orrs	r1, r2
 80044e6:	687a      	ldr	r2, [r7, #4]
 80044e8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80044ea:	0852      	lsrs	r2, r2, #1
 80044ec:	3a01      	subs	r2, #1
 80044ee:	0652      	lsls	r2, r2, #25
 80044f0:	4311      	orrs	r1, r2
 80044f2:	687a      	ldr	r2, [r7, #4]
 80044f4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80044f6:	06d2      	lsls	r2, r2, #27
 80044f8:	430a      	orrs	r2, r1
 80044fa:	4943      	ldr	r1, [pc, #268]	@ (8004608 <HAL_RCC_OscConfig+0x618>)
 80044fc:	4313      	orrs	r3, r2
 80044fe:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004500:	4b41      	ldr	r3, [pc, #260]	@ (8004608 <HAL_RCC_OscConfig+0x618>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a40      	ldr	r2, [pc, #256]	@ (8004608 <HAL_RCC_OscConfig+0x618>)
 8004506:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800450a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800450c:	4b3e      	ldr	r3, [pc, #248]	@ (8004608 <HAL_RCC_OscConfig+0x618>)
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	4a3d      	ldr	r2, [pc, #244]	@ (8004608 <HAL_RCC_OscConfig+0x618>)
 8004512:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004516:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004518:	f7fd fc08 	bl	8001d2c <HAL_GetTick>
 800451c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800451e:	e008      	b.n	8004532 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004520:	f7fd fc04 	bl	8001d2c <HAL_GetTick>
 8004524:	4602      	mov	r2, r0
 8004526:	693b      	ldr	r3, [r7, #16]
 8004528:	1ad3      	subs	r3, r2, r3
 800452a:	2b02      	cmp	r3, #2
 800452c:	d901      	bls.n	8004532 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800452e:	2303      	movs	r3, #3
 8004530:	e066      	b.n	8004600 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004532:	4b35      	ldr	r3, [pc, #212]	@ (8004608 <HAL_RCC_OscConfig+0x618>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800453a:	2b00      	cmp	r3, #0
 800453c:	d0f0      	beq.n	8004520 <HAL_RCC_OscConfig+0x530>
 800453e:	e05e      	b.n	80045fe <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004540:	4b31      	ldr	r3, [pc, #196]	@ (8004608 <HAL_RCC_OscConfig+0x618>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4a30      	ldr	r2, [pc, #192]	@ (8004608 <HAL_RCC_OscConfig+0x618>)
 8004546:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800454a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800454c:	f7fd fbee 	bl	8001d2c <HAL_GetTick>
 8004550:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004552:	e008      	b.n	8004566 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004554:	f7fd fbea 	bl	8001d2c <HAL_GetTick>
 8004558:	4602      	mov	r2, r0
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	1ad3      	subs	r3, r2, r3
 800455e:	2b02      	cmp	r3, #2
 8004560:	d901      	bls.n	8004566 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004562:	2303      	movs	r3, #3
 8004564:	e04c      	b.n	8004600 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004566:	4b28      	ldr	r3, [pc, #160]	@ (8004608 <HAL_RCC_OscConfig+0x618>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800456e:	2b00      	cmp	r3, #0
 8004570:	d1f0      	bne.n	8004554 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004572:	4b25      	ldr	r3, [pc, #148]	@ (8004608 <HAL_RCC_OscConfig+0x618>)
 8004574:	68da      	ldr	r2, [r3, #12]
 8004576:	4924      	ldr	r1, [pc, #144]	@ (8004608 <HAL_RCC_OscConfig+0x618>)
 8004578:	4b25      	ldr	r3, [pc, #148]	@ (8004610 <HAL_RCC_OscConfig+0x620>)
 800457a:	4013      	ands	r3, r2
 800457c:	60cb      	str	r3, [r1, #12]
 800457e:	e03e      	b.n	80045fe <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	69db      	ldr	r3, [r3, #28]
 8004584:	2b01      	cmp	r3, #1
 8004586:	d101      	bne.n	800458c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004588:	2301      	movs	r3, #1
 800458a:	e039      	b.n	8004600 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800458c:	4b1e      	ldr	r3, [pc, #120]	@ (8004608 <HAL_RCC_OscConfig+0x618>)
 800458e:	68db      	ldr	r3, [r3, #12]
 8004590:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	f003 0203 	and.w	r2, r3, #3
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6a1b      	ldr	r3, [r3, #32]
 800459c:	429a      	cmp	r2, r3
 800459e:	d12c      	bne.n	80045fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045aa:	3b01      	subs	r3, #1
 80045ac:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045ae:	429a      	cmp	r2, r3
 80045b0:	d123      	bne.n	80045fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045bc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80045be:	429a      	cmp	r2, r3
 80045c0:	d11b      	bne.n	80045fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045cc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80045ce:	429a      	cmp	r2, r3
 80045d0:	d113      	bne.n	80045fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045dc:	085b      	lsrs	r3, r3, #1
 80045de:	3b01      	subs	r3, #1
 80045e0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80045e2:	429a      	cmp	r2, r3
 80045e4:	d109      	bne.n	80045fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045f0:	085b      	lsrs	r3, r3, #1
 80045f2:	3b01      	subs	r3, #1
 80045f4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80045f6:	429a      	cmp	r2, r3
 80045f8:	d001      	beq.n	80045fe <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	e000      	b.n	8004600 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80045fe:	2300      	movs	r3, #0
}
 8004600:	4618      	mov	r0, r3
 8004602:	3720      	adds	r7, #32
 8004604:	46bd      	mov	sp, r7
 8004606:	bd80      	pop	{r7, pc}
 8004608:	40021000 	.word	0x40021000
 800460c:	019f800c 	.word	0x019f800c
 8004610:	feeefffc 	.word	0xfeeefffc

08004614 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b086      	sub	sp, #24
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
 800461c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800461e:	2300      	movs	r3, #0
 8004620:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d101      	bne.n	800462c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004628:	2301      	movs	r3, #1
 800462a:	e11e      	b.n	800486a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800462c:	4b91      	ldr	r3, [pc, #580]	@ (8004874 <HAL_RCC_ClockConfig+0x260>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f003 030f 	and.w	r3, r3, #15
 8004634:	683a      	ldr	r2, [r7, #0]
 8004636:	429a      	cmp	r2, r3
 8004638:	d910      	bls.n	800465c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800463a:	4b8e      	ldr	r3, [pc, #568]	@ (8004874 <HAL_RCC_ClockConfig+0x260>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f023 020f 	bic.w	r2, r3, #15
 8004642:	498c      	ldr	r1, [pc, #560]	@ (8004874 <HAL_RCC_ClockConfig+0x260>)
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	4313      	orrs	r3, r2
 8004648:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800464a:	4b8a      	ldr	r3, [pc, #552]	@ (8004874 <HAL_RCC_ClockConfig+0x260>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 030f 	and.w	r3, r3, #15
 8004652:	683a      	ldr	r2, [r7, #0]
 8004654:	429a      	cmp	r2, r3
 8004656:	d001      	beq.n	800465c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004658:	2301      	movs	r3, #1
 800465a:	e106      	b.n	800486a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f003 0301 	and.w	r3, r3, #1
 8004664:	2b00      	cmp	r3, #0
 8004666:	d073      	beq.n	8004750 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	2b03      	cmp	r3, #3
 800466e:	d129      	bne.n	80046c4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004670:	4b81      	ldr	r3, [pc, #516]	@ (8004878 <HAL_RCC_ClockConfig+0x264>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004678:	2b00      	cmp	r3, #0
 800467a:	d101      	bne.n	8004680 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800467c:	2301      	movs	r3, #1
 800467e:	e0f4      	b.n	800486a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004680:	f000 f9d0 	bl	8004a24 <RCC_GetSysClockFreqFromPLLSource>
 8004684:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	4a7c      	ldr	r2, [pc, #496]	@ (800487c <HAL_RCC_ClockConfig+0x268>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d93f      	bls.n	800470e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800468e:	4b7a      	ldr	r3, [pc, #488]	@ (8004878 <HAL_RCC_ClockConfig+0x264>)
 8004690:	689b      	ldr	r3, [r3, #8]
 8004692:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004696:	2b00      	cmp	r3, #0
 8004698:	d009      	beq.n	80046ae <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d033      	beq.n	800470e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d12f      	bne.n	800470e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80046ae:	4b72      	ldr	r3, [pc, #456]	@ (8004878 <HAL_RCC_ClockConfig+0x264>)
 80046b0:	689b      	ldr	r3, [r3, #8]
 80046b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80046b6:	4a70      	ldr	r2, [pc, #448]	@ (8004878 <HAL_RCC_ClockConfig+0x264>)
 80046b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80046bc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80046be:	2380      	movs	r3, #128	@ 0x80
 80046c0:	617b      	str	r3, [r7, #20]
 80046c2:	e024      	b.n	800470e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	2b02      	cmp	r3, #2
 80046ca:	d107      	bne.n	80046dc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80046cc:	4b6a      	ldr	r3, [pc, #424]	@ (8004878 <HAL_RCC_ClockConfig+0x264>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d109      	bne.n	80046ec <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e0c6      	b.n	800486a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80046dc:	4b66      	ldr	r3, [pc, #408]	@ (8004878 <HAL_RCC_ClockConfig+0x264>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d101      	bne.n	80046ec <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80046e8:	2301      	movs	r3, #1
 80046ea:	e0be      	b.n	800486a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80046ec:	f000 f8ce 	bl	800488c <HAL_RCC_GetSysClockFreq>
 80046f0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80046f2:	693b      	ldr	r3, [r7, #16]
 80046f4:	4a61      	ldr	r2, [pc, #388]	@ (800487c <HAL_RCC_ClockConfig+0x268>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d909      	bls.n	800470e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80046fa:	4b5f      	ldr	r3, [pc, #380]	@ (8004878 <HAL_RCC_ClockConfig+0x264>)
 80046fc:	689b      	ldr	r3, [r3, #8]
 80046fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004702:	4a5d      	ldr	r2, [pc, #372]	@ (8004878 <HAL_RCC_ClockConfig+0x264>)
 8004704:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004708:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800470a:	2380      	movs	r3, #128	@ 0x80
 800470c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800470e:	4b5a      	ldr	r3, [pc, #360]	@ (8004878 <HAL_RCC_ClockConfig+0x264>)
 8004710:	689b      	ldr	r3, [r3, #8]
 8004712:	f023 0203 	bic.w	r2, r3, #3
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	685b      	ldr	r3, [r3, #4]
 800471a:	4957      	ldr	r1, [pc, #348]	@ (8004878 <HAL_RCC_ClockConfig+0x264>)
 800471c:	4313      	orrs	r3, r2
 800471e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004720:	f7fd fb04 	bl	8001d2c <HAL_GetTick>
 8004724:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004726:	e00a      	b.n	800473e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004728:	f7fd fb00 	bl	8001d2c <HAL_GetTick>
 800472c:	4602      	mov	r2, r0
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	1ad3      	subs	r3, r2, r3
 8004732:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004736:	4293      	cmp	r3, r2
 8004738:	d901      	bls.n	800473e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800473a:	2303      	movs	r3, #3
 800473c:	e095      	b.n	800486a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800473e:	4b4e      	ldr	r3, [pc, #312]	@ (8004878 <HAL_RCC_ClockConfig+0x264>)
 8004740:	689b      	ldr	r3, [r3, #8]
 8004742:	f003 020c 	and.w	r2, r3, #12
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	009b      	lsls	r3, r3, #2
 800474c:	429a      	cmp	r2, r3
 800474e:	d1eb      	bne.n	8004728 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f003 0302 	and.w	r3, r3, #2
 8004758:	2b00      	cmp	r3, #0
 800475a:	d023      	beq.n	80047a4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f003 0304 	and.w	r3, r3, #4
 8004764:	2b00      	cmp	r3, #0
 8004766:	d005      	beq.n	8004774 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004768:	4b43      	ldr	r3, [pc, #268]	@ (8004878 <HAL_RCC_ClockConfig+0x264>)
 800476a:	689b      	ldr	r3, [r3, #8]
 800476c:	4a42      	ldr	r2, [pc, #264]	@ (8004878 <HAL_RCC_ClockConfig+0x264>)
 800476e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004772:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f003 0308 	and.w	r3, r3, #8
 800477c:	2b00      	cmp	r3, #0
 800477e:	d007      	beq.n	8004790 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004780:	4b3d      	ldr	r3, [pc, #244]	@ (8004878 <HAL_RCC_ClockConfig+0x264>)
 8004782:	689b      	ldr	r3, [r3, #8]
 8004784:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004788:	4a3b      	ldr	r2, [pc, #236]	@ (8004878 <HAL_RCC_ClockConfig+0x264>)
 800478a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800478e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004790:	4b39      	ldr	r3, [pc, #228]	@ (8004878 <HAL_RCC_ClockConfig+0x264>)
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	689b      	ldr	r3, [r3, #8]
 800479c:	4936      	ldr	r1, [pc, #216]	@ (8004878 <HAL_RCC_ClockConfig+0x264>)
 800479e:	4313      	orrs	r3, r2
 80047a0:	608b      	str	r3, [r1, #8]
 80047a2:	e008      	b.n	80047b6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	2b80      	cmp	r3, #128	@ 0x80
 80047a8:	d105      	bne.n	80047b6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80047aa:	4b33      	ldr	r3, [pc, #204]	@ (8004878 <HAL_RCC_ClockConfig+0x264>)
 80047ac:	689b      	ldr	r3, [r3, #8]
 80047ae:	4a32      	ldr	r2, [pc, #200]	@ (8004878 <HAL_RCC_ClockConfig+0x264>)
 80047b0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80047b4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80047b6:	4b2f      	ldr	r3, [pc, #188]	@ (8004874 <HAL_RCC_ClockConfig+0x260>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 030f 	and.w	r3, r3, #15
 80047be:	683a      	ldr	r2, [r7, #0]
 80047c0:	429a      	cmp	r2, r3
 80047c2:	d21d      	bcs.n	8004800 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047c4:	4b2b      	ldr	r3, [pc, #172]	@ (8004874 <HAL_RCC_ClockConfig+0x260>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f023 020f 	bic.w	r2, r3, #15
 80047cc:	4929      	ldr	r1, [pc, #164]	@ (8004874 <HAL_RCC_ClockConfig+0x260>)
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	4313      	orrs	r3, r2
 80047d2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80047d4:	f7fd faaa 	bl	8001d2c <HAL_GetTick>
 80047d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047da:	e00a      	b.n	80047f2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047dc:	f7fd faa6 	bl	8001d2c <HAL_GetTick>
 80047e0:	4602      	mov	r2, r0
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	1ad3      	subs	r3, r2, r3
 80047e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d901      	bls.n	80047f2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80047ee:	2303      	movs	r3, #3
 80047f0:	e03b      	b.n	800486a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047f2:	4b20      	ldr	r3, [pc, #128]	@ (8004874 <HAL_RCC_ClockConfig+0x260>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f003 030f 	and.w	r3, r3, #15
 80047fa:	683a      	ldr	r2, [r7, #0]
 80047fc:	429a      	cmp	r2, r3
 80047fe:	d1ed      	bne.n	80047dc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f003 0304 	and.w	r3, r3, #4
 8004808:	2b00      	cmp	r3, #0
 800480a:	d008      	beq.n	800481e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800480c:	4b1a      	ldr	r3, [pc, #104]	@ (8004878 <HAL_RCC_ClockConfig+0x264>)
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	68db      	ldr	r3, [r3, #12]
 8004818:	4917      	ldr	r1, [pc, #92]	@ (8004878 <HAL_RCC_ClockConfig+0x264>)
 800481a:	4313      	orrs	r3, r2
 800481c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 0308 	and.w	r3, r3, #8
 8004826:	2b00      	cmp	r3, #0
 8004828:	d009      	beq.n	800483e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800482a:	4b13      	ldr	r3, [pc, #76]	@ (8004878 <HAL_RCC_ClockConfig+0x264>)
 800482c:	689b      	ldr	r3, [r3, #8]
 800482e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	691b      	ldr	r3, [r3, #16]
 8004836:	00db      	lsls	r3, r3, #3
 8004838:	490f      	ldr	r1, [pc, #60]	@ (8004878 <HAL_RCC_ClockConfig+0x264>)
 800483a:	4313      	orrs	r3, r2
 800483c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800483e:	f000 f825 	bl	800488c <HAL_RCC_GetSysClockFreq>
 8004842:	4602      	mov	r2, r0
 8004844:	4b0c      	ldr	r3, [pc, #48]	@ (8004878 <HAL_RCC_ClockConfig+0x264>)
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	091b      	lsrs	r3, r3, #4
 800484a:	f003 030f 	and.w	r3, r3, #15
 800484e:	490c      	ldr	r1, [pc, #48]	@ (8004880 <HAL_RCC_ClockConfig+0x26c>)
 8004850:	5ccb      	ldrb	r3, [r1, r3]
 8004852:	f003 031f 	and.w	r3, r3, #31
 8004856:	fa22 f303 	lsr.w	r3, r2, r3
 800485a:	4a0a      	ldr	r2, [pc, #40]	@ (8004884 <HAL_RCC_ClockConfig+0x270>)
 800485c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800485e:	4b0a      	ldr	r3, [pc, #40]	@ (8004888 <HAL_RCC_ClockConfig+0x274>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4618      	mov	r0, r3
 8004864:	f7fd f896 	bl	8001994 <HAL_InitTick>
 8004868:	4603      	mov	r3, r0
}
 800486a:	4618      	mov	r0, r3
 800486c:	3718      	adds	r7, #24
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}
 8004872:	bf00      	nop
 8004874:	40022000 	.word	0x40022000
 8004878:	40021000 	.word	0x40021000
 800487c:	04c4b400 	.word	0x04c4b400
 8004880:	0800a974 	.word	0x0800a974
 8004884:	2000000c 	.word	0x2000000c
 8004888:	20000024 	.word	0x20000024

0800488c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800488c:	b480      	push	{r7}
 800488e:	b087      	sub	sp, #28
 8004890:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004892:	4b2c      	ldr	r3, [pc, #176]	@ (8004944 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004894:	689b      	ldr	r3, [r3, #8]
 8004896:	f003 030c 	and.w	r3, r3, #12
 800489a:	2b04      	cmp	r3, #4
 800489c:	d102      	bne.n	80048a4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800489e:	4b2a      	ldr	r3, [pc, #168]	@ (8004948 <HAL_RCC_GetSysClockFreq+0xbc>)
 80048a0:	613b      	str	r3, [r7, #16]
 80048a2:	e047      	b.n	8004934 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80048a4:	4b27      	ldr	r3, [pc, #156]	@ (8004944 <HAL_RCC_GetSysClockFreq+0xb8>)
 80048a6:	689b      	ldr	r3, [r3, #8]
 80048a8:	f003 030c 	and.w	r3, r3, #12
 80048ac:	2b08      	cmp	r3, #8
 80048ae:	d102      	bne.n	80048b6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80048b0:	4b26      	ldr	r3, [pc, #152]	@ (800494c <HAL_RCC_GetSysClockFreq+0xc0>)
 80048b2:	613b      	str	r3, [r7, #16]
 80048b4:	e03e      	b.n	8004934 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80048b6:	4b23      	ldr	r3, [pc, #140]	@ (8004944 <HAL_RCC_GetSysClockFreq+0xb8>)
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	f003 030c 	and.w	r3, r3, #12
 80048be:	2b0c      	cmp	r3, #12
 80048c0:	d136      	bne.n	8004930 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80048c2:	4b20      	ldr	r3, [pc, #128]	@ (8004944 <HAL_RCC_GetSysClockFreq+0xb8>)
 80048c4:	68db      	ldr	r3, [r3, #12]
 80048c6:	f003 0303 	and.w	r3, r3, #3
 80048ca:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80048cc:	4b1d      	ldr	r3, [pc, #116]	@ (8004944 <HAL_RCC_GetSysClockFreq+0xb8>)
 80048ce:	68db      	ldr	r3, [r3, #12]
 80048d0:	091b      	lsrs	r3, r3, #4
 80048d2:	f003 030f 	and.w	r3, r3, #15
 80048d6:	3301      	adds	r3, #1
 80048d8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	2b03      	cmp	r3, #3
 80048de:	d10c      	bne.n	80048fa <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80048e0:	4a1a      	ldr	r2, [pc, #104]	@ (800494c <HAL_RCC_GetSysClockFreq+0xc0>)
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80048e8:	4a16      	ldr	r2, [pc, #88]	@ (8004944 <HAL_RCC_GetSysClockFreq+0xb8>)
 80048ea:	68d2      	ldr	r2, [r2, #12]
 80048ec:	0a12      	lsrs	r2, r2, #8
 80048ee:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80048f2:	fb02 f303 	mul.w	r3, r2, r3
 80048f6:	617b      	str	r3, [r7, #20]
      break;
 80048f8:	e00c      	b.n	8004914 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80048fa:	4a13      	ldr	r2, [pc, #76]	@ (8004948 <HAL_RCC_GetSysClockFreq+0xbc>)
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004902:	4a10      	ldr	r2, [pc, #64]	@ (8004944 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004904:	68d2      	ldr	r2, [r2, #12]
 8004906:	0a12      	lsrs	r2, r2, #8
 8004908:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800490c:	fb02 f303 	mul.w	r3, r2, r3
 8004910:	617b      	str	r3, [r7, #20]
      break;
 8004912:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004914:	4b0b      	ldr	r3, [pc, #44]	@ (8004944 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004916:	68db      	ldr	r3, [r3, #12]
 8004918:	0e5b      	lsrs	r3, r3, #25
 800491a:	f003 0303 	and.w	r3, r3, #3
 800491e:	3301      	adds	r3, #1
 8004920:	005b      	lsls	r3, r3, #1
 8004922:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004924:	697a      	ldr	r2, [r7, #20]
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	fbb2 f3f3 	udiv	r3, r2, r3
 800492c:	613b      	str	r3, [r7, #16]
 800492e:	e001      	b.n	8004934 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004930:	2300      	movs	r3, #0
 8004932:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004934:	693b      	ldr	r3, [r7, #16]
}
 8004936:	4618      	mov	r0, r3
 8004938:	371c      	adds	r7, #28
 800493a:	46bd      	mov	sp, r7
 800493c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004940:	4770      	bx	lr
 8004942:	bf00      	nop
 8004944:	40021000 	.word	0x40021000
 8004948:	00f42400 	.word	0x00f42400
 800494c:	016e3600 	.word	0x016e3600

08004950 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004950:	b480      	push	{r7}
 8004952:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004954:	4b03      	ldr	r3, [pc, #12]	@ (8004964 <HAL_RCC_GetHCLKFreq+0x14>)
 8004956:	681b      	ldr	r3, [r3, #0]
}
 8004958:	4618      	mov	r0, r3
 800495a:	46bd      	mov	sp, r7
 800495c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004960:	4770      	bx	lr
 8004962:	bf00      	nop
 8004964:	2000000c 	.word	0x2000000c

08004968 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800496c:	f7ff fff0 	bl	8004950 <HAL_RCC_GetHCLKFreq>
 8004970:	4602      	mov	r2, r0
 8004972:	4b06      	ldr	r3, [pc, #24]	@ (800498c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004974:	689b      	ldr	r3, [r3, #8]
 8004976:	0a1b      	lsrs	r3, r3, #8
 8004978:	f003 0307 	and.w	r3, r3, #7
 800497c:	4904      	ldr	r1, [pc, #16]	@ (8004990 <HAL_RCC_GetPCLK1Freq+0x28>)
 800497e:	5ccb      	ldrb	r3, [r1, r3]
 8004980:	f003 031f 	and.w	r3, r3, #31
 8004984:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004988:	4618      	mov	r0, r3
 800498a:	bd80      	pop	{r7, pc}
 800498c:	40021000 	.word	0x40021000
 8004990:	0800a984 	.word	0x0800a984

08004994 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004998:	f7ff ffda 	bl	8004950 <HAL_RCC_GetHCLKFreq>
 800499c:	4602      	mov	r2, r0
 800499e:	4b06      	ldr	r3, [pc, #24]	@ (80049b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80049a0:	689b      	ldr	r3, [r3, #8]
 80049a2:	0adb      	lsrs	r3, r3, #11
 80049a4:	f003 0307 	and.w	r3, r3, #7
 80049a8:	4904      	ldr	r1, [pc, #16]	@ (80049bc <HAL_RCC_GetPCLK2Freq+0x28>)
 80049aa:	5ccb      	ldrb	r3, [r1, r3]
 80049ac:	f003 031f 	and.w	r3, r3, #31
 80049b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049b4:	4618      	mov	r0, r3
 80049b6:	bd80      	pop	{r7, pc}
 80049b8:	40021000 	.word	0x40021000
 80049bc:	0800a984 	.word	0x0800a984

080049c0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b083      	sub	sp, #12
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
 80049c8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	220f      	movs	r2, #15
 80049ce:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80049d0:	4b12      	ldr	r3, [pc, #72]	@ (8004a1c <HAL_RCC_GetClockConfig+0x5c>)
 80049d2:	689b      	ldr	r3, [r3, #8]
 80049d4:	f003 0203 	and.w	r2, r3, #3
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80049dc:	4b0f      	ldr	r3, [pc, #60]	@ (8004a1c <HAL_RCC_GetClockConfig+0x5c>)
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80049e8:	4b0c      	ldr	r3, [pc, #48]	@ (8004a1c <HAL_RCC_GetClockConfig+0x5c>)
 80049ea:	689b      	ldr	r3, [r3, #8]
 80049ec:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80049f4:	4b09      	ldr	r3, [pc, #36]	@ (8004a1c <HAL_RCC_GetClockConfig+0x5c>)
 80049f6:	689b      	ldr	r3, [r3, #8]
 80049f8:	08db      	lsrs	r3, r3, #3
 80049fa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004a02:	4b07      	ldr	r3, [pc, #28]	@ (8004a20 <HAL_RCC_GetClockConfig+0x60>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	f003 020f 	and.w	r2, r3, #15
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	601a      	str	r2, [r3, #0]
}
 8004a0e:	bf00      	nop
 8004a10:	370c      	adds	r7, #12
 8004a12:	46bd      	mov	sp, r7
 8004a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a18:	4770      	bx	lr
 8004a1a:	bf00      	nop
 8004a1c:	40021000 	.word	0x40021000
 8004a20:	40022000 	.word	0x40022000

08004a24 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b087      	sub	sp, #28
 8004a28:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004a2a:	4b1e      	ldr	r3, [pc, #120]	@ (8004aa4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004a2c:	68db      	ldr	r3, [r3, #12]
 8004a2e:	f003 0303 	and.w	r3, r3, #3
 8004a32:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004a34:	4b1b      	ldr	r3, [pc, #108]	@ (8004aa4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004a36:	68db      	ldr	r3, [r3, #12]
 8004a38:	091b      	lsrs	r3, r3, #4
 8004a3a:	f003 030f 	and.w	r3, r3, #15
 8004a3e:	3301      	adds	r3, #1
 8004a40:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	2b03      	cmp	r3, #3
 8004a46:	d10c      	bne.n	8004a62 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004a48:	4a17      	ldr	r2, [pc, #92]	@ (8004aa8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a50:	4a14      	ldr	r2, [pc, #80]	@ (8004aa4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004a52:	68d2      	ldr	r2, [r2, #12]
 8004a54:	0a12      	lsrs	r2, r2, #8
 8004a56:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004a5a:	fb02 f303 	mul.w	r3, r2, r3
 8004a5e:	617b      	str	r3, [r7, #20]
    break;
 8004a60:	e00c      	b.n	8004a7c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004a62:	4a12      	ldr	r2, [pc, #72]	@ (8004aac <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a6a:	4a0e      	ldr	r2, [pc, #56]	@ (8004aa4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004a6c:	68d2      	ldr	r2, [r2, #12]
 8004a6e:	0a12      	lsrs	r2, r2, #8
 8004a70:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004a74:	fb02 f303 	mul.w	r3, r2, r3
 8004a78:	617b      	str	r3, [r7, #20]
    break;
 8004a7a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004a7c:	4b09      	ldr	r3, [pc, #36]	@ (8004aa4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004a7e:	68db      	ldr	r3, [r3, #12]
 8004a80:	0e5b      	lsrs	r3, r3, #25
 8004a82:	f003 0303 	and.w	r3, r3, #3
 8004a86:	3301      	adds	r3, #1
 8004a88:	005b      	lsls	r3, r3, #1
 8004a8a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004a8c:	697a      	ldr	r2, [r7, #20]
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a94:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004a96:	687b      	ldr	r3, [r7, #4]
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	371c      	adds	r7, #28
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa2:	4770      	bx	lr
 8004aa4:	40021000 	.word	0x40021000
 8004aa8:	016e3600 	.word	0x016e3600
 8004aac:	00f42400 	.word	0x00f42400

08004ab0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b086      	sub	sp, #24
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004ab8:	2300      	movs	r3, #0
 8004aba:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004abc:	2300      	movs	r3, #0
 8004abe:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	f000 8098 	beq.w	8004bfe <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ace:	2300      	movs	r3, #0
 8004ad0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ad2:	4b43      	ldr	r3, [pc, #268]	@ (8004be0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ad4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ad6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d10d      	bne.n	8004afa <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ade:	4b40      	ldr	r3, [pc, #256]	@ (8004be0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ae0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ae2:	4a3f      	ldr	r2, [pc, #252]	@ (8004be0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ae4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ae8:	6593      	str	r3, [r2, #88]	@ 0x58
 8004aea:	4b3d      	ldr	r3, [pc, #244]	@ (8004be0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004aec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004aee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004af2:	60bb      	str	r3, [r7, #8]
 8004af4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004af6:	2301      	movs	r3, #1
 8004af8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004afa:	4b3a      	ldr	r3, [pc, #232]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a39      	ldr	r2, [pc, #228]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004b00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b04:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004b06:	f7fd f911 	bl	8001d2c <HAL_GetTick>
 8004b0a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004b0c:	e009      	b.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b0e:	f7fd f90d 	bl	8001d2c <HAL_GetTick>
 8004b12:	4602      	mov	r2, r0
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	1ad3      	subs	r3, r2, r3
 8004b18:	2b02      	cmp	r3, #2
 8004b1a:	d902      	bls.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004b1c:	2303      	movs	r3, #3
 8004b1e:	74fb      	strb	r3, [r7, #19]
        break;
 8004b20:	e005      	b.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004b22:	4b30      	ldr	r3, [pc, #192]	@ (8004be4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d0ef      	beq.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004b2e:	7cfb      	ldrb	r3, [r7, #19]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d159      	bne.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004b34:	4b2a      	ldr	r3, [pc, #168]	@ (8004be0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b3e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004b40:	697b      	ldr	r3, [r7, #20]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d01e      	beq.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b4a:	697a      	ldr	r2, [r7, #20]
 8004b4c:	429a      	cmp	r2, r3
 8004b4e:	d019      	beq.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004b50:	4b23      	ldr	r3, [pc, #140]	@ (8004be0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b56:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b5a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004b5c:	4b20      	ldr	r3, [pc, #128]	@ (8004be0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b62:	4a1f      	ldr	r2, [pc, #124]	@ (8004be0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b64:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004b6c:	4b1c      	ldr	r3, [pc, #112]	@ (8004be0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b72:	4a1b      	ldr	r2, [pc, #108]	@ (8004be0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b74:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004b7c:	4a18      	ldr	r2, [pc, #96]	@ (8004be0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	f003 0301 	and.w	r3, r3, #1
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d016      	beq.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b8e:	f7fd f8cd 	bl	8001d2c <HAL_GetTick>
 8004b92:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b94:	e00b      	b.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b96:	f7fd f8c9 	bl	8001d2c <HAL_GetTick>
 8004b9a:	4602      	mov	r2, r0
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	1ad3      	subs	r3, r2, r3
 8004ba0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d902      	bls.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004ba8:	2303      	movs	r3, #3
 8004baa:	74fb      	strb	r3, [r7, #19]
            break;
 8004bac:	e006      	b.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004bae:	4b0c      	ldr	r3, [pc, #48]	@ (8004be0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004bb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bb4:	f003 0302 	and.w	r3, r3, #2
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d0ec      	beq.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004bbc:	7cfb      	ldrb	r3, [r7, #19]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d10b      	bne.n	8004bda <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004bc2:	4b07      	ldr	r3, [pc, #28]	@ (8004be0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004bc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bc8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bd0:	4903      	ldr	r1, [pc, #12]	@ (8004be0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004bd8:	e008      	b.n	8004bec <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004bda:	7cfb      	ldrb	r3, [r7, #19]
 8004bdc:	74bb      	strb	r3, [r7, #18]
 8004bde:	e005      	b.n	8004bec <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004be0:	40021000 	.word	0x40021000
 8004be4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004be8:	7cfb      	ldrb	r3, [r7, #19]
 8004bea:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004bec:	7c7b      	ldrb	r3, [r7, #17]
 8004bee:	2b01      	cmp	r3, #1
 8004bf0:	d105      	bne.n	8004bfe <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004bf2:	4ba6      	ldr	r3, [pc, #664]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bf6:	4aa5      	ldr	r2, [pc, #660]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bf8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004bfc:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f003 0301 	and.w	r3, r3, #1
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d00a      	beq.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004c0a:	4ba0      	ldr	r3, [pc, #640]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c10:	f023 0203 	bic.w	r2, r3, #3
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	499c      	ldr	r1, [pc, #624]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f003 0302 	and.w	r3, r3, #2
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d00a      	beq.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004c2c:	4b97      	ldr	r3, [pc, #604]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c32:	f023 020c 	bic.w	r2, r3, #12
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	689b      	ldr	r3, [r3, #8]
 8004c3a:	4994      	ldr	r1, [pc, #592]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f003 0304 	and.w	r3, r3, #4
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d00a      	beq.n	8004c64 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004c4e:	4b8f      	ldr	r3, [pc, #572]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c54:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	68db      	ldr	r3, [r3, #12]
 8004c5c:	498b      	ldr	r1, [pc, #556]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f003 0308 	and.w	r3, r3, #8
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d00a      	beq.n	8004c86 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004c70:	4b86      	ldr	r3, [pc, #536]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c76:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	691b      	ldr	r3, [r3, #16]
 8004c7e:	4983      	ldr	r1, [pc, #524]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c80:	4313      	orrs	r3, r2
 8004c82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f003 0320 	and.w	r3, r3, #32
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d00a      	beq.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004c92:	4b7e      	ldr	r3, [pc, #504]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c98:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	695b      	ldr	r3, [r3, #20]
 8004ca0:	497a      	ldr	r1, [pc, #488]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d00a      	beq.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004cb4:	4b75      	ldr	r3, [pc, #468]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004cb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cba:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	699b      	ldr	r3, [r3, #24]
 8004cc2:	4972      	ldr	r1, [pc, #456]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d00a      	beq.n	8004cec <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004cd6:	4b6d      	ldr	r3, [pc, #436]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004cd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cdc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	69db      	ldr	r3, [r3, #28]
 8004ce4:	4969      	ldr	r1, [pc, #420]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d00a      	beq.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004cf8:	4b64      	ldr	r3, [pc, #400]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cfe:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6a1b      	ldr	r3, [r3, #32]
 8004d06:	4961      	ldr	r1, [pc, #388]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d00a      	beq.n	8004d30 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004d1a:	4b5c      	ldr	r3, [pc, #368]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d20:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d28:	4958      	ldr	r1, [pc, #352]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d015      	beq.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004d3c:	4b53      	ldr	r3, [pc, #332]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d42:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d4a:	4950      	ldr	r1, [pc, #320]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d56:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d5a:	d105      	bne.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d5c:	4b4b      	ldr	r3, [pc, #300]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d5e:	68db      	ldr	r3, [r3, #12]
 8004d60:	4a4a      	ldr	r2, [pc, #296]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d62:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004d66:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d015      	beq.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004d74:	4b45      	ldr	r3, [pc, #276]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d7a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d82:	4942      	ldr	r1, [pc, #264]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d84:	4313      	orrs	r3, r2
 8004d86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d8e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d92:	d105      	bne.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d94:	4b3d      	ldr	r3, [pc, #244]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d96:	68db      	ldr	r3, [r3, #12]
 8004d98:	4a3c      	ldr	r2, [pc, #240]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004d9e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d015      	beq.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004dac:	4b37      	ldr	r3, [pc, #220]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004dae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004db2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dba:	4934      	ldr	r1, [pc, #208]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dc6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004dca:	d105      	bne.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004dcc:	4b2f      	ldr	r3, [pc, #188]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004dce:	68db      	ldr	r3, [r3, #12]
 8004dd0:	4a2e      	ldr	r2, [pc, #184]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004dd2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004dd6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d015      	beq.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004de4:	4b29      	ldr	r3, [pc, #164]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004df2:	4926      	ldr	r1, [pc, #152]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004df4:	4313      	orrs	r3, r2
 8004df6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dfe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004e02:	d105      	bne.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e04:	4b21      	ldr	r3, [pc, #132]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e06:	68db      	ldr	r3, [r3, #12]
 8004e08:	4a20      	ldr	r2, [pc, #128]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004e0e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d015      	beq.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004e1c:	4b1b      	ldr	r3, [pc, #108]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e22:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e2a:	4918      	ldr	r1, [pc, #96]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e36:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004e3a:	d105      	bne.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e3c:	4b13      	ldr	r3, [pc, #76]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e3e:	68db      	ldr	r3, [r3, #12]
 8004e40:	4a12      	ldr	r2, [pc, #72]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004e46:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d015      	beq.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004e54:	4b0d      	ldr	r3, [pc, #52]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e5a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e62:	490a      	ldr	r1, [pc, #40]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e64:	4313      	orrs	r3, r2
 8004e66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e6e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004e72:	d105      	bne.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004e74:	4b05      	ldr	r3, [pc, #20]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e76:	68db      	ldr	r3, [r3, #12]
 8004e78:	4a04      	ldr	r2, [pc, #16]	@ (8004e8c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004e7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e7e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004e80:	7cbb      	ldrb	r3, [r7, #18]
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3718      	adds	r7, #24
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}
 8004e8a:	bf00      	nop
 8004e8c:	40021000 	.word	0x40021000

08004e90 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b082      	sub	sp, #8
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d101      	bne.n	8004ea2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	e049      	b.n	8004f36 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ea8:	b2db      	uxtb	r3, r3
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d106      	bne.n	8004ebc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f7fc fce6 	bl	8001888 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2202      	movs	r2, #2
 8004ec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681a      	ldr	r2, [r3, #0]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	3304      	adds	r3, #4
 8004ecc:	4619      	mov	r1, r3
 8004ece:	4610      	mov	r0, r2
 8004ed0:	f000 ffe8 	bl	8005ea4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2201      	movs	r2, #1
 8004ed8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2201      	movs	r2, #1
 8004ee8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2201      	movs	r2, #1
 8004ef0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2201      	movs	r2, #1
 8004f00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2201      	movs	r2, #1
 8004f08:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2201      	movs	r2, #1
 8004f10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2201      	movs	r2, #1
 8004f18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2201      	movs	r2, #1
 8004f28:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2201      	movs	r2, #1
 8004f30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f34:	2300      	movs	r3, #0
}
 8004f36:	4618      	mov	r0, r3
 8004f38:	3708      	adds	r7, #8
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	bd80      	pop	{r7, pc}
	...

08004f40 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004f40:	b480      	push	{r7}
 8004f42:	b085      	sub	sp, #20
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f4e:	b2db      	uxtb	r3, r3
 8004f50:	2b01      	cmp	r3, #1
 8004f52:	d001      	beq.n	8004f58 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004f54:	2301      	movs	r3, #1
 8004f56:	e042      	b.n	8004fde <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2202      	movs	r2, #2
 8004f5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a21      	ldr	r2, [pc, #132]	@ (8004fec <HAL_TIM_Base_Start+0xac>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d018      	beq.n	8004f9c <HAL_TIM_Base_Start+0x5c>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f72:	d013      	beq.n	8004f9c <HAL_TIM_Base_Start+0x5c>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a1d      	ldr	r2, [pc, #116]	@ (8004ff0 <HAL_TIM_Base_Start+0xb0>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d00e      	beq.n	8004f9c <HAL_TIM_Base_Start+0x5c>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a1c      	ldr	r2, [pc, #112]	@ (8004ff4 <HAL_TIM_Base_Start+0xb4>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d009      	beq.n	8004f9c <HAL_TIM_Base_Start+0x5c>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a1a      	ldr	r2, [pc, #104]	@ (8004ff8 <HAL_TIM_Base_Start+0xb8>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d004      	beq.n	8004f9c <HAL_TIM_Base_Start+0x5c>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a19      	ldr	r2, [pc, #100]	@ (8004ffc <HAL_TIM_Base_Start+0xbc>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d115      	bne.n	8004fc8 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	689a      	ldr	r2, [r3, #8]
 8004fa2:	4b17      	ldr	r3, [pc, #92]	@ (8005000 <HAL_TIM_Base_Start+0xc0>)
 8004fa4:	4013      	ands	r3, r2
 8004fa6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	2b06      	cmp	r3, #6
 8004fac:	d015      	beq.n	8004fda <HAL_TIM_Base_Start+0x9a>
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fb4:	d011      	beq.n	8004fda <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f042 0201 	orr.w	r2, r2, #1
 8004fc4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fc6:	e008      	b.n	8004fda <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	681a      	ldr	r2, [r3, #0]
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f042 0201 	orr.w	r2, r2, #1
 8004fd6:	601a      	str	r2, [r3, #0]
 8004fd8:	e000      	b.n	8004fdc <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fda:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004fdc:	2300      	movs	r3, #0
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	3714      	adds	r7, #20
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe8:	4770      	bx	lr
 8004fea:	bf00      	nop
 8004fec:	40012c00 	.word	0x40012c00
 8004ff0:	40000400 	.word	0x40000400
 8004ff4:	40000800 	.word	0x40000800
 8004ff8:	40013400 	.word	0x40013400
 8004ffc:	40014000 	.word	0x40014000
 8005000:	00010007 	.word	0x00010007

08005004 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005004:	b480      	push	{r7}
 8005006:	b085      	sub	sp, #20
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005012:	b2db      	uxtb	r3, r3
 8005014:	2b01      	cmp	r3, #1
 8005016:	d001      	beq.n	800501c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005018:	2301      	movs	r3, #1
 800501a:	e04a      	b.n	80050b2 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2202      	movs	r2, #2
 8005020:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	68da      	ldr	r2, [r3, #12]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f042 0201 	orr.w	r2, r2, #1
 8005032:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	4a21      	ldr	r2, [pc, #132]	@ (80050c0 <HAL_TIM_Base_Start_IT+0xbc>)
 800503a:	4293      	cmp	r3, r2
 800503c:	d018      	beq.n	8005070 <HAL_TIM_Base_Start_IT+0x6c>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005046:	d013      	beq.n	8005070 <HAL_TIM_Base_Start_IT+0x6c>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4a1d      	ldr	r2, [pc, #116]	@ (80050c4 <HAL_TIM_Base_Start_IT+0xc0>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d00e      	beq.n	8005070 <HAL_TIM_Base_Start_IT+0x6c>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	4a1c      	ldr	r2, [pc, #112]	@ (80050c8 <HAL_TIM_Base_Start_IT+0xc4>)
 8005058:	4293      	cmp	r3, r2
 800505a:	d009      	beq.n	8005070 <HAL_TIM_Base_Start_IT+0x6c>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4a1a      	ldr	r2, [pc, #104]	@ (80050cc <HAL_TIM_Base_Start_IT+0xc8>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d004      	beq.n	8005070 <HAL_TIM_Base_Start_IT+0x6c>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4a19      	ldr	r2, [pc, #100]	@ (80050d0 <HAL_TIM_Base_Start_IT+0xcc>)
 800506c:	4293      	cmp	r3, r2
 800506e:	d115      	bne.n	800509c <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	689a      	ldr	r2, [r3, #8]
 8005076:	4b17      	ldr	r3, [pc, #92]	@ (80050d4 <HAL_TIM_Base_Start_IT+0xd0>)
 8005078:	4013      	ands	r3, r2
 800507a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	2b06      	cmp	r3, #6
 8005080:	d015      	beq.n	80050ae <HAL_TIM_Base_Start_IT+0xaa>
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005088:	d011      	beq.n	80050ae <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	681a      	ldr	r2, [r3, #0]
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f042 0201 	orr.w	r2, r2, #1
 8005098:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800509a:	e008      	b.n	80050ae <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	681a      	ldr	r2, [r3, #0]
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f042 0201 	orr.w	r2, r2, #1
 80050aa:	601a      	str	r2, [r3, #0]
 80050ac:	e000      	b.n	80050b0 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050ae:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80050b0:	2300      	movs	r3, #0
}
 80050b2:	4618      	mov	r0, r3
 80050b4:	3714      	adds	r7, #20
 80050b6:	46bd      	mov	sp, r7
 80050b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050bc:	4770      	bx	lr
 80050be:	bf00      	nop
 80050c0:	40012c00 	.word	0x40012c00
 80050c4:	40000400 	.word	0x40000400
 80050c8:	40000800 	.word	0x40000800
 80050cc:	40013400 	.word	0x40013400
 80050d0:	40014000 	.word	0x40014000
 80050d4:	00010007 	.word	0x00010007

080050d8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b082      	sub	sp, #8
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d101      	bne.n	80050ea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80050e6:	2301      	movs	r3, #1
 80050e8:	e049      	b.n	800517e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050f0:	b2db      	uxtb	r3, r3
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d106      	bne.n	8005104 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2200      	movs	r2, #0
 80050fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80050fe:	6878      	ldr	r0, [r7, #4]
 8005100:	f000 f841 	bl	8005186 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2202      	movs	r2, #2
 8005108:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	3304      	adds	r3, #4
 8005114:	4619      	mov	r1, r3
 8005116:	4610      	mov	r0, r2
 8005118:	f000 fec4 	bl	8005ea4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2201      	movs	r2, #1
 8005120:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2201      	movs	r2, #1
 8005128:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2201      	movs	r2, #1
 8005130:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2201      	movs	r2, #1
 8005138:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2201      	movs	r2, #1
 8005140:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2201      	movs	r2, #1
 8005148:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2201      	movs	r2, #1
 8005150:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2201      	movs	r2, #1
 8005158:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2201      	movs	r2, #1
 8005160:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	2201      	movs	r2, #1
 8005168:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2201      	movs	r2, #1
 8005170:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2201      	movs	r2, #1
 8005178:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800517c:	2300      	movs	r3, #0
}
 800517e:	4618      	mov	r0, r3
 8005180:	3708      	adds	r7, #8
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}

08005186 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005186:	b480      	push	{r7}
 8005188:	b083      	sub	sp, #12
 800518a:	af00      	add	r7, sp, #0
 800518c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800518e:	bf00      	nop
 8005190:	370c      	adds	r7, #12
 8005192:	46bd      	mov	sp, r7
 8005194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005198:	4770      	bx	lr
	...

0800519c <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b086      	sub	sp, #24
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	60f8      	str	r0, [r7, #12]
 80051a4:	60b9      	str	r1, [r7, #8]
 80051a6:	607a      	str	r2, [r7, #4]
 80051a8:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 80051aa:	2300      	movs	r3, #0
 80051ac:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d109      	bne.n	80051c8 <HAL_TIM_PWM_Start_DMA+0x2c>
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80051ba:	b2db      	uxtb	r3, r3
 80051bc:	2b02      	cmp	r3, #2
 80051be:	bf0c      	ite	eq
 80051c0:	2301      	moveq	r3, #1
 80051c2:	2300      	movne	r3, #0
 80051c4:	b2db      	uxtb	r3, r3
 80051c6:	e03c      	b.n	8005242 <HAL_TIM_PWM_Start_DMA+0xa6>
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	2b04      	cmp	r3, #4
 80051cc:	d109      	bne.n	80051e2 <HAL_TIM_PWM_Start_DMA+0x46>
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80051d4:	b2db      	uxtb	r3, r3
 80051d6:	2b02      	cmp	r3, #2
 80051d8:	bf0c      	ite	eq
 80051da:	2301      	moveq	r3, #1
 80051dc:	2300      	movne	r3, #0
 80051de:	b2db      	uxtb	r3, r3
 80051e0:	e02f      	b.n	8005242 <HAL_TIM_PWM_Start_DMA+0xa6>
 80051e2:	68bb      	ldr	r3, [r7, #8]
 80051e4:	2b08      	cmp	r3, #8
 80051e6:	d109      	bne.n	80051fc <HAL_TIM_PWM_Start_DMA+0x60>
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80051ee:	b2db      	uxtb	r3, r3
 80051f0:	2b02      	cmp	r3, #2
 80051f2:	bf0c      	ite	eq
 80051f4:	2301      	moveq	r3, #1
 80051f6:	2300      	movne	r3, #0
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	e022      	b.n	8005242 <HAL_TIM_PWM_Start_DMA+0xa6>
 80051fc:	68bb      	ldr	r3, [r7, #8]
 80051fe:	2b0c      	cmp	r3, #12
 8005200:	d109      	bne.n	8005216 <HAL_TIM_PWM_Start_DMA+0x7a>
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005208:	b2db      	uxtb	r3, r3
 800520a:	2b02      	cmp	r3, #2
 800520c:	bf0c      	ite	eq
 800520e:	2301      	moveq	r3, #1
 8005210:	2300      	movne	r3, #0
 8005212:	b2db      	uxtb	r3, r3
 8005214:	e015      	b.n	8005242 <HAL_TIM_PWM_Start_DMA+0xa6>
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	2b10      	cmp	r3, #16
 800521a:	d109      	bne.n	8005230 <HAL_TIM_PWM_Start_DMA+0x94>
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005222:	b2db      	uxtb	r3, r3
 8005224:	2b02      	cmp	r3, #2
 8005226:	bf0c      	ite	eq
 8005228:	2301      	moveq	r3, #1
 800522a:	2300      	movne	r3, #0
 800522c:	b2db      	uxtb	r3, r3
 800522e:	e008      	b.n	8005242 <HAL_TIM_PWM_Start_DMA+0xa6>
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005236:	b2db      	uxtb	r3, r3
 8005238:	2b02      	cmp	r3, #2
 800523a:	bf0c      	ite	eq
 800523c:	2301      	moveq	r3, #1
 800523e:	2300      	movne	r3, #0
 8005240:	b2db      	uxtb	r3, r3
 8005242:	2b00      	cmp	r3, #0
 8005244:	d001      	beq.n	800524a <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 8005246:	2302      	movs	r3, #2
 8005248:	e1a6      	b.n	8005598 <HAL_TIM_PWM_Start_DMA+0x3fc>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d109      	bne.n	8005264 <HAL_TIM_PWM_Start_DMA+0xc8>
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005256:	b2db      	uxtb	r3, r3
 8005258:	2b01      	cmp	r3, #1
 800525a:	bf0c      	ite	eq
 800525c:	2301      	moveq	r3, #1
 800525e:	2300      	movne	r3, #0
 8005260:	b2db      	uxtb	r3, r3
 8005262:	e03c      	b.n	80052de <HAL_TIM_PWM_Start_DMA+0x142>
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	2b04      	cmp	r3, #4
 8005268:	d109      	bne.n	800527e <HAL_TIM_PWM_Start_DMA+0xe2>
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005270:	b2db      	uxtb	r3, r3
 8005272:	2b01      	cmp	r3, #1
 8005274:	bf0c      	ite	eq
 8005276:	2301      	moveq	r3, #1
 8005278:	2300      	movne	r3, #0
 800527a:	b2db      	uxtb	r3, r3
 800527c:	e02f      	b.n	80052de <HAL_TIM_PWM_Start_DMA+0x142>
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	2b08      	cmp	r3, #8
 8005282:	d109      	bne.n	8005298 <HAL_TIM_PWM_Start_DMA+0xfc>
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800528a:	b2db      	uxtb	r3, r3
 800528c:	2b01      	cmp	r3, #1
 800528e:	bf0c      	ite	eq
 8005290:	2301      	moveq	r3, #1
 8005292:	2300      	movne	r3, #0
 8005294:	b2db      	uxtb	r3, r3
 8005296:	e022      	b.n	80052de <HAL_TIM_PWM_Start_DMA+0x142>
 8005298:	68bb      	ldr	r3, [r7, #8]
 800529a:	2b0c      	cmp	r3, #12
 800529c:	d109      	bne.n	80052b2 <HAL_TIM_PWM_Start_DMA+0x116>
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052a4:	b2db      	uxtb	r3, r3
 80052a6:	2b01      	cmp	r3, #1
 80052a8:	bf0c      	ite	eq
 80052aa:	2301      	moveq	r3, #1
 80052ac:	2300      	movne	r3, #0
 80052ae:	b2db      	uxtb	r3, r3
 80052b0:	e015      	b.n	80052de <HAL_TIM_PWM_Start_DMA+0x142>
 80052b2:	68bb      	ldr	r3, [r7, #8]
 80052b4:	2b10      	cmp	r3, #16
 80052b6:	d109      	bne.n	80052cc <HAL_TIM_PWM_Start_DMA+0x130>
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80052be:	b2db      	uxtb	r3, r3
 80052c0:	2b01      	cmp	r3, #1
 80052c2:	bf0c      	ite	eq
 80052c4:	2301      	moveq	r3, #1
 80052c6:	2300      	movne	r3, #0
 80052c8:	b2db      	uxtb	r3, r3
 80052ca:	e008      	b.n	80052de <HAL_TIM_PWM_Start_DMA+0x142>
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80052d2:	b2db      	uxtb	r3, r3
 80052d4:	2b01      	cmp	r3, #1
 80052d6:	bf0c      	ite	eq
 80052d8:	2301      	moveq	r3, #1
 80052da:	2300      	movne	r3, #0
 80052dc:	b2db      	uxtb	r3, r3
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d034      	beq.n	800534c <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d002      	beq.n	80052ee <HAL_TIM_PWM_Start_DMA+0x152>
 80052e8:	887b      	ldrh	r3, [r7, #2]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d101      	bne.n	80052f2 <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 80052ee:	2301      	movs	r3, #1
 80052f0:	e152      	b.n	8005598 <HAL_TIM_PWM_Start_DMA+0x3fc>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d104      	bne.n	8005302 <HAL_TIM_PWM_Start_DMA+0x166>
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2202      	movs	r2, #2
 80052fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005300:	e026      	b.n	8005350 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8005302:	68bb      	ldr	r3, [r7, #8]
 8005304:	2b04      	cmp	r3, #4
 8005306:	d104      	bne.n	8005312 <HAL_TIM_PWM_Start_DMA+0x176>
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	2202      	movs	r2, #2
 800530c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005310:	e01e      	b.n	8005350 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8005312:	68bb      	ldr	r3, [r7, #8]
 8005314:	2b08      	cmp	r3, #8
 8005316:	d104      	bne.n	8005322 <HAL_TIM_PWM_Start_DMA+0x186>
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2202      	movs	r2, #2
 800531c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005320:	e016      	b.n	8005350 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	2b0c      	cmp	r3, #12
 8005326:	d104      	bne.n	8005332 <HAL_TIM_PWM_Start_DMA+0x196>
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	2202      	movs	r2, #2
 800532c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005330:	e00e      	b.n	8005350 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	2b10      	cmp	r3, #16
 8005336:	d104      	bne.n	8005342 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	2202      	movs	r2, #2
 800533c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005340:	e006      	b.n	8005350 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	2202      	movs	r2, #2
 8005346:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800534a:	e001      	b.n	8005350 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 800534c:	2301      	movs	r3, #1
 800534e:	e123      	b.n	8005598 <HAL_TIM_PWM_Start_DMA+0x3fc>
  }

  switch (Channel)
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	2b0c      	cmp	r3, #12
 8005354:	f200 80ae 	bhi.w	80054b4 <HAL_TIM_PWM_Start_DMA+0x318>
 8005358:	a201      	add	r2, pc, #4	@ (adr r2, 8005360 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 800535a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800535e:	bf00      	nop
 8005360:	08005395 	.word	0x08005395
 8005364:	080054b5 	.word	0x080054b5
 8005368:	080054b5 	.word	0x080054b5
 800536c:	080054b5 	.word	0x080054b5
 8005370:	080053dd 	.word	0x080053dd
 8005374:	080054b5 	.word	0x080054b5
 8005378:	080054b5 	.word	0x080054b5
 800537c:	080054b5 	.word	0x080054b5
 8005380:	08005425 	.word	0x08005425
 8005384:	080054b5 	.word	0x080054b5
 8005388:	080054b5 	.word	0x080054b5
 800538c:	080054b5 	.word	0x080054b5
 8005390:	0800546d 	.word	0x0800546d
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005398:	4a81      	ldr	r2, [pc, #516]	@ (80055a0 <HAL_TIM_PWM_Start_DMA+0x404>)
 800539a:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053a0:	4a80      	ldr	r2, [pc, #512]	@ (80055a4 <HAL_TIM_PWM_Start_DMA+0x408>)
 80053a2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053a8:	4a7f      	ldr	r2, [pc, #508]	@ (80055a8 <HAL_TIM_PWM_Start_DMA+0x40c>)
 80053aa:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80053b0:	6879      	ldr	r1, [r7, #4]
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	3334      	adds	r3, #52	@ 0x34
 80053b8:	461a      	mov	r2, r3
 80053ba:	887b      	ldrh	r3, [r7, #2]
 80053bc:	f7fe f9ce 	bl	800375c <HAL_DMA_Start_IT>
 80053c0:	4603      	mov	r3, r0
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d001      	beq.n	80053ca <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80053c6:	2301      	movs	r3, #1
 80053c8:	e0e6      	b.n	8005598 <HAL_TIM_PWM_Start_DMA+0x3fc>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	68da      	ldr	r2, [r3, #12]
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053d8:	60da      	str	r2, [r3, #12]
      break;
 80053da:	e06e      	b.n	80054ba <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053e0:	4a6f      	ldr	r2, [pc, #444]	@ (80055a0 <HAL_TIM_PWM_Start_DMA+0x404>)
 80053e2:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053e8:	4a6e      	ldr	r2, [pc, #440]	@ (80055a4 <HAL_TIM_PWM_Start_DMA+0x408>)
 80053ea:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053f0:	4a6d      	ldr	r2, [pc, #436]	@ (80055a8 <HAL_TIM_PWM_Start_DMA+0x40c>)
 80053f2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80053f8:	6879      	ldr	r1, [r7, #4]
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	3338      	adds	r3, #56	@ 0x38
 8005400:	461a      	mov	r2, r3
 8005402:	887b      	ldrh	r3, [r7, #2]
 8005404:	f7fe f9aa 	bl	800375c <HAL_DMA_Start_IT>
 8005408:	4603      	mov	r3, r0
 800540a:	2b00      	cmp	r3, #0
 800540c:	d001      	beq.n	8005412 <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	e0c2      	b.n	8005598 <HAL_TIM_PWM_Start_DMA+0x3fc>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	68da      	ldr	r2, [r3, #12]
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005420:	60da      	str	r2, [r3, #12]
      break;
 8005422:	e04a      	b.n	80054ba <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005428:	4a5d      	ldr	r2, [pc, #372]	@ (80055a0 <HAL_TIM_PWM_Start_DMA+0x404>)
 800542a:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005430:	4a5c      	ldr	r2, [pc, #368]	@ (80055a4 <HAL_TIM_PWM_Start_DMA+0x408>)
 8005432:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005438:	4a5b      	ldr	r2, [pc, #364]	@ (80055a8 <HAL_TIM_PWM_Start_DMA+0x40c>)
 800543a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8005440:	6879      	ldr	r1, [r7, #4]
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	333c      	adds	r3, #60	@ 0x3c
 8005448:	461a      	mov	r2, r3
 800544a:	887b      	ldrh	r3, [r7, #2]
 800544c:	f7fe f986 	bl	800375c <HAL_DMA_Start_IT>
 8005450:	4603      	mov	r3, r0
 8005452:	2b00      	cmp	r3, #0
 8005454:	d001      	beq.n	800545a <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	e09e      	b.n	8005598 <HAL_TIM_PWM_Start_DMA+0x3fc>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	68da      	ldr	r2, [r3, #12]
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005468:	60da      	str	r2, [r3, #12]
      break;
 800546a:	e026      	b.n	80054ba <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005470:	4a4b      	ldr	r2, [pc, #300]	@ (80055a0 <HAL_TIM_PWM_Start_DMA+0x404>)
 8005472:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005478:	4a4a      	ldr	r2, [pc, #296]	@ (80055a4 <HAL_TIM_PWM_Start_DMA+0x408>)
 800547a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005480:	4a49      	ldr	r2, [pc, #292]	@ (80055a8 <HAL_TIM_PWM_Start_DMA+0x40c>)
 8005482:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005488:	6879      	ldr	r1, [r7, #4]
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	3340      	adds	r3, #64	@ 0x40
 8005490:	461a      	mov	r2, r3
 8005492:	887b      	ldrh	r3, [r7, #2]
 8005494:	f7fe f962 	bl	800375c <HAL_DMA_Start_IT>
 8005498:	4603      	mov	r3, r0
 800549a:	2b00      	cmp	r3, #0
 800549c:	d001      	beq.n	80054a2 <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800549e:	2301      	movs	r3, #1
 80054a0:	e07a      	b.n	8005598 <HAL_TIM_PWM_Start_DMA+0x3fc>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	68da      	ldr	r2, [r3, #12]
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80054b0:	60da      	str	r2, [r3, #12]
      break;
 80054b2:	e002      	b.n	80054ba <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 80054b4:	2301      	movs	r3, #1
 80054b6:	75fb      	strb	r3, [r7, #23]
      break;
 80054b8:	bf00      	nop
  }

  if (status == HAL_OK)
 80054ba:	7dfb      	ldrb	r3, [r7, #23]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d16a      	bne.n	8005596 <HAL_TIM_PWM_Start_DMA+0x3fa>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	2201      	movs	r2, #1
 80054c6:	68b9      	ldr	r1, [r7, #8]
 80054c8:	4618      	mov	r0, r3
 80054ca:	f001 f919 	bl	8006700 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	4a36      	ldr	r2, [pc, #216]	@ (80055ac <HAL_TIM_PWM_Start_DMA+0x410>)
 80054d4:	4293      	cmp	r3, r2
 80054d6:	d013      	beq.n	8005500 <HAL_TIM_PWM_Start_DMA+0x364>
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	4a34      	ldr	r2, [pc, #208]	@ (80055b0 <HAL_TIM_PWM_Start_DMA+0x414>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d00e      	beq.n	8005500 <HAL_TIM_PWM_Start_DMA+0x364>
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a33      	ldr	r2, [pc, #204]	@ (80055b4 <HAL_TIM_PWM_Start_DMA+0x418>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d009      	beq.n	8005500 <HAL_TIM_PWM_Start_DMA+0x364>
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a31      	ldr	r2, [pc, #196]	@ (80055b8 <HAL_TIM_PWM_Start_DMA+0x41c>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d004      	beq.n	8005500 <HAL_TIM_PWM_Start_DMA+0x364>
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a30      	ldr	r2, [pc, #192]	@ (80055bc <HAL_TIM_PWM_Start_DMA+0x420>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d101      	bne.n	8005504 <HAL_TIM_PWM_Start_DMA+0x368>
 8005500:	2301      	movs	r3, #1
 8005502:	e000      	b.n	8005506 <HAL_TIM_PWM_Start_DMA+0x36a>
 8005504:	2300      	movs	r3, #0
 8005506:	2b00      	cmp	r3, #0
 8005508:	d007      	beq.n	800551a <HAL_TIM_PWM_Start_DMA+0x37e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005518:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	4a23      	ldr	r2, [pc, #140]	@ (80055ac <HAL_TIM_PWM_Start_DMA+0x410>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d018      	beq.n	8005556 <HAL_TIM_PWM_Start_DMA+0x3ba>
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800552c:	d013      	beq.n	8005556 <HAL_TIM_PWM_Start_DMA+0x3ba>
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4a23      	ldr	r2, [pc, #140]	@ (80055c0 <HAL_TIM_PWM_Start_DMA+0x424>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d00e      	beq.n	8005556 <HAL_TIM_PWM_Start_DMA+0x3ba>
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	4a21      	ldr	r2, [pc, #132]	@ (80055c4 <HAL_TIM_PWM_Start_DMA+0x428>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d009      	beq.n	8005556 <HAL_TIM_PWM_Start_DMA+0x3ba>
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4a1a      	ldr	r2, [pc, #104]	@ (80055b0 <HAL_TIM_PWM_Start_DMA+0x414>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d004      	beq.n	8005556 <HAL_TIM_PWM_Start_DMA+0x3ba>
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a18      	ldr	r2, [pc, #96]	@ (80055b4 <HAL_TIM_PWM_Start_DMA+0x418>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d115      	bne.n	8005582 <HAL_TIM_PWM_Start_DMA+0x3e6>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	689a      	ldr	r2, [r3, #8]
 800555c:	4b1a      	ldr	r3, [pc, #104]	@ (80055c8 <HAL_TIM_PWM_Start_DMA+0x42c>)
 800555e:	4013      	ands	r3, r2
 8005560:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	2b06      	cmp	r3, #6
 8005566:	d015      	beq.n	8005594 <HAL_TIM_PWM_Start_DMA+0x3f8>
 8005568:	693b      	ldr	r3, [r7, #16]
 800556a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800556e:	d011      	beq.n	8005594 <HAL_TIM_PWM_Start_DMA+0x3f8>
      {
        __HAL_TIM_ENABLE(htim);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	681a      	ldr	r2, [r3, #0]
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f042 0201 	orr.w	r2, r2, #1
 800557e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005580:	e008      	b.n	8005594 <HAL_TIM_PWM_Start_DMA+0x3f8>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f042 0201 	orr.w	r2, r2, #1
 8005590:	601a      	str	r2, [r3, #0]
 8005592:	e000      	b.n	8005596 <HAL_TIM_PWM_Start_DMA+0x3fa>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005594:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8005596:	7dfb      	ldrb	r3, [r7, #23]
}
 8005598:	4618      	mov	r0, r3
 800559a:	3718      	adds	r7, #24
 800559c:	46bd      	mov	sp, r7
 800559e:	bd80      	pop	{r7, pc}
 80055a0:	08005d93 	.word	0x08005d93
 80055a4:	08005e3b 	.word	0x08005e3b
 80055a8:	08005d01 	.word	0x08005d01
 80055ac:	40012c00 	.word	0x40012c00
 80055b0:	40013400 	.word	0x40013400
 80055b4:	40014000 	.word	0x40014000
 80055b8:	40014400 	.word	0x40014400
 80055bc:	40014800 	.word	0x40014800
 80055c0:	40000400 	.word	0x40000400
 80055c4:	40000800 	.word	0x40000800
 80055c8:	00010007 	.word	0x00010007

080055cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b084      	sub	sp, #16
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	68db      	ldr	r3, [r3, #12]
 80055da:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	691b      	ldr	r3, [r3, #16]
 80055e2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	f003 0302 	and.w	r3, r3, #2
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d020      	beq.n	8005630 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	f003 0302 	and.w	r3, r3, #2
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d01b      	beq.n	8005630 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f06f 0202 	mvn.w	r2, #2
 8005600:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2201      	movs	r2, #1
 8005606:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	699b      	ldr	r3, [r3, #24]
 800560e:	f003 0303 	and.w	r3, r3, #3
 8005612:	2b00      	cmp	r3, #0
 8005614:	d003      	beq.n	800561e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	f000 fb40 	bl	8005c9c <HAL_TIM_IC_CaptureCallback>
 800561c:	e005      	b.n	800562a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800561e:	6878      	ldr	r0, [r7, #4]
 8005620:	f000 fb32 	bl	8005c88 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005624:	6878      	ldr	r0, [r7, #4]
 8005626:	f000 fb43 	bl	8005cb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2200      	movs	r2, #0
 800562e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	f003 0304 	and.w	r3, r3, #4
 8005636:	2b00      	cmp	r3, #0
 8005638:	d020      	beq.n	800567c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	f003 0304 	and.w	r3, r3, #4
 8005640:	2b00      	cmp	r3, #0
 8005642:	d01b      	beq.n	800567c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f06f 0204 	mvn.w	r2, #4
 800564c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2202      	movs	r2, #2
 8005652:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	699b      	ldr	r3, [r3, #24]
 800565a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800565e:	2b00      	cmp	r3, #0
 8005660:	d003      	beq.n	800566a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005662:	6878      	ldr	r0, [r7, #4]
 8005664:	f000 fb1a 	bl	8005c9c <HAL_TIM_IC_CaptureCallback>
 8005668:	e005      	b.n	8005676 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800566a:	6878      	ldr	r0, [r7, #4]
 800566c:	f000 fb0c 	bl	8005c88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005670:	6878      	ldr	r0, [r7, #4]
 8005672:	f000 fb1d 	bl	8005cb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2200      	movs	r2, #0
 800567a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800567c:	68bb      	ldr	r3, [r7, #8]
 800567e:	f003 0308 	and.w	r3, r3, #8
 8005682:	2b00      	cmp	r3, #0
 8005684:	d020      	beq.n	80056c8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	f003 0308 	and.w	r3, r3, #8
 800568c:	2b00      	cmp	r3, #0
 800568e:	d01b      	beq.n	80056c8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f06f 0208 	mvn.w	r2, #8
 8005698:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2204      	movs	r2, #4
 800569e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	69db      	ldr	r3, [r3, #28]
 80056a6:	f003 0303 	and.w	r3, r3, #3
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d003      	beq.n	80056b6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056ae:	6878      	ldr	r0, [r7, #4]
 80056b0:	f000 faf4 	bl	8005c9c <HAL_TIM_IC_CaptureCallback>
 80056b4:	e005      	b.n	80056c2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056b6:	6878      	ldr	r0, [r7, #4]
 80056b8:	f000 fae6 	bl	8005c88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056bc:	6878      	ldr	r0, [r7, #4]
 80056be:	f000 faf7 	bl	8005cb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2200      	movs	r2, #0
 80056c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80056c8:	68bb      	ldr	r3, [r7, #8]
 80056ca:	f003 0310 	and.w	r3, r3, #16
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d020      	beq.n	8005714 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	f003 0310 	and.w	r3, r3, #16
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d01b      	beq.n	8005714 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f06f 0210 	mvn.w	r2, #16
 80056e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2208      	movs	r2, #8
 80056ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	69db      	ldr	r3, [r3, #28]
 80056f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d003      	beq.n	8005702 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056fa:	6878      	ldr	r0, [r7, #4]
 80056fc:	f000 face 	bl	8005c9c <HAL_TIM_IC_CaptureCallback>
 8005700:	e005      	b.n	800570e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	f000 fac0 	bl	8005c88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005708:	6878      	ldr	r0, [r7, #4]
 800570a:	f000 fad1 	bl	8005cb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2200      	movs	r2, #0
 8005712:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	f003 0301 	and.w	r3, r3, #1
 800571a:	2b00      	cmp	r3, #0
 800571c:	d00c      	beq.n	8005738 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	f003 0301 	and.w	r3, r3, #1
 8005724:	2b00      	cmp	r3, #0
 8005726:	d007      	beq.n	8005738 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f06f 0201 	mvn.w	r2, #1
 8005730:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005732:	6878      	ldr	r0, [r7, #4]
 8005734:	f7fb fe9e 	bl	8001474 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800573e:	2b00      	cmp	r3, #0
 8005740:	d104      	bne.n	800574c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005742:	68bb      	ldr	r3, [r7, #8]
 8005744:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005748:	2b00      	cmp	r3, #0
 800574a:	d00c      	beq.n	8005766 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005752:	2b00      	cmp	r3, #0
 8005754:	d007      	beq.n	8005766 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800575e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005760:	6878      	ldr	r0, [r7, #4]
 8005762:	f001 f87f 	bl	8006864 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800576c:	2b00      	cmp	r3, #0
 800576e:	d00c      	beq.n	800578a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005776:	2b00      	cmp	r3, #0
 8005778:	d007      	beq.n	800578a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005782:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005784:	6878      	ldr	r0, [r7, #4]
 8005786:	f001 f877 	bl	8006878 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800578a:	68bb      	ldr	r3, [r7, #8]
 800578c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005790:	2b00      	cmp	r3, #0
 8005792:	d00c      	beq.n	80057ae <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800579a:	2b00      	cmp	r3, #0
 800579c:	d007      	beq.n	80057ae <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80057a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80057a8:	6878      	ldr	r0, [r7, #4]
 80057aa:	f000 fa95 	bl	8005cd8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80057ae:	68bb      	ldr	r3, [r7, #8]
 80057b0:	f003 0320 	and.w	r3, r3, #32
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d00c      	beq.n	80057d2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	f003 0320 	and.w	r3, r3, #32
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d007      	beq.n	80057d2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f06f 0220 	mvn.w	r2, #32
 80057ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80057cc:	6878      	ldr	r0, [r7, #4]
 80057ce:	f001 f83f 	bl	8006850 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80057d2:	68bb      	ldr	r3, [r7, #8]
 80057d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d00c      	beq.n	80057f6 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d007      	beq.n	80057f6 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80057ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	f001 f84b 	bl	800688c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80057f6:	68bb      	ldr	r3, [r7, #8]
 80057f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d00c      	beq.n	800581a <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005806:	2b00      	cmp	r3, #0
 8005808:	d007      	beq.n	800581a <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8005812:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8005814:	6878      	ldr	r0, [r7, #4]
 8005816:	f001 f843 	bl	80068a0 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005820:	2b00      	cmp	r3, #0
 8005822:	d00c      	beq.n	800583e <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800582a:	2b00      	cmp	r3, #0
 800582c:	d007      	beq.n	800583e <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8005836:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8005838:	6878      	ldr	r0, [r7, #4]
 800583a:	f001 f83b 	bl	80068b4 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800583e:	68bb      	ldr	r3, [r7, #8]
 8005840:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005844:	2b00      	cmp	r3, #0
 8005846:	d00c      	beq.n	8005862 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800584e:	2b00      	cmp	r3, #0
 8005850:	d007      	beq.n	8005862 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800585a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800585c:	6878      	ldr	r0, [r7, #4]
 800585e:	f001 f833 	bl	80068c8 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005862:	bf00      	nop
 8005864:	3710      	adds	r7, #16
 8005866:	46bd      	mov	sp, r7
 8005868:	bd80      	pop	{r7, pc}
	...

0800586c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b086      	sub	sp, #24
 8005870:	af00      	add	r7, sp, #0
 8005872:	60f8      	str	r0, [r7, #12]
 8005874:	60b9      	str	r1, [r7, #8]
 8005876:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005878:	2300      	movs	r3, #0
 800587a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005882:	2b01      	cmp	r3, #1
 8005884:	d101      	bne.n	800588a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005886:	2302      	movs	r3, #2
 8005888:	e0ff      	b.n	8005a8a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	2201      	movs	r2, #1
 800588e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2b14      	cmp	r3, #20
 8005896:	f200 80f0 	bhi.w	8005a7a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800589a:	a201      	add	r2, pc, #4	@ (adr r2, 80058a0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800589c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058a0:	080058f5 	.word	0x080058f5
 80058a4:	08005a7b 	.word	0x08005a7b
 80058a8:	08005a7b 	.word	0x08005a7b
 80058ac:	08005a7b 	.word	0x08005a7b
 80058b0:	08005935 	.word	0x08005935
 80058b4:	08005a7b 	.word	0x08005a7b
 80058b8:	08005a7b 	.word	0x08005a7b
 80058bc:	08005a7b 	.word	0x08005a7b
 80058c0:	08005977 	.word	0x08005977
 80058c4:	08005a7b 	.word	0x08005a7b
 80058c8:	08005a7b 	.word	0x08005a7b
 80058cc:	08005a7b 	.word	0x08005a7b
 80058d0:	080059b7 	.word	0x080059b7
 80058d4:	08005a7b 	.word	0x08005a7b
 80058d8:	08005a7b 	.word	0x08005a7b
 80058dc:	08005a7b 	.word	0x08005a7b
 80058e0:	080059f9 	.word	0x080059f9
 80058e4:	08005a7b 	.word	0x08005a7b
 80058e8:	08005a7b 	.word	0x08005a7b
 80058ec:	08005a7b 	.word	0x08005a7b
 80058f0:	08005a39 	.word	0x08005a39
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	68b9      	ldr	r1, [r7, #8]
 80058fa:	4618      	mov	r0, r3
 80058fc:	f000 fb6e 	bl	8005fdc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	699a      	ldr	r2, [r3, #24]
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f042 0208 	orr.w	r2, r2, #8
 800590e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	699a      	ldr	r2, [r3, #24]
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f022 0204 	bic.w	r2, r2, #4
 800591e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	6999      	ldr	r1, [r3, #24]
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	691a      	ldr	r2, [r3, #16]
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	430a      	orrs	r2, r1
 8005930:	619a      	str	r2, [r3, #24]
      break;
 8005932:	e0a5      	b.n	8005a80 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	68b9      	ldr	r1, [r7, #8]
 800593a:	4618      	mov	r0, r3
 800593c:	f000 fbde 	bl	80060fc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	699a      	ldr	r2, [r3, #24]
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800594e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	699a      	ldr	r2, [r3, #24]
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800595e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	6999      	ldr	r1, [r3, #24]
 8005966:	68bb      	ldr	r3, [r7, #8]
 8005968:	691b      	ldr	r3, [r3, #16]
 800596a:	021a      	lsls	r2, r3, #8
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	430a      	orrs	r2, r1
 8005972:	619a      	str	r2, [r3, #24]
      break;
 8005974:	e084      	b.n	8005a80 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	68b9      	ldr	r1, [r7, #8]
 800597c:	4618      	mov	r0, r3
 800597e:	f000 fc47 	bl	8006210 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	69da      	ldr	r2, [r3, #28]
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f042 0208 	orr.w	r2, r2, #8
 8005990:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	69da      	ldr	r2, [r3, #28]
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f022 0204 	bic.w	r2, r2, #4
 80059a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	69d9      	ldr	r1, [r3, #28]
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	691a      	ldr	r2, [r3, #16]
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	430a      	orrs	r2, r1
 80059b2:	61da      	str	r2, [r3, #28]
      break;
 80059b4:	e064      	b.n	8005a80 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	68b9      	ldr	r1, [r7, #8]
 80059bc:	4618      	mov	r0, r3
 80059be:	f000 fcaf 	bl	8006320 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	69da      	ldr	r2, [r3, #28]
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80059d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	69da      	ldr	r2, [r3, #28]
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80059e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	69d9      	ldr	r1, [r3, #28]
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	691b      	ldr	r3, [r3, #16]
 80059ec:	021a      	lsls	r2, r3, #8
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	430a      	orrs	r2, r1
 80059f4:	61da      	str	r2, [r3, #28]
      break;
 80059f6:	e043      	b.n	8005a80 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	68b9      	ldr	r1, [r7, #8]
 80059fe:	4618      	mov	r0, r3
 8005a00:	f000 fd18 	bl	8006434 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f042 0208 	orr.w	r2, r2, #8
 8005a12:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f022 0204 	bic.w	r2, r2, #4
 8005a22:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005a2a:	68bb      	ldr	r3, [r7, #8]
 8005a2c:	691a      	ldr	r2, [r3, #16]
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	430a      	orrs	r2, r1
 8005a34:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005a36:	e023      	b.n	8005a80 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	68b9      	ldr	r1, [r7, #8]
 8005a3e:	4618      	mov	r0, r3
 8005a40:	f000 fd5c 	bl	80064fc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005a52:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a62:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	691b      	ldr	r3, [r3, #16]
 8005a6e:	021a      	lsls	r2, r3, #8
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	430a      	orrs	r2, r1
 8005a76:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005a78:	e002      	b.n	8005a80 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	75fb      	strb	r3, [r7, #23]
      break;
 8005a7e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	2200      	movs	r2, #0
 8005a84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005a88:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	3718      	adds	r7, #24
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}
 8005a92:	bf00      	nop

08005a94 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b084      	sub	sp, #16
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
 8005a9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005aa8:	2b01      	cmp	r3, #1
 8005aaa:	d101      	bne.n	8005ab0 <HAL_TIM_ConfigClockSource+0x1c>
 8005aac:	2302      	movs	r3, #2
 8005aae:	e0de      	b.n	8005c6e <HAL_TIM_ConfigClockSource+0x1da>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2201      	movs	r2, #1
 8005ab4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2202      	movs	r2, #2
 8005abc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	689b      	ldr	r3, [r3, #8]
 8005ac6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8005ace:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005ad2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005ada:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	68ba      	ldr	r2, [r7, #8]
 8005ae2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a63      	ldr	r2, [pc, #396]	@ (8005c78 <HAL_TIM_ConfigClockSource+0x1e4>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	f000 80a9 	beq.w	8005c42 <HAL_TIM_ConfigClockSource+0x1ae>
 8005af0:	4a61      	ldr	r2, [pc, #388]	@ (8005c78 <HAL_TIM_ConfigClockSource+0x1e4>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	f200 80ae 	bhi.w	8005c54 <HAL_TIM_ConfigClockSource+0x1c0>
 8005af8:	4a60      	ldr	r2, [pc, #384]	@ (8005c7c <HAL_TIM_ConfigClockSource+0x1e8>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	f000 80a1 	beq.w	8005c42 <HAL_TIM_ConfigClockSource+0x1ae>
 8005b00:	4a5e      	ldr	r2, [pc, #376]	@ (8005c7c <HAL_TIM_ConfigClockSource+0x1e8>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	f200 80a6 	bhi.w	8005c54 <HAL_TIM_ConfigClockSource+0x1c0>
 8005b08:	4a5d      	ldr	r2, [pc, #372]	@ (8005c80 <HAL_TIM_ConfigClockSource+0x1ec>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	f000 8099 	beq.w	8005c42 <HAL_TIM_ConfigClockSource+0x1ae>
 8005b10:	4a5b      	ldr	r2, [pc, #364]	@ (8005c80 <HAL_TIM_ConfigClockSource+0x1ec>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	f200 809e 	bhi.w	8005c54 <HAL_TIM_ConfigClockSource+0x1c0>
 8005b18:	4a5a      	ldr	r2, [pc, #360]	@ (8005c84 <HAL_TIM_ConfigClockSource+0x1f0>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	f000 8091 	beq.w	8005c42 <HAL_TIM_ConfigClockSource+0x1ae>
 8005b20:	4a58      	ldr	r2, [pc, #352]	@ (8005c84 <HAL_TIM_ConfigClockSource+0x1f0>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	f200 8096 	bhi.w	8005c54 <HAL_TIM_ConfigClockSource+0x1c0>
 8005b28:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005b2c:	f000 8089 	beq.w	8005c42 <HAL_TIM_ConfigClockSource+0x1ae>
 8005b30:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005b34:	f200 808e 	bhi.w	8005c54 <HAL_TIM_ConfigClockSource+0x1c0>
 8005b38:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b3c:	d03e      	beq.n	8005bbc <HAL_TIM_ConfigClockSource+0x128>
 8005b3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b42:	f200 8087 	bhi.w	8005c54 <HAL_TIM_ConfigClockSource+0x1c0>
 8005b46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b4a:	f000 8086 	beq.w	8005c5a <HAL_TIM_ConfigClockSource+0x1c6>
 8005b4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b52:	d87f      	bhi.n	8005c54 <HAL_TIM_ConfigClockSource+0x1c0>
 8005b54:	2b70      	cmp	r3, #112	@ 0x70
 8005b56:	d01a      	beq.n	8005b8e <HAL_TIM_ConfigClockSource+0xfa>
 8005b58:	2b70      	cmp	r3, #112	@ 0x70
 8005b5a:	d87b      	bhi.n	8005c54 <HAL_TIM_ConfigClockSource+0x1c0>
 8005b5c:	2b60      	cmp	r3, #96	@ 0x60
 8005b5e:	d050      	beq.n	8005c02 <HAL_TIM_ConfigClockSource+0x16e>
 8005b60:	2b60      	cmp	r3, #96	@ 0x60
 8005b62:	d877      	bhi.n	8005c54 <HAL_TIM_ConfigClockSource+0x1c0>
 8005b64:	2b50      	cmp	r3, #80	@ 0x50
 8005b66:	d03c      	beq.n	8005be2 <HAL_TIM_ConfigClockSource+0x14e>
 8005b68:	2b50      	cmp	r3, #80	@ 0x50
 8005b6a:	d873      	bhi.n	8005c54 <HAL_TIM_ConfigClockSource+0x1c0>
 8005b6c:	2b40      	cmp	r3, #64	@ 0x40
 8005b6e:	d058      	beq.n	8005c22 <HAL_TIM_ConfigClockSource+0x18e>
 8005b70:	2b40      	cmp	r3, #64	@ 0x40
 8005b72:	d86f      	bhi.n	8005c54 <HAL_TIM_ConfigClockSource+0x1c0>
 8005b74:	2b30      	cmp	r3, #48	@ 0x30
 8005b76:	d064      	beq.n	8005c42 <HAL_TIM_ConfigClockSource+0x1ae>
 8005b78:	2b30      	cmp	r3, #48	@ 0x30
 8005b7a:	d86b      	bhi.n	8005c54 <HAL_TIM_ConfigClockSource+0x1c0>
 8005b7c:	2b20      	cmp	r3, #32
 8005b7e:	d060      	beq.n	8005c42 <HAL_TIM_ConfigClockSource+0x1ae>
 8005b80:	2b20      	cmp	r3, #32
 8005b82:	d867      	bhi.n	8005c54 <HAL_TIM_ConfigClockSource+0x1c0>
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d05c      	beq.n	8005c42 <HAL_TIM_ConfigClockSource+0x1ae>
 8005b88:	2b10      	cmp	r3, #16
 8005b8a:	d05a      	beq.n	8005c42 <HAL_TIM_ConfigClockSource+0x1ae>
 8005b8c:	e062      	b.n	8005c54 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005b9e:	f000 fd8f 	bl	80066c0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	689b      	ldr	r3, [r3, #8]
 8005ba8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005bb0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	68ba      	ldr	r2, [r7, #8]
 8005bb8:	609a      	str	r2, [r3, #8]
      break;
 8005bba:	e04f      	b.n	8005c5c <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005bcc:	f000 fd78 	bl	80066c0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	689a      	ldr	r2, [r3, #8]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005bde:	609a      	str	r2, [r3, #8]
      break;
 8005be0:	e03c      	b.n	8005c5c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bee:	461a      	mov	r2, r3
 8005bf0:	f000 fcea 	bl	80065c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	2150      	movs	r1, #80	@ 0x50
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	f000 fd43 	bl	8006686 <TIM_ITRx_SetConfig>
      break;
 8005c00:	e02c      	b.n	8005c5c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c0e:	461a      	mov	r2, r3
 8005c10:	f000 fd09 	bl	8006626 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	2160      	movs	r1, #96	@ 0x60
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	f000 fd33 	bl	8006686 <TIM_ITRx_SetConfig>
      break;
 8005c20:	e01c      	b.n	8005c5c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c2e:	461a      	mov	r2, r3
 8005c30:	f000 fcca 	bl	80065c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	2140      	movs	r1, #64	@ 0x40
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	f000 fd23 	bl	8006686 <TIM_ITRx_SetConfig>
      break;
 8005c40:	e00c      	b.n	8005c5c <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681a      	ldr	r2, [r3, #0]
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	4619      	mov	r1, r3
 8005c4c:	4610      	mov	r0, r2
 8005c4e:	f000 fd1a 	bl	8006686 <TIM_ITRx_SetConfig>
      break;
 8005c52:	e003      	b.n	8005c5c <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8005c54:	2301      	movs	r3, #1
 8005c56:	73fb      	strb	r3, [r7, #15]
      break;
 8005c58:	e000      	b.n	8005c5c <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8005c5a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2201      	movs	r2, #1
 8005c60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2200      	movs	r2, #0
 8005c68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005c6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c6e:	4618      	mov	r0, r3
 8005c70:	3710      	adds	r7, #16
 8005c72:	46bd      	mov	sp, r7
 8005c74:	bd80      	pop	{r7, pc}
 8005c76:	bf00      	nop
 8005c78:	00100070 	.word	0x00100070
 8005c7c:	00100040 	.word	0x00100040
 8005c80:	00100030 	.word	0x00100030
 8005c84:	00100020 	.word	0x00100020

08005c88 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c88:	b480      	push	{r7}
 8005c8a:	b083      	sub	sp, #12
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005c90:	bf00      	nop
 8005c92:	370c      	adds	r7, #12
 8005c94:	46bd      	mov	sp, r7
 8005c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9a:	4770      	bx	lr

08005c9c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005c9c:	b480      	push	{r7}
 8005c9e:	b083      	sub	sp, #12
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005ca4:	bf00      	nop
 8005ca6:	370c      	adds	r7, #12
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cae:	4770      	bx	lr

08005cb0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	b083      	sub	sp, #12
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005cb8:	bf00      	nop
 8005cba:	370c      	adds	r7, #12
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc2:	4770      	bx	lr

08005cc4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b083      	sub	sp, #12
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8005ccc:	bf00      	nop
 8005cce:	370c      	adds	r7, #12
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd6:	4770      	bx	lr

08005cd8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005cd8:	b480      	push	{r7}
 8005cda:	b083      	sub	sp, #12
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005ce0:	bf00      	nop
 8005ce2:	370c      	adds	r7, #12
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cea:	4770      	bx	lr

08005cec <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8005cec:	b480      	push	{r7}
 8005cee:	b083      	sub	sp, #12
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8005cf4:	bf00      	nop
 8005cf6:	370c      	adds	r7, #12
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfe:	4770      	bx	lr

08005d00 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b084      	sub	sp, #16
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d0c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d12:	687a      	ldr	r2, [r7, #4]
 8005d14:	429a      	cmp	r2, r3
 8005d16:	d107      	bne.n	8005d28 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	2201      	movs	r2, #1
 8005d22:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d26:	e02a      	b.n	8005d7e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d2c:	687a      	ldr	r2, [r7, #4]
 8005d2e:	429a      	cmp	r2, r3
 8005d30:	d107      	bne.n	8005d42 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	2202      	movs	r2, #2
 8005d36:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d40:	e01d      	b.n	8005d7e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d46:	687a      	ldr	r2, [r7, #4]
 8005d48:	429a      	cmp	r2, r3
 8005d4a:	d107      	bne.n	8005d5c <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	2204      	movs	r2, #4
 8005d50:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	2201      	movs	r2, #1
 8005d56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d5a:	e010      	b.n	8005d7e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d60:	687a      	ldr	r2, [r7, #4]
 8005d62:	429a      	cmp	r2, r3
 8005d64:	d107      	bne.n	8005d76 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	2208      	movs	r2, #8
 8005d6a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	2201      	movs	r2, #1
 8005d70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005d74:	e003      	b.n	8005d7e <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	2201      	movs	r2, #1
 8005d7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8005d7e:	68f8      	ldr	r0, [r7, #12]
 8005d80:	f7ff ffb4 	bl	8005cec <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	2200      	movs	r2, #0
 8005d88:	771a      	strb	r2, [r3, #28]
}
 8005d8a:	bf00      	nop
 8005d8c:	3710      	adds	r7, #16
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	bd80      	pop	{r7, pc}

08005d92 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8005d92:	b580      	push	{r7, lr}
 8005d94:	b084      	sub	sp, #16
 8005d96:	af00      	add	r7, sp, #0
 8005d98:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d9e:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005da4:	687a      	ldr	r2, [r7, #4]
 8005da6:	429a      	cmp	r2, r3
 8005da8:	d10b      	bne.n	8005dc2 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	2201      	movs	r2, #1
 8005dae:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	69db      	ldr	r3, [r3, #28]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d136      	bne.n	8005e26 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	2201      	movs	r2, #1
 8005dbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005dc0:	e031      	b.n	8005e26 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dc6:	687a      	ldr	r2, [r7, #4]
 8005dc8:	429a      	cmp	r2, r3
 8005dca:	d10b      	bne.n	8005de4 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	2202      	movs	r2, #2
 8005dd0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	69db      	ldr	r3, [r3, #28]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d125      	bne.n	8005e26 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	2201      	movs	r2, #1
 8005dde:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005de2:	e020      	b.n	8005e26 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005de8:	687a      	ldr	r2, [r7, #4]
 8005dea:	429a      	cmp	r2, r3
 8005dec:	d10b      	bne.n	8005e06 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	2204      	movs	r2, #4
 8005df2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	69db      	ldr	r3, [r3, #28]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d114      	bne.n	8005e26 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	2201      	movs	r2, #1
 8005e00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005e04:	e00f      	b.n	8005e26 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e0a:	687a      	ldr	r2, [r7, #4]
 8005e0c:	429a      	cmp	r2, r3
 8005e0e:	d10a      	bne.n	8005e26 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	2208      	movs	r2, #8
 8005e14:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	69db      	ldr	r3, [r3, #28]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d103      	bne.n	8005e26 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	2201      	movs	r2, #1
 8005e22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e26:	68f8      	ldr	r0, [r7, #12]
 8005e28:	f7ff ff42 	bl	8005cb0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	771a      	strb	r2, [r3, #28]
}
 8005e32:	bf00      	nop
 8005e34:	3710      	adds	r7, #16
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bd80      	pop	{r7, pc}

08005e3a <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005e3a:	b580      	push	{r7, lr}
 8005e3c:	b084      	sub	sp, #16
 8005e3e:	af00      	add	r7, sp, #0
 8005e40:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e46:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e4c:	687a      	ldr	r2, [r7, #4]
 8005e4e:	429a      	cmp	r2, r3
 8005e50:	d103      	bne.n	8005e5a <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	2201      	movs	r2, #1
 8005e56:	771a      	strb	r2, [r3, #28]
 8005e58:	e019      	b.n	8005e8e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e5e:	687a      	ldr	r2, [r7, #4]
 8005e60:	429a      	cmp	r2, r3
 8005e62:	d103      	bne.n	8005e6c <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	2202      	movs	r2, #2
 8005e68:	771a      	strb	r2, [r3, #28]
 8005e6a:	e010      	b.n	8005e8e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e70:	687a      	ldr	r2, [r7, #4]
 8005e72:	429a      	cmp	r2, r3
 8005e74:	d103      	bne.n	8005e7e <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	2204      	movs	r2, #4
 8005e7a:	771a      	strb	r2, [r3, #28]
 8005e7c:	e007      	b.n	8005e8e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e82:	687a      	ldr	r2, [r7, #4]
 8005e84:	429a      	cmp	r2, r3
 8005e86:	d102      	bne.n	8005e8e <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	2208      	movs	r2, #8
 8005e8c:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8005e8e:	68f8      	ldr	r0, [r7, #12]
 8005e90:	f7ff ff18 	bl	8005cc4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	2200      	movs	r2, #0
 8005e98:	771a      	strb	r2, [r3, #28]
}
 8005e9a:	bf00      	nop
 8005e9c:	3710      	adds	r7, #16
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	bd80      	pop	{r7, pc}
	...

08005ea4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b085      	sub	sp, #20
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
 8005eac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	4a42      	ldr	r2, [pc, #264]	@ (8005fc0 <TIM_Base_SetConfig+0x11c>)
 8005eb8:	4293      	cmp	r3, r2
 8005eba:	d00f      	beq.n	8005edc <TIM_Base_SetConfig+0x38>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ec2:	d00b      	beq.n	8005edc <TIM_Base_SetConfig+0x38>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	4a3f      	ldr	r2, [pc, #252]	@ (8005fc4 <TIM_Base_SetConfig+0x120>)
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d007      	beq.n	8005edc <TIM_Base_SetConfig+0x38>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	4a3e      	ldr	r2, [pc, #248]	@ (8005fc8 <TIM_Base_SetConfig+0x124>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d003      	beq.n	8005edc <TIM_Base_SetConfig+0x38>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	4a3d      	ldr	r2, [pc, #244]	@ (8005fcc <TIM_Base_SetConfig+0x128>)
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d108      	bne.n	8005eee <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ee2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	685b      	ldr	r3, [r3, #4]
 8005ee8:	68fa      	ldr	r2, [r7, #12]
 8005eea:	4313      	orrs	r3, r2
 8005eec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	4a33      	ldr	r2, [pc, #204]	@ (8005fc0 <TIM_Base_SetConfig+0x11c>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d01b      	beq.n	8005f2e <TIM_Base_SetConfig+0x8a>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005efc:	d017      	beq.n	8005f2e <TIM_Base_SetConfig+0x8a>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	4a30      	ldr	r2, [pc, #192]	@ (8005fc4 <TIM_Base_SetConfig+0x120>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d013      	beq.n	8005f2e <TIM_Base_SetConfig+0x8a>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	4a2f      	ldr	r2, [pc, #188]	@ (8005fc8 <TIM_Base_SetConfig+0x124>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d00f      	beq.n	8005f2e <TIM_Base_SetConfig+0x8a>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	4a2e      	ldr	r2, [pc, #184]	@ (8005fcc <TIM_Base_SetConfig+0x128>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d00b      	beq.n	8005f2e <TIM_Base_SetConfig+0x8a>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	4a2d      	ldr	r2, [pc, #180]	@ (8005fd0 <TIM_Base_SetConfig+0x12c>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d007      	beq.n	8005f2e <TIM_Base_SetConfig+0x8a>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	4a2c      	ldr	r2, [pc, #176]	@ (8005fd4 <TIM_Base_SetConfig+0x130>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d003      	beq.n	8005f2e <TIM_Base_SetConfig+0x8a>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	4a2b      	ldr	r2, [pc, #172]	@ (8005fd8 <TIM_Base_SetConfig+0x134>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d108      	bne.n	8005f40 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	68db      	ldr	r3, [r3, #12]
 8005f3a:	68fa      	ldr	r2, [r7, #12]
 8005f3c:	4313      	orrs	r3, r2
 8005f3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	695b      	ldr	r3, [r3, #20]
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	68fa      	ldr	r2, [r7, #12]
 8005f52:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	689a      	ldr	r2, [r3, #8]
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	681a      	ldr	r2, [r3, #0]
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	4a16      	ldr	r2, [pc, #88]	@ (8005fc0 <TIM_Base_SetConfig+0x11c>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d00f      	beq.n	8005f8c <TIM_Base_SetConfig+0xe8>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	4a17      	ldr	r2, [pc, #92]	@ (8005fcc <TIM_Base_SetConfig+0x128>)
 8005f70:	4293      	cmp	r3, r2
 8005f72:	d00b      	beq.n	8005f8c <TIM_Base_SetConfig+0xe8>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	4a16      	ldr	r2, [pc, #88]	@ (8005fd0 <TIM_Base_SetConfig+0x12c>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d007      	beq.n	8005f8c <TIM_Base_SetConfig+0xe8>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	4a15      	ldr	r2, [pc, #84]	@ (8005fd4 <TIM_Base_SetConfig+0x130>)
 8005f80:	4293      	cmp	r3, r2
 8005f82:	d003      	beq.n	8005f8c <TIM_Base_SetConfig+0xe8>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	4a14      	ldr	r2, [pc, #80]	@ (8005fd8 <TIM_Base_SetConfig+0x134>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d103      	bne.n	8005f94 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	691a      	ldr	r2, [r3, #16]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2201      	movs	r2, #1
 8005f98:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	691b      	ldr	r3, [r3, #16]
 8005f9e:	f003 0301 	and.w	r3, r3, #1
 8005fa2:	2b01      	cmp	r3, #1
 8005fa4:	d105      	bne.n	8005fb2 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	691b      	ldr	r3, [r3, #16]
 8005faa:	f023 0201 	bic.w	r2, r3, #1
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	611a      	str	r2, [r3, #16]
  }
}
 8005fb2:	bf00      	nop
 8005fb4:	3714      	adds	r7, #20
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbc:	4770      	bx	lr
 8005fbe:	bf00      	nop
 8005fc0:	40012c00 	.word	0x40012c00
 8005fc4:	40000400 	.word	0x40000400
 8005fc8:	40000800 	.word	0x40000800
 8005fcc:	40013400 	.word	0x40013400
 8005fd0:	40014000 	.word	0x40014000
 8005fd4:	40014400 	.word	0x40014400
 8005fd8:	40014800 	.word	0x40014800

08005fdc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005fdc:	b480      	push	{r7}
 8005fde:	b087      	sub	sp, #28
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
 8005fe4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6a1b      	ldr	r3, [r3, #32]
 8005fea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6a1b      	ldr	r3, [r3, #32]
 8005ff0:	f023 0201 	bic.w	r2, r3, #1
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	685b      	ldr	r3, [r3, #4]
 8005ffc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	699b      	ldr	r3, [r3, #24]
 8006002:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800600a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800600e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	f023 0303 	bic.w	r3, r3, #3
 8006016:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	68fa      	ldr	r2, [r7, #12]
 800601e:	4313      	orrs	r3, r2
 8006020:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006022:	697b      	ldr	r3, [r7, #20]
 8006024:	f023 0302 	bic.w	r3, r3, #2
 8006028:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	689b      	ldr	r3, [r3, #8]
 800602e:	697a      	ldr	r2, [r7, #20]
 8006030:	4313      	orrs	r3, r2
 8006032:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	4a2c      	ldr	r2, [pc, #176]	@ (80060e8 <TIM_OC1_SetConfig+0x10c>)
 8006038:	4293      	cmp	r3, r2
 800603a:	d00f      	beq.n	800605c <TIM_OC1_SetConfig+0x80>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	4a2b      	ldr	r2, [pc, #172]	@ (80060ec <TIM_OC1_SetConfig+0x110>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d00b      	beq.n	800605c <TIM_OC1_SetConfig+0x80>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	4a2a      	ldr	r2, [pc, #168]	@ (80060f0 <TIM_OC1_SetConfig+0x114>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d007      	beq.n	800605c <TIM_OC1_SetConfig+0x80>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	4a29      	ldr	r2, [pc, #164]	@ (80060f4 <TIM_OC1_SetConfig+0x118>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d003      	beq.n	800605c <TIM_OC1_SetConfig+0x80>
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	4a28      	ldr	r2, [pc, #160]	@ (80060f8 <TIM_OC1_SetConfig+0x11c>)
 8006058:	4293      	cmp	r3, r2
 800605a:	d10c      	bne.n	8006076 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800605c:	697b      	ldr	r3, [r7, #20]
 800605e:	f023 0308 	bic.w	r3, r3, #8
 8006062:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	68db      	ldr	r3, [r3, #12]
 8006068:	697a      	ldr	r2, [r7, #20]
 800606a:	4313      	orrs	r3, r2
 800606c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	f023 0304 	bic.w	r3, r3, #4
 8006074:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	4a1b      	ldr	r2, [pc, #108]	@ (80060e8 <TIM_OC1_SetConfig+0x10c>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d00f      	beq.n	800609e <TIM_OC1_SetConfig+0xc2>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	4a1a      	ldr	r2, [pc, #104]	@ (80060ec <TIM_OC1_SetConfig+0x110>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d00b      	beq.n	800609e <TIM_OC1_SetConfig+0xc2>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	4a19      	ldr	r2, [pc, #100]	@ (80060f0 <TIM_OC1_SetConfig+0x114>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d007      	beq.n	800609e <TIM_OC1_SetConfig+0xc2>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	4a18      	ldr	r2, [pc, #96]	@ (80060f4 <TIM_OC1_SetConfig+0x118>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d003      	beq.n	800609e <TIM_OC1_SetConfig+0xc2>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	4a17      	ldr	r2, [pc, #92]	@ (80060f8 <TIM_OC1_SetConfig+0x11c>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d111      	bne.n	80060c2 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800609e:	693b      	ldr	r3, [r7, #16]
 80060a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80060a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80060a6:	693b      	ldr	r3, [r7, #16]
 80060a8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80060ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	695b      	ldr	r3, [r3, #20]
 80060b2:	693a      	ldr	r2, [r7, #16]
 80060b4:	4313      	orrs	r3, r2
 80060b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	699b      	ldr	r3, [r3, #24]
 80060bc:	693a      	ldr	r2, [r7, #16]
 80060be:	4313      	orrs	r3, r2
 80060c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	693a      	ldr	r2, [r7, #16]
 80060c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	68fa      	ldr	r2, [r7, #12]
 80060cc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	685a      	ldr	r2, [r3, #4]
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	697a      	ldr	r2, [r7, #20]
 80060da:	621a      	str	r2, [r3, #32]
}
 80060dc:	bf00      	nop
 80060de:	371c      	adds	r7, #28
 80060e0:	46bd      	mov	sp, r7
 80060e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e6:	4770      	bx	lr
 80060e8:	40012c00 	.word	0x40012c00
 80060ec:	40013400 	.word	0x40013400
 80060f0:	40014000 	.word	0x40014000
 80060f4:	40014400 	.word	0x40014400
 80060f8:	40014800 	.word	0x40014800

080060fc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b087      	sub	sp, #28
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
 8006104:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6a1b      	ldr	r3, [r3, #32]
 800610a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6a1b      	ldr	r3, [r3, #32]
 8006110:	f023 0210 	bic.w	r2, r3, #16
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	685b      	ldr	r3, [r3, #4]
 800611c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	699b      	ldr	r3, [r3, #24]
 8006122:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800612a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800612e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006136:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	021b      	lsls	r3, r3, #8
 800613e:	68fa      	ldr	r2, [r7, #12]
 8006140:	4313      	orrs	r3, r2
 8006142:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	f023 0320 	bic.w	r3, r3, #32
 800614a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	689b      	ldr	r3, [r3, #8]
 8006150:	011b      	lsls	r3, r3, #4
 8006152:	697a      	ldr	r2, [r7, #20]
 8006154:	4313      	orrs	r3, r2
 8006156:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	4a28      	ldr	r2, [pc, #160]	@ (80061fc <TIM_OC2_SetConfig+0x100>)
 800615c:	4293      	cmp	r3, r2
 800615e:	d003      	beq.n	8006168 <TIM_OC2_SetConfig+0x6c>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	4a27      	ldr	r2, [pc, #156]	@ (8006200 <TIM_OC2_SetConfig+0x104>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d10d      	bne.n	8006184 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800616e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	68db      	ldr	r3, [r3, #12]
 8006174:	011b      	lsls	r3, r3, #4
 8006176:	697a      	ldr	r2, [r7, #20]
 8006178:	4313      	orrs	r3, r2
 800617a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800617c:	697b      	ldr	r3, [r7, #20]
 800617e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006182:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	4a1d      	ldr	r2, [pc, #116]	@ (80061fc <TIM_OC2_SetConfig+0x100>)
 8006188:	4293      	cmp	r3, r2
 800618a:	d00f      	beq.n	80061ac <TIM_OC2_SetConfig+0xb0>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	4a1c      	ldr	r2, [pc, #112]	@ (8006200 <TIM_OC2_SetConfig+0x104>)
 8006190:	4293      	cmp	r3, r2
 8006192:	d00b      	beq.n	80061ac <TIM_OC2_SetConfig+0xb0>
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	4a1b      	ldr	r2, [pc, #108]	@ (8006204 <TIM_OC2_SetConfig+0x108>)
 8006198:	4293      	cmp	r3, r2
 800619a:	d007      	beq.n	80061ac <TIM_OC2_SetConfig+0xb0>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	4a1a      	ldr	r2, [pc, #104]	@ (8006208 <TIM_OC2_SetConfig+0x10c>)
 80061a0:	4293      	cmp	r3, r2
 80061a2:	d003      	beq.n	80061ac <TIM_OC2_SetConfig+0xb0>
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	4a19      	ldr	r2, [pc, #100]	@ (800620c <TIM_OC2_SetConfig+0x110>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d113      	bne.n	80061d4 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80061ac:	693b      	ldr	r3, [r7, #16]
 80061ae:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80061b2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80061b4:	693b      	ldr	r3, [r7, #16]
 80061b6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80061ba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	695b      	ldr	r3, [r3, #20]
 80061c0:	009b      	lsls	r3, r3, #2
 80061c2:	693a      	ldr	r2, [r7, #16]
 80061c4:	4313      	orrs	r3, r2
 80061c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	699b      	ldr	r3, [r3, #24]
 80061cc:	009b      	lsls	r3, r3, #2
 80061ce:	693a      	ldr	r2, [r7, #16]
 80061d0:	4313      	orrs	r3, r2
 80061d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	693a      	ldr	r2, [r7, #16]
 80061d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	68fa      	ldr	r2, [r7, #12]
 80061de:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	685a      	ldr	r2, [r3, #4]
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	697a      	ldr	r2, [r7, #20]
 80061ec:	621a      	str	r2, [r3, #32]
}
 80061ee:	bf00      	nop
 80061f0:	371c      	adds	r7, #28
 80061f2:	46bd      	mov	sp, r7
 80061f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f8:	4770      	bx	lr
 80061fa:	bf00      	nop
 80061fc:	40012c00 	.word	0x40012c00
 8006200:	40013400 	.word	0x40013400
 8006204:	40014000 	.word	0x40014000
 8006208:	40014400 	.word	0x40014400
 800620c:	40014800 	.word	0x40014800

08006210 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006210:	b480      	push	{r7}
 8006212:	b087      	sub	sp, #28
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
 8006218:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6a1b      	ldr	r3, [r3, #32]
 800621e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6a1b      	ldr	r3, [r3, #32]
 8006224:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	685b      	ldr	r3, [r3, #4]
 8006230:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	69db      	ldr	r3, [r3, #28]
 8006236:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800623e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006242:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	f023 0303 	bic.w	r3, r3, #3
 800624a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800624c:	683b      	ldr	r3, [r7, #0]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	68fa      	ldr	r2, [r7, #12]
 8006252:	4313      	orrs	r3, r2
 8006254:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006256:	697b      	ldr	r3, [r7, #20]
 8006258:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800625c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	689b      	ldr	r3, [r3, #8]
 8006262:	021b      	lsls	r3, r3, #8
 8006264:	697a      	ldr	r2, [r7, #20]
 8006266:	4313      	orrs	r3, r2
 8006268:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	4a27      	ldr	r2, [pc, #156]	@ (800630c <TIM_OC3_SetConfig+0xfc>)
 800626e:	4293      	cmp	r3, r2
 8006270:	d003      	beq.n	800627a <TIM_OC3_SetConfig+0x6a>
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	4a26      	ldr	r2, [pc, #152]	@ (8006310 <TIM_OC3_SetConfig+0x100>)
 8006276:	4293      	cmp	r3, r2
 8006278:	d10d      	bne.n	8006296 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800627a:	697b      	ldr	r3, [r7, #20]
 800627c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006280:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	68db      	ldr	r3, [r3, #12]
 8006286:	021b      	lsls	r3, r3, #8
 8006288:	697a      	ldr	r2, [r7, #20]
 800628a:	4313      	orrs	r3, r2
 800628c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800628e:	697b      	ldr	r3, [r7, #20]
 8006290:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006294:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	4a1c      	ldr	r2, [pc, #112]	@ (800630c <TIM_OC3_SetConfig+0xfc>)
 800629a:	4293      	cmp	r3, r2
 800629c:	d00f      	beq.n	80062be <TIM_OC3_SetConfig+0xae>
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	4a1b      	ldr	r2, [pc, #108]	@ (8006310 <TIM_OC3_SetConfig+0x100>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d00b      	beq.n	80062be <TIM_OC3_SetConfig+0xae>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	4a1a      	ldr	r2, [pc, #104]	@ (8006314 <TIM_OC3_SetConfig+0x104>)
 80062aa:	4293      	cmp	r3, r2
 80062ac:	d007      	beq.n	80062be <TIM_OC3_SetConfig+0xae>
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	4a19      	ldr	r2, [pc, #100]	@ (8006318 <TIM_OC3_SetConfig+0x108>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d003      	beq.n	80062be <TIM_OC3_SetConfig+0xae>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	4a18      	ldr	r2, [pc, #96]	@ (800631c <TIM_OC3_SetConfig+0x10c>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d113      	bne.n	80062e6 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80062be:	693b      	ldr	r3, [r7, #16]
 80062c0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80062c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80062c6:	693b      	ldr	r3, [r7, #16]
 80062c8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80062cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	695b      	ldr	r3, [r3, #20]
 80062d2:	011b      	lsls	r3, r3, #4
 80062d4:	693a      	ldr	r2, [r7, #16]
 80062d6:	4313      	orrs	r3, r2
 80062d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	699b      	ldr	r3, [r3, #24]
 80062de:	011b      	lsls	r3, r3, #4
 80062e0:	693a      	ldr	r2, [r7, #16]
 80062e2:	4313      	orrs	r3, r2
 80062e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	693a      	ldr	r2, [r7, #16]
 80062ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	68fa      	ldr	r2, [r7, #12]
 80062f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	685a      	ldr	r2, [r3, #4]
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	697a      	ldr	r2, [r7, #20]
 80062fe:	621a      	str	r2, [r3, #32]
}
 8006300:	bf00      	nop
 8006302:	371c      	adds	r7, #28
 8006304:	46bd      	mov	sp, r7
 8006306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630a:	4770      	bx	lr
 800630c:	40012c00 	.word	0x40012c00
 8006310:	40013400 	.word	0x40013400
 8006314:	40014000 	.word	0x40014000
 8006318:	40014400 	.word	0x40014400
 800631c:	40014800 	.word	0x40014800

08006320 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006320:	b480      	push	{r7}
 8006322:	b087      	sub	sp, #28
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
 8006328:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	6a1b      	ldr	r3, [r3, #32]
 800632e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6a1b      	ldr	r3, [r3, #32]
 8006334:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	685b      	ldr	r3, [r3, #4]
 8006340:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	69db      	ldr	r3, [r3, #28]
 8006346:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800634e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006352:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800635a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	021b      	lsls	r3, r3, #8
 8006362:	68fa      	ldr	r2, [r7, #12]
 8006364:	4313      	orrs	r3, r2
 8006366:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006368:	697b      	ldr	r3, [r7, #20]
 800636a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800636e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	689b      	ldr	r3, [r3, #8]
 8006374:	031b      	lsls	r3, r3, #12
 8006376:	697a      	ldr	r2, [r7, #20]
 8006378:	4313      	orrs	r3, r2
 800637a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	4a28      	ldr	r2, [pc, #160]	@ (8006420 <TIM_OC4_SetConfig+0x100>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d003      	beq.n	800638c <TIM_OC4_SetConfig+0x6c>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	4a27      	ldr	r2, [pc, #156]	@ (8006424 <TIM_OC4_SetConfig+0x104>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d10d      	bne.n	80063a8 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800638c:	697b      	ldr	r3, [r7, #20]
 800638e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006392:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	68db      	ldr	r3, [r3, #12]
 8006398:	031b      	lsls	r3, r3, #12
 800639a:	697a      	ldr	r2, [r7, #20]
 800639c:	4313      	orrs	r3, r2
 800639e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80063a6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	4a1d      	ldr	r2, [pc, #116]	@ (8006420 <TIM_OC4_SetConfig+0x100>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d00f      	beq.n	80063d0 <TIM_OC4_SetConfig+0xb0>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	4a1c      	ldr	r2, [pc, #112]	@ (8006424 <TIM_OC4_SetConfig+0x104>)
 80063b4:	4293      	cmp	r3, r2
 80063b6:	d00b      	beq.n	80063d0 <TIM_OC4_SetConfig+0xb0>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	4a1b      	ldr	r2, [pc, #108]	@ (8006428 <TIM_OC4_SetConfig+0x108>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d007      	beq.n	80063d0 <TIM_OC4_SetConfig+0xb0>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	4a1a      	ldr	r2, [pc, #104]	@ (800642c <TIM_OC4_SetConfig+0x10c>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d003      	beq.n	80063d0 <TIM_OC4_SetConfig+0xb0>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	4a19      	ldr	r2, [pc, #100]	@ (8006430 <TIM_OC4_SetConfig+0x110>)
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d113      	bne.n	80063f8 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80063d0:	693b      	ldr	r3, [r7, #16]
 80063d2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80063d6:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80063d8:	693b      	ldr	r3, [r7, #16]
 80063da:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80063de:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	695b      	ldr	r3, [r3, #20]
 80063e4:	019b      	lsls	r3, r3, #6
 80063e6:	693a      	ldr	r2, [r7, #16]
 80063e8:	4313      	orrs	r3, r2
 80063ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	699b      	ldr	r3, [r3, #24]
 80063f0:	019b      	lsls	r3, r3, #6
 80063f2:	693a      	ldr	r2, [r7, #16]
 80063f4:	4313      	orrs	r3, r2
 80063f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	693a      	ldr	r2, [r7, #16]
 80063fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	68fa      	ldr	r2, [r7, #12]
 8006402:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	685a      	ldr	r2, [r3, #4]
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	697a      	ldr	r2, [r7, #20]
 8006410:	621a      	str	r2, [r3, #32]
}
 8006412:	bf00      	nop
 8006414:	371c      	adds	r7, #28
 8006416:	46bd      	mov	sp, r7
 8006418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641c:	4770      	bx	lr
 800641e:	bf00      	nop
 8006420:	40012c00 	.word	0x40012c00
 8006424:	40013400 	.word	0x40013400
 8006428:	40014000 	.word	0x40014000
 800642c:	40014400 	.word	0x40014400
 8006430:	40014800 	.word	0x40014800

08006434 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006434:	b480      	push	{r7}
 8006436:	b087      	sub	sp, #28
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
 800643c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6a1b      	ldr	r3, [r3, #32]
 8006442:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6a1b      	ldr	r3, [r3, #32]
 8006448:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	685b      	ldr	r3, [r3, #4]
 8006454:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800645a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006462:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006466:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	68fa      	ldr	r2, [r7, #12]
 800646e:	4313      	orrs	r3, r2
 8006470:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006472:	693b      	ldr	r3, [r7, #16]
 8006474:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006478:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	689b      	ldr	r3, [r3, #8]
 800647e:	041b      	lsls	r3, r3, #16
 8006480:	693a      	ldr	r2, [r7, #16]
 8006482:	4313      	orrs	r3, r2
 8006484:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	4a17      	ldr	r2, [pc, #92]	@ (80064e8 <TIM_OC5_SetConfig+0xb4>)
 800648a:	4293      	cmp	r3, r2
 800648c:	d00f      	beq.n	80064ae <TIM_OC5_SetConfig+0x7a>
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	4a16      	ldr	r2, [pc, #88]	@ (80064ec <TIM_OC5_SetConfig+0xb8>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d00b      	beq.n	80064ae <TIM_OC5_SetConfig+0x7a>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	4a15      	ldr	r2, [pc, #84]	@ (80064f0 <TIM_OC5_SetConfig+0xbc>)
 800649a:	4293      	cmp	r3, r2
 800649c:	d007      	beq.n	80064ae <TIM_OC5_SetConfig+0x7a>
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	4a14      	ldr	r2, [pc, #80]	@ (80064f4 <TIM_OC5_SetConfig+0xc0>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d003      	beq.n	80064ae <TIM_OC5_SetConfig+0x7a>
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	4a13      	ldr	r2, [pc, #76]	@ (80064f8 <TIM_OC5_SetConfig+0xc4>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d109      	bne.n	80064c2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80064ae:	697b      	ldr	r3, [r7, #20]
 80064b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80064b4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	695b      	ldr	r3, [r3, #20]
 80064ba:	021b      	lsls	r3, r3, #8
 80064bc:	697a      	ldr	r2, [r7, #20]
 80064be:	4313      	orrs	r3, r2
 80064c0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	697a      	ldr	r2, [r7, #20]
 80064c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	68fa      	ldr	r2, [r7, #12]
 80064cc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	685a      	ldr	r2, [r3, #4]
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	693a      	ldr	r2, [r7, #16]
 80064da:	621a      	str	r2, [r3, #32]
}
 80064dc:	bf00      	nop
 80064de:	371c      	adds	r7, #28
 80064e0:	46bd      	mov	sp, r7
 80064e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e6:	4770      	bx	lr
 80064e8:	40012c00 	.word	0x40012c00
 80064ec:	40013400 	.word	0x40013400
 80064f0:	40014000 	.word	0x40014000
 80064f4:	40014400 	.word	0x40014400
 80064f8:	40014800 	.word	0x40014800

080064fc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80064fc:	b480      	push	{r7}
 80064fe:	b087      	sub	sp, #28
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
 8006504:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6a1b      	ldr	r3, [r3, #32]
 800650a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6a1b      	ldr	r3, [r3, #32]
 8006510:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	685b      	ldr	r3, [r3, #4]
 800651c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006522:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800652a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800652e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	021b      	lsls	r3, r3, #8
 8006536:	68fa      	ldr	r2, [r7, #12]
 8006538:	4313      	orrs	r3, r2
 800653a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800653c:	693b      	ldr	r3, [r7, #16]
 800653e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006542:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	689b      	ldr	r3, [r3, #8]
 8006548:	051b      	lsls	r3, r3, #20
 800654a:	693a      	ldr	r2, [r7, #16]
 800654c:	4313      	orrs	r3, r2
 800654e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	4a18      	ldr	r2, [pc, #96]	@ (80065b4 <TIM_OC6_SetConfig+0xb8>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d00f      	beq.n	8006578 <TIM_OC6_SetConfig+0x7c>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	4a17      	ldr	r2, [pc, #92]	@ (80065b8 <TIM_OC6_SetConfig+0xbc>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d00b      	beq.n	8006578 <TIM_OC6_SetConfig+0x7c>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	4a16      	ldr	r2, [pc, #88]	@ (80065bc <TIM_OC6_SetConfig+0xc0>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d007      	beq.n	8006578 <TIM_OC6_SetConfig+0x7c>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	4a15      	ldr	r2, [pc, #84]	@ (80065c0 <TIM_OC6_SetConfig+0xc4>)
 800656c:	4293      	cmp	r3, r2
 800656e:	d003      	beq.n	8006578 <TIM_OC6_SetConfig+0x7c>
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	4a14      	ldr	r2, [pc, #80]	@ (80065c4 <TIM_OC6_SetConfig+0xc8>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d109      	bne.n	800658c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006578:	697b      	ldr	r3, [r7, #20]
 800657a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800657e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	695b      	ldr	r3, [r3, #20]
 8006584:	029b      	lsls	r3, r3, #10
 8006586:	697a      	ldr	r2, [r7, #20]
 8006588:	4313      	orrs	r3, r2
 800658a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	697a      	ldr	r2, [r7, #20]
 8006590:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	68fa      	ldr	r2, [r7, #12]
 8006596:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006598:	683b      	ldr	r3, [r7, #0]
 800659a:	685a      	ldr	r2, [r3, #4]
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	693a      	ldr	r2, [r7, #16]
 80065a4:	621a      	str	r2, [r3, #32]
}
 80065a6:	bf00      	nop
 80065a8:	371c      	adds	r7, #28
 80065aa:	46bd      	mov	sp, r7
 80065ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b0:	4770      	bx	lr
 80065b2:	bf00      	nop
 80065b4:	40012c00 	.word	0x40012c00
 80065b8:	40013400 	.word	0x40013400
 80065bc:	40014000 	.word	0x40014000
 80065c0:	40014400 	.word	0x40014400
 80065c4:	40014800 	.word	0x40014800

080065c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80065c8:	b480      	push	{r7}
 80065ca:	b087      	sub	sp, #28
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	60f8      	str	r0, [r7, #12]
 80065d0:	60b9      	str	r1, [r7, #8]
 80065d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	6a1b      	ldr	r3, [r3, #32]
 80065d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	6a1b      	ldr	r3, [r3, #32]
 80065de:	f023 0201 	bic.w	r2, r3, #1
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	699b      	ldr	r3, [r3, #24]
 80065ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80065ec:	693b      	ldr	r3, [r7, #16]
 80065ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80065f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	011b      	lsls	r3, r3, #4
 80065f8:	693a      	ldr	r2, [r7, #16]
 80065fa:	4313      	orrs	r3, r2
 80065fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80065fe:	697b      	ldr	r3, [r7, #20]
 8006600:	f023 030a 	bic.w	r3, r3, #10
 8006604:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006606:	697a      	ldr	r2, [r7, #20]
 8006608:	68bb      	ldr	r3, [r7, #8]
 800660a:	4313      	orrs	r3, r2
 800660c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	693a      	ldr	r2, [r7, #16]
 8006612:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	697a      	ldr	r2, [r7, #20]
 8006618:	621a      	str	r2, [r3, #32]
}
 800661a:	bf00      	nop
 800661c:	371c      	adds	r7, #28
 800661e:	46bd      	mov	sp, r7
 8006620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006624:	4770      	bx	lr

08006626 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006626:	b480      	push	{r7}
 8006628:	b087      	sub	sp, #28
 800662a:	af00      	add	r7, sp, #0
 800662c:	60f8      	str	r0, [r7, #12]
 800662e:	60b9      	str	r1, [r7, #8]
 8006630:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	6a1b      	ldr	r3, [r3, #32]
 8006636:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	6a1b      	ldr	r3, [r3, #32]
 800663c:	f023 0210 	bic.w	r2, r3, #16
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	699b      	ldr	r3, [r3, #24]
 8006648:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800664a:	693b      	ldr	r3, [r7, #16]
 800664c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006650:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	031b      	lsls	r3, r3, #12
 8006656:	693a      	ldr	r2, [r7, #16]
 8006658:	4313      	orrs	r3, r2
 800665a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006662:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006664:	68bb      	ldr	r3, [r7, #8]
 8006666:	011b      	lsls	r3, r3, #4
 8006668:	697a      	ldr	r2, [r7, #20]
 800666a:	4313      	orrs	r3, r2
 800666c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	693a      	ldr	r2, [r7, #16]
 8006672:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	697a      	ldr	r2, [r7, #20]
 8006678:	621a      	str	r2, [r3, #32]
}
 800667a:	bf00      	nop
 800667c:	371c      	adds	r7, #28
 800667e:	46bd      	mov	sp, r7
 8006680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006684:	4770      	bx	lr

08006686 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006686:	b480      	push	{r7}
 8006688:	b085      	sub	sp, #20
 800668a:	af00      	add	r7, sp, #0
 800668c:	6078      	str	r0, [r7, #4]
 800668e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	689b      	ldr	r3, [r3, #8]
 8006694:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800669c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80066a2:	683a      	ldr	r2, [r7, #0]
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	4313      	orrs	r3, r2
 80066a8:	f043 0307 	orr.w	r3, r3, #7
 80066ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	68fa      	ldr	r2, [r7, #12]
 80066b2:	609a      	str	r2, [r3, #8]
}
 80066b4:	bf00      	nop
 80066b6:	3714      	adds	r7, #20
 80066b8:	46bd      	mov	sp, r7
 80066ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066be:	4770      	bx	lr

080066c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b087      	sub	sp, #28
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	60f8      	str	r0, [r7, #12]
 80066c8:	60b9      	str	r1, [r7, #8]
 80066ca:	607a      	str	r2, [r7, #4]
 80066cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	689b      	ldr	r3, [r3, #8]
 80066d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066d4:	697b      	ldr	r3, [r7, #20]
 80066d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80066da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	021a      	lsls	r2, r3, #8
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	431a      	orrs	r2, r3
 80066e4:	68bb      	ldr	r3, [r7, #8]
 80066e6:	4313      	orrs	r3, r2
 80066e8:	697a      	ldr	r2, [r7, #20]
 80066ea:	4313      	orrs	r3, r2
 80066ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	697a      	ldr	r2, [r7, #20]
 80066f2:	609a      	str	r2, [r3, #8]
}
 80066f4:	bf00      	nop
 80066f6:	371c      	adds	r7, #28
 80066f8:	46bd      	mov	sp, r7
 80066fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fe:	4770      	bx	lr

08006700 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006700:	b480      	push	{r7}
 8006702:	b087      	sub	sp, #28
 8006704:	af00      	add	r7, sp, #0
 8006706:	60f8      	str	r0, [r7, #12]
 8006708:	60b9      	str	r1, [r7, #8]
 800670a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800670c:	68bb      	ldr	r3, [r7, #8]
 800670e:	f003 031f 	and.w	r3, r3, #31
 8006712:	2201      	movs	r2, #1
 8006714:	fa02 f303 	lsl.w	r3, r2, r3
 8006718:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	6a1a      	ldr	r2, [r3, #32]
 800671e:	697b      	ldr	r3, [r7, #20]
 8006720:	43db      	mvns	r3, r3
 8006722:	401a      	ands	r2, r3
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	6a1a      	ldr	r2, [r3, #32]
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	f003 031f 	and.w	r3, r3, #31
 8006732:	6879      	ldr	r1, [r7, #4]
 8006734:	fa01 f303 	lsl.w	r3, r1, r3
 8006738:	431a      	orrs	r2, r3
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	621a      	str	r2, [r3, #32]
}
 800673e:	bf00      	nop
 8006740:	371c      	adds	r7, #28
 8006742:	46bd      	mov	sp, r7
 8006744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006748:	4770      	bx	lr
	...

0800674c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800674c:	b480      	push	{r7}
 800674e:	b085      	sub	sp, #20
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
 8006754:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800675c:	2b01      	cmp	r3, #1
 800675e:	d101      	bne.n	8006764 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006760:	2302      	movs	r3, #2
 8006762:	e065      	b.n	8006830 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2201      	movs	r2, #1
 8006768:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2202      	movs	r2, #2
 8006770:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	685b      	ldr	r3, [r3, #4]
 800677a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	689b      	ldr	r3, [r3, #8]
 8006782:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	4a2c      	ldr	r2, [pc, #176]	@ (800683c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800678a:	4293      	cmp	r3, r2
 800678c:	d004      	beq.n	8006798 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	4a2b      	ldr	r2, [pc, #172]	@ (8006840 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006794:	4293      	cmp	r3, r2
 8006796:	d108      	bne.n	80067aa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800679e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	685b      	ldr	r3, [r3, #4]
 80067a4:	68fa      	ldr	r2, [r7, #12]
 80067a6:	4313      	orrs	r3, r2
 80067a8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80067b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067b4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80067b6:	683b      	ldr	r3, [r7, #0]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	68fa      	ldr	r2, [r7, #12]
 80067bc:	4313      	orrs	r3, r2
 80067be:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	68fa      	ldr	r2, [r7, #12]
 80067c6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	4a1b      	ldr	r2, [pc, #108]	@ (800683c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d018      	beq.n	8006804 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067da:	d013      	beq.n	8006804 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	4a18      	ldr	r2, [pc, #96]	@ (8006844 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80067e2:	4293      	cmp	r3, r2
 80067e4:	d00e      	beq.n	8006804 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	4a17      	ldr	r2, [pc, #92]	@ (8006848 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80067ec:	4293      	cmp	r3, r2
 80067ee:	d009      	beq.n	8006804 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	4a12      	ldr	r2, [pc, #72]	@ (8006840 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80067f6:	4293      	cmp	r3, r2
 80067f8:	d004      	beq.n	8006804 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	4a13      	ldr	r2, [pc, #76]	@ (800684c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006800:	4293      	cmp	r3, r2
 8006802:	d10c      	bne.n	800681e <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006804:	68bb      	ldr	r3, [r7, #8]
 8006806:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800680a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	689b      	ldr	r3, [r3, #8]
 8006810:	68ba      	ldr	r2, [r7, #8]
 8006812:	4313      	orrs	r3, r2
 8006814:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	68ba      	ldr	r2, [r7, #8]
 800681c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2201      	movs	r2, #1
 8006822:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2200      	movs	r2, #0
 800682a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800682e:	2300      	movs	r3, #0
}
 8006830:	4618      	mov	r0, r3
 8006832:	3714      	adds	r7, #20
 8006834:	46bd      	mov	sp, r7
 8006836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683a:	4770      	bx	lr
 800683c:	40012c00 	.word	0x40012c00
 8006840:	40013400 	.word	0x40013400
 8006844:	40000400 	.word	0x40000400
 8006848:	40000800 	.word	0x40000800
 800684c:	40014000 	.word	0x40014000

08006850 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006850:	b480      	push	{r7}
 8006852:	b083      	sub	sp, #12
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006858:	bf00      	nop
 800685a:	370c      	adds	r7, #12
 800685c:	46bd      	mov	sp, r7
 800685e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006862:	4770      	bx	lr

08006864 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006864:	b480      	push	{r7}
 8006866:	b083      	sub	sp, #12
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800686c:	bf00      	nop
 800686e:	370c      	adds	r7, #12
 8006870:	46bd      	mov	sp, r7
 8006872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006876:	4770      	bx	lr

08006878 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006878:	b480      	push	{r7}
 800687a:	b083      	sub	sp, #12
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006880:	bf00      	nop
 8006882:	370c      	adds	r7, #12
 8006884:	46bd      	mov	sp, r7
 8006886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688a:	4770      	bx	lr

0800688c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800688c:	b480      	push	{r7}
 800688e:	b083      	sub	sp, #12
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8006894:	bf00      	nop
 8006896:	370c      	adds	r7, #12
 8006898:	46bd      	mov	sp, r7
 800689a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689e:	4770      	bx	lr

080068a0 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80068a0:	b480      	push	{r7}
 80068a2:	b083      	sub	sp, #12
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80068a8:	bf00      	nop
 80068aa:	370c      	adds	r7, #12
 80068ac:	46bd      	mov	sp, r7
 80068ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b2:	4770      	bx	lr

080068b4 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80068b4:	b480      	push	{r7}
 80068b6:	b083      	sub	sp, #12
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80068bc:	bf00      	nop
 80068be:	370c      	adds	r7, #12
 80068c0:	46bd      	mov	sp, r7
 80068c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c6:	4770      	bx	lr

080068c8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80068c8:	b480      	push	{r7}
 80068ca:	b083      	sub	sp, #12
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80068d0:	bf00      	nop
 80068d2:	370c      	adds	r7, #12
 80068d4:	46bd      	mov	sp, r7
 80068d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068da:	4770      	bx	lr

080068dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b082      	sub	sp, #8
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d101      	bne.n	80068ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80068ea:	2301      	movs	r3, #1
 80068ec:	e042      	b.n	8006974 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d106      	bne.n	8006906 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2200      	movs	r2, #0
 80068fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006900:	6878      	ldr	r0, [r7, #4]
 8006902:	f7fa ff3d 	bl	8001780 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2224      	movs	r2, #36	@ 0x24
 800690a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	681a      	ldr	r2, [r3, #0]
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f022 0201 	bic.w	r2, r2, #1
 800691c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006922:	2b00      	cmp	r3, #0
 8006924:	d002      	beq.n	800692c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006926:	6878      	ldr	r0, [r7, #4]
 8006928:	f000 fb92 	bl	8007050 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800692c:	6878      	ldr	r0, [r7, #4]
 800692e:	f000 f8c3 	bl	8006ab8 <UART_SetConfig>
 8006932:	4603      	mov	r3, r0
 8006934:	2b01      	cmp	r3, #1
 8006936:	d101      	bne.n	800693c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006938:	2301      	movs	r3, #1
 800693a:	e01b      	b.n	8006974 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	685a      	ldr	r2, [r3, #4]
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800694a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	689a      	ldr	r2, [r3, #8]
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800695a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	681a      	ldr	r2, [r3, #0]
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f042 0201 	orr.w	r2, r2, #1
 800696a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800696c:	6878      	ldr	r0, [r7, #4]
 800696e:	f000 fc11 	bl	8007194 <UART_CheckIdleState>
 8006972:	4603      	mov	r3, r0
}
 8006974:	4618      	mov	r0, r3
 8006976:	3708      	adds	r7, #8
 8006978:	46bd      	mov	sp, r7
 800697a:	bd80      	pop	{r7, pc}

0800697c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b08a      	sub	sp, #40	@ 0x28
 8006980:	af00      	add	r7, sp, #0
 8006982:	60f8      	str	r0, [r7, #12]
 8006984:	60b9      	str	r1, [r7, #8]
 8006986:	4613      	mov	r3, r2
 8006988:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006990:	2b20      	cmp	r3, #32
 8006992:	d167      	bne.n	8006a64 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8006994:	68bb      	ldr	r3, [r7, #8]
 8006996:	2b00      	cmp	r3, #0
 8006998:	d002      	beq.n	80069a0 <HAL_UART_Transmit_DMA+0x24>
 800699a:	88fb      	ldrh	r3, [r7, #6]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d101      	bne.n	80069a4 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 80069a0:	2301      	movs	r3, #1
 80069a2:	e060      	b.n	8006a66 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	68ba      	ldr	r2, [r7, #8]
 80069a8:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	88fa      	ldrh	r2, [r7, #6]
 80069ae:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	88fa      	ldrh	r2, [r7, #6]
 80069b6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	2200      	movs	r2, #0
 80069be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	2221      	movs	r2, #33	@ 0x21
 80069c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d028      	beq.n	8006a24 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80069d6:	4a26      	ldr	r2, [pc, #152]	@ (8006a70 <HAL_UART_Transmit_DMA+0xf4>)
 80069d8:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80069de:	4a25      	ldr	r2, [pc, #148]	@ (8006a74 <HAL_UART_Transmit_DMA+0xf8>)
 80069e0:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80069e6:	4a24      	ldr	r2, [pc, #144]	@ (8006a78 <HAL_UART_Transmit_DMA+0xfc>)
 80069e8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80069ee:	2200      	movs	r2, #0
 80069f0:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069fa:	4619      	mov	r1, r3
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	3328      	adds	r3, #40	@ 0x28
 8006a02:	461a      	mov	r2, r3
 8006a04:	88fb      	ldrh	r3, [r7, #6]
 8006a06:	f7fc fea9 	bl	800375c <HAL_DMA_Start_IT>
 8006a0a:	4603      	mov	r3, r0
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d009      	beq.n	8006a24 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	2210      	movs	r2, #16
 8006a14:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	2220      	movs	r2, #32
 8006a1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8006a20:	2301      	movs	r3, #1
 8006a22:	e020      	b.n	8006a66 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	2240      	movs	r2, #64	@ 0x40
 8006a2a:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	3308      	adds	r3, #8
 8006a32:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	e853 3f00 	ldrex	r3, [r3]
 8006a3a:	613b      	str	r3, [r7, #16]
   return(result);
 8006a3c:	693b      	ldr	r3, [r7, #16]
 8006a3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a42:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	3308      	adds	r3, #8
 8006a4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a4c:	623a      	str	r2, [r7, #32]
 8006a4e:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a50:	69f9      	ldr	r1, [r7, #28]
 8006a52:	6a3a      	ldr	r2, [r7, #32]
 8006a54:	e841 2300 	strex	r3, r2, [r1]
 8006a58:	61bb      	str	r3, [r7, #24]
   return(result);
 8006a5a:	69bb      	ldr	r3, [r7, #24]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d1e5      	bne.n	8006a2c <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8006a60:	2300      	movs	r3, #0
 8006a62:	e000      	b.n	8006a66 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8006a64:	2302      	movs	r3, #2
  }
}
 8006a66:	4618      	mov	r0, r3
 8006a68:	3728      	adds	r7, #40	@ 0x28
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bd80      	pop	{r7, pc}
 8006a6e:	bf00      	nop
 8006a70:	08007511 	.word	0x08007511
 8006a74:	080075ab 	.word	0x080075ab
 8006a78:	080075c7 	.word	0x080075c7

08006a7c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006a7c:	b480      	push	{r7}
 8006a7e:	b083      	sub	sp, #12
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006a84:	bf00      	nop
 8006a86:	370c      	adds	r7, #12
 8006a88:	46bd      	mov	sp, r7
 8006a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8e:	4770      	bx	lr

08006a90 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006a90:	b480      	push	{r7}
 8006a92:	b083      	sub	sp, #12
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8006a98:	bf00      	nop
 8006a9a:	370c      	adds	r7, #12
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa2:	4770      	bx	lr

08006aa4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b083      	sub	sp, #12
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006aac:	bf00      	nop
 8006aae:	370c      	adds	r7, #12
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab6:	4770      	bx	lr

08006ab8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006ab8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006abc:	b08c      	sub	sp, #48	@ 0x30
 8006abe:	af00      	add	r7, sp, #0
 8006ac0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006ac8:	697b      	ldr	r3, [r7, #20]
 8006aca:	689a      	ldr	r2, [r3, #8]
 8006acc:	697b      	ldr	r3, [r7, #20]
 8006ace:	691b      	ldr	r3, [r3, #16]
 8006ad0:	431a      	orrs	r2, r3
 8006ad2:	697b      	ldr	r3, [r7, #20]
 8006ad4:	695b      	ldr	r3, [r3, #20]
 8006ad6:	431a      	orrs	r2, r3
 8006ad8:	697b      	ldr	r3, [r7, #20]
 8006ada:	69db      	ldr	r3, [r3, #28]
 8006adc:	4313      	orrs	r3, r2
 8006ade:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006ae0:	697b      	ldr	r3, [r7, #20]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	681a      	ldr	r2, [r3, #0]
 8006ae6:	4bab      	ldr	r3, [pc, #684]	@ (8006d94 <UART_SetConfig+0x2dc>)
 8006ae8:	4013      	ands	r3, r2
 8006aea:	697a      	ldr	r2, [r7, #20]
 8006aec:	6812      	ldr	r2, [r2, #0]
 8006aee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006af0:	430b      	orrs	r3, r1
 8006af2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006af4:	697b      	ldr	r3, [r7, #20]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	685b      	ldr	r3, [r3, #4]
 8006afa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006afe:	697b      	ldr	r3, [r7, #20]
 8006b00:	68da      	ldr	r2, [r3, #12]
 8006b02:	697b      	ldr	r3, [r7, #20]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	430a      	orrs	r2, r1
 8006b08:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006b0a:	697b      	ldr	r3, [r7, #20]
 8006b0c:	699b      	ldr	r3, [r3, #24]
 8006b0e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006b10:	697b      	ldr	r3, [r7, #20]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	4aa0      	ldr	r2, [pc, #640]	@ (8006d98 <UART_SetConfig+0x2e0>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d004      	beq.n	8006b24 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006b1a:	697b      	ldr	r3, [r7, #20]
 8006b1c:	6a1b      	ldr	r3, [r3, #32]
 8006b1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006b20:	4313      	orrs	r3, r2
 8006b22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006b24:	697b      	ldr	r3, [r7, #20]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	689b      	ldr	r3, [r3, #8]
 8006b2a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006b2e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006b32:	697a      	ldr	r2, [r7, #20]
 8006b34:	6812      	ldr	r2, [r2, #0]
 8006b36:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006b38:	430b      	orrs	r3, r1
 8006b3a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006b3c:	697b      	ldr	r3, [r7, #20]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b42:	f023 010f 	bic.w	r1, r3, #15
 8006b46:	697b      	ldr	r3, [r7, #20]
 8006b48:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006b4a:	697b      	ldr	r3, [r7, #20]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	430a      	orrs	r2, r1
 8006b50:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006b52:	697b      	ldr	r3, [r7, #20]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	4a91      	ldr	r2, [pc, #580]	@ (8006d9c <UART_SetConfig+0x2e4>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d125      	bne.n	8006ba8 <UART_SetConfig+0xf0>
 8006b5c:	4b90      	ldr	r3, [pc, #576]	@ (8006da0 <UART_SetConfig+0x2e8>)
 8006b5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b62:	f003 0303 	and.w	r3, r3, #3
 8006b66:	2b03      	cmp	r3, #3
 8006b68:	d81a      	bhi.n	8006ba0 <UART_SetConfig+0xe8>
 8006b6a:	a201      	add	r2, pc, #4	@ (adr r2, 8006b70 <UART_SetConfig+0xb8>)
 8006b6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b70:	08006b81 	.word	0x08006b81
 8006b74:	08006b91 	.word	0x08006b91
 8006b78:	08006b89 	.word	0x08006b89
 8006b7c:	08006b99 	.word	0x08006b99
 8006b80:	2301      	movs	r3, #1
 8006b82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b86:	e0d6      	b.n	8006d36 <UART_SetConfig+0x27e>
 8006b88:	2302      	movs	r3, #2
 8006b8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b8e:	e0d2      	b.n	8006d36 <UART_SetConfig+0x27e>
 8006b90:	2304      	movs	r3, #4
 8006b92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b96:	e0ce      	b.n	8006d36 <UART_SetConfig+0x27e>
 8006b98:	2308      	movs	r3, #8
 8006b9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006b9e:	e0ca      	b.n	8006d36 <UART_SetConfig+0x27e>
 8006ba0:	2310      	movs	r3, #16
 8006ba2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ba6:	e0c6      	b.n	8006d36 <UART_SetConfig+0x27e>
 8006ba8:	697b      	ldr	r3, [r7, #20]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	4a7d      	ldr	r2, [pc, #500]	@ (8006da4 <UART_SetConfig+0x2ec>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d138      	bne.n	8006c24 <UART_SetConfig+0x16c>
 8006bb2:	4b7b      	ldr	r3, [pc, #492]	@ (8006da0 <UART_SetConfig+0x2e8>)
 8006bb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bb8:	f003 030c 	and.w	r3, r3, #12
 8006bbc:	2b0c      	cmp	r3, #12
 8006bbe:	d82d      	bhi.n	8006c1c <UART_SetConfig+0x164>
 8006bc0:	a201      	add	r2, pc, #4	@ (adr r2, 8006bc8 <UART_SetConfig+0x110>)
 8006bc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bc6:	bf00      	nop
 8006bc8:	08006bfd 	.word	0x08006bfd
 8006bcc:	08006c1d 	.word	0x08006c1d
 8006bd0:	08006c1d 	.word	0x08006c1d
 8006bd4:	08006c1d 	.word	0x08006c1d
 8006bd8:	08006c0d 	.word	0x08006c0d
 8006bdc:	08006c1d 	.word	0x08006c1d
 8006be0:	08006c1d 	.word	0x08006c1d
 8006be4:	08006c1d 	.word	0x08006c1d
 8006be8:	08006c05 	.word	0x08006c05
 8006bec:	08006c1d 	.word	0x08006c1d
 8006bf0:	08006c1d 	.word	0x08006c1d
 8006bf4:	08006c1d 	.word	0x08006c1d
 8006bf8:	08006c15 	.word	0x08006c15
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c02:	e098      	b.n	8006d36 <UART_SetConfig+0x27e>
 8006c04:	2302      	movs	r3, #2
 8006c06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c0a:	e094      	b.n	8006d36 <UART_SetConfig+0x27e>
 8006c0c:	2304      	movs	r3, #4
 8006c0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c12:	e090      	b.n	8006d36 <UART_SetConfig+0x27e>
 8006c14:	2308      	movs	r3, #8
 8006c16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c1a:	e08c      	b.n	8006d36 <UART_SetConfig+0x27e>
 8006c1c:	2310      	movs	r3, #16
 8006c1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c22:	e088      	b.n	8006d36 <UART_SetConfig+0x27e>
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4a5f      	ldr	r2, [pc, #380]	@ (8006da8 <UART_SetConfig+0x2f0>)
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	d125      	bne.n	8006c7a <UART_SetConfig+0x1c2>
 8006c2e:	4b5c      	ldr	r3, [pc, #368]	@ (8006da0 <UART_SetConfig+0x2e8>)
 8006c30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c34:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006c38:	2b30      	cmp	r3, #48	@ 0x30
 8006c3a:	d016      	beq.n	8006c6a <UART_SetConfig+0x1b2>
 8006c3c:	2b30      	cmp	r3, #48	@ 0x30
 8006c3e:	d818      	bhi.n	8006c72 <UART_SetConfig+0x1ba>
 8006c40:	2b20      	cmp	r3, #32
 8006c42:	d00a      	beq.n	8006c5a <UART_SetConfig+0x1a2>
 8006c44:	2b20      	cmp	r3, #32
 8006c46:	d814      	bhi.n	8006c72 <UART_SetConfig+0x1ba>
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d002      	beq.n	8006c52 <UART_SetConfig+0x19a>
 8006c4c:	2b10      	cmp	r3, #16
 8006c4e:	d008      	beq.n	8006c62 <UART_SetConfig+0x1aa>
 8006c50:	e00f      	b.n	8006c72 <UART_SetConfig+0x1ba>
 8006c52:	2300      	movs	r3, #0
 8006c54:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c58:	e06d      	b.n	8006d36 <UART_SetConfig+0x27e>
 8006c5a:	2302      	movs	r3, #2
 8006c5c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c60:	e069      	b.n	8006d36 <UART_SetConfig+0x27e>
 8006c62:	2304      	movs	r3, #4
 8006c64:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c68:	e065      	b.n	8006d36 <UART_SetConfig+0x27e>
 8006c6a:	2308      	movs	r3, #8
 8006c6c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c70:	e061      	b.n	8006d36 <UART_SetConfig+0x27e>
 8006c72:	2310      	movs	r3, #16
 8006c74:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006c78:	e05d      	b.n	8006d36 <UART_SetConfig+0x27e>
 8006c7a:	697b      	ldr	r3, [r7, #20]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	4a4b      	ldr	r2, [pc, #300]	@ (8006dac <UART_SetConfig+0x2f4>)
 8006c80:	4293      	cmp	r3, r2
 8006c82:	d125      	bne.n	8006cd0 <UART_SetConfig+0x218>
 8006c84:	4b46      	ldr	r3, [pc, #280]	@ (8006da0 <UART_SetConfig+0x2e8>)
 8006c86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c8a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006c8e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006c90:	d016      	beq.n	8006cc0 <UART_SetConfig+0x208>
 8006c92:	2bc0      	cmp	r3, #192	@ 0xc0
 8006c94:	d818      	bhi.n	8006cc8 <UART_SetConfig+0x210>
 8006c96:	2b80      	cmp	r3, #128	@ 0x80
 8006c98:	d00a      	beq.n	8006cb0 <UART_SetConfig+0x1f8>
 8006c9a:	2b80      	cmp	r3, #128	@ 0x80
 8006c9c:	d814      	bhi.n	8006cc8 <UART_SetConfig+0x210>
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d002      	beq.n	8006ca8 <UART_SetConfig+0x1f0>
 8006ca2:	2b40      	cmp	r3, #64	@ 0x40
 8006ca4:	d008      	beq.n	8006cb8 <UART_SetConfig+0x200>
 8006ca6:	e00f      	b.n	8006cc8 <UART_SetConfig+0x210>
 8006ca8:	2300      	movs	r3, #0
 8006caa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cae:	e042      	b.n	8006d36 <UART_SetConfig+0x27e>
 8006cb0:	2302      	movs	r3, #2
 8006cb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cb6:	e03e      	b.n	8006d36 <UART_SetConfig+0x27e>
 8006cb8:	2304      	movs	r3, #4
 8006cba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cbe:	e03a      	b.n	8006d36 <UART_SetConfig+0x27e>
 8006cc0:	2308      	movs	r3, #8
 8006cc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cc6:	e036      	b.n	8006d36 <UART_SetConfig+0x27e>
 8006cc8:	2310      	movs	r3, #16
 8006cca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006cce:	e032      	b.n	8006d36 <UART_SetConfig+0x27e>
 8006cd0:	697b      	ldr	r3, [r7, #20]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	4a30      	ldr	r2, [pc, #192]	@ (8006d98 <UART_SetConfig+0x2e0>)
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	d12a      	bne.n	8006d30 <UART_SetConfig+0x278>
 8006cda:	4b31      	ldr	r3, [pc, #196]	@ (8006da0 <UART_SetConfig+0x2e8>)
 8006cdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ce0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006ce4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006ce8:	d01a      	beq.n	8006d20 <UART_SetConfig+0x268>
 8006cea:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006cee:	d81b      	bhi.n	8006d28 <UART_SetConfig+0x270>
 8006cf0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006cf4:	d00c      	beq.n	8006d10 <UART_SetConfig+0x258>
 8006cf6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006cfa:	d815      	bhi.n	8006d28 <UART_SetConfig+0x270>
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d003      	beq.n	8006d08 <UART_SetConfig+0x250>
 8006d00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d04:	d008      	beq.n	8006d18 <UART_SetConfig+0x260>
 8006d06:	e00f      	b.n	8006d28 <UART_SetConfig+0x270>
 8006d08:	2300      	movs	r3, #0
 8006d0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d0e:	e012      	b.n	8006d36 <UART_SetConfig+0x27e>
 8006d10:	2302      	movs	r3, #2
 8006d12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d16:	e00e      	b.n	8006d36 <UART_SetConfig+0x27e>
 8006d18:	2304      	movs	r3, #4
 8006d1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d1e:	e00a      	b.n	8006d36 <UART_SetConfig+0x27e>
 8006d20:	2308      	movs	r3, #8
 8006d22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d26:	e006      	b.n	8006d36 <UART_SetConfig+0x27e>
 8006d28:	2310      	movs	r3, #16
 8006d2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006d2e:	e002      	b.n	8006d36 <UART_SetConfig+0x27e>
 8006d30:	2310      	movs	r3, #16
 8006d32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006d36:	697b      	ldr	r3, [r7, #20]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	4a17      	ldr	r2, [pc, #92]	@ (8006d98 <UART_SetConfig+0x2e0>)
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	f040 80a8 	bne.w	8006e92 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006d42:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006d46:	2b08      	cmp	r3, #8
 8006d48:	d834      	bhi.n	8006db4 <UART_SetConfig+0x2fc>
 8006d4a:	a201      	add	r2, pc, #4	@ (adr r2, 8006d50 <UART_SetConfig+0x298>)
 8006d4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d50:	08006d75 	.word	0x08006d75
 8006d54:	08006db5 	.word	0x08006db5
 8006d58:	08006d7d 	.word	0x08006d7d
 8006d5c:	08006db5 	.word	0x08006db5
 8006d60:	08006d83 	.word	0x08006d83
 8006d64:	08006db5 	.word	0x08006db5
 8006d68:	08006db5 	.word	0x08006db5
 8006d6c:	08006db5 	.word	0x08006db5
 8006d70:	08006d8b 	.word	0x08006d8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d74:	f7fd fdf8 	bl	8004968 <HAL_RCC_GetPCLK1Freq>
 8006d78:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006d7a:	e021      	b.n	8006dc0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006d7c:	4b0c      	ldr	r3, [pc, #48]	@ (8006db0 <UART_SetConfig+0x2f8>)
 8006d7e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006d80:	e01e      	b.n	8006dc0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006d82:	f7fd fd83 	bl	800488c <HAL_RCC_GetSysClockFreq>
 8006d86:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006d88:	e01a      	b.n	8006dc0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006d8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d8e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006d90:	e016      	b.n	8006dc0 <UART_SetConfig+0x308>
 8006d92:	bf00      	nop
 8006d94:	cfff69f3 	.word	0xcfff69f3
 8006d98:	40008000 	.word	0x40008000
 8006d9c:	40013800 	.word	0x40013800
 8006da0:	40021000 	.word	0x40021000
 8006da4:	40004400 	.word	0x40004400
 8006da8:	40004800 	.word	0x40004800
 8006dac:	40004c00 	.word	0x40004c00
 8006db0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8006db4:	2300      	movs	r3, #0
 8006db6:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006db8:	2301      	movs	r3, #1
 8006dba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006dbe:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	f000 812a 	beq.w	800701c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006dc8:	697b      	ldr	r3, [r7, #20]
 8006dca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dcc:	4a9e      	ldr	r2, [pc, #632]	@ (8007048 <UART_SetConfig+0x590>)
 8006dce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006dd2:	461a      	mov	r2, r3
 8006dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dd6:	fbb3 f3f2 	udiv	r3, r3, r2
 8006dda:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006ddc:	697b      	ldr	r3, [r7, #20]
 8006dde:	685a      	ldr	r2, [r3, #4]
 8006de0:	4613      	mov	r3, r2
 8006de2:	005b      	lsls	r3, r3, #1
 8006de4:	4413      	add	r3, r2
 8006de6:	69ba      	ldr	r2, [r7, #24]
 8006de8:	429a      	cmp	r2, r3
 8006dea:	d305      	bcc.n	8006df8 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006dec:	697b      	ldr	r3, [r7, #20]
 8006dee:	685b      	ldr	r3, [r3, #4]
 8006df0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006df2:	69ba      	ldr	r2, [r7, #24]
 8006df4:	429a      	cmp	r2, r3
 8006df6:	d903      	bls.n	8006e00 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8006df8:	2301      	movs	r3, #1
 8006dfa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006dfe:	e10d      	b.n	800701c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e02:	2200      	movs	r2, #0
 8006e04:	60bb      	str	r3, [r7, #8]
 8006e06:	60fa      	str	r2, [r7, #12]
 8006e08:	697b      	ldr	r3, [r7, #20]
 8006e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e0c:	4a8e      	ldr	r2, [pc, #568]	@ (8007048 <UART_SetConfig+0x590>)
 8006e0e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006e12:	b29b      	uxth	r3, r3
 8006e14:	2200      	movs	r2, #0
 8006e16:	603b      	str	r3, [r7, #0]
 8006e18:	607a      	str	r2, [r7, #4]
 8006e1a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e1e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006e22:	f7f9 fd33 	bl	800088c <__aeabi_uldivmod>
 8006e26:	4602      	mov	r2, r0
 8006e28:	460b      	mov	r3, r1
 8006e2a:	4610      	mov	r0, r2
 8006e2c:	4619      	mov	r1, r3
 8006e2e:	f04f 0200 	mov.w	r2, #0
 8006e32:	f04f 0300 	mov.w	r3, #0
 8006e36:	020b      	lsls	r3, r1, #8
 8006e38:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006e3c:	0202      	lsls	r2, r0, #8
 8006e3e:	6979      	ldr	r1, [r7, #20]
 8006e40:	6849      	ldr	r1, [r1, #4]
 8006e42:	0849      	lsrs	r1, r1, #1
 8006e44:	2000      	movs	r0, #0
 8006e46:	460c      	mov	r4, r1
 8006e48:	4605      	mov	r5, r0
 8006e4a:	eb12 0804 	adds.w	r8, r2, r4
 8006e4e:	eb43 0905 	adc.w	r9, r3, r5
 8006e52:	697b      	ldr	r3, [r7, #20]
 8006e54:	685b      	ldr	r3, [r3, #4]
 8006e56:	2200      	movs	r2, #0
 8006e58:	469a      	mov	sl, r3
 8006e5a:	4693      	mov	fp, r2
 8006e5c:	4652      	mov	r2, sl
 8006e5e:	465b      	mov	r3, fp
 8006e60:	4640      	mov	r0, r8
 8006e62:	4649      	mov	r1, r9
 8006e64:	f7f9 fd12 	bl	800088c <__aeabi_uldivmod>
 8006e68:	4602      	mov	r2, r0
 8006e6a:	460b      	mov	r3, r1
 8006e6c:	4613      	mov	r3, r2
 8006e6e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006e70:	6a3b      	ldr	r3, [r7, #32]
 8006e72:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e76:	d308      	bcc.n	8006e8a <UART_SetConfig+0x3d2>
 8006e78:	6a3b      	ldr	r3, [r7, #32]
 8006e7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006e7e:	d204      	bcs.n	8006e8a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8006e80:	697b      	ldr	r3, [r7, #20]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	6a3a      	ldr	r2, [r7, #32]
 8006e86:	60da      	str	r2, [r3, #12]
 8006e88:	e0c8      	b.n	800701c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006e90:	e0c4      	b.n	800701c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e92:	697b      	ldr	r3, [r7, #20]
 8006e94:	69db      	ldr	r3, [r3, #28]
 8006e96:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e9a:	d167      	bne.n	8006f6c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8006e9c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006ea0:	2b08      	cmp	r3, #8
 8006ea2:	d828      	bhi.n	8006ef6 <UART_SetConfig+0x43e>
 8006ea4:	a201      	add	r2, pc, #4	@ (adr r2, 8006eac <UART_SetConfig+0x3f4>)
 8006ea6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006eaa:	bf00      	nop
 8006eac:	08006ed1 	.word	0x08006ed1
 8006eb0:	08006ed9 	.word	0x08006ed9
 8006eb4:	08006ee1 	.word	0x08006ee1
 8006eb8:	08006ef7 	.word	0x08006ef7
 8006ebc:	08006ee7 	.word	0x08006ee7
 8006ec0:	08006ef7 	.word	0x08006ef7
 8006ec4:	08006ef7 	.word	0x08006ef7
 8006ec8:	08006ef7 	.word	0x08006ef7
 8006ecc:	08006eef 	.word	0x08006eef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ed0:	f7fd fd4a 	bl	8004968 <HAL_RCC_GetPCLK1Freq>
 8006ed4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006ed6:	e014      	b.n	8006f02 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006ed8:	f7fd fd5c 	bl	8004994 <HAL_RCC_GetPCLK2Freq>
 8006edc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006ede:	e010      	b.n	8006f02 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ee0:	4b5a      	ldr	r3, [pc, #360]	@ (800704c <UART_SetConfig+0x594>)
 8006ee2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006ee4:	e00d      	b.n	8006f02 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ee6:	f7fd fcd1 	bl	800488c <HAL_RCC_GetSysClockFreq>
 8006eea:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006eec:	e009      	b.n	8006f02 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006eee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006ef2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006ef4:	e005      	b.n	8006f02 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006efa:	2301      	movs	r3, #1
 8006efc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006f00:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	f000 8089 	beq.w	800701c <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006f0a:	697b      	ldr	r3, [r7, #20]
 8006f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f0e:	4a4e      	ldr	r2, [pc, #312]	@ (8007048 <UART_SetConfig+0x590>)
 8006f10:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006f14:	461a      	mov	r2, r3
 8006f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f18:	fbb3 f3f2 	udiv	r3, r3, r2
 8006f1c:	005a      	lsls	r2, r3, #1
 8006f1e:	697b      	ldr	r3, [r7, #20]
 8006f20:	685b      	ldr	r3, [r3, #4]
 8006f22:	085b      	lsrs	r3, r3, #1
 8006f24:	441a      	add	r2, r3
 8006f26:	697b      	ldr	r3, [r7, #20]
 8006f28:	685b      	ldr	r3, [r3, #4]
 8006f2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f2e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f30:	6a3b      	ldr	r3, [r7, #32]
 8006f32:	2b0f      	cmp	r3, #15
 8006f34:	d916      	bls.n	8006f64 <UART_SetConfig+0x4ac>
 8006f36:	6a3b      	ldr	r3, [r7, #32]
 8006f38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f3c:	d212      	bcs.n	8006f64 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006f3e:	6a3b      	ldr	r3, [r7, #32]
 8006f40:	b29b      	uxth	r3, r3
 8006f42:	f023 030f 	bic.w	r3, r3, #15
 8006f46:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006f48:	6a3b      	ldr	r3, [r7, #32]
 8006f4a:	085b      	lsrs	r3, r3, #1
 8006f4c:	b29b      	uxth	r3, r3
 8006f4e:	f003 0307 	and.w	r3, r3, #7
 8006f52:	b29a      	uxth	r2, r3
 8006f54:	8bfb      	ldrh	r3, [r7, #30]
 8006f56:	4313      	orrs	r3, r2
 8006f58:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006f5a:	697b      	ldr	r3, [r7, #20]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	8bfa      	ldrh	r2, [r7, #30]
 8006f60:	60da      	str	r2, [r3, #12]
 8006f62:	e05b      	b.n	800701c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8006f64:	2301      	movs	r3, #1
 8006f66:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006f6a:	e057      	b.n	800701c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006f6c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006f70:	2b08      	cmp	r3, #8
 8006f72:	d828      	bhi.n	8006fc6 <UART_SetConfig+0x50e>
 8006f74:	a201      	add	r2, pc, #4	@ (adr r2, 8006f7c <UART_SetConfig+0x4c4>)
 8006f76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f7a:	bf00      	nop
 8006f7c:	08006fa1 	.word	0x08006fa1
 8006f80:	08006fa9 	.word	0x08006fa9
 8006f84:	08006fb1 	.word	0x08006fb1
 8006f88:	08006fc7 	.word	0x08006fc7
 8006f8c:	08006fb7 	.word	0x08006fb7
 8006f90:	08006fc7 	.word	0x08006fc7
 8006f94:	08006fc7 	.word	0x08006fc7
 8006f98:	08006fc7 	.word	0x08006fc7
 8006f9c:	08006fbf 	.word	0x08006fbf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006fa0:	f7fd fce2 	bl	8004968 <HAL_RCC_GetPCLK1Freq>
 8006fa4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006fa6:	e014      	b.n	8006fd2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006fa8:	f7fd fcf4 	bl	8004994 <HAL_RCC_GetPCLK2Freq>
 8006fac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006fae:	e010      	b.n	8006fd2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006fb0:	4b26      	ldr	r3, [pc, #152]	@ (800704c <UART_SetConfig+0x594>)
 8006fb2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006fb4:	e00d      	b.n	8006fd2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006fb6:	f7fd fc69 	bl	800488c <HAL_RCC_GetSysClockFreq>
 8006fba:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006fbc:	e009      	b.n	8006fd2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006fbe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006fc2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006fc4:	e005      	b.n	8006fd2 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006fca:	2301      	movs	r3, #1
 8006fcc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006fd0:	bf00      	nop
    }

    if (pclk != 0U)
 8006fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d021      	beq.n	800701c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006fd8:	697b      	ldr	r3, [r7, #20]
 8006fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fdc:	4a1a      	ldr	r2, [pc, #104]	@ (8007048 <UART_SetConfig+0x590>)
 8006fde:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006fe2:	461a      	mov	r2, r3
 8006fe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fe6:	fbb3 f2f2 	udiv	r2, r3, r2
 8006fea:	697b      	ldr	r3, [r7, #20]
 8006fec:	685b      	ldr	r3, [r3, #4]
 8006fee:	085b      	lsrs	r3, r3, #1
 8006ff0:	441a      	add	r2, r3
 8006ff2:	697b      	ldr	r3, [r7, #20]
 8006ff4:	685b      	ldr	r3, [r3, #4]
 8006ff6:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ffa:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ffc:	6a3b      	ldr	r3, [r7, #32]
 8006ffe:	2b0f      	cmp	r3, #15
 8007000:	d909      	bls.n	8007016 <UART_SetConfig+0x55e>
 8007002:	6a3b      	ldr	r3, [r7, #32]
 8007004:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007008:	d205      	bcs.n	8007016 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800700a:	6a3b      	ldr	r3, [r7, #32]
 800700c:	b29a      	uxth	r2, r3
 800700e:	697b      	ldr	r3, [r7, #20]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	60da      	str	r2, [r3, #12]
 8007014:	e002      	b.n	800701c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8007016:	2301      	movs	r3, #1
 8007018:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800701c:	697b      	ldr	r3, [r7, #20]
 800701e:	2201      	movs	r2, #1
 8007020:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007024:	697b      	ldr	r3, [r7, #20]
 8007026:	2201      	movs	r2, #1
 8007028:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800702c:	697b      	ldr	r3, [r7, #20]
 800702e:	2200      	movs	r2, #0
 8007030:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007032:	697b      	ldr	r3, [r7, #20]
 8007034:	2200      	movs	r2, #0
 8007036:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007038:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800703c:	4618      	mov	r0, r3
 800703e:	3730      	adds	r7, #48	@ 0x30
 8007040:	46bd      	mov	sp, r7
 8007042:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007046:	bf00      	nop
 8007048:	0800b15c 	.word	0x0800b15c
 800704c:	00f42400 	.word	0x00f42400

08007050 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007050:	b480      	push	{r7}
 8007052:	b083      	sub	sp, #12
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800705c:	f003 0308 	and.w	r3, r3, #8
 8007060:	2b00      	cmp	r3, #0
 8007062:	d00a      	beq.n	800707a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	685b      	ldr	r3, [r3, #4]
 800706a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	430a      	orrs	r2, r1
 8007078:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800707e:	f003 0301 	and.w	r3, r3, #1
 8007082:	2b00      	cmp	r3, #0
 8007084:	d00a      	beq.n	800709c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	685b      	ldr	r3, [r3, #4]
 800708c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	430a      	orrs	r2, r1
 800709a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070a0:	f003 0302 	and.w	r3, r3, #2
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d00a      	beq.n	80070be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	685b      	ldr	r3, [r3, #4]
 80070ae:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	430a      	orrs	r2, r1
 80070bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070c2:	f003 0304 	and.w	r3, r3, #4
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d00a      	beq.n	80070e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	685b      	ldr	r3, [r3, #4]
 80070d0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	430a      	orrs	r2, r1
 80070de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070e4:	f003 0310 	and.w	r3, r3, #16
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d00a      	beq.n	8007102 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	689b      	ldr	r3, [r3, #8]
 80070f2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	430a      	orrs	r2, r1
 8007100:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007106:	f003 0320 	and.w	r3, r3, #32
 800710a:	2b00      	cmp	r3, #0
 800710c:	d00a      	beq.n	8007124 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	689b      	ldr	r3, [r3, #8]
 8007114:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	430a      	orrs	r2, r1
 8007122:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007128:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800712c:	2b00      	cmp	r3, #0
 800712e:	d01a      	beq.n	8007166 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	685b      	ldr	r3, [r3, #4]
 8007136:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	430a      	orrs	r2, r1
 8007144:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800714a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800714e:	d10a      	bne.n	8007166 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	685b      	ldr	r3, [r3, #4]
 8007156:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	430a      	orrs	r2, r1
 8007164:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800716a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800716e:	2b00      	cmp	r3, #0
 8007170:	d00a      	beq.n	8007188 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	685b      	ldr	r3, [r3, #4]
 8007178:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	430a      	orrs	r2, r1
 8007186:	605a      	str	r2, [r3, #4]
  }
}
 8007188:	bf00      	nop
 800718a:	370c      	adds	r7, #12
 800718c:	46bd      	mov	sp, r7
 800718e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007192:	4770      	bx	lr

08007194 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007194:	b580      	push	{r7, lr}
 8007196:	b098      	sub	sp, #96	@ 0x60
 8007198:	af02      	add	r7, sp, #8
 800719a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2200      	movs	r2, #0
 80071a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80071a4:	f7fa fdc2 	bl	8001d2c <HAL_GetTick>
 80071a8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f003 0308 	and.w	r3, r3, #8
 80071b4:	2b08      	cmp	r3, #8
 80071b6:	d12f      	bne.n	8007218 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80071b8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80071bc:	9300      	str	r3, [sp, #0]
 80071be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80071c0:	2200      	movs	r2, #0
 80071c2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80071c6:	6878      	ldr	r0, [r7, #4]
 80071c8:	f000 f88e 	bl	80072e8 <UART_WaitOnFlagUntilTimeout>
 80071cc:	4603      	mov	r3, r0
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d022      	beq.n	8007218 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071da:	e853 3f00 	ldrex	r3, [r3]
 80071de:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80071e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80071e6:	653b      	str	r3, [r7, #80]	@ 0x50
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	461a      	mov	r2, r3
 80071ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80071f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80071f2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80071f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80071f8:	e841 2300 	strex	r3, r2, [r1]
 80071fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80071fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007200:	2b00      	cmp	r3, #0
 8007202:	d1e6      	bne.n	80071d2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2220      	movs	r2, #32
 8007208:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2200      	movs	r2, #0
 8007210:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007214:	2303      	movs	r3, #3
 8007216:	e063      	b.n	80072e0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	f003 0304 	and.w	r3, r3, #4
 8007222:	2b04      	cmp	r3, #4
 8007224:	d149      	bne.n	80072ba <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007226:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800722a:	9300      	str	r3, [sp, #0]
 800722c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800722e:	2200      	movs	r2, #0
 8007230:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007234:	6878      	ldr	r0, [r7, #4]
 8007236:	f000 f857 	bl	80072e8 <UART_WaitOnFlagUntilTimeout>
 800723a:	4603      	mov	r3, r0
 800723c:	2b00      	cmp	r3, #0
 800723e:	d03c      	beq.n	80072ba <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007248:	e853 3f00 	ldrex	r3, [r3]
 800724c:	623b      	str	r3, [r7, #32]
   return(result);
 800724e:	6a3b      	ldr	r3, [r7, #32]
 8007250:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007254:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	461a      	mov	r2, r3
 800725c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800725e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007260:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007262:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007264:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007266:	e841 2300 	strex	r3, r2, [r1]
 800726a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800726c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800726e:	2b00      	cmp	r3, #0
 8007270:	d1e6      	bne.n	8007240 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	3308      	adds	r3, #8
 8007278:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800727a:	693b      	ldr	r3, [r7, #16]
 800727c:	e853 3f00 	ldrex	r3, [r3]
 8007280:	60fb      	str	r3, [r7, #12]
   return(result);
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	f023 0301 	bic.w	r3, r3, #1
 8007288:	64bb      	str	r3, [r7, #72]	@ 0x48
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	3308      	adds	r3, #8
 8007290:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007292:	61fa      	str	r2, [r7, #28]
 8007294:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007296:	69b9      	ldr	r1, [r7, #24]
 8007298:	69fa      	ldr	r2, [r7, #28]
 800729a:	e841 2300 	strex	r3, r2, [r1]
 800729e:	617b      	str	r3, [r7, #20]
   return(result);
 80072a0:	697b      	ldr	r3, [r7, #20]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d1e5      	bne.n	8007272 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2220      	movs	r2, #32
 80072aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2200      	movs	r2, #0
 80072b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80072b6:	2303      	movs	r3, #3
 80072b8:	e012      	b.n	80072e0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	2220      	movs	r2, #32
 80072be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2220      	movs	r2, #32
 80072c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	2200      	movs	r2, #0
 80072ce:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2200      	movs	r2, #0
 80072d4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	2200      	movs	r2, #0
 80072da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80072de:	2300      	movs	r3, #0
}
 80072e0:	4618      	mov	r0, r3
 80072e2:	3758      	adds	r7, #88	@ 0x58
 80072e4:	46bd      	mov	sp, r7
 80072e6:	bd80      	pop	{r7, pc}

080072e8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b084      	sub	sp, #16
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	60f8      	str	r0, [r7, #12]
 80072f0:	60b9      	str	r1, [r7, #8]
 80072f2:	603b      	str	r3, [r7, #0]
 80072f4:	4613      	mov	r3, r2
 80072f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80072f8:	e04f      	b.n	800739a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80072fa:	69bb      	ldr	r3, [r7, #24]
 80072fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007300:	d04b      	beq.n	800739a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007302:	f7fa fd13 	bl	8001d2c <HAL_GetTick>
 8007306:	4602      	mov	r2, r0
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	1ad3      	subs	r3, r2, r3
 800730c:	69ba      	ldr	r2, [r7, #24]
 800730e:	429a      	cmp	r2, r3
 8007310:	d302      	bcc.n	8007318 <UART_WaitOnFlagUntilTimeout+0x30>
 8007312:	69bb      	ldr	r3, [r7, #24]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d101      	bne.n	800731c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007318:	2303      	movs	r3, #3
 800731a:	e04e      	b.n	80073ba <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f003 0304 	and.w	r3, r3, #4
 8007326:	2b00      	cmp	r3, #0
 8007328:	d037      	beq.n	800739a <UART_WaitOnFlagUntilTimeout+0xb2>
 800732a:	68bb      	ldr	r3, [r7, #8]
 800732c:	2b80      	cmp	r3, #128	@ 0x80
 800732e:	d034      	beq.n	800739a <UART_WaitOnFlagUntilTimeout+0xb2>
 8007330:	68bb      	ldr	r3, [r7, #8]
 8007332:	2b40      	cmp	r3, #64	@ 0x40
 8007334:	d031      	beq.n	800739a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	69db      	ldr	r3, [r3, #28]
 800733c:	f003 0308 	and.w	r3, r3, #8
 8007340:	2b08      	cmp	r3, #8
 8007342:	d110      	bne.n	8007366 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	2208      	movs	r2, #8
 800734a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800734c:	68f8      	ldr	r0, [r7, #12]
 800734e:	f000 f879 	bl	8007444 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	2208      	movs	r2, #8
 8007356:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	2200      	movs	r2, #0
 800735e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007362:	2301      	movs	r3, #1
 8007364:	e029      	b.n	80073ba <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	69db      	ldr	r3, [r3, #28]
 800736c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007370:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007374:	d111      	bne.n	800739a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800737e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007380:	68f8      	ldr	r0, [r7, #12]
 8007382:	f000 f85f 	bl	8007444 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	2220      	movs	r2, #32
 800738a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	2200      	movs	r2, #0
 8007392:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007396:	2303      	movs	r3, #3
 8007398:	e00f      	b.n	80073ba <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	69da      	ldr	r2, [r3, #28]
 80073a0:	68bb      	ldr	r3, [r7, #8]
 80073a2:	4013      	ands	r3, r2
 80073a4:	68ba      	ldr	r2, [r7, #8]
 80073a6:	429a      	cmp	r2, r3
 80073a8:	bf0c      	ite	eq
 80073aa:	2301      	moveq	r3, #1
 80073ac:	2300      	movne	r3, #0
 80073ae:	b2db      	uxtb	r3, r3
 80073b0:	461a      	mov	r2, r3
 80073b2:	79fb      	ldrb	r3, [r7, #7]
 80073b4:	429a      	cmp	r2, r3
 80073b6:	d0a0      	beq.n	80072fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80073b8:	2300      	movs	r3, #0
}
 80073ba:	4618      	mov	r0, r3
 80073bc:	3710      	adds	r7, #16
 80073be:	46bd      	mov	sp, r7
 80073c0:	bd80      	pop	{r7, pc}

080073c2 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80073c2:	b480      	push	{r7}
 80073c4:	b08f      	sub	sp, #60	@ 0x3c
 80073c6:	af00      	add	r7, sp, #0
 80073c8:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073d0:	6a3b      	ldr	r3, [r7, #32]
 80073d2:	e853 3f00 	ldrex	r3, [r3]
 80073d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80073d8:	69fb      	ldr	r3, [r7, #28]
 80073da:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80073de:	637b      	str	r3, [r7, #52]	@ 0x34
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	461a      	mov	r2, r3
 80073e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80073ea:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80073ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80073f0:	e841 2300 	strex	r3, r2, [r1]
 80073f4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80073f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d1e6      	bne.n	80073ca <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	3308      	adds	r3, #8
 8007402:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	e853 3f00 	ldrex	r3, [r3]
 800740a:	60bb      	str	r3, [r7, #8]
   return(result);
 800740c:	68bb      	ldr	r3, [r7, #8]
 800740e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8007412:	633b      	str	r3, [r7, #48]	@ 0x30
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	3308      	adds	r3, #8
 800741a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800741c:	61ba      	str	r2, [r7, #24]
 800741e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007420:	6979      	ldr	r1, [r7, #20]
 8007422:	69ba      	ldr	r2, [r7, #24]
 8007424:	e841 2300 	strex	r3, r2, [r1]
 8007428:	613b      	str	r3, [r7, #16]
   return(result);
 800742a:	693b      	ldr	r3, [r7, #16]
 800742c:	2b00      	cmp	r3, #0
 800742e:	d1e5      	bne.n	80073fc <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2220      	movs	r2, #32
 8007434:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8007438:	bf00      	nop
 800743a:	373c      	adds	r7, #60	@ 0x3c
 800743c:	46bd      	mov	sp, r7
 800743e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007442:	4770      	bx	lr

08007444 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007444:	b480      	push	{r7}
 8007446:	b095      	sub	sp, #84	@ 0x54
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007452:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007454:	e853 3f00 	ldrex	r3, [r3]
 8007458:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800745a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800745c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007460:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	461a      	mov	r2, r3
 8007468:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800746a:	643b      	str	r3, [r7, #64]	@ 0x40
 800746c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800746e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007470:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007472:	e841 2300 	strex	r3, r2, [r1]
 8007476:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007478:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800747a:	2b00      	cmp	r3, #0
 800747c:	d1e6      	bne.n	800744c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	3308      	adds	r3, #8
 8007484:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007486:	6a3b      	ldr	r3, [r7, #32]
 8007488:	e853 3f00 	ldrex	r3, [r3]
 800748c:	61fb      	str	r3, [r7, #28]
   return(result);
 800748e:	69fb      	ldr	r3, [r7, #28]
 8007490:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007494:	f023 0301 	bic.w	r3, r3, #1
 8007498:	64bb      	str	r3, [r7, #72]	@ 0x48
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	3308      	adds	r3, #8
 80074a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80074a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80074a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074a6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80074a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80074aa:	e841 2300 	strex	r3, r2, [r1]
 80074ae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80074b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d1e3      	bne.n	800747e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80074ba:	2b01      	cmp	r3, #1
 80074bc:	d118      	bne.n	80074f0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	e853 3f00 	ldrex	r3, [r3]
 80074ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80074cc:	68bb      	ldr	r3, [r7, #8]
 80074ce:	f023 0310 	bic.w	r3, r3, #16
 80074d2:	647b      	str	r3, [r7, #68]	@ 0x44
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	461a      	mov	r2, r3
 80074da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80074dc:	61bb      	str	r3, [r7, #24]
 80074de:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074e0:	6979      	ldr	r1, [r7, #20]
 80074e2:	69ba      	ldr	r2, [r7, #24]
 80074e4:	e841 2300 	strex	r3, r2, [r1]
 80074e8:	613b      	str	r3, [r7, #16]
   return(result);
 80074ea:	693b      	ldr	r3, [r7, #16]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d1e6      	bne.n	80074be <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2220      	movs	r2, #32
 80074f4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2200      	movs	r2, #0
 80074fc:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	2200      	movs	r2, #0
 8007502:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007504:	bf00      	nop
 8007506:	3754      	adds	r7, #84	@ 0x54
 8007508:	46bd      	mov	sp, r7
 800750a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750e:	4770      	bx	lr

08007510 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b090      	sub	sp, #64	@ 0x40
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800751c:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f003 0320 	and.w	r3, r3, #32
 8007528:	2b00      	cmp	r3, #0
 800752a:	d137      	bne.n	800759c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800752c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800752e:	2200      	movs	r2, #0
 8007530:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007534:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	3308      	adds	r3, #8
 800753a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800753c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800753e:	e853 3f00 	ldrex	r3, [r3]
 8007542:	623b      	str	r3, [r7, #32]
   return(result);
 8007544:	6a3b      	ldr	r3, [r7, #32]
 8007546:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800754a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800754c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	3308      	adds	r3, #8
 8007552:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007554:	633a      	str	r2, [r7, #48]	@ 0x30
 8007556:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007558:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800755a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800755c:	e841 2300 	strex	r3, r2, [r1]
 8007560:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007562:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007564:	2b00      	cmp	r3, #0
 8007566:	d1e5      	bne.n	8007534 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007568:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800756e:	693b      	ldr	r3, [r7, #16]
 8007570:	e853 3f00 	ldrex	r3, [r3]
 8007574:	60fb      	str	r3, [r7, #12]
   return(result);
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800757c:	637b      	str	r3, [r7, #52]	@ 0x34
 800757e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	461a      	mov	r2, r3
 8007584:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007586:	61fb      	str	r3, [r7, #28]
 8007588:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800758a:	69b9      	ldr	r1, [r7, #24]
 800758c:	69fa      	ldr	r2, [r7, #28]
 800758e:	e841 2300 	strex	r3, r2, [r1]
 8007592:	617b      	str	r3, [r7, #20]
   return(result);
 8007594:	697b      	ldr	r3, [r7, #20]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d1e6      	bne.n	8007568 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800759a:	e002      	b.n	80075a2 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800759c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800759e:	f7ff fa6d 	bl	8006a7c <HAL_UART_TxCpltCallback>
}
 80075a2:	bf00      	nop
 80075a4:	3740      	adds	r7, #64	@ 0x40
 80075a6:	46bd      	mov	sp, r7
 80075a8:	bd80      	pop	{r7, pc}

080075aa <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80075aa:	b580      	push	{r7, lr}
 80075ac:	b084      	sub	sp, #16
 80075ae:	af00      	add	r7, sp, #0
 80075b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075b6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80075b8:	68f8      	ldr	r0, [r7, #12]
 80075ba:	f7ff fa69 	bl	8006a90 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80075be:	bf00      	nop
 80075c0:	3710      	adds	r7, #16
 80075c2:	46bd      	mov	sp, r7
 80075c4:	bd80      	pop	{r7, pc}

080075c6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80075c6:	b580      	push	{r7, lr}
 80075c8:	b086      	sub	sp, #24
 80075ca:	af00      	add	r7, sp, #0
 80075cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075d2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80075d4:	697b      	ldr	r3, [r7, #20]
 80075d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075da:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80075dc:	697b      	ldr	r3, [r7, #20]
 80075de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80075e2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80075e4:	697b      	ldr	r3, [r7, #20]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	689b      	ldr	r3, [r3, #8]
 80075ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075ee:	2b80      	cmp	r3, #128	@ 0x80
 80075f0:	d109      	bne.n	8007606 <UART_DMAError+0x40>
 80075f2:	693b      	ldr	r3, [r7, #16]
 80075f4:	2b21      	cmp	r3, #33	@ 0x21
 80075f6:	d106      	bne.n	8007606 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80075f8:	697b      	ldr	r3, [r7, #20]
 80075fa:	2200      	movs	r2, #0
 80075fc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8007600:	6978      	ldr	r0, [r7, #20]
 8007602:	f7ff fede 	bl	80073c2 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007606:	697b      	ldr	r3, [r7, #20]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	689b      	ldr	r3, [r3, #8]
 800760c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007610:	2b40      	cmp	r3, #64	@ 0x40
 8007612:	d109      	bne.n	8007628 <UART_DMAError+0x62>
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	2b22      	cmp	r3, #34	@ 0x22
 8007618:	d106      	bne.n	8007628 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800761a:	697b      	ldr	r3, [r7, #20]
 800761c:	2200      	movs	r2, #0
 800761e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8007622:	6978      	ldr	r0, [r7, #20]
 8007624:	f7ff ff0e 	bl	8007444 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007628:	697b      	ldr	r3, [r7, #20]
 800762a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800762e:	f043 0210 	orr.w	r2, r3, #16
 8007632:	697b      	ldr	r3, [r7, #20]
 8007634:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007638:	6978      	ldr	r0, [r7, #20]
 800763a:	f7ff fa33 	bl	8006aa4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800763e:	bf00      	nop
 8007640:	3718      	adds	r7, #24
 8007642:	46bd      	mov	sp, r7
 8007644:	bd80      	pop	{r7, pc}

08007646 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007646:	b480      	push	{r7}
 8007648:	b085      	sub	sp, #20
 800764a:	af00      	add	r7, sp, #0
 800764c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007654:	2b01      	cmp	r3, #1
 8007656:	d101      	bne.n	800765c <HAL_UARTEx_DisableFifoMode+0x16>
 8007658:	2302      	movs	r3, #2
 800765a:	e027      	b.n	80076ac <HAL_UARTEx_DisableFifoMode+0x66>
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	2201      	movs	r2, #1
 8007660:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2224      	movs	r2, #36	@ 0x24
 8007668:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	681a      	ldr	r2, [r3, #0]
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f022 0201 	bic.w	r2, r2, #1
 8007682:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800768a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2200      	movs	r2, #0
 8007690:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	68fa      	ldr	r2, [r7, #12]
 8007698:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2220      	movs	r2, #32
 800769e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2200      	movs	r2, #0
 80076a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80076aa:	2300      	movs	r3, #0
}
 80076ac:	4618      	mov	r0, r3
 80076ae:	3714      	adds	r7, #20
 80076b0:	46bd      	mov	sp, r7
 80076b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b6:	4770      	bx	lr

080076b8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80076b8:	b580      	push	{r7, lr}
 80076ba:	b084      	sub	sp, #16
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
 80076c0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80076c8:	2b01      	cmp	r3, #1
 80076ca:	d101      	bne.n	80076d0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80076cc:	2302      	movs	r3, #2
 80076ce:	e02d      	b.n	800772c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2201      	movs	r2, #1
 80076d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2224      	movs	r2, #36	@ 0x24
 80076dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	681a      	ldr	r2, [r3, #0]
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	f022 0201 	bic.w	r2, r2, #1
 80076f6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	689b      	ldr	r3, [r3, #8]
 80076fe:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	683a      	ldr	r2, [r7, #0]
 8007708:	430a      	orrs	r2, r1
 800770a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800770c:	6878      	ldr	r0, [r7, #4]
 800770e:	f000 f84f 	bl	80077b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	68fa      	ldr	r2, [r7, #12]
 8007718:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	2220      	movs	r2, #32
 800771e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2200      	movs	r2, #0
 8007726:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800772a:	2300      	movs	r3, #0
}
 800772c:	4618      	mov	r0, r3
 800772e:	3710      	adds	r7, #16
 8007730:	46bd      	mov	sp, r7
 8007732:	bd80      	pop	{r7, pc}

08007734 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007734:	b580      	push	{r7, lr}
 8007736:	b084      	sub	sp, #16
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
 800773c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007744:	2b01      	cmp	r3, #1
 8007746:	d101      	bne.n	800774c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007748:	2302      	movs	r3, #2
 800774a:	e02d      	b.n	80077a8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2201      	movs	r2, #1
 8007750:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2224      	movs	r2, #36	@ 0x24
 8007758:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	681a      	ldr	r2, [r3, #0]
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f022 0201 	bic.w	r2, r2, #1
 8007772:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	689b      	ldr	r3, [r3, #8]
 800777a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	683a      	ldr	r2, [r7, #0]
 8007784:	430a      	orrs	r2, r1
 8007786:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007788:	6878      	ldr	r0, [r7, #4]
 800778a:	f000 f811 	bl	80077b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	68fa      	ldr	r2, [r7, #12]
 8007794:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2220      	movs	r2, #32
 800779a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2200      	movs	r2, #0
 80077a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80077a6:	2300      	movs	r3, #0
}
 80077a8:	4618      	mov	r0, r3
 80077aa:	3710      	adds	r7, #16
 80077ac:	46bd      	mov	sp, r7
 80077ae:	bd80      	pop	{r7, pc}

080077b0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80077b0:	b480      	push	{r7}
 80077b2:	b085      	sub	sp, #20
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d108      	bne.n	80077d2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2201      	movs	r2, #1
 80077c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2201      	movs	r2, #1
 80077cc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80077d0:	e031      	b.n	8007836 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80077d2:	2308      	movs	r3, #8
 80077d4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80077d6:	2308      	movs	r3, #8
 80077d8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	689b      	ldr	r3, [r3, #8]
 80077e0:	0e5b      	lsrs	r3, r3, #25
 80077e2:	b2db      	uxtb	r3, r3
 80077e4:	f003 0307 	and.w	r3, r3, #7
 80077e8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	689b      	ldr	r3, [r3, #8]
 80077f0:	0f5b      	lsrs	r3, r3, #29
 80077f2:	b2db      	uxtb	r3, r3
 80077f4:	f003 0307 	and.w	r3, r3, #7
 80077f8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80077fa:	7bbb      	ldrb	r3, [r7, #14]
 80077fc:	7b3a      	ldrb	r2, [r7, #12]
 80077fe:	4911      	ldr	r1, [pc, #68]	@ (8007844 <UARTEx_SetNbDataToProcess+0x94>)
 8007800:	5c8a      	ldrb	r2, [r1, r2]
 8007802:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007806:	7b3a      	ldrb	r2, [r7, #12]
 8007808:	490f      	ldr	r1, [pc, #60]	@ (8007848 <UARTEx_SetNbDataToProcess+0x98>)
 800780a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800780c:	fb93 f3f2 	sdiv	r3, r3, r2
 8007810:	b29a      	uxth	r2, r3
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007818:	7bfb      	ldrb	r3, [r7, #15]
 800781a:	7b7a      	ldrb	r2, [r7, #13]
 800781c:	4909      	ldr	r1, [pc, #36]	@ (8007844 <UARTEx_SetNbDataToProcess+0x94>)
 800781e:	5c8a      	ldrb	r2, [r1, r2]
 8007820:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007824:	7b7a      	ldrb	r2, [r7, #13]
 8007826:	4908      	ldr	r1, [pc, #32]	@ (8007848 <UARTEx_SetNbDataToProcess+0x98>)
 8007828:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800782a:	fb93 f3f2 	sdiv	r3, r3, r2
 800782e:	b29a      	uxth	r2, r3
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007836:	bf00      	nop
 8007838:	3714      	adds	r7, #20
 800783a:	46bd      	mov	sp, r7
 800783c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007840:	4770      	bx	lr
 8007842:	bf00      	nop
 8007844:	0800b174 	.word	0x0800b174
 8007848:	0800b17c 	.word	0x0800b17c

0800784c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800784c:	b480      	push	{r7}
 800784e:	b085      	sub	sp, #20
 8007850:	af00      	add	r7, sp, #0
 8007852:	4603      	mov	r3, r0
 8007854:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007856:	2300      	movs	r3, #0
 8007858:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800785a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800785e:	2b84      	cmp	r3, #132	@ 0x84
 8007860:	d005      	beq.n	800786e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8007862:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	4413      	add	r3, r2
 800786a:	3303      	adds	r3, #3
 800786c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800786e:	68fb      	ldr	r3, [r7, #12]
}
 8007870:	4618      	mov	r0, r3
 8007872:	3714      	adds	r7, #20
 8007874:	46bd      	mov	sp, r7
 8007876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787a:	4770      	bx	lr

0800787c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007880:	f001 f912 	bl	8008aa8 <vTaskStartScheduler>
  
  return osOK;
 8007884:	2300      	movs	r3, #0
}
 8007886:	4618      	mov	r0, r3
 8007888:	bd80      	pop	{r7, pc}

0800788a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800788a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800788c:	b087      	sub	sp, #28
 800788e:	af02      	add	r7, sp, #8
 8007890:	6078      	str	r0, [r7, #4]
 8007892:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	685c      	ldr	r4, [r3, #4]
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80078a0:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80078a8:	4618      	mov	r0, r3
 80078aa:	f7ff ffcf 	bl	800784c <makeFreeRtosPriority>
 80078ae:	4602      	mov	r2, r0
 80078b0:	f107 030c 	add.w	r3, r7, #12
 80078b4:	9301      	str	r3, [sp, #4]
 80078b6:	9200      	str	r2, [sp, #0]
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	4632      	mov	r2, r6
 80078bc:	4629      	mov	r1, r5
 80078be:	4620      	mov	r0, r4
 80078c0:	f000 ff26 	bl	8008710 <xTaskCreate>
 80078c4:	4603      	mov	r3, r0
 80078c6:	2b01      	cmp	r3, #1
 80078c8:	d001      	beq.n	80078ce <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 80078ca:	2300      	movs	r3, #0
 80078cc:	e000      	b.n	80078d0 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 80078ce:	68fb      	ldr	r3, [r7, #12]
}
 80078d0:	4618      	mov	r0, r3
 80078d2:	3714      	adds	r7, #20
 80078d4:	46bd      	mov	sp, r7
 80078d6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080078d8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80078d8:	b480      	push	{r7}
 80078da:	b083      	sub	sp, #12
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	f103 0208 	add.w	r2, r3, #8
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80078f0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	f103 0208 	add.w	r2, r3, #8
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	f103 0208 	add.w	r2, r3, #8
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2200      	movs	r2, #0
 800790a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800790c:	bf00      	nop
 800790e:	370c      	adds	r7, #12
 8007910:	46bd      	mov	sp, r7
 8007912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007916:	4770      	bx	lr

08007918 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007918:	b480      	push	{r7}
 800791a:	b083      	sub	sp, #12
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	2200      	movs	r2, #0
 8007924:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007926:	bf00      	nop
 8007928:	370c      	adds	r7, #12
 800792a:	46bd      	mov	sp, r7
 800792c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007930:	4770      	bx	lr

08007932 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007932:	b480      	push	{r7}
 8007934:	b085      	sub	sp, #20
 8007936:	af00      	add	r7, sp, #0
 8007938:	6078      	str	r0, [r7, #4]
 800793a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	685b      	ldr	r3, [r3, #4]
 8007940:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	68fa      	ldr	r2, [r7, #12]
 8007946:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	689a      	ldr	r2, [r3, #8]
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	689b      	ldr	r3, [r3, #8]
 8007954:	683a      	ldr	r2, [r7, #0]
 8007956:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	683a      	ldr	r2, [r7, #0]
 800795c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800795e:	683b      	ldr	r3, [r7, #0]
 8007960:	687a      	ldr	r2, [r7, #4]
 8007962:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	1c5a      	adds	r2, r3, #1
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	601a      	str	r2, [r3, #0]
}
 800796e:	bf00      	nop
 8007970:	3714      	adds	r7, #20
 8007972:	46bd      	mov	sp, r7
 8007974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007978:	4770      	bx	lr

0800797a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800797a:	b480      	push	{r7}
 800797c:	b085      	sub	sp, #20
 800797e:	af00      	add	r7, sp, #0
 8007980:	6078      	str	r0, [r7, #4]
 8007982:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007984:	683b      	ldr	r3, [r7, #0]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800798a:	68bb      	ldr	r3, [r7, #8]
 800798c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007990:	d103      	bne.n	800799a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	691b      	ldr	r3, [r3, #16]
 8007996:	60fb      	str	r3, [r7, #12]
 8007998:	e00c      	b.n	80079b4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	3308      	adds	r3, #8
 800799e:	60fb      	str	r3, [r7, #12]
 80079a0:	e002      	b.n	80079a8 <vListInsert+0x2e>
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	685b      	ldr	r3, [r3, #4]
 80079a6:	60fb      	str	r3, [r7, #12]
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	685b      	ldr	r3, [r3, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	68ba      	ldr	r2, [r7, #8]
 80079b0:	429a      	cmp	r2, r3
 80079b2:	d2f6      	bcs.n	80079a2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	685a      	ldr	r2, [r3, #4]
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80079bc:	683b      	ldr	r3, [r7, #0]
 80079be:	685b      	ldr	r3, [r3, #4]
 80079c0:	683a      	ldr	r2, [r7, #0]
 80079c2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	68fa      	ldr	r2, [r7, #12]
 80079c8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	683a      	ldr	r2, [r7, #0]
 80079ce:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80079d0:	683b      	ldr	r3, [r7, #0]
 80079d2:	687a      	ldr	r2, [r7, #4]
 80079d4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	1c5a      	adds	r2, r3, #1
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	601a      	str	r2, [r3, #0]
}
 80079e0:	bf00      	nop
 80079e2:	3714      	adds	r7, #20
 80079e4:	46bd      	mov	sp, r7
 80079e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ea:	4770      	bx	lr

080079ec <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80079ec:	b480      	push	{r7}
 80079ee:	b085      	sub	sp, #20
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	691b      	ldr	r3, [r3, #16]
 80079f8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	685b      	ldr	r3, [r3, #4]
 80079fe:	687a      	ldr	r2, [r7, #4]
 8007a00:	6892      	ldr	r2, [r2, #8]
 8007a02:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	689b      	ldr	r3, [r3, #8]
 8007a08:	687a      	ldr	r2, [r7, #4]
 8007a0a:	6852      	ldr	r2, [r2, #4]
 8007a0c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	685b      	ldr	r3, [r3, #4]
 8007a12:	687a      	ldr	r2, [r7, #4]
 8007a14:	429a      	cmp	r2, r3
 8007a16:	d103      	bne.n	8007a20 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	689a      	ldr	r2, [r3, #8]
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	2200      	movs	r2, #0
 8007a24:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	1e5a      	subs	r2, r3, #1
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	681b      	ldr	r3, [r3, #0]
}
 8007a34:	4618      	mov	r0, r3
 8007a36:	3714      	adds	r7, #20
 8007a38:	46bd      	mov	sp, r7
 8007a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3e:	4770      	bx	lr

08007a40 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b084      	sub	sp, #16
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
 8007a48:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d10b      	bne.n	8007a6c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007a54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a58:	f383 8811 	msr	BASEPRI, r3
 8007a5c:	f3bf 8f6f 	isb	sy
 8007a60:	f3bf 8f4f 	dsb	sy
 8007a64:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007a66:	bf00      	nop
 8007a68:	bf00      	nop
 8007a6a:	e7fd      	b.n	8007a68 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007a6c:	f002 fb4c 	bl	800a108 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	681a      	ldr	r2, [r3, #0]
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a78:	68f9      	ldr	r1, [r7, #12]
 8007a7a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007a7c:	fb01 f303 	mul.w	r3, r1, r3
 8007a80:	441a      	add	r2, r3
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	2200      	movs	r2, #0
 8007a8a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681a      	ldr	r2, [r3, #0]
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	681a      	ldr	r2, [r3, #0]
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a9c:	3b01      	subs	r3, #1
 8007a9e:	68f9      	ldr	r1, [r7, #12]
 8007aa0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007aa2:	fb01 f303 	mul.w	r3, r1, r3
 8007aa6:	441a      	add	r2, r3
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	22ff      	movs	r2, #255	@ 0xff
 8007ab0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	22ff      	movs	r2, #255	@ 0xff
 8007ab8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d114      	bne.n	8007aec <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	691b      	ldr	r3, [r3, #16]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d01a      	beq.n	8007b00 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	3310      	adds	r3, #16
 8007ace:	4618      	mov	r0, r3
 8007ad0:	f001 fa80 	bl	8008fd4 <xTaskRemoveFromEventList>
 8007ad4:	4603      	mov	r3, r0
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d012      	beq.n	8007b00 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007ada:	4b0d      	ldr	r3, [pc, #52]	@ (8007b10 <xQueueGenericReset+0xd0>)
 8007adc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ae0:	601a      	str	r2, [r3, #0]
 8007ae2:	f3bf 8f4f 	dsb	sy
 8007ae6:	f3bf 8f6f 	isb	sy
 8007aea:	e009      	b.n	8007b00 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	3310      	adds	r3, #16
 8007af0:	4618      	mov	r0, r3
 8007af2:	f7ff fef1 	bl	80078d8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	3324      	adds	r3, #36	@ 0x24
 8007afa:	4618      	mov	r0, r3
 8007afc:	f7ff feec 	bl	80078d8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007b00:	f002 fb34 	bl	800a16c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007b04:	2301      	movs	r3, #1
}
 8007b06:	4618      	mov	r0, r3
 8007b08:	3710      	adds	r7, #16
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	bd80      	pop	{r7, pc}
 8007b0e:	bf00      	nop
 8007b10:	e000ed04 	.word	0xe000ed04

08007b14 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007b14:	b580      	push	{r7, lr}
 8007b16:	b08a      	sub	sp, #40	@ 0x28
 8007b18:	af02      	add	r7, sp, #8
 8007b1a:	60f8      	str	r0, [r7, #12]
 8007b1c:	60b9      	str	r1, [r7, #8]
 8007b1e:	4613      	mov	r3, r2
 8007b20:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d10b      	bne.n	8007b40 <xQueueGenericCreate+0x2c>
	__asm volatile
 8007b28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b2c:	f383 8811 	msr	BASEPRI, r3
 8007b30:	f3bf 8f6f 	isb	sy
 8007b34:	f3bf 8f4f 	dsb	sy
 8007b38:	613b      	str	r3, [r7, #16]
}
 8007b3a:	bf00      	nop
 8007b3c:	bf00      	nop
 8007b3e:	e7fd      	b.n	8007b3c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	68ba      	ldr	r2, [r7, #8]
 8007b44:	fb02 f303 	mul.w	r3, r2, r3
 8007b48:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007b4a:	69fb      	ldr	r3, [r7, #28]
 8007b4c:	3348      	adds	r3, #72	@ 0x48
 8007b4e:	4618      	mov	r0, r3
 8007b50:	f002 fbfc 	bl	800a34c <pvPortMalloc>
 8007b54:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007b56:	69bb      	ldr	r3, [r7, #24]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d00d      	beq.n	8007b78 <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007b5c:	69bb      	ldr	r3, [r7, #24]
 8007b5e:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007b60:	697b      	ldr	r3, [r7, #20]
 8007b62:	3348      	adds	r3, #72	@ 0x48
 8007b64:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007b66:	79fa      	ldrb	r2, [r7, #7]
 8007b68:	69bb      	ldr	r3, [r7, #24]
 8007b6a:	9300      	str	r3, [sp, #0]
 8007b6c:	4613      	mov	r3, r2
 8007b6e:	697a      	ldr	r2, [r7, #20]
 8007b70:	68b9      	ldr	r1, [r7, #8]
 8007b72:	68f8      	ldr	r0, [r7, #12]
 8007b74:	f000 f805 	bl	8007b82 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007b78:	69bb      	ldr	r3, [r7, #24]
	}
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	3720      	adds	r7, #32
 8007b7e:	46bd      	mov	sp, r7
 8007b80:	bd80      	pop	{r7, pc}

08007b82 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007b82:	b580      	push	{r7, lr}
 8007b84:	b084      	sub	sp, #16
 8007b86:	af00      	add	r7, sp, #0
 8007b88:	60f8      	str	r0, [r7, #12]
 8007b8a:	60b9      	str	r1, [r7, #8]
 8007b8c:	607a      	str	r2, [r7, #4]
 8007b8e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007b90:	68bb      	ldr	r3, [r7, #8]
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d103      	bne.n	8007b9e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007b96:	69bb      	ldr	r3, [r7, #24]
 8007b98:	69ba      	ldr	r2, [r7, #24]
 8007b9a:	601a      	str	r2, [r3, #0]
 8007b9c:	e002      	b.n	8007ba4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007b9e:	69bb      	ldr	r3, [r7, #24]
 8007ba0:	687a      	ldr	r2, [r7, #4]
 8007ba2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007ba4:	69bb      	ldr	r3, [r7, #24]
 8007ba6:	68fa      	ldr	r2, [r7, #12]
 8007ba8:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007baa:	69bb      	ldr	r3, [r7, #24]
 8007bac:	68ba      	ldr	r2, [r7, #8]
 8007bae:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007bb0:	2101      	movs	r1, #1
 8007bb2:	69b8      	ldr	r0, [r7, #24]
 8007bb4:	f7ff ff44 	bl	8007a40 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007bb8:	bf00      	nop
 8007bba:	3710      	adds	r7, #16
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	bd80      	pop	{r7, pc}

08007bc0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007bc0:	b580      	push	{r7, lr}
 8007bc2:	b08e      	sub	sp, #56	@ 0x38
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	60f8      	str	r0, [r7, #12]
 8007bc8:	60b9      	str	r1, [r7, #8]
 8007bca:	607a      	str	r2, [r7, #4]
 8007bcc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007bce:	2300      	movs	r3, #0
 8007bd0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d10b      	bne.n	8007bf4 <xQueueGenericSend+0x34>
	__asm volatile
 8007bdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007be0:	f383 8811 	msr	BASEPRI, r3
 8007be4:	f3bf 8f6f 	isb	sy
 8007be8:	f3bf 8f4f 	dsb	sy
 8007bec:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007bee:	bf00      	nop
 8007bf0:	bf00      	nop
 8007bf2:	e7fd      	b.n	8007bf0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007bf4:	68bb      	ldr	r3, [r7, #8]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d103      	bne.n	8007c02 <xQueueGenericSend+0x42>
 8007bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d101      	bne.n	8007c06 <xQueueGenericSend+0x46>
 8007c02:	2301      	movs	r3, #1
 8007c04:	e000      	b.n	8007c08 <xQueueGenericSend+0x48>
 8007c06:	2300      	movs	r3, #0
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d10b      	bne.n	8007c24 <xQueueGenericSend+0x64>
	__asm volatile
 8007c0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c10:	f383 8811 	msr	BASEPRI, r3
 8007c14:	f3bf 8f6f 	isb	sy
 8007c18:	f3bf 8f4f 	dsb	sy
 8007c1c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007c1e:	bf00      	nop
 8007c20:	bf00      	nop
 8007c22:	e7fd      	b.n	8007c20 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	2b02      	cmp	r3, #2
 8007c28:	d103      	bne.n	8007c32 <xQueueGenericSend+0x72>
 8007c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c2e:	2b01      	cmp	r3, #1
 8007c30:	d101      	bne.n	8007c36 <xQueueGenericSend+0x76>
 8007c32:	2301      	movs	r3, #1
 8007c34:	e000      	b.n	8007c38 <xQueueGenericSend+0x78>
 8007c36:	2300      	movs	r3, #0
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d10b      	bne.n	8007c54 <xQueueGenericSend+0x94>
	__asm volatile
 8007c3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c40:	f383 8811 	msr	BASEPRI, r3
 8007c44:	f3bf 8f6f 	isb	sy
 8007c48:	f3bf 8f4f 	dsb	sy
 8007c4c:	623b      	str	r3, [r7, #32]
}
 8007c4e:	bf00      	nop
 8007c50:	bf00      	nop
 8007c52:	e7fd      	b.n	8007c50 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007c54:	f001 fb66 	bl	8009324 <xTaskGetSchedulerState>
 8007c58:	4603      	mov	r3, r0
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d102      	bne.n	8007c64 <xQueueGenericSend+0xa4>
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d101      	bne.n	8007c68 <xQueueGenericSend+0xa8>
 8007c64:	2301      	movs	r3, #1
 8007c66:	e000      	b.n	8007c6a <xQueueGenericSend+0xaa>
 8007c68:	2300      	movs	r3, #0
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d10b      	bne.n	8007c86 <xQueueGenericSend+0xc6>
	__asm volatile
 8007c6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c72:	f383 8811 	msr	BASEPRI, r3
 8007c76:	f3bf 8f6f 	isb	sy
 8007c7a:	f3bf 8f4f 	dsb	sy
 8007c7e:	61fb      	str	r3, [r7, #28]
}
 8007c80:	bf00      	nop
 8007c82:	bf00      	nop
 8007c84:	e7fd      	b.n	8007c82 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007c86:	f002 fa3f 	bl	800a108 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007c8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c8c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c92:	429a      	cmp	r2, r3
 8007c94:	d302      	bcc.n	8007c9c <xQueueGenericSend+0xdc>
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	2b02      	cmp	r3, #2
 8007c9a:	d129      	bne.n	8007cf0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007c9c:	683a      	ldr	r2, [r7, #0]
 8007c9e:	68b9      	ldr	r1, [r7, #8]
 8007ca0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007ca2:	f000 fbc7 	bl	8008434 <prvCopyDataToQueue>
 8007ca6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007ca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d010      	beq.n	8007cd2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007cb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cb2:	3324      	adds	r3, #36	@ 0x24
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	f001 f98d 	bl	8008fd4 <xTaskRemoveFromEventList>
 8007cba:	4603      	mov	r3, r0
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d013      	beq.n	8007ce8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007cc0:	4b3f      	ldr	r3, [pc, #252]	@ (8007dc0 <xQueueGenericSend+0x200>)
 8007cc2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007cc6:	601a      	str	r2, [r3, #0]
 8007cc8:	f3bf 8f4f 	dsb	sy
 8007ccc:	f3bf 8f6f 	isb	sy
 8007cd0:	e00a      	b.n	8007ce8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007cd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d007      	beq.n	8007ce8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007cd8:	4b39      	ldr	r3, [pc, #228]	@ (8007dc0 <xQueueGenericSend+0x200>)
 8007cda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007cde:	601a      	str	r2, [r3, #0]
 8007ce0:	f3bf 8f4f 	dsb	sy
 8007ce4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007ce8:	f002 fa40 	bl	800a16c <vPortExitCritical>
				return pdPASS;
 8007cec:	2301      	movs	r3, #1
 8007cee:	e063      	b.n	8007db8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d103      	bne.n	8007cfe <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007cf6:	f002 fa39 	bl	800a16c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	e05c      	b.n	8007db8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007cfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d106      	bne.n	8007d12 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007d04:	f107 0314 	add.w	r3, r7, #20
 8007d08:	4618      	mov	r0, r3
 8007d0a:	f001 f9c7 	bl	800909c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007d0e:	2301      	movs	r3, #1
 8007d10:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007d12:	f002 fa2b 	bl	800a16c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007d16:	f000 ff1f 	bl	8008b58 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007d1a:	f002 f9f5 	bl	800a108 <vPortEnterCritical>
 8007d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d20:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007d24:	b25b      	sxtb	r3, r3
 8007d26:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007d2a:	d103      	bne.n	8007d34 <xQueueGenericSend+0x174>
 8007d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d2e:	2200      	movs	r2, #0
 8007d30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007d34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d36:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007d3a:	b25b      	sxtb	r3, r3
 8007d3c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007d40:	d103      	bne.n	8007d4a <xQueueGenericSend+0x18a>
 8007d42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d44:	2200      	movs	r2, #0
 8007d46:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007d4a:	f002 fa0f 	bl	800a16c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007d4e:	1d3a      	adds	r2, r7, #4
 8007d50:	f107 0314 	add.w	r3, r7, #20
 8007d54:	4611      	mov	r1, r2
 8007d56:	4618      	mov	r0, r3
 8007d58:	f001 f9b6 	bl	80090c8 <xTaskCheckForTimeOut>
 8007d5c:	4603      	mov	r3, r0
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d124      	bne.n	8007dac <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007d62:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007d64:	f000 fc5e 	bl	8008624 <prvIsQueueFull>
 8007d68:	4603      	mov	r3, r0
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d018      	beq.n	8007da0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007d6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d70:	3310      	adds	r3, #16
 8007d72:	687a      	ldr	r2, [r7, #4]
 8007d74:	4611      	mov	r1, r2
 8007d76:	4618      	mov	r0, r3
 8007d78:	f001 f8da 	bl	8008f30 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007d7c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007d7e:	f000 fbe9 	bl	8008554 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007d82:	f000 fef7 	bl	8008b74 <xTaskResumeAll>
 8007d86:	4603      	mov	r3, r0
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	f47f af7c 	bne.w	8007c86 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007d8e:	4b0c      	ldr	r3, [pc, #48]	@ (8007dc0 <xQueueGenericSend+0x200>)
 8007d90:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d94:	601a      	str	r2, [r3, #0]
 8007d96:	f3bf 8f4f 	dsb	sy
 8007d9a:	f3bf 8f6f 	isb	sy
 8007d9e:	e772      	b.n	8007c86 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007da0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007da2:	f000 fbd7 	bl	8008554 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007da6:	f000 fee5 	bl	8008b74 <xTaskResumeAll>
 8007daa:	e76c      	b.n	8007c86 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007dac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007dae:	f000 fbd1 	bl	8008554 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007db2:	f000 fedf 	bl	8008b74 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007db6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007db8:	4618      	mov	r0, r3
 8007dba:	3738      	adds	r7, #56	@ 0x38
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	bd80      	pop	{r7, pc}
 8007dc0:	e000ed04 	.word	0xe000ed04

08007dc4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b090      	sub	sp, #64	@ 0x40
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	60f8      	str	r0, [r7, #12]
 8007dcc:	60b9      	str	r1, [r7, #8]
 8007dce:	607a      	str	r2, [r7, #4]
 8007dd0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007dd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d10b      	bne.n	8007df4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007ddc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007de0:	f383 8811 	msr	BASEPRI, r3
 8007de4:	f3bf 8f6f 	isb	sy
 8007de8:	f3bf 8f4f 	dsb	sy
 8007dec:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007dee:	bf00      	nop
 8007df0:	bf00      	nop
 8007df2:	e7fd      	b.n	8007df0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007df4:	68bb      	ldr	r3, [r7, #8]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d103      	bne.n	8007e02 <xQueueGenericSendFromISR+0x3e>
 8007dfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d101      	bne.n	8007e06 <xQueueGenericSendFromISR+0x42>
 8007e02:	2301      	movs	r3, #1
 8007e04:	e000      	b.n	8007e08 <xQueueGenericSendFromISR+0x44>
 8007e06:	2300      	movs	r3, #0
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d10b      	bne.n	8007e24 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007e0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e10:	f383 8811 	msr	BASEPRI, r3
 8007e14:	f3bf 8f6f 	isb	sy
 8007e18:	f3bf 8f4f 	dsb	sy
 8007e1c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007e1e:	bf00      	nop
 8007e20:	bf00      	nop
 8007e22:	e7fd      	b.n	8007e20 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007e24:	683b      	ldr	r3, [r7, #0]
 8007e26:	2b02      	cmp	r3, #2
 8007e28:	d103      	bne.n	8007e32 <xQueueGenericSendFromISR+0x6e>
 8007e2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e2e:	2b01      	cmp	r3, #1
 8007e30:	d101      	bne.n	8007e36 <xQueueGenericSendFromISR+0x72>
 8007e32:	2301      	movs	r3, #1
 8007e34:	e000      	b.n	8007e38 <xQueueGenericSendFromISR+0x74>
 8007e36:	2300      	movs	r3, #0
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d10b      	bne.n	8007e54 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007e3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e40:	f383 8811 	msr	BASEPRI, r3
 8007e44:	f3bf 8f6f 	isb	sy
 8007e48:	f3bf 8f4f 	dsb	sy
 8007e4c:	623b      	str	r3, [r7, #32]
}
 8007e4e:	bf00      	nop
 8007e50:	bf00      	nop
 8007e52:	e7fd      	b.n	8007e50 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007e54:	f002 fa38 	bl	800a2c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007e58:	f3ef 8211 	mrs	r2, BASEPRI
 8007e5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e60:	f383 8811 	msr	BASEPRI, r3
 8007e64:	f3bf 8f6f 	isb	sy
 8007e68:	f3bf 8f4f 	dsb	sy
 8007e6c:	61fa      	str	r2, [r7, #28]
 8007e6e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007e70:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007e72:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007e74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e76:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007e78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e7c:	429a      	cmp	r2, r3
 8007e7e:	d302      	bcc.n	8007e86 <xQueueGenericSendFromISR+0xc2>
 8007e80:	683b      	ldr	r3, [r7, #0]
 8007e82:	2b02      	cmp	r3, #2
 8007e84:	d12f      	bne.n	8007ee6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007e86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e88:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007e8c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007e90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007e96:	683a      	ldr	r2, [r7, #0]
 8007e98:	68b9      	ldr	r1, [r7, #8]
 8007e9a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007e9c:	f000 faca 	bl	8008434 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007ea0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007ea4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007ea8:	d112      	bne.n	8007ed0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007eaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d016      	beq.n	8007ee0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007eb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007eb4:	3324      	adds	r3, #36	@ 0x24
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	f001 f88c 	bl	8008fd4 <xTaskRemoveFromEventList>
 8007ebc:	4603      	mov	r3, r0
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d00e      	beq.n	8007ee0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d00b      	beq.n	8007ee0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	2201      	movs	r2, #1
 8007ecc:	601a      	str	r2, [r3, #0]
 8007ece:	e007      	b.n	8007ee0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007ed0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007ed4:	3301      	adds	r3, #1
 8007ed6:	b2db      	uxtb	r3, r3
 8007ed8:	b25a      	sxtb	r2, r3
 8007eda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007edc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007ee0:	2301      	movs	r3, #1
 8007ee2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007ee4:	e001      	b.n	8007eea <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007eea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007eec:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007eee:	697b      	ldr	r3, [r7, #20]
 8007ef0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007ef4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007ef6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007ef8:	4618      	mov	r0, r3
 8007efa:	3740      	adds	r7, #64	@ 0x40
 8007efc:	46bd      	mov	sp, r7
 8007efe:	bd80      	pop	{r7, pc}

08007f00 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007f00:	b580      	push	{r7, lr}
 8007f02:	b08e      	sub	sp, #56	@ 0x38
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	6078      	str	r0, [r7, #4]
 8007f08:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d10b      	bne.n	8007f2c <xQueueGiveFromISR+0x2c>
	__asm volatile
 8007f14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f18:	f383 8811 	msr	BASEPRI, r3
 8007f1c:	f3bf 8f6f 	isb	sy
 8007f20:	f3bf 8f4f 	dsb	sy
 8007f24:	623b      	str	r3, [r7, #32]
}
 8007f26:	bf00      	nop
 8007f28:	bf00      	nop
 8007f2a:	e7fd      	b.n	8007f28 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007f2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d00b      	beq.n	8007f4c <xQueueGiveFromISR+0x4c>
	__asm volatile
 8007f34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f38:	f383 8811 	msr	BASEPRI, r3
 8007f3c:	f3bf 8f6f 	isb	sy
 8007f40:	f3bf 8f4f 	dsb	sy
 8007f44:	61fb      	str	r3, [r7, #28]
}
 8007f46:	bf00      	nop
 8007f48:	bf00      	nop
 8007f4a:	e7fd      	b.n	8007f48 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007f4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d103      	bne.n	8007f5c <xQueueGiveFromISR+0x5c>
 8007f54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f56:	689b      	ldr	r3, [r3, #8]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d101      	bne.n	8007f60 <xQueueGiveFromISR+0x60>
 8007f5c:	2301      	movs	r3, #1
 8007f5e:	e000      	b.n	8007f62 <xQueueGiveFromISR+0x62>
 8007f60:	2300      	movs	r3, #0
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d10b      	bne.n	8007f7e <xQueueGiveFromISR+0x7e>
	__asm volatile
 8007f66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f6a:	f383 8811 	msr	BASEPRI, r3
 8007f6e:	f3bf 8f6f 	isb	sy
 8007f72:	f3bf 8f4f 	dsb	sy
 8007f76:	61bb      	str	r3, [r7, #24]
}
 8007f78:	bf00      	nop
 8007f7a:	bf00      	nop
 8007f7c:	e7fd      	b.n	8007f7a <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007f7e:	f002 f9a3 	bl	800a2c8 <vPortValidateInterruptPriority>
	__asm volatile
 8007f82:	f3ef 8211 	mrs	r2, BASEPRI
 8007f86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f8a:	f383 8811 	msr	BASEPRI, r3
 8007f8e:	f3bf 8f6f 	isb	sy
 8007f92:	f3bf 8f4f 	dsb	sy
 8007f96:	617a      	str	r2, [r7, #20]
 8007f98:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007f9a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007f9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fa2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007fa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fa6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007fa8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007faa:	429a      	cmp	r2, r3
 8007fac:	d22b      	bcs.n	8008006 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007fae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fb0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007fb4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007fb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fba:	1c5a      	adds	r2, r3, #1
 8007fbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fbe:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007fc0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007fc4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007fc8:	d112      	bne.n	8007ff0 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d016      	beq.n	8008000 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007fd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fd4:	3324      	adds	r3, #36	@ 0x24
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	f000 fffc 	bl	8008fd4 <xTaskRemoveFromEventList>
 8007fdc:	4603      	mov	r3, r0
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d00e      	beq.n	8008000 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d00b      	beq.n	8008000 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	2201      	movs	r2, #1
 8007fec:	601a      	str	r2, [r3, #0]
 8007fee:	e007      	b.n	8008000 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007ff0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007ff4:	3301      	adds	r3, #1
 8007ff6:	b2db      	uxtb	r3, r3
 8007ff8:	b25a      	sxtb	r2, r3
 8007ffa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ffc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008000:	2301      	movs	r3, #1
 8008002:	637b      	str	r3, [r7, #52]	@ 0x34
 8008004:	e001      	b.n	800800a <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008006:	2300      	movs	r3, #0
 8008008:	637b      	str	r3, [r7, #52]	@ 0x34
 800800a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800800c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	f383 8811 	msr	BASEPRI, r3
}
 8008014:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008016:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008018:	4618      	mov	r0, r3
 800801a:	3738      	adds	r7, #56	@ 0x38
 800801c:	46bd      	mov	sp, r7
 800801e:	bd80      	pop	{r7, pc}

08008020 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b08c      	sub	sp, #48	@ 0x30
 8008024:	af00      	add	r7, sp, #0
 8008026:	60f8      	str	r0, [r7, #12]
 8008028:	60b9      	str	r1, [r7, #8]
 800802a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800802c:	2300      	movs	r3, #0
 800802e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008036:	2b00      	cmp	r3, #0
 8008038:	d10b      	bne.n	8008052 <xQueueReceive+0x32>
	__asm volatile
 800803a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800803e:	f383 8811 	msr	BASEPRI, r3
 8008042:	f3bf 8f6f 	isb	sy
 8008046:	f3bf 8f4f 	dsb	sy
 800804a:	623b      	str	r3, [r7, #32]
}
 800804c:	bf00      	nop
 800804e:	bf00      	nop
 8008050:	e7fd      	b.n	800804e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	2b00      	cmp	r3, #0
 8008056:	d103      	bne.n	8008060 <xQueueReceive+0x40>
 8008058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800805a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800805c:	2b00      	cmp	r3, #0
 800805e:	d101      	bne.n	8008064 <xQueueReceive+0x44>
 8008060:	2301      	movs	r3, #1
 8008062:	e000      	b.n	8008066 <xQueueReceive+0x46>
 8008064:	2300      	movs	r3, #0
 8008066:	2b00      	cmp	r3, #0
 8008068:	d10b      	bne.n	8008082 <xQueueReceive+0x62>
	__asm volatile
 800806a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800806e:	f383 8811 	msr	BASEPRI, r3
 8008072:	f3bf 8f6f 	isb	sy
 8008076:	f3bf 8f4f 	dsb	sy
 800807a:	61fb      	str	r3, [r7, #28]
}
 800807c:	bf00      	nop
 800807e:	bf00      	nop
 8008080:	e7fd      	b.n	800807e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008082:	f001 f94f 	bl	8009324 <xTaskGetSchedulerState>
 8008086:	4603      	mov	r3, r0
 8008088:	2b00      	cmp	r3, #0
 800808a:	d102      	bne.n	8008092 <xQueueReceive+0x72>
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d101      	bne.n	8008096 <xQueueReceive+0x76>
 8008092:	2301      	movs	r3, #1
 8008094:	e000      	b.n	8008098 <xQueueReceive+0x78>
 8008096:	2300      	movs	r3, #0
 8008098:	2b00      	cmp	r3, #0
 800809a:	d10b      	bne.n	80080b4 <xQueueReceive+0x94>
	__asm volatile
 800809c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080a0:	f383 8811 	msr	BASEPRI, r3
 80080a4:	f3bf 8f6f 	isb	sy
 80080a8:	f3bf 8f4f 	dsb	sy
 80080ac:	61bb      	str	r3, [r7, #24]
}
 80080ae:	bf00      	nop
 80080b0:	bf00      	nop
 80080b2:	e7fd      	b.n	80080b0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80080b4:	f002 f828 	bl	800a108 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80080b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80080bc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80080be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d01f      	beq.n	8008104 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80080c4:	68b9      	ldr	r1, [r7, #8]
 80080c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80080c8:	f000 fa1e 	bl	8008508 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80080cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080ce:	1e5a      	subs	r2, r3, #1
 80080d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080d2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80080d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080d6:	691b      	ldr	r3, [r3, #16]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d00f      	beq.n	80080fc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80080dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080de:	3310      	adds	r3, #16
 80080e0:	4618      	mov	r0, r3
 80080e2:	f000 ff77 	bl	8008fd4 <xTaskRemoveFromEventList>
 80080e6:	4603      	mov	r3, r0
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d007      	beq.n	80080fc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80080ec:	4b3c      	ldr	r3, [pc, #240]	@ (80081e0 <xQueueReceive+0x1c0>)
 80080ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80080f2:	601a      	str	r2, [r3, #0]
 80080f4:	f3bf 8f4f 	dsb	sy
 80080f8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80080fc:	f002 f836 	bl	800a16c <vPortExitCritical>
				return pdPASS;
 8008100:	2301      	movs	r3, #1
 8008102:	e069      	b.n	80081d8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d103      	bne.n	8008112 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800810a:	f002 f82f 	bl	800a16c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800810e:	2300      	movs	r3, #0
 8008110:	e062      	b.n	80081d8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008112:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008114:	2b00      	cmp	r3, #0
 8008116:	d106      	bne.n	8008126 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008118:	f107 0310 	add.w	r3, r7, #16
 800811c:	4618      	mov	r0, r3
 800811e:	f000 ffbd 	bl	800909c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008122:	2301      	movs	r3, #1
 8008124:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008126:	f002 f821 	bl	800a16c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800812a:	f000 fd15 	bl	8008b58 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800812e:	f001 ffeb 	bl	800a108 <vPortEnterCritical>
 8008132:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008134:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008138:	b25b      	sxtb	r3, r3
 800813a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800813e:	d103      	bne.n	8008148 <xQueueReceive+0x128>
 8008140:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008142:	2200      	movs	r2, #0
 8008144:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008148:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800814a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800814e:	b25b      	sxtb	r3, r3
 8008150:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008154:	d103      	bne.n	800815e <xQueueReceive+0x13e>
 8008156:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008158:	2200      	movs	r2, #0
 800815a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800815e:	f002 f805 	bl	800a16c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008162:	1d3a      	adds	r2, r7, #4
 8008164:	f107 0310 	add.w	r3, r7, #16
 8008168:	4611      	mov	r1, r2
 800816a:	4618      	mov	r0, r3
 800816c:	f000 ffac 	bl	80090c8 <xTaskCheckForTimeOut>
 8008170:	4603      	mov	r3, r0
 8008172:	2b00      	cmp	r3, #0
 8008174:	d123      	bne.n	80081be <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008176:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008178:	f000 fa3e 	bl	80085f8 <prvIsQueueEmpty>
 800817c:	4603      	mov	r3, r0
 800817e:	2b00      	cmp	r3, #0
 8008180:	d017      	beq.n	80081b2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008182:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008184:	3324      	adds	r3, #36	@ 0x24
 8008186:	687a      	ldr	r2, [r7, #4]
 8008188:	4611      	mov	r1, r2
 800818a:	4618      	mov	r0, r3
 800818c:	f000 fed0 	bl	8008f30 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008190:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008192:	f000 f9df 	bl	8008554 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008196:	f000 fced 	bl	8008b74 <xTaskResumeAll>
 800819a:	4603      	mov	r3, r0
 800819c:	2b00      	cmp	r3, #0
 800819e:	d189      	bne.n	80080b4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80081a0:	4b0f      	ldr	r3, [pc, #60]	@ (80081e0 <xQueueReceive+0x1c0>)
 80081a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081a6:	601a      	str	r2, [r3, #0]
 80081a8:	f3bf 8f4f 	dsb	sy
 80081ac:	f3bf 8f6f 	isb	sy
 80081b0:	e780      	b.n	80080b4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80081b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80081b4:	f000 f9ce 	bl	8008554 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80081b8:	f000 fcdc 	bl	8008b74 <xTaskResumeAll>
 80081bc:	e77a      	b.n	80080b4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80081be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80081c0:	f000 f9c8 	bl	8008554 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80081c4:	f000 fcd6 	bl	8008b74 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80081c8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80081ca:	f000 fa15 	bl	80085f8 <prvIsQueueEmpty>
 80081ce:	4603      	mov	r3, r0
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	f43f af6f 	beq.w	80080b4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80081d6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80081d8:	4618      	mov	r0, r3
 80081da:	3730      	adds	r7, #48	@ 0x30
 80081dc:	46bd      	mov	sp, r7
 80081de:	bd80      	pop	{r7, pc}
 80081e0:	e000ed04 	.word	0xe000ed04

080081e4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80081e4:	b580      	push	{r7, lr}
 80081e6:	b08e      	sub	sp, #56	@ 0x38
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
 80081ec:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80081ee:	2300      	movs	r3, #0
 80081f0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80081f6:	2300      	movs	r3, #0
 80081f8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80081fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d10b      	bne.n	8008218 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8008200:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008204:	f383 8811 	msr	BASEPRI, r3
 8008208:	f3bf 8f6f 	isb	sy
 800820c:	f3bf 8f4f 	dsb	sy
 8008210:	623b      	str	r3, [r7, #32]
}
 8008212:	bf00      	nop
 8008214:	bf00      	nop
 8008216:	e7fd      	b.n	8008214 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008218:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800821a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800821c:	2b00      	cmp	r3, #0
 800821e:	d00b      	beq.n	8008238 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8008220:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008224:	f383 8811 	msr	BASEPRI, r3
 8008228:	f3bf 8f6f 	isb	sy
 800822c:	f3bf 8f4f 	dsb	sy
 8008230:	61fb      	str	r3, [r7, #28]
}
 8008232:	bf00      	nop
 8008234:	bf00      	nop
 8008236:	e7fd      	b.n	8008234 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008238:	f001 f874 	bl	8009324 <xTaskGetSchedulerState>
 800823c:	4603      	mov	r3, r0
 800823e:	2b00      	cmp	r3, #0
 8008240:	d102      	bne.n	8008248 <xQueueSemaphoreTake+0x64>
 8008242:	683b      	ldr	r3, [r7, #0]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d101      	bne.n	800824c <xQueueSemaphoreTake+0x68>
 8008248:	2301      	movs	r3, #1
 800824a:	e000      	b.n	800824e <xQueueSemaphoreTake+0x6a>
 800824c:	2300      	movs	r3, #0
 800824e:	2b00      	cmp	r3, #0
 8008250:	d10b      	bne.n	800826a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8008252:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008256:	f383 8811 	msr	BASEPRI, r3
 800825a:	f3bf 8f6f 	isb	sy
 800825e:	f3bf 8f4f 	dsb	sy
 8008262:	61bb      	str	r3, [r7, #24]
}
 8008264:	bf00      	nop
 8008266:	bf00      	nop
 8008268:	e7fd      	b.n	8008266 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800826a:	f001 ff4d 	bl	800a108 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800826e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008270:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008272:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008274:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008276:	2b00      	cmp	r3, #0
 8008278:	d024      	beq.n	80082c4 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800827a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800827c:	1e5a      	subs	r2, r3, #1
 800827e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008280:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008282:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d104      	bne.n	8008294 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800828a:	f001 f9f7 	bl	800967c <pvTaskIncrementMutexHeldCount>
 800828e:	4602      	mov	r2, r0
 8008290:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008292:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008294:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008296:	691b      	ldr	r3, [r3, #16]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d00f      	beq.n	80082bc <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800829c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800829e:	3310      	adds	r3, #16
 80082a0:	4618      	mov	r0, r3
 80082a2:	f000 fe97 	bl	8008fd4 <xTaskRemoveFromEventList>
 80082a6:	4603      	mov	r3, r0
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d007      	beq.n	80082bc <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80082ac:	4b54      	ldr	r3, [pc, #336]	@ (8008400 <xQueueSemaphoreTake+0x21c>)
 80082ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80082b2:	601a      	str	r2, [r3, #0]
 80082b4:	f3bf 8f4f 	dsb	sy
 80082b8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80082bc:	f001 ff56 	bl	800a16c <vPortExitCritical>
				return pdPASS;
 80082c0:	2301      	movs	r3, #1
 80082c2:	e098      	b.n	80083f6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d112      	bne.n	80082f0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80082ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d00b      	beq.n	80082e8 <xQueueSemaphoreTake+0x104>
	__asm volatile
 80082d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082d4:	f383 8811 	msr	BASEPRI, r3
 80082d8:	f3bf 8f6f 	isb	sy
 80082dc:	f3bf 8f4f 	dsb	sy
 80082e0:	617b      	str	r3, [r7, #20]
}
 80082e2:	bf00      	nop
 80082e4:	bf00      	nop
 80082e6:	e7fd      	b.n	80082e4 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80082e8:	f001 ff40 	bl	800a16c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80082ec:	2300      	movs	r3, #0
 80082ee:	e082      	b.n	80083f6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80082f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d106      	bne.n	8008304 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80082f6:	f107 030c 	add.w	r3, r7, #12
 80082fa:	4618      	mov	r0, r3
 80082fc:	f000 fece 	bl	800909c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008300:	2301      	movs	r3, #1
 8008302:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008304:	f001 ff32 	bl	800a16c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008308:	f000 fc26 	bl	8008b58 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800830c:	f001 fefc 	bl	800a108 <vPortEnterCritical>
 8008310:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008312:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008316:	b25b      	sxtb	r3, r3
 8008318:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800831c:	d103      	bne.n	8008326 <xQueueSemaphoreTake+0x142>
 800831e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008320:	2200      	movs	r2, #0
 8008322:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008326:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008328:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800832c:	b25b      	sxtb	r3, r3
 800832e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008332:	d103      	bne.n	800833c <xQueueSemaphoreTake+0x158>
 8008334:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008336:	2200      	movs	r2, #0
 8008338:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800833c:	f001 ff16 	bl	800a16c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008340:	463a      	mov	r2, r7
 8008342:	f107 030c 	add.w	r3, r7, #12
 8008346:	4611      	mov	r1, r2
 8008348:	4618      	mov	r0, r3
 800834a:	f000 febd 	bl	80090c8 <xTaskCheckForTimeOut>
 800834e:	4603      	mov	r3, r0
 8008350:	2b00      	cmp	r3, #0
 8008352:	d132      	bne.n	80083ba <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008354:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008356:	f000 f94f 	bl	80085f8 <prvIsQueueEmpty>
 800835a:	4603      	mov	r3, r0
 800835c:	2b00      	cmp	r3, #0
 800835e:	d026      	beq.n	80083ae <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	2b00      	cmp	r3, #0
 8008366:	d109      	bne.n	800837c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8008368:	f001 fece 	bl	800a108 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800836c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800836e:	689b      	ldr	r3, [r3, #8]
 8008370:	4618      	mov	r0, r3
 8008372:	f000 fff5 	bl	8009360 <xTaskPriorityInherit>
 8008376:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8008378:	f001 fef8 	bl	800a16c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800837c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800837e:	3324      	adds	r3, #36	@ 0x24
 8008380:	683a      	ldr	r2, [r7, #0]
 8008382:	4611      	mov	r1, r2
 8008384:	4618      	mov	r0, r3
 8008386:	f000 fdd3 	bl	8008f30 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800838a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800838c:	f000 f8e2 	bl	8008554 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008390:	f000 fbf0 	bl	8008b74 <xTaskResumeAll>
 8008394:	4603      	mov	r3, r0
 8008396:	2b00      	cmp	r3, #0
 8008398:	f47f af67 	bne.w	800826a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800839c:	4b18      	ldr	r3, [pc, #96]	@ (8008400 <xQueueSemaphoreTake+0x21c>)
 800839e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80083a2:	601a      	str	r2, [r3, #0]
 80083a4:	f3bf 8f4f 	dsb	sy
 80083a8:	f3bf 8f6f 	isb	sy
 80083ac:	e75d      	b.n	800826a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80083ae:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80083b0:	f000 f8d0 	bl	8008554 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80083b4:	f000 fbde 	bl	8008b74 <xTaskResumeAll>
 80083b8:	e757      	b.n	800826a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80083ba:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80083bc:	f000 f8ca 	bl	8008554 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80083c0:	f000 fbd8 	bl	8008b74 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80083c4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80083c6:	f000 f917 	bl	80085f8 <prvIsQueueEmpty>
 80083ca:	4603      	mov	r3, r0
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	f43f af4c 	beq.w	800826a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80083d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d00d      	beq.n	80083f4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80083d8:	f001 fe96 	bl	800a108 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80083dc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80083de:	f000 f811 	bl	8008404 <prvGetDisinheritPriorityAfterTimeout>
 80083e2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80083e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083e6:	689b      	ldr	r3, [r3, #8]
 80083e8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80083ea:	4618      	mov	r0, r3
 80083ec:	f001 f8b6 	bl	800955c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80083f0:	f001 febc 	bl	800a16c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80083f4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80083f6:	4618      	mov	r0, r3
 80083f8:	3738      	adds	r7, #56	@ 0x38
 80083fa:	46bd      	mov	sp, r7
 80083fc:	bd80      	pop	{r7, pc}
 80083fe:	bf00      	nop
 8008400:	e000ed04 	.word	0xe000ed04

08008404 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008404:	b480      	push	{r7}
 8008406:	b085      	sub	sp, #20
 8008408:	af00      	add	r7, sp, #0
 800840a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008410:	2b00      	cmp	r3, #0
 8008412:	d006      	beq.n	8008422 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	f1c3 0307 	rsb	r3, r3, #7
 800841e:	60fb      	str	r3, [r7, #12]
 8008420:	e001      	b.n	8008426 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008422:	2300      	movs	r3, #0
 8008424:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008426:	68fb      	ldr	r3, [r7, #12]
	}
 8008428:	4618      	mov	r0, r3
 800842a:	3714      	adds	r7, #20
 800842c:	46bd      	mov	sp, r7
 800842e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008432:	4770      	bx	lr

08008434 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008434:	b580      	push	{r7, lr}
 8008436:	b086      	sub	sp, #24
 8008438:	af00      	add	r7, sp, #0
 800843a:	60f8      	str	r0, [r7, #12]
 800843c:	60b9      	str	r1, [r7, #8]
 800843e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008440:	2300      	movs	r3, #0
 8008442:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008448:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800844e:	2b00      	cmp	r3, #0
 8008450:	d10d      	bne.n	800846e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	2b00      	cmp	r3, #0
 8008458:	d14d      	bne.n	80084f6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	689b      	ldr	r3, [r3, #8]
 800845e:	4618      	mov	r0, r3
 8008460:	f000 fff4 	bl	800944c <xTaskPriorityDisinherit>
 8008464:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	2200      	movs	r2, #0
 800846a:	609a      	str	r2, [r3, #8]
 800846c:	e043      	b.n	80084f6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	2b00      	cmp	r3, #0
 8008472:	d119      	bne.n	80084a8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	6858      	ldr	r0, [r3, #4]
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800847c:	461a      	mov	r2, r3
 800847e:	68b9      	ldr	r1, [r7, #8]
 8008480:	f002 f9de 	bl	800a840 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	685a      	ldr	r2, [r3, #4]
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800848c:	441a      	add	r2, r3
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	685a      	ldr	r2, [r3, #4]
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	689b      	ldr	r3, [r3, #8]
 800849a:	429a      	cmp	r2, r3
 800849c:	d32b      	bcc.n	80084f6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	681a      	ldr	r2, [r3, #0]
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	605a      	str	r2, [r3, #4]
 80084a6:	e026      	b.n	80084f6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	68d8      	ldr	r0, [r3, #12]
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084b0:	461a      	mov	r2, r3
 80084b2:	68b9      	ldr	r1, [r7, #8]
 80084b4:	f002 f9c4 	bl	800a840 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	68da      	ldr	r2, [r3, #12]
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084c0:	425b      	negs	r3, r3
 80084c2:	441a      	add	r2, r3
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	68da      	ldr	r2, [r3, #12]
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	429a      	cmp	r2, r3
 80084d2:	d207      	bcs.n	80084e4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	689a      	ldr	r2, [r3, #8]
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084dc:	425b      	negs	r3, r3
 80084de:	441a      	add	r2, r3
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2b02      	cmp	r3, #2
 80084e8:	d105      	bne.n	80084f6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80084ea:	693b      	ldr	r3, [r7, #16]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d002      	beq.n	80084f6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80084f0:	693b      	ldr	r3, [r7, #16]
 80084f2:	3b01      	subs	r3, #1
 80084f4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80084f6:	693b      	ldr	r3, [r7, #16]
 80084f8:	1c5a      	adds	r2, r3, #1
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80084fe:	697b      	ldr	r3, [r7, #20]
}
 8008500:	4618      	mov	r0, r3
 8008502:	3718      	adds	r7, #24
 8008504:	46bd      	mov	sp, r7
 8008506:	bd80      	pop	{r7, pc}

08008508 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008508:	b580      	push	{r7, lr}
 800850a:	b082      	sub	sp, #8
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
 8008510:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008516:	2b00      	cmp	r3, #0
 8008518:	d018      	beq.n	800854c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	68da      	ldr	r2, [r3, #12]
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008522:	441a      	add	r2, r3
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	68da      	ldr	r2, [r3, #12]
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	689b      	ldr	r3, [r3, #8]
 8008530:	429a      	cmp	r2, r3
 8008532:	d303      	bcc.n	800853c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681a      	ldr	r2, [r3, #0]
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	68d9      	ldr	r1, [r3, #12]
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008544:	461a      	mov	r2, r3
 8008546:	6838      	ldr	r0, [r7, #0]
 8008548:	f002 f97a 	bl	800a840 <memcpy>
	}
}
 800854c:	bf00      	nop
 800854e:	3708      	adds	r7, #8
 8008550:	46bd      	mov	sp, r7
 8008552:	bd80      	pop	{r7, pc}

08008554 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008554:	b580      	push	{r7, lr}
 8008556:	b084      	sub	sp, #16
 8008558:	af00      	add	r7, sp, #0
 800855a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800855c:	f001 fdd4 	bl	800a108 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008566:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008568:	e011      	b.n	800858e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800856e:	2b00      	cmp	r3, #0
 8008570:	d012      	beq.n	8008598 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	3324      	adds	r3, #36	@ 0x24
 8008576:	4618      	mov	r0, r3
 8008578:	f000 fd2c 	bl	8008fd4 <xTaskRemoveFromEventList>
 800857c:	4603      	mov	r3, r0
 800857e:	2b00      	cmp	r3, #0
 8008580:	d001      	beq.n	8008586 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008582:	f000 fe05 	bl	8009190 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008586:	7bfb      	ldrb	r3, [r7, #15]
 8008588:	3b01      	subs	r3, #1
 800858a:	b2db      	uxtb	r3, r3
 800858c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800858e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008592:	2b00      	cmp	r3, #0
 8008594:	dce9      	bgt.n	800856a <prvUnlockQueue+0x16>
 8008596:	e000      	b.n	800859a <prvUnlockQueue+0x46>
					break;
 8008598:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	22ff      	movs	r2, #255	@ 0xff
 800859e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80085a2:	f001 fde3 	bl	800a16c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80085a6:	f001 fdaf 	bl	800a108 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80085b0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80085b2:	e011      	b.n	80085d8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	691b      	ldr	r3, [r3, #16]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d012      	beq.n	80085e2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	3310      	adds	r3, #16
 80085c0:	4618      	mov	r0, r3
 80085c2:	f000 fd07 	bl	8008fd4 <xTaskRemoveFromEventList>
 80085c6:	4603      	mov	r3, r0
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d001      	beq.n	80085d0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80085cc:	f000 fde0 	bl	8009190 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80085d0:	7bbb      	ldrb	r3, [r7, #14]
 80085d2:	3b01      	subs	r3, #1
 80085d4:	b2db      	uxtb	r3, r3
 80085d6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80085d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	dce9      	bgt.n	80085b4 <prvUnlockQueue+0x60>
 80085e0:	e000      	b.n	80085e4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80085e2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	22ff      	movs	r2, #255	@ 0xff
 80085e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80085ec:	f001 fdbe 	bl	800a16c <vPortExitCritical>
}
 80085f0:	bf00      	nop
 80085f2:	3710      	adds	r7, #16
 80085f4:	46bd      	mov	sp, r7
 80085f6:	bd80      	pop	{r7, pc}

080085f8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80085f8:	b580      	push	{r7, lr}
 80085fa:	b084      	sub	sp, #16
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008600:	f001 fd82 	bl	800a108 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008608:	2b00      	cmp	r3, #0
 800860a:	d102      	bne.n	8008612 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800860c:	2301      	movs	r3, #1
 800860e:	60fb      	str	r3, [r7, #12]
 8008610:	e001      	b.n	8008616 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008612:	2300      	movs	r3, #0
 8008614:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008616:	f001 fda9 	bl	800a16c <vPortExitCritical>

	return xReturn;
 800861a:	68fb      	ldr	r3, [r7, #12]
}
 800861c:	4618      	mov	r0, r3
 800861e:	3710      	adds	r7, #16
 8008620:	46bd      	mov	sp, r7
 8008622:	bd80      	pop	{r7, pc}

08008624 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008624:	b580      	push	{r7, lr}
 8008626:	b084      	sub	sp, #16
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800862c:	f001 fd6c 	bl	800a108 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008638:	429a      	cmp	r2, r3
 800863a:	d102      	bne.n	8008642 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800863c:	2301      	movs	r3, #1
 800863e:	60fb      	str	r3, [r7, #12]
 8008640:	e001      	b.n	8008646 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008642:	2300      	movs	r3, #0
 8008644:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008646:	f001 fd91 	bl	800a16c <vPortExitCritical>

	return xReturn;
 800864a:	68fb      	ldr	r3, [r7, #12]
}
 800864c:	4618      	mov	r0, r3
 800864e:	3710      	adds	r7, #16
 8008650:	46bd      	mov	sp, r7
 8008652:	bd80      	pop	{r7, pc}

08008654 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008654:	b480      	push	{r7}
 8008656:	b085      	sub	sp, #20
 8008658:	af00      	add	r7, sp, #0
 800865a:	6078      	str	r0, [r7, #4]
 800865c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800865e:	2300      	movs	r3, #0
 8008660:	60fb      	str	r3, [r7, #12]
 8008662:	e014      	b.n	800868e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008664:	4a0f      	ldr	r2, [pc, #60]	@ (80086a4 <vQueueAddToRegistry+0x50>)
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800866c:	2b00      	cmp	r3, #0
 800866e:	d10b      	bne.n	8008688 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008670:	490c      	ldr	r1, [pc, #48]	@ (80086a4 <vQueueAddToRegistry+0x50>)
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	683a      	ldr	r2, [r7, #0]
 8008676:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800867a:	4a0a      	ldr	r2, [pc, #40]	@ (80086a4 <vQueueAddToRegistry+0x50>)
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	00db      	lsls	r3, r3, #3
 8008680:	4413      	add	r3, r2
 8008682:	687a      	ldr	r2, [r7, #4]
 8008684:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008686:	e006      	b.n	8008696 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	3301      	adds	r3, #1
 800868c:	60fb      	str	r3, [r7, #12]
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	2b07      	cmp	r3, #7
 8008692:	d9e7      	bls.n	8008664 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008694:	bf00      	nop
 8008696:	bf00      	nop
 8008698:	3714      	adds	r7, #20
 800869a:	46bd      	mov	sp, r7
 800869c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a0:	4770      	bx	lr
 80086a2:	bf00      	nop
 80086a4:	200003b8 	.word	0x200003b8

080086a8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80086a8:	b580      	push	{r7, lr}
 80086aa:	b086      	sub	sp, #24
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	60f8      	str	r0, [r7, #12]
 80086b0:	60b9      	str	r1, [r7, #8]
 80086b2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80086b8:	f001 fd26 	bl	800a108 <vPortEnterCritical>
 80086bc:	697b      	ldr	r3, [r7, #20]
 80086be:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80086c2:	b25b      	sxtb	r3, r3
 80086c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80086c8:	d103      	bne.n	80086d2 <vQueueWaitForMessageRestricted+0x2a>
 80086ca:	697b      	ldr	r3, [r7, #20]
 80086cc:	2200      	movs	r2, #0
 80086ce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80086d2:	697b      	ldr	r3, [r7, #20]
 80086d4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80086d8:	b25b      	sxtb	r3, r3
 80086da:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80086de:	d103      	bne.n	80086e8 <vQueueWaitForMessageRestricted+0x40>
 80086e0:	697b      	ldr	r3, [r7, #20]
 80086e2:	2200      	movs	r2, #0
 80086e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80086e8:	f001 fd40 	bl	800a16c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80086ec:	697b      	ldr	r3, [r7, #20]
 80086ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d106      	bne.n	8008702 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80086f4:	697b      	ldr	r3, [r7, #20]
 80086f6:	3324      	adds	r3, #36	@ 0x24
 80086f8:	687a      	ldr	r2, [r7, #4]
 80086fa:	68b9      	ldr	r1, [r7, #8]
 80086fc:	4618      	mov	r0, r3
 80086fe:	f000 fc3d 	bl	8008f7c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008702:	6978      	ldr	r0, [r7, #20]
 8008704:	f7ff ff26 	bl	8008554 <prvUnlockQueue>
	}
 8008708:	bf00      	nop
 800870a:	3718      	adds	r7, #24
 800870c:	46bd      	mov	sp, r7
 800870e:	bd80      	pop	{r7, pc}

08008710 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008710:	b580      	push	{r7, lr}
 8008712:	b08c      	sub	sp, #48	@ 0x30
 8008714:	af04      	add	r7, sp, #16
 8008716:	60f8      	str	r0, [r7, #12]
 8008718:	60b9      	str	r1, [r7, #8]
 800871a:	603b      	str	r3, [r7, #0]
 800871c:	4613      	mov	r3, r2
 800871e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008720:	88fb      	ldrh	r3, [r7, #6]
 8008722:	009b      	lsls	r3, r3, #2
 8008724:	4618      	mov	r0, r3
 8008726:	f001 fe11 	bl	800a34c <pvPortMalloc>
 800872a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800872c:	697b      	ldr	r3, [r7, #20]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d00e      	beq.n	8008750 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008732:	20a0      	movs	r0, #160	@ 0xa0
 8008734:	f001 fe0a 	bl	800a34c <pvPortMalloc>
 8008738:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800873a:	69fb      	ldr	r3, [r7, #28]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d003      	beq.n	8008748 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008740:	69fb      	ldr	r3, [r7, #28]
 8008742:	697a      	ldr	r2, [r7, #20]
 8008744:	631a      	str	r2, [r3, #48]	@ 0x30
 8008746:	e005      	b.n	8008754 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008748:	6978      	ldr	r0, [r7, #20]
 800874a:	f001 fecd 	bl	800a4e8 <vPortFree>
 800874e:	e001      	b.n	8008754 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008750:	2300      	movs	r3, #0
 8008752:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008754:	69fb      	ldr	r3, [r7, #28]
 8008756:	2b00      	cmp	r3, #0
 8008758:	d013      	beq.n	8008782 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800875a:	88fa      	ldrh	r2, [r7, #6]
 800875c:	2300      	movs	r3, #0
 800875e:	9303      	str	r3, [sp, #12]
 8008760:	69fb      	ldr	r3, [r7, #28]
 8008762:	9302      	str	r3, [sp, #8]
 8008764:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008766:	9301      	str	r3, [sp, #4]
 8008768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800876a:	9300      	str	r3, [sp, #0]
 800876c:	683b      	ldr	r3, [r7, #0]
 800876e:	68b9      	ldr	r1, [r7, #8]
 8008770:	68f8      	ldr	r0, [r7, #12]
 8008772:	f000 f80f 	bl	8008794 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008776:	69f8      	ldr	r0, [r7, #28]
 8008778:	f000 f8ac 	bl	80088d4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800877c:	2301      	movs	r3, #1
 800877e:	61bb      	str	r3, [r7, #24]
 8008780:	e002      	b.n	8008788 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008782:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008786:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008788:	69bb      	ldr	r3, [r7, #24]
	}
 800878a:	4618      	mov	r0, r3
 800878c:	3720      	adds	r7, #32
 800878e:	46bd      	mov	sp, r7
 8008790:	bd80      	pop	{r7, pc}
	...

08008794 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008794:	b580      	push	{r7, lr}
 8008796:	b088      	sub	sp, #32
 8008798:	af00      	add	r7, sp, #0
 800879a:	60f8      	str	r0, [r7, #12]
 800879c:	60b9      	str	r1, [r7, #8]
 800879e:	607a      	str	r2, [r7, #4]
 80087a0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80087a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80087ac:	3b01      	subs	r3, #1
 80087ae:	009b      	lsls	r3, r3, #2
 80087b0:	4413      	add	r3, r2
 80087b2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80087b4:	69bb      	ldr	r3, [r7, #24]
 80087b6:	f023 0307 	bic.w	r3, r3, #7
 80087ba:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80087bc:	69bb      	ldr	r3, [r7, #24]
 80087be:	f003 0307 	and.w	r3, r3, #7
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d00b      	beq.n	80087de <prvInitialiseNewTask+0x4a>
	__asm volatile
 80087c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087ca:	f383 8811 	msr	BASEPRI, r3
 80087ce:	f3bf 8f6f 	isb	sy
 80087d2:	f3bf 8f4f 	dsb	sy
 80087d6:	617b      	str	r3, [r7, #20]
}
 80087d8:	bf00      	nop
 80087da:	bf00      	nop
 80087dc:	e7fd      	b.n	80087da <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80087de:	68bb      	ldr	r3, [r7, #8]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d01f      	beq.n	8008824 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80087e4:	2300      	movs	r3, #0
 80087e6:	61fb      	str	r3, [r7, #28]
 80087e8:	e012      	b.n	8008810 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80087ea:	68ba      	ldr	r2, [r7, #8]
 80087ec:	69fb      	ldr	r3, [r7, #28]
 80087ee:	4413      	add	r3, r2
 80087f0:	7819      	ldrb	r1, [r3, #0]
 80087f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087f4:	69fb      	ldr	r3, [r7, #28]
 80087f6:	4413      	add	r3, r2
 80087f8:	3334      	adds	r3, #52	@ 0x34
 80087fa:	460a      	mov	r2, r1
 80087fc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80087fe:	68ba      	ldr	r2, [r7, #8]
 8008800:	69fb      	ldr	r3, [r7, #28]
 8008802:	4413      	add	r3, r2
 8008804:	781b      	ldrb	r3, [r3, #0]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d006      	beq.n	8008818 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800880a:	69fb      	ldr	r3, [r7, #28]
 800880c:	3301      	adds	r3, #1
 800880e:	61fb      	str	r3, [r7, #28]
 8008810:	69fb      	ldr	r3, [r7, #28]
 8008812:	2b0f      	cmp	r3, #15
 8008814:	d9e9      	bls.n	80087ea <prvInitialiseNewTask+0x56>
 8008816:	e000      	b.n	800881a <prvInitialiseNewTask+0x86>
			{
				break;
 8008818:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800881a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800881c:	2200      	movs	r2, #0
 800881e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008822:	e003      	b.n	800882c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008824:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008826:	2200      	movs	r2, #0
 8008828:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800882c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800882e:	2b06      	cmp	r3, #6
 8008830:	d901      	bls.n	8008836 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008832:	2306      	movs	r3, #6
 8008834:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008838:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800883a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800883c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800883e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008840:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8008842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008844:	2200      	movs	r2, #0
 8008846:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008848:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800884a:	3304      	adds	r3, #4
 800884c:	4618      	mov	r0, r3
 800884e:	f7ff f863 	bl	8007918 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008854:	3318      	adds	r3, #24
 8008856:	4618      	mov	r0, r3
 8008858:	f7ff f85e 	bl	8007918 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800885c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800885e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008860:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008864:	f1c3 0207 	rsb	r2, r3, #7
 8008868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800886a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800886c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800886e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008870:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008874:	2200      	movs	r2, #0
 8008876:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800887a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800887c:	2200      	movs	r2, #0
 800887e:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008884:	334c      	adds	r3, #76	@ 0x4c
 8008886:	224c      	movs	r2, #76	@ 0x4c
 8008888:	2100      	movs	r1, #0
 800888a:	4618      	mov	r0, r3
 800888c:	f001 ff4c 	bl	800a728 <memset>
 8008890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008892:	4a0d      	ldr	r2, [pc, #52]	@ (80088c8 <prvInitialiseNewTask+0x134>)
 8008894:	651a      	str	r2, [r3, #80]	@ 0x50
 8008896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008898:	4a0c      	ldr	r2, [pc, #48]	@ (80088cc <prvInitialiseNewTask+0x138>)
 800889a:	655a      	str	r2, [r3, #84]	@ 0x54
 800889c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800889e:	4a0c      	ldr	r2, [pc, #48]	@ (80088d0 <prvInitialiseNewTask+0x13c>)
 80088a0:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80088a2:	683a      	ldr	r2, [r7, #0]
 80088a4:	68f9      	ldr	r1, [r7, #12]
 80088a6:	69b8      	ldr	r0, [r7, #24]
 80088a8:	f001 fb00 	bl	8009eac <pxPortInitialiseStack>
 80088ac:	4602      	mov	r2, r0
 80088ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088b0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80088b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d002      	beq.n	80088be <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80088b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80088bc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80088be:	bf00      	nop
 80088c0:	3720      	adds	r7, #32
 80088c2:	46bd      	mov	sp, r7
 80088c4:	bd80      	pop	{r7, pc}
 80088c6:	bf00      	nop
 80088c8:	20003588 	.word	0x20003588
 80088cc:	200035f0 	.word	0x200035f0
 80088d0:	20003658 	.word	0x20003658

080088d4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80088d4:	b580      	push	{r7, lr}
 80088d6:	b082      	sub	sp, #8
 80088d8:	af00      	add	r7, sp, #0
 80088da:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80088dc:	f001 fc14 	bl	800a108 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80088e0:	4b2a      	ldr	r3, [pc, #168]	@ (800898c <prvAddNewTaskToReadyList+0xb8>)
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	3301      	adds	r3, #1
 80088e6:	4a29      	ldr	r2, [pc, #164]	@ (800898c <prvAddNewTaskToReadyList+0xb8>)
 80088e8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80088ea:	4b29      	ldr	r3, [pc, #164]	@ (8008990 <prvAddNewTaskToReadyList+0xbc>)
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d109      	bne.n	8008906 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80088f2:	4a27      	ldr	r2, [pc, #156]	@ (8008990 <prvAddNewTaskToReadyList+0xbc>)
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80088f8:	4b24      	ldr	r3, [pc, #144]	@ (800898c <prvAddNewTaskToReadyList+0xb8>)
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	2b01      	cmp	r3, #1
 80088fe:	d110      	bne.n	8008922 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008900:	f000 fc6c 	bl	80091dc <prvInitialiseTaskLists>
 8008904:	e00d      	b.n	8008922 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008906:	4b23      	ldr	r3, [pc, #140]	@ (8008994 <prvAddNewTaskToReadyList+0xc0>)
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	2b00      	cmp	r3, #0
 800890c:	d109      	bne.n	8008922 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800890e:	4b20      	ldr	r3, [pc, #128]	@ (8008990 <prvAddNewTaskToReadyList+0xbc>)
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008918:	429a      	cmp	r2, r3
 800891a:	d802      	bhi.n	8008922 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800891c:	4a1c      	ldr	r2, [pc, #112]	@ (8008990 <prvAddNewTaskToReadyList+0xbc>)
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008922:	4b1d      	ldr	r3, [pc, #116]	@ (8008998 <prvAddNewTaskToReadyList+0xc4>)
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	3301      	adds	r3, #1
 8008928:	4a1b      	ldr	r2, [pc, #108]	@ (8008998 <prvAddNewTaskToReadyList+0xc4>)
 800892a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008930:	2201      	movs	r2, #1
 8008932:	409a      	lsls	r2, r3
 8008934:	4b19      	ldr	r3, [pc, #100]	@ (800899c <prvAddNewTaskToReadyList+0xc8>)
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	4313      	orrs	r3, r2
 800893a:	4a18      	ldr	r2, [pc, #96]	@ (800899c <prvAddNewTaskToReadyList+0xc8>)
 800893c:	6013      	str	r3, [r2, #0]
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008942:	4613      	mov	r3, r2
 8008944:	009b      	lsls	r3, r3, #2
 8008946:	4413      	add	r3, r2
 8008948:	009b      	lsls	r3, r3, #2
 800894a:	4a15      	ldr	r2, [pc, #84]	@ (80089a0 <prvAddNewTaskToReadyList+0xcc>)
 800894c:	441a      	add	r2, r3
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	3304      	adds	r3, #4
 8008952:	4619      	mov	r1, r3
 8008954:	4610      	mov	r0, r2
 8008956:	f7fe ffec 	bl	8007932 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800895a:	f001 fc07 	bl	800a16c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800895e:	4b0d      	ldr	r3, [pc, #52]	@ (8008994 <prvAddNewTaskToReadyList+0xc0>)
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d00e      	beq.n	8008984 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008966:	4b0a      	ldr	r3, [pc, #40]	@ (8008990 <prvAddNewTaskToReadyList+0xbc>)
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008970:	429a      	cmp	r2, r3
 8008972:	d207      	bcs.n	8008984 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008974:	4b0b      	ldr	r3, [pc, #44]	@ (80089a4 <prvAddNewTaskToReadyList+0xd0>)
 8008976:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800897a:	601a      	str	r2, [r3, #0]
 800897c:	f3bf 8f4f 	dsb	sy
 8008980:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008984:	bf00      	nop
 8008986:	3708      	adds	r7, #8
 8008988:	46bd      	mov	sp, r7
 800898a:	bd80      	pop	{r7, pc}
 800898c:	200004f8 	.word	0x200004f8
 8008990:	200003f8 	.word	0x200003f8
 8008994:	20000504 	.word	0x20000504
 8008998:	20000514 	.word	0x20000514
 800899c:	20000500 	.word	0x20000500
 80089a0:	200003fc 	.word	0x200003fc
 80089a4:	e000ed04 	.word	0xe000ed04

080089a8 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 80089a8:	b580      	push	{r7, lr}
 80089aa:	b08a      	sub	sp, #40	@ 0x28
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
 80089b0:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 80089b2:	2300      	movs	r3, #0
 80089b4:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d10b      	bne.n	80089d4 <vTaskDelayUntil+0x2c>
	__asm volatile
 80089bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089c0:	f383 8811 	msr	BASEPRI, r3
 80089c4:	f3bf 8f6f 	isb	sy
 80089c8:	f3bf 8f4f 	dsb	sy
 80089cc:	617b      	str	r3, [r7, #20]
}
 80089ce:	bf00      	nop
 80089d0:	bf00      	nop
 80089d2:	e7fd      	b.n	80089d0 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 80089d4:	683b      	ldr	r3, [r7, #0]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d10b      	bne.n	80089f2 <vTaskDelayUntil+0x4a>
	__asm volatile
 80089da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089de:	f383 8811 	msr	BASEPRI, r3
 80089e2:	f3bf 8f6f 	isb	sy
 80089e6:	f3bf 8f4f 	dsb	sy
 80089ea:	613b      	str	r3, [r7, #16]
}
 80089ec:	bf00      	nop
 80089ee:	bf00      	nop
 80089f0:	e7fd      	b.n	80089ee <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 80089f2:	4b2a      	ldr	r3, [pc, #168]	@ (8008a9c <vTaskDelayUntil+0xf4>)
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d00b      	beq.n	8008a12 <vTaskDelayUntil+0x6a>
	__asm volatile
 80089fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089fe:	f383 8811 	msr	BASEPRI, r3
 8008a02:	f3bf 8f6f 	isb	sy
 8008a06:	f3bf 8f4f 	dsb	sy
 8008a0a:	60fb      	str	r3, [r7, #12]
}
 8008a0c:	bf00      	nop
 8008a0e:	bf00      	nop
 8008a10:	e7fd      	b.n	8008a0e <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8008a12:	f000 f8a1 	bl	8008b58 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8008a16:	4b22      	ldr	r3, [pc, #136]	@ (8008aa0 <vTaskDelayUntil+0xf8>)
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	683a      	ldr	r2, [r7, #0]
 8008a22:	4413      	add	r3, r2
 8008a24:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	6a3a      	ldr	r2, [r7, #32]
 8008a2c:	429a      	cmp	r2, r3
 8008a2e:	d20b      	bcs.n	8008a48 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	69fa      	ldr	r2, [r7, #28]
 8008a36:	429a      	cmp	r2, r3
 8008a38:	d211      	bcs.n	8008a5e <vTaskDelayUntil+0xb6>
 8008a3a:	69fa      	ldr	r2, [r7, #28]
 8008a3c:	6a3b      	ldr	r3, [r7, #32]
 8008a3e:	429a      	cmp	r2, r3
 8008a40:	d90d      	bls.n	8008a5e <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8008a42:	2301      	movs	r3, #1
 8008a44:	627b      	str	r3, [r7, #36]	@ 0x24
 8008a46:	e00a      	b.n	8008a5e <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	69fa      	ldr	r2, [r7, #28]
 8008a4e:	429a      	cmp	r2, r3
 8008a50:	d303      	bcc.n	8008a5a <vTaskDelayUntil+0xb2>
 8008a52:	69fa      	ldr	r2, [r7, #28]
 8008a54:	6a3b      	ldr	r3, [r7, #32]
 8008a56:	429a      	cmp	r2, r3
 8008a58:	d901      	bls.n	8008a5e <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8008a5a:	2301      	movs	r3, #1
 8008a5c:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	69fa      	ldr	r2, [r7, #28]
 8008a62:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8008a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d006      	beq.n	8008a78 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8008a6a:	69fa      	ldr	r2, [r7, #28]
 8008a6c:	6a3b      	ldr	r3, [r7, #32]
 8008a6e:	1ad3      	subs	r3, r2, r3
 8008a70:	2100      	movs	r1, #0
 8008a72:	4618      	mov	r0, r3
 8008a74:	f000 fe16 	bl	80096a4 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8008a78:	f000 f87c 	bl	8008b74 <xTaskResumeAll>
 8008a7c:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008a7e:	69bb      	ldr	r3, [r7, #24]
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d107      	bne.n	8008a94 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8008a84:	4b07      	ldr	r3, [pc, #28]	@ (8008aa4 <vTaskDelayUntil+0xfc>)
 8008a86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a8a:	601a      	str	r2, [r3, #0]
 8008a8c:	f3bf 8f4f 	dsb	sy
 8008a90:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008a94:	bf00      	nop
 8008a96:	3728      	adds	r7, #40	@ 0x28
 8008a98:	46bd      	mov	sp, r7
 8008a9a:	bd80      	pop	{r7, pc}
 8008a9c:	20000520 	.word	0x20000520
 8008aa0:	200004fc 	.word	0x200004fc
 8008aa4:	e000ed04 	.word	0xe000ed04

08008aa8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b086      	sub	sp, #24
 8008aac:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8008aae:	4b22      	ldr	r3, [pc, #136]	@ (8008b38 <vTaskStartScheduler+0x90>)
 8008ab0:	9301      	str	r3, [sp, #4]
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	9300      	str	r3, [sp, #0]
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	2280      	movs	r2, #128	@ 0x80
 8008aba:	4920      	ldr	r1, [pc, #128]	@ (8008b3c <vTaskStartScheduler+0x94>)
 8008abc:	4820      	ldr	r0, [pc, #128]	@ (8008b40 <vTaskStartScheduler+0x98>)
 8008abe:	f7ff fe27 	bl	8008710 <xTaskCreate>
 8008ac2:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	2b01      	cmp	r3, #1
 8008ac8:	d102      	bne.n	8008ad0 <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 8008aca:	f000 fe51 	bl	8009770 <xTimerCreateTimerTask>
 8008ace:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	2b01      	cmp	r3, #1
 8008ad4:	d11b      	bne.n	8008b0e <vTaskStartScheduler+0x66>
	__asm volatile
 8008ad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ada:	f383 8811 	msr	BASEPRI, r3
 8008ade:	f3bf 8f6f 	isb	sy
 8008ae2:	f3bf 8f4f 	dsb	sy
 8008ae6:	60bb      	str	r3, [r7, #8]
}
 8008ae8:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008aea:	4b16      	ldr	r3, [pc, #88]	@ (8008b44 <vTaskStartScheduler+0x9c>)
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	334c      	adds	r3, #76	@ 0x4c
 8008af0:	4a15      	ldr	r2, [pc, #84]	@ (8008b48 <vTaskStartScheduler+0xa0>)
 8008af2:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008af4:	4b15      	ldr	r3, [pc, #84]	@ (8008b4c <vTaskStartScheduler+0xa4>)
 8008af6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008afa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008afc:	4b14      	ldr	r3, [pc, #80]	@ (8008b50 <vTaskStartScheduler+0xa8>)
 8008afe:	2201      	movs	r2, #1
 8008b00:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008b02:	4b14      	ldr	r3, [pc, #80]	@ (8008b54 <vTaskStartScheduler+0xac>)
 8008b04:	2200      	movs	r2, #0
 8008b06:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008b08:	f001 fa5a 	bl	8009fc0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008b0c:	e00f      	b.n	8008b2e <vTaskStartScheduler+0x86>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008b14:	d10b      	bne.n	8008b2e <vTaskStartScheduler+0x86>
	__asm volatile
 8008b16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b1a:	f383 8811 	msr	BASEPRI, r3
 8008b1e:	f3bf 8f6f 	isb	sy
 8008b22:	f3bf 8f4f 	dsb	sy
 8008b26:	607b      	str	r3, [r7, #4]
}
 8008b28:	bf00      	nop
 8008b2a:	bf00      	nop
 8008b2c:	e7fd      	b.n	8008b2a <vTaskStartScheduler+0x82>
}
 8008b2e:	bf00      	nop
 8008b30:	3710      	adds	r7, #16
 8008b32:	46bd      	mov	sp, r7
 8008b34:	bd80      	pop	{r7, pc}
 8008b36:	bf00      	nop
 8008b38:	2000051c 	.word	0x2000051c
 8008b3c:	0800a95c 	.word	0x0800a95c
 8008b40:	080091a9 	.word	0x080091a9
 8008b44:	200003f8 	.word	0x200003f8
 8008b48:	20000030 	.word	0x20000030
 8008b4c:	20000518 	.word	0x20000518
 8008b50:	20000504 	.word	0x20000504
 8008b54:	200004fc 	.word	0x200004fc

08008b58 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008b58:	b480      	push	{r7}
 8008b5a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008b5c:	4b04      	ldr	r3, [pc, #16]	@ (8008b70 <vTaskSuspendAll+0x18>)
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	3301      	adds	r3, #1
 8008b62:	4a03      	ldr	r2, [pc, #12]	@ (8008b70 <vTaskSuspendAll+0x18>)
 8008b64:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008b66:	bf00      	nop
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6e:	4770      	bx	lr
 8008b70:	20000520 	.word	0x20000520

08008b74 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008b74:	b580      	push	{r7, lr}
 8008b76:	b084      	sub	sp, #16
 8008b78:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008b7e:	2300      	movs	r3, #0
 8008b80:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008b82:	4b42      	ldr	r3, [pc, #264]	@ (8008c8c <xTaskResumeAll+0x118>)
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d10b      	bne.n	8008ba2 <xTaskResumeAll+0x2e>
	__asm volatile
 8008b8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b8e:	f383 8811 	msr	BASEPRI, r3
 8008b92:	f3bf 8f6f 	isb	sy
 8008b96:	f3bf 8f4f 	dsb	sy
 8008b9a:	603b      	str	r3, [r7, #0]
}
 8008b9c:	bf00      	nop
 8008b9e:	bf00      	nop
 8008ba0:	e7fd      	b.n	8008b9e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008ba2:	f001 fab1 	bl	800a108 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008ba6:	4b39      	ldr	r3, [pc, #228]	@ (8008c8c <xTaskResumeAll+0x118>)
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	3b01      	subs	r3, #1
 8008bac:	4a37      	ldr	r2, [pc, #220]	@ (8008c8c <xTaskResumeAll+0x118>)
 8008bae:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008bb0:	4b36      	ldr	r3, [pc, #216]	@ (8008c8c <xTaskResumeAll+0x118>)
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d161      	bne.n	8008c7c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008bb8:	4b35      	ldr	r3, [pc, #212]	@ (8008c90 <xTaskResumeAll+0x11c>)
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d05d      	beq.n	8008c7c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008bc0:	e02e      	b.n	8008c20 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008bc2:	4b34      	ldr	r3, [pc, #208]	@ (8008c94 <xTaskResumeAll+0x120>)
 8008bc4:	68db      	ldr	r3, [r3, #12]
 8008bc6:	68db      	ldr	r3, [r3, #12]
 8008bc8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	3318      	adds	r3, #24
 8008bce:	4618      	mov	r0, r3
 8008bd0:	f7fe ff0c 	bl	80079ec <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	3304      	adds	r3, #4
 8008bd8:	4618      	mov	r0, r3
 8008bda:	f7fe ff07 	bl	80079ec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008be2:	2201      	movs	r2, #1
 8008be4:	409a      	lsls	r2, r3
 8008be6:	4b2c      	ldr	r3, [pc, #176]	@ (8008c98 <xTaskResumeAll+0x124>)
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	4313      	orrs	r3, r2
 8008bec:	4a2a      	ldr	r2, [pc, #168]	@ (8008c98 <xTaskResumeAll+0x124>)
 8008bee:	6013      	str	r3, [r2, #0]
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008bf4:	4613      	mov	r3, r2
 8008bf6:	009b      	lsls	r3, r3, #2
 8008bf8:	4413      	add	r3, r2
 8008bfa:	009b      	lsls	r3, r3, #2
 8008bfc:	4a27      	ldr	r2, [pc, #156]	@ (8008c9c <xTaskResumeAll+0x128>)
 8008bfe:	441a      	add	r2, r3
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	3304      	adds	r3, #4
 8008c04:	4619      	mov	r1, r3
 8008c06:	4610      	mov	r0, r2
 8008c08:	f7fe fe93 	bl	8007932 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c10:	4b23      	ldr	r3, [pc, #140]	@ (8008ca0 <xTaskResumeAll+0x12c>)
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c16:	429a      	cmp	r2, r3
 8008c18:	d302      	bcc.n	8008c20 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8008c1a:	4b22      	ldr	r3, [pc, #136]	@ (8008ca4 <xTaskResumeAll+0x130>)
 8008c1c:	2201      	movs	r2, #1
 8008c1e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008c20:	4b1c      	ldr	r3, [pc, #112]	@ (8008c94 <xTaskResumeAll+0x120>)
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d1cc      	bne.n	8008bc2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d001      	beq.n	8008c32 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008c2e:	f000 fb59 	bl	80092e4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008c32:	4b1d      	ldr	r3, [pc, #116]	@ (8008ca8 <xTaskResumeAll+0x134>)
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d010      	beq.n	8008c60 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008c3e:	f000 f859 	bl	8008cf4 <xTaskIncrementTick>
 8008c42:	4603      	mov	r3, r0
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d002      	beq.n	8008c4e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8008c48:	4b16      	ldr	r3, [pc, #88]	@ (8008ca4 <xTaskResumeAll+0x130>)
 8008c4a:	2201      	movs	r2, #1
 8008c4c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	3b01      	subs	r3, #1
 8008c52:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d1f1      	bne.n	8008c3e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8008c5a:	4b13      	ldr	r3, [pc, #76]	@ (8008ca8 <xTaskResumeAll+0x134>)
 8008c5c:	2200      	movs	r2, #0
 8008c5e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008c60:	4b10      	ldr	r3, [pc, #64]	@ (8008ca4 <xTaskResumeAll+0x130>)
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d009      	beq.n	8008c7c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008c68:	2301      	movs	r3, #1
 8008c6a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008c6c:	4b0f      	ldr	r3, [pc, #60]	@ (8008cac <xTaskResumeAll+0x138>)
 8008c6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c72:	601a      	str	r2, [r3, #0]
 8008c74:	f3bf 8f4f 	dsb	sy
 8008c78:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008c7c:	f001 fa76 	bl	800a16c <vPortExitCritical>

	return xAlreadyYielded;
 8008c80:	68bb      	ldr	r3, [r7, #8]
}
 8008c82:	4618      	mov	r0, r3
 8008c84:	3710      	adds	r7, #16
 8008c86:	46bd      	mov	sp, r7
 8008c88:	bd80      	pop	{r7, pc}
 8008c8a:	bf00      	nop
 8008c8c:	20000520 	.word	0x20000520
 8008c90:	200004f8 	.word	0x200004f8
 8008c94:	200004b8 	.word	0x200004b8
 8008c98:	20000500 	.word	0x20000500
 8008c9c:	200003fc 	.word	0x200003fc
 8008ca0:	200003f8 	.word	0x200003f8
 8008ca4:	2000050c 	.word	0x2000050c
 8008ca8:	20000508 	.word	0x20000508
 8008cac:	e000ed04 	.word	0xe000ed04

08008cb0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008cb0:	b480      	push	{r7}
 8008cb2:	b083      	sub	sp, #12
 8008cb4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008cb6:	4b05      	ldr	r3, [pc, #20]	@ (8008ccc <xTaskGetTickCount+0x1c>)
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008cbc:	687b      	ldr	r3, [r7, #4]
}
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	370c      	adds	r7, #12
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc8:	4770      	bx	lr
 8008cca:	bf00      	nop
 8008ccc:	200004fc 	.word	0x200004fc

08008cd0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8008cd0:	b580      	push	{r7, lr}
 8008cd2:	b082      	sub	sp, #8
 8008cd4:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008cd6:	f001 faf7 	bl	800a2c8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8008cda:	2300      	movs	r3, #0
 8008cdc:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8008cde:	4b04      	ldr	r3, [pc, #16]	@ (8008cf0 <xTaskGetTickCountFromISR+0x20>)
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008ce4:	683b      	ldr	r3, [r7, #0]
}
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	3708      	adds	r7, #8
 8008cea:	46bd      	mov	sp, r7
 8008cec:	bd80      	pop	{r7, pc}
 8008cee:	bf00      	nop
 8008cf0:	200004fc 	.word	0x200004fc

08008cf4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008cf4:	b580      	push	{r7, lr}
 8008cf6:	b086      	sub	sp, #24
 8008cf8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008cfa:	2300      	movs	r3, #0
 8008cfc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008cfe:	4b4f      	ldr	r3, [pc, #316]	@ (8008e3c <xTaskIncrementTick+0x148>)
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	f040 808f 	bne.w	8008e26 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008d08:	4b4d      	ldr	r3, [pc, #308]	@ (8008e40 <xTaskIncrementTick+0x14c>)
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	3301      	adds	r3, #1
 8008d0e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008d10:	4a4b      	ldr	r2, [pc, #300]	@ (8008e40 <xTaskIncrementTick+0x14c>)
 8008d12:	693b      	ldr	r3, [r7, #16]
 8008d14:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008d16:	693b      	ldr	r3, [r7, #16]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d121      	bne.n	8008d60 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008d1c:	4b49      	ldr	r3, [pc, #292]	@ (8008e44 <xTaskIncrementTick+0x150>)
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d00b      	beq.n	8008d3e <xTaskIncrementTick+0x4a>
	__asm volatile
 8008d26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d2a:	f383 8811 	msr	BASEPRI, r3
 8008d2e:	f3bf 8f6f 	isb	sy
 8008d32:	f3bf 8f4f 	dsb	sy
 8008d36:	603b      	str	r3, [r7, #0]
}
 8008d38:	bf00      	nop
 8008d3a:	bf00      	nop
 8008d3c:	e7fd      	b.n	8008d3a <xTaskIncrementTick+0x46>
 8008d3e:	4b41      	ldr	r3, [pc, #260]	@ (8008e44 <xTaskIncrementTick+0x150>)
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	60fb      	str	r3, [r7, #12]
 8008d44:	4b40      	ldr	r3, [pc, #256]	@ (8008e48 <xTaskIncrementTick+0x154>)
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	4a3e      	ldr	r2, [pc, #248]	@ (8008e44 <xTaskIncrementTick+0x150>)
 8008d4a:	6013      	str	r3, [r2, #0]
 8008d4c:	4a3e      	ldr	r2, [pc, #248]	@ (8008e48 <xTaskIncrementTick+0x154>)
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	6013      	str	r3, [r2, #0]
 8008d52:	4b3e      	ldr	r3, [pc, #248]	@ (8008e4c <xTaskIncrementTick+0x158>)
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	3301      	adds	r3, #1
 8008d58:	4a3c      	ldr	r2, [pc, #240]	@ (8008e4c <xTaskIncrementTick+0x158>)
 8008d5a:	6013      	str	r3, [r2, #0]
 8008d5c:	f000 fac2 	bl	80092e4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008d60:	4b3b      	ldr	r3, [pc, #236]	@ (8008e50 <xTaskIncrementTick+0x15c>)
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	693a      	ldr	r2, [r7, #16]
 8008d66:	429a      	cmp	r2, r3
 8008d68:	d348      	bcc.n	8008dfc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008d6a:	4b36      	ldr	r3, [pc, #216]	@ (8008e44 <xTaskIncrementTick+0x150>)
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d104      	bne.n	8008d7e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008d74:	4b36      	ldr	r3, [pc, #216]	@ (8008e50 <xTaskIncrementTick+0x15c>)
 8008d76:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008d7a:	601a      	str	r2, [r3, #0]
					break;
 8008d7c:	e03e      	b.n	8008dfc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d7e:	4b31      	ldr	r3, [pc, #196]	@ (8008e44 <xTaskIncrementTick+0x150>)
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	68db      	ldr	r3, [r3, #12]
 8008d84:	68db      	ldr	r3, [r3, #12]
 8008d86:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008d88:	68bb      	ldr	r3, [r7, #8]
 8008d8a:	685b      	ldr	r3, [r3, #4]
 8008d8c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008d8e:	693a      	ldr	r2, [r7, #16]
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	429a      	cmp	r2, r3
 8008d94:	d203      	bcs.n	8008d9e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008d96:	4a2e      	ldr	r2, [pc, #184]	@ (8008e50 <xTaskIncrementTick+0x15c>)
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008d9c:	e02e      	b.n	8008dfc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008d9e:	68bb      	ldr	r3, [r7, #8]
 8008da0:	3304      	adds	r3, #4
 8008da2:	4618      	mov	r0, r3
 8008da4:	f7fe fe22 	bl	80079ec <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008da8:	68bb      	ldr	r3, [r7, #8]
 8008daa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d004      	beq.n	8008dba <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008db0:	68bb      	ldr	r3, [r7, #8]
 8008db2:	3318      	adds	r3, #24
 8008db4:	4618      	mov	r0, r3
 8008db6:	f7fe fe19 	bl	80079ec <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008dba:	68bb      	ldr	r3, [r7, #8]
 8008dbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dbe:	2201      	movs	r2, #1
 8008dc0:	409a      	lsls	r2, r3
 8008dc2:	4b24      	ldr	r3, [pc, #144]	@ (8008e54 <xTaskIncrementTick+0x160>)
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	4313      	orrs	r3, r2
 8008dc8:	4a22      	ldr	r2, [pc, #136]	@ (8008e54 <xTaskIncrementTick+0x160>)
 8008dca:	6013      	str	r3, [r2, #0]
 8008dcc:	68bb      	ldr	r3, [r7, #8]
 8008dce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008dd0:	4613      	mov	r3, r2
 8008dd2:	009b      	lsls	r3, r3, #2
 8008dd4:	4413      	add	r3, r2
 8008dd6:	009b      	lsls	r3, r3, #2
 8008dd8:	4a1f      	ldr	r2, [pc, #124]	@ (8008e58 <xTaskIncrementTick+0x164>)
 8008dda:	441a      	add	r2, r3
 8008ddc:	68bb      	ldr	r3, [r7, #8]
 8008dde:	3304      	adds	r3, #4
 8008de0:	4619      	mov	r1, r3
 8008de2:	4610      	mov	r0, r2
 8008de4:	f7fe fda5 	bl	8007932 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008de8:	68bb      	ldr	r3, [r7, #8]
 8008dea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008dec:	4b1b      	ldr	r3, [pc, #108]	@ (8008e5c <xTaskIncrementTick+0x168>)
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008df2:	429a      	cmp	r2, r3
 8008df4:	d3b9      	bcc.n	8008d6a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008df6:	2301      	movs	r3, #1
 8008df8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008dfa:	e7b6      	b.n	8008d6a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008dfc:	4b17      	ldr	r3, [pc, #92]	@ (8008e5c <xTaskIncrementTick+0x168>)
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e02:	4915      	ldr	r1, [pc, #84]	@ (8008e58 <xTaskIncrementTick+0x164>)
 8008e04:	4613      	mov	r3, r2
 8008e06:	009b      	lsls	r3, r3, #2
 8008e08:	4413      	add	r3, r2
 8008e0a:	009b      	lsls	r3, r3, #2
 8008e0c:	440b      	add	r3, r1
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	2b01      	cmp	r3, #1
 8008e12:	d901      	bls.n	8008e18 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008e14:	2301      	movs	r3, #1
 8008e16:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008e18:	4b11      	ldr	r3, [pc, #68]	@ (8008e60 <xTaskIncrementTick+0x16c>)
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d007      	beq.n	8008e30 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008e20:	2301      	movs	r3, #1
 8008e22:	617b      	str	r3, [r7, #20]
 8008e24:	e004      	b.n	8008e30 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008e26:	4b0f      	ldr	r3, [pc, #60]	@ (8008e64 <xTaskIncrementTick+0x170>)
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	3301      	adds	r3, #1
 8008e2c:	4a0d      	ldr	r2, [pc, #52]	@ (8008e64 <xTaskIncrementTick+0x170>)
 8008e2e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008e30:	697b      	ldr	r3, [r7, #20]
}
 8008e32:	4618      	mov	r0, r3
 8008e34:	3718      	adds	r7, #24
 8008e36:	46bd      	mov	sp, r7
 8008e38:	bd80      	pop	{r7, pc}
 8008e3a:	bf00      	nop
 8008e3c:	20000520 	.word	0x20000520
 8008e40:	200004fc 	.word	0x200004fc
 8008e44:	200004b0 	.word	0x200004b0
 8008e48:	200004b4 	.word	0x200004b4
 8008e4c:	20000510 	.word	0x20000510
 8008e50:	20000518 	.word	0x20000518
 8008e54:	20000500 	.word	0x20000500
 8008e58:	200003fc 	.word	0x200003fc
 8008e5c:	200003f8 	.word	0x200003f8
 8008e60:	2000050c 	.word	0x2000050c
 8008e64:	20000508 	.word	0x20000508

08008e68 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008e68:	b480      	push	{r7}
 8008e6a:	b087      	sub	sp, #28
 8008e6c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008e6e:	4b2a      	ldr	r3, [pc, #168]	@ (8008f18 <vTaskSwitchContext+0xb0>)
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d003      	beq.n	8008e7e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008e76:	4b29      	ldr	r3, [pc, #164]	@ (8008f1c <vTaskSwitchContext+0xb4>)
 8008e78:	2201      	movs	r2, #1
 8008e7a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008e7c:	e045      	b.n	8008f0a <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8008e7e:	4b27      	ldr	r3, [pc, #156]	@ (8008f1c <vTaskSwitchContext+0xb4>)
 8008e80:	2200      	movs	r2, #0
 8008e82:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008e84:	4b26      	ldr	r3, [pc, #152]	@ (8008f20 <vTaskSwitchContext+0xb8>)
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	fab3 f383 	clz	r3, r3
 8008e90:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8008e92:	7afb      	ldrb	r3, [r7, #11]
 8008e94:	f1c3 031f 	rsb	r3, r3, #31
 8008e98:	617b      	str	r3, [r7, #20]
 8008e9a:	4922      	ldr	r1, [pc, #136]	@ (8008f24 <vTaskSwitchContext+0xbc>)
 8008e9c:	697a      	ldr	r2, [r7, #20]
 8008e9e:	4613      	mov	r3, r2
 8008ea0:	009b      	lsls	r3, r3, #2
 8008ea2:	4413      	add	r3, r2
 8008ea4:	009b      	lsls	r3, r3, #2
 8008ea6:	440b      	add	r3, r1
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d10b      	bne.n	8008ec6 <vTaskSwitchContext+0x5e>
	__asm volatile
 8008eae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eb2:	f383 8811 	msr	BASEPRI, r3
 8008eb6:	f3bf 8f6f 	isb	sy
 8008eba:	f3bf 8f4f 	dsb	sy
 8008ebe:	607b      	str	r3, [r7, #4]
}
 8008ec0:	bf00      	nop
 8008ec2:	bf00      	nop
 8008ec4:	e7fd      	b.n	8008ec2 <vTaskSwitchContext+0x5a>
 8008ec6:	697a      	ldr	r2, [r7, #20]
 8008ec8:	4613      	mov	r3, r2
 8008eca:	009b      	lsls	r3, r3, #2
 8008ecc:	4413      	add	r3, r2
 8008ece:	009b      	lsls	r3, r3, #2
 8008ed0:	4a14      	ldr	r2, [pc, #80]	@ (8008f24 <vTaskSwitchContext+0xbc>)
 8008ed2:	4413      	add	r3, r2
 8008ed4:	613b      	str	r3, [r7, #16]
 8008ed6:	693b      	ldr	r3, [r7, #16]
 8008ed8:	685b      	ldr	r3, [r3, #4]
 8008eda:	685a      	ldr	r2, [r3, #4]
 8008edc:	693b      	ldr	r3, [r7, #16]
 8008ede:	605a      	str	r2, [r3, #4]
 8008ee0:	693b      	ldr	r3, [r7, #16]
 8008ee2:	685a      	ldr	r2, [r3, #4]
 8008ee4:	693b      	ldr	r3, [r7, #16]
 8008ee6:	3308      	adds	r3, #8
 8008ee8:	429a      	cmp	r2, r3
 8008eea:	d104      	bne.n	8008ef6 <vTaskSwitchContext+0x8e>
 8008eec:	693b      	ldr	r3, [r7, #16]
 8008eee:	685b      	ldr	r3, [r3, #4]
 8008ef0:	685a      	ldr	r2, [r3, #4]
 8008ef2:	693b      	ldr	r3, [r7, #16]
 8008ef4:	605a      	str	r2, [r3, #4]
 8008ef6:	693b      	ldr	r3, [r7, #16]
 8008ef8:	685b      	ldr	r3, [r3, #4]
 8008efa:	68db      	ldr	r3, [r3, #12]
 8008efc:	4a0a      	ldr	r2, [pc, #40]	@ (8008f28 <vTaskSwitchContext+0xc0>)
 8008efe:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008f00:	4b09      	ldr	r3, [pc, #36]	@ (8008f28 <vTaskSwitchContext+0xc0>)
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	334c      	adds	r3, #76	@ 0x4c
 8008f06:	4a09      	ldr	r2, [pc, #36]	@ (8008f2c <vTaskSwitchContext+0xc4>)
 8008f08:	6013      	str	r3, [r2, #0]
}
 8008f0a:	bf00      	nop
 8008f0c:	371c      	adds	r7, #28
 8008f0e:	46bd      	mov	sp, r7
 8008f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f14:	4770      	bx	lr
 8008f16:	bf00      	nop
 8008f18:	20000520 	.word	0x20000520
 8008f1c:	2000050c 	.word	0x2000050c
 8008f20:	20000500 	.word	0x20000500
 8008f24:	200003fc 	.word	0x200003fc
 8008f28:	200003f8 	.word	0x200003f8
 8008f2c:	20000030 	.word	0x20000030

08008f30 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b084      	sub	sp, #16
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	6078      	str	r0, [r7, #4]
 8008f38:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d10b      	bne.n	8008f58 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f44:	f383 8811 	msr	BASEPRI, r3
 8008f48:	f3bf 8f6f 	isb	sy
 8008f4c:	f3bf 8f4f 	dsb	sy
 8008f50:	60fb      	str	r3, [r7, #12]
}
 8008f52:	bf00      	nop
 8008f54:	bf00      	nop
 8008f56:	e7fd      	b.n	8008f54 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008f58:	4b07      	ldr	r3, [pc, #28]	@ (8008f78 <vTaskPlaceOnEventList+0x48>)
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	3318      	adds	r3, #24
 8008f5e:	4619      	mov	r1, r3
 8008f60:	6878      	ldr	r0, [r7, #4]
 8008f62:	f7fe fd0a 	bl	800797a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008f66:	2101      	movs	r1, #1
 8008f68:	6838      	ldr	r0, [r7, #0]
 8008f6a:	f000 fb9b 	bl	80096a4 <prvAddCurrentTaskToDelayedList>
}
 8008f6e:	bf00      	nop
 8008f70:	3710      	adds	r7, #16
 8008f72:	46bd      	mov	sp, r7
 8008f74:	bd80      	pop	{r7, pc}
 8008f76:	bf00      	nop
 8008f78:	200003f8 	.word	0x200003f8

08008f7c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b086      	sub	sp, #24
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	60f8      	str	r0, [r7, #12]
 8008f84:	60b9      	str	r1, [r7, #8]
 8008f86:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d10b      	bne.n	8008fa6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8008f8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f92:	f383 8811 	msr	BASEPRI, r3
 8008f96:	f3bf 8f6f 	isb	sy
 8008f9a:	f3bf 8f4f 	dsb	sy
 8008f9e:	617b      	str	r3, [r7, #20]
}
 8008fa0:	bf00      	nop
 8008fa2:	bf00      	nop
 8008fa4:	e7fd      	b.n	8008fa2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008fa6:	4b0a      	ldr	r3, [pc, #40]	@ (8008fd0 <vTaskPlaceOnEventListRestricted+0x54>)
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	3318      	adds	r3, #24
 8008fac:	4619      	mov	r1, r3
 8008fae:	68f8      	ldr	r0, [r7, #12]
 8008fb0:	f7fe fcbf 	bl	8007932 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d002      	beq.n	8008fc0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8008fba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008fbe:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008fc0:	6879      	ldr	r1, [r7, #4]
 8008fc2:	68b8      	ldr	r0, [r7, #8]
 8008fc4:	f000 fb6e 	bl	80096a4 <prvAddCurrentTaskToDelayedList>
	}
 8008fc8:	bf00      	nop
 8008fca:	3718      	adds	r7, #24
 8008fcc:	46bd      	mov	sp, r7
 8008fce:	bd80      	pop	{r7, pc}
 8008fd0:	200003f8 	.word	0x200003f8

08008fd4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008fd4:	b580      	push	{r7, lr}
 8008fd6:	b086      	sub	sp, #24
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	68db      	ldr	r3, [r3, #12]
 8008fe0:	68db      	ldr	r3, [r3, #12]
 8008fe2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008fe4:	693b      	ldr	r3, [r7, #16]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d10b      	bne.n	8009002 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008fea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fee:	f383 8811 	msr	BASEPRI, r3
 8008ff2:	f3bf 8f6f 	isb	sy
 8008ff6:	f3bf 8f4f 	dsb	sy
 8008ffa:	60fb      	str	r3, [r7, #12]
}
 8008ffc:	bf00      	nop
 8008ffe:	bf00      	nop
 8009000:	e7fd      	b.n	8008ffe <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009002:	693b      	ldr	r3, [r7, #16]
 8009004:	3318      	adds	r3, #24
 8009006:	4618      	mov	r0, r3
 8009008:	f7fe fcf0 	bl	80079ec <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800900c:	4b1d      	ldr	r3, [pc, #116]	@ (8009084 <xTaskRemoveFromEventList+0xb0>)
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	2b00      	cmp	r3, #0
 8009012:	d11c      	bne.n	800904e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009014:	693b      	ldr	r3, [r7, #16]
 8009016:	3304      	adds	r3, #4
 8009018:	4618      	mov	r0, r3
 800901a:	f7fe fce7 	bl	80079ec <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800901e:	693b      	ldr	r3, [r7, #16]
 8009020:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009022:	2201      	movs	r2, #1
 8009024:	409a      	lsls	r2, r3
 8009026:	4b18      	ldr	r3, [pc, #96]	@ (8009088 <xTaskRemoveFromEventList+0xb4>)
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	4313      	orrs	r3, r2
 800902c:	4a16      	ldr	r2, [pc, #88]	@ (8009088 <xTaskRemoveFromEventList+0xb4>)
 800902e:	6013      	str	r3, [r2, #0]
 8009030:	693b      	ldr	r3, [r7, #16]
 8009032:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009034:	4613      	mov	r3, r2
 8009036:	009b      	lsls	r3, r3, #2
 8009038:	4413      	add	r3, r2
 800903a:	009b      	lsls	r3, r3, #2
 800903c:	4a13      	ldr	r2, [pc, #76]	@ (800908c <xTaskRemoveFromEventList+0xb8>)
 800903e:	441a      	add	r2, r3
 8009040:	693b      	ldr	r3, [r7, #16]
 8009042:	3304      	adds	r3, #4
 8009044:	4619      	mov	r1, r3
 8009046:	4610      	mov	r0, r2
 8009048:	f7fe fc73 	bl	8007932 <vListInsertEnd>
 800904c:	e005      	b.n	800905a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800904e:	693b      	ldr	r3, [r7, #16]
 8009050:	3318      	adds	r3, #24
 8009052:	4619      	mov	r1, r3
 8009054:	480e      	ldr	r0, [pc, #56]	@ (8009090 <xTaskRemoveFromEventList+0xbc>)
 8009056:	f7fe fc6c 	bl	8007932 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800905a:	693b      	ldr	r3, [r7, #16]
 800905c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800905e:	4b0d      	ldr	r3, [pc, #52]	@ (8009094 <xTaskRemoveFromEventList+0xc0>)
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009064:	429a      	cmp	r2, r3
 8009066:	d905      	bls.n	8009074 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009068:	2301      	movs	r3, #1
 800906a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800906c:	4b0a      	ldr	r3, [pc, #40]	@ (8009098 <xTaskRemoveFromEventList+0xc4>)
 800906e:	2201      	movs	r2, #1
 8009070:	601a      	str	r2, [r3, #0]
 8009072:	e001      	b.n	8009078 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009074:	2300      	movs	r3, #0
 8009076:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009078:	697b      	ldr	r3, [r7, #20]
}
 800907a:	4618      	mov	r0, r3
 800907c:	3718      	adds	r7, #24
 800907e:	46bd      	mov	sp, r7
 8009080:	bd80      	pop	{r7, pc}
 8009082:	bf00      	nop
 8009084:	20000520 	.word	0x20000520
 8009088:	20000500 	.word	0x20000500
 800908c:	200003fc 	.word	0x200003fc
 8009090:	200004b8 	.word	0x200004b8
 8009094:	200003f8 	.word	0x200003f8
 8009098:	2000050c 	.word	0x2000050c

0800909c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800909c:	b480      	push	{r7}
 800909e:	b083      	sub	sp, #12
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80090a4:	4b06      	ldr	r3, [pc, #24]	@ (80090c0 <vTaskInternalSetTimeOutState+0x24>)
 80090a6:	681a      	ldr	r2, [r3, #0]
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80090ac:	4b05      	ldr	r3, [pc, #20]	@ (80090c4 <vTaskInternalSetTimeOutState+0x28>)
 80090ae:	681a      	ldr	r2, [r3, #0]
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	605a      	str	r2, [r3, #4]
}
 80090b4:	bf00      	nop
 80090b6:	370c      	adds	r7, #12
 80090b8:	46bd      	mov	sp, r7
 80090ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090be:	4770      	bx	lr
 80090c0:	20000510 	.word	0x20000510
 80090c4:	200004fc 	.word	0x200004fc

080090c8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80090c8:	b580      	push	{r7, lr}
 80090ca:	b088      	sub	sp, #32
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
 80090d0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d10b      	bne.n	80090f0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80090d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090dc:	f383 8811 	msr	BASEPRI, r3
 80090e0:	f3bf 8f6f 	isb	sy
 80090e4:	f3bf 8f4f 	dsb	sy
 80090e8:	613b      	str	r3, [r7, #16]
}
 80090ea:	bf00      	nop
 80090ec:	bf00      	nop
 80090ee:	e7fd      	b.n	80090ec <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d10b      	bne.n	800910e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80090f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090fa:	f383 8811 	msr	BASEPRI, r3
 80090fe:	f3bf 8f6f 	isb	sy
 8009102:	f3bf 8f4f 	dsb	sy
 8009106:	60fb      	str	r3, [r7, #12]
}
 8009108:	bf00      	nop
 800910a:	bf00      	nop
 800910c:	e7fd      	b.n	800910a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800910e:	f000 fffb 	bl	800a108 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009112:	4b1d      	ldr	r3, [pc, #116]	@ (8009188 <xTaskCheckForTimeOut+0xc0>)
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	685b      	ldr	r3, [r3, #4]
 800911c:	69ba      	ldr	r2, [r7, #24]
 800911e:	1ad3      	subs	r3, r2, r3
 8009120:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009122:	683b      	ldr	r3, [r7, #0]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800912a:	d102      	bne.n	8009132 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800912c:	2300      	movs	r3, #0
 800912e:	61fb      	str	r3, [r7, #28]
 8009130:	e023      	b.n	800917a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681a      	ldr	r2, [r3, #0]
 8009136:	4b15      	ldr	r3, [pc, #84]	@ (800918c <xTaskCheckForTimeOut+0xc4>)
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	429a      	cmp	r2, r3
 800913c:	d007      	beq.n	800914e <xTaskCheckForTimeOut+0x86>
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	685b      	ldr	r3, [r3, #4]
 8009142:	69ba      	ldr	r2, [r7, #24]
 8009144:	429a      	cmp	r2, r3
 8009146:	d302      	bcc.n	800914e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009148:	2301      	movs	r3, #1
 800914a:	61fb      	str	r3, [r7, #28]
 800914c:	e015      	b.n	800917a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800914e:	683b      	ldr	r3, [r7, #0]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	697a      	ldr	r2, [r7, #20]
 8009154:	429a      	cmp	r2, r3
 8009156:	d20b      	bcs.n	8009170 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	681a      	ldr	r2, [r3, #0]
 800915c:	697b      	ldr	r3, [r7, #20]
 800915e:	1ad2      	subs	r2, r2, r3
 8009160:	683b      	ldr	r3, [r7, #0]
 8009162:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009164:	6878      	ldr	r0, [r7, #4]
 8009166:	f7ff ff99 	bl	800909c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800916a:	2300      	movs	r3, #0
 800916c:	61fb      	str	r3, [r7, #28]
 800916e:	e004      	b.n	800917a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009170:	683b      	ldr	r3, [r7, #0]
 8009172:	2200      	movs	r2, #0
 8009174:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009176:	2301      	movs	r3, #1
 8009178:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800917a:	f000 fff7 	bl	800a16c <vPortExitCritical>

	return xReturn;
 800917e:	69fb      	ldr	r3, [r7, #28]
}
 8009180:	4618      	mov	r0, r3
 8009182:	3720      	adds	r7, #32
 8009184:	46bd      	mov	sp, r7
 8009186:	bd80      	pop	{r7, pc}
 8009188:	200004fc 	.word	0x200004fc
 800918c:	20000510 	.word	0x20000510

08009190 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009190:	b480      	push	{r7}
 8009192:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009194:	4b03      	ldr	r3, [pc, #12]	@ (80091a4 <vTaskMissedYield+0x14>)
 8009196:	2201      	movs	r2, #1
 8009198:	601a      	str	r2, [r3, #0]
}
 800919a:	bf00      	nop
 800919c:	46bd      	mov	sp, r7
 800919e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a2:	4770      	bx	lr
 80091a4:	2000050c 	.word	0x2000050c

080091a8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80091a8:	b580      	push	{r7, lr}
 80091aa:	b082      	sub	sp, #8
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80091b0:	f000 f854 	bl	800925c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80091b4:	4b07      	ldr	r3, [pc, #28]	@ (80091d4 <prvIdleTask+0x2c>)
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	2b01      	cmp	r3, #1
 80091ba:	d907      	bls.n	80091cc <prvIdleTask+0x24>
			{
				taskYIELD();
 80091bc:	4b06      	ldr	r3, [pc, #24]	@ (80091d8 <prvIdleTask+0x30>)
 80091be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80091c2:	601a      	str	r2, [r3, #0]
 80091c4:	f3bf 8f4f 	dsb	sy
 80091c8:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 80091cc:	f7f7 fd82 	bl	8000cd4 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 80091d0:	e7ee      	b.n	80091b0 <prvIdleTask+0x8>
 80091d2:	bf00      	nop
 80091d4:	200003fc 	.word	0x200003fc
 80091d8:	e000ed04 	.word	0xe000ed04

080091dc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80091dc:	b580      	push	{r7, lr}
 80091de:	b082      	sub	sp, #8
 80091e0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80091e2:	2300      	movs	r3, #0
 80091e4:	607b      	str	r3, [r7, #4]
 80091e6:	e00c      	b.n	8009202 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80091e8:	687a      	ldr	r2, [r7, #4]
 80091ea:	4613      	mov	r3, r2
 80091ec:	009b      	lsls	r3, r3, #2
 80091ee:	4413      	add	r3, r2
 80091f0:	009b      	lsls	r3, r3, #2
 80091f2:	4a12      	ldr	r2, [pc, #72]	@ (800923c <prvInitialiseTaskLists+0x60>)
 80091f4:	4413      	add	r3, r2
 80091f6:	4618      	mov	r0, r3
 80091f8:	f7fe fb6e 	bl	80078d8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	3301      	adds	r3, #1
 8009200:	607b      	str	r3, [r7, #4]
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	2b06      	cmp	r3, #6
 8009206:	d9ef      	bls.n	80091e8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009208:	480d      	ldr	r0, [pc, #52]	@ (8009240 <prvInitialiseTaskLists+0x64>)
 800920a:	f7fe fb65 	bl	80078d8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800920e:	480d      	ldr	r0, [pc, #52]	@ (8009244 <prvInitialiseTaskLists+0x68>)
 8009210:	f7fe fb62 	bl	80078d8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009214:	480c      	ldr	r0, [pc, #48]	@ (8009248 <prvInitialiseTaskLists+0x6c>)
 8009216:	f7fe fb5f 	bl	80078d8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800921a:	480c      	ldr	r0, [pc, #48]	@ (800924c <prvInitialiseTaskLists+0x70>)
 800921c:	f7fe fb5c 	bl	80078d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009220:	480b      	ldr	r0, [pc, #44]	@ (8009250 <prvInitialiseTaskLists+0x74>)
 8009222:	f7fe fb59 	bl	80078d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009226:	4b0b      	ldr	r3, [pc, #44]	@ (8009254 <prvInitialiseTaskLists+0x78>)
 8009228:	4a05      	ldr	r2, [pc, #20]	@ (8009240 <prvInitialiseTaskLists+0x64>)
 800922a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800922c:	4b0a      	ldr	r3, [pc, #40]	@ (8009258 <prvInitialiseTaskLists+0x7c>)
 800922e:	4a05      	ldr	r2, [pc, #20]	@ (8009244 <prvInitialiseTaskLists+0x68>)
 8009230:	601a      	str	r2, [r3, #0]
}
 8009232:	bf00      	nop
 8009234:	3708      	adds	r7, #8
 8009236:	46bd      	mov	sp, r7
 8009238:	bd80      	pop	{r7, pc}
 800923a:	bf00      	nop
 800923c:	200003fc 	.word	0x200003fc
 8009240:	20000488 	.word	0x20000488
 8009244:	2000049c 	.word	0x2000049c
 8009248:	200004b8 	.word	0x200004b8
 800924c:	200004cc 	.word	0x200004cc
 8009250:	200004e4 	.word	0x200004e4
 8009254:	200004b0 	.word	0x200004b0
 8009258:	200004b4 	.word	0x200004b4

0800925c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800925c:	b580      	push	{r7, lr}
 800925e:	b082      	sub	sp, #8
 8009260:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009262:	e019      	b.n	8009298 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009264:	f000 ff50 	bl	800a108 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009268:	4b10      	ldr	r3, [pc, #64]	@ (80092ac <prvCheckTasksWaitingTermination+0x50>)
 800926a:	68db      	ldr	r3, [r3, #12]
 800926c:	68db      	ldr	r3, [r3, #12]
 800926e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	3304      	adds	r3, #4
 8009274:	4618      	mov	r0, r3
 8009276:	f7fe fbb9 	bl	80079ec <uxListRemove>
				--uxCurrentNumberOfTasks;
 800927a:	4b0d      	ldr	r3, [pc, #52]	@ (80092b0 <prvCheckTasksWaitingTermination+0x54>)
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	3b01      	subs	r3, #1
 8009280:	4a0b      	ldr	r2, [pc, #44]	@ (80092b0 <prvCheckTasksWaitingTermination+0x54>)
 8009282:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009284:	4b0b      	ldr	r3, [pc, #44]	@ (80092b4 <prvCheckTasksWaitingTermination+0x58>)
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	3b01      	subs	r3, #1
 800928a:	4a0a      	ldr	r2, [pc, #40]	@ (80092b4 <prvCheckTasksWaitingTermination+0x58>)
 800928c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800928e:	f000 ff6d 	bl	800a16c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009292:	6878      	ldr	r0, [r7, #4]
 8009294:	f000 f810 	bl	80092b8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009298:	4b06      	ldr	r3, [pc, #24]	@ (80092b4 <prvCheckTasksWaitingTermination+0x58>)
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d1e1      	bne.n	8009264 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80092a0:	bf00      	nop
 80092a2:	bf00      	nop
 80092a4:	3708      	adds	r7, #8
 80092a6:	46bd      	mov	sp, r7
 80092a8:	bd80      	pop	{r7, pc}
 80092aa:	bf00      	nop
 80092ac:	200004cc 	.word	0x200004cc
 80092b0:	200004f8 	.word	0x200004f8
 80092b4:	200004e0 	.word	0x200004e0

080092b8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b082      	sub	sp, #8
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	334c      	adds	r3, #76	@ 0x4c
 80092c4:	4618      	mov	r0, r3
 80092c6:	f001 fa37 	bl	800a738 <_reclaim_reent>

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092ce:	4618      	mov	r0, r3
 80092d0:	f001 f90a 	bl	800a4e8 <vPortFree>
			vPortFree( pxTCB );
 80092d4:	6878      	ldr	r0, [r7, #4]
 80092d6:	f001 f907 	bl	800a4e8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80092da:	bf00      	nop
 80092dc:	3708      	adds	r7, #8
 80092de:	46bd      	mov	sp, r7
 80092e0:	bd80      	pop	{r7, pc}
	...

080092e4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80092e4:	b480      	push	{r7}
 80092e6:	b083      	sub	sp, #12
 80092e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80092ea:	4b0c      	ldr	r3, [pc, #48]	@ (800931c <prvResetNextTaskUnblockTime+0x38>)
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d104      	bne.n	80092fe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80092f4:	4b0a      	ldr	r3, [pc, #40]	@ (8009320 <prvResetNextTaskUnblockTime+0x3c>)
 80092f6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80092fa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80092fc:	e008      	b.n	8009310 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80092fe:	4b07      	ldr	r3, [pc, #28]	@ (800931c <prvResetNextTaskUnblockTime+0x38>)
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	68db      	ldr	r3, [r3, #12]
 8009304:	68db      	ldr	r3, [r3, #12]
 8009306:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	685b      	ldr	r3, [r3, #4]
 800930c:	4a04      	ldr	r2, [pc, #16]	@ (8009320 <prvResetNextTaskUnblockTime+0x3c>)
 800930e:	6013      	str	r3, [r2, #0]
}
 8009310:	bf00      	nop
 8009312:	370c      	adds	r7, #12
 8009314:	46bd      	mov	sp, r7
 8009316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800931a:	4770      	bx	lr
 800931c:	200004b0 	.word	0x200004b0
 8009320:	20000518 	.word	0x20000518

08009324 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009324:	b480      	push	{r7}
 8009326:	b083      	sub	sp, #12
 8009328:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800932a:	4b0b      	ldr	r3, [pc, #44]	@ (8009358 <xTaskGetSchedulerState+0x34>)
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	2b00      	cmp	r3, #0
 8009330:	d102      	bne.n	8009338 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009332:	2301      	movs	r3, #1
 8009334:	607b      	str	r3, [r7, #4]
 8009336:	e008      	b.n	800934a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009338:	4b08      	ldr	r3, [pc, #32]	@ (800935c <xTaskGetSchedulerState+0x38>)
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d102      	bne.n	8009346 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009340:	2302      	movs	r3, #2
 8009342:	607b      	str	r3, [r7, #4]
 8009344:	e001      	b.n	800934a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009346:	2300      	movs	r3, #0
 8009348:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800934a:	687b      	ldr	r3, [r7, #4]
	}
 800934c:	4618      	mov	r0, r3
 800934e:	370c      	adds	r7, #12
 8009350:	46bd      	mov	sp, r7
 8009352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009356:	4770      	bx	lr
 8009358:	20000504 	.word	0x20000504
 800935c:	20000520 	.word	0x20000520

08009360 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009360:	b580      	push	{r7, lr}
 8009362:	b084      	sub	sp, #16
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800936c:	2300      	movs	r3, #0
 800936e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	2b00      	cmp	r3, #0
 8009374:	d05e      	beq.n	8009434 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009376:	68bb      	ldr	r3, [r7, #8]
 8009378:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800937a:	4b31      	ldr	r3, [pc, #196]	@ (8009440 <xTaskPriorityInherit+0xe0>)
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009380:	429a      	cmp	r2, r3
 8009382:	d24e      	bcs.n	8009422 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009384:	68bb      	ldr	r3, [r7, #8]
 8009386:	699b      	ldr	r3, [r3, #24]
 8009388:	2b00      	cmp	r3, #0
 800938a:	db06      	blt.n	800939a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800938c:	4b2c      	ldr	r3, [pc, #176]	@ (8009440 <xTaskPriorityInherit+0xe0>)
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009392:	f1c3 0207 	rsb	r2, r3, #7
 8009396:	68bb      	ldr	r3, [r7, #8]
 8009398:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800939a:	68bb      	ldr	r3, [r7, #8]
 800939c:	6959      	ldr	r1, [r3, #20]
 800939e:	68bb      	ldr	r3, [r7, #8]
 80093a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093a2:	4613      	mov	r3, r2
 80093a4:	009b      	lsls	r3, r3, #2
 80093a6:	4413      	add	r3, r2
 80093a8:	009b      	lsls	r3, r3, #2
 80093aa:	4a26      	ldr	r2, [pc, #152]	@ (8009444 <xTaskPriorityInherit+0xe4>)
 80093ac:	4413      	add	r3, r2
 80093ae:	4299      	cmp	r1, r3
 80093b0:	d12f      	bne.n	8009412 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80093b2:	68bb      	ldr	r3, [r7, #8]
 80093b4:	3304      	adds	r3, #4
 80093b6:	4618      	mov	r0, r3
 80093b8:	f7fe fb18 	bl	80079ec <uxListRemove>
 80093bc:	4603      	mov	r3, r0
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d10a      	bne.n	80093d8 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80093c2:	68bb      	ldr	r3, [r7, #8]
 80093c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093c6:	2201      	movs	r2, #1
 80093c8:	fa02 f303 	lsl.w	r3, r2, r3
 80093cc:	43da      	mvns	r2, r3
 80093ce:	4b1e      	ldr	r3, [pc, #120]	@ (8009448 <xTaskPriorityInherit+0xe8>)
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	4013      	ands	r3, r2
 80093d4:	4a1c      	ldr	r2, [pc, #112]	@ (8009448 <xTaskPriorityInherit+0xe8>)
 80093d6:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80093d8:	4b19      	ldr	r3, [pc, #100]	@ (8009440 <xTaskPriorityInherit+0xe0>)
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093de:	68bb      	ldr	r3, [r7, #8]
 80093e0:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80093e2:	68bb      	ldr	r3, [r7, #8]
 80093e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093e6:	2201      	movs	r2, #1
 80093e8:	409a      	lsls	r2, r3
 80093ea:	4b17      	ldr	r3, [pc, #92]	@ (8009448 <xTaskPriorityInherit+0xe8>)
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	4313      	orrs	r3, r2
 80093f0:	4a15      	ldr	r2, [pc, #84]	@ (8009448 <xTaskPriorityInherit+0xe8>)
 80093f2:	6013      	str	r3, [r2, #0]
 80093f4:	68bb      	ldr	r3, [r7, #8]
 80093f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093f8:	4613      	mov	r3, r2
 80093fa:	009b      	lsls	r3, r3, #2
 80093fc:	4413      	add	r3, r2
 80093fe:	009b      	lsls	r3, r3, #2
 8009400:	4a10      	ldr	r2, [pc, #64]	@ (8009444 <xTaskPriorityInherit+0xe4>)
 8009402:	441a      	add	r2, r3
 8009404:	68bb      	ldr	r3, [r7, #8]
 8009406:	3304      	adds	r3, #4
 8009408:	4619      	mov	r1, r3
 800940a:	4610      	mov	r0, r2
 800940c:	f7fe fa91 	bl	8007932 <vListInsertEnd>
 8009410:	e004      	b.n	800941c <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009412:	4b0b      	ldr	r3, [pc, #44]	@ (8009440 <xTaskPriorityInherit+0xe0>)
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009418:	68bb      	ldr	r3, [r7, #8]
 800941a:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800941c:	2301      	movs	r3, #1
 800941e:	60fb      	str	r3, [r7, #12]
 8009420:	e008      	b.n	8009434 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009422:	68bb      	ldr	r3, [r7, #8]
 8009424:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009426:	4b06      	ldr	r3, [pc, #24]	@ (8009440 <xTaskPriorityInherit+0xe0>)
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800942c:	429a      	cmp	r2, r3
 800942e:	d201      	bcs.n	8009434 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009430:	2301      	movs	r3, #1
 8009432:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009434:	68fb      	ldr	r3, [r7, #12]
	}
 8009436:	4618      	mov	r0, r3
 8009438:	3710      	adds	r7, #16
 800943a:	46bd      	mov	sp, r7
 800943c:	bd80      	pop	{r7, pc}
 800943e:	bf00      	nop
 8009440:	200003f8 	.word	0x200003f8
 8009444:	200003fc 	.word	0x200003fc
 8009448:	20000500 	.word	0x20000500

0800944c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800944c:	b580      	push	{r7, lr}
 800944e:	b086      	sub	sp, #24
 8009450:	af00      	add	r7, sp, #0
 8009452:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009458:	2300      	movs	r3, #0
 800945a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	2b00      	cmp	r3, #0
 8009460:	d070      	beq.n	8009544 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009462:	4b3b      	ldr	r3, [pc, #236]	@ (8009550 <xTaskPriorityDisinherit+0x104>)
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	693a      	ldr	r2, [r7, #16]
 8009468:	429a      	cmp	r2, r3
 800946a:	d00b      	beq.n	8009484 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800946c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009470:	f383 8811 	msr	BASEPRI, r3
 8009474:	f3bf 8f6f 	isb	sy
 8009478:	f3bf 8f4f 	dsb	sy
 800947c:	60fb      	str	r3, [r7, #12]
}
 800947e:	bf00      	nop
 8009480:	bf00      	nop
 8009482:	e7fd      	b.n	8009480 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009484:	693b      	ldr	r3, [r7, #16]
 8009486:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009488:	2b00      	cmp	r3, #0
 800948a:	d10b      	bne.n	80094a4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800948c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009490:	f383 8811 	msr	BASEPRI, r3
 8009494:	f3bf 8f6f 	isb	sy
 8009498:	f3bf 8f4f 	dsb	sy
 800949c:	60bb      	str	r3, [r7, #8]
}
 800949e:	bf00      	nop
 80094a0:	bf00      	nop
 80094a2:	e7fd      	b.n	80094a0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80094a4:	693b      	ldr	r3, [r7, #16]
 80094a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80094a8:	1e5a      	subs	r2, r3, #1
 80094aa:	693b      	ldr	r3, [r7, #16]
 80094ac:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80094ae:	693b      	ldr	r3, [r7, #16]
 80094b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094b2:	693b      	ldr	r3, [r7, #16]
 80094b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094b6:	429a      	cmp	r2, r3
 80094b8:	d044      	beq.n	8009544 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80094ba:	693b      	ldr	r3, [r7, #16]
 80094bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d140      	bne.n	8009544 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80094c2:	693b      	ldr	r3, [r7, #16]
 80094c4:	3304      	adds	r3, #4
 80094c6:	4618      	mov	r0, r3
 80094c8:	f7fe fa90 	bl	80079ec <uxListRemove>
 80094cc:	4603      	mov	r3, r0
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d115      	bne.n	80094fe <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80094d2:	693b      	ldr	r3, [r7, #16]
 80094d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094d6:	491f      	ldr	r1, [pc, #124]	@ (8009554 <xTaskPriorityDisinherit+0x108>)
 80094d8:	4613      	mov	r3, r2
 80094da:	009b      	lsls	r3, r3, #2
 80094dc:	4413      	add	r3, r2
 80094de:	009b      	lsls	r3, r3, #2
 80094e0:	440b      	add	r3, r1
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d10a      	bne.n	80094fe <xTaskPriorityDisinherit+0xb2>
 80094e8:	693b      	ldr	r3, [r7, #16]
 80094ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094ec:	2201      	movs	r2, #1
 80094ee:	fa02 f303 	lsl.w	r3, r2, r3
 80094f2:	43da      	mvns	r2, r3
 80094f4:	4b18      	ldr	r3, [pc, #96]	@ (8009558 <xTaskPriorityDisinherit+0x10c>)
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	4013      	ands	r3, r2
 80094fa:	4a17      	ldr	r2, [pc, #92]	@ (8009558 <xTaskPriorityDisinherit+0x10c>)
 80094fc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80094fe:	693b      	ldr	r3, [r7, #16]
 8009500:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009502:	693b      	ldr	r3, [r7, #16]
 8009504:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009506:	693b      	ldr	r3, [r7, #16]
 8009508:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800950a:	f1c3 0207 	rsb	r2, r3, #7
 800950e:	693b      	ldr	r3, [r7, #16]
 8009510:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009512:	693b      	ldr	r3, [r7, #16]
 8009514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009516:	2201      	movs	r2, #1
 8009518:	409a      	lsls	r2, r3
 800951a:	4b0f      	ldr	r3, [pc, #60]	@ (8009558 <xTaskPriorityDisinherit+0x10c>)
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	4313      	orrs	r3, r2
 8009520:	4a0d      	ldr	r2, [pc, #52]	@ (8009558 <xTaskPriorityDisinherit+0x10c>)
 8009522:	6013      	str	r3, [r2, #0]
 8009524:	693b      	ldr	r3, [r7, #16]
 8009526:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009528:	4613      	mov	r3, r2
 800952a:	009b      	lsls	r3, r3, #2
 800952c:	4413      	add	r3, r2
 800952e:	009b      	lsls	r3, r3, #2
 8009530:	4a08      	ldr	r2, [pc, #32]	@ (8009554 <xTaskPriorityDisinherit+0x108>)
 8009532:	441a      	add	r2, r3
 8009534:	693b      	ldr	r3, [r7, #16]
 8009536:	3304      	adds	r3, #4
 8009538:	4619      	mov	r1, r3
 800953a:	4610      	mov	r0, r2
 800953c:	f7fe f9f9 	bl	8007932 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009540:	2301      	movs	r3, #1
 8009542:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009544:	697b      	ldr	r3, [r7, #20]
	}
 8009546:	4618      	mov	r0, r3
 8009548:	3718      	adds	r7, #24
 800954a:	46bd      	mov	sp, r7
 800954c:	bd80      	pop	{r7, pc}
 800954e:	bf00      	nop
 8009550:	200003f8 	.word	0x200003f8
 8009554:	200003fc 	.word	0x200003fc
 8009558:	20000500 	.word	0x20000500

0800955c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800955c:	b580      	push	{r7, lr}
 800955e:	b088      	sub	sp, #32
 8009560:	af00      	add	r7, sp, #0
 8009562:	6078      	str	r0, [r7, #4]
 8009564:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800956a:	2301      	movs	r3, #1
 800956c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	2b00      	cmp	r3, #0
 8009572:	d079      	beq.n	8009668 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009574:	69bb      	ldr	r3, [r7, #24]
 8009576:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009578:	2b00      	cmp	r3, #0
 800957a:	d10b      	bne.n	8009594 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800957c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009580:	f383 8811 	msr	BASEPRI, r3
 8009584:	f3bf 8f6f 	isb	sy
 8009588:	f3bf 8f4f 	dsb	sy
 800958c:	60fb      	str	r3, [r7, #12]
}
 800958e:	bf00      	nop
 8009590:	bf00      	nop
 8009592:	e7fd      	b.n	8009590 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009594:	69bb      	ldr	r3, [r7, #24]
 8009596:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009598:	683a      	ldr	r2, [r7, #0]
 800959a:	429a      	cmp	r2, r3
 800959c:	d902      	bls.n	80095a4 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800959e:	683b      	ldr	r3, [r7, #0]
 80095a0:	61fb      	str	r3, [r7, #28]
 80095a2:	e002      	b.n	80095aa <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80095a4:	69bb      	ldr	r3, [r7, #24]
 80095a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095a8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80095aa:	69bb      	ldr	r3, [r7, #24]
 80095ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095ae:	69fa      	ldr	r2, [r7, #28]
 80095b0:	429a      	cmp	r2, r3
 80095b2:	d059      	beq.n	8009668 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80095b4:	69bb      	ldr	r3, [r7, #24]
 80095b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80095b8:	697a      	ldr	r2, [r7, #20]
 80095ba:	429a      	cmp	r2, r3
 80095bc:	d154      	bne.n	8009668 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80095be:	4b2c      	ldr	r3, [pc, #176]	@ (8009670 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	69ba      	ldr	r2, [r7, #24]
 80095c4:	429a      	cmp	r2, r3
 80095c6:	d10b      	bne.n	80095e0 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80095c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095cc:	f383 8811 	msr	BASEPRI, r3
 80095d0:	f3bf 8f6f 	isb	sy
 80095d4:	f3bf 8f4f 	dsb	sy
 80095d8:	60bb      	str	r3, [r7, #8]
}
 80095da:	bf00      	nop
 80095dc:	bf00      	nop
 80095de:	e7fd      	b.n	80095dc <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80095e0:	69bb      	ldr	r3, [r7, #24]
 80095e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095e4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80095e6:	69bb      	ldr	r3, [r7, #24]
 80095e8:	69fa      	ldr	r2, [r7, #28]
 80095ea:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80095ec:	69bb      	ldr	r3, [r7, #24]
 80095ee:	699b      	ldr	r3, [r3, #24]
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	db04      	blt.n	80095fe <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80095f4:	69fb      	ldr	r3, [r7, #28]
 80095f6:	f1c3 0207 	rsb	r2, r3, #7
 80095fa:	69bb      	ldr	r3, [r7, #24]
 80095fc:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80095fe:	69bb      	ldr	r3, [r7, #24]
 8009600:	6959      	ldr	r1, [r3, #20]
 8009602:	693a      	ldr	r2, [r7, #16]
 8009604:	4613      	mov	r3, r2
 8009606:	009b      	lsls	r3, r3, #2
 8009608:	4413      	add	r3, r2
 800960a:	009b      	lsls	r3, r3, #2
 800960c:	4a19      	ldr	r2, [pc, #100]	@ (8009674 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800960e:	4413      	add	r3, r2
 8009610:	4299      	cmp	r1, r3
 8009612:	d129      	bne.n	8009668 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009614:	69bb      	ldr	r3, [r7, #24]
 8009616:	3304      	adds	r3, #4
 8009618:	4618      	mov	r0, r3
 800961a:	f7fe f9e7 	bl	80079ec <uxListRemove>
 800961e:	4603      	mov	r3, r0
 8009620:	2b00      	cmp	r3, #0
 8009622:	d10a      	bne.n	800963a <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8009624:	69bb      	ldr	r3, [r7, #24]
 8009626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009628:	2201      	movs	r2, #1
 800962a:	fa02 f303 	lsl.w	r3, r2, r3
 800962e:	43da      	mvns	r2, r3
 8009630:	4b11      	ldr	r3, [pc, #68]	@ (8009678 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	4013      	ands	r3, r2
 8009636:	4a10      	ldr	r2, [pc, #64]	@ (8009678 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8009638:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800963a:	69bb      	ldr	r3, [r7, #24]
 800963c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800963e:	2201      	movs	r2, #1
 8009640:	409a      	lsls	r2, r3
 8009642:	4b0d      	ldr	r3, [pc, #52]	@ (8009678 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	4313      	orrs	r3, r2
 8009648:	4a0b      	ldr	r2, [pc, #44]	@ (8009678 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800964a:	6013      	str	r3, [r2, #0]
 800964c:	69bb      	ldr	r3, [r7, #24]
 800964e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009650:	4613      	mov	r3, r2
 8009652:	009b      	lsls	r3, r3, #2
 8009654:	4413      	add	r3, r2
 8009656:	009b      	lsls	r3, r3, #2
 8009658:	4a06      	ldr	r2, [pc, #24]	@ (8009674 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800965a:	441a      	add	r2, r3
 800965c:	69bb      	ldr	r3, [r7, #24]
 800965e:	3304      	adds	r3, #4
 8009660:	4619      	mov	r1, r3
 8009662:	4610      	mov	r0, r2
 8009664:	f7fe f965 	bl	8007932 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009668:	bf00      	nop
 800966a:	3720      	adds	r7, #32
 800966c:	46bd      	mov	sp, r7
 800966e:	bd80      	pop	{r7, pc}
 8009670:	200003f8 	.word	0x200003f8
 8009674:	200003fc 	.word	0x200003fc
 8009678:	20000500 	.word	0x20000500

0800967c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800967c:	b480      	push	{r7}
 800967e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009680:	4b07      	ldr	r3, [pc, #28]	@ (80096a0 <pvTaskIncrementMutexHeldCount+0x24>)
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	2b00      	cmp	r3, #0
 8009686:	d004      	beq.n	8009692 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009688:	4b05      	ldr	r3, [pc, #20]	@ (80096a0 <pvTaskIncrementMutexHeldCount+0x24>)
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800968e:	3201      	adds	r2, #1
 8009690:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8009692:	4b03      	ldr	r3, [pc, #12]	@ (80096a0 <pvTaskIncrementMutexHeldCount+0x24>)
 8009694:	681b      	ldr	r3, [r3, #0]
	}
 8009696:	4618      	mov	r0, r3
 8009698:	46bd      	mov	sp, r7
 800969a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969e:	4770      	bx	lr
 80096a0:	200003f8 	.word	0x200003f8

080096a4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b084      	sub	sp, #16
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
 80096ac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80096ae:	4b29      	ldr	r3, [pc, #164]	@ (8009754 <prvAddCurrentTaskToDelayedList+0xb0>)
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80096b4:	4b28      	ldr	r3, [pc, #160]	@ (8009758 <prvAddCurrentTaskToDelayedList+0xb4>)
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	3304      	adds	r3, #4
 80096ba:	4618      	mov	r0, r3
 80096bc:	f7fe f996 	bl	80079ec <uxListRemove>
 80096c0:	4603      	mov	r3, r0
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d10b      	bne.n	80096de <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80096c6:	4b24      	ldr	r3, [pc, #144]	@ (8009758 <prvAddCurrentTaskToDelayedList+0xb4>)
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096cc:	2201      	movs	r2, #1
 80096ce:	fa02 f303 	lsl.w	r3, r2, r3
 80096d2:	43da      	mvns	r2, r3
 80096d4:	4b21      	ldr	r3, [pc, #132]	@ (800975c <prvAddCurrentTaskToDelayedList+0xb8>)
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	4013      	ands	r3, r2
 80096da:	4a20      	ldr	r2, [pc, #128]	@ (800975c <prvAddCurrentTaskToDelayedList+0xb8>)
 80096dc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80096e4:	d10a      	bne.n	80096fc <prvAddCurrentTaskToDelayedList+0x58>
 80096e6:	683b      	ldr	r3, [r7, #0]
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d007      	beq.n	80096fc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80096ec:	4b1a      	ldr	r3, [pc, #104]	@ (8009758 <prvAddCurrentTaskToDelayedList+0xb4>)
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	3304      	adds	r3, #4
 80096f2:	4619      	mov	r1, r3
 80096f4:	481a      	ldr	r0, [pc, #104]	@ (8009760 <prvAddCurrentTaskToDelayedList+0xbc>)
 80096f6:	f7fe f91c 	bl	8007932 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80096fa:	e026      	b.n	800974a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80096fc:	68fa      	ldr	r2, [r7, #12]
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	4413      	add	r3, r2
 8009702:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009704:	4b14      	ldr	r3, [pc, #80]	@ (8009758 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	68ba      	ldr	r2, [r7, #8]
 800970a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800970c:	68ba      	ldr	r2, [r7, #8]
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	429a      	cmp	r2, r3
 8009712:	d209      	bcs.n	8009728 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009714:	4b13      	ldr	r3, [pc, #76]	@ (8009764 <prvAddCurrentTaskToDelayedList+0xc0>)
 8009716:	681a      	ldr	r2, [r3, #0]
 8009718:	4b0f      	ldr	r3, [pc, #60]	@ (8009758 <prvAddCurrentTaskToDelayedList+0xb4>)
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	3304      	adds	r3, #4
 800971e:	4619      	mov	r1, r3
 8009720:	4610      	mov	r0, r2
 8009722:	f7fe f92a 	bl	800797a <vListInsert>
}
 8009726:	e010      	b.n	800974a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009728:	4b0f      	ldr	r3, [pc, #60]	@ (8009768 <prvAddCurrentTaskToDelayedList+0xc4>)
 800972a:	681a      	ldr	r2, [r3, #0]
 800972c:	4b0a      	ldr	r3, [pc, #40]	@ (8009758 <prvAddCurrentTaskToDelayedList+0xb4>)
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	3304      	adds	r3, #4
 8009732:	4619      	mov	r1, r3
 8009734:	4610      	mov	r0, r2
 8009736:	f7fe f920 	bl	800797a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800973a:	4b0c      	ldr	r3, [pc, #48]	@ (800976c <prvAddCurrentTaskToDelayedList+0xc8>)
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	68ba      	ldr	r2, [r7, #8]
 8009740:	429a      	cmp	r2, r3
 8009742:	d202      	bcs.n	800974a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8009744:	4a09      	ldr	r2, [pc, #36]	@ (800976c <prvAddCurrentTaskToDelayedList+0xc8>)
 8009746:	68bb      	ldr	r3, [r7, #8]
 8009748:	6013      	str	r3, [r2, #0]
}
 800974a:	bf00      	nop
 800974c:	3710      	adds	r7, #16
 800974e:	46bd      	mov	sp, r7
 8009750:	bd80      	pop	{r7, pc}
 8009752:	bf00      	nop
 8009754:	200004fc 	.word	0x200004fc
 8009758:	200003f8 	.word	0x200003f8
 800975c:	20000500 	.word	0x20000500
 8009760:	200004e4 	.word	0x200004e4
 8009764:	200004b4 	.word	0x200004b4
 8009768:	200004b0 	.word	0x200004b0
 800976c:	20000518 	.word	0x20000518

08009770 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009770:	b580      	push	{r7, lr}
 8009772:	b084      	sub	sp, #16
 8009774:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 8009776:	2300      	movs	r3, #0
 8009778:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800977a:	f000 fb3f 	bl	8009dfc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800977e:	4b12      	ldr	r3, [pc, #72]	@ (80097c8 <xTimerCreateTimerTask+0x58>)
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	2b00      	cmp	r3, #0
 8009784:	d00b      	beq.n	800979e <xTimerCreateTimerTask+0x2e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 8009786:	4b11      	ldr	r3, [pc, #68]	@ (80097cc <xTimerCreateTimerTask+0x5c>)
 8009788:	9301      	str	r3, [sp, #4]
 800978a:	2302      	movs	r3, #2
 800978c:	9300      	str	r3, [sp, #0]
 800978e:	2300      	movs	r3, #0
 8009790:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009794:	490e      	ldr	r1, [pc, #56]	@ (80097d0 <xTimerCreateTimerTask+0x60>)
 8009796:	480f      	ldr	r0, [pc, #60]	@ (80097d4 <xTimerCreateTimerTask+0x64>)
 8009798:	f7fe ffba 	bl	8008710 <xTaskCreate>
 800979c:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d10b      	bne.n	80097bc <xTimerCreateTimerTask+0x4c>
	__asm volatile
 80097a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097a8:	f383 8811 	msr	BASEPRI, r3
 80097ac:	f3bf 8f6f 	isb	sy
 80097b0:	f3bf 8f4f 	dsb	sy
 80097b4:	603b      	str	r3, [r7, #0]
}
 80097b6:	bf00      	nop
 80097b8:	bf00      	nop
 80097ba:	e7fd      	b.n	80097b8 <xTimerCreateTimerTask+0x48>
	return xReturn;
 80097bc:	687b      	ldr	r3, [r7, #4]
}
 80097be:	4618      	mov	r0, r3
 80097c0:	3708      	adds	r7, #8
 80097c2:	46bd      	mov	sp, r7
 80097c4:	bd80      	pop	{r7, pc}
 80097c6:	bf00      	nop
 80097c8:	20000554 	.word	0x20000554
 80097cc:	20000558 	.word	0x20000558
 80097d0:	0800a964 	.word	0x0800a964
 80097d4:	080099cd 	.word	0x080099cd

080097d8 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 80097d8:	b580      	push	{r7, lr}
 80097da:	b088      	sub	sp, #32
 80097dc:	af02      	add	r7, sp, #8
 80097de:	60f8      	str	r0, [r7, #12]
 80097e0:	60b9      	str	r1, [r7, #8]
 80097e2:	607a      	str	r2, [r7, #4]
 80097e4:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 80097e6:	2028      	movs	r0, #40	@ 0x28
 80097e8:	f000 fdb0 	bl	800a34c <pvPortMalloc>
 80097ec:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 80097ee:	697b      	ldr	r3, [r7, #20]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d00d      	beq.n	8009810 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 80097f4:	697b      	ldr	r3, [r7, #20]
 80097f6:	2200      	movs	r2, #0
 80097f8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80097fc:	697b      	ldr	r3, [r7, #20]
 80097fe:	9301      	str	r3, [sp, #4]
 8009800:	6a3b      	ldr	r3, [r7, #32]
 8009802:	9300      	str	r3, [sp, #0]
 8009804:	683b      	ldr	r3, [r7, #0]
 8009806:	687a      	ldr	r2, [r7, #4]
 8009808:	68b9      	ldr	r1, [r7, #8]
 800980a:	68f8      	ldr	r0, [r7, #12]
 800980c:	f000 f805 	bl	800981a <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8009810:	697b      	ldr	r3, [r7, #20]
	}
 8009812:	4618      	mov	r0, r3
 8009814:	3718      	adds	r7, #24
 8009816:	46bd      	mov	sp, r7
 8009818:	bd80      	pop	{r7, pc}

0800981a <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800981a:	b580      	push	{r7, lr}
 800981c:	b086      	sub	sp, #24
 800981e:	af00      	add	r7, sp, #0
 8009820:	60f8      	str	r0, [r7, #12]
 8009822:	60b9      	str	r1, [r7, #8]
 8009824:	607a      	str	r2, [r7, #4]
 8009826:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8009828:	68bb      	ldr	r3, [r7, #8]
 800982a:	2b00      	cmp	r3, #0
 800982c:	d10b      	bne.n	8009846 <prvInitialiseNewTimer+0x2c>
	__asm volatile
 800982e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009832:	f383 8811 	msr	BASEPRI, r3
 8009836:	f3bf 8f6f 	isb	sy
 800983a:	f3bf 8f4f 	dsb	sy
 800983e:	617b      	str	r3, [r7, #20]
}
 8009840:	bf00      	nop
 8009842:	bf00      	nop
 8009844:	e7fd      	b.n	8009842 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8009846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009848:	2b00      	cmp	r3, #0
 800984a:	d01e      	beq.n	800988a <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800984c:	f000 fad6 	bl	8009dfc <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8009850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009852:	68fa      	ldr	r2, [r7, #12]
 8009854:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8009856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009858:	68ba      	ldr	r2, [r7, #8]
 800985a:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800985c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800985e:	683a      	ldr	r2, [r7, #0]
 8009860:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8009862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009864:	6a3a      	ldr	r2, [r7, #32]
 8009866:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8009868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800986a:	3304      	adds	r3, #4
 800986c:	4618      	mov	r0, r3
 800986e:	f7fe f853 	bl	8007918 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d008      	beq.n	800988a <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8009878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800987a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800987e:	f043 0304 	orr.w	r3, r3, #4
 8009882:	b2da      	uxtb	r2, r3
 8009884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009886:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800988a:	bf00      	nop
 800988c:	3718      	adds	r7, #24
 800988e:	46bd      	mov	sp, r7
 8009890:	bd80      	pop	{r7, pc}
	...

08009894 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009894:	b580      	push	{r7, lr}
 8009896:	b08a      	sub	sp, #40	@ 0x28
 8009898:	af00      	add	r7, sp, #0
 800989a:	60f8      	str	r0, [r7, #12]
 800989c:	60b9      	str	r1, [r7, #8]
 800989e:	607a      	str	r2, [r7, #4]
 80098a0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80098a2:	2300      	movs	r3, #0
 80098a4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d10b      	bne.n	80098c4 <xTimerGenericCommand+0x30>
	__asm volatile
 80098ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098b0:	f383 8811 	msr	BASEPRI, r3
 80098b4:	f3bf 8f6f 	isb	sy
 80098b8:	f3bf 8f4f 	dsb	sy
 80098bc:	623b      	str	r3, [r7, #32]
}
 80098be:	bf00      	nop
 80098c0:	bf00      	nop
 80098c2:	e7fd      	b.n	80098c0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80098c4:	4b19      	ldr	r3, [pc, #100]	@ (800992c <xTimerGenericCommand+0x98>)
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d02a      	beq.n	8009922 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80098cc:	68bb      	ldr	r3, [r7, #8]
 80098ce:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80098d8:	68bb      	ldr	r3, [r7, #8]
 80098da:	2b05      	cmp	r3, #5
 80098dc:	dc18      	bgt.n	8009910 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80098de:	f7ff fd21 	bl	8009324 <xTaskGetSchedulerState>
 80098e2:	4603      	mov	r3, r0
 80098e4:	2b02      	cmp	r3, #2
 80098e6:	d109      	bne.n	80098fc <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80098e8:	4b10      	ldr	r3, [pc, #64]	@ (800992c <xTimerGenericCommand+0x98>)
 80098ea:	6818      	ldr	r0, [r3, #0]
 80098ec:	f107 0114 	add.w	r1, r7, #20
 80098f0:	2300      	movs	r3, #0
 80098f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80098f4:	f7fe f964 	bl	8007bc0 <xQueueGenericSend>
 80098f8:	6278      	str	r0, [r7, #36]	@ 0x24
 80098fa:	e012      	b.n	8009922 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80098fc:	4b0b      	ldr	r3, [pc, #44]	@ (800992c <xTimerGenericCommand+0x98>)
 80098fe:	6818      	ldr	r0, [r3, #0]
 8009900:	f107 0114 	add.w	r1, r7, #20
 8009904:	2300      	movs	r3, #0
 8009906:	2200      	movs	r2, #0
 8009908:	f7fe f95a 	bl	8007bc0 <xQueueGenericSend>
 800990c:	6278      	str	r0, [r7, #36]	@ 0x24
 800990e:	e008      	b.n	8009922 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009910:	4b06      	ldr	r3, [pc, #24]	@ (800992c <xTimerGenericCommand+0x98>)
 8009912:	6818      	ldr	r0, [r3, #0]
 8009914:	f107 0114 	add.w	r1, r7, #20
 8009918:	2300      	movs	r3, #0
 800991a:	683a      	ldr	r2, [r7, #0]
 800991c:	f7fe fa52 	bl	8007dc4 <xQueueGenericSendFromISR>
 8009920:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009924:	4618      	mov	r0, r3
 8009926:	3728      	adds	r7, #40	@ 0x28
 8009928:	46bd      	mov	sp, r7
 800992a:	bd80      	pop	{r7, pc}
 800992c:	20000554 	.word	0x20000554

08009930 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009930:	b580      	push	{r7, lr}
 8009932:	b088      	sub	sp, #32
 8009934:	af02      	add	r7, sp, #8
 8009936:	6078      	str	r0, [r7, #4]
 8009938:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800993a:	4b23      	ldr	r3, [pc, #140]	@ (80099c8 <prvProcessExpiredTimer+0x98>)
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	68db      	ldr	r3, [r3, #12]
 8009940:	68db      	ldr	r3, [r3, #12]
 8009942:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009944:	697b      	ldr	r3, [r7, #20]
 8009946:	3304      	adds	r3, #4
 8009948:	4618      	mov	r0, r3
 800994a:	f7fe f84f 	bl	80079ec <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800994e:	697b      	ldr	r3, [r7, #20]
 8009950:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009954:	f003 0304 	and.w	r3, r3, #4
 8009958:	2b00      	cmp	r3, #0
 800995a:	d023      	beq.n	80099a4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800995c:	697b      	ldr	r3, [r7, #20]
 800995e:	699a      	ldr	r2, [r3, #24]
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	18d1      	adds	r1, r2, r3
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	683a      	ldr	r2, [r7, #0]
 8009968:	6978      	ldr	r0, [r7, #20]
 800996a:	f000 f8d5 	bl	8009b18 <prvInsertTimerInActiveList>
 800996e:	4603      	mov	r3, r0
 8009970:	2b00      	cmp	r3, #0
 8009972:	d020      	beq.n	80099b6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009974:	2300      	movs	r3, #0
 8009976:	9300      	str	r3, [sp, #0]
 8009978:	2300      	movs	r3, #0
 800997a:	687a      	ldr	r2, [r7, #4]
 800997c:	2100      	movs	r1, #0
 800997e:	6978      	ldr	r0, [r7, #20]
 8009980:	f7ff ff88 	bl	8009894 <xTimerGenericCommand>
 8009984:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009986:	693b      	ldr	r3, [r7, #16]
 8009988:	2b00      	cmp	r3, #0
 800998a:	d114      	bne.n	80099b6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800998c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009990:	f383 8811 	msr	BASEPRI, r3
 8009994:	f3bf 8f6f 	isb	sy
 8009998:	f3bf 8f4f 	dsb	sy
 800999c:	60fb      	str	r3, [r7, #12]
}
 800999e:	bf00      	nop
 80099a0:	bf00      	nop
 80099a2:	e7fd      	b.n	80099a0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80099a4:	697b      	ldr	r3, [r7, #20]
 80099a6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80099aa:	f023 0301 	bic.w	r3, r3, #1
 80099ae:	b2da      	uxtb	r2, r3
 80099b0:	697b      	ldr	r3, [r7, #20]
 80099b2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80099b6:	697b      	ldr	r3, [r7, #20]
 80099b8:	6a1b      	ldr	r3, [r3, #32]
 80099ba:	6978      	ldr	r0, [r7, #20]
 80099bc:	4798      	blx	r3
}
 80099be:	bf00      	nop
 80099c0:	3718      	adds	r7, #24
 80099c2:	46bd      	mov	sp, r7
 80099c4:	bd80      	pop	{r7, pc}
 80099c6:	bf00      	nop
 80099c8:	2000054c 	.word	0x2000054c

080099cc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80099cc:	b580      	push	{r7, lr}
 80099ce:	b084      	sub	sp, #16
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80099d4:	f107 0308 	add.w	r3, r7, #8
 80099d8:	4618      	mov	r0, r3
 80099da:	f000 f859 	bl	8009a90 <prvGetNextExpireTime>
 80099de:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80099e0:	68bb      	ldr	r3, [r7, #8]
 80099e2:	4619      	mov	r1, r3
 80099e4:	68f8      	ldr	r0, [r7, #12]
 80099e6:	f000 f805 	bl	80099f4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80099ea:	f000 f8d7 	bl	8009b9c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80099ee:	bf00      	nop
 80099f0:	e7f0      	b.n	80099d4 <prvTimerTask+0x8>
	...

080099f4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80099f4:	b580      	push	{r7, lr}
 80099f6:	b084      	sub	sp, #16
 80099f8:	af00      	add	r7, sp, #0
 80099fa:	6078      	str	r0, [r7, #4]
 80099fc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80099fe:	f7ff f8ab 	bl	8008b58 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009a02:	f107 0308 	add.w	r3, r7, #8
 8009a06:	4618      	mov	r0, r3
 8009a08:	f000 f866 	bl	8009ad8 <prvSampleTimeNow>
 8009a0c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009a0e:	68bb      	ldr	r3, [r7, #8]
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d130      	bne.n	8009a76 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009a14:	683b      	ldr	r3, [r7, #0]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d10a      	bne.n	8009a30 <prvProcessTimerOrBlockTask+0x3c>
 8009a1a:	687a      	ldr	r2, [r7, #4]
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	429a      	cmp	r2, r3
 8009a20:	d806      	bhi.n	8009a30 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009a22:	f7ff f8a7 	bl	8008b74 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009a26:	68f9      	ldr	r1, [r7, #12]
 8009a28:	6878      	ldr	r0, [r7, #4]
 8009a2a:	f7ff ff81 	bl	8009930 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009a2e:	e024      	b.n	8009a7a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009a30:	683b      	ldr	r3, [r7, #0]
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d008      	beq.n	8009a48 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009a36:	4b13      	ldr	r3, [pc, #76]	@ (8009a84 <prvProcessTimerOrBlockTask+0x90>)
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d101      	bne.n	8009a44 <prvProcessTimerOrBlockTask+0x50>
 8009a40:	2301      	movs	r3, #1
 8009a42:	e000      	b.n	8009a46 <prvProcessTimerOrBlockTask+0x52>
 8009a44:	2300      	movs	r3, #0
 8009a46:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009a48:	4b0f      	ldr	r3, [pc, #60]	@ (8009a88 <prvProcessTimerOrBlockTask+0x94>)
 8009a4a:	6818      	ldr	r0, [r3, #0]
 8009a4c:	687a      	ldr	r2, [r7, #4]
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	1ad3      	subs	r3, r2, r3
 8009a52:	683a      	ldr	r2, [r7, #0]
 8009a54:	4619      	mov	r1, r3
 8009a56:	f7fe fe27 	bl	80086a8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009a5a:	f7ff f88b 	bl	8008b74 <xTaskResumeAll>
 8009a5e:	4603      	mov	r3, r0
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d10a      	bne.n	8009a7a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009a64:	4b09      	ldr	r3, [pc, #36]	@ (8009a8c <prvProcessTimerOrBlockTask+0x98>)
 8009a66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a6a:	601a      	str	r2, [r3, #0]
 8009a6c:	f3bf 8f4f 	dsb	sy
 8009a70:	f3bf 8f6f 	isb	sy
}
 8009a74:	e001      	b.n	8009a7a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009a76:	f7ff f87d 	bl	8008b74 <xTaskResumeAll>
}
 8009a7a:	bf00      	nop
 8009a7c:	3710      	adds	r7, #16
 8009a7e:	46bd      	mov	sp, r7
 8009a80:	bd80      	pop	{r7, pc}
 8009a82:	bf00      	nop
 8009a84:	20000550 	.word	0x20000550
 8009a88:	20000554 	.word	0x20000554
 8009a8c:	e000ed04 	.word	0xe000ed04

08009a90 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009a90:	b480      	push	{r7}
 8009a92:	b085      	sub	sp, #20
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009a98:	4b0e      	ldr	r3, [pc, #56]	@ (8009ad4 <prvGetNextExpireTime+0x44>)
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d101      	bne.n	8009aa6 <prvGetNextExpireTime+0x16>
 8009aa2:	2201      	movs	r2, #1
 8009aa4:	e000      	b.n	8009aa8 <prvGetNextExpireTime+0x18>
 8009aa6:	2200      	movs	r2, #0
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d105      	bne.n	8009ac0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009ab4:	4b07      	ldr	r3, [pc, #28]	@ (8009ad4 <prvGetNextExpireTime+0x44>)
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	68db      	ldr	r3, [r3, #12]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	60fb      	str	r3, [r7, #12]
 8009abe:	e001      	b.n	8009ac4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009ac0:	2300      	movs	r3, #0
 8009ac2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009ac4:	68fb      	ldr	r3, [r7, #12]
}
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	3714      	adds	r7, #20
 8009aca:	46bd      	mov	sp, r7
 8009acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad0:	4770      	bx	lr
 8009ad2:	bf00      	nop
 8009ad4:	2000054c 	.word	0x2000054c

08009ad8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009ad8:	b580      	push	{r7, lr}
 8009ada:	b084      	sub	sp, #16
 8009adc:	af00      	add	r7, sp, #0
 8009ade:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009ae0:	f7ff f8e6 	bl	8008cb0 <xTaskGetTickCount>
 8009ae4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009ae6:	4b0b      	ldr	r3, [pc, #44]	@ (8009b14 <prvSampleTimeNow+0x3c>)
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	68fa      	ldr	r2, [r7, #12]
 8009aec:	429a      	cmp	r2, r3
 8009aee:	d205      	bcs.n	8009afc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009af0:	f000 f91e 	bl	8009d30 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	2201      	movs	r2, #1
 8009af8:	601a      	str	r2, [r3, #0]
 8009afa:	e002      	b.n	8009b02 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	2200      	movs	r2, #0
 8009b00:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009b02:	4a04      	ldr	r2, [pc, #16]	@ (8009b14 <prvSampleTimeNow+0x3c>)
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009b08:	68fb      	ldr	r3, [r7, #12]
}
 8009b0a:	4618      	mov	r0, r3
 8009b0c:	3710      	adds	r7, #16
 8009b0e:	46bd      	mov	sp, r7
 8009b10:	bd80      	pop	{r7, pc}
 8009b12:	bf00      	nop
 8009b14:	2000055c 	.word	0x2000055c

08009b18 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009b18:	b580      	push	{r7, lr}
 8009b1a:	b086      	sub	sp, #24
 8009b1c:	af00      	add	r7, sp, #0
 8009b1e:	60f8      	str	r0, [r7, #12]
 8009b20:	60b9      	str	r1, [r7, #8]
 8009b22:	607a      	str	r2, [r7, #4]
 8009b24:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009b26:	2300      	movs	r3, #0
 8009b28:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	68ba      	ldr	r2, [r7, #8]
 8009b2e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	68fa      	ldr	r2, [r7, #12]
 8009b34:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009b36:	68ba      	ldr	r2, [r7, #8]
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	429a      	cmp	r2, r3
 8009b3c:	d812      	bhi.n	8009b64 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b3e:	687a      	ldr	r2, [r7, #4]
 8009b40:	683b      	ldr	r3, [r7, #0]
 8009b42:	1ad2      	subs	r2, r2, r3
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	699b      	ldr	r3, [r3, #24]
 8009b48:	429a      	cmp	r2, r3
 8009b4a:	d302      	bcc.n	8009b52 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009b4c:	2301      	movs	r3, #1
 8009b4e:	617b      	str	r3, [r7, #20]
 8009b50:	e01b      	b.n	8009b8a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009b52:	4b10      	ldr	r3, [pc, #64]	@ (8009b94 <prvInsertTimerInActiveList+0x7c>)
 8009b54:	681a      	ldr	r2, [r3, #0]
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	3304      	adds	r3, #4
 8009b5a:	4619      	mov	r1, r3
 8009b5c:	4610      	mov	r0, r2
 8009b5e:	f7fd ff0c 	bl	800797a <vListInsert>
 8009b62:	e012      	b.n	8009b8a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009b64:	687a      	ldr	r2, [r7, #4]
 8009b66:	683b      	ldr	r3, [r7, #0]
 8009b68:	429a      	cmp	r2, r3
 8009b6a:	d206      	bcs.n	8009b7a <prvInsertTimerInActiveList+0x62>
 8009b6c:	68ba      	ldr	r2, [r7, #8]
 8009b6e:	683b      	ldr	r3, [r7, #0]
 8009b70:	429a      	cmp	r2, r3
 8009b72:	d302      	bcc.n	8009b7a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009b74:	2301      	movs	r3, #1
 8009b76:	617b      	str	r3, [r7, #20]
 8009b78:	e007      	b.n	8009b8a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009b7a:	4b07      	ldr	r3, [pc, #28]	@ (8009b98 <prvInsertTimerInActiveList+0x80>)
 8009b7c:	681a      	ldr	r2, [r3, #0]
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	3304      	adds	r3, #4
 8009b82:	4619      	mov	r1, r3
 8009b84:	4610      	mov	r0, r2
 8009b86:	f7fd fef8 	bl	800797a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009b8a:	697b      	ldr	r3, [r7, #20]
}
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	3718      	adds	r7, #24
 8009b90:	46bd      	mov	sp, r7
 8009b92:	bd80      	pop	{r7, pc}
 8009b94:	20000550 	.word	0x20000550
 8009b98:	2000054c 	.word	0x2000054c

08009b9c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009b9c:	b580      	push	{r7, lr}
 8009b9e:	b08c      	sub	sp, #48	@ 0x30
 8009ba0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009ba2:	e0b2      	b.n	8009d0a <prvProcessReceivedCommands+0x16e>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009ba4:	68bb      	ldr	r3, [r7, #8]
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	f2c0 80af 	blt.w	8009d0a <prvProcessReceivedCommands+0x16e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009bac:	693b      	ldr	r3, [r7, #16]
 8009bae:	627b      	str	r3, [r7, #36]	@ 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bb2:	695b      	ldr	r3, [r3, #20]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d004      	beq.n	8009bc2 <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bba:	3304      	adds	r3, #4
 8009bbc:	4618      	mov	r0, r3
 8009bbe:	f7fd ff15 	bl	80079ec <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009bc2:	1d3b      	adds	r3, r7, #4
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	f7ff ff87 	bl	8009ad8 <prvSampleTimeNow>
 8009bca:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 8009bcc:	68bb      	ldr	r3, [r7, #8]
 8009bce:	2b09      	cmp	r3, #9
 8009bd0:	f200 8098 	bhi.w	8009d04 <prvProcessReceivedCommands+0x168>
 8009bd4:	a201      	add	r2, pc, #4	@ (adr r2, 8009bdc <prvProcessReceivedCommands+0x40>)
 8009bd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bda:	bf00      	nop
 8009bdc:	08009c05 	.word	0x08009c05
 8009be0:	08009c05 	.word	0x08009c05
 8009be4:	08009c05 	.word	0x08009c05
 8009be8:	08009c7b 	.word	0x08009c7b
 8009bec:	08009c8f 	.word	0x08009c8f
 8009bf0:	08009cdb 	.word	0x08009cdb
 8009bf4:	08009c05 	.word	0x08009c05
 8009bf8:	08009c05 	.word	0x08009c05
 8009bfc:	08009c7b 	.word	0x08009c7b
 8009c00:	08009c8f 	.word	0x08009c8f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c06:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009c0a:	f043 0301 	orr.w	r3, r3, #1
 8009c0e:	b2da      	uxtb	r2, r3
 8009c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c12:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009c16:	68fa      	ldr	r2, [r7, #12]
 8009c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c1a:	699b      	ldr	r3, [r3, #24]
 8009c1c:	18d1      	adds	r1, r2, r3
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	6a3a      	ldr	r2, [r7, #32]
 8009c22:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009c24:	f7ff ff78 	bl	8009b18 <prvInsertTimerInActiveList>
 8009c28:	4603      	mov	r3, r0
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d06c      	beq.n	8009d08 <prvProcessReceivedCommands+0x16c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c30:	6a1b      	ldr	r3, [r3, #32]
 8009c32:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009c34:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c38:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009c3c:	f003 0304 	and.w	r3, r3, #4
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d061      	beq.n	8009d08 <prvProcessReceivedCommands+0x16c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009c44:	68fa      	ldr	r2, [r7, #12]
 8009c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c48:	699b      	ldr	r3, [r3, #24]
 8009c4a:	441a      	add	r2, r3
 8009c4c:	2300      	movs	r3, #0
 8009c4e:	9300      	str	r3, [sp, #0]
 8009c50:	2300      	movs	r3, #0
 8009c52:	2100      	movs	r1, #0
 8009c54:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009c56:	f7ff fe1d 	bl	8009894 <xTimerGenericCommand>
 8009c5a:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 8009c5c:	69fb      	ldr	r3, [r7, #28]
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d152      	bne.n	8009d08 <prvProcessReceivedCommands+0x16c>
	__asm volatile
 8009c62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c66:	f383 8811 	msr	BASEPRI, r3
 8009c6a:	f3bf 8f6f 	isb	sy
 8009c6e:	f3bf 8f4f 	dsb	sy
 8009c72:	61bb      	str	r3, [r7, #24]
}
 8009c74:	bf00      	nop
 8009c76:	bf00      	nop
 8009c78:	e7fd      	b.n	8009c76 <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c7c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009c80:	f023 0301 	bic.w	r3, r3, #1
 8009c84:	b2da      	uxtb	r2, r3
 8009c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c88:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					break;
 8009c8c:	e03d      	b.n	8009d0a <prvProcessReceivedCommands+0x16e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c90:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009c94:	f043 0301 	orr.w	r3, r3, #1
 8009c98:	b2da      	uxtb	r2, r3
 8009c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c9c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009ca0:	68fa      	ldr	r2, [r7, #12]
 8009ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ca4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ca8:	699b      	ldr	r3, [r3, #24]
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d10b      	bne.n	8009cc6 <prvProcessReceivedCommands+0x12a>
	__asm volatile
 8009cae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cb2:	f383 8811 	msr	BASEPRI, r3
 8009cb6:	f3bf 8f6f 	isb	sy
 8009cba:	f3bf 8f4f 	dsb	sy
 8009cbe:	617b      	str	r3, [r7, #20]
}
 8009cc0:	bf00      	nop
 8009cc2:	bf00      	nop
 8009cc4:	e7fd      	b.n	8009cc2 <prvProcessReceivedCommands+0x126>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cc8:	699a      	ldr	r2, [r3, #24]
 8009cca:	6a3b      	ldr	r3, [r7, #32]
 8009ccc:	18d1      	adds	r1, r2, r3
 8009cce:	6a3b      	ldr	r3, [r7, #32]
 8009cd0:	6a3a      	ldr	r2, [r7, #32]
 8009cd2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009cd4:	f7ff ff20 	bl	8009b18 <prvInsertTimerInActiveList>
					break;
 8009cd8:	e017      	b.n	8009d0a <prvProcessReceivedCommands+0x16e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cdc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009ce0:	f003 0302 	and.w	r3, r3, #2
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d103      	bne.n	8009cf0 <prvProcessReceivedCommands+0x154>
						{
							vPortFree( pxTimer );
 8009ce8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009cea:	f000 fbfd 	bl	800a4e8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009cee:	e00c      	b.n	8009d0a <prvProcessReceivedCommands+0x16e>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cf2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009cf6:	f023 0301 	bic.w	r3, r3, #1
 8009cfa:	b2da      	uxtb	r2, r3
 8009cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cfe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					break;
 8009d02:	e002      	b.n	8009d0a <prvProcessReceivedCommands+0x16e>

				default	:
					/* Don't expect to get here. */
					break;
 8009d04:	bf00      	nop
 8009d06:	e000      	b.n	8009d0a <prvProcessReceivedCommands+0x16e>
					break;
 8009d08:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009d0a:	4b08      	ldr	r3, [pc, #32]	@ (8009d2c <prvProcessReceivedCommands+0x190>)
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	f107 0108 	add.w	r1, r7, #8
 8009d12:	2200      	movs	r2, #0
 8009d14:	4618      	mov	r0, r3
 8009d16:	f7fe f983 	bl	8008020 <xQueueReceive>
 8009d1a:	4603      	mov	r3, r0
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	f47f af41 	bne.w	8009ba4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009d22:	bf00      	nop
 8009d24:	bf00      	nop
 8009d26:	3728      	adds	r7, #40	@ 0x28
 8009d28:	46bd      	mov	sp, r7
 8009d2a:	bd80      	pop	{r7, pc}
 8009d2c:	20000554 	.word	0x20000554

08009d30 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009d30:	b580      	push	{r7, lr}
 8009d32:	b088      	sub	sp, #32
 8009d34:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009d36:	e049      	b.n	8009dcc <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009d38:	4b2e      	ldr	r3, [pc, #184]	@ (8009df4 <prvSwitchTimerLists+0xc4>)
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	68db      	ldr	r3, [r3, #12]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d42:	4b2c      	ldr	r3, [pc, #176]	@ (8009df4 <prvSwitchTimerLists+0xc4>)
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	68db      	ldr	r3, [r3, #12]
 8009d48:	68db      	ldr	r3, [r3, #12]
 8009d4a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	3304      	adds	r3, #4
 8009d50:	4618      	mov	r0, r3
 8009d52:	f7fd fe4b 	bl	80079ec <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	6a1b      	ldr	r3, [r3, #32]
 8009d5a:	68f8      	ldr	r0, [r7, #12]
 8009d5c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009d64:	f003 0304 	and.w	r3, r3, #4
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d02f      	beq.n	8009dcc <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	699b      	ldr	r3, [r3, #24]
 8009d70:	693a      	ldr	r2, [r7, #16]
 8009d72:	4413      	add	r3, r2
 8009d74:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009d76:	68ba      	ldr	r2, [r7, #8]
 8009d78:	693b      	ldr	r3, [r7, #16]
 8009d7a:	429a      	cmp	r2, r3
 8009d7c:	d90e      	bls.n	8009d9c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	68ba      	ldr	r2, [r7, #8]
 8009d82:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	68fa      	ldr	r2, [r7, #12]
 8009d88:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009d8a:	4b1a      	ldr	r3, [pc, #104]	@ (8009df4 <prvSwitchTimerLists+0xc4>)
 8009d8c:	681a      	ldr	r2, [r3, #0]
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	3304      	adds	r3, #4
 8009d92:	4619      	mov	r1, r3
 8009d94:	4610      	mov	r0, r2
 8009d96:	f7fd fdf0 	bl	800797a <vListInsert>
 8009d9a:	e017      	b.n	8009dcc <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	9300      	str	r3, [sp, #0]
 8009da0:	2300      	movs	r3, #0
 8009da2:	693a      	ldr	r2, [r7, #16]
 8009da4:	2100      	movs	r1, #0
 8009da6:	68f8      	ldr	r0, [r7, #12]
 8009da8:	f7ff fd74 	bl	8009894 <xTimerGenericCommand>
 8009dac:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d10b      	bne.n	8009dcc <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009db4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009db8:	f383 8811 	msr	BASEPRI, r3
 8009dbc:	f3bf 8f6f 	isb	sy
 8009dc0:	f3bf 8f4f 	dsb	sy
 8009dc4:	603b      	str	r3, [r7, #0]
}
 8009dc6:	bf00      	nop
 8009dc8:	bf00      	nop
 8009dca:	e7fd      	b.n	8009dc8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009dcc:	4b09      	ldr	r3, [pc, #36]	@ (8009df4 <prvSwitchTimerLists+0xc4>)
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d1b0      	bne.n	8009d38 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009dd6:	4b07      	ldr	r3, [pc, #28]	@ (8009df4 <prvSwitchTimerLists+0xc4>)
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009ddc:	4b06      	ldr	r3, [pc, #24]	@ (8009df8 <prvSwitchTimerLists+0xc8>)
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	4a04      	ldr	r2, [pc, #16]	@ (8009df4 <prvSwitchTimerLists+0xc4>)
 8009de2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009de4:	4a04      	ldr	r2, [pc, #16]	@ (8009df8 <prvSwitchTimerLists+0xc8>)
 8009de6:	697b      	ldr	r3, [r7, #20]
 8009de8:	6013      	str	r3, [r2, #0]
}
 8009dea:	bf00      	nop
 8009dec:	3718      	adds	r7, #24
 8009dee:	46bd      	mov	sp, r7
 8009df0:	bd80      	pop	{r7, pc}
 8009df2:	bf00      	nop
 8009df4:	2000054c 	.word	0x2000054c
 8009df8:	20000550 	.word	0x20000550

08009dfc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009dfc:	b580      	push	{r7, lr}
 8009dfe:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009e00:	f000 f982 	bl	800a108 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009e04:	4b12      	ldr	r3, [pc, #72]	@ (8009e50 <prvCheckForValidListAndQueue+0x54>)
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d11d      	bne.n	8009e48 <prvCheckForValidListAndQueue+0x4c>
		{
			vListInitialise( &xActiveTimerList1 );
 8009e0c:	4811      	ldr	r0, [pc, #68]	@ (8009e54 <prvCheckForValidListAndQueue+0x58>)
 8009e0e:	f7fd fd63 	bl	80078d8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009e12:	4811      	ldr	r0, [pc, #68]	@ (8009e58 <prvCheckForValidListAndQueue+0x5c>)
 8009e14:	f7fd fd60 	bl	80078d8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009e18:	4b10      	ldr	r3, [pc, #64]	@ (8009e5c <prvCheckForValidListAndQueue+0x60>)
 8009e1a:	4a0e      	ldr	r2, [pc, #56]	@ (8009e54 <prvCheckForValidListAndQueue+0x58>)
 8009e1c:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009e1e:	4b10      	ldr	r3, [pc, #64]	@ (8009e60 <prvCheckForValidListAndQueue+0x64>)
 8009e20:	4a0d      	ldr	r2, [pc, #52]	@ (8009e58 <prvCheckForValidListAndQueue+0x5c>)
 8009e22:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8009e24:	2200      	movs	r2, #0
 8009e26:	210c      	movs	r1, #12
 8009e28:	200a      	movs	r0, #10
 8009e2a:	f7fd fe73 	bl	8007b14 <xQueueGenericCreate>
 8009e2e:	4603      	mov	r3, r0
 8009e30:	4a07      	ldr	r2, [pc, #28]	@ (8009e50 <prvCheckForValidListAndQueue+0x54>)
 8009e32:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009e34:	4b06      	ldr	r3, [pc, #24]	@ (8009e50 <prvCheckForValidListAndQueue+0x54>)
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d005      	beq.n	8009e48 <prvCheckForValidListAndQueue+0x4c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009e3c:	4b04      	ldr	r3, [pc, #16]	@ (8009e50 <prvCheckForValidListAndQueue+0x54>)
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	4908      	ldr	r1, [pc, #32]	@ (8009e64 <prvCheckForValidListAndQueue+0x68>)
 8009e42:	4618      	mov	r0, r3
 8009e44:	f7fe fc06 	bl	8008654 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009e48:	f000 f990 	bl	800a16c <vPortExitCritical>
}
 8009e4c:	bf00      	nop
 8009e4e:	bd80      	pop	{r7, pc}
 8009e50:	20000554 	.word	0x20000554
 8009e54:	20000524 	.word	0x20000524
 8009e58:	20000538 	.word	0x20000538
 8009e5c:	2000054c 	.word	0x2000054c
 8009e60:	20000550 	.word	0x20000550
 8009e64:	0800a96c 	.word	0x0800a96c

08009e68 <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 8009e68:	b580      	push	{r7, lr}
 8009e6a:	b086      	sub	sp, #24
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d10b      	bne.n	8009e92 <pvTimerGetTimerID+0x2a>
	__asm volatile
 8009e7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e7e:	f383 8811 	msr	BASEPRI, r3
 8009e82:	f3bf 8f6f 	isb	sy
 8009e86:	f3bf 8f4f 	dsb	sy
 8009e8a:	60fb      	str	r3, [r7, #12]
}
 8009e8c:	bf00      	nop
 8009e8e:	bf00      	nop
 8009e90:	e7fd      	b.n	8009e8e <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 8009e92:	f000 f939 	bl	800a108 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 8009e96:	697b      	ldr	r3, [r7, #20]
 8009e98:	69db      	ldr	r3, [r3, #28]
 8009e9a:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 8009e9c:	f000 f966 	bl	800a16c <vPortExitCritical>

	return pvReturn;
 8009ea0:	693b      	ldr	r3, [r7, #16]
}
 8009ea2:	4618      	mov	r0, r3
 8009ea4:	3718      	adds	r7, #24
 8009ea6:	46bd      	mov	sp, r7
 8009ea8:	bd80      	pop	{r7, pc}
	...

08009eac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009eac:	b480      	push	{r7}
 8009eae:	b085      	sub	sp, #20
 8009eb0:	af00      	add	r7, sp, #0
 8009eb2:	60f8      	str	r0, [r7, #12]
 8009eb4:	60b9      	str	r1, [r7, #8]
 8009eb6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	3b04      	subs	r3, #4
 8009ebc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009ec4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	3b04      	subs	r3, #4
 8009eca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009ecc:	68bb      	ldr	r3, [r7, #8]
 8009ece:	f023 0201 	bic.w	r2, r3, #1
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	3b04      	subs	r3, #4
 8009eda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009edc:	4a0c      	ldr	r2, [pc, #48]	@ (8009f10 <pxPortInitialiseStack+0x64>)
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	3b14      	subs	r3, #20
 8009ee6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009ee8:	687a      	ldr	r2, [r7, #4]
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	3b04      	subs	r3, #4
 8009ef2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	f06f 0202 	mvn.w	r2, #2
 8009efa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	3b20      	subs	r3, #32
 8009f00:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009f02:	68fb      	ldr	r3, [r7, #12]
}
 8009f04:	4618      	mov	r0, r3
 8009f06:	3714      	adds	r7, #20
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f0e:	4770      	bx	lr
 8009f10:	08009f15 	.word	0x08009f15

08009f14 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009f14:	b480      	push	{r7}
 8009f16:	b085      	sub	sp, #20
 8009f18:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009f1a:	2300      	movs	r3, #0
 8009f1c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009f1e:	4b13      	ldr	r3, [pc, #76]	@ (8009f6c <prvTaskExitError+0x58>)
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009f26:	d00b      	beq.n	8009f40 <prvTaskExitError+0x2c>
	__asm volatile
 8009f28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f2c:	f383 8811 	msr	BASEPRI, r3
 8009f30:	f3bf 8f6f 	isb	sy
 8009f34:	f3bf 8f4f 	dsb	sy
 8009f38:	60fb      	str	r3, [r7, #12]
}
 8009f3a:	bf00      	nop
 8009f3c:	bf00      	nop
 8009f3e:	e7fd      	b.n	8009f3c <prvTaskExitError+0x28>
	__asm volatile
 8009f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f44:	f383 8811 	msr	BASEPRI, r3
 8009f48:	f3bf 8f6f 	isb	sy
 8009f4c:	f3bf 8f4f 	dsb	sy
 8009f50:	60bb      	str	r3, [r7, #8]
}
 8009f52:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009f54:	bf00      	nop
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d0fc      	beq.n	8009f56 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009f5c:	bf00      	nop
 8009f5e:	bf00      	nop
 8009f60:	3714      	adds	r7, #20
 8009f62:	46bd      	mov	sp, r7
 8009f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f68:	4770      	bx	lr
 8009f6a:	bf00      	nop
 8009f6c:	2000002c 	.word	0x2000002c

08009f70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009f70:	4b07      	ldr	r3, [pc, #28]	@ (8009f90 <pxCurrentTCBConst2>)
 8009f72:	6819      	ldr	r1, [r3, #0]
 8009f74:	6808      	ldr	r0, [r1, #0]
 8009f76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f7a:	f380 8809 	msr	PSP, r0
 8009f7e:	f3bf 8f6f 	isb	sy
 8009f82:	f04f 0000 	mov.w	r0, #0
 8009f86:	f380 8811 	msr	BASEPRI, r0
 8009f8a:	4770      	bx	lr
 8009f8c:	f3af 8000 	nop.w

08009f90 <pxCurrentTCBConst2>:
 8009f90:	200003f8 	.word	0x200003f8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009f94:	bf00      	nop
 8009f96:	bf00      	nop

08009f98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009f98:	4808      	ldr	r0, [pc, #32]	@ (8009fbc <prvPortStartFirstTask+0x24>)
 8009f9a:	6800      	ldr	r0, [r0, #0]
 8009f9c:	6800      	ldr	r0, [r0, #0]
 8009f9e:	f380 8808 	msr	MSP, r0
 8009fa2:	f04f 0000 	mov.w	r0, #0
 8009fa6:	f380 8814 	msr	CONTROL, r0
 8009faa:	b662      	cpsie	i
 8009fac:	b661      	cpsie	f
 8009fae:	f3bf 8f4f 	dsb	sy
 8009fb2:	f3bf 8f6f 	isb	sy
 8009fb6:	df00      	svc	0
 8009fb8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009fba:	bf00      	nop
 8009fbc:	e000ed08 	.word	0xe000ed08

08009fc0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009fc0:	b580      	push	{r7, lr}
 8009fc2:	b086      	sub	sp, #24
 8009fc4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009fc6:	4b47      	ldr	r3, [pc, #284]	@ (800a0e4 <xPortStartScheduler+0x124>)
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	4a47      	ldr	r2, [pc, #284]	@ (800a0e8 <xPortStartScheduler+0x128>)
 8009fcc:	4293      	cmp	r3, r2
 8009fce:	d10b      	bne.n	8009fe8 <xPortStartScheduler+0x28>
	__asm volatile
 8009fd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fd4:	f383 8811 	msr	BASEPRI, r3
 8009fd8:	f3bf 8f6f 	isb	sy
 8009fdc:	f3bf 8f4f 	dsb	sy
 8009fe0:	60fb      	str	r3, [r7, #12]
}
 8009fe2:	bf00      	nop
 8009fe4:	bf00      	nop
 8009fe6:	e7fd      	b.n	8009fe4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009fe8:	4b3e      	ldr	r3, [pc, #248]	@ (800a0e4 <xPortStartScheduler+0x124>)
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	4a3f      	ldr	r2, [pc, #252]	@ (800a0ec <xPortStartScheduler+0x12c>)
 8009fee:	4293      	cmp	r3, r2
 8009ff0:	d10b      	bne.n	800a00a <xPortStartScheduler+0x4a>
	__asm volatile
 8009ff2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ff6:	f383 8811 	msr	BASEPRI, r3
 8009ffa:	f3bf 8f6f 	isb	sy
 8009ffe:	f3bf 8f4f 	dsb	sy
 800a002:	613b      	str	r3, [r7, #16]
}
 800a004:	bf00      	nop
 800a006:	bf00      	nop
 800a008:	e7fd      	b.n	800a006 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a00a:	4b39      	ldr	r3, [pc, #228]	@ (800a0f0 <xPortStartScheduler+0x130>)
 800a00c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a00e:	697b      	ldr	r3, [r7, #20]
 800a010:	781b      	ldrb	r3, [r3, #0]
 800a012:	b2db      	uxtb	r3, r3
 800a014:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a016:	697b      	ldr	r3, [r7, #20]
 800a018:	22ff      	movs	r2, #255	@ 0xff
 800a01a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a01c:	697b      	ldr	r3, [r7, #20]
 800a01e:	781b      	ldrb	r3, [r3, #0]
 800a020:	b2db      	uxtb	r3, r3
 800a022:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a024:	78fb      	ldrb	r3, [r7, #3]
 800a026:	b2db      	uxtb	r3, r3
 800a028:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a02c:	b2da      	uxtb	r2, r3
 800a02e:	4b31      	ldr	r3, [pc, #196]	@ (800a0f4 <xPortStartScheduler+0x134>)
 800a030:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a032:	4b31      	ldr	r3, [pc, #196]	@ (800a0f8 <xPortStartScheduler+0x138>)
 800a034:	2207      	movs	r2, #7
 800a036:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a038:	e009      	b.n	800a04e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a03a:	4b2f      	ldr	r3, [pc, #188]	@ (800a0f8 <xPortStartScheduler+0x138>)
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	3b01      	subs	r3, #1
 800a040:	4a2d      	ldr	r2, [pc, #180]	@ (800a0f8 <xPortStartScheduler+0x138>)
 800a042:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a044:	78fb      	ldrb	r3, [r7, #3]
 800a046:	b2db      	uxtb	r3, r3
 800a048:	005b      	lsls	r3, r3, #1
 800a04a:	b2db      	uxtb	r3, r3
 800a04c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a04e:	78fb      	ldrb	r3, [r7, #3]
 800a050:	b2db      	uxtb	r3, r3
 800a052:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a056:	2b80      	cmp	r3, #128	@ 0x80
 800a058:	d0ef      	beq.n	800a03a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a05a:	4b27      	ldr	r3, [pc, #156]	@ (800a0f8 <xPortStartScheduler+0x138>)
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	f1c3 0307 	rsb	r3, r3, #7
 800a062:	2b04      	cmp	r3, #4
 800a064:	d00b      	beq.n	800a07e <xPortStartScheduler+0xbe>
	__asm volatile
 800a066:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a06a:	f383 8811 	msr	BASEPRI, r3
 800a06e:	f3bf 8f6f 	isb	sy
 800a072:	f3bf 8f4f 	dsb	sy
 800a076:	60bb      	str	r3, [r7, #8]
}
 800a078:	bf00      	nop
 800a07a:	bf00      	nop
 800a07c:	e7fd      	b.n	800a07a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a07e:	4b1e      	ldr	r3, [pc, #120]	@ (800a0f8 <xPortStartScheduler+0x138>)
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	021b      	lsls	r3, r3, #8
 800a084:	4a1c      	ldr	r2, [pc, #112]	@ (800a0f8 <xPortStartScheduler+0x138>)
 800a086:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a088:	4b1b      	ldr	r3, [pc, #108]	@ (800a0f8 <xPortStartScheduler+0x138>)
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a090:	4a19      	ldr	r2, [pc, #100]	@ (800a0f8 <xPortStartScheduler+0x138>)
 800a092:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	b2da      	uxtb	r2, r3
 800a098:	697b      	ldr	r3, [r7, #20]
 800a09a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a09c:	4b17      	ldr	r3, [pc, #92]	@ (800a0fc <xPortStartScheduler+0x13c>)
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	4a16      	ldr	r2, [pc, #88]	@ (800a0fc <xPortStartScheduler+0x13c>)
 800a0a2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a0a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a0a8:	4b14      	ldr	r3, [pc, #80]	@ (800a0fc <xPortStartScheduler+0x13c>)
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	4a13      	ldr	r2, [pc, #76]	@ (800a0fc <xPortStartScheduler+0x13c>)
 800a0ae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a0b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a0b4:	f000 f8da 	bl	800a26c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a0b8:	4b11      	ldr	r3, [pc, #68]	@ (800a100 <xPortStartScheduler+0x140>)
 800a0ba:	2200      	movs	r2, #0
 800a0bc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a0be:	f000 f8f9 	bl	800a2b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a0c2:	4b10      	ldr	r3, [pc, #64]	@ (800a104 <xPortStartScheduler+0x144>)
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	4a0f      	ldr	r2, [pc, #60]	@ (800a104 <xPortStartScheduler+0x144>)
 800a0c8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a0cc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a0ce:	f7ff ff63 	bl	8009f98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a0d2:	f7fe fec9 	bl	8008e68 <vTaskSwitchContext>
	prvTaskExitError();
 800a0d6:	f7ff ff1d 	bl	8009f14 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a0da:	2300      	movs	r3, #0
}
 800a0dc:	4618      	mov	r0, r3
 800a0de:	3718      	adds	r7, #24
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	bd80      	pop	{r7, pc}
 800a0e4:	e000ed00 	.word	0xe000ed00
 800a0e8:	410fc271 	.word	0x410fc271
 800a0ec:	410fc270 	.word	0x410fc270
 800a0f0:	e000e400 	.word	0xe000e400
 800a0f4:	20000560 	.word	0x20000560
 800a0f8:	20000564 	.word	0x20000564
 800a0fc:	e000ed20 	.word	0xe000ed20
 800a100:	2000002c 	.word	0x2000002c
 800a104:	e000ef34 	.word	0xe000ef34

0800a108 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a108:	b480      	push	{r7}
 800a10a:	b083      	sub	sp, #12
 800a10c:	af00      	add	r7, sp, #0
	__asm volatile
 800a10e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a112:	f383 8811 	msr	BASEPRI, r3
 800a116:	f3bf 8f6f 	isb	sy
 800a11a:	f3bf 8f4f 	dsb	sy
 800a11e:	607b      	str	r3, [r7, #4]
}
 800a120:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a122:	4b10      	ldr	r3, [pc, #64]	@ (800a164 <vPortEnterCritical+0x5c>)
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	3301      	adds	r3, #1
 800a128:	4a0e      	ldr	r2, [pc, #56]	@ (800a164 <vPortEnterCritical+0x5c>)
 800a12a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a12c:	4b0d      	ldr	r3, [pc, #52]	@ (800a164 <vPortEnterCritical+0x5c>)
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	2b01      	cmp	r3, #1
 800a132:	d110      	bne.n	800a156 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a134:	4b0c      	ldr	r3, [pc, #48]	@ (800a168 <vPortEnterCritical+0x60>)
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	b2db      	uxtb	r3, r3
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d00b      	beq.n	800a156 <vPortEnterCritical+0x4e>
	__asm volatile
 800a13e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a142:	f383 8811 	msr	BASEPRI, r3
 800a146:	f3bf 8f6f 	isb	sy
 800a14a:	f3bf 8f4f 	dsb	sy
 800a14e:	603b      	str	r3, [r7, #0]
}
 800a150:	bf00      	nop
 800a152:	bf00      	nop
 800a154:	e7fd      	b.n	800a152 <vPortEnterCritical+0x4a>
	}
}
 800a156:	bf00      	nop
 800a158:	370c      	adds	r7, #12
 800a15a:	46bd      	mov	sp, r7
 800a15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a160:	4770      	bx	lr
 800a162:	bf00      	nop
 800a164:	2000002c 	.word	0x2000002c
 800a168:	e000ed04 	.word	0xe000ed04

0800a16c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a16c:	b480      	push	{r7}
 800a16e:	b083      	sub	sp, #12
 800a170:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a172:	4b12      	ldr	r3, [pc, #72]	@ (800a1bc <vPortExitCritical+0x50>)
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d10b      	bne.n	800a192 <vPortExitCritical+0x26>
	__asm volatile
 800a17a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a17e:	f383 8811 	msr	BASEPRI, r3
 800a182:	f3bf 8f6f 	isb	sy
 800a186:	f3bf 8f4f 	dsb	sy
 800a18a:	607b      	str	r3, [r7, #4]
}
 800a18c:	bf00      	nop
 800a18e:	bf00      	nop
 800a190:	e7fd      	b.n	800a18e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a192:	4b0a      	ldr	r3, [pc, #40]	@ (800a1bc <vPortExitCritical+0x50>)
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	3b01      	subs	r3, #1
 800a198:	4a08      	ldr	r2, [pc, #32]	@ (800a1bc <vPortExitCritical+0x50>)
 800a19a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a19c:	4b07      	ldr	r3, [pc, #28]	@ (800a1bc <vPortExitCritical+0x50>)
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d105      	bne.n	800a1b0 <vPortExitCritical+0x44>
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a1a8:	683b      	ldr	r3, [r7, #0]
 800a1aa:	f383 8811 	msr	BASEPRI, r3
}
 800a1ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a1b0:	bf00      	nop
 800a1b2:	370c      	adds	r7, #12
 800a1b4:	46bd      	mov	sp, r7
 800a1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ba:	4770      	bx	lr
 800a1bc:	2000002c 	.word	0x2000002c

0800a1c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a1c0:	f3ef 8009 	mrs	r0, PSP
 800a1c4:	f3bf 8f6f 	isb	sy
 800a1c8:	4b15      	ldr	r3, [pc, #84]	@ (800a220 <pxCurrentTCBConst>)
 800a1ca:	681a      	ldr	r2, [r3, #0]
 800a1cc:	f01e 0f10 	tst.w	lr, #16
 800a1d0:	bf08      	it	eq
 800a1d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a1d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1da:	6010      	str	r0, [r2, #0]
 800a1dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a1e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a1e4:	f380 8811 	msr	BASEPRI, r0
 800a1e8:	f3bf 8f4f 	dsb	sy
 800a1ec:	f3bf 8f6f 	isb	sy
 800a1f0:	f7fe fe3a 	bl	8008e68 <vTaskSwitchContext>
 800a1f4:	f04f 0000 	mov.w	r0, #0
 800a1f8:	f380 8811 	msr	BASEPRI, r0
 800a1fc:	bc09      	pop	{r0, r3}
 800a1fe:	6819      	ldr	r1, [r3, #0]
 800a200:	6808      	ldr	r0, [r1, #0]
 800a202:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a206:	f01e 0f10 	tst.w	lr, #16
 800a20a:	bf08      	it	eq
 800a20c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a210:	f380 8809 	msr	PSP, r0
 800a214:	f3bf 8f6f 	isb	sy
 800a218:	4770      	bx	lr
 800a21a:	bf00      	nop
 800a21c:	f3af 8000 	nop.w

0800a220 <pxCurrentTCBConst>:
 800a220:	200003f8 	.word	0x200003f8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a224:	bf00      	nop
 800a226:	bf00      	nop

0800a228 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a228:	b580      	push	{r7, lr}
 800a22a:	b082      	sub	sp, #8
 800a22c:	af00      	add	r7, sp, #0
	__asm volatile
 800a22e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a232:	f383 8811 	msr	BASEPRI, r3
 800a236:	f3bf 8f6f 	isb	sy
 800a23a:	f3bf 8f4f 	dsb	sy
 800a23e:	607b      	str	r3, [r7, #4]
}
 800a240:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a242:	f7fe fd57 	bl	8008cf4 <xTaskIncrementTick>
 800a246:	4603      	mov	r3, r0
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d003      	beq.n	800a254 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a24c:	4b06      	ldr	r3, [pc, #24]	@ (800a268 <SysTick_Handler+0x40>)
 800a24e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a252:	601a      	str	r2, [r3, #0]
 800a254:	2300      	movs	r3, #0
 800a256:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a258:	683b      	ldr	r3, [r7, #0]
 800a25a:	f383 8811 	msr	BASEPRI, r3
}
 800a25e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a260:	bf00      	nop
 800a262:	3708      	adds	r7, #8
 800a264:	46bd      	mov	sp, r7
 800a266:	bd80      	pop	{r7, pc}
 800a268:	e000ed04 	.word	0xe000ed04

0800a26c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a26c:	b480      	push	{r7}
 800a26e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a270:	4b0b      	ldr	r3, [pc, #44]	@ (800a2a0 <vPortSetupTimerInterrupt+0x34>)
 800a272:	2200      	movs	r2, #0
 800a274:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a276:	4b0b      	ldr	r3, [pc, #44]	@ (800a2a4 <vPortSetupTimerInterrupt+0x38>)
 800a278:	2200      	movs	r2, #0
 800a27a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a27c:	4b0a      	ldr	r3, [pc, #40]	@ (800a2a8 <vPortSetupTimerInterrupt+0x3c>)
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	4a0a      	ldr	r2, [pc, #40]	@ (800a2ac <vPortSetupTimerInterrupt+0x40>)
 800a282:	fba2 2303 	umull	r2, r3, r2, r3
 800a286:	099b      	lsrs	r3, r3, #6
 800a288:	4a09      	ldr	r2, [pc, #36]	@ (800a2b0 <vPortSetupTimerInterrupt+0x44>)
 800a28a:	3b01      	subs	r3, #1
 800a28c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a28e:	4b04      	ldr	r3, [pc, #16]	@ (800a2a0 <vPortSetupTimerInterrupt+0x34>)
 800a290:	2207      	movs	r2, #7
 800a292:	601a      	str	r2, [r3, #0]
}
 800a294:	bf00      	nop
 800a296:	46bd      	mov	sp, r7
 800a298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a29c:	4770      	bx	lr
 800a29e:	bf00      	nop
 800a2a0:	e000e010 	.word	0xe000e010
 800a2a4:	e000e018 	.word	0xe000e018
 800a2a8:	2000000c 	.word	0x2000000c
 800a2ac:	10624dd3 	.word	0x10624dd3
 800a2b0:	e000e014 	.word	0xe000e014

0800a2b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a2b4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a2c4 <vPortEnableVFP+0x10>
 800a2b8:	6801      	ldr	r1, [r0, #0]
 800a2ba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a2be:	6001      	str	r1, [r0, #0]
 800a2c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a2c2:	bf00      	nop
 800a2c4:	e000ed88 	.word	0xe000ed88

0800a2c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a2c8:	b480      	push	{r7}
 800a2ca:	b085      	sub	sp, #20
 800a2cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a2ce:	f3ef 8305 	mrs	r3, IPSR
 800a2d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	2b0f      	cmp	r3, #15
 800a2d8:	d915      	bls.n	800a306 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a2da:	4a18      	ldr	r2, [pc, #96]	@ (800a33c <vPortValidateInterruptPriority+0x74>)
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	4413      	add	r3, r2
 800a2e0:	781b      	ldrb	r3, [r3, #0]
 800a2e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a2e4:	4b16      	ldr	r3, [pc, #88]	@ (800a340 <vPortValidateInterruptPriority+0x78>)
 800a2e6:	781b      	ldrb	r3, [r3, #0]
 800a2e8:	7afa      	ldrb	r2, [r7, #11]
 800a2ea:	429a      	cmp	r2, r3
 800a2ec:	d20b      	bcs.n	800a306 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a2ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2f2:	f383 8811 	msr	BASEPRI, r3
 800a2f6:	f3bf 8f6f 	isb	sy
 800a2fa:	f3bf 8f4f 	dsb	sy
 800a2fe:	607b      	str	r3, [r7, #4]
}
 800a300:	bf00      	nop
 800a302:	bf00      	nop
 800a304:	e7fd      	b.n	800a302 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a306:	4b0f      	ldr	r3, [pc, #60]	@ (800a344 <vPortValidateInterruptPriority+0x7c>)
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a30e:	4b0e      	ldr	r3, [pc, #56]	@ (800a348 <vPortValidateInterruptPriority+0x80>)
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	429a      	cmp	r2, r3
 800a314:	d90b      	bls.n	800a32e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a316:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a31a:	f383 8811 	msr	BASEPRI, r3
 800a31e:	f3bf 8f6f 	isb	sy
 800a322:	f3bf 8f4f 	dsb	sy
 800a326:	603b      	str	r3, [r7, #0]
}
 800a328:	bf00      	nop
 800a32a:	bf00      	nop
 800a32c:	e7fd      	b.n	800a32a <vPortValidateInterruptPriority+0x62>
	}
 800a32e:	bf00      	nop
 800a330:	3714      	adds	r7, #20
 800a332:	46bd      	mov	sp, r7
 800a334:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a338:	4770      	bx	lr
 800a33a:	bf00      	nop
 800a33c:	e000e3f0 	.word	0xe000e3f0
 800a340:	20000560 	.word	0x20000560
 800a344:	e000ed0c 	.word	0xe000ed0c
 800a348:	20000564 	.word	0x20000564

0800a34c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a34c:	b580      	push	{r7, lr}
 800a34e:	b08a      	sub	sp, #40	@ 0x28
 800a350:	af00      	add	r7, sp, #0
 800a352:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a354:	2300      	movs	r3, #0
 800a356:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a358:	f7fe fbfe 	bl	8008b58 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a35c:	4b5c      	ldr	r3, [pc, #368]	@ (800a4d0 <pvPortMalloc+0x184>)
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	2b00      	cmp	r3, #0
 800a362:	d101      	bne.n	800a368 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a364:	f000 f924 	bl	800a5b0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a368:	4b5a      	ldr	r3, [pc, #360]	@ (800a4d4 <pvPortMalloc+0x188>)
 800a36a:	681a      	ldr	r2, [r3, #0]
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	4013      	ands	r3, r2
 800a370:	2b00      	cmp	r3, #0
 800a372:	f040 8095 	bne.w	800a4a0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d01e      	beq.n	800a3ba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a37c:	2208      	movs	r2, #8
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	4413      	add	r3, r2
 800a382:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	f003 0307 	and.w	r3, r3, #7
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d015      	beq.n	800a3ba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	f023 0307 	bic.w	r3, r3, #7
 800a394:	3308      	adds	r3, #8
 800a396:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	f003 0307 	and.w	r3, r3, #7
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d00b      	beq.n	800a3ba <pvPortMalloc+0x6e>
	__asm volatile
 800a3a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3a6:	f383 8811 	msr	BASEPRI, r3
 800a3aa:	f3bf 8f6f 	isb	sy
 800a3ae:	f3bf 8f4f 	dsb	sy
 800a3b2:	617b      	str	r3, [r7, #20]
}
 800a3b4:	bf00      	nop
 800a3b6:	bf00      	nop
 800a3b8:	e7fd      	b.n	800a3b6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d06f      	beq.n	800a4a0 <pvPortMalloc+0x154>
 800a3c0:	4b45      	ldr	r3, [pc, #276]	@ (800a4d8 <pvPortMalloc+0x18c>)
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	687a      	ldr	r2, [r7, #4]
 800a3c6:	429a      	cmp	r2, r3
 800a3c8:	d86a      	bhi.n	800a4a0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a3ca:	4b44      	ldr	r3, [pc, #272]	@ (800a4dc <pvPortMalloc+0x190>)
 800a3cc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a3ce:	4b43      	ldr	r3, [pc, #268]	@ (800a4dc <pvPortMalloc+0x190>)
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a3d4:	e004      	b.n	800a3e0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a3d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3d8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a3da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a3e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3e2:	685b      	ldr	r3, [r3, #4]
 800a3e4:	687a      	ldr	r2, [r7, #4]
 800a3e6:	429a      	cmp	r2, r3
 800a3e8:	d903      	bls.n	800a3f2 <pvPortMalloc+0xa6>
 800a3ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d1f1      	bne.n	800a3d6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a3f2:	4b37      	ldr	r3, [pc, #220]	@ (800a4d0 <pvPortMalloc+0x184>)
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a3f8:	429a      	cmp	r2, r3
 800a3fa:	d051      	beq.n	800a4a0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a3fc:	6a3b      	ldr	r3, [r7, #32]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	2208      	movs	r2, #8
 800a402:	4413      	add	r3, r2
 800a404:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a408:	681a      	ldr	r2, [r3, #0]
 800a40a:	6a3b      	ldr	r3, [r7, #32]
 800a40c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a40e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a410:	685a      	ldr	r2, [r3, #4]
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	1ad2      	subs	r2, r2, r3
 800a416:	2308      	movs	r3, #8
 800a418:	005b      	lsls	r3, r3, #1
 800a41a:	429a      	cmp	r2, r3
 800a41c:	d920      	bls.n	800a460 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a41e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	4413      	add	r3, r2
 800a424:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a426:	69bb      	ldr	r3, [r7, #24]
 800a428:	f003 0307 	and.w	r3, r3, #7
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d00b      	beq.n	800a448 <pvPortMalloc+0xfc>
	__asm volatile
 800a430:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a434:	f383 8811 	msr	BASEPRI, r3
 800a438:	f3bf 8f6f 	isb	sy
 800a43c:	f3bf 8f4f 	dsb	sy
 800a440:	613b      	str	r3, [r7, #16]
}
 800a442:	bf00      	nop
 800a444:	bf00      	nop
 800a446:	e7fd      	b.n	800a444 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a44a:	685a      	ldr	r2, [r3, #4]
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	1ad2      	subs	r2, r2, r3
 800a450:	69bb      	ldr	r3, [r7, #24]
 800a452:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a456:	687a      	ldr	r2, [r7, #4]
 800a458:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a45a:	69b8      	ldr	r0, [r7, #24]
 800a45c:	f000 f90a 	bl	800a674 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a460:	4b1d      	ldr	r3, [pc, #116]	@ (800a4d8 <pvPortMalloc+0x18c>)
 800a462:	681a      	ldr	r2, [r3, #0]
 800a464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a466:	685b      	ldr	r3, [r3, #4]
 800a468:	1ad3      	subs	r3, r2, r3
 800a46a:	4a1b      	ldr	r2, [pc, #108]	@ (800a4d8 <pvPortMalloc+0x18c>)
 800a46c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a46e:	4b1a      	ldr	r3, [pc, #104]	@ (800a4d8 <pvPortMalloc+0x18c>)
 800a470:	681a      	ldr	r2, [r3, #0]
 800a472:	4b1b      	ldr	r3, [pc, #108]	@ (800a4e0 <pvPortMalloc+0x194>)
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	429a      	cmp	r2, r3
 800a478:	d203      	bcs.n	800a482 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a47a:	4b17      	ldr	r3, [pc, #92]	@ (800a4d8 <pvPortMalloc+0x18c>)
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	4a18      	ldr	r2, [pc, #96]	@ (800a4e0 <pvPortMalloc+0x194>)
 800a480:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a484:	685a      	ldr	r2, [r3, #4]
 800a486:	4b13      	ldr	r3, [pc, #76]	@ (800a4d4 <pvPortMalloc+0x188>)
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	431a      	orrs	r2, r3
 800a48c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a48e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a492:	2200      	movs	r2, #0
 800a494:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a496:	4b13      	ldr	r3, [pc, #76]	@ (800a4e4 <pvPortMalloc+0x198>)
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	3301      	adds	r3, #1
 800a49c:	4a11      	ldr	r2, [pc, #68]	@ (800a4e4 <pvPortMalloc+0x198>)
 800a49e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a4a0:	f7fe fb68 	bl	8008b74 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a4a4:	69fb      	ldr	r3, [r7, #28]
 800a4a6:	f003 0307 	and.w	r3, r3, #7
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d00b      	beq.n	800a4c6 <pvPortMalloc+0x17a>
	__asm volatile
 800a4ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4b2:	f383 8811 	msr	BASEPRI, r3
 800a4b6:	f3bf 8f6f 	isb	sy
 800a4ba:	f3bf 8f4f 	dsb	sy
 800a4be:	60fb      	str	r3, [r7, #12]
}
 800a4c0:	bf00      	nop
 800a4c2:	bf00      	nop
 800a4c4:	e7fd      	b.n	800a4c2 <pvPortMalloc+0x176>
	return pvReturn;
 800a4c6:	69fb      	ldr	r3, [r7, #28]
}
 800a4c8:	4618      	mov	r0, r3
 800a4ca:	3728      	adds	r7, #40	@ 0x28
 800a4cc:	46bd      	mov	sp, r7
 800a4ce:	bd80      	pop	{r7, pc}
 800a4d0:	20003570 	.word	0x20003570
 800a4d4:	20003584 	.word	0x20003584
 800a4d8:	20003574 	.word	0x20003574
 800a4dc:	20003568 	.word	0x20003568
 800a4e0:	20003578 	.word	0x20003578
 800a4e4:	2000357c 	.word	0x2000357c

0800a4e8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a4e8:	b580      	push	{r7, lr}
 800a4ea:	b086      	sub	sp, #24
 800a4ec:	af00      	add	r7, sp, #0
 800a4ee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d04f      	beq.n	800a59a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a4fa:	2308      	movs	r3, #8
 800a4fc:	425b      	negs	r3, r3
 800a4fe:	697a      	ldr	r2, [r7, #20]
 800a500:	4413      	add	r3, r2
 800a502:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a504:	697b      	ldr	r3, [r7, #20]
 800a506:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a508:	693b      	ldr	r3, [r7, #16]
 800a50a:	685a      	ldr	r2, [r3, #4]
 800a50c:	4b25      	ldr	r3, [pc, #148]	@ (800a5a4 <vPortFree+0xbc>)
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	4013      	ands	r3, r2
 800a512:	2b00      	cmp	r3, #0
 800a514:	d10b      	bne.n	800a52e <vPortFree+0x46>
	__asm volatile
 800a516:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a51a:	f383 8811 	msr	BASEPRI, r3
 800a51e:	f3bf 8f6f 	isb	sy
 800a522:	f3bf 8f4f 	dsb	sy
 800a526:	60fb      	str	r3, [r7, #12]
}
 800a528:	bf00      	nop
 800a52a:	bf00      	nop
 800a52c:	e7fd      	b.n	800a52a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a52e:	693b      	ldr	r3, [r7, #16]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	2b00      	cmp	r3, #0
 800a534:	d00b      	beq.n	800a54e <vPortFree+0x66>
	__asm volatile
 800a536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a53a:	f383 8811 	msr	BASEPRI, r3
 800a53e:	f3bf 8f6f 	isb	sy
 800a542:	f3bf 8f4f 	dsb	sy
 800a546:	60bb      	str	r3, [r7, #8]
}
 800a548:	bf00      	nop
 800a54a:	bf00      	nop
 800a54c:	e7fd      	b.n	800a54a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a54e:	693b      	ldr	r3, [r7, #16]
 800a550:	685a      	ldr	r2, [r3, #4]
 800a552:	4b14      	ldr	r3, [pc, #80]	@ (800a5a4 <vPortFree+0xbc>)
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	4013      	ands	r3, r2
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d01e      	beq.n	800a59a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a55c:	693b      	ldr	r3, [r7, #16]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	2b00      	cmp	r3, #0
 800a562:	d11a      	bne.n	800a59a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a564:	693b      	ldr	r3, [r7, #16]
 800a566:	685a      	ldr	r2, [r3, #4]
 800a568:	4b0e      	ldr	r3, [pc, #56]	@ (800a5a4 <vPortFree+0xbc>)
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	43db      	mvns	r3, r3
 800a56e:	401a      	ands	r2, r3
 800a570:	693b      	ldr	r3, [r7, #16]
 800a572:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a574:	f7fe faf0 	bl	8008b58 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a578:	693b      	ldr	r3, [r7, #16]
 800a57a:	685a      	ldr	r2, [r3, #4]
 800a57c:	4b0a      	ldr	r3, [pc, #40]	@ (800a5a8 <vPortFree+0xc0>)
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	4413      	add	r3, r2
 800a582:	4a09      	ldr	r2, [pc, #36]	@ (800a5a8 <vPortFree+0xc0>)
 800a584:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a586:	6938      	ldr	r0, [r7, #16]
 800a588:	f000 f874 	bl	800a674 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a58c:	4b07      	ldr	r3, [pc, #28]	@ (800a5ac <vPortFree+0xc4>)
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	3301      	adds	r3, #1
 800a592:	4a06      	ldr	r2, [pc, #24]	@ (800a5ac <vPortFree+0xc4>)
 800a594:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a596:	f7fe faed 	bl	8008b74 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a59a:	bf00      	nop
 800a59c:	3718      	adds	r7, #24
 800a59e:	46bd      	mov	sp, r7
 800a5a0:	bd80      	pop	{r7, pc}
 800a5a2:	bf00      	nop
 800a5a4:	20003584 	.word	0x20003584
 800a5a8:	20003574 	.word	0x20003574
 800a5ac:	20003580 	.word	0x20003580

0800a5b0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a5b0:	b480      	push	{r7}
 800a5b2:	b085      	sub	sp, #20
 800a5b4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a5b6:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800a5ba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a5bc:	4b27      	ldr	r3, [pc, #156]	@ (800a65c <prvHeapInit+0xac>)
 800a5be:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	f003 0307 	and.w	r3, r3, #7
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d00c      	beq.n	800a5e4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	3307      	adds	r3, #7
 800a5ce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	f023 0307 	bic.w	r3, r3, #7
 800a5d6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a5d8:	68ba      	ldr	r2, [r7, #8]
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	1ad3      	subs	r3, r2, r3
 800a5de:	4a1f      	ldr	r2, [pc, #124]	@ (800a65c <prvHeapInit+0xac>)
 800a5e0:	4413      	add	r3, r2
 800a5e2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a5e8:	4a1d      	ldr	r2, [pc, #116]	@ (800a660 <prvHeapInit+0xb0>)
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a5ee:	4b1c      	ldr	r3, [pc, #112]	@ (800a660 <prvHeapInit+0xb0>)
 800a5f0:	2200      	movs	r2, #0
 800a5f2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	68ba      	ldr	r2, [r7, #8]
 800a5f8:	4413      	add	r3, r2
 800a5fa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a5fc:	2208      	movs	r2, #8
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	1a9b      	subs	r3, r3, r2
 800a602:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	f023 0307 	bic.w	r3, r3, #7
 800a60a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	4a15      	ldr	r2, [pc, #84]	@ (800a664 <prvHeapInit+0xb4>)
 800a610:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a612:	4b14      	ldr	r3, [pc, #80]	@ (800a664 <prvHeapInit+0xb4>)
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	2200      	movs	r2, #0
 800a618:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a61a:	4b12      	ldr	r3, [pc, #72]	@ (800a664 <prvHeapInit+0xb4>)
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	2200      	movs	r2, #0
 800a620:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a626:	683b      	ldr	r3, [r7, #0]
 800a628:	68fa      	ldr	r2, [r7, #12]
 800a62a:	1ad2      	subs	r2, r2, r3
 800a62c:	683b      	ldr	r3, [r7, #0]
 800a62e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a630:	4b0c      	ldr	r3, [pc, #48]	@ (800a664 <prvHeapInit+0xb4>)
 800a632:	681a      	ldr	r2, [r3, #0]
 800a634:	683b      	ldr	r3, [r7, #0]
 800a636:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a638:	683b      	ldr	r3, [r7, #0]
 800a63a:	685b      	ldr	r3, [r3, #4]
 800a63c:	4a0a      	ldr	r2, [pc, #40]	@ (800a668 <prvHeapInit+0xb8>)
 800a63e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a640:	683b      	ldr	r3, [r7, #0]
 800a642:	685b      	ldr	r3, [r3, #4]
 800a644:	4a09      	ldr	r2, [pc, #36]	@ (800a66c <prvHeapInit+0xbc>)
 800a646:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a648:	4b09      	ldr	r3, [pc, #36]	@ (800a670 <prvHeapInit+0xc0>)
 800a64a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a64e:	601a      	str	r2, [r3, #0]
}
 800a650:	bf00      	nop
 800a652:	3714      	adds	r7, #20
 800a654:	46bd      	mov	sp, r7
 800a656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a65a:	4770      	bx	lr
 800a65c:	20000568 	.word	0x20000568
 800a660:	20003568 	.word	0x20003568
 800a664:	20003570 	.word	0x20003570
 800a668:	20003578 	.word	0x20003578
 800a66c:	20003574 	.word	0x20003574
 800a670:	20003584 	.word	0x20003584

0800a674 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a674:	b480      	push	{r7}
 800a676:	b085      	sub	sp, #20
 800a678:	af00      	add	r7, sp, #0
 800a67a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a67c:	4b28      	ldr	r3, [pc, #160]	@ (800a720 <prvInsertBlockIntoFreeList+0xac>)
 800a67e:	60fb      	str	r3, [r7, #12]
 800a680:	e002      	b.n	800a688 <prvInsertBlockIntoFreeList+0x14>
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	60fb      	str	r3, [r7, #12]
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	687a      	ldr	r2, [r7, #4]
 800a68e:	429a      	cmp	r2, r3
 800a690:	d8f7      	bhi.n	800a682 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	685b      	ldr	r3, [r3, #4]
 800a69a:	68ba      	ldr	r2, [r7, #8]
 800a69c:	4413      	add	r3, r2
 800a69e:	687a      	ldr	r2, [r7, #4]
 800a6a0:	429a      	cmp	r2, r3
 800a6a2:	d108      	bne.n	800a6b6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	685a      	ldr	r2, [r3, #4]
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	685b      	ldr	r3, [r3, #4]
 800a6ac:	441a      	add	r2, r3
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	685b      	ldr	r3, [r3, #4]
 800a6be:	68ba      	ldr	r2, [r7, #8]
 800a6c0:	441a      	add	r2, r3
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	429a      	cmp	r2, r3
 800a6c8:	d118      	bne.n	800a6fc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	681a      	ldr	r2, [r3, #0]
 800a6ce:	4b15      	ldr	r3, [pc, #84]	@ (800a724 <prvInsertBlockIntoFreeList+0xb0>)
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	429a      	cmp	r2, r3
 800a6d4:	d00d      	beq.n	800a6f2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	685a      	ldr	r2, [r3, #4]
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	685b      	ldr	r3, [r3, #4]
 800a6e0:	441a      	add	r2, r3
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	681a      	ldr	r2, [r3, #0]
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	601a      	str	r2, [r3, #0]
 800a6f0:	e008      	b.n	800a704 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a6f2:	4b0c      	ldr	r3, [pc, #48]	@ (800a724 <prvInsertBlockIntoFreeList+0xb0>)
 800a6f4:	681a      	ldr	r2, [r3, #0]
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	601a      	str	r2, [r3, #0]
 800a6fa:	e003      	b.n	800a704 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	681a      	ldr	r2, [r3, #0]
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a704:	68fa      	ldr	r2, [r7, #12]
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	429a      	cmp	r2, r3
 800a70a:	d002      	beq.n	800a712 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	687a      	ldr	r2, [r7, #4]
 800a710:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a712:	bf00      	nop
 800a714:	3714      	adds	r7, #20
 800a716:	46bd      	mov	sp, r7
 800a718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a71c:	4770      	bx	lr
 800a71e:	bf00      	nop
 800a720:	20003568 	.word	0x20003568
 800a724:	20003570 	.word	0x20003570

0800a728 <memset>:
 800a728:	4402      	add	r2, r0
 800a72a:	4603      	mov	r3, r0
 800a72c:	4293      	cmp	r3, r2
 800a72e:	d100      	bne.n	800a732 <memset+0xa>
 800a730:	4770      	bx	lr
 800a732:	f803 1b01 	strb.w	r1, [r3], #1
 800a736:	e7f9      	b.n	800a72c <memset+0x4>

0800a738 <_reclaim_reent>:
 800a738:	4b2d      	ldr	r3, [pc, #180]	@ (800a7f0 <_reclaim_reent+0xb8>)
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	4283      	cmp	r3, r0
 800a73e:	b570      	push	{r4, r5, r6, lr}
 800a740:	4604      	mov	r4, r0
 800a742:	d053      	beq.n	800a7ec <_reclaim_reent+0xb4>
 800a744:	69c3      	ldr	r3, [r0, #28]
 800a746:	b31b      	cbz	r3, 800a790 <_reclaim_reent+0x58>
 800a748:	68db      	ldr	r3, [r3, #12]
 800a74a:	b163      	cbz	r3, 800a766 <_reclaim_reent+0x2e>
 800a74c:	2500      	movs	r5, #0
 800a74e:	69e3      	ldr	r3, [r4, #28]
 800a750:	68db      	ldr	r3, [r3, #12]
 800a752:	5959      	ldr	r1, [r3, r5]
 800a754:	b9b1      	cbnz	r1, 800a784 <_reclaim_reent+0x4c>
 800a756:	3504      	adds	r5, #4
 800a758:	2d80      	cmp	r5, #128	@ 0x80
 800a75a:	d1f8      	bne.n	800a74e <_reclaim_reent+0x16>
 800a75c:	69e3      	ldr	r3, [r4, #28]
 800a75e:	4620      	mov	r0, r4
 800a760:	68d9      	ldr	r1, [r3, #12]
 800a762:	f000 f87b 	bl	800a85c <_free_r>
 800a766:	69e3      	ldr	r3, [r4, #28]
 800a768:	6819      	ldr	r1, [r3, #0]
 800a76a:	b111      	cbz	r1, 800a772 <_reclaim_reent+0x3a>
 800a76c:	4620      	mov	r0, r4
 800a76e:	f000 f875 	bl	800a85c <_free_r>
 800a772:	69e3      	ldr	r3, [r4, #28]
 800a774:	689d      	ldr	r5, [r3, #8]
 800a776:	b15d      	cbz	r5, 800a790 <_reclaim_reent+0x58>
 800a778:	4629      	mov	r1, r5
 800a77a:	4620      	mov	r0, r4
 800a77c:	682d      	ldr	r5, [r5, #0]
 800a77e:	f000 f86d 	bl	800a85c <_free_r>
 800a782:	e7f8      	b.n	800a776 <_reclaim_reent+0x3e>
 800a784:	680e      	ldr	r6, [r1, #0]
 800a786:	4620      	mov	r0, r4
 800a788:	f000 f868 	bl	800a85c <_free_r>
 800a78c:	4631      	mov	r1, r6
 800a78e:	e7e1      	b.n	800a754 <_reclaim_reent+0x1c>
 800a790:	6961      	ldr	r1, [r4, #20]
 800a792:	b111      	cbz	r1, 800a79a <_reclaim_reent+0x62>
 800a794:	4620      	mov	r0, r4
 800a796:	f000 f861 	bl	800a85c <_free_r>
 800a79a:	69e1      	ldr	r1, [r4, #28]
 800a79c:	b111      	cbz	r1, 800a7a4 <_reclaim_reent+0x6c>
 800a79e:	4620      	mov	r0, r4
 800a7a0:	f000 f85c 	bl	800a85c <_free_r>
 800a7a4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a7a6:	b111      	cbz	r1, 800a7ae <_reclaim_reent+0x76>
 800a7a8:	4620      	mov	r0, r4
 800a7aa:	f000 f857 	bl	800a85c <_free_r>
 800a7ae:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a7b0:	b111      	cbz	r1, 800a7b8 <_reclaim_reent+0x80>
 800a7b2:	4620      	mov	r0, r4
 800a7b4:	f000 f852 	bl	800a85c <_free_r>
 800a7b8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800a7ba:	b111      	cbz	r1, 800a7c2 <_reclaim_reent+0x8a>
 800a7bc:	4620      	mov	r0, r4
 800a7be:	f000 f84d 	bl	800a85c <_free_r>
 800a7c2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800a7c4:	b111      	cbz	r1, 800a7cc <_reclaim_reent+0x94>
 800a7c6:	4620      	mov	r0, r4
 800a7c8:	f000 f848 	bl	800a85c <_free_r>
 800a7cc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a7ce:	b111      	cbz	r1, 800a7d6 <_reclaim_reent+0x9e>
 800a7d0:	4620      	mov	r0, r4
 800a7d2:	f000 f843 	bl	800a85c <_free_r>
 800a7d6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800a7d8:	b111      	cbz	r1, 800a7e0 <_reclaim_reent+0xa8>
 800a7da:	4620      	mov	r0, r4
 800a7dc:	f000 f83e 	bl	800a85c <_free_r>
 800a7e0:	6a23      	ldr	r3, [r4, #32]
 800a7e2:	b11b      	cbz	r3, 800a7ec <_reclaim_reent+0xb4>
 800a7e4:	4620      	mov	r0, r4
 800a7e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a7ea:	4718      	bx	r3
 800a7ec:	bd70      	pop	{r4, r5, r6, pc}
 800a7ee:	bf00      	nop
 800a7f0:	20000030 	.word	0x20000030

0800a7f4 <__libc_init_array>:
 800a7f4:	b570      	push	{r4, r5, r6, lr}
 800a7f6:	4d0d      	ldr	r5, [pc, #52]	@ (800a82c <__libc_init_array+0x38>)
 800a7f8:	4c0d      	ldr	r4, [pc, #52]	@ (800a830 <__libc_init_array+0x3c>)
 800a7fa:	1b64      	subs	r4, r4, r5
 800a7fc:	10a4      	asrs	r4, r4, #2
 800a7fe:	2600      	movs	r6, #0
 800a800:	42a6      	cmp	r6, r4
 800a802:	d109      	bne.n	800a818 <__libc_init_array+0x24>
 800a804:	4d0b      	ldr	r5, [pc, #44]	@ (800a834 <__libc_init_array+0x40>)
 800a806:	4c0c      	ldr	r4, [pc, #48]	@ (800a838 <__libc_init_array+0x44>)
 800a808:	f000 f87e 	bl	800a908 <_init>
 800a80c:	1b64      	subs	r4, r4, r5
 800a80e:	10a4      	asrs	r4, r4, #2
 800a810:	2600      	movs	r6, #0
 800a812:	42a6      	cmp	r6, r4
 800a814:	d105      	bne.n	800a822 <__libc_init_array+0x2e>
 800a816:	bd70      	pop	{r4, r5, r6, pc}
 800a818:	f855 3b04 	ldr.w	r3, [r5], #4
 800a81c:	4798      	blx	r3
 800a81e:	3601      	adds	r6, #1
 800a820:	e7ee      	b.n	800a800 <__libc_init_array+0xc>
 800a822:	f855 3b04 	ldr.w	r3, [r5], #4
 800a826:	4798      	blx	r3
 800a828:	3601      	adds	r6, #1
 800a82a:	e7f2      	b.n	800a812 <__libc_init_array+0x1e>
 800a82c:	0800b18c 	.word	0x0800b18c
 800a830:	0800b18c 	.word	0x0800b18c
 800a834:	0800b18c 	.word	0x0800b18c
 800a838:	0800b190 	.word	0x0800b190

0800a83c <__retarget_lock_acquire_recursive>:
 800a83c:	4770      	bx	lr

0800a83e <__retarget_lock_release_recursive>:
 800a83e:	4770      	bx	lr

0800a840 <memcpy>:
 800a840:	440a      	add	r2, r1
 800a842:	4291      	cmp	r1, r2
 800a844:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800a848:	d100      	bne.n	800a84c <memcpy+0xc>
 800a84a:	4770      	bx	lr
 800a84c:	b510      	push	{r4, lr}
 800a84e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a852:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a856:	4291      	cmp	r1, r2
 800a858:	d1f9      	bne.n	800a84e <memcpy+0xe>
 800a85a:	bd10      	pop	{r4, pc}

0800a85c <_free_r>:
 800a85c:	b538      	push	{r3, r4, r5, lr}
 800a85e:	4605      	mov	r5, r0
 800a860:	2900      	cmp	r1, #0
 800a862:	d041      	beq.n	800a8e8 <_free_r+0x8c>
 800a864:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a868:	1f0c      	subs	r4, r1, #4
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	bfb8      	it	lt
 800a86e:	18e4      	addlt	r4, r4, r3
 800a870:	f000 f83e 	bl	800a8f0 <__malloc_lock>
 800a874:	4a1d      	ldr	r2, [pc, #116]	@ (800a8ec <_free_r+0x90>)
 800a876:	6813      	ldr	r3, [r2, #0]
 800a878:	b933      	cbnz	r3, 800a888 <_free_r+0x2c>
 800a87a:	6063      	str	r3, [r4, #4]
 800a87c:	6014      	str	r4, [r2, #0]
 800a87e:	4628      	mov	r0, r5
 800a880:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a884:	f000 b83a 	b.w	800a8fc <__malloc_unlock>
 800a888:	42a3      	cmp	r3, r4
 800a88a:	d908      	bls.n	800a89e <_free_r+0x42>
 800a88c:	6820      	ldr	r0, [r4, #0]
 800a88e:	1821      	adds	r1, r4, r0
 800a890:	428b      	cmp	r3, r1
 800a892:	bf01      	itttt	eq
 800a894:	6819      	ldreq	r1, [r3, #0]
 800a896:	685b      	ldreq	r3, [r3, #4]
 800a898:	1809      	addeq	r1, r1, r0
 800a89a:	6021      	streq	r1, [r4, #0]
 800a89c:	e7ed      	b.n	800a87a <_free_r+0x1e>
 800a89e:	461a      	mov	r2, r3
 800a8a0:	685b      	ldr	r3, [r3, #4]
 800a8a2:	b10b      	cbz	r3, 800a8a8 <_free_r+0x4c>
 800a8a4:	42a3      	cmp	r3, r4
 800a8a6:	d9fa      	bls.n	800a89e <_free_r+0x42>
 800a8a8:	6811      	ldr	r1, [r2, #0]
 800a8aa:	1850      	adds	r0, r2, r1
 800a8ac:	42a0      	cmp	r0, r4
 800a8ae:	d10b      	bne.n	800a8c8 <_free_r+0x6c>
 800a8b0:	6820      	ldr	r0, [r4, #0]
 800a8b2:	4401      	add	r1, r0
 800a8b4:	1850      	adds	r0, r2, r1
 800a8b6:	4283      	cmp	r3, r0
 800a8b8:	6011      	str	r1, [r2, #0]
 800a8ba:	d1e0      	bne.n	800a87e <_free_r+0x22>
 800a8bc:	6818      	ldr	r0, [r3, #0]
 800a8be:	685b      	ldr	r3, [r3, #4]
 800a8c0:	6053      	str	r3, [r2, #4]
 800a8c2:	4408      	add	r0, r1
 800a8c4:	6010      	str	r0, [r2, #0]
 800a8c6:	e7da      	b.n	800a87e <_free_r+0x22>
 800a8c8:	d902      	bls.n	800a8d0 <_free_r+0x74>
 800a8ca:	230c      	movs	r3, #12
 800a8cc:	602b      	str	r3, [r5, #0]
 800a8ce:	e7d6      	b.n	800a87e <_free_r+0x22>
 800a8d0:	6820      	ldr	r0, [r4, #0]
 800a8d2:	1821      	adds	r1, r4, r0
 800a8d4:	428b      	cmp	r3, r1
 800a8d6:	bf04      	itt	eq
 800a8d8:	6819      	ldreq	r1, [r3, #0]
 800a8da:	685b      	ldreq	r3, [r3, #4]
 800a8dc:	6063      	str	r3, [r4, #4]
 800a8de:	bf04      	itt	eq
 800a8e0:	1809      	addeq	r1, r1, r0
 800a8e2:	6021      	streq	r1, [r4, #0]
 800a8e4:	6054      	str	r4, [r2, #4]
 800a8e6:	e7ca      	b.n	800a87e <_free_r+0x22>
 800a8e8:	bd38      	pop	{r3, r4, r5, pc}
 800a8ea:	bf00      	nop
 800a8ec:	200036c4 	.word	0x200036c4

0800a8f0 <__malloc_lock>:
 800a8f0:	4801      	ldr	r0, [pc, #4]	@ (800a8f8 <__malloc_lock+0x8>)
 800a8f2:	f7ff bfa3 	b.w	800a83c <__retarget_lock_acquire_recursive>
 800a8f6:	bf00      	nop
 800a8f8:	200036c0 	.word	0x200036c0

0800a8fc <__malloc_unlock>:
 800a8fc:	4801      	ldr	r0, [pc, #4]	@ (800a904 <__malloc_unlock+0x8>)
 800a8fe:	f7ff bf9e 	b.w	800a83e <__retarget_lock_release_recursive>
 800a902:	bf00      	nop
 800a904:	200036c0 	.word	0x200036c0

0800a908 <_init>:
 800a908:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a90a:	bf00      	nop
 800a90c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a90e:	bc08      	pop	{r3}
 800a910:	469e      	mov	lr, r3
 800a912:	4770      	bx	lr

0800a914 <_fini>:
 800a914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a916:	bf00      	nop
 800a918:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a91a:	bc08      	pop	{r3}
 800a91c:	469e      	mov	lr, r3
 800a91e:	4770      	bx	lr
