timestamp 1543373569
version 8.3
tech sky130A
style ngspice(si)
scale 1000 1 0.5
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use subbyte2_hierarchical_predecode2x4 subbyte2_hierarchical_predecode2x4_2 1 0 527 0 1 0
use subbyte2_and3_dec subbyte2_and3_dec_63 1 0 4807 0 1 0
use subbyte2_and3_dec subbyte2_and3_dec_62 1 0 4807 0 -1 790
use subbyte2_and3_dec subbyte2_and3_dec_61 1 0 4807 0 1 790
use subbyte2_and3_dec subbyte2_and3_dec_60 1 0 4807 0 -1 1580
use subbyte2_and3_dec subbyte2_and3_dec_59 1 0 4807 0 1 1580
use subbyte2_hierarchical_predecode2x4 subbyte2_hierarchical_predecode2x4_1 1 0 527 0 1 2370
use subbyte2_and3_dec subbyte2_and3_dec_58 1 0 4807 0 -1 2370
use subbyte2_and3_dec subbyte2_and3_dec_57 1 0 4807 0 1 2370
use subbyte2_and3_dec subbyte2_and3_dec_56 1 0 4807 0 -1 3160
use subbyte2_and3_dec subbyte2_and3_dec_55 1 0 4807 0 1 3160
use subbyte2_hierarchical_predecode2x4 subbyte2_hierarchical_predecode2x4_0 1 0 527 0 1 4740
use subbyte2_and3_dec subbyte2_and3_dec_54 1 0 4807 0 -1 3950
use subbyte2_and3_dec subbyte2_and3_dec_53 1 0 4807 0 1 3950
use subbyte2_and3_dec subbyte2_and3_dec_52 1 0 4807 0 -1 4740
use subbyte2_and3_dec subbyte2_and3_dec_51 1 0 4807 0 1 4740
use subbyte2_and3_dec subbyte2_and3_dec_50 1 0 4807 0 -1 5530
use subbyte2_and3_dec subbyte2_and3_dec_49 1 0 4807 0 1 5530
use subbyte2_and3_dec subbyte2_and3_dec_48 1 0 4807 0 -1 6320
use subbyte2_and3_dec subbyte2_and3_dec_47 1 0 4807 0 1 6320
use subbyte2_and3_dec subbyte2_and3_dec_46 1 0 4807 0 -1 7110
use subbyte2_and3_dec subbyte2_and3_dec_45 1 0 4807 0 1 7110
use subbyte2_and3_dec subbyte2_and3_dec_44 1 0 4807 0 -1 7900
use subbyte2_and3_dec subbyte2_and3_dec_43 1 0 4807 0 1 7900
use subbyte2_and3_dec subbyte2_and3_dec_42 1 0 4807 0 -1 8690
use subbyte2_and3_dec subbyte2_and3_dec_41 1 0 4807 0 1 8690
use subbyte2_and3_dec subbyte2_and3_dec_40 1 0 4807 0 -1 9480
use subbyte2_and3_dec subbyte2_and3_dec_39 1 0 4807 0 1 9480
use subbyte2_and3_dec subbyte2_and3_dec_38 1 0 4807 0 -1 10270
use subbyte2_and3_dec subbyte2_and3_dec_37 1 0 4807 0 1 10270
use subbyte2_and3_dec subbyte2_and3_dec_36 1 0 4807 0 -1 11060
use subbyte2_and3_dec subbyte2_and3_dec_35 1 0 4807 0 1 11060
use subbyte2_and3_dec subbyte2_and3_dec_34 1 0 4807 0 -1 11850
use subbyte2_and3_dec subbyte2_and3_dec_33 1 0 4807 0 1 11850
use subbyte2_and3_dec subbyte2_and3_dec_32 1 0 4807 0 -1 12640
use subbyte2_and3_dec subbyte2_and3_dec_31 1 0 4807 0 1 12640
use subbyte2_and3_dec subbyte2_and3_dec_30 1 0 4807 0 -1 13430
use subbyte2_and3_dec subbyte2_and3_dec_29 1 0 4807 0 1 13430
use subbyte2_and3_dec subbyte2_and3_dec_28 1 0 4807 0 -1 14220
use subbyte2_and3_dec subbyte2_and3_dec_27 1 0 4807 0 1 14220
use subbyte2_and3_dec subbyte2_and3_dec_26 1 0 4807 0 -1 15010
use subbyte2_and3_dec subbyte2_and3_dec_25 1 0 4807 0 1 15010
use subbyte2_and3_dec subbyte2_and3_dec_24 1 0 4807 0 -1 15800
use subbyte2_and3_dec subbyte2_and3_dec_23 1 0 4807 0 1 15800
use subbyte2_and3_dec subbyte2_and3_dec_22 1 0 4807 0 -1 16590
use subbyte2_and3_dec subbyte2_and3_dec_21 1 0 4807 0 1 16590
use subbyte2_and3_dec subbyte2_and3_dec_20 1 0 4807 0 -1 17380
use subbyte2_and3_dec subbyte2_and3_dec_19 1 0 4807 0 1 17380
use subbyte2_and3_dec subbyte2_and3_dec_18 1 0 4807 0 -1 18170
use subbyte2_and3_dec subbyte2_and3_dec_17 1 0 4807 0 1 18170
use subbyte2_and3_dec subbyte2_and3_dec_16 1 0 4807 0 -1 18960
use subbyte2_and3_dec subbyte2_and3_dec_15 1 0 4807 0 1 18960
use subbyte2_and3_dec subbyte2_and3_dec_14 1 0 4807 0 -1 19750
use subbyte2_and3_dec subbyte2_and3_dec_13 1 0 4807 0 1 19750
use subbyte2_and3_dec subbyte2_and3_dec_12 1 0 4807 0 -1 20540
use subbyte2_and3_dec subbyte2_and3_dec_11 1 0 4807 0 1 20540
use subbyte2_and3_dec subbyte2_and3_dec_10 1 0 4807 0 -1 21330
use subbyte2_and3_dec subbyte2_and3_dec_9 1 0 4807 0 1 21330
use subbyte2_and3_dec subbyte2_and3_dec_8 1 0 4807 0 -1 22120
use subbyte2_and3_dec subbyte2_and3_dec_7 1 0 4807 0 1 22120
use subbyte2_and3_dec subbyte2_and3_dec_6 1 0 4807 0 -1 22910
use subbyte2_and3_dec subbyte2_and3_dec_5 1 0 4807 0 1 22910
use subbyte2_and3_dec subbyte2_and3_dec_4 1 0 4807 0 -1 23700
use subbyte2_and3_dec subbyte2_and3_dec_3 1 0 4807 0 1 23700
use subbyte2_and3_dec subbyte2_and3_dec_2 1 0 4807 0 -1 24490
use subbyte2_and3_dec subbyte2_and3_dec_1 1 0 4807 0 1 24490
use subbyte2_and3_dec subbyte2_and3_dec_0 1 0 4807 0 -1 25280
port "vdd_uq0" 73 3490 346 3588 444 m3
port "gnd_uq0" 90 3094 346 3192 444 m3
port "vdd" 71 2715 353 2813 451 m3
port "gnd" 72 2290 353 2388 451 m3
port "vdd_uq1" 74 1392 346 1490 444 m3
port "gnd_uq1" 91 996 346 1094 444 m3
port "vdd_uq2" 75 3490 1136 3588 1234 m3
port "gnd_uq2" 92 3094 1136 3192 1234 m3
port "vdd_uq3" 76 2715 1143 2813 1241 m3
port "gnd_uq3" 93 2290 1143 2388 1241 m3
port "vdd_uq4" 77 3490 2716 3588 2814 m3
port "gnd_uq4" 94 3094 2716 3192 2814 m3
port "vdd_uq5" 78 2715 2723 2813 2821 m3
port "gnd_uq5" 95 2290 2723 2388 2821 m3
port "vdd_uq6" 79 1392 2716 1490 2814 m3
port "gnd_uq6" 96 996 2716 1094 2814 m3
port "vdd_uq7" 80 3490 3506 3588 3604 m3
port "gnd_uq7" 97 3094 3506 3192 3604 m3
port "vdd_uq8" 81 2715 3513 2813 3611 m3
port "gnd_uq8" 98 2290 3513 2388 3611 m3
port "vdd_uq9" 82 3490 5086 3588 5184 m3
port "gnd_uq9" 99 3094 5086 3192 5184 m3
port "vdd_uq10" 83 2715 5093 2813 5191 m3
port "gnd_uq10" 100 2290 5093 2388 5191 m3
port "vdd_uq11" 84 1392 5086 1490 5184 m3
port "gnd_uq11" 101 996 5086 1094 5184 m3
port "vdd_uq12" 85 3490 5876 3588 5974 m3
port "gnd_uq12" 102 3094 5876 3192 5974 m3
port "vdd_uq13" 86 2715 5883 2813 5981 m3
port "gnd_uq13" 103 2290 5883 2388 5981 m3
port "vdd_uq14" 87 6694 -33 6760 25341 m4
port "gnd_uq14" 104 6270 -33 6336 25341 m4
port "vdd_uq15" 88 5926 -33 5992 25341 m4
port "vdd_uq16" 89 5494 -33 5560 25341 m4
port "gnd_uq15" 105 5022 -33 5088 25341 m4
port "decode_0" 7 6572 120 6572 120 li
port "addr_0" 1 19 0 47 6320 m1
port "addr_1" 2 99 0 127 6320 m1
port "decode_1" 8 6572 670 6572 670 li
port "decode_2" 9 6572 910 6572 910 li
port "decode_3" 10 6572 1460 6572 1460 li
port "decode_4" 11 6572 1700 6572 1700 li
port "decode_5" 12 6572 2250 6572 2250 li
port "decode_6" 13 6572 2490 6572 2490 li
port "addr_2" 3 179 0 207 6320 m1
port "addr_3" 4 259 0 287 6320 m1
port "decode_7" 14 6572 3040 6572 3040 li
port "decode_8" 15 6572 3280 6572 3280 li
port "decode_9" 16 6572 3830 6572 3830 li
port "decode_10" 17 6572 4070 6572 4070 li
port "decode_11" 18 6572 4620 6572 4620 li
port "decode_12" 19 6572 4860 6572 4860 li
port "addr_4" 5 339 0 367 6320 m1
port "addr_5" 6 419 0 447 6320 m1
port "decode_13" 20 6572 5410 6572 5410 li
port "decode_14" 21 6572 5650 6572 5650 li
port "decode_15" 22 6572 6200 6572 6200 li
port "decode_16" 23 6572 6440 6572 6440 li
port "decode_17" 24 6572 6990 6572 6990 li
port "decode_18" 25 6572 7230 6572 7230 li
port "decode_19" 26 6572 7780 6572 7780 li
port "decode_20" 27 6572 8020 6572 8020 li
port "decode_21" 28 6572 8570 6572 8570 li
port "decode_22" 29 6572 8810 6572 8810 li
port "decode_23" 30 6572 9360 6572 9360 li
port "decode_24" 31 6572 9600 6572 9600 li
port "decode_25" 32 6572 10150 6572 10150 li
port "decode_26" 33 6572 10390 6572 10390 li
port "decode_27" 34 6572 10940 6572 10940 li
port "decode_28" 35 6572 11180 6572 11180 li
port "decode_29" 36 6572 11730 6572 11730 li
port "decode_30" 37 6572 11970 6572 11970 li
port "decode_31" 38 6572 12520 6572 12520 li
port "decode_32" 39 6572 12760 6572 12760 li
port "decode_33" 40 6572 13310 6572 13310 li
port "decode_34" 41 6572 13550 6572 13550 li
port "decode_35" 42 6572 14100 6572 14100 li
port "decode_36" 43 6572 14340 6572 14340 li
port "decode_37" 44 6572 14890 6572 14890 li
port "decode_38" 45 6572 15130 6572 15130 li
port "decode_39" 46 6572 15680 6572 15680 li
port "decode_40" 47 6572 15920 6572 15920 li
port "decode_41" 48 6572 16470 6572 16470 li
port "decode_42" 49 6572 16710 6572 16710 li
port "decode_43" 50 6572 17260 6572 17260 li
port "decode_44" 51 6572 17500 6572 17500 li
port "decode_45" 52 6572 18050 6572 18050 li
port "decode_46" 53 6572 18290 6572 18290 li
port "decode_47" 54 6572 18840 6572 18840 li
port "decode_48" 55 6572 19080 6572 19080 li
port "decode_49" 56 6572 19630 6572 19630 li
port "decode_50" 57 6572 19870 6572 19870 li
port "decode_51" 58 6572 20420 6572 20420 li
port "decode_52" 59 6572 20660 6572 20660 li
port "decode_53" 60 6572 21210 6572 21210 li
port "decode_54" 61 6572 21450 6572 21450 li
port "decode_55" 62 6572 22000 6572 22000 li
port "decode_56" 63 6572 22240 6572 22240 li
port "decode_57" 64 6572 22790 6572 22790 li
port "decode_58" 65 6572 23030 6572 23030 li
port "decode_59" 66 6572 23580 6572 23580 li
port "decode_60" 67 6572 23820 6572 23820 li
port "decode_61" 68 6572 24370 6572 24370 li
port "decode_62" 69 6572 24610 6572 24610 li
port "decode_63" 70 6572 25160 6572 25160 li
node "vdd_uq0" 0 54.3769 3490 346 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9604 392 0 0 0 0 0 0
node "gnd_uq0" 0 46.5205 3094 346 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9604 392 0 0 0 0 0 0
node "vdd" 0 47.7121 2715 353 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9604 392 0 0 0 0 0 0
node "gnd" 0 56.4504 2290 353 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9604 392 0 0 0 0 0 0
node "vdd_uq1" 0 63.1602 1392 346 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9604 392 0 0 0 0 0 0
node "gnd_uq1" 0 66.6146 996 346 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9604 392 0 0 0 0 0 0
node "vdd_uq2" 0 53.4431 3490 1136 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9604 392 0 0 0 0 0 0
node "gnd_uq2" 0 46.2187 3094 1136 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9604 392 0 0 0 0 0 0
node "vdd_uq3" 0 47.4989 2715 1143 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9604 392 0 0 0 0 0 0
node "gnd_uq3" 0 61.7933 2290 1143 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9604 392 0 0 0 0 0 0
node "vdd_uq4" 0 52.7188 3490 2716 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9604 392 0 0 0 0 0 0
node "gnd_uq4" 0 46.0844 3094 2716 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9604 392 0 0 0 0 0 0
node "vdd_uq5" 0 47.4573 2715 2723 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9604 392 0 0 0 0 0 0
node "gnd_uq5" 0 56.3321 2290 2723 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9604 392 0 0 0 0 0 0
node "vdd_uq6" 0 63.1602 1392 2716 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9604 392 0 0 0 0 0 0
node "gnd_uq6" 0 66.6146 996 2716 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9604 392 0 0 0 0 0 0
node "vdd_uq7" 0 52.0878 3490 3506 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9604 392 0 0 0 0 0 0
node "gnd_uq7" 0 45.9866 3094 3506 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9604 392 0 0 0 0 0 0
node "vdd_uq8" 0 47.4542 2715 3513 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9604 392 0 0 0 0 0 0
node "gnd_uq8" 0 61.7933 2290 3513 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9604 392 0 0 0 0 0 0
node "vdd_uq9" 0 51.5656 3490 5086 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9604 392 0 0 0 0 0 0
node "gnd_uq9" 0 45.9277 3094 5086 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9604 392 0 0 0 0 0 0
node "vdd_uq10" 0 47.4646 2715 5093 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9604 392 0 0 0 0 0 0
node "gnd_uq10" 0 56.3321 2290 5093 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9604 392 0 0 0 0 0 0
node "vdd_uq11" 0 63.1602 1392 5086 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9604 392 0 0 0 0 0 0
node "gnd_uq11" 0 66.6146 996 5086 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9604 392 0 0 0 0 0 0
node "vdd_uq12" 0 51.2993 3490 5876 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9604 392 0 0 0 0 0 0
node "gnd_uq12" 0 46.0435 3094 5876 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9604 392 0 0 0 0 0 0
node "vdd_uq13" 0 47.5987 2715 5883 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9604 392 0 0 0 0 0 0
node "gnd_uq13" 0 61.9275 2290 5883 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9604 392 0 0 0 0 0 0
node "vdd_uq14" 79 11972.8 6694 -33 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 212992 14848 265216 16640 623488 27648 1674684 50880 0 0 0 0
node "gnd_uq14" 79 7140.03 6270 -33 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 212992 14848 265216 16640 623488 27648 1674684 50880 0 0 0 0
node "vdd_uq15" 79 8265.25 5926 -33 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 212992 14848 265216 16640 622848 27648 1674684 50880 0 0 0 0
node "vdd_uq16" 79 8340.98 5494 -33 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 212992 14848 265216 16640 622848 27648 1674684 50880 0 0 0 0
node "gnd_uq15" 79 10556.7 5022 -33 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 212992 14848 265216 16640 622848 27648 1674684 50880 0 0 0 0
node "decode_0" 217 206.377 6572 120 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "addr_0" 281 1747.63 19 0 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22780 1408 180672 12940 0 0 0 0 0 0 0 0 0 0
node "addr_1" 281 527.453 99 0 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22780 1408 180672 12940 0 0 0 0 0 0 0 0 0 0
node "decode_1" 217 112.546 6572 670 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_2" 217 112.546 6572 910 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_3" 217 112.546 6572 1460 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_4" 217 112.546 6572 1700 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_5" 217 112.546 6572 2250 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_6" 217 112.546 6572 2490 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "addr_2" 221 479.249 179 0 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17340 1088 180672 12940 0 0 0 0 0 0 0 0 0 0
node "addr_3" 221 476.347 259 0 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17340 1088 180672 12940 0 0 0 0 0 0 0 0 0 0
node "decode_7" 217 112.546 6572 3040 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_8" 217 112.546 6572 3280 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_9" 217 112.546 6572 3830 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_10" 217 112.546 6572 4070 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_11" 217 112.546 6572 4620 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_12" 217 112.546 6572 4860 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "addr_4" 160 427.62 339 0 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11900 768 180672 12940 0 0 0 0 0 0 0 0 0 0
node "addr_5" 160 1593.96 419 0 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11900 768 180672 12940 0 0 0 0 0 0 0 0 0 0
node "decode_13" 217 112.546 6572 5410 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_14" 217 112.546 6572 5650 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "li_3670_4827#" 3940 2286.17 3670 4827 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 317220 19816 730192 51528 28776 1988 0 0 0 0 0 0 0 0
node "decode_15" 217 112.546 6572 6200 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_16" 217 112.546 6572 6440 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_17" 217 112.546 6572 6990 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_18" 217 112.546 6572 7230 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_19" 217 112.546 6572 7780 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_20" 217 112.546 6572 8020 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_21" 217 112.546 6572 8570 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_22" 217 112.546 6572 8810 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_23" 217 112.546 6572 9360 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_24" 217 112.546 6572 9600 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_25" 217 112.546 6572 10150 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_26" 217 112.546 6572 10390 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_27" 217 112.546 6572 10940 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_28" 217 112.546 6572 11180 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_29" 217 112.546 6572 11730 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_30" 217 112.546 6572 11970 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "li_3670_5377#" 3461 2147.06 3670 5377 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 273700 17256 730192 51528 35356 2458 0 0 0 0 0 0 0 0
node "decode_31" 217 112.546 6572 12520 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_32" 217 112.546 6572 12760 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_33" 217 112.546 6572 13310 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_34" 217 112.546 6572 13550 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_35" 217 112.546 6572 14100 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_36" 217 112.546 6572 14340 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_37" 217 112.546 6572 14890 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_38" 217 112.546 6572 15130 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_39" 217 112.546 6572 15680 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_40" 217 112.546 6572 15920 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_41" 217 112.546 6572 16470 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_42" 217 112.546 6572 16710 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_43" 217 112.546 6572 17260 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_44" 217 112.546 6572 17500 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_45" 217 112.546 6572 18050 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_46" 217 112.546 6572 18290 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "li_3670_5617#" 2982 1956.22 3670 5617 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 230180 14696 730192 51528 33256 2308 0 0 0 0 0 0 0 0
node "decode_47" 217 112.546 6572 18840 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_48" 217 112.546 6572 19080 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_49" 217 112.546 6572 19630 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_50" 217 112.546 6572 19870 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "li_3670_2457#" 5200 2527.3 3670 2457 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 431460 26536 730192 51528 19816 1348 0 0 0 0 0 0 0 0
node "decode_51" 217 112.546 6572 20420 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_52" 217 112.546 6572 20660 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_53" 217 112.546 6572 21210 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_54" 217 112.546 6572 21450 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "li_3670_3007#" 4720 2406.82 3670 3007 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 387940 23976 730192 51528 26396 1818 0 0 0 0 0 0 0 0
node "decode_55" 217 112.546 6572 22000 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_56" 217 112.546 6572 22240 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_57" 217 112.546 6572 22790 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_58" 217 112.546 6572 23030 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "li_3670_3247#" 4239 2235.01 3670 3247 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 344420 21416 730192 51528 24296 1668 0 0 0 0 0 0 0 0
node "decode_59" 217 112.546 6572 23580 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "li_3670_87#" 7785 8422.88 3670 87 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 665380 40296 730192 51528 9988 646 0 0 0 0 0 0 0 0
node "decode_60" 217 112.546 6572 23820 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "decode_61" 217 112.546 6572 24370 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "li_3670_637#" 7304 5469.52 3670 637 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 621860 37736 730192 51528 17436 1178 0 0 0 0 0 0 0 0
node "li_3670_877#" 6823 2995.81 3670 877 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 578340 35176 730192 51528 14468 966 0 0 0 0 0 0 0 0
node "decode_62" 217 112.546 6572 24610 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "li_3670_6167#" 2505 6041.43 3670 6167 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 186660 12136 730192 51528 39836 2778 0 0 0 0 0 0 0 0
node "li_3670_3797#" 3760 2229.83 3670 3797 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 300900 18856 730192 51528 30876 2138 0 0 0 0 0 0 0 0
node "decode_63" 217 206.377 6572 25160 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19618 1222 0 0 0 0 0 0 0 0 0 0 0 0
node "li_3670_1427#" 6342 3122.9 3670 1427 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 534820 32616 730192 51528 21916 1498 0 0 0 0 0 0 0 0
substrate "gnd" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "gnd_uq15" "decode_43" 0.243201
cap "li_3670_637#" "li_3670_3247#" 762.735
cap "vdd_uq0" "li_3670_2457#" 0.701683
cap "decode_47" "vdd_uq14" 12.3475
cap "li_3670_877#" "li_3670_4827#" 161.239
cap "li_3670_3797#" "li_3670_3007#" 103.472
cap "li_3670_6167#" "li_3670_5617#" 11073.7
cap "decode_55" "decode_56" 62.8782
cap "decode_59" "vdd_uq16" 0.805841
cap "addr_0" "addr_4" 6.28762
cap "addr_2" "vdd_uq6" 0.104245
cap "li_3670_637#" "vdd_uq5" 0.154189
cap "li_3670_3007#" "vdd" 0.0664068
cap "li_3670_4827#" "vdd_uq10" 0.000162382
cap "li_3670_87#" "vdd_uq16" 19.0047
cap "vdd_uq15" "decode_51" 0.962455
cap "gnd_uq15" "li_3670_2457#" 404.874
cap "decode_42" "vdd_uq14" 12.2582
cap "li_3670_3247#" "gnd_uq7" 0.135543
cap "vdd_uq15" "decode_21" 0.962455
cap "li_3670_4827#" "vdd_uq2" 0.54708
cap "gnd_uq15" "decode_56" 0.243201
cap "li_3670_877#" "vdd_uq0" 0.744951
cap "decode_12" "decode_11" 62.8782
cap "li_3670_3247#" "li_3670_2457#" 94.4484
cap "decode_51" "decode_52" 62.8782
cap "vdd_uq14" "decode_39" 12.3475
cap "gnd_uq14" "decode_10" 8.93352
cap "vdd_uq15" "decode_9" 0.962455
cap "li_3670_6167#" "gnd_uq2" 0.0333484
cap "li_3670_3007#" "li_3670_5377#" 570.968
cap "vdd_uq16" "li_3670_5617#" 77.6664
cap "gnd_uq4" "li_3670_87#" 1.20609
cap "vdd_uq16" "decode_23" 0.805841
cap "gnd_uq15" "decode_22" 0.243201
cap "gnd_uq14" "li_3670_6167#" 21.1712
cap "vdd_uq5" "li_3670_2457#" 0.0891436
cap "li_3670_3797#" "li_3670_4827#" 11526.3
cap "vdd_uq2" "vdd_uq0" 9.39378
cap "li_3670_877#" "gnd_uq15" 204.066
cap "li_3670_637#" "gnd_uq7" 0.217238
cap "decode_63" "vdd_uq16" 0.805841
cap "addr_3" "gnd_uq1" 0.607156
cap "li_3670_4827#" "vdd" 0.000162518
cap "vdd_uq4" "vdd_uq7" 9.39378
cap "vdd_uq16" "decode_33" 0.805841
cap "vdd_uq14" "decode_55" 12.3475
cap "li_3670_637#" "li_3670_2457#" 927.347
cap "gnd_uq12" "li_3670_3007#" 0.15399
cap "li_3670_877#" "li_3670_3247#" 981.534
cap "gnd_uq4" "li_3670_5617#" 0.054827
cap "vdd_uq16" "decode_50" 0.805841
cap "vdd_uq14" "decode_35" 12.3475
cap "gnd_uq15" "vdd_uq2" 0.557111
cap "addr_0" "vdd_uq1" 0.0628013
cap "li_3670_3247#" "vdd_uq10" 0.0428078
cap "li_3670_3797#" "vdd_uq0" 0.591445
cap "decode_16" "gnd_uq15" 0.243201
cap "li_3670_877#" "vdd_uq5" 0.133284
cap "gnd_uq14" "decode_27" 8.97817
cap "vdd_uq15" "decode_26" 0.962455
cap "gnd_uq15" "vdd_uq14" 2.05348
cap "vdd_uq16" "gnd_uq14" 397.502
cap "li_3670_4827#" "li_3670_5377#" 11024.8
cap "vdd_uq16" "decode_6" 0.805841
cap "gnd_uq15" "decode_5" 0.243201
cap "li_3670_1427#" "li_3670_6167#" 199.491
cap "li_3670_3247#" "vdd_uq2" 0.632164
cap "gnd_uq7" "li_3670_2457#" 0.171487
cap "gnd_uq14" "decode_25" 8.97817
cap "vdd_uq15" "decode_24" 0.962455
cap "li_3670_877#" "li_3670_637#" 13777.3
cap "decode_36" "decode_37" 27.0469
cap "addr_5" "gnd_uq1" 1.6751
cap "li_3670_3797#" "gnd_uq15" 403.187
cap "gnd_uq14" "decode_3" 8.96873
cap "vdd_uq15" "decode_2" 0.962455
cap "gnd_uq4" "gnd_uq2" 4.64277
cap "decode_11" "decode_10" 27.0469
cap "li_3670_4827#" "gnd_uq12" 0.0962604
cap "li_3670_637#" "vdd_uq10" 0.154189
cap "li_3670_87#" "gnd_uq5" 0.258083
cap "gnd_uq15" "decode_7" 0.243201
cap "addr_0" "addr_2" 6.36169
cap "li_3670_5377#" "vdd_uq0" 0.499341
cap "gnd_uq15" "decode_45" 0.243201
cap "vdd_uq16" "decode_32" 0.805841
cap "gnd_uq15" "decode_31" 0.243201
cap "li_3670_3797#" "li_3670_3247#" 11007.9
cap "decode_57" "decode_58" 62.8782
cap "decode_2" "decode_1" 62.8782
cap "li_3670_3247#" "vdd" 0.0429573
cap "li_3670_1427#" "vdd_uq16" 32.1324
cap "vdd_uq14" "decode_41" 12.3475
cap "li_3670_637#" "vdd_uq2" 0.769585
cap "vdd_uq13" "li_3670_6167#" 1.71495
cap "li_3670_877#" "gnd_uq7" 0.203209
cap "decode_61" "vdd_uq15" 0.962455
cap "vdd_uq7" "li_3670_3007#" 0.665903
cap "li_3670_3797#" "vdd_uq5" 0.0192893
cap "addr_5" "addr_3" 18.305
cap "vdd_uq16" "decode_19" 0.805841
cap "gnd_uq15" "decode_18" 0.243201
cap "li_3670_877#" "li_3670_2457#" 1230.02
cap "vdd_uq14" "decode_43" 12.3475
cap "gnd_uq15" "li_3670_5377#" 269.545
cap "addr_4" "vdd_uq11" 0.143122
cap "decode_53" "vdd_uq16" 0.805841
cap "li_3670_87#" "gnd_uq9" 1.20609
cap "vdd_uq15" "decode_29" 0.962455
cap "vdd_uq15" "decode_57" 0.962455
cap "li_3670_3797#" "li_3670_637#" 697.222
cap "vdd_uq10" "li_3670_2457#" 0.0891436
cap "li_3670_3247#" "li_3670_5377#" 572.398
cap "li_3670_1427#" "gnd_uq4" 0.187928
cap "vdd_uq16" "decode_11" 0.805841
cap "li_3670_637#" "vdd" 1.79902
cap "decode_14" "vdd_uq16" 0.805841
cap "decode_13" "gnd_uq15" 0.243201
cap "gnd_uq14" "decode_46" 8.93352
cap "addr_0" "gnd_uq11" 0.467922
cap "vdd_uq2" "li_3670_2457#" 0.693383
cap "vdd_uq15" "decode_38" 0.962455
cap "li_3670_87#" "gnd_uq13" 0.258083
cap "vdd_uq15" "decode_40" 0.962455
cap "decode_63" "decode_62" 27.0469
cap "decode_48" "vdd_uq16" 0.805841
cap "vdd_uq9" "li_3670_6167#" 0.394942
cap "li_3670_5617#" "gnd_uq9" 0.0531653
cap "li_3670_3247#" "gnd_uq12" 0.135543
cap "vdd_uq14" "decode_56" 12.2582
cap "li_3670_3797#" "gnd_uq7" 2.94788
cap "li_3670_4827#" "vdd_uq7" 0.540717
cap "decode_10" "decode_9" 62.8782
cap "li_3670_877#" "vdd_uq10" 0.133284
cap "li_3670_637#" "li_3670_5377#" 210.427
cap "vdd_uq15" "li_3670_3007#" 28.1936
cap "li_3670_87#" "gnd_uq0" 1.20609
cap "li_3670_3797#" "li_3670_2457#" 100.781
cap "decode_59" "decode_60" 62.8782
cap "vdd" "li_3670_2457#" 0.0894468
cap "vdd_uq14" "decode_22" 12.2582
cap "decode_62" "gnd_uq14" 7.31661
cap "decode_47" "vdd_uq15" 0.962455
cap "li_3670_877#" "vdd_uq2" 0.750452
cap "decode_29" "decode_28" 27.0469
cap "addr_3" "gnd_uq6" 0.607156
cap "li_3670_637#" "gnd_uq12" 0.217238
cap "gnd_uq7" "li_3670_5377#" 0.0759675
cap "gnd_uq13" "gnd_uq10" 9.39378
cap "vdd_uq16" "decode_51" 0.805841
cap "li_3670_5617#" "gnd_uq0" 0.054827
cap "vdd_uq16" "decode_21" 0.805841
cap "gnd_uq15" "decode_20" 0.243201
cap "decode_42" "vdd_uq15" 0.962455
cap "li_3670_877#" "li_3670_3797#" 874.217
cap "li_3670_5377#" "li_3670_2457#" 570.562
cap "li_3670_877#" "vdd" 0.129714
cap "decode_16" "vdd_uq14" 12.2582
cap "decode_15" "gnd_uq14" 8.97817
cap "li_3670_4827#" "vdd_uq15" 16.4476
cap "gnd_uq15" "vdd_uq7" 0.557111
cap "vdd_uq16" "decode_9" 0.805841
cap "gnd_uq15" "decode_8" 0.243201
cap "addr_0" "vdd_uq6" 0.0628013
cap "li_3670_3797#" "vdd_uq10" 0.0192183
cap "vdd_uq15" "decode_39" 0.962455
cap "decode_50" "decode_49" 62.8782
cap "decode_5" "vdd_uq14" 12.3475
cap "decode_4" "gnd_uq14" 8.93352
cap "addr_2" "vdd_uq11" 0.104245
cap "gnd_uq1" "addr_1" 0.51762
cap "li_3670_87#" "vdd_uq12" 1.94735
cap "li_3670_3247#" "vdd_uq7" 0.62925
cap "gnd_uq14" "decode_49" 8.97817
cap "gnd_uq12" "li_3670_2457#" 0.171487
cap "li_3670_3797#" "vdd_uq2" 0.591445
cap "gnd_uq2" "gnd_uq0" 9.39378
cap "decode_34" "decode_35" 27.0469
cap "addr_5" "gnd_uq6" 1.6751
cap "li_3670_1427#" "gnd_uq9" 0.187928
cap "li_3670_637#" "gnd_uq8" 0.034615
cap "gnd_uq15" "decode_58" 0.243201
cap "decode_54" "gnd_uq14" 8.93352
cap "li_3670_877#" "li_3670_5377#" 155.43
cap "gnd_uq14" "decode_37" 8.97817
cap "gnd_uq15" "decode_34" 0.243201
cap "vdd_uq14" "decode_7" 12.3475
cap "vdd_uq15" "decode_55" 0.962455
cap "vdd_uq14" "decode_45" 12.3475
cap "gnd_uq14" "decode_60" 8.92785
cap "vdd_uq14" "decode_31" 12.3475
cap "vdd_uq10" "li_3670_5377#" 1.71495
cap "vdd_uq4" "li_3670_6167#" 0.394942
cap "vdd_uq12" "li_3670_5617#" 0.446452
cap "gnd_uq14" "decode_36" 8.93352
cap "vdd_uq15" "decode_35" 0.962455
cap "decode_27" "decode_26" 27.0469
cap "vdd_uq16" "decode_26" 0.805841
cap "addr_3" "addr_1" 9.60066
cap "li_3670_637#" "vdd_uq7" 0.769585
cap "li_3670_3797#" "vdd" 0.0192893
cap "li_3670_877#" "gnd_uq12" 0.203209
cap "decode_0" "gnd_uq14" 7.69699
cap "gnd_uq15" "vdd_uq15" 412.078
cap "vdd_uq2" "li_3670_5377#" 0.499341
cap "decode_26" "decode_25" 62.8782
cap "vdd_uq14" "decode_18" 12.2582
cap "gnd_uq14" "decode_17" 8.97817
cap "li_3670_87#" "vdd_uq8" 0.834089
cap "vdd_uq16" "decode_24" 0.805841
cap "gnd_uq14" "decode_30" 8.93352
cap "gnd_uq11" "vdd_uq11" 19.1852
cap "li_3670_3247#" "vdd_uq15" 28.1936
cap "gnd_uq15" "decode_52" 0.243201
cap "li_3670_1427#" "gnd_uq0" 0.188659
cap "decode_25" "decode_24" 27.0469
cap "vdd_uq16" "decode_2" 0.805841
cap "gnd_uq15" "decode_1" 0.243201
cap "decode_14" "decode_15" 27.0469
cap "gnd_uq7" "vdd_uq7" 19.1852
cap "decode_13" "vdd_uq14" 12.3475
cap "li_3670_3797#" "li_3670_5377#" 576.894
cap "gnd_uq13" "vdd_uq13" 17.8182
cap "decode_54" "decode_53" 62.8782
cap "vdd_uq7" "li_3670_2457#" 0.69845
cap "decode_3" "decode_2" 27.0469
cap "li_3670_87#" "li_3670_5617#" 179.829
cap "vdd_uq15" "decode_41" 0.962455
cap "addr_5" "addr_1" 17.5357
cap "vdd_uq16" "decode_61" 0.805841
cap "li_3670_877#" "gnd_uq8" 0.0118877
cap "li_3670_637#" "vdd_uq15" 7.6441
cap "decode_48" "decode_49" 27.0469
cap "li_3670_3797#" "gnd_uq12" 0.11626
cap "gnd_uq4" "vdd_uq4" 19.1852
cap "vdd_uq9" "gnd_uq9" 19.1852
cap "vdd_uq15" "decode_43" 0.962455
cap "vdd_uq16" "decode_29" 0.805841
cap "gnd_uq15" "decode_28" 0.243201
cap "vdd_uq16" "decode_57" 0.805841
cap "li_3670_6167#" "li_3670_3007#" 385.807
cap "li_3670_87#" "gnd_uq10" 0.258083
cap "li_3670_877#" "vdd_uq7" 0.750452
cap "li_3670_1427#" "vdd_uq12" 0.726691
cap "gnd_uq15" "decode_12" 0.243201
cap "li_3670_637#" "gnd_uq3" 0.034615
cap "li_3670_87#" "gnd_uq2" 1.20609
cap "decode_59" "gnd_uq14" 8.97817
cap "vdd_uq16" "decode_38" 0.805841
cap "vdd_uq16" "decode_40" 0.805841
cap "li_3670_87#" "gnd_uq14" 1.68311
cap "vdd_uq1" "gnd" 7.65227
cap "vdd_uq15" "li_3670_2457#" 28.1936
cap "vdd_uq14" "decode_20" 12.2582
cap "gnd_uq12" "li_3670_5377#" 0.0756674
cap "li_3670_3797#" "gnd_uq8" 0.569583
cap "vdd_uq15" "decode_56" 0.962455
cap "vdd_uq16" "li_3670_3007#" 106.249
cap "decode_44" "gnd_uq15" 0.243201
cap "vdd_uq14" "decode_8" 12.2582
cap "vdd_uq3" "li_3670_87#" 0.834089
cap "li_3670_5617#" "gnd_uq2" 0.054827
cap "li_3670_4827#" "li_3670_6167#" 145.851
cap "decode_47" "vdd_uq16" 0.805841
cap "gnd_uq14" "li_3670_5617#" 1.68311
cap "gnd_uq14" "decode_23" 8.97817
cap "vdd_uq15" "decode_22" 0.962455
cap "gnd_uq6" "addr_1" 0.51762
cap "li_3670_1427#" "vdd_uq8" 0.111558
cap "li_3670_3797#" "vdd_uq7" 9.21912
cap "li_3670_1427#" "li_3670_87#" 2554.82
cap "li_3670_877#" "vdd_uq15" 7.6441
cap "decode_63" "gnd_uq14" 7.90232
cap "vdd_uq14" "decode_58" 12.2582
cap "decode_7" "decode_8" 62.8782
cap "gnd_uq4" "li_3670_3007#" 2.84785
cap "vdd_uq14" "decode_34" 12.2582
cap "gnd_uq14" "decode_33" 8.97817
cap "decode_42" "vdd_uq16" 0.805841
cap "li_3670_6167#" "vdd_uq0" 0.394942
cap "gnd_uq14" "decode_50" 8.93352
cap "li_3670_4827#" "vdd_uq16" 67.2516
cap "li_3670_877#" "gnd_uq3" 0.0118877
cap "vdd_uq16" "decode_39" 0.805841
cap "decode_16" "vdd_uq15" 0.962455
cap "gnd_uq15" "decode_10" 0.243201
cap "li_3670_1427#" "li_3670_5617#" 154.79
cap "vdd_uq15" "vdd_uq14" 394.552
cap "decode_44" "decode_43" 62.8782
cap "vdd_uq9" "vdd_uq12" 9.39378
cap "decode_6" "gnd_uq14" 8.93352
cap "decode_5" "vdd_uq15" 0.962455
cap "vdd_uq7" "li_3670_5377#" 0.499341
cap "decode_62" "decode_61" 62.8782
cap "gnd_uq15" "li_3670_6167#" 807.641
cap "li_3670_87#" "vdd_uq13" 0.834089
cap "decode_33" "decode_32" 27.0469
cap "vdd_uq14" "decode_52" 12.2582
cap "vdd_uq14" "decode_1" 9.85791
cap "vdd_uq3" "gnd_uq2" 18.6537
cap "li_3670_3797#" "vdd_uq15" 30.0432
cap "gnd_uq4" "li_3670_4827#" 0.0966397
cap "li_3670_3247#" "li_3670_6167#" 384.991
cap "vdd_uq16" "decode_55" 0.805841
cap "vdd_uq15" "decode_7" 0.962455
cap "vdd_uq15" "decode_45" 0.962455
cap "addr_0" "vdd_uq11" 0.0628013
cap "gnd_uq14" "decode_32" 8.93352
cap "vdd_uq15" "decode_31" 0.962455
cap "li_3670_1427#" "gnd_uq2" 2.66603
cap "decode_47" "decode_46" 27.0469
cap "vdd_uq16" "decode_35" 0.805841
cap "li_3670_637#" "gnd" 0.657486
cap "li_3670_1427#" "gnd_uq14" 1.68311
cap "gnd_uq15" "decode_27" 0.243201
cap "gnd_uq5" "li_3670_3007#" 0.569583
cap "gnd_uq15" "vdd_uq16" 6775.17
cap "gnd_uq14" "decode_19" 8.97817
cap "vdd_uq15" "decode_18" 0.962455
cap "li_3670_87#" "vdd_uq9" 1.94735
cap "li_3670_637#" "li_3670_6167#" 248.692
cap "vdd_uq14" "decode_28" 12.2582
cap "gnd_uq15" "decode_25" 0.243201
cap "vdd_uq15" "li_3670_5377#" 23.5113
cap "li_3670_3247#" "vdd_uq16" 111.033
cap "decode_53" "gnd_uq14" 8.97817
cap "addr_4" "gnd_uq1" 0.646442
cap "li_3670_1427#" "vdd_uq3" 1.87097
cap "gnd_uq15" "decode_3" 0.243201
cap "vdd_uq14" "decode_12" 12.2582
cap "gnd_uq14" "decode_11" 8.97817
cap "decode_14" "gnd_uq14" 8.93352
cap "decode_13" "vdd_uq15" 0.962455
cap "decode_61" "decode_60" 27.0469
cap "gnd_uq9" "li_3670_3007#" 0.15399
cap "vdd_uq9" "li_3670_5617#" 0.443378
cap "gnd_uq7" "li_3670_6167#" 0.0333484
cap "vdd_uq16" "decode_41" 0.805841
cap "decode_48" "gnd_uq14" 8.93352
cap "li_3670_3247#" "gnd_uq4" 0.13155
cap "li_3670_637#" "vdd_uq16" 19.1007
cap "li_3670_6167#" "li_3670_2457#" 387.977
cap "decode_44" "vdd_uq14" 12.2582
cap "addr_4" "addr_3" 2730.5
cap "vdd_uq16" "decode_43" 0.805841
cap "decode_37" "decode_38" 62.8782
cap "vdd_uq5" "gnd_uq4" 18.6537
cap "li_3670_877#" "gnd" 0.0117613
cap "decode_29" "decode_30" 62.8782
cap "decode_50" "decode_51" 27.0469
cap "li_3670_1427#" "vdd_uq13" 0.111558
cap "li_3670_637#" "gnd_uq4" 0.217238
cap "gnd_uq15" "decode_46" 0.243201
cap "li_3670_4827#" "gnd_uq9" 0.0962604
cap "li_3670_3007#" "gnd_uq0" 0.154591
cap "decode_44" "decode_45" 27.0469
cap "li_3670_877#" "li_3670_6167#" 196.404
cap "gnd_uq14" "decode_51" 8.97817
cap "vdd_uq16" "li_3670_2457#" 100.192
cap "gnd_uq1" "vdd_uq1" 19.1852
cap "gnd_uq14" "decode_21" 8.97817
cap "vdd_uq15" "decode_20" 0.962455
cap "vdd_uq16" "decode_56" 0.805841
cap "decode_13" "decode_12" 27.0469
cap "addr_5" "addr_4" 2756.87
cap "gnd_uq4" "gnd_uq7" 9.39378
cap "vdd_uq14" "decode_10" 12.2582
cap "gnd_uq14" "decode_9" 8.97817
cap "vdd_uq15" "decode_8" 0.962455
cap "li_3670_6167#" "vdd_uq2" 0.394942
cap "vdd_uq4" "li_3670_87#" 1.94735
cap "vdd_uq16" "decode_22" 0.805841
cap "decode_62" "gnd_uq15" 0.243201
cap "gnd_uq4" "li_3670_2457#" 0.171487
cap "gnd" "vdd" 17.8182
cap "li_3670_877#" "vdd_uq16" 24.2183
cap "li_3670_1427#" "vdd_uq9" 0.726691
cap "decode_23" "decode_24" 62.8782
cap "li_3670_4827#" "gnd_uq0" 0.0966397
cap "addr_2" "gnd_uq1" 0.564127
cap "addr_3" "vdd_uq1" 0.124066
cap "vdd_uq5" "gnd_uq5" 17.8182
cap "vdd_uq15" "decode_58" 0.962455
cap "vdd_uq12" "li_3670_3007#" 0.665903
cap "li_3670_3797#" "li_3670_6167#" 393.348
cap "vdd_uq15" "decode_34" 0.962455
cap "vdd_uq4" "li_3670_5617#" 0.448524
cap "li_3670_637#" "gnd_uq5" 0.034615
cap "li_3670_3247#" "gnd_uq9" 0.135543
cap "decode_16" "vdd_uq16" 0.805841
cap "decode_15" "gnd_uq15" 0.243201
cap "gnd_uq0" "vdd_uq0" 19.1852
cap "li_3670_877#" "gnd_uq4" 0.203209
cap "vdd_uq14" "decode_27" 12.3475
cap "gnd_uq14" "decode_26" 8.93352
cap "vdd_uq16" "vdd_uq14" 234.444
cap "vdd_uq16" "decode_5" 0.805841
cap "gnd_uq15" "decode_4" 0.243201
cap "decode_54" "decode_55" 27.0469
cap "addr_3" "addr_2" 2755.47
cap "vdd_uq14" "decode_25" 12.3475
cap "gnd_uq14" "decode_24" 8.93352
cap "gnd_uq15" "decode_49" 0.243201
cap "addr_5" "vdd_uq1" 0.829998
cap "li_3670_6167#" "li_3670_5377#" 141.416
cap "vdd_uq15" "decode_52" 0.962455
cap "li_3670_3797#" "vdd_uq16" 114.569
cap "vdd_uq14" "decode_3" 12.3355
cap "gnd_uq14" "decode_2" 8.24671
cap "vdd_uq15" "decode_1" 0.962455
cap "addr_4" "gnd_uq6" 0.646442
cap "decode_54" "gnd_uq15" 0.243201
cap "gnd_uq15" "decode_37" 0.243201
cap "li_3670_637#" "gnd_uq9" 0.217238
cap "vdd_uq8" "li_3670_3007#" 0.0661797
cap "li_3670_4827#" "vdd_uq12" 0.544555
cap "vdd_uq16" "decode_7" 0.805841
cap "vdd_uq16" "decode_45" 0.805841
cap "decode_36" "decode_35" 62.8782
cap "gnd_uq15" "decode_60" 0.243201
cap "li_3670_87#" "li_3670_3007#" 1125.91
cap "vdd_uq16" "decode_31" 0.805841
cap "li_3670_3247#" "gnd_uq0" 0.136073
cap "gnd_uq15" "decode_36" 0.243201
cap "gnd_uq12" "li_3670_6167#" 2.89586
cap "vdd_uq6" "gnd_uq5" 7.65227
cap "li_3670_637#" "gnd_uq13" 0.034615
cap "decode_61" "gnd_uq14" 8.39661
cap "li_3670_3797#" "gnd_uq4" 0.116716
cap "decode_0" "gnd_uq15" 0.243201
cap "addr_5" "addr_2" 21.1047
cap "vdd_uq16" "decode_18" 0.805841
cap "gnd_uq15" "decode_17" 0.243201
cap "gnd_uq7" "gnd_uq9" 4.64277
cap "vdd_uq16" "li_3670_5377#" 72.7653
cap "gnd_uq15" "decode_30" 0.243201
cap "gnd_uq11" "addr_3" 0.607156
cap "gnd_uq14" "decode_29" 8.97817
cap "vdd_uq15" "decode_28" 0.962455
cap "li_3670_5617#" "li_3670_3007#" 471.671
cap "gnd_uq14" "decode_57" 8.97817
cap "gnd_uq9" "li_3670_2457#" 0.171487
cap "li_3670_877#" "gnd_uq5" 0.0118877
cap "li_3670_1427#" "vdd_uq4" 0.726691
cap "li_3670_637#" "gnd_uq0" 2.40776
cap "li_3670_4827#" "vdd_uq8" 0.000160777
cap "decode_13" "vdd_uq16" 0.805841
cap "vdd_uq15" "decode_12" 0.962455
cap "li_3670_4827#" "li_3670_87#" 195.738
cap "vdd_uq14" "decode_46" 12.2582
cap "gnd_uq15" "vdd_uq12" 0.557111
cap "gnd_uq14" "decode_38" 8.93352
cap "gnd_uq14" "decode_40" 8.93352
cap "gnd_uq4" "li_3670_5377#" 0.0759675
cap "addr_4" "addr_1" 9.53711
cap "li_3670_3247#" "vdd_uq12" 0.62925
cap "gnd_uq2" "li_3670_3007#" 0.154591
cap "li_3670_877#" "gnd_uq9" 0.203209
cap "decode_44" "vdd_uq15" 0.962455
cap "gnd_uq14" "li_3670_3007#" 5.30281
cap "addr_5" "gnd_uq11" 1.6751
cap "li_3670_87#" "vdd_uq0" 1.94735
cap "li_3670_4827#" "li_3670_5617#" 101.85
cap "decode_46" "decode_45" 62.8782
cap "gnd_uq0" "li_3670_2457#" 0.172155
cap "vdd_uq10" "gnd_uq9" 18.6537
cap "li_3670_6167#" "vdd_uq7" 0.394942
cap "decode_62" "vdd_uq14" 10.0703
cap "decode_47" "gnd_uq14" 8.97817
cap "li_3670_877#" "gnd_uq13" 0.0118877
cap "decode_59" "gnd_uq15" 0.243201
cap "li_3670_637#" "vdd_uq12" 0.769585
cap "addr_2" "gnd_uq6" 0.564127
cap "addr_3" "vdd_uq6" 0.124066
cap "vdd_uq3" "li_3670_3007#" 0.0664068
cap "li_3670_87#" "gnd_uq15" 169.607
cap "li_3670_5617#" "vdd_uq0" 0.448524
cap "vdd_uq16" "decode_20" 0.805841
cap "decode_42" "gnd_uq14" 8.93352
cap "li_3670_3247#" "vdd_uq8" 0.0428078
cap "li_3670_4827#" "gnd_uq2" 0.0966397
cap "li_3670_1427#" "li_3670_3007#" 793.686
cap "li_3670_3247#" "li_3670_87#" 1017.84
cap "decode_16" "decode_15" 62.8782
cap "li_3670_877#" "gnd_uq0" 0.197058
cap "decode_15" "vdd_uq14" 12.3475
cap "li_3670_4827#" "gnd_uq14" 1.68311
cap "vdd_uq16" "decode_8" 0.805841
cap "gnd_uq14" "decode_39" 8.97817
cap "li_3670_3797#" "gnd_uq9" 0.11626
cap "decode_4" "vdd_uq14" 12.2582
cap "vdd_uq5" "vdd_uq8" 9.39378
cap "vdd_uq15" "decode_10" 0.962455
cap "decode_5" "decode_4" 27.0469
cap "gnd_uq15" "li_3670_5617#" 267.978
cap "vdd_uq5" "li_3670_87#" 0.834089
cap "vdd_uq1" "addr_1" 0.0837814
cap "gnd_uq15" "decode_23" 0.243201
cap "vdd_uq15" "li_3670_6167#" 91.3697
cap "vdd_uq14" "decode_49" 12.3475
cap "vdd_uq12" "li_3670_2457#" 0.69845
cap "gnd_uq3" "gnd" 9.39378
cap "li_3670_637#" "vdd_uq8" 0.154189
cap "vdd_uq3" "li_3670_4827#" 0.000162518
cap "decode_63" "gnd_uq15" 0.243201
cap "addr_5" "vdd_uq6" 0.829998
cap "li_3670_3247#" "li_3670_5617#" 471.935
cap "vdd_uq16" "decode_58" 0.805841
cap "decode_54" "vdd_uq14" 12.2582
cap "li_3670_637#" "li_3670_87#" 11260.2
cap "vdd_uq14" "decode_37" 12.3475
cap "vdd_uq16" "decode_34" 0.805841
cap "gnd_uq15" "decode_33" 0.243201
cap "gnd_uq14" "decode_55" 8.97817
cap "vdd_uq13" "li_3670_3007#" 0.0661797
cap "vdd_uq14" "decode_60" 12.251
cap "li_3670_1427#" "li_3670_4827#" 164.448
cap "gnd_uq9" "li_3670_5377#" 2.9637
cap "gnd_uq15" "decode_50" 0.243201
cap "vdd_uq14" "decode_36" 12.2582
cap "gnd_uq14" "decode_35" 8.97817
cap "addr_2" "addr_1" 2729.79
cap "addr_0" "gnd_uq1" 0.467922
cap "li_3670_3797#" "gnd_uq0" 0.116716
cap "vdd_uq8" "gnd_uq7" 18.6537
cap "vdd" "gnd_uq0" 18.6537
cap "decode_47" "decode_48" 62.8782
cap "vdd_uq15" "decode_27" 0.962455
cap "li_3670_877#" "vdd_uq12" 0.750452
cap "decode_16" "decode_17" 27.0469
cap "decode_0" "vdd_uq14" 10.3648
cap "gnd_uq15" "gnd_uq14" 210.185
cap "vdd_uq16" "vdd_uq15" 7269.23
cap "gnd_uq15" "decode_6" 0.243201
cap "vdd_uq14" "decode_17" 12.3475
cap "li_3670_87#" "gnd_uq7" 1.20609
cap "li_3670_637#" "li_3670_5617#" 205.482
cap "vdd_uq14" "decode_30" 12.2582
cap "li_3670_3247#" "gnd_uq2" 0.136073
cap "vdd_uq8" "li_3670_2457#" 0.0891436
cap "gnd_uq12" "gnd_uq9" 9.39378
cap "vdd_uq15" "decode_25" 0.962455
cap "vdd_uq16" "decode_52" 0.805841
cap "li_3670_3247#" "gnd_uq14" 5.30281
cap "li_3670_1427#" "vdd_uq0" 0.730053
cap "li_3670_87#" "li_3670_2457#" 1250.76
cap "vdd_uq16" "decode_1" 0.805841
cap "gnd_uq8" "gnd_uq5" 9.39378
cap "vdd_uq15" "decode_3" 0.962455
cap "li_3670_4827#" "vdd_uq13" 0.000162382
cap "li_3670_637#" "gnd_uq10" 0.034615
cap "vdd_uq9" "li_3670_3007#" 0.665903
cap "addr_0" "addr_3" 6.35179
cap "li_3670_5377#" "gnd_uq0" 0.0759675
cap "gnd_uq15" "decode_32" 0.243201
cap "gnd_uq7" "li_3670_5617#" 0.054827
cap "li_3670_3247#" "vdd_uq3" 0.0429573
cap "decode_31" "decode_30" 27.0469
cap "li_3670_1427#" "gnd_uq15" 216.418
cap "gnd_uq14" "decode_41" 8.97817
cap "li_3670_637#" "gnd_uq2" 0.217238
cap "li_3670_5617#" "li_3670_2457#" 472.526
cap "li_3670_877#" "vdd_uq8" 0.133284
cap "gnd_uq6" "vdd_uq6" 19.1852
cap "gnd_uq11" "addr_1" 0.51762
cap "li_3670_637#" "gnd_uq14" 1.68311
cap "li_3670_877#" "li_3670_87#" 171.101
cap "li_3670_3797#" "vdd_uq12" 0.588717
cap "vdd_uq5" "vdd_uq3" 4.64277
cap "li_3670_1427#" "li_3670_3247#" 711.707
cap "gnd_uq15" "decode_19" 0.243201
cap "vdd_uq8" "vdd_uq10" 4.64277
cap "decode_28" "decode_27" 62.8782
cap "vdd_uq16" "decode_28" 0.805841
cap "gnd_uq14" "decode_43" 8.97817
cap "decode_18" "decode_17" 62.8782
cap "decode_53" "gnd_uq15" 0.243201
cap "li_3670_87#" "vdd_uq10" 0.834089
cap "li_3670_1427#" "vdd_uq5" 0.111558
cap "vdd_uq16" "decode_12" 0.805841
cap "gnd_uq15" "decode_11" 0.243201
cap "li_3670_637#" "vdd_uq3" 0.154189
cap "li_3670_4827#" "vdd_uq9" 0.544555
cap "decode_23" "decode_22" 27.0469
cap "decode_14" "gnd_uq15" 0.243201
cap "addr_5" "addr_0" 17.0187
cap "li_3670_87#" "vdd_uq2" 1.94735
cap "decode_59" "vdd_uq14" 12.3475
cap "vdd_uq15" "decode_46" 0.962455
cap "li_3670_877#" "li_3670_5617#" 159.38
cap "gnd_uq2" "li_3670_2457#" 0.166352
cap "decode_48" "gnd_uq15" 0.243201
cap "vdd_uq12" "li_3670_5377#" 0.497036
cap "li_3670_1427#" "li_3670_637#" 160.739
cap "gnd_uq14" "li_3670_2457#" 5.30281
cap "li_3670_3247#" "vdd_uq13" 0.0428078
cap "gnd_uq14" "decode_56" 8.93352
cap "li_3670_3797#" "vdd_uq8" 1.77142
cap "decode_44" "vdd_uq16" 0.805841
cap "li_3670_3797#" "li_3670_87#" 900.463
cap "li_3670_877#" "gnd_uq10" 0.0118877
cap "li_3670_5617#" "vdd_uq2" 0.448524
cap "li_3670_87#" "vdd" 0.834089
cap "gnd_uq12" "vdd_uq12" 19.1852
cap "vdd_uq3" "li_3670_2457#" 0.0868509
cap "gnd_uq10" "vdd_uq10" 17.8182
cap "vdd_uq14" "decode_23" 12.3475
cap "gnd_uq14" "decode_22" 8.93352
cap "decode_62" "vdd_uq15" 0.962455
cap "vdd_uq6" "addr_1" 0.0837814
cap "li_3670_1427#" "gnd_uq7" 0.187928
cap "li_3670_877#" "gnd_uq2" 0.203209
cap "li_3670_877#" "gnd_uq14" 1.68311
cap "gnd_uq3" "gnd_uq5" 4.64277
cap "decode_63" "vdd_uq14" 10.7231
cap "gnd_uq15" "vdd_uq9" 0.557111
cap "li_3670_1427#" "li_3670_2457#" 11714.1
cap "li_3670_637#" "vdd_uq13" 0.154189
cap "vdd_uq4" "li_3670_3007#" 8.21299
cap "li_3670_3797#" "li_3670_5617#" 475.562
cap "vdd_uq14" "decode_33" 12.3475
cap "gnd_uq15" "decode_51" 0.243201
cap "li_3670_87#" "li_3670_5377#" 182.321
cap "gnd_uq15" "decode_21" 0.243201
cap "gnd_uq2" "vdd_uq2" 19.1852
cap "li_3670_3247#" "vdd_uq9" 0.62925
cap "vdd_uq14" "decode_50" 12.2582
cap "li_3670_877#" "vdd_uq3" 0.133284
cap "decode_16" "gnd_uq14" 8.93352
cap "decode_15" "vdd_uq15" 0.962455
cap "vdd_uq16" "decode_10" 0.805841
cap "gnd_uq15" "decode_9" 0.243201
cap "addr_0" "gnd_uq6" 0.467922
cap "gnd_uq14" "vdd_uq14" 7379.86
cap "decode_6" "vdd_uq14" 12.2582
cap "decode_5" "gnd_uq14" 8.97817
cap "decode_4" "vdd_uq15" 0.962455
cap "decode_6" "decode_5" 62.8782
cap "vdd_uq16" "li_3670_6167#" 202.06
cap "li_3670_877#" "li_3670_1427#" 11131.2
cap "addr_3" "vdd_uq11" 0.124066
cap "li_3670_87#" "gnd_uq12" 1.20609
cap "li_3670_3797#" "gnd_uq2" 0.116716
cap "vdd_uq15" "decode_49" 0.962455
cap "li_3670_5617#" "li_3670_5377#" 11040.7
cap "vdd_uq13" "li_3670_2457#" 0.0891436
cap "li_3670_3797#" "gnd_uq14" 5.30281
cap "li_3670_637#" "vdd_uq9" 0.769585
cap "li_3670_1427#" "vdd_uq10" 0.111558
cap "vdd_uq4" "li_3670_4827#" 0.54708
cap "decode_54" "vdd_uq15" 0.962455
cap "vdd_uq15" "decode_37" 0.962455
cap "gnd_uq14" "decode_7" 8.97817
cap "decode_6" "decode_7" 27.0469
cap "gnd_uq14" "decode_45" 8.97817
cap "vdd_uq15" "decode_60" 0.962455
cap "vdd_uq14" "decode_32" 12.2582
cap "gnd_uq14" "decode_31" 8.97817
cap "li_3670_1427#" "vdd_uq2" 7.01705
cap "gnd_uq10" "li_3670_5377#" 0.569583
cap "gnd_uq4" "li_3670_6167#" 0.0333484
cap "gnd_uq12" "li_3670_5617#" 0.054608
cap "vdd_uq15" "decode_36" 0.962455
cap "vdd_uq16" "decode_27" 0.805841
cap "gnd_uq15" "decode_26" 0.243201
cap "li_3670_3797#" "vdd_uq3" 0.0192893
cap "vdd_uq3" "vdd" 9.39378
cap "gnd_uq8" "vdd_uq8" 17.8182
cap "li_3670_877#" "vdd_uq13" 0.133284
cap "gnd_uq2" "li_3670_5377#" 0.0759675
cap "decode_0" "vdd_uq15" 0.962455
cap "vdd_uq16" "decode_25" 0.805841
cap "gnd_uq15" "decode_24" 0.243201
cap "vdd_uq14" "decode_19" 12.3475
cap "gnd_uq14" "decode_18" 8.93352
cap "vdd_uq15" "decode_17" 0.962455
cap "addr_5" "vdd_uq11" 0.829998
cap "li_3670_87#" "gnd_uq8" 0.258083
cap "gnd_uq14" "li_3670_5377#" 1.68311
cap "vdd_uq15" "decode_30" 0.962455
cap "decode_53" "vdd_uq14" 12.3475
cap "vdd_uq9" "li_3670_2457#" 0.69845
cap "vdd_uq13" "vdd_uq10" 9.39378
cap "li_3670_1427#" "li_3670_3797#" 642.421
cap "addr_4" "vdd_uq1" 0.143122
cap "li_3670_1427#" "vdd" 0.111935
cap "decode_32" "decode_31" 62.8782
cap "vdd_uq16" "decode_3" 0.805841
cap "gnd_uq15" "decode_2" 0.243201
cap "decode_0" "decode_1" 27.0469
cap "addr_0" "addr_1" 2760.64
cap "vdd_uq14" "decode_11" 12.3475
cap "vdd_uq4" "gnd_uq15" 0.557111
cap "decode_14" "vdd_uq14" 12.2582
cap "decode_13" "gnd_uq14" 8.97817
cap "decode_39" "decode_38" 27.0469
cap "li_3670_87#" "vdd_uq7" 1.94735
cap "decode_39" "decode_40" 62.8782
cap "decode_48" "vdd_uq14" 12.2582
cap "li_3670_3247#" "vdd_uq4" 0.624742
cap "gnd_uq15" "decode_61" 0.243201
cap "li_3670_4827#" "li_3670_3007#" 675.621
cap "li_3670_877#" "vdd_uq9" 0.750452
cap "li_3670_1427#" "li_3670_5377#" 156.576
cap "decode_22" "decode_21" 62.8782
cap "decode_59" "decode_58" 27.0469
cap "addr_4" "addr_2" 10.3662
cap "li_3670_3797#" "vdd_uq13" 0.0192183
cap "gnd_uq8" "gnd_uq10" 4.64277
cap "gnd_uq15" "decode_29" 0.243201
cap "gnd_uq15" "decode_57" 0.243201
cap "decode_19" "decode_18" 27.0469
cap "li_3670_5617#" "vdd_uq7" 0.448524
cap "li_3670_1427#" "gnd_uq12" 0.187928
cap "li_3670_637#" "vdd_uq4" 0.769585
cap "vdd_uq16" "decode_46" 0.805841
cap "li_3670_3007#" "vdd_uq0" 0.668986
cap "decode_59" "vdd_uq15" 0.962455
cap "gnd_uq15" "decode_38" 0.243201
cap "gnd_uq15" "decode_40" 0.243201
cap "li_3670_87#" "vdd_uq15" 7.6441
cap "vdd_uq14" "decode_51" 12.3475
cap "vdd_uq14" "decode_21" 12.3475
cap "gnd_uq14" "decode_20" 8.93352
cap "li_3670_6167#" "gnd_uq9" 0.0333484
cap "li_3670_3797#" "vdd_uq9" 0.588717
cap "gnd_uq15" "li_3670_3007#" 411.153
cap "decode_14" "decode_13" 62.8782
cap "vdd_uq14" "decode_9" 12.3475
cap "gnd_uq14" "decode_8" 8.93352
cap "addr_4" "gnd_uq11" 0.646442
cap "gnd_uq3" "li_3670_87#" 0.258083
cap "decode_62" "vdd_uq16" 0.805841
cap "decode_47" "gnd_uq15" 0.243201
cap "decode_34" "decode_33" 62.8782
cap "vdd_uq13" "gnd_uq12" 18.6537
cap "gnd_uq13" "li_3670_6167#" 0.569583
cap "vdd_uq15" "li_3670_5617#" 30.2489
cap "vdd_uq4" "li_3670_2457#" 0.69845
cap "li_3670_3247#" "li_3670_3007#" 11005.4
cap "vdd_uq11" "gnd_uq10" 7.65227
cap "vdd_uq15" "decode_23" 0.962455
cap "decode_41" "decode_40" 27.0469
cap "addr_2" "vdd_uq1" 0.104245
cap "li_3670_4827#" "vdd_uq0" 0.54708
cap "decode_63" "vdd_uq15" 0.962455
cap "gnd_uq14" "decode_58" 8.93352
cap "vdd_uq5" "li_3670_3007#" 1.86163
cap "gnd_uq14" "decode_34" 8.93352
cap "vdd_uq15" "decode_33" 0.962455
cap "vdd_uq9" "li_3670_5377#" 10.0096
cap "decode_42" "gnd_uq15" 0.243201
cap "li_3670_6167#" "gnd_uq0" 0.0333484
cap "decode_19" "decode_20" 62.8782
cap "li_3670_1427#" "vdd_uq7" 0.726691
cap "vdd_uq15" "decode_50" 0.962455
cap "decode_15" "vdd_uq16" 0.805841
cap "li_3670_4827#" "gnd_uq15" 260.952
cap "li_3670_637#" "li_3670_3007#" 841.447
cap "vdd_uq14" "decode_26" 12.2582
cap "li_3670_877#" "vdd_uq4" 0.750452
cap "gnd_uq15" "decode_39" 0.243201
cap "vdd_uq11" "addr_1" 0.0837814
cap "vdd_uq16" "decode_4" 0.805841
cap "decode_56" "decode_57" 27.0469
cap "vdd_uq15" "gnd_uq14" 6808.01
cap "decode_6" "vdd_uq15" 0.962455
cap "li_3670_3247#" "li_3670_4827#" 677.468
cap "vdd_uq14" "decode_24" 12.2582
cap "vdd_uq16" "decode_49" 0.805841
cap "gnd_uq14" "decode_52" 8.93352
cap "vdd_uq14" "decode_2" 11.2527
cap "gnd_uq14" "decode_1" 7.20051
cap "vdd_uq4" "vdd_uq2" 4.64277
cap "decode_4" "decode_3" 62.8782
cap "addr_4" "vdd_uq6" 0.143122
cap "gnd_uq15" "vdd_uq0" 0.557111
cap "decode_54" "vdd_uq16" 0.805841
cap "decode_42" "decode_41" 62.8782
cap "vdd_uq5" "li_3670_4827#" 0.000162518
cap "vdd_uq16" "decode_37" 0.805841
cap "gnd_uq7" "li_3670_3007#" 0.15399
cap "gnd_uq15" "decode_55" 0.243201
cap "vdd_uq16" "decode_60" 0.805841
cap "li_3670_3007#" "li_3670_2457#" 10980
cap "vdd_uq15" "decode_32" 0.962455
cap "li_3670_3247#" "vdd_uq0" 0.632164
cap "vdd_uq16" "decode_36" 0.805841
cap "gnd_uq15" "decode_35" 0.243201
cap "decode_42" "decode_43" 27.0469
cap "li_3670_637#" "li_3670_4827#" 215.966
cap "vdd_uq12" "li_3670_6167#" 10.5648
cap "li_3670_1427#" "vdd_uq15" 7.6441
cap "decode_61" "vdd_uq14" 11.5461
cap "decode_0" "vdd_uq16" 0.805841
cap "li_3670_3797#" "vdd_uq4" 0.591445
cap "gnd_uq3" "vdd_uq3" 17.8182
cap "vdd_uq16" "decode_17" 0.805841
cap "vdd_uq16" "decode_30" 0.805841
cap "gnd_uq11" "addr_2" 0.564127
cap "vdd_uq15" "decode_19" 0.962455
cap "vdd_uq14" "decode_29" 12.3475
cap "gnd_uq14" "decode_28" 8.93352
cap "vdd_uq14" "decode_57" 12.3475
cap "li_3670_3247#" "gnd_uq15" 404.734
cap "decode_53" "vdd_uq15" 0.962455
cap "li_3670_1427#" "gnd_uq3" 0.569583
cap "li_3670_637#" "vdd_uq0" 5.66263
cap "li_3670_4827#" "gnd_uq7" 0.0935091
cap "li_3670_877#" "li_3670_3007#" 1098.42
cap "li_3670_87#" "gnd" 0.258083
cap "decode_21" "decode_20" 27.0469
cap "gnd_uq14" "decode_12" 8.93352
cap "vdd_uq15" "decode_11" 0.962455
cap "vdd_uq9" "vdd_uq7" 4.64277
cap "decode_53" "decode_52" 27.0469
cap "decode_14" "vdd_uq15" 0.962455
cap "vdd_uq14" "decode_38" 12.2582
cap "li_3670_4827#" "li_3670_2457#" 671.935
cap "vdd_uq14" "decode_40" 12.2582
cap "vdd_uq10" "li_3670_3007#" 0.0661797
cap "vdd_uq4" "li_3670_5377#" 0.499341
cap "gnd_uq15" "decode_41" 0.243201
cap "decode_48" "vdd_uq15" 0.962455
cap "li_3670_3247#" "vdd_uq5" 0.0418496
cap "li_3670_87#" "li_3670_6167#" 222.78
cap "li_3670_637#" "gnd_uq15" 186.305
cap "vdd_uq2" "li_3670_3007#" 0.668986
cap "decode_9" "decode_8" 27.0469
cap "decode_44" "gnd_uq14" 8.93352
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_1/in_0" 0.377077
cap "vdd_uq6" "subbyte2_hierarchical_predecode2x4_2/in_0" 3.19492
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/B" "addr_3" 0.418389
cap "addr_4" "subbyte2_hierarchical_predecode2x4_2/in_0" 1.11673
cap "subbyte2_hierarchical_predecode2x4_2/in_1" "subbyte2_hierarchical_predecode2x4_2/in_0" 17.0559
cap "addr_4" "vdd_uq1" 1.4732
cap "subbyte2_hierarchical_predecode2x4_2/in_0" "subbyte2_hierarchical_predecode2x4_1/in_0" 4.37166
cap "vdd_uq1" "subbyte2_hierarchical_predecode2x4_2/in_1" 1.19799
cap "addr_4" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/B" 0.484257
cap "subbyte2_hierarchical_predecode2x4_2/in_1" "addr_3" -1.54613
cap "vdd_uq1" "subbyte2_hierarchical_predecode2x4_1/in_0" 1.04917
cap "subbyte2_hierarchical_predecode2x4_2/in_1" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/B" 0.496933
cap "addr_5" "gnd" 6.72166
cap "addr_5" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" 1.54259
cap "subbyte2_hierarchical_predecode2x4_1/in_0" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/B" 0.356307
cap "addr_4" "subbyte2_hierarchical_predecode2x4_2/in_1" -1.51292
cap "addr_5" "subbyte2_hierarchical_predecode2x4_2/in_0" 257.699
cap "subbyte2_hierarchical_predecode2x4_2/in_1" "subbyte2_hierarchical_predecode2x4_1/in_0" -1.58074
cap "addr_5" "vdd_uq1" 5.64252
cap "gnd" "subbyte2_hierarchical_predecode2x4_2/in_0" 3.73706
cap "addr_5" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/B" 1.40985
cap "subbyte2_hierarchical_predecode2x4_2/in_0" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" 0.504572
cap "gnd" "vdd_uq1" -19.1852
cap "gnd" "addr_3" 1.33813
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" "addr_3" 0.447414
cap "gnd" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/B" -0.000209649
cap "subbyte2_hierarchical_predecode2x4_2/in_0" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/A" 0.67038
cap "addr_5" "subbyte2_hierarchical_predecode2x4_2/in_1" -8.51674
cap "addr_4" "gnd" 1.42888
cap "vdd_uq1" "subbyte2_hierarchical_predecode2x4_2/in_0" 1.07415
cap "subbyte2_hierarchical_predecode2x4_2/in_0" "addr_3" 1.03617
cap "addr_4" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" 0.521358
cap "subbyte2_hierarchical_predecode2x4_1/in_1" "subbyte2_hierarchical_predecode2x4_2/in_0" 0.43139
cap "gnd" "subbyte2_hierarchical_predecode2x4_2/in_1" 3.04285
cap "subbyte2_hierarchical_predecode2x4_2/in_0" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/B" 0.26233
cap "subbyte2_hierarchical_predecode2x4_2/in_1" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" 0.32722
cap "vdd_uq1" "addr_3" 1.26508
cap "gnd" "subbyte2_hierarchical_predecode2x4_1/in_0" 1.23913
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/B" "li_3670_3007#" 0.00929618
cap "subbyte2_hierarchical_predecode2x4_2/in_0" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.0467725
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 1.11022e-16
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.109606
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "li_3670_3007#" 0.00328182
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.285443
cap "li_3670_4827#" "vdd" 1.58531e-06
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_0" 0.0414169
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.0533575
cap "subbyte2_hierarchical_predecode2x4_2/in_1" "subbyte2_hierarchical_predecode2x4_2/in_0" 0.0866795
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/B" 0.0532369
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 0.409731
cap "subbyte2_hierarchical_predecode2x4_1/out_0" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.0414169
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.0533575
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.198884
cap "vdd" "subbyte2_hierarchical_predecode2x4_2/in_0" -0.00873694
cap "addr_3" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/B" 0.296247
cap "li_3670_3247#" "subbyte2_hierarchical_predecode2x4_2/in_0" 3.8535e-05
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/A" 0.427545
cap "subbyte2_hierarchical_predecode2x4_2/in_0" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/Z" 0.0043883
cap "subbyte2_hierarchical_predecode2x4_2/in_1" "subbyte2_hierarchical_predecode2x4_1/in_0" 0.0157836
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/B" 0.0529361
cap "addr_4" "subbyte2_hierarchical_predecode2x4_2/in_1" 0.0358961
cap "gnd" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 1.8388
cap "gnd" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.505737
cap "addr_5" "vdd_uq1" 0.308669
cap "gnd" "vdd_uq0" -0.0531953
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.0283596
cap "subbyte2_hierarchical_predecode2x4_2/in_0" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" 1.94876
cap "subbyte2_hierarchical_predecode2x4_2/in_1" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/B" 0.343192
cap "gnd" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.450663
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.109606
cap "li_3670_3247#" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/B" 3.84451e-05
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 0.0135771
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_1/in_0" 0.55808
cap "subbyte2_hierarchical_predecode2x4_2/in_0" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/B" 0.16294
cap "subbyte2_hierarchical_predecode2x4_2/in_1" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 1.59385
cap "subbyte2_hierarchical_predecode2x4_1/out_0" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.0414169
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.0533575
cap "subbyte2_hierarchical_predecode2x4_2/in_1" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.0340388
cap "vdd_uq5" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 1.02095
cap "addr_4" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" 0.971436
cap "vdd" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 7.18953
cap "gnd" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.457186
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/Z" 0.0399282
cap "vdd" "subbyte2_hierarchical_predecode2x4_2/out_1" 2.08597
cap "subbyte2_hierarchical_predecode2x4_2/in_1" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.00195703
cap "vdd" "vdd_uq0" -0.287801
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/B" 1.13687e-13
cap "vdd" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 1.24331
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "li_3670_3007#" 0.0140201
cap "gnd" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.189568
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "li_3670_3007#" 0.0140201
cap "li_3670_4827#" "vdd" 1.58531e-06
cap "addr_3" "vdd_uq1" 0.235088
cap "gnd" "vdd_uq1" -7.65227
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.0598278
cap "subbyte2_hierarchical_predecode2x4_2/in_1" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.0490513
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/A" 0.0304018
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/B" 0.598402
cap "vdd" "subbyte2_hierarchical_predecode2x4_2/out_0" 1.70672
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.018436
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_2/in_1" 0.0191248
cap "subbyte2_hierarchical_predecode2x4_2/in_1" "subbyte2_hierarchical_predecode2x4_1/out_0" 0.0753822
cap "subbyte2_hierarchical_predecode2x4_2/in_0" "subbyte2_hierarchical_predecode2x4_1/in_0" 0.049941
cap "subbyte2_hierarchical_predecode2x4_1/in_1" "subbyte2_hierarchical_predecode2x4_2/in_1" 0.00371597
cap "gnd" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.128118
cap "vdd" "subbyte2_hierarchical_predecode2x4_1/out_0" 0.730155
cap "vdd" "subbyte2_hierarchical_predecode2x4_2/out_3" 1.1753
cap "vdd_uq1" "subbyte2_hierarchical_predecode2x4_2/in_1" 1.28782
cap "addr_4" "subbyte2_hierarchical_predecode2x4_2/in_0" 0.0485633
cap "vdd_uq6" "subbyte2_hierarchical_predecode2x4_2/in_0" 0.484754
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.281571
cap "subbyte2_hierarchical_predecode2x4_2/in_0" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/B" 0.124614
cap "gnd" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 0.304916
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.072593
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.0878183
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "li_3670_3007#" 0.0140201
cap "li_3670_4827#" "vdd" 1.58531e-06
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_1/in_0" 0.209314
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/in_0" 1.54245
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" 0.0342103
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_1/out_0" 0.0214371
cap "subbyte2_hierarchical_predecode2x4_2/in_0" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.106146
cap "vdd_uq1" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" -2.84217e-14
cap "addr_4" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/B" 0.381354
cap "li_3670_3247#" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.00459205
cap "subbyte2_hierarchical_predecode2x4_1/in_1" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" 0.0235819
cap "li_3670_3247#" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.00459205
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/A" 0.0235819
cap "subbyte2_hierarchical_predecode2x4_2/in_0" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.0272166
cap "gnd" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" -0.00783666
cap "vdd_uq5" "subbyte2_hierarchical_predecode2x4_2/in_1" 0.103164
cap "addr_5" "subbyte2_hierarchical_predecode2x4_2/in_1" 0.0533845
cap "vdd_uq5" "vdd" 9.42678
cap "gnd" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/A" 0.301764
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.072593
cap "subbyte2_hierarchical_predecode2x4_2/in_0" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.0878183
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 7.10543e-15
cap "subbyte2_hierarchical_predecode2x4_2/in_1" "li_3670_3007#" 0.00464809
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.118609
cap "li_3670_3797#" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.00185401
cap "li_3670_3797#" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.00185401
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/B" 0.0610351
cap "vdd" "li_3670_3007#" 0.181975
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_2/in_0" 0.0805281
cap "subbyte2_hierarchical_predecode2x4_2/in_0" "subbyte2_hierarchical_predecode2x4_1/out_0" 0.0214371
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.0364373
cap "gnd" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.286111
cap "addr_5" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" 1.16976
cap "vdd_uq1" "subbyte2_hierarchical_predecode2x4_2/in_0" 1.09899
cap "vdd_uq5" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" 0.585806
cap "subbyte2_hierarchical_predecode2x4_1/in_1" "subbyte2_hierarchical_predecode2x4_2/in_0" 0.0335638
cap "li_3670_3247#" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.00459205
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 1.83736
cap "subbyte2_hierarchical_predecode2x4_2/in_0" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/A" 0.302531
cap "vdd" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" -0.0192204
cap "vdd_uq1" "subbyte2_hierarchical_predecode2x4_1/in_0" 0.196008
cap "vdd" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/A" 0.260578
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" "li_3670_3007#" 0.00945054
cap "gnd" "subbyte2_hierarchical_predecode2x4_2/in_1" -0.00857543
cap "addr_3" "subbyte2_hierarchical_predecode2x4_2/in_1" 0.0208931
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.304645
cap "vdd_uq6" "vdd_uq1" 0.379008
cap "addr_4" "vdd_uq1" 0.272719
cap "gnd" "vdd" -35.7498
cap "subbyte2_hierarchical_predecode2x4_2/in_1" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.278621
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/B" 0.0382497
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_1/out_0" 0.150764
cap "gnd" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/Z" 0.0280093
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.0442903
cap "li_3670_3797#" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.00185401
cap "vdd" "subbyte2_hierarchical_predecode2x4_2/out_2" 1.45251
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_0" 0.0117306
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.0534158
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/A" 0.301669
cap "addr_3" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" 0.767123
cap "vdd" "subbyte2_hierarchical_predecode2x4_2/in_1" -0.00866151
cap "vdd_uq5" "subbyte2_hierarchical_predecode2x4_2/in_0" 0.406394
cap "gnd" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" 1.42109e-14
cap "li_3670_3247#" "subbyte2_hierarchical_predecode2x4_2/in_1" 1.92226e-05
cap "addr_5" "subbyte2_hierarchical_predecode2x4_2/in_0" 0.0659118
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/A" 0.000796979
cap "li_3670_3247#" "vdd" 0.114367
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.0467725
cap "vdd" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/Z" 0.0249528
cap "gnd" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/B" 0.416396
cap "subbyte2_hierarchical_predecode2x4_2/in_0" "li_3670_3007#" 0.00945054
cap "li_3670_4827#" "vdd" 1.58531e-06
cap "subbyte2_hierarchical_predecode2x4_2/in_1" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" 0.729023
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.091381
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.091381
cap "addr_5" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/B" 0.46411
cap "li_3670_3247#" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" 3.8535e-05
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.0735318
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 0.140472
cap "subbyte2_hierarchical_predecode2x4_2/in_0" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/A" 0.224696
cap "subbyte2_hierarchical_predecode2x4_2/in_1" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/B" 0.00588832
cap "vdd" "li_3670_3797#" 0.0460547
cap "vdd" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/B" 0.390623
cap "vdd_uq5" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 4.14124
cap "gnd" "subbyte2_hierarchical_predecode2x4_2/in_0" -0.00986752
cap "addr_3" "subbyte2_hierarchical_predecode2x4_2/in_0" 0.0309153
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" "li_3670_5377#" 8.45713e-05
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_hierarchical_predecode2x4_2/out_3" 1.85465
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0433498
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "vdd_uq5" 0.245514
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_0" 1.61318
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.0071925
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "gnd" 7.282
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/B" 4.239
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.237784
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "vdd" 13.5986
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "vdd_uq0" 250.157
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/Z" "vdd" 0.00300103
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_63/B" 1.32297
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_63/vdd_uq1" 0.00103062
cap "subbyte2_and3_dec_63/C" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/A" 0.0607316
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" "subbyte2_and3_dec_59/B" 0.0232933
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_hierarchical_predecode2x4_2/out_1" -0.729637
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.000814185
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "vdd_uq0" -0.00275903
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "li_3670_3797#" 0.334904
cap "li_3670_6167#" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.0628728
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/B" 0.105811
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0302085
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.00164528
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 0.30793
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "vdd_uq0" 0.134215
cap "subbyte2_and3_dec_63/B" "gnd" 5.60809
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_1" 1.49234
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.0114609
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "gnd" 0.00247096
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_59/B" 0.64822
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" "li_3670_5377#" 0.000468819
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.359533
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.0672626
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.320629
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.092639
cap "subbyte2_and3_dec_63/B" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/B" 0.97424
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.819733
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.00604823
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.0114609
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "vdd" 8.9317
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" "li_3670_3247#" 0.00570727
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/A" -0.0122483
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.488742
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" "subbyte2_hierarchical_predecode2x4_2/out_2" 2.23113
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "li_3670_5377#" 0.0612476
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "gnd" 0.00247096
cap "vdd_uq5" "vdd" 0.344845
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_63/B" 0.00933381
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0328055
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.00101851
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.00918749
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0204712
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" "subbyte2_and3_dec_59/B" 0.0805904
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 8.00385e-06
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.267173
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "vdd_uq4" 0.451905
cap "subbyte2_and3_dec_63/B" "vdd" 2.6845
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/A" 0.154625
cap "li_3670_5377#" "vdd_uq0" 1.10024
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.0254182
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_59/B" 0.492857
cap "subbyte2_and3_dec_63/B" "subbyte2_hierarchical_predecode2x4_2/out_1" 1.41288
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/B" 0.29285
cap "li_3670_6167#" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.0628728
cap "li_3670_3797#" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.334904
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0328055
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0204712
cap "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "vdd_uq0" 0.135257
cap "subbyte2_and3_dec_63/C" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.369076
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_59/B" 0.0433498
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0370739
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.160842
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "vdd_uq0" 0.0416725
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 16.1459
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_63/vdd_uq1" 0.219985
cap "subbyte2_and3_dec_59/B" "vdd_uq0" 5.5134
cap "subbyte2_and3_dec_63/C" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.617049
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" 0.0433008
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0370739
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "vdd_uq0" 0.017426
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/A" "li_3670_5377#" 0.000468819
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" "li_3670_3247#" 0.0321294
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "li_3670_3797#" 0.334904
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.0628728
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.186884
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.182375
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_1" 1.44415
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "vdd_uq4" 0.0575173
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" "vdd_uq5" 0.0167973
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.0404956
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.287862
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" "subbyte2_and3_dec_63/B" 0.48712
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.937766
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.0258057
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "li_3670_3247#" 0.164446
cap "subbyte2_and3_dec_63/C" "subbyte2_hierarchical_predecode2x4_2/out_3" 1.08172
cap "li_3670_6167#" "gnd" 0.104428
cap "li_3670_3797#" "gnd" 0.407188
cap "gnd" "vdd" -37.3075
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.222431
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 0.0446164
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.591886
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 12.7394
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/A" "subbyte2_and3_dec_59/B" 0.0805904
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/Z" 0.0297486
cap "li_3670_5617#" "vdd_uq0" 0.983055
cap "li_3670_3247#" "vdd_uq0" 1.40841
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "gnd" 13.4774
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.0302085
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "gnd" 0.44001
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "vdd_uq0" 46.6015
cap "subbyte2_and3_dec_63/vdd_uq1" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.119296
cap "li_3670_3797#" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/B" 0.00764895
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_63/B" 0.543915
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0700083
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "vdd_uq0" -1.22424
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_59/B" 0.359533
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0433498
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.289372
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.0446164
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/B" 2.17916
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.144883
cap "subbyte2_and3_dec_63/C" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.617049
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_hierarchical_predecode2x4_2/out_3" -0.755049
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/B" 0.0118757
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0433498
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "vdd_uq0" 0.0432347
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/A" "li_3670_3247#" 0.0321294
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" "vdd_uq5" 0.0888264
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "vdd_uq4" 0.178843
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.00192637
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_3" 6.28527
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.00605195
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.182375
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" "subbyte2_and3_dec_63/B" 0.110876
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0328055
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.40047
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/Z" 0.000497618
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "vdd" 21.8156
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "vdd_uq0" 34.2849
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "vdd" 0.0777631
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_63/vdd_uq1" 0.196608
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_63/B" 1.49516
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "vdd_uq5" 4.35111
cap "subbyte2_and3_dec_63/C" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.617049
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/B" 0.358979
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "li_3670_5377#" 0.19374
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 3.67958
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_63/B" 0.0370739
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.160842
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0302085
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.00548362
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "vdd_uq0" 0.0173998
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.405516
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/A" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.000794013
cap "subbyte2_and3_dec_63/vdd_uq1" "subbyte2_and3_dec_63/B" 0.136208
cap "subbyte2_and3_dec_59/B" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.492857
cap "subbyte2_and3_dec_63/B" "vdd_uq0" 19.1225
cap "subbyte2_and3_dec_63/C" "gnd" 1.26245
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "vdd_uq0" -1.22162
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0208121
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.410153
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/B" 0.77367
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_3" 2.16239
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_0" 3.63046
cap "subbyte2_and3_dec_63/C" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/B" 0.00383621
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" "vdd" -0.00108644
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" "li_3670_3797#" 0.00382448
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/B" "vdd" 0.0433501
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.438828
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.0866729
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.359533
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/A" "vdd_uq5" 0.0699174
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "vdd_uq0" -1.22162
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0328055
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.00374415
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "gnd" 9.05469
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/A" "subbyte2_and3_dec_63/B" 0.110876
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.222431
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "gnd" 0.057485
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_59/B" 0.0798622
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "li_3670_3247#" 0.402604
cap "li_3670_5377#" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.19374
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0328055
cap "subbyte2_and3_dec_63/C" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.919453
cap "gnd" "vdd_uq0" -33.5836
cap "li_3670_5617#" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.121146
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/B" 2.82719
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_59/B" 0.0433498
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_63/B" 0.289372
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0370739
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 0.00164528
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.280477
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_2" 1.29453
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_63/B" 0.534049
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0370739
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.412374
cap "subbyte2_and3_dec_59/B" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.77367
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" "li_3670_3797#" 0.0215301
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "li_3670_5377#" 0.19374
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.00487408
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.0126296
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.223153
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "vdd" 22.8317
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/A" 0.00564576
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 1.82896e-05
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_hierarchical_predecode2x4_2/out_1" -1.45395
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.187351
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "li_3670_3797#" 0.130782
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "vdd" -0.187524
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "vdd_uq0" 0.0291724
cap "li_3670_5377#" "gnd" 0.258997
cap "subbyte2_and3_dec_63/C" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" 0.00191811
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 8.00385e-06
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.0231954
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0204712
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 0.101499
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.602663
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 1.10512
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/B" 0.77367
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 2.31666
cap "li_3670_6167#" "vdd_uq0" 0.859811
cap "li_3670_3797#" "vdd_uq0" 1.31357
cap "vdd" "vdd_uq0" -0.0444709
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.0302085
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.0254182
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_59/B" 1.76033
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "vdd_uq0" 73.1681
cap "subbyte2_and3_dec_63/vdd_uq1" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.00925644
cap "subbyte2_and3_dec_63/B" "subbyte2_hierarchical_predecode2x4_2/out_2" 1.99049
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "vdd_uq0" 0.485746
cap "li_3670_5377#" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/B" 0.000169143
cap "li_3670_5617#" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.121146
cap "li_3670_3247#" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.402604
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.222431
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0204712
cap "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "vdd_uq0" 0.017426
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "subbyte2_hierarchical_predecode2x4_2/out_3" 7.25668e-06
cap "subbyte2_and3_dec_59/B" "gnd" 1.61418
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/B" 4.1933
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 1.30051
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" 0.370801
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.289372
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "vdd_uq0" 0.135257
cap "subbyte2_and3_dec_59/B" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/B" 0.0465866
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/A" "vdd" -0.00109565
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/A" "li_3670_3797#" 0.0215301
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "li_3670_3247#" 0.402604
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.121146
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.0416741
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.0282843
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" -0.0121718
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_1" 2.24066
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_2" 10.3863
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0328055
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/B" 0.219585
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.00129627
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/A" "vdd" 0.0293049
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_63/B" 0.144439
cap "subbyte2_and3_dec_63/C" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" 0.0607316
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_hierarchical_predecode2x4_2/out_2" 1.14885
cap "subbyte2_and3_dec_63/C" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.220376
cap "li_3670_5617#" "gnd" 0.182274
cap "li_3670_3247#" "gnd" 0.477743
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_59/B" 0.0103214
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_63/B" 0.0609561
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0594094
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 1.12334
cap "subbyte2_and3_dec_59/B" "vdd" 1.0282
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.267107
cap "vdd_uq4" "vdd_uq0" 7.09454
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "gnd" 9.16831
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.0114609
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_63/B" 0.0370739
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.108658
cap "subbyte2_and3_dec_63/C" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.448221
cap "subbyte2_and3_dec_59/B" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.492857
cap "subbyte2_and3_dec_63/C" "vdd_uq0" 3.6655
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "gnd" 0.00247096
cap "li_3670_3247#" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/B" 0.0114145
cap "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "vdd_uq0" 0.0432347
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0433498
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0252786
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/B" 0.137798
cap "subbyte2_and3_dec_63/B" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 4.1933
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.819733
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_3" 1.13801
cap "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.823515
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "subbyte2_and3_dec_63/vdd_uq0" 0.0151623
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.143408
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "gnd_uq0" 22.6051
cap "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq0" 1.87982
cap "li_3670_3247#" "vdd_uq0" 3.89408
cap "subbyte2_and3_dec_63/C" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" 0.0447851
cap "li_3670_6167#" "subbyte2_and3_dec_63/vdd" 37.4632
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_63/C" 0.0128799
cap "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_3797#" 0.0508195
cap "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_3247#" 0.0472302
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.0587814
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.284637
cap "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.258999
cap "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 0.175757
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.258999
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_63/vdd" 3.28681
cap "subbyte2_and3_dec_63/B" "li_3670_3797#" 1.29769
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "gnd_uq0" 4.15427
cap "subbyte2_and3_dec_63/C" "li_3670_6167#" 3.83617
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 1.61435
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 6.26158
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_63/vdd" 1.04961
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 4.10464
cap "subbyte2_and3_dec_59/B" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.189402
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.066269
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "li_3670_5377#" 1.23645
cap "subbyte2_and3_dec_63/C" "subbyte2_hierarchical_predecode2x4_2/out_3" -2.88904
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "li_3670_3247#" 0.689619
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "gnd_uq0" 0.45287
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd_uq0" 0.258472
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_63/vdd" 0.47488
cap "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_1" 1.90007
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.222634
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" "li_3670_3797#" 0.00520548
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_3247#" 0.0472302
cap "gnd_uq0" "subbyte2_and3_dec_63/vdd" 72.6856
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd" 2.45931
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 30.7611
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "vdd_uq0" 1.79524
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0640216
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/B" 2.49711
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/B" 0.176056
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_1" 1.6928
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.0909275
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" "li_3670_5377#" 2.79241e-05
cap "li_3670_3797#" "vdd" 0.365477
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" "li_3670_3247#" 0.0110622
cap "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" "li_3670_3797#" 0.963989
cap "decode_0" "gnd_uq0" 0.123232
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_6167#" 0.105184
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "li_3670_5377#" 0.120977
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" "li_3670_3797#" 0.00520548
cap "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_63/vdd" 0.47488
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "li_3670_3247#" 0.853595
cap "subbyte2_and3_dec_63/C" "gnd_uq0" 88.1903
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.310491
cap "subbyte2_and3_dec_59/B" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.338243
cap "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 35.1277
cap "li_3670_3247#" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.689619
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "li_3670_5617#" 0.676484
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "gnd_uq0" 0.45414
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_63/vdd" 53.9034
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "li_3670_5377#" "subbyte2_and3_dec_63/vdd" 4.5158
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.688893
cap "subbyte2_and3_dec_63/vdd" "subbyte2_and3_dec_63/vdd_uq0" 17.6555
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.00331281
cap "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "li_3670_3797#" 0.191007
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_63/C" 29.3681
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.137795
cap "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq0" 0.689126
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_6167#" 0.41884
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_5617#" 0.0596287
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 4.38596
cap "subbyte2_and3_dec_63/C" "li_3670_5377#" 2.43903
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 1.15965
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_63/vdd_uq0" 0.0498832
cap "subbyte2_and3_dec_63/B" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.176056
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_6167#" 0.441772
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "li_3670_5377#" 0.120977
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" "li_3670_3797#" 0.00520548
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "li_3670_3247#" 0.853595
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq0" 3.01451
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 3.46421
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.209823
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd" 48.9382
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_hierarchical_predecode2x4_2/out_1" 32.3612
cap "subbyte2_and3_dec_63/C" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" 0.00152177
cap "li_3670_6167#" "gnd_uq0" 125.584
cap "li_3670_5617#" "vdd_uq0" 2.70001
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0246286
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "gnd_uq0" 6.88207
cap "subbyte2_and3_dec_63/C" "vdd" 0.510977
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 5.85482
cap "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_6167#" 0.441772
cap "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5617#" 0.0596287
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" "li_3670_5377#" 2.79241e-05
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "li_3670_3797#" 0.203663
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" "li_3670_3247#" 0.0110622
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" "subbyte2_and3_dec_63/C" 0.0447851
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5377#" 0.0135805
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" "li_3670_3797#" 0.00520548
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "li_3670_3247#" 0.262111
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.101098
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq0" 4.44838
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd" 44.5127
cap "subbyte2_and3_dec_63/B" "li_3670_6167#" 5.63353
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "li_3670_3797#" 0.692728
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "vdd_uq0" 1.79524
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_63/vdd" 2.84315
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq0" 4.55337
cap "li_3670_3247#" "subbyte2_and3_dec_63/vdd" 2.54842
cap "subbyte2_and3_dec_63/B" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.732641
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 2.37187
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 3.86159
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "li_3670_3797#" 0.040781
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_63/C" 2.06554
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "li_3670_5617#" 0.676484
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "gnd_uq0" 1.05815
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5377#" 0.0570379
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_3797#" 0.0508195
cap "subbyte2_and3_dec_63/C" "li_3670_3247#" 1.82775
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.0979802
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5617#" 0.0596287
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_5377#" 0.0570379
cap "subbyte2_and3_dec_63/C" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" 0.00152177
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "li_3670_3247#" 0.262111
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 0.137795
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.364905
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "vdd_uq0" 0.0925295
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.124476
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq0" 4.56735
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "vdd_uq0" 1.79524
cap "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" "li_3670_6167#" 6.56738
cap "subbyte2_and3_dec_63/B" "gnd_uq0" 50.5242
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "li_3670_5617#" 1.35988
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.0717308
cap "li_3670_5377#" "gnd_uq0" 2.75185
cap "li_3670_5617#" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.676484
cap "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.787397
cap "gnd_uq0" "subbyte2_and3_dec_63/vdd_uq0" 1.27164
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd" 0.536337
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_0" 2.31851
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_and3_dec_63/vdd" 11.9884
cap "li_3670_3797#" "vdd_uq0" 3.6273
cap "subbyte2_and3_dec_63/C" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.471388
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.695286
cap "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_5377#" 0.0570379
cap "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_3797#" 0.0508195
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_3247#" 0.0112453
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" "li_3670_3247#" 0.0110622
cap "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" "subbyte2_and3_dec_63/C" 0.0447851
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "vdd_uq0" 0.0925295
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "li_3670_6167#" 1.40721
cap "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.282079
cap "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 0.174476
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_and3_dec_63/C" -5.6609
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 0.161331
cap "subbyte2_and3_dec_63/B" "li_3670_5377#" 1.46868
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 0.101098
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq0" 1.65203
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_63/vdd_uq0" 0.454664
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.0468108
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_63/vdd" 0.47488
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "li_3670_5617#" 1.35988
cap "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" "gnd_uq0" 22.9246
cap "subbyte2_and3_dec_63/C" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.336451
cap "decode_2" "subbyte2_and3_dec_63/vdd" 0.55684
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_1" 2.14863
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "li_3670_3797#" 0.692728
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_3247#" 0.0472302
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_0" 2.69544
cap "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" "li_3670_5377#" 3.3764e-05
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_3797#" 0.0508195
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_3247#" 0.0472302
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 0.124476
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "gnd_uq0" 6.36687
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 5.19473
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.066269
cap "li_3670_5377#" "vdd" 0.0315754
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" "li_3670_3797#" 0.00520548
cap "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" "li_3670_5377#" 1.23645
cap "subbyte2_and3_dec_59/B" "gnd_uq0" 5.7942
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 2.47977
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.00636959
cap "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_63/vdd" 1.04961
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.0909275
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" "li_3670_5377#" 2.79241e-05
cap "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd_uq0" 0.258472
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "li_3670_3797#" 0.963989
cap "li_3670_3247#" "gnd_uq0" 2.46982
cap "li_3670_3797#" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.692728
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 115.805
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "li_3670_6167#" 0.353949
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.282079
cap "subbyte2_and3_dec_63/C" "vdd_uq0" 15.4588
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_1" -0.0572951
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_3247#" 0.0472302
cap "li_3670_5617#" "subbyte2_and3_dec_63/vdd" 5.28952
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 1.7267
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.337639
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "li_3670_5377#" 0.260603
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_63/B" 0.849491
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 2.14463
cap "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq0" 0.838738
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd_uq0" 0.0387257
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_63/vdd" 13.802
cap "subbyte2_and3_dec_63/B" "li_3670_3247#" 1.19991
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_6167#" 0.441772
cap "subbyte2_and3_dec_63/C" "li_3670_5617#" 2.61718
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.218409
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "gnd_uq0" 0.453714
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.0909275
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" "li_3670_5377#" 3.3764e-05
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "li_3670_3797#" 0.963989
cap "subbyte2_and3_dec_63/C" "subbyte2_hierarchical_predecode2x4_2/out_0" -5.88456
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_63/vdd" 1.04961
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "gnd_uq0" 14.1737
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0718072
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "gnd_uq0" 0.669797
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.0389271
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd" 59.6546
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" "li_3670_3247#" 0.0110622
cap "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 1.78294
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "subbyte2_and3_dec_63/vdd" 13.1497
cap "li_3670_6167#" "vdd_uq0" 2.35496
cap "subbyte2_and3_dec_63/C" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" 0.00152177
cap "li_3670_3247#" "vdd" 0.672736
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 0.420362
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 1.82331
cap "subbyte2_and3_dec_63/B" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.176056
cap "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_6167#" 0.41884
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "li_3670_5377#" 0.120977
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" "li_3670_3797#" 0.00520548
cap "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" "li_3670_3247#" 0.853595
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/C" 8.07929
cap "decode_1" "subbyte2_and3_dec_63/vdd" 0.55684
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5617#" 0.0141973
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" "li_3670_5377#" 2.79241e-05
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "li_3670_3797#" 0.203663
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" "li_3670_3247#" 0.0110622
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq0" 4.46011
cap "subbyte2_and3_dec_63/C" "subbyte2_hierarchical_predecode2x4_2/out_1" -5.69758
cap "subbyte2_and3_dec_63/B" "subbyte2_hierarchical_predecode2x4_2/out_2" 8.2916
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 0.0219762
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "li_3670_5377#" 0.68614
cap "decode_2" "gnd_uq0" 0.123232
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_and3_dec_63/vdd_uq0" 0.0151623
cap "li_3670_3797#" "subbyte2_and3_dec_63/vdd" 3.04531
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 2.76223
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "li_3670_5377#" 0.0100206
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "li_3670_3247#" 0.179504
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd" 57.4082
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "li_3670_6167#" 0.353949
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.109116
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5617#" 0.0596287
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_5377#" 0.0570379
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 4.83639e-05
cap "subbyte2_and3_dec_63/C" "li_3670_3797#" 1.96187
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.202191
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_6167#" 0.41884
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_5617#" 0.0596287
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "li_3670_3797#" 0.203663
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" "li_3670_3247#" 0.0110622
cap "gnd_uq0" "vdd_uq0" 27.1296
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 7.78666
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd" 7.05008
cap "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq0" 5.14736
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq0" 2.48539
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 1.88324
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq0" 0.263229
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "li_3670_6167#" 6.56738
cap "li_3670_5617#" "gnd_uq0" 2.8126
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.672098
cap "li_3670_6167#" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.353949
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0155922
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_3" 1.90342
cap "subbyte2_and3_dec_63/B" "vdd_uq0" 6.09856
cap "li_3670_5377#" "vdd_uq0" 2.9479
cap "subbyte2_and3_dec_63/C" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" 0.0447851
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.292142
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "gnd_uq0" 15.4478
cap "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_5617#" 0.0596287
cap "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5377#" 0.0570379
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" "li_3670_3797#" 0.00520548
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "li_3670_3247#" 0.262111
cap "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/C" 0.471388
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 1.39686
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 1.30315
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_3797#" 0.0120999
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" "li_3670_3247#" 0.0110622
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.106555
cap "subbyte2_and3_dec_59/B" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.467961
cap "subbyte2_and3_dec_63/B" "li_3670_5617#" 1.54084
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "li_3670_3247#" 0.689619
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 0.106555
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq0" 5.11675
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_63/vdd" 35.7306
cap "decode_0" "subbyte2_and3_dec_63/vdd" 0.55684
cap "subbyte2_and3_dec_63/B" "subbyte2_hierarchical_predecode2x4_2/out_0" 7.9431
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "li_3670_6167#" 6.56738
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "li_3670_3247#" 0.0655659
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "gnd_uq0" 23.9223
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "li_3670_5377#" 0.68614
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_63/vdd_uq0" 0.0151623
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "gnd_uq0" 15.5941
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_3797#" 0.0508195
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_3247#" 0.0472302
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_3" 1.47789
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" "vdd_uq0" 0.0925295
cap "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5377#" 0.0570379
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_3797#" 0.0508195
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 0.109116
cap "subbyte2_and3_dec_63/C" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.471388
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.379269
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.126673
cap "decode_1" "gnd_uq0" 0.123232
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" "li_3670_5377#" 3.3764e-05
cap "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" "li_3670_5617#" 1.35988
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq0" 0.161657
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/B" 5.05259
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.066269
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "li_3670_5377#" 1.23645
cap "subbyte2_and3_dec_63/B" "subbyte2_hierarchical_predecode2x4_2/out_1" 5.86217
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_63/vdd" 0.172814
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd_uq0" 0.258472
cap "li_3670_3797#" "gnd_uq0" 2.53709
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 0.00636959
cap "li_3670_5377#" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.68614
cap "decode_2" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 1.25956
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.0133537
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "decode_4" 0.348888
cap "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_63/gnd" 0.419044
cap "decode_2" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.575206
cap "subbyte2_and3_dec_61/A" "subbyte2_and3_dec_63/B" 0.00580306
cap "subbyte2_and3_dec_61/A" "li_3670_6167#" 0.0407765
cap "subbyte2_and3_dec_63/A" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.00062442
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.0030378
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.00406273
cap "subbyte2_and3_dec_59/A" "subbyte2_and3_dec_63/vdd" 0.150231
cap "decode_4" "subbyte2_and3_dec_63/vdd_uq0" 2.22349
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_63/C" 2.4046
cap "subbyte2_and3_dec_63/B" "li_3670_3247#" 0.0492605
cap "subbyte2_and3_dec_63/A" "li_3670_3247#" 0.0164586
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 28.9155
cap "li_3670_6167#" "subbyte2_and3_dec_63/C" 0.618748
cap "subbyte2_and3_dec_63/A" "subbyte2_and3_dec_63/C" 0.0267088
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/A" 0.017063
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_63/vdd" 0.680051
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd_uq0" 17.6459
cap "decode_1" "decode_4" 0.414975
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/A" 0.0193438
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd" 7.48722
cap "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_61/A" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 0.029552
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_63/vdd" 0.315674
cap "decode_2" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 0.000118867
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 0.0017389
cap "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/C" 2.3981
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/B" 0.0189381
cap "subbyte2_and3_dec_63/gnd" "subbyte2_and3_dec_63/vdd" 57.8727
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 0.81509
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "decode_1" 1.1707
cap "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_63/vdd" 0.315674
cap "decode_1" "subbyte2_and3_dec_63/vdd_uq0" 24.3313
cap "subbyte2_and3_dec_62/A" "li_3670_5617#" 0.0363014
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_62/A" 0.0548501
cap "decode_2" "decode_3" -1.89577
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/gnd" 14.4274
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "decode_5" 0.144529
cap "subbyte2_and3_dec_61/A" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.00629771
cap "subbyte2_and3_dec_62/A" "subbyte2_and3_dec_60/A" 0.000482395
cap "decode_2" "decode_0" 1.55542
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_63/vdd_uq0" 0.00107789
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/C" 0.849104
cap "subbyte2_and3_dec_62/A" "subbyte2_and3_dec_63/vdd_uq0" 0.273253
cap "decode_5" "subbyte2_and3_dec_63/vdd_uq0" 0.571986
cap "li_3670_5377#" "subbyte2_and3_dec_63/vdd" 0.140691
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/gnd" 1.37077
cap "subbyte2_and3_dec_61/A" "subbyte2_and3_dec_63/gnd" 0.768433
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/gnd" 0.443756
cap "subbyte2_and3_dec_62/A" "subbyte2_and3_dec_59/B" 0.0111652
cap "subbyte2_and3_dec_63/gnd" "subbyte2_and3_dec_63/C" 12.4042
cap "decode_1" "decode_5" 0.0316288
cap "decode_3" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 0.144529
cap "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" "decode_0" 1.54989
cap "decode_2" "decode_4" 0.996044
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_63/gnd" 0.230457
cap "subbyte2_and3_dec_61/A" "li_3670_5377#" 0.0316025
cap "subbyte2_and3_dec_62/A" "li_3670_3797#" 0.0216504
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/gnd" 0.0956815
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd" 37.2698
cap "subbyte2_and3_dec_63/B" "li_3670_5617#" 0.10865
cap "subbyte2_and3_dec_63/A" "li_3670_5617#" 0.0363014
cap "li_3670_5377#" "subbyte2_and3_dec_63/C" 0.416487
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/B" 0.1907
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "decode_2" 0.745304
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/A" 0.00451929
cap "subbyte2_and3_dec_60/A" "subbyte2_and3_dec_63/B" 0.00144719
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.0396632
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "decode_0" 0.575206
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd" 5.00205
cap "subbyte2_and3_dec_60/A" "subbyte2_and3_dec_63/A" 0.000482395
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/A" 0.0308046
cap "decode_2" "subbyte2_and3_dec_63/vdd_uq0" 29.0743
cap "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" "decode_4" 0.0384032
cap "subbyte2_and3_dec_61/A" "subbyte2_and3_dec_63/vdd" 2.56714
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_63/vdd_uq0" 2.81746
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd" 1.14131
cap "subbyte2_and3_dec_63/A" "subbyte2_and3_dec_63/vdd_uq0" 0.273253
cap "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.00406273
cap "subbyte2_and3_dec_63/vdd" "subbyte2_and3_dec_63/C" 132.591
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_63/gnd" 0.419044
cap "decode_3" "subbyte2_and3_dec_63/gnd" 1.85927
cap "decode_0" "subbyte2_and3_dec_63/gnd" 1.80065
cap "subbyte2_and3_dec_60/A" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 0.00451929
cap "decode_2" "decode_1" 1.49642
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.617729
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_59/B" 0.0334176
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 2.20243
cap "subbyte2_and3_dec_61/A" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 0.0548501
cap "subbyte2_and3_dec_63/A" "subbyte2_and3_dec_59/B" 0.0111652
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_63/vdd" 0.680051
cap "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd_uq0" 15.4898
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/C" 3.19475
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd" 0.60517
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/A" 0.0140074
cap "subbyte2_and3_dec_61/A" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.00567277
cap "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_63/gnd" 0.230457
cap "subbyte2_and3_dec_62/A" "subbyte2_and3_dec_63/B" 0.00580306
cap "subbyte2_and3_dec_62/A" "li_3670_6167#" 0.0407765
cap "decode_2" "decode_5" 0.376961
cap "subbyte2_and3_dec_61/A" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.00165577
cap "subbyte2_and3_dec_61/A" "li_3670_3247#" 0.0164586
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/C" 0.77502
cap "subbyte2_and3_dec_63/B" "li_3670_3797#" 0.0647998
cap "subbyte2_and3_dec_61/A" "subbyte2_and3_dec_63/C" 0.0267088
cap "subbyte2_and3_dec_63/A" "li_3670_3797#" 0.0216504
cap "decode_1" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 2.03128
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/C" 0.259978
cap "li_3670_3247#" "subbyte2_and3_dec_63/C" 0.133559
cap "decode_4" "subbyte2_and3_dec_63/gnd" 1.4382
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 14.4577
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "decode_6" 0.0384032
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_63/vdd" 0.315674
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_63/vdd_uq0" 0.0129015
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd_uq0" 3.09158
cap "subbyte2_and3_dec_62/A" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 0.0233607
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_63/vdd_uq0" 0.00985292
cap "decode_0" "subbyte2_and3_dec_63/vdd" 0.510712
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_63/vdd" 0.0140201
cap "decode_6" "subbyte2_and3_dec_63/vdd_uq0" 0.219155
cap "subbyte2_and3_dec_61/A" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 0.00062442
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/gnd" 14.6558
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/C" 0.179003
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "decode_1" 0.659653
cap "subbyte2_and3_dec_63/gnd" "subbyte2_and3_dec_63/vdd_uq0" 13.7982
cap "decode_3" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 0.237572
cap "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_63/vdd" 0.680051
cap "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_63/vdd_uq0" 0.00985292
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "decode_0" 2.03128
cap "decode_1" "subbyte2_and3_dec_63/gnd" 2.79702
cap "subbyte2_and3_dec_63/B" "li_3670_6167#" 0.122044
cap "subbyte2_and3_dec_62/A" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.0155446
cap "decode_0" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.000118867
cap "li_3670_6167#" "subbyte2_and3_dec_63/A" 0.0407765
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_63/A" 0.00580306
cap "li_3670_5617#" "subbyte2_and3_dec_63/vdd" 0.200699
cap "subbyte2_and3_dec_62/A" "subbyte2_and3_dec_63/gnd" 0.768433
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_63/gnd" 0.0275042
cap "decode_5" "subbyte2_and3_dec_63/gnd" 0.439165
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd" 41.7006
cap "subbyte2_and3_dec_60/A" "subbyte2_and3_dec_63/vdd" 0.212884
cap "decode_2" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 1.00854
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "decode_4" 0.172756
cap "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.0396632
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 0.148663
cap "subbyte2_and3_dec_63/vdd" "subbyte2_and3_dec_63/vdd_uq0" 89.9554
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.00406273
cap "subbyte2_and3_dec_60/A" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 0.0251318
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 137.823
cap "subbyte2_and3_dec_61/A" "li_3670_5617#" 0.0363014
cap "subbyte2_and3_dec_62/A" "li_3670_5377#" 0.0316025
cap "decode_1" "subbyte2_and3_dec_63/vdd" 0.510712
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_63/vdd" 0.189678
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd_uq0" 14.8407
cap "li_3670_5617#" "subbyte2_and3_dec_63/C" 0.519218
cap "decode_2" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 1.62178
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 1.38734
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/A" -0.0864913
cap "subbyte2_and3_dec_61/A" "subbyte2_and3_dec_60/A" 0.000482395
cap "decode_2" "decode_6" 0.0433154
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/B" 0.0162119
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd_uq0" 1.69042
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_63/vdd" 0.114852
cap "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/A" 1.32191e-06
cap "decode_3" "decode_0" 0.376961
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/B" 0.0226626
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/A" 0.00165577
cap "subbyte2_and3_dec_62/A" "subbyte2_and3_dec_63/vdd" 2.70092
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/C" 3.53938
cap "subbyte2_and3_dec_61/A" "subbyte2_and3_dec_63/vdd_uq0" 0.273253
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd_uq0" 0.514798
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "decode_1" 0.745304
cap "li_3670_3797#" "subbyte2_and3_dec_63/vdd" 0.0184469
cap "subbyte2_and3_dec_63/vdd_uq0" "subbyte2_and3_dec_63/C" 6.86249
cap "decode_2" "subbyte2_and3_dec_63/gnd" 1.86403
cap "li_3670_6167#" "subbyte2_and3_dec_63/gnd" -0.441069
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_63/gnd" 7.0874
cap "subbyte2_and3_dec_63/A" "subbyte2_and3_dec_63/gnd" 0.768433
cap "subbyte2_and3_dec_61/A" "subbyte2_and3_dec_59/B" 0.0111652
cap "decode_1" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.437553
cap "subbyte2_and3_dec_62/A" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" -0.0864913
cap "decode_1" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.074189
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "decode_5" 1.98235e-05
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_63/C" 0.039906
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_63/vdd_uq0" 0.0129015
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd_uq0" 0.107592
cap "subbyte2_and3_dec_61/A" "subbyte2_and3_dec_62/A" 1.96226
cap "subbyte2_and3_dec_62/A" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.013125
cap "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/gnd" 14.4284
cap "decode_0" "decode_4" 0.0433154
cap "subbyte2_and3_dec_61/A" "li_3670_3797#" 0.0216504
cap "subbyte2_and3_dec_62/A" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "subbyte2_and3_dec_62/A" "li_3670_3247#" 0.0164586
cap "subbyte2_and3_dec_63/B" "li_3670_5377#" 0.0945864
cap "subbyte2_and3_dec_62/A" "subbyte2_and3_dec_63/C" 0.0267088
cap "subbyte2_and3_dec_63/A" "li_3670_5377#" 0.0316025
cap "li_3670_3797#" "subbyte2_and3_dec_63/C" 0.226388
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "decode_3" 0.409505
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/A" 1.32191e-06
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_63/vdd_uq0" 0.00985292
cap "decode_2" "subbyte2_and3_dec_63/vdd" 0.510712
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "decode_0" 1.49713
cap "decode_3" "subbyte2_and3_dec_63/vdd_uq0" 2.96252
cap "li_3670_6167#" "subbyte2_and3_dec_63/vdd" 0.25947
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_63/vdd" 17.7403
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_63/vdd" 0.0485426
cap "decode_0" "subbyte2_and3_dec_63/vdd_uq0" 26.5738
cap "subbyte2_and3_dec_63/A" "subbyte2_and3_dec_63/vdd" 2.48922
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_63/gnd" 0.230457
cap "decode_6" "subbyte2_and3_dec_63/gnd" 0.174338
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/gnd" 2.83128
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_63/gnd" 0.419044
cap "decode_3" "decode_1" 0.559375
cap "decode_2" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 1.1707
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 0.191393
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/A" 0.00282649
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.0396632
cap "decode_1" "decode_0" -3.79154
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/A" 0.0233607
cap "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_63/vdd_uq0" 0.0129015
cap "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd" 44.7876
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "addr_5" 0.0713165
cap "addr_1" "gnd" 2.69078
cap "gnd" "addr_4" 0.403865
cap "addr_5" "addr_0" 50.2857
cap "gnd" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" -0.0655884
cap "gnd" "addr_2" 1.57273
cap "addr_1" "addr_4" 0.520346
cap "gnd" "addr_3" 0.378229
cap "gnd" "vdd_uq6" -4.69841
cap "addr_1" "addr_2" 11.1315
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "addr_4" 0.496561
cap "addr_1" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" 10.1326
cap "addr_4" "addr_2" 0.222409
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "addr_2" 0.623266
cap "addr_1" "addr_3" 3.11451
cap "addr_1" "vdd_uq6" 4.57929
cap "vdd_uq6" "addr_4" 0.675437
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "addr_3" 0.433504
cap "gnd" "addr_5" 5.95897
cap "gnd" "addr_0" 0.706161
cap "addr_3" "addr_2" 1.67749
cap "vdd_uq6" "addr_2" 0.969669
cap "addr_1" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" 1.33603e-05
cap "vdd_uq6" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" -0.342459
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "addr_4" 0.0139101
cap "vdd_uq6" "addr_3" 0.58002
cap "addr_1" "addr_5" 1.39972
cap "addr_1" "addr_0" 0.354132
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "addr_2" 0.0256698
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "addr_5" 1.42391
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "addr_0" 0.250351
cap "addr_5" "addr_2" 51.9542
cap "addr_2" "addr_0" 5.05544
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "addr_3" 0.00611966
cap "addr_3" "addr_0" 0.124971
cap "vdd_uq6" "addr_5" 3.31533
cap "vdd_uq6" "addr_0" 0.284831
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.353629
cap "addr_5" "vdd_uq6" 0.0878145
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.0549437
cap "addr_2" "addr_5" 0.0306952
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "vdd_uq5" 0.0306868
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.0043883
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 1.44586
cap "subbyte2_hierarchical_predecode2x4_1/out_1" "addr_1" 0.00464809
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.00185401
cap "addr_2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" 0.0288161
cap "gnd" "vdd_uq5" -3.09091
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.0490513
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "gnd" 1.10504
cap "addr_1" "vdd_uq5" 10.017
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "vdd" 0.0110475
cap "addr_2" "vdd_uq6" 0.904344
cap "addr_2" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.269923
cap "subbyte2_hierarchical_predecode2x4_1/out_1" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.0166463
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.0264681
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.0653153
cap "subbyte2_hierarchical_predecode2x4_1/out_1" "vdd" 0.0413414
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.00472527
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "vdd_uq5" 6.87871
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 0.140472
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.0442334
cap "addr_1" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/B" -0.0493289
cap "vdd_uq5" "vdd" 30.8232
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "vdd_uq5" -0.00849138
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" "vdd_uq5" 0.188909
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.0191248
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "addr_1" 1.92226e-05
cap "subbyte2_hierarchical_predecode2x4_1/out_0" "vdd_uq5" 1.95536
cap "addr_1" "gnd" 1.36185
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.107445
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.00459205
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "addr_4" 0.92391
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/B" 0.147152
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "vdd" 0.0262754
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_1/out_2" 1.92675e-05
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "gnd" 3.02018
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.188196
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "addr_1" 1.88997
cap "vdd_uq6" "vdd_uq1" 0.379008
cap "vdd_uq5" "vdd_uq4" -0.0166407
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "gnd" 0.642873
cap "addr_0" "vdd_uq5" 0.533831
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" "gnd" 0.349663
cap "addr_1" "vdd" -1.00913
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "addr_1" 11.0502
cap "addr_1" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" -0.0493289
cap "subbyte2_hierarchical_predecode2x4_1/out_0" "gnd" 0.317906
cap "subbyte2_hierarchical_predecode2x4_1/out_0" "addr_1" 0.0753822
cap "addr_3" "addr_1" 2.12664
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.00185401
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "vdd" 14.2207
cap "vdd_uq5" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.115056
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" 0.22215
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 1.54245
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.0256199
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "gnd" 0.825676
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "vdd_uq5" -1.01754
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "vdd" 0.713592
cap "subbyte2_hierarchical_predecode2x4_1/out_1" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.0107382
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_0" 0.0674827
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" 3.72818
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "addr_1" 0.188196
cap "gnd" "vdd_uq4" -0.0100006
cap "subbyte2_hierarchical_predecode2x4_1/out_0" "vdd" 0.216717
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "vdd_uq5" 14.2879
cap "addr_0" "gnd" 0.915313
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_1/out_0" 0.0107186
cap "addr_1" "addr_0" -0.0493289
cap "addr_3" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" 0.731906
cap "addr_3" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" 0.0487432
cap "vdd_uq5" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.815029
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/B" 2.35242
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "addr_4" 0.0150806
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "vdd" 0.698967
cap "vdd_uq5" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.461922
cap "gnd" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.0229758
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "addr_0" 0.916756
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" 1.92226e-05
cap "addr_4" "vdd_uq6" 0.0775946
cap "addr_1" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.0340388
cap "addr_2" "addr_4" 0.0258739
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "gnd" 0.982152
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.00459205
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "addr_0" 0.982992
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "addr_1" 18.4982
cap "gnd" "vdd_uq6" -1.42955
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.091381
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "vdd_uq5" 0.0827313
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "gnd" 1.54534
cap "addr_1" "vdd_uq6" 9.4753
cap "addr_2" "gnd" 0.349663
cap "addr_1" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" -0.0351905
cap "addr_3" "addr_0" 0.0860897
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 1.55865
cap "addr_2" "addr_1" 1.68449
cap "vdd" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.0981545
cap "gnd" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.037303
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.0299139
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "addr_5" 1.11022
cap "addr_1" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.0490513
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "gnd" 0.837943
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "vdd" 9.67049
cap "gnd" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.0138259
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 7.82667
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" 0.245596
cap "addr_1" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.0264681
cap "gnd" "vdd_uq0" -0.0100006
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.109606
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "vdd_uq6" -0.61969
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "vdd_uq5" 0.706307
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "gnd" 0.364373
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "vdd" -0.328564
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.62423
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_1/out_0" 0.0116637
cap "addr_2" "vdd" 0.188909
cap "addr_2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" 2.3286
cap "addr_3" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" -0.0355207
cap "addr_2" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" 0.0487432
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 0.409731
cap "vdd" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.795882
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.072593
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.0439091
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "gnd" 0.187565
cap "subbyte2_hierarchical_predecode2x4_1/out_0" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.0296862
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "vdd_uq5" 0.0128155
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "addr_1" 0.0696559
cap "addr_3" "vdd_uq6" 0.0668962
cap "vdd" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.0846469
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.0233862
cap "addr_3" "addr_2" 0.0450268
cap "vdd" "vdd_uq0" -0.0166407
cap "subbyte2_hierarchical_predecode2x4_1/out_1" "vdd_uq5" 0.142689
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "gnd" 0.364373
cap "li_3670_4827#" "vdd_uq5" 1.58531e-06
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.423529
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.0533575
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "addr_0" 1.56638
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "vdd" 0.713589
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "gnd" 0.834037
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.0171051
cap "addr_0" "vdd_uq6" 0.440671
cap "addr_2" "addr_0" 1.53257
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "addr_5" 0.0203521
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.0340388
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.669017
cap "subbyte2_and3_dec_63/B" "vdd" 0.730181
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_59/B" 0.980731
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "subbyte2_and3_dec_63/C" 0.0303658
cap "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.0614915
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0369418
cap "subbyte2_and3_dec_63/vdd_uq1" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.0104813
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.0254182
cap "subbyte2_and3_dec_63/B" "subbyte2_hierarchical_predecode2x4_2/out_2" 2.07044
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.000626774
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.0994704
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.204122
cap "subbyte2_and3_dec_59/B" "vdd" 0.227987
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0288998
cap "subbyte2_and3_dec_63/B" "vdd_uq5" 13.2323
cap "subbyte2_and3_dec_59/B" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.429107
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "vdd_uq4" 1.69772
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.0866729
cap "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_63/B" 0.0369418
cap "gnd" "vdd_uq4" -4.15053
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/C" 0.617484
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "vdd_uq4" 0.0252809
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" 0.0163173
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "vdd_uq0" 0.0432347
cap "li_3670_5617#" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.121263
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_63/vdd_uq1" 2.37003e-05
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "vdd_uq4" 0.317082
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.00570727
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0204712
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "vdd_uq4" 0.0432347
cap "subbyte2_and3_dec_59/B" "vdd_uq5" 0.649434
cap "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_59/B" 0.0288998
cap "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.0254182
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.068082
cap "vdd_uq4" "vdd_uq0" 16.4112
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" 0.360485
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_3" 9.5609
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "gnd" 0.715818
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/B" 0.0801206
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "gnd" 0.0252809
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "vdd_uq4" 55.0365
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" 0.370801
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.093707
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.261629
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "gnd" 0.113477
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_63/B" 0.0370739
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "vdd_uq0" 1.04371
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_63/C" 0.407937
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.0866729
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.776071
cap "gnd" "vdd_uq0" 0.188151
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "vdd" 12.2259
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0288998
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0348126
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0204712
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.124836
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.372595
cap "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_63/B" 0.289173
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "vdd_uq0" 0.151919
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "gnd" 1.33093
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.00570727
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "vdd_uq5" 0.072551
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_59/B" 0.0433498
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_63/C" 0.486953
cap "li_3670_6167#" "vdd_uq4" 0.194077
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.111576
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 8.00385e-06
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "vdd_uq5" 0.615765
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "vdd" 0.55366
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0700083
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "vdd_uq4" -1.54711
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.000497618
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" -0.0121718
cap "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_59/B" 0.346705
cap "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.0348126
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.370801
cap "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.0302085
cap "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.0963638
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "vdd_uq0" 31.4863
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.0193662
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.0160647
cap "vdd_uq5" "vdd" 0.330285
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_63/vdd_uq1" 0.361442
cap "li_3670_6167#" "gnd" 0.0250395
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_63/B" 0.0369418
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.00164528
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_1" 1.33839
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_63/B" 0.228416
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "vdd_uq5" 1.78921
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "gnd" 0.0252809
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "gnd" 0.247841
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.165473
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/A" "vdd_uq5" 0.0270967
cap "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.0302085
cap "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.0254182
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.409867
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/C" 0.168828
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "vdd_uq0" 0.106085
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.463525
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_63/vdd_uq1" 0.153205
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0288998
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0348126
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0594094
cap "li_3670_6167#" "vdd_uq0" 0.0932908
cap "subbyte2_and3_dec_63/B" "vdd_uq4" 37.7148
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "subbyte2_and3_dec_63/B" 0.0387791
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.0953405
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.247987
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_59/B" 0.27967
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.0155971
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "vdd_uq0" 0.0252809
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.412903
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_63/C" 0.340113
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "vdd_uq0" 4.06559
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.0163173
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.404884
cap "li_3670_5377#" "vdd_uq4" 0.248009
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "li_3670_5377#" 8.45713e-05
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 3.5174
cap "subbyte2_and3_dec_59/B" "vdd_uq4" 5.51021
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "subbyte2_and3_dec_59/B" 0.35637
cap "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.223907
cap "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.0204712
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0369418
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.0302085
cap "subbyte2_and3_dec_63/B" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.581391
cap "subbyte2_and3_dec_63/B" "gnd" 9.33151
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.0302085
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.00230409
cap "subbyte2_and3_dec_63/C" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.276807
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/B" 0.328821
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" -0.0122483
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_63/B" 1.03015
cap "subbyte2_and3_dec_63/B" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.142019
cap "li_3670_5377#" "gnd" 0.0616621
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0288998
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "vdd_uq4" 0.295834
cap "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.160842
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.198415
cap "subbyte2_and3_dec_59/B" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.369019
cap "subbyte2_and3_dec_59/B" "gnd" 1.68144
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" "subbyte2_and3_dec_63/B" 0.48712
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.00382448
cap "subbyte2_and3_dec_63/B" "vdd_uq0" 23.4776
cap "li_3670_6167#" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.0628728
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_63/vdd_uq1" 0.110655
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" "li_3670_5377#" 8.45713e-05
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.346705
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0348126
cap "li_3670_5377#" "vdd_uq0" 0.119011
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_63/B" -0.285718
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "vdd_uq4" 4.53985
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.0163322
cap "subbyte2_and3_dec_59/B" "vdd_uq0" 0.915163
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.353645
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" "subbyte2_and3_dec_59/B" 0.0232933
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" 0.0284017
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "gnd" 0.0967664
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "subbyte2_and3_dec_63/B" 0.0554379
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.0722976
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_59/B" 0.314201
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "vdd_uq4" 20.6915
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" 0.0529057
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.289173
cap "subbyte2_and3_dec_63/vdd_uq1" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.0469393
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.0302085
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "li_3670_5377#" 0.000234409
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.0114609
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_63/B" 0.0277401
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.117273
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "vdd_uq0" 0.141802
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.00382448
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.834682
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "subbyte2_and3_dec_59/B" 0.0402952
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "vdd" 1.41295
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "gnd" 0.615623
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/B" 3.42573
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.346705
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0348126
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.74759
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/B" 0.10237
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "vdd_uq4" 4.66688
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.0688991
cap "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_63/B" 0.0369418
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "gnd" 10.9293
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.238157
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_59/B" 0.0330284
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.0923752
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "vdd_uq0" -1.57002
cap "li_3670_5377#" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.194017
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.0107651
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.223907
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "vdd" 0.656303
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.0339476
cap "subbyte2_and3_dec_59/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 3.78464
cap "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_59/B" 0.0288998
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" "subbyte2_hierarchical_predecode2x4_2/out_3" 2.07535
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "vdd_uq5" -0.157923
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_0" 1.9624
cap "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.0302085
cap "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.0254182
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 2.63866
cap "subbyte2_and3_dec_63/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.0376218
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "vdd_uq0" 39.9593
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.158775
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "gnd" 2.03963
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.0177619
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.00129627
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" "vdd" -0.156839
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.143702
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.00604823
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.367758
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 1.59502
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "vdd_uq5" 0.927158
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.000794013
cap "gnd" "vdd_uq5" -3.48476
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "vdd_uq5" 0.00101925
cap "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.0254182
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "vdd_uq0" 1.01518
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.0688991
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.0724415
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "vdd" 5.12571
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.223907
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0204712
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "vdd_uq4" 0.017426
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.146992
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_63/B" 0.628814
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.0628728
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 10.0514
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.207231
cap "subbyte2_and3_dec_63/C" "vdd_uq4" 0.886477
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "vdd" 0.0699174
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "subbyte2_and3_dec_63/C" 0.00191811
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.135724
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" "vdd_uq5" 1.45413
cap "li_3670_5617#" "vdd_uq4" 0.221726
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.0911874
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 0.0446164
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "vdd_uq5" 6.25386
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.326437
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 3.586
cap "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.0348126
cap "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.0204712
cap "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.160842
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.0254182
cap "subbyte2_and3_dec_63/B" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.0533366
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.023016
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.0254182
cap "subbyte2_and3_dec_63/C" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.218411
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.0114609
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "vdd" 4.35238
cap "subbyte2_and3_dec_63/C" "gnd" 0.31154
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "vdd_uq5" -0.00109478
cap "li_3670_5617#" "gnd" 0.0434849
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_2" 1.20664
cap "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.0302085
cap "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.108658
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 1.10874
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.154625
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/B" 6.34458
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" "subbyte2_and3_dec_63/C" 0.00191811
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "vdd_uq0" 0.017426
cap "subbyte2_and3_dec_63/C" "vdd_uq0" 0.13081
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0204712
cap "li_3670_5617#" "vdd_uq0" 0.106479
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_63/B" 19.4968
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "vdd_uq4" 0.135655
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "vdd_uq5" -0.187946
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "li_3670_5377#" 0.132492
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.115006
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.0204712
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_63/C" 0.165282
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/B" 0.488256
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0246286
cap "subbyte2_and3_dec_63/vdd" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.47488
cap "subbyte2_and3_dec_63/vdd" "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.47488
cap "subbyte2_and3_dec_63/B" "subbyte2_hierarchical_predecode2x4_2/out_3" 5.20208
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_59/B" 0.0120748
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 0.117519
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0508195
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_63/vdd_uq0" 0.0151623
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.0536857
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "gnd_uq0" 13.411
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" "subbyte2_and3_dec_63/C" 0.0447851
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0508195
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 1.45283
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "li_3670_5617#" 0.480696
cap "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_2" 0.0979802
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "li_3670_6167#" 0.191782
cap "subbyte2_and3_dec_63/C" "subbyte2_hierarchical_predecode2x4_1/out_2" 1.93087
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq0" 4.56443
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.126673
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.124476
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0718072
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.0640216
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5617#" 0.0596287
cap "subbyte2_and3_dec_63/B" "li_3670_5377#" 0.717761
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.32399
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 1.19959
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" 0.310491
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0472302
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_63/C" 24.2643
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0359849
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.109116
cap "gnd_uq0" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 1.43718
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_63/vdd_uq0" 0.151555
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq0" 2.28902
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.101098
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 2.27198
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "gnd_uq0" 4.34725
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 3.06797
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0120748
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.364905
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.0155922
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.0846262
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 9.83859
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.00520548
cap "subbyte2_and3_dec_63/C" "gnd_uq0" 73.3164
cap "subbyte2_and3_dec_63/C" "vdd_uq0" 0.590541
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 6.63236
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_63/vdd" 5.53398
cap "subbyte2_and3_dec_63/C" "li_3670_5617#" 2.04416
cap "subbyte2_and3_dec_63/vdd" "decode_4" 0.55684
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "gnd_uq0" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 5.13715
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.00636959
cap "gnd_uq0" "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 4.1509
cap "subbyte2_and3_dec_63/vdd" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" 7.2356
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.258999
cap "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.106555
cap "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.0640216
cap "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_6167#" 0.441772
cap "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5617#" 0.0596287
cap "vdd" "li_3670_5377#" 0.00722608
cap "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq0" 1.25746
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "li_3670_5377#" 1.23645
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_63/vdd" 58.8516
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "li_3670_6167#" "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.441772
cap "li_3670_5617#" "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0454314
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_63/C" 0.0540955
cap "subbyte2_and3_dec_59/B" "subbyte2_hierarchical_predecode2x4_1/out_3" 1.30808
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_2" 2.98231
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.805559
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.879098
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 2.90251
cap "subbyte2_and3_dec_63/vdd" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 65.1277
cap "subbyte2_and3_dec_63/vdd_uq0" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.258472
cap "gnd_uq0" "subbyte2_and3_dec_63/vdd" 89.4767
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" 0.117519
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/B" 5.12947
cap "subbyte2_and3_dec_63/vdd" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 30.8933
cap "subbyte2_and3_dec_63/C" "vdd_uq5" 0.137965
cap "gnd_uq0" "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.107541
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "gnd_uq0" 1.66759
cap "subbyte2_and3_dec_63/vdd" "li_3670_5617#" 5.5784
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.963989
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "vdd_uq0" 0.641694
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.196545
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "vdd_uq4" 1.00744
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.137795
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.772982
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.0389271
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "li_3670_5377#" 0.457939
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 115.805
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_63/vdd" 0.47488
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.137795
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "gnd_uq0" 23.7818
cap "subbyte2_and3_dec_59/B" "vdd_uq4" 2.03285
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 1.62604
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" "li_3670_5377#" 3.3764e-05
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "li_3670_5617#" 1.35988
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.0508195
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.0389271
cap "gnd_uq0" "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.759683
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_and3_dec_63/B" 1.19324
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_and3_dec_63/vdd_uq0" 0.0151623
cap "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.282079
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_63/C" -6.22562
cap "gnd_uq0" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.45414
cap "gnd_uq0" "vdd_uq4" 6.8707
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.0876147
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" "li_3670_5377#" 3.3764e-05
cap "vdd_uq4" "li_3670_5617#" 0.728453
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "vdd_uq5" 0.116109
cap "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/B" 0.222634
cap "subbyte2_and3_dec_59/B" "li_3670_6167#" 5.64501
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.303648
cap "subbyte2_and3_dec_63/vdd" "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.04961
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "subbyte2_and3_dec_63/C" -6.22072
cap "gnd_uq0" "decode_5" 0.123232
cap "gnd_uq0" "decode_3" 0.123232
cap "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 1.82331
cap "vdd_uq0" "li_3670_6167#" 0.41661
cap "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_5377#" 0.0570379
cap "gnd_uq0" "li_3670_6167#" 123.007
cap "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" "gnd_uq0" 3.54781
cap "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.0155922
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "li_3670_6167#" 6.56738
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0155922
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0508195
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_63/vdd" 16.0807
cap "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq0" 0.414067
cap "li_3670_5377#" "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0570379
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 2.64944
cap "li_3670_6167#" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 5.16017
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_63/C" 0.0540955
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 0.00244686
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.404111
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.240536
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.106555
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_6167#" 0.441772
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/B" 0.176056
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_0" 2.31851
cap "gnd_uq0" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 0.0704961
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0640216
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0472302
cap "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.269597
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "subbyte2_and3_dec_63/vdd" 15.4971
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq0" 0.0410102
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/C" 0.592925
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 0.074549
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.0219762
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.689619
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.404111
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.106555
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_63/vdd" 1.04961
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "gnd_uq0" 0.457103
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0120748
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" 0.119996
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.0909275
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" "li_3670_5377#" 2.79241e-05
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.0508195
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_59/B" 1.90363
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 0.252721
cap "gnd_uq0" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 1.96222
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 2.14863
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0412156
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "gnd_uq0" 0.405232
cap "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.826635
cap "gnd_uq0" "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 4.34962
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.364905
cap "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.126673
cap "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_6167#" 0.41884
cap "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_5617#" 0.0596287
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "gnd_uq0" 15.2614
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "vdd_uq0" 1.79524
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 3.17099
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd" 11.2072
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.0309361
cap "subbyte2_and3_dec_59/B" "li_3670_5377#" 1.47975
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_63/vdd" 46.724
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "li_3670_6167#" 0.191782
cap "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.00636959
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "li_3670_5617#" 0.676484
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.0717308
cap "subbyte2_and3_dec_63/B" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.716217
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_and3_dec_63/C" 1.50614
cap "subbyte2_and3_dec_63/vdd" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.04961
cap "gnd_uq0" "decode_6" 0.123232
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" 0.173753
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0155922
cap "subbyte2_and3_dec_63/vdd" "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.876795
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_59/B" 6.80088
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 17.5639
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "li_3670_5377#" 1.23645
cap "vdd_uq0" "li_3670_5377#" 0.535748
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_63/vdd_uq0" 0.454664
cap "gnd_uq0" "li_3670_5377#" 1.84659
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "gnd_uq0" 0.707859
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.143408
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0508195
cap "li_3670_5377#" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.975848
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0387196
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/C" 8.37276
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_1" 0.218409
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "li_3670_6167#" 0.191782
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 2.52044
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.124476
cap "subbyte2_and3_dec_63/B" "vdd_uq0" 2.03285
cap "subbyte2_and3_dec_63/B" "gnd_uq0" 19.9903
cap "gnd_uq0" "subbyte2_and3_dec_63/vdd_uq0" 1.54608
cap "subbyte2_and3_dec_63/vdd_uq0" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.258472
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 3.53731
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0640216
cap "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 0.258999
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_6167#" 0.41884
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_5377#" 0.0570379
cap "subbyte2_and3_dec_63/B" "li_3670_5617#" 0.709403
cap "subbyte2_and3_dec_63/vdd_uq0" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.219746
cap "subbyte2_and3_dec_63/C" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.134938
cap "subbyte2_and3_dec_63/C" "vdd_uq4" 3.93079
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_and3_dec_63/vdd" 3.25801
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.905563
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "vdd" 0.149773
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 0.218409
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" 1.96001
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd" 57.2742
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.106555
cap "vdd_uq5" "li_3670_5377#" 0.0101157
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 5.27161
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq0" 2.50364
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.0246286
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.963989
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_hierarchical_predecode2x4_2/out_3" 32.4042
cap "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/C" 0.410587
cap "subbyte2_and3_dec_63/C" "li_3670_6167#" 3.58682
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 35.1277
cap "gnd_uq0" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 23.9755
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 0.00636959
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.651933
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 112.341
cap "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.0718072
cap "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_6167#" 0.41884
cap "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5377#" 0.0570379
cap "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq0" 1.46999
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "li_3670_5617#" 1.35988
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.162882
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "vdd_uq4" 0.97863
cap "li_3670_6167#" "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.313656
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "li_3670_5377#" 0.457939
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.00914881
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.860343
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_and3_dec_59/B" 7.97675
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "vdd_uq4" 0.0925295
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.282079
cap "subbyte2_and3_dec_63/vdd" "decode_5" 0.55684
cap "subbyte2_and3_dec_63/vdd" "decode_3" 0.55684
cap "subbyte2_and3_dec_63/B" "subbyte2_hierarchical_predecode2x4_2/out_0" 1.07692
cap "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd" 7.05008
cap "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.0246286
cap "gnd_uq0" "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0397613
cap "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq0" 0.538613
cap "subbyte2_and3_dec_63/vdd" "li_3670_6167#" 39.3601
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_63/vdd_uq0" 0.0151623
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" 0.0110622
cap "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.109116
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 2.90804
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "gnd_uq0" 13.5001
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/C" 0.471388
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 1.73597
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "li_3670_5377#" 0.457939
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "li_3670_5617#" 0.480696
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 0.161331
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.0657203
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5377#" 0.0570379
cap "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 2.14463
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "li_3670_6167#" 6.56738
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.109116
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.023632
cap "gnd_uq0" "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.591641
cap "subbyte2_and3_dec_63/vdd" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 0.731559
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "subbyte2_and3_dec_63/B" 0.799897
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0472302
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "subbyte2_and3_dec_63/vdd_uq0" 0.0151623
cap "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.258999
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_63/C" -1.1617
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0472302
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.137795
cap "gnd_uq0" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.63294
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.066269
cap "vdd_uq4" "li_3670_6167#" 0.63536
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" -0.0153777
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0120748
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.379269
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.203663
cap "subbyte2_and3_dec_63/vdd" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 3.77216
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd" 0.536337
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/C" 0.139797
cap "subbyte2_and3_dec_63/C" "li_3670_5377#" 1.89072
cap "gnd_uq0" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 4.46102
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_and3_dec_63/vdd" "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.47488
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.282079
cap "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.101098
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.00244686
cap "gnd_uq0" "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 4.0608
cap "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_5617#" 0.0596287
cap "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5377#" 0.0570379
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0508195
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_63/vdd" 16.3374
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "li_3670_5617#" "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0596287
cap "li_3670_5377#" "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0434575
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 2.44951
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_63/C" 5.66575
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_63/vdd_uq0" 0.0374124
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.692728
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.0110622
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_hierarchical_predecode2x4_2/out_0" 0.823628
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.101098
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.258999
cap "subbyte2_and3_dec_63/vdd" "decode_6" 0.55684
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_3" 2.67126
cap "subbyte2_and3_dec_63/vdd" "li_3670_5377#" 4.76397
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd" 2.45931
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq0" 0.111771
cap "subbyte2_and3_dec_59/B" "subbyte2_hierarchical_predecode2x4_1/out_2" 1.49866
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.101098
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_hierarchical_predecode2x4_2/out_1" 32.406
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_63/vdd" 21.2126
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.109116
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_and3_dec_63/vdd" "subbyte2_and3_dec_63/vdd_uq0" 19.7865
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" 0.152684
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.066269
cap "subbyte2_and3_dec_63/B" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.721179
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "li_3670_5377#" 1.23645
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 8.31512
cap "subbyte2_and3_dec_63/C" "vdd" 0.0332634
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 1.64485
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "vdd_uq0" 0.68889
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "gnd_uq0" 4.35612
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.674091
cap "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.379269
cap "gnd_uq0" "decode_4" 0.123232
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/B" 0.922284
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" 1.02627
cap "gnd_uq0" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" 2.61926
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.124476
cap "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_6167#" 0.441772
cap "vdd_uq4" "li_3670_5377#" 0.796926
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "li_3670_5377#" 0.110957
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd_uq0" 0.258472
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 6.33846
cap "subbyte2_and3_dec_59/B" "gnd_uq0" 49.2634
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" 4.36667
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 1.82258
cap "subbyte2_and3_dec_59/B" "li_3670_5617#" 1.55216
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "li_3670_6167#" 0.353949
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.0472302
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.119996
cap "subbyte2_and3_dec_63/B" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.176056
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_and3_dec_63/C" -6.12895
cap "subbyte2_and3_dec_63/vdd" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 59.5084
cap "gnd_uq0" "vdd_uq0" 4.63529
cap "gnd_uq0" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 24.1872
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 0.379269
cap "gnd_uq0" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 22.0695
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_59/B" 0.0120748
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 2.73283
cap "vdd_uq0" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.0925295
cap "vdd_uq0" "li_3670_5617#" 0.477651
cap "gnd_uq0" "li_3670_5617#" 1.90316
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "li_3670_5617#" 1.35988
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.963989
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0246286
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "vdd" 0.0808548
cap "li_3670_5617#" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 1.07524
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "vdd_uq5" 0.208717
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" "subbyte2_and3_dec_63/C" 0.00152177
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 0.0389271
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq0" 4.06785
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 4.10464
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.0718072
cap "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 0.282079
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_5617#" 0.0596287
cap "subbyte2_and3_dec_63/B" "li_3670_6167#" 2.04001
cap "subbyte2_and3_dec_63/C" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" 0.00152177
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0718072
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0472302
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_and3_dec_63/vdd" 15.3328
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 0.0979802
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.373373
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.404111
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0120748
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" 0.303648
cap "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 0.137795
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "li_3670_5377#" 0.120977
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 0.0692839
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.00520548
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_59/B" 7.68905
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 0.121872
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "gnd_uq0" "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 5.05909
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.379269
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.522214
cap "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.124476
cap "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5617#" 0.0596287
cap "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_5377#" 0.0570379
cap "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "li_3670_6167#" 6.56738
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 2.69544
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" 0.00520548
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "gnd_uq0" 13.8871
cap "subbyte2_hierarchical_predecode2x4_2/out_2" "vdd_uq4" 1.79524
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 1.20735
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 0.148085
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" 0.0389271
cap "subbyte2_hierarchical_predecode2x4_2/out_0" "li_3670_5617#" 0.480696
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "li_3670_5377#" 0.68614
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.0472302
cap "subbyte2_hierarchical_predecode2x4_2/out_1" "subbyte2_and3_dec_59/B" 5.97212
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "decode_4" 0.659653
cap "subbyte2_and3_dec_59/A" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" -0.0864913
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_63/gnd" 0.419044
cap "subbyte2_and3_dec_59/A" "subbyte2_and3_dec_63/C" 0.0267088
cap "subbyte2_and3_dec_62/A" "subbyte2_and3_dec_63/vdd" 0.130239
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.503137
cap "decode_2" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.144529
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/C" 0.544915
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_63/vdd" 0.315674
cap "subbyte2_and3_dec_59/A" "li_3670_5617#" 0.0363014
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/A" 0.0308046
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd_uq0" 19.6208
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_63/B" 0.0285484
cap "decode_4" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 0.437553
cap "subbyte2_and3_dec_60/A" "subbyte2_and3_dec_63/vdd" 3.07726
cap "decode_8" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.172756
cap "subbyte2_and3_dec_59/B" "li_3670_3797#" 0.0647998
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 14.4577
cap "subbyte2_and3_dec_60/A" "subbyte2_and3_dec_57/A" 0.000482395
cap "subbyte2_and3_dec_63/vdd" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.680051
cap "decode_6" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 1.00854
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "decode_5" 0.745304
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_63/vdd" 0.315674
cap "subbyte2_and3_dec_63/gnd" "decode_10" 0.133645
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_55/B" 0.0164202
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/A" 0.00629771
cap "decode_3" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 1.00854
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_58/A" 0.00580306
cap "decode_2" "subbyte2_and3_dec_63/gnd" 1.30583
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/gnd" 0.41329
cap "subbyte2_and3_dec_63/vdd" "li_3670_5377#" 0.105518
cap "subbyte2_and3_dec_63/vdd_uq0" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.0933359
cap "subbyte2_and3_dec_63/gnd" "subbyte2_and3_dec_63/vdd_uq0" 27.4716
cap "subbyte2_and3_dec_58/A" "li_3670_3797#" 0.0216504
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 3.79796
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.191393
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "decode_6" 0.745304
cap "subbyte2_and3_dec_57/A" "li_3670_5377#" 0.0316025
cap "decode_2" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.409505
cap "subbyte2_and3_dec_60/A" "li_3670_6167#" 0.0407765
cap "subbyte2_and3_dec_60/A" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 0.00567277
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd_uq0" 18.11
cap "subbyte2_and3_dec_63/vdd_uq0" "decode_0" 0.301463
cap "decode_7" "subbyte2_and3_dec_63/vdd_uq0" 2.96387
cap "decode_8" "subbyte2_and3_dec_63/gnd" 1.32087
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.00406273
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/C" 3.91809
cap "subbyte2_and3_dec_63/C" "li_3670_5617#" 0.537444
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 2.20243
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/B" 0.0226626
cap "subbyte2_and3_dec_63/gnd" "decode_5" 2.32209
cap "subbyte2_and3_dec_59/A" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" -0.0864913
cap "decode_3" "subbyte2_and3_dec_63/gnd" 2.0946
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "decode_5" 1.49713
cap "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd_uq0" 1.64392
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd" 1.11817
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.00406273
cap "decode_9" "decode_6" 0.376961
cap "subbyte2_and3_dec_63/vdd" "subbyte2_and3_dec_63/vdd_uq0" 105.471
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "decode_3" 0.745304
cap "subbyte2_and3_dec_59/A" "subbyte2_and3_dec_63/B" 0.00580306
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/A" 0.00165577
cap "decode_7" "decode_5" 0.559375
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.0017389
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_63/gnd" 7.0874
cap "decode_3" "decode_0" 0.376961
cap "decode_7" "decode_3" 0.0316288
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/A" 0.00451929
cap "subbyte2_and3_dec_59/A" "li_3670_3797#" 0.0216504
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.100555
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_63/vdd_uq0" 0.273253
cap "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" "decode_5" 0.437553
cap "subbyte2_and3_dec_61/A" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.0251318
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd_uq0" 1.92215
cap "subbyte2_and3_dec_63/vdd_uq0" "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0129015
cap "subbyte2_and3_dec_63/vdd" "decode_5" 0.510712
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "decode_1" 0.0384032
cap "decode_3" "subbyte2_and3_dec_63/vdd" 0.510712
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/A" 1.32191e-06
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_63/gnd" 0.768433
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.0133537
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "decode_9" 0.144529
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 1.32191e-06
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/A" 0.00282649
cap "subbyte2_and3_dec_59/A" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.0233607
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/A" 0.0308046
cap "subbyte2_and3_dec_63/vdd" "subbyte2_and3_dec_63/A" 0.0392887
cap "subbyte2_and3_dec_63/vdd_uq0" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 1.13938
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "decode_5" 0.575206
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 0.0448861
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_63/vdd" 18.5242
cap "subbyte2_and3_dec_63/gnd" "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.419044
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.81509
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_57/A" 0.0111652
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "decode_3" 1.62178
cap "decode_2" "decode_4" 0.559375
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/A" 0.0140074
cap "decode_4" "subbyte2_and3_dec_63/vdd_uq0" 30.5776
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_63/C" 0.801533
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.0889401
cap "subbyte2_and3_dec_60/A" "li_3670_5377#" 0.0316025
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" 0.00764692
cap "subbyte2_and3_dec_63/gnd" "decode_1" 0.851684
cap "decode_5" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 0.000118867
cap "subbyte2_and3_dec_63/vdd" "subbyte2_and3_dec_55/B" 0.189678
cap "subbyte2_and3_dec_63/C" "li_3670_3797#" 0.230358
cap "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/A" 0.013125
cap "decode_4" "decode_8" 0.0433154
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_63/vdd" 2.8947
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_55/B" 0.0164586
cap "decode_3" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 1.25956
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "decode_1" 0.348888
cap "subbyte2_and3_dec_63/B" "li_3670_5617#" 0.0362167
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/B" 0.0264064
cap "decode_6" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 1.1707
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_58/A" 1.96226
cap "decode_4" "decode_5" -3.79154
cap "subbyte2_and3_dec_59/A" "subbyte2_and3_dec_63/gnd" 0.768433
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 0.00548261
cap "subbyte2_and3_dec_59/B" "li_3670_6167#" 0.122044
cap "subbyte2_and3_dec_63/vdd" "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.315674
cap "decode_4" "decode_3" 1.49642
cap "subbyte2_and3_dec_59/A" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.0548501
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/A" 0.00165577
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_63/vdd_uq0" 0.00985292
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/gnd" 2.13926
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 28.9155
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/C" 3.94779
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_60/A" "subbyte2_and3_dec_63/vdd_uq0" 0.273253
cap "subbyte2_and3_dec_63/vdd_uq0" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0129015
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.00406273
cap "subbyte2_and3_dec_58/A" "li_3670_6167#" 0.0407765
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 137.823
cap "subbyte2_and3_dec_59/A" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.00062442
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 0.00062442
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_63/vdd_uq0" 0.00985292
cap "decode_6" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.000118867
cap "decode_6" "subbyte2_and3_dec_63/gnd" 2.11913
cap "subbyte2_and3_dec_59/A" "subbyte2_and3_dec_63/vdd" 2.8947
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "decode_6" 0.610309
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd" 6.14629
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_63/gnd" 0.202953
cap "decode_7" "decode_6" -1.89577
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 0.0030378
cap "subbyte2_and3_dec_63/gnd" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 15.1242
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.0336857
cap "subbyte2_and3_dec_63/gnd" "subbyte2_and3_dec_63/C" 13.3376
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/A" 0.00629771
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/A" 0.0155446
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 137.823
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/C" 3.75917
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_60/A" 0.0126124
cap "subbyte2_and3_dec_61/A" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.00451929
cap "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" "decode_6" 1.25956
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "decode_0" 1.98235e-05
cap "decode_7" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.144529
cap "decode_9" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 1.98235e-05
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/gnd" 14.9592
cap "decode_6" "subbyte2_and3_dec_63/vdd" 0.510712
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.00406273
cap "subbyte2_and3_dec_63/B" "li_3670_3797#" 0.0215999
cap "subbyte2_and3_dec_59/A" "li_3670_6167#" 0.0407765
cap "decode_4" "decode_1" 0.414975
cap "subbyte2_and3_dec_63/vdd_uq0" "decode_10" 0.178462
cap "subbyte2_and3_dec_59/A" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 0.013125
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 1.23546
cap "subbyte2_and3_dec_60/A" "subbyte2_and3_dec_55/B" 0.0164586
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_63/vdd" 0.5652
cap "decode_2" "subbyte2_and3_dec_63/vdd_uq0" 2.05437
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.0193438
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd_uq0" 0.484332
cap "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_60/A" "subbyte2_and3_dec_58/A" 0.000482395
cap "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/C" 0.434236
cap "subbyte2_and3_dec_59/B" "li_3670_5377#" 0.0945864
cap "decode_7" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 0.409505
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "decode_6" 0.074189
cap "subbyte2_and3_dec_63/vdd" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 42.9884
cap "subbyte2_and3_dec_63/vdd" "subbyte2_and3_dec_63/C" 169.179
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.029552
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_63/C" 0.0267088
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "decode_4" 0.575206
cap "decode_8" "subbyte2_and3_dec_63/vdd_uq0" 2.10615
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.0235472
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 1.38734
cap "decode_2" "decode_5" 0.376961
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "decode_5" 0.074189
cap "decode_9" "subbyte2_and3_dec_63/gnd" 0.369362
cap "subbyte2_and3_dec_63/vdd" "li_3670_5617#" 0.150524
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.81509
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd" 42.3571
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/C" 0.491666
cap "subbyte2_and3_dec_63/vdd_uq0" "decode_5" 31.0427
cap "subbyte2_and3_dec_58/A" "li_3670_5377#" 0.0316025
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/A" -0.0864913
cap "subbyte2_and3_dec_57/A" "li_3670_5617#" 0.0363014
cap "decode_2" "decode_3" -1.89577
cap "subbyte2_and3_dec_61/A" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.017063
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_63/gnd" 0.230457
cap "decode_3" "subbyte2_and3_dec_63/vdd_uq0" 30.836
cap "decode_4" "decode_6" 1.55542
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.0030378
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" 0.0453213
cap "decode_8" "decode_5" 0.414975
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 0.617729
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.0396632
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_63/vdd_uq0" 2.81746
cap "subbyte2_and3_dec_63/C" "li_3670_6167#" 0.64386
cap "subbyte2_and3_dec_63/gnd" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 0.28424
cap "subbyte2_and3_dec_59/A" "subbyte2_and3_dec_60/A" 1.96275
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 0.384259
cap "subbyte2_and3_dec_63/gnd" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.419044
cap "subbyte2_and3_dec_63/vdd" "subbyte2_and3_dec_53/A" 0.0140201
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 0.503137
cap "decode_3" "decode_5" 1.55542
cap "decode_4" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.745304
cap "subbyte2_and3_dec_61/A" "subbyte2_and3_dec_63/vdd" 0.18982
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_63/gnd" 2.36247
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/A" 1.29707e-06
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.0396632
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/B" 0.135489
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/A" 1.29707e-06
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_63/vdd" 0.680051
cap "subbyte2_and3_dec_59/A" "li_3670_5377#" 0.0316025
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_63/vdd_uq0" 0.273253
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "decode_4" 1.49713
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_63/vdd" 0.150231
cap "subbyte2_and3_dec_62/A" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.0193438
cap "subbyte2_and3_dec_63/vdd" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 0.298284
cap "subbyte2_and3_dec_63/vdd_uq0" "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00985292
cap "subbyte2_and3_dec_63/vdd" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.315674
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/A" 0.00451929
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/gnd" 15.1851
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_63/vdd" 6.42218
cap "subbyte2_and3_dec_60/A" "subbyte2_and3_dec_63/C" 0.0267088
cap "subbyte2_and3_dec_60/A" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.0593694
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 2.20243
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_57/A" 0.00580306
cap "subbyte2_and3_dec_63/vdd_uq0" "decode_1" 1.38431
cap "subbyte2_and3_dec_63/vdd" "li_3670_3797#" 0.0138352
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_55/B" 0.0492605
cap "decode_7" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.237572
cap "subbyte2_and3_dec_57/A" "li_3670_3797#" 0.0216504
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_58/A" 0.0111652
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/B" 0.00856502
cap "subbyte2_and3_dec_60/A" "li_3670_5617#" 0.0363014
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/A" 0.0495318
cap "subbyte2_and3_dec_59/A" "subbyte2_and3_dec_63/vdd_uq0" 0.273253
cap "decode_5" "decode_1" 0.0433154
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd_uq0" 2.65978
cap "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.617729
cap "subbyte2_and3_dec_63/C" "li_3670_5377#" 0.427714
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd" 43.0037
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_55/B" 0.0164586
cap "decode_3" "decode_1" 0.996044
cap "decode_4" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 0.074189
cap "subbyte2_and3_dec_63/gnd" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.0814258
cap "subbyte2_and3_dec_63/B" "li_3670_6167#" 0.0406813
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 0.00787108
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.0548501
cap "decode_6" "decode_10" 0.0433154
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/gnd" 13.8567
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "decode_5" 0.659653
cap "decode_2" "decode_6" 0.0316288
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "decode_6" 0.575206
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_63/gnd" "decode_0" 0.168988
cap "decode_7" "subbyte2_and3_dec_63/gnd" 1.85997
cap "decode_6" "subbyte2_and3_dec_63/vdd_uq0" 30.5885
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "decode_3" 0.074189
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "decode_0" 0.144529
cap "decode_7" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 1.98235e-05
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_59/A" 0.0111652
cap "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/gnd" 1.32427
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/C" 0.0690279
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/B" 0.0162119
cap "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_63/vdd_uq0" 0.0118236
cap "decode_8" "decode_6" 0.996044
cap "decode_2" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.237572
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.0396632
cap "subbyte2_and3_dec_63/vdd_uq0" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 19.5253
cap "subbyte2_and3_dec_63/vdd" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.587287
cap "subbyte2_and3_dec_63/gnd" "subbyte2_and3_dec_63/vdd" 76.1488
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_63/vdd_uq0" "subbyte2_and3_dec_63/C" 7.58172
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "decode_10" 0.0384032
cap "decode_6" "decode_5" 1.49642
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd" 41.5032
cap "subbyte2_and3_dec_59/A" "subbyte2_and3_dec_55/B" 0.0164586
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.00062442
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_63/gnd" 0.768433
cap "subbyte2_and3_dec_60/A" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 0.00165577
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.503137
cap "decode_3" "decode_6" 0.829951
cap "decode_8" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.0384032
cap "decode_4" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 2.03128
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "decode_2" 1.98235e-05
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/A" 0.0324688
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/gnd" 1.59187
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd_uq0" 19.4028
cap "subbyte2_and3_dec_63/gnd" "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.230457
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_60/A" 0.00628546
cap "decode_5" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 2.03128
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/A" 0.0155446
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 14.4577
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/A" 0.00282649
cap "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd" 4.96359
cap "subbyte2_and3_dec_60/A" "li_3670_3797#" 0.0216504
cap "decode_3" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 1.1707
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "decode_8" 0.348888
cap "subbyte2_and3_dec_63/gnd" "li_3670_6167#" -0.588092
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/A" 0.00282649
cap "subbyte2_and3_dec_63/gnd" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 0.935051
cap "subbyte2_and3_dec_62/A" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 1.32191e-06
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_63/C" 2.45157
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.148663
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "decode_5" 1.1707
cap "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/A" 0.00567277
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_63/vdd" 2.86657
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 1.38734
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.0396632
cap "subbyte2_and3_dec_63/B" "li_3670_5377#" 0.0315288
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "decode_3" 0.610309
cap "decode_4" "subbyte2_and3_dec_63/gnd" 2.2326
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_63/vdd" 3.90517
cap "decode_9" "subbyte2_and3_dec_63/vdd_uq0" 0.502184
cap "subbyte2_and3_dec_60/A" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.0546838
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 0.1907
cap "subbyte2_and3_dec_59/B" "li_3670_5617#" 0.10865
cap "subbyte2_and3_dec_63/vdd" "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.680051
cap "decode_4" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 1.1707
cap "subbyte2_and3_dec_63/C" "subbyte2_and3_dec_55/B" 0.135901
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/A" 1.29707e-06
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_63/vdd_uq0" 0.0129015
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_63/C" 0.0267088
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.0233607
cap "decode_4" "decode_0" 0.0316288
cap "decode_7" "decode_4" 0.376961
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/A" 0.00165577
cap "subbyte2_and3_dec_63/vdd_uq0" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 0.349235
cap "subbyte2_and3_dec_63/vdd" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/A" 2.91315
cap "decode_9" "decode_5" 0.0316288
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/B" 0.0189381
cap "subbyte2_and3_dec_63/vdd" "li_3670_6167#" 0.194603
cap "subbyte2_and3_dec_63/vdd_uq0" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00985292
cap "subbyte2_and3_dec_58/A" "li_3670_5617#" 0.0363014
cap "subbyte2_and3_dec_57/A" "li_3670_6167#" 0.0407765
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/A" 0.0548501
cap "subbyte2_and3_dec_62/A" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.0140074
cap "decode_4" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.000118867
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_63/gnd" 0.419044
cap "decode_4" "subbyte2_and3_dec_63/vdd" 0.510712
cap "subbyte2_and3_dec_63/B" "subbyte2_and3_dec_63/vdd_uq0" 0.939155
cap "subbyte2_and3_dec_60/A" "subbyte2_and3_dec_63/gnd" 0.768433
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "decode_1" 0.172756
cap "decode_3" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/A" 0.575206
cap "subbyte2_and3_dec_63/gnd" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.230457
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "decode_6" 1.62178
cap "subbyte2_and3_dec_63/vdd" "subbyte2_and3_dec_54/A" 0.0485426
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/A" -0.0836648
cap "addr_0" "vdd_uq6" 0.324535
cap "addr_2" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/A" 0.67038
cap "gnd_uq3" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" 0.00259618
cap "gnd_uq3" "addr_5" 0.762688
cap "addr_4" "vdd_uq6" 0.797762
cap "addr_2" "vdd_uq6" 0.543803
cap "addr_1" "addr_3" 0.790494
cap "addr_0" "gnd_uq3" 0.730838
cap "gnd_uq3" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" -0.000209649
cap "addr_3" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" 1.33603e-05
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "addr_5" 0.118685
cap "gnd_uq3" "addr_4" 1.02501
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/A" "addr_3" 5.30893
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "addr_5" 1.33854
cap "addr_2" "gnd_uq3" 2.09594
cap "addr_0" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" 0.247315
cap "addr_3" "vdd_uq6" 1.05108
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "addr_4" 0.0247976
cap "addr_1" "vdd_uq6" 0.447719
cap "addr_2" "addr_5" 256.176
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "addr_4" 0.470347
cap "addr_2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" 0.00611966
cap "addr_2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" 0.344037
cap "addr_2" "addr_0" 0.393425
cap "gnd_uq3" "addr_3" 4.3381
cap "addr_1" "gnd_uq3" 0.812358
cap "addr_2" "addr_4" 4.8939
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/A" "addr_3" 0.0397068
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" "addr_3" 0.475973
cap "addr_3" "addr_5" -5.22457
cap "addr_2" "vdd_uq11" 3.19492
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "addr_3" 0.0303495
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "addr_1" 0.00147415
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "addr_3" 0.6076
cap "addr_0" "addr_3" 0.709484
cap "addr_1" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" 0.299811
cap "gnd_uq3" "vdd_uq6" -14.4868
cap "addr_4" "addr_3" 4.47449
cap "addr_2" "addr_3" 15.4106
cap "addr_2" "addr_1" 0.43532
cap "vdd_uq6" "addr_5" 2.32719
cap "vdd_uq11" "addr_3" 4.19333
cap "vdd_uq5" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" -0.00146096
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "gnd_uq2" 0.0371893
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" 0.0235819
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.463457
cap "gnd_uq2" "li_3670_877#" 0.0217961
cap "vdd_uq10" "vdd_uq5" 20.6721
cap "vdd_uq11" "addr_2" 0.484754
cap "vdd_uq5" "subbyte2_hierarchical_predecode2x4_1/out_3" 1.33476
cap "vdd_uq5" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" -0.000238292
cap "vdd_uq6" "addr_3" 1.12198
cap "vdd_uq6" "addr_5" 0.220855
cap "vdd_uq5" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" 0.8804
cap "addr_3" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 1.55865
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "addr_3" 0.00219992
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" 0.858864
cap "gnd_uq2" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/A" 0.349663
cap "gnd_uq2" "vdd_uq5" -32.6589
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/A" "vdd_uq5" 0.0138458
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.0735318
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" 0.00879785
cap "li_3670_877#" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.072593
cap "li_3670_877#" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.072593
cap "gnd_uq2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" -0.00783666
cap "li_3670_87#" "addr_3" 0.0981025
cap "li_3670_637#" "addr_2" 0.0598278
cap "gnd_uq2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" -0.00026971
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/B" 0.0235819
cap "vdd_uq6" "addr_4" 0.195125
cap "vdd_uq5" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/A" 0.567775
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" 0.100823
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "addr_2" 0.0272166
cap "subbyte2_hierarchical_predecode2x4_1/out_0" "addr_3" 0.0233274
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" 0.0171051
cap "vdd_uq5" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" -0.0192204
cap "subbyte2_hierarchical_predecode2x4_1/out_1" "addr_2" 0.0557684
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "gnd_uq2" 5.61373e-06
cap "vdd_uq11" "vdd_uq6" 0.379008
cap "vdd_uq10" "addr_3" 9.28388
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "addr_3" 0.339779
cap "gnd_uq2" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.853686
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "addr_3" 0.0505311
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "addr_5" 0.0595439
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "addr_3" 9.21954
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "vdd_uq5" 0.116227
cap "li_3670_877#" "vdd_uq5" 0.401267
cap "gnd_uq2" "addr_3" -0.00857543
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.0533575
cap "addr_1" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" 0.125584
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.0533575
cap "li_3670_637#" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.091381
cap "li_3670_877#" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" 0.0264681
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" 0.00195703
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" "addr_2" 0.0995455
cap "vdd_uq5" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/A" 0.188909
cap "li_3670_4827#" "vdd_uq5" 1.58531e-06
cap "addr_4" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" 0.0475267
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 5.01517
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/A" "addr_3" 6.55827
cap "vdd_uq5" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" -0.00023552
cap "vdd_uq6" "addr_2" 0.140176
cap "subbyte2_hierarchical_predecode2x4_1/out_1" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.0140201
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "addr_2" 1.54245
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "addr_2" 3.8535e-05
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "gnd_uq2" -0.000350144
cap "li_3670_87#" "addr_2" 0.0878183
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" "vdd_uq6" 0.00259618
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "vdd_uq5" 0.587697
cap "vdd_uq3" "addr_2" 0.585806
cap "addr_0" "vdd_uq6" 0.0818666
cap "li_3670_877#" "addr_3" 0.0529361
cap "subbyte2_hierarchical_predecode2x4_1/out_0" "addr_2" 0.0214371
cap "li_3670_637#" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" 0.0299139
cap "addr_1" "addr_3" 0.0107651
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" 0.0191248
cap "vdd_uq5" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.72392
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "gnd_uq2" 0.0261617
cap "gnd_uq2" "li_3670_637#" 0.105684
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/A" "addr_3" 0.952275
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" 0.018436
cap "vdd_uq5" "addr_3" -1.01779
cap "vdd_uq10" "addr_2" 0.406394
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.00509087
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "addr_3" 0.471213
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "addr_2" 0.0216603
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "addr_2" 0.0463179
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.00472527
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "addr_5" 0.443757
cap "gnd_uq2" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 1.62842
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "addr_2" 0.325771
cap "gnd_uq2" "vdd_uq4" -0.0531953
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.0135771
cap "gnd_uq2" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.377123
cap "li_3670_637#" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.091381
cap "li_3670_637#" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.091381
cap "li_3670_87#" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.109606
cap "gnd_uq2" "addr_2" -0.00986752
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/A" "addr_2" 0.309478
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/B" "addr_3" 1.30788
cap "addr_4" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" 0.366273
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.0735318
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.140472
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/A" "addr_2" 0.325519
cap "subbyte2_hierarchical_predecode2x4_1/out_0" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.0337929
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "addr_3" 0.0382497
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_2/li_1045_87#" 0.0214884
cap "subbyte2_hierarchical_predecode2x4_1/out_1" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.12415
cap "subbyte2_hierarchical_predecode2x4_1/out_1" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.0140201
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" "gnd_uq2" 0.0240733
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "addr_3" 0.188196
cap "vdd_uq10" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 15.981
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_1/out_2" 1.92675e-05
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.109357
cap "gnd_uq2" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 0.364373
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 1.45381
cap "addr_5" "addr_3" 0.073565
cap "gnd_uq2" "vdd_uq6" -6.22273
cap "gnd_uq2" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.317906
cap "li_3670_637#" "vdd_uq5" 0.956005
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.0610351
cap "gnd_uq2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 1.8388
cap "li_3670_877#" "addr_2" 0.0467725
cap "li_3670_87#" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" 0.0439091
cap "li_3670_637#" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" 0.0340388
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "addr_2" 0.018436
cap "li_3670_4827#" "vdd_uq5" 1.58531e-06
cap "vdd_uq5" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 2.64121
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 1.02456
cap "gnd_uq2" "li_3670_87#" 0.206105
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/A" "addr_2" 1.03669
cap "addr_4" "addr_3" 0.603515
cap "vdd_uq5" "vdd_uq4" -0.287801
cap "subbyte2_hierarchical_predecode2x4_1/out_0" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" 0.0107186
cap "vdd_uq5" "subbyte2_hierarchical_predecode2x4_1/out_1" 1.5754
cap "vdd_uq5" "addr_2" -0.00873694
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.00459205
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.0387806
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "addr_2" 0.20447
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.076151
cap "gnd_uq2" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 1.15033
cap "vdd_uq11" "addr_3" 8.8462
cap "vdd_uq10" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" 0.585806
cap "gnd_uq2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" -0.000891847
cap "li_3670_87#" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.109606
cap "li_3670_87#" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.109606
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/B" "addr_2" 0.0335638
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" 0.0674898
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "vdd_uq3" 1.0212
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" "vdd_uq5" 0.0243602
cap "addr_1" "vdd_uq6" 0.111388
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.0135771
cap "gnd_uq2" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.377123
cap "gnd_uq2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" -0.000272188
cap "subbyte2_hierarchical_predecode2x4_1/out_0" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.0337929
cap "addr_0" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" 0.0571557
cap "subbyte2_hierarchical_predecode2x4_1/out_0" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.0337929
cap "li_3670_877#" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.072593
cap "li_3670_637#" "addr_3" 0.0680776
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "addr_2" 0.0342103
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" 0.0154027
cap "gnd_uq2" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" 1.40806
cap "li_3670_4827#" "vdd_uq5" 1.58531e-06
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/A" "gnd_uq2" 0.0164311
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.27072
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "addr_3" 0.592407
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "addr_2" 0.0043883
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" 1.19425
cap "vdd_uq10" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 1.02095
cap "vdd_uq5" "subbyte2_hierarchical_predecode2x4_1/out_2" 1.78947
cap "vdd_uq5" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 6.86097
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.00185401
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.00185401
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 0.409731
cap "addr_3" "addr_2" 0.0233019
cap "subbyte2_hierarchical_predecode2x4_1/out_1" "addr_3" 0.00945054
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" 1.92226e-05
cap "addr_5" "addr_2" 0.0352166
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.0610351
cap "gnd_uq2" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/A" 0.954224
cap "li_3670_87#" "vdd_uq5" 1.84739
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.0304018
cap "gnd_uq2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.128399
cap "gnd_uq2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.128118
cap "li_3670_87#" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" 0.0490513
cap "vdd_uq5" "vdd_uq3" 0.739231
cap "subbyte2_hierarchical_predecode2x4_1/out_0" "vdd_uq5" 0.264993
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "vdd_uq3" 0.103164
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.0304018
cap "addr_4" "addr_2" 0.0568468
cap "addr_1" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" 0.0100222
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.0533575
cap "li_3670_877#" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" 0.0233862
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" "addr_3" 0.000606444
cap "addr_0" "addr_3" 0.00539904
cap "subbyte2_hierarchical_predecode2x4_1/out_0" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" 0.0116637
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_2/li_1045_637#" 0.107637
cap "subbyte2_and3_dec_60/C" "vdd_uq4" 4.69485
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.165473
cap "subbyte2_and3_dec_57/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 1.20667
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0254182
cap "vdd_uq5" "subbyte2_hierarchical_predecode2x4_1/out_2" 12.3054
cap "subbyte2_and3_dec_60/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.978668
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_and3_dec_59/A" -1.44375
cap "vdd_uq4" "subbyte2_hierarchical_predecode2x4_0/out_1" 1.09613
cap "subbyte2_and3_dec_57/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 1.20555
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_59/B" 0.566683
cap "subbyte2_and3_dec_60/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 1.00726
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/A" 0.00564576
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.121363
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.380098
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.702179
cap "vdd_uq2" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.00114921
cap "subbyte2_and3_dec_57/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/B" 0.137798
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.00382448
cap "subbyte2_and3_dec_59/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" 0.409867
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 1.07311
cap "subbyte2_and3_dec_60/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/B" 0.0775583
cap "subbyte2_and3_dec_57/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 0.00164528
cap "subbyte2_and3_dec_60/C" "subbyte2_hierarchical_predecode2x4_1/out_3" 9.49936
cap "vdd_uq5" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/B" -0.157926
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_3" 1.11646
cap "subbyte2_and3_dec_59/B" "subbyte2_hierarchical_predecode2x4_1/out_2" -1.00879
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_59/A" 0.0700083
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/B" 0.100491
cap "subbyte2_and3_dec_59/B" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.00263151
cap "vdd_uq2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.178843
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.144709
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_61/vdd_uq1" 0.00988333
cap "subbyte2_and3_dec_59/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.908291
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/B" 0.105811
cap "subbyte2_and3_dec_59/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 3.51872
cap "vdd_uq10" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.245514
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0808984
cap "subbyte2_and3_dec_60/C" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" 0.0303658
cap "subbyte2_and3_dec_59/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 18.5111
cap "gnd_uq2" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.0252809
cap "subbyte2_and3_dec_60/B" "subbyte2_and3_dec_57/A" 0.131254
cap "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_59/A" 0.0614915
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "subbyte2_hierarchical_predecode2x4_2/out_3" 8.00385e-06
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "vdd_uq4" 0.656905
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" 0.000234409
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/A" 0.000497618
cap "vdd_uq5" "subbyte2_and3_dec_57/A" 2.31287
cap "vdd_uq4" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0432347
cap "subbyte2_and3_dec_60/B" "vdd_uq5" 1.40717
cap "subbyte2_and3_dec_59/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/B" 0.0533882
cap "gnd_uq2" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.169461
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0254182
cap "vdd_uq10" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/B" 1.42975
cap "subbyte2_and3_dec_57/A" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.196095
cap "vdd_uq4" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.136033
cap "subbyte2_and3_dec_60/C" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 1.21464
cap "subbyte2_and3_dec_60/B" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.131254
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.201692
cap "subbyte2_and3_dec_58/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 0.00604823
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0302085
cap "vdd_uq5" "subbyte2_hierarchical_predecode2x4_2/out_3" 2.72964
cap "vdd_uq4" "subbyte2_and3_dec_58/A" 9.08803
cap "subbyte2_and3_dec_60/B" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.039202
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_59/B" 0.568725
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0254182
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 1.91053
cap "subbyte2_and3_dec_60/B" "subbyte2_and3_dec_59/B" 0.152483
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.184113
cap "gnd_uq2" "subbyte2_and3_dec_59/A" 3.26038
cap "vdd_uq5" "subbyte2_and3_dec_59/B" 19.2202
cap "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_59/A" 0.19896
cap "subbyte2_and3_dec_59/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/A" 0.819733
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0348126
cap "vdd_uq10" "vdd_uq5" 0.344845
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" 1.82896e-05
cap "vdd_uq3" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/A" 0.0888264
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.00564576
cap "vdd_uq4" "subbyte2_hierarchical_predecode2x4_1/out_2" 42.0208
cap "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.224688
cap "subbyte2_and3_dec_59/B" "subbyte2_hierarchical_predecode2x4_2/out_3" 1.79458
cap "vdd_uq4" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.0114849
cap "vdd_uq2" "subbyte2_and3_dec_59/B" 0.600991
cap "subbyte2_and3_dec_58/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 1.56291
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_61/vdd_uq1" 0.0446634
cap "vdd_uq4" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" -1.17386
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0408504
cap "subbyte2_and3_dec_60/C" "gnd_uq2" 2.57755
cap "subbyte2_and3_dec_60/B" "subbyte2_and3_dec_61/vdd_uq1" 0.184387
cap "subbyte2_and3_dec_59/A" "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0204712
cap "vdd_uq4" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" -1.19595
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.114507
cap "gnd_uq2" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.302303
cap "subbyte2_and3_dec_60/C" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/A" 0.0607316
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 6.18404
cap "subbyte2_and3_dec_60/B" "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.218839
cap "subbyte2_and3_dec_58/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" 0.111576
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/A" 0.000468819
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.0118757
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.427709
cap "subbyte2_and3_dec_61/vdd_uq1" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.108736
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.0386968
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.108658
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0302085
cap "vdd_uq4" "li_3670_6167#" 0.808571
cap "subbyte2_and3_dec_60/B" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0369418
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.520281
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.17363
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/B" 0.180243
cap "subbyte2_and3_dec_58/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 1.33962
cap "subbyte2_and3_dec_57/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 0.00164528
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.464562
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_61/vdd_uq1" 0.213346
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" 0.0160647
cap "vdd_uq4" "subbyte2_and3_dec_57/A" 5.8344
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/A" "vdd_uq5" 0.0293049
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.108658
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0302085
cap "subbyte2_and3_dec_60/B" "vdd_uq4" 5.39967
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_59/A" 0.0204712
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.0348126
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.264888
cap "subbyte2_and3_dec_60/B" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.039202
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/B" 2.03009
cap "vdd_uq5" "vdd_uq4" -0.0444709
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "gnd_uq2" 0.611169
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 2.01241
cap "subbyte2_and3_dec_59/A" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0204712
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 8.00385e-06
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/A" 0.00129627
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.408998
cap "vdd_uq4" "subbyte2_hierarchical_predecode2x4_2/out_3" 8.50623
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "subbyte2_and3_dec_59/A" 0.370801
cap "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.728137
cap "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.0348126
cap "vdd_uq4" "vdd_uq2" 0.136341
cap "vdd_uq5" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" 0.0433501
cap "vdd_uq3" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" 0.0167973
cap "subbyte2_and3_dec_57/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.390018
cap "vdd_uq9" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.46412
cap "vdd_uq4" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.136033
cap "subbyte2_and3_dec_60/C" "subbyte2_and3_dec_59/A" 0.165282
cap "subbyte2_and3_dec_60/B" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.418834
cap "vdd_uq9" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.178843
cap "vdd_uq4" "subbyte2_and3_dec_59/B" 73.476
cap "gnd_uq2" "subbyte2_and3_dec_58/A" 3.0957
cap "vdd_uq5" "subbyte2_hierarchical_predecode2x4_1/out_3" 17.727
cap "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_59/B" 0.0408504
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.406843
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" -0.0121718
cap "subbyte2_and3_dec_57/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" 0.0911874
cap "subbyte2_and3_dec_58/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/A" 0.223153
cap "subbyte2_and3_dec_60/C" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" 0.00191811
cap "subbyte2_and3_dec_60/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" 0.0554379
cap "li_3670_6167#" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.0628728
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.386815
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" 8.45713e-05
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.140468
cap "subbyte2_and3_dec_60/B" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.289173
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.241688
cap "gnd_uq2" "subbyte2_hierarchical_predecode2x4_1/out_2" 6.51919
cap "gnd_uq2" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.0114849
cap "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.124964
cap "subbyte2_and3_dec_57/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 1.20667
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0254182
cap "subbyte2_and3_dec_59/B" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.54064
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" 0.0724415
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/A" 0.0321294
cap "gnd_uq2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.00853058
cap "subbyte2_and3_dec_60/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.962449
cap "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/A" 1.82896e-05
cap "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.0114609
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.160842
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "subbyte2_and3_dec_59/A" 0.0446164
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.200771
cap "vdd_uq5" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" -0.187524
cap "gnd_uq2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.0057284
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/B" 0.0118757
cap "subbyte2_and3_dec_60/B" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.291026
cap "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.0114609
cap "subbyte2_and3_dec_59/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" 0.0402952
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 1.07311
cap "subbyte2_and3_dec_59/A" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0594094
cap "vdd_uq10" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" 0.0888264
cap "vdd_uq4" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.017426
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.542729
cap "gnd_uq2" "li_3670_6167#" 0.0971407
cap "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_59/A" 0.0204712
cap "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.223907
cap "subbyte2_and3_dec_59/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.901485
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0254182
cap "vdd_uq10" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 4.35111
cap "vdd_uq4" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.017426
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_59/A" 0.124836
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.121363
cap "gnd_uq2" "subbyte2_and3_dec_57/A" 1.5295
cap "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_59/B" 0.357314
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.67377
cap "subbyte2_and3_dec_60/B" "gnd_uq2" 1.44257
cap "subbyte2_and3_dec_57/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/A" 0.182375
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/B" 0.0163173
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0254182
cap "subbyte2_and3_dec_60/B" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 1.37573
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.121263
cap "gnd_uq2" "vdd_uq5" -33.8227
cap "subbyte2_and3_dec_60/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/A" 0.110876
cap "subbyte2_and3_dec_58/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" 0.0866729
cap "vdd_uq5" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/A" -0.00109565
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 0.301882
cap "subbyte2_and3_dec_60/C" "subbyte2_and3_dec_58/A" 0.218411
cap "subbyte2_and3_dec_59/A" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.862963
cap "gnd_uq2" "subbyte2_hierarchical_predecode2x4_2/out_3" 2.58313
cap "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_hierarchical_predecode2x4_2/out_3" 1.00005
cap "vdd_uq4" "subbyte2_hierarchical_predecode2x4_1/out_3" 66.0573
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0302085
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/A" 0.144883
cap "subbyte2_and3_dec_59/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 3.51872
cap "subbyte2_and3_dec_60/B" "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.039202
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/A" 3.5174
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.00570727
cap "gnd_uq2" "subbyte2_and3_dec_59/B" 11.679
cap "vdd_uq5" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.00300103
cap "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_59/B" 1.83208
cap "vdd_uq3" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.245541
cap "subbyte2_and3_dec_60/C" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.0514634
cap "subbyte2_and3_dec_59/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/A" 2.0981
cap "vdd_uq10" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/A" 0.0699174
cap "subbyte2_and3_dec_59/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/B" 0.741602
cap "vdd_uq4" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0432347
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0348126
cap "subbyte2_and3_dec_60/C" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.66356
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.154625
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "subbyte2_and3_dec_59/A" 0.0446164
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.194255
cap "subbyte2_and3_dec_60/C" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.617484
cap "vdd_uq4" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" -1.52502
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0408504
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.194017
cap "subbyte2_and3_dec_58/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 0.00604823
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0302085
cap "vdd_uq4" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0416725
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_59/A" 0.146992
cap "subbyte2_and3_dec_60/B" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0369418
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" 0.0107651
cap "subbyte2_and3_dec_60/C" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/B" 0.00383621
cap "vdd_uq9" "vdd_uq4" 11.8211
cap "subbyte2_and3_dec_60/B" "subbyte2_and3_dec_59/A" 0.131254
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/B" 0.000169143
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.219585
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0963638
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0302085
cap "vdd_uq5" "subbyte2_and3_dec_59/A" 14.3688
cap "subbyte2_and3_dec_60/B" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.039202
cap "subbyte2_and3_dec_57/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" 0.0688991
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0254182
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.0348126
cap "subbyte2_and3_dec_60/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" 0.0387791
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 15.1132
cap "subbyte2_and3_dec_59/A" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.166893
cap "subbyte2_and3_dec_60/C" "subbyte2_and3_dec_57/A" 0.276807
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.000598272
cap "subbyte2_and3_dec_60/C" "subbyte2_and3_dec_60/B" 0.407937
cap "subbyte2_and3_dec_59/A" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0204712
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0348126
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.0404956
cap "vdd_uq9" "subbyte2_hierarchical_predecode2x4_1/out_3" 17.5024
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.270588
cap "gnd_uq2" "vdd_uq4" -29.1567
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.0529057
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_59/A" -1.31548
cap "subbyte2_and3_dec_60/C" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.340113
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0408504
cap "subbyte2_and3_dec_58/A" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.625264
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/B" 0.0284017
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "subbyte2_and3_dec_59/B" 2.37882
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.000794013
cap "subbyte2_and3_dec_58/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 1.33962
cap "subbyte2_and3_dec_60/C" "subbyte2_and3_dec_59/B" 1.11566
cap "vdd_uq4" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.0252809
cap "subbyte2_and3_dec_61/vdd_uq1" "subbyte2_and3_dec_59/A" 2.2346e-05
cap "gnd_uq2" "subbyte2_hierarchical_predecode2x4_1/out_3" 12.0528
cap "subbyte2_and3_dec_58/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 1.33839
cap "subbyte2_and3_dec_57/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 0.00164528
cap "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.21356
cap "vdd_uq9" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 3.89443
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/A" 2.03904
cap "subbyte2_and3_dec_59/A" "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.06659
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.0365582
cap "vdd_uq4" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.924415
cap "subbyte2_and3_dec_58/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/B" 0.173346
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.160842
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 4.34965
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "vdd_uq5" 0.0777631
cap "subbyte2_and3_dec_60/B" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.291026
cap "subbyte2_and3_dec_58/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 0.00604823
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0302085
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.505933
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_59/A" 0.0204712
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "subbyte2_hierarchical_predecode2x4_2/out_3" 8.00385e-06
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.0404956
cap "subbyte2_and3_dec_60/B" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.039202
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.326437
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_58/A" 0.158775
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/B" 0.0978567
cap "subbyte2_and3_dec_59/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 0.0446164
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.223907
cap "vdd_uq4" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.135655
cap "gnd_uq2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.0794842
cap "subbyte2_and3_dec_59/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 0.301882
cap "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.0114609
cap "subbyte2_and3_dec_60/B" "subbyte2_and3_dec_58/A" 0.131254
cap "vdd_uq4" "subbyte2_and3_dec_59/A" 187.669
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/A" -0.0122483
cap "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_59/A" 0.0204712
cap "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.0348126
cap "vdd_uq5" "subbyte2_and3_dec_58/A" 3.89558
cap "vdd_uq4" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.017426
cap "li_3670_6167#" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.0628728
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.357314
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.0628728
cap "subbyte2_and3_dec_57/A" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.671769
cap "subbyte2_and3_dec_58/A" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.183392
cap "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_59/B" 0.0408504
cap "subbyte2_and3_dec_60/B" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.787478
cap "gnd_uq2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.45414
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_and3_dec_59/A" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" -0.0153777
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "gnd_uq2" 78.7489
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" 0.182049
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.109116
cap "gnd_uq2" "subbyte2_hierarchical_predecode2x4_1/out_3" 9.22136
cap "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.101098
cap "subbyte2_and3_dec_60/C" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" 0.00152177
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_2/out_3" 1.80942
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.282079
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.00520548
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.120977
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 2.90804
cap "subbyte2_and3_dec_60/C" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 9.80541
cap "gnd_uq2" "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0557845
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" 3.3764e-05
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 2.84198
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.258999
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 1.35988
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.826635
cap "li_3670_6167#" "subbyte2_and3_dec_59/B" 2.04001
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/B" 0.173753
cap "vdd_uq5" "subbyte2_and3_dec_60/C" 0.410896
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.0588526
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "gnd_uq2" 45.3575
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.364905
cap "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/B" 0.184743
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.124476
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" 0.0110622
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 1.19959
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0596287
cap "subbyte2_and3_dec_60/C" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" 0.00152177
cap "gnd_uq2" "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.45445
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.203663
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.0718072
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/A" 0.218409
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 1.23645
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_hierarchical_predecode2x4_1/out_3" 7.44539
cap "subbyte2_and3_dec_60/C" "subbyte2_hierarchical_predecode2x4_2/out_3" -6.05674
cap "vdd_uq4" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.0925295
cap "subbyte2_and3_dec_58/A" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.860343
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.119996
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/A" -0.0635326
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_and3_dec_59/A" 0.457939
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0596287
cap "gnd_uq2" "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 2.35281
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.912657
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0640216
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.258472
cap "gnd_uq2" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 4.38908
cap "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/B" 2.96014
cap "gnd_uq2" "subbyte2_and3_dec_60/C" 85.7192
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.101098
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.240536
cap "subbyte2_and3_dec_59/A" "subbyte2_and3_dec_59/B" 1.09238
cap "gnd_uq2" "subbyte2_and3_dec_58/A" 15.3875
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 50.7381
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_1/out_3" 1.68217
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "subbyte2_and3_dec_60/C" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" 0.0447851
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0570379
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.143408
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 1.02627
cap "vdd_uq4" "subbyte2_hierarchical_predecode2x4_2/out_3" 1.79524
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.0909275
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.0151623
cap "gnd_uq2" "decode_8" 0.123232
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.379269
cap "li_3670_6167#" "subbyte2_and3_dec_57/A" 0.191782
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq2" 4.08155
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 5.2126
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.47488
cap "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.0508195
cap "gnd_uq2" "vdd_uq4" 25.0598
cap "li_3670_6167#" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.41884
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/B" 0.148085
cap "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.0246286
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_60/C" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.471388
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.0909275
cap "subbyte2_and3_dec_60/C" "subbyte2_hierarchical_predecode2x4_1/out_3" 1.9367
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_60/C" 46.3336
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.0389271
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_and3_dec_59/B" 0.717761
cap "gnd_uq2" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 1.32719
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/A" 0.00636959
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_58/A" 16.0562
cap "li_3670_6167#" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.441772
cap "subbyte2_and3_dec_58/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 1.02476
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.269597
cap "subbyte2_and3_dec_60/B" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.310771
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.175757
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.00520548
cap "gnd_uq2" "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.528537
cap "subbyte2_and3_dec_60/B" "subbyte2_and3_dec_59/A" 0.17394
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.106555
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0446226
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 3.17099
cap "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.124476
cap "gnd_uq2" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.758386
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "decode_8" 0.55684
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 2.24977
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 2.64944
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.143408
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_60/C" 19.3179
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.47488
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.0508195
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_58/A" 5.96232
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_59/A" 0.823628
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 1.35988
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.124476
cap "vdd_uq4" "subbyte2_hierarchical_predecode2x4_1/out_3" 4.48594
cap "gnd_uq2" "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 2.56826
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" 0.0110622
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_and3_dec_59/A" 0.480696
cap "gnd_uq2" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 24.026
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 18.2357
cap "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "gnd_uq2" "decode_7" 0.123232
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.258999
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0446226
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.0246286
cap "subbyte2_and3_dec_60/C" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_3" 1.73114
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.282079
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "vdd_uq4" 12.7548
cap "gnd_uq2" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 4.13072
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 2.45931
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0596287
cap "subbyte2_and3_dec_60/C" "subbyte2_and3_dec_58/A" -6.14707
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 0.333448
cap "li_3670_6167#" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 6.56738
cap "subbyte2_and3_dec_57/A" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.457939
cap "gnd_uq2" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 5.19815
cap "subbyte2_and3_dec_60/B" "subbyte2_and3_dec_59/B" 0.178427
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 17.5639
cap "subbyte2_and3_dec_60/C" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" 0.0447851
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "gnd_uq2" 20.0595
cap "gnd_uq2" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 2.42138
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0570379
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 65.1277
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 1.75525
cap "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.0640216
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "decode_7" 0.55684
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.00244686
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0570379
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_59/B" 0.681983
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.137795
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_60/C" 0.0540955
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_and3_dec_59/B" 0.709403
cap "vdd_uq4" "subbyte2_and3_dec_60/C" 12.0704
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_59/B" 0.0120748
cap "li_3670_6167#" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.191782
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.47488
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.0508195
cap "vdd_uq4" "subbyte2_and3_dec_58/A" 1.79524
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.0284032
cap "gnd_uq2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.457103
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.119996
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_60/C" 0.0374124
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 6.73173
cap "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 115.805
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_58/A" 0.0151623
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.04961
cap "gnd_uq2" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 1.53374
cap "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.0508195
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.0155922
cap "subbyte2_and3_dec_59/A" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 2.78278
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 28.0083
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 1.96491
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 6.88816
cap "gnd_uq2" "li_3670_6167#" 128.815
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" 2.79241e-05
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/B" 0.0219762
cap "gnd_uq2" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 4.43652
cap "subbyte2_and3_dec_60/C" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.139797
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0472302
cap "gnd_uq2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.45414
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.109116
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/A" 0.0979802
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0446226
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.137795
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 2.27198
cap "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.106555
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_60/B" 0.17394
cap "subbyte2_and3_dec_60/C" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 9.74777
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.150237
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 3.65353
cap "subbyte2_and3_dec_59/A" "subbyte2_hierarchical_predecode2x4_2/out_3" 32.4042
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.185068
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" 3.3764e-05
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.0536857
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 2.14463
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 1.23645
cap "li_3670_6167#" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.066269
cap "gnd_uq2" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 24.2822
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "li_3670_6167#" 39.6485
cap "li_3670_6167#" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.162168
cap "subbyte2_and3_dec_60/C" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "vdd_uq5" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.030054
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 11.2072
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq2" 1.35593
cap "gnd_uq2" "subbyte2_and3_dec_59/A" 14.8828
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0155922
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_and3_dec_57/A" 0.480696
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.185068
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 1.55026
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.126673
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 5.0169
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0596287
cap "subbyte2_and3_dec_60/C" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "vdd_uq4" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.0925295
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.00520548
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" 3.3764e-05
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.0979802
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/C" 6.49468
cap "subbyte2_and3_dec_60/C" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.310491
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/A" 1.23224
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.258472
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0596287
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.303648
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.457939
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "li_3670_6167#" 4.30912
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 0.150237
cap "gnd_uq2" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 5.09789
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 1.55026
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.0640216
cap "gnd_uq2" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 3.64275
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 59.5084
cap "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 1.01596
cap "gnd_uq2" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00518006
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" 0.00914881
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_59/B" 5.68739
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_59/A" 15.4434
cap "subbyte2_and3_dec_59/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.372008
cap "gnd_uq2" "subbyte2_hierarchical_predecode2x4_0/out_1" 2.2629
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_and3_dec_60/C" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.471388
cap "gnd_uq2" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 6.95798e-05
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" 2.79241e-05
cap "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.137795
cap "li_3670_6167#" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.441772
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.137795
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 0.0575017
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.0389271
cap "gnd_uq2" "subbyte2_and3_dec_59/B" 29.0278
cap "subbyte2_and3_dec_60/C" "li_3670_6167#" 3.53071
cap "subbyte2_and3_dec_60/B" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.36274
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 5.6962
cap "subbyte2_and3_dec_60/C" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 0.592925
cap "li_3670_6167#" "subbyte2_and3_dec_58/A" 0.191782
cap "decode_10" "gnd_uq2" 0.123232
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 0.0389271
cap "subbyte2_and3_dec_60/C" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.471388
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.04961
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_59/A" -61.4673
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.258999
cap "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.0508195
cap "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.0155922
cap "subbyte2_and3_dec_60/C" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" 0.00152177
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 7.05008
cap "gnd_uq2" "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.131597
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.120977
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 2.91912
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.282079
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_hierarchical_predecode2x4_0/out_1" 4.78807
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.228202
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 1.35988
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.101098
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.174476
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_6167#" 0.441772
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.379269
cap "gnd_uq2" "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.692419
cap "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_and3_dec_60/B" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.17394
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0246286
cap "vdd_uq4" "li_3670_6167#" 2.13621
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 113.889
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 3.06797
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0446226
cap "subbyte2_and3_dec_59/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.176056
cap "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_and3_dec_60/C" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 8.40594
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_59/B" 26.2103
cap "subbyte2_and3_dec_59/B" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.684512
cap "gnd_uq2" "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.583238
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.074549
cap "gnd_uq2" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 1.78102
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.0640216
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 2.44951
cap "decode_10" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.55684
cap "subbyte2_and3_dec_60/C" "subbyte2_and3_dec_59/A" -6.31586
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_0/out_1" 1.36682
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_59/A" 0.805559
cap "subbyte2_and3_dec_57/A" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.879098
cap "gnd_uq2" "subbyte2_and3_dec_60/B" 1.21856
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.480696
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0718072
cap "gnd_uq2" "decode_9" 0.123232
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_59/B" 7.15857
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.106555
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.282079
cap "gnd_uq2" "subbyte2_and3_dec_57/A" 15.8736
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 4.36667
cap "vdd_uq4" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.0925295
cap "subbyte2_and3_dec_60/C" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0570379
cap "gnd_uq2" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 4.62323
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "gnd_uq2" 2.30568
cap "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.258999
cap "vdd_uq4" "subbyte2_and3_dec_59/A" 1.79524
cap "subbyte2_and3_dec_60/C" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.410587
cap "li_3670_6167#" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 6.56738
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.258472
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/A" 0.00636959
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_2/out_3" 0.00636959
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 3.48324
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_and3_dec_60/C" "subbyte2_hierarchical_predecode2x4_0/out_1" 1.88476
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_59/A" 0.0151623
cap "gnd_uq2" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 4.52477
cap "subbyte2_and3_dec_58/A" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.457939
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_60/B" 0.0735927
cap "subbyte2_and3_dec_60/B" "subbyte2_hierarchical_predecode2x4_1/out_3" -0.0361907
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq2" 2.4857
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/A" 0.00636959
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" 2.79241e-05
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "decode_9" 0.55684
cap "li_3670_6167#" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.441772
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.117519
cap "subbyte2_and3_dec_60/C" "subbyte2_and3_dec_59/B" 11.3927
cap "gnd_uq2" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.441501
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_59/B" 0.815359
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/A" 0.023632
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.074549
cap "subbyte2_and3_dec_57/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.648098
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_57/A" 16.3895
cap "li_3670_6167#" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.41884
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.0570379
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.0909275
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.106555
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.04961
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.195788
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "li_3670_6167#" 4.82402
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 5.60613
cap "vdd_uq4" "subbyte2_hierarchical_predecode2x4_0/out_1" 2.68672
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 35.1277
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.0508195
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_60/B" 0.318655
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 0.0846262
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.101098
cap "subbyte2_and3_dec_59/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 2.69544
cap "gnd_uq2" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.31846
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.47488
cap "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.0508195
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.0246286
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.188728
cap "vdd_uq4" "subbyte2_and3_dec_59/B" 2.03285
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_57/A" -61.6781
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.126673
cap "li_3670_6167#" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.066269
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_0/out_2" 1.38802
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_59/B" 0.151555
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.536337
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0472302
cap "subbyte2_and3_dec_60/C" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.161331
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/A" 0.218409
cap "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "gnd_uq2" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 23.8711
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 2.73283
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0446226
cap "subbyte2_and3_dec_60/C" "subbyte2_and3_dec_60/B" 0.688418
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_60/B" 0.17394
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.0155922
cap "subbyte2_and3_dec_59/A" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.0389271
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/A" 1.39094
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.00520548
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 1.23645
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/B" 0.0692839
cap "li_3670_6167#" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.066269
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0596287
cap "subbyte2_and3_dec_60/C" "subbyte2_and3_dec_57/A" -1.51113
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.584703
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_58/A" 32.406
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_and3_dec_60/C" 2.03692
cap "subbyte2_and3_dec_60/C" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "gnd_uq2" "subbyte2_hierarchical_predecode2x4_2/out_3" 14.7249
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/B" 2.57807
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq2" 1.54953
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0570379
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_and3_dec_58/A" 0.480696
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.00430512
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.124476
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" 0.0110622
cap "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.0718072
cap "subbyte2_and3_dec_60/C" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 62.8935
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.963989
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0570379
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.109116
cap "li_3670_6167#" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 6.56738
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.00244686
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.8253
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 1.96001
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_59/B" 0.0120748
cap "vdd_uq5" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.424001
cap "li_3670_6167#" "subbyte2_and3_dec_59/A" 0.191782
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.0596287
cap "subbyte2_and3_dec_60/C" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.0657203
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/A" 0.303648
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "vdd_uq4" 2.44921
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.0718072
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" 0.182049
cap "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_57/A" 0.0151623
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.00430512
cap "gnd_uq2" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0673407
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 5.03143
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/B" 0.606074
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/B" 0.00244686
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_hierarchical_predecode2x4_2/out_3" 15.2558
cap "subbyte2_hierarchical_predecode2x4_2/out_3" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.36862
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 1.82331
cap "subbyte2_and3_dec_60/C" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" 0.0447851
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.120977
cap "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.109116
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "vdd_uq5" 1.33088
cap "li_3670_6167#" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.41884
cap "subbyte2_and3_dec_60/B" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.310771
cap "li_3670_6167#" "subbyte2_and3_dec_55/B" 0.0813626
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.419044
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.315674
cap "subbyte2_and3_dec_60/A" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.0495318
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 2.8947
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 0.503137
cap "decode_10" "decode_6" 0.0316288
cap "decode_10" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.575206
cap "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 0.0129015
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_51/B" 0.0216504
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_54/A" 0.0111652
cap "subbyte2_and3_dec_60/A" "subbyte2_and3_dec_55/B" 0.0174234
cap "decode_7" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 1.00854
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "decode_9" 1.49713
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.603214
cap "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/C" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.0576611
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.0233607
cap "decode_3" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.159574
cap "decode_8" "decode_6" 0.559375
cap "decode_7" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 1.62178
cap "decode_9" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 1.1707
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/B" 0.135489
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 137.823
cap "li_3670_5617#" "subbyte2_and3_dec_60/C" 0.5158
cap "subbyte2_and3_dec_60/A" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.00165577
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/A" 0.013125
cap "li_3670_5377#" "subbyte2_and3_dec_54/A" 0.0316025
cap "li_3670_5617#" "subbyte2_and3_dec_53/A" 0.0363014
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/B" 0.0189381
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.0264064
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 2.20243
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.768433
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_55/B" 0.0387507
cap "subbyte2_and3_dec_55/B" "subbyte2_and3_dec_51/B" 0.0431998
cap "subbyte2_and3_dec_60/B" "subbyte2_and3_dec_53/A" 0.00580306
cap "decode_4" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 0.54632
cap "subbyte2_and3_dec_55/B" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.144054
cap "li_3670_5617#" "subbyte2_and3_dec_55/A" 0.0363014
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.230457
cap "subbyte2_and3_dec_60/A" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.00567277
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.227788
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 14.5522
cap "subbyte2_and3_dec_60/B" "subbyte2_and3_dec_55/A" 0.00580306
cap "decode_3" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.0384032
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/C" 3.79796
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 19.5857
cap "decode_9" "decode_13" 0.0316288
cap "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.419044
cap "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.315674
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.702188
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.0030378
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.150231
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.0548501
cap "decode_10" "decode_9" 1.49642
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/B" 0.00548261
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/C" 0.544915
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 13.6778
cap "li_3670_5377#" "subbyte2_and3_dec_55/B" 0.0630576
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 2.18935
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "decode_5" 0.0384032
cap "decode_9" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.000118867
cap "subbyte2_and3_dec_55/B" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 5.1022
cap "decode_7" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 30.256
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 0.0129015
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/A" 0.0308046
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.0233607
cap "subbyte2_and3_dec_60/A" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "decode_8" "decode_9" -3.79154
cap "subbyte2_and3_dec_60/A" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.00062442
cap "li_3670_6167#" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.194603
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.00787108
cap "decode_7" "decode_5" 0.996044
cap "decode_10" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 1.00854
cap "decode_12" "decode_9" 0.414975
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 0.0155446
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.617729
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.0548501
cap "subbyte2_and3_dec_60/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 3.07041
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.419025
cap "subbyte2_and3_dec_59/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.0485426
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_55/B" 0.0164586
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "decode_11" 0.237572
cap "decode_8" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.745304
cap "decode_9" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.659653
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "decode_14" 0.0384032
cap "decode_12" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.0384032
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "decode_10" 1.25956
cap "decode_13" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.000700664
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 1.23546
cap "decode_10" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 2.73911
cap "decode_9" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.510712
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/B" 0.0968112
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.0017389
cap "decode_7" "decode_11" 0.0316288
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/C" 0.0169255
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 1.17693
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "decode_8" 0.000118867
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.00062442
cap "subbyte2_and3_dec_55/B" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.14404
cap "subbyte2_and3_dec_60/C" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 7.09298
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 6.48854
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_51/B" 0.181167
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "decode_6" 0.144529
cap "decode_8" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 2.24525
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_60/C" 0.0267088
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 43.0037
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 0.273253
cap "decode_12" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.539975
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.503137
cap "decode_5" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 1.87989
cap "li_3670_5617#" "subbyte2_and3_dec_60/A" 0.0363014
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.315674
cap "decode_7" "decode_6" -1.89577
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 0.00985292
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.00062442
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/A" 1.32191e-06
cap "decode_10" "decode_14" 0.0433154
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_60/C" 0.0267088
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 0.273253
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 1.25518
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.0882068
cap "subbyte2_and3_dec_60/B" "subbyte2_and3_dec_60/A" 0.00580306
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "decode_10" 0.610309
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 2.73195
cap "li_3670_5377#" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.105518
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 1.38734
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "decode_13" 0.144529
cap "li_3670_6167#" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.0396632
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 59.8607
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.0251318
cap "decode_10" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.745304
cap "decode_11" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 1.72421
cap "decode_8" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 1.1707
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.0155446
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/A" 0.0546838
cap "li_3670_5617#" "subbyte2_and3_dec_59/B" 0.0362167
cap "subbyte2_and3_dec_55/B" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.00548261
cap "li_3670_5617#" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.00406273
cap "decode_8" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 1.49713
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/A" 0.00629771
cap "subbyte2_and3_dec_60/B" "subbyte2_and3_dec_59/B" 0.00580306
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 2.8947
cap "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.230457
cap "decode_12" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.348888
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "decode_9" 0.745304
cap "decode_4" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 1.98235e-05
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 1.32191e-06
cap "decode_6" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 2.53972
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.680051
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/C" 0.0448861
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 11.2166
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 0.0363477
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 42.3571
cap "decode_9" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 0.575206
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.00165577
cap "decode_10" "decode_13" 0.376961
cap "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.315674
cap "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 0.00985292
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/B" 0.00764692
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.0235472
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/B" 0.0226626
cap "decode_7" "decode_9" 1.55542
cap "decode_8" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.074189
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 28.9155
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 39.586
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 0.00856502
cap "subbyte2_and3_dec_55/B" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 13.6557
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.81509
cap "decode_4" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.413845
cap "decode_7" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 1.1707
cap "li_3670_6167#" "subbyte2_and3_dec_60/C" 0.618542
cap "decode_8" "decode_10" 1.55542
cap "decode_8" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.437553
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/A" 0.017063
cap "li_3670_5617#" "subbyte2_and3_dec_54/A" 0.0363014
cap "li_3670_6167#" "subbyte2_and3_dec_53/A" 0.0407765
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.617729
cap "decode_12" "decode_10" 0.996044
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/A" 0.00451929
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 15.15
cap "subbyte2_and3_dec_60/A" "subbyte2_and3_dec_60/C" 0.0267088
cap "subbyte2_and3_dec_60/A" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 0.273253
cap "subbyte2_and3_dec_60/B" "subbyte2_and3_dec_54/A" 0.00580306
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 1.11817
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/A" 0.00282649
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_60/A" 0.000482395
cap "decode_10" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 1.62178
cap "decode_12" "decode_8" 0.0433154
cap "li_3670_6167#" "subbyte2_and3_dec_55/A" 0.0407765
cap "li_3670_5617#" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.00406273
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 1.85907
cap "decode_7" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 2.01874
cap "decode_3" "decode_7" 0.0433154
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 1.32191e-06
cap "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.230457
cap "decode_9" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 30.9561
cap "decode_10" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.510712
cap "li_3670_5617#" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.00334329
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_60/A" 1.96275
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "decode_4" 0.144529
cap "decode_8" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.575206
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 4.96359
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" -0.0864913
cap "li_3670_5617#" "subbyte2_and3_dec_55/B" 0.0724334
cap "decode_9" "decode_5" 0.0433154
cap "subbyte2_and3_dec_60/C" "subbyte2_and3_dec_51/B" 0.220445
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_60/C" 0.842615
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 0.939155
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.0140074
cap "decode_8" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.510712
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 0.00165577
cap "subbyte2_and3_dec_60/B" "subbyte2_and3_dec_55/B" 0.0116061
cap "subbyte2_and3_dec_60/C" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 3.94779
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_51/B" 0.0216504
cap "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 19.5252
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_53/A" 0.0111652
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 2.20243
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.029552
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 0.00985292
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 14.4577
cap "decode_5" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.172756
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 137.823
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 3.70729
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_59/B" 0.0111652
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_51/B" 0.0216504
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "decode_7" 0.745304
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.587287
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/B" 0.184177
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/C" 0.384259
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" -0.0864913
cap "decode_9" "decode_11" 0.559375
cap "li_3670_5377#" "subbyte2_and3_dec_60/C" 0.409878
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 0.808399
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/A" 0.00567277
cap "subbyte2_and3_dec_60/C" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 12.4445
cap "li_3670_5377#" "subbyte2_and3_dec_53/A" 0.0316025
cap "decode_7" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.610309
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 14.9549
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/B" 0.00764692
cap "decode_3" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 0.204391
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.768433
cap "decode_5" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 1.34726
cap "decode_11" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.144529
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/A" 0.00062442
cap "li_3670_5377#" "subbyte2_and3_dec_55/A" 0.0316025
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.419044
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.0392887
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.768433
cap "decode_9" "decode_6" 0.376961
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_60/C" 0.0267088
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "decode_13" 1.98235e-05
cap "decode_9" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.074189
cap "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.680051
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 0.273253
cap "decode_8" "decode_4" 0.0316288
cap "decode_7" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 0.575206
cap "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.212886
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_54/A" 1.96226
cap "decode_10" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 1.1707
cap "li_3670_6167#" "subbyte2_and3_dec_60/A" 0.0407765
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 0.0129015
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/C" 3.91809
cap "decode_6" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.237572
cap "decode_11" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.954845
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 18.7309
cap "decode_10" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 0.074189
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.0105587
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.0258734
cap "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 0.00985292
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/A" 0.0324688
cap "decode_8" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 2.03128
cap "decode_7" "decode_10" 0.829951
cap "li_3670_5617#" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.150524
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "decode_5" 0.348888
cap "decode_7" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 1.25956
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/C" 3.75917
cap "decode_12" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.172756
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 18.6229
cap "subbyte2_and3_dec_60/B" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.000999819
cap "decode_8" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" 0.659653
cap "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.0193438
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" -0.0864913
cap "subbyte2_and3_dec_55/B" "subbyte2_and3_dec_60/C" 2.07854
cap "subbyte2_and3_dec_55/B" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 1.93869
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.0548501
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.130239
cap "decode_8" "decode_7" 1.49642
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_55/B" 0.0164586
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.81509
cap "li_3670_6167#" "subbyte2_and3_dec_59/B" 0.0406813
cap "decode_6" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 1.79119
cap "li_3670_6167#" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.0396632
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.0261411
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.0308046
cap "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.419044
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 42.9884
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_55/B" 0.0164586
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/C" 0.0690279
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_60/A" 0.0116476
cap "subbyte2_and3_dec_60/A" "subbyte2_and3_dec_51/B" 0.0216504
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "decode_11" 1.98235e-05
cap "decode_7" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.074189
cap "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/C" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 4.0768e-05
cap "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 0.48402
cap "decode_7" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" 0.000118867
cap "subbyte2_and3_dec_60/A" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.0593694
cap "subbyte2_and3_dec_59/A" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.00282649
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 6.14629
cap "decode_10" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.000118867
cap "decode_13" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 0.00134804
cap "decode_11" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.409505
cap "decode_7" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.510712
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "decode_10" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 31.2085
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/A" 0.00282649
cap "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.680051
cap "li_3670_6167#" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" -0.588092
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/C" 0.434236
cap "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 1.38126
cap "decode_9" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 2.03128
cap "li_3670_5377#" "subbyte2_and3_dec_60/A" 0.0316025
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "decode_6" 0.409505
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/A" 0.00451929
cap "subbyte2_and3_dec_60/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.768433
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_51/B" 0.0215999
cap "decode_8" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 30.5902
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.0889401
cap "decode_12" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 1.03781
cap "decode_6" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 1.98235e-05
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/A" 0.013125
cap "decode_8" "decode_5" 0.414975
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_58/A" 0.0140074
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "decode_9" 0.437553
cap "li_3670_6167#" "subbyte2_and3_dec_54/A" 0.0407765
cap "li_3670_5617#" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.00406273
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.19362
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/C" 0.491666
cap "decode_9" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 2.23553
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/C" 0.0336857
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 1.63489
cap "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 0.100117
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.0886485
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_60/A" 0.000482395
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.00629771
cap "decode_10" "decode_11" -1.89577
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/A" 0.0193438
cap "li_3670_5377#" "subbyte2_and3_dec_59/B" 0.0315288
cap "li_3670_6167#" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.0396632
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_60/C" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 167.731
cap "subbyte2_and3_dec_59/B" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 2.36247
cap "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" 94.9053
cap "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 15.1241
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 2.86657
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.00165577
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_60/A" -0.0836635
cap "decode_8" "decode_11" 0.376961
cap "li_3670_6167#" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.0332309
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_59/A" 0.00451929
cap "decode_7" "decode_4" 0.376961
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "addr_3" 4.94601
cap "addr_5" "addr_0" 0.357197
cap "addr_3" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" 0.417611
cap "vdd_uq11" "addr_0" 0.599308
cap "gnd_uq5" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" -0.0655884
cap "gnd_uq5" "addr_1" 1.13249
cap "gnd_uq5" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" -0.000209649
cap "addr_4" "addr_0" 0.397839
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "addr_1" 0.309306
cap "gnd_uq5" "addr_2" 1.65726
cap "addr_1" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" 0.299811
cap "addr_5" "addr_3" 1.72061
cap "vdd_uq11" "addr_3" 1.26686
cap "addr_5" "gnd_uq5" 7.97477
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "addr_2" 0.370957
cap "gnd_uq5" "vdd_uq11" -19.1852
cap "addr_2" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" 0.356307
cap "addr_4" "addr_3" 5.32953
cap "addr_4" "gnd_uq5" 2.30242
cap "addr_5" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" 1.44035
cap "addr_5" "addr_1" 0.397069
cap "addr_5" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" 1.60497
cap "vdd_uq11" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" -0.342459
cap "vdd_uq11" "addr_1" 0.826788
cap "addr_4" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" 0.747053
cap "addr_5" "addr_2" 0.560289
cap "addr_4" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" 0.493555
cap "addr_4" "addr_1" 0.440125
cap "vdd_uq11" "addr_2" 1.05923
cap "gnd_uq5" "addr_0" 1.01887
cap "addr_4" "addr_2" 4.22855
cap "addr_5" "vdd_uq11" 6.00692
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "addr_0" 0.250351
cap "addr_0" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" 0.247315
cap "addr_4" "addr_5" 149.758
cap "addr_4" "vdd_uq11" 1.92752
cap "gnd_uq5" "addr_3" 1.93988
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "vdd_uq10" 1.93127
cap "gnd_uq4" "addr_5" 0.0012261
cap "vdd_uq11" "addr_1" 0.155718
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "gnd_uq4" 0.364373
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "li_3670_877#" 0.0233862
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "gnd_uq4" 1.84153
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "vdd_uq10" 0.706307
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 0.409731
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.00205898
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "li_3670_637#" 0.091381
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "li_3670_87#" 0.0981025
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.592407
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "vdd_uq10" -0.0192204
cap "addr_2" "addr_5" 0.102154
cap "addr_4" "vdd_uq11" 0.901768
cap "addr_4" "addr_0" 0.00539904
cap "li_3670_877#" "vdd_uq10" 0.270962
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "addr_2" 0.916756
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_1/out_2" 3.8535e-05
cap "gnd_uq4" "subbyte2_hierarchical_predecode2x4_0/out_0" 0.317906
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.0140201
cap "gnd_uq4" "vdd_uq11" -7.65227
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "li_3670_1427#" 0.0533575
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "gnd_uq4" 0.834037
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "vdd_uq5" 12.8228
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 0.140472
cap "addr_4" "li_3670_877#" 0.0233862
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "gnd_uq4" 0.128399
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "li_3670_87#" 0.0439091
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.0272166
cap "addr_2" "vdd_uq11" 0.604076
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "addr_1" 0.125584
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "li_3670_637#" 0.0680776
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "vdd_uq10" -1.01777
cap "gnd_uq4" "li_3670_877#" 0.0137563
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" 1.92675e-05
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "addr_2" 0.0304018
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" 0.252832
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.107503
cap "li_3670_87#" "vdd_uq10" 1.67585
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "vdd_uq10" 2.56436
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.00945054
cap "addr_5" "addr_3" 0.824164
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "addr_4" 0.404425
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "li_3670_2457#" 0.0337929
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "addr_3" 1.29952
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 0.0135771
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "li_3670_1427#" 0.0533575
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "vdd_uq10" 0.0828821
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "vdd_uq5" 1.0212
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "gnd_uq4" -0.009783
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "addr_1" 0.335573
cap "addr_4" "li_3670_87#" 0.0439091
cap "addr_4" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.018436
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "li_3670_637#" 0.0299139
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "vdd_uq10" -0.00872967
cap "gnd_uq4" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 1.58253
cap "gnd_uq4" "li_3670_87#" 0.156741
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "addr_4" 1.92675e-05
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" 2.8356
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "addr_2" 1.62166
cap "addr_3" "vdd_uq11" 0.822455
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "vdd_uq10" 0.0544487
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.0505311
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.00472527
cap "li_3670_637#" "vdd_uq10" 0.804619
cap "addr_4" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" 2.45195
cap "addr_5" "vdd_uq11" 1.00314
cap "addr_5" "addr_0" 0.00539904
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_0" 0.0336897
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "vdd_uq10" 0.188909
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "addr_3" 0.0610351
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "li_3670_2457#" 0.0337929
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "li_3670_1427#" 0.0382497
cap "gnd_uq4" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" -0.00985854
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "vdd_uq5" 9.28388
cap "subbyte2_hierarchical_predecode2x4_1/out_1" "vdd_uq10" 0.13141
cap "addr_4" "li_3670_637#" 0.0299139
cap "addr_4" "addr_1" 0.0107651
cap "li_3670_4827#" "vdd_uq10" 1.58531e-06
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.353629
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" 1.60119
cap "gnd_uq4" "li_3670_637#" 0.0768931
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "addr_4" 0.0487432
cap "addr_2" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" 1.27912
cap "gnd_uq4" "vdd_uq10" -17.8749
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "li_3670_877#" 0.072593
cap "addr_4" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.00472527
cap "vdd_uq11" "addr_0" 0.114469
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "gnd_uq4" 0.349663
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "li_3670_1427#" 0.0171051
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "vdd_uq5" 0.406394
cap "addr_2" "vdd_uq10" 0.547677
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "li_3670_2457#" 0.0233274
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "addr_3" 9.59622
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "vdd_uq10" 1.27242
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "addr_5" 0.659003
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" 0.0463287
cap "li_3670_1427#" "vdd_uq10" 0.225741
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 1.55865
cap "vdd_uq10" "vdd_uq5" 20.3171
cap "gnd_uq4" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" -0.00782554
cap "addr_2" "addr_4" 1.11855
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "addr_4" 0.0463179
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "li_3670_877#" 0.072593
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "li_3670_87#" 0.109606
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 4.64886
cap "addr_2" "gnd_uq4" 0.931745
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "gnd_uq4" 0.377123
cap "addr_4" "li_3670_1427#" 0.0171051
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "li_3670_2457#" 0.0107186
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "addr_3" 4.88827
cap "addr_4" "vdd_uq5" 0.585806
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "addr_0" 0.0571557
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "vdd_uq10" 0.995327
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.00459205
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "addr_5" 1.38385
cap "gnd_uq4" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 1.1312
cap "gnd_uq4" "li_3670_1427#" 3.74249e-06
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" 1.54245
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.188196
cap "li_3670_2457#" "vdd_uq10" 0.179127
cap "vdd_uq11" "vdd_uq6" 0.379008
cap "addr_3" "vdd_uq10" 0.860683
cap "vdd_uq10" "vdd_uq9" -0.152221
cap "addr_5" "addr_1" 0.0107651
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "li_3670_877#" 0.0529361
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.00205898
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "li_3670_637#" 0.091381
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.0735318
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "li_3670_87#" 0.109606
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "vdd_uq10" 6.87725
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "gnd_uq4" 0.12158
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" "addr_5" 0.0487432
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "addr_0" 0.138441
cap "addr_4" "addr_3" 0.284662
cap "addr_4" "li_3670_2457#" 0.0107186
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "vdd_uq11" -0.61969
cap "li_3670_4827#" "vdd_uq10" 1.58531e-06
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" 0.22215
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.00459205
cap "addr_4" "addr_5" 0.157106
cap "gnd_uq4" "addr_3" 1.38592
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.0140201
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" 0.0043883
cap "gnd_uq4" "vdd_uq9" -0.0315979
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_47/B" 0.261202
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_57/vdd_uq1" 0.00845895
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/B" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" 0.180243
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.0408504
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0204712
cap "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_47/B" 0.291026
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.223907
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_53/A" 0.0302085
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "gnd_uq4" 2.49961
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.112303
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/B" "vdd_uq10" 0.0411847
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_47/B" 0.131254
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.0566951
cap "vdd_uq4" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.178843
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.0408504
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_54/A" 0.108658
cap "vdd_uq4" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.606572
cap "subbyte2_and3_dec_57/C" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.79028
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_57/C" 1.09727
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "vdd_uq9" 0.912567
cap "subbyte2_and3_dec_57/C" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.169743
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.186874
cap "subbyte2_and3_dec_53/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" 0.137798
cap "subbyte2_and3_dec_56/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 8.00385e-06
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0614915
cap "subbyte2_and3_dec_55/A" "subbyte2_hierarchical_predecode2x4_0/out_2" -0.421753
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_hierarchical_predecode2x4_0/out_1" -0.850305
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.0951352
cap "subbyte2_and3_dec_54/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 1.34063
cap "subbyte2_and3_dec_57/C" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.990538
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_54/A" 0.124836
cap "subbyte2_and3_dec_54/A" "subbyte2_hierarchical_predecode2x4_0/out_1" 1.56291
cap "vdd_uq4" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 3.89443
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" 0.0160647
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.359533
cap "subbyte2_and3_dec_53/A" "vdd_uq10" 1.56398
cap "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "vdd_uq9" 0.0432347
cap "subbyte2_and3_dec_57/C" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 3.10638
cap "subbyte2_and3_dec_56/A" "vdd_uq9" 3.69433
cap "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_53/A" 0.0302085
cap "subbyte2_and3_dec_47/B" "vdd_uq9" 3.54045
cap "subbyte2_and3_dec_54/A" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.150931
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.188714
cap "subbyte2_and3_dec_54/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 1.34063
cap "subbyte2_and3_dec_56/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" 0.0724415
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "subbyte2_and3_dec_47/B" 0.0554379
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_57/vdd_uq1" 1.91296e-05
cap "subbyte2_and3_dec_57/C" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.0801206
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "gnd_uq4" 0.320358
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/A" 0.0107651
cap "subbyte2_and3_dec_57/vdd_uq1" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.220938
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_53/A" 0.0302085
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.165473
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_56/A" 0.0348126
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_55/A" 0.0700083
cap "subbyte2_and3_dec_57/C" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 1.91355
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_47/B" 0.039202
cap "subbyte2_and3_dec_47/B" "gnd_uq4" 1.23956
cap "subbyte2_and3_dec_56/A" "gnd_uq4" 1.2162
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.357314
cap "subbyte2_and3_dec_55/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 3.51981
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_1" 15.006
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_54/A" 0.0254182
cap "subbyte2_and3_dec_55/A" "subbyte2_hierarchical_predecode2x4_0/out_1" -1.44375
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_and3_dec_53/A" 0.224697
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.801754
cap "subbyte2_and3_dec_57/C" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" 0.00383621
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_53/A" 0.677721
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "vdd_uq9" 0.017426
cap "subbyte2_and3_dec_55/A" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.150931
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.341926
cap "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_47/B" 0.039202
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0348126
cap "gnd_uq4" "vdd_uq9" -16.6214
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.37873
cap "subbyte2_and3_dec_55/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 3.51981
cap "subbyte2_and3_dec_54/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" 0.173346
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/A" 0.0160647
cap "subbyte2_and3_dec_57/C" "vdd_uq10" 12.3054
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "vdd_uq10" 1.90425
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.801754
cap "subbyte2_and3_dec_54/A" "vdd_uq10" 3.0048
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0254182
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.0414655
cap "subbyte2_and3_dec_56/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/A" 0.0724415
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/A" "subbyte2_and3_dec_47/B" 0.0554379
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.0163173
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_47/B" 0.0721863
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_56/A" 0.0502772
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "vdd_uq5" 0.245541
cap "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "vdd_uq9" 0.13639
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.0404956
cap "vdd_uq10" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.00101925
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.00269899
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_53/A" 0.183374
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_54/A" 0.0254182
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_55/A" 0.0204712
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "vdd_uq5" 4.35238
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 6.18404
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.160842
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.0433498
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_53/A" 0.0853205
cap "subbyte2_and3_dec_55/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" 0.741602
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_0/out_1" 2.02262
cap "subbyte2_and3_dec_57/C" "subbyte2_hierarchical_predecode2x4_1/out_3" 8.87112
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_57/C" 0.125871
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.0533882
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "subbyte2_and3_dec_53/A" 0.00164528
cap "subbyte2_and3_dec_54/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.183883
cap "subbyte2_and3_dec_55/A" "vdd_uq10" 11.0654
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "vdd_uq10" 17.727
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" -0.0121718
cap "subbyte2_and3_dec_56/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 8.00385e-06
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.40976
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0204712
cap "vdd_uq10" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.676884
cap "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.380098
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "vdd_uq10" -0.187946
cap "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.0433498
cap "subbyte2_and3_dec_53/A" "vdd_uq9" 3.79571
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "subbyte2_and3_dec_53/A" 0.0911874
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_56/A" 0.0348126
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_55/A" 0.0204712
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_47/B" 0.039202
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "vdd_uq5" 1.42975
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" 0.0284017
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.0408504
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0348126
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_57/C" 0.144709
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_47/B" 0.039202
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "vdd_uq10" 0.072551
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_53/A" 0.0302085
cap "vdd_uq10" "vdd_uq5" 0.330285
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_54/A" 0.148317
cap "subbyte2_and3_dec_53/A" "gnd_uq4" 1.19829
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 1.56743
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.0114609
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.198956
cap "subbyte2_and3_dec_55/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.146344
cap "subbyte2_and3_dec_57/C" "subbyte2_and3_dec_47/B" 0.909412
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_57/C" 0.840299
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.93573
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_47/B" 0.291026
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.223907
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0963638
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.214416
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_54/A" 0.183392
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.356033
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_hierarchical_predecode2x4_1/out_1" 1.81876
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_47/B" 0.131254
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 2.12643
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "vdd_uq10" -0.157923
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.0114609
cap "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_53/A" 0.0302085
cap "vdd_uq4" "vdd_uq9" 11.8211
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "vdd_uq9" 0.51989
cap "subbyte2_and3_dec_54/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 0.00604823
cap "subbyte2_and3_dec_57/C" "vdd_uq9" 38.0666
cap "subbyte2_and3_dec_57/vdd_uq1" "subbyte2_and3_dec_47/B" 0.156303
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_57/vdd_uq1" 0.0902855
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "vdd_uq9" 0.0416725
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "vdd_uq9" 4.7039
cap "subbyte2_and3_dec_57/C" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" 0.0303658
cap "subbyte2_and3_dec_54/A" "vdd_uq9" 6.99199
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/A" "subbyte2_and3_dec_53/A" 0.0911874
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_53/A" 0.0291946
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/A" 0.000794013
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.405465
cap "subbyte2_and3_dec_54/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" 0.111576
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_56/A" 0.200771
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_55/A" 0.116757
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_47/B" 0.291026
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "gnd_uq4" 0.0566521
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.255009
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_57/C" 0.224688
cap "vdd_uq9" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.0252809
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0594094
cap "subbyte2_and3_dec_57/C" "gnd_uq4" 7.30358
cap "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.184113
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.405846
cap "subbyte2_and3_dec_56/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 1.07395
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/B" 0.939149
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_54/A" 0.0254182
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_47/B" 0.131254
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_56/A" 0.166893
cap "subbyte2_and3_dec_56/A" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.386815
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.000497618
cap "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.359533
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "gnd_uq4" 1.63824
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_and3_dec_47/B" 0.365497
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" 0.052222
cap "subbyte2_and3_dec_54/A" "gnd_uq4" 2.69982
cap "subbyte2_and3_dec_56/A" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.150931
cap "subbyte2_and3_dec_55/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 0.0446164
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/B" 0.939149
cap "subbyte2_and3_dec_56/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 1.07395
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "vdd_uq9" -1.1555
cap "gnd_uq4" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.0252809
cap "subbyte2_and3_dec_55/A" "vdd_uq9" 124.892
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "subbyte2_and3_dec_53/A" 0.00164528
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "vdd_uq9" 64.5105
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0254182
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/A" 0.00564576
cap "subbyte2_and3_dec_55/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" 0.409867
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.000234409
cap "vdd_uq9" "subbyte2_hierarchical_predecode2x4_1/out_1" 3.36474
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "vdd_uq9" -1.50666
cap "subbyte2_and3_dec_57/C" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/A" 0.0303658
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.0402952
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" -0.0122483
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_53/A" 0.0302085
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/A" 0.154625
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" 0.0115797
cap "subbyte2_and3_dec_54/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/A" 0.111576
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_56/A" 0.0348126
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_54/A" 0.0128086
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_55/A" 0.0204712
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "gnd_uq4" 0.0108602
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_47/B" 0.039202
cap "subbyte2_and3_dec_55/A" "gnd_uq4" 2.99791
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_53/A" 0.0302085
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/C" 0.0376218
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "gnd_uq4" 9.7811
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.0433498
cap "subbyte2_and3_dec_56/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" 0.105811
cap "gnd_uq4" "subbyte2_hierarchical_predecode2x4_1/out_1" 1.25531
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/B" "subbyte2_and3_dec_47/B" 0.0775583
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "vdd_uq9" 0.656905
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "gnd_uq4" 0.0818138
cap "subbyte2_and3_dec_57/C" "subbyte2_and3_dec_53/A" 0.774824
cap "subbyte2_and3_dec_47/B" "vdd_uq10" 0.961383
cap "subbyte2_and3_dec_56/A" "vdd_uq10" 1.2747
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_53/A" 0.160842
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "vdd_uq5" 0.0699174
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" 0.00129627
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "vdd_uq9" 0.13639
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_53/A" 0.0908735
cap "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.241688
cap "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_47/B" 0.039202
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0348126
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0204712
cap "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.0433498
cap "subbyte2_and3_dec_57/vdd_uq1" "subbyte2_and3_dec_53/A" 0.0374803
cap "subbyte2_and3_dec_54/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 0.00604823
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "gnd_uq4" 0.611169
cap "vdd_uq10" "vdd_uq9" -0.0222354
cap "subbyte2_and3_dec_55/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/A" 0.409867
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_1" 2.01774
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_47/B" 0.039202
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_56/A" 0.0348126
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_55/A" 0.00341834
cap "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "vdd_uq9" 0.017426
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/B" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.0118757
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "vdd_uq10" -0.00109478
cap "vdd_uq10" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/A" 0.0270967
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.0924262
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.0402952
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_53/A" 0.140468
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.0328967
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_54/A" 0.0254182
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/B" 0.219585
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_and3_dec_47/B" 0.313244
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 1.00136
cap "subbyte2_and3_dec_56/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.268537
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_57/C" 0.0533366
cap "subbyte2_and3_dec_53/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 1.2076
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_47/B" 1.40473
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0254182
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_53/A" 0.0908735
cap "subbyte2_and3_dec_57/C" "vdd_uq4" 17.9273
cap "gnd_uq4" "vdd_uq10" -18.6537
cap "vdd_uq4" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.00118639
cap "subbyte2_and3_dec_53/A" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.390018
cap "subbyte2_and3_dec_57/C" "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.728137
cap "subbyte2_and3_dec_57/C" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.142019
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_57/C" 0.69703
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/A" 1.2076
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/A" "vdd_uq5" 0.0888264
cap "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/A" 1.82896e-05
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.108658
cap "subbyte2_and3_dec_55/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 0.0446164
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.301882
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "vdd_uq9" 5.36529
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" 0.0107651
cap "subbyte2_and3_dec_57/C" "subbyte2_hierarchical_predecode2x4_1/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.328845
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_55/A" 0.0204712
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_56/A" 0.22171
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "gnd_uq4" 33.9049
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 2.69544
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "gnd_uq4" 2.42138
cap "vdd_uq9" "subbyte2_hierarchical_predecode2x4_0/out_1" 3.01903
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 3.278
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_53/A" 16.2118
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.175757
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0445072
cap "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.101098
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.0979802
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 6.8237
cap "subbyte2_and3_dec_55/A" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.438462
cap "subbyte2_and3_dec_57/vdd" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 2.45931
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_54/A" 0.191782
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.0596287
cap "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.0246286
cap "subbyte2_and3_dec_57/C" "subbyte2_hierarchical_predecode2x4_0/out_2" 2.82021
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/vdd" 2.8252
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.26081
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 1.78294
cap "subbyte2_and3_dec_57/C" "subbyte2_and3_dec_47/B" 1.01472
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_hierarchical_predecode2x4_0/out_1" 1.38402
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_56/A" 5.55208
cap "gnd_uq4" "subbyte2_and3_dec_53/A" 10.3842
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 35.1277
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.224318
cap "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq4" 0.0673407
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.0596287
cap "subbyte2_and3_dec_57/C" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.672098
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.411151
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.258999
cap "subbyte2_and3_dec_57/vdd" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.254998
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 2.14463
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.0508195
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_57/C" 0.0540955
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.0570379
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "gnd_uq4" 126.962
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/A" 2.84198
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_57/vdd" 15.0002
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_1" 1.23645
cap "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.0718072
cap "gnd_uq4" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.65203
cap "subbyte2_and3_dec_57/vdd_uq0" "subbyte2_and3_dec_57/vdd" 19.4157
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/vdd_uq0" 0.258472
cap "vdd_uq10" "subbyte2_hierarchical_predecode2x4_0/out_2" 7.04538e-05
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.41884
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0446226
cap "decode_11" "subbyte2_and3_dec_57/vdd" 0.55684
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.124476
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_53/A" 0.431186
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 58.6767
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.0981929
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_57/C" 0.0540955
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 1.39599
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/C" 0.161331
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_1" 2.0459
cap "subbyte2_and3_dec_57/C" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" 0.0447851
cap "subbyte2_and3_dec_57/vdd" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.0736189
cap "gnd_uq4" "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 2.48539
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.420362
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.00636959
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.00244686
cap "gnd_uq4" "subbyte2_and3_dec_57/vdd" 76.3075
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "gnd_uq4" 24.6857
cap "subbyte2_and3_dec_56/A" "subbyte2_hierarchical_predecode2x4_0/out_3" 0.191782
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 1.39599
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq4" 0.161657
cap "subbyte2_and3_dec_57/C" "vdd_uq10" 0.323494
cap "subbyte2_and3_dec_54/A" "vdd_uq9" 1.79524
cap "subbyte2_and3_dec_57/vdd" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.04961
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.074549
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.282079
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.106555
cap "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 1.37181
cap "subbyte2_and3_dec_57/C" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" 0.00125856
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_54/A" 0.805559
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.873544
cap "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.117519
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_57/vdd_uq0" 0.0151623
cap "gnd_uq4" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 3.89652
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_47/B" 0.287466
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.0570379
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.41884
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.00244686
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_57/vdd" 15.5761
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_56/A" 0.188728
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_and3_dec_54/A" 5.73211
cap "gnd_uq4" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 2.78127
cap "gnd_uq4" "vdd_uq9" 16.0608
cap "subbyte2_and3_dec_57/vdd_uq0" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.303109
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.234965
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.282079
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0446226
cap "subbyte2_and3_dec_55/A" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.189402
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0246286
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.955324
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.00244686
cap "subbyte2_and3_dec_55/A" "gnd_uq4" 15.3833
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_57/C" 18.9201
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" "subbyte2_hierarchical_predecode2x4_0/out_1" 3.3764e-05
cap "subbyte2_and3_dec_57/vdd_uq0" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.20097
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.120977
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 1.82331
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/C" 0.310491
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 2.44951
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.300043
cap "subbyte2_and3_dec_57/vdd_uq0" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.258472
cap "subbyte2_and3_dec_57/vdd" "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.04961
cap "gnd_uq4" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 1.35593
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.379269
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.120977
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "gnd_uq4" 39.6659
cap "decode_12" "subbyte2_and3_dec_57/vdd" 0.55684
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.0445072
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.0606085
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" 0.0110622
cap "subbyte2_hierarchical_predecode2x4_1/out_1" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.365399
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.143408
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0479956
cap "subbyte2_and3_dec_57/C" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" 0.0447851
cap "gnd_uq4" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 8.42336
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.109116
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.0536857
cap "subbyte2_hierarchical_predecode2x4_1/out_1" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.368394
cap "subbyte2_and3_dec_57/vdd_uq0" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.258472
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq4" 4.63554
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "vdd_uq10" 0.433187
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_56/A" 32.4042
cap "subbyte2_and3_dec_57/C" "subbyte2_and3_dec_53/A" -2.36058
cap "gnd_uq4" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 24.6857
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.401545
cap "gnd_uq4" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.838738
cap "subbyte2_and3_dec_57/vdd" "decode_13" 0.55684
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" 0.0110622
cap "subbyte2_and3_dec_54/A" "subbyte2_hierarchical_predecode2x4_0/out_1" 1.04077
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_0/out_3" 0.41884
cap "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_57/C" 4.05445
cap "subbyte2_and3_dec_56/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 1.67328
cap "subbyte2_and3_dec_57/vdd" "subbyte2_hierarchical_predecode2x4_0/out_2" 9.34194
cap "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq4" 0.692419
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_2" 1.35988
cap "subbyte2_hierarchical_predecode2x4_1/out_1" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.368394
cap "gnd_uq4" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 22.6684
cap "subbyte2_and3_dec_57/vdd" "subbyte2_and3_dec_47/B" 0.785771
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/B" 0.310771
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 1.06011
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_0/out_3" 0.41884
cap "gnd_uq4" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 2.52671
cap "subbyte2_hierarchical_predecode2x4_1/out_1" "subbyte2_hierarchical_predecode2x4_0/out_1" -0.0239651
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 2.27198
cap "subbyte2_and3_dec_57/vdd" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 7.05008
cap "gnd_uq4" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 6.21975
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 2.14463
cap "gnd_uq4" "subbyte2_hierarchical_predecode2x4_0/out_1" 10.5785
cap "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.0718072
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_57/vdd" 1.04961
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0508195
cap "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.0596287
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/C" 10.0878
cap "subbyte2_and3_dec_57/C" "subbyte2_and3_dec_57/vdd" 55.6245
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" 0.00244686
cap "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.137795
cap "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.0155922
cap "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.0570379
cap "vdd_uq9" "subbyte2_hierarchical_predecode2x4_0/out_2" 2.00745
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq4" 4.63554
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 3.17099
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.106555
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_57/vdd" 1.04961
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.124476
cap "subbyte2_and3_dec_55/A" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.480696
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/vdd" 0.536337
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" 0.0110622
cap "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.106555
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/A" 0.218409
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.218409
cap "subbyte2_and3_dec_57/C" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_47/B" 0.17394
cap "subbyte2_and3_dec_56/A" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.435358
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_53/A" 0.448295
cap "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.0155922
cap "gnd_uq4" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.457103
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_hierarchical_predecode2x4_0/out_2" 1.02723
cap "subbyte2_and3_dec_57/C" "vdd_uq9" 8.31747
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.137795
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.218409
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_and3_dec_47/B" 0.347669
cap "gnd_uq4" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 1.05815
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_0/out_3" 3.37591
cap "gnd_uq4" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.45414
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.447224
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_57/C" -5.24947
cap "subbyte2_and3_dec_57/vdd_uq0" "subbyte2_and3_dec_54/A" 0.0151623
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "gnd_uq4" 1.78102
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.0596287
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.074549
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/B" 0.126029
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.0570379
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_2" 1.35988
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.0508195
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/B" 0.36274
cap "subbyte2_and3_dec_57/C" "subbyte2_hierarchical_predecode2x4_1/out_3" 19.5698
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 1.9159
cap "subbyte2_and3_dec_54/A" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.189402
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 1.19959
cap "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.0328929
cap "subbyte2_and3_dec_57/C" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 2.56662
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_57/vdd" 38.765
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_2" 5.6708
cap "subbyte2_and3_dec_54/A" "gnd_uq4" 15.0199
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.0389271
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_2" 1.35988
cap "subbyte2_and3_dec_57/vdd_uq0" "gnd_uq4" 1.44819
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.124476
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/vdd" 6.06125
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.0479956
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" 0.143408
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_57/C" 0.0540955
cap "subbyte2_and3_dec_57/C" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 8.66363
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/B" 1.10203
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" 0.00520548
cap "decode_11" "gnd_uq4" 0.123232
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.195788
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "vdd_uq10" 0.531094
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.773133
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_and3_dec_47/B" -0.0233449
cap "gnd_uq4" "subbyte2_hierarchical_predecode2x4_1/out_1" 1.63638
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.258999
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.174476
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0445072
cap "subbyte2_and3_dec_57/C" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 9.07812
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" 0.0981929
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_54/A" 0.860343
cap "subbyte2_and3_dec_57/vdd" "subbyte2_and3_dec_53/A" 7.02563
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/A" 2.70071
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.0596287
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "vdd_uq9" 2.31729
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_57/vdd_uq0" 0.0151623
cap "gnd_uq4" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 4.69449
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.0570379
cap "subbyte2_and3_dec_57/C" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.672098
cap "subbyte2_and3_dec_57/C" "subbyte2_hierarchical_predecode2x4_0/out_1" 3.02025
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_55/A" 1.41433
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_57/vdd" 39.1022
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_3" 6.56738
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.258999
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" 0.0389271
cap "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq4" 0.00518006
cap "subbyte2_and3_dec_56/A" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.189402
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.0909275
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_1/out_3" 7.62282
cap "subbyte2_and3_dec_56/A" "gnd_uq4" 15.6683
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_57/C" 0.0540955
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.0570379
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_1" 2.79241e-05
cap "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.0640216
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.150237
cap "gnd_uq4" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 1.87982
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.0909275
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.441772
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 2.12984
cap "gnd_uq4" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.54953
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.364905
cap "vdd_uq10" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.0323824
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/vdd" 64.9237
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.0445072
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_53/A" 0.430259
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 3.59085
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" "subbyte2_and3_dec_57/C" 0.00125856
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "vdd_uq9" 1.38628
cap "subbyte2_and3_dec_57/C" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.455591
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" 0.00520548
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" "subbyte2_hierarchical_predecode2x4_0/out_1" 3.3764e-05
cap "gnd_uq4" "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 4.7003
cap "decode_12" "gnd_uq4" 0.123232
cap "subbyte2_and3_dec_57/C" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.310491
cap "subbyte2_and3_dec_55/A" "subbyte2_hierarchical_predecode2x4_0/out_3" 0.191782
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_and3_dec_53/A" 0.689465
cap "subbyte2_and3_dec_57/C" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.455591
cap "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq4" 0.263229
cap "subbyte2_and3_dec_54/A" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.480696
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/C" 0.161331
cap "gnd_uq4" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.689126
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 3.12998
cap "subbyte2_and3_dec_57/vdd" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.47488
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.101098
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_47/B" 0.322781
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/A" 0.185405
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 3.06797
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_hierarchical_predecode2x4_1/out_3" 3.75569
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0718072
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.074549
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.00636959
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/A" 2.34579
cap "gnd_uq4" "decode_13" 0.123232
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_0/out_1" 1.1225
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 1.74336
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/A" 2.78278
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_57/vdd" 15.3249
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_0/out_3" 0.441772
cap "subbyte2_and3_dec_57/C" "subbyte2_and3_dec_54/A" -5.75849
cap "gnd_uq4" "subbyte2_hierarchical_predecode2x4_0/out_2" 4.51914
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 6.56738
cap "subbyte2_and3_dec_57/vdd_uq0" "subbyte2_and3_dec_57/C" 0.0498832
cap "gnd_uq4" "subbyte2_and3_dec_47/B" 2.15339
cap "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.0640216
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0446226
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0155922
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/A" 2.50649
cap "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.0596287
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_1/out_3" 5.12789
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_and3_dec_57/vdd" 44.6613
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_1" 2.79241e-05
cap "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.0246286
cap "gnd_uq4" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 4.15427
cap "subbyte2_and3_dec_57/C" "subbyte2_hierarchical_predecode2x4_1/out_1" 1.11291
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq4" 5.21629
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 6.56738
cap "subbyte2_and3_dec_57/vdd" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 40.2181
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 30.7611
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_and3_dec_53/A" -0.0216775
cap "subbyte2_and3_dec_57/C" "gnd_uq4" 98.9133
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.101098
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_57/vdd" 0.47488
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" "subbyte2_hierarchical_predecode2x4_1/out_2" 0.0110622
cap "subbyte2_and3_dec_56/A" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.480696
cap "subbyte2_and3_dec_57/vdd" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 59.4733
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 115.805
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.262111
cap "subbyte2_and3_dec_55/A" "vdd_uq9" 1.79524
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0479956
cap "subbyte2_and3_dec_57/C" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_47/B" 0.17394
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.133278
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.137795
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.162168
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.262111
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq4" 5.21629
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "gnd_uq4" 0.669797
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "vdd_uq9" 10.4776
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.109116
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.0979802
cap "subbyte2_and3_dec_57/vdd" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 62.1659
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 5.2126
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_0/out_3" 0.441772
cap "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.0596287
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_57/C" -5.43936
cap "subbyte2_and3_dec_55/A" "subbyte2_hierarchical_predecode2x4_1/out_3" -52.5192
cap "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq4" 0.528537
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0640216
cap "subbyte2_and3_dec_57/vdd" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 11.8277
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.282079
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 1.82331
cap "vdd_uq9" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.0925295
cap "subbyte2_and3_dec_57/vdd" "subbyte2_hierarchical_predecode2x4_0/out_1" 9.71389
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_1" 1.23645
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 1.23122
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_54/A" 1.10499
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_and3_dec_57/vdd_uq0" 0.272771
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/A" 0.303648
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" -0.0153777
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.00636959
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.066269
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 1.27803
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_57/vdd" 0.47488
cap "subbyte2_and3_dec_57/C" "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.126673
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" 0.066269
cap "vdd_uq9" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.0925295
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_1/out_3" 0.0479956
cap "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.109116
cap "subbyte2_hierarchical_predecode2x4_1/out_3" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 5.78862
cap "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.0570379
cap "subbyte2_hierarchical_predecode2x4_1/out_2" "subbyte2_hierarchical_predecode2x4_1/out_1" 0.320804
cap "subbyte2_and3_dec_57/C" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 5.08851e-06
cap "decode_15" "decode_11" 0.0316288
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_57/gnd" 0.230457
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/vdd" 43.2598
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_57/gnd" 0.419044
cap "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_57/vdd_uq0" 0.00985292
cap "decode_14" "subbyte2_and3_dec_57/gnd" 2.16195
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" -0.0864913
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "decode_10" 0.409505
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "decode_13" 0.745304
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.0226626
cap "subbyte2_and3_dec_51/B" "subbyte2_and3_dec_47/C" 0.0630576
cap "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/vdd" 1.14131
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/gnd" 1.24246
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.00567277
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_57/vdd_uq0" 0.00985292
cap "subbyte2_and3_dec_57/gnd" "decode_17" 0.000700664
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_57/vdd_uq0" 0.0129015
cap "subbyte2_and3_dec_57/vdd" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.00429411
cap "decode_12" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 1.1707
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 17.6989
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.0308046
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/vdd_uq0" 3.16944
cap "subbyte2_and3_dec_57/C" "subbyte2_and3_dec_57/vdd" 176.772
cap "decode_14" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.332057
cap "decode_16" "subbyte2_and3_dec_57/vdd_uq0" 1.03781
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_55/B" 0.0116061
cap "decode_12" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.074189
cap "decode_9" "subbyte2_and3_dec_57/vdd_uq0" 2.03625
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/vdd_uq0" 0.126203
cap "decode_15" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.144529
cap "subbyte2_and3_dec_57/C" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.230493
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/C" 4.0768e-05
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "decode_17" 1.98235e-05
cap "decode_11" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.437553
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_57/C" 0.0267088
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/C" 0.849104
cap "subbyte2_and3_dec_51/B" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.0150875
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_57/vdd_uq0" 0.273253
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "decode_11" 0.000118867
cap "decode_11" "decode_9" 0.996044
cap "subbyte2_and3_dec_57/gnd" "subbyte2_and3_dec_57/vdd_uq0" 16.998
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.0193438
cap "subbyte2_and3_dec_55/B" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.0150875
cap "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_57/vdd" 0.680051
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_47/C" 0.0316025
cap "subbyte2_and3_dec_57/vdd" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 2.14149
cap "decode_12" "subbyte2_and3_dec_57/vdd" 0.510712
cap "decode_11" "subbyte2_and3_dec_57/gnd" 2.6626
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/vdd" 8.93105
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "decode_13" 1.49713
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_57/vdd" 2.86023
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/vdd_uq0" 19.1973
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/C" 0.320961
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_51/B" 0.0226152
cap "subbyte2_and3_dec_51/B" "subbyte2_and3_dec_57/gnd" 4.72494
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.0140074
cap "decode_12" "decode_10" 0.559375
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 1.38734
cap "decode_16" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.0384032
cap "decode_12" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.000118867
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.013125
cap "decode_7" "subbyte2_and3_dec_57/gnd" 0.229812
cap "subbyte2_and3_dec_56/A" "li_3670_5617#" 0.0363014
cap "decode_9" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.172756
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "decode_12" 0.659653
cap "decode_13" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.074189
cap "decode_14" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.172756
cap "subbyte2_and3_dec_55/B" "subbyte2_and3_dec_57/vdd_uq0" 1.81793
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/A" 0.00567277
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.00165577
cap "subbyte2_and3_dec_51/B" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.184177
cap "decode_11" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 1.00854
cap "decode_8" "subbyte2_and3_dec_57/vdd_uq0" 0.651013
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.00451929
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/vdd" 3.03759
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 1.38734
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.0593694
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/gnd" 15.3357
cap "subbyte2_and3_dec_55/B" "subbyte2_and3_dec_51/B" 0.076117
cap "li_3670_5617#" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.00406273
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "decode_12" 0.575206
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_51/A" 1.96275
cap "decode_8" "decode_11" 0.376961
cap "decode_13" "subbyte2_and3_dec_57/vdd" 0.510712
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_57/gnd" 0.768433
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/A" 0.0155446
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_57/vdd" 0.680051
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_57/vdd" 0.0226542
cap "subbyte2_and3_dec_57/C" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.77502
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 28.9155
cap "decode_10" "decode_13" 0.376961
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.00451929
cap "subbyte2_and3_dec_55/B" "li_3670_5617#" 0.0724334
cap "subbyte2_and3_dec_51/B" "subbyte2_and3_dec_57/B" 0.0223305
cap "subbyte2_and3_dec_51/B" "li_3670_6167#" 0.0813626
cap "decode_13" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.437553
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_57/vdd" 0.315674
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_57/vdd" 0.680051
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/vdd_uq0" 19.3587
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "decode_13" 0.575206
cap "decode_12" "decode_13" -3.79154
cap "subbyte2_and3_dec_55/B" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.0968112
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.0233607
cap "decode_15" "subbyte2_and3_dec_57/gnd" 0.954845
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_50/A" 0.00580306
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_57/vdd" 0.0485426
cap "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/vdd_uq0" 0.530613
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/vdd" 5.00205
cap "subbyte2_and3_dec_57/vdd_uq0" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.0363477
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_47/C" 0.0316025
cap "decode_8" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 1.98235e-05
cap "decode_14" "decode_12" 0.996044
cap "decode_11" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.745304
cap "subbyte2_and3_dec_55/B" "subbyte2_and3_dec_51/A" 0.0164586
cap "subbyte2_and3_dec_57/C" "subbyte2_and3_dec_57/vdd_uq0" 7.35124
cap "subbyte2_and3_dec_51/B" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.0968112
cap "li_3670_6167#" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.0396632
cap "decode_11" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.575206
cap "decode_12" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.437553
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_57/vdd" 0.0363556
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "decode_13" 0.659653
cap "decode_15" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.237572
cap "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_57/gnd" 0.419044
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.00062442
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/vdd_uq0" 3.09044e-05
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.0193438
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "decode_7" 0.0384032
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.00406273
cap "subbyte2_and3_dec_51/A" "li_3670_6167#" 0.0407765
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_57/B" 0.0111652
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/C" 0.380469
cap "subbyte2_and3_dec_57/C" "subbyte2_and3_dec_51/B" 1.76816
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_57/gnd" 0.419044
cap "subbyte2_and3_dec_57/vdd" "subbyte2_and3_dec_57/vdd_uq0" 98.5692
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_57/gnd" 0.230457
cap "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_57/vdd_uq0" 0.0129015
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/gnd" 2.44242
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.013125
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 137.823
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/A" 0.017063
cap "decode_10" "subbyte2_and3_dec_57/vdd_uq0" 1.9595
cap "decode_16" "subbyte2_and3_dec_57/gnd" 0.539975
cap "subbyte2_and3_dec_55/B" "subbyte2_and3_dec_47/C" 0.0630576
cap "subbyte2_and3_dec_57/C" "li_3670_5617#" 0.540862
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/gnd" 0.114293
cap "decode_9" "subbyte2_and3_dec_57/gnd" 1.50362
cap "subbyte2_and3_dec_57/vdd_uq0" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.808399
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" 0.00062442
cap "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.0453213
cap "decode_11" "subbyte2_and3_dec_57/vdd" 0.510712
cap "decode_12" "subbyte2_and3_dec_57/vdd_uq0" 31.0095
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/vdd_uq0" 2.96214
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.0548501
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_57/vdd_uq0" 0.273253
cap "decode_14" "decode_13" 0.748208
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.0326462
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/A" 0.00282649
cap "subbyte2_and3_dec_51/B" "subbyte2_and3_dec_57/vdd" 12.4583
cap "decode_11" "decode_10" -1.89577
cap "subbyte2_and3_dec_57/C" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 3.93675
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 68.9114
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_57/gnd" 0.768433
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "decode_16" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.172756
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "decode_13" 0.000118867
cap "subbyte2_and3_dec_51/B" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.00548261
cap "decode_9" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.0384032
cap "li_3670_5617#" "subbyte2_and3_dec_57/vdd" 0.311111
cap "decode_11" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 1.62178
cap "decode_11" "decode_12" 1.49642
cap "decode_13" "decode_17" 0.0316288
cap "subbyte2_and3_dec_57/C" "subbyte2_and3_dec_51/A" 0.0267088
cap "subbyte2_and3_dec_55/B" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.00548261
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_51/B" 0.0216504
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/B" 0.00764692
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/vdd_uq0" 1.63489
cap "decode_15" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 1.98235e-05
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.0546838
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_57/vdd" 0.212884
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/B" 0.00548261
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/gnd" 14.865
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/vdd" 43.3391
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.000719445
cap "decode_10" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.237572
cap "subbyte2_and3_dec_50/A" "li_3670_5617#" 0.0363014
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "decode_11" 0.074189
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_55/B" 0.0174234
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_57/vdd" 2.88365
cap "decode_13" "subbyte2_and3_dec_57/vdd_uq0" 30.5496
cap "subbyte2_and3_dec_55/B" "subbyte2_and3_dec_57/gnd" 4.34767
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 1.50025
cap "decode_12" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.745304
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/B" 0.00764692
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_57/vdd_uq0" 0.0129015
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.0233607
cap "subbyte2_and3_dec_57/C" "subbyte2_and3_dec_47/C" 0.434323
cap "decode_8" "subbyte2_and3_dec_57/gnd" 0.518538
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.00062442
cap "subbyte2_and3_dec_56/A" "li_3670_6167#" 0.0407765
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_57/B" 0.0111652
cap "li_3670_6167#" "subbyte2_and3_dec_57/gnd" -0.441069
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_57/vdd_uq0" 0.00985292
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.0193438
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_57/vdd_uq0" 0.0129015
cap "decode_14" "subbyte2_and3_dec_57/vdd_uq0" 3.83841
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/A" 0.0155446
cap "decode_11" "decode_13" 1.55542
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.617729
cap "subbyte2_and3_dec_55/B" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.026585
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/vdd_uq0" 1.44679
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "decode_9" 0.348888
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_51/B" 0.0116061
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_57/vdd_uq0" "decode_17" 0.00134804
cap "subbyte2_and3_dec_57/vdd" "subbyte2_and3_dec_47/C" 1.38781
cap "decode_14" "decode_11" 0.414975
cap "li_3670_6167#" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.0396632
cap "subbyte2_and3_dec_57/C" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.845202
cap "decode_15" "decode_12" 0.376961
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" -0.0836635
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/A" 0.00165577
cap "decode_11" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 1.25956
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/gnd" 15.1172
cap "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_57/vdd" 0.315674
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/C" 0.179003
cap "decode_13" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 2.03128
cap "subbyte2_and3_dec_51/B" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.00548261
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 1.32191e-06
cap "subbyte2_and3_dec_55/B" "li_3670_6167#" 0.0813626
cap "subbyte2_and3_dec_55/B" "subbyte2_and3_dec_57/B" 0.0223305
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_47/C" 0.0316025
cap "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/gnd" 0.465618
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.00165577
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_57/vdd" 0.680051
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_57/vdd" 0.315674
cap "subbyte2_and3_dec_57/gnd" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.0261411
cap "subbyte2_and3_dec_57/vdd" "subbyte2_and3_dec_46/A" 1.32191e-06
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_57/vdd" 0.1834
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/vdd" 7.77411
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_57/C" 0.0267088
cap "subbyte2_and3_dec_57/C" "subbyte2_and3_dec_57/gnd" 13.2973
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 2.20243
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_51/A" 0.00580306
cap "decode_14" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.348888
cap "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/vdd" 0.60517
cap "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.00282649
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.617729
cap "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/gnd" 3.09044e-05
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "decode_12" 1.25956
cap "decode_11" "subbyte2_and3_dec_57/vdd_uq0" 31.0341
cap "subbyte2_and3_dec_55/B" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.144054
cap "subbyte2_and3_dec_51/B" "subbyte2_and3_dec_57/vdd_uq0" 1.87831
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.0787775
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_50/A" 0.981132
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.0222039
cap "subbyte2_and3_dec_57/C" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 3.35453
cap "decode_16" "decode_12" 0.0433154
cap "decode_12" "decode_9" 0.414975
cap "subbyte2_and3_dec_57/gnd" "subbyte2_and3_dec_57/vdd" 60.6417
cap "decode_8" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.144529
cap "subbyte2_and3_dec_55/B" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.00764692
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/A" 0.013125
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_57/vdd" 2.96091
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 1.32191e-06
cap "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_57/gnd" 0.230457
cap "decode_15" "decode_13" 0.559375
cap "decode_7" "subbyte2_and3_dec_57/vdd_uq0" 0.274629
cap "decode_10" "subbyte2_and3_dec_57/gnd" 1.21126
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.0396632
cap "subbyte2_and3_dec_57/gnd" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.603214
cap "subbyte2_and3_dec_55/B" "subbyte2_and3_dec_57/C" 1.37745
cap "decode_12" "subbyte2_and3_dec_57/gnd" 2.65861
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.00629771
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/gnd" 3.13749
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/vdd_uq0" 19.7269
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_50/A" 0.000482395
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_57/gnd" 0.768433
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/vdd" 41.018
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/A" 0.0140074
cap "decode_11" "decode_7" 0.0433154
cap "subbyte2_and3_dec_57/C" "subbyte2_and3_dec_57/B" 0.0417978
cap "subbyte2_and3_dec_57/C" "li_3670_6167#" 0.644067
cap "subbyte2_and3_dec_51/B" "li_3670_5617#" 0.0724334
cap "decode_10" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.144529
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.617729
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_57/vdd_uq0" 0.273253
cap "subbyte2_and3_dec_55/B" "subbyte2_and3_dec_57/vdd" 11.3355
cap "decode_11" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 1.1707
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" -0.0864913
cap "decode_12" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 2.03128
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.812654
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "decode_13" 0.838644
cap "subbyte2_and3_dec_51/B" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.144054
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_57/gnd" 1.25518
cap "decode_16" "decode_13" 0.414975
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "decode_9" "decode_13" 0.0433154
cap "subbyte2_and3_dec_57/B" "subbyte2_and3_dec_57/vdd" 0.000999819
cap "li_3670_6167#" "subbyte2_and3_dec_57/vdd" 0.25947
cap "subbyte2_and3_dec_55/B" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.0552244
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_55/B" 0.0164586
cap "subbyte2_and3_dec_57/C" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 3.91985
cap "subbyte2_and3_dec_51/B" "subbyte2_and3_dec_51/A" 0.0216504
cap "li_3670_5617#" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.00406273
cap "decode_15" "subbyte2_and3_dec_57/vdd_uq0" 1.72421
cap "decode_8" "decode_12" 0.0316288
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.81509
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_57/gnd" 0.230457
cap "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_57/vdd" 0.150231
cap "decode_13" "subbyte2_and3_dec_57/gnd" 2.09096
cap "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_47/B" 0.00580306
cap "subbyte2_and3_dec_57/C" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/A" 0.259978
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.0251318
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.00643229
cap "subbyte2_and3_dec_51/A" "li_3670_5617#" 0.0363014
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_57/B" 0.0111652
cap "subbyte2_and3_dec_50/A" "li_3670_6167#" 0.0407765
cap "subbyte2_hierarchical_predecode2x4_0/in_1" "addr_2" 0.43532
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "addr_2" 0.00611966
cap "subbyte2_hierarchical_predecode2x4_0/in_0" "subbyte2_hierarchical_predecode2x4_0/in_1" 168.281
cap "addr_0" "subbyte2_hierarchical_predecode2x4_0/in_0" 0.393425
cap "subbyte2_hierarchical_predecode2x4_0/in_0" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" 0.0247976
cap "subbyte2_hierarchical_predecode2x4_0/in_0" "addr_3" 0.520346
cap "addr_0" "subbyte2_hierarchical_predecode2x4_0/in_1" 0.352287
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_0/in_1" 0.118685
cap "subbyte2_hierarchical_predecode2x4_0/in_1" "addr_3" 0.477714
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "addr_3" 0.0139101
cap "addr_1" "subbyte2_hierarchical_predecode2x4_0/in_0" 0.43532
cap "addr_1" "subbyte2_hierarchical_predecode2x4_0/in_1" 0.393425
cap "addr_1" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" 0.00147415
cap "subbyte2_hierarchical_predecode2x4_0/in_0" "addr_2" 0.477714
cap "li_3670_3007#" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.0140201
cap "li_3670_87#" "subbyte2_hierarchical_predecode2x4_0/in_0" 0.0439091
cap "vdd_uq9" "gnd_uq9" -0.0315979
cap "li_3670_877#" "vdd_uq10" 0.592226
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "li_3670_2457#" 0.0337929
cap "subbyte2_hierarchical_predecode2x4_0/in_0" "li_3670_877#" 0.0233862
cap "li_3670_637#" "subbyte2_hierarchical_predecode2x4_0/in_1" 0.0680776
cap "li_3670_87#" "subbyte2_hierarchical_predecode2x4_0/in_1" 0.0981025
cap "li_3670_3007#" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.0140201
cap "gnd_uq9" "li_3670_637#" 0.041127
cap "li_3670_87#" "gnd_uq9" 0.0694988
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "vdd_uq10" 1.27242
cap "li_3670_877#" "subbyte2_hierarchical_predecode2x4_0/in_1" 0.0529361
cap "li_3670_2457#" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.0337929
cap "subbyte2_hierarchical_predecode2x4_0/in_0" "subbyte2_hierarchical_predecode2x4_0/in_1" 0.0100222
cap "subbyte2_hierarchical_predecode2x4_0/in_0" "subbyte2_hierarchical_predecode2x4_0/out_3" 0.0463179
cap "gnd_uq9" "vdd_uq10" -17.8749
cap "li_3670_877#" "gnd_uq9" 0.0178207
cap "li_3670_1427#" "vdd_uq10" 0.444687
cap "vdd_uq10" "li_3670_4827#" 1.58531e-06
cap "subbyte2_hierarchical_predecode2x4_0/in_0" "li_3670_1427#" 0.0171051
cap "li_3670_3007#" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" 0.00472527
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_hierarchical_predecode2x4_0/in_1" 0.0505311
cap "vdd_uq10" "li_3670_3247#" 0.0699992
cap "li_3670_2457#" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" 0.0107186
cap "subbyte2_hierarchical_predecode2x4_0/in_0" "li_3670_3247#" 1.92675e-05
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "gnd_uq9" 0.377123
cap "li_3670_1427#" "subbyte2_hierarchical_predecode2x4_0/in_1" 0.0382497
cap "li_3670_1427#" "gnd_uq9" 3.74249e-06
cap "addr_2" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" 0.0226893
cap "addr_3" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" 0.0352166
cap "vdd_uq10" "li_3670_3797#" 0.0490207
cap "subbyte2_hierarchical_predecode2x4_0/in_1" "li_3670_3247#" 3.8535e-05
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "li_3670_637#" 0.091381
cap "li_3670_87#" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.109606
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "li_3670_877#" 0.072593
cap "li_3670_637#" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.091381
cap "li_3670_87#" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.109606
cap "vdd_uq10" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.542676
cap "li_3670_3007#" "vdd_uq10" 0.111152
cap "vdd_uq10" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" -0.0192204
cap "li_3670_877#" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.072593
cap "li_3670_3007#" "subbyte2_hierarchical_predecode2x4_0/in_0" 0.00472527
cap "li_3670_2457#" "vdd_uq10" 0.151619
cap "li_3670_637#" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" 0.0299139
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "li_3670_1427#" 0.0533575
cap "subbyte2_hierarchical_predecode2x4_0/in_0" "li_3670_2457#" 0.0107186
cap "li_3670_87#" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" 0.0439091
cap "li_3670_3007#" "subbyte2_hierarchical_predecode2x4_0/in_1" 0.00945054
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.107503
cap "gnd_uq9" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.196326
cap "li_3670_877#" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" 0.0233862
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "li_3670_3247#" 0.00459205
cap "li_3670_2457#" "subbyte2_hierarchical_predecode2x4_0/in_1" 0.0233274
cap "subbyte2_hierarchical_predecode2x4_0/in_0" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" 0.0475267
cap "li_3670_1427#" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.0533575
cap "vdd_uq10" "li_3670_4827#" 1.58531e-06
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "li_3670_3247#" 0.00459205
cap "subbyte2_hierarchical_predecode2x4_0/in_1" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" 0.0595439
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "li_3670_3797#" 0.00205898
cap "li_3670_1427#" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" 0.0171051
cap "vdd_uq9" "vdd_uq10" -0.152221
cap "li_3670_3797#" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.00205898
cap "addr_1" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" 0.0100222
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "li_3670_3247#" 1.92675e-05
cap "vdd_uq10" "li_3670_637#" 0.266443
cap "li_3670_87#" "vdd_uq10" 0.986564
cap "subbyte2_hierarchical_predecode2x4_0/in_0" "li_3670_637#" 0.0299139
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.0336897
cap "vdd_uq10" "subbyte2_and3_dec_43/B" 0.65522
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0614915
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0433498
cap "subbyte2_and3_dec_51/A" "subbyte2_hierarchical_predecode2x4_0/out_0" 0.110188
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_52/A" 0.166893
cap "vdd_uq9" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.017426
cap "subbyte2_and3_dec_51/A" "vdd_uq10" 9.56014
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.0566951
cap "vdd_uq9" "subbyte2_and3_dec_53/A" 6.72628
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.291026
cap "subbyte2_and3_dec_53/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 0.00164528
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0204712
cap "subbyte2_and3_dec_52/A" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.371814
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "gnd_uq9" 0.0108602
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.0296903
cap "vdd_uq10" "subbyte2_hierarchical_predecode2x4_0/out_2" 10.4012
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.142019
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.224688
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "gnd_uq9" 0.645189
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.216295
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.000234409
cap "subbyte2_and3_dec_52/A" "gnd_uq9" 2.27158
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_54/vdd_uq1" 0.0943988
cap "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_53/A" 0.140468
cap "vdd_uq10" "gnd_uq9" -18.6537
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/A" 1.34063
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/B" 2.02245
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0980736
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_43/B" 0.341926
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "subbyte2_and3_dec_50/A" 0.111576
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.24715
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0370739
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0302085
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.108658
cap "subbyte2_and3_dec_51/B" "subbyte2_and3_dec_53/A" 0.224697
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "subbyte2_and3_dec_50/A" 0.145607
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_50/A" 0.0726171
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/A" "subbyte2_and3_dec_43/B" 0.0402952
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.00401499
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_51/A" -1.44375
cap "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_52/A" 0.0348126
cap "vdd_uq10" "subbyte2_and3_dec_50/A" 1.81782
cap "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "vdd_uq9" 0.0432347
cap "subbyte2_and3_dec_51/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/A" 0.409867
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0254182
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_hierarchical_predecode2x4_0/out_2" -0.458496
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0433498
cap "subbyte2_and3_dec_53/B" "vdd_uq9" 0.858686
cap "vdd_uq9" "subbyte2_and3_dec_51/B" 3.65708
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.223907
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0204712
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "gnd_uq9" 9.70212
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_and3_dec_53/A" 0.184538
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.672474
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.005754
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0141973
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_50/A" 0.422179
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/B" 0.939149
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/B" "subbyte2_and3_dec_53/A" 0.137798
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0433498
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/A" "subbyte2_and3_dec_50/A" 0.111576
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "subbyte2_and3_dec_47/B" 0.0554379
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/A" 1.2076
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.241688
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_53/A" 0.150931
cap "vdd_uq9" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.671037
cap "subbyte2_and3_dec_47/B" "subbyte2_hierarchical_predecode2x4_0/out_0" 0.271958
cap "subbyte2_and3_dec_52/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 8.00385e-06
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.289372
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0328055
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0302085
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0204712
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_47/B" 0.354079
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_53/A" 0.146992
cap "vdd_uq10" "subbyte2_and3_dec_47/B" 0.920337
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.039202
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0254182
cap "subbyte2_and3_dec_53/A" "subbyte2_hierarchical_predecode2x4_0/out_2" 1.74695
cap "vdd_uq9" "subbyte2_and3_dec_43/B" 3.31807
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "vdd_uq9" -1.1555
cap "subbyte2_and3_dec_51/A" "vdd_uq9" 117.899
cap "subbyte2_and3_dec_53/A" "gnd_uq9" 2.4635
cap "subbyte2_and3_dec_51/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 0.0446164
cap "subbyte2_and3_dec_54/vdd_uq1" "subbyte2_and3_dec_53/A" 0.0412664
cap "vdd_uq9" "subbyte2_hierarchical_predecode2x4_0/out_2" 34.342
cap "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_43/B" 0.359533
cap "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_50/A" 0.0254182
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 0.301882
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0743981
cap "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_51/A" 0.0700083
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_50/A" 0.0679017
cap "vdd_uq9" "gnd_uq9" -16.6145
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_3" 0.0796363
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_47/B" 0.351319
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_52/A" 1.07395
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_0" 0.64221
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/B" "subbyte2_and3_dec_51/B" 0.052222
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/B" "subbyte2_and3_dec_53/B" 0.0115797
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0433498
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_0/out_0" 0.0303658
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/B" 1.52308
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_51/B" 0.356033
cap "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_53/A" 0.0302085
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/A" "subbyte2_and3_dec_47/B" 0.0554379
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "subbyte2_and3_dec_52/A" 0.0724415
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/B" 0.405465
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.222431
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0204712
cap "subbyte2_and3_dec_52/A" "subbyte2_hierarchical_predecode2x4_0/out_0" 0.226742
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_51/B" 0.146344
cap "vdd_uq9" "subbyte2_and3_dec_50/A" 3.87829
cap "vdd_uq10" "subbyte2_and3_dec_52/A" 2.07084
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.039202
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0348126
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.143702
cap "subbyte2_and3_dec_50/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 0.00604823
cap "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "vdd_uq9" 0.13639
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/B" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.000169143
cap "subbyte2_and3_dec_51/B" "gnd_uq9" 0.92883
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.260162
cap "subbyte2_and3_dec_43/B" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.324116
cap "subbyte2_and3_dec_53/B" "gnd_uq9" 0.258792
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.0114609
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 1.82779
cap "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_50/A" 0.108658
cap "vdd_uq9" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0432347
cap "subbyte2_and3_dec_51/A" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.110188
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 14.997
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0082571
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.20018
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/B" "subbyte2_and3_dec_43/B" 0.0533882
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0302085
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0254182
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_hierarchical_predecode2x4_0/out_2" -0.850305
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.039202
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0518962
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "subbyte2_and3_dec_53/A" 0.00164528
cap "subbyte2_and3_dec_51/B" "subbyte2_and3_dec_50/A" 0.183883
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_hierarchical_predecode2x4_0/out_0" 0.681576
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_53/A" 0.351871
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/B" 0.801754
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00389927
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.127957
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_52/A" 1.55953
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/B" "subbyte2_and3_dec_51/A" 0.741602
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0433498
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_0" 0.0303658
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_3/subbyte2_pinv_dec_0/A" 0.0386968
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "vdd_uq10" 17.727
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_43/B" 0.150931
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/A" "subbyte2_and3_dec_52/A" 0.0724415
cap "subbyte2_and3_dec_51/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 3.51981
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "gnd_uq9" 0.140349
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0204712
cap "subbyte2_and3_dec_43/B" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.341926
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_2" 2.6308
cap "vdd_uq9" "subbyte2_and3_dec_47/B" 3.46383
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0348126
cap "subbyte2_and3_dec_51/A" "subbyte2_hierarchical_predecode2x4_0/out_2" -0.195505
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_and3_dec_50/A" 0.145607
cap "subbyte2_and3_dec_43/B" "gnd_uq9" 1.25531
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "gnd_uq9" 0.0108602
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.408214
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_54/vdd_uq1" 0.258083
cap "subbyte2_and3_dec_51/A" "gnd_uq9" 1.22571
cap "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_47/B" 0.291026
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00484156
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_54/vdd_uq1" 2.08224e-05
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/A" 1.2076
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/B" "subbyte2_and3_dec_50/A" 0.173346
cap "gnd_uq9" "subbyte2_hierarchical_predecode2x4_0/out_2" 3.85834
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "subbyte2_and3_dec_53/A" 0.0911874
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/A" 1.34063
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/A" 2.01751
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0370739
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.160842
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0254182
cap "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_43/B" 0.0433498
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_51/B" 0.313244
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0348126
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "subbyte2_and3_dec_53/A" 0.184538
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_53/A" 0.196095
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_50/A" 0.0726171
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0302085
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0204712
cap "vdd_uq10" "subbyte2_and3_dec_53/A" 2.54046
cap "subbyte2_and3_dec_50/A" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.422179
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "vdd_uq9" -1.1555
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.359533
cap "vdd_uq9" "subbyte2_hierarchical_predecode2x4_0/out_0" 1.9657
cap "vdd_uq9" "subbyte2_and3_dec_52/A" 6.42275
cap "subbyte2_and3_dec_52/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 8.00385e-06
cap "subbyte2_and3_dec_50/A" "gnd_uq9" 1.19678
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0700083
cap "vdd_uq10" "vdd_uq9" -0.0222354
cap "subbyte2_and3_dec_47/B" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.271958
cap "subbyte2_and3_dec_54/vdd_uq1" "subbyte2_and3_dec_50/A" 0.00920864
cap "vdd_uq9" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.017426
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 1.3841
cap "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.740975
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00625101
cap "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_52/A" 0.200771
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0313667
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.380098
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_53/A" 0.405748
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/B" 0.405465
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/B" 1.52308
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/B" "subbyte2_and3_dec_47/B" 0.0775583
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0433498
cap "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_50/A" 0.0254182
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_47/B" 0.350938
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/A" "subbyte2_and3_dec_53/A" 0.0911874
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "subbyte2_and3_dec_53/B" 0.0160647
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "subbyte2_and3_dec_51/B" 0.0107651
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/B" 0.939149
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_51/B" 0.268537
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0370739
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0328055
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0204712
cap "subbyte2_and3_dec_51/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" 0.0446164
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_47/B" 0.274323
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0302085
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.093707
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.0374237
cap "subbyte2_and3_dec_47/B" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.365497
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "vdd_uq9" 66.8353
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.261925
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.0114609
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.000234409
cap "subbyte2_and3_dec_47/B" "gnd_uq9" 1.23956
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_54/vdd_uq1" 0.166592
cap "vdd_uq9" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.13639
cap "subbyte2_and3_dec_52/A" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.226742
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.196024
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.985273
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/B" 0.801754
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0254182
cap "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_53/A" 0.0302085
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/a_196_224#" "subbyte2_and3_dec_50/A" 0.00604823
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_51/B" 0.884267
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/B" "subbyte2_hierarchical_predecode2x4_0/out_0" 0.00383621
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" "subbyte2_and3_dec_43/B" 0.0402952
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00548405
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_50/A" 0.180193
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/A" 3.51981
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/B" "subbyte2_and3_dec_52/A" 0.105811
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.359533
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/A" "subbyte2_and3_dec_51/B" 0.0107651
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_0" 0.658428
cap "subbyte2_and3_dec_43/B" "subbyte2_hierarchical_predecode2x4_0/out_0" 0.324896
cap "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_47/B" 0.039202
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_52/A" 0.150931
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/A" "subbyte2_and3_dec_53/B" 0.0160647
cap "subbyte2_and3_dec_51/A" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/A" 0.409867
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_52/A" 1.07395
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0328055
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.293556
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0596287
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.218409
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_52/A" 0.68457
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.441772
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/B" 1.39599
cap "subbyte2_and3_dec_53/B" "subbyte2_and3_dec_47/B" 0.784868
cap "subbyte2_and3_dec_53/B" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.262111
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0596287
cap "gnd_uq9" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 2.78127
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 5.11377
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.00636959
cap "subbyte2_and3_dec_53/A" "subbyte2_hierarchical_predecode2x4_0/out_3" 0.180027
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq9" 0.00518006
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 1.96001
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_51/B" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" 0.00520548
cap "subbyte2_and3_dec_54/vdd_uq1" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 6.06125
cap "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.109116
cap "subbyte2_and3_dec_53/B" "subbyte2_and3_dec_51/A" 0.373373
cap "subbyte2_and3_dec_43/B" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.628981
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.258999
cap "subbyte2_and3_dec_54/vdd_uq1" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 56.8762
cap "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_54/vdd_uq1" 0.153935
cap "gnd_uq9" "subbyte2_and3_dec_47/B" 38.3376
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.137795
cap "gnd_uq9" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.457103
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_52/A" 0.41258
cap "subbyte2_and3_dec_54/vdd_uq1" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.04961
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" -0.0153777
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/B" 1.33335
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "vdd_uq9" 0.0925295
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "gnd_uq9" 1.78102
cap "vdd_uq10" "subbyte2_hierarchical_predecode2x4_0/out_2" 5.19763e-05
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0640216
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_43/B" -0.0136288
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_50/A" 16.1941
cap "gnd_uq9" "subbyte2_and3_dec_51/A" 16.3235
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 1.39686
cap "subbyte2_and3_dec_53/B" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.922869
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "subbyte2_hierarchical_predecode2x4_0/out_2" 1.59102
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" 3.3764e-05
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.124476
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 5.67264
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "subbyte2_and3_dec_52/A" -6.95689
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0718072
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.0979802
cap "vdd_uq9" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.0925295
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_53/B" 0.302156
cap "gnd_uq9" "subbyte2_hierarchical_predecode2x4_0/out_1" 50.735
cap "subbyte2_and3_dec_53/A" "subbyte2_hierarchical_predecode2x4_0/out_0" -6.81216
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" 4.38596
cap "gnd_uq9" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 2.78127
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 0.0249416
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.401545
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 2.14463
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 6.56738
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.0246286
cap "subbyte2_and3_dec_53/B" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0445072
cap "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.0596287
cap "subbyte2_and3_dec_54/vdd_uq1" "decode_14" 0.55684
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0596287
cap "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.101098
cap "subbyte2_and3_dec_53/B" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0445072
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_and3_dec_51/B" 1.31585
cap "gnd_uq9" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 6.21975
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "gnd_uq9" 130.851
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_51/A" 7.29661
cap "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.124476
cap "subbyte2_and3_dec_51/B" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0508195
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_51/B" 5.68376
cap "gnd_uq9" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 3.89744
cap "subbyte2_and3_dec_51/B" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0479956
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "subbyte2_and3_dec_43/B" 0.483925
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 1.78294
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" "subbyte2_hierarchical_predecode2x4_0/out_1" 3.3764e-05
cap "gnd_uq9" "decode_16" 0.123232
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/vdd_uq1" 50.0442
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 2.32951
cap "gnd_uq9" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 2.42138
cap "gnd_uq9" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 5.21047
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_51/B" -52.3291
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_51/B" 0.303109
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_and3_dec_47/B" 16.1645
cap "subbyte2_and3_dec_53/B" "vdd_uq10" 0.419716
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.120977
cap "subbyte2_and3_dec_50/A" "gnd_uq9" 11.6526
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0246286
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.109116
cap "gnd_uq9" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.692419
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "subbyte2_and3_dec_53/B" 1.05199
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_2" 1.35988
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" 0.00125856
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_and3_dec_51/A" -7.09109
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 4.20076
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.126673
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_52/A" 0.188728
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.26081
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_47/B" 3.68686
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 1.19959
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.066269
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_51/B" 0.300043
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "gnd_uq9" 51.7341
cap "gnd_uq9" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00518006
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" 2.8207
cap "gnd_uq9" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 6.21975
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.101098
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/A" 0.0979802
cap "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/B" 0.150237
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_51/A" 0.181645
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 0.258472
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.0640216
cap "subbyte2_and3_dec_53/B" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0445072
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.0246286
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_2" 1.36832
cap "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.0113579
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_52/A" 0.0389271
cap "subbyte2_and3_dec_53/B" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0472302
cap "subbyte2_and3_dec_54/vdd_uq1" "subbyte2_hierarchical_predecode2x4_0/out_2" 7.09942
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0596287
cap "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.106555
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.282079
cap "subbyte2_and3_dec_53/B" "subbyte2_and3_dec_51/B" 0.743827
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_47/B" 2.53051
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_52/A" 2.57285
cap "subbyte2_and3_dec_54/vdd_uq1" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.47488
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" "subbyte2_and3_dec_51/B" 0.0981929
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.364905
cap "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/A" 0.0389271
cap "subbyte2_and3_dec_54/vdd_uq1" "subbyte2_and3_dec_52/A" 16.5263
cap "gnd_uq9" "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.54953
cap "subbyte2_and3_dec_54/vdd_uq1" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.47488
cap "subbyte2_and3_dec_51/B" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 3.72068
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.303648
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq9" 0.692419
cap "gnd_uq9" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 4.7003
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" "subbyte2_hierarchical_predecode2x4_0/out_0" 0.00125856
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.510767
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_hierarchical_predecode2x4_0/out_1" 2.00781
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/B" 0.368394
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.121872
cap "gnd_uq9" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 5.21629
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_51/A" 0.412041
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_54/vdd_uq1" 16.5243
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.258472
cap "gnd_uq9" "subbyte2_and3_dec_51/B" 39.6873
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0570379
cap "subbyte2_and3_dec_54/vdd_uq1" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 19.6345
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "subbyte2_and3_dec_47/B" 2.92527
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.310491
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.455591
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0570379
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.074549
cap "vdd_uq9" "subbyte2_hierarchical_predecode2x4_0/out_2" 1.89967
cap "gnd_uq9" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 1.78102
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.161331
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/B" 0.902992
cap "vdd_uq9" "subbyte2_and3_dec_52/A" 1.79524
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.441772
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.0909275
cap "subbyte2_and3_dec_50/A" "subbyte2_hierarchical_predecode2x4_0/out_1" -3.51186
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.368394
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "subbyte2_and3_dec_51/A" 1.77284
cap "decode_15" "subbyte2_and3_dec_54/vdd_uq1" 0.55684
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 115.805
cap "subbyte2_and3_dec_54/vdd_uq1" "subbyte2_and3_dec_43/B" 0.760607
cap "subbyte2_and3_dec_54/vdd_uq1" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.240706
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.218409
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.41884
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" "subbyte2_and3_dec_51/B" 0.0981929
cap "subbyte2_and3_dec_53/A" "vdd_uq9" 1.79524
cap "subbyte2_and3_dec_53/B" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" 0.0110622
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "gnd_uq9" 24.6857
cap "vdd_uq10" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.0198406
cap "subbyte2_and3_dec_50/A" "subbyte2_hierarchical_predecode2x4_0/out_3" -0.01098
cap "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.109116
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_51/B" 7.34429
cap "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_53/B" 0.00899624
cap "subbyte2_and3_dec_51/B" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 1.39599
cap "subbyte2_and3_dec_53/B" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 1.40153
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.117519
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "subbyte2_hierarchical_predecode2x4_0/out_1" 8.94013
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.497577
cap "subbyte2_and3_dec_53/B" "subbyte2_and3_dec_54/vdd_uq1" 3.41014
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.161331
cap "subbyte2_and3_dec_53/B" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0472302
cap "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.364905
cap "gnd_uq9" "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 1.35593
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 4.10464
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/B" 0.074549
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_52/A" 1.78773
cap "subbyte2_and3_dec_54/vdd_uq1" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 60.1313
cap "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.074549
cap "gnd_uq9" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 2.42138
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_51/B" 1.56705
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.161331
cap "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq9" 3.59855
cap "gnd_uq9" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 22.6684
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0718072
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_hierarchical_predecode2x4_0/out_0" 2.41427
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 1.69135
cap "gnd_uq9" "subbyte2_and3_dec_54/vdd_uq1" 80.0129
cap "gnd_uq9" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 4.7003
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 0.2205
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/A" 0.00636959
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0570379
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0570379
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/B" 4.47467
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0640216
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "subbyte2_and3_dec_53/B" "vdd_uq9" 2.26569
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_and3_dec_51/B" 3.58545
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/B" 0.262111
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.41884
cap "subbyte2_and3_dec_50/A" "subbyte2_hierarchical_predecode2x4_0/out_0" 1.03877
cap "gnd_uq9" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 2.52671
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/B" 0.631117
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/A" 2.78278
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0587814
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.258999
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.41884
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.161331
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.0155922
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_51/B" 4.06
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/B" 0.074549
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/B" 0.00244686
cap "gnd_uq9" "vdd_uq9" 15.8628
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0596287
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/B" 0.00244686
cap "subbyte2_and3_dec_53/B" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" 0.0110622
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_and3_dec_52/A" 0.480696
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/B" 2.58973
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0596287
cap "gnd_uq9" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 2.52671
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "vdd_uq10" 0.271919
cap "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_51/B" 0.0479956
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "gnd_uq9" 0.45414
cap "subbyte2_and3_dec_54/vdd_uq1" "subbyte2_and3_dec_47/B" 41.831
cap "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq9" 0.0673407
cap "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/B" 0.00244686
cap "gnd_uq9" "decode_14" 0.123232
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/B" 0.323013
cap "subbyte2_and3_dec_51/B" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0479956
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 1.19959
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/A" 0.023632
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_1" 5.77996
cap "subbyte2_and3_dec_53/A" "subbyte2_hierarchical_predecode2x4_0/out_2" 1.00741
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.510767
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.282079
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/vdd_uq1" 2.8252
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/A" 2.52418
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 30.7611
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_52/A" 0.879098
cap "subbyte2_and3_dec_54/vdd_uq1" "subbyte2_and3_dec_51/A" 16.5522
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_51/B" 0.653983
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_52/A" 0.0151623
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" 2.79241e-05
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "gnd_uq9" 11.3888
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 1.82331
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" 6.56739
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 0.0151623
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.364905
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "vdd_uq10" "subbyte2_and3_dec_51/B" 0.524676
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 3.84812
cap "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.0108644
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.126673
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "subbyte2_and3_dec_54/vdd_uq1" "subbyte2_hierarchical_predecode2x4_0/out_1" 29.5402
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0570379
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.143408
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_52/A" 0.189402
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "subbyte2_and3_dec_51/B" 16.8234
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "subbyte2_and3_dec_51/B" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.26081
cap "gnd_uq9" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0673407
cap "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_0/out_3" 0.084147
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" 2.744
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 6.56738
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_43/B" 0.189402
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_54/vdd_uq1" 45.6345
cap "subbyte2_and3_dec_54/vdd_uq1" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 11.6774
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.41884
cap "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.137795
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.117519
cap "subbyte2_and3_dec_53/B" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.316246
cap "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.0155922
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/vdd_uq1" 0.254998
cap "subbyte2_and3_dec_53/B" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0472302
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 1.35988
cap "subbyte2_and3_dec_54/vdd_uq1" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.47488
cap "subbyte2_and3_dec_53/B" "subbyte2_and3_dec_52/A" 0.373373
cap "subbyte2_and3_dec_53/B" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0445072
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/B" 3.17698
cap "subbyte2_and3_dec_54/vdd_uq1" "decode_16" 0.55684
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_51/B" 0.0479956
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.379269
cap "gnd_uq9" "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.54953
cap "vdd_uq9" "subbyte2_hierarchical_predecode2x4_0/out_1" 1.72176
cap "subbyte2_and3_dec_54/vdd_uq1" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 5.90145
cap "gnd_uq9" "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 1.35593
cap "subbyte2_and3_dec_54/vdd_uq1" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.04961
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 2.27198
cap "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_and3_dec_51/B" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0508195
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq9" 0.528537
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_53/B" 0.522214
cap "gnd_uq9" "subbyte2_hierarchical_predecode2x4_0/out_2" 4.02969
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_0" 5.54433
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.120977
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 1.74709
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 2.14463
cap "gnd_uq9" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 4.63554
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/A" 1.29319
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_54/vdd_uq1" 8.54329
cap "gnd_uq9" "subbyte2_and3_dec_52/A" 16.3412
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 2.44377
cap "gnd_uq9" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 4.63462
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.258472
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "vdd_uq9" 2.50444
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" 0.0447851
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" 2.79241e-05
cap "subbyte2_and3_dec_53/A" "gnd_uq9" 16.3616
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" 0.066269
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.310491
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.137795
cap "gnd_uq9" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.528537
cap "gnd_uq9" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 1.47706
cap "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_0/out_0" 0.0103039
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 5.84325
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.379269
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_1" 3.00392
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "subbyte2_and3_dec_54/vdd_uq1" 29.8379
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 57.1284
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.124476
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.420362
cap "subbyte2_and3_dec_54/vdd_uq1" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 11.8865
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/B" 5.78862
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_and3_dec_47/B" 1.01006
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/subbyte2_pinv_dec_0/A" 0.0909275
cap "decode_15" "gnd_uq9" 0.123232
cap "gnd_uq9" "subbyte2_and3_dec_43/B" 2.25805
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_3" 1.85984
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 3.46421
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_47/B" 1.46395
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.106555
cap "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.0718072
cap "subbyte2_and3_dec_53/B" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" 0.0110622
cap "subbyte2_and3_dec_51/B" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_1/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" 0.00520548
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "subbyte2_and3_dec_53/B" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.853595
cap "subbyte2_hierarchical_predecode2x4_0/out_2" "subbyte2_and3_dec_51/A" 0.480696
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/B" 0.150237
cap "subbyte2_and3_dec_54/vdd_uq1" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.04961
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_52/A" 0.00636959
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.258999
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_47/B" 1.1395
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 2.47977
cap "subbyte2_and3_dec_54/vdd_uq1" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.04961
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/B" 5.64038
cap "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_51/B" 0.00967991
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "vdd_uq9" 7.93907
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_51/A" 32.4042
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_47/B" 0.303109
cap "subbyte2_and3_dec_54/vdd_uq1" "subbyte2_and3_dec_51/B" 45.0721
cap "subbyte2_and3_dec_51/B" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0508195
cap "subbyte2_and3_dec_53/B" "gnd_uq9" 3.35944
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.218409
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_0" 0.455591
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.166835
cap "gnd_uq9" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 24.6857
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_51/A" 0.823628
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_51/A" 0.0151623
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_hierarchical_predecode2x4_0/out_2" 1.52366
cap "subbyte2_and3_dec_54/vdd_uq1" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 2.72426
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0570379
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0155922
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_and3_dec_52/A" 1.97546
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_47/B" 0.409318
cap "subbyte2_hierarchical_predecode2x4_0/out_0" "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/A" 0.0447851
cap "subbyte2_hierarchical_predecode2x4_0/out_1" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0570379
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_47/B" 0.00244686
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_hierarchical_predecode2x4_0/subbyte2_and2_dec_0/sky130_fd_bd_sram__openram_dp_nand2_dec_0/B" "subbyte2_and3_dec_53/B" 0.0110622
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_0" 1.47744
cap "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" 0.101098
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 35.1277
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.34291
cap "vdd_uq9" "subbyte2_and3_dec_51/B" 10.4295
cap "subbyte2_and3_dec_53/A" "subbyte2_hierarchical_predecode2x4_0/out_1" 1.72235
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/vdd_uq1" 65.7506
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.224318
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.441772
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_51/A" 0.189402
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.282079
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.106555
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" "subbyte2_hierarchical_predecode2x4_0/out_1" 0.0249416
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/A" 0.0251318
cap "subbyte2_and3_dec_53/C" "subbyte2_and3_dec_49/A" 0.0267088
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/A" 0.00282649
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/vdd_uq1" 3.03759
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/gnd" 1.91459
cap "subbyte2_and3_dec_53/C" "subbyte2_and3_dec_53/B" 0.0772612
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.00567277
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.0155446
cap "li_3670_5617#" "subbyte2_and3_dec_47/C" 0.257688
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/A" 0.0251318
cap "subbyte2_and3_dec_54/gnd" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 8.27454
cap "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.503137
cap "decode_14" "decode_12" 0.559375
cap "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_54/gnd" 0.230457
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_54/vdd_uq1" 1.32191e-06
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/vdd_uq1" 0.00429411
cap "decode_11" "subbyte2_and3_dec_54/gnd" 0.491073
cap "decode_15" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.074189
cap "decode_14" "subbyte2_and3_dec_54/gnd" 1.92206
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "decode_19" 1.98235e-05
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/B" 0.144054
cap "subbyte2_and3_dec_53/C" "subbyte2_and3_dec_54/gnd" 7.3548
cap "subbyte2_and3_dec_53/C" "subbyte2_and3_dec_52/A" 0.0267088
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_47/B" 0.00580306
cap "decode_13" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 2.9436
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" "decode_17" 2.44065
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/C" 1.84988
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 0.00985292
cap "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_54/vdd_uq1" 0.315674
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "decode_16" 0.074189
cap "decode_18" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 2.41345
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_54/vdd_uq1" 12.5276
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 0.273253
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_54/vdd_uq1" 2.97753
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.0150875
cap "decode_12" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 1.30006
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/A" 1.32191e-06
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.00567277
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/Z" "subbyte2_and3_dec_54/gnd" 8.03295e-06
cap "subbyte2_and3_dec_49/A" "li_3670_5617#" 0.0363014
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.617729
cap "subbyte2_and3_dec_54/gnd" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 15.9077
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 0.273253
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 23.9084
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 68.9114
cap "subbyte2_and3_dec_51/B" "li_3670_6167#" 0.0813626
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.812654
cap "decode_15" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 1.25956
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/vdd_uq1" 7.71951
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "decode_13" 0.348888
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "decode_17" 0.237572
cap "decode_15" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 1.00854
cap "subbyte2_and3_dec_53/C" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 2.00364
cap "subbyte2_and3_dec_47/C" "li_3670_6167#" 0.30523
cap "decode_14" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 1.49713
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "decode_11" 0.172756
cap "decode_14" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.745304
cap "subbyte2_and3_dec_53/C" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 2.71688
cap "subbyte2_and3_dec_52/A" "li_3670_5617#" 0.0363014
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/Z" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 1.11226e-05
cap "decode_15" "decode_14" -3.79154
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/A" 0.0233607
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "decode_18" 0.172756
cap "decode_15" "decode_11" 0.0433154
cap "subbyte2_and3_dec_54/vdd_uq1" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.1023
cap "subbyte2_and3_dec_51/B" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.00548261
cap "decode_16" "subbyte2_and3_dec_54/vdd_uq1" 0.510712
cap "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/B" 0.00764692
cap "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_54/gnd" 0.230457
cap "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_54/gnd" 0.230457
cap "subbyte2_and3_dec_45/A" "subbyte2_and3_dec_54/vdd_uq1" 0.174421
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_54/vdd_uq1" 0.193959
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "decode_12" 0.144529
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "decode_16" 1.25956
cap "decode_20" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 0.312169
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/gnd" 15.1172
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_52/A" -0.0836635
cap "subbyte2_and3_dec_51/B" "subbyte2_and3_dec_47/C" 0.177439
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.00165577
cap "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_54/vdd_uq1" 0.0795892
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 19.7269
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.00548261
cap "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/vdd_uq1" 2.9387
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 18.5089
cap "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 0.00985292
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.00062442
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "decode_14" 0.659653
cap "decode_15" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 31.0341
cap "subbyte2_and3_dec_49/A" "li_3670_6167#" 0.0407765
cap "subbyte2_and3_dec_53/C" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.320956
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.00406273
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.00406273
cap "decode_14" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.074189
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/vdd_uq1" 2.06393
cap "subbyte2_and3_dec_51/B" "subbyte2_and3_dec_43/B" 0.0223305
cap "subbyte2_and3_dec_53/C" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 5.08851e-06
cap "subbyte2_and3_dec_52/A" "li_3670_6167#" 0.0407765
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.00548261
cap "subbyte2_and3_dec_54/gnd" "li_3670_6167#" -0.58805
cap "subbyte2_and3_dec_54/gnd" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.230457
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.107062
cap "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" "decode_16" 0.575206
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.013125
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_47/C" 0.0201623
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.00629771
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.013125
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 137.823
cap "decode_10" "subbyte2_and3_dec_54/gnd" 0.000633455
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 0.00154841
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_51/B" 0.0216504
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 28.9155
cap "subbyte2_and3_dec_51/B" "subbyte2_and3_dec_53/B" 0.0329172
cap "subbyte2_and3_dec_53/C" "subbyte2_and3_dec_47/B" 0.053293
cap "subbyte2_and3_dec_43/A" "subbyte2_and3_dec_54/vdd_uq1" 0.0261908
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 1.16449
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/vdd_uq1" 7.86276
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_47/C" 0.0316025
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "decode_15" 0.745304
cap "subbyte2_and3_dec_53/B" "subbyte2_and3_dec_47/C" 0.0674796
cap "subbyte2_and3_dec_54/vdd_uq1" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 14.2613
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_53/C" 0.0267088
cap "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_54/vdd_uq1" 0.680051
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/gnd" 0.433404
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "decode_16" 0.000118867
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.00062442
cap "decode_19" "subbyte2_and3_dec_54/gnd" 0.544449
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_51/B" 0.0226152
cap "decode_14" "subbyte2_and3_dec_54/vdd_uq1" 0.510712
cap "subbyte2_and3_dec_51/B" "subbyte2_and3_dec_54/gnd" 4.72494
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 0.0213801
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_47/C" 0.0316025
cap "subbyte2_and3_dec_53/C" "subbyte2_and3_dec_54/vdd_uq1" 98.8072
cap "subbyte2_and3_dec_54/gnd" "subbyte2_and3_dec_47/C" 6.45542
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "decode_14" 0.000118867
cap "subbyte2_and3_dec_53/C" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.230493
cap "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 0.00985292
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "decode_16" 0.437553
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 1.87831
cap "decode_16" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 2.03128
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.0396632
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_43/B" 0.0111652
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.0396632
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 0.273253
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/A" 0.017063
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_46/A" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.00451929
cap "decode_14" "decode_16" 1.55542
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "decode_10" 1.98235e-05
cap "subbyte2_and3_dec_47/B" "li_3670_5617#" 0.0724334
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_53/B" 0.0164586
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_43/B" 0.0111652
cap "subbyte2_and3_dec_54/vdd_uq1" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 101.666
cap "subbyte2_and3_dec_47/A" "li_3670_5617#" 0.0363014
cap "decode_13" "subbyte2_and3_dec_54/gnd" 2.01685
cap "subbyte2_and3_dec_54/gnd" "decode_17" 1.29604
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.617729
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/B" 0.0968112
cap "decode_19" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.144529
cap "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_54/gnd" 0.419044
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 1.82137
cap "decode_15" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.000118867
cap "decode_18" "subbyte2_and3_dec_54/gnd" 1.58851
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_49/A" 0.000482395
cap "subbyte2_and3_dec_51/B" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.184177
cap "decode_15" "decode_19" 0.0316288
cap "li_3670_5617#" "subbyte2_and3_dec_54/vdd_uq1" 0.233701
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_54/gnd" 0.768433
cap "subbyte2_and3_dec_53/C" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 5.08851e-06
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_53/B" 0.0164586
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/B" 0.0968112
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/C" 1.91621
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/C" 1.01811
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00386936
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" 0.0548501
cap "decode_12" "subbyte2_and3_dec_54/gnd" 0.886063
cap "decode_16" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 31.0095
cap "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_54/vdd_uq1" 0.680051
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_54/gnd" 0.768433
cap "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_54/vdd_uq1" 0.680051
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/vdd_uq1" 43.9295
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.617729
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.0787775
cap "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 0.613016
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "decode_17" 0.409505
cap "decode_13" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.172756
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "decode_14" 0.838644
cap "decode_13" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.332057
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "decode_17" 0.144529
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/B" 0.00764692
cap "subbyte2_and3_dec_47/B" "li_3670_6167#" 0.0813626
cap "decode_15" "decode_13" 0.996044
cap "decode_15" "decode_17" 0.559375
cap "subbyte2_and3_dec_53/C" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.631634
cap "subbyte2_and3_dec_53/C" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.320956
cap "subbyte2_and3_dec_47/A" "li_3670_6167#" 0.0407765
cap "decode_14" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.719736
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "decode_18" 0.348888
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.0308046
cap "decode_18" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.0384032
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "decode_16" 1.1707
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/C" 5.08851e-06
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/B" 0.0226626
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" -0.0864913
cap "decode_14" "decode_11" 0.414975
cap "decode_15" "decode_18" 0.414975
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/A" 0.0140074
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/A" 0.0193438
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 0.168081
cap "decode_20" "subbyte2_and3_dec_54/gnd" 0.247375
cap "subbyte2_and3_dec_54/vdd_uq1" "li_3670_6167#" 0.477163
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "decode_12" 1.98235e-05
cap "subbyte2_and3_dec_54/vdd_uq1" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.680051
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "decode_12" 0.237572
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.0593694
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.0427046
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_51/B" 0.054806
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/gnd" 15.3357
cap "decode_15" "decode_12" 0.376961
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/A" 0.00451929
cap "subbyte2_and3_dec_46/A" "subbyte2_and3_dec_54/vdd_uq1" 0.238109
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/gnd" 14.4543
cap "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_54/gnd" 0.419044
cap "decode_15" "subbyte2_and3_dec_54/gnd" 2.6626
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_47/C" 1.61283
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_51/B" 0.0216504
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 2.28317
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 10.2796
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_47/C" 0.0316025
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/vdd_uq1" 2.14149
cap "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 0.0129015
cap "subbyte2_and3_dec_51/B" "subbyte2_and3_dec_54/vdd_uq1" 12.5944
cap "decode_11" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 0.736248
cap "decode_14" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 29.508
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/A" 0.0155446
cap "subbyte2_and3_dec_53/C" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 4.12692
cap "subbyte2_and3_dec_54/vdd_uq1" "subbyte2_and3_dec_47/C" 88.7006
cap "li_3670_5617#" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.0016303
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/B" 0.00548261
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "decode_20" 0.0384032
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/gnd" 0.00154841
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_43/B" 0.0222784
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/C" 0.544526
cap "subbyte2_and3_dec_53/C" "li_3670_5617#" 0.301903
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.00165577
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/gnd" 0.975022
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_43/B" 0.0111652
cap "decode_19" "decode_16" 0.376961
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 1.38734
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 1.50025
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 2.20243
cap "decode_15" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 1.1707
cap "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/gnd" 0.0172212
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_49/A" 0.00580306
cap "decode_15" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 2.03128
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_53/B" 0.0328403
cap "subbyte2_and3_dec_54/vdd_uq1" "subbyte2_and3_dec_43/B" 0.0125282
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "decode_14" 2.03128
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "decode_11" 0.0384032
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/C" 2.08691
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_53/B" 0.0164586
cap "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_54/vdd_uq1" 0.315674
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_47/B" 0.00676785
cap "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_54/gnd" 0.419044
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_54/vdd_uq1" 2.89951
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_54/gnd" 4.68937
cap "subbyte2_and3_dec_53/B" "subbyte2_and3_dec_54/vdd_uq1" 0.0226542
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_54/gnd" 0.768433
cap "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/C" 0.259973
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_52/A" 1.96275
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/A" 0.00062442
cap "li_3670_6167#" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.0127618
cap "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 0.0129015
cap "decode_13" "decode_16" 0.414975
cap "decode_16" "decode_17" -1.89577
cap "subbyte2_and3_dec_54/gnd" "subbyte2_and3_dec_54/vdd_uq1" 65.3962
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_54/vdd_uq1" 3.07947
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 0.0129015
cap "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.81509
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/C" 0.179003
cap "decode_15" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 0.575206
cap "decode_16" "decode_18" 0.996044
cap "subbyte2_and3_dec_53/C" "li_3670_6167#" 0.360745
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.013125
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 19.3587
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/gnd" 1.50172
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/A" 0.00282649
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/A" 0.0453213
cap "decode_14" "decode_10" 0.0316288
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_50/A" 0.981132
cap "decode_16" "decode_12" 0.0316288
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.00406273
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_51/B" 0.0150875
cap "subbyte2_and3_dec_54/gnd" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.142017
cap "subbyte2_and3_dec_51/B" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.00764692
cap "decode_14" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.437553
cap "decode_16" "subbyte2_and3_dec_54/gnd" 2.65861
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.144054
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/C" 0.213568
cap "subbyte2_and3_dec_53/C" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" 0.230493
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.026585
cap "subbyte2_and3_dec_47/C" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.528148
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" -0.0864913
cap "subbyte2_and3_dec_53/C" "subbyte2_and3_dec_51/B" 1.66236
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.029552
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0129015
cap "subbyte2_and3_dec_53/C" "subbyte2_and3_dec_47/C" 11.0692
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/vdd_uq1" 43.9295
cap "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/gnd" 0.541973
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/vdd_uq1" 41.2415
cap "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "decode_10" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 0.000933588
cap "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_54/vdd_uq1" 0.315674
cap "decode_15" "subbyte2_and3_dec_54/vdd_uq1" 0.510712
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 1.38734
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.104651
cap "decode_15" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.437553
cap "decode_16" "decode_20" 0.0433154
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_54/vdd_uq1" 0.00265766
cap "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 0.523273
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_54/gnd" 0.15617
cap "decode_13" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.0384032
cap "decode_19" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 0.705465
cap "subbyte2_and3_dec_51/B" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" 1.87831
cap "decode_13" "decode_14" 0.748208
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/A" 0.0222039
cap "subbyte2_and3_dec_53/C" "subbyte2_and3_dec_43/B" 0.0230849
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "decode_16" 0.745304
cap "decode_14" "decode_17" 0.376961
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/A" 0.0140074
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.00165577
cap "decode_16" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 1.00854
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.0396632
cap "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_47/C" 3.46371
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "subbyte2_and3_dec_45/A" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 1.32191e-06
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.0193438
cap "decode_15" "decode_16" 1.49642
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.0326462
cap "decode_14" "decode_18" 0.0433154
cap "subbyte2_and3_dec_51/B" "li_3670_5617#" 0.0724334
cap "gnd_uq12" "subbyte2_and3_dec_50/A" 0.409792
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_50/vdd_uq1" 0.0408773
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_50/A" 0.242873
cap "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_50/A" 0.0254182
cap "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_49/A" 0.140468
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_50/vdd_uq1" 2.06531e-05
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.223907
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_50/A" 0.0254182
cap "subbyte2_and3_dec_47/C" "subbyte2_and3_dec_49/A" 0.281084
cap "subbyte2_and3_dec_48/A" "gnd_uq12" 0.545749
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0433498
cap "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_47/A" 0.0700083
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_43/B" 0.2852
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0348126
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0433498
cap "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_47/B" 0.289173
cap "subbyte2_and3_dec_47/B" "gnd_uq12" 0.608885
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_47/B" 0.493848
cap "subbyte2_and3_dec_47/C" "subbyte2_and3_dec_47/A" 0.166576
cap "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_47/B" 0.0369418
cap "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_49/A" 0.0302085
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0328055
cap "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_50/A" 0.0821665
cap "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_49/A" 0.0244545
cap "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_50/A" 0.407217
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0370739
cap "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_47/A" 0.0204712
cap "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_50/A" 0.0254182
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_49/A" 0.143702
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.346705
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_50/A" 0.158775
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0165719
cap "subbyte2_and3_dec_43/B" "gnd_uq12" 0.668267
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0288998
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0700083
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.170535
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.988121
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0328055
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.214974
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_50/A" 0.124836
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_49/A" 0.0302085
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 1.37885
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_49/A" 0.196095
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0433498
cap "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_49/A" 0.0302085
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0370739
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_50/vdd_uq1" 0.00913364
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_49/A" 0.360032
cap "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_50/A" 0.108658
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0204712
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_47/A" 0.166893
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0204712
cap "subbyte2_and3_dec_47/C" "subbyte2_and3_dec_50/A" 0.220983
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.261459
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_47/A" 0.280874
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 1.76808
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_50/vdd_uq1" 0.0923367
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.199295
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0433498
cap "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_49/A" 0.160842
cap "gnd_uq12" "subbyte2_and3_dec_49/A" 0.479248
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_50/vdd_uq1" 0.157945
cap "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_47/B" 0.289372
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_49/A" 0.26328
cap "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_50/A" 0.0254182
cap "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_49/A" 0.0302085
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_47/C" 0.346508
cap "subbyte2_and3_dec_47/A" "gnd_uq12" 0.33781
cap "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_47/A" 0.0614915
cap "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_50/A" 0.0205766
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_50/A" 0.093707
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_49/A" 0.0302085
cap "subbyte2_and3_dec_47/C" "subbyte2_and3_dec_47/B" 0.416852
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_47/A" 0.224103
cap "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_47/A" 0.0204712
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0348126
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_50/vdd_uq1" 0.208512
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.359533
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0204712
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0273214
cap "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_47/B" 0.0369418
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.222431
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0308229
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_50/A" 0.0254182
cap "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_49/A" 0.129475
cap "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_49/A" 0.6748
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_50/A" 0.183392
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.289372
cap "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_50/A" 0.0254182
cap "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_49/A" 0.0302085
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_47/C" 0.499281
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_50/A" 0.318826
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0553944
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.199031
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0328055
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0204712
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0288998
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0328055
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0350927
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0370739
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_49/A" 0.146992
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.359533
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_47/B" 0.362049
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0370739
cap "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_50/A" 0.108658
cap "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.106555
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/A" 0.023632
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 3.04765
cap "gnd_uq12" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 2.42138
cap "subbyte2_and3_dec_48/A" "subbyte2_hierarchical_predecode2x4_0/out_3" 0.191782
cap "gnd_uq12" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 3.70246
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_47/B" 5.59923
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_39/B" 2.74371
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_49/C" 4.3147
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.00244686
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0120748
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.143408
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.101098
cap "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.137795
cap "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.126673
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.137795
cap "subbyte2_and3_dec_50/A" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.480696
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_50/vdd_uq1" 14.3071
cap "gnd_uq12" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 4.22903
cap "subbyte2_and3_dec_50/vdd_uq0" "subbyte2_and3_dec_47/C" 0.0374124
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_50/vdd_uq0" 0.0151623
cap "gnd_uq12" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 2.4857
cap "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_39/B" 0.0472302
cap "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_49/B" 0.0508195
cap "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_49/C" 0.0540955
cap "subbyte2_and3_dec_49/B" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.980857
cap "subbyte2_and3_dec_49/C" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/B" 1.92646
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0472302
cap "gnd_uq12" "subbyte2_and3_dec_49/C" 2.97948
cap "gnd_uq12" "subbyte2_and3_dec_39/B" 2.18783
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/C" 0.410587
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/A" 0.00636959
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_3" 6.56738
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/B" 4.96553
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_47/C" -1.71414
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_50/A" 32.406
cap "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_0/out_3" 0.357625
cap "subbyte2_and3_dec_49/C" "subbyte2_and3_dec_43/B" 0.467869
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_43/B" 0.412554
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 2.27198
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 1.48124
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 0.303648
cap "subbyte2_and3_dec_47/A" "gnd_uq12" 14.1465
cap "subbyte2_and3_dec_47/C" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 0.139797
cap "subbyte2_and3_dec_49/B" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 1.03283
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_43/B" 7.05308
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.04961
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.0596287
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.119996
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.04961
cap "subbyte2_and3_dec_50/vdd_uq1" "decode_17" 0.55684
cap "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.258999
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_47/B" 3.8344
cap "gnd_uq12" "subbyte2_and3_dec_50/vdd_uq1" 73.785
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.188728
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" 2.8252
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_43/B" 23.508
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/C" 0.0657203
cap "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 4.10464
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 112.341
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/vdd_uq1" 0.254998
cap "subbyte2_and3_dec_47/C" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0570379
cap "subbyte2_and3_dec_50/vdd_uq1" "decode_19" 0.55684
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 1.02627
cap "gnd_uq12" "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 4.48736
cap "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.0718072
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq12" 1.53374
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_and3_dec_48/A" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.480696
cap "gnd_uq12" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 4.26217
cap "gnd_uq12" "decode_17" 0.123232
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_50/vdd_uq0" 0.0151623
cap "subbyte2_and3_dec_47/C" "subbyte2_and3_dec_49/B" 1.72334
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_49/B" 0.552952
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_49/C" 0.593064
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_39/B" 0.373373
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0120748
cap "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.109116
cap "gnd_uq12" "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" 1.78102
cap "gnd_uq12" "subbyte2_and3_dec_43/B" 23.4827
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.101098
cap "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_0/out_3" 0.441772
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 35.1277
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 0.0979802
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 6.56738
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_3" 4.70755
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 3.0506
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/B" 3.23268
cap "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.282079
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_50/vdd_uq0" 18.0444
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/B" 0.150237
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_47/C" -6.01921
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_49/A" 0.879098
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_50/A" 0.805559
cap "gnd_uq12" "decode_19" 0.123232
cap "subbyte2_and3_dec_49/B" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0508195
cap "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.0155922
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 0.0389271
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/vdd_uq1" 7.05008
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_2" 1.35988
cap "subbyte2_and3_dec_50/vdd_uq1" "decode_18" 0.55684
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_50/vdd_uq1" 14.8653
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 6.56738
cap "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.0482709
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.0389271
cap "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/B" 5.11377
cap "gnd_uq12" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00518006
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 2.45931
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0718072
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_39/B" 0.0472302
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_49/B" 0.0508195
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_49/C" 0.0540955
cap "gnd_uq12" "subbyte2_and3_dec_50/vdd_uq0" 1.29833
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/A" 0.00636959
cap "subbyte2_and3_dec_50/vdd_uq0" "subbyte2_and3_dec_43/B" 0.151555
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.258999
cap "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.109116
cap "subbyte2_and3_dec_47/C" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 7.99125
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.101098
cap "subbyte2_and3_dec_50/vdd_uq1" "decode_20" 0.55684
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.121872
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.00636959
cap "subbyte2_and3_dec_47/B" "subbyte2_hierarchical_predecode2x4_0/out_2" 1.06703
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 1.62604
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "gnd_uq12" 3.64275
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 17.5639
cap "subbyte2_and3_dec_47/C" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0461736
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.0846262
cap "gnd_uq12" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 2.50092
cap "gnd_uq12" "decode_18" 0.123232
cap "subbyte2_and3_dec_50/A" "gnd_uq12" 14.5478
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/B" 0.148085
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" 0.0979802
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/vdd_uq1" 0.536337
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_43/B" 0.666523
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_49/C" 0.432358
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_39/B" 0.373373
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_49/B" 0.404111
cap "gnd_uq12" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 0.758386
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 1.96001
cap "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.175757
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.47488
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.282079
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.0640216
cap "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.0155922
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.364905
cap "subbyte2_and3_dec_47/C" "subbyte2_hierarchical_predecode2x4_0/out_3" 3.71825
cap "subbyte2_and3_dec_49/A" "subbyte2_hierarchical_predecode2x4_0/out_3" 0.191782
cap "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 115.805
cap "subbyte2_and3_dec_47/C" "subbyte2_and3_dec_47/B" 17.8239
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 2.73283
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_47/B" 7.62569
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/A" 0.0389271
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 3.06797
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/B" 0.0692839
cap "gnd_uq12" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.54953
cap "gnd_uq12" "decode_20" 0.123232
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_48/A" 32.4042
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_49/B" 4.06937
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.0596287
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "gnd_uq12" 0.441501
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/B" 0.150237
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_2" 1.35988
cap "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.109116
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.441772
cap "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.124476
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.862305
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_50/vdd_uq1" 14.2147
cap "gnd_uq12" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 3.48855
cap "gnd_uq12" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0673407
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/B" 0.0219762
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_50/vdd_uq0" 0.0151623
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/B" 0.853595
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/C" 1.6658
cap "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_49/B" 0.0508195
cap "subbyte2_and3_dec_49/B" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0508195
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.282079
cap "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_39/B" 0.038234
cap "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_49/C" 0.0437916
cap "gnd_uq12" "subbyte2_and3_dec_49/B" 3.03639
cap "gnd_uq12" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0557845
cap "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.137795
cap "subbyte2_and3_dec_47/C" "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0570379
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_0/out_3" 0.41884
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_and3_dec_47/C" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 8.74253
cap "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" "subbyte2_hierarchical_predecode2x4_0/out_2" 1.35988
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0155922
cap "subbyte2_and3_dec_47/C" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 5.06232
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 2.44377
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 2.52418
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 1.25561
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/C" 0.592925
cap "subbyte2_and3_dec_49/B" "subbyte2_and3_dec_43/B" 0.437757
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 0.0389271
cap "subbyte2_and3_dec_48/A" "gnd_uq12" 13.9528
cap "subbyte2_and3_dec_49/C" "subbyte2_and3_dec_47/B" 1.07371
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_47/B" 0.834916
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" 0.00636959
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_43/B" 1.15323
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 54.881
cap "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.0246286
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.117519
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 4.36667
cap "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.175757
cap "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.101098
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0718072
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.320945
cap "subbyte2_and3_dec_47/C" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 10.1782
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 2.8207
cap "subbyte2_and3_dec_47/A" "subbyte2_hierarchical_predecode2x4_0/out_3" 0.191782
cap "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq12" 0.528537
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_47/B" 1.46009
cap "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_hierarchical_predecode2x4_0/out_3" 39.2313
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.106555
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.258999
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.124476
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_47/B" 40.1111
cap "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_and3_dec_47/C" "subbyte2_hierarchical_predecode2x4_0/out_2" 2.07087
cap "subbyte2_and3_dec_49/A" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.480696
cap "gnd_uq12" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 21.9605
cap "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.0640216
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "gnd_uq12" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 2.96839
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" 1.19959
cap "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_49/C" 0.0540955
cap "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_39/B" 0.0472302
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_50/vdd_uq0" 0.0151623
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/B" 2.57807
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.905563
cap "subbyte2_and3_dec_49/C" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 1.0899
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/C" 2.22413
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/B" 0.530582
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_49/B" 0.682671
cap "gnd_uq12" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.45445
cap "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_0/out_3" 0.41884
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.117519
cap "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.0596287
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 0.218409
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_47/C" -6.11781
cap "subbyte2_hierarchical_predecode2x4_0/out_3" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.41884
cap "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.258999
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" -0.0153777
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 1.62067
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_50/A" 0.860343
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 0.119996
cap "gnd_uq12" "subbyte2_hierarchical_predecode2x4_0/out_3" 130.096
cap "gnd_uq12" "subbyte2_and3_dec_47/B" 36.5456
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/B" 0.074549
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.853595
cap "subbyte2_and3_dec_49/C" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 1.0899
cap "subbyte2_and3_dec_43/B" "subbyte2_hierarchical_predecode2x4_0/out_3" 1.88359
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_47/B" 6.68778
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.47488
cap "subbyte2_and3_dec_47/C" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.310491
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 55.0863
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0155922
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.0596287
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.303648
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 23.8015
cap "subbyte2_and3_dec_47/C" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0570379
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/vdd_uq1" 10.9665
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/B" 0.00244686
cap "subbyte2_and3_dec_50/vdd_uq0" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.258472
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 2.78278
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_49/B" 0.0508195
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.124476
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.137795
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.282079
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.106555
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" 0.0284032
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 2.14863
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 61.6855
cap "subbyte2_and3_dec_47/C" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0570379
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0640216
cap "gnd_uq12" "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 3.85796
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq12" 1.31846
cap "subbyte2_and3_dec_47/A" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.480696
cap "gnd_uq12" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 22.7599
cap "gnd_uq12" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 17.0941
cap "subbyte2_and3_dec_50/vdd_uq0" "subbyte2_and3_dec_47/B" 0.303109
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "gnd_uq12" 4.43652
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" 0.826635
cap "subbyte2_and3_dec_47/C" "subbyte2_and3_dec_49/C" 1.76211
cap "subbyte2_and3_dec_47/C" "subbyte2_and3_dec_39/B" 1.45374
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_49/C" 0.530585
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_39/B" 0.373373
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 5.0169
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/B" 0.581105
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/B" 0.173753
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_49/B" 0.404111
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.106555
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_hierarchical_predecode2x4_0/out_2" 5.52914
cap "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.174476
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/B" 0.074549
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.0718072
cap "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.124476
cap "subbyte2_and3_dec_50/A" "subbyte2_hierarchical_predecode2x4_0/out_3" 0.191782
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.269597
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_47/B" 3.78049
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_47/C" -6.26842
cap "gnd_uq12" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 1.35593
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_49/A" 0.823628
cap "gnd_uq12" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 22.9189
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0472302
cap "subbyte2_and3_dec_49/C" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 4.38421
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/B" 0.00244686
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0246286
cap "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.0596287
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_50/vdd_uq1" 14.5362
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_47/C" 40.0918
cap "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.0596287
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.109116
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.023632
cap "gnd_uq12" "subbyte2_hierarchical_predecode2x4_0/out_2" 2.34899
cap "subbyte2_and3_dec_50/vdd_uq0" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.258472
cap "subbyte2_and3_dec_50/vdd_uq0" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.037972
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/B" 1.53136
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_49/C" 0.0540955
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_39/B" 0.0472302
cap "subbyte2_and3_dec_43/B" "subbyte2_hierarchical_predecode2x4_0/out_2" 0.519272
cap "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_49/B" 0.0411396
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 6.06125
cap "gnd_uq12" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.131597
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 2.14463
cap "gnd_uq12" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.692419
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.47488
cap "subbyte2_and3_dec_47/C" "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0570379
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_hierarchical_predecode2x4_0/out_3" 0.441772
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0246286
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 2.54792
cap "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq12" 0.583238
cap "subbyte2_and3_dec_47/C" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0570379
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 2.57285
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" -0.113149
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 0.023632
cap "gnd_uq12" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 2.34763
cap "gnd_uq12" "subbyte2_and3_dec_47/C" 81.2095
cap "subbyte2_and3_dec_49/A" "gnd_uq12" 14.0904
cap "subbyte2_and3_dec_50/vdd_uq0" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.258472
cap "subbyte2_and3_dec_47/C" "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" 0.161331
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" 0.218409
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_and3_dec_49/B" "subbyte2_and3_dec_47/B" 0.978569
cap "subbyte2_and3_dec_47/C" "subbyte2_and3_dec_43/B" 8.71036
cap "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_43/B" 0.838121
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_49/C" 0.432358
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_39/B" 0.373373
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 1.82331
cap "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.0640216
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.04961
cap "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.0246286
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.379269
cap "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_50/vdd_uq0" 0.00598356
cap "subbyte2_and3_dec_49/C" "subbyte2_and3_dec_50/vdd_uq1" 1.22341
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_47/C" 1.61283
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/A" 1.29707e-06
cap "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 1.32191e-06
cap "decode_18" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.074189
cap "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_50/gnd" 0.230457
cap "subbyte2_and3_dec_50/vdd_uq1" "decode_20" 0.510712
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/A" 0.00062442
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 28.9155
cap "decode_17" "decode_18" 1.49642
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/vdd_uq0" 11.1076
cap "subbyte2_and3_dec_46/A" "subbyte2_and3_dec_43/B" 0.0111652
cap "subbyte2_and3_dec_50/gnd" "subbyte2_and3_dec_47/B" 4.7605
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.0453213
cap "decode_15" "decode_18" 0.414975
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_50/vdd_uq1" 0.0140201
cap "decode_20" "subbyte2_and3_dec_50/vdd_uq0" 30.4955
cap "decode_17" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 1.1707
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_49/B" 0.0216504
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_50/vdd_uq1" 0.0795892
cap "li_3670_5617#" "subbyte2_and3_dec_50/vdd_uq1" 0.150524
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/vdd_uq1" 4.96359
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "decode_20" 0.575206
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/A" 0.0548501
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_43/A" 1.96275
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_49/B" "subbyte2_and3_dec_47/C" 0.211866
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 6.14363
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "decode_15" 0.172756
cap "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" "decode_22" 0.172756
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/B" 0.0922023
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/vdd_uq1" 40.8984
cap "subbyte2_and3_dec_43/A" "subbyte2_and3_dec_47/C" 0.0316025
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/vdd_uq0" 1.69042
cap "decode_21" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.237572
cap "decode_17" "decode_14" 0.376961
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_41/A" 0.0140074
cap "decode_17" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 1.62178
cap "decode_16" "decode_18" 0.559375
cap "subbyte2_and3_dec_49/C" "subbyte2_and3_dec_47/B" 0.053293
cap "subbyte2_and3_dec_48/A" "li_3670_6167#" 0.0407765
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" 0.00062442
cap "subbyte2_and3_dec_50/gnd" "subbyte2_and3_dec_43/A" 0.768433
cap "decode_17" "decode_21" 0.0316288
cap "subbyte2_and3_dec_50/vdd_uq0" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 2.65823
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/A" 0.00629771
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/vdd_uq0" 19.3423
cap "subbyte2_and3_dec_45/A" "subbyte2_and3_dec_50/vdd_uq1" 2.87051
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/C" 0.384259
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" -0.0836635
cap "decode_16" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.237572
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_39/B" 0.0164586
cap "li_3670_6167#" "subbyte2_and3_dec_47/C" 0.596633
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/C" 3.99773
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_50/vdd_uq1" 0.680051
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.680051
cap "subbyte2_and3_dec_49/B" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.0189381
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/gnd" 0.433404
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "decode_19" 0.000118867
cap "subbyte2_and3_dec_45/A" "subbyte2_and3_dec_50/vdd_uq0" 0.273253
cap "subbyte2_and3_dec_47/C" "subbyte2_and3_dec_39/B" 0.124991
cap "li_3670_6167#" "subbyte2_and3_dec_50/gnd" -0.441069
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_42/A" 0.00451929
cap "li_3670_5617#" "subbyte2_and3_dec_47/B" 0.0724334
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/B" 0.00548261
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/A" 0.0324688
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_46/A" 0.000482395
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/C" 0.0448861
cap "subbyte2_and3_dec_50/gnd" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 15.1093
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.587287
cap "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" "decode_19" 0.745304
cap "subbyte2_and3_dec_49/C" "subbyte2_and3_dec_43/A" 0.0267088
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_50/vdd_uq0" 0.0129015
cap "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_50/vdd_uq0" 0.0129015
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/B" 0.0968112
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 0.00764692
cap "subbyte2_and3_dec_46/A" "subbyte2_and3_dec_47/C" 0.0316025
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.702188
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_49/A" 1.32191e-06
cap "subbyte2_and3_dec_50/gnd" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.0172212
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "decode_18" 0.745304
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/B" 0.0235472
cap "decode_17" "decode_19" 1.55542
cap "decode_17" "subbyte2_and3_dec_50/gnd" 2.67813
cap "li_3670_6167#" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.0269014
cap "subbyte2_and3_dec_50/vdd_uq0" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.107592
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_41/A" 0.150231
cap "subbyte2_and3_dec_46/A" "subbyte2_and3_dec_50/gnd" 0.768433
cap "subbyte2_and3_dec_45/A" "subbyte2_and3_dec_47/B" 0.00580306
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 2.20243
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/A" 0.00567277
cap "li_3670_5617#" "subbyte2_and3_dec_43/A" 0.0363014
cap "decode_15" "subbyte2_and3_dec_50/gnd" 0.491073
cap "decode_15" "decode_19" 0.0433154
cap "subbyte2_and3_dec_49/C" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 4.0768e-05
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_50/vdd_uq0" 91.5377
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_50/gnd" 0.419044
cap "subbyte2_and3_dec_50/gnd" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.419044
cap "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/C" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 4.0768e-05
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.19362
cap "decode_18" "decode_14" 0.0316288
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "decode_18" 0.659653
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/vdd_uq1" 1.11817
cap "decode_17" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.745304
cap "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" "decode_20" 1.1707
cap "subbyte2_and3_dec_43/A" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 0.00629771
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/A" -0.0864913
cap "decode_21" "decode_18" 0.376961
cap "decode_18" "decode_22" 0.0433154
cap "subbyte2_and3_dec_46/A" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" -0.0864913
cap "decode_17" "decode_20" 0.829951
cap "decode_24" "subbyte2_and3_dec_50/gnd" 0.174338
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.81509
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "decode_14" 1.98235e-05
cap "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_50/vdd_uq1" 0.680051
cap "decode_16" "subbyte2_and3_dec_50/gnd" 0.886063
cap "decode_16" "decode_19" 0.376961
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.00451929
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/vdd_uq0" 0.514798
cap "subbyte2_and3_dec_49/C" "subbyte2_and3_dec_46/A" 0.0267088
cap "subbyte2_and3_dec_49/B" "subbyte2_and3_dec_45/A" 0.0216504
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "decode_22" 0.0384032
cap "li_3670_5617#" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.00406273
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.617729
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "decode_21" 0.144529
cap "li_3670_6167#" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.0396632
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/C" 0.0169255
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_47/B" 12.4635
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_43/B" 0.0116476
cap "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 0.81509
cap "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_50/vdd_uq0" 0.0129015
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 137.823
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_47/C" 0.845884
cap "li_3670_5617#" "subbyte2_and3_dec_46/A" 0.0363014
cap "li_3670_6167#" "subbyte2_and3_dec_45/A" 0.0407765
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/A" 0.013125
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.0427046
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_50/vdd_uq0" 1.87831
cap "decode_17" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 0.074189
cap "decode_18" "decode_19" -3.79154
cap "decode_23" "decode_19" 0.0316288
cap "decode_24" "decode_20" 0.0433154
cap "decode_18" "subbyte2_and3_dec_50/gnd" 2.12685
cap "decode_23" "subbyte2_and3_dec_50/gnd" 0.439165
cap "subbyte2_and3_dec_45/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.0233607
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/C" 3.44163
cap "subbyte2_and3_dec_50/gnd" "subbyte2_and3_dec_43/B" 2.36247
cap "decode_17" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.610309
cap "subbyte2_and3_dec_43/A" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.00062442
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_42/A" 0.00282649
cap "decode_16" "decode_20" 0.0316288
cap "subbyte2_and3_dec_46/A" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "subbyte2_and3_dec_45/A" "subbyte2_and3_dec_39/B" 0.0164586
cap "decode_13" "decode_17" 0.0433154
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/A" 0.0324688
cap "subbyte2_and3_dec_49/B" "subbyte2_and3_dec_50/vdd_uq1" 0.0364894
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.0258734
cap "subbyte2_and3_dec_45/A" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/gnd" 15.0079
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_43/A" 2.8544
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "decode_19" 2.03128
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" 0.00165577
cap "decode_18" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 1.1707
cap "subbyte2_and3_dec_45/A" "subbyte2_and3_dec_46/A" 1.96226
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/B" 0.0264064
cap "subbyte2_and3_dec_50/gnd" "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.419044
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/C" 0.491666
cap "subbyte2_and3_dec_43/A" "subbyte2_and3_dec_50/vdd_uq0" 0.273253
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/vdd_uq1" 2.14149
cap "li_3670_6167#" "subbyte2_and3_dec_50/vdd_uq1" 0.194603
cap "subbyte2_and3_dec_49/C" "subbyte2_and3_dec_43/B" 0.0266465
cap "subbyte2_and3_dec_50/gnd" "decode_14" 0.000633455
cap "decode_18" "decode_20" 1.55542
cap "decode_23" "decode_20" 0.376961
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 137.823
cap "decode_24" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.0384032
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/A" 0.00165577
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "decode_19" 0.575206
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/gnd" 0.975022
cap "decode_16" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 1.98235e-05
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 41.2063
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/C" 0.380469
cap "decode_19" "decode_22" 0.414975
cap "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_41/A" 0.0193438
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_39/B" 0.000999819
cap "subbyte2_and3_dec_50/gnd" "decode_22" 1.4382
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/vdd_uq0" 0.523273
cap "decode_21" "decode_19" 0.559375
cap "decode_21" "subbyte2_and3_dec_50/gnd" 1.85996
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "decode_20" 1.00854
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_47/C" 0.0316025
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_42/A" 0.017063
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "decode_18" 0.000118867
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.00429411
cap "subbyte2_and3_dec_49/B" "subbyte2_and3_dec_47/B" 0.0431998
cap "decode_17" "subbyte2_and3_dec_50/vdd_uq1" 0.510712
cap "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/vdd_uq0" 19.545
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/B" 0.00787108
cap "li_3670_5617#" "subbyte2_and3_dec_43/B" 0.0362167
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 5.00706
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_43/A" 0.00580306
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_50/gnd" 0.768433
cap "subbyte2_and3_dec_46/A" "subbyte2_and3_dec_50/vdd_uq1" 2.84134
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.0251318
cap "decode_18" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 0.575206
cap "decode_21" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 1.98235e-05
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 0.00856502
cap "decode_23" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.144529
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "decode_18" 1.49713
cap "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/vdd_uq0" 0.0213801
cap "li_3670_5617#" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.00406273
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/B" 0.135489
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "decode_20" 0.074189
cap "decode_17" "subbyte2_and3_dec_50/vdd_uq0" 30.8741
cap "subbyte2_and3_dec_50/gnd" "subbyte2_and3_dec_47/C" 12.0623
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_50/vdd_uq1" 0.315674
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.315674
cap "decode_20" "decode_22" 0.996044
cap "subbyte2_and3_dec_46/A" "subbyte2_and3_dec_50/vdd_uq0" 0.273253
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 0.503137
cap "li_3670_6167#" "subbyte2_and3_dec_47/B" 0.0813626
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/B" 0.00548261
cap "decode_21" "decode_20" -1.89577
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 2.20243
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.044812
cap "decode_15" "subbyte2_and3_dec_50/vdd_uq0" 0.736248
cap "subbyte2_and3_dec_50/gnd" "decode_19" 2.2921
cap "subbyte2_and3_dec_45/A" "subbyte2_and3_dec_43/B" 0.0111652
cap "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/B" 0.144054
cap "subbyte2_and3_dec_49/B" "subbyte2_and3_dec_43/A" 0.0216504
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_50/vdd_uq0" 0.00985292
cap "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_50/vdd_uq0" 0.00985292
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_39/B" 0.0328403
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_49/C" 0.0267088
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/C" 3.03394
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/A" -0.0864913
cap "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_50/gnd" 0.277028
cap "subbyte2_and3_dec_49/C" "subbyte2_and3_dec_47/C" 0.297434
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_42/A" 0.212886
cap "decode_24" "subbyte2_and3_dec_50/vdd_uq0" 0.219155
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "decode_19" 1.49713
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/gnd" 8.42364
cap "subbyte2_and3_dec_46/A" "subbyte2_and3_dec_47/B" 0.00580306
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.0453213
cap "decode_16" "subbyte2_and3_dec_50/vdd_uq0" 1.30006
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.0017389
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "decode_22" 0.348888
cap "decode_21" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.409505
cap "li_3670_6167#" "subbyte2_and3_dec_43/A" 0.0407765
cap "subbyte2_and3_dec_48/A" "li_3670_5617#" 0.0363014
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 0.013125
cap "subbyte2_and3_dec_50/gnd" "decode_20" 2.04609
cap "decode_18" "subbyte2_and3_dec_50/vdd_uq1" 0.510712
cap "decode_19" "decode_20" 1.49642
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/A" 0.0155446
cap "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/A" 0.0548501
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_43/B" 6.47702
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/C" 0.434236
cap "subbyte2_and3_dec_43/A" "subbyte2_and3_dec_39/B" 0.0164586
cap "li_3670_5617#" "subbyte2_and3_dec_47/C" 0.497071
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 0.0155446
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.0593694
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/A" 0.00282649
cap "subbyte2_and3_dec_49/C" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.741998
cap "decode_23" "subbyte2_and3_dec_50/vdd_uq0" 0.571986
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/gnd" 1.37077
cap "decode_18" "subbyte2_and3_dec_50/vdd_uq0" 30.4322
cap "subbyte2_and3_dec_49/B" "subbyte2_and3_dec_46/A" 0.0216504
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/vdd_uq1" 40.2709
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_47/C" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 0.544915
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_41/A" 1.32191e-06
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "decode_19" 0.437553
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "decode_20" 0.610309
cap "li_3670_6167#" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.0396632
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/C" 3.97134
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_50/vdd_uq0" 0.939155
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_45/A" 0.000482395
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.315674
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/B" 0.0030378
cap "subbyte2_and3_dec_50/gnd" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 2.13771
cap "decode_17" "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" 1.25956
cap "decode_19" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 0.659653
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/vdd_uq0" 19.409
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/gnd" 14.8987
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "decode_19" 1.1707
cap "subbyte2_and3_dec_45/A" "subbyte2_and3_dec_47/C" 0.0316025
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.017063
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/A" 0.00567277
cap "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_50/vdd_uq0" 0.00985292
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/vdd_uq1" 3.03759
cap "li_3670_5617#" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.00243243
cap "li_3670_6167#" "subbyte2_and3_dec_46/A" 0.0407765
cap "decode_17" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 1.00854
cap "subbyte2_and3_dec_46/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.029552
cap "subbyte2_and3_dec_45/A" "subbyte2_and3_dec_50/gnd" 0.768433
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_46/A" "subbyte2_and3_dec_39/B" 0.0164586
cap "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_43/B" 0.0280814
cap "decode_14" "subbyte2_and3_dec_50/vdd_uq0" 0.000933588
cap "decode_17" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.575206
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "decode_20" 1.25956
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 1.23546
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/vdd_uq0" 1.16449
cap "decode_15" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.0384032
cap "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_50/gnd" 0.230457
cap "subbyte2_and3_dec_50/gnd" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.230457
cap "subbyte2_and3_dec_46/A" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/A" 0.00165577
cap "decode_20" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 1.62178
cap "decode_21" "subbyte2_and3_dec_50/vdd_uq0" 2.96386
cap "subbyte2_and3_dec_50/vdd_uq0" "decode_22" 2.22349
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/B" 0.184177
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_50/vdd_uq1" 2.96256
cap "subbyte2_and3_dec_47/C" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.0336857
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "decode_20" 0.745304
cap "subbyte2_and3_dec_45/A" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.0548501
cap "decode_17" "decode_15" 0.996044
cap "subbyte2_and3_dec_50/gnd" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.0956815
cap "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_47/C" 155.498
cap "subbyte2_and3_dec_49/C" "subbyte2_and3_dec_45/A" 0.0267088
cap "decode_16" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.144529
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_50/vdd_uq0" 0.273253
cap "subbyte2_and3_dec_49/B" "subbyte2_and3_dec_43/B" 0.0215999
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 1.32191e-06
cap "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.00282649
cap "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/B" 0.00764692
cap "subbyte2_and3_dec_43/A" "subbyte2_and3_dec_43/B" 0.0111652
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 1.38734
cap "li_3670_5617#" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.00406273
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "subbyte2_and3_dec_50/vdd_uq1" "decode_19" 0.510712
cap "subbyte2_and3_dec_50/gnd" "subbyte2_and3_dec_50/vdd_uq1" 53.6558
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/B" 0.0226626
cap "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_42/A" 0.0251318
cap "subbyte2_and3_dec_50/vdd_uq0" "subbyte2_and3_dec_47/C" 6.94138
cap "decode_17" "decode_16" -1.89577
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_47/C" 0.0690279
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 14.4577
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/A" 0.029552
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "decode_18" 0.437553
cap "li_3670_5617#" "subbyte2_and3_dec_45/A" 0.0363014
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/A" 0.00062442
cap "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_50/vdd_uq1" 0.213374
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_49/A" 0.00451929
cap "subbyte2_and3_dec_50/gnd" "subbyte2_and3_dec_50/vdd_uq0" 15.4401
cap "decode_19" "subbyte2_and3_dec_50/vdd_uq0" 30.9845
cap "li_3670_6167#" "subbyte2_and3_dec_43/B" 0.0406813
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "decode_19" 0.074189
cap "decode_20" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.000118867
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/gnd" 0.443756
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_50/vdd_uq1" 34.2557
cap "decode_18" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 2.03128
cap "decode_23" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 1.98235e-05
cap "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_47/B" 0.00676785
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/A" 0.0308046
cap "subbyte2_and3_dec_45/A" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 0.00165577
cap "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.617729
cap "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/B" 0.0889401
cap "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/A" "decode_17" 0.000118867
cap "li_3670_6167#" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.0396632
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_39/B" 0.0164202
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_43/A" 0.370448
cap "subbyte2_and3_dec_46/B" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.039202
cap "subbyte2_and3_dec_46/A" "subbyte2_and3_dec_44/A" 0.183392
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_43/A" 0.0204712
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_46/A" 0.093707
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_45/A" 0.0302085
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_44/A" 0.0348126
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0288998
cap "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_43/A" 0.0204712
cap "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_44/A" 0.0348126
cap "subbyte2_and3_dec_46/B" "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0369418
cap "subbyte2_and3_dec_46/A" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0254182
cap "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_43/B" 0.346705
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_44/A" 0.0348126
cap "subbyte2_and3_dec_43/A" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0602311
cap "subbyte2_and3_dec_45/A" "subbyte2_and3_dec_46/vdd_uq1" 0.0469393
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_46/A" 0.312203
cap "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_45/A" 0.668241
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_45/A" 0.112349
cap "subbyte2_and3_dec_46/B" "subbyte2_and3_dec_46/C" 0.420072
cap "subbyte2_and3_dec_46/C" "subbyte2_and3_dec_44/A" 0.352421
cap "subbyte2_and3_dec_45/A" "subbyte2_and3_dec_43/A" 0.146992
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_43/A" 0.0594094
cap "subbyte2_and3_dec_46/B" "subbyte2_and3_dec_44/A" 0.131254
cap "subbyte2_and3_dec_46/B" "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.289173
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0288998
cap "subbyte2_and3_dec_46/A" "subbyte2_and3_dec_43/B" 0.426755
cap "subbyte2_and3_dec_45/A" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0302085
cap "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_43/B" 0.0408504
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_43/A" 0.0204712
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_44/A" 0.223907
cap "subbyte2_and3_dec_46/B" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0369418
cap "subbyte2_and3_dec_46/A" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0254182
cap "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_46/A" 0.0254182
cap "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_45/A" 0.140468
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_43/B" 0.0288998
cap "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_44/A" 0.0348126
cap "subbyte2_and3_dec_46/B" "subbyte2_and3_dec_46/gnd" 0.469731
cap "subbyte2_and3_dec_43/A" "subbyte2_and3_dec_46/vdd_uq1" 2.37003e-05
cap "subbyte2_and3_dec_46/A" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.10215
cap "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_43/A" 0.198414
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_43/A" 0.0731721
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_44/A" 0.419701
cap "subbyte2_and3_dec_46/C" "subbyte2_and3_dec_43/B" 0.498526
cap "subbyte2_and3_dec_46/B" "subbyte2_and3_dec_43/B" 0.398163
cap "subbyte2_and3_dec_46/A" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0963638
cap "subbyte2_and3_dec_45/A" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0302085
cap "subbyte2_and3_dec_45/A" "subbyte2_and3_dec_46/A" 0.158775
cap "subbyte2_and3_dec_46/B" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0369418
cap "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_45/A" 0.0302085
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_43/B" 0.346705
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_44/A" 0.553737
cap "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_43/A" 0.0204712
cap "subbyte2_and3_dec_46/B" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.039202
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_46/A" 0.0254182
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_45/A" 0.0302085
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_44/A" 0.0348126
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0288998
cap "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_43/A" 0.0700083
cap "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_44/A" 0.0348126
cap "subbyte2_and3_dec_46/B" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.247458
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_43/B" 0.516865
cap "subbyte2_and3_dec_46/A" "subbyte2_and3_dec_46/vdd_uq1" 0.0104813
cap "subbyte2_and3_dec_44/A" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.194034
cap "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_46/A" 0.404658
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_46/A" 0.0919413
cap "subbyte2_and3_dec_46/C" "subbyte2_and3_dec_45/A" 0.288772
cap "subbyte2_and3_dec_46/B" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.289173
cap "subbyte2_and3_dec_46/B" "subbyte2_and3_dec_45/A" 0.131254
cap "subbyte2_and3_dec_46/A" "subbyte2_and3_dec_43/A" 0.124836
cap "subbyte2_and3_dec_45/A" "subbyte2_and3_dec_44/A" 0.196095
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_43/A" 0.0204712
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_45/A" 0.143702
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_44/A" 0.223907
cap "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_43/A" 0.0204712
cap "subbyte2_and3_dec_46/B" "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0369418
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0288998
cap "subbyte2_and3_dec_46/A" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0254182
cap "subbyte2_and3_dec_45/A" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0302085
cap "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_43/B" 0.0408504
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_43/A" 0.0204712
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_44/A" 0.0348126
cap "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_46/A" 0.108658
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_45/A" 0.367084
cap "subbyte2_and3_dec_46/B" "subbyte2_and3_dec_46/vdd_uq1" 0.181573
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.300321
cap "subbyte2_and3_dec_46/B" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 1.35807
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_46/B" 0.156622
cap "subbyte2_and3_dec_44/A" "subbyte2_and3_dec_46/vdd_uq1" 0.113726
cap "subbyte2_and3_dec_46/C" "subbyte2_and3_dec_43/A" 0.175019
cap "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_44/A" 0.989323
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_44/A" 0.134268
cap "subbyte2_and3_dec_46/B" "subbyte2_and3_dec_43/A" 0.131254
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.346705
cap "subbyte2_and3_dec_45/A" "subbyte2_and3_dec_43/B" 0.487977
cap "subbyte2_and3_dec_43/A" "subbyte2_and3_dec_44/A" 0.166893
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_43/A" 0.0700083
cap "subbyte2_and3_dec_46/A" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0254182
cap "subbyte2_and3_dec_45/A" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0302085
cap "subbyte2_and3_dec_46/B" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0369418
cap "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_46/A" 0.0254182
cap "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_45/A" 0.0302085
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_43/B" 0.0288998
cap "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_43/A" 0.0204712
cap "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_44/A" 0.0348126
cap "subbyte2_and3_dec_46/B" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.289173
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_46/A" 0.0254182
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_43/A" 0.255397
cap "subbyte2_and3_dec_45/A" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.144167
cap "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_44/A" 0.200771
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_46/vdd_uq1" 0.145127
cap "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_43/B" 1.59169
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_43/B" 0.151225
cap "subbyte2_and3_dec_46/C" "subbyte2_and3_dec_46/A" 0.229516
cap "subbyte2_and3_dec_45/A" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.160842
cap "subbyte2_and3_dec_46/B" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0369418
cap "subbyte2_and3_dec_46/B" "subbyte2_and3_dec_46/A" 0.131254
cap "decode_21" "subbyte2_and3_dec_46/gnd" 0.123232
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_46/A" 5.99818
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 0.124476
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/B" 2.43949
cap "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/A" 0.0979802
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/A" 0.121872
cap "li_3670_4827#" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.97068
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.25746
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.86137
cap "subbyte2_and3_dec_46/C" "subbyte2_and3_dec_39/B" 6.21046
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_44/A" 14.2007
cap "subbyte2_and3_dec_43/A" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.00636959
cap "subbyte2_and3_dec_43/A" "subbyte2_and3_dec_43/B" 1.73454
cap "subbyte2_and3_dec_46/C" "li_3670_6167#" 3.67964
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/A" 2.0052
cap "li_3670_5617#" "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0596287
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.222634
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/B" 0.36274
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 1.96001
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0155922
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.282079
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.143408
cap "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_39/B" 0.0472302
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/B" 3.06327
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_46/vdd_uq0" 19.9181
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_46/C" 76.5248
cap "subbyte2_and3_dec_46/vdd_uq0" "subbyte2_and3_dec_46/A" 0.0151623
cap "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_6167#" 0.441772
cap "li_3670_4827#" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "subbyte2_and3_dec_46/C" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 8.12969
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_35/B" 0.0508195
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "li_3670_6167#" 6.56738
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.04961
cap "subbyte2_and3_dec_43/A" "subbyte2_and3_dec_46/vdd_uq0" 0.0151623
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 3.06797
cap "li_3670_5617#" "subbyte2_and3_dec_44/A" 0.480696
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_46/vdd_uq0" 0.454664
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/A" 0.00636959
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 4.34962
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 62.8935
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 24.1872
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/A" 0.0536857
cap "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_and3_dec_44/A" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_46/C" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.0100528
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 4.10464
cap "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 0.0640216
cap "subbyte2_and3_dec_43/A" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 2.79386
cap "li_3670_5617#" "subbyte2_and3_dec_46/C" 2.0833
cap "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_39/B" 0.0446226
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/B" 6.31279
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 65.1277
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_46/C" 0.0570379
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_46/vdd" 1.04961
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 2.14463
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/A" 3.04765
cap "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_46/C" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.0160638
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/B" 0.148085
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/A" 0.303648
cap "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_6167#" 0.441772
cap "subbyte2_and3_dec_43/A" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 2.78278
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_45/A" 1.02209
cap "li_3670_4827#" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "li_3670_5617#" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0596287
cap "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_35/B" 0.0508195
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/B" 5.27161
cap "li_3670_5617#" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 1.35988
cap "li_3670_4827#" "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0283437
cap "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 0.137795
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_43/B" 0.0120748
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_35/B" 0.0508195
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 4.06172
cap "subbyte2_and3_dec_45/A" "li_3670_6167#" 0.191782
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.117519
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 3.41579
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.109116
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_and3_dec_46/B" "subbyte2_and3_dec_44/A" 0.17394
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/B" 0.00244686
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/vdd_uq0" 0.258472
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.826635
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_45/A" 14.3356
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0640216
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.111771
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/A" 1.93354
cap "subbyte2_and3_dec_39/B" "li_3670_6167#" 1.88359
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/vdd_uq0" 0.258472
cap "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_46/C" 0.0570379
cap "subbyte2_and3_dec_46/C" "subbyte2_and3_dec_46/B" 1.226
cap "subbyte2_and3_dec_46/gnd" "decode_23" 0.123232
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_46/C" 0.0570379
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/gnd" 4.34725
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.47488
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/A" 0.303648
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.414067
cap "li_3670_5617#" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0596287
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.124476
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.117519
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_39/B" 21.866
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 0.0246286
cap "li_3670_4827#" "subbyte2_and3_dec_46/vdd" 3.90994
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/B" 4.05039
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_35/B" 3.37472
cap "li_3670_5617#" "subbyte2_and3_dec_45/A" 0.480696
cap "li_3670_4827#" "subbyte2_and3_dec_46/A" 0.432358
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 5.2126
cap "subbyte2_and3_dec_46/gnd" "li_3670_6167#" 122.613
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_43/B" 0.0120748
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.379269
cap "decode_21" "subbyte2_and3_dec_46/vdd" 0.55684
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_46/A" 0.404111
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/B" 0.861277
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 0.174476
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.364905
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/C" 0.310491
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.137795
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "li_3670_6167#" 5.6059
cap "subbyte2_and3_dec_45/A" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0246286
cap "li_3670_4827#" "subbyte2_and3_dec_43/A" 0.432358
cap "subbyte2_and3_dec_43/A" "subbyte2_and3_dec_35/B" 0.404111
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_44/A" 16.5723
cap "subbyte2_and3_dec_44/A" "subbyte2_and3_dec_46/A" 0.860343
cap "li_3670_4827#" "subbyte2_and3_dec_43/B" 1.40361
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_35/B" 1.31327
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.109116
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 0.258999
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 22.7734
cap "subbyte2_and3_dec_43/A" "subbyte2_and3_dec_44/A" 32.4042
cap "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 0.106555
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0718072
cap "li_3670_5617#" "subbyte2_and3_dec_39/B" 0.519272
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.363037
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_44/A" 5.94088
cap "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/A" 0.00636959
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_39/B" 0.0472302
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_46/C" 53.1647
cap "subbyte2_and3_dec_46/gnd" "decode_22" 0.123232
cap "subbyte2_and3_dec_46/C" "subbyte2_and3_dec_46/A" -6.16397
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.109116
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 1.38213
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/B" 0.0692839
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_6167#" 0.441772
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.405232
cap "subbyte2_and3_dec_43/A" "subbyte2_and3_dec_46/C" -1.63152
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.282079
cap "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_46/gnd" 0.0916402
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_46/C" 26.8077
cap "li_3670_5617#" "subbyte2_and3_dec_46/gnd" 1.75193
cap "subbyte2_and3_dec_46/C" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.199287
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.47488
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 59.5084
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_46/gnd" 4.06785
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_and3_dec_46/B" "subbyte2_and3_dec_45/A" 0.322781
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/A" 2.14863
cap "li_3670_5617#" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 1.1946
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.707859
cap "li_3670_4827#" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0508195
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 2.18683
cap "subbyte2_and3_dec_46/vdd_uq0" "subbyte2_and3_dec_44/A" 0.0151623
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.0718072
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.645851
cap "subbyte2_and3_dec_43/A" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 2.52418
cap "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0120748
cap "li_3670_4827#" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 1.0899
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.269597
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/B" 0.980857
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/B" 5.15514
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 1.19959
cap "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 0.106555
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.258999
cap "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_39/B" 0.0472302
cap "subbyte2_and3_dec_46/vdd_uq0" "subbyte2_and3_dec_46/C" 0.0394698
cap "subbyte2_and3_dec_46/B" "subbyte2_and3_dec_39/B" 0.177124
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/A" 0.0389271
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/A" 2.96532
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_39/B" 0.0472302
cap "li_3670_4827#" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 1.0899
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/B" 0.980857
cap "li_3670_4827#" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "li_3670_5617#" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0596287
cap "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_6167#" 0.41884
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_35/B" 0.0508195
cap "subbyte2_and3_dec_46/C" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0570379
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_6167#" 0.41884
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.47488
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 7.05008
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/A" 0.188728
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 5.05909
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/C" 9.93994
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/vdd_uq0" 0.258472
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_46/B" 3.48421
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 5.13715
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_45/A" 16.5874
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/B" 0.173753
cap "subbyte2_and3_dec_43/A" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.0979802
cap "subbyte2_and3_dec_45/A" "subbyte2_and3_dec_46/A" 32.406
cap "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.124476
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/B" 0.287252
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.106555
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.258999
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/B" 0.074549
cap "subbyte2_and3_dec_43/A" "subbyte2_and3_dec_45/A" 0.823628
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/C" 9.8889
cap "subbyte2_and3_dec_46/vdd" "decode_23" 0.55684
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.101098
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_46/C" 0.0570379
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_45/A" 7.95799
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/vdd" 11.2072
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 115.805
cap "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/A" 0.218409
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/A" 0.119996
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 1.46999
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 4.20529
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_39/B" 26.7366
cap "subbyte2_and3_dec_43/A" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_46/A" 0.850494
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 4.36667
cap "li_3670_5617#" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0596287
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "li_3670_4827#" "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "li_3670_5617#" "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0596287
cap "subbyte2_and3_dec_46/vdd" "li_3670_6167#" 39.2343
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_35/B" 0.0508195
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/B" 0.32399
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 35.1277
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.101098
cap "subbyte2_and3_dec_46/gnd" "decode_24" 0.123232
cap "subbyte2_and3_dec_46/A" "li_3670_6167#" 0.191782
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 0.124476
cap "subbyte2_and3_dec_43/A" "subbyte2_and3_dec_39/B" -62.4068
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0246286
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.17411
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/B" 0.0219762
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.137795
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_39/B" 7.55418
cap "subbyte2_and3_dec_43/A" "li_3670_6167#" 0.191782
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_46/vdd" 92.1408
cap "subbyte2_and3_dec_46/vdd_uq0" "subbyte2_and3_dec_45/A" 0.0151623
cap "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.258999
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_46/A" 14.6495
cap "subbyte2_and3_dec_43/B" "li_3670_6167#" 5.65076
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 46.9749
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0718072
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0410102
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/A" 1.97474
cap "subbyte2_and3_dec_43/A" "subbyte2_and3_dec_46/gnd" 14.735
cap "li_3670_4827#" "subbyte2_and3_dec_44/A" 0.432358
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_44/A" 0.404111
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.364655
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_43/B" 49.152
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_46/C" 0.0570379
cap "subbyte2_and3_dec_43/A" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" -0.130237
cap "subbyte2_and3_dec_46/vdd" "decode_22" 0.55684
cap "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_46/gnd" 2.50364
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 3.54781
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/A" 2.90804
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 3.13267
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.0284032
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.126673
cap "subbyte2_and3_dec_46/vdd_uq0" "subbyte2_and3_dec_39/B" 0.151555
cap "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.0246286
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.536337
cap "subbyte2_and3_dec_46/A" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.00636959
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 1.82331
cap "li_3670_4827#" "subbyte2_and3_dec_46/C" 1.70939
cap "subbyte2_and3_dec_46/C" "subbyte2_and3_dec_35/B" 1.60284
cap "li_3670_5617#" "subbyte2_and3_dec_46/vdd" 5.57099
cap "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_39/B" 0.0446226
cap "li_3670_5617#" "subbyte2_and3_dec_46/A" 0.480696
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_46/vdd" 0.47488
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/A" 2.8207
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 17.5639
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 2.45931
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.109116
cap "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_6167#" 0.41884
cap "subbyte2_and3_dec_46/A" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.0389271
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.0219762
cap "subbyte2_and3_dec_46/C" "subbyte2_and3_dec_44/A" -5.91357
cap "li_3670_5617#" "subbyte2_and3_dec_43/A" 0.480696
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 2.45931
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/B" 1.69742
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_46/vdd_uq0" 1.55492
cap "li_3670_5617#" "subbyte2_and3_dec_43/B" 1.55781
cap "li_3670_4827#" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_35/B" 0.0508195
cap "li_3670_4827#" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 1.0899
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/B" 0.980857
cap "subbyte2_and3_dec_46/vdd_uq0" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.23547
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "li_3670_6167#" 6.56738
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_43/B" 0.0120748
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 4.53156
cap "subbyte2_and3_dec_43/A" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.0389271
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.0717308
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0640216
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.481078
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/B" 4.86941
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.00244686
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/A" 2.57285
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_39/B" 0.0472302
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.137795
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 23.7818
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "li_3670_6167#" 6.56738
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_6167#" 0.41884
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 3.0229
cap "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_46/C" 0.0570379
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.04961
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/C" 8.54208
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 23.9755
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_46/B" 2.84312
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 2.28902
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.04961
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_46/gnd" 4.56443
cap "subbyte2_and3_dec_46/B" "subbyte2_and3_dec_46/A" 0.4525
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.538613
cap "li_3670_4827#" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "li_3670_5617#" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0596287
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0508195
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 115.805
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 2.3995
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0155922
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.0640216
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_43/A" "subbyte2_and3_dec_46/B" 0.17394
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 0.0155922
cap "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0120748
cap "li_3670_5617#" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 1.35988
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_46/B" 0.759544
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_43/B" 0.0120748
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.364905
cap "li_3670_4827#" "subbyte2_and3_dec_45/A" 0.432358
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_45/A" 0.404111
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0718072
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 0.175757
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/A" 0.218409
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 11.2072
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0155922
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/A" 0.023632
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_39/B" 0.0472302
cap "subbyte2_and3_dec_44/A" "subbyte2_and3_dec_45/A" 0.879098
cap "li_3670_5617#" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 1.35988
cap "li_3670_5617#" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0596287
cap "subbyte2_and3_dec_43/A" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.119996
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 0.282079
cap "subbyte2_and3_dec_46/C" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0570379
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_6167#" 0.441772
cap "subbyte2_and3_dec_46/vdd" "decode_24" 0.55684
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/C" 0.161331
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/B" 0.152684
cap "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 0.101098
cap "li_3670_4827#" "subbyte2_and3_dec_39/B" 0.467869
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_39/B" 0.445365
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.143408
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/A" 0.0389271
cap "subbyte2_and3_dec_46/C" "subbyte2_and3_dec_45/A" -6.08304
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 4.46102
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_46/A" 16.5847
cap "subbyte2_and3_dec_44/A" "subbyte2_and3_dec_39/B" 1.3372
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.101098
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.282079
cap "subbyte2_and3_dec_43/A" "subbyte2_and3_dec_46/vdd" 16.5846
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_44/A" "li_3670_6167#" 0.191782
cap "subbyte2_and3_dec_43/A" "subbyte2_and3_dec_46/A" 0.805559
cap "li_3670_4827#" "subbyte2_and3_dec_46/gnd" 1.5726
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_43/B" 58.8062
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.536337
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_35/B" 1.60678
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/C" 0.351461
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.106555
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 7.05008
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_39/A" "li_3670_4827#" 0.0267088
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/A" 0.0324688
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 15.161
cap "subbyte2_and3_dec_44/A" "subbyte2_and3_dec_42/A" 0.000482395
cap "subbyte2_and3_dec_46/gnd" "decode_20" 1.79119
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_46/gnd" 0.230457
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_35/B" 0.0647998
cap "subbyte2_and3_dec_44/A" "subbyte2_and3_dec_46/vdd" 3.09347
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/A" 0.00282649
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_46/B" 0.00580306
cap "subbyte2_and3_dec_41/A" "li_3670_5617#" 0.0363014
cap "subbyte2_and3_dec_42/A" "li_3670_4827#" 0.0267088
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_42/A" -0.0864913
cap "subbyte2_and3_dec_42/A" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.00629771
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/B" 0.0226626
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.00406273
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.135489
cap "decode_21" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 1.1707
cap "subbyte2_and3_dec_46/vdd" "li_3670_4827#" 0.0598611
cap "decode_25" "decode_24" -1.89577
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 6.14629
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.00548261
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/vdd" 42.3571
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/vdd_uq0" 0.484332
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 137.823
cap "decode_24" "decode_28" 0.0433154
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "decode_20" 1.98235e-05
cap "decode_24" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.074189
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" -0.0864913
cap "decode_24" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 0.610309
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_46/C" 2.46779
cap "subbyte2_and3_dec_46/vdd" "decode_22" 0.510712
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.680051
cap "decode_21" "subbyte2_and3_dec_46/vdd_uq0" 30.3115
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_43/B" 0.0111652
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "decode_23" 0.745304
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "decode_26" 0.172756
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/A" 0.00451929
cap "decode_23" "decode_20" 0.376961
cap "decode_24" "decode_22" 1.55542
cap "subbyte2_and3_dec_46/vdd_uq0" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.0933359
cap "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_46/vdd" 0.680051
cap "subbyte2_and3_dec_44/A" "li_3670_4827#" 0.0267088
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_46/vdd_uq0" 0.273253
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "decode_17" 0.0384032
cap "decode_21" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.000118867
cap "subbyte2_and3_dec_44/A" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 0.044812
cap "subbyte2_and3_dec_44/A" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.00165577
cap "decode_25" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 1.98235e-05
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/gnd" 0.41329
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "decode_21" 0.074189
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/vdd_uq0" 19.5095
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "decode_18" 0.144529
cap "subbyte2_and3_dec_42/A" "subbyte2_and3_dec_43/B" 0.0111652
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_35/B" 0.0215999
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "decode_19" 0.348888
cap "decode_21" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 1.25956
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_43/B" 18.5242
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/A" 0.00451929
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 14.4577
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_37/A" 0.150231
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_41/A" 0.00165577
cap "decode_21" "subbyte2_and3_dec_46/gnd" 2.07421
cap "decode_25" "decode_22" 0.376961
cap "subbyte2_and3_dec_41/A" "li_3670_6167#" 0.0407765
cap "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_46/vdd_uq0" 0.00985292
cap "decode_22" "decode_18" 0.0316288
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_46/A" 0.0140201
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.0396632
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.0814258
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.013125
cap "decode_22" "decode_19" 0.414975
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.00787108
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.617729
cap "decode_22" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.659653
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "decode_22" 1.1707
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_41/A" 0.768433
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 15.1084
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.617729
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/vdd_uq0" 0.0933359
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_46/C" 0.942471
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/vdd_uq0" 2.65978
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/A" 1.32191e-06
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.00406273
cap "subbyte2_and3_dec_44/A" "subbyte2_and3_dec_43/B" 0.0126124
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "decode_21" 0.610309
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_39/A" 0.0164586
cap "decode_27" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 1.98235e-05
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "decode_23" 0.074189
cap "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_46/gnd" 0.419044
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/C" 3.79796
cap "subbyte2_and3_dec_46/vdd_uq0" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 1.35879
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_46/vdd_uq0" 28.2419
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 0.0548501
cap "subbyte2_and3_dec_43/B" "li_3670_4827#" 0.0799395
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.0162119
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/B" 0.1907
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_41/A" 0.0308046
cap "decode_21" "decode_23" 1.55542
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 2.20243
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_42/A" 0.0164586
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_46/vdd_uq0" 0.00985292
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/A" 1.32191e-06
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.0814258
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_46/vdd" 6.48854
cap "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_46/vdd_uq0" 0.00985292
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/gnd" 2.13926
cap "decode_21" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.575206
cap "subbyte2_and3_dec_46/gnd" "li_3670_6167#" -0.588092
cap "subbyte2_and3_dec_42/A" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 0.029552
cap "decode_23" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 2.03128
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 42.9884
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "decode_26" 0.0384032
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 1.15446
cap "subbyte2_and3_dec_43/A" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 0.0251318
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_46/vdd" 0.680051
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/vdd_uq0" 19.0747
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.0453213
cap "decode_24" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 1.1707
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/A" 0.017063
cap "decode_24" "decode_20" 0.0316288
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.419044
cap "decode_23" "subbyte2_and3_dec_46/vdd_uq0" 31.0006
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 14.4577
cap "decode_26" "subbyte2_and3_dec_46/vdd_uq0" 2.10615
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.419044
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.0396632
cap "subbyte2_and3_dec_44/A" "subbyte2_and3_dec_39/B" 0.016941
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_35/B" 0.0216504
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/C" 0.0448861
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/vdd_uq0" 0.469365
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/C" 4.0768e-05
cap "subbyte2_and3_dec_44/A" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" -0.0836635
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/A" 0.00165577
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/gnd" 14.4546
cap "decode_25" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 0.237572
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "decode_23" 0.659653
cap "subbyte2_and3_dec_39/B" "li_3670_4827#" 0.0266465
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 0.0264064
cap "li_3670_5617#" "subbyte2_and3_dec_46/C" 0.556405
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.00062442
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_46/B" 0.00580306
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "decode_19" 0.0384032
cap "decode_23" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.000118867
cap "subbyte2_and3_dec_39/A" "li_3670_5617#" 0.0363014
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 2.20243
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_46/C" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.0169255
cap "subbyte2_and3_dec_46/gnd" "decode_23" 2.28005
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "decode_20" 0.409505
cap "subbyte2_and3_dec_46/gnd" "decode_26" 1.32087
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.00062442
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_46/C" 0.0316025
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/vdd" 1.0953
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/C" 3.94779
cap "decode_22" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 2.03128
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.40437
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_45/A" 0.0485426
cap "subbyte2_and3_dec_42/A" "subbyte2_and3_dec_46/B" 0.00580306
cap "subbyte2_and3_dec_42/A" "li_3670_5617#" 0.0363014
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 0.029552
cap "decode_22" "decode_20" 0.559375
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/vdd_uq0" 1.64392
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_46/B" 0.189678
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_35/A" 0.0140201
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "decode_24" 0.575206
cap "subbyte2_and3_dec_46/vdd" "li_3670_5617#" 0.150524
cap "decode_21" "subbyte2_and3_dec_46/vdd" 0.510712
cap "decode_27" "subbyte2_and3_dec_46/vdd_uq0" 0.502184
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "decode_23" 1.1707
cap "subbyte2_and3_dec_46/vdd_uq0" "subbyte2_and3_dec_46/C" 7.5474
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_42/A" 1.96226
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.572162
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "decode_26" 0.348888
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_43/B" 0.0604258
cap "subbyte2_and3_dec_42/A" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 0.0548501
cap "decode_24" "decode_21" 0.829951
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/A" 0.00282649
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_46/vdd_uq0" 0.273253
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_41/A" 2.8947
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 43.0037
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_46/vdd_uq0" 0.00985292
cap "decode_24" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.000118867
cap "subbyte2_and3_dec_44/A" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/B" 0.148663
cap "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/C" 0.0169255
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/A" 0.0193438
cap "decode_23" "decode_26" 0.414975
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/C" 0.491666
cap "li_3670_6167#" "subbyte2_and3_dec_46/C" 0.666041
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 1.32427
cap "decode_24" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 1.00854
cap "subbyte2_and3_dec_44/A" "subbyte2_and3_dec_46/B" 0.00580306
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/A" 0.00629771
cap "subbyte2_and3_dec_39/A" "li_3670_6167#" 0.0407765
cap "subbyte2_and3_dec_44/A" "li_3670_5617#" 0.0363014
cap "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_46/vdd" 0.315674
cap "subbyte2_and3_dec_42/A" "subbyte2_and3_dec_46/vdd_uq0" 0.273253
cap "decode_21" "decode_17" 0.0433154
cap "subbyte2_and3_dec_46/C" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.384259
cap "decode_27" "subbyte2_and3_dec_46/gnd" 0.369362
cap "decode_25" "decode_21" 0.0316288
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_46/vdd_uq0" 0.0129015
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/A" 0.00451929
cap "decode_21" "decode_18" 0.376961
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_46/C" 13.3805
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_46/vdd_uq0" 106.487
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/B" 0.0189381
cap "decode_21" "decode_19" 0.996044
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_39/A" 0.768433
cap "subbyte2_and3_dec_42/A" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.00062442
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.00406273
cap "decode_21" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 1.62178
cap "subbyte2_and3_dec_44/A" "subbyte2_and3_dec_41/A" 0.000482395
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "decode_21" 0.745304
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_38/A" 0.212886
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_46/gnd" 0.419044
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_42/A" 1.29707e-06
cap "subbyte2_and3_dec_42/A" "li_3670_6167#" 0.0407765
cap "decode_24" "subbyte2_and3_dec_46/vdd_uq0" 30.5885
cap "subbyte2_and3_dec_44/A" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 0.0427046
cap "decode_25" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 0.144529
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.587287
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 1.38734
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "decode_18" 1.98235e-05
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/vdd" 6.09468
cap "subbyte2_and3_dec_46/vdd" "li_3670_6167#" 0.194603
cap "subbyte2_and3_dec_42/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.00567277
cap "subbyte2_and3_dec_41/A" "li_3670_4827#" 0.0267088
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "decode_19" 0.172756
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_41/A" 0.0548501
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.0155446
cap "decode_21" "decode_22" 1.49642
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_42/A" 0.768433
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 4.96359
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/C" 0.25898
cap "decode_27" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.144529
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 0.81509
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 137.823
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "decode_24" 1.62178
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.230457
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/C" 3.75917
cap "decode_23" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.437553
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_46/vdd" 77.5771
cap "decode_17" "subbyte2_and3_dec_46/vdd_uq0" 0.178462
cap "subbyte2_and3_dec_44/A" "subbyte2_and3_dec_46/vdd_uq0" 0.273253
cap "decode_25" "subbyte2_and3_dec_46/vdd_uq0" 2.96387
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/A" -0.0864913
cap "decode_18" "subbyte2_and3_dec_46/vdd_uq0" 0.501769
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 0.0889401
cap "decode_27" "decode_23" 0.0316288
cap "decode_22" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 0.745304
cap "decode_24" "subbyte2_and3_dec_46/gnd" 2.11913
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.315674
cap "subbyte2_and3_dec_46/vdd_uq0" "decode_19" 1.80459
cap "decode_28" "subbyte2_and3_dec_46/vdd_uq0" 0.178462
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.315674
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/vdd_uq0" 18.7495
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/vdd_uq0" 2.18938
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_46/B" 0.0174092
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/A" 0.0155446
cap "subbyte2_and3_dec_44/A" "li_3670_6167#" 0.0407765
cap "subbyte2_and3_dec_43/B" "li_3670_5617#" 0.10865
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "decode_20" 0.144529
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_42/A" 0.0324688
cap "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/C" 0.0448861
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/A" 0.00282649
cap "subbyte2_and3_dec_44/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.00062442
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/vdd" 41.5353
cap "decode_22" "subbyte2_and3_dec_46/vdd_uq0" 30.5523
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_46/gnd" "decode_17" 0.133645
cap "subbyte2_and3_dec_44/A" "subbyte2_and3_dec_46/gnd" 0.768433
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.0396632
cap "decode_25" "subbyte2_and3_dec_46/gnd" 1.85997
cap "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_46/vdd_uq0" 0.0129015
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_43/B" 0.0111652
cap "subbyte2_and3_dec_46/gnd" "decode_18" 0.369295
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "decode_24" 0.745304
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 0.191393
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 1.38734
cap "subbyte2_and3_dec_46/C" "subbyte2_and3_dec_35/B" 0.239043
cap "subbyte2_and3_dec_46/vdd" "decode_23" 0.510712
cap "subbyte2_and3_dec_46/gnd" "decode_19" 1.27196
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/A" 1.32191e-06
cap "subbyte2_and3_dec_46/gnd" "decode_28" 0.133645
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_43/A" 0.212886
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/gnd" 14.5708
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 1.8591
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "decode_22" 0.575206
cap "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_46/vdd_uq0" 0.0129015
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_35/B" 0.0216504
cap "subbyte2_and3_dec_42/A" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.00165577
cap "decode_24" "decode_23" 1.49642
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 1.11817
cap "decode_22" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.437553
cap "decode_24" "decode_26" 0.996044
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/C" 0.384259
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_46/vdd_uq0" 2.81746
cap "subbyte2_and3_dec_46/gnd" "decode_22" 2.20735
cap "subbyte2_and3_dec_44/A" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.0593694
cap "decode_25" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.409505
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.230457
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.00567277
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/B" 0.0030378
cap "subbyte2_and3_dec_42/A" "subbyte2_and3_dec_35/B" 0.0216504
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_35/B" 0.014835
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "decode_28" 0.0384032
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/A" 0.0017389
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 1.23546
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_46/B" 0.00580306
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/B" 0.00764692
cap "subbyte2_and3_dec_43/B" "li_3670_6167#" 0.122044
cap "decode_25" "decode_23" 0.559375
cap "subbyte2_and3_dec_39/B" "li_3670_5617#" 0.0362167
cap "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_46/gnd" 0.230457
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_46/C" 0.0316025
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/A" 0.0133537
cap "decode_23" "decode_19" 0.0433154
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.00406273
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.0017389
cap "decode_23" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" 0.575206
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "decode_22" 1.49713
cap "decode_21" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 1.00854
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "decode_23" 1.49713
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 4.91553
cap "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_43/B" 7.0874
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/A" 0.017063
cap "decode_21" "decode_20" -1.89577
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_41/A" 0.0164586
cap "subbyte2_and3_dec_42/A" "subbyte2_and3_dec_46/C" 0.0316025
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 0.0235472
cap "decode_24" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 1.25956
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_46/C" 174.019
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 0.0233607
cap "decode_22" "decode_23" -3.79154
cap "subbyte2_and3_dec_44/A" "subbyte2_and3_dec_35/B" 0.0216504
cap "decode_22" "decode_26" 0.0433154
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 28.9155
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_39/A" 2.86657
cap "decode_20" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 0.237572
cap "decode_27" "decode_24" 0.376961
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_46/vdd" 0.315674
cap "decode_22" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.074189
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_46/vdd_uq0" 0.939155
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/B" 0.100555
cap "subbyte2_and3_dec_44/A" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.013125
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/A" 0.0140074
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_42/A" 2.86657
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/vdd_uq0" 19.5968
cap "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.680051
cap "decode_20" "subbyte2_and3_dec_46/vdd_uq0" 2.53972
cap "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_46/vdd_uq0" 0.0129015
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/B" 0.00856502
cap "subbyte2_and3_dec_39/B" "li_3670_6167#" 0.0406813
cap "subbyte2_and3_dec_44/A" "subbyte2_and3_dec_46/C" 0.0316025
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/A" 0.0251318
cap "subbyte2_and3_dec_44/A" "subbyte2_and3_dec_39/A" 1.96275
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 0.81509
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.0396632
cap "decode_24" "subbyte2_and3_dec_46/vdd" 0.510712
cap "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/A" 0.0030378
cap "li_3670_4827#" "subbyte2_and3_dec_46/C" 0.335588
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_46/gnd" 2.36247
cap "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/C" 0.491666
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_46/C" 3.91809
cap "decode_22" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.000118867
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_42/A" 0.0254182
cap "subbyte2_and3_dec_40/A" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0348126
cap "li_3670_2457#" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.039202
cap "li_3670_2457#" "subbyte2_and3_dec_39/A" 0.0162262
cap "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_39/A" 0.0204712
cap "subbyte2_and3_dec_42/B" "subbyte2_and3_dec_39/B" 0.453674
cap "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_42/B" 0.357314
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_39/A" 0.0700083
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0302085
cap "subbyte2_and3_dec_40/A" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.107746
cap "subbyte2_and3_dec_42/B" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0408504
cap "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_40/A" 0.223907
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0302085
cap "li_3670_2457#" "subbyte2_and3_dec_42/A" 0.131254
cap "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_42/A" 0.0254182
cap "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_40/A" 1.00678
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_2457#" 0.039202
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_39/A" 0.0694041
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_42/A" 0.108658
cap "subbyte2_and3_dec_43/C" "subbyte2_and3_dec_40/A" 0.43478
cap "subbyte2_and3_dec_42/B" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.165697
cap "subbyte2_and3_dec_42/B" "subbyte2_and3_dec_40/A" 0.150931
cap "subbyte2_and3_dec_42/B" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.357314
cap "gnd_uq15" "subbyte2_and3_dec_39/A" 0.395472
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_42/A" 0.158775
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0012604
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_41/A" 0.0302085
cap "subbyte2_and3_dec_42/B" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 1.81026
cap "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_40/A" 0.0348126
cap "subbyte2_and3_dec_42/B" "subbyte2_and3_dec_43/C" 0.624384
cap "vdd_uq16" "subbyte2_and3_dec_40/A" 0.0852948
cap "li_3670_2457#" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.039202
cap "gnd_uq15" "subbyte2_and3_dec_42/A" 0.48133
cap "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_42/A" 0.00650826
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "li_3670_2457#" 0.291026
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_39/A" 0.219516
cap "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_39/A" 0.0700083
cap "subbyte2_and3_dec_42/B" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0408504
cap "subbyte2_and3_dec_41/A" "li_3670_2457#" 0.131254
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0204712
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0302085
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_40/A" 0.0348126
cap "subbyte2_and3_dec_42/B" "vdd_uq16" 0.195751
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_41/A" 0.140468
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_42/A" 0.275824
cap "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_42/A" 0.093707
cap "subbyte2_and3_dec_40/A" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0348126
cap "li_3670_2457#" "gnd_uq15" 0.719078
cap "li_3670_2457#" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0435676
cap "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_42/A" 0.0254182
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_40/A" 0.0709199
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0372786
cap "subbyte2_and3_dec_42/B" "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0408504
cap "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_39/A" 0.0594094
cap "subbyte2_and3_dec_42/B" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0408504
cap "subbyte2_and3_dec_40/A" "subbyte2_and3_dec_42/A" 0.183392
cap "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_39/A" 0.199558
cap "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_42/A" 0.0602455
cap "subbyte2_and3_dec_41/A" "gnd_uq15" 0.564221
cap "subbyte2_and3_dec_43/C" "subbyte2_and3_dec_39/A" 0.209346
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0166748
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_40/A" 0.0348126
cap "li_3670_2457#" "subbyte2_and3_dec_39/B" 0.469866
cap "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_42/A" 0.0963638
cap "subbyte2_and3_dec_42/B" "subbyte2_and3_dec_39/A" 0.0175507
cap "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "li_3670_2457#" 0.291026
cap "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_42/A" 0.407996
cap "li_3670_2457#" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.039202
cap "subbyte2_and3_dec_43/C" "subbyte2_and3_dec_42/A" 0.277536
cap "subbyte2_and3_dec_42/B" "subbyte2_and3_dec_42/A" 0.150931
cap "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_39/A" 0.0204712
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_42/B" 0.0408504
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_39/B" 0.337046
cap "vdd_uq16" "subbyte2_and3_dec_39/A" 1.77752e-05
cap "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_41/A" 0.143702
cap "li_3670_2457#" "subbyte2_and3_dec_40/A" 0.131254
cap "li_3670_2457#" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.135924
cap "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_40/A" 0.0348126
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_40/A" 0.200771
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0302085
cap "li_3670_2457#" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.291026
cap "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_42/A" 0.0254182
cap "vdd_uq16" "subbyte2_and3_dec_42/A" 0.00786098
cap "li_3670_2457#" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 1.41098
cap "subbyte2_and3_dec_43/C" "li_3670_2457#" 0.522864
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_39/A" 0.0204712
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_40/A" 0.196095
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0819635
cap "subbyte2_and3_dec_42/B" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0408504
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_42/B" 0.357314
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0204712
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.160842
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_42/A" 0.0254182
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.676969
cap "gnd_uq15" "subbyte2_and3_dec_40/A" 0.643633
cap "subbyte2_and3_dec_40/A" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0298734
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_43/C" 0.352836
cap "li_3670_2457#" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.039202
cap "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_42/A" 0.0254182
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_42/B" 0.150931
cap "vdd_uq16" "li_3670_2457#" 0.148323
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_42/A" 0.0639067
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_39/A" 0.0204712
cap "subbyte2_and3_dec_42/B" "gnd_uq15" 0.790088
cap "subbyte2_and3_dec_42/B" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0569932
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0302085
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_40/A" 0.402805
cap "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_40/A" 0.223907
cap "subbyte2_and3_dec_41/A" "vdd_uq16" 0.0352044
cap "li_3670_2457#" "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.039202
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 2.57545
cap "gnd_uq14" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 1.87982
cap "vdd_uq14" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.258472
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_35/B" 0.0810718
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/C" 0.161331
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_42/A" 32.406
cap "subbyte2_and3_dec_41/A" "gnd_uq14" 14.3687
cap "li_3670_6167#" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.441772
cap "li_3670_5617#" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0596287
cap "li_3670_4827#" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.119215
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 1.19959
cap "li_3670_2457#" "subbyte2_and3_dec_40/A" 0.17394
cap "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "li_3670_6167#" 6.56738
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq14" 0.838738
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.124476
cap "li_3670_6167#" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.41884
cap "li_3670_5617#" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0596287
cap "gnd_uq14" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 22.9018
cap "li_3670_5617#" "vdd_uq15" 5.49359
cap "subbyte2_and3_dec_42/B" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.420362
cap "li_3670_5617#" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.397471
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/C" 0.1551
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_40/A" 6.12485
cap "vdd_uq15" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.47488
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0718072
cap "subbyte2_and3_dec_42/A" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.0536857
cap "subbyte2_and3_dec_39/B" "li_3670_2457#" 0.531373
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.101098
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "li_3670_4827#" "subbyte2_and3_dec_43/C" 2.11182
cap "gnd_uq14" "subbyte2_and3_dec_35/B" 9.71453
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 1.78294
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 2.73283
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "vdd_uq15" 55.9064
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_42/A" 0.552952
cap "subbyte2_and3_dec_40/A" "vdd_uq14" 0.0151623
cap "subbyte2_and3_dec_43/C" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 0.310491
cap "vdd_uq15" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.04961
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_43/C" 0.0570379
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_35/B" 0.0508195
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.106555
cap "li_3670_6167#" "subbyte2_and3_dec_39/A" -0.620761
cap "vdd_uq15" "decode_27" 0.55684
cap "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.124476
cap "subbyte2_and3_dec_39/B" "vdd_uq14" 0.454664
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_40/A" "subbyte2_and3_dec_42/B" 0.189402
cap "subbyte2_and3_dec_43/C" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 10.0159
cap "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.282079
cap "vdd_uq15" "subbyte2_and3_dec_39/A" 7.79429
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/A" 0.0688562
cap "subbyte2_and3_dec_40/A" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.305707
cap "li_3670_2457#" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.0235192
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "gnd_uq14" 4.15427
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_42/A" 0.0979802
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 2.90804
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq14" 0.692419
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.0640216
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_42/B" 0.808573
cap "li_3670_4827#" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "gnd_uq14" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.263229
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.101098
cap "li_3670_6167#" "gnd_uq14" 131.562
cap "li_3670_6167#" "subbyte2_and3_dec_42/A" 0.191782
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_35/B" 0.682671
cap "gnd_uq14" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 4.36632
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_6167#" 0.441772
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5617#" 0.0596287
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.137795
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "li_3670_4827#" 1.0899
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 1.77065
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "vdd_uq15" 0.254998
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0246286
cap "li_3670_4827#" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_40/A" "subbyte2_and3_dec_43/C" -5.43915
cap "gnd_uq14" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 3.94583
cap "li_3670_2457#" "subbyte2_and3_dec_43/C" 0.861018
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 0.0717308
cap "vdd_uq14" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.0230017
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 1.77211
cap "gnd_uq14" "vdd_uq15" 74.8637
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "gnd_uq14" 10.3608
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_42/A" 0.513711
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.109116
cap "li_3670_5617#" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 1.35988
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.126673
cap "vdd_uq15" "subbyte2_and3_dec_42/A" 14.2747
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "vdd_uq15" 0.47488
cap "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.282079
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_43/C" 31.1139
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 35.1277
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 0.218409
cap "li_3670_4827#" "subbyte2_and3_dec_39/A" 0.0849486
cap "subbyte2_and3_dec_42/B" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.0281209
cap "gnd_uq14" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 1.78102
cap "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.379269
cap "li_3670_6167#" "subbyte2_and3_dec_41/A" 0.191782
cap "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.106555
cap "vdd_uq14" "subbyte2_and3_dec_43/C" 0.0478259
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0640216
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 2.14463
cap "li_3670_5617#" "subbyte2_and3_dec_40/A" 0.480696
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "gnd_uq14" 0.669797
cap "li_3670_6167#" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 6.56738
cap "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq14" 2.48539
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_42/A" 0.00636959
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_41/A" 0.478823
cap "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.174476
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0155922
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 2.38123
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.0246286
cap "subbyte2_and3_dec_41/A" "vdd_uq15" 14.1851
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_40/A" 2.57285
cap "subbyte2_and3_dec_42/B" "subbyte2_and3_dec_43/C" 2.05433
cap "gnd_uq14" "decode_25" 0.123232
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "li_3670_2457#" 0.310771
cap "li_3670_4827#" "gnd_uq14" 2.46548
cap "li_3670_4827#" "subbyte2_and3_dec_42/A" 0.432358
cap "gnd_uq14" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 2.42138
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_4827#" 0.0540955
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0508195
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0446226
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq14" 4.28657
cap "subbyte2_and3_dec_42/A" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_39/B" "li_3670_5617#" 1.55781
cap "subbyte2_and3_dec_43/C" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 1.05991
cap "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.143408
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 2.24977
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/C" 0.302657
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 5.63529
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 0.00636959
cap "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq14" 1.35593
cap "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.137795
cap "vdd_uq15" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 60.6047
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0508195
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0446226
cap "vdd_uq15" "subbyte2_and3_dec_35/B" 9.35384
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/B" 0.271921
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "vdd_uq14" 0.258472
cap "gnd_uq14" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 22.0225
cap "subbyte2_and3_dec_42/A" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 3.04765
cap "subbyte2_and3_dec_40/A" "subbyte2_and3_dec_39/A" 22.2053
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.282079
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.175757
cap "li_3670_2457#" "subbyte2_and3_dec_39/A" 0.0503273
cap "gnd_uq14" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.65203
cap "li_3670_4827#" "subbyte2_and3_dec_41/A" 0.432358
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_42/B" 0.918899
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_39/A" 1.62183
cap "li_3670_6167#" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.41884
cap "li_3670_5617#" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.165283
cap "subbyte2_and3_dec_40/A" "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 0.0389271
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq14" 0.689126
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 3.278
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "vdd_uq15" 7.05008
cap "subbyte2_and3_dec_40/A" "gnd_uq14" 14.5223
cap "subbyte2_and3_dec_40/A" "subbyte2_and3_dec_42/A" 0.860343
cap "li_3670_6167#" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.441772
cap "li_3670_4827#" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 1.0899
cap "li_3670_2457#" "gnd_uq14" 1.16783
cap "li_3670_2457#" "subbyte2_and3_dec_42/A" 0.17394
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 0.117519
cap "li_3670_6167#" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 2.84773
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" 0.00244686
cap "vdd_uq15" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.04961
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.143408
cap "li_3670_6167#" "vdd_uq15" 38.9883
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0640216
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 2.8207
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.106555
cap "li_3670_5617#" "subbyte2_and3_dec_43/C" 2.54124
cap "gnd_uq14" "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00518006
cap "subbyte2_and3_dec_43/C" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0570379
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.258999
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_42/B" 0.0542951
cap "subbyte2_and3_dec_39/B" "gnd_uq14" 50.1275
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_42/A" 6.18215
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_35/B" 0.0508195
cap "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.0155922
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0446226
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.101098
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/C" 8.7835
cap "vdd_uq15" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.47488
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "vdd_uq15" 12.1969
cap "subbyte2_and3_dec_43/C" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0570379
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.114859
cap "gnd_uq14" "vdd_uq14" 1.30369
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 5.2126
cap "vdd_uq14" "subbyte2_and3_dec_42/A" 0.0151623
cap "gnd_uq14" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 2.68963
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 4.88394
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_40/A" 0.879098
cap "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.258999
cap "li_3670_2457#" "subbyte2_and3_dec_41/A" 0.17394
cap "gnd_uq14" "subbyte2_and3_dec_42/B" 5.80679
cap "vdd_uq15" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 2.8252
cap "subbyte2_and3_dec_42/B" "subbyte2_and3_dec_42/A" 0.467961
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_43/C" -2.16041
cap "li_3670_5617#" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0596287
cap "li_3670_4827#" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "gnd_uq14" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.161657
cap "gnd_uq14" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 5.67319
cap "subbyte2_and3_dec_42/A" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.69318
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_41/A" -61.5019
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_6167#" 0.41884
cap "li_3670_2457#" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.310771
cap "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.109116
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.126673
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "li_3670_5617#" 1.35988
cap "subbyte2_and3_dec_40/A" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 2.96532
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "gnd_uq14" 1.05815
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "vdd_uq15" 0.536337
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0155922
cap "li_3670_5617#" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0596287
cap "li_3670_4827#" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_42/A" 0.0389271
cap "subbyte2_and3_dec_40/A" "subbyte2_and3_dec_35/B" 0.949573
cap "subbyte2_and3_dec_41/A" "vdd_uq14" 0.0151623
cap "gnd_uq14" "decode_26" 0.123232
cap "li_3670_4827#" "vdd_uq15" 3.83071
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.252721
cap "li_3670_4827#" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.312412
cap "vdd_uq15" "decode_25" 0.55684
cap "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq14" 2.49836
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.0718072
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.137795
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "vdd_uq15" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 6.06125
cap "li_3670_6167#" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 6.56738
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.124476
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 6.79294
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "vdd_uq15" 1.04961
cap "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.258999
cap "gnd_uq14" "subbyte2_and3_dec_43/C" 91.3773
cap "subbyte2_and3_dec_43/C" "subbyte2_and3_dec_42/A" -5.64927
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_43/C" 0.0570379
cap "vdd_uq14" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.258472
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_35/B" 4.52681
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_42/B" 0.338243
cap "li_3670_5617#" "subbyte2_and3_dec_39/A" 0.0911101
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0718072
cap "gnd_uq14" "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.528537
cap "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/A" 2.22053
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 113.889
cap "vdd_uq15" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 60.2913
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.813876
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_40/A" 0.00636959
cap "subbyte2_and3_dec_42/B" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 2.49711
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" 0.023632
cap "li_3670_6167#" "subbyte2_and3_dec_40/A" 0.191782
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 30.7611
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 1.82331
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.106555
cap "li_3670_5617#" "gnd_uq14" 2.73395
cap "li_3670_5617#" "subbyte2_and3_dec_42/A" 0.480696
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" 0.222634
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_43/C" -5.54103
cap "gnd_uq14" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 3.80464
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_5617#" 0.0596287
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_4827#" 0.0540955
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.171455
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0446226
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "gnd_uq14" 23.051
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_40/A" 0.892243
cap "subbyte2_and3_dec_39/B" "li_3670_6167#" 5.65076
cap "li_3670_2457#" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.0312728
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_42/A" 2.14863
cap "subbyte2_and3_dec_40/A" "vdd_uq15" 14.4567
cap "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.0640216
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.364905
cap "li_3670_2457#" "vdd_uq15" 0.0125908
cap "gnd_uq14" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 4.57071
cap "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.109116
cap "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq14" 1.54953
cap "subbyte2_and3_dec_43/C" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 10.2161
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0446226
cap "li_3670_4827#" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 1.0899
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 1.75878
cap "gnd_uq14" "decode_27" 0.123232
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 3.06797
cap "subbyte2_and3_dec_39/B" "vdd_uq15" 57.694
cap "subbyte2_and3_dec_40/A" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 0.218409
cap "subbyte2_and3_dec_43/C" "subbyte2_and3_dec_35/B" 3.0881
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.174476
cap "vdd_uq15" "vdd_uq14" 18.1181
cap "gnd_uq14" "subbyte2_and3_dec_39/A" 11.4851
cap "gnd_uq14" "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0673407
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_42/A" 0.537473
cap "li_3670_5617#" "subbyte2_and3_dec_41/A" 0.480696
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0718072
cap "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.101098
cap "li_3670_6167#" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.961481
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 0.074549
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_41/A" 0.121872
cap "li_3670_4827#" "subbyte2_and3_dec_40/A" 0.432358
cap "vdd_uq15" "subbyte2_and3_dec_42/B" 2.84315
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_42/B" 0.0342763
cap "li_3670_5617#" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 1.35988
cap "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq14" 2.63967
cap "subbyte2_and3_dec_40/A" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 0.303648
cap "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.175757
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0246286
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 0.0219762
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/C" 0.659271
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.308944
cap "vdd_uq15" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 21.2515
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 115.805
cap "gnd_uq14" "subbyte2_and3_dec_42/A" 14.468
cap "subbyte2_and3_dec_39/B" "li_3670_4827#" 1.40361
cap "li_3670_6167#" "subbyte2_and3_dec_43/C" 3.53268
cap "subbyte2_and3_dec_43/C" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0570379
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0508195
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq14" 3.53958
cap "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.124476
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "vdd_uq15" 2.45931
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 0.152684
cap "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.0246286
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/B" 3.10958
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0446226
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_39/A" 0.565967
cap "subbyte2_and3_dec_40/A" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.188728
cap "vdd_uq15" "decode_26" 0.55684
cap "li_3670_2457#" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.310771
cap "subbyte2_and3_dec_43/C" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0570379
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0508195
cap "vdd_uq15" "subbyte2_and3_dec_43/C" 49.2186
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/C" 2.35081
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.0155922
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 5.75175
cap "vdd_uq14" "decode_21" 0.219155
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.0189381
cap "vdd_uq14" "decode_31" 0.00134804
cap "vdd_uq15" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 40.8724
cap "li_3670_5617#" "subbyte2_and3_dec_38/A" 0.0363014
cap "vdd_uq15" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 6.98175
cap "decode_23" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.348888
cap "subbyte2_and3_dec_42/B" "subbyte2_and3_dec_38/A" 0.0111652
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.503137
cap "vdd_uq15" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 8.73671
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.0226626
cap "decode_30" "decode_27" 0.414975
cap "subbyte2_and3_dec_33/A" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.0193438
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_40/A" 0.0179058
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.0396632
cap "vdd_uq14" "decode_26" 29.9412
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/C" 0.259978
cap "vdd_uq14" "decode_29" 1.72421
cap "decode_27" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 0.437553
cap "vdd_uq14" "decode_25" 29.7944
cap "gnd_uq14" "li_3670_6167#" -0.441069
cap "decode_22" "gnd_uq14" 0.439097
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.00282649
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/C" 0.179003
cap "decode_24" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.237572
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/C" 5.08851e-06
cap "decode_28" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.332057
cap "gnd_uq14" "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.230457
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/A" 1.29707e-06
cap "vdd_uq15" "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.315674
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/A" 0.029552
cap "subbyte2_and3_dec_40/A" "li_3670_5617#" 0.0363014
cap "subbyte2_and3_dec_39/B" "li_3670_5617#" 0.10865
cap "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.00451929
cap "decode_28" "gnd_uq14" 2.02831
cap "subbyte2_and3_dec_42/B" "subbyte2_and3_dec_40/A" 0.0111652
cap "subbyte2_and3_dec_42/B" "subbyte2_and3_dec_39/B" 0.0334957
cap "vdd_uq14" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00985292
cap "decode_24" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.409505
cap "vdd_uq15" "subbyte2_and3_dec_43/C" 172.87
cap "li_3670_4827#" "subbyte2_and3_dec_43/C" 0.305628
cap "decode_21" "decode_25" 0.0433154
cap "vdd_uq15" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 2.14149
cap "gnd_uq14" "subbyte2_and3_dec_38/A" 0.768433
cap "vdd_uq14" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 18.7493
cap "gnd_uq14" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.230457
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_43/C" 0.217703
cap "li_3670_2457#" "subbyte2_and3_dec_38/A" 0.00580306
cap "li_3670_4827#" "subbyte2_and3_dec_37/A" 0.0267088
cap "decode_22" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 1.98235e-05
cap "vdd_uq15" "subbyte2_and3_dec_37/A" 2.86365
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/C" 0.320961
cap "vdd_uq15" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.315674
cap "subbyte2_and3_dec_33/A" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 1.32191e-06
cap "decode_25" "decode_26" 1.49642
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/A" 0.00567277
cap "li_3670_6167#" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.0396632
cap "decode_29" "decode_26" 0.376961
cap "gnd_uq14" "vdd_uq14" 15.1934
cap "decode_25" "decode_29" 0.0316288
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_37/A" 0.0216504
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_40/A" -0.0836635
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/B" 0.148663
cap "decode_28" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.348888
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "vdd_uq14" 1.40529
cap "decode_27" "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" 0.074189
cap "decode_22" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.144529
cap "li_3670_6167#" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.0396632
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/A" 0.00165577
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "decode_31" 1.98235e-05
cap "gnd_uq14" "subbyte2_and3_dec_40/A" 0.768433
cap "gnd_uq14" "subbyte2_and3_dec_39/B" 7.0874
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/A" 0.0548501
cap "gnd_uq14" "decode_31" 0.000700664
cap "gnd_uq14" "decode_21" 0.174338
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "vdd_uq15" 1.14131
cap "decode_28" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.172756
cap "vdd_uq15" "decode_27" 0.510712
cap "subbyte2_and3_dec_40/A" "li_3670_2457#" 0.00580306
cap "subbyte2_and3_dec_39/B" "li_3670_2457#" 0.0174092
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.00406273
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "decode_26" 2.03128
cap "vdd_uq15" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 0.60517
cap "decode_23" "decode_27" 0.0433154
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_40/A" 0.00062442
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/B" 0.0133537
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "decode_25" 1.00854
cap "vdd_uq15" "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" 0.00429411
cap "subbyte2_and3_dec_38/A" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" -0.0864913
cap "vdd_uq14" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 18.8913
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "decode_29" 0.237572
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/A" 0.00629771
cap "gnd_uq14" "decode_26" 1.87772
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/A" 0.0324688
cap "gnd_uq14" "decode_25" 1.75748
cap "gnd_uq14" "decode_29" 0.954845
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "decode_27" 0.659653
cap "vdd_uq15" "li_3670_4827#" 0.0798148
cap "vdd_uq14" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 18.3338
cap "subbyte2_and3_dec_43/C" "li_3670_6167#" 0.596568
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "decode_26" 0.437553
cap "vdd_uq14" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 2.49608
cap "vdd_uq14" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 4.63218
cap "subbyte2_and3_dec_40/A" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.0427046
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.191393
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "decode_25" 1.25956
cap "subbyte2_and3_dec_35/A" "subbyte2_and3_dec_40/A" 0.981132
cap "vdd_uq15" "subbyte2_and3_dec_35/B" 0.305214
cap "gnd_uq14" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.419044
cap "decode_24" "decode_27" 0.376961
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.00451929
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "vdd_uq15" 3.03759
cap "li_3670_6167#" "subbyte2_and3_dec_37/A" 0.0407765
cap "subbyte2_and3_dec_40/A" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.044812
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.1907
cap "decode_21" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.0384032
cap "subbyte2_and3_dec_40/A" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.00165577
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.0162119
cap "subbyte2_and3_dec_43/C" "subbyte2_and3_dec_38/A" 0.0316025
cap "subbyte2_and3_dec_40/A" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.0548501
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.100555
cap "gnd_uq14" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 14.4779
cap "vdd_uq15" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.680051
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "decode_26" 0.745304
cap "li_3670_5617#" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.00406273
cap "subbyte2_and3_dec_42/B" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.0226626
cap "decode_25" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 1.1707
cap "decode_30" "vdd_uq14" 1.03781
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "decode_29" 0.144529
cap "vdd_uq14" "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00985292
cap "vdd_uq15" "subbyte2_and3_dec_41/A" 0.0485426
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.104651
cap "decode_26" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 1.1707
cap "li_3670_5617#" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.00406273
cap "subbyte2_and3_dec_37/A" "subbyte2_and3_dec_38/A" 1.96226
cap "vdd_uq14" "subbyte2_and3_dec_43/C" 6.80902
cap "subbyte2_and3_dec_42/B" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.0189381
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "decode_26" 0.659653
cap "vdd_uq14" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 0.808399
cap "decode_25" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.745304
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "decode_26" 1.25956
cap "decode_29" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 1.98235e-05
cap "decode_25" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 1.62178
cap "decode_25" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.437553
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "gnd_uq14" 1.20096
cap "subbyte2_and3_dec_34/A" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.0251318
cap "vdd_uq14" "subbyte2_and3_dec_37/A" 0.273253
cap "subbyte2_and3_dec_40/A" "subbyte2_and3_dec_43/C" 0.0316025
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_43/C" 2.53277
cap "vdd_uq14" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00985292
cap "subbyte2_and3_dec_40/A" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 0.013125
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 0.00548261
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 28.9155
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.0251318
cap "decode_28" "decode_27" 0.748208
cap "subbyte2_and3_dec_35/A" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.0326462
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/A" 0.00165577
cap "gnd_uq14" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 14.6147
cap "decode_30" "decode_26" 0.0433154
cap "vdd_uq15" "li_3670_6167#" 0.25947
cap "subbyte2_and3_dec_33/A" "vdd_uq15" 0.0363556
cap "subbyte2_and3_dec_40/A" "subbyte2_and3_dec_37/A" 0.000482395
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 2.20243
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_37/A" 0.0164586
cap "subbyte2_and3_dec_35/A" "gnd_uq14" 0.0621419
cap "subbyte2_and3_dec_42/A" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 1.32191e-06
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/A" 0.00062442
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.017063
cap "li_3670_5617#" "subbyte2_and3_dec_43/C" 0.500257
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 126.814
cap "vdd_uq15" "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.680051
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "decode_26" 0.000118867
cap "subbyte2_and3_dec_42/B" "subbyte2_and3_dec_43/C" 0.0384973
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.00282649
cap "gnd_uq14" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 14.2331
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.617729
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "vdd_uq14" 0.499831
cap "vdd_uq14" "decode_27" 30.0487
cap "gnd_uq14" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 2.34645
cap "gnd_uq14" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 4.36602
cap "vdd_uq14" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 0.107592
cap "vdd_uq14" "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" 0.0363477
cap "li_3670_4827#" "subbyte2_and3_dec_38/A" 0.0267088
cap "li_3670_5617#" "subbyte2_and3_dec_37/A" 0.0363014
cap "vdd_uq15" "subbyte2_and3_dec_38/A" 2.84423
cap "vdd_uq15" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.680051
cap "subbyte2_and3_dec_34/A" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.00451929
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 1.38734
cap "subbyte2_and3_dec_42/B" "subbyte2_and3_dec_37/A" 0.0111652
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/B" 0.0030378
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_38/A" 0.0216504
cap "decode_30" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.172756
cap "subbyte2_and3_dec_35/A" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.0140074
cap "vdd_uq15" "vdd_uq14" 90.6892
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/B" 0.0017389
cap "subbyte2_and3_dec_34/A" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.00282649
cap "decode_27" "decode_31" 0.0316288
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/A" 1.29707e-06
cap "subbyte2_and3_dec_40/A" "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/C" 3.735
cap "decode_23" "vdd_uq14" 1.92193
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 0.617729
cap "gnd_uq14" "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.419044
cap "decode_30" "gnd_uq14" 0.539975
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 137.823
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.81509
cap "subbyte2_and3_dec_35/A" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.0193438
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "decode_26" 0.074189
cap "gnd_uq14" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 0.603214
cap "gnd_uq14" "subbyte2_and3_dec_43/C" 12.2306
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 1.71533
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "vdd_uq14" 1.63489
cap "decode_27" "decode_26" -3.79154
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/A" 0.0233607
cap "vdd_uq15" "subbyte2_and3_dec_40/A" 3.0012
cap "vdd_uq15" "subbyte2_and3_dec_39/B" 18.4262
cap "subbyte2_and3_dec_40/A" "li_3670_4827#" 0.0267088
cap "subbyte2_and3_dec_39/B" "li_3670_4827#" 0.0799395
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "decode_25" 0.575206
cap "decode_27" "decode_25" 1.55542
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "decode_25" 0.000118867
cap "vdd_uq14" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0129015
cap "decode_27" "decode_29" 0.559375
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/C" 0.77502
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 14.4577
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.879835
cap "gnd_uq14" "subbyte2_and3_dec_37/A" 0.768433
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_40/A" 0.0216504
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_35/B" 0.0647998
cap "gnd_uq14" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.419044
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.0300988
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_40/A" 0.0155446
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/B" 0.00764692
cap "decode_24" "vdd_uq14" 2.53879
cap "vdd_uq15" "decode_26" 0.510712
cap "vdd_uq15" "li_3670_5617#" 0.200699
cap "li_3670_2457#" "subbyte2_and3_dec_37/A" 0.00580306
cap "vdd_uq15" "decode_25" 0.510712
cap "decode_23" "decode_26" 0.414975
cap "subbyte2_and3_dec_42/B" "vdd_uq15" 0.189678
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/A" 0.013125
cap "decode_30" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.0384032
cap "decode_23" "decode_25" 0.996044
cap "subbyte2_and3_dec_43/C" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 3.93679
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "decode_27" 0.745304
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "decode_26" 0.575206
cap "li_3670_6167#" "subbyte2_and3_dec_38/A" 0.0407765
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "decode_25" 0.074189
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "gnd_uq14" 0.434836
cap "gnd_uq14" "decode_27" 1.7223
cap "subbyte2_and3_dec_43/C" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 3.91985
cap "vdd_uq15" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.315674
cap "gnd_uq14" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" 0.0956815
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/A" -0.0864913
cap "gnd_uq14" "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" 0.0261411
cap "subbyte2_and3_dec_43/C" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 2.21721
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_43/C" 0.849104
cap "decode_22" "vdd_uq14" 0.571572
cap "vdd_uq15" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 40.1505
cap "vdd_uq15" "subbyte2_and3_dec_42/A" 0.0140201
cap "decode_24" "decode_26" 0.559375
cap "subbyte2_and3_dec_39/A" "vdd_uq15" 0.212884
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "decode_27" 0.000118867
cap "decode_23" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.0384032
cap "vdd_uq14" "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0129015
cap "subbyte2_and3_dec_37/A" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.0548501
cap "decode_24" "decode_25" -1.89577
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/A" 0.0155446
cap "decode_28" "vdd_uq14" 3.65995
cap "gnd_uq14" "vdd_uq15" 54.6366
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/B" 0.0817237
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/A" 0.0308046
cap "decode_23" "gnd_uq14" 1.3893
cap "subbyte2_and3_dec_40/A" "li_3670_6167#" 0.0407765
cap "subbyte2_and3_dec_39/B" "li_3670_6167#" 0.122044
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.81509
cap "vdd_uq14" "subbyte2_and3_dec_38/A" 0.273253
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.0453213
cap "vdd_uq14" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0129015
cap "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/A" "vdd_uq15" 5.00205
cap "decode_27" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 2.03128
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "gnd_uq14" 1.25518
cap "subbyte2_and3_dec_43/C" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 0.230493
cap "gnd_uq14" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.230457
cap "decode_24" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.144529
cap "decode_22" "decode_26" 0.0316288
cap "subbyte2_and3_dec_34/A" "vdd_uq15" 0.0795892
cap "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.503137
cap "decode_27" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 1.49713
cap "subbyte2_and3_dec_40/A" "subbyte2_and3_dec_38/A" 0.000482395
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_38/A" 0.0164586
cap "decode_22" "decode_25" 0.376961
cap "decode_27" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.575206
cap "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.104651
cap "decode_27" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.838644
cap "subbyte2_and3_dec_43/C" "subbyte2_and3_dec_37/A" 0.0316025
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/A" 0.00062442
cap "vdd_uq15" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 41.1555
cap "decode_24" "gnd_uq14" 1.79055
cap "decode_23" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.172756
cap "decode_28" "decode_26" 0.996044
cap "subbyte2_and3_dec_35/A" "vdd_uq15" 0.55821
cap "vdd_uq14" "subbyte2_and3_dec_40/A" 0.273253
cap "vdd_uq14" "subbyte2_and3_dec_39/B" 2.81746
cap "decode_28" "decode_25" 0.414975
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_38/A" 0.0254182
cap "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_37/A" 0.160842
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_37/A" 0.0302085
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_38/A" 0.163538
cap "subbyte2_and3_dec_38/A" "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0254182
cap "li_3670_3007#" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0433498
cap "li_3670_3007#" "subbyte2_and3_dec_39/C" 0.649792
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_39/A" 0.0204712
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_39/A" 0.0204712
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_39/A" 0.13508
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.039202
cap "subbyte2_and3_dec_37/A" "subbyte2_and3_dec_39/C" 0.369076
cap "subbyte2_and3_dec_38/A" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0254182
cap "subbyte2_and3_dec_37/A" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0302085
cap "li_3670_3007#" "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.359533
cap "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_31/B" 0.291026
cap "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_39/A" 0.0204712
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_31/B" 0.039202
cap "li_3670_3007#" "gnd_uq15" 0.790088
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0348126
cap "li_3670_3007#" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0433498
cap "subbyte2_and3_dec_37/A" "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.143702
cap "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_36/A" 0.223907
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_36/A" 0.0348126
cap "gnd_uq15" "subbyte2_and3_dec_37/A" 0.564221
cap "li_3670_3007#" "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.123843
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_39/C" 0.543915
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.039202
cap "li_3670_3007#" "vdd_uq16" 0.293313
cap "li_3670_3007#" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 1.81673
cap "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_37/A" 0.0302085
cap "subbyte2_and3_dec_38/A" "subbyte2_and3_dec_39/A" 0.113147
cap "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_37/A" 0.673476
cap "subbyte2_and3_dec_37/A" "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0430562
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_39/C" 0.453484
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0348126
cap "subbyte2_and3_dec_37/A" "vdd_uq16" 0.0469393
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.291026
cap "subbyte2_and3_dec_31/B" "gnd_uq15" 0.719078
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.039202
cap "li_3670_3007#" "subbyte2_and3_dec_37/A" 0.150931
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_3007#" 0.0433498
cap "subbyte2_and3_dec_38/A" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0254182
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.223907
cap "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_39/A" 0.0204712
cap "subbyte2_and3_dec_36/A" "gnd_uq15" 0.643633
cap "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_31/B" 1.39139
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0974024
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0348126
cap "subbyte2_and3_dec_31/B" "vdd_uq16" 0.197764
cap "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_38/A" 0.0963638
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_38/A" 0.0254182
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_37/A" 0.0302085
cap "li_3670_3007#" "subbyte2_and3_dec_35/B" 0.712066
cap "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_39/A" 0.0594094
cap "li_3670_3007#" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.193835
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_39/A" 0.0204712
cap "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_36/A" 0.996784
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0691232
cap "subbyte2_and3_dec_36/A" "vdd_uq16" 0.113726
cap "li_3670_3007#" "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0433498
cap "subbyte2_and3_dec_38/A" "subbyte2_and3_dec_39/C" 0.291214
cap "subbyte2_and3_dec_37/A" "subbyte2_and3_dec_35/B" 0.449394
cap "subbyte2_and3_dec_38/A" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0254182
cap "subbyte2_and3_dec_37/A" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0788781
cap "li_3670_3007#" "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0433498
cap "li_3670_3007#" "subbyte2_and3_dec_36/A" 0.121095
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_37/A" 0.131254
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_39/A" 0.220376
cap "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_39/A" 0.0204712
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_31/B" 0.039202
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_37/A" 0.0302085
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_37/A" 0.177181
cap "subbyte2_and3_dec_38/A" "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.093707
cap "subbyte2_and3_dec_37/A" "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0302085
cap "li_3670_3007#" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0433498
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_39/A" 0.0700083
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_36/A" 0.0348126
cap "gnd_uq15" "subbyte2_and3_dec_38/A" 0.48133
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_35/B" 0.626488
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.155102
cap "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_38/A" 0.0254182
cap "gnd_uq15" "subbyte2_and3_dec_39/A" 0.395472
cap "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_39/A" 0.0204712
cap "subbyte2_and3_dec_37/A" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0302085
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_31/B" 0.039202
cap "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_38/A" 0.405269
cap "subbyte2_and3_dec_38/A" "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.022913
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_35/B" 0.537074
cap "subbyte2_and3_dec_38/A" "vdd_uq16" 0.0104813
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_31/B" 0.103674
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.116161
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.039202
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.00902824
cap "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_39/A" 0.198927
cap "vdd_uq16" "subbyte2_and3_dec_39/A" 2.37003e-05
cap "li_3670_3007#" "subbyte2_and3_dec_38/A" 0.150931
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_36/A" 0.0348126
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0348126
cap "li_3670_3007#" "subbyte2_and3_dec_39/A" 0.133381
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.039202
cap "subbyte2_and3_dec_37/A" "subbyte2_and3_dec_38/A" 0.158775
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_38/A" 0.0254182
cap "subbyte2_and3_dec_37/A" "subbyte2_and3_dec_39/A" 0.133706
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0348126
cap "li_3670_3007#" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0433498
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_39/A" 0.0204712
cap "li_3670_3007#" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.359533
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_3007#" 0.0433498
cap "subbyte2_and3_dec_38/A" "subbyte2_and3_dec_35/B" 0.367765
cap "subbyte2_and3_dec_38/A" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0484124
cap "subbyte2_and3_dec_37/A" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0302085
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_38/A" 0.131254
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_39/A" 0.292688
cap "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_39/A" 0.024213
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_39/A" 0.115028
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.303648
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.401545
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_39/C" -6.17809
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 1.9159
cap "li_3670_3007#" "subbyte2_and3_dec_39/C" 0.987013
cap "gnd_uq14" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 24.6857
cap "gnd_uq14" "subbyte2_and3_dec_31/B" 8.59391
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.074549
cap "vdd_uq14" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.258472
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_35/B" 0.0479956
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/C" 6.48232
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0246286
cap "vdd_uq15" "subbyte2_and3_dec_36/A" 14.6189
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_38/A" 6.54117
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.310491
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.379269
cap "subbyte2_and3_dec_39/A" "gnd_uq14" 14.793
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_31/C" 2.80745
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.672098
cap "li_3670_3007#" "gnd_uq14" 1.27293
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "gnd_uq14" 24.6857
cap "subbyte2_and3_dec_37/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.00636959
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_39/B" 0.0445072
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 1.78294
cap "li_3670_6167#" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.41884
cap "li_3670_4827#" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.777483
cap "gnd_uq14" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 6.21975
cap "gnd_uq14" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 2.42138
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.224318
cap "subbyte2_and3_dec_39/C" "vdd_uq15" 52.3255
cap "subbyte2_and3_dec_37/A" "subbyte2_and3_dec_38/A" 32.406
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 0.0246286
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "vdd_uq14" 0.252315
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_37/A" 0.641402
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_39/B" 0.0445072
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.258999
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.106555
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0596287
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_38/A" 0.651933
cap "li_3670_6167#" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 6.56738
cap "gnd_uq14" "vdd_uq15" 80.0982
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_36/A" 3.76745
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.126673
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.137795
cap "vdd_uq15" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.04961
cap "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 0.0718072
cap "li_3670_4827#" "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" 0.647368
cap "li_3670_6167#" "subbyte2_and3_dec_39/A" 0.812543
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.773133
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_4827#" 0.0540955
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.258999
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "li_3670_6167#" 6.56738
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_37/A" 0.532347
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_35/B" 34.3784
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "vdd_uq15" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.47488
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.282079
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_36/A" 0.247587
cap "subbyte2_and3_dec_35/B" "gnd_uq14" 63.3426
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0640216
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_37/A" -5.67402
cap "gnd_uq14" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 1.35593
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "li_3670_6167#" "vdd_uq15" 40.0686
cap "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq14" 0.00518006
cap "gnd_uq14" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0673407
cap "subbyte2_and3_dec_38/A" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.0389271
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0570379
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.109116
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0479956
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "vdd_uq15" 0.47488
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_39/B" 2.95014
cap "gnd_uq14" "subbyte2_and3_dec_37/A" 16.3665
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/B" 1.10203
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.137795
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0479956
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.124476
cap "subbyte2_and3_dec_39/B" "gnd_uq14" 9.6525
cap "gnd_uq14" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 3.89744
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 2.69544
cap "subbyte2_and3_dec_38/A" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 2.1542
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.96241
cap "li_3670_3007#" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 0.368394
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_31/B" 0.123613
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/A" 0.0979802
cap "vdd_uq14" "subbyte2_and3_dec_38/A" 0.0151623
cap "li_3670_4827#" "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 115.805
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/B" 2.43949
cap "li_3670_6167#" "subbyte2_and3_dec_35/B" 7.53434
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0445072
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.143408
cap "li_3670_3007#" "subbyte2_and3_dec_39/A" 0.135107
cap "decode_28" "vdd_uq15" 0.55684
cap "vdd_uq15" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.04961
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 1.82331
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_35/B" 0.0479956
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 1.39686
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/A" 2.31851
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_4827#" 0.0540955
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "li_3670_3007#" 0.368394
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/A" 1.77314
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0445072
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.00636959
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.310491
cap "li_3670_4827#" "subbyte2_and3_dec_38/A" 0.432358
cap "li_3670_6167#" "subbyte2_and3_dec_37/A" 0.191782
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/C" 3.50473
cap "vdd_uq15" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 65.7506
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 2.14463
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 1.02627
cap "vdd_uq15" "subbyte2_and3_dec_31/B" 6.16753
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 1.41866
cap "decode_31" "gnd_uq14" 0.112885
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_31/C" 0.0596287
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/A" 0.00636959
cap "li_3670_6167#" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.441772
cap "vdd_uq15" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.254998
cap "subbyte2_and3_dec_39/A" "vdd_uq15" 15.6142
cap "vdd_uq14" "subbyte2_and3_dec_36/A" 0.0151623
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_39/B" 0.0445072
cap "gnd_uq14" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 2.42138
cap "li_3670_3007#" "vdd_uq15" 0.0224186
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0479956
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "vdd_uq15" 60.1313
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 6.90451
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.672098
cap "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq14" 0.692419
cap "vdd_uq15" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 6.06125
cap "gnd_uq14" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.528537
cap "vdd_uq15" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 11.8865
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/A" 0.00636959
cap "subbyte2_and3_dec_39/C" "vdd_uq14" 0.0498832
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/A" -0.516663
cap "gnd_uq14" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 18.1627
cap "li_3670_4827#" "subbyte2_and3_dec_36/A" 0.293023
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 7.10138
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "gnd_uq14" 6.21975
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_31/B" 3.92964
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.109116
cap "gnd_uq14" "vdd_uq14" 1.47357
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_35/B" -51.8348
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.00244686
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/C" 1.65215
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "li_3670_3007#" "subbyte2_and3_dec_35/B" 0.773868
cap "li_3670_4827#" "subbyte2_and3_dec_39/C" 2.20087
cap "gnd_uq14" "decode_29" 0.123232
cap "gnd_uq14" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00518006
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0445072
cap "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq14" 1.35593
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/A" 2.90804
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_39/C" 0.0570379
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/B" 5.91806
cap "subbyte2_and3_dec_37/A" "subbyte2_and3_dec_31/B" 0.4525
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0155922
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.152684
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_31/C" 0.0596287
cap "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.364905
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "gnd_uq14" 12.3339
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/A" 0.023632
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.335359
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_37/A" 0.65103
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 2.97974
cap "li_3670_4827#" "gnd_uq14" 2.46548
cap "li_3670_3007#" "subbyte2_and3_dec_37/A" 0.189402
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq14" 5.21629
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/A" 0.121872
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_31/C" 0.0596287
cap "li_3670_4827#" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "li_3670_6167#" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 3.71965
cap "gnd_uq14" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 2.52671
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_39/B" 0.296678
cap "subbyte2_and3_dec_35/B" "vdd_uq15" 76.211
cap "subbyte2_and3_dec_37/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.0389271
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/C" 0.161331
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/A" 0.0979802
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_38/A" 0.578923
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.282079
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.101098
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/B" 1.40153
cap "li_3670_4827#" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "vdd_uq15" 0.254998
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "gnd_uq14" 1.78102
cap "vdd_uq15" "subbyte2_and3_dec_37/A" 16.5874
cap "vdd_uq15" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.47488
cap "li_3670_6167#" "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" 2.53154
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.218409
cap "subbyte2_and3_dec_39/B" "vdd_uq15" 8.77042
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_6167#" 0.41884
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0570379
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_4827#" 0.0540955
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_38/A" 0.521289
cap "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_31/C" 0.343449
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.161331
cap "gnd_uq14" "decode_30" 0.123232
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.303648
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_39/C" 0.0570379
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq14" 3.89744
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.117519
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/B" 0.00244686
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_37/A" -51.4784
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_38/A" -5.72441
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 35.1277
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_31/C" 6.03742
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.331467
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 2.14463
cap "gnd_uq14" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 1.78102
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0479956
cap "vdd_uq14" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 0.258472
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq14" 4.7003
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" -0.0842339
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_39/B" 4.67017
cap "decode_31" "vdd_uq15" 0.50969
cap "li_3670_4827#" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "li_3670_3007#" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.334118
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.401545
cap "gnd_uq14" "subbyte2_and3_dec_38/A" 16.36
cap "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 0.0155922
cap "gnd_uq14" "subbyte2_and3_dec_31/C" 10.1657
cap "subbyte2_and3_dec_39/A" "vdd_uq14" 0.0151623
cap "vdd_uq15" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 6.06125
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 1.19959
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 4.10464
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "vdd_uq14" 0.258472
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq14" 2.78127
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 4.38596
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0596287
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/B" 2.96162
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_37/A" 0.522214
cap "li_3670_4827#" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 1.0899
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_36/A" -1.90961
cap "li_3670_6167#" "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.441772
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 0.124476
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.109116
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.0587814
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" 1.64984
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0445072
cap "li_3670_3007#" "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" 0.322248
cap "li_3670_4827#" "subbyte2_and3_dec_39/A" 0.347409
cap "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 0.0640216
cap "vdd_uq15" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 56.0295
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0596287
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" 30.7611
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "vdd_uq15" 11.8865
cap "vdd_uq15" "vdd_uq14" 19.5662
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_6167#" 0.41884
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "li_3670_4827#" 1.0899
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 2.47977
cap "gnd_uq14" "subbyte2_and3_dec_36/A" 13.5387
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 3.46421
cap "li_3670_6167#" "subbyte2_and3_dec_38/A" 0.191782
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.152684
cap "vdd_uq15" "decode_29" 0.55684
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_31/C" 0.0596287
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.258999
cap "subbyte2_and3_dec_39/C" "gnd_uq14" 92.3395
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "vdd_uq15" 51.2936
cap "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq14" 0.0673407
cap "gnd_uq14" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.54953
cap "li_3670_4827#" "vdd_uq15" 3.94075
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/A" 0.218409
cap "subbyte2_and3_dec_37/A" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "vdd_uq15" 1.04961
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0570379
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 5.6838
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.335359
cap "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq14" 0.528537
cap "gnd_uq14" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.692419
cap "subbyte2_and3_dec_35/B" "vdd_uq14" 0.606219
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0570379
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 0.101098
cap "gnd_uq14" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 4.7003
cap "li_3670_6167#" "subbyte2_and3_dec_36/A" 1.616
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.0328929
cap "subbyte2_and3_dec_37/A" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 2.2686
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0596287
cap "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/A" 0.218409
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "vdd_uq15" 2.8252
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/B" 2.32916
cap "vdd_uq14" "subbyte2_and3_dec_37/A" 0.0151623
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 0.106555
cap "li_3670_4827#" "subbyte2_and3_dec_35/B" 1.87148
cap "li_3670_6167#" "subbyte2_and3_dec_39/C" 4.24171
cap "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 1.88465
cap "gnd_uq14" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 4.63554
cap "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq14" 1.54953
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/A" 0.0536857
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_39/C" 0.0570379
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.364905
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_35/B" 0.0479956
cap "subbyte2_and3_dec_38/A" "subbyte2_and3_dec_31/B" 0.322781
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 2.16932
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/A" 1.42784
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_38/A" 0.661604
cap "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 0.282079
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 0.379269
cap "li_3670_6167#" "gnd_uq14" 125.939
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_31/C" 0.389586
cap "li_3670_4827#" "subbyte2_and3_dec_37/A" 0.432358
cap "li_3670_3007#" "subbyte2_and3_dec_38/A" 0.189402
cap "vdd_uq15" "decode_30" 0.55684
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq14" 4.63554
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/A" 2.14863
cap "li_3670_6167#" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.41884
cap "li_3670_4827#" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/C" 3.66106
cap "gnd_uq14" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 2.78127
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "vdd_uq15" 0.47488
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/B" 0.572011
cap "subbyte2_and3_dec_38/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/B" 0.074549
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/A" 0.218409
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_39/B" 0.0445072
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0718072
cap "gnd_uq14" "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 2.52671
cap "vdd_uq15" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 2.8252
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "vdd_uq15" 1.04961
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0570379
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_31/B" 0.0923806
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 2.96532
cap "li_3670_6167#" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.441772
cap "vdd_uq15" "subbyte2_and3_dec_38/A" 16.5847
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 1.37181
cap "vdd_uq15" "subbyte2_and3_dec_31/C" 9.35716
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_36/A" 20.2954
cap "gnd_uq14" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 5.21629
cap "li_3670_3007#" "subbyte2_and3_dec_36/A" 0.101412
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 9.4067
cap "decode_28" "gnd_uq14" 0.123232
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/A" 2.57285
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_31/B" 1.98633
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_6167#" 0.441772
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.137795
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0479956
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.320961
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 23.9084
cap "gnd_uq14" "vdd_uq14" 16.177
cap "subbyte2_and3_dec_35/B" "vdd_uq15" 24.6401
cap "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq14" 0.419044
cap "decode_31" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.074189
cap "gnd_uq14" "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.419044
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "decode_29" 0.074189
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_36/A" 0.981132
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/A" 0.00617506
cap "decode_32" "decode_30" 0.996044
cap "gnd_uq14" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.230457
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "decode_26" 0.144529
cap "subbyte2_and3_dec_33/A" "li_3670_3007#" 0.0111652
cap "decode_30" "decode_33" 0.376961
cap "decode_31" "decode_27" 0.0433154
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_35/A" 0.0216504
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.00548261
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.862127
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "vdd_uq14" 0.0213801
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_31/C" 5.93753
cap "vdd_uq15" "decode_30" 0.510712
cap "gnd_uq14" "decode_34" 0.539975
cap "subbyte2_and3_dec_33/A" "vdd_uq14" 0.273253
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.00548261
cap "subbyte2_and3_dec_35/B" "li_3670_6167#" 0.162725
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "decode_35" 1.98235e-05
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/A" 0.0193438
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 28.9155
cap "subbyte2_and3_dec_34/A" "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" 0.0155446
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "decode_27" 0.172756
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "decode_29" 0.437553
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.00062442
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "decode_29" 0.745304
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_31/C" 0.0363014
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.320961
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 0.199265
cap "decode_28" "decode_24" 0.0316288
cap "decode_28" "decode_26" 0.559375
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "decode_30" 0.000118867
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "vdd_uq15" 2.14149
cap "vdd_uq15" "subbyte2_and3_dec_35/A" 2.52124
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_36/A" 0.0316025
cap "decode_31" "decode_32" 0.748208
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 1.38734
cap "subbyte2_and3_dec_33/A" "subbyte2_and3_dec_39/B" 0.0164586
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "vdd_uq14" 16.9491
cap "gnd_uq14" "decode_24" 0.000633455
cap "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "vdd_uq14" 0.0129015
cap "gnd_uq14" "decode_26" 0.886063
cap "vdd_uq15" "li_3670_6167#" 0.25947
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "vdd_uq15" 2.14149
cap "decode_31" "decode_30" -3.79154
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "decode_25" 0.0384032
cap "decode_31" "decode_33" 0.559375
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "decode_28" 0.745304
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/C" 0.384532
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/A" 0.0155446
cap "decode_31" "vdd_uq15" 0.452536
cap "decode_30" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 0.745304
cap "decode_32" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 0.348888
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/C" 0.862127
cap "vdd_uq14" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00985292
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/A" 0.013125
cap "decode_28" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.659653
cap "decode_28" "decode_29" -3.79154
cap "vdd_uq14" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.0363477
cap "subbyte2_and3_dec_30/A" "vdd_uq15" 0.0795892
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "gnd_uq14" 12.4493
cap "subbyte2_and3_dec_34/A" "subbyte2_and3_dec_35/B" 0.0216504
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "decode_33" 0.144529
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/C" 3.71009
cap "li_3670_6167#" "subbyte2_and3_dec_35/A" 0.0407765
cap "vdd_uq15" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 43.9295
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "decode_34" 0.172756
cap "gnd_uq14" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.975022
cap "gnd_uq14" "decode_29" 2.6626
cap "vdd_uq14" "decode_27" 2.9436
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/A" 0.0222039
cap "vdd_uq15" "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.680051
cap "decode_28" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.838644
cap "decode_28" "decode_25" 0.414975
cap "decode_31" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.437553
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/A" 0.0308046
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.0152225
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/A" 0.044812
cap "subbyte2_and3_dec_39/C" "li_3670_4827#" 0.366409
cap "subbyte2_and3_dec_35/B" "li_3670_3007#" 0.044661
cap "subbyte2_and3_dec_33/A" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.029552
cap "decode_25" "gnd_uq14" 0.491073
cap "gnd_uq14" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 1.91459
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.617729
cap "subbyte2_and3_dec_35/B" "vdd_uq14" 3.75662
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.0396632
cap "subbyte2_and3_dec_33/A" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "subbyte2_and3_dec_34/A" "vdd_uq15" 2.97753
cap "decode_31" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 2.03128
cap "subbyte2_and3_dec_36/A" "li_3670_4827#" 0.0267088
cap "subbyte2_and3_dec_30/A" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 0.00451929
cap "subbyte2_and3_dec_39/C" "gnd_uq14" 14.7096
cap "decode_32" "vdd_uq14" 3.83841
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "gnd_uq14" 1.25518
cap "subbyte2_and3_dec_33/A" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.013125
cap "vdd_uq15" "subbyte2_and3_dec_38/A" 0.0363556
cap "vdd_uq14" "decode_30" 31.0095
cap "subbyte2_and3_dec_34/A" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.00062442
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" 0.812654
cap "vdd_uq14" "decode_33" 1.72421
cap "subbyte2_and3_dec_33/A" "subbyte2_and3_dec_31/C" 0.0363014
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 5.08851e-06
cap "subbyte2_and3_dec_34/A" "li_3670_6167#" 0.0407765
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_39/B" 0.0658343
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "decode_28" 0.000118867
cap "vdd_uq15" "vdd_uq14" 103.123
cap "gnd_uq14" "subbyte2_and3_dec_36/A" 0.648208
cap "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "vdd_uq15" 0.315674
cap "gnd_uq14" "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.419044
cap "decode_31" "decode_35" 0.0316288
cap "subbyte2_and3_dec_33/A" "subbyte2_and3_dec_39/C" 0.0316025
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "decode_29" 1.00854
cap "vdd_uq15" "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.315674
cap "li_3670_3007#" "subbyte2_and3_dec_35/A" 0.0111652
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "decode_28" 2.03128
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "gnd_uq14" 2.44242
cap "subbyte2_and3_dec_33/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.00165577
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_31/B" 0.00580306
cap "vdd_uq15" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.680051
cap "decode_30" "decode_34" 0.0433154
cap "subbyte2_and3_dec_34/A" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 0.0548501
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "vdd_uq14" 0.523273
cap "vdd_uq14" "subbyte2_and3_dec_35/A" 0.273253
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "gnd_uq14" 15.1172
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.0787775
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "decode_27" 0.332057
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "vdd_uq14" 0.808399
cap "subbyte2_and3_dec_33/A" "subbyte2_and3_dec_36/A" 0.000482395
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/C" 0.00387643
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/B" 0.0226626
cap "decode_29" "decode_27" 0.996044
cap "vdd_uq15" "subbyte2_and3_dec_39/B" 0.287767
cap "decode_31" "vdd_uq14" 30.3946
cap "subbyte2_and3_dec_33/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.00567277
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" 0.509792
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.151701
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" 0.487108
cap "subbyte2_and3_dec_33/A" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 0.0548501
cap "vdd_uq14" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 19.7269
cap "decode_30" "decode_26" 0.0316288
cap "subbyte2_and3_dec_35/A" "subbyte2_and3_dec_39/B" 0.0164586
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.00764692
cap "decode_28" "gnd_uq14" 1.92206
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 5.08851e-06
cap "gnd_uq14" "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.230457
cap "decode_31" "decode_34" 0.414975
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/A" -0.0864913
cap "vdd_uq14" "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0129015
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "decode_32" 0.0384032
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "decode_30" 1.00854
cap "subbyte2_and3_dec_34/A" "li_3670_3007#" 0.0111652
cap "subbyte2_and3_dec_33/A" "li_3670_4827#" 0.0267088
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/A" 0.00451929
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "decode_34" 0.0384032
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.0205701
cap "decode_32" "decode_29" 0.414975
cap "subbyte2_and3_dec_31/A" "vdd_uq15" 0.193959
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "vdd_uq15" 39.7954
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_31/C" 0.144867
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" 11.0092
cap "vdd_uq14" "decode_35" 0.00134804
cap "decode_28" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" 0.074189
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "decode_30" 0.074189
cap "decode_30" "decode_29" 1.49642
cap "subbyte2_and3_dec_34/A" "vdd_uq14" 0.273253
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/B" 0.0226626
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" 1.50025
cap "decode_29" "decode_33" 0.0316288
cap "vdd_uq15" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 3.03759
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "gnd_uq14" 0.0172212
cap "vdd_uq15" "decode_29" 0.510712
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_35/B" 3.34425
cap "subbyte2_and3_dec_33/A" "gnd_uq14" 0.768433
cap "decode_30" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.437553
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/A" -0.0864913
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.355623
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.00764692
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.0396632
cap "subbyte2_and3_dec_33/A" "subbyte2_and3_dec_31/B" 0.00580306
cap "vdd_uq15" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 7.86276
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/A" 0.0155446
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "decode_29" 0.000118867
cap "vdd_uq15" "subbyte2_and3_dec_31/C" 9.18031
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "decode_27" 0.348888
cap "subbyte2_and3_dec_34/A" "subbyte2_and3_dec_39/B" 0.0164586
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "decode_26" 1.98235e-05
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_36/A" 0.02358
cap "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "vdd_uq14" 0.00985292
cap "decode_31" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.719736
cap "decode_28" "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" 0.719736
cap "vdd_uq14" "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00985292
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 0.0140074
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "decode_30" 0.575206
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 2.20243
cap "subbyte2_and3_dec_39/C" "vdd_uq15" 188.5
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/B" 0.0205701
cap "vdd_uq14" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0129015
cap "decode_31" "decode_29" 1.55542
cap "subbyte2_and3_dec_35/A" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.0222039
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "gnd_uq14" 11.9585
cap "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq14" 0.230457
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/B" 0.199265
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "vdd_uq15" 3.03759
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_35/A" 0.0363014
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 0.0453213
cap "vdd_uq14" "decode_34" 1.03781
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "decode_29" 1.1707
cap "gnd_uq14" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.419044
cap "gnd_uq14" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.0261411
cap "decode_31" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.000118867
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_35/A" 0.0316025
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.230493
cap "vdd_uq15" "subbyte2_and3_dec_36/A" 2.32233
cap "vdd_uq15" "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.315674
cap "decode_28" "decode_27" 0.748208
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "decode_30" 1.25956
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.230493
cap "subbyte2_and3_dec_39/C" "li_3670_6167#" 0.72149
cap "subbyte2_and3_dec_35/B" "li_3670_4827#" 0.106586
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "decode_30" 1.1707
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "decode_32" 0.172756
cap "subbyte2_and3_dec_34/A" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.0233607
cap "subbyte2_and3_dec_33/A" "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" 0.00629771
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.617729
cap "gnd_uq14" "decode_27" 2.01685
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "vdd_uq15" 7.86276
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 0.746101
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "decode_33" 1.98235e-05
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_35/A" 0.981614
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "vdd_uq15" 43.9295
cap "subbyte2_and3_dec_34/A" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.00165577
cap "decode_31" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.659653
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 3.34852
cap "vdd_uq14" "decode_24" 0.000933588
cap "vdd_uq14" "decode_26" 1.30006
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/A" 0.013125
cap "subbyte2_and3_dec_36/A" "li_3670_6167#" 0.0407765
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/A" 0.00062442
cap "subbyte2_and3_dec_35/B" "gnd_uq14" 9.44987
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/A" 0.0233607
cap "subbyte2_and3_dec_34/A" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 0.00567277
cap "decode_28" "decode_32" 0.0433154
cap "vdd_uq15" "li_3670_4827#" 0.0798148
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "vdd_uq14" 16.9528
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_31/B" 0.0232123
cap "decode_28" "decode_30" 1.55542
cap "subbyte2_and3_dec_34/A" "subbyte2_and3_dec_31/C" 0.0363014
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 0.0427046
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "decode_31" 0.838644
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.0396632
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "vdd_uq14" 1.16449
cap "decode_32" "gnd_uq14" 2.16195
cap "vdd_uq14" "decode_29" 31.0341
cap "decode_28" "vdd_uq15" 0.510712
cap "gnd_uq14" "decode_30" 2.65861
cap "subbyte2_and3_dec_29/A" "vdd_uq15" 0.0363556
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "decode_31" 1.49713
cap "subbyte2_and3_dec_34/A" "subbyte2_and3_dec_39/C" 0.0316025
cap "subbyte2_and3_dec_33/A" "subbyte2_and3_dec_35/B" 0.0216504
cap "vdd_uq15" "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.680051
cap "gnd_uq14" "decode_33" 0.954845
cap "li_3670_4827#" "subbyte2_and3_dec_35/A" 0.0267088
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.0152225
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 1.38734
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/A" 0.00282649
cap "subbyte2_and3_dec_34/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "gnd_uq14" "vdd_uq15" 71.3994
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 137.823
cap "decode_25" "vdd_uq14" 0.736248
cap "vdd_uq14" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 2.28317
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "decode_27" 0.0384032
cap "decode_28" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" 0.437553
cap "vdd_uq15" "subbyte2_and3_dec_31/B" 0.287767
cap "subbyte2_and3_dec_34/A" "subbyte2_and3_dec_36/A" 0.000482395
cap "subbyte2_and3_dec_39/C" "li_3670_3007#" 0.0461698
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "vdd_uq15" 0.00429411
cap "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/A" "gnd_uq14" 0.433404
cap "gnd_uq14" "subbyte2_and3_dec_35/A" 0.706292
cap "subbyte2_and3_dec_34/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.013125
cap "subbyte2_and3_dec_39/C" "vdd_uq14" 8.25384
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" 0.114709
cap "gnd_uq14" "li_3670_6167#" -0.588092
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "gnd_uq14" 0.603214
cap "decode_31" "decode_28" 0.753922
cap "subbyte2_and3_dec_33/A" "vdd_uq15" 2.97753
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "vdd_uq14" 1.63489
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_35/A" 0.00580306
cap "subbyte2_and3_dec_34/A" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" -0.0864913
cap "subbyte2_and3_dec_36/A" "li_3670_3007#" 0.0111652
cap "subbyte2_and3_dec_29/A" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 1.32191e-06
cap "decode_31" "gnd_uq14" 1.9888
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "decode_24" 1.98235e-05
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "decode_26" 0.237572
cap "decode_28" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 1.49713
cap "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/A" 1.29707e-06
cap "vdd_uq14" "subbyte2_and3_dec_36/A" 0.273253
cap "vdd_uq14" "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00985292
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/A" 1.32191e-06
cap "vdd_uq15" "subbyte2_and3_dec_39/A" 1.32191e-06
cap "decode_26" "decode_29" 0.376961
cap "vdd_uq15" "subbyte2_and3_dec_37/A" 0.0795892
cap "decode_32" "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" 0.332057
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "decode_30" 2.03128
cap "gnd_uq14" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 15.3357
cap "subbyte2_and3_dec_34/A" "li_3670_4827#" 0.0267088
cap "subbyte2_and3_dec_33/A" "li_3670_6167#" 0.0407765
cap "subbyte2_and3_dec_33/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.00062442
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_38/A" 1.32191e-06
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "vdd_uq14" 3.16944
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_39/B" 0.154522
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "decode_33" 0.237572
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/B" 0.0189381
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "vdd_uq15" 15.6708
cap "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "vdd_uq15" 0.680051
cap "gnd_uq14" "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.230457
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" 0.487108
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "decode_29" 2.03128
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "vdd_uq14" 19.3587
cap "vdd_uq15" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.315674
cap "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/A" "decode_29" 0.575206
cap "subbyte2_and3_dec_33/A" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" -0.0864913
cap "gnd_uq14" "decode_35" 0.000700664
cap "vdd_uq15" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.00429411
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/A" 0.00165577
cap "subbyte2_and3_dec_34/A" "gnd_uq14" 0.768433
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_39/B" 0.0164586
cap "decode_30" "decode_27" 0.414975
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "decode_25" 0.172756
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 11.0092
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/C" 0.0041035
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" 0.355623
cap "subbyte2_and3_dec_34/A" "subbyte2_and3_dec_31/B" 0.00580306
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.0363237
cap "decode_29" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/A" 1.25956
cap "decode_25" "decode_29" 0.0433154
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_39/B" 0.0189381
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_37/A" 0.00282649
cap "decode_31" "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" 0.745304
cap "decode_28" "vdd_uq14" 29.508
cap "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 2.40783
cap "vdd_uq14" "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0129015
cap "subbyte2_and3_dec_33/A" "subbyte2_and3_dec_34/A" 1.96226
cap "subbyte2_and3_dec_31/B" "gnd_uq15" 0.719078
cap "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_31/B" 0.0370739
cap "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_27/B" 1.84475
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_31/B" 0.289372
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0370739
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.193623
cap "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_35/A" 0.0204712
cap "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_33/A" 0.0302085
cap "subbyte2_and3_dec_35/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0204712
cap "subbyte2_and3_dec_33/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0302085
cap "subbyte2_and3_dec_35/A" "subbyte2_and3_dec_33/A" 0.146992
cap "subbyte2_and3_dec_35/A" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0614915
cap "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_33/A" 0.160842
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_36/A" 0.367795
cap "vdd_uq16" "subbyte2_and3_dec_35/A" 1.77752e-05
cap "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_34/A" 0.407974
cap "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_36/A" 0.0328055
cap "vdd_uq16" "subbyte2_and3_dec_33/A" 0.0352044
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0328055
cap "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_27/B" 0.0433498
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0433498
cap "subbyte2_and3_dec_35/A" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.000391568
cap "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_33/A" 0.00584328
cap "subbyte2_and3_dec_33/A" "subbyte2_and3_dec_27/B" 0.150931
cap "subbyte2_and3_dec_35/A" "subbyte2_and3_dec_27/B" 0.150931
cap "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_27/B" 0.359533
cap "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_35/A" 0.0594094
cap "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_33/A" 0.160842
cap "vdd_uq16" "subbyte2_and3_dec_27/B" 0.219985
cap "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_27/B" 0.0208499
cap "subbyte2_and3_dec_35/A" "subbyte2_and3_dec_31/C" 0.186027
cap "subbyte2_and3_dec_33/A" "subbyte2_and3_dec_31/C" 0.318659
cap "subbyte2_and3_dec_36/A" "gnd_uq15" 0.643633
cap "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_36/A" 0.0328055
cap "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_27/B" 0.359533
cap "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_34/A" 0.0254182
cap "subbyte2_and3_dec_34/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0254182
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_36/A" 0.222431
cap "subbyte2_and3_dec_33/A" "subbyte2_and3_dec_34/A" 0.158775
cap "subbyte2_and3_dec_35/A" "subbyte2_and3_dec_34/A" 0.124836
cap "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_34/A" 0.108658
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_27/B" 0.57569
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0328055
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 1.38707
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.131647
cap "vdd_uq16" "subbyte2_and3_dec_34/A" 0.00786098
cap "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_34/A" 0.00220023
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_34/A" 0.150931
cap "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_34/A" 0.0963638
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_34/A" 0.248699
cap "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_31/B" 0.0370739
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0370739
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_33/A" 0.4683
cap "subbyte2_and3_dec_35/A" "subbyte2_and3_dec_31/B" 0.350771
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.289372
cap "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_35/A" 0.0204712
cap "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_33/A" 0.0302085
cap "subbyte2_and3_dec_35/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0204712
cap "subbyte2_and3_dec_33/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0302085
cap "vdd_uq16" "subbyte2_and3_dec_31/B" 0.136208
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.015834
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_27/B" 0.534049
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.987543
cap "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_27/B" 0.0433498
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0433498
cap "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_31/B" 0.289372
cap "subbyte2_and3_dec_35/A" "gnd_uq15" 0.395472
cap "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_35/A" 0.0204712
cap "subbyte2_and3_dec_33/A" "gnd_uq15" 0.564221
cap "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_33/A" 0.0302085
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_31/C" 0.478672
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_35/A" 0.0700083
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_33/A" 0.143702
cap "subbyte2_and3_dec_35/A" "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0204712
cap "subbyte2_and3_dec_35/A" "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0609801
cap "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_33/A" 0.0302085
cap "subbyte2_and3_dec_33/A" "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0974122
cap "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_27/B" 0.0433498
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_34/A" 0.407078
cap "gnd_uq15" "subbyte2_and3_dec_27/B" 0.790088
cap "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_34/A" 0.0254182
cap "subbyte2_and3_dec_34/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0254182
cap "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_36/A" 0.0328055
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0328055
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_27/B" 0.359533
cap "subbyte2_and3_dec_35/A" "subbyte2_and3_dec_36/A" 0.127786
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_33/A" 0.129689
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.222431
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_27/B" 0.23569
cap "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_27/B" 0.0433498
cap "vdd_uq16" "subbyte2_and3_dec_36/A" 0.0760806
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0107205
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_27/B" 0.0298368
cap "gnd_uq15" "subbyte2_and3_dec_34/A" 0.48133
cap "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_34/A" 0.0254182
cap "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_36/A" 0.222431
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_34/A" 0.093707
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_31/C" 0.395475
cap "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_34/A" 0.0254182
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_34/A" 0.0857448
cap "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_31/B" 0.0370739
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0370739
cap "subbyte2_and3_dec_35/A" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.199161
cap "subbyte2_and3_dec_33/A" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.677735
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_34/A" 0.130628
cap "li_3670_4827#" "gnd_uq14" 2.5111
cap "vdd_uq15" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.254998
cap "gnd_uq14" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 1.78102
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_35/A" -6.32971
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/C" 2.54994
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/C" 4.33098
cap "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq14" 0.0673407
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 1.15965
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.951075
cap "subbyte2_and3_dec_35/C" "subbyte2_and3_dec_35/A" 0.817418
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq14" 3.80464
cap "li_3670_6167#" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 6.56738
cap "subbyte2_and3_dec_35/C" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.042168
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_36/A" 2.8065
cap "subbyte2_and3_dec_34/A" "subbyte2_and3_dec_31/C" -5.95076
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_35/A" 7.67669
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/B" 1.56562
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.124476
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/B" 2.49711
cap "subbyte2_and3_dec_35/C" "subbyte2_and3_dec_34/A" 0.618645
cap "vdd_uq15" "decode_34" 0.55684
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_6167#" 0.41884
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_4827#" 0.0540955
cap "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.0155922
cap "vdd_uq15" "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.47488
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq14" 2.49836
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 1.67312
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_34/A" 5.96013
cap "subbyte2_and3_dec_33/A" "subbyte2_and3_dec_35/A" 0.823628
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_33/A" 1.61127
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "gnd_uq14" 16.1896
cap "gnd_uq14" "subbyte2_and3_dec_35/A" 14.503
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 1.96001
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.137795
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_33/A" 0.68723
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0596287
cap "gnd_uq14" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 5.01088
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 8.0014
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "li_3670_4827#" 0.442527
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 0.826635
cap "li_3670_4827#" "subbyte2_and3_dec_35/A" 0.432358
cap "subbyte2_and3_dec_34/A" "subbyte2_and3_dec_33/A" 32.406
cap "vdd_uq15" "decode_32" 0.55684
cap "subbyte2_and3_dec_35/C" "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0570379
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0508195
cap "subbyte2_and3_dec_35/C" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 3.51594
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.0246286
cap "gnd_uq14" "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 1.87982
cap "subbyte2_and3_dec_35/A" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 0.218409
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/C" 0.659271
cap "subbyte2_and3_dec_34/A" "gnd_uq14" 14.3623
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.137795
cap "li_3670_4827#" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.0438343
cap "li_3670_6167#" "subbyte2_and3_dec_36/A" -1.42422
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/C" 8.29101
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0718072
cap "subbyte2_and3_dec_35/C" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 1.79066
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 6.26158
cap "subbyte2_and3_dec_34/A" "li_3670_4827#" 0.432358
cap "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 0.222634
cap "subbyte2_and3_dec_34/A" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 0.00636959
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "vdd_uq15" "subbyte2_and3_dec_27/B" 2.84315
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 5.05259
cap "subbyte2_and3_dec_33/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 2.90804
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.106555
cap "gnd_uq14" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 23.051
cap "li_3670_3247#" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.853595
cap "gnd_uq14" "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 4.57071
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/A" 1.17187
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_33/A" 0.0979802
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "gnd_uq14" 4.15427
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_33/A" 0.121872
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_3247#" 0.0472302
cap "li_3670_4827#" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 1.10924
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "gnd_uq14" 22.9018
cap "li_3670_6167#" "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.441772
cap "li_3670_4827#" "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.308944
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/A" 0.287792
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_34/A" 1.37249
cap "vdd_uq14" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.258472
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "li_3670_4827#" 1.10924
cap "subbyte2_and3_dec_34/A" "subbyte2_and3_dec_35/A" 0.805559
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.258999
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.126673
cap "vdd_uq15" "subbyte2_and3_dec_31/C" 44.6891
cap "subbyte2_and3_dec_35/C" "vdd_uq15" 8.24805
cap "subbyte2_and3_dec_34/A" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.801906
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.258999
cap "li_3670_3247#" "subbyte2_and3_dec_36/A" 0.125786
cap "subbyte2_and3_dec_31/B" "vdd_uq15" 55.2265
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.0640216
cap "vdd_uq15" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.04961
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.106555
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 2.73283
cap "subbyte2_and3_dec_35/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 2.69544
cap "gnd_uq14" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.528537
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/A" 0.00636959
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_31/C" 2.95903
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 1.62604
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 4.38596
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/A" 2.31851
cap "vdd_uq15" "subbyte2_and3_dec_33/A" 14.276
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 1.87043
cap "gnd_uq14" "vdd_uq15" 73.4944
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.0718072
cap "subbyte2_and3_dec_34/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.0536857
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0596287
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 30.7611
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_31/B" 4.46801
cap "subbyte2_and3_dec_34/A" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 0.218409
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.117519
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.282079
cap "li_3670_4827#" "vdd_uq15" 3.92356
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_34/A" 2.14863
cap "subbyte2_and3_dec_35/C" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0570379
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0508195
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq14" 1.35593
cap "vdd_uq15" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 2.8252
cap "li_3670_3247#" "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0472302
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "vdd_uq15" 0.47488
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_33/A" 0.552952
cap "subbyte2_and3_dec_35/B" "gnd_uq14" 9.71453
cap "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.174476
cap "li_3670_6167#" "subbyte2_and3_dec_31/C" 3.67786
cap "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq14" 2.48539
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 1.82331
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.258999
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.124476
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 115.805
cap "gnd_uq14" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 3.53958
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0284032
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 2.14463
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "vdd_uq15" 22.5522
cap "subbyte2_and3_dec_31/B" "li_3670_6167#" 5.65076
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0508195
cap "vdd_uq15" "subbyte2_and3_dec_35/A" 14.4717
cap "li_3670_6167#" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.41884
cap "li_3670_4827#" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.137795
cap "vdd_uq15" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 20.5497
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/C" 0.310491
cap "subbyte2_and3_dec_34/A" "vdd_uq15" 14.1837
cap "li_3670_6167#" "subbyte2_and3_dec_33/A" 0.191782
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.364905
cap "li_3670_6167#" "gnd_uq14" 131.562
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/B" 3.62656
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/B" 0.152684
cap "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq14" 0.00518006
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_35/A" 0.949573
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.420362
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.1551
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0155922
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.0903959
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/C" 0.302657
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0718072
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_33/A" 0.023632
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_34/A" 0.682671
cap "vdd_uq15" "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.04961
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_6167#" 0.441772
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.126673
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "gnd_uq14" 2.42138
cap "vdd_uq15" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 61.5257
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "vdd_uq15" 7.05008
cap "li_3670_3247#" "subbyte2_and3_dec_31/C" 1.66828
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.0219762
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "vdd_uq15" 54.9853
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.0717308
cap "decode_31" "gnd_uq14" 0.0103467
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.106555
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.109116
cap "subbyte2_and3_dec_31/B" "li_3670_3247#" 1.21484
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "li_3670_6167#" 4.03584
cap "gnd_uq14" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.669797
cap "li_3670_6167#" "subbyte2_and3_dec_35/A" 0.191782
cap "vdd_uq14" "subbyte2_and3_dec_31/C" 0.0437064
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 6.09145
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_33/A" 0.00636959
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_33/A" 0.0389271
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0508195
cap "li_3670_3247#" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0472302
cap "subbyte2_and3_dec_35/C" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 3.81485
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 3.10958
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.0155922
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "gnd_uq14" 1.05815
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_36/A" 0.08799
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_31/C" 0.0596287
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.109116
cap "li_3670_6167#" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.34841
cap "subbyte2_and3_dec_35/C" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0570379
cap "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.101098
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 1.53136
cap "li_3670_3247#" "subbyte2_and3_dec_33/A" 0.373373
cap "li_3670_3247#" "gnd_uq14" 2.22641
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 5.19473
cap "subbyte2_and3_dec_34/A" "li_3670_6167#" 0.191782
cap "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.174476
cap "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_and3_dec_31/B" "vdd_uq14" 0.454664
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 4.36667
cap "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/A" 0.303648
cap "gnd_uq14" "decode_33" 0.123232
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.101098
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_33/A" 2.64944
cap "gnd_uq14" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 22.0225
cap "vdd_uq14" "subbyte2_and3_dec_33/A" 0.0151623
cap "gnd_uq14" "vdd_uq14" 1.30351
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_36/A" 2.47179
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_3247#" 0.0472302
cap "li_3670_6167#" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 6.56738
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq14" 4.36632
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_34/A" 0.0389271
cap "li_3670_6167#" "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.41884
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 1.19959
cap "li_3670_4827#" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 1.10924
cap "subbyte2_and3_dec_35/C" "subbyte2_and3_dec_36/A" -3.85449
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_4827#" 0.0540955
cap "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.0246286
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "li_3670_6167#" 6.56738
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq14" 2.68963
cap "gnd_uq14" "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.161657
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_36/A" 1.79996
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.282079
cap "subbyte2_and3_dec_35/B" "vdd_uq15" 9.34811
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "li_3670_3247#" 0.330981
cap "li_3670_3247#" "subbyte2_and3_dec_35/A" 0.373373
cap "subbyte2_and3_dec_34/A" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.00244686
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.124476
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_33/A" 0.794663
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0596287
cap "li_3670_3247#" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.0327835
cap "gnd_uq14" "subbyte2_and3_dec_36/A" 13.1316
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.117519
cap "subbyte2_and3_dec_35/C" "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0570379
cap "vdd_uq15" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.47488
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 112.341
cap "gnd_uq14" "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.65203
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/A" -0.0153777
cap "subbyte2_and3_dec_34/A" "li_3670_3247#" 0.373373
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "vdd_uq14" 0.00615701
cap "li_3670_4827#" "subbyte2_and3_dec_36/A" 0.139335
cap "vdd_uq14" "subbyte2_and3_dec_35/A" 0.0151623
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0640216
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 1.78294
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.143408
cap "vdd_uq14" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.00414548
cap "subbyte2_and3_dec_34/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 2.44951
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_and3_dec_34/A" "vdd_uq14" 0.0151623
cap "li_3670_6167#" "vdd_uq15" 38.8448
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq14" 0.689126
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq14" 0.263229
cap "gnd_uq14" "decode_34" 0.123232
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0508195
cap "li_3670_3247#" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.853595
cap "gnd_uq14" "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 3.94583
cap "li_3670_3247#" "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0472302
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq14" 0.838738
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "li_3670_3247#" 0.853595
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_27/B" 1.43426
cap "li_3670_4827#" "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/A" 0.70539
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_35/A" 22.3078
cap "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.379269
cap "vdd_uq14" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.258472
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 35.1277
cap "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq14" 2.63967
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "vdd_uq15" 6.06125
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.114964
cap "gnd_uq14" "decode_32" 0.123232
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.269597
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.124476
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 4.10464
cap "subbyte2_and3_dec_35/A" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_27/B" 0.863666
cap "decode_31" "vdd_uq15" 0.0471506
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "vdd_uq14" 0.258472
cap "subbyte2_and3_dec_34/A" "subbyte2_and3_dec_36/A" 0.786818
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "li_3670_6167#" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.441772
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.282079
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_33/A" 0.467961
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.0718072
cap "vdd_uq15" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.536337
cap "gnd_uq14" "subbyte2_and3_dec_27/B" 5.80679
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.101098
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "vdd_uq15" 2.45931
cap "gnd_uq14" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.692419
cap "subbyte2_and3_dec_35/C" "subbyte2_and3_dec_31/C" 5.53592
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 2.86734
cap "li_3670_3247#" "vdd_uq15" 2.65231
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_31/C" 24.4062
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.0640216
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0596287
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0246286
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/A" 2.45285
cap "subbyte2_and3_dec_35/C" "subbyte2_and3_dec_31/B" 2.21565
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0640216
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.258999
cap "vdd_uq15" "decode_33" 0.55684
cap "subbyte2_and3_dec_35/C" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0570379
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq14" 1.54953
cap "vdd_uq15" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 54.6719
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_33/A" -5.75173
cap "vdd_uq15" "vdd_uq14" 18.1127
cap "gnd_uq14" "subbyte2_and3_dec_31/C" 82.1164
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "vdd_uq15" 1.04961
cap "subbyte2_and3_dec_35/C" "subbyte2_and3_dec_33/A" 0.556166
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.0155922
cap "subbyte2_and3_dec_35/C" "gnd_uq14" 10.0115
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/B" 0.0461454
cap "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.175757
cap "li_3670_4827#" "subbyte2_and3_dec_31/C" 2.04952
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_33/A" 7.96512
cap "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.101098
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.109116
cap "subbyte2_and3_dec_31/B" "gnd_uq14" 49.3717
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 0.161331
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_35/A" 0.189402
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.0246286
cap "li_3670_3247#" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0472302
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.282079
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 3.45987
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.126673
cap "gnd_uq14" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 4.28657
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.00608762
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_31/C" 0.0596287
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.137795
cap "subbyte2_and3_dec_31/B" "li_3670_4827#" 1.40361
cap "subbyte2_and3_dec_35/C" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0570379
cap "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0508195
cap "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.106555
cap "gnd_uq14" "subbyte2_and3_dec_33/A" 14.4745
cap "subbyte2_and3_dec_34/A" "subbyte2_and3_dec_27/B" 0.338243
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 0.074549
cap "li_3670_4827#" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.109116
cap "vdd_uq15" "subbyte2_and3_dec_36/A" 8.78556
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.379269
cap "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.175757
cap "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.379269
cap "li_3670_4827#" "subbyte2_and3_dec_33/A" 0.432358
cap "decode_34" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.575206
cap "decode_32" "decode_28" 0.0316288
cap "decode_32" "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" 0.838644
cap "decode_29" "gnd_uq14" 0.491073
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/C" 2.2174
cap "subbyte2_and3_dec_34/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 1.32191e-06
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.0226626
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/A" 0.00062442
cap "subbyte2_and3_dec_33/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.00451929
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/B" 0.0189381
cap "decode_32" "decode_36" 0.0433154
cap "gnd_uq14" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.230457
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_27/B" 0.0334176
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/C" 1.37201
cap "gnd_uq14" "decode_37" 0.439165
cap "vdd_uq15" "subbyte2_and3_dec_35/C" 8.85882
cap "decode_30" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.237572
cap "vdd_uq15" "subbyte2_and3_dec_30/A" 2.86365
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.191393
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_35/B" 0.0647998
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "vdd_uq15" 40.8724
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 2.20243
cap "subbyte2_and3_dec_30/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.0233607
cap "vdd_uq15" "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.680051
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_30/A" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "vdd_uq14" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00985292
cap "decode_28" "gnd_uq14" 0.000633455
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "decode_33" 0.575206
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "gnd_uq14" 4.73969
cap "decode_35" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.144529
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_35/C" 0.0316025
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.0308046
cap "decode_32" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 2.03128
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_27/B" 0.0368442
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 3.19881
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/A" 0.0324688
cap "decode_31" "decode_33" 0.996044
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "vdd_uq14" 1.16449
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_35/B" 0.209018
cap "decode_30" "decode_34" 0.0316288
cap "decode_34" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.745304
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.0300988
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "vdd_uq15" 0.00429411
cap "gnd_uq14" "decode_36" 1.4382
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_31/C" 2.43331
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.00333958
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "decode_33" 0.437553
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_26/A" 0.00282649
cap "decode_31" "vdd_uq14" 2.92016
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "vdd_uq15" 0.680051
cap "decode_35" "decode_34" -1.89577
cap "vdd_uq14" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 1.69042
cap "vdd_uq15" "subbyte2_and3_dec_25/A" 0.0140201
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "vdd_uq15" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.587287
cap "gnd_uq14" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 14.3961
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_29/A" 0.0111652
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/A" 0.0548501
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "decode_33" 0.000118867
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/C" 0.380469
cap "subbyte2_and3_dec_30/A" "subbyte2_and3_dec_35/C" 0.0316025
cap "subbyte2_and3_dec_31/B" "gnd_uq14" 7.0874
cap "decode_30" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 1.98235e-05
cap "subbyte2_and3_dec_29/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.0548501
cap "subbyte2_and3_dec_29/A" "subbyte2_and3_dec_35/B" 0.0216504
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "vdd_uq14" 0.523273
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.81509
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_29/A" 0.00580306
cap "decode_35" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.409505
cap "li_3670_6167#" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.0396632
cap "vdd_uq15" "decode_33" 0.510712
cap "decode_34" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.000118867
cap "decode_33" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 2.03128
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/B" 0.0162119
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "decode_33" 0.074189
cap "decode_32" "gnd_uq14" 1.5534
cap "vdd_uq15" "vdd_uq14" 90.55
cap "li_3670_4827#" "vdd_uq15" 0.0783974
cap "vdd_uq14" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 18.0609
cap "gnd_uq14" "subbyte2_and3_dec_31/C" 11.9852
cap "subbyte2_and3_dec_31/B" "li_3670_6167#" 0.122044
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq14" 0.419044
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 5.00706
cap "vdd_uq14" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.514798
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_29/A" 0.0363014
cap "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.0371655
cap "vdd_uq15" "subbyte2_and3_dec_36/A" 1.16397
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/A" 0.00451929
cap "decode_32" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.575206
cap "decode_34" "decode_33" 1.49642
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/C" 0.849104
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/A" 1.32191e-06
cap "subbyte2_and3_dec_31/A" "vdd_uq14" 0.273253
cap "subbyte2_and3_dec_31/A" "li_3670_4827#" 0.0267088
cap "li_3670_6167#" "subbyte2_and3_dec_31/C" 0.574659
cap "decode_34" "vdd_uq14" 29.7698
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_36/A" 0.981614
cap "decode_29" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.172756
cap "gnd_uq14" "subbyte2_and3_dec_29/A" 0.768433
cap "gnd_uq14" "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.419044
cap "decode_30" "decode_33" 0.376961
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "gnd_uq14" 2.30623
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "decode_33" 1.1707
cap "li_3670_6167#" "gnd_uq14" -0.441069
cap "vdd_uq15" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.680051
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 0.702188
cap "decode_38" "gnd_uq14" 0.174338
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/A" 0.00629771
cap "vdd_uq14" "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0129015
cap "decode_30" "vdd_uq14" 1.30006
cap "decode_35" "decode_33" 0.559375
cap "decode_31" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.348888
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/B" 0.00764692
cap "vdd_uq14" "subbyte2_and3_dec_30/A" 0.273253
cap "li_3670_4827#" "subbyte2_and3_dec_30/A" 0.0267088
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "vdd_uq14" 18.702
cap "li_3670_6167#" "subbyte2_and3_dec_29/A" 0.0407765
cap "decode_28" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 1.98235e-05
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.617729
cap "decode_35" "vdd_uq14" 2.96252
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "vdd_uq15" 32.8613
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 126.814
cap "subbyte2_and3_dec_31/B" "li_3670_3247#" 0.0492605
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/A" 0.0193438
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/A" 0.0364069
cap "subbyte2_and3_dec_30/A" "subbyte2_and3_dec_36/A" 0.000482395
cap "decode_32" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 0.659653
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 0.0133537
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/C" 0.320961
cap "decode_34" "decode_37" 0.376961
cap "decode_36" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.0384032
cap "decode_32" "decode_31" 0.748208
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "vdd_uq14" 0.0213801
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" 0.0548501
cap "li_3670_3247#" "subbyte2_and3_dec_31/C" 0.123311
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "decode_34" 0.437553
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "vdd_uq14" 0.0129015
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.104651
cap "decode_32" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 0.000118867
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 0.77502
cap "gnd_uq14" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.419044
cap "subbyte2_and3_dec_34/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.0193438
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 0.00548261
cap "subbyte2_and3_dec_33/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.0251318
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/B" 0.0817237
cap "subbyte2_and3_dec_34/A" "vdd_uq15" 0.0363556
cap "decode_34" "decode_36" 0.996044
cap "subbyte2_and3_dec_33/A" "vdd_uq15" 0.0795892
cap "vdd_uq15" "subbyte2_and3_dec_27/B" 0.189678
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "gnd_uq14" 0.975022
cap "vdd_uq14" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.107592
cap "vdd_uq15" "subbyte2_and3_dec_35/B" 0.304887
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 28.9155
cap "vdd_uq15" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 41.1555
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "decode_37" 0.144529
cap "decode_31" "gnd_uq14" 1.98537
cap "subbyte2_and3_dec_31/B" "vdd_uq15" 18.4262
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.148663
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/A" 1.29707e-06
cap "decode_32" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 0.437553
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_27/B" 0.0111652
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.0233607
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/C" 0.230493
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.0030378
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.879835
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/A" 0.0308046
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/C" 1.89804
cap "gnd_uq14" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 1.37077
cap "vdd_uq14" "decode_33" 29.9657
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_35/B" 0.0216504
cap "li_3670_3247#" "subbyte2_and3_dec_29/A" 0.0164586
cap "decode_34" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 1.1707
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_31/B" 0.00580306
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/A" 0.00567277
cap "decode_32" "vdd_uq15" 0.510712
cap "decode_32" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.745304
cap "vdd_uq15" "subbyte2_and3_dec_31/C" 163.335
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 2.36705
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "vdd_uq15" 0.315674
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "decode_36" 0.348888
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.259978
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.19362
cap "vdd_uq15" "subbyte2_and3_dec_26/A" 0.0485426
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "gnd_uq14" 0.433404
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_31/C" 0.0363014
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/B" 0.0189381
cap "decode_32" "decode_34" 1.55542
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_30/A" 0.0111652
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 137.823
cap "decode_29" "decode_33" 0.0433154
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/C" 0.742039
cap "subbyte2_and3_dec_33/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.00282649
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/B" 0.0226626
cap "decode_30" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.144529
cap "subbyte2_and3_dec_30/A" "subbyte2_and3_dec_35/B" 0.0216504
cap "subbyte2_and3_dec_30/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" -0.0864913
cap "gnd_uq14" "vdd_uq15" 58.4369
cap "gnd_uq14" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 14.0672
cap "decode_29" "vdd_uq14" 0.736248
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.1907
cap "gnd_uq14" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.443756
cap "decode_35" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.237572
cap "vdd_uq15" "subbyte2_and3_dec_29/A" 2.84423
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_35/C" 0.0945864
cap "subbyte2_and3_dec_29/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.029552
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_30/A" 0.00580306
cap "vdd_uq15" "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.315674
cap "subbyte2_and3_dec_29/A" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.00165577
cap "vdd_uq14" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0129015
cap "decode_37" "decode_33" 0.0316288
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "vdd_uq15" 6.46237
cap "subbyte2_and3_dec_31/A" "gnd_uq14" 0.768433
cap "li_3670_6167#" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.0396632
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.503137
cap "li_3670_6167#" "vdd_uq15" 0.254862
cap "decode_34" "gnd_uq14" 1.75349
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_30/A" 0.0363014
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_35/C" 5.7207
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/C" 3.54344
cap "decode_32" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 1.49713
cap "decode_32" "decode_30" 0.559375
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "decode_33" 1.25956
cap "vdd_uq14" "decode_37" 0.571986
cap "decode_28" "vdd_uq14" 0.000933588
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0258734
cap "decode_32" "decode_35" 0.376961
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.00165577
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_26/A" 0.00451929
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "vdd_uq14" 4.43809
cap "subbyte2_and3_dec_31/A" "li_3670_6167#" 0.0407765
cap "decode_36" "decode_33" 0.414975
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "decode_34" 1.62178
cap "decode_34" "decode_38" 0.0433154
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/A" 0.00282782
cap "decode_32" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" 0.074189
cap "vdd_uq14" "decode_36" 2.22349
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/C" 5.08851e-06
cap "gnd_uq14" "subbyte2_and3_dec_30/A" 0.768433
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.0017389
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "gnd_uq14" 14.4517
cap "gnd_uq14" "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.230457
cap "decode_30" "gnd_uq14" 0.886063
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/A" -0.0864913
cap "decode_35" "gnd_uq14" 1.85927
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "decode_33" 0.745304
cap "subbyte2_and3_dec_29/A" "subbyte2_and3_dec_30/A" 1.96226
cap "subbyte2_and3_dec_29/A" "subbyte2_and3_dec_35/C" 0.0316025
cap "vdd_uq15" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.315674
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 14.4577
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/A" 0.0155446
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "vdd_uq15" 3.03759
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.81509
cap "li_3670_6167#" "subbyte2_and3_dec_30/A" 0.0407765
cap "vdd_uq14" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 18.5232
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.179003
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.0396632
cap "decode_38" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.0384032
cap "subbyte2_and3_dec_35/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.00282649
cap "subbyte2_and3_dec_35/A" "vdd_uq15" 1.32191e-06
cap "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/A" "gnd_uq14" 0.0172212
cap "decode_31" "vdd_uq15" 0.0581762
cap "decode_31" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.332057
cap "subbyte2_and3_dec_31/B" "li_3670_4827#" 0.0799395
cap "subbyte2_and3_dec_31/B" "vdd_uq14" 2.81746
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/A" 0.0391392
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq14" 0.230457
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" 0.0155446
cap "decode_32" "decode_33" -3.79154
cap "vdd_uq15" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 4.96359
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 1.32191e-06
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "decode_34" 0.074189
cap "vdd_uq15" "subbyte2_and3_dec_27/A" 0.150231
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_36/A" 0.00144719
cap "decode_32" "vdd_uq14" 29.0072
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/C" 4.0768e-05
cap "gnd_uq14" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.0956815
cap "subbyte2_and3_dec_31/A" "li_3670_3247#" 0.0164586
cap "li_3670_4827#" "subbyte2_and3_dec_31/C" 0.293436
cap "vdd_uq14" "subbyte2_and3_dec_31/C" 6.74954
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "vdd_uq14" 0.00985292
cap "decode_31" "decode_34" 0.414975
cap "decode_29" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.0384032
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 0.00062442
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/A" 0.00062442
cap "decode_34" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 1.25956
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "vdd_uq15" 2.14149
cap "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.617729
cap "gnd_uq14" "decode_33" 1.88171
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "decode_37" 1.98235e-05
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/A" 0.00165577
cap "gnd_uq14" "vdd_uq14" 15.1817
cap "vdd_uq15" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 40.1505
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_34/A" 0.0140074
cap "decode_32" "decode_29" 0.414975
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/A" 0.013125
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 1.71533
cap "decode_31" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.172756
cap "vdd_uq14" "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00985292
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_33/A" 0.017063
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_35/B" 0.0369919
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "decode_33" 0.659653
cap "vdd_uq15" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 1.11817
cap "li_3670_3247#" "subbyte2_and3_dec_30/A" 0.0164586
cap "li_3670_4827#" "subbyte2_and3_dec_29/A" 0.0267088
cap "vdd_uq14" "subbyte2_and3_dec_29/A" 0.273253
cap "gnd_uq14" "subbyte2_and3_dec_36/A" 0.120225
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/B" 0.100555
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 1.38734
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/A" 0.013125
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "vdd_uq14" 2.75022
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" -0.0864913
cap "subbyte2_and3_dec_31/A" "vdd_uq15" 2.85097
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/A" 0.0140074
cap "decode_34" "vdd_uq15" 0.510712
cap "decode_38" "vdd_uq14" 0.219155
cap "decode_34" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 1.00854
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "decode_36" 0.172756
cap "subbyte2_and3_dec_29/A" "subbyte2_and3_dec_36/A" 0.000482395
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0700083
cap "gnd_uq15" "subbyte2_and3_dec_29/A" 0.347253
cap "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_30/A" 0.0254182
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_27/B" 0.346705
cap "subbyte2_and3_dec_31/B" "vdd_uq16" 0.177535
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_30/A" 0.405006
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.223907
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_31/B" 0.0369418
cap "subbyte2_and3_dec_29/A" "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0302085
cap "subbyte2_and3_dec_30/A" "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0254182
cap "subbyte2_and3_dec_29/A" "subbyte2_and3_dec_30/A" 0.158775
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_31/C" 0.194027
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0370739
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_30/A" 0.0254182
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_31/A" 0.0204712
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0204712
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 1.35312
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_27/B" 0.508303
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_31/C" 0.370409
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_27/B" 0.0288998
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0288998
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_29/A" 0.243603
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0369418
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_32/A" 0.0348126
cap "vdd_uq16" "subbyte2_and3_dec_29/A" 0.0469393
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0348126
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0369418
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_29/A" 0.0302085
cap "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_31/A" 0.0696168
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_30/A" 0.093707
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0614915
cap "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_29/A" 0.0302085
cap "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_27/B" 0.338683
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_29/A" 0.668841
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.188574
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_27/B" 0.346705
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0204712
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.289173
cap "subbyte2_and3_dec_29/A" "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0302085
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.223907
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_27/B" 0.370448
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_30/A" 0.249778
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_29/A" 0.0302085
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_31/A" 0.166893
cap "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_27/B" 0.0433498
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_30/A" 0.0254182
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0594094
cap "subbyte2_and3_dec_30/A" "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0254182
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0328055
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_27/B" 0.553737
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_31/C" 0.434545
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.346705
cap "subbyte2_and3_dec_31/A" "gnd_uq15" 0.241788
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.223907
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_31/B" 0.0369418
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0369418
cap "subbyte2_and3_dec_29/A" "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.143702
cap "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_30/A" 0.106458
cap "gnd_uq15" "subbyte2_and3_dec_27/B" 0.488662
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_30/A" 0.108658
cap "subbyte2_and3_dec_32/A" "gnd_uq15" 0.396933
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0204712
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_30/A" 0.124836
cap "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_31/B" 0.273538
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0288998
cap "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_30/A" 0.0254182
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_29/A" 0.308693
cap "subbyte2_and3_dec_30/A" "subbyte2_and3_dec_27/B" 0.426755
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0348126
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.289173
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_29/A" 0.0302085
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_30/A" 0.183392
cap "subbyte2_and3_dec_29/A" "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0302085
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_31/A" 0.204427
cap "subbyte2_and3_dec_30/A" "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0963638
cap "subbyte2_and3_dec_31/A" "vdd_uq16" 2.37003e-05
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0370739
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_31/A" 0.0204712
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_27/B" 0.57618
cap "vdd_uq16" "subbyte2_and3_dec_27/B" 0.153205
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_31/B" 0.244659
cap "gnd_uq15" "subbyte2_and3_dec_30/A" 0.295431
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_27/B" 0.0288998
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.289173
cap "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_29/A" 0.134625
cap "subbyte2_and3_dec_32/A" "vdd_uq16" 0.110655
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0204712
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_32/A" 0.0348126
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.198578
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_29/A" 0.160842
cap "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_27/B" 0.0433498
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0204712
cap "subbyte2_and3_dec_30/A" "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0254182
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_29/A" 0.146992
cap "subbyte2_and3_dec_31/B" "gnd_uq15" 0.444167
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0328055
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_27/B" 1.60789
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0204712
cap "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_29/A" 0.0302085
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.983774
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0288998
cap "subbyte2_and3_dec_29/A" "subbyte2_and3_dec_27/B" 0.487977
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_29/A" 0.196095
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0348126
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_27/B" 0.0288998
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0369418
cap "subbyte2_and3_dec_29/A" "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.160842
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0348126
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_30/A" 0.223196
cap "vdd_uq16" "subbyte2_and3_dec_30/A" 0.0104813
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_30/A" 0.0254182
cap "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq14" 0.481078
cap "subbyte2_and3_dec_29/A" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 2.90804
cap "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 0.0718072
cap "li_3670_4827#" "gnd_uq14" 1.49227
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_32/A" 0.373373
cap "subbyte2_and3_dec_29/A" "subbyte2_and3_dec_31/B" 0.670352
cap "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq14" 2.3995
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 5.2126
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.101098
cap "gnd_uq14" "subbyte2_and3_dec_31/A" 14.2093
cap "subbyte2_and3_dec_29/A" "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" 0.0979802
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/B" 3.59089
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_32/A" 0.0979802
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_32/A" 0.00636959
cap "gnd_uq14" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 4.20529
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "vdd_uq14" 0.258472
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.0155922
cap "subbyte2_and3_dec_32/B" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0508195
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_27/B" 1.50364
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.175757
cap "subbyte2_and3_dec_30/A" "li_3670_6167#" 0.191782
cap "vdd_uq14" "subbyte2_and3_dec_32/A" 0.0151623
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "vdd_uq15" 65.1277
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.379269
cap "subbyte2_and3_dec_30/A" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 2.14863
cap "vdd_uq15" "subbyte2_and3_dec_31/B" 24.1076
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.126673
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.137795
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "li_3670_4827#" 1.10924
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/B" 0.074549
cap "subbyte2_and3_dec_30/A" "subbyte2_and3_dec_32/A" 0.860343
cap "subbyte2_and3_dec_29/A" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 0.119996
cap "li_3670_4827#" "subbyte2_and3_dec_31/B" 0.467869
cap "subbyte2_and3_dec_32/C" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0570379
cap "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.106555
cap "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq14" 1.38213
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/B" 0.905563
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.0640216
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "vdd_uq15" 7.05008
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/A" 2.69544
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0596287
cap "vdd_uq14" "subbyte2_and3_dec_27/B" 0.454664
cap "gnd_uq14" "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 1.38213
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_31/B" 1.08001
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.143408
cap "decode_36" "vdd_uq15" 0.55684
cap "subbyte2_and3_dec_29/A" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.00636959
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_6167#" 0.41884
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.137795
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_23/B" 2.01462
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.173753
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 1.19959
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.124476
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq14" 0.0283437
cap "li_3670_6167#" "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.441772
cap "subbyte2_and3_dec_29/A" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 2.35188
cap "subbyte2_and3_dec_30/A" "subbyte2_and3_dec_27/B" 5.97559
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "vdd_uq15" 1.04961
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/A" 0.00636959
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.101098
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0472302
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0155922
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "vdd_uq14" 0.258472
cap "subbyte2_and3_dec_30/A" "subbyte2_and3_dec_32/B" 0.404111
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.0718072
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "li_3670_6167#" 6.56738
cap "vdd_uq15" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 11.2072
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_4827#" 0.0540955
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/C" 0.161331
cap "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.0155922
cap "gnd_uq14" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 4.06172
cap "li_3670_6167#" "subbyte2_and3_dec_32/A" 0.191782
cap "subbyte2_and3_dec_29/A" "vdd_uq15" 16.5874
cap "subbyte2_and3_dec_30/A" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 2.44951
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_32/A" 2.67126
cap "vdd_uq14" "subbyte2_and3_dec_31/C" 0.0435892
cap "gnd_uq14" "subbyte2_and3_dec_23/B" 3.94185
cap "vdd_uq15" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.536337
cap "subbyte2_and3_dec_30/A" "subbyte2_and3_dec_32/C" 0.457939
cap "subbyte2_and3_dec_29/A" "li_3670_4827#" 0.432358
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0718072
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.101098
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_27/B" 0.0120748
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "vdd_uq15" 0.47488
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 0.0389271
cap "vdd_uq15" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 53.296
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.124476
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_27/B" 0.0120748
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_32/B" 0.0508195
cap "subbyte2_and3_dec_30/A" "subbyte2_and3_dec_31/C" -6.00127
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_4827#" 0.0540955
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.137795
cap "subbyte2_and3_dec_29/A" "subbyte2_and3_dec_31/A" 0.823628
cap "li_3670_4827#" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 1.0654
cap "li_3670_6167#" "subbyte2_and3_dec_27/B" 5.65076
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "gnd_uq14" 3.41579
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "gnd_uq14" 0.364655
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_32/B" 0.0508195
cap "subbyte2_and3_dec_29/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.0246286
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/B" 5.12947
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "vdd_uq15" 0.47488
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 2.53391
cap "gnd_uq14" "vdd_uq14" 1.55492
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "vdd_uq15" 1.04961
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_27/B" 1.9078
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_32/B" 0.980857
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.282079
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_4827#" 0.0540955
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_32/C" 0.0570379
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 0.101098
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 4.36667
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0155922
cap "subbyte2_and3_dec_30/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.023632
cap "li_3670_4827#" "vdd_uq15" 4.0005
cap "li_3670_6167#" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 6.56738
cap "li_3670_4827#" "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "subbyte2_and3_dec_32/C" "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0570379
cap "subbyte2_and3_dec_32/B" "subbyte2_and3_dec_32/A" 0.404111
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/B" 1.64485
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_31/C" 0.0596287
cap "subbyte2_and3_dec_30/A" "gnd_uq14" 14.2946
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 4.10464
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_31/B" 0.404946
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_31/C" 0.0596287
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_32/C" 1.21476
cap "vdd_uq15" "subbyte2_and3_dec_31/A" 16.5846
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_32/A" 2.27198
cap "decode_38" "gnd_uq14" 0.123232
cap "li_3670_6167#" "subbyte2_and3_dec_31/C" 2.83226
cap "vdd_uq15" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 11.2072
cap "gnd_uq14" "decode_35" 0.123232
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_32/A" 0.0389271
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.252721
cap "li_3670_4827#" "subbyte2_and3_dec_31/A" 0.432358
cap "subbyte2_and3_dec_32/C" "subbyte2_and3_dec_32/A" 0.457939
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/C" 8.63168
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/B" 0.148085
cap "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.282079
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/B" 0.0219762
cap "subbyte2_and3_dec_32/B" "subbyte2_and3_dec_27/B" 1.31327
cap "li_3670_6167#" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.41884
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_32/A" -5.61119
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0640216
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "vdd_uq14" 0.258472
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq14" 0.481078
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq14" 5.13715
cap "vdd_uq14" "subbyte2_and3_dec_31/B" 0.151555
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/B" 5.27161
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.303648
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_23/B" 0.0472302
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq14" 4.34962
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/B" 0.00244686
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq14" 2.18683
cap "subbyte2_and3_dec_30/A" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.0536857
cap "subbyte2_and3_dec_32/C" "subbyte2_and3_dec_27/B" 1.48529
cap "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 0.0640216
cap "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq14" 0.363037
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_32/B" 0.980857
cap "li_3670_6167#" "gnd_uq14" 122.238
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_and3_dec_30/A" "subbyte2_and3_dec_31/B" 0.80337
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "gnd_uq14" 23.7818
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_27/B" 25.047
cap "subbyte2_and3_dec_29/A" "subbyte2_and3_dec_23/B" 0.651933
cap "gnd_uq14" "subbyte2_and3_dec_32/A" 14.48
cap "subbyte2_and3_dec_30/A" "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" 0.218409
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_and3_dec_32/B" "subbyte2_and3_dec_31/C" 1.64267
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.117519
cap "subbyte2_and3_dec_32/C" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 1.21476
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_23/B" 0.0472302
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.258999
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.820811
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.0246286
cap "subbyte2_and3_dec_32/B" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0508195
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.174476
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/C" 8.58064
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/B" 0.0717308
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.364905
cap "subbyte2_and3_dec_32/C" "subbyte2_and3_dec_31/C" 1.89211
cap "vdd_uq15" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.47488
cap "gnd_uq14" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0916402
cap "gnd_uq14" "subbyte2_and3_dec_27/B" 49.0006
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.109116
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.124476
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "li_3670_6167#" 6.56738
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_23/B" 0.0472302
cap "subbyte2_and3_dec_29/A" "vdd_uq14" 0.0151623
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.826635
cap "subbyte2_and3_dec_30/A" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 0.303648
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.0284032
cap "li_3670_6167#" "subbyte2_and3_dec_31/B" 1.88359
cap "li_3670_4827#" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "subbyte2_and3_dec_32/C" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0570379
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 115.805
cap "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq14" 1.17411
cap "subbyte2_and3_dec_32/B" "gnd_uq14" 1.49869
cap "vdd_uq15" "subbyte2_and3_dec_23/B" 5.53612
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_23/B" 0.0472302
cap "gnd_uq14" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0283437
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/B" 0.91385
cap "decode_37" "gnd_uq14" 0.123232
cap "subbyte2_and3_dec_29/A" "subbyte2_and3_dec_30/A" 32.406
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_32/A" 3.17099
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0596287
cap "vdd_uq14" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.254326
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_31/B" 5.17085
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "gnd_uq14" 23.9755
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 2.14463
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "vdd_uq15" 7.05008
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "gnd_uq14" 0.645851
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "vdd_uq15" 0.536337
cap "subbyte2_and3_dec_32/C" "gnd_uq14" 1.53101
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_31/A" 0.373373
cap "subbyte2_and3_dec_30/A" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 2.34372
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.0160638
cap "vdd_uq15" "vdd_uq14" 19.9181
cap "gnd_uq14" "subbyte2_and3_dec_31/C" 75.6867
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/B" 6.33846
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_6167#" 0.41884
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_31/B" 6.81008
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/A" 0.218409
cap "gnd_uq14" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 4.53156
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_32/B" 0.980857
cap "subbyte2_and3_dec_30/A" "vdd_uq15" 16.5847
cap "subbyte2_and3_dec_32/B" "subbyte2_and3_dec_31/B" 0.443533
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 17.5639
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/B" 0.222634
cap "subbyte2_and3_dec_30/A" "li_3670_4827#" 0.432358
cap "subbyte2_and3_dec_29/A" "li_3670_6167#" 0.191782
cap "vdd_uq14" "subbyte2_and3_dec_31/A" 0.0151623
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.106555
cap "decode_38" "vdd_uq15" 0.55684
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 35.1277
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 0.023632
cap "gnd_uq14" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.645851
cap "subbyte2_and3_dec_29/A" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.121872
cap "vdd_uq15" "decode_35" 0.55684
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/B" 2.90251
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_32/C" 1.21476
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_6167#" 0.441772
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/B" 0.0692839
cap "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.109116
cap "subbyte2_and3_dec_30/A" "subbyte2_and3_dec_31/A" 0.805559
cap "subbyte2_and3_dec_29/A" "subbyte2_and3_dec_32/A" 0.879098
cap "subbyte2_and3_dec_32/C" "subbyte2_and3_dec_31/B" 0.495097
cap "li_3670_6167#" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 6.21897
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 3.0229
cap "subbyte2_and3_dec_30/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.0389271
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_27/B" 0.0120748
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.364905
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/C" 10.0991
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "vdd_uq15" 1.04961
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_31/B" 10.591
cap "gnd_uq14" "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.17411
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.0737632
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "vdd_uq15" 0.47488
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/B" 0.32399
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.258999
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_32/B" 0.0508195
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_4827#" 0.0540955
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_6167#" 0.441772
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.109116
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.126673
cap "li_3670_6167#" "vdd_uq15" 39.3312
cap "li_3670_4827#" "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "li_3670_6167#" "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.41884
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/C" 0.199287
cap "subbyte2_and3_dec_29/A" "subbyte2_and3_dec_27/B" 7.98058
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "vdd_uq15" 57.2742
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.106555
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 0.258999
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0472302
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/B" 0.0219762
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0246286
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.143408
cap "subbyte2_and3_dec_29/A" "subbyte2_and3_dec_32/B" 0.404111
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "li_3670_4827#" 1.10924
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_27/B" 0.0120748
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_32/C" 0.0570379
cap "vdd_uq15" "subbyte2_and3_dec_32/A" 16.5723
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "gnd_uq14" 24.1872
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 4.57878
cap "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.379269
cap "gnd_uq14" "subbyte2_and3_dec_31/B" 21.2182
cap "li_3670_6167#" "subbyte2_and3_dec_31/A" 0.191782
cap "li_3670_4827#" "subbyte2_and3_dec_32/A" 0.432358
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_32/B" 0.0508195
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_31/C" 0.0596287
cap "subbyte2_and3_dec_29/A" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 2.64944
cap "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.258999
cap "subbyte2_and3_dec_32/B" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.942429
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/A" 2.31851
cap "subbyte2_and3_dec_29/A" "subbyte2_and3_dec_32/C" 0.457939
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 0.351461
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.117519
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0640216
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_27/B" 0.0120748
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "gnd_uq14" 3.41579
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 0.282079
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_32/A" 32.4042
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 115.805
cap "vdd_uq15" "subbyte2_and3_dec_27/B" 58.8062
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_27/B" 0.0120748
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.109116
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.119996
cap "decode_36" "gnd_uq14" 0.123232
cap "subbyte2_and3_dec_29/A" "subbyte2_and3_dec_31/C" -5.93793
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_32/B" 0.0508195
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_32/C" 0.0570379
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.269597
cap "subbyte2_and3_dec_32/C" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 1.17259
cap "li_3670_4827#" "subbyte2_and3_dec_27/B" 1.40361
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.0100528
cap "subbyte2_and3_dec_32/B" "vdd_uq15" 3.38177
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_32/B" 0.0508195
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_31/C" 0.0596287
cap "decode_37" "vdd_uq15" 0.55684
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq14" 4.56443
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 9.79556
cap "subbyte2_and3_dec_30/A" "subbyte2_and3_dec_23/B" 0.522214
cap "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_27/B" 7.69215
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "vdd_uq15" 59.5084
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/B" 2.52044
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_32/C" 0.0570379
cap "gnd_uq14" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 4.20529
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 0.106555
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.152684
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "vdd_uq15" 2.45931
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0246286
cap "subbyte2_and3_dec_32/C" "vdd_uq15" 4.65849
cap "subbyte2_and3_dec_29/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.0389271
cap "li_3670_4827#" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 1.10924
cap "subbyte2_and3_dec_32/C" "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0570379
cap "subbyte2_and3_dec_32/B" "subbyte2_and3_dec_31/A" 0.404111
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.282079
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_31/C" 0.0596287
cap "subbyte2_and3_dec_29/A" "gnd_uq14" 14.5435
cap "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 0.137795
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 1.82331
cap "vdd_uq15" "subbyte2_and3_dec_31/C" 53.5366
cap "gnd_uq14" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.364655
cap "subbyte2_and3_dec_30/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.00636959
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_31/C" 0.0596287
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/A" -0.0153777
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq14" 4.06785
cap "li_3670_4827#" "subbyte2_and3_dec_31/C" 1.8078
cap "vdd_uq15" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.04961
cap "gnd_uq14" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 23.4357
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/A" 0.023632
cap "gnd_uq14" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 2.18683
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 1.96001
cap "subbyte2_and3_dec_32/C" "subbyte2_and3_dec_31/A" 0.457939
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_23/B" 0.0472302
cap "subbyte2_and3_dec_30/A" "vdd_uq14" 0.0151623
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.124476
cap "li_3670_4827#" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "li_3670_6167#" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.441772
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq14" 0.0916402
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_23/B" 0.0472302
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_31/A" -5.9353
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0718072
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq14" 0.363037
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq14" 4.46102
cap "vdd_uq15" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 2.45931
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 3.06797
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.310491
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/B" 0.00244686
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq14" 5.05909
cap "gnd_uq14" "vdd_uq15" 89.5388
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/B" 2.98231
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq14" 2.3995
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.1907
cap "li_3670_4827#" "subbyte2_and3_dec_31/B" 0.0266465
cap "vdd_uq14" "subbyte2_and3_dec_31/B" 0.939155
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_31/B" 0.0285484
cap "subbyte2_and3_dec_32/B" "subbyte2_and3_dec_31/B" 0.0215999
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/B" 0.00787108
cap "decode_33" "decode_35" 0.996044
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/C" 0.0169255
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "vdd_uq14" 0.0129015
cap "subbyte2_and3_dec_26/A" "vdd_uq15" 2.8947
cap "decode_36" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 1.1707
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.0308046
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_31/B" 0.00580306
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.00629771
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/B" 0.0264064
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "decode_35" 0.745304
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_31/C" 0.0363014
cap "gnd_uq14" "vdd_uq15" 77.5102
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "decode_34" 0.237572
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/A" 0.00567277
cap "gnd_uq14" "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.419044
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/C" 3.95186
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "decode_41" 1.98235e-05
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 0.0593694
cap "decode_37" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.074189
cap "li_3670_6167#" "vdd_uq15" 0.18976
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 28.9155
cap "decode_34" "gnd_uq14" 1.79119
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "gnd_uq14" 0.0814258
cap "subbyte2_and3_dec_32/C" "subbyte2_and3_dec_25/A" 0.0316025
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_26/A" 0.000482395
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.0193438
cap "vdd_uq14" "decode_38" 30.5885
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/A" 1.32191e-06
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "decode_40" 0.172756
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "decode_36" 0.000118867
cap "vdd_uq14" "decode_42" 0.178462
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "vdd_uq15" 42.0546
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq14" 0.230457
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "vdd_uq15" 0.680051
cap "subbyte2_and3_dec_32/A" "gnd_uq14" 0.768433
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" -0.0864913
cap "vdd_uq15" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.315674
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "decode_38" 0.745304
cap "decode_31" "vdd_uq14" 0.178462
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "decode_42" 0.0384032
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "gnd_uq14" 15.161
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/A" 0.00062442
cap "subbyte2_and3_dec_32/A" "li_3670_6167#" 0.0407765
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "vdd_uq14" 0.00985292
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "vdd_uq14" 2.65978
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" 0.104651
cap "decode_39" "decode_36" 0.376961
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 0.0162119
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "decode_34" 0.409505
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/A" 0.00282649
cap "decode_39" "decode_35" 0.0316288
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.0448861
cap "li_3670_6167#" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.0396632
cap "decode_37" "vdd_uq14" 31.0006
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/A" 0.00165577
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" -0.0836635
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 14.4577
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "decode_33" 0.0384032
cap "decode_37" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.000118867
cap "vdd_uq15" "subbyte2_and3_dec_22/A" 0.0485426
cap "decode_36" "decode_35" 1.49642
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "vdd_uq15" 4.91553
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "decode_32" 1.98235e-05
cap "decode_36" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.074189
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 2.20243
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "decode_37" 1.1707
cap "vdd_uq15" "subbyte2_and3_dec_25/A" 2.86657
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_23/B" 0.146148
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "decode_35" 0.575206
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "decode_38" "decode_42" 0.0433154
cap "gnd_uq14" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.230457
cap "subbyte2_and3_dec_32/C" "vdd_uq15" 0.102892
cap "gnd_uq14" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.41329
cap "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/C" "vdd_uq15" 0.25898
cap "decode_32" "gnd_uq14" 0.369295
cap "subbyte2_and3_dec_30/A" "vdd_uq15" 0.150231
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_23/B" 0.0164586
cap "decode_36" "vdd_uq15" 0.510712
cap "vdd_uq14" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 2.18938
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/A" 0.00282649
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_25/A" 0.000482395
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "decode_38" 1.62178
cap "vdd_uq15" "decode_35" 0.510712
cap "li_3670_4827#" "subbyte2_and3_dec_31/C" 0.34778
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.00764692
cap "vdd_uq14" "subbyte2_and3_dec_31/C" 7.31425
cap "vdd_uq15" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.572162
cap "subbyte2_and3_dec_32/B" "subbyte2_and3_dec_31/C" 0.247728
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_31/C" 2.48335
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.617729
cap "vdd_uq14" "decode_41" 0.502184
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/C" 0.384259
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "vdd_uq15" 1.0953
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "vdd_uq15" 0.315674
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/A" 0.0548501
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.0155446
cap "decode_37" "decode_38" 1.49642
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_32/C" 0.0316025
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/C" 3.92215
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "vdd_uq14" 19.5095
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_31/C" 0.0363014
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "decode_41" 0.144529
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 0.148663
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.617729
cap "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.00856502
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "decode_32" 0.144529
cap "decode_36" "decode_34" 0.559375
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_31/B" 0.811103
cap "vdd_uq14" "decode_40" 2.10615
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "decode_35" 0.000118867
cap "decode_34" "decode_35" -1.89577
cap "li_3670_4827#" "subbyte2_and3_dec_26/A" 0.0267088
cap "subbyte2_and3_dec_26/A" "vdd_uq14" 0.273253
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/A" -0.0864913
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_26/A" 0.0111652
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 2.20243
cap "subbyte2_and3_dec_32/B" "subbyte2_and3_dec_26/A" 0.0216504
cap "decode_39" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.237572
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.0140074
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.00062442
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/A" 1.32191e-06
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/B" 0.0889401
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "decode_40" 0.348888
cap "gnd_uq14" "vdd_uq14" 28.2397
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.00165577
cap "subbyte2_and3_dec_27/B" "gnd_uq14" 7.0874
cap "decode_36" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 2.03128
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "gnd_uq14" 1.15446
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_26/A" 0.0548501
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "decode_37" 0.659653
cap "vdd_uq15" "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.315674
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_31/B" 0.00580306
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "decode_35" 1.00854
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "gnd_uq14" 14.9592
cap "subbyte2_and3_dec_27/A" "gnd_uq14" 0.768433
cap "gnd_uq14" "subbyte2_and3_dec_31/B" 2.36247
cap "subbyte2_and3_dec_27/B" "li_3670_6167#" 0.122044
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "vdd_uq15" 0.572162
cap "decode_38" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.074189
cap "decode_33" "vdd_uq14" 1.80459
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq14" 0.230457
cap "subbyte2_and3_dec_25/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.00165577
cap "decode_38" "decode_41" 0.376961
cap "subbyte2_and3_dec_27/A" "li_3670_6167#" 0.0407765
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.0396632
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "vdd_uq14" 18.6227
cap "subbyte2_and3_dec_32/A" "vdd_uq15" 3.09347
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "vdd_uq14" 0.0129015
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "vdd_uq15" 0.680051
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.100555
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 1.38734
cap "li_3670_6167#" "subbyte2_and3_dec_31/B" 0.0406813
cap "vdd_uq14" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00985292
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "decode_38" 1.00854
cap "decode_38" "decode_40" 0.996044
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "vdd_uq15" 43.0268
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.0548501
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_25/A" 0.0164586
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 1.23546
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/B" 0.135489
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/C" 0.491666
cap "decode_36" "decode_32" 0.0316288
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" 0.00062442
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/A" 0.0251318
cap "gnd_uq14" "decode_38" 2.11913
cap "decode_32" "decode_35" 0.376961
cap "decode_37" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.575206
cap "gnd_uq14" "decode_42" 0.133645
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 0.503137
cap "decode_37" "decode_41" 0.0316288
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "decode_34" 0.144529
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "vdd_uq14" 1.64392
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" 0.0133537
cap "decode_31" "gnd_uq14" 0.133645
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_26/A" 0.0155446
cap "li_3670_4827#" "subbyte2_and3_dec_25/A" 0.0267088
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "decode_37" 2.03128
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.0546838
cap "vdd_uq14" "subbyte2_and3_dec_25/A" 0.273253
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/A" 0.00451929
cap "subbyte2_and3_dec_32/B" "subbyte2_and3_dec_25/A" 0.0216504
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_25/A" 0.0111652
cap "decode_37" "decode_40" 0.414975
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 1.38734
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/A" 0.00062442
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq14" 0.419044
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "gnd_uq14" 2.13926
cap "vdd_uq15" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.680051
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/A" -0.0864913
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "decode_38" 0.610309
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_32/C" 0.0945864
cap "vdd_uq15" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 1.0953
cap "subbyte2_and3_dec_25/A" "subbyte2_and3_dec_31/B" 0.00580306
cap "decode_39" "vdd_uq14" 2.96387
cap "decode_37" "gnd_uq14" 2.28005
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_32/C" 0.0316025
cap "decode_36" "vdd_uq14" 30.5523
cap "decode_39" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.409505
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "decode_31" 0.0384032
cap "decode_36" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.437553
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/A" 0.017063
cap "subbyte2_and3_dec_32/C" "subbyte2_and3_dec_31/B" 0.0315288
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.491666
cap "vdd_uq14" "decode_35" 30.3115
cap "vdd_uq14" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.0933359
cap "vdd_uq15" "subbyte2_and3_dec_23/B" 0.189678
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "decode_35" 1.25956
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.0017389
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "vdd_uq14" 0.469365
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "vdd_uq14" 0.00985292
cap "decode_36" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 1.49713
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.0453213
cap "decode_37" "decode_33" 0.0433154
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.81509
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "decode_35" 0.610309
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/C" 3.80202
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/A" 0.00282649
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "decode_37" 1.49713
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "decode_38" 1.25956
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/B" 0.0030378
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.00165577
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_31/C" 0.0363014
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 1.32191e-06
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "decode_40" 0.0384032
cap "gnd_uq14" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 1.8591
cap "li_3670_4827#" "vdd_uq15" 0.0583715
cap "gnd_uq14" "subbyte2_and3_dec_31/C" 13.1903
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_23/B" 0.0164586
cap "vdd_uq15" "vdd_uq14" 106.568
cap "subbyte2_and3_dec_27/B" "vdd_uq15" 18.5242
cap "subbyte2_and3_dec_32/B" "vdd_uq15" 0.0144907
cap "gnd_uq14" "decode_41" 0.369362
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_26/A" 0.0233607
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "vdd_uq15" 4.91553
cap "vdd_uq14" "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00985292
cap "decode_39" "decode_38" -1.89577
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/B" 0.0226626
cap "subbyte2_and3_dec_27/A" "vdd_uq15" 2.8947
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "vdd_uq15" 42.375
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "gnd_uq14" 15.1084
cap "vdd_uq15" "subbyte2_and3_dec_31/B" 6.48854
cap "gnd_uq14" "decode_40" 1.32087
cap "decode_36" "decode_38" 1.55542
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/A" 0.00629771
cap "li_3670_6167#" "subbyte2_and3_dec_31/C" 0.68795
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "decode_37" 0.437553
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "vdd_uq14" 0.0933359
cap "decode_38" "decode_35" 0.829951
cap "decode_34" "vdd_uq14" 2.53972
cap "subbyte2_and3_dec_26/A" "gnd_uq14" 0.768433
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "vdd_uq15" 0.680051
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "decode_38" 0.000118867
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 14.4577
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.0396632
cap "subbyte2_and3_dec_32/A" "li_3670_4827#" 0.0267088
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/C" 3.76324
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "vdd_uq14" 0.0129015
cap "subbyte2_and3_dec_32/A" "vdd_uq14" 0.273253
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/A" 0.00451929
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "decode_34" 1.98235e-05
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_32/A" 0.0126124
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "decode_33" 0.172756
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.00567277
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_32/B" 0.0216504
cap "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/B" 0.0017389
cap "decode_31" "decode_35" 0.0433154
cap "li_3670_6167#" "subbyte2_and3_dec_26/A" 0.0407765
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "vdd_uq14" 19.5968
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 137.823
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.191393
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_27/A" 1.96275
cap "decode_39" "decode_37" 0.559375
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "decode_36" 0.575206
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.0495318
cap "vdd_uq15" "subbyte2_and3_dec_21/A" 0.0140201
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_31/B" 0.00628546
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "decode_35" 0.074189
cap "li_3670_6167#" "gnd_uq14" -0.588092
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_26/A" 0.0308046
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 137.823
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.0233607
cap "decode_36" "decode_37" -3.79154
cap "decode_33" "gnd_uq14" 1.27196
cap "vdd_uq15" "decode_38" 0.510712
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/B" 0.0235472
cap "decode_37" "decode_35" 1.55542
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "gnd_uq14" 14.3777
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "gnd_uq14" 0.230457
cap "gnd_uq14" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.419044
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/C" 0.384259
cap "subbyte2_and3_dec_25/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "subbyte2_and3_dec_29/A" "vdd_uq15" 0.212886
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_25/A" 0.0363014
cap "decode_34" "decode_38" 0.0316288
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.0396632
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "vdd_uq15" 0.315674
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "vdd_uq15" 6.09468
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "decode_33" 0.348888
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/A" 0.029552
cap "vdd_uq14" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0129015
cap "subbyte2_and3_dec_32/C" "subbyte2_and3_dec_31/C" 0.460274
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_26/A" 0.013125
cap "vdd_uq14" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.484332
cap "decode_32" "vdd_uq14" 0.501769
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.0030378
cap "decode_37" "vdd_uq15" 0.510712
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_25/A" 1.96226
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "decode_38" 1.1707
cap "decode_36" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 0.659653
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "gnd_uq14" 1.32427
cap "decode_39" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 0.144529
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/A" 0.0193438
cap "decode_35" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 1.62178
cap "gnd_uq14" "subbyte2_and3_dec_25/A" 0.768433
cap "subbyte2_and3_dec_31/C" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.0169255
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_23/B" 0.0492605
cap "subbyte2_and3_dec_32/C" "subbyte2_and3_dec_26/A" 0.0316025
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/C" 0.0448861
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "decode_36" 0.745304
cap "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/A" 0.00451929
cap "decode_37" "decode_34" 0.376961
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "decode_35" 1.1707
cap "decode_36" "decode_40" 0.0433154
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_23/B" 0.0164586
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/B" 0.0189381
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" 0.0453213
cap "decode_39" "gnd_uq14" 1.85997
cap "li_3670_6167#" "subbyte2_and3_dec_25/A" 0.0407765
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.81509
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_31/B" 0.0164202
cap "decode_36" "gnd_uq14" 2.20735
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "decode_37" 0.745304
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/A" 0.0324688
cap "gnd_uq14" "decode_35" 2.07421
cap "vdd_uq15" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/A" 6.09468
cap "subbyte2_and3_dec_27/B" "li_3670_4827#" 0.0799395
cap "vdd_uq15" "subbyte2_and3_dec_31/C" 173.79
cap "gnd_uq14" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.0814258
cap "subbyte2_and3_dec_27/B" "vdd_uq14" 2.81746
cap "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" "vdd_uq14" 1.35879
cap "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/A" "gnd_uq14" 0.40437
cap "subbyte2_and3_dec_31/A" "vdd_uq15" 0.0485426
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_32/B" 0.0647998
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.00548261
cap "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "gnd_uq14" 0.419044
cap "decode_38" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.575206
cap "subbyte2_and3_dec_27/A" "li_3670_4827#" 0.0267088
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "vdd_uq15" 43.0268
cap "subbyte2_and3_dec_27/A" "vdd_uq14" 0.273253
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "vdd_uq14" 19.4028
cap "subbyte2_and3_dec_23/A" "vdd_uq15" 0.150231
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_27/A" 0.0111652
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/A" 0.013125
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_32/B" 0.0216504
cap "decode_39" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 1.98235e-05
cap "decode_36" "decode_33" 0.414975
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_30/A" 0.0140074
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/C" 4.0768e-05
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_27/B" 0.696471
cap "subbyte2_and3_dec_28/A" "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0348126
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0288998
cap "subbyte2_and3_dec_25/A" "subbyte2_and3_dec_27/B" 0.26328
cap "subbyte2_and3_dec_28/B" "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.039202
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0288998
cap "subbyte2_and3_dec_28/A" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.200771
cap "subbyte2_and3_dec_28/B" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.289173
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_27/B" 0.242873
cap "subbyte2_and3_dec_29/vdd_uq1" "subbyte2_and3_dec_27/B" 0.166681
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_27/A" 0.224103
cap "subbyte2_and3_dec_28/C" "subbyte2_and3_dec_27/B" 0.5382
cap "subbyte2_and3_dec_28/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.568517
cap "subbyte2_and3_dec_28/A" "subbyte2_and3_dec_25/A" 0.196095
cap "subbyte2_and3_dec_28/B" "subbyte2_and3_dec_25/A" 0.131254
cap "subbyte2_and3_dec_28/A" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0348126
cap "subbyte2_and3_dec_28/B" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.63445
cap "subbyte2_and3_dec_28/B" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0369418
cap "subbyte2_and3_dec_25/A" "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0302085
cap "subbyte2_and3_dec_28/A" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0348126
cap "subbyte2_and3_dec_28/A" "subbyte2_and3_dec_26/A" 0.183392
cap "subbyte2_and3_dec_28/B" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0369418
cap "subbyte2_and3_dec_28/B" "subbyte2_and3_dec_26/A" 0.131254
cap "subbyte2_and3_dec_28/A" "subbyte2_and3_dec_27/A" 0.166893
cap "subbyte2_and3_dec_28/A" "subbyte2_and3_dec_29/vdd_uq1" 0.0896616
cap "subbyte2_and3_dec_28/B" "subbyte2_and3_dec_27/A" 0.131254
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0254182
cap "subbyte2_and3_dec_28/B" "subbyte2_and3_dec_29/vdd_uq1" 0.149908
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0204712
cap "subbyte2_and3_dec_28/A" "subbyte2_and3_dec_28/C" 0.367826
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_25/A" 0.0302085
cap "subbyte2_and3_dec_28/B" "subbyte2_and3_dec_28/C" 0.446571
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.257036
cap "subbyte2_and3_dec_25/A" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.140468
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_27/B" 0.0144499
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_26/A" 0.0254182
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_27/A" 0.0204712
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_27/B" 1.74149
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.108658
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.357314
cap "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_27/A" 0.0700083
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.357314
cap "subbyte2_and3_dec_25/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.499079
cap "subbyte2_and3_dec_25/A" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0302085
cap "subbyte2_and3_dec_28/A" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.167746
cap "subbyte2_and3_dec_28/B" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.211451
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_27/B" 0.0408504
cap "subbyte2_and3_dec_25/A" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0302085
cap "subbyte2_and3_dec_28/A" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0116042
cap "subbyte2_and3_dec_25/A" "subbyte2_and3_dec_26/A" 0.158775
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_26/A" 0.426564
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0254182
cap "subbyte2_and3_dec_28/B" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0130673
cap "subbyte2_and3_dec_25/A" "subbyte2_and3_dec_27/A" 0.146992
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_27/A" 0.35142
cap "subbyte2_and3_dec_29/vdd_uq1" "subbyte2_and3_dec_25/A" 0.0371958
cap "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_27/A" 0.0204712
cap "subbyte2_and3_dec_28/A" "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 1.00072
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0408504
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0254182
cap "subbyte2_and3_dec_28/B" "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 1.39285
cap "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_27/A" 0.0204712
cap "subbyte2_and3_dec_28/C" "subbyte2_and3_dec_25/A" 0.295339
cap "subbyte2_and3_dec_29/vdd_uq1" "subbyte2_and3_dec_26/A" 0.00838421
cap "subbyte2_and3_dec_28/A" "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.223907
cap "subbyte2_and3_dec_28/B" "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.291026
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_27/A" 0.124836
cap "subbyte2_and3_dec_29/vdd_uq1" "subbyte2_and3_dec_27/A" 1.89603e-05
cap "subbyte2_and3_dec_28/A" "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.223907
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_27/B" 0.30245
cap "subbyte2_and3_dec_28/B" "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.291026
cap "subbyte2_and3_dec_28/C" "subbyte2_and3_dec_26/A" 0.229558
cap "subbyte2_and3_dec_28/C" "subbyte2_and3_dec_27/A" 0.170887
cap "subbyte2_and3_dec_28/A" "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0348126
cap "subbyte2_and3_dec_28/B" "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.039202
cap "subbyte2_and3_dec_28/A" "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0348126
cap "subbyte2_and3_dec_28/B" "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.039202
cap "subbyte2_and3_dec_25/A" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.110163
cap "subbyte2_and3_dec_28/A" "subbyte2_and3_dec_23/B" 0.268537
cap "subbyte2_and3_dec_28/B" "subbyte2_and3_dec_23/B" 0.313244
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_25/A" 0.0100695
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.078121
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0653967
cap "subbyte2_and3_dec_25/A" "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.673863
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_26/A" 0.00847273
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_27/A" 0.00682372
cap "subbyte2_and3_dec_25/A" "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.160842
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_26/A" 0.406673
cap "subbyte2_and3_dec_25/A" "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.160842
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_27/A" 0.198775
cap "subbyte2_and3_dec_28/A" "subbyte2_and3_dec_27/B" 0.2852
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0963638
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0408504
cap "subbyte2_and3_dec_28/B" "subbyte2_and3_dec_27/B" 0.132721
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_27/A" 0.0594094
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.108658
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0614915
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_25/A" 0.0302085
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_27/B" 0.0408504
cap "subbyte2_and3_dec_25/A" "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0302085
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_26/A" 0.0254182
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_27/A" 0.0204712
cap "subbyte2_and3_dec_25/A" "subbyte2_and3_dec_23/B" 0.224697
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.346705
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0254182
cap "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_27/A" 0.0204712
cap "subbyte2_and3_dec_28/B" "subbyte2_and3_dec_28/A" 0.131254
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_26/A" 0.183883
cap "subbyte2_and3_dec_28/A" "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0348126
cap "subbyte2_and3_dec_28/B" "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.039202
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_27/A" 0.146344
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_28/C" 0.0596287
cap "li_3670_5377#" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0570379
cap "li_3670_4827#" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.536337
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_28/A" 1.72578
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 0.117519
cap "li_3670_4827#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 2.27437
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 2.50092
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.174476
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.0284032
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 14.1837
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.303648
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 55.9064
cap "subbyte2_and3_dec_28/C" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 10.2996
cap "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.101098
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 0.0692839
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_25/A" -63.7843
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" -0.0153777
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_27/B" 23.4731
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/A" 0.0389271
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 6.70588
cap "subbyte2_and3_dec_28/C" "subbyte2_and3_dec_28/B" 0.730628
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_28/C" -6.07092
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.143408
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/B" 0.0219762
cap "li_3670_5377#" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0190126
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_28/A" 14.1691
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_27/B" 1.09548
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.124476
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/B" 2.96014
cap "subbyte2_and3_dec_28/C" "subbyte2_and3_dec_19/B" 1.81128
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" 0.109116
cap "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.0155922
cap "subbyte2_and3_dec_28/C" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0596287
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 0.0640216
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_25/A" 14.5845
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.258999
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 3.53905
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 10.9522
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 21.9605
cap "subbyte2_and3_dec_25/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.0979802
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 1.82331
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.269597
cap "li_3670_5377#" "subbyte2_and3_dec_28/A" 0.457939
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.303648
cap "subbyte2_and3_dec_28/C" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0198762
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 1.96001
cap "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.109116
cap "subbyte2_and3_dec_28/C" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 0.0374124
cap "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 1.04961
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0640216
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.173753
cap "li_3670_5377#" "subbyte2_and3_dec_25/A" 0.457939
cap "subbyte2_and3_dec_28/C" "li_3670_4827#" 1.85625
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.109116
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 16.7881
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0718072
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 1.54953
cap "li_3670_5377#" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 1.21476
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.826635
cap "li_3670_6167#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 38.4947
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.47488
cap "subbyte2_and3_dec_28/A" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0155922
cap "subbyte2_and3_dec_27/A" "li_3670_6167#" 0.191782
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0446226
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "li_3670_6167#" 6.56738
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 60.6047
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_and3_dec_25/A" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.119996
cap "subbyte2_and3_dec_28/C" "subbyte2_and3_dec_28/A" -5.97077
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_28/B" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.0693957
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 3.06797
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.0155922
cap "li_3670_5377#" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.705403
cap "li_3670_6167#" "subbyte2_and3_dec_27/B" 1.88359
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 2.78278
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 14.4718
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 115.805
cap "subbyte2_and3_dec_28/C" "subbyte2_and3_dec_25/A" -1.42997
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.074549
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0446226
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_26/A" 0.805559
cap "subbyte2_and3_dec_28/C" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 10.1242
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_28/B" 0.17394
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/B" 0.310771
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 4.01614
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/B" 5.0169
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_26/A" 2.44951
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 0.0155922
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.31846
cap "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 3.85796
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.47488
cap "subbyte2_and3_dec_28/B" "subbyte2_and3_dec_27/B" 0.1829
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 4.36667
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_27/B" 0.818831
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_19/B" 0.404111
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/B" 1.03283
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.00244686
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 3.64275
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.126673
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 4.22903
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_27/B" 0.437757
cap "subbyte2_and3_dec_28/C" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 6.59684
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.124476
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 18.0412
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0120748
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 17.5639
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.132154
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "decode_39" 0.123232
cap "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_6167#" 0.41884
cap "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_5377#" 0.0570379
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0472302
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 37.2876
cap "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.131597
cap "li_3670_4827#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 3.90022
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 0.0151623
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.0389271
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.074549
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.282079
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 0.258472
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.282079
cap "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 0.124476
cap "subbyte2_and3_dec_27/A" "li_3670_4827#" 0.432358
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_6167#" 0.441772
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5377#" 0.0570379
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.106555
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "li_3670_4827#" 1.10924
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_27/B" 0.151555
cap "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.00518006
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 0.109116
cap "subbyte2_and3_dec_28/A" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 0.0389271
cap "li_3670_6167#" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 6.56738
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 4.26217
cap "li_3670_4827#" "subbyte2_and3_dec_27/B" 0.467869
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_28/A" 14.2596
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 0.101098
cap "subbyte2_and3_dec_23/B" "li_3670_5377#" 0.990193
cap "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_28/C" 0.0596287
cap "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_19/B" 0.0508195
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 1.78102
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/A" 0.00636959
cap "subbyte2_and3_dec_26/A" "li_3670_6167#" 0.191782
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/A" 2.27198
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_25/A" 14.8666
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_28/A" 32.4042
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 60.2913
cap "subbyte2_and3_dec_28/B" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 0.36274
cap "subbyte2_and3_dec_28/C" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.410587
cap "subbyte2_and3_dec_28/A" "subbyte2_and3_dec_27/B" 5.18631
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_25/A" 0.823628
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 2.84198
cap "li_3670_6167#" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.441772
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_28/C" 0.0596287
cap "li_3670_5377#" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0570379
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_19/B" 0.0508195
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.583238
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 2.69544
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/A" 2.64944
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.150237
cap "li_3670_5377#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 2.34559
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 2.34763
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 35.1277
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_28/B" 0.17394
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 0.980857
cap "subbyte2_and3_dec_25/A" "subbyte2_and3_dec_27/B" 0.685813
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/B" 2.57807
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_28/C" 18.6221
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.101098
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 23.2773
cap "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_4827#" 0.0540955
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_19/B" 0.552952
cap "li_3670_6167#" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.147257
cap "subbyte2_and3_dec_28/A" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.119996
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 1.38153
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 2.42138
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 2.73283
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" 0.137795
cap "subbyte2_and3_dec_28/C" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0596287
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_4827#" 0.0540955
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0508195
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 0.258472
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 0.0718072
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/B" 0.539226
cap "subbyte2_and3_dec_25/A" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_and3_dec_28/C" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 82.2649
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "decode_41" 0.123232
cap "li_3670_4827#" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 1.10924
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 0.0151623
cap "subbyte2_and3_dec_28/C" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.161331
cap "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.0640216
cap "li_3670_6167#" "subbyte2_and3_dec_28/A" 0.191782
cap "subbyte2_and3_dec_26/A" "li_3670_4827#" 0.432358
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0169398
cap "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.47488
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.0846262
cap "li_3670_6167#" "subbyte2_and3_dec_25/A" 0.191782
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 2.4857
cap "subbyte2_and3_dec_28/A" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 0.188728
cap "subbyte2_and3_dec_28/C" "li_3670_5377#" 1.97035
cap "li_3670_4827#" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0640216
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "li_3670_6167#" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 6.56738
cap "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.0718072
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.258999
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 7.05008
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.175757
cap "subbyte2_and3_dec_28/B" "subbyte2_and3_dec_28/A" 0.17394
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_28/A" 0.860343
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 1.04961
cap "subbyte2_and3_dec_25/A" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 2.91912
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 5.2126
cap "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.106555
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.218409
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "decode_39" 0.55684
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 1.19959
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_25/A" 32.406
cap "subbyte2_and3_dec_28/B" "subbyte2_and3_dec_25/A" 0.17394
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 0.00244686
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_28/B" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.310771
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_28/A" 0.404111
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 42.4587
cap "subbyte2_and3_dec_28/C" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.310491
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.0536857
cap "li_3670_4827#" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0180318
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.254998
cap "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.282079
cap "li_3670_6167#" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 4.55826
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/B" 0.148085
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_25/A" 0.682671
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_23/B" -62.0986
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 1.77211
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" 5.6708
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 2.24977
cap "decode_40" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.123232
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 0.0246286
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.282079
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_27/B" 6.80782
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.04961
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "decode_42" 0.112885
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 0.758386
cap "subbyte2_and3_dec_28/B" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.128834
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 75.4323
cap "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.0246286
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_28/A" 0.0151623
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 1.21093
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.441501
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 2.8252
cap "li_3670_4827#" "subbyte2_and3_dec_28/A" 0.432358
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 14.0168
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.124476
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 22.9189
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 1.8659
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_25/A" 0.0151623
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.258472
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.00636959
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0120748
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0718072
cap "li_3670_4827#" "subbyte2_and3_dec_25/A" 0.432358
cap "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_6167#" 0.441772
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.137795
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_27/B" 23.5477
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.150237
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 1.35593
cap "li_3670_4827#" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 1.10924
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.137795
cap "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.0557845
cap "li_3670_5377#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 4.54735
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.258999
cap "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0246286
cap "subbyte2_and3_dec_27/A" "li_3670_5377#" 0.457939
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_6167#" 0.41884
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.101098
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0446226
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "li_3670_5377#" 1.21476
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 0.0318112
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_and3_dec_25/A" "subbyte2_and3_dec_28/A" 0.879098
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.0246286
cap "subbyte2_and3_dec_28/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 3.17099
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 2.14463
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 4.43652
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 6.06125
cap "li_3670_4827#" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.626798
cap "li_3670_5377#" "subbyte2_and3_dec_27/B" 0.495097
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 0.106555
cap "subbyte2_and3_dec_23/B" "li_3670_6167#" 3.76717
cap "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_19/B" 0.0508195
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.528537
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0446226
cap "subbyte2_and3_dec_28/C" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 0.139797
cap "subbyte2_and3_dec_25/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 2.90804
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.00636959
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.0389271
cap "subbyte2_and3_dec_28/C" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 41.3923
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "decode_41" 0.55684
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 1.53374
cap "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 4.48736
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 5.01749
cap "subbyte2_and3_dec_28/C" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.0657203
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/B" 0.00244686
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/A" 1.68652
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_28/B" 0.354248
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_28/C" -6.2449
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_19/B" 0.0508195
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.45445
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_26/A" 5.77891
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/C" 8.86993
cap "li_3670_6167#" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.41884
cap "li_3670_6167#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 130.471
cap "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.692419
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 3.48855
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/A" -0.0965992
cap "subbyte2_and3_dec_28/C" "subbyte2_and3_dec_27/B" 11.1878
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 113.889
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_19/B" 0.954264
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.106555
cap "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5377#" 0.0570379
cap "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_4827#" 0.0540955
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0472302
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 22.7599
cap "subbyte2_and3_dec_28/B" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 1.34874
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 14.1409
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.258999
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.218409
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_5377#" 0.0570379
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_4827#" 0.0540955
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0508195
cap "subbyte2_and3_dec_28/C" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.592925
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0157434
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 3.14447
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 0.303109
cap "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 0.137795
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 3.70246
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/A" 0.00636959
cap "li_3670_5377#" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 1.21476
cap "subbyte2_and3_dec_23/B" "li_3670_4827#" 0.935738
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0673407
cap "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_28/C" 0.0596287
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/A" 0.0979802
cap "subbyte2_and3_dec_26/A" "li_3670_5377#" 0.457939
cap "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.364905
cap "decode_40" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.55684
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "decode_42" 0.50969
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 2.45931
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 0.143408
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 1.29918
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 2.79257
cap "subbyte2_and3_dec_28/C" "li_3670_6167#" 4.39662
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.039069
cap "decode_40" "decode_36" 0.0316288
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/A" 0.0593694
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/C" 0.434236
cap "decode_40" "decode_37" 0.414975
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.0258734
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.013125
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.0548501
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.768433
cap "decode_39" "decode_35" 0.0433154
cap "decode_38" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 1.79055
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.0017389
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_19/B" 0.0216504
cap "subbyte2_and3_dec_28/C" "subbyte2_and3_dec_19/B" 0.203181
cap "decode_42" "decode_38" 0.0316288
cap "decode_42" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.000118867
cap "decode_41" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 30.0487
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "decode_41" 1.49713
cap "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.419044
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/C" 0.384259
cap "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.419044
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/A" 0.00062442
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 0.499831
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/A" 0.0140074
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 2.20243
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 18.7493
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_21/A" 0.0111652
cap "decode_39" "decode_38" -1.89577
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/A" 0.017063
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" "decode_45" 0.00134804
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.00165577
cap "decode_40" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 29.9412
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "decode_40" 1.1707
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_23/B" 4.72494
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/B" 0.0922023
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 89.9778
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 40.8724
cap "decode_44" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.539975
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.00282649
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/A" 1.29707e-06
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.680051
cap "decode_44" "decode_42" 0.996044
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_28/A" 0.273253
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.0396632
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" 0.029552
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/A" -0.0836635
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_28/B" 0.00580306
cap "li_3670_5377#" "subbyte2_and3_dec_28/C" 0.380129
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 1.32191e-06
cap "li_3670_5377#" "subbyte2_and3_dec_23/A" 0.0316025
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.315674
cap "li_3670_6167#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.204053
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" 0.0889401
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_26/A" 1.32191e-06
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.00062442
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/B" 0.00764692
cap "decode_41" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.659653
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 5.73469
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/C" 3.82617
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_19/B" 0.0216504
cap "li_3670_6167#" "subbyte2_and3_dec_28/A" 0.0407765
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/C" 0.0690279
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/A" 0.0233607
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 0.107592
cap "decode_42" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 2.12425
cap "decode_42" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 1.54989
cap "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.150231
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "decode_43" 0.144529
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/A" 0.013125
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.81509
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_28/C" 156.586
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 2.86365
cap "decode_39" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.437553
cap "decode_39" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 1.75748
cap "subbyte2_and3_dec_28/C" "subbyte2_and3_dec_28/A" 0.0363014
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 0.273253
cap "decode_40" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.575206
cap "decode_39" "decode_42" 0.829951
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_28/A" 1.96275
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/A" 0.0324688
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/B" 0.00548261
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 1.84188
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 3.03759
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "decode_36" 1.98235e-05
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "decode_37" 0.172756
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_23/B" 0.0431998
cap "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 0.0129015
cap "decode_42" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.074189
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.0261411
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.19362
cap "subbyte2_and3_dec_28/A" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.230457
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 0.939155
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "decode_42" 0.575206
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/B" 0.135489
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_28/B" 0.00580306
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/B" 0.00548261
cap "subbyte2_and3_dec_21/A" "li_3670_6167#" 0.0407765
cap "subbyte2_and3_dec_22/A" "li_3670_5377#" 0.0316025
cap "decode_39" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 1.62178
cap "decode_41" "decode_38" 0.376961
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/C" 0.0336857
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 1.20096
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" "decode_43" 1.72421
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "decode_43" 1.98235e-05
cap "li_3670_4827#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.0627682
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/B" 0.0189381
cap "subbyte2_and3_dec_27/B" "li_3670_6167#" 0.0406813
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" 137.823
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 18.8913
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" -0.0864913
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "decode_38" 0.144529
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.0878598
cap "li_3670_4827#" "subbyte2_and3_dec_28/A" 0.0267088
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_28/C" 0.0363014
cap "decode_36" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 0.571572
cap "decode_40" "decode_38" 0.559375
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.603214
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.702188
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 2.85097
cap "subbyte2_and3_dec_28/B" "subbyte2_and3_dec_23/B" 0.0116061
cap "decode_39" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 1.25956
cap "decode_37" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 1.92193
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "decode_42" 1.25956
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "decode_36" 0.144529
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "decode_37" 0.348888
cap "li_3670_5377#" "subbyte2_and3_dec_23/B" 0.0630576
cap "decode_44" "decode_41" 0.414975
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/A" 0.0193438
cap "li_3670_6167#" "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" 0.0396632
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.00629771
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_28/A" 0.000482395
cap "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.315674
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_23/A" 0.0111652
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_28/C" 0.849123
cap "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.315674
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/B" 0.184177
cap "decode_44" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.172756
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_26/A" 0.0193438
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_19/A" 0.0363556
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/A" 1.32191e-06
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/C" 4.00184
cap "decode_44" "decode_40" 0.0433154
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/A" -0.0864913
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_23/B" 12.4121
cap "decode_41" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.838644
cap "decode_41" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 1.7223
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 18.3338
cap "decode_42" "decode_41" 1.49642
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0129015
cap "subbyte2_and3_dec_21/A" "li_3670_4827#" 0.0267088
cap "subbyte2_and3_dec_28/A" "subbyte2_and3_dec_23/B" 0.0174234
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 14.4779
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 129.41
cap "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.0485426
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.434836
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/A" 0.00282649
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 0.00985292
cap "decode_39" "decode_41" 1.55542
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "li_3670_6167#" 0.0396632
cap "subbyte2_and3_dec_27/B" "li_3670_4827#" 0.0266465
cap "decode_42" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 1.1707
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.00062442
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_22/A" 1.96226
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "decode_45" 0.000700664
cap "decode_40" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 1.25956
cap "decode_40" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 1.87772
cap "decode_41" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.575206
cap "decode_42" "decode_45" 0.376961
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 33.5598
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 49.4261
cap "decode_42" "decode_40" 1.55542
cap "decode_42" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.452536
cap "decode_39" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 1.00854
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_22/A" 0.0111652
cap "decode_39" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 0.575206
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_26/A" 0.0140074
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "decode_41" 0.074189
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_28/A" 0.768433
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/A" 0.0495318
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_28/C" 7.12979
cap "decode_39" "decode_40" 1.49642
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 0.273253
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/A" 0.0548501
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/C" 3.9754
cap "decode_39" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.510712
cap "decode_40" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.659653
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_23/B" 0.0164586
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 1.63489
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 6.14199
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" 0.0233607
cap "decode_41" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.000118867
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "decode_38" 0.237572
cap "li_3670_6167#" "subbyte2_and3_dec_28/C" 0.574452
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.0956815
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.00429411
cap "subbyte2_and3_dec_28/A" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.00629771
cap "li_3670_6167#" "subbyte2_and3_dec_23/A" 0.0407765
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_23/B" 0.0387507
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.680051
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "decode_41" 0.437553
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/B" 0.0226626
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/A" 1.32191e-06
cap "decode_40" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.437553
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" -0.0864913
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.768433
cap "decode_35" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 0.219155
cap "decode_39" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" 0.000118867
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 4.96359
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "decode_35" 0.0384032
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_28/C" 0.0363014
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.617729
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/B" 0.144054
cap "decode_44" "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" 0.0384032
cap "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.230457
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_19/B" 0.0371613
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 0.00151179
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "decode_40" 0.000118867
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.0264064
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/A" 0.00567277
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 2.36247
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_28/A" 0.0216504
cap "subbyte2_and3_dec_28/C" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.491666
cap "decode_38" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 2.53879
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 2.14149
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.00165577
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/A" 0.0308046
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 0.273253
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/A" 0.00282649
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "decode_38" 0.409505
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 0.00985292
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "decode_43" 0.954845
cap "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 0.00985292
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 14.6147
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 2.20243
cap "decode_42" "decode_43" -1.89577
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/A" 0.00165577
cap "decode_42" "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" 1.00854
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "decode_41" 0.745304
cap "subbyte2_and3_dec_22/A" "li_3670_6167#" 0.0407765
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.00856502
cap "decode_41" "decode_45" 0.0316288
cap "li_3670_4827#" "subbyte2_and3_dec_28/C" 0.285242
cap "decode_36" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.439097
cap "subbyte2_and3_dec_28/B" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.000999819
cap "decode_39" "decode_43" 0.0316288
cap "decode_37" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 1.3893
cap "decode_41" "decode_40" -3.79154
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/C" 4.0768e-05
cap "li_3670_4827#" "subbyte2_and3_dec_23/A" 0.0267088
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_23/B" 1.87831
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/B" 0.0968112
cap "li_3670_5377#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.110642
cap "decode_44" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 1.03781
cap "decode_41" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.510712
cap "decode_39" "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" 1.1707
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/A" 0.00451929
cap "subbyte2_and3_dec_28/B" "subbyte2_and3_dec_28/A" 0.00580306
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.81509
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "decode_45" 1.98235e-05
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_19/B" 0.0216504
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_28/C" 0.0363014
cap "decode_40" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 0.074189
cap "li_3670_5377#" "subbyte2_and3_dec_28/A" 0.0316025
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "decode_40" 2.03128
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/C" 0.0169255
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 1.11817
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 40.1505
cap "decode_39" "decode_36" 0.376961
cap "decode_39" "decode_37" 0.996044
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/A" 0.00451929
cap "subbyte2_and3_dec_25/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.212884
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.00787108
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/A" 0.00567277
cap "li_3670_6167#" "subbyte2_and3_dec_23/B" 0.0813626
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/A" 0.0546838
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.0155446
cap "decode_40" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.510712
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_19/B" 0.0215999
cap "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/A" 0.00165577
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 15.0194
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 1.23546
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 5.66832
cap "decode_42" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 30.1303
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 14.2331
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "decode_42" 0.610309
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.230457
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 0.617729
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_28/A" 2.93784
cap "subbyte2_and3_dec_28/C" "subbyte2_and3_dec_23/B" 1.73214
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_23/B" 0.0164586
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.00451929
cap "li_3670_6167#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" -0.441069
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.419044
cap "decode_39" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 29.7944
cap "li_3670_6167#" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.0201191
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "decode_39" 0.745304
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_28/B" 0.00580306
cap "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 2.168
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 14.4577
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_21/A" "li_3670_5377#" 0.0316025
cap "subbyte2_and3_dec_22/A" "li_3670_4827#" 0.0267088
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/B" 0.00764692
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.587287
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 0.0363477
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_28/B" 0.00580306
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 0.0129015
cap "subbyte2_and3_dec_27/B" "li_3670_5377#" 0.0315288
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/C" 3.77742
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.0548501
cap "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/A" 0.00062442
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.768433
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.0308046
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_28/C" 12.265
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.0235472
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 2.84134
cap "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 1.40529
cap "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 1.25518
cap "decode_41" "decode_43" 0.559375
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 5.00706
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/A" 1.38734
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 0.0030378
cap "li_3670_4827#" "subbyte2_and3_dec_23/B" 0.053293
cap "decode_42" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 1.62178
cap "decode_41" "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" 2.03128
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_28/A" 0.000482395
cap "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.680051
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 6.46689
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" 0.808399
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.0155446
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "decode_43" 0.237572
cap "subbyte2_and3_dec_28/C" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.544915
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_23/B" 0.0164586
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" 28.9155
cap "decode_39" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.074189
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/A" 0.0251318
cap "decode_41" "decode_37" 0.0433154
cap "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_28/A" 0.0116476
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_28/C" 0.0448861
cap "decode_40" "decode_43" 0.376961
cap "decode_35" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.174338
cap "decode_42" "decode_46" 0.0433154
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "decode_40" 0.745304
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 41.1555
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "decode_37" 0.0384032
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0795744
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_25/B" 0.30245
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_24/A" 0.268537
cap "subbyte2_and3_dec_25/B" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.359533
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.223907
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_25/B" 0.0264005
cap "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_25/B" 0.0433498
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_21/A" 0.674635
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_24/A" 0.268537
cap "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_24/A" 0.0348126
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_24/A" 0.0232084
cap "subbyte2_and3_dec_25/B" "subbyte2_and3_dec_19/B" 0.356033
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.015586
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_23/A" 0.0204712
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_23/A" 0.0908735
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_23/A" 0.0204712
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_25/vdd_uq1" 0.0449479
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.039202
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_25/B" 1.796
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_15/B" 0.131254
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_24/A" 0.995015
cap "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_23/A" 0.0204712
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_23/A" 0.0700083
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_23/A" 0.166893
cap "subbyte2_and3_dec_25/B" "subbyte2_and3_dec_23/A" 0.150931
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0254182
cap "subbyte2_and3_dec_25/B" "subbyte2_and3_dec_25/vdd_uq1" 0.267602
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0335388
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_25/vdd_uq1" 0.10936
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0204712
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_23/A" 0.220376
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.039202
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_25/B" 0.100278
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.039202
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_24/A" 0.0561615
cap "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_23/A" 0.0204712
cap "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/B" 0.039202
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0254182
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_23/A" 0.395472
cap "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_23/A" 0.0594094
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0302085
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_21/A" 0.0908735
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.291026
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0254182
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_24/A" 0.131254
cap "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_22/A" 0.0254182
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.039202
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_25/C" 0.543915
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.108658
cap "subbyte2_and3_dec_25/B" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0433498
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_24/A" 0.183392
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_25/B" 0.150931
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0348126
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0254182
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0302085
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_25/C" 0.291214
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.039202
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0302085
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_23/A" 0.146344
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.291026
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_15/B" 0.719078
cap "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_23/A" 0.0614915
cap "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_21/A" 0.0302085
cap "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_23/A" 0.0204712
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_23/A" 0.0136474
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0254182
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_25/B" 0.0408504
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_23/A" 0.146344
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_24/A" 0.0348126
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.140468
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_24/A" 0.0853205
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_22/A" 0.48133
cap "subbyte2_and3_dec_25/B" "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0408504
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0963638
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0348126
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0302085
cap "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_25/B" 0.0433498
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_21/A" 0.369076
cap "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_24/A" 0.0348126
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_23/A" 0.198715
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_25/B" 0.357314
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_24/A" 0.200771
cap "subbyte2_and3_dec_25/B" "subbyte2_and3_dec_24/A" 0.150931
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_15/B" 0.313244
cap "subbyte2_and3_dec_25/B" "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0408504
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0302085
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0348126
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.291026
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_25/B" 0.64901
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_25/vdd_uq1" 2.25153e-05
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_24/A" 0.453484
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0261347
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_21/A" 0.564221
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.039202
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.160842
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_19/B" 0.313244
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_22/A" 0.183883
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.108658
cap "subbyte2_and3_dec_25/B" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0433498
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0254182
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0169455
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0348126
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_23/A" 0.00461165
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_19/B" 0.183883
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_25/B" 0.790088
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_24/A" 0.643633
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_15/B" 1.39372
cap "subbyte2_and3_dec_25/B" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.359533
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.223907
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_23/A" 0.131254
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_22/A" 0.408609
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_25/vdd_uq1" 0.190781
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_21/A" 0.224697
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.160842
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0302085
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_21/A" 0.020139
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_23/A" 0.124836
cap "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_23/A" 0.0204712
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_19/B" 0.224697
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_25/vdd_uq1" 0.00995807
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.441772
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_25/vdd" 0.254998
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.126673
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_25/B" 0.189402
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0338797
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "li_3670_4827#" 1.10924
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_25/vdd" 55.0862
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_25/gnd" 4.7003
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 1.37181
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/vdd_uq0" 0.258472
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_22/A" 1.38346
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.04961
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.0536857
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0445072
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/A" "subbyte2_and3_dec_25/vdd" 4.22367e-06
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_23/A" 1.61027
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5377#" 0.0570379
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_4827#" 0.0360637
cap "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.174476
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_15/B" 0.354248
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_22/A" 5.80965
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 2.69544
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_21/A" 0.431186
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.258999
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/B" 1.10203
cap "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_25/gnd" 0.692419
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0446226
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0479956
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_23/A" -52.4452
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_24/A" -5.38187
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 3.89744
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 2.78127
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.282079
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_15/B" 0.432998
cap "li_3670_4827#" "subbyte2_and3_dec_22/A" 0.432358
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.672098
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_25/C" 0.0596287
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_19/B" 0.0508195
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 1.82331
cap "li_3670_5377#" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0570379
cap "li_3670_4827#" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_25/gnd" 1.54953
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.254998
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_25/gnd" 39.2557
cap "subbyte2_and3_dec_25/vdd_uq0" "subbyte2_and3_dec_22/A" 0.0151623
cap "subbyte2_and3_dec_23/A" "li_3670_4827#" 0.432358
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/vdd" 2.8252
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 22.6684
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_25/vdd_uq0" 0.0151623
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_25/gnd" 0.0673407
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_25/gnd" 39.294
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_4827#" 0.0540955
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" 0.310491
cap "subbyte2_and3_dec_23/B" "li_3670_5377#" 0.990193
cap "decode_43" "subbyte2_and3_dec_25/vdd" 0.55684
cap "li_3670_5377#" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 1.21476
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 4.63554
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 2.8252
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 2.24432
cap "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.0246286
cap "li_3670_4827#" "subbyte2_and3_dec_25/gnd" 2.5111
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 1.78294
cap "subbyte2_and3_dec_19/B" "li_3670_5377#" 0.990193
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 115.805
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 6.56738
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 0.00636959
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.401545
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0596287
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_25/vdd_uq0" 1.4762
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 1.39391
cap "decode_42" "subbyte2_and3_dec_25/vdd" 0.0471506
cap "li_3670_5377#" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0570379
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.0979802
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.101098
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_25/gnd" 2.52671
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 0.00244686
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_25/B" 0.463852
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "li_3670_4827#" 0.482438
cap "subbyte2_and3_dec_25/B" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.368394
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 3.06797
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.124476
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/vdd_uq0" 0.226661
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_25/B" 0.386934
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 0.150237
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0596287
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_25/vdd" 16.5723
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 6.21975
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.101098
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_21/A" 2.65253
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 2.44951
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/vdd" 11.8865
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 2.50649
cap "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.0246286
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.00244686
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_25/C" 19.3811
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" -0.0153777
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_25/vdd" 1.04961
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.36274
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_21/A" 0.770105
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 9.33081
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_25/gnd" 0.00518006
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.137795
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.528537
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0445072
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/C" 6.56738
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.224318
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_19/B" 19.48
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/vdd" 6.06125
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.379269
cap "decode_44" "subbyte2_and3_dec_25/vdd" 0.55684
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.0979802
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/C" 0.294515
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0596287
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.364905
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0479956
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 24.6857
cap "subbyte2_and3_dec_25/C" "li_3670_4827#" 2.26373
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_25/vdd_uq0" 0.0498832
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_25/vdd" 1.04961
cap "li_3670_4827#" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "li_3670_5377#" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 1.21476
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_15/C" 0.290009
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 0.074549
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" 0.0389271
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/A" 2.84198
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 3.278
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.143408
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_15/C" 0.191782
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.41884
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.106555
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 2.78278
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/B" 0.310771
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.00244686
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/C" 0.441772
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.175757
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.47488
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.672098
cap "subbyte2_and3_dec_25/B" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.368394
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 1.82331
cap "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_25/gnd" 1.54953
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.258999
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_15/C" 126.793
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_25/vdd" 44.5302
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/gnd" 24.6857
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.074549
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 62.4956
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_22/A" 0.805559
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.109116
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_25/gnd" 0.692419
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 2.34579
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_25/vdd" 45.1499
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_15/B" 0.322781
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "li_3670_5377#" 1.21476
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_25/gnd" 3.77437
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_15/B" 0.17394
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/C" 2.00913
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 30.7611
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.47488
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 8.90789
cap "li_3670_4827#" "subbyte2_and3_dec_25/vdd" 4.03898
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_24/A" 5.73627
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_5377#" 0.0380253
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.26081
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 3.17099
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_25/vdd_uq0" 19.6377
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_22/A" 16.36
cap "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_25/gnd" 0.528537
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0446226
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_24/A" 1.75652
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_25/gnd" 16.3273
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 4.7003
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.258999
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/B" 0.420362
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 0.143408
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_15/B" 2.15924
cap "li_3670_5377#" "subbyte2_and3_dec_22/A" 0.457939
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.074549
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_19/B" 0.0508195
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0640216
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_25/gnd" 4.63554
cap "subbyte2_and3_dec_23/A" "li_3670_5377#" 0.457939
cap "subbyte2_and3_dec_24/A" "li_3670_4827#" 0.432358
cap "li_3670_5377#" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0570379
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.0718072
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" 0.150237
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/A" 0.976628
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.0155922
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 11.8865
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_25/vdd_uq0" 0.0151623
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_25/gnd" 0.00518006
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/A" 2.70071
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 1.24063
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_5377#" 0.0570379
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_4827#" 0.0540955
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/B" 0.181937
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" 0.00244686
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_15/C" 4.00307
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 10.3405
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0446226
cap "subbyte2_and3_dec_25/B" "subbyte2_and3_dec_22/A" 0.189402
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 0.303648
cap "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.0155922
cap "li_3670_5377#" "subbyte2_and3_dec_25/gnd" 2.58253
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.137795
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.41884
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.124476
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_25/B" 0.189402
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 0.0389271
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0397525
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0508195
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/gnd" 11.6948
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.218409
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 60.1313
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_21/A" 16.2118
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_4827#" 0.0540955
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0445072
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "li_3670_5377#" 0.509354
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.282079
cap "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.175757
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.126673
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_22/A" -5.70165
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_21/A" 0.430259
cap "subbyte2_and3_dec_25/B" "subbyte2_and3_dec_25/gnd" 2.26434
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 2.42138
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0596287
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0479956
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_23/A" -5.71975
cap "subbyte2_and3_dec_25/gnd" "decode_45" 0.123232
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 2.52671
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.106555
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 3.12998
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_15/B" 1.02411
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_25/C" 0.0596287
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 2.27198
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_19/B" 7.85633
cap "li_3670_4827#" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_25/gnd" 1.35593
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_25/gnd" 0.0673407
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.109116
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 1.19959
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_21/A" 11.7815
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 6.84057
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0445072
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/B" 0.432246
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.124476
cap "subbyte2_and3_dec_23/B" "li_3670_4827#" 0.935738
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_25/gnd" 97.5096
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.364905
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_15/C" 40.3683
cap "li_3670_4827#" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 1.10924
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/vdd" 65.7506
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_25/vdd_uq0" 0.303109
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0479956
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 5.21629
cap "subbyte2_and3_dec_25/vdd_uq0" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.258472
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/A" 0.218471
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.117519
cap "subbyte2_and3_dec_19/B" "li_3670_4827#" 0.935738
cap "subbyte2_and3_dec_25/C" "li_3670_5377#" 2.37563
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_25/vdd_uq0" 0.303109
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.0328929
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 2.77281
cap "li_3670_5377#" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0570379
cap "li_3670_4827#" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_25/vdd" 0.342726
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.106555
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_25/gnd" 2.78127
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_15/C" 0.191782
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.218409
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.074549
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.188728
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.00636959
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 2.14463
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 58.6767
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_22/A" 16.5847
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/gnd" 1.78102
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_25/B" 1.12249
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 0.310491
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.04961
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/C" 0.41884
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.174476
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_25/vdd" 16.5846
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.26081
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_15/B" 0.789967
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0640216
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.0155922
cap "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_25/gnd" 1.35593
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_25/vdd" 0.47488
cap "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.282079
cap "decode_43" "subbyte2_and3_dec_25/gnd" 0.123232
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_21/A" -2.35173
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 0.773133
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 1.78102
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_22/A" 0.860343
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.137795
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 3.59085
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_25/vdd" 79.8717
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/A" 0.00636959
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_24/A" 32.4042
cap "decode_42" "subbyte2_and3_dec_25/gnd" 0.0103467
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 35.1277
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.218409
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_15/B" 0.17394
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/C" 0.41884
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0596287
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.379269
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 5.80549
cap "li_3670_5377#" "subbyte2_and3_dec_25/vdd" 4.69885
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/vdd" 44.9491
cap "li_3670_4827#" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 1.10924
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_25/gnd" 16.3466
cap "subbyte2_and3_dec_25/vdd_uq0" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.258472
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/gnd" 6.21975
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.441772
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.101098
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0718072
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_25/gnd" 5.21629
cap "subbyte2_and3_dec_24/A" "li_3670_5377#" 0.457939
cap "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.0640216
cap "subbyte2_and3_dec_25/B" "subbyte2_and3_dec_25/vdd" 0.795598
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 6.06125
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" 0.161331
cap "subbyte2_and3_dec_25/vdd" "decode_45" 0.55684
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.0246286
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 5.6708
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_15/C" 3.76717
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 5.2126
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 7.37683
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 1.10474
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5377#" 0.0570379
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 1.9159
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/gnd" 2.42138
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 2.14463
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.0718072
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_15/C" 3.87806
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 5.14475
cap "decode_44" "subbyte2_and3_dec_25/gnd" 0.123232
cap "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0288792
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.161331
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_21/A" 8.5485
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.109116
cap "decode_44" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 1.25956
cap "subbyte2_and3_dec_25/gnd" "decode_46" 2.16195
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_24/A" 1.96275
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_25/vdd" 0.315674
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/B" 0.144054
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_19/B" 12.5944
cap "subbyte2_and3_dec_25/vdd_uq0" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 3.16944
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/Z" 0.000633455
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_19/B" 0.0116061
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_15/C" -0.588092
cap "decode_39" "subbyte2_and3_dec_25/vdd_uq0" 0.736248
cap "li_3670_5377#" "subbyte2_and3_dec_25/vdd" 0.140691
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.0787775
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.617729
cap "decode_44" "decode_43" 1.49642
cap "subbyte2_and3_dec_25/vdd_uq0" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0129015
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.0548501
cap "decode_39" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.172756
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_19/B" 1.80457
cap "decode_46" "decode_45" 0.748208
cap "subbyte2_and3_dec_17/A" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.0326462
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.0222039
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_25/vdd_uq0" "decode_49" 0.00134804
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_15/C" 1.42302
cap "subbyte2_and3_dec_25/vdd_uq0" "decode_43" 31.0341
cap "decode_42" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.409505
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_24/A" 0.00062442
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 0.81509
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/A" 1.32191e-06
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "decode_43" 2.03128
cap "li_3670_5377#" "subbyte2_and3_dec_25/C" 0.467128
cap "subbyte2_and3_dec_17/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.0140074
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 14.865
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" -0.0836635
cap "decode_40" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 1.98235e-05
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/A" 0.0193438
cap "decode_44" "subbyte2_and3_dec_25/vdd_uq0" 31.0095
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_25/C" 0.688156
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 15.3357
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "decode_43" 1.25956
cap "decode_47" "decode_43" 0.0316288
cap "decode_44" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 1.00854
cap "decode_41" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.348888
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.00062442
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 41.2415
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_25/vdd_uq0" 0.00834112
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_14/A" 1.32191e-06
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_23/B" 4.72494
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/B" 0.00764692
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/B" 0.0226626
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/vdd_uq0" 15.9167
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "decode_45" 0.745304
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 43.9295
cap "decode_44" "decode_47" 0.376961
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 0.00165577
cap "subbyte2_and3_dec_25/B" "subbyte2_and3_dec_25/vdd" 0.0226542
cap "decode_44" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.437553
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_23/B" 12.5791
cap "subbyte2_and3_dec_25/vdd_uq0" "subbyte2_and3_dec_18/A" 0.273253
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_25/gnd" 0.768433
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/C" 3.35859
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.0150875
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "decode_45" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 2.03128
cap "subbyte2_and3_dec_25/vdd_uq0" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 2.28317
cap "subbyte2_and3_dec_25/vdd_uq0" "decode_47" 1.72421
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_23/B" 0.0116061
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/A" 0.00165577
cap "decode_48" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.172756
cap "decode_42" "subbyte2_and3_dec_25/gnd" 1.82612
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 8.4129
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/C" 3.94081
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_25/vdd" 2.97753
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "subbyte2_and3_dec_25/B" "subbyte2_and3_dec_25/C" 0.0448596
cap "decode_48" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.0384032
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_23/B" 1.76213
cap "decode_42" "subbyte2_and3_dec_25/vdd" 0.0581762
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_25/gnd" 0.768433
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" 0.00165577
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_15/B" 0.00580306
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.00062442
cap "li_3670_4827#" "subbyte2_and3_dec_18/A" 0.0267088
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/gnd" 0.433404
cap "decode_46" "decode_43" 0.414975
cap "subbyte2_and3_dec_17/A" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.0193438
cap "decode_40" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.144529
cap "subbyte2_and3_dec_25/vdd_uq0" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00985292
cap "subbyte2_and3_dec_25/gnd" "decode_41" 2.01685
cap "decode_42" "decode_45" 0.376961
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.00451929
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_25/C" 0.0363014
cap "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.0140074
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_25/vdd" 3.09347
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/vdd" 2.14149
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 15.1172
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_25/vdd_uq0" 0.00985292
cap "decode_44" "decode_46" 0.996044
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_15/B" 0.00580306
cap "subbyte2_and3_dec_25/vdd_uq0" "subbyte2_and3_dec_19/B" 1.87831
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.0251318
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 68.9114
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/B" 0.00764692
cap "subbyte2_and3_dec_25/vdd_uq0" "decode_46" 3.83841
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 43.9295
cap "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_25/gnd" 0.419044
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_25/C" 0.0363014
cap "decode_45" "decode_41" 0.0433154
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_19/B" 0.0216504
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 1.38734
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "decode_46" 0.0384032
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/C" 0.179003
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/Z" "subbyte2_and3_dec_25/vdd_uq0" 0.000933588
cap "decode_45" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 1.49713
cap "decode_49" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 1.98235e-05
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "decode_43" 1.00854
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_25/gnd" 0.230457
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/B" 0.00548261
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.00548261
cap "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_25/vdd" 0.315674
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/Z" 1.98235e-05
cap "li_3670_5377#" "subbyte2_and3_dec_18/A" 0.0316025
cap "li_3670_4827#" "subbyte2_and3_dec_19/B" 0.053293
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.230457
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/gnd" 0.603214
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 3.92391
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/C" 0.0195442
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_25/vdd" 0.680051
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "decode_43" 1.1707
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.0261411
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.00567277
cap "decode_44" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 2.03128
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_25/vdd" 0.680051
cap "decode_40" "subbyte2_and3_dec_25/gnd" 0.886063
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_18/A" 0.0407765
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 1.25518
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/vdd" 2.14149
cap "subbyte2_and3_dec_25/vdd_uq0" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 19.1973
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_25/vdd" 0.00429411
cap "decode_44" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.745304
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/gnd" 0.975022
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_17/A" 0.193959
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.00429411
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.812654
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "decode_45" 0.437553
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_22/A" 0.193959
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 3.03759
cap "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/A" "subbyte2_and3_dec_25/vdd" 1.32191e-06
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.0193438
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.013125
cap "subbyte2_and3_dec_25/vdd_uq0" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 19.7269
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/vdd" 3.03759
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_25/vdd" 71.2289
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "decode_45" 0.074189
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" -0.0864913
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/C" 0.230493
cap "decode_42" "decode_43" -1.89577
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.017063
cap "subbyte2_and3_dec_25/vdd_uq0" "subbyte2_and3_dec_23/B" 1.87831
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 1.50025
cap "decode_45" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 0.659653
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "decode_47" 0.237572
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 1.32191e-06
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/B" 0.107062
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/C" 5.08851e-06
cap "li_3670_5377#" "subbyte2_and3_dec_19/B" 0.0630576
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_25/gnd" "decode_45" 2.09096
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.0233607
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.00282649
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.617729
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/C" 0.320961
cap "decode_47" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.144529
cap "subbyte2_and3_dec_25/B" "subbyte2_and3_dec_18/A" 0.0111652
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "decode_43" 0.000118867
cap "decode_44" "decode_42" 0.559375
cap "decode_39" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.0384032
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/C" 0.259978
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_25/vdd_uq0" 0.273253
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.617729
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_23/B" 0.0164586
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_25/C" 14.0431
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.230457
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_15/B" 0.0226542
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_19/B" 0.0813626
cap "decode_41" "decode_43" 0.996044
cap "subbyte2_and3_dec_25/vdd" "decode_45" 0.510712
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/B" 0.0150875
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.0155446
cap "decode_42" "subbyte2_and3_dec_25/vdd_uq0" 3.03765
cap "li_3670_4827#" "subbyte2_and3_dec_23/B" 0.053293
cap "decode_48" "subbyte2_and3_dec_25/gnd" 0.539975
cap "decode_42" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" -0.804584
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "decode_43" 0.745304
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_25/C" 186.812
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.680051
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_25/vdd_uq0" 0.273253
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" 0.0172212
cap "decode_44" "decode_41" 0.414975
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.013125
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/vdd_uq0" 0.523273
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.00629771
cap "subbyte2_and3_dec_19/A" "li_3670_4827#" 0.0267088
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/B" 0.184177
cap "subbyte2_and3_dec_25/vdd_uq0" "decode_41" 2.9436
cap "decode_44" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 1.1707
cap "decode_48" "decode_45" 0.414975
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "decode_41" 0.332057
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_18/A" 0.000482395
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/B" 0.144054
cap "decode_46" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.332057
cap "subbyte2_and3_dec_25/vdd_uq0" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 19.3587
cap "subbyte2_and3_dec_25/B" "subbyte2_and3_dec_19/B" 0.0223305
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 23.9084
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.00567277
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_23/B" 0.076117
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 2.44242
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_25/vdd" 0.238109
cap "subbyte2_and3_dec_24/A" "li_3670_4827#" 0.0267088
cap "decode_46" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.348888
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.420132
cap "decode_39" "subbyte2_and3_dec_25/gnd" 0.491073
cap "li_3670_5377#" "subbyte2_and3_dec_23/B" 0.0630576
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.0308046
cap "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_25/vdd_uq0" 0.00985292
cap "decode_40" "decode_43" 0.376961
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.00451929
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.230457
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_19/B" 0.0216504
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "decode_43" 0.074189
cap "decode_44" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.000118867
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 7.86276
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 1.38734
cap "decode_47" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 1.98235e-05
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.039704
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_25/vdd_uq0" 0.0129015
cap "subbyte2_and3_dec_25/gnd" "decode_49" 0.000700664
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "decode_43" 0.575206
cap "subbyte2_and3_dec_25/gnd" "decode_43" 2.6626
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_25/vdd_uq0" 0.0129015
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/vdd_uq0" 0.808399
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_23/B" 0.0813626
cap "subbyte2_and3_dec_19/A" "li_3670_5377#" 0.0316025
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.680051
cap "decode_44" "decode_40" 0.0316288
cap "decode_45" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.838644
cap "decode_44" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 0.575206
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.00282649
cap "subbyte2_and3_dec_25/vdd" "decode_43" 0.510712
cap "subbyte2_and3_dec_25/vdd_uq0" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.0363477
cap "decode_40" "subbyte2_and3_dec_25/vdd_uq0" 1.30006
cap "decode_44" "subbyte2_and3_dec_25/gnd" 2.65861
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.845202
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_19/B" 0.0226152
cap "decode_44" "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" 0.074189
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_15/C" 0.0407765
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 28.9155
cap "subbyte2_and3_dec_25/vdd_uq0" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 1.63489
cap "decode_40" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.237572
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/A" 0.013125
cap "decode_45" "decode_43" 1.55542
cap "decode_49" "decode_45" 0.0316288
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/B" 0.026585
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_25/gnd" 0.379975
cap "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/vdd_uq0" 1.16449
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_25/vdd_uq0" 16.3305
cap "subbyte2_and3_dec_24/A" "li_3670_5377#" 0.0316025
cap "decode_44" "subbyte2_and3_dec_25/vdd" 0.510712
cap "subbyte2_and3_dec_17/A" "subbyte2_and3_dec_18/A" 0.981132
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/A" 1.29707e-06
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 11.0806
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.0968112
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 0.0155446
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_25/vdd" 0.227814
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_25/vdd_uq0" 103.072
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/B" 0.0968112
cap "decode_44" "decode_45" -3.79154
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_15/C" 0.0407765
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.0233607
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_18/A" 0.768433
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/vdd" 14.9723
cap "decode_46" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.172756
cap "subbyte2_and3_dec_25/B" "subbyte2_and3_dec_23/B" 0.0223305
cap "subbyte2_and3_dec_25/gnd" "decode_47" 0.954845
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 1.91459
cap "subbyte2_and3_dec_25/vdd_uq0" "decode_45" 30.5496
cap "decode_42" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.144529
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_25/vdd" 0.0363556
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" -0.0864913
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_18/A" 2.89951
cap "decode_44" "decode_48" 0.0433154
cap "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_25/vdd" 0.0795892
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "decode_45" 0.719736
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.0396632
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_25/B" 0.0111652
cap "subbyte2_and3_dec_25/vdd_uq0" "subbyte2_and3_dec_25/C" 7.69485
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_23/B" 0.0164586
cap "subbyte2_and3_dec_25/vdd_uq0" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0129015
cap "li_3670_4827#" "subbyte2_and3_dec_25/vdd" 0.0798148
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 7.86276
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.0546838
cap "decode_42" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.237572
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_15/B" 0.00580306
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/C" 0.851677
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/B" 0.00548261
cap "decode_48" "subbyte2_and3_dec_25/vdd_uq0" 1.03781
cap "decode_45" "decode_47" 0.559375
cap "decode_45" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.000118867
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.0593694
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_25/C" 0.0363014
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "decode_41" 0.0384032
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.419044
cap "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_25/vdd_uq0" 0.0213801
cap "subbyte2_and3_dec_25/B" "subbyte2_and3_dec_24/A" 0.0111652
cap "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_23/B" 0.0174234
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/B" 0.00764692
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 2.20243
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "decode_43" 0.437553
cap "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/A" 0.77502
cap "decode_39" "decode_43" 0.0433154
cap "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_23/B" 0.00548261
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "decode_41" 0.172756
cap "li_3670_4827#" "subbyte2_and3_dec_25/C" 0.355974
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_19/B" 4.72494
cap "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.419044
cap "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.315674
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 137.823
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_21/C" 0.324896
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.039202
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_20/A" 0.268089
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_22/vdd_uq1" 0.219985
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 1.40067
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0433498
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_15/B" 0.261446
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0412855
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_15/B" 0.211701
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.359533
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0681501
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0370739
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_21/C" 0.271958
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_11/B" 0.356033
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_22/vdd_uq1" 0.144285
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_22/gnd" 0.48133
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0370739
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0355112
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/B" 0.0433498
cap "subbyte2_and3_dec_22/gnd" "subbyte2_and3_dec_20/A" 0.643633
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.108658
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.291026
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0254182
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_22/gnd" 0.564221
cap "subbyte2_and3_dec_20/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.222431
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_22/gnd" 0.395472
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_20/A" 0.0348126
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_15/C" 0.145607
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_18/A" 0.093707
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.160842
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_15/B" 0.313244
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_11/B" 0.221534
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0614915
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0302085
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_20/A" 0.226742
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_20/A" 0.223907
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0204712
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_18/A" 0.0254182
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.039202
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_15/C" 0.184538
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.143702
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_15/C" 0.110188
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0700083
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_20/A" 0.0348126
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0302085
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0204712
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_20/A" 0.0726171
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0254182
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.409727
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_20/A" 0.0348126
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_18/A" 0.0679017
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_20/A" 0.997037
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_18/A" 0.0726171
cap "subbyte2_and3_dec_22/gnd" "subbyte2_and3_dec_11/B" 0.790088
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_20/A" 0.196095
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0302085
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_20/A" 0.166893
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0204712
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.01142
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.676183
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.20059
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.359533
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/B" 0.0433498
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_20/A" 0.0470297
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_19/A" 0.146992
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0254182
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_22/vdd_uq1" 0.00786098
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_21/C" 0.145607
cap "subbyte2_and3_dec_20/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0328055
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0270225
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_11/B" 0.359533
cap "subbyte2_and3_dec_20/A" "subbyte2_and3_dec_21/C" 0.226742
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_15/C" 0.323665
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.00282169
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0254182
cap "subbyte2_and3_dec_20/A" "subbyte2_and3_dec_22/vdd_uq1" 0.0822234
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0242078
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0302085
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0204712
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_20/A" 0.0328055
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_22/gnd" 0.719078
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_21/C" 0.184538
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_21/C" 0.110188
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_22/vdd_uq1" 0.0352044
cap "subbyte2_and3_dec_20/A" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0314345
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_11/B" 0.0433498
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_22/vdd_uq1" 1.77752e-05
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.108658
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0302085
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.289372
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0204712
cap "subbyte2_and3_dec_20/A" "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.200771
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.039202
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.02877
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0194963
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_18/A" 0.183883
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.140468
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.291026
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0700083
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_15/C" 0.271958
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_20/A" 0.268537
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0433498
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_20/A" 0.150931
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_18/A" 0.0254182
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_11/B" 1.84497
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_21/A" 0.224697
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_20/A" 0.0348126
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_11/B" 0.150931
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/B" 0.039202
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_19/A" 0.146344
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_11/B" 0.150931
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0302085
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0892271
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0204712
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_18/A" 0.10358
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0433498
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" 0.258472
cap "subbyte2_and3_dec_20/A" "subbyte2_and3_dec_22/vdd_uq1" 15.3098
cap "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.0718072
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.282079
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/gnd" 24.6857
cap "subbyte2_and3_dec_22/gnd" "subbyte2_and3_dec_15/B" 28.8652
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 30.7611
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/A" 1.74709
cap "li_3670_4827#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0246286
cap "subbyte2_and3_dec_22/vdd_uq1" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" 19.0088
cap "subbyte2_and3_dec_21/C" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0596287
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 57.1284
cap "subbyte2_and3_dec_22/gnd" "subbyte2_and3_dec_11/B" 1.64267
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.00636959
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/C" 4.20736
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.101098
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 1.19959
cap "subbyte2_and3_dec_22/vdd_uq1" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.47488
cap "li_3670_5377#" "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0570379
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5377#" 0.0570379
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_19/B" 0.0479956
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "li_3670_4827#" 1.10924
cap "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 0.282079
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_22/vdd_uq1" 7.02173
cap "li_3670_5377#" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 1.23645
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_19/B" 0.0479956
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/C" 6.09594
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/B" 0.150237
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/B" 3.72068
cap "subbyte2_and3_dec_21/B" "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0445072
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/vdd_uq1" 11.8277
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 4.38596
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/B" 3.11833
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" -0.0153777
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_21/B" 0.0445072
cap "subbyte2_and3_dec_21/B" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.853595
cap "li_3670_5377#" "subbyte2_and3_dec_15/C" 1.21018
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_22/vdd_uq1" 1.04961
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0155922
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_22/gnd" 0.528537
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/vdd_uq1" 2.8252
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_19/B" 6.37088
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/B" 0.588427
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_15/C" -7.35725
cap "subbyte2_and3_dec_21/B" "subbyte2_and3_dec_15/C" 0.921327
cap "subbyte2_and3_dec_20/A" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.218409
cap "li_3670_4827#" "subbyte2_and3_dec_22/vdd_uq1" 3.9481
cap "subbyte2_and3_dec_22/gnd" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.838738
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/B" 0.00244686
cap "subbyte2_and3_dec_22/vdd_uq1" "subbyte2_and3_dec_21/C" 30.3859
cap "li_3670_5377#" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 1.21476
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/B" 5.80549
cap "li_3670_5377#" "subbyte2_and3_dec_15/B" 0.648489
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_15/B" 7.08491
cap "subbyte2_and3_dec_21/B" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 0.902992
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_15/B" 7.12879
cap "subbyte2_and3_dec_21/B" "subbyte2_and3_dec_15/B" 0.520721
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 2.78278
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_22/gnd" 2.78127
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_20/A" 0.879098
cap "subbyte2_and3_dec_20/A" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_19/B" 0.386934
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_11/B" 0.189402
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.41884
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/gnd" 7.70889
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 1.96001
cap "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.0246286
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 4.10464
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" 0.0151623
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.161331
cap "li_3670_4827#" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0515195
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.124476
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.282079
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/C" 9.17906
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_21/C" 0.0567893
cap "li_3670_5377#" "subbyte2_and3_dec_22/gnd" 2.60658
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_22/vdd_uq1" 0.47488
cap "subbyte2_and3_dec_22/gnd" "subbyte2_and3_dec_19/B" 39.294
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_22/vdd_uq1" 1.04961
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.117519
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/vdd_uq1" 6.06125
cap "subbyte2_and3_dec_22/vdd_uq1" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 59.3044
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_18/A" 16.1941
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_22/gnd" 15.6543
cap "subbyte2_and3_dec_21/B" "subbyte2_and3_dec_22/gnd" 3.21782
cap "subbyte2_and3_dec_21/C" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.161331
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.0219762
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.137795
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 35.1277
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.109116
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.401545
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/A" 0.218409
cap "subbyte2_and3_dec_22/vdd_uq1" "subbyte2_and3_dec_15/C" 60.7056
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/B" 2.57233
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/B" 0.368394
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 0.0718072
cap "subbyte2_and3_dec_21/A" "li_3670_4827#" 0.432358
cap "subbyte2_and3_dec_20/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" 0.0151623
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/vdd_uq1" 0.254998
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_21/C" -6.75497
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0587814
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "li_3670_5377#" 0.376066
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/vdd_uq1" 65.0926
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/B" 1.26593
cap "subbyte2_and3_dec_22/vdd_uq1" "subbyte2_and3_dec_15/B" 31.016
cap "subbyte2_and3_dec_22/gnd" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 5.21629
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/A" 1.28718
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_20/A" 0.41258
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0155922
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/B" 0.26335
cap "subbyte2_and3_dec_22/vdd_uq1" "subbyte2_and3_dec_11/B" 0.0736189
cap "subbyte2_and3_dec_20/A" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.0979802
cap "subbyte2_and3_dec_22/gnd" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.669797
cap "decode_46" "subbyte2_and3_dec_22/gnd" 0.123232
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0640216
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_20/A" 0.00636959
cap "li_3670_4827#" "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_22/gnd" 1.54953
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/gnd" 22.6684
cap "li_3670_5377#" "subbyte2_and3_dec_19/B" 0.990193
cap "subbyte2_and3_dec_21/C" "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0596287
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.399502
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 2.14463
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_19/B" 1.64101
cap "subbyte2_and3_dec_19/A" "li_3670_5377#" 0.457939
cap "subbyte2_and3_dec_20/A" "li_3670_4827#" 0.432358
cap "subbyte2_and3_dec_20/A" "subbyte2_and3_dec_21/C" -6.89939
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_22/gnd" 1.87982
cap "subbyte2_and3_dec_21/B" "subbyte2_and3_dec_19/B" 0.831744
cap "subbyte2_and3_dec_21/B" "subbyte2_and3_dec_19/A" 0.373373
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.510767
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_22/gnd" 0.0673407
cap "subbyte2_and3_dec_22/gnd" "subbyte2_and3_dec_22/vdd_uq1" 76.1753
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.106555
cap "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.0640216
cap "decode_47" "subbyte2_and3_dec_22/gnd" 0.123232
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.126673
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 1.39686
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.303648
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 2.44377
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_and3_dec_22/gnd" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.689126
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_21/C" 0.0249416
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 1.78294
cap "li_3670_5377#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0570379
cap "li_3670_4827#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 1.82331
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_15/C" 1.45619
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.148085
cap "subbyte2_and3_dec_21/C" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0596287
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0508195
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 0.310491
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_21/C" 1.04727
cap "subbyte2_and3_dec_21/B" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0472302
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_4827#" 0.0540955
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "li_3670_5377#" 1.21476
cap "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 0.258999
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/vdd_uq1" 44.8484
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/C" 0.510767
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.00636959
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_21/C" 0.0596287
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.126673
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 2.8207
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/C" 0.161331
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/B" 5.65725
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_15/B" 0.885292
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 0.143408
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 0.0692839
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/A" 2.52418
cap "subbyte2_and3_dec_20/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 2.27198
cap "subbyte2_and3_dec_20/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.0389271
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/B" 1.40153
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.441772
cap "subbyte2_and3_dec_22/gnd" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 4.59436
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_11/B" 0.189402
cap "li_3670_4827#" "subbyte2_and3_dec_21/C" 1.13961
cap "subbyte2_and3_dec_22/gnd" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.263229
cap "subbyte2_and3_dec_20/A" "subbyte2_and3_dec_15/C" 1.70931
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.364905
cap "li_3670_5377#" "subbyte2_and3_dec_22/vdd_uq1" 4.6494
cap "subbyte2_and3_dec_22/gnd" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 4.15427
cap "subbyte2_and3_dec_22/vdd_uq1" "subbyte2_and3_dec_19/B" 44.7825
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_and3_dec_21/B" "subbyte2_and3_dec_22/vdd_uq1" 3.37901
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.258472
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_22/vdd_uq1" 15.5912
cap "subbyte2_and3_dec_20/A" "subbyte2_and3_dec_15/B" 1.24319
cap "subbyte2_and3_dec_20/A" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 0.188728
cap "decode_48" "subbyte2_and3_dec_22/gnd" 0.123232
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.258999
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_22/gnd" 2.52671
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_15/C" 0.0249416
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 2.32951
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_22/gnd" 15.0307
cap "subbyte2_and3_dec_22/gnd" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 1.05815
cap "subbyte2_and3_dec_20/A" "subbyte2_and3_dec_11/B" 0.189402
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.441772
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.101098
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 1.19959
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_15/C" -3.51186
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.106555
cap "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.0155922
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.106555
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 3.46421
cap "subbyte2_and3_dec_22/vdd_uq1" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.04961
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" 0.258472
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_15/B" 0.22161
cap "li_3670_4827#" "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/C" 0.161331
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/C" 0.41884
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_21/C" 0.0596287
cap "li_3670_5377#" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0543218
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_4827#" 0.0540955
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.126673
cap "li_3670_4827#" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 1.10924
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_21/C" 0.0596287
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_19/B" 0.0483995
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/C" 0.310491
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/C" 4.44683
cap "decode_46" "subbyte2_and3_dec_22/vdd_uq1" 0.55684
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 2.744
cap "subbyte2_and3_dec_22/vdd_uq1" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.536337
cap "subbyte2_and3_dec_22/gnd" "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 4.63554
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_15/B" 0.372706
cap "subbyte2_and3_dec_21/B" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0449812
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 1.67023
cap "li_3670_4827#" "subbyte2_and3_dec_15/C" 1.11859
cap "subbyte2_and3_dec_20/A" "subbyte2_and3_dec_22/gnd" 15.4064
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0246286
cap "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_22/gnd" 0.692419
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 2.14463
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 2.47977
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/vdd_uq1" 56.5465
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.074549
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/B" 0.0653158
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_21/C" 9.99147
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.109116
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.0979802
cap "subbyte2_and3_dec_22/gnd" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 2.48539
cap "li_3670_4827#" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 1.10924
cap "subbyte2_and3_dec_21/A" "li_3670_5377#" 0.457939
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/C" 5.79702
cap "subbyte2_and3_dec_21/C" "subbyte2_and3_dec_15/B" 2.68652
cap "li_3670_4827#" "subbyte2_and3_dec_15/B" 0.60957
cap "subbyte2_and3_dec_22/gnd" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" 1.39469
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_19/B" -52.2485
cap "decode_47" "subbyte2_and3_dec_22/vdd_uq1" 0.55684
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_21/B" 0.522214
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 0.00244686
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_19/A" 0.823628
cap "subbyte2_and3_dec_22/gnd" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 4.63554
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_21/C" 0.493506
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 0.0389271
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_20/A" 1.75924
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_22/gnd" 10.2645
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.101098
cap "subbyte2_and3_dec_22/gnd" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.161657
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.137795
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.124476
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.117519
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/gnd" 6.21975
cap "li_3670_5377#" "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0570379
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/gnd" 1.78102
cap "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_22/gnd" 1.35593
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_22/gnd" 4.7003
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/C" 0.441772
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0479956
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/C" 0.41884
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.258999
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" 0.123577
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 11.015
cap "subbyte2_and3_dec_20/A" "subbyte2_and3_dec_19/B" 5.76701
cap "subbyte2_and3_dec_20/A" "li_3670_5377#" 0.457939
cap "subbyte2_and3_dec_21/B" "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0445072
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.252721
cap "li_3670_4827#" "subbyte2_and3_dec_22/gnd" 2.5111
cap "subbyte2_and3_dec_22/gnd" "subbyte2_and3_dec_21/C" 50.7752
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_20/A" 32.4042
cap "subbyte2_and3_dec_21/B" "subbyte2_and3_dec_20/A" 0.373373
cap "subbyte2_and3_dec_22/vdd_uq1" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.994882
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.364905
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.15323
cap "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_22/gnd" 0.00518006
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 0.174476
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 115.805
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/B" 5.06104
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/B" 0.00244686
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.124476
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.121872
cap "subbyte2_and3_dec_22/vdd_uq1" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 7.05008
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.224318
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_19/B" 0.303109
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_15/B" 14.941
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/C" 11.1109
cap "li_3670_5377#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0570379
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 0.0640216
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.420362
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" 0.0151623
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0508195
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "li_3670_4827#" 0.340516
cap "decode_48" "subbyte2_and3_dec_22/vdd_uq1" 0.55684
cap "subbyte2_and3_dec_21/B" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0472302
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/C" 1.46688
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_15/C" 0.628981
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_19/B" 0.731524
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_22/vdd_uq1" 15.0016
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_19/A" 0.412041
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5377#" 0.0570379
cap "subbyte2_and3_dec_22/vdd_uq1" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 2.45931
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/B" 0.26081
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/B" 4.42647
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.364905
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_19/B" 0.0479956
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/B" 0.074549
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.218409
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_21/B" 0.0445072
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0718072
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/B" 0.368394
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_22/gnd" 3.89744
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_15/B" 0.257412
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_20/A" 2.57285
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/gnd" 2.42138
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_22/gnd" 5.21629
cap "subbyte2_and3_dec_22/gnd" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 24.6857
cap "li_3670_5377#" "subbyte2_and3_dec_21/C" 1.20004
cap "li_3670_4827#" "subbyte2_and3_dec_19/B" 0.935738
cap "subbyte2_and3_dec_21/C" "subbyte2_and3_dec_19/B" 16.9832
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.137795
cap "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_21/C" 1.82928
cap "subbyte2_and3_dec_19/A" "li_3670_4827#" 0.432358
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.109116
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_22/gnd" 1.65203
cap "subbyte2_and3_dec_21/B" "subbyte2_and3_dec_21/C" 1.0617
cap "subbyte2_and3_dec_22/gnd" "subbyte2_and3_dec_15/C" 169.895
cap "subbyte2_and3_dec_22/vdd_uq1" "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.47488
cap "subbyte2_and3_dec_21/B" "subbyte2_and3_dec_17/A" 0.0164586
cap "subbyte2_and3_dec_17/A" "subbyte2_and3_dec_11/B" 0.0111652
cap "subbyte2_and3_dec_22/vdd_uq1" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.644971
cap "subbyte2_and3_dec_22/vdd_uq1" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 2.14149
cap "li_3670_5377#" "subbyte2_and3_dec_19/B" 0.0630576
cap "subbyte2_and3_dec_21/B" "subbyte2_and3_dec_19/B" 0.0329172
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_19/B" 0.0223305
cap "subbyte2_and3_dec_21/C" "subbyte2_and3_dec_19/B" 1.6815
cap "decode_47" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.659653
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_22/gnd" 0.419044
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.00282649
cap "subbyte2_and3_dec_21/B" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.0226626
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "decode_46" 0.074189
cap "subbyte2_and3_dec_17/A" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.013125
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "decode_44" 0.144529
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/C" 2.72095
cap "decode_50" "decode_46" 0.0433154
cap "subbyte2_and3_dec_22/gnd" "decode_49" 1.85927
cap "subbyte2_and3_dec_22/gnd" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 1.37077
cap "decode_51" "decode_47" 0.0316288
cap "subbyte2_and3_dec_22/gnd" "subbyte2_and3_dec_22/vdd_uq1" 61.1503
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.00548261
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/C" 5.08851e-06
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/C" 2.00771
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_20/A" -0.0836635
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_20/A" 0.00567277
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/B" 0.0017389
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.617729
cap "decode_48" "subbyte2_and3_dec_22/gnd" 2.65861
cap "subbyte2_and3_dec_17/A" "subbyte2_and3_dec_22/gnd" 0.768433
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" 0.107592
cap "decode_46" "decode_49" 0.376961
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 1.38734
cap "subbyte2_and3_dec_22/gnd" "subbyte2_and3_dec_19/B" 4.72494
cap "decode_46" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.000118867
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/vdd_uq1" 3.03759
cap "li_3670_4827#" "subbyte2_and3_dec_15/C" 0.138702
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_15/B" 0.00580306
cap "decode_46" "subbyte2_and3_dec_22/vdd_uq1" 0.510712
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/gnd" 14.4543
cap "decode_52" "subbyte2_and3_dec_22/gnd" 0.174338
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" 0.273253
cap "decode_48" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.074189
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/gnd" 0.443756
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/A" 0.0155446
cap "subbyte2_and3_dec_22/gnd" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 15.3357
cap "decode_48" "decode_46" 1.55542
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.00856502
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/B" 0.00764692
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 3.15415
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.81509
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "decode_46" 0.745304
cap "decode_50" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 0.172756
cap "decode_51" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" 0.571986
cap "li_3670_4827#" "subbyte2_and3_dec_21/C" 0.183205
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.0453213
cap "decode_46" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 1.49713
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_20/A" 0.013125
cap "decode_48" "decode_44" 0.0316288
cap "subbyte2_and3_dec_22/vdd_uq1" "subbyte2_and3_dec_20/A" 2.96854
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_15/C" 0.850907
cap "decode_47" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.000118867
cap "subbyte2_and3_dec_17/A" "subbyte2_and3_dec_20/A" 0.000482395
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/A" 0.00062442
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "decode_49" 0.237572
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.617729
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "decode_44" 0.237572
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_15/C" 2.99225
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_20/A" 0.0226152
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" 0.0129015
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/vdd_uq1" 7.77411
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/vdd_uq1" 43.3391
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "decode_44" 1.98235e-05
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_20/A" 0.0427046
cap "decode_42" "subbyte2_and3_dec_22/gnd" 0.000633455
cap "decode_48" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.437553
cap "subbyte2_and3_dec_22/gnd" "decode_47" 2.6626
cap "subbyte2_and3_dec_17/A" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.0222039
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/A" 0.0233607
cap "decode_48" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 1.1707
cap "decode_43" "subbyte2_and3_dec_22/gnd" 0.491073
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_20/A" 0.0593694
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_22/vdd_uq1" 0.680051
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_22/gnd" 0.419044
cap "subbyte2_and3_dec_15/B" "li_3670_5377#" 0.0589177
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_20/A" 1.29707e-06
cap "decode_45" "subbyte2_and3_dec_22/gnd" 2.01685
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/B" 0.0150875
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/B" 0.144054
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_11/B" 0.0208157
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_21/C" 0.0676779
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/A" 0.0251318
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 28.9155
cap "subbyte2_and3_dec_21/B" "subbyte2_and3_dec_15/B" 0.0306843
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.00629771
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 68.9114
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/vdd_uq1" 0.00429411
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "decode_47" 0.575206
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_21/C" 4.12692
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 137.823
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.617729
cap "decode_42" "decode_46" 0.0316288
cap "decode_46" "decode_47" -3.79154
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 0.0453213
cap "decode_43" "decode_46" 0.414975
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" 0.0129015
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/A" 1.29707e-06
cap "decode_50" "decode_48" 0.996044
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0119587
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/C" 0.179003
cap "decode_45" "decode_46" 0.748208
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.523273
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_22/vdd_uq1" 0.315674
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_22/gnd" 3.63827
cap "subbyte2_and3_dec_22/vdd_uq1" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 5.00205
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.0453213
cap "decode_50" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.0384032
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_15/C" 0.0407765
cap "decode_47" "decode_44" 0.376961
cap "subbyte2_and3_dec_22/gnd" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" 17.0004
cap "decode_50" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.348888
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_22/gnd" 0.419044
cap "decode_48" "decode_49" -1.89577
cap "decode_48" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 1.25956
cap "subbyte2_and3_dec_17/A" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.00062442
cap "li_3670_4827#" "subbyte2_and3_dec_20/A" 0.0267088
cap "decode_48" "subbyte2_and3_dec_22/vdd_uq1" 0.510712
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/B" 0.00548261
cap "subbyte2_and3_dec_17/A" "subbyte2_and3_dec_22/vdd_uq1" 2.86023
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.528148
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "decode_49" 0.144529
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_22/vdd_uq1" "subbyte2_and3_dec_19/B" 12.4583
cap "subbyte2_and3_dec_22/vdd_uq1" "subbyte2_and3_dec_14/A" 0.212884
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" 1.16449
cap "subbyte2_and3_dec_15/A" "li_3670_5377#" 0.0316025
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "decode_47" 1.25956
cap "decode_46" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" 29.508
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/vdd_uq1" 41.018
cap "subbyte2_and3_dec_17/A" "subbyte2_and3_dec_19/B" 0.0216504
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "decode_47" 0.745304
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 1.38734
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "decode_49" 0.409505
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_21/C" 0.0363014
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "decode_43" 0.0384032
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_11/B" 0.0111652
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_21/B" 0.0164586
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/vdd_uq1" 1.14131
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/A" -0.0864913
cap "decode_48" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 1.00854
cap "subbyte2_and3_dec_22/vdd_uq1" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 43.2598
cap "decode_52" "decode_48" 0.0433154
cap "decode_48" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 0.575206
cap "subbyte2_and3_dec_17/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.0308046
cap "decode_45" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 0.348888
cap "subbyte2_and3_dec_21/C" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.320956
cap "decode_48" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.745304
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/A" 0.00451929
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/gnd" 0.0956815
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/B" 0.184177
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/A" 0.00451929
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/B" 0.0968112
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" "decode_44" 1.30006
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/A" 0.017063
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_20/A" 0.00670353
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 2.20243
cap "decode_50" "decode_47" 0.414975
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_20/A" 0.273253
cap "decode_52" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.0384032
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_22/gnd" 0.768433
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/B" 0.0968112
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.00548261
cap "li_3670_5377#" "subbyte2_and3_dec_15/C" 0.181396
cap "subbyte2_and3_dec_22/gnd" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 2.93811
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_21/C" 11.2529
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" 2.28317
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" 19.3587
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_15/C" 0.0174156
cap "subbyte2_and3_dec_21/B" "subbyte2_and3_dec_15/C" 0.0582868
cap "decode_47" "decode_49" 0.559375
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "decode_47" 0.437553
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "decode_51" "subbyte2_and3_dec_22/gnd" 0.439165
cap "li_3670_4827#" "subbyte2_and3_dec_22/vdd_uq1" 0.0798148
cap "subbyte2_and3_dec_22/vdd_uq1" "decode_47" 0.510712
cap "subbyte2_and3_dec_17/A" "li_3670_4827#" 0.0267088
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_22/vdd_uq1" 0.315674
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" 0.0129015
cap "decode_48" "decode_47" 1.49642
cap "decode_46" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.575206
cap "subbyte2_and3_dec_13/A" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 0.0193438
cap "subbyte2_and3_dec_22/vdd_uq1" "subbyte2_and3_dec_19/A" 0.0795892
cap "li_3670_4827#" "subbyte2_and3_dec_19/B" 0.053293
cap "li_3670_5377#" "subbyte2_and3_dec_21/C" 0.242074
cap "decode_45" "decode_48" 0.414975
cap "subbyte2_and3_dec_21/B" "subbyte2_and3_dec_21/C" 0.0772612
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_21/C" 0.0230849
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" 0.0213801
cap "decode_50" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" 2.22349
cap "subbyte2_and3_dec_22/gnd" "subbyte2_and3_dec_15/C" 5.01216
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_22/gnd" 0.230457
cap "decode_42" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 1.98235e-05
cap "decode_43" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.172756
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "decode_47" 2.03128
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "decode_47" 1.1707
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "decode_47" 0.074189
cap "subbyte2_and3_dec_21/C" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.230493
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_20/A" 1.96275
cap "decode_45" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.332057
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.00787108
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/A" 0.0251318
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" 0.00985292
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_22/vdd_uq1" 9.4106
cap "decode_45" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.172756
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/C" 5.08851e-06
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/A" 0.00282649
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" "decode_49" 2.96252
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 1.69042
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_20/A" 0.0155446
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/A" 0.0140074
cap "subbyte2_and3_dec_22/gnd" "subbyte2_and3_dec_21/C" 7.3548
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 0.0548501
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.013125
cap "subbyte2_and3_dec_22/vdd_uq1" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" 96.059
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_17/A" 0.00580306
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_22/vdd_uq1" 0.315674
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_22/gnd" 0.230457
cap "decode_48" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" 31.0095
cap "subbyte2_and3_dec_17/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" 0.273253
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_19/B" 0.0519698
cap "subbyte2_and3_dec_22/gnd" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.215356
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.81509
cap "subbyte2_and3_dec_22/gnd" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.433404
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.026585
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_19/B" 1.87831
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/C" 0.320956
cap "subbyte2_and3_dec_13/A" "subbyte2_and3_dec_22/vdd_uq1" 0.150231
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "decode_51" 1.98235e-05
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.144054
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 0.0030378
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" 18.5089
cap "decode_52" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" 0.219155
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_20/A" 0.0407765
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 19.7269
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" 0.514798
cap "decode_46" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.437553
cap "decode_43" "decode_47" 0.0433154
cap "subbyte2_and3_dec_22/vdd_uq1" "subbyte2_and3_dec_11/A" 0.0140201
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/vdd_uq1" 0.60517
cap "subbyte2_and3_dec_13/A" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 1.32191e-06
cap "decode_45" "decode_47" 0.996044
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/C" 1.88954
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/C" 0.213568
cap "subbyte2_and3_dec_13/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.0140074
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "decode_48" 0.000118867
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/gnd" 0.975022
cap "li_3670_5377#" "subbyte2_and3_dec_20/A" 0.0316025
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.00567277
cap "decode_46" "subbyte2_and3_dec_22/gnd" 1.92206
cap "subbyte2_and3_dec_21/C" "subbyte2_and3_dec_20/A" 0.0363014
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_22/vdd_uq1" 0.1834
cap "subbyte2_and3_dec_21/B" "subbyte2_and3_dec_20/A" 0.0164586
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_20/A" 0.0111652
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_22/vdd_uq1" 2.8673
cap "subbyte2_and3_dec_17/A" "subbyte2_and3_dec_18/A" 0.981132
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/A" 1.32191e-06
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "decode_46" 0.659653
cap "subbyte2_and3_dec_22/vdd_uq1" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 7.8184
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/C" 2.09097
cap "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_20/A" 0.00062442
cap "subbyte2_and3_dec_15/B" "li_3670_4827#" 0.0497942
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_19/B" 0.0216504
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/C" 0.631634
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/A" 0.0326462
cap "subbyte2_and3_dec_22/gnd" "decode_44" 0.886063
cap "decode_48" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 1.62178
cap "subbyte2_and3_dec_17/A" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.00165577
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.029552
cap "decode_42" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" 0.000933588
cap "decode_43" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" 0.736248
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.0193438
cap "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" "decode_47" 31.0341
cap "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.00764692
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" -0.0864913
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" 0.00985292
cap "decode_48" "decode_51" 0.376961
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_22/gnd" "subbyte2_and3_dec_20/A" 0.768433
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 0.00165577
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.503137
cap "decode_45" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" 2.9436
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.544526
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 14.4577
cap "decode_46" "decode_44" 0.559375
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/C" 5.08851e-06
cap "subbyte2_and3_dec_22/vdd_uq1" "subbyte2_and3_dec_15/C" 80.2988
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_22/vdd_uq1" 0.680051
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/gnd" 1.91459
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/gnd" 15.1172
cap "decode_51" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.144529
cap "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_20/A" 0.00165577
cap "subbyte2_and3_dec_17/A" "subbyte2_and3_dec_15/C" 0.0407765
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_22/gnd" 0.230457
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_19/B" 0.180161
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_21/C" 0.230493
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" 1.61182
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/C" 1.05778
cap "decode_46" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.838644
cap "li_3670_5377#" "subbyte2_and3_dec_22/vdd_uq1" 0.140691
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "decode_46" 2.03128
cap "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_22/vdd_uq1" 1.32191e-06
cap "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_22/gnd" 0.0172212
cap "subbyte2_and3_dec_22/vdd_uq1" "subbyte2_and3_dec_11/B" 0.000999819
cap "subbyte2_and3_dec_22/vdd_uq1" "subbyte2_and3_dec_21/C" 96.8524
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/C" 0.259973
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 1.95587
cap "subbyte2_and3_dec_21/B" "subbyte2_and3_dec_22/vdd_uq1" 0.0226542
cap "decode_50" "subbyte2_and3_dec_22/gnd" 1.4382
cap "subbyte2_and3_dec_17/A" "li_3670_5377#" 0.0316025
cap "subbyte2_and3_dec_15/A" "li_3670_4827#" 0.0267088
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" 0.00985292
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_22/vdd_uq1" 0.680051
cap "subbyte2_and3_dec_17/A" "subbyte2_and3_dec_21/C" 0.0363014
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0288998
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0204712
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0433498
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.198718
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 1.75425
cap "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_17/A" 0.0302085
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_17/A" 0.0302085
cap "subbyte2_and3_dec_16/A" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.199295
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0369418
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_18/vdd_uq1" 0.0104813
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0370739
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 1.36449
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_16/A" 0.223907
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_18/A" 0.00121039
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_17/A" 0.158775
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_18/vdd_uq1" 2.37003e-05
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_18/vdd_uq1" 0.24661
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_17/A" 0.146992
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.000974817
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.108658
cap "subbyte2_and3_dec_17/A" "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0302085
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.00206427
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_18/vdd_uq1" 0.180252
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_17/A" 0.26328
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_16/A" 0.0348126
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0700083
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_17/A" 0.143702
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.359533
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.00156275
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_17/A" 0.450457
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.108658
cap "subbyte2_and3_dec_18/gnd" "subbyte2_and3_dec_17/A" 0.433054
cap "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_17/A" 0.0302085
cap "subbyte2_and3_dec_16/A" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0328055
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_16/A" 0.0328055
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.289372
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0614915
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_17/A" 0.276807
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.346705
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0254182
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_16/A" 0.183392
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.289173
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0204712
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0288998
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_16/A" 0.166893
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_18/A" 0.0254182
cap "subbyte2_and3_dec_16/A" "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0328055
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0254182
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_16/A" 0.2852
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_17/A" 0.133819
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0369418
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_16/A" 0.222431
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_16/A" 0.448039
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0204712
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0204712
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0433498
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0433498
cap "subbyte2_and3_dec_18/gnd" "subbyte2_and3_dec_16/A" 0.493739
cap "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_16/A" 0.0328055
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0370739
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0370739
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_18/A" 0.124836
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0254182
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_17/A" 0.0302085
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_18/A" 0.242873
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_16/A" 0.340113
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_17/A" 0.0302085
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_17/A" 0.671782
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.093707
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_18/A" 0.395439
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0204712
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0433498
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_11/B" 0.224103
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0700083
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_18/gnd" 0.369699
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0254182
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.359533
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0370739
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_15/B" 0.343497
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_11/B" 0.623252
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_15/C" 0.218411
cap "subbyte2_and3_dec_18/vdd_uq1" "subbyte2_and3_dec_17/A" 0.0469393
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_16/A" 0.175402
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_18/gnd" 0.304065
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.289372
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_18/gnd" 0.605622
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0204712
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0433498
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_17/A" 0.0014385
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_15/C" 0.165282
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_15/C" 0.487921
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_18/gnd" 0.55138
cap "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_17/A" 0.140468
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_16/A" 0.0348126
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0370739
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_16/A" 0.0328055
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_15/C" 0.407937
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0849439
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_16/A" 0.977667
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_17/A" 0.160842
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0565877
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.270306
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0254182
cap "subbyte2_and3_dec_18/vdd_uq1" "subbyte2_and3_dec_16/A" 0.104512
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0254182
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.221222
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_17/A" 0.0302085
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.406009
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_16/A" 0.00137101
cap "subbyte2_and3_dec_16/A" "subbyte2_and3_dec_17/A" 0.196095
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0204712
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/B" 5.19473
cap "subbyte2_and3_dec_18/vdd" "subbyte2_and3_dec_11/B" 24.195
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_18/vdd" 15.2681
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "li_3670_5377#" 1.23645
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/B" 0.173753
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 1.62604
cap "subbyte2_and3_dec_16/A" "subbyte2_and3_dec_18/A" 0.860343
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" 0.119996
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.0246286
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.441772
cap "subbyte2_and3_dec_17/C" "subbyte2_and3_dec_11/B" 0.519272
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_17/C" 0.480696
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_18/gnd" 45.9267
cap "li_3670_5377#" "subbyte2_and3_dec_18/gnd" 2.01135
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.124476
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_18/vdd" 0.47488
cap "subbyte2_and3_dec_16/A" "subbyte2_and3_dec_15/C" -6.29088
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_7/B" 0.0472302
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.175757
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_7/B" 0.0472302
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/vdd" 6.88816
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_15/C" -1.98377
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.101098
cap "subbyte2_and3_dec_17/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 2.44377
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0472302
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.282079
cap "subbyte2_and3_dec_17/C" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0596287
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 4.10464
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0155922
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.0155922
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0155922
cap "subbyte2_and3_dec_18/gnd" "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0410102
cap "subbyte2_and3_dec_18/vdd" "subbyte2_and3_dec_7/B" 2.77914
cap "subbyte2_and3_dec_16/A" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 0.188728
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_18/B" 0.00241998
cap "li_3670_4827#" "subbyte2_and3_dec_11/B" 0.467869
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 2.14463
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/vdd" 2.45931
cap "subbyte2_and3_dec_15/A" "li_3670_4827#" 0.432358
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 3.04765
cap "subbyte2_and3_dec_18/gnd" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 4.52477
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/vdd" 3.48324
cap "subbyte2_and3_dec_18/gnd" "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.414067
cap "subbyte2_and3_dec_18/B" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.980857
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/C" 15.3093
cap "subbyte2_and3_dec_16/A" "subbyte2_and3_dec_18/gnd" 14.2705
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.0718072
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 0.0718072
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.109116
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_18/gnd" 14.9816
cap "li_3670_4827#" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 0.137795
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5377#" 0.00271609
cap "subbyte2_and3_dec_18/vdd" "subbyte2_and3_dec_18/vdd_uq0" 18.803
cap "subbyte2_and3_dec_18/gnd" "subbyte2_and3_dec_15/C" 194.548
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_18/gnd" 1.46999
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_11/B" 7.05308
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_18/gnd" 0.111771
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 3.10317
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.0640216
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_18/gnd" 1.54953
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.124476
cap "li_3670_5377#" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 1.23645
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.106555
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/gnd" 24.2822
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/vdd" 0.584703
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/vdd" 28.9973
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.258999
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/B" 0.00244686
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.0846262
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.174476
cap "subbyte2_and3_dec_17/C" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 2.48076
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.126673
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_18/vdd" 0.47488
cap "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_11/B" 0.412554
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_18/vdd" 0.47488
cap "subbyte2_and3_dec_17/A" "subbyte2_and3_dec_18/vdd" 16.0589
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.0284032
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_7/B" 0.373373
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.109116
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/B" 0.0692839
cap "subbyte2_and3_dec_18/vdd" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 59.5084
cap "subbyte2_and3_dec_16/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 2.27198
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.0389271
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/C" 0.0193381
cap "subbyte2_and3_dec_18/B" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0508195
cap "subbyte2_and3_dec_17/C" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0596287
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/A" 0.0389271
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 2.54792
cap "subbyte2_and3_dec_18/B" "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0508195
cap "subbyte2_and3_dec_17/C" "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0596287
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/vdd" 7.05008
cap "subbyte2_and3_dec_17/C" "subbyte2_and3_dec_17/A" 0.578923
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_and3_dec_17/C" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 1.91187
cap "subbyte2_and3_dec_18/B" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0508195
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_7/B" 0.0472302
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 13.8434
cap "li_3670_4827#" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.76872
cap "subbyte2_and3_dec_18/B" "subbyte2_and3_dec_18/vdd" 4.40717
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.282079
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 0.258999
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.0246286
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_18/gnd" 0.0673407
cap "decode_49" "subbyte2_and3_dec_18/gnd" 0.123232
cap "subbyte2_and3_dec_18/vdd_uq0" "subbyte2_and3_dec_11/B" 0.151555
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_18/vdd_uq0" 0.0151623
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_4827#" 0.0540955
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5377#" 0.0570379
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 115.805
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_18/gnd" 2.59164
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_4827#" 0.0540955
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5377#" 0.0570379
cap "subbyte2_and3_dec_17/A" "li_3670_4827#" 0.432358
cap "li_3670_4827#" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 1.10924
cap "li_3670_5377#" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0570379
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_18/vdd" 50.9261
cap "decode_52" "subbyte2_and3_dec_18/gnd" 0.123232
cap "decode_50" "subbyte2_and3_dec_18/gnd" 0.123232
cap "li_3670_5377#" "subbyte2_and3_dec_18/vdd" 4.7906
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/B" 0.623795
cap "subbyte2_and3_dec_18/gnd" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 23.8711
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/B" 0.152684
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 1.62667
cap "subbyte2_and3_dec_17/C" "subbyte2_and3_dec_15/B" 1.52746
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.101098
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.00923319
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_11/B" 0.0120748
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.0657203
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.109116
cap "subbyte2_and3_dec_17/A" "subbyte2_and3_dec_11/B" 0.838121
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_and3_dec_18/vdd" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.47488
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_18/gnd" 0.692419
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_17/A" 0.823628
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/B" 2.57807
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 2.52418
cap "subbyte2_and3_dec_18/gnd" "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 2.28902
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 4.36667
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/B" 0.148085
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/C" 0.41884
cap "subbyte2_and3_dec_15/B" "li_3670_4827#" 1.26191
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.0979802
cap "subbyte2_and3_dec_16/A" "subbyte2_and3_dec_18/vdd" 15.4311
cap "subbyte2_and3_dec_17/C" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0596287
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/C" 0.41884
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_18/vdd" 16.3868
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/B" 0.590245
cap "subbyte2_and3_dec_16/A" "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" 0.303648
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.41884
cap "subbyte2_and3_dec_18/B" "subbyte2_and3_dec_11/B" 0.437757
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.0155922
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_and3_dec_16/A" "subbyte2_and3_dec_17/C" 0.480696
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_18/B" 0.404111
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.826635
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/A" 0.303648
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.0640216
cap "subbyte2_and3_dec_18/vdd" "subbyte2_and3_dec_15/C" 79.8484
cap "subbyte2_and3_dec_18/gnd" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.405232
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 0.124476
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 1.96001
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_17/C" 0.641402
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_7/B" 0.0472302
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_7/B" 0.0472302
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/C" 0.592925
cap "subbyte2_and3_dec_17/A" "subbyte2_and3_dec_7/B" 0.373373
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.00636959
cap "subbyte2_and3_dec_17/C" "subbyte2_and3_dec_15/C" 2.04505
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.853595
cap "li_3670_4827#" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.258999
cap "subbyte2_and3_dec_18/B" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0508195
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/vdd" 65.1277
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 0.0246286
cap "subbyte2_and3_dec_17/A" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 0.218409
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_18/gnd" 4.62905
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_11/B" 6.83969
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_15/B" 1.62791
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_18/gnd" 5.10371
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 1.19959
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/vdd_uq0" 0.134895
cap "li_3670_5377#" "subbyte2_and3_dec_11/B" 0.495097
cap "subbyte2_and3_dec_16/A" "li_3670_4827#" 0.432358
cap "subbyte2_and3_dec_15/A" "li_3670_5377#" 0.457939
cap "subbyte2_and3_dec_18/gnd" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 5.19815
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 3.06797
cap "subbyte2_and3_dec_17/C" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 1.33597
cap "subbyte2_and3_dec_18/A" "li_3670_4827#" 0.432358
cap "subbyte2_and3_dec_18/gnd" "subbyte2_and3_dec_18/vdd" 81.5225
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_18/gnd" 0.538613
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.0640216
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.364905
cap "li_3670_4827#" "subbyte2_and3_dec_15/C" 1.73044
cap "subbyte2_and3_dec_17/A" "subbyte2_and3_dec_18/vdd_uq0" 0.0151623
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/gnd" 4.34725
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.269597
cap "li_3670_5377#" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0570379
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/B" 0.202969
cap "subbyte2_and3_dec_17/C" "subbyte2_and3_dec_18/gnd" 2.9061
cap "subbyte2_and3_dec_18/vdd_uq0" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.258472
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_7/B" 1.09906
cap "subbyte2_and3_dec_16/A" "subbyte2_and3_dec_11/B" 1.15323
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "li_3670_4827#" 1.10924
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.0718072
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/B" 0.00244686
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_16/A" 32.4042
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_11/B" 0.666523
cap "subbyte2_and3_dec_17/A" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 0.12275
cap "subbyte2_and3_dec_17/A" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 1.27673
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0246286
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_18/A" 0.805559
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.117519
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 112.341
cap "decode_51" "subbyte2_and3_dec_18/gnd" 0.123232
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_11/B" 10.0914
cap "li_3670_4827#" "subbyte2_and3_dec_18/gnd" 1.92032
cap "decode_49" "subbyte2_and3_dec_18/vdd" 0.55684
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_15/C" -6.53699
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.174476
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_18/vdd" 0.0547275
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.282079
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.106555
cap "subbyte2_and3_dec_16/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.0389271
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0472302
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.175757
cap "subbyte2_and3_dec_18/B" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 1.99389
cap "subbyte2_and3_dec_17/A" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.121872
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.124476
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.137795
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_18/vdd_uq0" 0.384609
cap "decode_52" "subbyte2_and3_dec_18/vdd" 0.55684
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/A" 0.119996
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/B" 4.38421
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 2.78278
cap "decode_50" "subbyte2_and3_dec_18/vdd" 0.55684
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.101098
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_17/C" 0.00283946
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/C" 0.441772
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/A" 0.00636959
cap "subbyte2_and3_dec_16/A" "subbyte2_and3_dec_7/B" 0.373373
cap "subbyte2_and3_dec_18/vdd" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 57.2742
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.137795
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_16/A" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/C" 0.310491
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_7/B" 0.373373
cap "subbyte2_and3_dec_18/B" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0508195
cap "subbyte2_and3_dec_16/A" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 0.00636959
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 17.5639
cap "subbyte2_and3_dec_18/B" "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0508195
cap "subbyte2_and3_dec_18/gnd" "subbyte2_and3_dec_11/B" 22.3163
cap "subbyte2_and3_dec_18/B" "subbyte2_and3_dec_17/A" 0.552952
cap "subbyte2_and3_dec_17/C" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 1.33597
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_18/gnd" 14.4133
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.0198487
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 0.0979802
cap "subbyte2_and3_dec_18/B" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 1.53136
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 3.29134
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.282079
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 0.0640216
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_7/B" 1.4322
cap "li_3670_5377#" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.860385
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/C" 0.139797
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/C" 0.161331
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_4827#" 0.00257598
cap "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_18/gnd" 0.00518006
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_18/gnd" 4.08155
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_18/gnd" 1.25746
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/B" 0.853595
cap "subbyte2_and3_dec_16/A" "subbyte2_and3_dec_18/vdd_uq0" 0.0151623
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_5377#" 0.0570379
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_17/A" 7.8799
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 0.143408
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/gnd" 2.42138
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 5.07826
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_18/vdd_uq0" 0.0151623
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_5377#" 0.0570379
cap "subbyte2_and3_dec_17/A" "li_3670_5377#" 0.457939
cap "li_3670_4827#" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 1.10924
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 0.252721
cap "li_3670_5377#" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 1.23645
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.101098
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/B" 0.074549
cap "subbyte2_and3_dec_18/vdd_uq0" "subbyte2_and3_dec_15/C" 0.0374124
cap "subbyte2_and3_dec_18/gnd" "subbyte2_and3_dec_7/B" 1.80474
cap "subbyte2_and3_dec_18/vdd" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.536337
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/gnd" 0.707859
cap "subbyte2_and3_dec_16/A" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 1.50974
cap "subbyte2_and3_dec_18/B" "subbyte2_and3_dec_15/B" 1.26226
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/gnd" 1.78102
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.0389271
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" -0.0995439
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_18/vdd" 1.04961
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/vdd_uq0" 0.258472
cap "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_18/vdd" 1.04961
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/C" 9.1456
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/B" 5.0169
cap "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_18/gnd" 0.528537
cap "subbyte2_and3_dec_18/vdd" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.04961
cap "subbyte2_and3_dec_16/A" "subbyte2_and3_dec_17/A" 0.879098
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" -0.0153777
cap "subbyte2_and3_dec_16/A" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 2.57285
cap "subbyte2_and3_dec_17/C" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0596287
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_17/A" 32.406
cap "subbyte2_and3_dec_18/gnd" "subbyte2_and3_dec_18/vdd_uq0" 1.41253
cap "subbyte2_and3_dec_17/C" "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0596287
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 2.14863
cap "subbyte2_and3_dec_16/A" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.218409
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/C" 0.441772
cap "subbyte2_and3_dec_15/B" "li_3670_5377#" 1.3319
cap "subbyte2_and3_dec_18/B" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0508195
cap "subbyte2_and3_dec_17/C" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0596287
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 2.73283
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/C" 0.441772
cap "subbyte2_and3_dec_17/A" "subbyte2_and3_dec_15/C" -6.38848
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/vdd" 11.2072
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 13.2099
cap "subbyte2_and3_dec_17/C" "subbyte2_and3_dec_18/vdd" 6.22206
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.258999
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.0718072
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_7/B" 0.00224906
cap "subbyte2_and3_dec_16/A" "subbyte2_and3_dec_18/B" 0.404111
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.117519
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/C" 0.410587
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.106555
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/vdd" 0.0588526
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_18/B" 0.682671
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/gnd" 20.774
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_4827#" 0.0540955
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/A" 2.8207
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.106555
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 35.1277
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_4827#" 0.0540955
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.905563
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.109116
cap "subbyte2_and3_dec_18/B" "subbyte2_and3_dec_15/C" 1.69919
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 1.02627
cap "li_3670_4827#" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "li_3670_5377#" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0570379
cap "decode_51" "subbyte2_and3_dec_18/vdd" 0.55684
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_18/gnd" 4.13165
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 1.82331
cap "subbyte2_and3_dec_16/A" "subbyte2_and3_dec_15/B" 5.81999
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_18/gnd" 4.39
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/B" 0.0219762
cap "li_3670_4827#" "subbyte2_and3_dec_18/vdd" 4.01956
cap "subbyte2_and3_dec_17/A" "subbyte2_and3_dec_18/gnd" 14.4146
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.00636959
cap "subbyte2_and3_dec_18/gnd" "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 2.50364
cap "subbyte2_and3_dec_16/A" "li_3670_5377#" 0.457939
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_15/B" 5.9383
cap "subbyte2_and3_dec_18/gnd" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 24.026
cap "subbyte2_and3_dec_18/B" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 1.03283
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_18/gnd" 1.35593
cap "subbyte2_and3_dec_18/A" "li_3670_5377#" 0.457939
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/gnd" 3.54781
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_15/C" 22.1663
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/B" 0.0120748
cap "li_3670_5377#" "subbyte2_and3_dec_15/C" 1.89411
cap "subbyte2_and3_dec_18/vdd_uq0" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.258472
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.137795
cap "subbyte2_and3_dec_18/B" "subbyte2_and3_dec_18/gnd" 2.80887
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.174476
cap "decode_47" "subbyte2_and3_dec_18/gnd" 0.491073
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/gnd" 15.2075
cap "subbyte2_and3_dec_16/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.0593694
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.434236
cap "decode_54" "subbyte2_and3_dec_18/gnd" 1.32087
cap "subbyte2_and3_dec_16/A" "subbyte2_and3_dec_11/A" 1.96275
cap "decode_55" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.144529
cap "decode_51" "decode_48" 0.376961
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/A" 0.017063
cap "decode_51" "subbyte2_and3_dec_18/vdd_uq0" 31.118
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 0.00567277
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_15/B" 2.41136
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 137.823
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_13/A" 0.0111652
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/B" 0.00764692
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/B" 0.0235472
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_17/C" 0.0362167
cap "decode_51" "decode_52" 1.49642
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_18/vdd" 6.48854
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.0336857
cap "decode_54" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.348888
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/A" 0.0548501
cap "decode_49" "decode_50" 1.49642
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "decode_49" 0.745304
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/A" 0.0548501
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "decode_50" 0.745304
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 137.823
cap "li_3670_4827#" "subbyte2_and3_dec_11/A" 0.0267088
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_18/gnd" 0.419044
cap "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_18/vdd" 0.680051
cap "decode_49" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.000118867
cap "decode_50" "subbyte2_and3_dec_18/vdd" 0.510712
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "decode_45" 0.0384032
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/C" 0.746061
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/vdd" 40.6986
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_18/B" 0.0216504
cap "li_3670_4827#" "subbyte2_and3_dec_16/A" 0.0267088
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_16/A" -0.0836635
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/vdd" 0.0886485
cap "subbyte2_and3_dec_18/gnd" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 1.32427
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "decode_55" 1.98235e-05
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.0030378
cap "decode_46" "subbyte2_and3_dec_18/gnd" 0.000633455
cap "subbyte2_and3_dec_18/gnd" "subbyte2_and3_dec_15/B" 5.8116
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_18/vdd_uq0" 0.000942838
cap "decode_49" "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" 0.074189
cap "decode_48" "subbyte2_and3_dec_18/vdd_uq0" 1.30006
cap "decode_51" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 0.000118867
cap "subbyte2_and3_dec_13/A" "subbyte2_and3_dec_15/C" 0.0407765
cap "subbyte2_and3_dec_13/A" "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" 0.00165577
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "decode_47" 0.0384032
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/C" 3.45716
cap "subbyte2_and3_dec_17/C" "subbyte2_and3_dec_15/C" 0.53268
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 1.38734
cap "subbyte2_and3_dec_18/gnd" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.0814258
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "decode_54" 0.172756
cap "subbyte2_and3_dec_18/vdd" "subbyte2_and3_dec_15/C" 165.037
cap "decode_48" "decode_52" 0.0316288
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/vdd" 6.14629
cap "subbyte2_and3_dec_18/vdd_uq0" "decode_52" 30.5885
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/B" 0.00764692
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/A" 0.00567277
cap "subbyte2_and3_dec_18/vdd_uq0" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00985292
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_18/vdd_uq0" 0.0129015
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.100555
cap "subbyte2_and3_dec_16/A" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.013125
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.0690279
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_11/A" 0.00580306
cap "decode_49" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.575206
cap "subbyte2_and3_dec_13/A" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_16/A" "subbyte2_and3_dec_15/B" 0.00683217
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/vdd" 0.227788
cap "decode_49" "subbyte2_and3_dec_18/gnd" 2.1149
cap "subbyte2_and3_dec_13/A" "subbyte2_and3_dec_18/gnd" 0.768433
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/gnd" 15.1388
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.617729
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/A" 0.00062442
cap "subbyte2_and3_dec_18/gnd" "subbyte2_and3_dec_18/vdd" 65.6282
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/vdd_uq0" 0.523273
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.00282649
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_11/B" 0.0111652
cap "decode_51" "decode_53" 0.559375
cap "decode_49" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 1.62178
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" -0.0864913
cap "subbyte2_and3_dec_13/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.0155446
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.81509
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/B" 0.148663
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_18/vdd_uq0" 0.0129015
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/vdd" 3.70729
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.00062442
cap "subbyte2_and3_dec_13/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.0308046
cap "li_3670_4827#" "subbyte2_and3_dec_15/B" 0.0567919
cap "subbyte2_and3_dec_17/C" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.00406273
cap "decode_49" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.610309
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 2.20243
cap "subbyte2_and3_dec_18/gnd" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.41329
cap "subbyte2_and3_dec_18/vdd" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 42.3571
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/A" 0.029552
cap "subbyte2_and3_dec_17/C" "subbyte2_and3_dec_11/A" 0.0363014
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_18/vdd" 0.315674
cap "subbyte2_and3_dec_13/A" "subbyte2_and3_dec_16/A" 0.000482395
cap "subbyte2_and3_dec_17/C" "subbyte2_and3_dec_16/A" 0.0363014
cap "subbyte2_and3_dec_18/vdd" "subbyte2_and3_dec_11/A" 2.86657
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_16/A" 0.0427046
cap "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_18/vdd" 0.0105587
cap "subbyte2_and3_dec_18/vdd" "subbyte2_and3_dec_16/A" 3.07348
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_10/A" 0.00282649
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/A" 0.00451929
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_15/C" 0.0407765
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_11/B" "li_3670_5377#" 0.0315288
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 1.32191e-06
cap "decode_51" "decode_50" -3.79154
cap "subbyte2_and3_dec_18/vdd_uq0" "decode_53" 2.96387
cap "decode_51" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 1.49713
cap "subbyte2_and3_dec_13/A" "li_3670_4827#" 0.0267088
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/A" 0.0233607
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "decode_49" 1.00854
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 28.9155
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/C" 0.0041035
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/B" 0.00548261
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_7/B" 0.0164202
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/A" 0.00165577
cap "decode_49" "decode_47" 0.996044
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "decode_47" 0.172756
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/vdd" 43.0037
cap "subbyte2_and3_dec_16/A" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "decode_53" "decode_52" -1.89577
cap "li_3670_4827#" "subbyte2_and3_dec_18/vdd" 0.0598611
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "decode_54" 0.0384032
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.00165577
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_18/gnd" 0.419044
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_18/gnd" 0.768433
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.0453213
cap "decode_51" "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" 0.659653
cap "li_3670_5377#" "subbyte2_and3_dec_15/C" 0.423788
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_18/vdd_uq0" 0.939155
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_7/B" 0.134184
cap "decode_48" "decode_50" 0.559375
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "decode_48" 0.409505
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.00629771
cap "subbyte2_and3_dec_13/A" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.00062442
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_18/vdd" 0.315674
cap "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_18/vdd_uq0" 0.0129015
cap "decode_50" "subbyte2_and3_dec_18/vdd_uq0" 30.6221
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.0324688
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/vdd_uq0" 18.233
cap "subbyte2_and3_dec_18/vdd" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 4.96359
cap "decode_50" "decode_52" 1.55542
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "decode_52" 0.610309
cap "decode_49" "decode_46" 0.376961
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/A" 0.00451929
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "decode_46" 1.98235e-05
cap "subbyte2_and3_dec_13/A" "subbyte2_and3_dec_15/B" 0.00580306
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/B" 0.191393
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_16/A" 0.000482395
cap "subbyte2_and3_dec_17/C" "subbyte2_and3_dec_15/B" 0.0771889
cap "decode_51" "subbyte2_and3_dec_18/gnd" 2.39739
cap "subbyte2_and3_dec_18/vdd" "subbyte2_and3_dec_15/B" 15.5805
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.017063
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/vdd_uq0" 2.65978
cap "subbyte2_and3_dec_18/vdd" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.587287
cap "subbyte2_and3_dec_18/vdd_uq0" "subbyte2_and3_dec_15/C" 7.32505
cap "decode_51" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.575206
cap "subbyte2_and3_dec_14/A" "li_3670_4827#" 0.0267088
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/A" 0.029552
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/A" 0.0251318
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "decode_50" 0.437553
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "decode_52" 1.62178
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 1.38734
cap "decode_51" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 1.1707
cap "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_18/vdd" 0.18982
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_18/B" 0.0215999
cap "subbyte2_and3_dec_9/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.0140074
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/A" -0.0864913
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "decode_49" 1.1707
cap "li_3670_5377#" "subbyte2_and3_dec_11/A" 0.0316025
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_18/gnd" 0.0151007
cap "decode_49" "decode_45" 0.0433154
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/C" 4.0768e-05
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/B" 0.0189381
cap "subbyte2_and3_dec_13/A" "subbyte2_and3_dec_17/C" 0.0363014
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/C" 0.384532
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/vdd" 42.9884
cap "li_3670_5377#" "subbyte2_and3_dec_16/A" 0.0316025
cap "subbyte2_and3_dec_13/A" "subbyte2_and3_dec_18/vdd" 2.8947
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_11/A" 0.0164586
cap "decode_49" "subbyte2_and3_dec_18/vdd" 0.510712
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/vdd_uq0" 0.0213801
cap "decode_48" "subbyte2_and3_dec_18/gnd" 0.886063
cap "subbyte2_and3_dec_17/C" "subbyte2_and3_dec_18/vdd" 3.17097
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_10/A" 0.0251318
cap "subbyte2_and3_dec_18/gnd" "subbyte2_and3_dec_18/vdd_uq0" 19.2443
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/C" 0.384259
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_16/A" 0.0164586
cap "decode_51" "decode_55" 0.0316288
cap "decode_56" "subbyte2_and3_dec_18/vdd_uq0" 0.178462
cap "subbyte2_and3_dec_18/gnd" "decode_52" 2.11913
cap "subbyte2_and3_dec_18/gnd" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.419044
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_18/gnd" 0.230457
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "decode_51" 0.745304
cap "decode_51" "decode_47" 0.0433154
cap "decode_56" "decode_52" 0.0433154
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/vdd_uq0" 1.16449
cap "subbyte2_and3_dec_18/B" "subbyte2_and3_dec_15/C" 0.227448
cap "decode_48" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 1.98235e-05
cap "decode_51" "decode_54" 0.414975
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/A" 0.0193438
cap "subbyte2_and3_dec_18/vdd" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 1.11817
cap "subbyte2_and3_dec_18/vdd_uq0" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 19.4028
cap "decode_50" "decode_53" 0.376961
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "decode_52" 0.074189
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "decode_53" 1.98235e-05
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_18/vdd" 0.0140201
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_15/B" 0.00580306
cap "decode_52" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.745304
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_18/vdd_uq0" 0.00985292
cap "subbyte2_and3_dec_18/vdd_uq0" "subbyte2_and3_dec_11/A" 0.273253
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/gnd" 0.433404
cap "subbyte2_and3_dec_18/vdd_uq0" "subbyte2_and3_dec_16/A" 0.273253
cap "subbyte2_and3_dec_18/vdd_uq0" "decode_55" 0.502184
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_18/gnd" 0.230457
cap "decode_51" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.437553
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "decode_48" 0.144529
cap "decode_55" "decode_52" 0.376961
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/vdd_uq0" 19.6433
cap "decode_47" "subbyte2_and3_dec_18/vdd_uq0" 0.736248
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/B" 0.0264064
cap "decode_54" "subbyte2_and3_dec_18/vdd_uq0" 2.10615
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "decode_52" 1.1707
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "decode_50" 1.1707
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_17/C" 0.0363014
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/A" 0.0548501
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_13/A" 1.96226
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_18/vdd" 0.315674
cap "decode_54" "decode_52" 0.996044
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" 0.104651
cap "li_3670_5377#" "subbyte2_and3_dec_15/B" 0.0671975
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_16/A" 0.00062442
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_18/vdd" 2.86657
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_15/B" 0.0349964
cap "subbyte2_and3_dec_18/B" "subbyte2_and3_dec_11/A" 0.0216504
cap "subbyte2_and3_dec_18/gnd" "decode_53" 1.85997
cap "subbyte2_and3_dec_18/B" "subbyte2_and3_dec_16/A" 0.0216504
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_15/C" 0.857784
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" 0.00856502
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_18/vdd_uq0" 0.00985292
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_10/A" 0.00451929
cap "decode_50" "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" 0.575206
cap "subbyte2_and3_dec_18/vdd_uq0" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 1.64392
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/C" 0.0169255
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/C" 3.05684
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_18/vdd" 0.212886
cap "decode_51" "decode_49" 1.55542
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "decode_52" 1.25956
cap "decode_51" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 2.03128
cap "decode_53" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.409505
cap "decode_46" "subbyte2_and3_dec_18/vdd_uq0" 0.000933588
cap "decode_51" "subbyte2_and3_dec_18/vdd" 0.510712
cap "subbyte2_and3_dec_13/A" "li_3670_5377#" 0.0316025
cap "subbyte2_and3_dec_18/vdd_uq0" "subbyte2_and3_dec_15/B" 2.1448
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/A" 1.32191e-06
cap "li_3670_5377#" "subbyte2_and3_dec_18/vdd" 0.105518
cap "subbyte2_and3_dec_13/A" "subbyte2_and3_dec_7/B" 0.0164586
cap "subbyte2_and3_dec_9/A" "subbyte2_and3_dec_18/vdd" 0.150231
cap "subbyte2_and3_dec_18/vdd" "subbyte2_and3_dec_7/B" 0.000999819
cap "subbyte2_and3_dec_18/vdd_uq0" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.0933359
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/C" 0.544915
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_18/gnd" 2.36247
cap "decode_50" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.074189
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_18/gnd" 0.230457
cap "decode_51" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.074189
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "decode_52" 0.000118867
cap "decode_50" "subbyte2_and3_dec_18/gnd" 2.27715
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/gnd" 13.7601
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "decode_53" 0.237572
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.135489
cap "decode_49" "decode_48" -1.89577
cap "decode_50" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 0.659653
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" 14.4577
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "decode_48" 0.237572
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_18/vdd" 0.0350803
cap "decode_49" "subbyte2_and3_dec_18/vdd_uq0" 30.3522
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/C" 0.0448861
cap "subbyte2_and3_dec_13/A" "subbyte2_and3_dec_18/vdd_uq0" 0.273253
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/B" 0.00548261
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/vdd_uq0" 19.54
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_11/A" 0.0111652
cap "decode_50" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 1.49713
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 1.23546
cap "subbyte2_and3_dec_18/vdd" "subbyte2_and3_dec_18/vdd_uq0" 98.9425
cap "subbyte2_and3_dec_18/gnd" "subbyte2_and3_dec_15/C" 12.3457
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/gnd" 2.13926
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "decode_52" 1.00854
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_16/A" 0.0116476
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/A" 1.32191e-06
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_17/A" 0.00282649
cap "decode_49" "decode_52" 0.829951
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/A" 0.0324688
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_18/vdd" 0.680051
cap "subbyte2_and3_dec_18/vdd" "decode_52" 0.510712
cap "subbyte2_and3_dec_18/B" "subbyte2_and3_dec_15/B" 0.0460361
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_16/A" 0.044812
cap "subbyte2_and3_dec_18/vdd" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.315674
cap "subbyte2_and3_dec_17/A" "subbyte2_and3_dec_18/vdd" 0.0392887
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/C" 0.491666
cap "subbyte2_and3_dec_18/vdd_uq0" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.484332
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 3.95776
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/B" 0.0889401
cap "subbyte2_and3_dec_11/B" "li_3670_4827#" 0.0266465
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 14.4577
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "decode_52" 0.575206
cap "subbyte2_and3_dec_14/A" "li_3670_5377#" 0.0316025
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 2.20243
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "decode_50" 2.03128
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_11/A" 0.0407765
cap "decode_49" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 1.25956
cap "decode_47" "decode_50" 0.414975
cap "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/gnd" 0.0172212
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "decode_47" 0.348888
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/A" 0.013125
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" 0.617729
cap "subbyte2_and3_dec_15/C" "subbyte2_and3_dec_16/A" 0.0407765
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/A" 0.00629771
cap "decode_54" "decode_50" 0.0433154
cap "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/vdd" 2.73195
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_7/B" 0.0164586
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_16/A" 0.0155446
cap "decode_56" "subbyte2_and3_dec_18/gnd" 0.133645
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/B" 0.0226626
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_18/gnd" 0.975022
cap "subbyte2_and3_dec_13/A" "subbyte2_and3_dec_18/B" 0.0216504
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_18/vdd" 0.680051
cap "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/C" "subbyte2_and3_dec_18/vdd" 0.0576611
cap "subbyte2_and3_dec_18/B" "subbyte2_and3_dec_18/vdd" 0.172625
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" 0.81509
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/C" 3.98742
cap "li_3670_4827#" "subbyte2_and3_dec_15/C" 0.31931
cap "subbyte2_and3_dec_18/gnd" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 14.9592
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.00787108
cap "decode_56" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.0384032
cap "subbyte2_and3_dec_18/gnd" "subbyte2_and3_dec_11/A" 0.768433
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_18/gnd" 0.419044
cap "decode_50" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.000118867
cap "subbyte2_and3_dec_18/gnd" "subbyte2_and3_dec_16/A" 0.768433
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_18/vdd_uq0" 0.00985292
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_18/vdd_uq0" 0.273253
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_15/B" 0.0295441
cap "decode_49" "decode_53" 0.0316288
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "decode_53" 0.144529
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/A" 1.29707e-06
cap "decode_46" "decode_50" 0.0316288
cap "subbyte2_and3_dec_18/gnd" "decode_55" 0.369362
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "decode_46" 0.144529
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/B" 0.1907
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.0017389
cap "subbyte2_and3_dec_11/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" -0.0864913
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_16/A" 0.00165577
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_12/A" 0.0348126
cap "subbyte2_and3_dec_12/A" "subbyte2_and3_dec_14/B" 0.131254
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_14/C" 0.218411
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_13/A" 0.413277
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_13/A" 0.0302085
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_13/A" 0.487977
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/B" 0.0288998
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_11/A" 0.0589681
cap "subbyte2_and3_dec_14/C" "subbyte2_and3_dec_12/A" 0.340113
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_14/B" 0.527236
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_14/B" 0.0369418
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_14/A" 0.093707
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_11/B" 0.0288998
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_14/B" 0.398163
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_11/A" 0.0204712
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0254182
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_13/A" 0.0302085
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_11/A" 0.0700083
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_12/A" 0.223907
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_13/A" 0.0302085
cap "subbyte2_and3_dec_13/A" "subbyte2_and3_dec_14/B" 0.131254
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.405613
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_12/A" 0.0348126
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_11/A" 0.124836
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_14/B" 0.0369418
cap "subbyte2_and3_dec_14/C" "subbyte2_and3_dec_11/B" 0.486617
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_11/A" 0.0699555
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0963638
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_14/B" 0.0369418
cap "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_12/A" 0.994452
cap "subbyte2_and3_dec_12/A" "subbyte2_and3_dec_11/A" 0.166893
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_12/A" 0.223907
cap "subbyte2_and3_dec_14/C" "subbyte2_and3_dec_13/A" 0.276807
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_11/B" 0.346705
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0288998
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0254182
cap "subbyte2_and3_dec_14/C" "subbyte2_and3_dec_14/B" 0.407937
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_11/A" 0.289142
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_11/A" 0.0204712
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_13/A" 0.143702
cap "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_11/B" 1.60229
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_11/A" 0.370448
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_13/A" 0.0302085
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_11/B" 0.346705
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_12/A" 0.0348126
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_14/B" 0.289173
cap "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_13/A" 0.670823
cap "subbyte2_and3_dec_13/A" "subbyte2_and3_dec_11/A" 0.146992
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_14/B" 0.0369418
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/A" 0.0204712
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_13/A" 0.160842
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_11/A" 0.0204712
cap "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_14/B" 1.36505
cap "subbyte2_and3_dec_14/B" "subbyte2_and3_dec_11/A" 0.131254
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_14/B" 0.289173
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/B" 0.0288998
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0254182
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_13/A" 0.0302085
cap "subbyte2_and3_dec_14/C" "subbyte2_and3_dec_11/A" 0.165282
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_15/vdd_uq1" 0.0104813
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_14/B" 0.0369418
cap "subbyte2_and3_dec_12/A" "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0348126
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_11/A" 0.0700083
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.00726234
cap "subbyte2_and3_dec_15/vdd_uq1" "subbyte2_and3_dec_12/A" 0.113726
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/A" 0.0204712
cap "subbyte2_and3_dec_12/A" "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.00994645
cap "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_11/A" 0.198607
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0408504
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_11/A" 0.0594094
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0979322
cap "subbyte2_and3_dec_15/vdd_uq1" "subbyte2_and3_dec_11/B" 0.145127
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0254182
cap "subbyte2_and3_dec_13/A" "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0302085
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_12/A" 0.178043
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.108658
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0102434
cap "subbyte2_and3_dec_15/vdd_uq1" "subbyte2_and3_dec_13/A" 0.0469393
cap "subbyte2_and3_dec_12/A" "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0348126
cap "subbyte2_and3_dec_14/B" "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.039202
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/A" 0.0204712
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_12/A" 0.200771
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_7/B" 0.0861978
cap "subbyte2_and3_dec_15/vdd_uq1" "subbyte2_and3_dec_14/B" 0.181573
cap "subbyte2_and3_dec_13/A" "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.008631
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_12/A" 0.183392
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_11/B" 0.270375
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_12/A" 0.120072
cap "subbyte2_and3_dec_14/B" "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0112006
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0288998
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_11/B" 0.346705
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_13/A" 0.134905
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.352296
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0254182
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_11/B" 0.426755
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_13/A" 0.0302085
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_11/B" 0.127051
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_13/A" 0.140468
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_14/B" 0.224381
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_12/A" 0.471711
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_12/A" 0.0348126
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_12/A" 0.553737
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_13/A" 0.158775
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_14/B" 0.0369418
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_11/A" 0.0204712
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_14/A" 0.0254182
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_14/B" 0.289173
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_13/A" 0.102938
cap "subbyte2_and3_dec_15/vdd_uq1" "subbyte2_and3_dec_11/A" 2.37003e-05
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0254182
cap "subbyte2_and3_dec_12/A" "subbyte2_and3_dec_13/A" 0.196095
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_14/B" 0.131254
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_12/A" 0.0348126
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_14/B" 0.137055
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0288998
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_11/B" 0.579511
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/A" 0.0058489
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.379269
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "li_3670_5377#" 0.897053
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0718072
cap "li_3670_4827#" "subbyte2_and3_dec_11/B" 1.40361
cap "subbyte2_and3_dec_11/A" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" -0.142028
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_14/C" 0.441772
cap "decode_53" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.55684
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 19.118
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_3/B" 1.74666
cap "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.0718072
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_12/A" 0.0151623
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/B" 1.69742
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/B" 0.00923319
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_7/B" 0.0472302
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_7/B" 0.0446226
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/B" 0.074549
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 4.62905
cap "subbyte2_and3_dec_14/B" "subbyte2_and3_dec_14/A" 0.4525
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/B" 0.708272
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 115.805
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0640216
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/A" 0.0389271
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.282079
cap "subbyte2_and3_dec_14/B" "subbyte2_and3_dec_11/B" 0.759544
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.536337
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 7.05008
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0640216
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_5617#" 0.0596287
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.47488
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/A" 0.00636959
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.109116
cap "li_3670_5377#" "subbyte2_and3_dec_13/A" 0.457939
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_11/B" 0.0120748
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_4827#" 0.0540955
cap "subbyte2_and3_dec_11/A" "subbyte2_and3_dec_13/A" 0.823628
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_14/C" 0.0374124
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.707859
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.174476
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.109116
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/B" 0.00244686
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "li_3670_5617#" 1.33597
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 65.1277
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 21.2049
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/A" 0.188728
cap "subbyte2_and3_dec_3/B" "subbyte2_and3_dec_13/A" 0.404111
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "decode_55" 0.123232
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.0410102
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.379269
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.101098
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_7/B" 0.0472302
cap "li_3670_5617#" "subbyte2_and3_dec_7/B" 0.429219
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_7/B" 19.1183
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/C" 0.0657203
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" 0.143408
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/C" 0.410587
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 0.0151623
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_12/A" 1.29194
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_14/C" 0.441772
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" 0.101098
cap "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.0673407
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "li_3670_5377#" 1.23645
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_11/B" 0.454664
cap "li_3670_5617#" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 1.33597
cap "li_3670_5377#" "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0570379
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 59.5084
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_5377#" 0.0570379
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5617#" 0.0170368
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.328365
cap "subbyte2_and3_dec_11/A" "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" 2.79386
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/A" 2.57285
cap "subbyte2_and3_dec_11/A" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.00636959
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.137795
cap "decode_54" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.123232
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/C" 15.2185
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_13/A" 14.2896
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.00636959
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/A" 0.0979802
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/A" 0.023632
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/B" 0.980857
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/B" 0.00244686
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_3/B" 0.0508195
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/B" 0.0219762
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_3/B" 0.0508195
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/B" 0.222634
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/A" 1.48201
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_14/C" 6.94365
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_11/B" 0.0120748
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_4827#" 0.0540955
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 1.96001
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 3.04765
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/C" 13.8766
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_14/C" 0.116029
cap "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 1.46999
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0246286
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/B" 5.27161
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 6.88816
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "li_3670_4827#" 1.10924
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.101098
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/A" 0.303648
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5377#" 0.0570379
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_5617#" 0.0596287
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_7/B" 0.77005
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.47488
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 23.8711
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 5.19815
cap "li_3670_5377#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 4.78139
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 4.08155
cap "li_3670_5377#" "subbyte2_and3_dec_12/A" 0.457939
cap "subbyte2_and3_dec_11/A" "li_3670_5617#" 0.480696
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.692419
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_11/B" 7.52556
cap "subbyte2_and3_dec_11/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 16.3868
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 1.82331
cap "li_3670_4827#" "subbyte2_and3_dec_7/B" 0.391087
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0155922
cap "subbyte2_and3_dec_11/A" "subbyte2_and3_dec_12/A" 32.4042
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 2.14863
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" 2.24977
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.0284032
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.106555
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.282079
cap "subbyte2_and3_dec_14/B" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.36274
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/B" 5.15514
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_3/B" 0.0508195
cap "li_3670_4827#" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 1.10924
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.109116
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_4827#" 0.0154559
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/B" 0.0482013
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_3/B" 3.3343
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.282079
cap "subbyte2_and3_dec_3/B" "subbyte2_and3_dec_12/A" 0.404111
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/C" 0.310491
cap "subbyte2_and3_dec_14/B" "subbyte2_and3_dec_7/B" 0.151748
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5617#" 0.0596287
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 1.04961
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_14/C" 0.441772
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.143408
cap "subbyte2_and3_dec_11/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.023632
cap "li_3670_5377#" "subbyte2_and3_dec_14/C" 1.8953
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 2.28902
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_7/B" 0.0472302
cap "subbyte2_and3_dec_11/A" "subbyte2_and3_dec_14/C" -1.91032
cap "subbyte2_and3_dec_14/B" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.861277
cap "decode_56" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.123232
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/A" 2.90804
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.0174018
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 5.10371
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0155922
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 0.023632
cap "li_3670_5617#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 1.97323
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 86.6549
cap "subbyte2_and3_dec_3/B" "subbyte2_and3_dec_14/C" 1.56438
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_12/A" 14.3346
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.106555
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 2.45931
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/B" 0.152684
cap "subbyte2_and3_dec_14/A" "li_3670_5377#" 0.457939
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.124476
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 0.258472
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.990115
cap "subbyte2_and3_dec_11/A" "subbyte2_and3_dec_14/A" 0.805559
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 29.4404
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_11/B" 0.0120748
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_4827#" 0.0540955
cap "li_3670_5377#" "subbyte2_and3_dec_11/B" 1.48529
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_14/C" 0.41884
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "decode_55" 0.55684
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/A" 1.32879
cap "subbyte2_and3_dec_11/A" "subbyte2_and3_dec_11/B" 1.73454
cap "subbyte2_and3_dec_11/A" "li_3670_4827#" 0.432358
cap "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" 0.282079
cap "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.0640216
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_7/B" 0.114492
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_3/B" 0.404111
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 4.34725
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.137795
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.124476
cap "subbyte2_and3_dec_11/A" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 0.0979802
cap "subbyte2_and3_dec_3/B" "subbyte2_and3_dec_11/B" 1.31327
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0718072
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_14/C" 197.511
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 0.258472
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/C" 0.139797
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.538613
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.0846262
cap "subbyte2_and3_dec_11/A" "subbyte2_and3_dec_14/B" 0.17394
cap "decode_54" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.55684
cap "li_3670_5617#" "subbyte2_and3_dec_13/A" 0.480696
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/B" 0.0120748
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_13/A" 15.4462
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/C" 10.7404
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_4827#" 0.0540955
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_5377#" 0.0570379
cap "subbyte2_and3_dec_13/A" "subbyte2_and3_dec_12/A" 0.879098
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_7/B" 0.0472302
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 14.3893
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 1.19959
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.175757
cap "subbyte2_and3_dec_11/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.0389271
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.0389271
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_11/B" 50.9401
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/B" 4.86941
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 1.35593
cap "li_3670_4827#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 1.84633
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_3/B" 0.0508195
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.364905
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/B" 0.0717308
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/A" 1.67272
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/A" 0.303648
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 35.1277
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/B" 1.7807
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.124476
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "li_3670_4827#" 0.802298
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0640216
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 1.78102
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" 0.106555
cap "subbyte2_and3_dec_14/C" "subbyte2_and3_dec_13/A" -6.3724
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00518006
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "li_3670_5617#" 1.33597
cap "li_3670_5617#" "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0596287
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 62.8935
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 1.04961
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.0588526
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_5617#" 0.0596287
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.47488
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/A" 2.96532
cap "subbyte2_and3_dec_11/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 0.0151623
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/B" 3.06327
cap "subbyte2_and3_dec_14/B" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 3.61015
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_7/B" 0.0112593
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 0.826635
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.109116
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 4.13165
cap "subbyte2_and3_dec_14/B" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.217077
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.258999
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_13/A" 32.406
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0718072
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_5377#" 0.0570379
cap "subbyte2_and3_dec_13/A" "subbyte2_and3_dec_11/B" 7.95799
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.137795
cap "li_3670_4827#" "subbyte2_and3_dec_13/A" 0.432358
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 17.5639
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 3.06797
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/C" 15.2761
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_14/C" 0.41884
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.269597
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_14/C" 0.441772
cap "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 1.25746
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.137795
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.175757
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0155922
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/A" 0.00636959
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "li_3670_5377#" 1.23645
cap "decode_56" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.55684
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 1.54953
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_3/B" 0.0508195
cap "subbyte2_and3_dec_11/A" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 2.78278
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5617#" 0.0596287
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/B" 0.0527318
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 1.04961
cap "decode_53" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.123232
cap "li_3670_5617#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 5.48554
cap "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.111771
cap "subbyte2_and3_dec_14/B" "subbyte2_and3_dec_13/A" 0.322781
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 1.45933
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.106555
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_7/B" 0.0472302
cap "li_3670_5617#" "subbyte2_and3_dec_12/A" 0.480696
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_12/A" 16.0439
cap "li_3670_5377#" "subbyte2_and3_dec_7/B" 0.411421
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" 0.0536857
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_and3_dec_11/A" "subbyte2_and3_dec_7/B" -62.4297
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/B" 0.980857
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 0.173916
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/B" 6.31279
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/B" 0.0120748
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" 0.0155922
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "li_3670_4827#" 1.10924
cap "li_3670_5377#" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 1.23645
cap "li_3670_4827#" "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_4827#" 0.0540955
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5377#" 0.0162966
cap "subbyte2_and3_dec_11/A" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 2.52418
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.405232
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.258999
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 3.54781
cap "subbyte2_and3_dec_3/B" "subbyte2_and3_dec_7/B" 0.37211
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 4.52477
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 11.2072
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_14/C" 0.41884
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/A" 0.0389271
cap "li_3670_5617#" "subbyte2_and3_dec_14/C" 1.98268
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_14/C" 80.5373
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_7/B" 0.0472302
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/B" 0.980857
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.101098
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_3/B" 0.0145199
cap "subbyte2_and3_dec_14/C" "subbyte2_and3_dec_12/A" -6.20873
cap "subbyte2_and3_dec_14/B" "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" 2.43949
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 24.026
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_13/A" 0.0151623
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.124476
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 113.889
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_7/B" 17.5841
cap "subbyte2_and3_dec_14/A" "li_3670_5617#" 0.480696
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 15.2681
cap "subbyte2_and3_dec_11/A" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 0.119996
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_12/A" 0.860343
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/B" 0.0120748
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_4827#" 0.0540955
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_5377#" 0.0570379
cap "li_3670_5617#" "subbyte2_and3_dec_11/B" 1.55781
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/C" 0.592925
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_11/B" 58.8062
cap "li_3670_4827#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 4.01185
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 24.2822
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/B" 3.91343
cap "subbyte2_and3_dec_12/A" "subbyte2_and3_dec_11/B" 5.94088
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/A" 0.218409
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 3.12134
cap "li_3670_4827#" "subbyte2_and3_dec_12/A" 0.432358
cap "subbyte2_and3_dec_11/A" "li_3670_5377#" 0.457939
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.528537
cap "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" 0.258999
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.117519
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0246286
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" 0.0246286
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 2.73283
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 3.48324
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.258999
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_3/B" 0.0508195
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/A" 0.218409
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 0.258472
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/A" 2.8207
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.119996
cap "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.414067
cap "subbyte2_and3_dec_11/A" "subbyte2_and3_dec_3/B" 0.404111
cap "subbyte2_and3_dec_14/B" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 2.84312
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_14/C" -6.44975
cap "subbyte2_and3_dec_14/B" "subbyte2_and3_dec_12/A" 0.17394
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/B" 0.32399
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5377#" 0.0570379
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_5617#" 0.0596287
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.47488
cap "subbyte2_and3_dec_14/C" "subbyte2_and3_dec_11/B" 30.9502
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_13/A" 0.94416
cap "li_3670_4827#" "subbyte2_and3_dec_14/C" 1.73137
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 2.50364
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" 2.14463
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 2.42138
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.584703
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/A" 0.023632
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/A" 0.121872
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0246286
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 4.39
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/C" 0.161331
cap "li_3670_5377#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 1.9346
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_3/B" 0.0508195
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 4.36667
cap "subbyte2_and3_dec_11/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 14.957
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_11/B" 5.99818
cap "subbyte2_and3_dec_14/A" "li_3670_4827#" 0.432358
cap "subbyte2_and3_dec_14/B" "subbyte2_and3_dec_14/C" 1.20487
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 5.2126
cap "decode_52" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 2.53972
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 1.15446
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 0.0453213
cap "li_3670_4827#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.0598611
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 137.823
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_14/B" "subbyte2_and3_dec_7/B" 0.0027081
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "decode_56" 0.074189
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.130239
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/A" 0.0155446
cap "decode_50" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.369295
cap "subbyte2_and3_dec_11/B" "li_3670_4827#" 0.0799395
cap "decode_58" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.348888
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/A" 0.0427046
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.419044
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_7/B" 0.0164586
cap "subbyte2_and3_dec_14/C" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.0448861
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_6/A" 0.0251318
cap "li_3670_4827#" "subbyte2_and3_dec_9/A" 0.0267088
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.00406273
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/A" 1.32191e-06
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.00062442
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "decode_55" 0.745304
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 14.1794
cap "decode_55" "decode_56" 1.49642
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 18.7495
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/A" 0.0548501
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.419044
cap "decode_55" "decode_57" 0.559375
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.227788
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.768433
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_12/A" 0.273253
cap "decode_53" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.510712
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/A" 0.0251318
cap "decode_55" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 0.000118867
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "decode_51" 0.0384032
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "decode_59" 1.98235e-05
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/A" 0.013125
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.315674
cap "decode_56" "decode_59" 0.376961
cap "subbyte2_and3_dec_14/C" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 0.491666
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/C" 3.98746
cap "decode_53" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.575206
cap "decode_52" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.144529
cap "decode_52" "decode_56" 0.0316288
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.00629771
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 3.70729
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_6/A" 0.017063
cap "subbyte2_and3_dec_3/A" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 1.32191e-06
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 43.0037
cap "decode_55" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 1.1707
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_14/B" 0.00580306
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 0.00764692
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/B" 0.0264064
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" -0.0864913
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.191393
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_14/C" 7.43792
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_12/A" 0.0166837
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0129015
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/A" -0.0864913
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/A" 0.00165577
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 2.20243
cap "decode_59" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.144529
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/C" 0.384259
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "decode_56" 0.610309
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "decode_57" 1.98235e-05
cap "li_3670_5617#" "subbyte2_and3_dec_7/B" 0.016856
cap "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.0140201
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 100.77
cap "decode_52" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 1.98235e-05
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/A" -0.0836635
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 1.38734
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.419044
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 0.469365
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 2.73195
cap "decode_58" "decode_54" 0.0433154
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.00406273
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 2.81746
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/A" 0.00062442
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 1.32191e-06
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "decode_56" 0.000118867
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "decode_50" 0.144529
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 0.00548261
cap "subbyte2_and3_dec_7/A" "li_3670_5377#" 0.0316025
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_9/A" 0.273253
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/A" 0.00062442
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_14/C" 0.923268
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.680051
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/A" 0.00451929
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "decode_54" 2.32469
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 1.23546
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/C" 3.83763
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_7/B" 4.46202
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/A" 0.0593694
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "decode_54" 0.659653
cap "decode_53" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 0.074189
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" -0.0864913
cap "decode_53" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 1.1707
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_3/B" 0.0216504
cap "decode_58" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.539975
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 42.9884
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/C" 0.434236
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_7/B" 0.054471
cap "li_3670_5617#" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.00406273
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.0814258
cap "decode_56" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.510712
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_12/A" 0.000482395
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_9/A" 0.0164586
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.148663
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.0363477
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 4.96359
cap "subbyte2_and3_dec_10/A" "li_3670_5617#" 0.0363014
cap "decode_55" "decode_54" -3.79154
cap "subbyte2_and3_dec_11/A" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.00282649
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/A" 0.0233607
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 0.503137
cap "decode_53" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 30.3115
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 0.0133537
cap "li_3670_5377#" "subbyte2_and3_dec_12/A" 0.0316025
cap "li_3670_4827#" "subbyte2_and3_dec_7/B" 0.0124018
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/C" 3.79884
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.315674
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 0.00985292
cap "decode_51" "decode_54" 0.414975
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 1.8591
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/A" 0.013125
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_14/C" 0.0407765
cap "decode_52" "decode_54" 0.559375
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 1.63489
cap "decode_58" "decode_55" 0.414975
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.0193438
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.0906039
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 40.7572
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.315674
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 19.556
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.100555
cap "subbyte2_and3_dec_3/B" "subbyte2_and3_dec_12/A" 0.0216504
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 2.86657
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.230457
cap "decode_55" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 2.34985
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/A" 0.0308046
cap "li_3670_5377#" "subbyte2_and3_dec_14/C" 0.4246
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/C" 4.0768e-05
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.00165577
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.768433
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_11/B" 0.0111652
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "decode_59" 0.000700664
cap "decode_51" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 1.27196
cap "decode_56" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.575206
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.0453213
cap "decode_49" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.133645
cap "li_3670_5377#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.105518
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "decode_55" 0.575206
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "decode_54" 1.1707
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_9/A" 1.96226
cap "decode_53" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 1.00854
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 0.808399
cap "decode_53" "decode_56" 0.829951
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/A" 1.29707e-06
cap "decode_53" "decode_57" 0.0316288
cap "decode_52" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 1.79119
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.0140074
cap "subbyte2_and3_dec_11/B" "li_3670_5377#" 0.0945864
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/B" 0.0235472
cap "decode_53" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 1.25956
cap "subbyte2_and3_dec_10/A" "li_3670_4827#" 0.0267088
cap "subbyte2_and3_dec_3/B" "subbyte2_and3_dec_14/C" 0.227899
cap "subbyte2_and3_dec_14/B" "subbyte2_and3_dec_7/A" 0.00580306
cap "li_3670_5377#" "subbyte2_and3_dec_9/A" 0.0316025
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 0.0129015
cap "decode_56" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 1.62178
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 28.9155
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 0.81509
cap "decode_53" "decode_50" 0.376961
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "decode_56" 1.00854
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_3/B" 0.0138433
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "decode_57" 0.144529
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.315674
cap "decode_55" "decode_51" 0.0433154
cap "decode_55" "decode_59" 0.0316288
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 14.5708
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 0.617729
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_3/B" 0.0647998
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_7/B" 0.562358
cap "decode_53" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.610309
cap "decode_52" "decode_55" 0.376961
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_12/A" 0.768433
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 14.4577
cap "subbyte2_and3_dec_3/B" "subbyte2_and3_dec_9/A" 0.0216504
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "decode_50" 1.98235e-05
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 19.6272
cap "decode_57" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 1.72421
cap "decode_56" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 30.6292
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.617729
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "decode_54" 0.510712
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "decode_56" 1.25956
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 1.35879
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 14.4577
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/A" 0.00165577
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/B" 0.0189381
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "decode_54" 0.074189
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 2.20243
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/C" 0.0336857
cap "decode_50" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 0.501769
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_6/A" 0.00282649
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "subbyte2_and3_dec_14/B" "subbyte2_and3_dec_12/A" 0.00580306
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00985292
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "decode_55" 1.49713
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.0548501
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_14/C" 12.5068
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/A" 0.0324688
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.587287
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.230457
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "decode_51" 0.348888
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 18.9036
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/B" 0.0889401
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_12/A" 1.96275
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "decode_49" 0.0384032
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.0017389
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 0.00985292
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 68.4312
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 1.38734
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/C" 0.544915
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/A" 0.00451929
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "decode_52" 0.409505
cap "subbyte2_and3_dec_7/A" "li_3670_5617#" 0.0363014
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.40437
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 0.273253
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "decode_56" 1.1707
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/A" 0.00062442
cap "decode_57" "decode_56" -1.89577
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "decode_57" 0.237572
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 7.0874
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 6.14629
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_9/A" 0.768433
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.210482
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 0.0162119
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_14/C" 0.0407765
cap "subbyte2_and3_dec_14/B" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.189678
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/B" 0.135489
cap "decode_53" "decode_54" 1.49642
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/A" 0.0155446
cap "decode_55" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.510712
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_6/A" 0.18982
cap "subbyte2_and3_dec_3/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.0105587
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_14/B" 0.0174092
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.680051
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_7/B" 0.0164586
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 2.86657
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 137.823
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/A" 0.044812
cap "subbyte2_and3_dec_14/B" "subbyte2_and3_dec_9/A" 0.00580306
cap "decode_56" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.745304
cap "decode_57" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.409505
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "decode_54" 0.575206
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.00406273
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_7/A" 0.0111652
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.029552
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "decode_54" 0.745304
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 0.00985292
cap "decode_53" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" 0.000118867
cap "li_3670_5617#" "subbyte2_and3_dec_12/A" 0.0363014
cap "li_3670_5377#" "subbyte2_and3_dec_7/B" 0.0146741
cap "subbyte2_and3_dec_13/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.0485426
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.0261411
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/A" 0.017063
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" 0.00567277
cap "decode_53" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 2.07421
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/C" 3.95776
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.419044
cap "decode_58" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.0384032
cap "subbyte2_and3_dec_7/A" "li_3670_4827#" 0.0267088
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" "decode_54" 30.6696
cap "subbyte2_and3_dec_14/C" "subbyte2_and3_dec_12/A" 0.0407765
cap "decode_53" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" 1.62178
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "decode_54" 0.000118867
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 1.25518
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 42.3571
cap "subbyte2_and3_dec_3/B" "subbyte2_and3_dec_7/B" 0.010053
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.0324688
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 15.1549
cap "li_3670_5617#" "subbyte2_and3_dec_14/C" 0.533665
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_12/A" 3.08422
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/C" 0.0169255
cap "decode_58" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 1.03781
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/B" 0.1907
cap "decode_55" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.074189
cap "decode_56" "decode_60" 0.0433154
cap "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 0.0933359
cap "li_3670_5617#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.150524
cap "decode_53" "decode_55" 1.55542
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/A" 0.0548501
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.81509
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.00165577
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_12/A" 0.0126124
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.0886485
cap "subbyte2_and3_dec_12/A" "subbyte2_and3_dec_9/A" 0.000482395
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 21.6258
cap "subbyte2_and3_dec_11/B" "li_3670_5617#" 0.10865
cap "decode_53" "decode_51" 0.996044
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/B" 0.0226626
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.603214
cap "subbyte2_and3_dec_10/A" "li_3670_5377#" 0.0316025
cap "decode_53" "decode_49" 0.0433154
cap "subbyte2_and3_dec_11/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.212886
cap "li_3670_5617#" "subbyte2_and3_dec_9/A" 0.0363014
cap "decode_53" "decode_52" -1.89577
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_6/A" 0.00451929
cap "decode_55" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 0.659653
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 2.18938
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "decode_55" 2.03128
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "decode_54" 2.03128
cap "decode_57" "decode_54" 0.376961
cap "decode_56" "decode_54" 1.55542
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_14/C" 168.285
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 0.00629771
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/A" 0.029552
cap "li_3670_4827#" "subbyte2_and3_dec_12/A" 0.0267088
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.680051
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.230457
cap "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/A" "decode_54" 0.437553
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 0.00565703
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_14/C" 0.0690279
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_14/C" 2.49329
cap "decode_60" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.0384032
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "decode_51" 0.172756
cap "subbyte2_and3_dec_14/C" "subbyte2_and3_dec_9/A" 0.0407765
cap "decode_50" "decode_54" 0.0316288
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_3/B" 0.0216504
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "decode_52" 0.237572
cap "decode_58" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.172756
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_7/B" 1.63066
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_13/A" 0.00282649
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 1.11817
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 0.0129015
cap "decode_58" "decode_56" 0.996044
cap "decode_55" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 31.0704
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 18.5242
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "decode_55" 0.437553
cap "decode_53" "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" 0.745304
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 0.273253
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" 0.0030378
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_9/A" 2.8947
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/A" 0.00567277
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_12/A" 1.29707e-06
cap "decode_51" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 1.80459
cap "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/C" 0.0576611
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 15.1915
cap "li_3670_4827#" "subbyte2_and3_dec_14/C" 0.319943
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "decode_54" 1.49713
cap "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" "decode_59" 0.00134804
cap "decode_49" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" 0.178462
cap "decode_57" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 0.954845
cap "decode_56" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" 2.15982
cap "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/A" 1.29707e-06
cap "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_9/A" 0.0111652
cap "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_9/A" 0.0302085
cap "li_3670_2457#" "subbyte2_and3_dec_11/gnd" 0.719078
cap "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" 0.0408504
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_7/A" 0.0146223
cap "subbyte2_and3_dec_9/A" "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.160842
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_9/A" 0.0302085
cap "li_3670_2457#" "subbyte2_and3_dec_9/A" 0.131254
cap "li_3670_2457#" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.291026
cap "li_3670_2457#" "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.039202
cap "subbyte2_and3_dec_11/vdd_uq1" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" 0.195751
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_9/A" 0.0215775
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_8/A" 0.417002
cap "li_3670_2457#" "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.039202
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_10/A" 0.281567
cap "li_3670_2457#" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.039202
cap "subbyte2_and3_dec_8/A" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" 0.150931
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" 0.150931
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0204712
cap "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_8/A" 0.0348126
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0700083
cap "subbyte2_and3_dec_11/vdd_uq1" "li_3670_2457#" 0.148323
cap "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_10/A" 0.0254182
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_9/A" 0.0302085
cap "subbyte2_and3_dec_8/A" "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.223907
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_8/A" 0.0348126
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_11/C" 0.220376
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0963638
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_10/A" 0.0254182
cap "li_3670_2457#" "subbyte2_and3_dec_8/A" 0.131254
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_9/A" 0.143702
cap "li_3670_2457#" "subbyte2_and3_dec_10/A" 0.131254
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_8/A" 0.0248661
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.200042
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.00252336
cap "subbyte2_and3_dec_11/C" "subbyte2_and3_dec_9/A" 0.369076
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" 0.477848
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_11/gnd" 0.395472
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_10/A" 0.0181558
cap "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_9/A" 0.677142
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_9/A" 0.0259364
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_9/A" 0.0561182
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0700083
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0204712
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_9/A" 0.564221
cap "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" 0.0408504
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" 0.0408504
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.357314
cap "subbyte2_and3_dec_7/B" "li_3670_2457#" 0.489434
cap "subbyte2_and3_dec_8/A" "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0348126
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0204712
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_10/A" 0.0254182
cap "subbyte2_and3_dec_9/A" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.140468
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_9/A" 0.0302085
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0204712
cap "subbyte2_and3_dec_8/A" "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.223907
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" 0.0306071
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_9/A" 0.0302085
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_10/A" 0.093707
cap "subbyte2_and3_dec_8/A" "subbyte2_and3_dec_11/C" 0.453484
cap "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_2457#" 0.039202
cap "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_9/A" 0.0302085
cap "subbyte2_and3_dec_11/C" "subbyte2_and3_dec_10/A" 0.291214
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_11/vdd_uq1" 1.77752e-05
cap "li_3670_2457#" "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.291026
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_2457#" 0.039202
cap "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_8/A" 1.00696
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_8/A" 0.0458639
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_8/A" 0.0561182
cap "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_10/A" 0.408192
cap "subbyte2_and3_dec_8/A" "subbyte2_and3_dec_11/gnd" 0.643633
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_10/A" 0.0107256
cap "subbyte2_and3_dec_11/vdd_uq1" "subbyte2_and3_dec_9/A" 0.0352044
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_10/A" 0.0522185
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_10/A" 0.48133
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_2457#" 0.0280014
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" 0.0408504
cap "subbyte2_and3_dec_8/A" "subbyte2_and3_dec_9/A" 0.196095
cap "subbyte2_and3_dec_8/A" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.200771
cap "subbyte2_and3_dec_8/A" "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0348126
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" 0.357314
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_9/A" 0.158775
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.108658
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_10/A" 0.0254182
cap "subbyte2_and3_dec_11/C" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" 0.648104
cap "subbyte2_and3_dec_8/A" "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0348126
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_10/A" 0.0254182
cap "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_8/A" 0.0348126
cap "li_3670_2457#" "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.039202
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_7/B" 0.222733
cap "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_10/A" 0.0254182
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" 0.086939
cap "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" 1.81305
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" 0.790088
cap "li_3670_2457#" "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.291026
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_9/A" 0.346457
cap "subbyte2_and3_dec_11/vdd_uq1" "subbyte2_and3_dec_8/A" 0.0852948
cap "subbyte2_and3_dec_11/vdd_uq1" "subbyte2_and3_dec_10/A" 0.00786098
cap "li_3670_2457#" "subbyte2_and3_dec_11/C" 0.543915
cap "subbyte2_and3_dec_9/A" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" 0.150931
cap "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_7/A" 0.0204712
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" 0.0408504
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.357314
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0594094
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_7/A" 0.0204712
cap "subbyte2_and3_dec_8/A" "subbyte2_and3_dec_10/A" 0.183392
cap "li_3670_2457#" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 1.41272
cap "li_3670_2457#" "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0666451
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" 0.0408504
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_4827#" 0.0540955
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 0.109116
cap "li_3670_4827#" "subbyte2_and3_dec_11/gnd" 2.5111
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_7/B" 0.0446226
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.364905
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 2.78127
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_10/A" 0.0979802
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.995194
cap "decode_58" "subbyte2_and3_dec_11/vdd" 0.55684
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/gnd" 24.6857
cap "subbyte2_and3_dec_11/vdd" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" 18.7852
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0446226
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_8/A" 15.0109
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_5617#" 0.0596287
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "li_3670_4827#" 0.306937
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_7/B" 0.0333634
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 1.19959
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 3.278
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_8/A" 0.982115
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_8/A" 0.00636959
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/gnd" 0.161657
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.420362
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 5.2126
cap "li_3670_2457#" "subbyte2_and3_dec_7/B" 0.556748
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.106555
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" "subbyte2_and3_dec_11/C" 2.08471
cap "subbyte2_and3_dec_11/C" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 15.5585
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 0.074549
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_11/gnd" 4.63554
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 0.0536857
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" 0.467961
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/vdd" 0.536337
cap "subbyte2_and3_dec_9/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" 0.0151623
cap "li_3670_4827#" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 1.10924
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/gnd" 4.15427
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/gnd" 7.27803
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_11/C" 0.441772
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0718072
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 0.918899
cap "subbyte2_and3_dec_11/vdd" "decode_59" 0.55684
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 115.805
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" "subbyte2_and3_dec_8/A" 0.189402
cap "subbyte2_and3_dec_8/A" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 2.96532
cap "subbyte2_and3_dec_11/vdd" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 2.45931
cap "li_3670_5617#" "subbyte2_and3_dec_11/vdd" 5.37997
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_11/vdd" 7.0217
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 58.6767
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 1.9159
cap "subbyte2_and3_dec_11/C" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.672098
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.143408
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.218409
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5617#" 0.0596287
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_4827#" 0.0540955
cap "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.0640216
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0155922
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_7/B" 0.491727
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 0.175757
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 0.175757
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" "subbyte2_and3_dec_11/gnd" 5.80679
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 24.6857
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 3.06797
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/C" 0.310491
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 2.14463
cap "subbyte2_and3_dec_8/A" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.401545
cap "li_3670_5617#" "subbyte2_and3_dec_9/A" 0.480696
cap "subbyte2_and3_dec_9/A" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_11/vdd" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 62.1659
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_9/A" 0.393369
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 1.38009
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 2.14463
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 30.7611
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.101098
cap "subbyte2_and3_dec_11/vdd" "subbyte2_and3_dec_11/C" 85.3379
cap "subbyte2_and3_dec_8/A" "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_11/vdd" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.04961
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5617#" 0.0596287
cap "li_3670_5377#" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 1.23645
cap "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.0718072
cap "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.0246286
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/B" 0.0219762
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_11/vdd" 15.5912
cap "li_3670_5377#" "subbyte2_and3_dec_11/C" 2.4507
cap "li_3670_5617#" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0596287
cap "li_3670_5377#" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0570379
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_11/gnd" 4.63554
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/B" 4.88394
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/C" 0.41884
cap "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_3/B" 0.0508195
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_8/A" 0.303648
cap "subbyte2_and3_dec_11/C" "subbyte2_and3_dec_3/B" 3.15333
cap "subbyte2_and3_dec_10/A" "li_3670_5377#" 0.457939
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5617#" 0.042592
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 6.21975
cap "li_3670_4827#" "subbyte2_and3_dec_11/vdd" 3.95582
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_3/B" 0.552952
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.124476
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/vdd" 59.4733
cap "subbyte2_and3_dec_11/vdd" "subbyte2_and3_dec_8/A" 14.9851
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.109116
cap "subbyte2_and3_dec_9/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 2.8207
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 2.49711
cap "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/gnd" 0.528537
cap "li_3670_5617#" "subbyte2_and3_dec_7/B" 1.64787
cap "subbyte2_and3_dec_9/A" "subbyte2_and3_dec_11/C" -5.77948
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.0717308
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00518006
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_4827#" 0.0540955
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.224318
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0640216
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "li_3670_5377#" 1.23645
cap "li_3670_5377#" "subbyte2_and3_dec_8/A" 0.457939
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_7/B" 1.02261
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/B" 3.10958
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/gnd" 2.42138
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.258999
cap "subbyte2_and3_dec_8/A" "subbyte2_and3_dec_3/B" 0.949573
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_9/A" 32.406
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/C" 0.41884
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 0.0246286
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_and3_dec_11/C" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.441772
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_11/vdd" 0.47488
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_11/vdd" 76.3972
cap "li_3670_4827#" "subbyte2_and3_dec_9/A" 0.432358
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.258999
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 1.35593
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.137795
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/C" 0.302811
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_and3_dec_9/A" "subbyte2_and3_dec_8/A" 0.879098
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/A" 0.121872
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0673407
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_5377#" 0.0570379
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_4827#" 0.0540955
cap "li_3670_5377#" "subbyte2_and3_dec_11/gnd" 2.63063
cap "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_11/gnd" 0.692419
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.65203
cap "li_3670_2457#" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.310771
cap "li_3670_4827#" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_3/B" 0.0508195
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 1.82331
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 0.124476
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/gnd" 5.21629
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_3/B" 9.80216
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/vdd" 38.786
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 5.80364
cap "li_3670_2457#" "subbyte2_and3_dec_11/C" 0.888638
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/vdd" 7.05008
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0446226
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 1.82331
cap "subbyte2_and3_dec_11/C" "subbyte2_and3_dec_7/B" 35.9577
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/gnd" 0.838738
cap "subbyte2_and3_dec_11/C" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 0.161331
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_4827#" 0.0386396
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "li_3670_5377#" 0.339398
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.364905
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_7/B" 6.2626
cap "subbyte2_and3_dec_10/A" "li_3670_2457#" 0.17394
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/B" 0.324553
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 0.106555
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 2.52671
cap "subbyte2_and3_dec_9/A" "subbyte2_and3_dec_11/gnd" 15.4263
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 0.143408
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.106555
cap "li_3670_4827#" "subbyte2_and3_dec_7/B" 1.48039
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "li_3670_2457#" 0.310771
cap "li_3670_2457#" "subbyte2_and3_dec_8/A" 0.17394
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/gnd" 5.21629
cap "subbyte2_and3_dec_8/A" "subbyte2_and3_dec_7/B" 6.17011
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/B" 5.73517
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" "subbyte2_and3_dec_11/vdd" 2.84315
cap "subbyte2_and3_dec_8/A" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 0.218409
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/A" 1.26541
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/A" 0.218409
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0328929
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 3.89744
cap "subbyte2_and3_dec_11/vdd" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 64.9237
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0155922
cap "li_3670_5377#" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 1.23645
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.258999
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/gnd" 4.06466
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/B" 1.77211
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 0.0718072
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.258472
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 0.124476
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_11/C" 0.0498832
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 0.137795
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.137795
cap "li_3670_2457#" "subbyte2_and3_dec_11/gnd" 1.16783
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_7/B" 0.0446226
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" 0.0151623
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_7/B" 54.7925
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_11/vdd" 0.47488
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 1.78102
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0640216
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" "subbyte2_and3_dec_9/A" 0.338243
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_5377#" 0.0570379
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "li_3670_2457#" 0.0936943
cap "subbyte2_and3_dec_9/A" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 2.90804
cap "subbyte2_and3_dec_11/vdd" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 11.8277
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/B" 1.90761
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/B" 0.222634
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_3/B" 0.0508195
cap "subbyte2_and3_dec_11/gnd" "decode_57" 0.123232
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 0.174476
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" 0.258472
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_11/gnd" 1.87982
cap "subbyte2_and3_dec_11/vdd" "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" 0.254998
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_8/A" 0.0151623
cap "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_11/gnd" 0.263229
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.54953
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/C" 0.161331
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.101098
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_10/A" 0.00636959
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/vdd" 6.06125
cap "li_3670_5617#" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 1.33597
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 2.38123
cap "subbyte2_and3_dec_11/C" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.310491
cap "li_3670_5617#" "subbyte2_and3_dec_11/C" 2.54196
cap "decode_58" "subbyte2_and3_dec_11/gnd" 0.123232
cap "li_3670_5617#" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0596287
cap "li_3670_2457#" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 0.310771
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" 1.36745
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" "subbyte2_and3_dec_7/B" 0.837199
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 6.91396
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_11/C" -2.58092
cap "subbyte2_and3_dec_9/A" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.0979802
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.0389271
cap "subbyte2_and3_dec_10/A" "li_3670_5617#" 0.480696
cap "li_3670_5377#" "subbyte2_and3_dec_11/vdd" 4.72265
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.109116
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_10/A" 0.393518
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/vdd" 1.04961
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" 0.0845562
cap "subbyte2_and3_dec_11/vdd" "subbyte2_and3_dec_3/B" 9.42417
cap "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 0.282079
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/A" 0.0389271
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5377#" 0.0570379
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0246286
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.117519
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "li_3670_5617#" 1.33597
cap "li_3670_5617#" "subbyte2_and3_dec_8/A" 0.480696
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_7/B" 0.0446226
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 2.22053
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_8/A" 16.1749
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_3/B" 0.0508195
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/gnd" 0.669797
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 0.0155922
cap "subbyte2_and3_dec_9/A" "subbyte2_and3_dec_11/vdd" 15.3263
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.326126
cap "subbyte2_and3_dec_11/C" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 15.3582
cap "subbyte2_and3_dec_11/C" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.41884
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.101098
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/vdd" 1.04961
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 3.04765
cap "li_3670_5377#" "subbyte2_and3_dec_9/A" 0.457939
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.773133
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/B" 0.00244686
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_11/C" -5.89234
cap "subbyte2_and3_dec_11/gnd" "decode_59" 0.123232
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 0.258472
cap "subbyte2_and3_dec_9/A" "subbyte2_and3_dec_3/B" 0.682671
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_5617#" 0.0596287
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5377#" 0.0570379
cap "li_3670_5617#" "subbyte2_and3_dec_11/gnd" 2.68365
cap "subbyte2_and3_dec_11/vdd" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.47488
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 1.05815
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_11/gnd" 10.1349
cap "li_3670_4827#" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 1.10924
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/vdd" 0.721244
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_3/B" 0.0508195
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.126673
cap "li_3670_4827#" "subbyte2_and3_dec_11/C" 2.25728
cap "li_3670_5377#" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0570379
cap "li_3670_4827#" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 35.1277
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/B" 0.152684
cap "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_3/B" 0.0508195
cap "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_11/gnd" 0.689126
cap "subbyte2_and3_dec_8/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.188728
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/C" 14.1259
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5377#" 0.0407414
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.345852
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.379269
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 2.48539
cap "subbyte2_and3_dec_8/A" "subbyte2_and3_dec_11/C" -5.67078
cap "subbyte2_and3_dec_10/A" "li_3670_4827#" 0.432358
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 1.37181
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.12665
cap "li_3670_2457#" "subbyte2_and3_dec_11/vdd" 0.0125908
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_3/B" 0.0362997
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 2.14863
cap "subbyte2_and3_dec_11/vdd" "subbyte2_and3_dec_7/B" 65.3328
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_8/A" 0.860343
cap "subbyte2_and3_dec_11/vdd" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 2.8252
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 0.252721
cap "li_3670_5377#" "subbyte2_and3_dec_7/B" 1.56897
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "li_3670_4827#" 1.10924
cap "li_3670_4827#" "subbyte2_and3_dec_8/A" 0.432358
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_3/B" 4.60006
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.282079
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_7/B" 0.0446226
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_11/C" 0.441772
cap "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.282079
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 22.6684
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_8/A" 2.57285
cap "subbyte2_and3_dec_11/vdd" "decode_57" 0.55684
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 4.7003
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_11/C" 215.521
cap "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_11/gnd" 15.687
cap "li_3670_5617#" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 1.33597
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 1.02627
cap "li_3670_2457#" "subbyte2_and3_dec_9/A" 0.17394
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 2.57545
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 1.78294
cap "subbyte2_and3_dec_9/A" "subbyte2_and3_dec_7/B" -61.424
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/C" 3.79157
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/C" 0.672098
cap "subbyte2_and3_dec_9/A" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 0.00636959
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "decode_58" 2.03128
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_11/C" 12.2059
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 3.16944
cap "subbyte2_and3_dec_11/gnd" "decode_60" 2.16195
cap "subbyte2_and3_dec_6/A" "li_3670_5617#" 0.0363014
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/C" 3.97645
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/gnd" 0.139853
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/B" 0.0162119
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "decode_60" 0.348888
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "decode_59" 0.659653
cap "subbyte2_and3_dec_11/C" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.77502
cap "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" 0.0129015
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "decode_61" 1.98235e-05
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_3/B" 0.0216504
cap "li_3670_2457#" "subbyte2_and3_dec_7/B" 0.0205042
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" "subbyte2_and3_dec_7/B" 0.0394505
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_11/C" 0.0407765
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.151701
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "decode_59" 0.074189
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 0.00062442
cap "subbyte2_and3_dec_11/vdd" "subbyte2_and3_dec_9/A" 0.0485426
cap "subbyte2_and3_dec_11/vdd" "subbyte2_and3_dec_7/A" 0.212884
cap "decode_54" "decode_58" 0.0316288
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_8/A" 0.768433
cap "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_11/gnd" 0.419044
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" "decode_61" 1.72421
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_11/vdd" 2.88365
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_8/A" 0.0427046
cap "decode_63" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 1.98235e-05
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.230457
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "decode_58" 1.1707
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 14.4577
cap "li_3670_4827#" "subbyte2_and3_dec_6/A" 0.0267088
cap "subbyte2_and3_dec_11/vdd" "subbyte2_and3_dec_1/A" 0.0363556
cap "decode_59" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 0.437553
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.00567277
cap "subbyte2_and3_dec_8/A" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.00062442
cap "decode_57" "decode_55" 0.996044
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" 0.0189381
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/C" 0.179003
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_8/A" 0.000482395
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/C" 0.320961
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 2.20243
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "decode_58" 0.074189
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" 2.68142
cap "subbyte2_and3_dec_11/vdd" "decode_59" 0.510712
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" "decode_58" 31.0095
cap "subbyte2_and3_dec_3/A" "subbyte2_and3_dec_11/vdd" 0.1834
cap "decode_57" "subbyte2_and3_dec_11/gnd" 2.6626
cap "decode_59" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.838644
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/C" 5.08851e-06
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/B" 0.199265
cap "subbyte2_and3_dec_5/A" "li_3670_5377#" 0.0316025
cap "decode_57" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 1.1707
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 19.1973
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.419044
cap "decode_62" "decode_58" 0.0433154
cap "decode_57" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 1.25956
cap "li_3670_5617#" "subbyte2_and3_dec_11/vdd" 0.200699
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/B" 0.0030378
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_7/B" 3.19426
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" 0.0129015
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_8/A" 0.0155446
cap "subbyte2_and3_dec_11/C" "subbyte2_and3_dec_3/B" 0.228846
cap "decode_55" "subbyte2_and3_dec_11/gnd" 1.3893
cap "decode_62" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.172756
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00985292
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "decode_54" 0.144529
cap "decode_55" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 0.172756
cap "subbyte2_and3_dec_11/C" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 0.230493
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" "decode_63" 0.00134804
cap "decode_56" "decode_58" 0.559375
cap "decode_59" "decode_61" 0.559375
cap "subbyte2_and3_dec_11/vdd" "subbyte2_and3_dec_11/C" 176.574
cap "subbyte2_and3_dec_8/A" "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_5/A" 0.0155446
cap "decode_54" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" 0.571572
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/A" 0.00451929
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/gnd" 15.3357
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/vdd" 0.469569
cap "li_3670_2457#" "subbyte2_and3_dec_5/A" 0.00580306
cap "subbyte2_and3_dec_11/C" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.845202
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" "subbyte2_and3_dec_5/A" 0.0111652
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.0233607
cap "decode_56" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.144529
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 1.20096
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" 19.3587
cap "subbyte2_and3_dec_8/A" "subbyte2_and3_dec_3/B" 0.0216504
cap "decode_57" "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" 0.000118867
cap "decode_57" "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" 0.074189
cap "li_3670_4827#" "subbyte2_and3_dec_11/vdd" 0.0798148
cap "decode_59" "decode_58" -3.79154
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "decode_53" 0.0384032
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.617729
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "decode_59" 0.575206
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_11/gnd" 0.768433
cap "subbyte2_and3_dec_8/A" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 0.013125
cap "subbyte2_and3_dec_1/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.0193438
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_7/B" 0.0164586
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" 0.499831
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_6/A" 0.0548501
cap "subbyte2_and3_dec_11/vdd" "subbyte2_and3_dec_8/A" 3.01046
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "decode_59" 0.745304
cap "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_11/vdd" 0.315674
cap "decode_53" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" 0.219155
cap "li_3670_5377#" "subbyte2_and3_dec_11/C" 0.422657
cap "subbyte2_and3_dec_11/vdd" "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.680051
cap "subbyte2_and3_dec_3/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.0326462
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.00567277
cap "subbyte2_and3_dec_8/A" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.0222039
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/A" 0.00451929
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/A" 0.017063
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" "decode_62" 1.03781
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/gnd" 0.0956815
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/gnd" 1.25518
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "decode_56" 0.409505
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_5/A" 0.0548501
cap "li_3670_5617#" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.00406273
cap "decode_63" "decode_59" 0.0316288
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" 0.503137
cap "decode_57" "subbyte2_and3_dec_11/vdd" 0.510712
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/C" 0.849104
cap "decode_60" "decode_58" 0.996044
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" 0.0261411
cap "li_3670_5377#" "subbyte2_and3_dec_8/A" 0.0316025
cap "li_3670_5617#" "subbyte2_and3_dec_7/B" 0.128011
cap "decode_56" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" 2.53879
cap "subbyte2_and3_dec_11/vdd" "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.315674
cap "decode_57" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.437553
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" 0.273253
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_5/A" 1.29707e-06
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" "subbyte2_and3_dec_11/C" 0.0404617
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "decode_59" 1.49713
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_6/A" 0.00062442
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_6/A" 1.29707e-06
cap "subbyte2_and3_dec_11/C" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 3.77466
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "decode_60" 0.332057
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/A" 0.0193438
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/B" 0.0189381
cap "subbyte2_and3_dec_11/C" "subbyte2_and3_dec_7/B" 2.58859
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 0.603214
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" "decode_59" 30.5496
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_8/A" 0.00165577
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_2/A" 0.00451929
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_11/vdd" 59.7148
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.00406273
cap "decode_57" "decode_61" 0.0316288
cap "li_3670_2457#" "subbyte2_and3_dec_8/A" 0.00580306
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" "subbyte2_and3_dec_8/A" 0.0111652
cap "li_3670_4827#" "subbyte2_and3_dec_7/B" 0.0941842
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/vdd" 43.3391
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 2.44242
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_3/B" 0.0216504
cap "subbyte2_and3_dec_8/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" -0.0836635
cap "decode_62" "decode_59" 0.414975
cap "subbyte2_and3_dec_11/vdd" "subbyte2_and3_dec_10/A" 0.0140201
cap "subbyte2_and3_dec_11/vdd" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 5.00205
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 1.38734
cap "subbyte2_and3_dec_8/A" "subbyte2_and3_dec_7/B" 0.018163
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/C" 3.95951
cap "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/gnd" 0.230457
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "decode_60" 0.172756
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_11/vdd" 2.8673
cap "decode_57" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 1.62178
cap "decode_57" "decode_58" 1.49642
cap "decode_56" "decode_59" 0.376961
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.013125
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/C" 0.259978
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_11/C" 7.00629
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" "decode_60" 3.83841
cap "decode_57" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 1.00854
cap "subbyte2_and3_dec_11/gnd" "decode_61" 0.954845
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" 0.0072445
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "decode_61" 0.144529
cap "decode_55" "decode_58" 0.414975
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_8/A" 0.044812
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/vdd" 0.60517
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/vdd" 3.03759
cap "subbyte2_and3_dec_6/A" "li_3670_5377#" 0.0316025
cap "subbyte2_and3_dec_5/A" "li_3670_5617#" 0.0363014
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/gnd" 2.63592
cap "subbyte2_and3_dec_11/gnd" "decode_58" 2.65861
cap "decode_55" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.0384032
cap "subbyte2_and3_dec_11/vdd" "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" 0.00429411
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.81509
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "decode_58" 0.745304
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_8/A" 0.273253
cap "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" 0.00985292
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0129015
cap "decode_57" "decode_54" 0.376961
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 0.0226626
cap "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" "decode_58" 0.437553
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_11/C" 0.0407765
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 14.865
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 28.9155
cap "subbyte2_and3_dec_11/vdd" "subbyte2_and3_dec_3/B" 0.306206
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "decode_57" 0.745304
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_6/A" 0.00629771
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_7/B" 7.81921
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/gnd" 0.230457
cap "subbyte2_and3_dec_2/A" "subbyte2_and3_dec_11/vdd" 0.0795892
cap "subbyte2_and3_dec_11/vdd" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 2.14149
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/B" 0.199265
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.104651
cap "li_3670_2457#" "subbyte2_and3_dec_6/A" 0.00580306
cap "li_3670_4827#" "subbyte2_and3_dec_5/A" 0.0267088
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.419044
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" "subbyte2_and3_dec_6/A" 0.0111652
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.029552
cap "decode_57" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.575206
cap "decode_59" "decode_60" 0.748208
cap "decode_57" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" 31.0341
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.0133537
cap "subbyte2_and3_dec_11/gnd" "decode_63" 0.000700664
cap "decode_57" "decode_53" 0.0433154
cap "subbyte2_and3_dec_11/vdd" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 7.77411
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "decode_55" 0.348888
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_8/A" 0.000482395
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00985292
cap "decode_54" "subbyte2_and3_dec_11/gnd" 0.439097
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_7/B" 0.0164586
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "decode_54" 1.98235e-05
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "decode_58" 0.575206
cap "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/vdd" 0.680051
cap "decode_55" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" 1.92193
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/gnd" 15.1172
cap "li_3670_5617#" "subbyte2_and3_dec_11/C" 0.526706
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 137.823
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.81509
cap "li_3670_5377#" "subbyte2_and3_dec_11/vdd" 0.140691
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_10/A" 1.32191e-06
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/gnd" 0.434836
cap "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" 16.9126
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 1.38734
cap "subbyte2_and3_dec_3/A" "subbyte2_and3_dec_8/A" 0.981132
cap "decode_53" "subbyte2_and3_dec_11/gnd" 0.174338
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/B" 0.0017389
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" 19.7269
cap "decode_57" "decode_56" -1.89577
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_6/A" -0.0864913
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/B" 0.00764692
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 1.40529
cap "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" "decode_58" 0.000118867
cap "li_3670_5617#" "subbyte2_and3_dec_8/A" 0.0363014
cap "subbyte2_and3_dec_11/gnd" "decode_62" 0.539975
cap "subbyte2_and3_dec_11/vdd" "decode_58" 0.510712
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/B" 0.0817237
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" 0.273253
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_6/A" 0.00165577
cap "li_3670_4827#" "subbyte2_and3_dec_11/C" 0.321273
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "decode_62" 0.0384032
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/vdd" 7.75984
cap "decode_57" "decode_59" 1.55542
cap "subbyte2_and3_dec_2/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.0251318
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 0.617729
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "decode_58" 1.25956
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_3/B" 0.0763467
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_9/A" 0.00282649
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/A" 0.0251318
cap "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" "subbyte2_and3_dec_11/vdd" 0.189678
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_8/A" "subbyte2_and3_dec_11/C" 0.0407765
cap "subbyte2_and3_dec_11/vdd" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 41.018
cap "decode_56" "subbyte2_and3_dec_11/gnd" 1.79055
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_11/gnd" 0.768433
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 0.00548261
cap "decode_56" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 0.237572
cap "decode_55" "decode_59" 0.0433154
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_5/A" -0.0864913
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 68.9114
cap "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" 0.107592
cap "subbyte2_and3_dec_11/vdd" "subbyte2_and3_dec_7/B" 20.4527
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_11/vdd" 0.680051
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" 1.63489
cap "li_3670_4827#" "subbyte2_and3_dec_8/A" 0.0267088
cap "subbyte2_and3_dec_11/vdd" "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.315674
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_1/A" 1.32191e-06
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.013125
cap "subbyte2_and3_dec_11/gnd" "decode_59" 2.09096
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.0205701
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_6/A" 1.96226
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "decode_59" 2.03128
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/B" 0.0226626
cap "decode_61" "decode_58" 0.376961
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" 0.0363477
cap "decode_57" "decode_60" 0.414975
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_2/A" 0.00282649
cap "subbyte2_and3_dec_3/A" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 0.0140074
cap "decode_59" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/A" 0.000118867
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "decode_61" 0.237572
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/vdd" 43.2598
cap "li_3670_5377#" "subbyte2_and3_dec_7/B" 0.111441
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "decode_58" 0.659653
cap "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 0.808399
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.00406273
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.617729
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_5/A" 0.00165577
cap "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_11/vdd" 1.14131
cap "subbyte2_and3_dec_11/vdd" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" 95.0484
cap "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_5/A" 0.143702
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.00490997
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0302085
cap "li_3670_2457#" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.039202
cap "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_6/A" 0.0963638
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0273315
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_7/A" 0.395472
cap "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_4/A" 0.223907
cap "li_3670_3007#" "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.359533
cap "li_3670_3007#" "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0433498
cap "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_2457#" 0.039202
cap "li_3670_3007#" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0392212
cap "li_3670_2457#" "subbyte2_and3_dec_5/A" 0.131254
cap "li_3670_2457#" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.291026
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0254182
cap "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_4/A" 0.0348126
cap "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_6/A" 0.0254182
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.19868
cap "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_7/A" 0.0204712
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_6/A" 0.158775
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_7/C" 0.369076
cap "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_4/A" 0.0348126
cap "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_7/A" 0.0204712
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_4/A" 0.110775
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.108658
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0302085
cap "li_3670_3007#" "subbyte2_and3_dec_7/C" 0.64935
cap "li_3670_3007#" "subbyte2_and3_dec_6/A" 0.150931
cap "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_4/A" 0.223907
cap "li_3670_2457#" "subbyte2_and3_dec_3/B" 0.626488
cap "subbyte2_and3_dec_7/vdd_uq1" "subbyte2_and3_dec_7/A" 2.33618e-05
cap "li_3670_2457#" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0814215
cap "li_3670_3007#" "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0433498
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0204712
cap "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_5/A" 0.160842
cap "subbyte2_and3_dec_7/gnd" "li_3670_2457#" 0.719078
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_3/B" 0.367765
cap "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "li_3670_3007#" 0.359533
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0162803
cap "subbyte2_and3_dec_3/B" "subbyte2_and3_dec_4/A" 0.537074
cap "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_7/A" 0.0700083
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_6/A" 0.48133
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0302085
cap "subbyte2_and3_dec_4/A" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0576326
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0204712
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0185215
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_4/A" 0.643633
cap "li_3670_2457#" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 1.39179
cap "li_3670_2457#" "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.039202
cap "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_5/A" 0.0302085
cap "li_3670_3007#" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0433498
cap "li_3670_2457#" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.039202
cap "li_3670_2457#" "subbyte2_and3_dec_7/A" 0.131254
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.160842
cap "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_3007#" 0.0433498
cap "li_3670_3007#" "subbyte2_and3_dec_5/A" 0.150931
cap "li_3670_2457#" "subbyte2_and3_dec_7/vdd_uq1" 0.195769
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.405574
cap "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_6/A" 0.0254182
cap "li_3670_3007#" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.359533
cap "li_3670_2457#" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.039202
cap "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_6/A" 0.0254182
cap "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_4/A" 0.999008
cap "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_4/A" 0.0348126
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_7/A" 0.124836
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_7/C" 0.220376
cap "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_4/A" 0.0348126
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_4/A" 0.110775
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_7/vdd_uq1" 0.0103318
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_3/B" 0.449394
cap "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_7/A" 0.0204712
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0346249
cap "subbyte2_and3_dec_7/vdd_uq1" "subbyte2_and3_dec_4/A" 0.112479
cap "li_3670_2457#" "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.291026
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0254182
cap "li_3670_2457#" "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.039202
cap "li_3670_3007#" "subbyte2_and3_dec_3/B" 0.712066
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_5/A" 0.564221
cap "li_3670_2457#" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0354685
cap "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_4/A" 0.0348126
cap "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_7/A" 0.0594094
cap "li_3670_3007#" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.104708
cap "subbyte2_and3_dec_7/gnd" "li_3670_3007#" 0.790088
cap "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_6/A" 0.093707
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0254182
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0229974
cap "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_4/A" 0.223907
cap "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_7/A" 0.0204712
cap "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_4/A" 0.0348126
cap "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_4/A" 0.0314971
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 0.674971
cap "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_5/A" 0.0302085
cap "li_3670_2457#" "subbyte2_and3_dec_6/A" 0.131254
cap "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_7/A" 0.0204712
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0302085
cap "li_3670_2457#" "subbyte2_and3_dec_7/C" 0.543915
cap "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_3007#" 0.0433498
cap "li_3670_3007#" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" 1.81675
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_7/A" 0.146992
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0614915
cap "li_3670_2457#" "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.039202
cap "li_3670_3007#" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0433498
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_7/vdd_uq1" 0.0463703
cap "li_3670_3007#" "subbyte2_and3_dec_7/A" 0.150931
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_7/C" 0.291214
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0302085
cap "li_3670_3007#" "subbyte2_and3_dec_7/vdd_uq1" 0.290583
cap "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "li_3670_2457#" 0.291026
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_4/A" 0.110775
cap "subbyte2_and3_dec_7/C" "subbyte2_and3_dec_4/A" 0.453484
cap "li_3670_3007#" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0433498
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0254182
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_3/B" 0.292688
cap "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_4/A" 0.0348126
cap "subbyte2_and3_dec_7/C" "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.41884
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 35.1277
cap "subbyte2_and3_dec_7/C" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 0.310491
cap "li_3670_5617#" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0596287
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.106555
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "li_3670_5377#" 1.23645
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.117519
cap "subbyte2_and3_dec_3/B" "li_3670_3007#" 0.773868
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.364905
cap "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_7/B" 0.0400091
cap "li_3670_4827#" "subbyte2_and3_dec_3/B" 1.87148
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_7/A" 0.668007
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 2.52671
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.592488
cap "subbyte2_and3_dec_3/B" "li_3670_2457#" 0.708497
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_7/A" 11.3267
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.401545
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/B" 3.33004
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_5/A" 32.3612
cap "li_3670_5617#" "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0596287
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 4.49673
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_6/A" 14.14
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.0979802
cap "decode_62" "subbyte2_and3_dec_7/vdd" 0.55684
cap "subbyte2_and3_dec_4/A" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 1.87043
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.282079
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" 4.38596
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0445072
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 1.02627
cap "subbyte2_and3_dec_3/B" "subbyte2_and3_dec_7/vdd_uq0" 0.606219
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.124476
cap "li_3670_5377#" "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0570379
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.101098
cap "li_3670_4827#" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0489435
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "li_3670_3007#" 0.368394
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_7/vdd" 14.4653
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 0.0108872
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 1.19959
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_7/vdd" 79.985
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/vdd" 11.8865
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 22.7994
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 0.218409
cap "subbyte2_and3_dec_7/C" "subbyte2_and3_dec_5/A" -6.11645
cap "li_3670_4827#" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 1.10924
cap "subbyte2_and3_dec_7/C" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.672098
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 0.00636959
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "li_3670_2457#" 0.310771
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/B" 0.452809
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_7/C" 206.115
cap "subbyte2_and3_dec_4/A" "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" 0.270081
cap "decode_63" "subbyte2_and3_dec_7/vdd" 0.141452
cap "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_7/B" 0.0445072
cap "li_3670_4827#" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 4.7003
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/vdd_uq0" 0.258472
cap "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_3/B" 0.0431556
cap "subbyte2_and3_dec_7/vdd" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 2.8252
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "li_3670_3007#" 0.238491
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 5.21629
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/B" 5.95572
cap "li_3670_5617#" "subbyte2_and3_dec_5/A" 0.480696
cap "subbyte2_and3_dec_7/gnd" "decode_60" 0.123232
cap "subbyte2_and3_dec_7/gnd" "li_3670_5617#" 2.68365
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "li_3670_4827#" 0.516017
cap "subbyte2_and3_dec_7/C" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 0.161331
cap "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_and3_dec_3/B" "li_3670_5377#" 1.98039
cap "li_3670_4827#" "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.528537
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "li_3670_2457#" 0.19945
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_5/A" 2.90804
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0718072
cap "subbyte2_and3_dec_3/B" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0479956
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 2.14463
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/gnd" 24.126
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.54953
cap "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_7/vdd" 0.47488
cap "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 0.126673
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/vdd_uq0" 0.231792
cap "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_7/C" 0.441772
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.109116
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/B" 2.194
cap "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_5377#" 0.0516058
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_7/B" 0.522214
cap "subbyte2_and3_dec_3/B" "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0479956
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_7/B" 9.6525
cap "subbyte2_and3_dec_3/B" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 0.152684
cap "subbyte2_and3_dec_4/A" "subbyte2_and3_dec_5/A" 0.447912
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "li_3670_5377#" 1.23645
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 0.252721
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_4/A" 11.826
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 4.63554
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_7/A" 0.695286
cap "li_3670_5617#" "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0596287
cap "li_3670_5377#" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0570379
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 1.35593
cap "subbyte2_and3_dec_5/A" "li_3670_3007#" 0.189402
cap "subbyte2_and3_dec_7/gnd" "li_3670_3007#" 1.27293
cap "li_3670_4827#" "subbyte2_and3_dec_5/A" 0.432358
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_and3_dec_7/gnd" "li_3670_4827#" 2.5111
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 1.78294
cap "subbyte2_and3_dec_5/A" "li_3670_2457#" 0.17394
cap "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 0.0640216
cap "subbyte2_and3_dec_7/gnd" "li_3670_2457#" 1.16783
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_7/vdd" 12.7505
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.258999
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 1.96001
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 0.929061
cap "subbyte2_and3_dec_7/vdd" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.04961
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "li_3670_5377#" 0.567716
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_7/vdd" 13.0375
cap "li_3670_5377#" "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0570379
cap "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_7/C" "subbyte2_and3_dec_7/A" -6.68532
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 1.61247
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_7/C" -6.25583
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_7/vdd_uq0" 0.0151623
cap "subbyte2_and3_dec_7/C" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.41884
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_7/vdd_uq0" 1.47583
cap "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_7/B" 0.0445072
cap "subbyte2_and3_dec_3/B" "subbyte2_and3_dec_5/A" -51.6161
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_3/B" 62.2522
cap "subbyte2_and3_dec_3/B" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.335359
cap "subbyte2_and3_dec_7/gnd" "decode_61" 0.123232
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0246286
cap "subbyte2_and3_dec_7/vdd" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 52.787
cap "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_7/gnd" 2.78127
cap "subbyte2_and3_dec_7/C" "subbyte2_and3_dec_7/vdd" 73.241
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.692419
cap "subbyte2_and3_dec_7/C" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 11.8247
cap "li_3670_5617#" "subbyte2_and3_dec_7/A" 0.480696
cap "li_3670_5617#" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0596287
cap "subbyte2_and3_dec_6/A" "li_3670_5617#" 0.480696
cap "subbyte2_and3_dec_7/vdd" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 1.04961
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.258999
cap "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.106555
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/A" 1.83706
cap "li_3670_4827#" "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 4.46045
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_6/A" 0.0136322
cap "subbyte2_and3_dec_3/B" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 0.074549
cap "subbyte2_and3_dec_7/C" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.41884
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.106555
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_5/A" 2.64944
cap "decode_60" "subbyte2_and3_dec_7/vdd" 0.55684
cap "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_7/vdd" 1.04961
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 57.1284
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 22.6591
cap "li_3670_5617#" "subbyte2_and3_dec_7/vdd" 5.51224
cap "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 0.124476
cap "li_3670_5617#" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 1.33597
cap "li_3670_5377#" "subbyte2_and3_dec_5/A" 0.457939
cap "subbyte2_and3_dec_7/gnd" "li_3670_5377#" 2.63063
cap "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_7/C" 0.41884
cap "li_3670_5617#" "subbyte2_and3_dec_7/C" 2.55345
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 3.89744
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/vdd" 68.2223
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_7/B" 0.918835
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0445072
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 115.805
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_7/B" 0.651933
cap "subbyte2_and3_dec_4/A" "subbyte2_and3_dec_7/A" 16.2293
cap "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_3/B" 0.0479956
cap "li_3670_5617#" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0596287
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/vdd" 0.254998
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 0.0246286
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/C" 14.7491
cap "subbyte2_and3_dec_4/A" "subbyte2_and3_dec_6/A" 0.447763
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 1.19959
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_5/A" 0.802147
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.224318
cap "subbyte2_and3_dec_7/A" "li_3670_3007#" 0.189402
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.379269
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" 13.5586
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 0.023632
cap "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5617#" 0.0596287
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 2.42138
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 5.21629
cap "subbyte2_and3_dec_7/vdd" "subbyte2_and3_dec_7/B" 8.7675
cap "subbyte2_and3_dec_6/A" "li_3670_3007#" 0.189402
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 1.40153
cap "subbyte2_and3_dec_4/A" "subbyte2_and3_dec_7/vdd" 9.46692
cap "li_3670_4827#" "subbyte2_and3_dec_7/A" 0.432358
cap "subbyte2_and3_dec_4/A" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 2.45285
cap "subbyte2_and3_dec_7/A" "li_3670_2457#" 0.17394
cap "li_3670_4827#" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_7/vdd" 0.47488
cap "subbyte2_and3_dec_7/C" "subbyte2_and3_dec_7/B" 2.94717
cap "subbyte2_and3_dec_6/A" "li_3670_4827#" 0.432358
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "li_3670_5617#" 1.33597
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 0.175757
cap "subbyte2_and3_dec_4/A" "subbyte2_and3_dec_7/C" -2.24303
cap "subbyte2_and3_dec_6/A" "li_3670_2457#" 0.17394
cap "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_and3_dec_7/C" "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.441772
cap "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 0.0155922
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0445072
cap "li_3670_3007#" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 0.368394
cap "subbyte2_and3_dec_7/vdd" "li_3670_3007#" 0.0224186
cap "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "li_3670_5377#" 0.0570379
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_7/vdd_uq0" 0.0151623
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0673407
cap "subbyte2_and3_dec_7/C" "li_3670_3007#" 0.987013
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_7/vdd_uq0" 0.0151623
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.0155922
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.137795
cap "li_3670_4827#" "subbyte2_and3_dec_7/vdd" 4.04361
cap "subbyte2_and3_dec_3/B" "subbyte2_and3_dec_7/A" -52.1963
cap "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_7/B" 0.0445072
cap "li_3670_4827#" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 1.10924
cap "subbyte2_and3_dec_7/vdd" "li_3670_2457#" 0.0167877
cap "li_3670_2457#" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 0.310771
cap "subbyte2_and3_dec_3/B" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0479956
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_3/B" 6.35846
cap "li_3670_4827#" "subbyte2_and3_dec_7/C" 2.26466
cap "subbyte2_and3_dec_7/gnd" "decode_62" 0.123232
cap "subbyte2_and3_dec_7/C" "li_3670_2457#" 0.888638
cap "li_3670_5617#" "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0596287
cap "subbyte2_and3_dec_7/vdd" "subbyte2_and3_dec_7/vdd_uq0" 19.6268
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/B" 2.97974
cap "li_3670_4827#" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0540955
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/A" 2.86734
cap "subbyte2_and3_dec_7/vdd_uq0" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 0.258472
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_5/A" 14.9706
cap "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 0.218409
cap "decode_61" "subbyte2_and3_dec_7/vdd" 0.55684
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.126673
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 6.21975
cap "subbyte2_and3_dec_3/B" "subbyte2_and3_dec_7/vdd" 71.8857
cap "subbyte2_and3_dec_7/C" "subbyte2_and3_dec_7/vdd_uq0" 0.0498832
cap "subbyte2_and3_dec_3/B" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 5.91806
cap "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_4827#" 0.0540955
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.109116
cap "subbyte2_and3_dec_7/C" "subbyte2_and3_dec_3/B" 39.9246
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.124476
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "li_3670_3007#" 0.368394
cap "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 0.0718072
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/A" -0.126363
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.137795
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 2.44951
cap "li_3670_5377#" "subbyte2_and3_dec_7/A" 0.457939
cap "subbyte2_and3_dec_7/gnd" "decode_63" 0.0310402
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "li_3670_4827#" 1.10924
cap "li_3670_5377#" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0570379
cap "subbyte2_and3_dec_3/B" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0479956
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "li_3670_2457#" 0.310771
cap "subbyte2_and3_dec_6/A" "li_3670_5377#" 0.457939
cap "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_7/B" 0.0445072
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 1.78102
cap "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_7/vdd" 0.437122
cap "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_7/C" 0.399698
cap "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_3/B" 0.0479956
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 4.10464
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/vdd" 58.4508
cap "li_3670_5617#" "subbyte2_and3_dec_3/B" 2.07709
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/vdd_uq0" 0.258472
cap "li_3670_5377#" "subbyte2_and3_dec_7/vdd" 4.83287
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/C" 13.9256
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/A" 0.320485
cap "li_3670_5377#" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 1.23645
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 0.303648
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/B" 7.10138
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_6/A" 0.87592
cap "subbyte2_and3_dec_7/vdd" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.47488
cap "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 0.101098
cap "subbyte2_and3_dec_7/C" "li_3670_5377#" 2.46017
cap "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 0.0389271
cap "subbyte2_and3_dec_7/C" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.441772
cap "li_3670_4827#" "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0540955
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.282079
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 4.63554
cap "subbyte2_and3_dec_3/B" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" 0.00244686
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.174476
cap "li_3670_5617#" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0539498
cap "li_3670_5377#" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0570379
cap "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_7/gnd" 0.00518006
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/vdd" 34.8908
cap "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.379269
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 30.7611
cap "subbyte2_and3_dec_3/B" "subbyte2_and3_dec_7/B" 4.67017
cap "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_7/vdd" 1.04961
cap "li_3670_5617#" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 1.33597
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.101098
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/vdd" 6.06125
cap "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "li_3670_5377#" 0.0570379
cap "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 0.174476
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 0.117519
cap "subbyte2_and3_dec_4/A" "subbyte2_and3_dec_3/B" 3.50643
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/C" 3.01341
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0640216
cap "subbyte2_and3_dec_3/B" "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0479956
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.419044
cap "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.00282649
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_6/A" 1.32191e-06
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "decode_62" 1.1707
cap "subbyte2_and3_dec_7/vdd" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 3.03759
cap "li_3670_4827#" "subbyte2_and3_dec_2/A" 0.0267088
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 0.503137
cap "subbyte2_and3_dec_2/A" "subbyte2_and3_dec_7/vdd_uq0" 0.273253
cap "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" 23.9084
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" 0.0787775
cap "subbyte2_and3_dec_1/A" "subbyte2_and3_dec_7/B" 0.0164586
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "decode_60" 0.074189
cap "subbyte2_and3_dec_7/gnd" "decode_59" 2.01685
cap "subbyte2_and3_dec_7/vdd" "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.315674
cap "decode_60" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.745304
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "decode_58" 0.144529
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "decode_60" 0.437553
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 0.617729
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/vdd_uq0" 0.0213801
cap "subbyte2_and3_dec_7/vdd_uq0" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 18.3301
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/vdd_uq0" 0.523273
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.00313384
cap "subbyte2_and3_dec_7/vdd" "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.680051
cap "li_3670_5377#" "subbyte2_and3_dec_7/vdd" 0.140691
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "decode_61" 2.03128
cap "subbyte2_and3_dec_2/A" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 0.00165577
cap "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_7/vdd" 0.680051
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "decode_61" 0.000118867
cap "subbyte2_and3_dec_7/C" "subbyte2_and3_dec_7/B" 0.152699
cap "subbyte2_and3_dec_7/vdd_uq0" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00985292
cap "subbyte2_and3_dec_7/vdd" "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.315674
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_6/A" 0.0193438
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_3/B" 0.0658343
cap "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.00406273
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_3/A" 0.0164586
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "decode_62" 1.00854
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/vdd" 42.574
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 0.81509
cap "decode_60" "decode_59" 0.748208
cap "subbyte2_and3_dec_7/gnd" "decode_63" 3.23657
cap "subbyte2_and3_dec_1/A" "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" 0.00629771
cap "decode_58" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.237572
cap "subbyte2_and3_dec_7/vdd_uq0" "decode_59" 2.9436
cap "li_3670_5377#" "subbyte2_and3_dec_2/A" 0.0316025
cap "subbyte2_and3_dec_2/A" "subbyte2_and3_dec_7/vdd" 2.67737
cap "subbyte2_and3_dec_1/A" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" -0.0864913
cap "subbyte2_and3_dec_7/gnd" "decode_56" 0.000633455
cap "decode_59" "decode_61" 0.996044
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_1/A" 0.013125
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_2/A" -0.0864913
cap "decode_62" "decode_59" 0.414975
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/C" 0.56944
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/vdd" 0.00429411
cap "subbyte2_and3_dec_7/vdd" "subbyte2_and3_dec_4/A" 0.432069
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" 11.7422
cap "subbyte2_and3_dec_7/vdd" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 41.7169
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/B" 0.114709
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/vdd" 2.14149
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/A" 0.0391392
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/A" 0.00165577
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 28.9155
cap "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/C" 3.21748
cap "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/gnd" 15.1507
cap "subbyte2_and3_dec_1/A" "li_3670_5617#" 0.0363014
cap "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/B" 0.199265
cap "subbyte2_and3_dec_2/A" "li_3670_3007#" 0.0111652
cap "decode_63" "decode_60" 0.376961
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/gnd" 1.91459
cap "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/A" 0.0308046
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" 0.104651
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/C" 0.845202
cap "subbyte2_and3_dec_7/vdd" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.315674
cap "decode_57" "subbyte2_and3_dec_7/gnd" 0.491073
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/B" 0.0205701
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/A" 0.0222039
cap "decode_60" "decode_56" 0.0316288
cap "subbyte2_and3_dec_7/vdd_uq0" "decode_63" 5.6493
cap "subbyte2_and3_dec_7/vdd_uq0" "decode_56" 0.000933588
cap "decode_63" "decode_61" 0.559375
cap "subbyte2_and3_dec_7/C" "li_3670_5617#" 0.590153
cap "subbyte2_and3_dec_2/A" "subbyte2_and3_dec_4/A" 0.000482395
cap "subbyte2_and3_dec_3/B" "li_3670_5617#" 0.144867
cap "subbyte2_and3_dec_2/A" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.0233607
cap "subbyte2_and3_dec_3/A" "li_3670_5617#" 0.0363014
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_2/A" 0.00062442
cap "decode_63" "decode_62" -1.89577
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "decode_60" 0.719736
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "decode_59" 0.348888
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_7/vdd_uq0" "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" 13.7892
cap "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" "decode_60" 1.49713
cap "subbyte2_and3_dec_4/A" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.0371655
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.230457
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "decode_60" 0.838644
cap "decode_57" "decode_60" 0.414975
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.617729
cap "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/vdd_uq0" 15.825
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "decode_61" 1.00854
cap "subbyte2_and3_dec_1/A" "subbyte2_and3_dec_7/C" 0.0407765
cap "subbyte2_and3_dec_1/A" "subbyte2_and3_dec_7/gnd" 0.768433
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.407882
cap "subbyte2_and3_dec_1/A" "subbyte2_and3_dec_3/B" 0.0216504
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/vdd_uq0" 2.28317
cap "subbyte2_and3_dec_7/vdd" "subbyte2_and3_dec_7/B" 0.287767
cap "decode_57" "subbyte2_and3_dec_7/vdd_uq0" 0.736248
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "decode_62" 2.03128
cap "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" "decode_61" 1.1707
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/B" 0.0189381
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "decode_61" 1.25956
cap "decode_57" "decode_61" 0.0433154
cap "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" "decode_62" 0.745304
cap "li_3670_2457#" "subbyte2_and3_dec_1/A" 0.00580306
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "decode_62" 0.437553
cap "subbyte2_and3_dec_7/vdd" "decode_63" 0.174529
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_7/C" 13.5016
cap "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 0.0453213
cap "subbyte2_and3_dec_7/C" "subbyte2_and3_dec_3/B" 3.37777
cap "subbyte2_and3_dec_7/C" "subbyte2_and3_dec_3/A" 0.0407765
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_3/B" 9.44987
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_3/A" 0.768433
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "decode_59" 0.332057
cap "subbyte2_and3_dec_3/A" "subbyte2_and3_dec_3/B" 0.0216504
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "decode_63" 0.237572
cap "subbyte2_and3_dec_7/vdd" "subbyte2_and3_dec_5/A" 0.0795892
cap "decode_58" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 1.98235e-05
cap "subbyte2_and3_dec_2/A" "subbyte2_and3_dec_7/B" 0.0164586
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_5/A" 0.00451929
cap "subbyte2_and3_dec_7/vdd_uq0" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0129015
cap "li_3670_2457#" "subbyte2_and3_dec_3/B" 0.0232123
cap "li_3670_4827#" "subbyte2_and3_dec_1/A" 0.0267088
cap "li_3670_2457#" "subbyte2_and3_dec_3/A" 0.00580306
cap "subbyte2_and3_dec_7/vdd_uq0" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00942098
cap "subbyte2_and3_dec_1/A" "subbyte2_and3_dec_7/vdd_uq0" 0.273253
cap "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_7/gnd" 0.230457
cap "subbyte2_and3_dec_7/vdd" "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" 17.1625
cap "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.0817237
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" 1.50025
cap "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/vdd" 38.066
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/vdd" 7.86276
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 137.823
cap "subbyte2_and3_dec_7/gnd" "decode_60" 1.92444
cap "li_3670_4827#" "subbyte2_and3_dec_7/C" 0.362071
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" 1.38734
cap "li_3670_4827#" "subbyte2_and3_dec_3/B" 0.106586
cap "li_3670_4827#" "subbyte2_and3_dec_3/A" 0.0267088
cap "decode_57" "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" 0.0384032
cap "subbyte2_and3_dec_7/vdd_uq0" "subbyte2_and3_dec_7/C" 7.71868
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_7/vdd_uq0" 16.3071
cap "decode_63" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.144529
cap "subbyte2_and3_dec_1/A" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 1.29707e-06
cap "subbyte2_and3_dec_7/vdd_uq0" "subbyte2_and3_dec_3/A" 0.273253
cap "subbyte2_and3_dec_7/vdd_uq0" "subbyte2_and3_dec_3/B" 3.75662
cap "subbyte2_and3_dec_2/A" "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" 0.0155446
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_5/A" 0.0251318
cap "subbyte2_and3_dec_7/vdd" "li_3670_5617#" 0.200699
cap "subbyte2_and3_dec_7/gnd" "decode_61" 2.28731
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "decode_56" 1.98235e-05
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.00406273
cap "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_2/A" 0.0548501
cap "subbyte2_and3_dec_7/gnd" "decode_62" 3.13034
cap "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_7/vdd_uq0" 0.0129015
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_2/A" 0.00567277
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 0.975022
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.812654
cap "subbyte2_and3_dec_7/C" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 0.320961
cap "subbyte2_and3_dec_7/vdd" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.680051
cap "subbyte2_and3_dec_3/B" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 0.00764692
cap "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/A" 0.0364069
cap "subbyte2_and3_dec_3/A" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 0.0155446
cap "li_3670_5377#" "subbyte2_and3_dec_1/A" 0.0316025
cap "subbyte2_and3_dec_7/vdd" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.290571
cap "decode_58" "subbyte2_and3_dec_7/gnd" 0.886063
cap "subbyte2_and3_dec_1/A" "subbyte2_and3_dec_7/vdd" 2.7948
cap "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 2.20243
cap "subbyte2_and3_dec_7/vdd_uq0" "decode_60" 30.0155
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 68.9114
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.419044
cap "decode_57" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.172756
cap "subbyte2_and3_dec_2/A" "li_3670_5617#" 0.0363014
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_1/A" 0.0548501
cap "decode_60" "decode_61" -3.79154
cap "subbyte2_and3_dec_7/vdd_uq0" "decode_61" 29.8527
cap "li_3670_5377#" "subbyte2_and3_dec_7/C" 0.474941
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.230457
cap "decode_60" "decode_62" 1.55542
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_7/vdd" 71.3172
cap "subbyte2_and3_dec_7/vdd" "subbyte2_and3_dec_7/C" 145.286
cap "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_7/gnd" 0.230457
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.00406273
cap "subbyte2_and3_dec_7/vdd" "subbyte2_and3_dec_3/B" 23.8879
cap "li_3670_5377#" "subbyte2_and3_dec_3/B" 0.126115
cap "subbyte2_and3_dec_1/A" "li_3670_3007#" 0.0111652
cap "li_3670_5377#" "subbyte2_and3_dec_3/A" 0.0316025
cap "subbyte2_and3_dec_7/vdd" "subbyte2_and3_dec_3/A" 2.89732
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "decode_59" 0.0384032
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/C" 3.59598
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.419044
cap "decode_60" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 0.659653
cap "subbyte2_and3_dec_7/vdd_uq0" "decode_62" 24.9387
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/gnd" 15.0557
cap "subbyte2_and3_dec_1/A" "subbyte2_and3_dec_2/A" 1.96226
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/B" 0.199265
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/A" 0.0233607
cap "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" "decode_59" 0.172756
cap "decode_58" "decode_60" 0.559375
cap "decode_62" "decode_61" 1.49642
cap "subbyte2_and3_dec_7/vdd_uq0" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 1.16449
cap "subbyte2_and3_dec_7/vdd" "subbyte2_and3_dec_7/A" 1.32191e-06
cap "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_7/vdd" 0.680051
cap "decode_58" "subbyte2_and3_dec_7/vdd_uq0" 1.30006
cap "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" "decode_61" 0.575206
cap "subbyte2_and3_dec_1/A" "subbyte2_and3_dec_4/A" 0.000482395
cap "subbyte2_and3_dec_7/C" "li_3670_3007#" 0.0456251
cap "subbyte2_and3_dec_1/A" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.029552
cap "subbyte2_and3_dec_7/vdd_uq0" "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00985292
cap "decode_58" "decode_61" 0.376961
cap "decode_62" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/A" 0.074189
cap "subbyte2_and3_dec_2/A" "subbyte2_and3_dec_7/gnd" 0.768433
cap "subbyte2_and3_dec_2/A" "subbyte2_and3_dec_7/C" 0.0407765
cap "subbyte2_and3_dec_3/B" "li_3670_3007#" 0.044661
cap "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/B" 0.0226626
cap "subbyte2_and3_dec_3/A" "li_3670_3007#" 0.0111652
cap "subbyte2_and3_dec_2/A" "subbyte2_and3_dec_3/B" 0.0216504
cap "subbyte2_and3_dec_7/vdd" "decode_60" 0.510712
cap "decode_58" "decode_62" 0.0316288
cap "li_3670_4827#" "subbyte2_and3_dec_7/vdd" 0.0798148
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/gnd" 0.0172212
cap "subbyte2_and3_dec_7/vdd_uq0" "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.0129015
cap "subbyte2_and3_dec_7/vdd" "subbyte2_and3_dec_7/vdd_uq0" 103.136
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/C" 5.08851e-06
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "decode_60" 2.03128
cap "li_3670_2457#" "subbyte2_and3_dec_2/A" 0.00580306
cap "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_7/vdd_uq0" 0.0129015
cap "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 14.4515
cap "subbyte2_and3_dec_4/A" "subbyte2_and3_dec_3/B" 0.00192958
cap "subbyte2_and3_dec_7/C" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 3.77462
cap "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_7/vdd_uq0" 0.00985292
cap "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/A" 1.29707e-06
cap "subbyte2_and3_dec_4/A" "subbyte2_and3_dec_3/A" 0.981614
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/C" 0.230493
cap "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/B" 0.151701
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/gnd" 0.433404
cap "subbyte2_and3_dec_7/vdd" "decode_61" 0.510712
cap "subbyte2_and3_dec_3/A" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" -0.0864913
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/B" 0.00548261
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_7/vdd_uq0" 18.0354
cap "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" "decode_63" 0.409505
cap "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/A" 0.013125
cap "subbyte2_and3_dec_7/vdd" "subbyte2_and3_dec_6/A" 0.0363556
cap "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_5/A" 0.00282649
cap "subbyte2_and3_dec_7/vdd" "decode_62" 0.510712
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "decode_61" 0.745304
cap "subbyte2_and3_dec_4/vdd_uq1" "subbyte2_and3_dec_4/A" 0.00124767
cap "li_3670_2457#" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00373353
cap "subbyte2_and3_dec_4/A" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.143138
cap "subbyte2_and3_dec_1/A" "subbyte2_and3_dec_4/A" 0.0853205
cap "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "li_3670_3007#" 0.227757
cap "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_2/A" 0.00242078
cap "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_3/A" 0.024183
cap "li_3670_3007#" "subbyte2_and3_dec_3/C" 0.000442471
cap "li_3670_3007#" "subbyte2_and3_dec_4/A" 0.150931
cap "subbyte2_and3_dec_4/A" "subbyte2_and3_dec_3/A" 0.0561182
cap "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_4/A" 0.00331548
cap "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "li_3670_2457#" 0.173055
cap "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_2/A" 0.0498863
cap "li_3670_2457#" "subbyte2_and3_dec_4/A" 0.131254
cap "subbyte2_and3_dec_4/vdd_uq1" "subbyte2_and3_dec_1/A" 0.000568957
cap "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_4/A" 0.118432
cap "subbyte2_and3_dec_1/A" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.105843
cap "subbyte2_and3_dec_2/A" "subbyte2_and3_dec_4/A" 0.0726171
cap "subbyte2_and3_dec_4/vdd_uq1" "li_3670_3007#" 0.00273002
cap "subbyte2_and3_dec_4/vdd_uq1" "subbyte2_and3_dec_3/A" 3.38576e-07
cap "li_3670_3007#" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.254824
cap "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_3/A" 0.0650984
cap "subbyte2_and3_dec_1/A" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.002877
cap "subbyte2_and3_dec_4/vdd_uq1" "li_3670_2457#" 0.00199499
cap "li_3670_3007#" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00412855
cap "li_3670_2457#" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.209604
cap "subbyte2_and3_dec_4/vdd_uq1" "subbyte2_and3_dec_2/A" 0.000149494
cap "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_3/A" 0.00194963
cap "subbyte2_and3_dec_2/A" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0923776
cap "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_1/A" 0.0787974
cap "subbyte2_and3_dec_4/vdd_uq1" "li_3670_5377#" 0.478403
cap "li_3670_5617#" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00567893
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.269597
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_2/A" 0.945069
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.109116
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/B" 3.76172
cap "subbyte2_and3_dec_4/A" "subbyte2_and3_dec_4/gnd" 4.23698
cap "subbyte2_and3_dec_3/C" "subbyte2_and3_dec_4/gnd" 14.371
cap "subbyte2_and3_dec_4/vdd_uq1" "li_3670_5617#" 0.557061
cap "li_3670_3247#" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00449812
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/A" 0.319491
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.175757
cap "subbyte2_and3_dec_4/vdd_uq1" "li_3670_3247#" 0.288228
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/vdd_uq1" 14.7336
cap "subbyte2_and3_dec_4/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/vdd" 0.0151623
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/A" 0.0979802
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.258999
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_4/gnd" 0.0929828
cap "subbyte2_and3_dec_3/C" "li_3670_5377#" 0.0232615
cap "li_3670_4827#" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00515195
cap "subbyte2_and3_dec_4/A" "li_3670_5377#" 0.457939
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.137795
cap "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_4/A" 0.00636959
cap "decode_63" "subbyte2_and3_dec_4/vdd_uq1" 0.415388
cap "li_3670_4827#" "subbyte2_and3_dec_4/vdd_uq1" 0.409075
cap "subbyte2_and3_dec_3/B" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00483995
cap "subbyte2_and3_dec_4/A" "li_3670_5617#" 0.480696
cap "subbyte2_and3_dec_3/C" "li_3670_5617#" 0.0320558
cap "subbyte2_and3_dec_4/A" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 0.119996
cap "subbyte2_and3_dec_4/A" "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" 0.730235
cap "subbyte2_and3_dec_4/A" "li_3670_3247#" 0.373373
cap "subbyte2_and3_dec_1/A" "subbyte2_and3_dec_4/A" 0.320913
cap "subbyte2_and3_dec_4/vdd_uq1" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0377582
cap "subbyte2_and3_dec_4/vdd_uq1" "subbyte2_and3_dec_3/B" 0.34785
cap "subbyte2_and3_dec_3/C" "li_3670_3247#" 0.00297555
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/C" 8.3121
cap "subbyte2_and3_dec_4/A" "li_3670_3007#" 0.189402
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/gnd" 9.52646
cap "li_3670_4827#" "subbyte2_and3_dec_3/C" 0.0145728
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/vdd" 0.0266804
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" 0.826635
cap "li_3670_4827#" "subbyte2_and3_dec_4/A" 0.432358
cap "subbyte2_and3_dec_4/A" "li_3670_2457#" 0.17394
cap "subbyte2_and3_dec_4/A" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.0389271
cap "subbyte2_and3_dec_4/A" "subbyte2_and3_dec_2/A" 0.277845
cap "decode_63" "subbyte2_and3_dec_4/gnd" 0.0921917
cap "subbyte2_and3_dec_3/C" "subbyte2_and3_dec_3/B" 0.00769537
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "li_3670_5377#" 0.668735
cap "subbyte2_and3_dec_4/A" "subbyte2_and3_dec_3/B" 3.07764
cap "subbyte2_and3_dec_4/A" "subbyte2_and3_dec_3/A" 0.147797
cap "subbyte2_and3_dec_3/C" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0420735
cap "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" 0.0284032
cap "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" 0.174476
cap "subbyte2_and3_dec_4/A" "subbyte2_and3_dec_4/vdd_uq1" 5.9318
cap "subbyte2_and3_dec_3/C" "subbyte2_and3_dec_4/vdd_uq1" 6.39089
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.743479
cap "subbyte2_and3_dec_4/gnd" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0351631
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 4.36667
cap "subbyte2_and3_dec_4/vdd_uq1" "subbyte2_and3_dec_4/gnd" 10.5076
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "li_3670_3247#" 0.450184
cap "subbyte2_and3_dec_1/A" "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" 1.16018
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.282079
cap "subbyte2_and3_dec_4/vdd_uq1" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/vdd" 1.38445
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "li_3670_3007#" 0.129903
cap "li_3670_5377#" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.00543218
cap "li_3670_4827#" "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" 0.593219
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "li_3670_2457#" 0.111321
cap "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" 0.364905
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_208#" 0.379269
cap "subbyte2_and3_dec_4/A" "subbyte2_and3_dec_3/C" -3.78723
cap "decode_63" "subbyte2_and3_dec_4/gnd" -1.20134
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/A" 0.00451929
cap "subbyte2_and3_dec_3/C" "subbyte2_and3_dec_3/B" 0.00309042
cap "subbyte2_and3_dec_3/C" "li_3670_4827#" 0.00433858
cap "li_3670_3007#" "subbyte2_and3_dec_3/C" 0.000544758
cap "subbyte2_and3_dec_4/vdd_uq1" "subbyte2_and3_dec_4/gnd" 7.57409
cap "subbyte2_and3_dec_3/C" "li_3670_3247#" 0.00182321
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/gnd" 3.23394
cap "subbyte2_and3_dec_3/C" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.044881
cap "subbyte2_and3_dec_4/A" "li_3670_2457#" 0.00580306
cap "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" "decode_63" 1.62178
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_1/A" 0.017063
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 5.00706
cap "subbyte2_and3_dec_4/A" "subbyte2_and3_dec_3/B" 0.0216504
cap "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "decode_63" 0.000118867
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "decode_63" 1.25956
cap "subbyte2_and3_dec_4/A" "li_3670_4827#" 0.0267088
cap "subbyte2_and3_dec_4/A" "li_3670_3007#" 0.0111652
cap "decode_63" "decode_62" -1.89577
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/vdd" "decode_63" 21.6462
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/C" 1.91317
cap "subbyte2_and3_dec_4/A" "li_3670_3247#" 0.0164586
cap "subbyte2_and3_dec_4/vdd_uq1" "subbyte2_and3_dec_3/C" 7.89485
cap "decode_60" "decode_63" 0.376961
cap "subbyte2_and3_dec_4/vdd_uq1" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/vdd" 7.40139
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "li_3670_5617#" 0.000928892
cap "subbyte2_and3_dec_4/A" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.00165577
cap "subbyte2_and3_dec_4/vdd_uq1" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0251028
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.0258734
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" 0.702188
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" 2.4839
cap "subbyte2_and3_dec_3/C" "subbyte2_and3_dec_4/gnd" 0.619982
cap "subbyte2_and3_dec_3/C" "li_3670_5377#" 0.0092063
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_4/gnd" 3.49908
cap "subbyte2_and3_dec_4/gnd" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.0111626
cap "decode_59" "decode_63" 0.0433154
cap "decode_63" "decode_61" 0.996044
cap "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/C" 0.170705
cap "subbyte2_and3_dec_4/vdd_uq1" "subbyte2_and3_dec_4/A" 2.2904
cap "subbyte2_and3_dec_4/A" "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" 1.32191e-06
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_2/A" 0.0140074
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/B" 0.0369919
cap "subbyte2_and3_dec_4/A" "subbyte2_and3_dec_4/gnd" 0.768433
cap "decode_63" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.575206
cap "subbyte2_and3_dec_3/C" "li_3670_5617#" 0.0157739
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_3/C" 0.535162
cap "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" "subbyte2_and3_dec_3/C" 0.0169255
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/C" 0.153765
cap "subbyte2_and3_dec_4/A" "li_3670_5377#" 0.0316025
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/A" 0.19362
cap "subbyte2_and3_dec_4/A" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/A" 0.00629771
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/a_198_136#" 0.000431941
cap "subbyte2_and3_dec_4/vdd_uq1" "decode_63" 0.336184
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/C" 4.0768e-05
cap "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" "decode_63" 1.54989
cap "subbyte2_and3_dec_4/A" "subbyte2_and3_dec_3/C" 0.0407765
cap "subbyte2_and3_dec_4/A" "li_3670_5617#" 0.0363014
cap "subbyte2_and3_dec_4/vdd_uq1" "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/A" 28.0091
cap "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_4/A" 0.273253
cap "subbyte2_and3_dec_4/A" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/Z" 0.00062442
cap "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/A" "subbyte2_and3_dec_4/A" 0.00567277
merge "subbyte2_and3_dec_0/vdd" "subbyte2_and3_dec_1/vdd" -46750.5 0 0 0 0 -7968608 -131960 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -354304 -39488 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_1/vdd" "subbyte2_and3_dec_2/vdd"
merge "subbyte2_and3_dec_2/vdd" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_0/vdd_uq1"
merge "subbyte2_and3_dec_0/vdd_uq1" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_1/vdd_uq1"
merge "subbyte2_and3_dec_1/vdd_uq1" "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_2/vdd_uq1"
merge "subbyte2_and3_dec_2/vdd_uq1" "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_3/vdd"
merge "subbyte2_and3_dec_3/vdd" "subbyte2_and3_dec_4/vdd"
merge "subbyte2_and3_dec_4/vdd" "subbyte2_and3_dec_5/vdd"
merge "subbyte2_and3_dec_5/vdd" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_3/vdd_uq1"
merge "subbyte2_and3_dec_3/vdd_uq1" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_4/vdd_uq1"
merge "subbyte2_and3_dec_4/vdd_uq1" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_5/vdd_uq1"
merge "subbyte2_and3_dec_5/vdd_uq1" "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_6/vdd"
merge "subbyte2_and3_dec_6/vdd" "subbyte2_and3_dec_7/vdd"
merge "subbyte2_and3_dec_7/vdd" "subbyte2_and3_dec_8/vdd"
merge "subbyte2_and3_dec_8/vdd" "subbyte2_and3_dec_9/vdd"
merge "subbyte2_and3_dec_9/vdd" "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_6/vdd_uq1"
merge "subbyte2_and3_dec_6/vdd_uq1" "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_7/vdd_uq1"
merge "subbyte2_and3_dec_7/vdd_uq1" "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_8/vdd_uq1"
merge "subbyte2_and3_dec_8/vdd_uq1" "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_9/vdd_uq1"
merge "subbyte2_and3_dec_9/vdd_uq1" "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_10/vdd"
merge "subbyte2_and3_dec_10/vdd" "subbyte2_and3_dec_11/vdd"
merge "subbyte2_and3_dec_11/vdd" "subbyte2_and3_dec_12/vdd"
merge "subbyte2_and3_dec_12/vdd" "subbyte2_and3_dec_13/vdd"
merge "subbyte2_and3_dec_13/vdd" "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_10/vdd_uq1"
merge "subbyte2_and3_dec_10/vdd_uq1" "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_11/vdd_uq1"
merge "subbyte2_and3_dec_11/vdd_uq1" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_12/vdd_uq1"
merge "subbyte2_and3_dec_12/vdd_uq1" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_13/vdd_uq1"
merge "subbyte2_and3_dec_13/vdd_uq1" "subbyte2_and3_dec_14/vdd"
merge "subbyte2_and3_dec_14/vdd" "subbyte2_and3_dec_15/vdd"
merge "subbyte2_and3_dec_15/vdd" "subbyte2_and3_dec_16/vdd"
merge "subbyte2_and3_dec_16/vdd" "subbyte2_and3_dec_17/vdd"
merge "subbyte2_and3_dec_17/vdd" "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_14/vdd_uq1"
merge "subbyte2_and3_dec_14/vdd_uq1" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_15/vdd_uq1"
merge "subbyte2_and3_dec_15/vdd_uq1" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_16/vdd_uq1"
merge "subbyte2_and3_dec_16/vdd_uq1" "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_18/vdd"
merge "subbyte2_and3_dec_18/vdd" "subbyte2_and3_dec_19/vdd"
merge "subbyte2_and3_dec_19/vdd" "subbyte2_and3_dec_20/vdd"
merge "subbyte2_and3_dec_20/vdd" "subbyte2_and3_dec_17/vdd_uq1"
merge "subbyte2_and3_dec_17/vdd_uq1" "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_18/vdd_uq1"
merge "subbyte2_and3_dec_18/vdd_uq1" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_19/vdd_uq1"
merge "subbyte2_and3_dec_19/vdd_uq1" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_20/vdd_uq1"
merge "subbyte2_and3_dec_20/vdd_uq1" "subbyte2_and3_dec_21/vdd"
merge "subbyte2_and3_dec_21/vdd" "subbyte2_and3_dec_22/vdd"
merge "subbyte2_and3_dec_22/vdd" "subbyte2_and3_dec_23/vdd"
merge "subbyte2_and3_dec_23/vdd" "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_21/vdd_uq1"
merge "subbyte2_and3_dec_21/vdd_uq1" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_22/vdd_uq1"
merge "subbyte2_and3_dec_22/vdd_uq1" "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_23/vdd_uq1"
merge "subbyte2_and3_dec_23/vdd_uq1" "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_24/vdd"
merge "subbyte2_and3_dec_24/vdd" "subbyte2_and3_dec_25/vdd"
merge "subbyte2_and3_dec_25/vdd" "subbyte2_and3_dec_26/vdd"
merge "subbyte2_and3_dec_26/vdd" "subbyte2_and3_dec_27/vdd"
merge "subbyte2_and3_dec_27/vdd" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_24/vdd_uq1"
merge "subbyte2_and3_dec_24/vdd_uq1" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_25/vdd_uq1"
merge "subbyte2_and3_dec_25/vdd_uq1" "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_26/vdd_uq1"
merge "subbyte2_and3_dec_26/vdd_uq1" "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_27/vdd_uq1"
merge "subbyte2_and3_dec_27/vdd_uq1" "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_28/vdd"
merge "subbyte2_and3_dec_28/vdd" "subbyte2_and3_dec_29/vdd"
merge "subbyte2_and3_dec_29/vdd" "subbyte2_and3_dec_30/vdd"
merge "subbyte2_and3_dec_30/vdd" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_28/vdd_uq1"
merge "subbyte2_and3_dec_28/vdd_uq1" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_29/vdd_uq1"
merge "subbyte2_and3_dec_29/vdd_uq1" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_30/vdd_uq1"
merge "subbyte2_and3_dec_30/vdd_uq1" "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_31/vdd"
merge "subbyte2_and3_dec_31/vdd" "subbyte2_and3_dec_32/vdd"
merge "subbyte2_and3_dec_32/vdd" "subbyte2_and3_dec_33/vdd"
merge "subbyte2_and3_dec_33/vdd" "subbyte2_and3_dec_34/vdd"
merge "subbyte2_and3_dec_34/vdd" "subbyte2_and3_dec_31/vdd_uq1"
merge "subbyte2_and3_dec_31/vdd_uq1" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_32/vdd_uq1"
merge "subbyte2_and3_dec_32/vdd_uq1" "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_33/vdd_uq1"
merge "subbyte2_and3_dec_33/vdd_uq1" "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_34/vdd_uq1"
merge "subbyte2_and3_dec_34/vdd_uq1" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_35/vdd"
merge "subbyte2_and3_dec_35/vdd" "subbyte2_and3_dec_36/vdd"
merge "subbyte2_and3_dec_36/vdd" "subbyte2_and3_dec_37/vdd"
merge "subbyte2_and3_dec_37/vdd" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_35/vdd_uq1"
merge "subbyte2_and3_dec_35/vdd_uq1" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_36/vdd_uq1"
merge "subbyte2_and3_dec_36/vdd_uq1" "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_37/vdd_uq1"
merge "subbyte2_and3_dec_37/vdd_uq1" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_38/vdd"
merge "subbyte2_and3_dec_38/vdd" "subbyte2_and3_dec_39/vdd"
merge "subbyte2_and3_dec_39/vdd" "subbyte2_and3_dec_40/vdd"
merge "subbyte2_and3_dec_40/vdd" "subbyte2_and3_dec_41/vdd"
merge "subbyte2_and3_dec_41/vdd" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_38/vdd_uq1"
merge "subbyte2_and3_dec_38/vdd_uq1" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_39/vdd_uq1"
merge "subbyte2_and3_dec_39/vdd_uq1" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_40/vdd_uq1"
merge "subbyte2_and3_dec_40/vdd_uq1" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_41/vdd_uq1"
merge "subbyte2_and3_dec_41/vdd_uq1" "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_42/vdd"
merge "subbyte2_and3_dec_42/vdd" "subbyte2_and3_dec_43/vdd"
merge "subbyte2_and3_dec_43/vdd" "subbyte2_and3_dec_44/vdd"
merge "subbyte2_and3_dec_44/vdd" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_42/vdd_uq1"
merge "subbyte2_and3_dec_42/vdd_uq1" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_43/vdd_uq1"
merge "subbyte2_and3_dec_43/vdd_uq1" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_44/vdd_uq1"
merge "subbyte2_and3_dec_44/vdd_uq1" "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_45/vdd"
merge "subbyte2_and3_dec_45/vdd" "subbyte2_and3_dec_46/vdd"
merge "subbyte2_and3_dec_46/vdd" "subbyte2_and3_dec_47/vdd"
merge "subbyte2_and3_dec_47/vdd" "subbyte2_and3_dec_48/vdd"
merge "subbyte2_and3_dec_48/vdd" "subbyte2_and3_dec_45/vdd_uq1"
merge "subbyte2_and3_dec_45/vdd_uq1" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_46/vdd_uq1"
merge "subbyte2_and3_dec_46/vdd_uq1" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_47/vdd_uq1"
merge "subbyte2_and3_dec_47/vdd_uq1" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_48/vdd_uq1"
merge "subbyte2_and3_dec_48/vdd_uq1" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_49/vdd"
merge "subbyte2_and3_dec_49/vdd" "subbyte2_and3_dec_50/vdd"
merge "subbyte2_and3_dec_50/vdd" "subbyte2_and3_dec_51/vdd"
merge "subbyte2_and3_dec_51/vdd" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_49/vdd_uq1"
merge "subbyte2_and3_dec_49/vdd_uq1" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_50/vdd_uq1"
merge "subbyte2_and3_dec_50/vdd_uq1" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_51/vdd_uq1"
merge "subbyte2_and3_dec_51/vdd_uq1" "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_52/vdd"
merge "subbyte2_and3_dec_52/vdd" "subbyte2_and3_dec_53/vdd"
merge "subbyte2_and3_dec_53/vdd" "subbyte2_and3_dec_54/vdd"
merge "subbyte2_and3_dec_54/vdd" "subbyte2_and3_dec_55/vdd"
merge "subbyte2_and3_dec_55/vdd" "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_52/vdd_uq1"
merge "subbyte2_and3_dec_52/vdd_uq1" "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_53/vdd_uq1"
merge "subbyte2_and3_dec_53/vdd_uq1" "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_54/vdd_uq1"
merge "subbyte2_and3_dec_54/vdd_uq1" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_55/vdd_uq1"
merge "subbyte2_and3_dec_55/vdd_uq1" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_56/vdd"
merge "subbyte2_and3_dec_56/vdd" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd"
merge "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/vdd" "subbyte2_and3_dec_57/vdd"
merge "subbyte2_and3_dec_57/vdd" "subbyte2_and3_dec_58/vdd"
merge "subbyte2_and3_dec_58/vdd" "subbyte2_and3_dec_59/vdd"
merge "subbyte2_and3_dec_59/vdd" "subbyte2_and3_dec_60/vdd"
merge "subbyte2_and3_dec_60/vdd" "subbyte2_and3_dec_61/vdd"
merge "subbyte2_and3_dec_61/vdd" "subbyte2_and3_dec_62/vdd"
merge "subbyte2_and3_dec_62/vdd" "subbyte2_and3_dec_63/vdd"
merge "subbyte2_and3_dec_63/vdd" "vdd_uq15"
merge "vdd_uq15" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_56/vdd_uq1"
merge "subbyte2_and3_dec_56/vdd_uq1" "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_57/vdd_uq1"
merge "subbyte2_and3_dec_57/vdd_uq1" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_58/vdd_uq1"
merge "subbyte2_and3_dec_58/vdd_uq1" "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_59/vdd_uq1"
merge "subbyte2_and3_dec_59/vdd_uq1" "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_60/vdd_uq1"
merge "subbyte2_and3_dec_60/vdd_uq1" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_61/vdd_uq1"
merge "subbyte2_and3_dec_61/vdd_uq1" "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_62/vdd_uq1"
merge "subbyte2_and3_dec_62/vdd_uq1" "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD"
merge "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/VDD" "subbyte2_and3_dec_63/vdd_uq1"
merge "subbyte2_and3_dec_63/vdd_uq1" "vdd_uq16"
merge "subbyte2_and3_dec_3/A" "subbyte2_and3_dec_7/A" -2706.97 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -27778 -2790 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_7/A" "subbyte2_and3_dec_11/A"
merge "subbyte2_and3_dec_11/A" "subbyte2_and3_dec_15/A"
merge "subbyte2_and3_dec_15/A" "subbyte2_and3_dec_19/A"
merge "subbyte2_and3_dec_19/A" "subbyte2_and3_dec_23/A"
merge "subbyte2_and3_dec_23/A" "subbyte2_and3_dec_27/A"
merge "subbyte2_and3_dec_27/A" "subbyte2_and3_dec_31/A"
merge "subbyte2_and3_dec_31/A" "subbyte2_and3_dec_35/A"
merge "subbyte2_and3_dec_35/A" "subbyte2_and3_dec_39/A"
merge "subbyte2_and3_dec_39/A" "subbyte2_and3_dec_43/A"
merge "subbyte2_and3_dec_43/A" "subbyte2_and3_dec_47/A"
merge "subbyte2_and3_dec_47/A" "subbyte2_and3_dec_51/A"
merge "subbyte2_and3_dec_51/A" "subbyte2_and3_dec_55/A"
merge "subbyte2_and3_dec_55/A" "subbyte2_and3_dec_59/A"
merge "subbyte2_and3_dec_59/A" "subbyte2_and3_dec_63/A"
merge "subbyte2_and3_dec_63/A" "subbyte2_hierarchical_predecode2x4_2/out_0"
merge "subbyte2_hierarchical_predecode2x4_2/out_0" "li_3670_87#"
merge "subbyte2_and3_dec_0/gnd_uq0" "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/gnd" -25736.2 0 0 0 0 0 0 0 0 0 0 -225664 -16000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -284288 -20480 -385600 -40556 0 0 -144060 -5880 0 0 0 0 0 0
merge "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_1/gnd_uq0"
merge "subbyte2_and3_dec_1/gnd_uq0" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_2/gnd_uq0"
merge "subbyte2_and3_dec_2/gnd_uq0" "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_0/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_0/gnd"
merge "subbyte2_and3_dec_0/gnd" "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_1/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_1/gnd"
merge "subbyte2_and3_dec_1/gnd" "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_2/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_2/gnd"
merge "subbyte2_and3_dec_2/gnd" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_3/gnd_uq0"
merge "subbyte2_and3_dec_3/gnd_uq0" "subbyte2_and3_dec_4/gnd_uq0"
merge "subbyte2_and3_dec_4/gnd_uq0" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_5/gnd_uq0"
merge "subbyte2_and3_dec_5/gnd_uq0" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_3/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_3/gnd"
merge "subbyte2_and3_dec_3/gnd" "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_4/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_4/gnd"
merge "subbyte2_and3_dec_4/gnd" "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_5/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_5/gnd"
merge "subbyte2_and3_dec_5/gnd" "subbyte2_and3_dec_6/gnd_uq0"
merge "subbyte2_and3_dec_6/gnd_uq0" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd"
merge "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_7/gnd_uq0"
merge "subbyte2_and3_dec_7/gnd_uq0" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_8/gnd_uq0"
merge "subbyte2_and3_dec_8/gnd_uq0" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_9/gnd_uq0"
merge "subbyte2_and3_dec_9/gnd_uq0" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_6/gnd"
merge "subbyte2_and3_dec_6/gnd" "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd"
merge "subbyte2_and3_dec_6/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_7/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_7/gnd"
merge "subbyte2_and3_dec_7/gnd" "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_8/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_8/gnd"
merge "subbyte2_and3_dec_8/gnd" "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_9/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_9/gnd"
merge "subbyte2_and3_dec_9/gnd" "subbyte2_and3_dec_10/gnd_uq0"
merge "subbyte2_and3_dec_10/gnd_uq0" "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_11/gnd_uq0"
merge "subbyte2_and3_dec_11/gnd_uq0" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_12/gnd_uq0"
merge "subbyte2_and3_dec_12/gnd_uq0" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_13/gnd_uq0"
merge "subbyte2_and3_dec_13/gnd_uq0" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_10/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_10/gnd"
merge "subbyte2_and3_dec_10/gnd" "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_11/gnd"
merge "subbyte2_and3_dec_11/gnd" "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_12/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_12/gnd"
merge "subbyte2_and3_dec_12/gnd" "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_13/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_14/gnd_uq0"
merge "subbyte2_and3_dec_14/gnd_uq0" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_15/gnd_uq0"
merge "subbyte2_and3_dec_15/gnd_uq0" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_16/gnd_uq0"
merge "subbyte2_and3_dec_16/gnd_uq0" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_13/gnd"
merge "subbyte2_and3_dec_13/gnd" "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_14/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_14/gnd"
merge "subbyte2_and3_dec_14/gnd" "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_15/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_15/gnd"
merge "subbyte2_and3_dec_15/gnd" "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_16/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_16/gnd"
merge "subbyte2_and3_dec_16/gnd" "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_17/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_17/gnd_uq0"
merge "subbyte2_and3_dec_17/gnd_uq0" "subbyte2_and3_dec_18/gnd_uq0"
merge "subbyte2_and3_dec_18/gnd_uq0" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_19/gnd_uq0"
merge "subbyte2_and3_dec_19/gnd_uq0" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_20/gnd_uq0"
merge "subbyte2_and3_dec_20/gnd_uq0" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_17/gnd"
merge "subbyte2_and3_dec_17/gnd" "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_18/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_18/gnd"
merge "subbyte2_and3_dec_18/gnd" "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_19/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_19/gnd"
merge "subbyte2_and3_dec_19/gnd" "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_20/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd"
merge "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_21/gnd_uq0"
merge "subbyte2_and3_dec_21/gnd_uq0" "subbyte2_and3_dec_22/gnd_uq0"
merge "subbyte2_and3_dec_22/gnd_uq0" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_23/gnd_uq0"
merge "subbyte2_and3_dec_23/gnd_uq0" "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_20/gnd"
merge "subbyte2_and3_dec_20/gnd" "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_21/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_21/gnd"
merge "subbyte2_and3_dec_21/gnd" "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_22/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_22/gnd"
merge "subbyte2_and3_dec_22/gnd" "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_23/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_23/gnd"
merge "subbyte2_and3_dec_23/gnd" "subbyte2_and3_dec_24/gnd_uq0"
merge "subbyte2_and3_dec_24/gnd_uq0" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_25/gnd_uq0"
merge "subbyte2_and3_dec_25/gnd_uq0" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_26/gnd_uq0"
merge "subbyte2_and3_dec_26/gnd_uq0" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_27/gnd_uq0"
merge "subbyte2_and3_dec_27/gnd_uq0" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_24/gnd"
merge "subbyte2_and3_dec_24/gnd" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd"
merge "subbyte2_and3_dec_24/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_25/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_25/gnd"
merge "subbyte2_and3_dec_25/gnd" "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_26/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_26/gnd"
merge "subbyte2_and3_dec_26/gnd" "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_27/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_27/gnd"
merge "subbyte2_and3_dec_27/gnd" "subbyte2_and3_dec_28/gnd_uq0"
merge "subbyte2_and3_dec_28/gnd_uq0" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_29/gnd_uq0"
merge "subbyte2_and3_dec_29/gnd_uq0" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_30/gnd_uq0"
merge "subbyte2_and3_dec_30/gnd_uq0" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_28/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_28/gnd"
merge "subbyte2_and3_dec_28/gnd" "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_29/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_29/gnd"
merge "subbyte2_and3_dec_29/gnd" "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_30/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_30/gnd"
merge "subbyte2_and3_dec_30/gnd" "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_31/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_31/gnd_uq0"
merge "subbyte2_and3_dec_31/gnd_uq0" "subbyte2_and3_dec_32/gnd_uq0"
merge "subbyte2_and3_dec_32/gnd_uq0" "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_33/gnd_uq0"
merge "subbyte2_and3_dec_33/gnd_uq0" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_34/gnd_uq0"
merge "subbyte2_and3_dec_34/gnd_uq0" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_31/gnd"
merge "subbyte2_and3_dec_31/gnd" "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_32/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_32/gnd"
merge "subbyte2_and3_dec_32/gnd" "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_33/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_33/gnd"
merge "subbyte2_and3_dec_33/gnd" "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_34/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_34/gnd"
merge "subbyte2_and3_dec_34/gnd" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd"
merge "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_35/gnd_uq0"
merge "subbyte2_and3_dec_35/gnd_uq0" "subbyte2_and3_dec_36/gnd_uq0"
merge "subbyte2_and3_dec_36/gnd_uq0" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_37/gnd_uq0"
merge "subbyte2_and3_dec_37/gnd_uq0" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_35/gnd"
merge "subbyte2_and3_dec_35/gnd" "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_36/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_36/gnd"
merge "subbyte2_and3_dec_36/gnd" "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_37/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_37/gnd"
merge "subbyte2_and3_dec_37/gnd" "subbyte2_and3_dec_38/gnd_uq0"
merge "subbyte2_and3_dec_38/gnd_uq0" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_39/gnd_uq0"
merge "subbyte2_and3_dec_39/gnd_uq0" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_40/gnd_uq0"
merge "subbyte2_and3_dec_40/gnd_uq0" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_41/gnd_uq0"
merge "subbyte2_and3_dec_41/gnd_uq0" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_38/gnd"
merge "subbyte2_and3_dec_38/gnd" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd"
merge "subbyte2_and3_dec_38/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_39/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_39/gnd"
merge "subbyte2_and3_dec_39/gnd" "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_40/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_40/gnd"
merge "subbyte2_and3_dec_40/gnd" "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_41/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_41/gnd"
merge "subbyte2_and3_dec_41/gnd" "subbyte2_and3_dec_42/gnd_uq0"
merge "subbyte2_and3_dec_42/gnd_uq0" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_43/gnd_uq0"
merge "subbyte2_and3_dec_43/gnd_uq0" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_44/gnd_uq0"
merge "subbyte2_and3_dec_44/gnd_uq0" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_42/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_42/gnd"
merge "subbyte2_and3_dec_42/gnd" "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_43/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_43/gnd"
merge "subbyte2_and3_dec_43/gnd" "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_44/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_44/gnd"
merge "subbyte2_and3_dec_44/gnd" "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_45/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_45/gnd_uq0"
merge "subbyte2_and3_dec_45/gnd_uq0" "subbyte2_and3_dec_46/gnd_uq0"
merge "subbyte2_and3_dec_46/gnd_uq0" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_47/gnd_uq0"
merge "subbyte2_and3_dec_47/gnd_uq0" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_48/gnd_uq0"
merge "subbyte2_and3_dec_48/gnd_uq0" "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_45/gnd"
merge "subbyte2_and3_dec_45/gnd" "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_46/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_46/gnd"
merge "subbyte2_and3_dec_46/gnd" "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_47/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_47/gnd"
merge "subbyte2_and3_dec_47/gnd" "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_48/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_48/gnd"
merge "subbyte2_and3_dec_48/gnd" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/gnd" "gnd_uq12"
merge "gnd_uq12" "gnd_uq13"
merge "gnd_uq13" "subbyte2_and3_dec_49/gnd_uq0"
merge "subbyte2_and3_dec_49/gnd_uq0" "subbyte2_and3_dec_50/gnd_uq0"
merge "subbyte2_and3_dec_50/gnd_uq0" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_51/gnd_uq0"
merge "subbyte2_and3_dec_51/gnd_uq0" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_52/gnd_uq0"
merge "subbyte2_and3_dec_52/gnd_uq0" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_49/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_49/gnd"
merge "subbyte2_and3_dec_49/gnd" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_50/gnd"
merge "subbyte2_and3_dec_50/gnd" "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_51/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_51/gnd"
merge "subbyte2_and3_dec_51/gnd" "subbyte2_hierarchical_predecode2x4_0/gnd_uq0"
merge "subbyte2_hierarchical_predecode2x4_0/gnd_uq0" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd"
merge "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_hierarchical_predecode2x4_0/gnd_uq1"
merge "subbyte2_hierarchical_predecode2x4_0/gnd_uq1" "gnd_uq9"
merge "gnd_uq9" "subbyte2_hierarchical_predecode2x4_0/gnd"
merge "subbyte2_hierarchical_predecode2x4_0/gnd" "gnd_uq10"
merge "gnd_uq10" "gnd_uq11"
merge "gnd_uq11" "subbyte2_and3_dec_53/gnd_uq0"
merge "subbyte2_and3_dec_53/gnd_uq0" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_54/gnd_uq0"
merge "subbyte2_and3_dec_54/gnd_uq0" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_55/gnd_uq0"
merge "subbyte2_and3_dec_55/gnd_uq0" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_52/gnd"
merge "subbyte2_and3_dec_52/gnd" "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd"
merge "subbyte2_and3_dec_52/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_53/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_53/gnd"
merge "subbyte2_and3_dec_53/gnd" "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_54/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_54/gnd"
merge "subbyte2_and3_dec_54/gnd" "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_55/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_55/gnd"
merge "subbyte2_and3_dec_55/gnd" "subbyte2_and3_dec_56/gnd_uq0"
merge "subbyte2_and3_dec_56/gnd_uq0" "gnd_uq7"
merge "gnd_uq7" "gnd_uq8"
merge "gnd_uq8" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_57/gnd_uq0"
merge "subbyte2_and3_dec_57/gnd_uq0" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_58/gnd_uq0"
merge "subbyte2_and3_dec_58/gnd_uq0" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_59/gnd_uq0"
merge "subbyte2_and3_dec_59/gnd_uq0" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_60/gnd_uq0"
merge "subbyte2_and3_dec_60/gnd_uq0" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_61/gnd_uq0"
merge "subbyte2_and3_dec_61/gnd_uq0" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_62/gnd_uq0"
merge "subbyte2_and3_dec_62/gnd_uq0" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_63/gnd_uq0"
merge "subbyte2_and3_dec_63/gnd_uq0" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/gnd"
merge "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/gnd" "subbyte2_and3_dec_56/gnd"
merge "subbyte2_and3_dec_56/gnd" "gnd_uq14"
merge "gnd_uq14" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd"
merge "subbyte2_and3_dec_56/sky130_fd_bd_sram__openram_dp_nand3_dec_0/gnd" "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_57/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_57/gnd"
merge "subbyte2_and3_dec_57/gnd" "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_58/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_58/gnd"
merge "subbyte2_and3_dec_58/gnd" "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_59/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_59/gnd"
merge "subbyte2_and3_dec_59/gnd" "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_60/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_60/gnd"
merge "subbyte2_and3_dec_60/gnd" "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_61/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_61/gnd"
merge "subbyte2_and3_dec_61/gnd" "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_62/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_62/gnd"
merge "subbyte2_and3_dec_62/gnd" "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND"
merge "subbyte2_and3_dec_63/sky130_fd_bd_sram__openram_dp_nand3_dec_0/GND" "subbyte2_and3_dec_63/gnd"
merge "subbyte2_and3_dec_63/gnd" "gnd_uq15"
merge "gnd_uq15" "subbyte2_hierarchical_predecode2x4_1/gnd_uq0"
merge "subbyte2_hierarchical_predecode2x4_1/gnd_uq0" "subbyte2_hierarchical_predecode2x4_2/gnd_uq0"
merge "subbyte2_hierarchical_predecode2x4_2/gnd_uq0" "gnd_uq4"
merge "gnd_uq4" "subbyte2_hierarchical_predecode2x4_1/gnd_uq1"
merge "subbyte2_hierarchical_predecode2x4_1/gnd_uq1" "gnd_uq0"
merge "gnd_uq0" "gnd_uq2"
merge "gnd_uq2" "subbyte2_hierarchical_predecode2x4_1/gnd"
merge "subbyte2_hierarchical_predecode2x4_1/gnd" "gnd_uq5"
merge "gnd_uq5" "gnd_uq6"
merge "gnd_uq6" "subbyte2_hierarchical_predecode2x4_2/gnd_uq1"
merge "subbyte2_hierarchical_predecode2x4_2/gnd_uq1" "subbyte2_hierarchical_predecode2x4_2/gnd"
merge "subbyte2_hierarchical_predecode2x4_2/gnd" "gnd"
merge "gnd" "gnd_uq1"
merge "gnd_uq1" "gnd_uq3"
merge "subbyte2_and3_dec_11/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" "subbyte2_and3_dec_8/B" -1289.92 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -27778 -2790 -83104 -5964 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_8/B" "subbyte2_and3_dec_9/B"
merge "subbyte2_and3_dec_9/B" "subbyte2_and3_dec_10/B"
merge "subbyte2_and3_dec_10/B" "subbyte2_and3_dec_11/B"
merge "subbyte2_and3_dec_11/B" "subbyte2_and3_dec_24/B"
merge "subbyte2_and3_dec_24/B" "subbyte2_and3_dec_25/B"
merge "subbyte2_and3_dec_25/B" "subbyte2_and3_dec_26/B"
merge "subbyte2_and3_dec_26/B" "subbyte2_and3_dec_27/B"
merge "subbyte2_and3_dec_27/B" "subbyte2_and3_dec_40/B"
merge "subbyte2_and3_dec_40/B" "subbyte2_and3_dec_41/B"
merge "subbyte2_and3_dec_41/B" "subbyte2_and3_dec_42/B"
merge "subbyte2_and3_dec_42/B" "subbyte2_and3_dec_43/B"
merge "subbyte2_and3_dec_43/B" "subbyte2_and3_dec_56/B"
merge "subbyte2_and3_dec_56/B" "subbyte2_hierarchical_predecode2x4_1/out_1"
merge "subbyte2_hierarchical_predecode2x4_1/out_1" "subbyte2_and3_dec_57/B"
merge "subbyte2_and3_dec_57/B" "subbyte2_and3_dec_58/B"
merge "subbyte2_and3_dec_58/B" "subbyte2_and3_dec_59/B"
merge "subbyte2_and3_dec_59/B" "li_3670_3007#"
merge "subbyte2_hierarchical_predecode2x4_2/in_0" "addr_0" -430.037 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1700 -168 -23956 -1772 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_21/Z" "decode_42" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_0/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_0/vdd_uq0" -16501.8 0 0 0 0 -2018560 -53992 0 0 -131200 -8448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -71808 -6400 -211392 -21064 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_0/vdd_uq0" "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_1/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_1/vdd_uq0"
merge "subbyte2_and3_dec_1/vdd_uq0" "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_2/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_2/vdd_uq0"
merge "subbyte2_and3_dec_2/vdd_uq0" "subbyte2_and3_dec_3/vdd_uq0"
merge "subbyte2_and3_dec_3/vdd_uq0" "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_3/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_4/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_4/vdd_uq0"
merge "subbyte2_and3_dec_4/vdd_uq0" "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_5/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_5/vdd_uq0"
merge "subbyte2_and3_dec_5/vdd_uq0" "subbyte2_and3_dec_6/vdd_uq0"
merge "subbyte2_and3_dec_6/vdd_uq0" "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_6/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_7/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_7/vdd_uq0"
merge "subbyte2_and3_dec_7/vdd_uq0" "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_8/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_8/vdd_uq0"
merge "subbyte2_and3_dec_8/vdd_uq0" "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_9/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_9/vdd_uq0"
merge "subbyte2_and3_dec_9/vdd_uq0" "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_10/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_10/vdd_uq0"
merge "subbyte2_and3_dec_10/vdd_uq0" "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_11/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_11/vdd_uq0"
merge "subbyte2_and3_dec_11/vdd_uq0" "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_12/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_12/vdd_uq0"
merge "subbyte2_and3_dec_12/vdd_uq0" "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_13/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_13/vdd_uq0"
merge "subbyte2_and3_dec_13/vdd_uq0" "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_14/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_14/vdd_uq0"
merge "subbyte2_and3_dec_14/vdd_uq0" "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_15/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_15/vdd_uq0"
merge "subbyte2_and3_dec_15/vdd_uq0" "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_16/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_16/vdd_uq0"
merge "subbyte2_and3_dec_16/vdd_uq0" "subbyte2_and3_dec_17/vdd_uq0"
merge "subbyte2_and3_dec_17/vdd_uq0" "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_17/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_18/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_18/vdd_uq0"
merge "subbyte2_and3_dec_18/vdd_uq0" "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_19/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_19/vdd_uq0"
merge "subbyte2_and3_dec_19/vdd_uq0" "subbyte2_and3_dec_20/vdd_uq0"
merge "subbyte2_and3_dec_20/vdd_uq0" "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_20/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_21/vdd_uq0"
merge "subbyte2_and3_dec_21/vdd_uq0" "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_21/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_22/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_22/vdd_uq0"
merge "subbyte2_and3_dec_22/vdd_uq0" "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_23/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_23/vdd_uq0"
merge "subbyte2_and3_dec_23/vdd_uq0" "subbyte2_and3_dec_24/vdd_uq0"
merge "subbyte2_and3_dec_24/vdd_uq0" "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_24/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_25/vdd_uq0"
merge "subbyte2_and3_dec_25/vdd_uq0" "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_26/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_26/vdd_uq0"
merge "subbyte2_and3_dec_26/vdd_uq0" "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_27/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_27/vdd_uq0"
merge "subbyte2_and3_dec_27/vdd_uq0" "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_28/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_28/vdd_uq0"
merge "subbyte2_and3_dec_28/vdd_uq0" "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_29/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_29/vdd_uq0"
merge "subbyte2_and3_dec_29/vdd_uq0" "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_30/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_30/vdd_uq0"
merge "subbyte2_and3_dec_30/vdd_uq0" "subbyte2_and3_dec_31/vdd_uq0"
merge "subbyte2_and3_dec_31/vdd_uq0" "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_31/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_32/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_32/vdd_uq0"
merge "subbyte2_and3_dec_32/vdd_uq0" "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_33/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_33/vdd_uq0"
merge "subbyte2_and3_dec_33/vdd_uq0" "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_34/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_34/vdd_uq0"
merge "subbyte2_and3_dec_34/vdd_uq0" "subbyte2_and3_dec_35/vdd_uq0"
merge "subbyte2_and3_dec_35/vdd_uq0" "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_35/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_36/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_36/vdd_uq0"
merge "subbyte2_and3_dec_36/vdd_uq0" "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_37/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_37/vdd_uq0"
merge "subbyte2_and3_dec_37/vdd_uq0" "subbyte2_and3_dec_38/vdd_uq0"
merge "subbyte2_and3_dec_38/vdd_uq0" "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_38/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_39/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_39/vdd_uq0"
merge "subbyte2_and3_dec_39/vdd_uq0" "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_40/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_40/vdd_uq0"
merge "subbyte2_and3_dec_40/vdd_uq0" "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_41/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_41/vdd_uq0"
merge "subbyte2_and3_dec_41/vdd_uq0" "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_42/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_42/vdd_uq0"
merge "subbyte2_and3_dec_42/vdd_uq0" "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_43/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_43/vdd_uq0"
merge "subbyte2_and3_dec_43/vdd_uq0" "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_44/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_44/vdd_uq0"
merge "subbyte2_and3_dec_44/vdd_uq0" "subbyte2_and3_dec_45/vdd_uq0"
merge "subbyte2_and3_dec_45/vdd_uq0" "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_45/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_46/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_46/vdd_uq0"
merge "subbyte2_and3_dec_46/vdd_uq0" "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_47/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_47/vdd_uq0"
merge "subbyte2_and3_dec_47/vdd_uq0" "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_48/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_48/vdd_uq0"
merge "subbyte2_and3_dec_48/vdd_uq0" "subbyte2_and3_dec_49/vdd_uq0"
merge "subbyte2_and3_dec_49/vdd_uq0" "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_49/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_50/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_50/vdd_uq0"
merge "subbyte2_and3_dec_50/vdd_uq0" "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_51/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_51/vdd_uq0"
merge "subbyte2_and3_dec_51/vdd_uq0" "subbyte2_and3_dec_52/vdd_uq0"
merge "subbyte2_and3_dec_52/vdd_uq0" "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_52/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_53/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_53/vdd_uq0"
merge "subbyte2_and3_dec_53/vdd_uq0" "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_54/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_54/vdd_uq0"
merge "subbyte2_and3_dec_54/vdd_uq0" "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_55/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_55/vdd_uq0"
merge "subbyte2_and3_dec_55/vdd_uq0" "subbyte2_and3_dec_56/vdd_uq0"
merge "subbyte2_and3_dec_56/vdd_uq0" "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_56/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_57/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_57/vdd_uq0"
merge "subbyte2_and3_dec_57/vdd_uq0" "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_58/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_58/vdd_uq0"
merge "subbyte2_and3_dec_58/vdd_uq0" "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_59/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_59/vdd_uq0"
merge "subbyte2_and3_dec_59/vdd_uq0" "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_60/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_60/vdd_uq0"
merge "subbyte2_and3_dec_60/vdd_uq0" "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_61/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_61/vdd_uq0"
merge "subbyte2_and3_dec_61/vdd_uq0" "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_62/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_62/vdd_uq0"
merge "subbyte2_and3_dec_62/vdd_uq0" "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/vdd"
merge "subbyte2_and3_dec_63/subbyte2_pinv_dec_0/vdd" "subbyte2_and3_dec_63/vdd_uq0"
merge "subbyte2_and3_dec_63/vdd_uq0" "vdd_uq14"
merge "subbyte2_and3_dec_16/C" "subbyte2_and3_dec_17/C" -4007.94 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -27778 -2790 -200704 -14364 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_17/C" "subbyte2_and3_dec_18/C"
merge "subbyte2_and3_dec_18/C" "subbyte2_and3_dec_19/C"
merge "subbyte2_and3_dec_19/C" "subbyte2_and3_dec_20/C"
merge "subbyte2_and3_dec_20/C" "subbyte2_and3_dec_21/C"
merge "subbyte2_and3_dec_21/C" "subbyte2_and3_dec_22/C"
merge "subbyte2_and3_dec_22/C" "subbyte2_and3_dec_23/C"
merge "subbyte2_and3_dec_23/C" "subbyte2_and3_dec_24/C"
merge "subbyte2_and3_dec_24/C" "subbyte2_and3_dec_25/C"
merge "subbyte2_and3_dec_25/C" "subbyte2_and3_dec_26/C"
merge "subbyte2_and3_dec_26/C" "subbyte2_and3_dec_27/C"
merge "subbyte2_and3_dec_27/C" "subbyte2_and3_dec_28/C"
merge "subbyte2_and3_dec_28/C" "subbyte2_and3_dec_29/C"
merge "subbyte2_and3_dec_29/C" "subbyte2_and3_dec_30/C"
merge "subbyte2_and3_dec_30/C" "subbyte2_and3_dec_31/C"
merge "subbyte2_and3_dec_31/C" "subbyte2_hierarchical_predecode2x4_0/out_2"
merge "subbyte2_hierarchical_predecode2x4_0/out_2" "li_3670_5617#"
merge "subbyte2_and3_dec_1/A" "subbyte2_and3_dec_5/A" -2010.83 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -27778 -2790 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_5/A" "subbyte2_and3_dec_9/A"
merge "subbyte2_and3_dec_9/A" "subbyte2_and3_dec_13/A"
merge "subbyte2_and3_dec_13/A" "subbyte2_and3_dec_17/A"
merge "subbyte2_and3_dec_17/A" "subbyte2_and3_dec_21/A"
merge "subbyte2_and3_dec_21/A" "subbyte2_and3_dec_25/A"
merge "subbyte2_and3_dec_25/A" "subbyte2_and3_dec_29/A"
merge "subbyte2_and3_dec_29/A" "subbyte2_and3_dec_33/A"
merge "subbyte2_and3_dec_33/A" "subbyte2_and3_dec_37/A"
merge "subbyte2_and3_dec_37/A" "subbyte2_and3_dec_41/A"
merge "subbyte2_and3_dec_41/A" "subbyte2_and3_dec_45/A"
merge "subbyte2_and3_dec_45/A" "subbyte2_and3_dec_49/A"
merge "subbyte2_and3_dec_49/A" "subbyte2_and3_dec_53/A"
merge "subbyte2_and3_dec_53/A" "subbyte2_and3_dec_57/A"
merge "subbyte2_and3_dec_57/A" "subbyte2_and3_dec_61/A"
merge "subbyte2_and3_dec_61/A" "subbyte2_hierarchical_predecode2x4_2/out_2"
merge "subbyte2_hierarchical_predecode2x4_2/out_2" "li_3670_877#"
merge "subbyte2_and3_dec_2/A" "subbyte2_and3_dec_6/A" -2040.47 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -27778 -2790 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_6/A" "subbyte2_and3_dec_10/A"
merge "subbyte2_and3_dec_10/A" "subbyte2_and3_dec_14/A"
merge "subbyte2_and3_dec_14/A" "subbyte2_and3_dec_18/A"
merge "subbyte2_and3_dec_18/A" "subbyte2_and3_dec_22/A"
merge "subbyte2_and3_dec_22/A" "subbyte2_and3_dec_26/A"
merge "subbyte2_and3_dec_26/A" "subbyte2_and3_dec_30/A"
merge "subbyte2_and3_dec_30/A" "subbyte2_and3_dec_34/A"
merge "subbyte2_and3_dec_34/A" "subbyte2_and3_dec_38/A"
merge "subbyte2_and3_dec_38/A" "subbyte2_and3_dec_42/A"
merge "subbyte2_and3_dec_42/A" "subbyte2_and3_dec_46/A"
merge "subbyte2_and3_dec_46/A" "subbyte2_and3_dec_50/A"
merge "subbyte2_and3_dec_50/A" "subbyte2_and3_dec_54/A"
merge "subbyte2_and3_dec_54/A" "subbyte2_and3_dec_58/A"
merge "subbyte2_and3_dec_58/A" "subbyte2_and3_dec_62/A"
merge "subbyte2_and3_dec_62/A" "subbyte2_hierarchical_predecode2x4_2/out_1"
merge "subbyte2_hierarchical_predecode2x4_2/out_1" "li_3670_637#"
merge "subbyte2_and3_dec_51/Z" "decode_12" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_0/C" "subbyte2_and3_dec_1/C" -7439.59 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -27778 -2790 -235200 -16800 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_1/C" "subbyte2_and3_dec_2/C"
merge "subbyte2_and3_dec_2/C" "subbyte2_and3_dec_3/C"
merge "subbyte2_and3_dec_3/C" "subbyte2_and3_dec_4/C"
merge "subbyte2_and3_dec_4/C" "subbyte2_and3_dec_5/C"
merge "subbyte2_and3_dec_5/C" "subbyte2_and3_dec_6/C"
merge "subbyte2_and3_dec_6/C" "subbyte2_and3_dec_7/C"
merge "subbyte2_and3_dec_7/C" "subbyte2_and3_dec_8/C"
merge "subbyte2_and3_dec_8/C" "subbyte2_and3_dec_9/C"
merge "subbyte2_and3_dec_9/C" "subbyte2_and3_dec_10/C"
merge "subbyte2_and3_dec_10/C" "subbyte2_and3_dec_11/C"
merge "subbyte2_and3_dec_11/C" "subbyte2_and3_dec_12/C"
merge "subbyte2_and3_dec_12/C" "subbyte2_and3_dec_13/C"
merge "subbyte2_and3_dec_13/C" "subbyte2_and3_dec_14/C"
merge "subbyte2_and3_dec_14/C" "subbyte2_and3_dec_15/C"
merge "subbyte2_and3_dec_15/C" "subbyte2_hierarchical_predecode2x4_0/out_3"
merge "subbyte2_hierarchical_predecode2x4_0/out_3" "li_3670_6167#"
merge "subbyte2_and3_dec_4/B" "subbyte2_and3_dec_5/B" -1197.88 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -27778 -2790 -43904 -3164 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_5/B" "subbyte2_and3_dec_6/B"
merge "subbyte2_and3_dec_6/B" "subbyte2_and3_dec_7/B"
merge "subbyte2_and3_dec_7/B" "subbyte2_and3_dec_20/B"
merge "subbyte2_and3_dec_20/B" "subbyte2_and3_dec_21/B"
merge "subbyte2_and3_dec_21/B" "subbyte2_and3_dec_22/B"
merge "subbyte2_and3_dec_22/B" "subbyte2_and3_dec_23/B"
merge "subbyte2_and3_dec_23/B" "subbyte2_and3_dec_36/B"
merge "subbyte2_and3_dec_36/B" "subbyte2_and3_dec_37/B"
merge "subbyte2_and3_dec_37/B" "subbyte2_and3_dec_38/B"
merge "subbyte2_and3_dec_38/B" "subbyte2_and3_dec_39/B"
merge "subbyte2_and3_dec_39/B" "subbyte2_and3_dec_52/B"
merge "subbyte2_and3_dec_52/B" "subbyte2_and3_dec_53/B"
merge "subbyte2_and3_dec_53/B" "subbyte2_and3_dec_54/B"
merge "subbyte2_and3_dec_54/B" "subbyte2_and3_dec_55/B"
merge "subbyte2_and3_dec_55/B" "subbyte2_hierarchical_predecode2x4_1/out_2"
merge "subbyte2_hierarchical_predecode2x4_1/out_2" "li_3670_3247#"
merge "subbyte2_hierarchical_predecode2x4_2/in_1" "addr_1" -229.518 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1700 -168 -23956 -1772 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_48/C" "subbyte2_and3_dec_49/C" -4328.18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -27778 -2790 -475104 -33964 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_49/C" "subbyte2_and3_dec_50/C"
merge "subbyte2_and3_dec_50/C" "subbyte2_and3_dec_51/C"
merge "subbyte2_and3_dec_51/C" "subbyte2_and3_dec_52/C"
merge "subbyte2_and3_dec_52/C" "subbyte2_hierarchical_predecode2x4_0/out_0"
merge "subbyte2_hierarchical_predecode2x4_0/out_0" "subbyte2_and3_dec_53/C"
merge "subbyte2_and3_dec_53/C" "subbyte2_and3_dec_54/C"
merge "subbyte2_and3_dec_54/C" "subbyte2_and3_dec_55/C"
merge "subbyte2_and3_dec_55/C" "subbyte2_and3_dec_56/C"
merge "subbyte2_and3_dec_56/C" "subbyte2_and3_dec_57/C"
merge "subbyte2_and3_dec_57/C" "subbyte2_and3_dec_58/C"
merge "subbyte2_and3_dec_58/C" "subbyte2_and3_dec_59/C"
merge "subbyte2_and3_dec_59/C" "subbyte2_and3_dec_60/C"
merge "subbyte2_and3_dec_60/C" "subbyte2_and3_dec_61/C"
merge "subbyte2_and3_dec_61/C" "subbyte2_and3_dec_62/C"
merge "subbyte2_and3_dec_62/C" "subbyte2_and3_dec_63/C"
merge "subbyte2_and3_dec_63/C" "li_3670_4827#"
merge "subbyte2_and3_dec_14/Z" "decode_49" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_0/A" "subbyte2_and3_dec_4/A" -2024.14 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -27778 -2790 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_4/A" "subbyte2_and3_dec_8/A"
merge "subbyte2_and3_dec_8/A" "subbyte2_and3_dec_12/A"
merge "subbyte2_and3_dec_12/A" "subbyte2_and3_dec_16/A"
merge "subbyte2_and3_dec_16/A" "subbyte2_and3_dec_20/A"
merge "subbyte2_and3_dec_20/A" "subbyte2_and3_dec_24/A"
merge "subbyte2_and3_dec_24/A" "subbyte2_and3_dec_28/A"
merge "subbyte2_and3_dec_28/A" "subbyte2_and3_dec_32/A"
merge "subbyte2_and3_dec_32/A" "subbyte2_and3_dec_36/A"
merge "subbyte2_and3_dec_36/A" "subbyte2_and3_dec_40/A"
merge "subbyte2_and3_dec_40/A" "subbyte2_and3_dec_44/A"
merge "subbyte2_and3_dec_44/A" "subbyte2_and3_dec_48/A"
merge "subbyte2_and3_dec_48/A" "subbyte2_and3_dec_52/A"
merge "subbyte2_and3_dec_52/A" "subbyte2_and3_dec_56/A"
merge "subbyte2_and3_dec_56/A" "subbyte2_and3_dec_60/A"
merge "subbyte2_and3_dec_60/A" "subbyte2_hierarchical_predecode2x4_2/out_3"
merge "subbyte2_hierarchical_predecode2x4_2/out_3" "li_3670_1427#"
merge "subbyte2_and3_dec_0/B" "subbyte2_and3_dec_1/B" -1259.81 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -27778 -2790 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_1/B" "subbyte2_and3_dec_2/B"
merge "subbyte2_and3_dec_2/B" "subbyte2_and3_dec_3/B"
merge "subbyte2_and3_dec_3/B" "subbyte2_and3_dec_16/B"
merge "subbyte2_and3_dec_16/B" "subbyte2_and3_dec_17/B"
merge "subbyte2_and3_dec_17/B" "subbyte2_and3_dec_18/B"
merge "subbyte2_and3_dec_18/B" "subbyte2_and3_dec_19/B"
merge "subbyte2_and3_dec_19/B" "subbyte2_and3_dec_32/B"
merge "subbyte2_and3_dec_32/B" "subbyte2_and3_dec_33/B"
merge "subbyte2_and3_dec_33/B" "subbyte2_and3_dec_34/B"
merge "subbyte2_and3_dec_34/B" "subbyte2_and3_dec_35/B"
merge "subbyte2_and3_dec_35/B" "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B"
merge "subbyte2_and3_dec_50/sky130_fd_bd_sram__openram_dp_nand3_dec_0/B" "subbyte2_and3_dec_48/B"
merge "subbyte2_and3_dec_48/B" "subbyte2_and3_dec_49/B"
merge "subbyte2_and3_dec_49/B" "subbyte2_and3_dec_50/B"
merge "subbyte2_and3_dec_50/B" "subbyte2_and3_dec_51/B"
merge "subbyte2_and3_dec_51/B" "subbyte2_hierarchical_predecode2x4_1/out_3"
merge "subbyte2_hierarchical_predecode2x4_1/out_3" "li_3670_3797#"
merge "subbyte2_and3_dec_32/C" "subbyte2_and3_dec_33/C" -4138.49 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -27778 -2790 -279104 -19964 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_33/C" "subbyte2_and3_dec_34/C"
merge "subbyte2_and3_dec_34/C" "subbyte2_and3_dec_35/C"
merge "subbyte2_and3_dec_35/C" "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/C"
merge "subbyte2_and3_dec_35/sky130_fd_bd_sram__openram_dp_nand3_dec_0/C" "subbyte2_and3_dec_36/C"
merge "subbyte2_and3_dec_36/C" "subbyte2_and3_dec_37/C"
merge "subbyte2_and3_dec_37/C" "subbyte2_and3_dec_38/C"
merge "subbyte2_and3_dec_38/C" "subbyte2_and3_dec_39/C"
merge "subbyte2_and3_dec_39/C" "subbyte2_and3_dec_40/C"
merge "subbyte2_and3_dec_40/C" "subbyte2_and3_dec_41/C"
merge "subbyte2_and3_dec_41/C" "subbyte2_and3_dec_42/C"
merge "subbyte2_and3_dec_42/C" "subbyte2_and3_dec_43/C"
merge "subbyte2_and3_dec_43/C" "subbyte2_and3_dec_44/C"
merge "subbyte2_and3_dec_44/C" "subbyte2_and3_dec_45/C"
merge "subbyte2_and3_dec_45/C" "subbyte2_and3_dec_46/C"
merge "subbyte2_and3_dec_46/C" "subbyte2_and3_dec_47/C"
merge "subbyte2_and3_dec_47/C" "subbyte2_hierarchical_predecode2x4_0/out_1"
merge "subbyte2_hierarchical_predecode2x4_0/out_1" "li_3670_5377#"
merge "subbyte2_hierarchical_predecode2x4_2/vdd_uq0" "vdd_uq0" -383.664 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19208 -784 0 0 0 0 0 0
merge "vdd_uq0" "vdd_uq2"
merge "subbyte2_and3_dec_44/Z" "decode_19" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_hierarchical_predecode2x4_1/in_0" "addr_2" -298.774 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1700 -168 -23956 -1772 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_hierarchical_predecode2x4_2/vdd_uq1" "vdd_uq1" -65.2942 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9604 -392 0 0 0 0 0 0
merge "subbyte2_and3_dec_37/Z" "decode_26" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_hierarchical_predecode2x4_1/in_1" "addr_3" -219.119 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1700 -168 -23956 -1772 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_hierarchical_predecode2x4_0/in_0" "addr_4" -381.591 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1700 -168 -2116 -184 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_12/Z" "decode_51" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_hierarchical_predecode2x4_2/vdd" "vdd" -125.709 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19208 -784 0 0 0 0 0 0
merge "vdd" "vdd_uq3"
merge "subbyte2_and3_dec_42/Z" "decode_21" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_hierarchical_predecode2x4_0/in_1" "addr_5" -564.487 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1700 -168 -2116 -184 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_8/Z" "decode_55" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_12/B" "subbyte2_and3_dec_13/B" -1339.14 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -27778 -2840 -122304 -8764 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_13/B" "subbyte2_and3_dec_14/B"
merge "subbyte2_and3_dec_14/B" "subbyte2_and3_dec_15/B"
merge "subbyte2_and3_dec_15/B" "subbyte2_and3_dec_28/B"
merge "subbyte2_and3_dec_28/B" "subbyte2_and3_dec_29/B"
merge "subbyte2_and3_dec_29/B" "subbyte2_and3_dec_30/B"
merge "subbyte2_and3_dec_30/B" "subbyte2_and3_dec_31/B"
merge "subbyte2_and3_dec_31/B" "subbyte2_and3_dec_44/B"
merge "subbyte2_and3_dec_44/B" "subbyte2_and3_dec_45/B"
merge "subbyte2_and3_dec_45/B" "subbyte2_and3_dec_46/B"
merge "subbyte2_and3_dec_46/B" "subbyte2_and3_dec_47/B"
merge "subbyte2_and3_dec_47/B" "subbyte2_and3_dec_60/B"
merge "subbyte2_and3_dec_60/B" "subbyte2_and3_dec_61/B"
merge "subbyte2_and3_dec_61/B" "subbyte2_and3_dec_62/B"
merge "subbyte2_and3_dec_62/B" "subbyte2_and3_dec_63/B"
merge "subbyte2_and3_dec_63/B" "subbyte2_hierarchical_predecode2x4_1/out_0"
merge "subbyte2_hierarchical_predecode2x4_1/out_0" "li_3670_2457#"
merge "subbyte2_hierarchical_predecode2x4_1/vdd_uq0" "vdd_uq7" -391.894 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19208 -784 0 0 0 0 0 0
merge "vdd_uq7" "vdd_uq4"
merge "subbyte2_and3_dec_35/Z" "decode_28" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_hierarchical_predecode2x4_1/vdd" "vdd_uq8" -150.77 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19208 -784 0 0 0 0 0 0
merge "vdd_uq8" "vdd_uq5"
merge "subbyte2_and3_dec_28/Z" "decode_35" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_10/Z" "decode_53" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_25/subbyte2_pinv_dec_0/Z" "subbyte2_and3_dec_25/Z" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_25/Z" "decode_38"
merge "subbyte2_hierarchical_predecode2x4_1/vdd_uq1" "vdd_uq6" -65.8634 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9604 -392 0 0 0 0 0 0
merge "subbyte2_and3_dec_58/Z" "decode_5" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_40/Z" "decode_23" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_6/Z" "decode_57" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_33/Z" "decode_30" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_63/Z" "decode_0" -193.123 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_26/Z" "decode_37" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_hierarchical_predecode2x4_0/vdd_uq0" "vdd_uq12" -378.617 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19208 -784 0 0 0 0 0 0
merge "vdd_uq12" "vdd_uq9"
merge "subbyte2_and3_dec_56/Z" "decode_7" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_19/Z" "decode_44" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_4/Z" "decode_59" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_49/Z" "decode_14" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_31/Z" "decode_32" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_62/Z" "decode_1" -191.16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_61/Z" "decode_2" -198.553 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_24/Z" "decode_39" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_54/Z" "decode_9" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_17/Z" "decode_46" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_3/Z" "decode_60" -200.915 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_60/Z" "decode_3" -200.915 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_2/Z" "decode_61" -198.553 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_47/Z" "decode_16" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_13/Z" "decode_50" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_59/Z" "decode_4" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_22/Z" "decode_41" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_1/Z" "decode_62" -191.16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_23/Z" "decode_40" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_52/Z" "decode_11" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_15/Z" "decode_48" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_0/Z" "decode_63" -193.123 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_11/Z" "decode_52" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_57/Z" "decode_6" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_45/Z" "decode_18" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_hierarchical_predecode2x4_0/vdd" "vdd_uq13" -125.747 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19208 -784 0 0 0 0 0 0
merge "vdd_uq13" "vdd_uq10"
merge "subbyte2_and3_dec_32/Z" "decode_31" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_43/Z" "decode_20" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_38/Z" "decode_25" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_9/Z" "decode_54" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_20/Z" "decode_43" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_53/Z" "decode_10" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_55/Z" "decode_8" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_50/Z" "decode_13" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_30/Z" "decode_33" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_41/Z" "decode_22" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_7/Z" "decode_56" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_18/Z" "decode_45" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_29/Z" "decode_34" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_36/Z" "decode_27" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_39/Z" "decode_24" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_hierarchical_predecode2x4_0/vdd_uq1" "vdd_uq11" -65.5324 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9604 -392 0 0 0 0 0 0
merge "subbyte2_and3_dec_5/Z" "decode_58" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_16/Z" "decode_47" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_27/Z" "decode_36" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_48/Z" "decode_15" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_34/Z" "decode_29" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
merge "subbyte2_and3_dec_46/Z" "decode_17" -200.448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19618 -1222 0 0 0 0 0 0 0 0 0 0 0 0
