<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1763072928" />
    <testcase name="test_reset_and_flags" classname="test_fifo_ce" file="/home/suoglu/Projects/Personal/verilog-util/sim/test_fifo_ce/test_fifo_ce.py" lineno="45" time="0.00040650367736816406" sim_time_ns="30.0" ratio_time="73800.07038123168" />
    <testcase name="test_single_push_pop" classname="test_fifo_ce" file="/home/suoglu/Projects/Personal/verilog-util/sim/test_fifo_ce/test_fifo_ce.py" lineno="59" time="0.0005941390991210938" sim_time_ns="80.0" ratio_time="134648.60353130015" />
    <testcase name="test_fill_and_full_flag" classname="test_fifo_ce" file="/home/suoglu/Projects/Personal/verilog-util/sim/test_fifo_ce/test_fifo_ce.py" lineno="93" time="0.011355161666870117" sim_time_ns="3280.0" ratio_time="288855.420664749" />
    <testcase name="test_randomized_sequence" classname="test_fifo_ce" file="/home/suoglu/Projects/Personal/verilog-util/sim/test_fifo_ce/test_fifo_ce.py" lineno="136" time="0.03802895545959473" sim_time_ns="10410.0" ratio_time="273738.7833610232" />
    <testcase name="test_edge_sensitivity" classname="test_fifo_ce" file="/home/suoglu/Projects/Personal/verilog-util/sim/test_fifo_ce/test_fifo_ce.py" lineno="199" time="0.000843048095703125" sim_time_ns="250.0" ratio_time="296542.98642533936" />
  </testsuite>
</testsuites>
