{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573812646615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573812646626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 18:10:46 2019 " "Processing started: Fri Nov 15 18:10:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573812646626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573812646626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab05-2 -c lab05-2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab05-2 -c lab05-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573812646626 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573812647557 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573812647557 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "NAND5 " "Entity \"NAND5\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "NAND5.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/NAND5.bdf" { } } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1573812663832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nand5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nand5.bdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573812663833 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "AND5 " "Entity \"AND5\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "AND5.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/AND5.bdf" { } } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1573812663838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file and5.bdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573812663838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab05-2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab05-2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab05-2 " "Found entity 1: lab05-2" {  } { { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573812663846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573812663846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog3.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog3.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div_1KHz " "Found entity 1: freq_div_1KHz" {  } { { "Verilog3.v" "" { Text "C:/intelFPGA_lite/18.1/lab05-2/Verilog3.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573812663853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573812663853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog4.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog4.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_7 " "Found entity 1: seg_7" {  } { { "Verilog4.v" "" { Text "C:/intelFPGA_lite/18.1/lab05-2/Verilog4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573812663861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573812663861 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab05-2 " "Elaborating entity \"lab05-2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573812663908 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst92 " "Primitive \"DFF\" of instance \"inst92\" not used" {  } { { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 5656 1656 1720 5736 "inst92" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1573812664001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_7 seg_7:inst170 " "Elaborating entity \"seg_7\" for hierarchy \"seg_7:inst170\"" {  } { { "lab05-2.bdf" "inst170" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 1192 2432 2608 1272 "inst170" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573812664121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div_1KHz freq_div_1KHz:inst99 " "Elaborating entity \"freq_div_1KHz\" for hierarchy \"freq_div_1KHz:inst99\"" {  } { { "lab05-2.bdf" "inst99" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 88 112 264 168 "inst99" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573812664125 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Verilog3.v(52) " "Verilog HDL assignment warning at Verilog3.v(52): truncated value with size 32 to match size of target (28)" {  } { { "Verilog3.v" "" { Text "C:/intelFPGA_lite/18.1/lab05-2/Verilog3.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573812664127 "|lab05-2|freq_div_1KHz:inst99"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst56 inst56~_emulated inst56~1 " "Register \"inst56\" is converted into an equivalent circuit using register \"inst56~_emulated\" and latch \"inst56~1\"" {  } { { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 944 1616 1680 1024 "inst56" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573812664745 "|lab05-2|inst56"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst59 inst59~_emulated inst56~1 " "Register \"inst59\" is converted into an equivalent circuit using register \"inst59~_emulated\" and latch \"inst56~1\"" {  } { { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 1544 1616 1680 1624 "inst59" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573812664745 "|lab05-2|inst59"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst93 inst93~_emulated inst93~1 " "Register \"inst93\" is converted into an equivalent circuit using register \"inst93~_emulated\" and latch \"inst93~1\"" {  } { { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 1984 1624 1688 2064 "inst93" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573812664745 "|lab05-2|inst93"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst106 inst106~_emulated inst93~1 " "Register \"inst106\" is converted into an equivalent circuit using register \"inst106~_emulated\" and latch \"inst93~1\"" {  } { { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 2392 1624 1688 2472 "inst106" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573812664745 "|lab05-2|inst106"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst116 inst116~_emulated inst116~1 " "Register \"inst116\" is converted into an equivalent circuit using register \"inst116~_emulated\" and latch \"inst116~1\"" {  } { { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 2848 1624 1688 2928 "inst116" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573812664745 "|lab05-2|inst116"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst119 inst119~_emulated inst116~1 " "Register \"inst119\" is converted into an equivalent circuit using register \"inst119~_emulated\" and latch \"inst116~1\"" {  } { { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 3424 1624 1688 3504 "inst119" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573812664745 "|lab05-2|inst119"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst154 inst154~_emulated inst154~1 " "Register \"inst154\" is converted into an equivalent circuit using register \"inst154~_emulated\" and latch \"inst154~1\"" {  } { { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 4232 1584 1648 4312 "inst154" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573812664745 "|lab05-2|inst154"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst152 inst152~_emulated inst154~1 " "Register \"inst152\" is converted into an equivalent circuit using register \"inst152~_emulated\" and latch \"inst154~1\"" {  } { { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 3840 1584 1648 3920 "inst152" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573812664745 "|lab05-2|inst152"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1573812664745 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573812664915 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573812665869 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573812665869 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "196 " "Implemented 196 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573812666003 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573812666003 ""} { "Info" "ICUT_CUT_TM_LCELLS" "165 " "Implemented 165 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573812666003 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573812666003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573812666053 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 18:11:06 2019 " "Processing ended: Fri Nov 15 18:11:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573812666053 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573812666053 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573812666053 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573812666053 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1573812667916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573812667927 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 18:11:07 2019 " "Processing started: Fri Nov 15 18:11:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573812667927 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1573812667927 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab05-2 -c lab05-2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab05-2 -c lab05-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1573812667927 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1573812668274 ""}
{ "Info" "0" "" "Project  = lab05-2" {  } {  } 0 0 "Project  = lab05-2" 0 0 "Fitter" 0 0 1573812668275 ""}
{ "Info" "0" "" "Revision = lab05-2" {  } {  } 0 0 "Revision = lab05-2" 0 0 "Fitter" 0 0 1573812668275 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1573812668430 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1573812668431 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab05-2 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"lab05-2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1573812668443 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573812668528 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573812668528 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1573812668995 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1573812669008 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573812669494 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573812669494 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573812669494 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573812669494 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573812669494 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573812669494 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573812669494 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573812669494 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573812669494 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1573812669494 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/lab05-2/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573812669497 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/lab05-2/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573812669497 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/lab05-2/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573812669497 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/lab05-2/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573812669497 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/lab05-2/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573812669497 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1573812669497 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1573812669500 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1573812670702 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab05-2.sdc " "Synopsys Design Constraints File file not found: 'lab05-2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1573812670702 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1573812670703 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "inst167~2\|combout " "Node \"inst167~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670705 ""} { "Warning" "WSTA_SCC_NODE" "inst152~0\|datac " "Node \"inst152~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670705 ""} { "Warning" "WSTA_SCC_NODE" "inst152~0\|combout " "Node \"inst152~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670705 ""} { "Warning" "WSTA_SCC_NODE" "inst167~2\|datad " "Node \"inst167~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670705 ""} { "Warning" "WSTA_SCC_NODE" "inst166~2\|datad " "Node \"inst166~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670705 ""} { "Warning" "WSTA_SCC_NODE" "inst166~2\|combout " "Node \"inst166~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670705 ""} { "Warning" "WSTA_SCC_NODE" "inst154~2\|datad " "Node \"inst154~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670705 ""} { "Warning" "WSTA_SCC_NODE" "inst154~2\|combout " "Node \"inst154~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670705 ""} { "Warning" "WSTA_SCC_NODE" "inst167~2\|datab " "Node \"inst167~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670705 ""} { "Warning" "WSTA_SCC_NODE" "inst166~2\|datab " "Node \"inst166~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670705 ""} { "Warning" "WSTA_SCC_NODE" "inst152~0\|datad " "Node \"inst152~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670705 ""} { "Warning" "WSTA_SCC_NODE" "inst154~2\|datac " "Node \"inst154~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670705 ""}  } { { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 4432 1744 1808 4512 "inst167" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 3840 1584 1648 3920 "inst152" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 4312 1744 1808 4392 "inst166" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 4232 1584 1648 4312 "inst154" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573812670705 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "inst140\|combout " "Node \"inst140\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670706 ""} { "Warning" "WSTA_SCC_NODE" "inst116~2\|datac " "Node \"inst116~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670706 ""} { "Warning" "WSTA_SCC_NODE" "inst116~2\|combout " "Node \"inst116~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670706 ""} { "Warning" "WSTA_SCC_NODE" "inst137~0\|datad " "Node \"inst137~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670706 ""} { "Warning" "WSTA_SCC_NODE" "inst137~0\|combout " "Node \"inst137~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670706 ""} { "Warning" "WSTA_SCC_NODE" "inst137\|dataa " "Node \"inst137\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670706 ""} { "Warning" "WSTA_SCC_NODE" "inst137\|combout " "Node \"inst137\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670706 ""} { "Warning" "WSTA_SCC_NODE" "inst119~0\|datad " "Node \"inst119~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670706 ""} { "Warning" "WSTA_SCC_NODE" "inst119~0\|combout " "Node \"inst119~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670706 ""} { "Warning" "WSTA_SCC_NODE" "inst140\|datab " "Node \"inst140\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670706 ""} { "Warning" "WSTA_SCC_NODE" "inst137\|datab " "Node \"inst137\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670706 ""} { "Warning" "WSTA_SCC_NODE" "inst116~2\|datad " "Node \"inst116~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670706 ""} { "Warning" "WSTA_SCC_NODE" "inst140~0\|datad " "Node \"inst140~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670706 ""} { "Warning" "WSTA_SCC_NODE" "inst140~0\|combout " "Node \"inst140~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670706 ""} { "Warning" "WSTA_SCC_NODE" "inst140\|dataa " "Node \"inst140\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670706 ""} { "Warning" "WSTA_SCC_NODE" "inst119~0\|datac " "Node \"inst119~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670706 ""}  } { { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 3544 2176 2240 3592 "inst140" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 2848 1624 1688 2928 "inst116" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 3544 1872 1936 3592 "inst137" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 3424 1624 1688 3504 "inst119" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573812670706 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "inst110\|combout " "Node \"inst110\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670706 ""} { "Warning" "WSTA_SCC_NODE" "inst93~2\|datac " "Node \"inst93~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670706 ""} { "Warning" "WSTA_SCC_NODE" "inst93~2\|combout " "Node \"inst93~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670706 ""} { "Warning" "WSTA_SCC_NODE" "inst110\|datad " "Node \"inst110\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670706 ""} { "Warning" "WSTA_SCC_NODE" "inst108~2\|datad " "Node \"inst108~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670706 ""} { "Warning" "WSTA_SCC_NODE" "inst108~2\|combout " "Node \"inst108~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670706 ""} { "Warning" "WSTA_SCC_NODE" "inst106~0\|datad " "Node \"inst106~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670706 ""} { "Warning" "WSTA_SCC_NODE" "inst106~0\|combout " "Node \"inst106~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670706 ""} { "Warning" "WSTA_SCC_NODE" "inst110\|datab " "Node \"inst110\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670706 ""} { "Warning" "WSTA_SCC_NODE" "inst108~2\|datab " "Node \"inst108~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670706 ""} { "Warning" "WSTA_SCC_NODE" "inst93~2\|datad " "Node \"inst93~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670706 ""} { "Warning" "WSTA_SCC_NODE" "inst106~0\|datac " "Node \"inst106~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670706 ""}  } { { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 2584 1888 1952 2664 "inst110" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 1984 1624 1688 2064 "inst93" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 2472 1888 1952 2552 "inst108" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 2392 1624 1688 2472 "inst106" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573812670706 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "inst78\|combout " "Node \"inst78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670707 ""} { "Warning" "WSTA_SCC_NODE" "inst59~0\|datad " "Node \"inst59~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670707 ""} { "Warning" "WSTA_SCC_NODE" "inst59~0\|combout " "Node \"inst59~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670707 ""} { "Warning" "WSTA_SCC_NODE" "inst78~0\|dataa " "Node \"inst78~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670707 ""} { "Warning" "WSTA_SCC_NODE" "inst78~0\|combout " "Node \"inst78~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670707 ""} { "Warning" "WSTA_SCC_NODE" "inst78\|datab " "Node \"inst78\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670707 ""} { "Warning" "WSTA_SCC_NODE" "inst83\|datab " "Node \"inst83\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670707 ""} { "Warning" "WSTA_SCC_NODE" "inst83\|combout " "Node \"inst83\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670707 ""} { "Warning" "WSTA_SCC_NODE" "inst56~2\|datac " "Node \"inst56~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670707 ""} { "Warning" "WSTA_SCC_NODE" "inst56~2\|combout " "Node \"inst56~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670707 ""} { "Warning" "WSTA_SCC_NODE" "inst83~0\|datac " "Node \"inst83~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670707 ""} { "Warning" "WSTA_SCC_NODE" "inst83~0\|combout " "Node \"inst83~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670707 ""} { "Warning" "WSTA_SCC_NODE" "inst83\|dataa " "Node \"inst83\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670707 ""} { "Warning" "WSTA_SCC_NODE" "inst78\|datad " "Node \"inst78\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670707 ""} { "Warning" "WSTA_SCC_NODE" "inst59~0\|datac " "Node \"inst59~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670707 ""} { "Warning" "WSTA_SCC_NODE" "inst56~2\|datad " "Node \"inst56~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812670707 ""}  } { { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 1696 1832 1896 1744 "inst78" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 1544 1616 1680 1624 "inst59" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 1800 1856 1920 1848 "inst83" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 944 1616 1680 1024 "inst56" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573812670707 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1573812670711 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1573812670712 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1573812670712 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573812670730 ""}  } { { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 112 -96 72 128 "Clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/lab05-2/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573812670730 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst55  " "Automatically promoted node inst55 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573812670730 ""}  } { { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 816 1152 1216 896 "inst55" "" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/lab05-2/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573812670730 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "freq_div_1KHz:inst99\|clk_out  " "Automatically promoted node freq_div_1KHz:inst99\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573812670730 ""}  } { { "Verilog3.v" "" { Text "C:/intelFPGA_lite/18.1/lab05-2/Verilog3.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/lab05-2/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573812670730 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1573812671130 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573812671130 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573812671130 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573812671132 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573812671132 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1573812671133 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1573812671133 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1573812671133 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1573812671133 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1573812671134 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1573812671134 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clockout " "Node \"clockout\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clockout" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1573812671199 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1573812671199 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573812671200 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1573812671245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1573812675912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573812676070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1573812676114 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1573812683116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573812683116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1573812683553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/lab05-2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 12 { 0 ""} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1573812687193 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1573812687193 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1573812688452 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1573812688452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573812688452 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1573812688843 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573812688936 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573812689327 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573812689327 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573812689686 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573812690327 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1573812690717 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/lab05-2/output_files/lab05-2.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/lab05-2/output_files/lab05-2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1573812691343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 68 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5434 " "Peak virtual memory: 5434 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573812692561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 18:11:32 2019 " "Processing ended: Fri Nov 15 18:11:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573812692561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573812692561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573812692561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1573812692561 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1573812696451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573812696467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 18:11:36 2019 " "Processing started: Fri Nov 15 18:11:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573812696467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1573812696467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab05-2 -c lab05-2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab05-2 -c lab05-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1573812696467 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1573812697170 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1573812701278 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1573812701560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573812702340 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 18:11:42 2019 " "Processing ended: Fri Nov 15 18:11:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573812702340 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573812702340 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573812702340 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1573812702340 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1573812703481 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1573812706277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573812706292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 18:11:45 2019 " "Processing started: Fri Nov 15 18:11:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573812706292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1573812706292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab05-2 -c lab05-2 " "Command: quartus_sta lab05-2 -c lab05-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1573812706292 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1573812707070 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1573812707648 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1573812707648 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573812707726 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573812707726 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1573812708257 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab05-2.sdc " "Synopsys Design Constraints File file not found: 'lab05-2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1573812708429 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1573812708429 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst55 inst55 " "create_clock -period 1.000 -name inst55 inst55" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freq_div_1KHz:inst99\|clk_out freq_div_1KHz:inst99\|clk_out " "create_clock -period 1.000 -name freq_div_1KHz:inst99\|clk_out freq_div_1KHz:inst99\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573812708444 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573812708444 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "inst166~2\|combout " "Node \"inst166~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst154~2\|datad " "Node \"inst154~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst154~2\|combout " "Node \"inst154~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst167~2\|datac " "Node \"inst167~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst167~2\|combout " "Node \"inst167~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst152~0\|datac " "Node \"inst152~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst152~0\|combout " "Node \"inst152~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst167~2\|datab " "Node \"inst167~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst166~2\|datad " "Node \"inst166~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst154~2\|datac " "Node \"inst154~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst166~2\|datac " "Node \"inst166~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst152~0\|datad " "Node \"inst152~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""}  } { { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 4312 1744 1808 4392 "inst166" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 4232 1584 1648 4312 "inst154" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 4432 1744 1808 4512 "inst167" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 3840 1584 1648 3920 "inst152" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1573812708444 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "inst140\|combout " "Node \"inst140\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst116~2\|datac " "Node \"inst116~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst116~2\|combout " "Node \"inst116~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst140~0\|dataa " "Node \"inst140~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst140~0\|combout " "Node \"inst140~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst140\|datad " "Node \"inst140\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst137~0\|dataa " "Node \"inst137~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst137~0\|combout " "Node \"inst137~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst137\|datac " "Node \"inst137\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst137\|combout " "Node \"inst137\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst119~0\|datad " "Node \"inst119~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst119~0\|combout " "Node \"inst119~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst140\|datab " "Node \"inst140\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst137\|datad " "Node \"inst137\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst116~2\|datad " "Node \"inst116~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst119~0\|datac " "Node \"inst119~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""}  } { { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 3544 2176 2240 3592 "inst140" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 2848 1624 1688 2928 "inst116" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 3544 1872 1936 3592 "inst137" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 3424 1624 1688 3504 "inst119" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1573812708444 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "inst110\|combout " "Node \"inst110\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst93~2\|datac " "Node \"inst93~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst93~2\|combout " "Node \"inst93~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst110\|datad " "Node \"inst110\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst108~2\|datad " "Node \"inst108~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst108~2\|combout " "Node \"inst108~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst106~0\|datad " "Node \"inst106~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst106~0\|combout " "Node \"inst106~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst110\|datac " "Node \"inst110\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst108~2\|datac " "Node \"inst108~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst93~2\|datad " "Node \"inst93~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst106~0\|datac " "Node \"inst106~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""}  } { { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 2584 1888 1952 2664 "inst110" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 1984 1624 1688 2064 "inst93" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 2472 1888 1952 2552 "inst108" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 2392 1624 1688 2472 "inst106" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1573812708444 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "inst83~0\|combout " "Node \"inst83~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst83\|datad " "Node \"inst83\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst83\|combout " "Node \"inst83\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst56~2\|dataa " "Node \"inst56~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst56~2\|combout " "Node \"inst56~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst78\|dataa " "Node \"inst78\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst78\|combout " "Node \"inst78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst59~0\|datad " "Node \"inst59~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst59~0\|combout " "Node \"inst59~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst78~0\|datab " "Node \"inst78~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst78~0\|combout " "Node \"inst78~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst78\|datac " "Node \"inst78\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst83\|datac " "Node \"inst83\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst56~2\|datad " "Node \"inst56~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst83~0\|datab " "Node \"inst83~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""} { "Warning" "WSTA_SCC_NODE" "inst59~0\|dataa " "Node \"inst59~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573812708444 ""}  } { { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 1800 1856 1920 1848 "inst83" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 944 1616 1680 1024 "inst56" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 1696 1832 1896 1744 "inst78" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 1544 1616 1680 1624 "inst59" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1573812708444 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1573812708444 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573812708444 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1573812708444 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1573812708476 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1573812708601 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573812708601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.151 " "Worst-case setup slack is -8.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812708664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812708664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.151             -90.712 inst55  " "   -8.151             -90.712 inst55 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812708664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.402             -49.606 Clk  " "   -2.402             -49.606 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812708664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.304             -10.786 freq_div_1KHz:inst99\|clk_out  " "   -1.304             -10.786 freq_div_1KHz:inst99\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812708664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573812708664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.388 " "Worst-case hold slack is 0.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812708820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812708820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 inst55  " "    0.388               0.000 inst55 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812708820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 freq_div_1KHz:inst99\|clk_out  " "    0.403               0.000 freq_div_1KHz:inst99\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812708820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.544               0.000 Clk  " "    0.544               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812708820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573812708820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.177 " "Worst-case recovery slack is -8.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812708835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812708835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.177             -84.803 inst55  " "   -8.177             -84.803 inst55 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812708835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.170             -13.492 freq_div_1KHz:inst99\|clk_out  " "   -1.170             -13.492 freq_div_1KHz:inst99\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812708835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573812708835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.301 " "Worst-case removal slack is 1.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812708851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812708851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.301               0.000 freq_div_1KHz:inst99\|clk_out  " "    1.301               0.000 freq_div_1KHz:inst99\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812708851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.720               0.000 inst55  " "    1.720               0.000 inst55 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812708851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573812708851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812708851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812708851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.265 Clk  " "   -3.000             -40.265 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812708851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -17.990 inst55  " "   -1.285             -17.990 inst55 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812708851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -16.705 freq_div_1KHz:inst99\|clk_out  " "   -1.285             -16.705 freq_div_1KHz:inst99\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812708851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573812708851 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1573812709132 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1573812709147 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1573812709569 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573812709647 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1573812709679 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573812709679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.376 " "Worst-case setup slack is -7.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812709757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812709757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.376             -82.413 inst55  " "   -7.376             -82.413 inst55 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812709757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.131             -41.737 Clk  " "   -2.131             -41.737 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812709757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.106              -8.747 freq_div_1KHz:inst99\|clk_out  " "   -1.106              -8.747 freq_div_1KHz:inst99\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812709757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573812709757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812709772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812709772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 inst55  " "    0.340               0.000 inst55 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812709772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 freq_div_1KHz:inst99\|clk_out  " "    0.353               0.000 freq_div_1KHz:inst99\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812709772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.484               0.000 Clk  " "    0.484               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812709772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573812709772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.375 " "Worst-case recovery slack is -7.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812709819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812709819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.375             -76.526 inst55  " "   -7.375             -76.526 inst55 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812709819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.958             -10.968 freq_div_1KHz:inst99\|clk_out  " "   -0.958             -10.968 freq_div_1KHz:inst99\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812709819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573812709819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.178 " "Worst-case removal slack is 1.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812709835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812709835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.178               0.000 freq_div_1KHz:inst99\|clk_out  " "    1.178               0.000 freq_div_1KHz:inst99\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812709835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.570               0.000 inst55  " "    1.570               0.000 inst55 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812709835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573812709835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812709850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812709850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.265 Clk  " "   -3.000             -40.265 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812709850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -17.990 inst55  " "   -1.285             -17.990 inst55 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812709850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -16.705 freq_div_1KHz:inst99\|clk_out  " "   -1.285             -16.705 freq_div_1KHz:inst99\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812709850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573812709850 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1573812710069 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573812710210 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1573812710210 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573812710210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.439 " "Worst-case setup slack is -3.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812710303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812710303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.439             -37.023 inst55  " "   -3.439             -37.023 inst55 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812710303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.694             -10.504 Clk  " "   -0.694             -10.504 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812710303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.112              -0.412 freq_div_1KHz:inst99\|clk_out  " "   -0.112              -0.412 freq_div_1KHz:inst99\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812710303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573812710303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.175 " "Worst-case hold slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812710319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812710319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 inst55  " "    0.175               0.000 inst55 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812710319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 freq_div_1KHz:inst99\|clk_out  " "    0.182               0.000 freq_div_1KHz:inst99\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812710319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 Clk  " "    0.251               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812710319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573812710319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.496 " "Worst-case recovery slack is -3.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812710350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812710350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.496             -34.584 inst55  " "   -3.496             -34.584 inst55 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812710350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.069              -0.544 freq_div_1KHz:inst99\|clk_out  " "   -0.069              -0.544 freq_div_1KHz:inst99\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812710350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573812710350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.620 " "Worst-case removal slack is 0.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812710366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812710366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.620               0.000 freq_div_1KHz:inst99\|clk_out  " "    0.620               0.000 freq_div_1KHz:inst99\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812710366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.811               0.000 inst55  " "    0.811               0.000 inst55 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812710366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573812710366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812710366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812710366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.825 Clk  " "   -3.000             -33.825 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812710366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -14.000 inst55  " "   -1.000             -14.000 inst55 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812710366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 freq_div_1KHz:inst99\|clk_out  " "   -1.000             -13.000 freq_div_1KHz:inst99\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573812710366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573812710366 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1573812711475 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1573812711475 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 66 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573812711678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 18:11:51 2019 " "Processing ended: Fri Nov 15 18:11:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573812711678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573812711678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573812711678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1573812711678 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 149 s " "Quartus Prime Full Compilation was successful. 0 errors, 149 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1573812712647 ""}
