# DQN-Accelerator
This project consists of RTL codes which are designed using Verilog HDL by a group of three students of Bandung Institute of Technology. The project is intended for LSI Design Contest 2022.
