# Synopsys Constraint Checker, version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Sun Mar 16 18:12:13 2025


##### DESIGN INFO #######################################################

Top View:                "U712_TOP"
Constraint File(s):      "D:\AmigaPCI\U712\U712_TOP.sdc"




##### SUMMARY ############################################################

Found 0 issues in 0 out of 3 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                             Ending                               |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
C1                                   C1                                   |     279.330          |     No paths         |     No paths         |     No paths                         
C1                                   U712_TOP|CLK80_PLL_derived_clock     |     1.330            |     No paths         |     No paths         |     3.415                            
C3                                   U712_TOP|CLK80_PLL_derived_clock     |     1.330            |     No paths         |     No paths         |     No paths                         
U712_TOP|CLK80_PLL_derived_clock     C1                                   |     2.839            |     No paths         |     No paths         |     No paths                         
U712_TOP|CLK80_PLL_derived_clock     U712_TOP|CLK80_PLL_derived_clock     |     12.500           |     No paths         |     No paths         |     No paths                         
U712_TOP|CLK40_PLL_derived_clock     U712_TOP|CLK80_PLL_derived_clock     |     No paths         |     No paths         |     No paths         |     0.220                            
U712_TOP|CLK40_PLL_derived_clock     U712_TOP|CLK40_PLL_derived_clock     |     No paths         |     25.000           |     No paths         |     No paths                         
=====================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


@W|Paths from clock (C1:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W|Paths from clock (C3:r) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 1.33 ns is too small.  
@W|Paths from clock (U712_TOP|CLK80_PLL_derived_clock:r) to clock (C1:r) are overconstrained because the required time of 2.84 ns is too small.  
@W|Paths from clock (U712_TOP|CLK40_PLL_derived_clock:f) to clock (U712_TOP|CLK80_PLL_derived_clock:r) are overconstrained because the required time of 0.22 ns is too small.  


Unconstrained Start/End Points
******************************

p:AGNUS_REV
p:ASn
p:AWEn
p:A[0]
p:A[1]
p:A[2]
p:A[3]
p:A[4]
p:A[5]
p:A[6]
p:A[7]
p:A[8]
p:A[9]
p:A[10]
p:A[11]
p:A[12]
p:A[13]
p:A[14]
p:A[15]
p:A[16]
p:A[17]
p:A[18]
p:A[19]
p:A[20]
p:BANK0
p:BANK1
p:CASLn
p:CASUn
p:CASn
p:CLK_EN
p:CLLBEn
p:CLMBEn
p:CMA[0]
p:CMA[1]
p:CMA[2]
p:CMA[3]
p:CMA[4]
p:CMA[5]
p:CMA[6]
p:CMA[7]
p:CMA[8]
p:CMA[9]
p:CMA[10]
p:CRCSn
p:CUMBEn
p:CUUBEn
p:DBDIR
p:DBENn
p:DBRn
p:DMA_LATCH_EN
p:DRA[0]
p:DRA[1]
p:DRA[2]
p:DRA[3]
p:DRA[4]
p:DRA[5]
p:DRA[6]
p:DRA[7]
p:DRA[8]
p:DRA[9]
p:DRDDIR
p:DRDENn
p:LATCH_CLK
p:LDSn
p:LLBEn
p:LMBEn
p:RAMENn
p:RAMSPACEn
p:RAS0n
p:RASn
p:REGENn
p:REGSPACEn
p:RESETn
p:RnW
p:SIZ[0]
p:SIZ[1]
p:TACKn
p:TSn
p:UDSn
p:UMBEn
p:UUBEn
p:VBENn
p:WEn


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
