var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[47.5436, 28.3935, 21.4875, 80.6856, 85.0461], "total":[217094, 367179, 2189, 1291, 1275], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[134500, 172452, 397, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[8779, 12545, 78, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 2 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"gemm.cl:74 (_aLoader_aFeeder_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"gemm.cl", "line":74}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"gemm.cl:75 (_aFeeder_X_channel)", "type":"resource", "data":[11, 15366, 128, 0, 0], "debug":[[{"filename":"gemm.cl", "line":75}]], "details":[{"type":"text", "text":"Channel is implemented 5120 bits wide by 256 deep."}, {"type":"brief", "text":"5120b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"gemm.cl:76 (_bLoader_bFeeder_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"gemm.cl", "line":76}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"gemm.cl:77 (_bFeeder_Y_channel)", "type":"resource", "data":[11, 12294, 103, 0, 0], "debug":[[{"filename":"gemm.cl", "line":77}]], "details":[{"type":"text", "text":"Channel is implemented 4096 bits wide by 256 deep."}, {"type":"brief", "text":"4096b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"gemm.cl:78 (_Out_unloader_channel)", "type":"resource", "data":[11, 774, 7, 0, 0], "debug":[[{"filename":"gemm.cl", "line":78}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 256 deep."}, {"type":"brief", "text":"256b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"name":"Intel_Internal_Collect_Autorun_Profiling", "compute_units":1, "type":"function", "total_percent":[0.30677, 0.180009, 0.141093, 0, 0], "total_kernel_resources":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}]}, {"name":"kernel_Out", "compute_units":1, "type":"function", "total_percent":[8.81386, 5.13553, 4.08158, 12.864, 84.5191], "total_kernel_resources":[34358, 69746, 349, 1283, 476], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_253\' (gemm.cl:569)\\n - \'_258\' (gemm.cl:581)\\n - \'_260\' (gemm.cl:584)\\n - \'_aFeeder_X_channel_array\' (gemm.cl:510)", "type":"resource", "data":[1120, 5760, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":510}], [{"filename":"gemm.cl", "line":569}], [{"filename":"gemm.cl", "line":581}], [{"filename":"gemm.cl", "line":584}]], "details":[{"type":"text", "text":"Type: Shift Register (160 or fewer tap points)"}, {"type":"text", "text":"160 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n160 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_262\' (gemm.cl:588)\\n - \'_267\' (gemm.cl:600)\\n - \'_269\' (gemm.cl:603)\\n - \'_bFeeder_Y_channel_array\' (gemm.cl:509)", "type":"resource", "data":[1015, 5063, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":509}], [{"filename":"gemm.cl", "line":588}], [{"filename":"gemm.cl", "line":600}], [{"filename":"gemm.cl", "line":603}]], "details":[{"type":"text", "text":"Type: Shift Register (128 or fewer tap points)"}, {"type":"text", "text":"128 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n128 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_X_s0_kk_ii_jj\' (gemm.cl:524)\\n - \'_307\' (gemm.cl:670)\\n - \'_309\' (gemm.cl:672)\\n - \'_310\' (gemm.cl:673)\\n - \'_318\' (gemm.cl:681)", "type":"resource", "data":[7, 20, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":524}], [{"filename":"gemm.cl", "line":670}], [{"filename":"gemm.cl", "line":672}], [{"filename":"gemm.cl", "line":673}], [{"filename":"gemm.cl", "line":681}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 16 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 16 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_pipe_base_temp\' (gemm.cl:513)\\n - \'_327\' (gemm.cl:704)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":513}], [{"filename":"gemm.cl", "line":704}]], "details":[{"type":"text", "text":"Type: Shift Register (1 or fewer tap point)"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_pipe_iter_temp\' (gemm.cl:512)\\n - \'_343\' (gemm.cl:739)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":512}], [{"filename":"gemm.cl", "line":739}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_pipe_shreg\' (gemm.cl:503)\\n - \'_340\' (gemm.cl:732)", "type":"resource", "data":[56, 288, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":503}], [{"filename":"gemm.cl", "line":732}]], "details":[{"type":"text", "text":"Type: Shift Register (8 or fewer tap points)"}, {"type":"text", "text":"8 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n8 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_shreg\' (gemm.cl:502)\\n - \'_280\' (gemm.cl:621)", "type":"resource", "data":[0, 0, 160, 0, 0], "debug":[[{"filename":"gemm.cl", "line":502}], [{"filename":"gemm.cl", "line":621}]], "details":[{"type":"text", "text":"Type: Shift Register (80 or fewer tap points)"}, {"type":"text", "text":"80 registers of width 32 and depth 1024"}, {"type":"brief", "text":"Shift Register,\\n80 regs, 32 width by 1024 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_shreg\' (gemm.cl:502)\\n - \'_Z_pipe_shreg\' (gemm.cl:503)\\n - \'_280\' (gemm.cl:621)", "type":"resource", "data":[7, 15, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":502}], [{"filename":"gemm.cl", "line":503}], [{"filename":"gemm.cl", "line":621}]], "details":[{"type":"text", "text":"Type: Shift Register (1 or fewer tap point)"}, {"type":"text", "text":"1 register of width 11 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 11 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_s0_i_j_k\' (gemm.cl:522)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":522}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_s0_kk_ii_jj\' (gemm.cl:524)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":524}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Z_pipe_iter_temp\' (gemm.cl:512)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":512}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Z_pipe_shreg\' (gemm.cl:503)", "type":"resource", "data":[0, 0, 144, 0, 0], "debug":[[{"filename":"gemm.cl", "line":503}]], "details":[{"type":"text", "text":"Type: Shift Register (72 or fewer tap points)"}, {"type":"text", "text":"72 registers of width 32 and depth 1024"}, {"type":"brief", "text":"Shift Register,\\n72 regs, 32 width by 1024 depth"}]}, {"name":"kernel_Out.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[8, 212, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 114, 0, 0, 0]}, {"name":"gemm.cl:516", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":516}]]}, {"name":"gemm.cl:520", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":520}]]}, {"name":"gemm.cl:522", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":522}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 5, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"gemm.cl:517", "type":"resource", "data":[308, 55, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":517}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[308, 55, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:519", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"gemm.cl", "line":519}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"gemm.cl:520", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"gemm.cl", "line":520}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"gemm.cl:522", "type":"resource", "data":[84, 1, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":522}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 2, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[10, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"gemm.cl:503", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":503}]]}, {"name":"gemm.cl:512", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":512}]]}, {"name":"gemm.cl:522", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":522}]]}, {"name":"gemm.cl:553", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":553}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"gemm.cl:503", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":503}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:522", "type":"resource", "data":[76, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":522}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:524", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":524}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:553", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":553}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"gemm.cl:743", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":743}]]}]}]}, {"name":"kernel_Out.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[8320, 50433, 36, 0, 461], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8320, 50433, 36, 0, 461]}]}, {"name":"Feedback", "type":"resource", "data":[4456, 2341, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2060.03, 994.933, 0, 0, 0]}, {"name":"gemm.cl:502", "type":"resource", "data":[500, 220, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":502}]]}, {"name":"gemm.cl:503", "type":"resource", "data":[461.083, 207.833, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":503}]]}, {"name":"gemm.cl:509", "type":"resource", "data":[76.8, 76.8, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":509}]]}, {"name":"gemm.cl:510", "type":"resource", "data":[192, 192, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":510}]]}, {"name":"gemm.cl:512", "type":"resource", "data":[0.533333, 0.333333, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":512}]]}, {"name":"gemm.cl:513", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":513}]]}, {"name":"gemm.cl:522", "type":"resource", "data":[16, 41, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":522}]]}, {"name":"gemm.cl:524", "type":"resource", "data":[25, 22, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":524}]]}, {"name":"gemm.cl:553", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":553}]]}, {"name":"gemm.cl:556", "type":"resource", "data":[44.8, 44.8, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":556}]]}, {"name":"gemm.cl:559", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":559}]]}, {"name":"gemm.cl:569", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":569}]]}, {"name":"gemm.cl:588", "type":"resource", "data":[44.8, 44.8, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":588}]]}, {"name":"gemm.cl:641", "type":"resource", "data":[503.333, 223.333, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":641}]]}, {"name":"gemm.cl:733", "type":"resource", "data":[450.75, 198.5, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":733}]]}, {"name":"gemm.cl:739", "type":"resource", "data":[0.533333, 0.333333, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":739}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 15, 9, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[3769.7, 112, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":0}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":3, "data":[4.71429, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":672, "data":[3764.99, 112, 0, 0, 0]}]}, {"name":"gemm.cl:502", "type":"resource", "data":[1.57143, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":502}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":1, "data":[1.57143, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:503", "type":"resource", "data":[1.57143, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":503}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":1, "data":[1.57143, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:509", "type":"resource", "data":[700.333, 37.3333, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":509}]], "children":[{"name":"32-bit Select", "type":"resource", "count":128, "data":[700.333, 37.3333, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:510", "type":"resource", "data":[1386.67, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":510}]], "children":[{"name":"32-bit Select", "type":"resource", "count":160, "data":[1386.67, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:522", "type":"resource", "data":[1.66667, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":522}]], "children":[{"name":"1-bit Or", "type":"resource", "count":4, "data":[1.66667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:524", "type":"resource", "data":[58.6667, 1, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":524}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[1.66667, 0, 0, 0, 0]}, {"name":"16-bit Integer Add", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"16-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:553", "type":"resource", "data":[35.8333, 1, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":553}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[0.833333, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:556", "type":"resource", "data":[493.334, 37.3333, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":556}]], "children":[{"name":"32-bit Select", "type":"resource", "count":112, "data":[492.334, 37.3333, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:559", "type":"resource", "data":[347.667, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":559}]], "children":[{"name":"32-bit Select", "type":"resource", "count":80, "data":[346.667, 0, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:569", "type":"resource", "data":[346.667, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":569}]], "children":[{"name":"32-bit Select", "type":"resource", "count":80, "data":[346.667, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:588", "type":"resource", "data":[492.334, 37.3333, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":588}]], "children":[{"name":"32-bit Select", "type":"resource", "count":112, "data":[492.334, 37.3333, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:609", "type":"resource", "data":[4827, 96, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":609}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":1, "data":[4827, 96, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"gemm.cl:613", "type":"resource", "data":[43, 1, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":613}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:622", "type":"resource", "data":[2560, 2560, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":622}]], "children":[{"name":"32-bit Select", "type":"resource", "count":80, "data":[2560, 2560, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:633", "type":"resource", "data":[0, 0, 0, 640, 0], "debug":[[{"filename":"gemm.cl", "line":633}]], "children":[{"name":"Hardened Dot Product of Size 4", "type":"resource", "count":320, "data":[0, 0, 0, 640, 0]}], "replace_name":"true"}, {"name":"gemm.cl:634", "type":"resource", "data":[0, 0, 0, 640, 0], "debug":[[{"filename":"gemm.cl", "line":634}]], "children":[{"name":"Hardened Dot Product of Size 4", "type":"resource", "count":320, "data":[0, 0, 0, 640, 0]}], "replace_name":"true"}, {"name":"gemm.cl:641", "type":"resource", "data":[1.57143, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":641}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":1, "data":[1.57143, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:653", "type":"resource", "data":[7, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":653}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:657", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":657}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:658", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":658}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:659", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":659}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:660", "type":"resource", "data":[2080, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":660}]], "children":[{"name":"32-bit Select", "type":"resource", "count":80, "data":[2080, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:683", "type":"resource", "data":[12, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":683}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:684", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":684}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:705", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":705}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:706", "type":"resource", "data":[35.8333, 1, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":706}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[0.833333, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:710", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":710}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:733", "type":"resource", "data":[1.57143, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":733}]], "children":[{"name":"11-bit Integer Subtract", "type":"resource", "count":1, "data":[1.57143, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:739", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":739}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_aFeeder", "compute_units":1, "type":"function", "total_percent":[4.15241, 2.40578, 1.9334, 23.9219, 0.329381], "total_kernel_resources":[15355, 33038, 649, 4.5, 260], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_aFeeder_cycle_temp\' (gemm.cl:159)\\n - \'_118\' (gemm.cl:286)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":159}], [{"filename":"gemm.cl", "line":286}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_aFeeder_value_shreg\' (gemm.cl:156)\\n - \'_aFeeder_in_v_temp\' (gemm.cl:158)\\n - \'_47\' (gemm.cl:205)", "type":"resource", "data":[299, 1291, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":156}], [{"filename":"gemm.cl", "line":158}], [{"filename":"gemm.cl", "line":205}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aFeeder_X_channel_array\' (gemm.cl:155)", "type":"resource", "data":[2344, 10440, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":155}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"160 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n160 regs, 32 width by 1 depth"}]}, {"name":"gemm.cl:160 (_aFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 520, 0, 0], "debug":[[{"filename":"gemm.cl", "line":160}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"2097152 bytes", "Implemented size":"2097152 bytes", "Number of banks":"16 (banked on bits 6, 7, 8, 9)", "Bank width":"512 bits", "Bank depth":"2048 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 2097152 bytes, implemented size 2097152 bytes, stall-free, 10 reads and 10 writes. "}, {"type":"text", "text":"Banked on bits 6, 7, 8, 9 into 16 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n2097152B requested,\\n2097152B implemented."}]}, {"name":"kernel_aFeeder.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"gemm.cl:160", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":160}]]}, {"name":"gemm.cl:171", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":171}]]}]}]}, {"name":"kernel_aFeeder.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2294, 12814, 0, 0, 258], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2294, 12814, 0, 0, 258]}]}, {"name":"Feedback", "type":"resource", "data":[184, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"gemm.cl:158", "type":"resource", "data":[23, 7, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":158}]]}, {"name":"gemm.cl:159", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":159}]]}, {"name":"gemm.cl:281", "type":"resource", "data":[160, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":281}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[15, 11, 129, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[144, 0, 0, 4.5, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"16-bit Integer Add", "type":"resource", "count":9, "data":[144, 0, 0, 0, 0]}, {"name":"llvm.fpga.dot.product", "type":"resource", "count":9, "data":[0, 0, 0, 4.5, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[500, 448, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[500, 448, 0, 0, 0]}]}, {"name":"gemm.cl:158", "type":"resource", "data":[482, 352, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":158}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[482, 352, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:177", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":177}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:180", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":180}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:217", "type":"resource", "data":[350, 10, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":217}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":10, "data":[350, 10, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:226", "type":"resource", "data":[160, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":226}]], "children":[{"name":"16-bit Integer Add", "type":"resource", "count":10, "data":[160, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:228", "type":"resource", "data":[67.5, 2, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":228}]], "children":[{"name":"1-bit Or", "type":"resource", "count":10, "data":[10, 1, 0, 0, 0]}, {"name":"16-bit Integer Add", "type":"resource", "count":1, "data":[7.5, 0, 0, 0, 0]}, {"name":"16-bit Integer Compare", "type":"resource", "count":10, "data":[50, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:243", "type":"resource", "data":[940, 300, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":243}]], "children":[{"name":"16-bit Integer Divide", "type":"resource", "count":10, "data":[940, 300, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:244", "type":"resource", "data":[7.5, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":244}]], "children":[{"name":"16-bit Integer Add", "type":"resource", "count":1, "data":[7.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:246", "type":"resource", "data":[340, 240, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":246}]], "children":[{"name":"Store", "type":"resource", "count":10, "data":[340, 240, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"gemm.cl", "line":"160"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"gemm.cl:253", "type":"resource", "data":[350, 10, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":253}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":10, "data":[350, 10, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:269", "type":"resource", "data":[2660, 5210, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":269}]], "children":[{"name":"Load", "type":"resource", "count":10, "data":[2660, 5210, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"gemm.cl", "line":"160"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"gemm.cl:278", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":278}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:281", "type":"resource", "data":[4095, 1858, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":281}]], "children":[{"name":"32-bit Select", "type":"resource", "count":144, "data":[4092, 1856, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:286", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":286}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_aLoader", "compute_units":1, "type":"function", "total_percent":[0.9994, 0.633193, 0.423865, 0.626613, 0.131752], "total_kernel_resources":[4350, 7243, 17, 1.5, 53], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"gemm.cl", "line":"99"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_i\' (gemm.cl:91)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":91}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_j\' (gemm.cl:94)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":94}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_k\' (gemm.cl:97)", "type":"resource", "data":[31, 138, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":97}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_aLoader_s0_kk_ii_iii\' (gemm.cl:99)", "type":"resource", "data":[14, 55, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":99}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 15 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 15 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_aLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 249, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 148, 0, 0, 0]}, {"name":"gemm.cl:89", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":89}]]}, {"name":"gemm.cl:91", "type":"resource", "data":[0, 67, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":91}]]}, {"name":"gemm.cl:94", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":94}]]}, {"name":"gemm.cl:97", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":97}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 5, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"gemm.cl:89", "type":"resource", "data":[308, 81, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":89}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[308, 81, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:91", "type":"resource", "data":[235, 3, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":91}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:94", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":94}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:97", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":97}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"gemm.cl:147", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":147}]]}]}]}, {"name":"kernel_aLoader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[19, 72, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[19, 72, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[9, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"gemm.cl:91", "type":"resource", "data":[9, 7, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":91}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"gemm.cl:91", "type":"resource", "data":[220, 1, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":91}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:94", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":94}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:97", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":97}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:105", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":105}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:126", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"gemm.cl", "line":126}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 72, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 72, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[57, 100, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"gemm.cl:105", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":105}]]}, {"name":"gemm.cl:126", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":126}]]}, {"name":"gemm.cl:91", "type":"resource", "data":[16, 42, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":91}]]}, {"name":"gemm.cl:94", "type":"resource", "data":[17, 12, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":94}]]}, {"name":"gemm.cl:97", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":97}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 9], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"gemm.cl:94", "type":"resource", "data":[104, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":94}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[77, 413, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[77, 413, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[90, 206, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"gemm.cl:105", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":105}]]}, {"name":"gemm.cl:126", "type":"resource", "data":[25, 101, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":126}]]}, {"name":"gemm.cl:91", "type":"resource", "data":[16, 42, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":91}]]}, {"name":"gemm.cl:94", "type":"resource", "data":[24, 46, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":94}]]}, {"name":"gemm.cl:97", "type":"resource", "data":[17, 12, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":97}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 16], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"gemm.cl:97", "type":"resource", "data":[77.5, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":97}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:103", "type":"resource", "data":[43, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":103}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:106", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":106}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:126", "type":"resource", "data":[53, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":126}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[53, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_aLoader.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[150, 575, 2, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[150, 575, 2, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[115, 205, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"gemm.cl:105", "type":"resource", "data":[9, 8, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":105}]]}, {"name":"gemm.cl:106", "type":"resource", "data":[4, 2.5, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":106}]]}, {"name":"gemm.cl:126", "type":"resource", "data":[16, 72, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":126}]]}, {"name":"gemm.cl:91", "type":"resource", "data":[16, 42, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":91}]]}, {"name":"gemm.cl:94", "type":"resource", "data":[24, 46, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":94}]]}, {"name":"gemm.cl:97", "type":"resource", "data":[20, 12.5, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":97}]]}, {"name":"gemm.cl:99", "type":"resource", "data":[26, 22, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":99}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 13], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}]}, {"name":"gemm.cl:97", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":97}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:99", "type":"resource", "data":[57.8333, 1.83333, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":99}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[1.83333, 0.833333, 0, 0, 0]}, {"name":"15-bit Integer Add", "type":"resource", "count":1, "data":[15, 0, 0, 0, 0]}, {"name":"15-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:106", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":106}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:126", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":126}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:127", "type":"resource", "data":[685.5, 2470.5, 15, 0, 0], "debug":[[{"filename":"gemm.cl", "line":127}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"gemm.cl:137", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":137}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_bFeeder", "compute_units":1, "type":"function", "total_percent":[3.55365, 2.23549, 1.51943, 15.3336, 0], "total_kernel_resources":[11420, 25964, 416, 0, 384], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_bFeeder_cycle_temp\' (gemm.cl:365)\\n - \'_231\' (gemm.cl:491)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":365}], [{"filename":"gemm.cl", "line":491}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_bFeeder_value_shreg\' (gemm.cl:362)\\n - \'_bFeeder_in_v_temp\' (gemm.cl:364)\\n - \'_161\' (gemm.cl:411)", "type":"resource", "data":[248, 1096, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":362}], [{"filename":"gemm.cl", "line":364}], [{"filename":"gemm.cl", "line":411}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bFeeder_Y_channel_array\' (gemm.cl:361)", "type":"resource", "data":[1984, 8768, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":361}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"128 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n128 regs, 32 width by 1 depth"}]}, {"name":"gemm.cl:366 (_bFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 416, 0, 0], "debug":[[{"filename":"gemm.cl", "line":366}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"8 (banked on bits 6, 7, 8)", "Bank width":"512 bits", "Bank depth":"2048 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 8 reads and 8 writes. "}, {"type":"text", "text":"Banked on bits 6, 7, 8 into 8 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"kernel_bFeeder.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"gemm.cl:366", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":366}]]}, {"name":"gemm.cl:377", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":377}]]}]}]}, {"name":"kernel_bFeeder.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1517, 9346, 0, 0, 176], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1517, 9346, 0, 0, 176]}]}, {"name":"Feedback", "type":"resource", "data":[152, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"gemm.cl:364", "type":"resource", "data":[23, 7, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":364}]]}, {"name":"gemm.cl:365", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":365}]]}, {"name":"gemm.cl:486", "type":"resource", "data":[128, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":486}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 13, 0, 0, 208], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[500, 448, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[500, 448, 0, 0, 0]}]}, {"name":"gemm.cl:364", "type":"resource", "data":[464, 256, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":364}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[464, 256, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:383", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":383}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:386", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":386}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:423", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":423}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:430", "type":"resource", "data":[256, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":430}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[256, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:434", "type":"resource", "data":[16, 8, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":434}]], "children":[{"name":"1-bit Or", "type":"resource", "count":8, "data":[8, 8, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:452", "type":"resource", "data":[272, 192, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":452}]], "children":[{"name":"Store", "type":"resource", "count":8, "data":[272, 192, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"gemm.cl", "line":"366"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"gemm.cl:459", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":459}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:474", "type":"resource", "data":[2128, 4168, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":474}]], "children":[{"name":"Load", "type":"resource", "count":8, "data":[2128, 4168, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"gemm.cl", "line":"366"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"gemm.cl:483", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":483}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:486", "type":"resource", "data":[3215, 1602, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":486}]], "children":[{"name":"32-bit Select", "type":"resource", "count":112, "data":[3212, 1600, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:491", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":491}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_bLoader", "compute_units":1, "type":"function", "total_percent":[0.913714, 0.579822, 0.386821, 0.626613, 0.131752], "total_kernel_resources":[4194, 6610, 17, 1.5, 38], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"gemm.cl", "line":"310"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'_bLoader_s0_i\' (gemm.cl:302)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":302}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bLoader_s0_j\' (gemm.cl:305)", "type":"resource", "data":[31, 138, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":305}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bLoader_s0_k\' (gemm.cl:308)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":308}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_bLoader_s0_kk_jj_jjj\' (gemm.cl:310)", "type":"resource", "data":[14, 54, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":310}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 14 and depth 1"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 14 width by 1 depth,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_bLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 249, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 148, 0, 0, 0]}, {"name":"gemm.cl:300", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":300}]]}, {"name":"gemm.cl:302", "type":"resource", "data":[0, 67, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":302}]]}, {"name":"gemm.cl:305", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":305}]]}, {"name":"gemm.cl:308", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":308}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 5, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"gemm.cl:300", "type":"resource", "data":[308, 81, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":300}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[308, 81, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:302", "type":"resource", "data":[235, 3, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":302}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:305", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":305}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:308", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":308}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_bLoader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"gemm.cl:353", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":353}]]}]}]}, {"name":"kernel_bLoader.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 2, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[9, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"gemm.cl:302", "type":"resource", "data":[9, 7, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":302}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"gemm.cl:302", "type":"resource", "data":[104, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":302}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:305", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":305}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:308", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":308}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:316", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":316}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_bLoader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[44, 189, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[44, 189, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[42, 30, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"gemm.cl:302", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":302}]]}, {"name":"gemm.cl:305", "type":"resource", "data":[18, 15, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":305}]]}, {"name":"gemm.cl:308", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":308}]]}, {"name":"gemm.cl:316", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":316}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"gemm.cl:302", "type":"resource", "data":[116, 1, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":302}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:305", "type":"resource", "data":[104, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":305}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:332", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"gemm.cl", "line":332}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_bLoader.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 109, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 109, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[65, 104, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"gemm.cl:302", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":302}]]}, {"name":"gemm.cl:305", "type":"resource", "data":[24, 46, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":305}]]}, {"name":"gemm.cl:308", "type":"resource", "data":[17, 12, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":308}]]}, {"name":"gemm.cl:316", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":316}]]}, {"name":"gemm.cl:332", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":332}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 11], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"gemm.cl:308", "type":"resource", "data":[77.5, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":308}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:314", "type":"resource", "data":[43, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":314}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:317", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":317}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:332", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":332}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_bLoader.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[117, 412, 2, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[117, 412, 2, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[106, 165, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"gemm.cl:302", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":302}]]}, {"name":"gemm.cl:305", "type":"resource", "data":[24, 46, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":305}]]}, {"name":"gemm.cl:308", "type":"resource", "data":[20, 12.5, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":308}]]}, {"name":"gemm.cl:310", "type":"resource", "data":[26, 22, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":310}]]}, {"name":"gemm.cl:316", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":316}]]}, {"name":"gemm.cl:317", "type":"resource", "data":[4, 2.5, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":317}]]}, {"name":"gemm.cl:332", "type":"resource", "data":[16, 72, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":332}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 9], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}]}, {"name":"gemm.cl:308", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":308}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:310", "type":"resource", "data":[56.8333, 1.83333, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":310}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[1.83333, 0.833333, 0, 0, 0]}, {"name":"14-bit Integer Add", "type":"resource", "count":1, "data":[14, 0, 0, 0, 0]}, {"name":"14-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:317", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":317}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:332", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":332}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:333", "type":"resource", "data":[685.5, 2470.5, 15, 0, 0], "debug":[[{"filename":"gemm.cl", "line":333}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"gemm.cl:343", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":343}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_unloader", "compute_units":1, "type":"function", "total_percent":[0.73647, 0.447683, 0.326838, 0, 0], "total_kernel_resources":[2745, 5585, 0, 0, 54], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (gemm.cl:751)\\n - \'_350\' (gemm.cl:766)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":751}], [{"filename":"gemm.cl", "line":766}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (gemm.cl:751)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":751}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_i\' (gemm.cl:754)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":754}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_iii_ii_jj\' (gemm.cl:759)", "type":"resource", "data":[7, 19, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":759}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 15 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 15 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_j\' (gemm.cl:757)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":757}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"kernel_unloader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[7, 208, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 140, 0, 0, 0]}, {"name":"gemm.cl:754", "type":"resource", "data":[0, 67, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":754}]]}, {"name":"gemm.cl:757", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":757}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[7, 5, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"gemm.cl:753", "type":"resource", "data":[308, 55, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":753}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[308, 55, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:754", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":754}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:757", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":757}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"gemm.cl:771", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":771}]]}]}]}, {"name":"kernel_unloader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"gemm.cl:751", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":751}]]}, {"name":"gemm.cl:754", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":754}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 3, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"gemm.cl:751", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":751}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:754", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":754}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 5, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 5, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 22, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"gemm.cl:751", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":751}]]}, {"name":"gemm.cl:754", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":754}]]}, {"name":"gemm.cl:757", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":757}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"gemm.cl:751", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":751}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:757", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":757}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:759", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":759}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[19, 164, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[19, 164, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[66, 78, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"gemm.cl:751", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":751}]]}, {"name":"gemm.cl:754", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":754}]]}, {"name":"gemm.cl:757", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":757}]]}, {"name":"gemm.cl:759", "type":"resource", "data":[32, 58, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":759}]]}, {"name":"gemm.cl:766", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":766}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 8, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"gemm.cl:757", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":757}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:759", "type":"resource", "data":[25.5, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":759}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"15-bit Integer Add", "type":"resource", "count":1, "data":[15, 0, 0, 0, 0]}, {"name":"15-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:761", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":761}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"gemm.cl:764", "type":"resource", "data":[349, 2436, 0, 0, 31], "debug":[[{"filename":"gemm.cl", "line":764}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[349, 2436, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"gemm.cl:766", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"gemm.cl", "line":766}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[134500,172452,397,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[8779,12545,78,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,1542,13,0,0],"debug":[[{"filename":"gemm.cl","line":74}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"gemm.cl:74 (_aLoader_aFeeder_channel)","type":"resource"},{"data":[11,15366,128,0,0],"debug":[[{"filename":"gemm.cl","line":75}]],"details":[{"text":"Channel is implemented 5120 bits wide by 256 deep.","type":"text"},{"text":"5120b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"gemm.cl:75 (_aFeeder_X_channel)","type":"resource"},{"data":[11,1542,13,0,0],"debug":[[{"filename":"gemm.cl","line":76}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"gemm.cl:76 (_bLoader_bFeeder_channel)","type":"resource"},{"data":[11,12294,103,0,0],"debug":[[{"filename":"gemm.cl","line":77}]],"details":[{"text":"Channel is implemented 4096 bits wide by 256 deep.","type":"text"},{"text":"4096b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"gemm.cl:77 (_bFeeder_Y_channel)","type":"resource"},{"data":[11,774,7,0,0],"debug":[[{"filename":"gemm.cl","line":78}]],"details":[{"text":"Channel is implemented 256 bits wide by 256 deep.","type":"text"},{"text":"256b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"gemm.cl:78 (_Out_unloader_channel)","type":"resource"}],"data":[55,31518,264,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[0,0,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"}],"compute_units":1,"data":[1338,2411,0,0,10],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"Intel_Internal_Collect_Autorun_Profiling","total_kernel_resources":[1338,2411,0,0,10],"total_percent":[0.30677,0.180009,0.141093,0,0],"type":"function"},{"children":[{"data":[4510,2382,9,0,5],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[1120,5760,0,0,0],"details":[{"text":"Type: Shift Register (160 or fewer tap points)","type":"text"},{"text":"160 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n160 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_253\' (gemm.cl:569)\\n - \'_258\' (gemm.cl:581)\\n - \'_260\' (gemm.cl:584)\\n - \'_aFeeder_X_channel_array\' (gemm.cl:510)","type":"resource"},{"data":[1015,5063,0,0,0],"details":[{"text":"Type: Shift Register (128 or fewer tap points)","type":"text"},{"text":"128 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n128 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_262\' (gemm.cl:588)\\n - \'_267\' (gemm.cl:600)\\n - \'_269\' (gemm.cl:603)\\n - \'_bFeeder_Y_channel_array\' (gemm.cl:509)","type":"resource"},{"data":[7,20,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 16 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 16 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_X_s0_kk_ii_jj\' (gemm.cl:524)\\n - \'_307\' (gemm.cl:670)\\n - \'_309\' (gemm.cl:672)\\n - \'_310\' (gemm.cl:673)\\n - \'_318\' (gemm.cl:681)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_pipe_base_temp\' (gemm.cl:513)\\n - \'_327\' (gemm.cl:704)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_pipe_iter_temp\' (gemm.cl:512)\\n - \'_343\' (gemm.cl:739)","type":"resource"},{"data":[56,288,0,0,0],"details":[{"text":"Type: Shift Register (8 or fewer tap points)","type":"text"},{"text":"8 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n8 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_pipe_shreg\' (gemm.cl:503)\\n - \'_340\' (gemm.cl:732)","type":"resource"},{"data":[0,0,160,0,0],"details":[{"text":"Type: Shift Register (80 or fewer tap points)","type":"text"},{"text":"80 registers of width 32 and depth 1024","type":"text"},{"text":"Shift Register,\\n80 regs, 32 width by 1024 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_shreg\' (gemm.cl:502)\\n - \'_280\' (gemm.cl:621)","type":"resource"},{"data":[7,15,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 11 and depth 1","type":"text"},{"text":"Shift Register,\\n1 reg, 11 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_shreg\' (gemm.cl:502)\\n - \'_Z_pipe_shreg\' (gemm.cl:503)\\n - \'_280\' (gemm.cl:621)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_i_j_k\' (gemm.cl:522)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_kk_ii_jj\' (gemm.cl:524)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Z_pipe_iter_temp\' (gemm.cl:512)","type":"resource"},{"data":[0,0,144,0,0],"details":[{"text":"Type: Shift Register (72 or fewer tap points)","type":"text"},{"text":"72 registers of width 32 and depth 1024","type":"text"},{"text":"Shift Register,\\n72 regs, 32 width by 1024 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Z_pipe_shreg\' (gemm.cl:503)","type":"resource"},{"children":[{"count":3,"data":[8328,50549,36,0,461],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":3,"data":[4.71429,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"11-bit Integer Subtract","type":"resource"},{"count":672,"data":[3764.99,112,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[12099.70429,50661,36,0,461],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"gemm.cl","line":516}]],"name":"State","type":"resource"}],"data":[0,32,0,0,0],"debug":[[{"filename":"gemm.cl","line":516}]],"name":"gemm.cl:516","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"gemm.cl","line":520}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"gemm.cl","line":520}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,32,0,1.5,0],"debug":[[{"filename":"gemm.cl","line":520}]],"name":"gemm.cl:520","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"gemm.cl","line":522}]],"name":"State","type":"resource"},{"count":2,"data":[35,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":522}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":522}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":522}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":522}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":522}]],"name":"33-bit Integer Compare","type":"resource"},{"count":4,"data":[1.66667,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":522}]],"name":"1-bit Or","type":"resource"}],"data":[161.66667,35,0,0,0],"debug":[[{"filename":"gemm.cl","line":522}]],"name":"gemm.cl:522","type":"resource"},{"children":[{"count":1,"data":[308,55,0,0,0],"debug":[[{"filename":"gemm.cl","line":517}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[308,55,0,0,0],"debug":[[{"filename":"gemm.cl","line":517}]],"name":"gemm.cl:517","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"gemm.cl","line":519}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,0,0,1.5,0],"debug":[[{"filename":"gemm.cl","line":519}]],"name":"gemm.cl:519","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":503}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[1.57143,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":503}]],"name":"11-bit Integer Subtract","type":"resource"}],"data":[28.57143,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":503}]],"name":"gemm.cl:503","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":524}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":524}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[1.66667,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":524}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":524}]],"name":"16-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":524}]],"name":"16-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":524}]],"name":"2-bit Select","type":"resource"}],"data":[90.66667,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":524}]],"name":"gemm.cl:524","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":553}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[0.833333,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":553}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":553}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[36.833333,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":553}]],"name":"gemm.cl:553","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.57143,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":502}]],"name":"11-bit Integer Subtract","type":"resource"}],"data":[1.57143,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":502}]],"name":"gemm.cl:502","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[700.333,37.3333,0,0,0],"debug":[[{"filename":"gemm.cl","line":509}]],"name":"32-bit Select","type":"resource"}],"data":[700.333,37.3333,0,0,0],"debug":[[{"filename":"gemm.cl","line":509}]],"name":"gemm.cl:509","replace_name":"true","type":"resource"},{"children":[{"count":160,"data":[1386.67,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":510}]],"name":"32-bit Select","type":"resource"}],"data":[1386.67,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":510}]],"name":"gemm.cl:510","replace_name":"true","type":"resource"},{"children":[{"count":112,"data":[492.334,37.3333,0,0,0],"debug":[[{"filename":"gemm.cl","line":556}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":556}]],"name":"Channel Read","type":"resource"}],"data":[493.334,37.3333,0,0,0],"debug":[[{"filename":"gemm.cl","line":556}]],"name":"gemm.cl:556","replace_name":"true","type":"resource"},{"children":[{"count":80,"data":[346.667,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":559}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":559}]],"name":"Channel Read","type":"resource"}],"data":[347.667,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":559}]],"name":"gemm.cl:559","replace_name":"true","type":"resource"},{"children":[{"count":80,"data":[346.667,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":569}]],"name":"32-bit Select","type":"resource"}],"data":[346.667,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":569}]],"name":"gemm.cl:569","replace_name":"true","type":"resource"},{"children":[{"count":112,"data":[492.334,37.3333,0,0,0],"debug":[[{"filename":"gemm.cl","line":588}]],"name":"32-bit Select","type":"resource"}],"data":[492.334,37.3333,0,0,0],"debug":[[{"filename":"gemm.cl","line":588}]],"name":"gemm.cl:588","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4827,96,0,0,0],"debug":[[{"filename":"gemm.cl","line":609}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[4827,96,0,0,0],"debug":[[{"filename":"gemm.cl","line":609}]],"name":"gemm.cl:609","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":613}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":613}]],"name":"32-bit Or","type":"resource"}],"data":[43,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":613}]],"name":"gemm.cl:613","replace_name":"true","type":"resource"},{"children":[{"count":80,"data":[2560,2560,0,0,0],"debug":[[{"filename":"gemm.cl","line":622}]],"name":"32-bit Select","type":"resource"}],"data":[2560,2560,0,0,0],"debug":[[{"filename":"gemm.cl","line":622}]],"name":"gemm.cl:622","replace_name":"true","type":"resource"},{"children":[{"count":320,"data":[0,0,0,640,0],"debug":[[{"filename":"gemm.cl","line":633}]],"name":"Hardened Dot Product of Size 4","type":"resource"}],"data":[0,0,0,640,0],"debug":[[{"filename":"gemm.cl","line":633}]],"name":"gemm.cl:633","replace_name":"true","type":"resource"},{"children":[{"count":320,"data":[0,0,0,640,0],"debug":[[{"filename":"gemm.cl","line":634}]],"name":"Hardened Dot Product of Size 4","type":"resource"}],"data":[0,0,0,640,0],"debug":[[{"filename":"gemm.cl","line":634}]],"name":"gemm.cl:634","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.57143,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":641}]],"name":"11-bit Integer Subtract","type":"resource"}],"data":[1.57143,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":641}]],"name":"gemm.cl:641","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":653}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[7,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":653}]],"name":"gemm.cl:653","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":657}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":657}]],"name":"gemm.cl:657","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":658}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":658}]],"name":"gemm.cl:658","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":659}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":659}]],"name":"gemm.cl:659","replace_name":"true","type":"resource"},{"children":[{"count":80,"data":[2080,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":660}]],"name":"32-bit Select","type":"resource"}],"data":[2080,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":660}]],"name":"gemm.cl:660","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":683}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":683}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[12,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":683}]],"name":"gemm.cl:683","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":684}]],"name":"32-bit Select","type":"resource"}],"data":[26,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":684}]],"name":"gemm.cl:684","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":705}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":705}]],"name":"gemm.cl:705","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0.833333,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":706}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":706}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35.8333,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":706}]],"name":"gemm.cl:706","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"gemm.cl","line":710}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"gemm.cl","line":710}]],"name":"gemm.cl:710","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.57143,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":733}]],"name":"11-bit Integer Subtract","type":"resource"}],"data":[1.57143,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":733}]],"name":"gemm.cl:733","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":739}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":739}]],"name":"gemm.cl:739","replace_name":"true","type":"resource"}],"compute_units":1,"data":[34357.994983,69745.9999,349,1283,476],"debug":[[{"filename":"gemm.cl","line":502}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_Out","total_kernel_resources":[34358,69746,349,1283,476],"total_percent":[8.81386,5.13553,4.08158,12.864,84.5191],"type":"function"},{"children":[{"data":[212,25,129,0,2],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_aFeeder_cycle_temp\' (gemm.cl:159)\\n - \'_118\' (gemm.cl:286)","type":"resource"},{"data":[299,1291,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_aFeeder_value_shreg\' (gemm.cl:156)\\n - \'_aFeeder_in_v_temp\' (gemm.cl:158)\\n - \'_47\' (gemm.cl:205)","type":"resource"},{"data":[2344,10440,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"160 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n160 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aFeeder_X_channel_array\' (gemm.cl:155)","type":"resource"},{"data":[0,0,520,0,0],"details":[{"Additional information":[{"text":"Requested size 2097152 bytes, implemented size 2097152 bytes, stall-free, 10 reads and 10 writes. ","type":"text"},{"text":"Banked on bits 6, 7, 8, 9 into 16 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"2048 words","Bank width":"512 bits","Implemented size":"2097152 bytes","Number of banks":"16 (banked on bits 6, 7, 8, 9)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"2097152 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n2097152B requested,\\n2097152B implemented.","type":"brief"}],"name":"gemm.cl:160 (_aFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[2294,12814,0,0,258],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":9,"data":[144,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"16-bit Integer Add","type":"resource"},{"count":9,"data":[0,0,0,4.5,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.dot.product","type":"resource"},{"count":16,"data":[500,448,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[2938,13262,0,4.5,258],"name":"No Source Line","type":"resource"},{"children":[{"count":16,"data":[482,352,0,0,0],"debug":[[{"filename":"gemm.cl","line":158}]],"name":"32-bit Select","type":"resource"}],"data":[482,352,0,0,0],"debug":[[{"filename":"gemm.cl","line":158}]],"name":"gemm.cl:158","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":177}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":177}]],"name":"gemm.cl:177","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":180}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":180}]],"name":"gemm.cl:180","replace_name":"true","type":"resource"},{"children":[{"count":10,"data":[350,10,0,0,0],"debug":[[{"filename":"gemm.cl","line":217}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[350,10,0,0,0],"debug":[[{"filename":"gemm.cl","line":217}]],"name":"gemm.cl:217","replace_name":"true","type":"resource"},{"children":[{"count":10,"data":[160,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":226}]],"name":"16-bit Integer Add","type":"resource"}],"data":[160,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":226}]],"name":"gemm.cl:226","replace_name":"true","type":"resource"},{"children":[{"count":10,"data":[10,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":228}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[7.5,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":228}]],"name":"16-bit Integer Add","type":"resource"},{"count":10,"data":[50,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":228}]],"name":"16-bit Integer Compare","type":"resource"}],"data":[67.5,2,0,0,0],"debug":[[{"filename":"gemm.cl","line":228}]],"name":"gemm.cl:228","replace_name":"true","type":"resource"},{"children":[{"count":10,"data":[940,300,0,0,0],"debug":[[{"filename":"gemm.cl","line":243}]],"name":"16-bit Integer Divide","type":"resource"}],"data":[940,300,0,0,0],"debug":[[{"filename":"gemm.cl","line":243}]],"name":"gemm.cl:243","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[7.5,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":244}]],"name":"16-bit Integer Add","type":"resource"}],"data":[7.5,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":244}]],"name":"gemm.cl:244","replace_name":"true","type":"resource"},{"children":[{"count":10,"data":[340,240,0,0,0],"debug":[[{"filename":"gemm.cl","line":246}]],"name":"Store","type":"resource"}],"data":[340,240,0,0,0],"debug":[[{"filename":"gemm.cl","line":246}]],"name":"gemm.cl:246","replace_name":"true","type":"resource"},{"children":[{"count":10,"data":[350,10,0,0,0],"debug":[[{"filename":"gemm.cl","line":253}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[350,10,0,0,0],"debug":[[{"filename":"gemm.cl","line":253}]],"name":"gemm.cl:253","replace_name":"true","type":"resource"},{"children":[{"count":10,"data":[2660,5210,0,0,0],"debug":[[{"filename":"gemm.cl","line":269}]],"name":"Load","type":"resource"}],"data":[2660,5210,0,0,0],"debug":[[{"filename":"gemm.cl","line":269}]],"name":"gemm.cl:269","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":278}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":278}]],"name":"gemm.cl:278","replace_name":"true","type":"resource"},{"children":[{"count":144,"data":[4092,1856,0,0,0],"debug":[[{"filename":"gemm.cl","line":281}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"gemm.cl","line":281}]],"name":"Channel Write","type":"resource"}],"data":[4095,1858,0,0,0],"debug":[[{"filename":"gemm.cl","line":281}]],"name":"gemm.cl:281","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":286}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":286}]],"name":"gemm.cl:286","replace_name":"true","type":"resource"}],"compute_units":1,"data":[15355,33038,649,4.5,260],"debug":[[{"filename":"gemm.cl","line":155}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_aFeeder","total_kernel_resources":[15355,33038,649,4.5,260],"total_percent":[4.15241,2.40578,1.9334,23.9219,0.329381],"type":"function"},{"children":[{"data":[314,549,0,0,43],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_i\' (gemm.cl:91)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_j\' (gemm.cl:94)","type":"resource"},{"data":[31,138,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_k\' (gemm.cl:97)","type":"resource"},{"data":[14,55,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 15 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 15 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_aLoader_s0_kk_ii_iii\' (gemm.cl:99)","type":"resource"},{"children":[{"count":5,"data":[248,1280,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[664,1280,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"gemm.cl","line":89}]],"name":"State","type":"resource"},{"count":1,"data":[308,81,0,0,0],"debug":[[{"filename":"gemm.cl","line":89}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[308,113,0,0,0],"debug":[[{"filename":"gemm.cl","line":89}]],"name":"gemm.cl:89","type":"resource"},{"children":[{"count":1,"data":[0,67,0,0,0],"debug":[[{"filename":"gemm.cl","line":91}]],"name":"State","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":91}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"gemm.cl","line":91}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[48,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":91}]],"name":"32-bit Select","type":"resource"},{"count":4,"data":[132,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":91}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":91}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":91}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":91}]],"name":"33-bit Select","type":"resource"}],"data":[455,71,0,0,0],"debug":[[{"filename":"gemm.cl","line":91}]],"name":"gemm.cl:91","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":94}]],"name":"State","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":94}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":94}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":94}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":94}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":94}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":94}]],"name":"33-bit Select","type":"resource"}],"data":[140,2,0,0,0],"debug":[[{"filename":"gemm.cl","line":94}]],"name":"gemm.cl:94","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":97}]],"name":"State","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":97}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":97}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":97}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":97}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":97}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"gemm.cl","line":97}]],"name":"1-bit Or","type":"resource"}],"data":[113.833333,2.333333,0,0,0],"debug":[[{"filename":"gemm.cl","line":97}]],"name":"gemm.cl:97","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":105}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":105}]],"name":"gemm.cl:105","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"gemm.cl","line":126}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":4,"data":[85,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":126}]],"name":"32-bit Integer Add","type":"resource"}],"data":[117,0,0,1.5,0],"debug":[[{"filename":"gemm.cl","line":126}]],"name":"gemm.cl:126","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":103}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":103}]],"name":"32-bit Or","type":"resource"}],"data":[43,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":103}]],"name":"gemm.cl:103","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":106}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1.333333,0.333333,0,0,0],"debug":[[{"filename":"gemm.cl","line":106}]],"name":"1-bit Or","type":"resource"}],"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"gemm.cl","line":106}]],"name":"gemm.cl:106","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":99}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[1.83333,0.833333,0,0,0],"debug":[[{"filename":"gemm.cl","line":99}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[15,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":99}]],"name":"15-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":99}]],"name":"15-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":99}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":99}]],"name":"32-bit Integer Add","type":"resource"}],"data":[57.8333,1.83333,0,0,0],"debug":[[{"filename":"gemm.cl","line":99}]],"name":"gemm.cl:99","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":127}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"gemm.cl","line":127}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"gemm.cl","line":127}]],"name":"Load","type":"resource"}],"data":[685.5,2470.5,15,0,0],"debug":[[{"filename":"gemm.cl","line":127}]],"name":"gemm.cl:127","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"gemm.cl","line":137}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"gemm.cl","line":137}]],"name":"gemm.cl:137","replace_name":"true","type":"resource"}],"compute_units":1,"data":[4349.999966,7242.999996,17,1.5,53],"debug":[[{"filename":"gemm.cl","line":91}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"gemm.cl","line":99}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_aLoader","total_kernel_resources":[4350,7243,17,1.5,53],"total_percent":[0.9994,0.633193,0.423865,0.626613,0.131752],"type":"function"},{"children":[{"data":[184,27,0,0,208],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_bFeeder_cycle_temp\' (gemm.cl:365)\\n - \'_231\' (gemm.cl:491)","type":"resource"},{"data":[248,1096,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_bFeeder_value_shreg\' (gemm.cl:362)\\n - \'_bFeeder_in_v_temp\' (gemm.cl:364)\\n - \'_161\' (gemm.cl:411)","type":"resource"},{"data":[1984,8768,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"128 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n128 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bFeeder_Y_channel_array\' (gemm.cl:361)","type":"resource"},{"data":[0,0,416,0,0],"details":[{"Additional information":[{"text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 8 reads and 8 writes. ","type":"text"},{"text":"Banked on bits 6, 7, 8 into 8 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"2048 words","Bank width":"512 bits","Implemented size":"1048576 bytes","Number of banks":"8 (banked on bits 6, 7, 8)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"gemm.cl:366 (_bFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[1517,9346,0,0,176],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":16,"data":[500,448,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[2017,9794,0,0,176],"name":"No Source Line","type":"resource"},{"children":[{"count":16,"data":[464,256,0,0,0],"debug":[[{"filename":"gemm.cl","line":364}]],"name":"32-bit Select","type":"resource"}],"data":[464,256,0,0,0],"debug":[[{"filename":"gemm.cl","line":364}]],"name":"gemm.cl:364","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":383}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":383}]],"name":"gemm.cl:383","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":386}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":386}]],"name":"gemm.cl:386","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"gemm.cl","line":423}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"gemm.cl","line":423}]],"name":"gemm.cl:423","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[256,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":430}]],"name":"32-bit Integer Add","type":"resource"}],"data":[256,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":430}]],"name":"gemm.cl:430","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[8,8,0,0,0],"debug":[[{"filename":"gemm.cl","line":434}]],"name":"1-bit Or","type":"resource"},{"count":8,"data":[8,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":434}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[16,8,0,0,0],"debug":[[{"filename":"gemm.cl","line":434}]],"name":"gemm.cl:434","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[272,192,0,0,0],"debug":[[{"filename":"gemm.cl","line":452}]],"name":"Store","type":"resource"}],"data":[272,192,0,0,0],"debug":[[{"filename":"gemm.cl","line":452}]],"name":"gemm.cl:452","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"gemm.cl","line":459}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"gemm.cl","line":459}]],"name":"gemm.cl:459","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[2128,4168,0,0,0],"debug":[[{"filename":"gemm.cl","line":474}]],"name":"Load","type":"resource"}],"data":[2128,4168,0,0,0],"debug":[[{"filename":"gemm.cl","line":474}]],"name":"gemm.cl:474","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":483}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":483}]],"name":"gemm.cl:483","replace_name":"true","type":"resource"},{"children":[{"count":112,"data":[3212,1600,0,0,0],"debug":[[{"filename":"gemm.cl","line":486}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"gemm.cl","line":486}]],"name":"Channel Write","type":"resource"}],"data":[3215,1602,0,0,0],"debug":[[{"filename":"gemm.cl","line":486}]],"name":"gemm.cl:486","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":491}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":491}]],"name":"gemm.cl:491","replace_name":"true","type":"resource"}],"compute_units":1,"data":[11420,25964,416,0,384],"debug":[[{"filename":"gemm.cl","line":361}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_bFeeder","total_kernel_resources":[11420,25964,416,0,384],"total_percent":[3.55365,2.23549,1.51943,15.3336,0],"type":"function"},{"children":[{"data":[265,337,0,0,28],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bLoader_s0_i\' (gemm.cl:302)","type":"resource"},{"data":[31,138,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bLoader_s0_j\' (gemm.cl:305)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bLoader_s0_k\' (gemm.cl:308)","type":"resource"},{"data":[14,54,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 14 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 14 width by 1 depth,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_bLoader_s0_kk_jj_jjj\' (gemm.cl:310)","type":"resource"},{"children":[{"count":5,"data":[163,860,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[579,860,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"gemm.cl","line":300}]],"name":"State","type":"resource"},{"count":1,"data":[308,81,0,0,0],"debug":[[{"filename":"gemm.cl","line":300}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[308,113,0,0,0],"debug":[[{"filename":"gemm.cl","line":300}]],"name":"gemm.cl:300","type":"resource"},{"children":[{"count":1,"data":[0,67,0,0,0],"debug":[[{"filename":"gemm.cl","line":302}]],"name":"State","type":"resource"},{"count":3,"data":[96,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":302}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"gemm.cl","line":302}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[48,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":302}]],"name":"32-bit Select","type":"resource"},{"count":4,"data":[132,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":302}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":302}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":302}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":302}]],"name":"33-bit Select","type":"resource"}],"data":[455,71,0,0,0],"debug":[[{"filename":"gemm.cl","line":302}]],"name":"gemm.cl:302","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":305}]],"name":"State","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":305}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":305}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":305}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":305}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":305}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":305}]],"name":"33-bit Select","type":"resource"}],"data":[140,2,0,0,0],"debug":[[{"filename":"gemm.cl","line":305}]],"name":"gemm.cl:305","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":308}]],"name":"State","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":308}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":308}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":308}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":308}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":308}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"gemm.cl","line":308}]],"name":"1-bit Or","type":"resource"}],"data":[113.833333,2.333333,0,0,0],"debug":[[{"filename":"gemm.cl","line":308}]],"name":"gemm.cl:308","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":316}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":316}]],"name":"gemm.cl:316","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"gemm.cl","line":332}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":332}]],"name":"32-bit Integer Add","type":"resource"}],"data":[96,0,0,1.5,0],"debug":[[{"filename":"gemm.cl","line":332}]],"name":"gemm.cl:332","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":314}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":314}]],"name":"32-bit Or","type":"resource"}],"data":[43,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":314}]],"name":"gemm.cl:314","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":317}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1.333333,0.333333,0,0,0],"debug":[[{"filename":"gemm.cl","line":317}]],"name":"1-bit Or","type":"resource"}],"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"gemm.cl","line":317}]],"name":"gemm.cl:317","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":310}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[1.83333,0.833333,0,0,0],"debug":[[{"filename":"gemm.cl","line":310}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[14,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":310}]],"name":"14-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":310}]],"name":"14-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":310}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":310}]],"name":"32-bit Integer Add","type":"resource"}],"data":[56.8333,1.83333,0,0,0],"debug":[[{"filename":"gemm.cl","line":310}]],"name":"gemm.cl:310","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":333}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"gemm.cl","line":333}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"gemm.cl","line":333}]],"name":"Load","type":"resource"}],"data":[685.5,2470.5,15,0,0],"debug":[[{"filename":"gemm.cl","line":333}]],"name":"gemm.cl:333","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"gemm.cl","line":343}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"gemm.cl","line":343}]],"name":"gemm.cl:343","replace_name":"true","type":"resource"}],"compute_units":1,"data":[4193.999966,6609.999996,17,1.5,38],"debug":[[{"filename":"gemm.cl","line":302}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"gemm.cl","line":310}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_bLoader","total_kernel_resources":[4194,6610,17,1.5,38],"total_percent":[0.913714,0.579822,0.386821,0.626613,0.131752],"type":"function"},{"children":[{"data":[149,137,0,0,13],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (gemm.cl:751)\\n - \'_350\' (gemm.cl:766)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (gemm.cl:751)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_i\' (gemm.cl:754)","type":"resource"},{"data":[7,19,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 15 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 15 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_iii_ii_jj\' (gemm.cl:759)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_j\' (gemm.cl:757)","type":"resource"},{"children":[{"count":3,"data":[26,309,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[28,309,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,67,0,0,0],"debug":[[{"filename":"gemm.cl","line":754}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":754}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"gemm.cl","line":754}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":754}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":754}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":754}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":754}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[312,70,0,0,0],"debug":[[{"filename":"gemm.cl","line":754}]],"name":"gemm.cl:754","type":"resource"},{"children":[{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":757}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":757}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"gemm.cl","line":757}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":757}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":757}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":757}]],"name":"1-bit Or","type":"resource"}],"data":[81.5,2,0,0,0],"debug":[[{"filename":"gemm.cl","line":757}]],"name":"gemm.cl:757","type":"resource"},{"children":[{"count":1,"data":[308,55,0,0,0],"debug":[[{"filename":"gemm.cl","line":753}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[308,55,0,0,0],"debug":[[{"filename":"gemm.cl","line":753}]],"name":"gemm.cl:753","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":751}]],"name":"33-bit Select","type":"resource"}],"data":[54,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":751}]],"name":"gemm.cl:751","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":759}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":759}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":759}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[15,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":759}]],"name":"15-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":759}]],"name":"15-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":759}]],"name":"2-bit Select","type":"resource"}],"data":[57.5,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":759}]],"name":"gemm.cl:759","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":761}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":761}]],"name":"gemm.cl:761","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[349,2436,0,0,31],"debug":[[{"filename":"gemm.cl","line":764}]],"name":"Store","type":"resource"}],"data":[349,2436,0,0,31],"debug":[[{"filename":"gemm.cl","line":764}]],"name":"gemm.cl:764","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":766}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"gemm.cl","line":766}]],"name":"gemm.cl:766","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2745,5585,0,0,54],"debug":[[{"filename":"gemm.cl","line":751}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader","total_kernel_resources":[2745,5585,0,0,54],"total_percent":[0.73647,0.447683,0.326838,0,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[82593.994915,194726.999892,1792,1290.5,1275],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[217094,367179,2189,1291,1275],"total_percent":[47.5436,28.3935,21.4875,80.6856,85.0461],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"kernel_aFeeder", "children":[{"type":"bb", "id":3, "name":"kernel_aFeeder.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"kernel_aFeeder.B1", "children":[{"type":"inst", "id":5, "name":"Channel Read", "debug":[[{"filename":"gemm.cl", "line":180}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"5", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":7, "name":"Store", "debug":[[{"filename":"gemm.cl", "line":246}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"11", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":8, "name":"Load", "debug":[[{"filename":"gemm.cl", "line":269}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"12", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"Store", "debug":[[{"filename":"gemm.cl", "line":246}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":10, "name":"Load", "debug":[[{"filename":"gemm.cl", "line":269}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"14", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":11, "name":"Store", "debug":[[{"filename":"gemm.cl", "line":246}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"15", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":12, "name":"Load", "debug":[[{"filename":"gemm.cl", "line":269}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"16", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":13, "name":"Store", "debug":[[{"filename":"gemm.cl", "line":246}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"17", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":14, "name":"Load", "debug":[[{"filename":"gemm.cl", "line":269}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"18", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":15, "name":"Store", "debug":[[{"filename":"gemm.cl", "line":246}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"19", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":16, "name":"Load", "debug":[[{"filename":"gemm.cl", "line":269}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"20", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":17, "name":"Store", "debug":[[{"filename":"gemm.cl", "line":246}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"21", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":18, "name":"Load", "debug":[[{"filename":"gemm.cl", "line":269}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"22", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":19, "name":"Store", "debug":[[{"filename":"gemm.cl", "line":246}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"23", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":20, "name":"Load", "debug":[[{"filename":"gemm.cl", "line":269}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"24", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":21, "name":"Store", "debug":[[{"filename":"gemm.cl", "line":246}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"25", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":22, "name":"Load", "debug":[[{"filename":"gemm.cl", "line":269}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"26", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":23, "name":"Store", "debug":[[{"filename":"gemm.cl", "line":246}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"27", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":24, "name":"Load", "debug":[[{"filename":"gemm.cl", "line":269}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"28", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":25, "name":"Store", "debug":[[{"filename":"gemm.cl", "line":246}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_aFeeder_DB_0_ibuffer", "Start Cycle":"29", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":26, "name":"Load", "debug":[[{"filename":"gemm.cl", "line":269}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_aFeeder_DB_0_ibuffer", "Start Cycle":"30", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":27, "name":"Channel Write", "debug":[[{"filename":"gemm.cl", "line":281}]], "details":[{"type":"table", "Width":"5120 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"37", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":29, "name":"Loop Input", "debug":[[{"filename":"gemm.cl", "line":171}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"30"}]}, {"type":"inst", "id":30, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"37", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"37", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":31, "name":"Local Memory", "children":[{"type":"memsys", "id":32, "name":"_aFeeder_DB_0_ibuffer", "debug":[[{"filename":"gemm.cl", "line":160}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"2097152B requested\\n2097152B implemented"}], "Requested size":"2097152 bytes", "Implemented size":"2097152 bytes", "Number of banks":"16", "Bank width":"512 bits", "Bank depth":"2048 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":69, "name":"kernel_bFeeder", "children":[{"type":"bb", "id":70, "name":"kernel_bFeeder.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":71, "name":"kernel_bFeeder.B1", "children":[{"type":"inst", "id":72, "name":"Channel Read", "debug":[[{"filename":"gemm.cl", "line":386}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":74, "name":"Store", "debug":[[{"filename":"gemm.cl", "line":452}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":75, "name":"Load", "debug":[[{"filename":"gemm.cl", "line":474}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"13", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":76, "name":"Store", "debug":[[{"filename":"gemm.cl", "line":452}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":77, "name":"Load", "debug":[[{"filename":"gemm.cl", "line":474}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"15", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":78, "name":"Store", "debug":[[{"filename":"gemm.cl", "line":452}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":79, "name":"Load", "debug":[[{"filename":"gemm.cl", "line":474}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"17", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":80, "name":"Store", "debug":[[{"filename":"gemm.cl", "line":452}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"18", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":81, "name":"Load", "debug":[[{"filename":"gemm.cl", "line":474}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"19", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":82, "name":"Store", "debug":[[{"filename":"gemm.cl", "line":452}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"20", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":83, "name":"Load", "debug":[[{"filename":"gemm.cl", "line":474}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"21", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":84, "name":"Store", "debug":[[{"filename":"gemm.cl", "line":452}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"22", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":85, "name":"Load", "debug":[[{"filename":"gemm.cl", "line":474}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"23", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":86, "name":"Store", "debug":[[{"filename":"gemm.cl", "line":452}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"24", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":87, "name":"Load", "debug":[[{"filename":"gemm.cl", "line":474}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"25", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":88, "name":"Store", "debug":[[{"filename":"gemm.cl", "line":452}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_bFeeder_DB_0_ibuffer", "Start Cycle":"26", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":89, "name":"Load", "debug":[[{"filename":"gemm.cl", "line":474}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_bFeeder_DB_0_ibuffer", "Start Cycle":"27", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":90, "name":"Channel Write", "debug":[[{"filename":"gemm.cl", "line":486}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"34", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":92, "name":"Loop Input", "debug":[[{"filename":"gemm.cl", "line":377}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"93"}]}, {"type":"inst", "id":93, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"34", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"34", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":94, "name":"Local Memory", "children":[{"type":"memsys", "id":95, "name":"_bFeeder_DB_0_ibuffer", "debug":[[{"filename":"gemm.cl", "line":366}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"1048576B requested\\n1048576B implemented"}], "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"8", "Bank width":"512 bits", "Bank depth":"2048 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":120, "name":"kernel_Out", "children":[{"type":"bb", "id":121, "name":"kernel_Out.B0", "details":[{"type":"table", "Latency":"15"}]}, {"type":"bb", "id":122, "name":"kernel_Out.B1", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"125"}]}, {"type":"bb", "id":123, "name":"kernel_Out.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":124, "name":"kernel_Out.B3", "children":[{"type":"inst", "id":126, "name":"Channel Read", "debug":[[{"filename":"gemm.cl", "line":556}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"56", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":127, "name":"Channel Read", "debug":[[{"filename":"gemm.cl", "line":559}]], "details":[{"type":"table", "Width":"5120 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"56", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":128, "name":"Channel Write", "debug":[[{"filename":"gemm.cl", "line":710}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"123", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":130, "name":"Loop Input", "debug":[[{"filename":"gemm.cl", "line":524}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"131"}]}, {"type":"inst", "id":131, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"123", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"123", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":125, "name":"kernel_Out.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":132, "name":"kernel_aLoader", "children":[{"type":"bb", "id":133, "name":"kernel_aLoader.B0", "details":[{"type":"table", "Latency":"9"}]}, {"type":"bb", "id":134, "name":"kernel_aLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":135, "name":"kernel_aLoader.B2", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"136"}]}, {"type":"bb", "id":136, "name":"kernel_aLoader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":137, "name":"kernel_aLoader.B4", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"139"}]}, {"type":"bb", "id":138, "name":"kernel_aLoader.B5", "details":[{"type":"table", "Latency":"6", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"140"}]}, {"type":"bb", "id":139, "name":"kernel_aLoader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":140, "name":"kernel_aLoader.B7", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":141, "name":"kernel_aLoader.B8", "children":[{"type":"inst", "id":142, "name":"Load", "debug":[[{"filename":"gemm.cl", "line":127}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"6", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":143, "name":"Channel Write", "debug":[[{"filename":"gemm.cl", "line":137}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"134", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":144, "name":"Loop Input", "debug":[[{"filename":"gemm.cl", "line":99}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"145"}]}, {"type":"inst", "id":145, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"134", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"134", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":147, "name":"kernel_bLoader", "children":[{"type":"bb", "id":148, "name":"kernel_bLoader.B0", "details":[{"type":"table", "Latency":"9"}]}, {"type":"bb", "id":149, "name":"kernel_bLoader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":150, "name":"kernel_bLoader.B2", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"151"}]}, {"type":"bb", "id":151, "name":"kernel_bLoader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":152, "name":"kernel_bLoader.B4", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"154"}]}, {"type":"bb", "id":153, "name":"kernel_bLoader.B5", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"155"}]}, {"type":"bb", "id":154, "name":"kernel_bLoader.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":155, "name":"kernel_bLoader.B7", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":156, "name":"kernel_bLoader.B8", "children":[{"type":"inst", "id":157, "name":"Load", "debug":[[{"filename":"gemm.cl", "line":333}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"6", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":158, "name":"Channel Write", "debug":[[{"filename":"gemm.cl", "line":343}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"134", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":159, "name":"Loop Input", "debug":[[{"filename":"gemm.cl", "line":310}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"160"}]}, {"type":"inst", "id":160, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"134", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"134", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":161, "name":"kernel_unloader", "children":[{"type":"bb", "id":162, "name":"kernel_unloader.B0", "details":[{"type":"table", "Latency":"9"}]}, {"type":"bb", "id":163, "name":"kernel_unloader.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":164, "name":"kernel_unloader.B2", "details":[{"type":"table", "Latency":"4", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"166"}]}, {"type":"bb", "id":165, "name":"kernel_unloader.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"167"}]}, {"type":"bb", "id":166, "name":"kernel_unloader.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":167, "name":"kernel_unloader.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":168, "name":"kernel_unloader.B6", "children":[{"type":"inst", "id":169, "name":"Channel Read", "debug":[[{"filename":"gemm.cl", "line":761}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"10", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":170, "name":"Store", "debug":[[{"filename":"gemm.cl", "line":764}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":171, "name":"Loop Input", "debug":[[{"filename":"gemm.cl", "line":759}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"172"}]}, {"type":"inst", "id":172, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"12", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"12", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":173, "name":"Intel_Internal_Collect_Autorun_Profiling", "children":[{"type":"bb", "id":174, "name":"Intel_Internal_Collect_Autorun_Profiling.B0", "details":[{"type":"table", "Latency":"1"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":146, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}, {"type":"channel", "id":129, "name":"_Out_unloader_channel", "debug":[[{"filename":"gemm.cl", "line":496}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256"}]}, {"type":"channel", "id":28, "name":"_aFeeder_X_channel", "debug":[[{"filename":"gemm.cl", "line":152}]], "details":[{"type":"table", "Width":"5120 bits", "Depth":"256"}]}, {"type":"channel", "id":6, "name":"_aLoader_aFeeder_channel", "debug":[[{"filename":"gemm.cl", "line":152}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}, {"type":"channel", "id":91, "name":"_bFeeder_Y_channel", "debug":[[{"filename":"gemm.cl", "line":358}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256"}]}, {"type":"channel", "id":73, "name":"_bLoader_bFeeder_channel", "debug":[[{"filename":"gemm.cl", "line":358}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}], "links":[{"from":6, "to":5}, {"from":27, "to":28}, {"from":32, "to":8}, {"from":32, "to":10}, {"from":32, "to":12}, {"from":32, "to":14}, {"from":32, "to":16}, {"from":32, "to":18}, {"from":32, "to":20}, {"from":32, "to":22}, {"from":32, "to":24}, {"from":32, "to":26}, {"from":7, "to":32}, {"from":9, "to":32}, {"from":11, "to":32}, {"from":13, "to":32}, {"from":15, "to":32}, {"from":17, "to":32}, {"from":19, "to":32}, {"from":21, "to":32}, {"from":23, "to":32}, {"from":25, "to":32}, {"from":30, "to":29}, {"from":3, "to":29}, {"from":5, "to":30}, {"from":7, "to":30}, {"from":8, "to":30}, {"from":9, "to":30}, {"from":10, "to":30}, {"from":11, "to":30}, {"from":12, "to":30}, {"from":13, "to":30}, {"from":14, "to":30}, {"from":15, "to":30}, {"from":16, "to":30}, {"from":17, "to":30}, {"from":18, "to":30}, {"from":19, "to":30}, {"from":20, "to":30}, {"from":21, "to":30}, {"from":22, "to":30}, {"from":23, "to":30}, {"from":24, "to":30}, {"from":25, "to":30}, {"from":26, "to":30}, {"from":27, "to":30}, {"from":29, "to":5}, {"from":5, "to":7}, {"from":5, "to":8}, {"from":5, "to":9}, {"from":5, "to":10}, {"from":5, "to":11}, {"from":5, "to":12}, {"from":5, "to":13}, {"from":5, "to":14}, {"from":5, "to":15}, {"from":5, "to":16}, {"from":5, "to":17}, {"from":5, "to":18}, {"from":5, "to":19}, {"from":5, "to":20}, {"from":5, "to":21}, {"from":5, "to":22}, {"from":5, "to":23}, {"from":5, "to":24}, {"from":5, "to":25}, {"from":5, "to":26}, {"from":7, "to":27}, {"from":8, "to":27}, {"from":9, "to":27}, {"from":10, "to":27}, {"from":11, "to":27}, {"from":12, "to":27}, {"from":13, "to":27}, {"from":14, "to":27}, {"from":15, "to":27}, {"from":16, "to":27}, {"from":17, "to":27}, {"from":18, "to":27}, {"from":19, "to":27}, {"from":20, "to":27}, {"from":21, "to":27}, {"from":22, "to":27}, {"from":23, "to":27}, {"from":24, "to":27}, {"from":25, "to":27}, {"from":26, "to":27}, {"from":73, "to":72}, {"from":90, "to":91}, {"from":95, "to":75}, {"from":95, "to":77}, {"from":95, "to":79}, {"from":95, "to":81}, {"from":95, "to":83}, {"from":95, "to":85}, {"from":95, "to":87}, {"from":95, "to":89}, {"from":74, "to":95}, {"from":76, "to":95}, {"from":78, "to":95}, {"from":80, "to":95}, {"from":82, "to":95}, {"from":84, "to":95}, {"from":86, "to":95}, {"from":88, "to":95}, {"from":93, "to":92}, {"from":70, "to":92}, {"from":72, "to":93}, {"from":74, "to":93}, {"from":75, "to":93}, {"from":76, "to":93}, {"from":77, "to":93}, {"from":78, "to":93}, {"from":79, "to":93}, {"from":80, "to":93}, {"from":81, "to":93}, {"from":82, "to":93}, {"from":83, "to":93}, {"from":84, "to":93}, {"from":85, "to":93}, {"from":86, "to":93}, {"from":87, "to":93}, {"from":88, "to":93}, {"from":89, "to":93}, {"from":90, "to":93}, {"from":92, "to":72}, {"from":72, "to":74}, {"from":72, "to":75}, {"from":72, "to":76}, {"from":72, "to":77}, {"from":72, "to":78}, {"from":72, "to":79}, {"from":72, "to":80}, {"from":72, "to":81}, {"from":72, "to":82}, {"from":72, "to":83}, {"from":72, "to":84}, {"from":72, "to":85}, {"from":72, "to":86}, {"from":72, "to":87}, {"from":72, "to":88}, {"from":72, "to":89}, {"from":74, "to":90}, {"from":75, "to":90}, {"from":76, "to":90}, {"from":77, "to":90}, {"from":78, "to":90}, {"from":79, "to":90}, {"from":80, "to":90}, {"from":81, "to":90}, {"from":82, "to":90}, {"from":83, "to":90}, {"from":84, "to":90}, {"from":85, "to":90}, {"from":86, "to":90}, {"from":87, "to":90}, {"from":88, "to":90}, {"from":89, "to":90}, {"from":91, "to":126}, {"from":28, "to":127}, {"from":128, "to":129}, {"from":125, "to":122}, {"from":121, "to":122}, {"from":125, "to":123}, {"from":131, "to":130}, {"from":122, "to":130}, {"from":126, "to":131}, {"from":127, "to":131}, {"from":128, "to":131}, {"from":131, "to":125}, {"from":130, "to":126}, {"from":130, "to":127}, {"from":126, "to":128}, {"from":127, "to":128}, {"from":143, "to":6}, {"from":136, "to":134}, {"from":136, "to":135}, {"from":133, "to":135}, {"from":139, "to":136}, {"from":139, "to":137}, {"from":135, "to":137}, {"from":140, "to":138}, {"from":137, "to":138}, {"from":140, "to":139}, {"from":145, "to":140}, {"from":145, "to":144}, {"from":138, "to":144}, {"from":142, "to":145}, {"from":143, "to":145}, {"from":144, "to":142}, {"from":142, "to":143}, {"from":146, "to":142}, {"from":158, "to":73}, {"from":151, "to":149}, {"from":151, "to":150}, {"from":148, "to":150}, {"from":154, "to":151}, {"from":154, "to":152}, {"from":150, "to":152}, {"from":155, "to":153}, {"from":152, "to":153}, {"from":155, "to":154}, {"from":160, "to":155}, {"from":160, "to":159}, {"from":153, "to":159}, {"from":157, "to":160}, {"from":158, "to":160}, {"from":159, "to":157}, {"from":157, "to":158}, {"from":146, "to":157}, {"from":129, "to":169}, {"from":166, "to":163}, {"from":166, "to":164}, {"from":162, "to":164}, {"from":167, "to":165}, {"from":164, "to":165}, {"from":167, "to":166}, {"from":172, "to":167}, {"from":172, "to":171}, {"from":165, "to":171}, {"from":169, "to":172}, {"from":170, "to":172}, {"from":171, "to":169}, {"from":169, "to":170}, {"from":170, "to":146}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: kernel_aFeeder", "data":["", "", ""], "debug":[[{"filename":"gemm.cl", "line":152}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_aFeeder.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"gemm.cl", "line":171}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"gemm.cl", "line":"180"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"gemm.cl", "line":"281"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"gemm.cl", "line":184}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_bFeeder", "data":["", "", ""], "debug":[[{"filename":"gemm.cl", "line":358}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_bFeeder.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"gemm.cl", "line":377}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"gemm.cl", "line":"386"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"gemm.cl", "line":"486"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"gemm.cl", "line":390}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_Out", "data":["", "", ""], "debug":[[{"filename":"gemm.cl", "line":496}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_Out.B1", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"gemm.cl", "line":522}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out.B3", "data":["Yes", "~1", "1"], "debug":[[{"filename":"gemm.cl", "line":524}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"gemm.cl", "line":"556"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"gemm.cl", "line":"559"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"gemm.cl", "line":"710"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"gemm.cl", "line":527}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"gemm.cl", "line":530}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"gemm.cl", "line":535}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"gemm.cl", "line":564}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"gemm.cl", "line":567}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"gemm.cl", "line":628}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"gemm.cl", "line":649}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"gemm.cl", "line":691}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"gemm.cl", "line":696}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"gemm.cl", "line":714}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"gemm.cl", "line":717}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"gemm.cl", "line":720}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}]}, {"name":"Kernel: kernel_aLoader", "data":["", "", ""], "debug":[[{"filename":"gemm.cl", "line":81}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_aLoader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"gemm.cl", "line":91}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"gemm.cl", "line":94}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"gemm.cl", "line":97}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_aLoader.B8", "data":["Yes", "~1", "1"], "debug":[[{"filename":"gemm.cl", "line":99}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"gemm.cl", "line":"127"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"gemm.cl", "line":"137"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_bLoader", "data":["", "", ""], "debug":[[{"filename":"gemm.cl", "line":292}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_bLoader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"gemm.cl", "line":302}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_bLoader.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"gemm.cl", "line":305}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_bLoader.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"gemm.cl", "line":308}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_bLoader.B8", "data":["Yes", "~1", "1"], "debug":[[{"filename":"gemm.cl", "line":310}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"gemm.cl", "line":"333"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"gemm.cl", "line":"343"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}]}, {"name":"Kernel: kernel_unloader", "data":["", "", ""], "debug":[[{"filename":"gemm.cl", "line":746}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_unloader.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"gemm.cl", "line":754}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"gemm.cl", "line":757}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B6", "data":["Yes", "~1", "1"], "debug":[[{"filename":"gemm.cl", "line":759}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"gemm.cl", "line":"761"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"gemm.cl", "line":"764"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}, {"name":"Kernel: Intel_Internal_Collect_Autorun_Profiling", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}]}]}';
var fmax_iiJSON='{"basicblocks":{"kernel_aFeeder.B0":{"name":"kernel_aFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aFeeder.B1":{"name":"kernel_aFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":37, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"gemm.cl", "line":"171"}]}]}}, "kernel_bFeeder.B0":{"name":"kernel_bFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_bFeeder.B1":{"name":"kernel_bFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":34, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"gemm.cl", "line":"377"}]}]}}, "kernel_Out.B0":{"name":"kernel_Out.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":15, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B1":{"name":"kernel_Out.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"gemm.cl", "line":"522"}]}]}}, "kernel_Out.B2":{"name":"kernel_Out.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B3":{"name":"kernel_Out.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":123, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"gemm.cl", "line":"524"}]}]}}, "kernel_Out.B4":{"name":"kernel_Out.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_aLoader.B0":{"name":"kernel_aLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":9, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aLoader.B1":{"name":"kernel_aLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_aLoader.B2":{"name":"kernel_aLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"gemm.cl", "line":"91"}]}]}}, "kernel_aLoader.B3":{"name":"kernel_aLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_aLoader.B4":{"name":"kernel_aLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"gemm.cl", "line":"94"}]}]}}, "kernel_aLoader.B5":{"name":"kernel_aLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":6, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"gemm.cl", "line":"97"}]}]}}, "kernel_aLoader.B6":{"name":"kernel_aLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_aLoader.B7":{"name":"kernel_aLoader.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_aLoader.B8":{"name":"kernel_aLoader.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":134, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"gemm.cl", "line":"99"}]}]}}, "kernel_bLoader.B0":{"name":"kernel_bLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":9, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_bLoader.B1":{"name":"kernel_bLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_bLoader.B2":{"name":"kernel_bLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"gemm.cl", "line":"302"}]}]}}, "kernel_bLoader.B3":{"name":"kernel_bLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_bLoader.B4":{"name":"kernel_bLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"gemm.cl", "line":"305"}]}]}}, "kernel_bLoader.B5":{"name":"kernel_bLoader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"gemm.cl", "line":"308"}]}]}}, "kernel_bLoader.B6":{"name":"kernel_bLoader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_bLoader.B7":{"name":"kernel_bLoader.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_bLoader.B8":{"name":"kernel_bLoader.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":134, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"gemm.cl", "line":"310"}]}]}}, "kernel_unloader.B0":{"name":"kernel_unloader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":9, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B1":{"name":"kernel_unloader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B2":{"name":"kernel_unloader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":4, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"gemm.cl", "line":"754"}]}]}}, "kernel_unloader.B3":{"name":"kernel_unloader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"gemm.cl", "line":"757"}]}]}}, "kernel_unloader.B4":{"name":"kernel_unloader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_unloader.B5":{"name":"kernel_unloader.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_unloader.B6":{"name":"kernel_unloader.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":12, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"gemm.cl", "line":"759"}]}]}}, "Intel_Internal_Collect_Autorun_Profiling.B0":{"name":"Intel_Internal_Collect_Autorun_Profiling.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":1, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}}, "functions":{"kernel_aFeeder":{"debug":[{"filename":"gemm.cl", "line":152}], "loop_hierachy":{"kernel_aFeeder__no_loop":["kernel_aFeeder.B0"], "kernel_aFeeder.B1":["kernel_aFeeder.B1"]}}, "kernel_bFeeder":{"debug":[{"filename":"gemm.cl", "line":358}], "loop_hierachy":{"kernel_bFeeder__no_loop":["kernel_bFeeder.B0"], "kernel_bFeeder.B1":["kernel_bFeeder.B1"]}}, "kernel_Out":{"debug":[{"filename":"gemm.cl", "line":496}], "loop_hierachy":{"kernel_Out__no_loop":["kernel_Out.B0", "kernel_Out.B2"], "kernel_Out.B1":["kernel_Out.B1", "kernel_Out.B3", "kernel_Out.B4"], "kernel_Out.B3":["kernel_Out.B3"]}}, "kernel_aLoader":{"debug":[{"filename":"gemm.cl", "line":81}], "loop_hierachy":{"kernel_aLoader__no_loop":["kernel_aLoader.B0", "kernel_aLoader.B1"], "kernel_aLoader.B2":["kernel_aLoader.B2", "kernel_aLoader.B4", "kernel_aLoader.B3"], "kernel_aLoader.B4":["kernel_aLoader.B4", "kernel_aLoader.B5", "kernel_aLoader.B6"], "kernel_aLoader.B5":["kernel_aLoader.B5", "kernel_aLoader.B8", "kernel_aLoader.B7"], "kernel_aLoader.B8":["kernel_aLoader.B8"]}}, "kernel_bLoader":{"debug":[{"filename":"gemm.cl", "line":292}], "loop_hierachy":{"kernel_bLoader__no_loop":["kernel_bLoader.B0", "kernel_bLoader.B1"], "kernel_bLoader.B2":["kernel_bLoader.B2", "kernel_bLoader.B4", "kernel_bLoader.B3"], "kernel_bLoader.B4":["kernel_bLoader.B4", "kernel_bLoader.B5", "kernel_bLoader.B6"], "kernel_bLoader.B5":["kernel_bLoader.B5", "kernel_bLoader.B8", "kernel_bLoader.B7"], "kernel_bLoader.B8":["kernel_bLoader.B8"]}}, "kernel_unloader":{"debug":[{"filename":"gemm.cl", "line":746}], "loop_hierachy":{"kernel_unloader__no_loop":["kernel_unloader.B0", "kernel_unloader.B1"], "kernel_unloader.B2":["kernel_unloader.B2", "kernel_unloader.B3", "kernel_unloader.B4"], "kernel_unloader.B3":["kernel_unloader.B3", "kernel_unloader.B6", "kernel_unloader.B5"], "kernel_unloader.B6":["kernel_unloader.B6"]}}, "Intel_Internal_Collect_Autorun_Profiling":{"debug":[{"filename":"Unknown location", "line":0}], "loop_hierachy":{"Intel_Internal_Collect_Autorun_Profiling__no_loop":["Intel_Internal_Collect_Autorun_Profiling.B0"]}}}}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"Intel_Internal_Collect_Autorun_Profiling", "data":["NDRange", "No", "n/a", 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}], "debug":[[{"filename":"", "line":0}]]}, {"name":"kernel_Out", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"gemm.cl", "line":496}]]}, {"name":"kernel_aFeeder", "data":["Single work-item", "Yes", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"gemm.cl", "line":152}]]}, {"name":"kernel_aLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"gemm.cl", "line":81}]]}, {"name":"kernel_bFeeder", "data":["Single work-item", "Yes", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"gemm.cl", "line":358}]]}, {"name":"kernel_bLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"gemm.cl", "line":292}]]}, {"name":"kernel_unloader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"gemm.cl", "line":746}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"Intel_Internal_Collect_Autorun_Profiling", "data":[1338, 2411, 0, 0, 10], "debug":[[{"filename":"", "line":0}]]}, {"name":"kernel_Out", "data":[34358, 69746, 349, 1283, 476], "debug":[[{"filename":"gemm.cl", "line":496}]]}, {"name":"kernel_aFeeder", "data":[15355, 33038, 649, 4.5, 260], "debug":[[{"filename":"gemm.cl", "line":152}]]}, {"name":"kernel_aLoader", "data":[4350, 7243, 17, 1.5, 53], "debug":[[{"filename":"gemm.cl", "line":81}]]}, {"name":"kernel_bFeeder", "data":[11420, 25964, 416, 0, 384], "debug":[[{"filename":"gemm.cl", "line":358}]]}, {"name":"kernel_bLoader", "data":[4194, 6610, 17, 1.5, 38], "debug":[[{"filename":"gemm.cl", "line":292}]]}, {"name":"kernel_unloader", "data":[2745, 5585, 0, 0, 54], "debug":[[{"filename":"gemm.cl", "line":746}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[73760, 150597, 1448, 1290, 1275]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[8779, 12545, 78, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[134500, 172452, 397, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[55, 31518, 264, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[217094, 367179, 2189, 1290, 1275], "data_percent":[25.4089, 21.4875, 80.6856, 85.0461]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["gemm"],"name":"Project Name"},{"data":["Arria 10, 10AX115S2F45I2SGES, dcp_bsp:pac_a10"],"name":"Target Family, Device, Board"},{"data":["19.4.0 Build 64"],"name":"AOC Version"},{"data":["19.2.0 Build 57 Pro"],"name":"Quartus Version"},{"data":["aoc -v -report -profile -fpc -fp-relaxed -high-effort -board=pac_a10 gemm.cl -o gemm.aocx"],"name":"Command"},{"data":["Thu May  4 03:15:49 2023"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[]}';
var quartusJSON='{"quartusFitClockSummary":{  "name":"Quartus Fit Clock Summary"  ,"columns":["", "Kernel fmax", "2x clock fmax"]  ,"children":[  {    "name":"Frequency (MHz)","data":[223.00 ,446.00]  }]},"quartusFitResourceUsageSummary":{  "name":"Quartus Fit Resource Utilization Summary"  ,"columns":["", "ALMs", "FFs", "RAMs", "DSPs", "MLABs"]  ,"children":[  {"name":"Full design (all kernels)","data":[122634.4 ,364357 ,1446 ,1295 ,1291  ]  },  {"name":"Intel_Internal_Collect_Autorun_Profiling","data":[65.2 ,153 ,0 ,0 ,0]  },  {"name":"kernel_Out","data":[82914.8 ,267298 ,349 ,1284 ,571]  },  {"name":"kernel_aFeeder","data":[17684.8 ,47333 ,649 ,9 ,260]  },  {"name":"kernel_aLoader","data":[2067.1 ,4068 ,16 ,1 ,20]  },  {"name":"kernel_bFeeder","data":[15604.6 ,37079 ,416 ,0 ,384]  },  {"name":"kernel_bLoader","data":[1948.6 ,3900 ,16 ,1 ,18]  },  {"name":"kernel_unloader","data":[2349.3 ,4526 ,0 ,0 ,38]  }]}}';
var fileJSON=[{"path":"/home/u166759/t2sp/t2s/tests/lasa/gemm/gemm.cl", "name":"gemm.cl", "has_active_debug_locs":false, "absName":"/home/u166759/t2sp/t2s/tests/lasa/gemm/gemm.cl", "content":"/*OpenCL C x86-64-linux-avx-avx2-avx512-avx512_skylake-enable_synthesis-f16c-fma-intel_fpga-opencl-sse41*/\012#pragma OPENCL FP_CONTRACT ON\012#pragma OPENCL EXTENSION cl_khr_fp64 : enable\012#define float_from_bits(x) as_float(x)\012inline float nan_f32() { return NAN; }\012inline float neg_inf_f32() { return -INFINITY; }\012inline float inf_f32() { return INFINITY; }\012inline bool is_nan_f32(float x) {return isnan(x); }\012inline bool is_inf_f32(float x) {return isinf(x); }\012inline bool is_finite_f32(float x) {return isfinite(x); }\012#define sqrt_f32 sqrt \012#define sin_f32 sin \012#define cos_f32 cos \012#define exp_f32 exp \012#define log_f32 log \012#define abs_f32 fabs \012#define floor_f32 floor \012#define ceil_f32 ceil \012#define round_f32 round \012#define trunc_f32 trunc \012#define pow_f32 pow\012#define asin_f32 asin \012#define acos_f32 acos \012#define tan_f32 tan \012#define atan_f32 atan \012#define atan2_f32 atan2\012#define sinh_f32 sinh \012#define asinh_f32 asinh \012#define cosh_f32 cosh \012#define acosh_f32 acosh \012#define tanh_f32 tanh \012#define atanh_f32 atanh \012#define fast_inverse_f32 native_recip \012#define fast_inverse_sqrt_f32 native_rsqrt \012typedef float2 complex;\012typedef union { float4 t; float2 s[2]; } complex2;\012typedef union { float8 t; float2 s[4]; } complex4;\012typedef union { float16 t; float2 s[8]; } complex8;\012inline float2 conjugate_c32(float2 x) {return (float2)(x.s0, -x.s1); }\012inline float2 sqrt_c32(float2 x) {return (float2)(sqrt_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_c32(float2 x) {return (float2)(fast_inverse_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_sqrt_c32(float2 x) {return (float2)(fast_inverse_sqrt_f32(x.s0), 0.0f); }\012typedef double2 complexd;\012typedef union { double4 t; double2 s[2]; } complexd2;\012typedef union { double8 t; double2 s[4]; } complexd4;\012typedef union { double16 t; double2 s[8]; } complexd8;\012inline double2 conjugate_c64(double2 x) {return (double2)(x.s0, -x.s1); }\012#define __address_space___shared __local\012\012\012// ll suffix in OpenCL is reserved for 128-bit integers.\012#if defined __OPENCL_VERSION__\012#define ADD_INT64_T_SUFFIX(x) x##l\012#define ADD_UINT64_T_SUFFIX(x) x##ul\012// HLSL doesn't have any suffixes.\012#elif defined HLSL_VERSION\012#define ADD_INT64_T_SUFFIX(x) x\012#define ADD_UINT64_T_SUFFIX(x) x\012#else\012#define ADD_INT64_T_SUFFIX(x) x##ll\012#define ADD_UINT64_T_SUFFIX(x) x##ull\012#endif\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012typedef union {\012bool __attribute__ ((aligned(16))) s[16];\012struct {bool s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7,  s8,  s9,  sa,  sb,  sc,  sd,  se,  sf;};\012} bool16;\012typedef union {\012bool __attribute__ ((aligned(8))) s[8];\012struct {bool s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7;};\012} bool8;\012typedef struct { float16 s[10]; } _cga;\012typedef struct { float16 s[8]; } _cga__1;\012channel float16 _aLoader_aFeeder_channel __attribute__((depth(256))) ;\012channel _cga _aFeeder_X_channel __attribute__((depth(256))) ;\012channel float16 _bLoader_bFeeder_channel __attribute__((depth(256))) ;\012channel _cga__1 _bFeeder_Y_channel __attribute__((depth(256))) ;\012channel float8 _Out_unloader_channel __attribute__((depth(256))) ;\012// Address spaces for kernel_aLoader\012#define __address_space__A_serializer_mem_channel __global\012__kernel void kernel_aLoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__A_serializer_mem_channel const float *restrict _A_serializer_mem_channel)\012{\012 //int _addr_temp;\012 //_addr_temp = 0;\012 int _0 = _A_extent_1 / 320;\012 int _1 = _0 + 1;\012 for (int _aLoader_s0_i = 0; _aLoader_s0_i < 0 + _1; _aLoader_s0_i++)\012 {\012  int _2 = _B_extent_0 >> 8;\012  for (int _aLoader_s0_j = 0; _aLoader_s0_j < 0 + _2; _aLoader_s0_j++)\012  {\012   int _3 = _A_extent_0 >> 9;\012   for (int _aLoader_s0_k = 0; _aLoader_s0_k < 0 + _3; _aLoader_s0_k++)\012   {\012    for (int _aLoader_s0_kk_ii_iii = 0; _aLoader_s0_kk_ii_iii < 0 + 10240; _aLoader_s0_kk_ii_iii++)\012    {\012     bool _4 = _aLoader_s0_j == 0;\012     bool _5 = _aLoader_s0_k == 0;\012     bool _6 = _4 && _5;\012     int _7 = _A_extent_1 / 320;\012     bool _8 = _aLoader_s0_i < _7;\012     bool _9 = _6 || _8;\012     if (_9)\012     {\012      float16 _10;\012      int _11 = _A_extent_1 / 320;\012      bool _12 = _aLoader_s0_i < _11;\012      if (_12)\012      {\012       //int _13 = _addr_temp;\012       //int _14 = _B_extent_0 >> 8;\012       //int _15 = _A_extent_0 >> 9;\012       //int _16 = _14 * _15;\012       //int _17 = _16 * 10240;\012       //int _18 = _13 / _17;\012       //int _19 = _18 * _15;\012       //int _20 = _19 * 10240;\012       //int _21 = _15 * 10240;\012       //int _22 = _13 % _21;\012       //int _23 = _20 + _22;\012       //int _24 = _23 * 16;\012       int addr = (_aLoader_s0_i * _3 + _aLoader_s0_k) * 10240 + _aLoader_s0_kk_ii_iii;\012       float16 _25 = vload16(0, (__address_space__A_serializer_mem_channel float*)_A_serializer_mem_channel + addr * 16);\012       _10 = _25;\012      } // if _12\012      else\012      {\012       float _26 = float_from_bits(0 /* 0 */);\012       float16 _27 = _26;\012       _10 = _27;\012      } // if _12 else\012      float16 _28 = _10;\012      write_channel_intel(_aLoader_aFeeder_channel, _28);\012      (void)_28;\012     } // if _9\012     //int _29 = _addr_temp;\012     //int _30 = _29 + 1;\012     //_addr_temp = _30;\012    } // for _aLoader_s0_kk_ii_iii\012   } // for _aLoader_s0_k\012  } // for _aLoader_s0_j\012 } // for _aLoader_s0_i\012} // kernel kernel_aLoader\012#undef __address_space__A_serializer_mem_channel\012// Address spaces for kernel_aFeeder\012__attribute__((max_global_work_dim(0)))\012__attribute__((autorun))\012__kernel void kernel_aFeeder(\012)\012{\012 _cga _aFeeder_X_channel_array;\012 float16 _aFeeder_value_shreg;\012 uint _aFeeder_time_stamp_shreg;\012 float16 _aFeeder_in_v_temp;\012 uint _aFeeder_cycle_temp;\012 float16 __attribute__((memory, numbanks(16), singlepump)) _aFeeder_DB_0_ibuffer[2][32][32][16];\012 #pragma unroll\012 for (int _aFeeder_s0_jjj_init = 0; _aFeeder_s0_jjj_init < 0 + 8; _aFeeder_s0_jjj_init++)\012 {\012  bool _31 = _aFeeder_s0_jjj_init == 0;\012  if (_31)\012  {\012   uint _32 = (uint)(ADD_UINT64_T_SUFFIX(22528));\012   _aFeeder_cycle_temp = _32;\012  } // if _31\012 } // for _aFeeder_s0_jjj_init\012 while(1)\012 {\012  uint _33 = (uint)(ADD_UINT64_T_SUFFIX(22528));\012  uint _34 = _aFeeder_cycle_temp;\012  uint _35 = (uint)(ADD_UINT64_T_SUFFIX(32767));\012  uint _36 = _34 & _35;\012  bool _37 = _33 <= _36;\012  if (_37)\012  {\012   float16 __38 = read_channel_intel(_aLoader_aFeeder_channel);\012   _aFeeder_in_v_temp = __38;\012  } // if _37\012  #pragma unroll\012  for (int _aFeeder_s0_buf = 0; _aFeeder_s0_buf < 0 + 10; _aFeeder_s0_buf++)\012  {\012   bool _39 = _aFeeder_s0_buf == 0;\012   if (_39)\012   {\012    float16 _40 = _aFeeder_in_v_temp;\012    _aFeeder_value_shreg = _40;\012    (void)_40;\012    uint _41 = _aFeeder_cycle_temp;\012    _aFeeder_time_stamp_shreg = _41;\012    (void)_41;\012   } // if _39\012   else\012   {\012    float16 _43 = _aFeeder_value_shreg;\012    _aFeeder_value_shreg = _43;\012    (void)_43;\012    uint _45 = _aFeeder_time_stamp_shreg;\012    _aFeeder_time_stamp_shreg = _45;\012    (void)_45;\012   } // if _39 else\012   float16 _47 = _aFeeder_value_shreg;\012   float16 _48 = __fpga_reg(__fpga_reg(_47));\012   _aFeeder_value_shreg = _48;\012   (void)_48;\012   uint _50 = _aFeeder_time_stamp_shreg;\012   uint _51 = __fpga_reg(__fpga_reg(_50));\012   _aFeeder_time_stamp_shreg = _51;\012   (void)_51;\012   uint _52 = (uint)(ADD_UINT64_T_SUFFIX(22528));\012   uint _54 = _aFeeder_time_stamp_shreg;\012   uint _55 = (uint)(ADD_UINT64_T_SUFFIX(32767));\012   uint _56 = _54 & _55;\012   bool _57 = _52 <= _56;\012   if (_57)\012   {\012    uint _59 = _aFeeder_time_stamp_shreg;\012    uint _60 = (uint)(ADD_UINT64_T_SUFFIX(32767));\012    uint _61 = _59 & _60;\012    uint _62 = (uint)(ADD_UINT64_T_SUFFIX(22528));\012    uint _63 = _61 - _62;\012    uint _64 = (uint)(ADD_UINT64_T_SUFFIX(10));\012    uint _65 = _63 % _64;\012    int _66 = (int)(_65);\012    bool _67 = _aFeeder_s0_buf == _66;\012    if (_67)\012    {\012     float16 _69 = _aFeeder_value_shreg;\012     uint _71 = _aFeeder_time_stamp_shreg;\012     uint _72 = (uint)(ADD_UINT64_T_SUFFIX(15));\012     uint _73 = _71 >> _72;\012     uint _74 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _75 = _73 & _74;\012     bool _76 = (bool)(_75);\012     uint _78 = (uint)(ADD_UINT64_T_SUFFIX(32767));\012     uint _79 = _71 & _78;\012     uint _80 = (uint)(ADD_UINT64_T_SUFFIX(22528));\012     uint _81 = _79 - _80;\012     int _82 = (int)(_81);\012     int _83 = _82 / 320;\012     int _85 = _82 / 10;\012     int _86 = _85 & 31;\012     _aFeeder_DB_0_ibuffer[_76][_83][_86][_aFeeder_s0_buf] = _69;\012    } // if _67\012   } // if _57\012   uint _87 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   uint _89 = _aFeeder_time_stamp_shreg;\012   uint _90 = (uint)(ADD_UINT64_T_SUFFIX(15));\012   uint _91 = _89 >> _90;\012   bool _92 = _87 < _91;\012   if (_92)\012   {\012    uint _94 = _aFeeder_time_stamp_shreg;\012    uint _95 = (uint)(ADD_UINT64_T_SUFFIX(15));\012    uint _96 = _94 >> _95;\012    uint _97 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _98 = _96 & _97;\012    bool _99 = (bool)(_98);\012    bool _100 = !(_99);\012    uint _102 = (uint)(ADD_UINT64_T_SUFFIX(32767));\012    uint _103 = _94 & _102;\012    int _104 = (int)(_103);\012    int _105 = _104 >> 10;\012    int _107 = _104 >> 5;\012    int _108 = _107 & 31;\012    float16 _109 = _aFeeder_DB_0_ibuffer[_100][_105][_108][_aFeeder_s0_buf];\012    _aFeeder_X_channel_array.s[_aFeeder_s0_buf] = _109;\012    (void)_aFeeder_s0_buf;\012   } // if _92\012  } // for _aFeeder_s0_buf\012  uint _110 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  uint _112 = _aFeeder_time_stamp_shreg;\012  uint _113 = (uint)(ADD_UINT64_T_SUFFIX(15));\012  uint _114 = _112 >> _113;\012  bool _115 = _110 < _114;\012  if (_115)\012  {\012   write_channel_intel(_aFeeder_X_channel, _aFeeder_X_channel_array);\012   (void)_aFeeder_X_channel_array;\012  } // if _115\012  uint _116 = _aFeeder_cycle_temp;\012  uint _117 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _118 = _116 + _117;\012  _aFeeder_cycle_temp = _118;\012 } // while _aFeeder_s0_outermost_loop_infinite\012} // kernel kernel_aFeeder\012// Address spaces for kernel_bLoader\012#define __address_space__B_serializer_mem_channel __global\012__kernel void kernel_bLoader(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__B_serializer_mem_channel const float *restrict _B_serializer_mem_channel)\012{\012 //int _addr_temp;\012 //_addr_temp = 0;\012 int _119 = _A_extent_1 / 320;\012 int _120 = _119 + 1;\012 for (int _bLoader_s0_i = 0; _bLoader_s0_i < 0 + _120; _bLoader_s0_i++)\012 {\012  int _121 = _B_extent_0 >> 8;\012  for (int _bLoader_s0_j = 0; _bLoader_s0_j < 0 + _121; _bLoader_s0_j++)\012  {\012   int _122 = _A_extent_0 >> 9;\012   for (int _bLoader_s0_k = 0; _bLoader_s0_k < 0 + _122; _bLoader_s0_k++)\012   {\012    for (int _bLoader_s0_kk_jj_jjj = 0; _bLoader_s0_kk_jj_jjj < 0 + 8192; _bLoader_s0_kk_jj_jjj++)\012    {\012     bool _123 = _bLoader_s0_j == 0;\012     bool _124 = _bLoader_s0_k == 0;\012     bool _125 = _123 && _124;\012     int _126 = _A_extent_1 / 320;\012     bool _127 = _bLoader_s0_i < _126;\012     bool _128 = _125 || _127;\012     if (_128)\012     {\012      float16 _129;\012      int _130 = _A_extent_1 / 320;\012      bool _131 = _bLoader_s0_i < _130;\012      if (_131)\012      {\012       //int _132 = _addr_temp;\012       //int _133 = _B_extent_0 >> 8;\012       //int _134 = _A_extent_0 >> 9;\012       //int _135 = _133 * _134;\012       //int _136 = _135 * 8192;\012       //int _137 = _132 % _136;\012       //int _138 = _137 * 16;\012       int addr = (_bLoader_s0_j * _122 + _bLoader_s0_k) * 8192 + _bLoader_s0_kk_jj_jjj;\012       float16 _139 = vload16(0, (__address_space__B_serializer_mem_channel float*)_B_serializer_mem_channel + addr * 16);\012       _129 = _139;\012      } // if _131\012      else\012      {\012       float _140 = float_from_bits(0 /* 0 */);\012       float16 _141 = _140;\012       _129 = _141;\012      } // if _131 else\012      float16 _142 = _129;\012      write_channel_intel(_bLoader_bFeeder_channel, _142);\012      (void)_142;\012     } // if _128\012     //int _143 = _addr_temp;\012     //int _144 = _143 + 1;\012     //_addr_temp = _144;\012    } // for _bLoader_s0_kk_jj_jjj\012   } // for _bLoader_s0_k\012  } // for _bLoader_s0_j\012 } // for _bLoader_s0_i\012} // kernel kernel_bLoader\012#undef __address_space__B_serializer_mem_channel\012// Address spaces for kernel_bFeeder\012__attribute__((max_global_work_dim(0)))\012__attribute__((autorun))\012__kernel void kernel_bFeeder(\012)\012{\012 _cga__1 _bFeeder_Y_channel_array;\012 float16 _bFeeder_value_shreg;\012 uint _bFeeder_time_stamp_shreg;\012 float16 _bFeeder_in_v_temp;\012 uint _bFeeder_cycle_temp;\012 float16 __attribute__((memory, numbanks(8), singlepump)) _bFeeder_DB_0_ibuffer[2][32][32][8];\012 #pragma unroll\012 for (int _bFeeder_s0_iii_init = 0; _bFeeder_s0_iii_init < 0 + 10; _bFeeder_s0_iii_init++)\012 {\012  bool _145 = _bFeeder_s0_iii_init == 0;\012  if (_145)\012  {\012   uint _146 = (uint)(ADD_UINT64_T_SUFFIX(24576));\012   _bFeeder_cycle_temp = _146;\012  } // if _145\012 } // for _bFeeder_s0_iii_init\012 while(1)\012 {\012  uint _147 = (uint)(ADD_UINT64_T_SUFFIX(24576));\012  uint _148 = _bFeeder_cycle_temp;\012  uint _149 = (uint)(ADD_UINT64_T_SUFFIX(32767));\012  uint _150 = _148 & _149;\012  bool _151 = _147 <= _150;\012  if (_151)\012  {\012   float16 __152 = read_channel_intel(_bLoader_bFeeder_channel);\012   _bFeeder_in_v_temp = __152;\012  } // if _151\012  #pragma unroll\012  for (int _bFeeder_s0_buf = 0; _bFeeder_s0_buf < 0 + 8; _bFeeder_s0_buf++)\012  {\012   bool _153 = _bFeeder_s0_buf == 0;\012   if (_153)\012   {\012    float16 _154 = _bFeeder_in_v_temp;\012    _bFeeder_value_shreg = _154;\012    (void)_154;\012    uint _155 = _bFeeder_cycle_temp;\012    _bFeeder_time_stamp_shreg = _155;\012    (void)_155;\012   } // if _153\012   else\012   {\012    float16 _157 = _bFeeder_value_shreg;\012    _bFeeder_value_shreg = _157;\012    (void)_157;\012    uint _159 = _bFeeder_time_stamp_shreg;\012    _bFeeder_time_stamp_shreg = _159;\012    (void)_159;\012   } // if _153 else\012   float16 _161 = _bFeeder_value_shreg;\012   float16 _162 = __fpga_reg(__fpga_reg(_161));\012   _bFeeder_value_shreg = _162;\012   (void)_162;\012   uint _164 = _bFeeder_time_stamp_shreg;\012   uint _165 = __fpga_reg(__fpga_reg(_164));\012   _bFeeder_time_stamp_shreg = _165;\012   (void)_165;\012   uint _166 = (uint)(ADD_UINT64_T_SUFFIX(24576));\012   uint _168 = _bFeeder_time_stamp_shreg;\012   uint _169 = (uint)(ADD_UINT64_T_SUFFIX(32767));\012   uint _170 = _168 & _169;\012   bool _171 = _166 <= _170;\012   if (_171)\012   {\012    uint _173 = _bFeeder_time_stamp_shreg;\012    uint _174 = (uint)(ADD_UINT64_T_SUFFIX(32767));\012    uint _175 = _173 & _174;\012    uint _176 = (uint)(ADD_UINT64_T_SUFFIX(24576));\012    uint _177 = _175 - _176;\012    uint _178 = (uint)(ADD_UINT64_T_SUFFIX(7));\012    uint _179 = _177 & _178;\012    int _180 = (int)(_179);\012    bool _181 = _bFeeder_s0_buf == _180;\012    if (_181)\012    {\012     float16 _183 = _bFeeder_value_shreg;\012     uint _185 = _bFeeder_time_stamp_shreg;\012     uint _186 = (uint)(ADD_UINT64_T_SUFFIX(15));\012     uint _187 = _185 >> _186;\012     uint _188 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _189 = _187 & _188;\012     bool _190 = (bool)(_189);\012     uint _192 = (uint)(ADD_UINT64_T_SUFFIX(32767));\012     uint _193 = _185 & _192;\012     uint _194 = (uint)(ADD_UINT64_T_SUFFIX(24576));\012     uint _195 = _193 - _194;\012     int _196 = (int)(_195);\012     int _197 = _196 >> 8;\012     int _199 = _196 >> 3;\012     int _200 = _199 & 31;\012     _bFeeder_DB_0_ibuffer[_190][_197][_200][_bFeeder_s0_buf] = _183;\012    } // if _181\012   } // if _171\012   uint _201 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   uint _203 = _bFeeder_time_stamp_shreg;\012   uint _204 = (uint)(ADD_UINT64_T_SUFFIX(15));\012   uint _205 = _203 >> _204;\012   bool _206 = _201 < _205;\012   if (_206)\012   {\012    uint _208 = _bFeeder_time_stamp_shreg;\012    uint _209 = (uint)(ADD_UINT64_T_SUFFIX(15));\012    uint _210 = _208 >> _209;\012    uint _211 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _212 = _210 & _211;\012    bool _213 = (bool)(_212);\012    bool _214 = !(_213);\012    uint _216 = (uint)(ADD_UINT64_T_SUFFIX(32767));\012    uint _217 = _208 & _216;\012    int _218 = (int)(_217);\012    int _219 = _218 >> 10;\012    int _221 = _218 & 31;\012    float16 _222 = _bFeeder_DB_0_ibuffer[_214][_219][_221][_bFeeder_s0_buf];\012    _bFeeder_Y_channel_array.s[_bFeeder_s0_buf] = _222;\012    (void)_bFeeder_s0_buf;\012   } // if _206\012  } // for _bFeeder_s0_buf\012  uint _223 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  uint _225 = _bFeeder_time_stamp_shreg;\012  uint _226 = (uint)(ADD_UINT64_T_SUFFIX(15));\012  uint _227 = _225 >> _226;\012  bool _228 = _223 < _227;\012  if (_228)\012  {\012   write_channel_intel(_bFeeder_Y_channel, _bFeeder_Y_channel_array);\012   (void)_bFeeder_Y_channel_array;\012  } // if _228\012  uint _229 = _bFeeder_cycle_temp;\012  uint _230 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _231 = _229 + _230;\012  _bFeeder_cycle_temp = _231;\012 } // while _bFeeder_s0_outermost_loop_infinite\012} // kernel kernel_bFeeder\012// Address spaces for kernel_Out\012__kernel void kernel_Out(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0)\012{\012 // produce Z\012 float _Z_shreg[1024][8][10];\012 float _Z_pipe_shreg[8][9217];\012 // produce Y\012 float16 _Y_shreg[8];\012 float _Z_temp[8][10];\012 // produce X\012 float16 _X_shreg[10];\012 _cga__1 _bFeeder_Y_channel_array;\012 _cga _aFeeder_X_channel_array;\012 float _Z_shreg_temp;\012 int _Z_pipe_iter_temp;\012 int _Z_pipe_base_temp;\012 _Z_pipe_iter_temp = 10240;\012 _Z_pipe_base_temp = 0;\012 int _232 = _A_extent_0 >> 9;\012 int _233 = _A_extent_1 / 320;\012 int _234 = _B_extent_0 >> 8;\012 int _235 = _233 * _234;\012 int _236 = _232 * _235;\012 int _237 = _236 + 1;\012 for (int _X_s0_i_j_k = 0; _X_s0_i_j_k < 0 + _237; _X_s0_i_j_k++)\012 {\012  for (int _X_s0_kk_ii_jj = 0; _X_s0_kk_ii_jj < 0 + 32768; _X_s0_kk_ii_jj++)\012  {\012   #pragma unroll\012   for (int _dummy__1_s0_iii = 0; _dummy__1_s0_iii < 0 + 10; _dummy__1_s0_iii++)\012   {\012    #pragma unroll\012    for (int _dummy_s0_jjj = 0; _dummy_s0_jjj < 0 + 8; _dummy_s0_jjj++)\012    {\012     float _239 = _Z_shreg[1023][_dummy_s0_jjj][_dummy__1_s0_iii];\012     _Z_temp[_dummy_s0_jjj][_dummy__1_s0_iii] = _239;\012     #pragma unroll\012     for (int _dummy__2_s0_l1 = 0; _dummy__2_s0_l1 < 0 + 1023; _dummy__2_s0_l1++)\012     {\012      int _240 = 1023 - _dummy__2_s0_l1;\012      int _241 = 1022 - _dummy__2_s0_l1;\012      float _243 = _Z_shreg[_241][_dummy_s0_jjj][_dummy__1_s0_iii];\012      _Z_shreg[_240][_dummy_s0_jjj][_dummy__1_s0_iii] = _243;\012      (void)_243;\012     } // for _dummy__2_s0_l1\012     float _244 = _Z_temp[_dummy_s0_jjj][_dummy__1_s0_iii];\012     _Z_shreg[0][_dummy_s0_jjj][_dummy__1_s0_iii] = _244;\012     (void)_244;\012    } // for _dummy_s0_jjj\012   } // for _dummy__1_s0_iii\012   int _245 = _A_extent_0 >> 9;\012   int _246 = _A_extent_1 / 320;\012   int _247 = _B_extent_0 >> 8;\012   int _248 = _246 * _247;\012   int _249 = _245 * _248;\012   bool _250 = _X_s0_i_j_k < _249;\012   if (_250)\012   {\012    _cga__1 __251 = read_channel_intel(_bFeeder_Y_channel);\012    _bFeeder_Y_channel_array = __251;\012    (void)__251;\012    _cga __252 = read_channel_intel(_aFeeder_X_channel);\012    _aFeeder_X_channel_array = __252;\012    (void)__252;\012   } // if _250\012   #pragma unroll\012   for (int _X_s0_iii = 0; _X_s0_iii < 0 + 10; _X_s0_iii++)\012   {\012    #pragma unroll\012    for (int _X_s0_jjj = 0; _X_s0_jjj < 0 + 8; _X_s0_jjj++)\012    {\012     float16 _253;\012     bool _254 = _X_s0_jjj == 0;\012     if (_254)\012     {\012      float16 __255 = _aFeeder_X_channel_array.s[_X_s0_iii];\012      _253 = __255;\012     } // if _254\012     else\012     {\012      float16 _257 = _X_shreg[_X_s0_iii];\012      _253 = _257;\012     } // if _254 else\012     float16 _258 = _253;\012     _X_shreg[_X_s0_iii] = _258;\012     (void)_258;\012     float16 _260 = _X_shreg[_X_s0_iii];\012     float16 _261 = __fpga_reg(__fpga_reg(_260));\012     _X_shreg[_X_s0_iii] = _261;\012     (void)_261;\012     float16 _262;\012     bool _263 = _X_s0_iii == 0;\012     if (_263)\012     {\012      float16 __264 = _bFeeder_Y_channel_array.s[_X_s0_jjj];\012      _262 = __264;\012     } // if _263\012     else\012     {\012      float16 _266 = _Y_shreg[_X_s0_jjj];\012      _262 = _266;\012     } // if _263 else\012     float16 _267 = _262;\012     _Y_shreg[_X_s0_jjj] = _267;\012     (void)_267;\012     float16 _269 = _Y_shreg[_X_s0_jjj];\012     float16 _270 = __fpga_reg(__fpga_reg(_269));\012     _Y_shreg[_X_s0_jjj] = _270;\012     (void)_270;\012     float _271;\012     int _272 = _A_extent_0 >> 9;\012     int _273 = _X_s0_i_j_k % _272;\012     bool _274 = _273 == 0;\012     int _275 = _X_s0_kk_ii_jj >> 10;\012     bool _276 = _275 == 0;\012     bool _277 = _274 && _276;\012     if (_277)\012     {\012      float _278 = float_from_bits(0 /* 0 */);\012      _271 = _278;\012     } // if _277\012     else\012     {\012      float _280 = _Z_shreg[0][_X_s0_jjj][_X_s0_iii];\012      float _281 = __fpga_reg(_280);\012      _271 = _281;\012     } // if _277 else\012     float _282 = _271;\012     _Z_shreg_temp = _282;\012     #pragma unroll\012     for (int _X_s0_kkk = 0; _X_s0_kkk < 0 + 16; _X_s0_kkk++)\012     {\012      float _283 = _Z_shreg_temp;\012      float _285 = _X_shreg[_X_s0_iii][_X_s0_kkk];\012      float _287 = _Y_shreg[_X_s0_jjj][_X_s0_kkk];\012      float _288 = _285 * _287;\012      float _289 = _283 + _288;\012      _Z_shreg_temp = _289;\012      int _290 = _X_s0_kkk & 3;\012      bool _291 = _290 == 3;\012      if (_291)\012      {\012       float _292 = _Z_shreg_temp;\012       float _293 = __fpga_reg(_292);\012       _Z_shreg_temp = _293;\012      } // if _291\012     } // for _X_s0_kkk\012     float _294 = _Z_shreg_temp;\012     _Z_shreg[0][_X_s0_jjj][_X_s0_iii] = _294;\012     (void)_294;\012     #pragma unroll\012     for (int _X_s0_kkk = 0; _X_s0_kkk < 0 + 16; _X_s0_kkk++)\012     {\012      bool _295 = _X_s0_kkk == 15;\012      int _296 = _X_s0_kk_ii_jj >> 10;\012      bool _297 = _296 == 31;\012      bool _298 = _295 && _297;\012      int _299 = _A_extent_0 >> 9;\012      int _300 = _X_s0_i_j_k % _299;\012      int _301 = _299 + -1;\012      bool _302 = _300 == _301;\012      bool _303 = _298 && _302;\012      if (_303)\012      {\012       int _304 = _X_s0_iii * 1024;\012       float _306 = _Z_shreg[0][_X_s0_jjj][_X_s0_iii];\012       _Z_pipe_shreg[_X_s0_jjj][_304] = _306;\012       (void)_306;\012      } // if _303\012     } // for _X_s0_kkk\012    } // for _X_s0_jjj\012   } // for _X_s0_iii\012   int _307 = _X_s0_kk_ii_jj & 31;\012   bool _308 = _307 == 0;\012   int _309 = _X_s0_kk_ii_jj & 1023;\012   int _310 = _309 >> 5;\012   bool _311 = _310 == 0;\012   bool _312 = _308 && _311;\012   int _313 = _A_extent_0 >> 9;\012   int _314 = _X_s0_i_j_k % _313;\012   int _315 = _313 + -1;\012   bool _316 = _314 == _315;\012   bool _317 = _312 && _316;\012   int _318 = _X_s0_kk_ii_jj >> 10;\012   bool _319 = _318 == 31;\012   bool _320 = _317 && _319;\012   if (_320)\012   {\012    int _321 = _Z_pipe_iter_temp;\012    _Z_pipe_base_temp = _321;\012   } // if _320\012   float8 _Out_unloader_channel_temp;\012   #pragma unroll\012   for (int _Z_pipe_b__6 = 0; _Z_pipe_b__6 < 0 + 8; _Z_pipe_b__6++)\012   {\012    float _323 = _Z_pipe_shreg[_Z_pipe_b__6][0];\012    _Out_unloader_channel_temp[_Z_pipe_b__6] = _323;\012    #pragma unroll\012    for (int _Z_pipe_b__6_dummy = 0; _Z_pipe_b__6_dummy < 0 + 8; _Z_pipe_b__6_dummy++)\012    {\012     float _324 = _Out_unloader_channel_temp[_Z_pipe_b__6_dummy];\012     float _325 = __fpga_reg(__fpga_reg(_324));\012     _Out_unloader_channel_temp[_Z_pipe_b__6_dummy] = _325;\012    } // for _Z_pipe_b__6_dummy\012   } // for _Z_pipe_b__6\012   int _326 = _Z_pipe_iter_temp;\012   int _327 = _Z_pipe_base_temp;\012   int _328 = _327 + 10240;\012   bool _329 = _326 < _328;\012   if (_329)\012   {\012    float8 _330 = _Out_unloader_channel_temp;\012    write_channel_intel(_Out_unloader_channel, _330);\012    (void)_330;\012   } // if _329\012   #pragma unroll\012   for (int _Z_pipe_b__7 = 0; _Z_pipe_b__7 < 0 + 8; _Z_pipe_b__7++)\012   {\012    #pragma unroll\012    for (int _Z_pipe_p__3 = 0; _Z_pipe_p__3 < 0 + 9; _Z_pipe_p__3++)\012    {\012     #pragma unroll\012     for (int _Z_pipe_l__3 = 0; _Z_pipe_l__3 < 0 + 1023; _Z_pipe_l__3++)\012     {\012      int _331 = _Z_pipe_p__3 * 1024;\012      int _332 = _331 + _Z_pipe_l__3;\012      int _333 = _332 + 1;\012      float _335 = _Z_pipe_shreg[_Z_pipe_b__7][_333];\012      _Z_pipe_shreg[_Z_pipe_b__7][_332] = _335;\012      (void)_335;\012     } // for _Z_pipe_l__3\012     int _336 = _Z_pipe_p__3 * 1024;\012     int _337 = _336 + 1023;\012     int _338 = _336 + 1024;\012     float _340 = _Z_pipe_shreg[_Z_pipe_b__7][_338];\012     float _341 = __fpga_reg(__fpga_reg(_340));\012     _Z_pipe_shreg[_Z_pipe_b__7][_337] = _341;\012     (void)_341;\012    } // for _Z_pipe_p__3\012   } // for _Z_pipe_b__7\012   int _342 = _Z_pipe_iter_temp;\012   int _343 = _342 + 1;\012   _Z_pipe_iter_temp = _343;\012  } // for _X_s0_kk_ii_jj\012 } // for _X_s0_i_j_k\012} // kernel kernel_Out\012// Address spaces for kernel_unloader\012#define __address_space__unloader_mem_channel __global\012__kernel void kernel_unloader(\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__unloader_mem_channel float *restrict _unloader_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _344 = _A_extent_1 / 320;\012 for (int _unloader_s0_i = 0; _unloader_s0_i < 0 + _344; _unloader_s0_i++)\012 {\012  int _345 = _B_extent_0 >> 8;\012  for (int _unloader_s0_j = 0; _unloader_s0_j < 0 + _345; _unloader_s0_j++)\012  {\012   for (int _unloader_s0_iii_ii_jj = 0; _unloader_s0_iii_ii_jj < 0 + 10240; _unloader_s0_iii_ii_jj++)\012   {\012    float8 __346 = read_channel_intel(_Out_unloader_channel);\012    int _347 = _addr_temp;\012    int _348 = _347 * 8;\012    vstore8(__346, 0, (__address_space__unloader_mem_channel float*)_unloader_mem_channel + _348);\012    int _349 = _addr_temp;\012    int _350 = _349 + 1;\012    _addr_temp = _350;\012   } // for _unloader_s0_iii_ii_jj\012  } // for _unloader_s0_j\012 } // for _unloader_s0_i\012} // kernel kernel_unloader\012#undef __address_space__unloader_mem_channel\012\012"}];
