$date
	Sat Jul  5 17:42:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mux3_ter $end
$var wire 1 ! y $end
$var reg 3 " a [2:0] $end
$var reg 2 # sel [1:0] $end
$scope module dut $end
$var wire 3 $ a [2:0] $end
$var wire 2 % sel [1:0] $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b10 $
b0 #
b10 "
0!
$end
#3
1!
b1 #
b1 %
#6
0!
b10 #
b10 %
#9
b11 #
b11 %
b100 "
b100 $
#10
