{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 16,
   "id": "a7b71d3c-90d0-4e35-951b-8b15ca3e392b",
   "metadata": {
    "deletable": false,
    "editable": false,
    "init_cell": true,
    "tags": []
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "The autoreload extension is already loaded. To reload it, use:\n",
      "  %reload_ext autoreload\n"
     ]
    }
   ],
   "source": [
    "# Please execute/shift-return this cell everytime you run the notebook.  Don't edit it. \n",
    "%load_ext autoreload\n",
    "%autoreload 2\n",
    "from notebook import * "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0df8e935-5148-4902-a1b6-7294eab2008c",
   "metadata": {},
   "source": [
    "# Virtual Memory\n",
    "\n",
    "What if we run the following program on a machine with 32GB memory?"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "id": "6a22c43b-e2d3-4632-bf24-430129469b66",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<style>pre { line-height: 125%; }\n",
       "td.linenos .normal { color: inherit; background-color: transparent; padding-left: 5px; padding-right: 5px; }\n",
       "span.linenos { color: inherit; background-color: transparent; padding-left: 5px; padding-right: 5px; }\n",
       "td.linenos .special { color: #000000; background-color: #ffffc0; padding-left: 5px; padding-right: 5px; }\n",
       "span.linenos.special { color: #000000; background-color: #ffffc0; padding-left: 5px; padding-right: 5px; }\n",
       ".output_html .hll { background-color: #ffffcc }\n",
       ".output_html { background: #f8f8f8; }\n",
       ".output_html .c { color: #3D7B7B; font-style: italic } /* Comment */\n",
       ".output_html .err { border: 1px solid #FF0000 } /* Error */\n",
       ".output_html .k { color: #008000; font-weight: bold } /* Keyword */\n",
       ".output_html .o { color: #666666 } /* Operator */\n",
       ".output_html .ch { color: #3D7B7B; font-style: italic } /* Comment.Hashbang */\n",
       ".output_html .cm { color: #3D7B7B; font-style: italic } /* Comment.Multiline */\n",
       ".output_html .cp { color: #9C6500 } /* Comment.Preproc */\n",
       ".output_html .cpf { color: #3D7B7B; font-style: italic } /* Comment.PreprocFile */\n",
       ".output_html .c1 { color: #3D7B7B; font-style: italic } /* Comment.Single */\n",
       ".output_html .cs { color: #3D7B7B; font-style: italic } /* Comment.Special */\n",
       ".output_html .gd { color: #A00000 } /* Generic.Deleted */\n",
       ".output_html .ge { font-style: italic } /* Generic.Emph */\n",
       ".output_html .ges { font-weight: bold; font-style: italic } /* Generic.EmphStrong */\n",
       ".output_html .gr { color: #E40000 } /* Generic.Error */\n",
       ".output_html .gh { color: #000080; font-weight: bold } /* Generic.Heading */\n",
       ".output_html .gi { color: #008400 } /* Generic.Inserted */\n",
       ".output_html .go { color: #717171 } /* Generic.Output */\n",
       ".output_html .gp { color: #000080; font-weight: bold } /* Generic.Prompt */\n",
       ".output_html .gs { font-weight: bold } /* Generic.Strong */\n",
       ".output_html .gu { color: #800080; font-weight: bold } /* Generic.Subheading */\n",
       ".output_html .gt { color: #0044DD } /* Generic.Traceback */\n",
       ".output_html .kc { color: #008000; font-weight: bold } /* Keyword.Constant */\n",
       ".output_html .kd { color: #008000; font-weight: bold } /* Keyword.Declaration */\n",
       ".output_html .kn { color: #008000; font-weight: bold } /* Keyword.Namespace */\n",
       ".output_html .kp { color: #008000 } /* Keyword.Pseudo */\n",
       ".output_html .kr { color: #008000; font-weight: bold } /* Keyword.Reserved */\n",
       ".output_html .kt { color: #B00040 } /* Keyword.Type */\n",
       ".output_html .m { color: #666666 } /* Literal.Number */\n",
       ".output_html .s { color: #BA2121 } /* Literal.String */\n",
       ".output_html .na { color: #687822 } /* Name.Attribute */\n",
       ".output_html .nb { color: #008000 } /* Name.Builtin */\n",
       ".output_html .nc { color: #0000FF; font-weight: bold } /* Name.Class */\n",
       ".output_html .no { color: #880000 } /* Name.Constant */\n",
       ".output_html .nd { color: #AA22FF } /* Name.Decorator */\n",
       ".output_html .ni { color: #717171; font-weight: bold } /* Name.Entity */\n",
       ".output_html .ne { color: #CB3F38; font-weight: bold } /* Name.Exception */\n",
       ".output_html .nf { color: #0000FF } /* Name.Function */\n",
       ".output_html .nl { color: #767600 } /* Name.Label */\n",
       ".output_html .nn { color: #0000FF; font-weight: bold } /* Name.Namespace */\n",
       ".output_html .nt { color: #008000; font-weight: bold } /* Name.Tag */\n",
       ".output_html .nv { color: #19177C } /* Name.Variable */\n",
       ".output_html .ow { color: #AA22FF; font-weight: bold } /* Operator.Word */\n",
       ".output_html .w { color: #bbbbbb } /* Text.Whitespace */\n",
       ".output_html .mb { color: #666666 } /* Literal.Number.Bin */\n",
       ".output_html .mf { color: #666666 } /* Literal.Number.Float */\n",
       ".output_html .mh { color: #666666 } /* Literal.Number.Hex */\n",
       ".output_html .mi { color: #666666 } /* Literal.Number.Integer */\n",
       ".output_html .mo { color: #666666 } /* Literal.Number.Oct */\n",
       ".output_html .sa { color: #BA2121 } /* Literal.String.Affix */\n",
       ".output_html .sb { color: #BA2121 } /* Literal.String.Backtick */\n",
       ".output_html .sc { color: #BA2121 } /* Literal.String.Char */\n",
       ".output_html .dl { color: #BA2121 } /* Literal.String.Delimiter */\n",
       ".output_html .sd { color: #BA2121; font-style: italic } /* Literal.String.Doc */\n",
       ".output_html .s2 { color: #BA2121 } /* Literal.String.Double */\n",
       ".output_html .se { color: #AA5D1F; font-weight: bold } /* Literal.String.Escape */\n",
       ".output_html .sh { color: #BA2121 } /* Literal.String.Heredoc */\n",
       ".output_html .si { color: #A45A77; font-weight: bold } /* Literal.String.Interpol */\n",
       ".output_html .sx { color: #008000 } /* Literal.String.Other */\n",
       ".output_html .sr { color: #A45A77 } /* Literal.String.Regex */\n",
       ".output_html .s1 { color: #BA2121 } /* Literal.String.Single */\n",
       ".output_html .ss { color: #19177C } /* Literal.String.Symbol */\n",
       ".output_html .bp { color: #008000 } /* Name.Builtin.Pseudo */\n",
       ".output_html .fm { color: #0000FF } /* Name.Function.Magic */\n",
       ".output_html .vc { color: #19177C } /* Name.Variable.Class */\n",
       ".output_html .vg { color: #19177C } /* Name.Variable.Global */\n",
       ".output_html .vi { color: #19177C } /* Name.Variable.Instance */\n",
       ".output_html .vm { color: #19177C } /* Name.Variable.Magic */\n",
       ".output_html .il { color: #666666 } /* Literal.Number.Integer.Long */</style><div class=\"highlight\"><pre><span></span><span class=\"c1\">// memory_allocation.c:1-38 (38 lines)</span>\n",
       "<span class=\"cp\">#define _GNU_SOURCE  </span>\n",
       "<span class=\"cp\">#include</span><span class=\"w\"> </span><span class=\"cpf\">&lt;unistd.h&gt;</span>\n",
       "<span class=\"cp\">#include</span><span class=\"w\"> </span><span class=\"cpf\">&lt;stdio.h&gt;</span>\n",
       "<span class=\"cp\">#include</span><span class=\"w\"> </span><span class=\"cpf\">&lt;stdlib.h&gt;</span>\n",
       "<span class=\"cp\">#include</span><span class=\"w\"> </span><span class=\"cpf\">&lt;assert.h&gt;</span>\n",
       "<span class=\"cp\">#include</span><span class=\"w\"> </span><span class=\"cpf\">&lt;sched.h&gt;</span>\n",
       "<span class=\"cp\">#include</span><span class=\"w\"> </span><span class=\"cpf\">&lt;sys/syscall.h&gt;</span>\n",
       "<span class=\"cp\">#include</span><span class=\"w\"> </span><span class=\"cpf\">&lt;time.h&gt;</span>\n",
       "\n",
       "<span class=\"c1\">//#define dim 32768</span>\n",
       "<span class=\"c1\">//#define dim 49152</span>\n",
       "<span class=\"kt\">int</span><span class=\"w\"> </span><span class=\"nf\">main</span><span class=\"p\">(</span><span class=\"kt\">int</span><span class=\"w\"> </span><span class=\"n\">argc</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">char</span><span class=\"w\"> </span><span class=\"o\">*</span><span class=\"n\">argv</span><span class=\"p\">[])</span>\n",
       "<span class=\"p\">{</span>\n",
       "<span class=\"w\">    </span><span class=\"kt\">int</span><span class=\"w\"> </span><span class=\"n\">i</span><span class=\"p\">,</span><span class=\"n\">j</span><span class=\"p\">;</span>\n",
       "<span class=\"w\">    </span><span class=\"kt\">double</span><span class=\"w\"> </span><span class=\"o\">*</span><span class=\"n\">a</span><span class=\"p\">;</span>\n",
       "<span class=\"w\">    </span><span class=\"kt\">double</span><span class=\"w\"> </span><span class=\"n\">sum</span><span class=\"o\">=</span><span class=\"mi\">0</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">average</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">value</span><span class=\"p\">;</span>\n",
       "<span class=\"w\">    </span><span class=\"kt\">int</span><span class=\"w\"> </span><span class=\"n\">dim</span><span class=\"o\">=</span><span class=\"mi\">32768</span><span class=\"p\">;</span>\n",
       "<span class=\"w\">    </span><span class=\"k\">if</span><span class=\"p\">(</span><span class=\"n\">argc</span><span class=\"w\"> </span><span class=\"o\">&lt;</span><span class=\"w\"> </span><span class=\"mi\">2</span><span class=\"p\">)</span>\n",
       "<span class=\"w\">    </span><span class=\"p\">{</span>\n",
       "<span class=\"w\">        </span><span class=\"n\">fprintf</span><span class=\"p\">(</span><span class=\"n\">stderr</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"s\">&quot;Usage: %s dimension</span><span class=\"se\">\\n</span><span class=\"s\">&quot;</span><span class=\"p\">,</span><span class=\"n\">argv</span><span class=\"p\">[</span><span class=\"mi\">0</span><span class=\"p\">]);</span>\n",
       "<span class=\"w\">        </span><span class=\"n\">exit</span><span class=\"p\">(</span><span class=\"mi\">1</span><span class=\"p\">);</span>\n",
       "<span class=\"w\">    </span><span class=\"p\">}</span>\n",
       "<span class=\"w\">    </span><span class=\"n\">dim</span><span class=\"w\"> </span><span class=\"o\">=</span><span class=\"w\"> </span><span class=\"n\">atoi</span><span class=\"p\">(</span><span class=\"n\">argv</span><span class=\"p\">[</span><span class=\"mi\">1</span><span class=\"p\">]);</span>\n",
       "<span class=\"w\">    </span><span class=\"n\">value</span><span class=\"w\"> </span><span class=\"o\">=</span><span class=\"w\"> </span><span class=\"n\">atof</span><span class=\"p\">(</span><span class=\"n\">argv</span><span class=\"p\">[</span><span class=\"mi\">2</span><span class=\"p\">]);</span>\n",
       "<span class=\"w\">    </span><span class=\"n\">a</span><span class=\"w\"> </span><span class=\"o\">=</span><span class=\"w\"> </span><span class=\"p\">(</span><span class=\"kt\">double</span><span class=\"w\"> </span><span class=\"o\">*</span><span class=\"p\">)</span><span class=\"n\">malloc</span><span class=\"p\">(</span><span class=\"k\">sizeof</span><span class=\"p\">(</span><span class=\"kt\">double</span><span class=\"p\">)</span><span class=\"o\">*</span><span class=\"n\">dim</span><span class=\"o\">*</span><span class=\"n\">dim</span><span class=\"p\">);</span>\n",
       "<span class=\"c1\">//    for(i = 0 ; i &lt; dim; i++)</span>\n",
       "<span class=\"c1\">//        a[i] = (double *)malloc(sizeof(double)*dim);</span>\n",
       "<span class=\"w\">    </span><span class=\"k\">for</span><span class=\"p\">(</span><span class=\"n\">i</span><span class=\"w\"> </span><span class=\"o\">=</span><span class=\"w\"> </span><span class=\"mi\">0</span><span class=\"w\"> </span><span class=\"p\">;</span><span class=\"w\"> </span><span class=\"n\">i</span><span class=\"w\"> </span><span class=\"o\">&lt;</span><span class=\"w\"> </span><span class=\"n\">dim</span><span class=\"p\">;</span><span class=\"w\"> </span><span class=\"n\">i</span><span class=\"o\">++</span><span class=\"p\">)</span>\n",
       "<span class=\"w\">        </span><span class=\"k\">for</span><span class=\"p\">(</span><span class=\"n\">j</span><span class=\"w\"> </span><span class=\"o\">=</span><span class=\"w\"> </span><span class=\"mi\">0</span><span class=\"w\"> </span><span class=\"p\">;</span><span class=\"w\"> </span><span class=\"n\">j</span><span class=\"w\"> </span><span class=\"o\">&lt;</span><span class=\"w\"> </span><span class=\"n\">dim</span><span class=\"p\">;</span><span class=\"w\"> </span><span class=\"n\">j</span><span class=\"o\">++</span><span class=\"p\">)</span>\n",
       "<span class=\"w\">            </span><span class=\"n\">a</span><span class=\"p\">[</span><span class=\"n\">i</span><span class=\"o\">*</span><span class=\"n\">dim</span><span class=\"o\">+</span><span class=\"n\">j</span><span class=\"p\">]</span><span class=\"w\"> </span><span class=\"o\">=</span><span class=\"w\"> </span><span class=\"n\">value</span><span class=\"o\">*</span><span class=\"n\">i</span><span class=\"o\">/</span><span class=\"n\">j</span><span class=\"p\">;</span>\n",
       "<span class=\"w\">    </span><span class=\"k\">for</span><span class=\"p\">(</span><span class=\"n\">i</span><span class=\"w\"> </span><span class=\"o\">=</span><span class=\"w\"> </span><span class=\"mi\">0</span><span class=\"w\"> </span><span class=\"p\">;</span><span class=\"w\"> </span><span class=\"n\">i</span><span class=\"w\"> </span><span class=\"o\">&lt;</span><span class=\"w\"> </span><span class=\"n\">dim</span><span class=\"p\">;</span><span class=\"w\"> </span><span class=\"n\">i</span><span class=\"o\">++</span><span class=\"p\">)</span>\n",
       "<span class=\"w\">        </span><span class=\"k\">for</span><span class=\"p\">(</span><span class=\"n\">j</span><span class=\"w\"> </span><span class=\"o\">=</span><span class=\"w\"> </span><span class=\"mi\">0</span><span class=\"w\"> </span><span class=\"p\">;</span><span class=\"w\"> </span><span class=\"n\">j</span><span class=\"w\"> </span><span class=\"o\">&lt;</span><span class=\"w\"> </span><span class=\"n\">dim</span><span class=\"p\">;</span><span class=\"w\"> </span><span class=\"n\">j</span><span class=\"o\">++</span><span class=\"p\">)</span>\n",
       "<span class=\"w\">            </span><span class=\"n\">sum</span><span class=\"o\">+=</span><span class=\"n\">a</span><span class=\"p\">[</span><span class=\"n\">i</span><span class=\"o\">*</span><span class=\"n\">dim</span><span class=\"o\">+</span><span class=\"n\">j</span><span class=\"p\">];</span>\n",
       "<span class=\"w\">    </span><span class=\"n\">average</span><span class=\"w\"> </span><span class=\"o\">=</span><span class=\"w\"> </span><span class=\"n\">sum</span><span class=\"o\">/</span><span class=\"p\">(</span><span class=\"n\">dim</span><span class=\"o\">*</span><span class=\"n\">dim</span><span class=\"p\">);</span>\n",
       "<span class=\"w\">    </span><span class=\"n\">fprintf</span><span class=\"p\">(</span><span class=\"n\">stderr</span><span class=\"p\">,</span><span class=\"s\">&quot;average: %lf</span><span class=\"se\">\\n</span><span class=\"s\">&quot;</span><span class=\"p\">,</span><span class=\"n\">average</span><span class=\"p\">);</span>\n",
       "<span class=\"w\">    </span><span class=\"n\">free</span><span class=\"p\">(</span><span class=\"n\">a</span><span class=\"p\">);</span>\n",
       "<span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"mi\">0</span><span class=\"p\">;</span>\n",
       "<span class=\"p\">}</span>\n",
       "</pre></div>\n"
      ],
      "text/latex": [
       "\\begin{Verbatim}[commandchars=\\\\\\{\\}]\n",
       "\\PY{c+c1}{// memory\\PYZus{}allocation.c:1\\PYZhy{}38 (38 lines)}\n",
       "\\PY{c+cp}{\\PYZsh{}}\\PY{c+cp}{define \\PYZus{}GNU\\PYZus{}SOURCE  }\n",
       "\\PY{c+cp}{\\PYZsh{}}\\PY{c+cp}{include}\\PY{+w}{ }\\PY{c+cpf}{\\PYZlt{}unistd.h\\PYZgt{}}\n",
       "\\PY{c+cp}{\\PYZsh{}}\\PY{c+cp}{include}\\PY{+w}{ }\\PY{c+cpf}{\\PYZlt{}stdio.h\\PYZgt{}}\n",
       "\\PY{c+cp}{\\PYZsh{}}\\PY{c+cp}{include}\\PY{+w}{ }\\PY{c+cpf}{\\PYZlt{}stdlib.h\\PYZgt{}}\n",
       "\\PY{c+cp}{\\PYZsh{}}\\PY{c+cp}{include}\\PY{+w}{ }\\PY{c+cpf}{\\PYZlt{}assert.h\\PYZgt{}}\n",
       "\\PY{c+cp}{\\PYZsh{}}\\PY{c+cp}{include}\\PY{+w}{ }\\PY{c+cpf}{\\PYZlt{}sched.h\\PYZgt{}}\n",
       "\\PY{c+cp}{\\PYZsh{}}\\PY{c+cp}{include}\\PY{+w}{ }\\PY{c+cpf}{\\PYZlt{}sys/syscall.h\\PYZgt{}}\n",
       "\\PY{c+cp}{\\PYZsh{}}\\PY{c+cp}{include}\\PY{+w}{ }\\PY{c+cpf}{\\PYZlt{}time.h\\PYZgt{}}\n",
       "\n",
       "\\PY{c+c1}{//\\PYZsh{}define dim 32768}\n",
       "\\PY{c+c1}{//\\PYZsh{}define dim 49152}\n",
       "\\PY{k+kt}{int}\\PY{+w}{ }\\PY{n+nf}{main}\\PY{p}{(}\\PY{k+kt}{int}\\PY{+w}{ }\\PY{n}{argc}\\PY{p}{,}\\PY{+w}{ }\\PY{k+kt}{char}\\PY{+w}{ }\\PY{o}{*}\\PY{n}{argv}\\PY{p}{[}\\PY{p}{]}\\PY{p}{)}\n",
       "\\PY{p}{\\PYZob{}}\n",
       "\\PY{+w}{    }\\PY{k+kt}{int}\\PY{+w}{ }\\PY{n}{i}\\PY{p}{,}\\PY{n}{j}\\PY{p}{;}\n",
       "\\PY{+w}{    }\\PY{k+kt}{double}\\PY{+w}{ }\\PY{o}{*}\\PY{n}{a}\\PY{p}{;}\n",
       "\\PY{+w}{    }\\PY{k+kt}{double}\\PY{+w}{ }\\PY{n}{sum}\\PY{o}{=}\\PY{l+m+mi}{0}\\PY{p}{,}\\PY{+w}{ }\\PY{n}{average}\\PY{p}{,}\\PY{+w}{ }\\PY{n}{value}\\PY{p}{;}\n",
       "\\PY{+w}{    }\\PY{k+kt}{int}\\PY{+w}{ }\\PY{n}{dim}\\PY{o}{=}\\PY{l+m+mi}{32768}\\PY{p}{;}\n",
       "\\PY{+w}{    }\\PY{k}{if}\\PY{p}{(}\\PY{n}{argc}\\PY{+w}{ }\\PY{o}{\\PYZlt{}}\\PY{+w}{ }\\PY{l+m+mi}{2}\\PY{p}{)}\n",
       "\\PY{+w}{    }\\PY{p}{\\PYZob{}}\n",
       "\\PY{+w}{        }\\PY{n}{fprintf}\\PY{p}{(}\\PY{n}{stderr}\\PY{p}{,}\\PY{+w}{ }\\PY{l+s}{\\PYZdq{}}\\PY{l+s}{Usage: \\PYZpc{}s dimension}\\PY{l+s+se}{\\PYZbs{}n}\\PY{l+s}{\\PYZdq{}}\\PY{p}{,}\\PY{n}{argv}\\PY{p}{[}\\PY{l+m+mi}{0}\\PY{p}{]}\\PY{p}{)}\\PY{p}{;}\n",
       "\\PY{+w}{        }\\PY{n}{exit}\\PY{p}{(}\\PY{l+m+mi}{1}\\PY{p}{)}\\PY{p}{;}\n",
       "\\PY{+w}{    }\\PY{p}{\\PYZcb{}}\n",
       "\\PY{+w}{    }\\PY{n}{dim}\\PY{+w}{ }\\PY{o}{=}\\PY{+w}{ }\\PY{n}{atoi}\\PY{p}{(}\\PY{n}{argv}\\PY{p}{[}\\PY{l+m+mi}{1}\\PY{p}{]}\\PY{p}{)}\\PY{p}{;}\n",
       "\\PY{+w}{    }\\PY{n}{value}\\PY{+w}{ }\\PY{o}{=}\\PY{+w}{ }\\PY{n}{atof}\\PY{p}{(}\\PY{n}{argv}\\PY{p}{[}\\PY{l+m+mi}{2}\\PY{p}{]}\\PY{p}{)}\\PY{p}{;}\n",
       "\\PY{+w}{    }\\PY{n}{a}\\PY{+w}{ }\\PY{o}{=}\\PY{+w}{ }\\PY{p}{(}\\PY{k+kt}{double}\\PY{+w}{ }\\PY{o}{*}\\PY{p}{)}\\PY{n}{malloc}\\PY{p}{(}\\PY{k}{sizeof}\\PY{p}{(}\\PY{k+kt}{double}\\PY{p}{)}\\PY{o}{*}\\PY{n}{dim}\\PY{o}{*}\\PY{n}{dim}\\PY{p}{)}\\PY{p}{;}\n",
       "\\PY{c+c1}{//    for(i = 0 ; i \\PYZlt{} dim; i++)}\n",
       "\\PY{c+c1}{//        a[i] = (double *)malloc(sizeof(double)*dim);}\n",
       "\\PY{+w}{    }\\PY{k}{for}\\PY{p}{(}\\PY{n}{i}\\PY{+w}{ }\\PY{o}{=}\\PY{+w}{ }\\PY{l+m+mi}{0}\\PY{+w}{ }\\PY{p}{;}\\PY{+w}{ }\\PY{n}{i}\\PY{+w}{ }\\PY{o}{\\PYZlt{}}\\PY{+w}{ }\\PY{n}{dim}\\PY{p}{;}\\PY{+w}{ }\\PY{n}{i}\\PY{o}{+}\\PY{o}{+}\\PY{p}{)}\n",
       "\\PY{+w}{        }\\PY{k}{for}\\PY{p}{(}\\PY{n}{j}\\PY{+w}{ }\\PY{o}{=}\\PY{+w}{ }\\PY{l+m+mi}{0}\\PY{+w}{ }\\PY{p}{;}\\PY{+w}{ }\\PY{n}{j}\\PY{+w}{ }\\PY{o}{\\PYZlt{}}\\PY{+w}{ }\\PY{n}{dim}\\PY{p}{;}\\PY{+w}{ }\\PY{n}{j}\\PY{o}{+}\\PY{o}{+}\\PY{p}{)}\n",
       "\\PY{+w}{            }\\PY{n}{a}\\PY{p}{[}\\PY{n}{i}\\PY{o}{*}\\PY{n}{dim}\\PY{o}{+}\\PY{n}{j}\\PY{p}{]}\\PY{+w}{ }\\PY{o}{=}\\PY{+w}{ }\\PY{n}{value}\\PY{o}{*}\\PY{n}{i}\\PY{o}{/}\\PY{n}{j}\\PY{p}{;}\n",
       "\\PY{+w}{    }\\PY{k}{for}\\PY{p}{(}\\PY{n}{i}\\PY{+w}{ }\\PY{o}{=}\\PY{+w}{ }\\PY{l+m+mi}{0}\\PY{+w}{ }\\PY{p}{;}\\PY{+w}{ }\\PY{n}{i}\\PY{+w}{ }\\PY{o}{\\PYZlt{}}\\PY{+w}{ }\\PY{n}{dim}\\PY{p}{;}\\PY{+w}{ }\\PY{n}{i}\\PY{o}{+}\\PY{o}{+}\\PY{p}{)}\n",
       "\\PY{+w}{        }\\PY{k}{for}\\PY{p}{(}\\PY{n}{j}\\PY{+w}{ }\\PY{o}{=}\\PY{+w}{ }\\PY{l+m+mi}{0}\\PY{+w}{ }\\PY{p}{;}\\PY{+w}{ }\\PY{n}{j}\\PY{+w}{ }\\PY{o}{\\PYZlt{}}\\PY{+w}{ }\\PY{n}{dim}\\PY{p}{;}\\PY{+w}{ }\\PY{n}{j}\\PY{o}{+}\\PY{o}{+}\\PY{p}{)}\n",
       "\\PY{+w}{            }\\PY{n}{sum}\\PY{o}{+}\\PY{o}{=}\\PY{n}{a}\\PY{p}{[}\\PY{n}{i}\\PY{o}{*}\\PY{n}{dim}\\PY{o}{+}\\PY{n}{j}\\PY{p}{]}\\PY{p}{;}\n",
       "\\PY{+w}{    }\\PY{n}{average}\\PY{+w}{ }\\PY{o}{=}\\PY{+w}{ }\\PY{n}{sum}\\PY{o}{/}\\PY{p}{(}\\PY{n}{dim}\\PY{o}{*}\\PY{n}{dim}\\PY{p}{)}\\PY{p}{;}\n",
       "\\PY{+w}{    }\\PY{n}{fprintf}\\PY{p}{(}\\PY{n}{stderr}\\PY{p}{,}\\PY{l+s}{\\PYZdq{}}\\PY{l+s}{average: \\PYZpc{}lf}\\PY{l+s+se}{\\PYZbs{}n}\\PY{l+s}{\\PYZdq{}}\\PY{p}{,}\\PY{n}{average}\\PY{p}{)}\\PY{p}{;}\n",
       "\\PY{+w}{    }\\PY{n}{free}\\PY{p}{(}\\PY{n}{a}\\PY{p}{)}\\PY{p}{;}\n",
       "\\PY{+w}{    }\\PY{k}{return}\\PY{+w}{ }\\PY{l+m+mi}{0}\\PY{p}{;}\n",
       "\\PY{p}{\\PYZcb{}}\n",
       "\\end{Verbatim}\n"
      ],
      "text/plain": [
       "// memory_allocation.c:1-38 (38 lines)\n",
       "#define _GNU_SOURCE  \n",
       "#include <unistd.h>\n",
       "#include <stdio.h>\n",
       "#include <stdlib.h>\n",
       "#include <assert.h>\n",
       "#include <sched.h>\n",
       "#include <sys/syscall.h>\n",
       "#include <time.h>\n",
       "\n",
       "//#define dim 32768\n",
       "//#define dim 49152\n",
       "int main(int argc, char *argv[])\n",
       "{\n",
       "    int i,j;\n",
       "    double *a;\n",
       "    double sum=0, average, value;\n",
       "    int dim=32768;\n",
       "    if(argc < 2)\n",
       "    {\n",
       "        fprintf(stderr, \"Usage: %s dimension\\n\",argv[0]);\n",
       "        exit(1);\n",
       "    }\n",
       "    dim = atoi(argv[1]);\n",
       "    value = atof(argv[2]);\n",
       "    a = (double *)malloc(sizeof(double)*dim*dim);\n",
       "//    for(i = 0 ; i < dim; i++)\n",
       "//        a[i] = (double *)malloc(sizeof(double)*dim);\n",
       "    for(i = 0 ; i < dim; i++)\n",
       "        for(j = 0 ; j < dim; j++)\n",
       "            a[i*dim+j] = value*i/j;\n",
       "    for(i = 0 ; i < dim; i++)\n",
       "        for(j = 0 ; j < dim; j++)\n",
       "            sum+=a[i*dim+j];\n",
       "    average = sum/(dim*dim);\n",
       "    fprintf(stderr,\"average: %lf\\n\",average);\n",
       "    free(a);\n",
       "    return 0;\n",
       "}"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "render_code(\"memory_allocation.c\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "id": "f6498495-38d0-45a9-9bdd-f34a2d725472",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "              total        used        free      shared  buff/cache   available\n",
      "Mem:          15756         795       10073          10        4887       14613\n",
      "Swap:         67583           0       67583\n",
      "rm -f virtualization memory_allocation \n",
      "gcc -O3 memory_allocation.c -o memory_allocation\n",
      "average: -20.631999\n"
     ]
    }
   ],
   "source": [
    "! ssh htseng@snorlax \"free -m ; cd courses/CSE142/demo/virtual_memory/; make clean ./memory_allocation; ./memory_allocation 48000 3.14\""
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1aa4d421-0fe4-45d8-81dd-38db06446d16",
   "metadata": {},
   "source": [
    "What's the output of the following code if we run 4 instances at the same time?"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "id": "57812afe-d983-4279-be6f-eacdc10ccc12",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<style>pre { line-height: 125%; }\n",
       "td.linenos .normal { color: inherit; background-color: transparent; padding-left: 5px; padding-right: 5px; }\n",
       "span.linenos { color: inherit; background-color: transparent; padding-left: 5px; padding-right: 5px; }\n",
       "td.linenos .special { color: #000000; background-color: #ffffc0; padding-left: 5px; padding-right: 5px; }\n",
       "span.linenos.special { color: #000000; background-color: #ffffc0; padding-left: 5px; padding-right: 5px; }\n",
       ".output_html .hll { background-color: #ffffcc }\n",
       ".output_html { background: #f8f8f8; }\n",
       ".output_html .c { color: #3D7B7B; font-style: italic } /* Comment */\n",
       ".output_html .err { border: 1px solid #FF0000 } /* Error */\n",
       ".output_html .k { color: #008000; font-weight: bold } /* Keyword */\n",
       ".output_html .o { color: #666666 } /* Operator */\n",
       ".output_html .ch { color: #3D7B7B; font-style: italic } /* Comment.Hashbang */\n",
       ".output_html .cm { color: #3D7B7B; font-style: italic } /* Comment.Multiline */\n",
       ".output_html .cp { color: #9C6500 } /* Comment.Preproc */\n",
       ".output_html .cpf { color: #3D7B7B; font-style: italic } /* Comment.PreprocFile */\n",
       ".output_html .c1 { color: #3D7B7B; font-style: italic } /* Comment.Single */\n",
       ".output_html .cs { color: #3D7B7B; font-style: italic } /* Comment.Special */\n",
       ".output_html .gd { color: #A00000 } /* Generic.Deleted */\n",
       ".output_html .ge { font-style: italic } /* Generic.Emph */\n",
       ".output_html .ges { font-weight: bold; font-style: italic } /* Generic.EmphStrong */\n",
       ".output_html .gr { color: #E40000 } /* Generic.Error */\n",
       ".output_html .gh { color: #000080; font-weight: bold } /* Generic.Heading */\n",
       ".output_html .gi { color: #008400 } /* Generic.Inserted */\n",
       ".output_html .go { color: #717171 } /* Generic.Output */\n",
       ".output_html .gp { color: #000080; font-weight: bold } /* Generic.Prompt */\n",
       ".output_html .gs { font-weight: bold } /* Generic.Strong */\n",
       ".output_html .gu { color: #800080; font-weight: bold } /* Generic.Subheading */\n",
       ".output_html .gt { color: #0044DD } /* Generic.Traceback */\n",
       ".output_html .kc { color: #008000; font-weight: bold } /* Keyword.Constant */\n",
       ".output_html .kd { color: #008000; font-weight: bold } /* Keyword.Declaration */\n",
       ".output_html .kn { color: #008000; font-weight: bold } /* Keyword.Namespace */\n",
       ".output_html .kp { color: #008000 } /* Keyword.Pseudo */\n",
       ".output_html .kr { color: #008000; font-weight: bold } /* Keyword.Reserved */\n",
       ".output_html .kt { color: #B00040 } /* Keyword.Type */\n",
       ".output_html .m { color: #666666 } /* Literal.Number */\n",
       ".output_html .s { color: #BA2121 } /* Literal.String */\n",
       ".output_html .na { color: #687822 } /* Name.Attribute */\n",
       ".output_html .nb { color: #008000 } /* Name.Builtin */\n",
       ".output_html .nc { color: #0000FF; font-weight: bold } /* Name.Class */\n",
       ".output_html .no { color: #880000 } /* Name.Constant */\n",
       ".output_html .nd { color: #AA22FF } /* Name.Decorator */\n",
       ".output_html .ni { color: #717171; font-weight: bold } /* Name.Entity */\n",
       ".output_html .ne { color: #CB3F38; font-weight: bold } /* Name.Exception */\n",
       ".output_html .nf { color: #0000FF } /* Name.Function */\n",
       ".output_html .nl { color: #767600 } /* Name.Label */\n",
       ".output_html .nn { color: #0000FF; font-weight: bold } /* Name.Namespace */\n",
       ".output_html .nt { color: #008000; font-weight: bold } /* Name.Tag */\n",
       ".output_html .nv { color: #19177C } /* Name.Variable */\n",
       ".output_html .ow { color: #AA22FF; font-weight: bold } /* Operator.Word */\n",
       ".output_html .w { color: #bbbbbb } /* Text.Whitespace */\n",
       ".output_html .mb { color: #666666 } /* Literal.Number.Bin */\n",
       ".output_html .mf { color: #666666 } /* Literal.Number.Float */\n",
       ".output_html .mh { color: #666666 } /* Literal.Number.Hex */\n",
       ".output_html .mi { color: #666666 } /* Literal.Number.Integer */\n",
       ".output_html .mo { color: #666666 } /* Literal.Number.Oct */\n",
       ".output_html .sa { color: #BA2121 } /* Literal.String.Affix */\n",
       ".output_html .sb { color: #BA2121 } /* Literal.String.Backtick */\n",
       ".output_html .sc { color: #BA2121 } /* Literal.String.Char */\n",
       ".output_html .dl { color: #BA2121 } /* Literal.String.Delimiter */\n",
       ".output_html .sd { color: #BA2121; font-style: italic } /* Literal.String.Doc */\n",
       ".output_html .s2 { color: #BA2121 } /* Literal.String.Double */\n",
       ".output_html .se { color: #AA5D1F; font-weight: bold } /* Literal.String.Escape */\n",
       ".output_html .sh { color: #BA2121 } /* Literal.String.Heredoc */\n",
       ".output_html .si { color: #A45A77; font-weight: bold } /* Literal.String.Interpol */\n",
       ".output_html .sx { color: #008000 } /* Literal.String.Other */\n",
       ".output_html .sr { color: #A45A77 } /* Literal.String.Regex */\n",
       ".output_html .s1 { color: #BA2121 } /* Literal.String.Single */\n",
       ".output_html .ss { color: #19177C } /* Literal.String.Symbol */\n",
       ".output_html .bp { color: #008000 } /* Name.Builtin.Pseudo */\n",
       ".output_html .fm { color: #0000FF } /* Name.Function.Magic */\n",
       ".output_html .vc { color: #19177C } /* Name.Variable.Class */\n",
       ".output_html .vg { color: #19177C } /* Name.Variable.Global */\n",
       ".output_html .vi { color: #19177C } /* Name.Variable.Instance */\n",
       ".output_html .vm { color: #19177C } /* Name.Variable.Magic */\n",
       ".output_html .il { color: #666666 } /* Literal.Number.Integer.Long */</style><div class=\"highlight\"><pre><span></span><span class=\"c1\">// virtualization.c:1-28 (28 lines)</span>\n",
       "<span class=\"cp\">#define _GNU_SOURCE  </span>\n",
       "<span class=\"cp\">#include</span><span class=\"w\"> </span><span class=\"cpf\">&lt;unistd.h&gt;</span>\n",
       "<span class=\"cp\">#include</span><span class=\"w\"> </span><span class=\"cpf\">&lt;stdio.h&gt;</span>\n",
       "<span class=\"cp\">#include</span><span class=\"w\"> </span><span class=\"cpf\">&lt;stdlib.h&gt;</span>\n",
       "<span class=\"cp\">#include</span><span class=\"w\"> </span><span class=\"cpf\">&lt;assert.h&gt;</span>\n",
       "<span class=\"cp\">#include</span><span class=\"w\"> </span><span class=\"cpf\">&lt;sched.h&gt;</span>\n",
       "<span class=\"cp\">#include</span><span class=\"w\"> </span><span class=\"cpf\">&lt;sys/syscall.h&gt;</span>\n",
       "<span class=\"cp\">#include</span><span class=\"w\"> </span><span class=\"cpf\">&lt;time.h&gt;</span>\n",
       "\n",
       "<span class=\"kt\">double</span><span class=\"w\"> </span><span class=\"n\">a</span><span class=\"w\"> </span><span class=\"o\">=</span><span class=\"w\"> </span><span class=\"mi\">0</span><span class=\"p\">;</span>\n",
       "\n",
       "<span class=\"kt\">int</span><span class=\"w\"> </span><span class=\"nf\">main</span><span class=\"p\">(</span><span class=\"kt\">int</span><span class=\"w\"> </span><span class=\"n\">argc</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"kt\">char</span><span class=\"w\"> </span><span class=\"o\">*</span><span class=\"n\">argv</span><span class=\"p\">[])</span>\n",
       "<span class=\"p\">{</span>\n",
       "<span class=\"w\">    </span><span class=\"kt\">int</span><span class=\"w\"> </span><span class=\"n\">i</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"n\">number_of_total_processes</span><span class=\"o\">=</span><span class=\"mi\">4</span><span class=\"p\">;</span>\n",
       "<span class=\"w\">    </span><span class=\"k\">if</span><span class=\"p\">(</span><span class=\"n\">argc</span><span class=\"w\"> </span><span class=\"o\">&lt;</span><span class=\"w\"> </span><span class=\"mi\">2</span><span class=\"p\">)</span>\n",
       "<span class=\"w\">    </span><span class=\"p\">{</span>\n",
       "<span class=\"w\">        </span><span class=\"n\">fprintf</span><span class=\"p\">(</span><span class=\"n\">stderr</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"s\">&quot;Usage: %s number_of_processes</span><span class=\"se\">\\n</span><span class=\"s\">&quot;</span><span class=\"p\">,</span><span class=\"n\">argv</span><span class=\"p\">[</span><span class=\"mi\">0</span><span class=\"p\">]);</span>\n",
       "<span class=\"w\">        </span><span class=\"n\">exit</span><span class=\"p\">(</span><span class=\"mi\">1</span><span class=\"p\">);</span>\n",
       "<span class=\"w\">    </span><span class=\"p\">}</span>\n",
       "<span class=\"w\">    </span><span class=\"n\">number_of_total_processes</span><span class=\"w\"> </span><span class=\"o\">=</span><span class=\"w\"> </span><span class=\"n\">atoi</span><span class=\"p\">(</span><span class=\"n\">argv</span><span class=\"p\">[</span><span class=\"mi\">1</span><span class=\"p\">]);</span>\n",
       "<span class=\"w\">    </span><span class=\"k\">for</span><span class=\"p\">(</span><span class=\"n\">i</span><span class=\"w\"> </span><span class=\"o\">=</span><span class=\"w\"> </span><span class=\"mi\">0</span><span class=\"p\">;</span><span class=\"w\"> </span><span class=\"n\">i</span><span class=\"o\">&lt;</span><span class=\"w\"> </span><span class=\"n\">number_of_total_processes</span><span class=\"mi\">-1</span><span class=\"w\"> </span><span class=\"o\">&amp;&amp;</span><span class=\"w\"> </span><span class=\"n\">fork</span><span class=\"p\">();</span><span class=\"w\"> </span><span class=\"n\">i</span><span class=\"o\">++</span><span class=\"p\">);</span>\n",
       "<span class=\"w\">    </span><span class=\"n\">srand</span><span class=\"p\">((</span><span class=\"kt\">int</span><span class=\"p\">)</span><span class=\"n\">time</span><span class=\"p\">(</span><span class=\"nb\">NULL</span><span class=\"p\">)</span><span class=\"o\">+</span><span class=\"p\">(</span><span class=\"kt\">int</span><span class=\"p\">)</span><span class=\"n\">getpid</span><span class=\"p\">());</span>\n",
       "<span class=\"w\">    </span><span class=\"n\">a</span><span class=\"w\"> </span><span class=\"o\">=</span><span class=\"w\"> </span><span class=\"n\">rand</span><span class=\"p\">();</span>\n",
       "<span class=\"w\">    </span><span class=\"n\">fprintf</span><span class=\"p\">(</span><span class=\"n\">stderr</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"s\">&quot;</span><span class=\"se\">\\n</span><span class=\"s\">Process %d: Value of a is %lf and address of a is %p</span><span class=\"se\">\\n</span><span class=\"s\">&quot;</span><span class=\"p\">,(</span><span class=\"kt\">int</span><span class=\"p\">)</span><span class=\"n\">getpid</span><span class=\"p\">(),</span><span class=\"w\"> </span><span class=\"n\">a</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"o\">&amp;</span><span class=\"n\">a</span><span class=\"p\">);</span>\n",
       "<span class=\"w\">    </span><span class=\"n\">sleep</span><span class=\"p\">(</span><span class=\"mi\">10</span><span class=\"p\">);</span>\n",
       "<span class=\"w\">    </span><span class=\"n\">fprintf</span><span class=\"p\">(</span><span class=\"n\">stderr</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"s\">&quot;</span><span class=\"se\">\\n</span><span class=\"s\">Process %d: Value of a is %lf and address of a is %p</span><span class=\"se\">\\n</span><span class=\"s\">&quot;</span><span class=\"p\">,(</span><span class=\"kt\">int</span><span class=\"p\">)</span><span class=\"n\">getpid</span><span class=\"p\">(),</span><span class=\"w\"> </span><span class=\"n\">a</span><span class=\"p\">,</span><span class=\"w\"> </span><span class=\"o\">&amp;</span><span class=\"n\">a</span><span class=\"p\">);</span>\n",
       "<span class=\"w\">    </span><span class=\"k\">return</span><span class=\"w\"> </span><span class=\"mi\">0</span><span class=\"p\">;</span>\n",
       "<span class=\"p\">}</span>\n",
       "</pre></div>\n"
      ],
      "text/latex": [
       "\\begin{Verbatim}[commandchars=\\\\\\{\\}]\n",
       "\\PY{c+c1}{// virtualization.c:1\\PYZhy{}28 (28 lines)}\n",
       "\\PY{c+cp}{\\PYZsh{}}\\PY{c+cp}{define \\PYZus{}GNU\\PYZus{}SOURCE  }\n",
       "\\PY{c+cp}{\\PYZsh{}}\\PY{c+cp}{include}\\PY{+w}{ }\\PY{c+cpf}{\\PYZlt{}unistd.h\\PYZgt{}}\n",
       "\\PY{c+cp}{\\PYZsh{}}\\PY{c+cp}{include}\\PY{+w}{ }\\PY{c+cpf}{\\PYZlt{}stdio.h\\PYZgt{}}\n",
       "\\PY{c+cp}{\\PYZsh{}}\\PY{c+cp}{include}\\PY{+w}{ }\\PY{c+cpf}{\\PYZlt{}stdlib.h\\PYZgt{}}\n",
       "\\PY{c+cp}{\\PYZsh{}}\\PY{c+cp}{include}\\PY{+w}{ }\\PY{c+cpf}{\\PYZlt{}assert.h\\PYZgt{}}\n",
       "\\PY{c+cp}{\\PYZsh{}}\\PY{c+cp}{include}\\PY{+w}{ }\\PY{c+cpf}{\\PYZlt{}sched.h\\PYZgt{}}\n",
       "\\PY{c+cp}{\\PYZsh{}}\\PY{c+cp}{include}\\PY{+w}{ }\\PY{c+cpf}{\\PYZlt{}sys/syscall.h\\PYZgt{}}\n",
       "\\PY{c+cp}{\\PYZsh{}}\\PY{c+cp}{include}\\PY{+w}{ }\\PY{c+cpf}{\\PYZlt{}time.h\\PYZgt{}}\n",
       "\n",
       "\\PY{k+kt}{double}\\PY{+w}{ }\\PY{n}{a}\\PY{+w}{ }\\PY{o}{=}\\PY{+w}{ }\\PY{l+m+mi}{0}\\PY{p}{;}\n",
       "\n",
       "\\PY{k+kt}{int}\\PY{+w}{ }\\PY{n+nf}{main}\\PY{p}{(}\\PY{k+kt}{int}\\PY{+w}{ }\\PY{n}{argc}\\PY{p}{,}\\PY{+w}{ }\\PY{k+kt}{char}\\PY{+w}{ }\\PY{o}{*}\\PY{n}{argv}\\PY{p}{[}\\PY{p}{]}\\PY{p}{)}\n",
       "\\PY{p}{\\PYZob{}}\n",
       "\\PY{+w}{    }\\PY{k+kt}{int}\\PY{+w}{ }\\PY{n}{i}\\PY{p}{,}\\PY{+w}{ }\\PY{n}{number\\PYZus{}of\\PYZus{}total\\PYZus{}processes}\\PY{o}{=}\\PY{l+m+mi}{4}\\PY{p}{;}\n",
       "\\PY{+w}{    }\\PY{k}{if}\\PY{p}{(}\\PY{n}{argc}\\PY{+w}{ }\\PY{o}{\\PYZlt{}}\\PY{+w}{ }\\PY{l+m+mi}{2}\\PY{p}{)}\n",
       "\\PY{+w}{    }\\PY{p}{\\PYZob{}}\n",
       "\\PY{+w}{        }\\PY{n}{fprintf}\\PY{p}{(}\\PY{n}{stderr}\\PY{p}{,}\\PY{+w}{ }\\PY{l+s}{\\PYZdq{}}\\PY{l+s}{Usage: \\PYZpc{}s number\\PYZus{}of\\PYZus{}processes}\\PY{l+s+se}{\\PYZbs{}n}\\PY{l+s}{\\PYZdq{}}\\PY{p}{,}\\PY{n}{argv}\\PY{p}{[}\\PY{l+m+mi}{0}\\PY{p}{]}\\PY{p}{)}\\PY{p}{;}\n",
       "\\PY{+w}{        }\\PY{n}{exit}\\PY{p}{(}\\PY{l+m+mi}{1}\\PY{p}{)}\\PY{p}{;}\n",
       "\\PY{+w}{    }\\PY{p}{\\PYZcb{}}\n",
       "\\PY{+w}{    }\\PY{n}{number\\PYZus{}of\\PYZus{}total\\PYZus{}processes}\\PY{+w}{ }\\PY{o}{=}\\PY{+w}{ }\\PY{n}{atoi}\\PY{p}{(}\\PY{n}{argv}\\PY{p}{[}\\PY{l+m+mi}{1}\\PY{p}{]}\\PY{p}{)}\\PY{p}{;}\n",
       "\\PY{+w}{    }\\PY{k}{for}\\PY{p}{(}\\PY{n}{i}\\PY{+w}{ }\\PY{o}{=}\\PY{+w}{ }\\PY{l+m+mi}{0}\\PY{p}{;}\\PY{+w}{ }\\PY{n}{i}\\PY{o}{\\PYZlt{}}\\PY{+w}{ }\\PY{n}{number\\PYZus{}of\\PYZus{}total\\PYZus{}processes}\\PY{l+m+mi}{\\PYZhy{}1}\\PY{+w}{ }\\PY{o}{\\PYZam{}}\\PY{o}{\\PYZam{}}\\PY{+w}{ }\\PY{n}{fork}\\PY{p}{(}\\PY{p}{)}\\PY{p}{;}\\PY{+w}{ }\\PY{n}{i}\\PY{o}{+}\\PY{o}{+}\\PY{p}{)}\\PY{p}{;}\n",
       "\\PY{+w}{    }\\PY{n}{srand}\\PY{p}{(}\\PY{p}{(}\\PY{k+kt}{int}\\PY{p}{)}\\PY{n}{time}\\PY{p}{(}\\PY{n+nb}{NULL}\\PY{p}{)}\\PY{o}{+}\\PY{p}{(}\\PY{k+kt}{int}\\PY{p}{)}\\PY{n}{getpid}\\PY{p}{(}\\PY{p}{)}\\PY{p}{)}\\PY{p}{;}\n",
       "\\PY{+w}{    }\\PY{n}{a}\\PY{+w}{ }\\PY{o}{=}\\PY{+w}{ }\\PY{n}{rand}\\PY{p}{(}\\PY{p}{)}\\PY{p}{;}\n",
       "\\PY{+w}{    }\\PY{n}{fprintf}\\PY{p}{(}\\PY{n}{stderr}\\PY{p}{,}\\PY{+w}{ }\\PY{l+s}{\\PYZdq{}}\\PY{l+s+se}{\\PYZbs{}n}\\PY{l+s}{Process \\PYZpc{}d: Value of a is \\PYZpc{}lf and address of a is \\PYZpc{}p}\\PY{l+s+se}{\\PYZbs{}n}\\PY{l+s}{\\PYZdq{}}\\PY{p}{,}\\PY{p}{(}\\PY{k+kt}{int}\\PY{p}{)}\\PY{n}{getpid}\\PY{p}{(}\\PY{p}{)}\\PY{p}{,}\\PY{+w}{ }\\PY{n}{a}\\PY{p}{,}\\PY{+w}{ }\\PY{o}{\\PYZam{}}\\PY{n}{a}\\PY{p}{)}\\PY{p}{;}\n",
       "\\PY{+w}{    }\\PY{n}{sleep}\\PY{p}{(}\\PY{l+m+mi}{10}\\PY{p}{)}\\PY{p}{;}\n",
       "\\PY{+w}{    }\\PY{n}{fprintf}\\PY{p}{(}\\PY{n}{stderr}\\PY{p}{,}\\PY{+w}{ }\\PY{l+s}{\\PYZdq{}}\\PY{l+s+se}{\\PYZbs{}n}\\PY{l+s}{Process \\PYZpc{}d: Value of a is \\PYZpc{}lf and address of a is \\PYZpc{}p}\\PY{l+s+se}{\\PYZbs{}n}\\PY{l+s}{\\PYZdq{}}\\PY{p}{,}\\PY{p}{(}\\PY{k+kt}{int}\\PY{p}{)}\\PY{n}{getpid}\\PY{p}{(}\\PY{p}{)}\\PY{p}{,}\\PY{+w}{ }\\PY{n}{a}\\PY{p}{,}\\PY{+w}{ }\\PY{o}{\\PYZam{}}\\PY{n}{a}\\PY{p}{)}\\PY{p}{;}\n",
       "\\PY{+w}{    }\\PY{k}{return}\\PY{+w}{ }\\PY{l+m+mi}{0}\\PY{p}{;}\n",
       "\\PY{p}{\\PYZcb{}}\n",
       "\\end{Verbatim}\n"
      ],
      "text/plain": [
       "// virtualization.c:1-28 (28 lines)\n",
       "#define _GNU_SOURCE  \n",
       "#include <unistd.h>\n",
       "#include <stdio.h>\n",
       "#include <stdlib.h>\n",
       "#include <assert.h>\n",
       "#include <sched.h>\n",
       "#include <sys/syscall.h>\n",
       "#include <time.h>\n",
       "\n",
       "double a = 0;\n",
       "\n",
       "int main(int argc, char *argv[])\n",
       "{\n",
       "    int i, number_of_total_processes=4;\n",
       "    if(argc < 2)\n",
       "    {\n",
       "        fprintf(stderr, \"Usage: %s number_of_processes\\n\",argv[0]);\n",
       "        exit(1);\n",
       "    }\n",
       "    number_of_total_processes = atoi(argv[1]);\n",
       "    for(i = 0; i< number_of_total_processes-1 && fork(); i++);\n",
       "    srand((int)time(NULL)+(int)getpid());\n",
       "    a = rand();\n",
       "    fprintf(stderr, \"\\nProcess %d: Value of a is %lf and address of a is %p\\n\",(int)getpid(), a, &a);\n",
       "    sleep(10);\n",
       "    fprintf(stderr, \"\\nProcess %d: Value of a is %lf and address of a is %p\\n\",(int)getpid(), a, &a);\n",
       "    return 0;\n",
       "}"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "render_code(\"virtualization.c\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "40f823f6-e6c3-4ced-845e-9024781f94df",
   "metadata": {},
   "outputs": [],
   "source": [
    "! make clean virtualization ; ./virtualization 4"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 30,
   "id": "39cebd35-4246-4a1c-a56a-3a97039716e3",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "CPU:\n",
      "   cache and TLB information (2):\n",
      "   0x00000002 0x00: eax=0x00feff01 ebx=0x00000000 ecx=0x00000000 edx=0x00000000\n"
     ]
    }
   ],
   "source": [
    "! ssh htseng@pikachu \"cpuid -1\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 35,
   "id": "511e34f1-a365-4576-8e1c-b66336c0f931",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "CPU:\n",
      "   vendor_id = \"AuthenticAMD\"\n",
      "   version information (1/eax):\n",
      "      processor type  = primary processor (0)\n",
      "      family          = 0xf (15)\n",
      "      model           = 0x1 (1)\n",
      "      stepping id     = 0x2 (2)\n",
      "      extended family = 0xa (10)\n",
      "      extended model  = 0x2 (2)\n",
      "      (family synth)  = 0x19 (25)\n",
      "      (model synth)   = 0x21 (33)\n",
      "   miscellaneous (1/ebx):\n",
      "      process local APIC physical ID = 0x9 (9)\n",
      "      maximum IDs for CPUs in pkg    = 0x10 (16)\n",
      "      CLFLUSH line size              = 0x8 (8)\n",
      "      brand index                    = 0x0 (0)\n",
      "   brand id = 0x00 (0): unknown\n",
      "   feature information (1/edx):\n",
      "      x87 FPU on chip                        = true\n",
      "      VME: virtual-8086 mode enhancement     = true\n",
      "      DE: debugging extensions               = true\n",
      "      PSE: page size extensions              = true\n",
      "      TSC: time stamp counter                = true\n",
      "      RDMSR and WRMSR support                = true\n",
      "      PAE: physical address extensions       = true\n",
      "      MCE: machine check exception           = true\n",
      "      CMPXCHG8B inst.                        = true\n",
      "      APIC on chip                           = true\n",
      "      SYSENTER and SYSEXIT                   = true\n",
      "      MTRR: memory type range registers      = true\n",
      "      PTE global bit                         = true\n",
      "      MCA: machine check architecture        = true\n",
      "      CMOV: conditional move/compare instr   = true\n",
      "      PAT: page attribute table              = true\n",
      "      PSE-36: page size extension            = true\n",
      "      PSN: processor serial number           = false\n",
      "      CLFLUSH instruction                    = true\n",
      "      DS: debug store                        = false\n",
      "      ACPI: thermal monitor and clock ctrl   = false\n",
      "      MMX Technology                         = true\n",
      "      FXSAVE/FXRSTOR                         = true\n",
      "      SSE extensions                         = true\n",
      "      SSE2 extensions                        = true\n",
      "      SS: self snoop                         = false\n",
      "      hyper-threading / multi-core supported = true\n",
      "      TM: therm. monitor                     = false\n",
      "      IA64                                   = false\n",
      "      PBE: pending break event               = false\n",
      "   feature information (1/ecx):\n",
      "      PNI/SSE3: Prescott New Instructions     = true\n",
      "      PCLMULDQ instruction                    = true\n",
      "      DTES64: 64-bit debug store              = false\n",
      "      MONITOR/MWAIT                           = true\n",
      "      CPL-qualified debug store               = false\n",
      "      VMX: virtual machine extensions         = false\n",
      "      SMX: safer mode extensions              = false\n",
      "      Enhanced Intel SpeedStep Technology     = false\n",
      "      TM2: thermal monitor 2                  = false\n",
      "      SSSE3 extensions                        = true\n",
      "      context ID: adaptive or shared L1 data  = false\n",
      "      SDBG: IA32_DEBUG_INTERFACE              = false\n",
      "      FMA instruction                         = true\n",
      "      CMPXCHG16B instruction                  = true\n",
      "      xTPR disable                            = false\n",
      "      PDCM: perfmon and debug                 = false\n",
      "      PCID: process context identifiers       = false\n",
      "      DCA: direct cache access                = false\n",
      "      SSE4.1 extensions                       = true\n",
      "      SSE4.2 extensions                       = true\n",
      "      x2APIC: extended xAPIC support          = false\n",
      "      MOVBE instruction                       = true\n",
      "      POPCNT instruction                      = true\n",
      "      time stamp counter deadline             = false\n",
      "      AES instruction                         = true\n",
      "      XSAVE/XSTOR states                      = true\n",
      "      OS-enabled XSAVE/XSTOR                  = true\n",
      "      AVX: advanced vector extensions         = true\n",
      "      F16C half-precision convert instruction = true\n",
      "      RDRAND instruction                      = true\n",
      "      hypervisor guest status                 = false\n",
      "   cache and TLB information (2):\n",
      "   processor serial number = 00A2-0F12-0000-0000-0000-0000\n",
      "   deterministic cache parameters (4):\n",
      "      --- cache 0 ---\n",
      "      cache type                         = no more caches (0)\n",
      "   MONITOR/MWAIT (5):\n",
      "      smallest monitor-line size (bytes)       = 0x40 (64)\n",
      "      largest monitor-line size (bytes)        = 0x40 (64)\n",
      "      enum of Monitor-MWAIT exts supported     = true\n",
      "      supports intrs as break-event for MWAIT  = true\n",
      "      monitorless MWAIT supported              = false\n",
      "      number of C0 sub C-states using MWAIT    = 0x1 (1)\n",
      "      number of C1 sub C-states using MWAIT    = 0x1 (1)\n",
      "      number of C2 sub C-states using MWAIT    = 0x0 (0)\n",
      "      number of C3 sub C-states using MWAIT    = 0x0 (0)\n",
      "      number of C4 sub C-states using MWAIT    = 0x0 (0)\n",
      "      number of C5 sub C-states using MWAIT    = 0x0 (0)\n",
      "      number of C6 sub C-states using MWAIT    = 0x0 (0)\n",
      "      number of C7 sub C-states using MWAIT    = 0x0 (0)\n",
      "   Thermal and Power Management Features (6):\n",
      "      digital thermometer                     = false\n",
      "      Intel Turbo Boost Technology            = false\n",
      "      ARAT always running APIC timer          = true\n",
      "      PLN power limit notification            = false\n",
      "      ECMD extended clock modulation duty     = false\n",
      "      PTM package thermal management          = false\n",
      "      HWP base registers                      = false\n",
      "      HWP notification                        = false\n",
      "      HWP activity window                     = false\n",
      "      HWP energy performance preference       = false\n",
      "      HWP package level request               = false\n",
      "      HDC base registers                      = false\n",
      "      Intel Turbo Boost Max Technology 3.0    = false\n",
      "      HWP capabilities                        = false\n",
      "      HWP PECI override                       = false\n",
      "      flexible HWP                            = false\n",
      "      IA32_HWP_REQUEST MSR fast access mode   = false\n",
      "      HW_FEEDBACK MSRs supported              = false\n",
      "      ignoring idle logical processor HWP req = false\n",
      "      Thread Director                         = false\n",
      "      IA32_HW_FEEDBACK_THREAD_CONFIG bit 25   = false\n",
      "      digital thermometer thresholds          = 0x0 (0)\n",
      "      hardware coordination feedback          = true\n",
      "      ACNT2 available                         = false\n",
      "      performance-energy bias capability      = false\n",
      "      number of enh hardware feedback classes = 0x0 (0)\n",
      "      performance capability reporting        = false\n",
      "      energy efficiency capability reporting  = false\n",
      "      size of feedback struct (4KB pages)     = 0x1 (1)\n",
      "      index of CPU's row in feedback struct   = 0x0 (0)\n",
      "   extended feature flags (7):\n",
      "      FSGSBASE instructions                    = true\n",
      "      IA32_TSC_ADJUST MSR supported            = false\n",
      "      SGX: Software Guard Extensions supported = false\n",
      "      BMI1 instructions                        = true\n",
      "      HLE hardware lock elision                = false\n",
      "      AVX2: advanced vector extensions 2       = true\n",
      "      FDP_EXCPTN_ONLY                          = false\n",
      "      SMEP supervisor mode exec protection     = true\n",
      "      BMI2 instructions                        = true\n",
      "      enhanced REP MOVSB/STOSB                 = true\n",
      "      INVPCID instruction                      = true\n",
      "      RTM: restricted transactional memory     = false\n",
      "      RDT-CMT/PQoS cache monitoring            = true\n",
      "      deprecated FPU CS/DS                     = false\n",
      "      MPX: intel memory protection extensions  = false\n",
      "      RDT-CAT/PQE cache allocation             = true\n",
      "      AVX512F: AVX-512 foundation instructions = false\n",
      "      AVX512DQ: double & quadword instructions = false\n",
      "      RDSEED instruction                       = true\n",
      "      ADX instructions                         = true\n",
      "      SMAP: supervisor mode access prevention  = true\n",
      "      AVX512IFMA: integer fused multiply add   = false\n",
      "      PCOMMIT instruction                      = false\n",
      "      CLFLUSHOPT instruction                   = true\n",
      "      CLWB instruction                         = true\n",
      "      Intel processor trace                    = false\n",
      "      AVX512PF: prefetch instructions          = false\n",
      "      AVX512ER: exponent & reciprocal instrs   = false\n",
      "      AVX512CD: conflict detection instrs      = false\n",
      "      SHA instructions                         = true\n",
      "      AVX512BW: byte & word instructions       = false\n",
      "      AVX512VL: vector length                  = false\n",
      "      PREFETCHWT1                              = false\n",
      "      AVX512VBMI: vector byte manipulation     = false\n",
      "      UMIP: user-mode instruction prevention   = true\n",
      "      PKU protection keys for user-mode        = true\n",
      "      OSPKE CR4.PKE and RDPKRU/WRPKRU          = true\n",
      "      WAITPKG instructions                     = false\n",
      "      AVX512_VBMI2: byte VPCOMPRESS, VPEXPAND  = false\n",
      "      CET_SS: CET shadow stack                 = true\n",
      "      GFNI: Galois Field New Instructions      = false\n",
      "      VAES instructions                        = true\n",
      "      VPCLMULQDQ instruction                   = true\n",
      "      AVX512_VNNI: neural network instructions = false\n",
      "      AVX512_BITALG: bit count/shiffle         = false\n",
      "      TME: Total Memory Encryption             = false\n",
      "      AVX512: VPOPCNTDQ instruction            = false\n",
      "      LA57: 57-bit addrs & 5-level paging      = false\n",
      "      BNDLDX/BNDSTX MAWAU value in 64-bit mode = 0x0 (0)\n",
      "      RDPID: read processor ID supported       = true\n",
      "      KL: key locker                           = false\n",
      "      bus lock detection                       = false\n",
      "      CLDEMOTE supports cache line demote      = false\n",
      "      MOVDIRI instruction                      = false\n",
      "      MOVDIR64B instruction                    = false\n",
      "      ENQCMD instruction                       = false\n",
      "      SGX_LC: SGX launch config supported      = false\n",
      "      PKS: supervisor protection keys          = false\n",
      "      SGX-KEYS: SGX attestation services       = false\n",
      "      AVX512_4VNNIW: neural network instrs     = false\n",
      "      AVX512_4FMAPS: multiply acc single prec  = false\n",
      "      fast short REP MOV                       = true\n",
      "      UINTR: user interrupts                   = false\n",
      "      AVX512_VP2INTERSECT: intersect mask regs = false\n",
      "      IA32_MCU_OPT_CTRL SRBDS mitigation MSR   = false\n",
      "      VERW MD_CLEAR microcode support          = false\n",
      "      RTM transaction always aborts            = false\n",
      "      IA32_TSX_FORCE_ABORT MSR                 = false\n",
      "      SERIALIZE instruction                    = false\n",
      "      hybrid part                              = false\n",
      "      TSXLDTRK: TSX suspend load addr tracking = false\n",
      "      PCONFIG instruction                      = false\n",
      "      LBR: architectural last branch records   = false\n",
      "      CET_IBT: CET indirect branch tracking    = false\n",
      "      AMX-BF16: tile bfloat16 support          = false\n",
      "      AVX512_FP16: fp16 support                = false\n",
      "      AMX-TILE: tile architecture support      = false\n",
      "      AMX-INT8: tile 8-bit integer support     = false\n",
      "      IBRS/IBPB: indirect branch restrictions  = false\n",
      "      STIBP: 1 thr indirect branch predictor   = false\n",
      "      L1D_FLUSH: IA32_FLUSH_CMD MSR            = false\n",
      "      IA32_ARCH_CAPABILITIES MSR               = false\n",
      "      IA32_CORE_CAPABILITIES MSR               = false\n",
      "      SSBD: speculative store bypass disable   = false\n",
      "   Direct Cache Access Parameters (9):\n",
      "      PLATFORM_DCA_CAP MSR bits = 0\n",
      "   Architecture Performance Monitoring Features (0xa):\n",
      "      version ID                               = 0x0 (0)\n",
      "      number of counters per logical processor = 0x0 (0)\n",
      "      bit width of counter                     = 0x0 (0)\n",
      "      length of EBX bit vector                 = 0x0 (0)\n",
      "      core cycle event                         = not available\n",
      "      instruction retired event                = not available\n",
      "      reference cycles event                   = not available\n",
      "      last-level cache ref event               = not available\n",
      "      last-level cache miss event              = not available\n",
      "      branch inst retired event                = not available\n",
      "      branch mispred retired event             = not available\n",
      "      topdown slots event                      = not available\n",
      "      topdown backend bound                    = not available\n",
      "      topdown bad speculation                  = not available\n",
      "      topdown frontend bound                   = not available\n",
      "      topdown retiring                         = not available\n",
      "      LBR inserts                              = not available\n",
      "      fixed counter  0 supported               = false\n",
      "      fixed counter  1 supported               = false\n",
      "      fixed counter  2 supported               = false\n",
      "      fixed counter  3 supported               = false\n",
      "      fixed counter  4 supported               = false\n",
      "      fixed counter  5 supported               = false\n",
      "      fixed counter  6 supported               = false\n",
      "      fixed counter  7 supported               = false\n",
      "      fixed counter  8 supported               = false\n",
      "      fixed counter  9 supported               = false\n",
      "      fixed counter 10 supported               = false\n",
      "      fixed counter 11 supported               = false\n",
      "      fixed counter 12 supported               = false\n",
      "      fixed counter 13 supported               = false\n",
      "      fixed counter 14 supported               = false\n",
      "      fixed counter 15 supported               = false\n",
      "      fixed counter 16 supported               = false\n",
      "      fixed counter 17 supported               = false\n",
      "      fixed counter 18 supported               = false\n",
      "      fixed counter 19 supported               = false\n",
      "      fixed counter 20 supported               = false\n",
      "      fixed counter 21 supported               = false\n",
      "      fixed counter 22 supported               = false\n",
      "      fixed counter 23 supported               = false\n",
      "      fixed counter 24 supported               = false\n",
      "      fixed counter 25 supported               = false\n",
      "      fixed counter 26 supported               = false\n",
      "      fixed counter 27 supported               = false\n",
      "      fixed counter 28 supported               = false\n",
      "      fixed counter 29 supported               = false\n",
      "      fixed counter 30 supported               = false\n",
      "      fixed counter 31 supported               = false\n",
      "      number of contiguous fixed counters      = 0x0 (0)\n",
      "      bit width of fixed counters              = 0x0 (0)\n",
      "      anythread deprecation                    = false\n",
      "   x2APIC features / processor topology (0xb):\n",
      "      extended APIC ID                      = 9\n",
      "      --- level 0 ---\n",
      "      level number                          = 0x0 (0)\n",
      "      level type                            = thread (1)\n",
      "      bit width of level & previous levels  = 0x1 (1)\n",
      "      number of logical processors at level = 0x2 (2)\n",
      "      --- level 1 ---\n",
      "      level number                          = 0x1 (1)\n",
      "      level type                            = core (2)\n",
      "      bit width of level & previous levels  = 0x4 (4)\n",
      "      number of logical processors at level = 0x10 (16)\n",
      "      --- level 2 ---\n",
      "      level number                          = 0x2 (2)\n",
      "      level type                            = invalid (0)\n",
      "      bit width of level & previous levels  = 0x0 (0)\n",
      "      number of logical processors at level = 0x0 (0)\n",
      "   XSAVE features (0xd/0):\n",
      "      XCR0 valid bit field mask               = 0x0000000000000207\n",
      "         x87 state                            = true\n",
      "         SSE state                            = true\n",
      "         AVX state                            = true\n",
      "         MPX BNDREGS                          = false\n",
      "         MPX BNDCSR                           = false\n",
      "         AVX-512 opmask                       = false\n",
      "         AVX-512 ZMM_Hi256                    = false\n",
      "         AVX-512 Hi16_ZMM                     = false\n",
      "         PKRU state                           = true\n",
      "         XTILECFG state                       = false\n",
      "         XTILEDATA state                      = false\n",
      "      bytes required by fields in XCR0        = 0x00000988 (2440)\n",
      "      bytes required by XSAVE/XRSTOR area     = 0x00000988 (2440)\n",
      "      XSAVEOPT instruction                    = true\n",
      "      XSAVEC instruction                      = true\n",
      "      XGETBV instruction                      = true\n",
      "      XSAVES/XRSTORS instructions             = true\n",
      "      XFD: extended feature disable supported = false\n",
      "      SAVE area size in bytes                 = 0x00000358 (856)\n",
      "      IA32_XSS valid bit field mask           = 0x0000000000001800\n",
      "         PT state                             = false\n",
      "         PASID state                          = false\n",
      "         CET_U user state                     = true\n",
      "         CET_S supervisor state               = true\n",
      "         HDC state                            = false\n",
      "         UINTR state                          = false\n",
      "         LBR state                            = false\n",
      "         HWP state                            = false\n",
      "   AVX/YMM features (0xd/2):\n",
      "      AVX/YMM save state byte size             = 0x00000100 (256)\n",
      "      AVX/YMM save state byte offset           = 0x00000240 (576)\n",
      "      supported in IA32_XSS or XCR0            = XCR0 (user state)\n",
      "      64-byte alignment in compacted XSAVE     = false\n",
      "      XFD faulting supported                   = false\n",
      "   PKRU features (0xd/9):\n",
      "      PKRU save state byte size                = 0x00000008 (8)\n",
      "      PKRU save state byte offset              = 0x00000980 (2432)\n",
      "      supported in IA32_XSS or XCR0            = XCR0 (user state)\n",
      "      64-byte alignment in compacted XSAVE     = false\n",
      "      XFD faulting supported                   = false\n",
      "   CET_U user features (0xd/0xb):\n",
      "      CET_U user save state byte size          = 0x00000010 (16)\n",
      "      CET_U user save state byte offset        = 0x00000000 (0)\n",
      "      supported in IA32_XSS or XCR0            = IA32_XSS (supervisor state)\n",
      "      64-byte alignment in compacted XSAVE     = false\n",
      "      XFD faulting supported                   = false\n",
      "   CET_S supervisor features (0xd/0xc):\n",
      "      CET_S supervisor save state byte size    = 0x00000018 (24)\n",
      "      CET_S supervisor save state byte offset  = 0x00000000 (0)\n",
      "      supported in IA32_XSS or XCR0            = IA32_XSS (supervisor state)\n",
      "      64-byte alignment in compacted XSAVE     = false\n",
      "      XFD faulting supported                   = false\n",
      "   Quality of Service Monitoring Resource Type (0xf/0):\n",
      "      Maximum range of RMID = 255\n",
      "      supports L3 cache monitoring = true\n",
      "   L3 Cache Quality of Service Monitoring (0xf/1):\n",
      "      Conversion factor from IA32_QM_CTR to bytes = 64\n",
      "      Maximum range of RMID                       = 255\n",
      "      Counter width                               = 24\n",
      "      QoS monitoring counter size                 = 0x18 (24)\n",
      "      IA32_QM_CTR bit 61 is overflow              = false\n",
      "      non-CPU agent cache monitoring (CMT)        = false\n",
      "      non-CPU agent mem bandwidth mon (MBM)       = false\n",
      "      (QoS monitoring counter size synth)         = 44\n",
      "      supports L3 occupancy monitoring            = true\n",
      "      supports L3 total bandwidth monitoring      = true\n",
      "      supports L3 local bandwidth monitoring      = true\n",
      "   Resource Director Technology Allocation (0x10/0):\n",
      "      L3 cache allocation technology supported = true\n",
      "      L2 cache allocation technology supported = false\n",
      "      memory bandwidth allocation supported    = false\n",
      "      cache bandwidth allocation supported     = false\n",
      "   L3 Cache Allocation Technology (0x10/1):\n",
      "      length of capacity bit mask              = 0x10 (16)\n",
      "      Bit-granular map of isolation/contention = 0x00000000\n",
      "      non-CPU agent support                    = false\n",
      "      code and data prioritization supported   = true\n",
      "      non-contiguous bitmask supported         = false\n",
      "      highest COS number supported             = 0xf (15)\n",
      "   extended processor signature (0x80000001/eax):\n",
      "      family/generation = 0xf (15)\n",
      "      model           = 0x1 (1)\n",
      "      stepping id     = 0x2 (2)\n",
      "      extended family = 0xa (10)\n",
      "      extended model  = 0x2 (2)\n",
      "      (family synth)  = 0x19 (25)\n",
      "      (model synth)   = 0x21 (33)\n",
      "   extended feature flags (0x80000001/edx):\n",
      "      x87 FPU on chip                       = true\n",
      "      virtual-8086 mode enhancement         = true\n",
      "      debugging extensions                  = true\n",
      "      page size extensions                  = true\n",
      "      time stamp counter                    = true\n",
      "      RDMSR and WRMSR support               = true\n",
      "      physical address extensions           = true\n",
      "      machine check exception               = true\n",
      "      CMPXCHG8B inst.                       = true\n",
      "      APIC on chip                          = true\n",
      "      SYSCALL and SYSRET instructions       = true\n",
      "      memory type range registers           = true\n",
      "      global paging extension               = true\n",
      "      machine check architecture            = true\n",
      "      conditional move/compare instruction  = true\n",
      "      page attribute table                  = true\n",
      "      page size extension                   = true\n",
      "      multiprocessing capable               = false\n",
      "      no-execute page protection            = true\n",
      "      AMD multimedia instruction extensions = true\n",
      "      MMX Technology                        = true\n",
      "      FXSAVE/FXRSTOR                        = true\n",
      "      SSE extensions                        = true\n",
      "      1-GB large page support               = true\n",
      "      RDTSCP                                = true\n",
      "      long mode (AA-64)                     = true\n",
      "      3DNow! instruction extensions         = false\n",
      "      3DNow! instructions                   = false\n",
      "   extended brand id (0x80000001/ebx):\n",
      "      raw     = 0x20000000 (536870912)\n",
      "      BrandId = 0x0 (0)\n",
      "      PkgType = AM4 (2)\n",
      "   AMD feature flags (0x80000001/ecx):\n",
      "      LAHF/SAHF supported in 64-bit mode     = true\n",
      "      CMP Legacy                             = true\n",
      "      SVM: secure virtual machine            = true\n",
      "      extended APIC space                    = true\n",
      "      AltMovCr8                              = true\n",
      "      LZCNT advanced bit manipulation        = true\n",
      "      SSE4A support                          = true\n",
      "      misaligned SSE mode                    = true\n",
      "      3DNow! PREFETCH/PREFETCHW instructions = true\n",
      "      OS visible workaround                  = true\n",
      "      instruction based sampling             = true\n",
      "      XOP support                            = false\n",
      "      SKINIT/STGI support                    = true\n",
      "      watchdog timer support                 = true\n",
      "      lightweight profiling support          = false\n",
      "      4-operand FMA instruction              = false\n",
      "      TCE: translation cache extension       = true\n",
      "      NodeId MSR C001100C                    = false\n",
      "      TBM support                            = false\n",
      "      topology extensions                    = true\n",
      "      core performance counter extensions    = true\n",
      "      NB/DF performance counter extensions   = true\n",
      "      data breakpoint extension              = true\n",
      "      performance time-stamp counter support = false\n",
      "      LLC performance counter extensions     = true\n",
      "      MWAITX/MONITORX supported              = true\n",
      "      Address mask extension support         = true\n",
      "   brand = \"AMD Ryzen 7 5700X 8-Core Processor             \"\n",
      "   L1 TLB/cache information: 2M/4M pages & L1 TLB (0x80000005/eax):\n",
      "      instruction # entries     = 0x40 (64)\n",
      "      instruction associativity = 0xff (255)\n",
      "      data # entries            = 0x40 (64)\n",
      "      data associativity        = 0xff (255)\n",
      "   L1 TLB/cache information: 4K pages & L1 TLB (0x80000005/ebx):\n",
      "      instruction # entries     = 0x40 (64)\n",
      "      instruction associativity = 0xff (255)\n",
      "      data # entries            = 0x40 (64)\n",
      "      data associativity        = 0xff (255)\n",
      "   L1 data cache information (0x80000005/ecx):\n",
      "      line size (bytes) = 0x40 (64)\n",
      "      lines per tag     = 0x1 (1)\n",
      "      associativity     = 0x8 (8)\n",
      "      size (KB)         = 0x20 (32)\n",
      "   L1 instruction cache information (0x80000005/edx):\n",
      "      line size (bytes) = 0x40 (64)\n",
      "      lines per tag     = 0x1 (1)\n",
      "      associativity     = 0x8 (8)\n",
      "      size (KB)         = 0x20 (32)\n",
      "   L2 TLB/cache information: 2M/4M pages & L2 TLB (0x80000006/eax):\n",
      "      instruction # entries     = 0x200 (512)\n",
      "      instruction associativity = 2-way (2)\n",
      "      data # entries            = 0x800 (2048)\n",
      "      data associativity        = 4 to 5-way (4)\n",
      "   L2 TLB/cache information: 4K pages & L2 TLB (0x80000006/ebx):\n",
      "      instruction # entries     = 0x200 (512)\n",
      "      instruction associativity = 4 to 5-way (4)\n",
      "      data # entries            = 0x800 (2048)\n",
      "      data associativity        = 8 to 15-way (6)\n",
      "   L2 unified cache information (0x80000006/ecx):\n",
      "      line size (bytes) = 0x40 (64)\n",
      "      lines per tag     = 0x1 (1)\n",
      "      associativity     = 8 to 15-way (6)\n",
      "      size (KB)         = 0x200 (512)\n",
      "   L3 cache information (0x80000006/edx):\n",
      "      line size (bytes)     = 0x40 (64)\n",
      "      lines per tag         = 0x1 (1)\n",
      "      associativity         = 0x9 (9)\n",
      "      size (in 512KB units) = 0x40 (64)\n",
      "   RAS Capability (0x80000007/ebx):\n",
      "      MCA overflow recovery support = true\n",
      "      SUCCOR support                = true\n",
      "      HWA: hardware assert support  = false\n",
      "      scalable MCA support          = true\n",
      "   Advanced Power Management Features (0x80000007/ecx):\n",
      "      CmpUnitPwrSampleTimeRatio = 0x0 (0)\n",
      "   Advanced Power Management Features (0x80000007/edx):\n",
      "      TS: temperature sensing diode           = true\n",
      "      FID: frequency ID control               = false\n",
      "      VID: voltage ID control                 = false\n",
      "      TTP: thermal trip                       = true\n",
      "      TM: thermal monitor                     = true\n",
      "      STC: software thermal control           = false\n",
      "      100 MHz multiplier control              = false\n",
      "      hardware P-State control                = true\n",
      "      TscInvariant                            = true\n",
      "      CPB: core performance boost             = true\n",
      "      read-only effective frequency interface = true\n",
      "      processor feedback interface            = false\n",
      "      APM power reporting                     = false\n",
      "      connected standby                       = true\n",
      "      RAPL: running average power limit       = true\n",
      "   Physical Address and Linear Address Size (0x80000008/eax):\n",
      "      maximum physical address bits         = 0x30 (48)\n",
      "      maximum linear (virtual) address bits = 0x30 (48)\n",
      "      maximum guest physical address bits   = 0x0 (0)\n",
      "   Extended Feature Extensions ID (0x80000008/ebx):\n",
      "      CLZERO instruction                       = true\n",
      "      instructions retired count support       = true\n",
      "      always save/restore error pointers       = true\n",
      "      INVLPGB instruction                      = false\n",
      "      RDPRU instruction                        = true\n",
      "      memory bandwidth enforcement             = true\n",
      "      MCOMMIT instruction                      = false\n",
      "      WBNOINVD instruction                     = true\n",
      "      IBPB: indirect branch prediction barrier = true\n",
      "      interruptible WBINVD, WBNOINVD           = true\n",
      "      IBRS: indirect branch restr speculation  = true\n",
      "      STIBP: 1 thr indirect branch predictor   = true\n",
      "      CPU prefers: IBRS always on              = false\n",
      "      CPU prefers: STIBP always on             = true\n",
      "      IBRS preferred over software solution    = true\n",
      "      IBRS provides same mode protection       = true\n",
      "      EFER[LMSLE] not supported                = true\n",
      "      INVLPGB supports TLB flush guest nested  = false\n",
      "      ppin processor id number supported       = false\n",
      "      SSBD: speculative store bypass disable   = true\n",
      "      virtualized SSBD                         = false\n",
      "      SSBD fixed in hardware                   = false\n",
      "      CPPC: collaborative processor perf ctrl  = false\n",
      "      PSFD: predictive store forward disable   = true\n",
      "      not vulnerable to branch type confusion  = false\n",
      "      IBPB_RET: ret addr predictor cleared     = false\n",
      "      branch sampling feature support          = false\n",
      "      (vuln to branch type confusion synth)    = false\n",
      "   Size Identifiers (0x80000008/ecx):\n",
      "      number of threads                   = 0x10 (16)\n",
      "      ApicIdCoreIdSize                    = 0x4 (4)\n",
      "      performance time-stamp counter size = 40 bits (0)\n",
      "   Feature Extended Size (0x80000008/edx):\n",
      "      max page count for INVLPGB instruction = 0x0 (0)\n",
      "      RDPRU instruction max input support    = 0x1 (1)\n",
      "   SVM Secure Virtual Machine (0x8000000a/eax):\n",
      "      SvmRev: SVM revision = 0x1 (1)\n",
      "   SVM Secure Virtual Machine (0x8000000a/edx):\n",
      "      nested paging                           = true\n",
      "      LBR virtualization                      = true\n",
      "      SVM lock                                = true\n",
      "      NRIP save                               = true\n",
      "      MSR based TSC rate control              = true\n",
      "      VMCB clean bits support                 = true\n",
      "      flush by ASID                           = true\n",
      "      decode assists                          = true\n",
      "      SSSE3/SSE5 opcode set disable           = false\n",
      "      pause intercept filter                  = true\n",
      "      pause filter threshold                  = true\n",
      "      AVIC: AMD virtual interrupt controller  = true\n",
      "      virtualized VMLOAD/VMSAVE               = true\n",
      "      virtualized global interrupt flag (GIF) = true\n",
      "      GMET: guest mode execute trap           = true\n",
      "      X2AVIC: virtualized X2APIC              = false\n",
      "      supervisor shadow stack                 = true\n",
      "      guest Spec_ctl support                  = true\n",
      "      ROGPT: read-only guest page table       = false\n",
      "      host MCE override                       = false\n",
      "      INVLPGB/TLBSYNC hyperv interc enable    = false\n",
      "      VNMI: NMI virtualization                = false\n",
      "      IBS virtualization                      = false\n",
      "      extended LVT AVIC access changes        = false\n",
      "      guest VMCB addr check                   = true\n",
      "      bus lock threshold                      = false\n",
      "   NASID: number of address space identifiers = 0x8000 (32768):\n",
      "   L1 TLB information: 1G pages (0x80000019/eax):\n",
      "      instruction # entries     = 0x40 (64)\n",
      "      instruction associativity = full (15)\n",
      "      data # entries            = 0x40 (64)\n",
      "      data associativity        = full (15)\n",
      "   L2 TLB information: 1G pages (0x80000019/ebx):\n",
      "      instruction # entries     = 0x0 (0)\n",
      "      instruction associativity = L2 off (0)\n",
      "      data # entries            = 0x40 (64)\n",
      "      data associativity        = full (15)\n",
      "   Performance Optimization Identifiers (0x8000001a/eax):\n",
      "      128-bit SSE executed full-width = false\n",
      "      MOVU* better than MOVL*/MOVH*   = true\n",
      "      256-bit SSE executed full-width = true\n",
      "   Instruction Based Sampling Identifiers (0x8000001b/eax):\n",
      "      IBS feature flags valid                  = true\n",
      "      IBS fetch sampling                       = true\n",
      "      IBS execution sampling                   = true\n",
      "      read write of op counter                 = true\n",
      "      op counting mode                         = true\n",
      "      branch target address reporting          = true\n",
      "      IbsOpCurCnt and IbsOpMaxCnt extend 7     = true\n",
      "      invalid RIP indication support           = true\n",
      "      fused branch micro-op indication support = true\n",
      "      IBS fetch control extended MSR support   = true\n",
      "      IBS op data 4 MSR support                = false\n",
      "      IBS L3 miss filtering support            = false\n",
      "   Lightweight Profiling Capabilities: Availability (0x8000001c/eax):\n",
      "      lightweight profiling                  = false\n",
      "      LWPVAL instruction                     = false\n",
      "      instruction retired event              = false\n",
      "      branch retired event                   = false\n",
      "      DC miss event                          = false\n",
      "      core clocks not halted event           = false\n",
      "      core reference clocks not halted event = false\n",
      "      continuous mode sampling               = false\n",
      "      tsc in event record                    = false\n",
      "      interrupt on threshold overflow        = false\n",
      "   Lightweight Profiling Capabilities: Supported (0x8000001c/edx):\n",
      "      lightweight profiling                  = false\n",
      "      LWPVAL instruction                     = false\n",
      "      instruction retired event              = false\n",
      "      branch retired event                   = false\n",
      "      DC miss event                          = false\n",
      "      core clocks not halted event           = false\n",
      "      core reference clocks not halted event = false\n",
      "      continuous mode sampling               = false\n",
      "      tsc in event record                    = false\n",
      "      interrupt on threshold overflow        = false\n",
      "   Lightweight Profiling Capabilities (0x8000001c/ebx):\n",
      "      LWPCB byte size             = 0x0 (0)\n",
      "      event record byte size      = 0x0 (0)\n",
      "      maximum EventId             = 0x0 (0)\n",
      "      EventInterval1 field offset = 0x0 (0)\n",
      "   Lightweight Profiling Capabilities (0x8000001c/ecx):\n",
      "      latency counter bit size          = 0x0 (0)\n",
      "      data cache miss address valid     = false\n",
      "      amount cache latency is rounded   = 0x0 (0)\n",
      "      LWP implementation version        = 0x0 (0)\n",
      "      event ring buffer size in records = 0x0 (0)\n",
      "      branch prediction filtering       = false\n",
      "      IP filtering                      = false\n",
      "      cache level filtering             = false\n",
      "      cache latency filteing            = false\n",
      "   Cache Properties (0x8000001d):\n",
      "      --- cache 0 ---\n",
      "      type                            = data (1)\n",
      "      level                           = 0x1 (1)\n",
      "      self-initializing               = true\n",
      "      fully associative               = false\n",
      "      extra cores sharing this cache  = 0x1 (1)\n",
      "      line size in bytes              = 0x40 (64)\n",
      "      physical line partitions        = 0x1 (1)\n",
      "      number of ways                  = 0x8 (8)\n",
      "      number of sets                  = 64\n",
      "      write-back invalidate           = false\n",
      "      cache inclusive of lower levels = false\n",
      "      (synth size)                    = 32768 (32 KB)\n",
      "      --- cache 1 ---\n",
      "      type                            = instruction (2)\n",
      "      level                           = 0x1 (1)\n",
      "      self-initializing               = true\n",
      "      fully associative               = false\n",
      "      extra cores sharing this cache  = 0x1 (1)\n",
      "      line size in bytes              = 0x40 (64)\n",
      "      physical line partitions        = 0x1 (1)\n",
      "      number of ways                  = 0x8 (8)\n",
      "      number of sets                  = 64\n",
      "      write-back invalidate           = false\n",
      "      cache inclusive of lower levels = false\n",
      "      (synth size)                    = 32768 (32 KB)\n",
      "      --- cache 2 ---\n",
      "      type                            = unified (3)\n",
      "      level                           = 0x2 (2)\n",
      "      self-initializing               = true\n",
      "      fully associative               = false\n",
      "      extra cores sharing this cache  = 0x1 (1)\n",
      "      line size in bytes              = 0x40 (64)\n",
      "      physical line partitions        = 0x1 (1)\n",
      "      number of ways                  = 0x8 (8)\n",
      "      number of sets                  = 1024\n",
      "      write-back invalidate           = false\n",
      "      cache inclusive of lower levels = true\n",
      "      (synth size)                    = 524288 (512 KB)\n",
      "      --- cache 3 ---\n",
      "      type                            = unified (3)\n",
      "      level                           = 0x3 (3)\n",
      "      self-initializing               = true\n",
      "      fully associative               = false\n",
      "      extra cores sharing this cache  = 0xf (15)\n",
      "      line size in bytes              = 0x40 (64)\n",
      "      physical line partitions        = 0x1 (1)\n",
      "      number of ways                  = 0x10 (16)\n",
      "      number of sets                  = 32768\n",
      "      write-back invalidate           = true\n",
      "      cache inclusive of lower levels = false\n",
      "      (synth size)                    = 33554432 (32 MB)\n",
      "   extended APIC ID = 9\n",
      "   Core Identifiers (0x8000001e/ebx):\n",
      "      core ID          = 0x4 (4)\n",
      "      threads per core = 0x2 (2)\n",
      "   Node Identifiers (0x8000001e/ecx):\n",
      "      node ID             = 0x0 (0)\n",
      "      nodes per processor = 0x1 (1)\n",
      "   AMD Secure Encryption (0x8000001f):\n",
      "      SME: secure memory encryption support    = true\n",
      "      SEV: secure encrypted virtualize support = true\n",
      "      VM page flush MSR support                = true\n",
      "      SEV-ES: SEV encrypted state support      = true\n",
      "      SEV-SNP: SEV secure nested paging        = false\n",
      "      VMPL: VM permission levels               = false\n",
      "      RMPQUERY instruction support             = false\n",
      "      VMPL supervisor shadow stack support     = false\n",
      "      Secure TSC supported                     = false\n",
      "      virtual TSC_AUX supported                = false\n",
      "      hardware cache coher across enc domains  = false\n",
      "      SEV guest exec only from 64-bit host     = true\n",
      "      restricted injection                     = true\n",
      "      alternate injection                      = true\n",
      "      full debug state swap for SEV-ES guests  = true\n",
      "      disallowing IBS use by host              = false\n",
      "      VTE: SEV virtual transparent encryption  = true\n",
      "      VMGEXIT parameter support                = false\n",
      "      virtual TOM MSR support                  = false\n",
      "      IBS virtual support for SEV-ES guests    = false\n",
      "      VMSA register protection support         = false\n",
      "      SMT protection support                   = false\n",
      "      SVSM communication page MSR support      = false\n",
      "      VIRT_RMPUPDATE & VIRT_PSMASH MSR support = false\n",
      "      encryption bit position in PTE           = 0x33 (51)\n",
      "      physical address space width reduction   = 0x5 (5)\n",
      "      number of VM permission levels           = 0x0 (0)\n",
      "      number of SEV-enabled guests supported   = 0x1fd (509)\n",
      "      minimum SEV guest ASID                   = 0x1 (1)\n",
      "   PQoS Extended Features (0x80000020):\n",
      "      L3 bandwidth enforcement                 = true\n",
      "      L3 slow memory bandwidth enforcement     = false\n",
      "      bandwidth monitoring event configuration = false\n",
      "      L3 range reservation support             = false\n",
      "      assignable bandwidth monitoring counters = false\n",
      "      SDCI allocation enforcement              = false\n",
      "   PQoS L3 Memory Bandwidth Enforcement (0x80000020/1):\n",
      "      capacity bitmask length      = 0xc (12)\n",
      "      number of classes of service = 0xf (15)\n",
      "   Extended Feature 2 (0x80000021):\n",
      "      no nested data-breakpoints            = true\n",
      "      FsGsKernelGsBaseNonSerializing        = false\n",
      "      LFENCE always serializing             = true\n",
      "      SMM paging configuration lock support = true\n",
      "      null selector clears base             = true\n",
      "      upper address ignore support          = false\n",
      "      automatic IBRS                        = false\n",
      "      SMM_CTL MSR not supported             = false\n",
      "      FSRS: fast short REP STOSB support    = false\n",
      "      FSRC: fast short REP CMPSB support    = false\n",
      "      prefetch control MSR support          = false\n",
      "      CPUID disable for non-privileged      = false\n",
      "      enhanced predictive store forwarding  = false\n",
      "      guest: selective branch pred barrier  = false\n",
      "      guest: PRED_CMD[IBPB] flushes brtype  = false\n",
      "      CPU not affected by SRSO              = false\n",
      "      microcode patch size                  = <= 0x15c0 (5568) (legacy value)\n",
      "   Extended Performance Monitoring and Debugging (0x80000022):\n",
      "      AMD performance monitoring V2         = false\n",
      "      AMD LBR V2                            = false\n",
      "      AMD LBR stack & PMC freezing          = false\n",
      "      number of core perf ctrs              = 0x0 (0)\n",
      "      number of LBR stack entries           = 0x0 (0)\n",
      "      number of avail Northbridge perf ctrs = 0x0 (0)\n",
      "      number of available UMC PMCs          = 0x0 (0)\n",
      "      active UMCs bitmask                   = 0x0\n",
      "   Multi-Key Encrypted Memory Capabilities (0x80000023):\n",
      "      secure host multi-key memory support = false\n",
      "      number of encryption key IDs         = 0x0 (0)\n",
      "   (instruction supported synth):\n",
      "      CMPXCHG8B                = true\n",
      "      conditional move/compare = true\n",
      "      PREFETCH/PREFETCHW       = true\n",
      "   (multi-processing synth) = multi-core (c=8), hyper-threaded (t=2)\n",
      "   (multi-processing method) = AMD leaf 0xb\n",
      "   (APIC widths synth): CORE_width=3 SMT_width=1\n",
      "   (APIC synth): PKG_ID=0 CORE_ID=4 SMT_ID=1\n",
      "   (uarch synth) = AMD Zen 3, 7nm\n",
      "   (synth) = AMD Ryzen 5000 (Vermeer B2) [Zen 3], 7nm\n"
     ]
    }
   ],
   "source": [
    "! ssh htseng@blissey \"cpuid -1\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 34,
   "id": "6c8d1878-78e0-441f-817c-904a41d87add",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "CPU:\n",
      "   vendor_id = \"GenuineIntel\"\n",
      "   version information (1/eax):\n",
      "      processor type  = primary processor (0)\n",
      "      family          = 0x6 (6)\n",
      "      model           = 0x7 (7)\n",
      "      stepping id     = 0x5 (5)\n",
      "      extended family = 0x0 (0)\n",
      "      extended model  = 0x9 (9)\n",
      "      (family synth)  = 0x6 (6)\n",
      "      (model synth)   = 0x97 (151)\n",
      "      (simple synth)  = Intel (unknown model)\n",
      "   miscellaneous (1/ebx):\n",
      "      process local APIC physical ID = 0x0 (0)\n",
      "      cpu count                      = 0x10 (16)\n",
      "      CLFLUSH line size              = 0x8 (8)\n",
      "      brand index                    = 0x0 (0)\n",
      "   brand id = 0x00 (0): unknown\n",
      "   feature information (1/edx):\n",
      "      x87 FPU on chip                        = true\n",
      "      VME: virtual-8086 mode enhancement     = true\n",
      "      DE: debugging extensions               = true\n",
      "      PSE: page size extensions              = true\n",
      "      TSC: time stamp counter                = true\n",
      "      RDMSR and WRMSR support                = true\n",
      "      PAE: physical address extensions       = true\n",
      "      MCE: machine check exception           = true\n",
      "      CMPXCHG8B inst.                        = true\n",
      "      APIC on chip                           = true\n",
      "      SYSENTER and SYSEXIT                   = true\n",
      "      MTRR: memory type range registers      = true\n",
      "      PTE global bit                         = true\n",
      "      MCA: machine check architecture        = true\n",
      "      CMOV: conditional move/compare instr   = true\n",
      "      PAT: page attribute table              = true\n",
      "      PSE-36: page size extension            = true\n",
      "      PSN: processor serial number           = false\n",
      "      CLFLUSH instruction                    = true\n",
      "      DS: debug store                        = true\n",
      "      ACPI: thermal monitor and clock ctrl   = true\n",
      "      MMX Technology                         = true\n",
      "      FXSAVE/FXRSTOR                         = true\n",
      "      SSE extensions                         = true\n",
      "      SSE2 extensions                        = true\n",
      "      SS: self snoop                         = true\n",
      "      hyper-threading / multi-core supported = true\n",
      "      TM: therm. monitor                     = true\n",
      "      IA64                                   = false\n",
      "      PBE: pending break event               = true\n",
      "   feature information (1/ecx):\n",
      "      PNI/SSE3: Prescott New Instructions     = true\n",
      "      PCLMULDQ instruction                    = true\n",
      "      DTES64: 64-bit debug store              = true\n",
      "      MONITOR/MWAIT                           = true\n",
      "      CPL-qualified debug store               = true\n",
      "      VMX: virtual machine extensions         = true\n",
      "      SMX: safer mode extensions              = true\n",
      "      Enhanced Intel SpeedStep Technology     = true\n",
      "      TM2: thermal monitor 2                  = true\n",
      "      SSSE3 extensions                        = true\n",
      "      context ID: adaptive or shared L1 data  = false\n",
      "      SDBG: IA32_DEBUG_INTERFACE              = true\n",
      "      FMA instruction                         = true\n",
      "      CMPXCHG16B instruction                  = true\n",
      "      xTPR disable                            = true\n",
      "      PDCM: perfmon and debug                 = true\n",
      "      PCID: process context identifiers       = true\n",
      "      DCA: direct cache access                = false\n",
      "      SSE4.1 extensions                       = true\n",
      "      SSE4.2 extensions                       = true\n",
      "      x2APIC: extended xAPIC support          = true\n",
      "      MOVBE instruction                       = true\n",
      "      POPCNT instruction                      = true\n",
      "      time stamp counter deadline             = true\n",
      "      AES instruction                         = true\n",
      "      XSAVE/XSTOR states                      = true\n",
      "      OS-enabled XSAVE/XSTOR                  = true\n",
      "      AVX: advanced vector extensions         = true\n",
      "      F16C half-precision convert instruction = true\n",
      "      RDRAND instruction                      = true\n",
      "      hypervisor guest status                 = false\n",
      "   cache and TLB information (2):\n",
      "      0xff: cache data is in CPUID leaf 4\n",
      "      0xfe: TLB data is in CPUID leaf 0x18\n",
      "      0xf0: 64 byte prefetching\n",
      "   processor serial number = 0009-0675-0000-0000-0000-0000\n",
      "   deterministic cache parameters (4):\n",
      "      --- cache 0 ---\n",
      "      cache type                           = data cache (1)\n",
      "      cache level                          = 0x1 (1)\n",
      "      self-initializing cache level        = true\n",
      "      fully associative cache              = false\n",
      "      extra threads sharing this cache     = 0x1 (1)\n",
      "      extra processor cores on this die    = 0x7 (7)\n",
      "      system coherency line size           = 0x40 (64)\n",
      "      physical line partitions             = 0x1 (1)\n",
      "      ways of associativity                = 0xc (12)\n",
      "      number of sets                       = 0x40 (64)\n",
      "      WBINVD/INVD acts on lower caches     = false\n",
      "      inclusive to lower caches            = false\n",
      "      complex cache indexing               = false\n",
      "      number of sets (s)                   = 64\n",
      "      (size synth)                         = 49152 (48 KB)\n",
      "      --- cache 1 ---\n",
      "      cache type                           = instruction cache (2)\n",
      "      cache level                          = 0x1 (1)\n",
      "      self-initializing cache level        = true\n",
      "      fully associative cache              = false\n",
      "      extra threads sharing this cache     = 0x1 (1)\n",
      "      extra processor cores on this die    = 0x7 (7)\n",
      "      system coherency line size           = 0x40 (64)\n",
      "      physical line partitions             = 0x1 (1)\n",
      "      ways of associativity                = 0x8 (8)\n",
      "      number of sets                       = 0x40 (64)\n",
      "      WBINVD/INVD acts on lower caches     = false\n",
      "      inclusive to lower caches            = false\n",
      "      complex cache indexing               = false\n",
      "      number of sets (s)                   = 64\n",
      "      (size synth)                         = 32768 (32 KB)\n",
      "      --- cache 2 ---\n",
      "      cache type                           = unified cache (3)\n",
      "      cache level                          = 0x2 (2)\n",
      "      self-initializing cache level        = true\n",
      "      fully associative cache              = false\n",
      "      extra threads sharing this cache     = 0x1 (1)\n",
      "      extra processor cores on this die    = 0x7 (7)\n",
      "      system coherency line size           = 0x40 (64)\n",
      "      physical line partitions             = 0x1 (1)\n",
      "      ways of associativity                = 0xa (10)\n",
      "      number of sets                       = 0x800 (2048)\n",
      "      WBINVD/INVD acts on lower caches     = false\n",
      "      inclusive to lower caches            = false\n",
      "      complex cache indexing               = false\n",
      "      number of sets (s)                   = 2048\n",
      "      (size synth)                         = 1310720 (1.2 MB)\n",
      "      --- cache 3 ---\n",
      "      cache type                           = unified cache (3)\n",
      "      cache level                          = 0x3 (3)\n",
      "      self-initializing cache level        = true\n",
      "      fully associative cache              = false\n",
      "      extra threads sharing this cache     = 0xf (15)\n",
      "      extra processor cores on this die    = 0x7 (7)\n",
      "      system coherency line size           = 0x40 (64)\n",
      "      physical line partitions             = 0x1 (1)\n",
      "      ways of associativity                = 0xc (12)\n",
      "      number of sets                       = 0x6000 (24576)\n",
      "      WBINVD/INVD acts on lower caches     = false\n",
      "      inclusive to lower caches            = false\n",
      "      complex cache indexing               = true\n",
      "      number of sets (s)                   = 24576\n",
      "      (size synth)                         = 18874368 (18 MB)\n",
      "   MONITOR/MWAIT (5):\n",
      "      smallest monitor-line size (bytes)       = 0x40 (64)\n",
      "      largest monitor-line size (bytes)        = 0x40 (64)\n",
      "      enum of Monitor-MWAIT exts supported     = true\n",
      "      supports intrs as break-event for MWAIT  = true\n",
      "      number of C0 sub C-states using MWAIT    = 0x0 (0)\n",
      "      number of C1 sub C-states using MWAIT    = 0x2 (2)\n",
      "      number of C2 sub C-states using MWAIT    = 0x0 (0)\n",
      "      number of C3 sub C-states using MWAIT    = 0x1 (1)\n",
      "      number of C4 sub C-states using MWAIT    = 0x0 (0)\n",
      "      number of C5 sub C-states using MWAIT    = 0x1 (1)\n",
      "      number of C6 sub C-states using MWAIT    = 0x0 (0)\n",
      "      number of C7 sub C-states using MWAIT    = 0x1 (1)\n",
      "   Thermal and Power Management Features (6):\n",
      "      digital thermometer                     = true\n",
      "      Intel Turbo Boost Technology            = true\n",
      "      ARAT always running APIC timer          = true\n",
      "      PLN power limit notification            = true\n",
      "      ECMD extended clock modulation duty     = true\n",
      "      PTM package thermal management          = true\n",
      "      HWP base registers                      = true\n",
      "      HWP notification                        = true\n",
      "      HWP activity window                     = true\n",
      "      HWP energy performance preference       = true\n",
      "      HWP package level request               = true\n",
      "      HDC base registers                      = false\n",
      "      Intel Turbo Boost Max Technology 3.0    = false\n",
      "      HWP capabilities                        = true\n",
      "      HWP PECI override                       = true\n",
      "      flexible HWP                            = true\n",
      "      IA32_HWP_REQUEST MSR fast access mode   = true\n",
      "      HW_FEEDBACK                             = true\n",
      "      ignoring idle logical processor HWP req = true\n",
      "      digital thermometer thresholds          = 0x2 (2)\n",
      "      hardware coordination feedback          = true\n",
      "      ACNT2 available                         = false\n",
      "      performance-energy bias capability      = false\n",
      "      performance capability reporting        = true\n",
      "      energy efficiency capability reporting  = true\n",
      "      size of feedback struct (4KB pages)     = 0x0 (0)\n",
      "      index of CPU's row in feedback struct   = 0x0 (0)\n",
      "   extended feature flags (7):\n",
      "      FSGSBASE instructions                    = true\n",
      "      IA32_TSC_ADJUST MSR supported            = true\n",
      "      SGX: Software Guard Extensions supported = false\n",
      "      BMI1 instructions                        = true\n",
      "      HLE hardware lock elision                = false\n",
      "      AVX2: advanced vector extensions 2       = true\n",
      "      FDP_EXCPTN_ONLY                          = true\n",
      "      SMEP supervisor mode exec protection     = true\n",
      "      BMI2 instructions                        = true\n",
      "      enhanced REP MOVSB/STOSB                 = true\n",
      "      INVPCID instruction                      = true\n",
      "      RTM: restricted transactional memory     = false\n",
      "      RDT-CMT/PQoS cache monitoring            = false\n",
      "      deprecated FPU CS/DS                     = true\n",
      "      MPX: intel memory protection extensions  = false\n",
      "      RDT-CAT/PQE cache allocation             = false\n",
      "      AVX512F: AVX-512 foundation instructions = false\n",
      "      AVX512DQ: double & quadword instructions = false\n",
      "      RDSEED instruction                       = true\n",
      "      ADX instructions                         = true\n",
      "      SMAP: supervisor mode access prevention  = true\n",
      "      AVX512IFMA: fused multiply add           = false\n",
      "      PCOMMIT instruction                      = false\n",
      "      CLFLUSHOPT instruction                   = true\n",
      "      CLWB instruction                         = true\n",
      "      Intel processor trace                    = true\n",
      "      AVX512PF: prefetch instructions          = false\n",
      "      AVX512ER: exponent & reciprocal instrs   = false\n",
      "      AVX512CD: conflict detection instrs      = false\n",
      "      SHA instructions                         = true\n",
      "      AVX512BW: byte & word instructions       = false\n",
      "      AVX512VL: vector length                  = false\n",
      "      PREFETCHWT1                              = false\n",
      "      AVX512VBMI: vector byte manipulation     = false\n",
      "      UMIP: user-mode instruction prevention   = true\n",
      "      PKU protection keys for user-mode        = true\n",
      "      OSPKE CR4.PKE and RDPKRU/WRPKRU          = true\n",
      "      WAITPKG instructions                     = true\n",
      "      AVX512_VBMI2: byte VPCOMPRESS, VPEXPAND  = false\n",
      "      CET_SS: CET shadow stack                 = true\n",
      "      GFNI: Galois Field New Instructions      = true\n",
      "      VAES instructions                        = true\n",
      "      VPCLMULQDQ instruction                   = true\n",
      "      AVX512_VNNI: neural network instructions = false\n",
      "      AVX512_BITALG: bit count/shiffle         = false\n",
      "      TME: Total Memory Encryption             = true\n",
      "      AVX512: VPOPCNTDQ instruction            = false\n",
      "      5-level paging                           = false\n",
      "      BNDLDX/BNDSTX MAWAU value in 64-bit mode = 0x0 (0)\n",
      "      RDPID: read processor D supported        = true\n",
      "      CLDEMOTE supports cache line demote      = false\n",
      "      MOVDIRI instruction                      = true\n",
      "      MOVDIR64B instruction                    = true\n",
      "      ENQCMD instruction                       = false\n",
      "      SGX_LC: SGX launch config supported      = false\n",
      "      AVX512_4VNNIW: neural network instrs     = false\n",
      "      AVX512_4FMAPS: multiply acc single prec  = false\n",
      "      fast short REP MOV                       = true\n",
      "      AVX512_VP2INTERSECT: intersect mask regs = false\n",
      "      VERW md-clear microcode support          = true\n",
      "      hybrid part                              = false\n",
      "      PCONFIG instruction                      = true\n",
      "      CET_IBT: CET indirect branch tracking    = true\n",
      "      IBRS/IBPB: indirect branch restrictions  = true\n",
      "      STIBP: 1 thr indirect branch predictor   = true\n",
      "      L1D_FLUSH: IA32_FLUSH_CMD MSR            = true\n",
      "      IA32_ARCH_CAPABILITIES MSR               = true\n",
      "      IA32_CORE_CAPABILITIES MSR               = true\n",
      "      SSBD: speculative store bypass disable   = true\n",
      "      AVX512_BF16: bfloat16 instructions       = false\n",
      "   Direct Cache Access Parameters (9):\n",
      "      PLATFORM_DCA_CAP MSR bits = 0\n",
      "   Architecture Performance Monitoring Features (0xa/eax):\n",
      "      version ID                               = 0x5 (5)\n",
      "      number of counters per logical processor = 0x8 (8)\n",
      "      bit width of counter                     = 0x30 (48)\n",
      "      length of EBX bit vector                 = 0x8 (8)\n",
      "   Architecture Performance Monitoring Features (0xa/ebx):\n",
      "      core cycle event not available           = false\n",
      "      instruction retired event not available  = false\n",
      "      reference cycles event not available     = false\n",
      "      last-level cache ref event not available = false\n",
      "      last-level cache miss event not avail    = false\n",
      "      branch inst retired event not available  = false\n",
      "      branch mispred retired event not avail   = false\n",
      "   Architecture Performance Monitoring Features (0xa/edx):\n",
      "      number of fixed counters    = 0x4 (4)\n",
      "      bit width of fixed counters = 0x30 (48)\n",
      "      anythread deprecation       = true\n",
      "   x2APIC features / processor topology (0xb):\n",
      "      extended APIC ID                      = 0\n",
      "      --- level 0 ---\n",
      "      level number                          = 0x0 (0)\n",
      "      level type                            = thread (1)\n",
      "      bit width of level                    = 0x1 (1)\n",
      "      number of logical processors at level = 0x2 (2)\n",
      "      --- level 1 ---\n",
      "      level number                          = 0x1 (1)\n",
      "      level type                            = core (2)\n",
      "      bit width of level                    = 0x4 (4)\n",
      "      number of logical processors at level = 0xc (12)\n",
      "   XSAVE features (0xd/0):\n",
      "      XCR0 lower 32 bits valid bit field mask = 0x00000207\n",
      "      XCR0 upper 32 bits valid bit field mask = 0x00000000\n",
      "         XCR0 supported: x87 state            = true\n",
      "         XCR0 supported: SSE state            = true\n",
      "         XCR0 supported: AVX state            = true\n",
      "         XCR0 supported: MPX BNDREGS          = false\n",
      "         XCR0 supported: MPX BNDCSR           = false\n",
      "         XCR0 supported: AVX-512 opmask       = false\n",
      "         XCR0 supported: AVX-512 ZMM_Hi256    = false\n",
      "         XCR0 supported: AVX-512 Hi16_ZMM     = false\n",
      "         IA32_XSS supported: PT state         = false\n",
      "         XCR0 supported: PKRU state           = true\n",
      "         XCR0 supported: CET_U state          = false\n",
      "         XCR0 supported: CET_S state          = false\n",
      "         IA32_XSS supported: HDC state        = false\n",
      "      bytes required by fields in XCR0        = 0x00000a88 (2696)\n",
      "      bytes required by XSAVE/XRSTOR area     = 0x00000a88 (2696)\n",
      "   XSAVE features (0xd/1):\n",
      "      XSAVEOPT instruction                        = true\n",
      "      XSAVEC instruction                          = true\n",
      "      XGETBV instruction                          = true\n",
      "      XSAVES/XRSTORS instructions                 = true\n",
      "      SAVE area size in bytes                     = 0x00000670 (1648)\n",
      "      IA32_XSS lower 32 bits valid bit field mask = 0x00019900\n",
      "      IA32_XSS upper 32 bits valid bit field mask = 0x00000000\n",
      "   AVX/YMM features (0xd/2):\n",
      "      AVX/YMM save state byte size             = 0x00000100 (256)\n",
      "      AVX/YMM save state byte offset           = 0x00000240 (576)\n",
      "      supported in IA32_XSS or XCR0            = XCR0 (user state)\n",
      "      64-byte alignment in compacted XSAVE     = false\n",
      "   PT features (0xd/8):\n",
      "      PT save state byte size                  = 0x00000080 (128)\n",
      "      PT save state byte offset                = 0x00000000 (0)\n",
      "      supported in IA32_XSS or XCR0            = IA32_XSS (supervisor state)\n",
      "      64-byte alignment in compacted XSAVE     = false\n",
      "   PKRU features (0xd/9):\n",
      "      PKRU save state byte size                = 0x00000008 (8)\n",
      "      PKRU save state byte offset              = 0x00000a80 (2688)\n",
      "      supported in IA32_XSS or XCR0            = XCR0 (user state)\n",
      "      64-byte alignment in compacted XSAVE     = false\n",
      "   CET_U state features (0xd/0xb):\n",
      "      CET_U state save state byte size         = 0x00000010 (16)\n",
      "      CET_U state save state byte offset       = 0x00000000 (0)\n",
      "      supported in IA32_XSS or XCR0            = IA32_XSS (supervisor state)\n",
      "      64-byte alignment in compacted XSAVE     = false\n",
      "   CET_S state features (0xd/0xc):\n",
      "      CET_S state save state byte size         = 0x00000018 (24)\n",
      "      CET_S state save state byte offset       = 0x00000000 (0)\n",
      "      supported in IA32_XSS or XCR0            = IA32_XSS (supervisor state)\n",
      "      64-byte alignment in compacted XSAVE     = false\n",
      "   unknown features (0xd/0xf):\n",
      "      unknown save state byte size             = 0x00000328 (808)\n",
      "      unknown save state byte offset           = 0x00000000 (0)\n",
      "      supported in IA32_XSS or XCR0            = IA32_XSS (supervisor state)\n",
      "      64-byte alignment in compacted XSAVE     = false\n",
      "   unknown features (0xd/0x10):\n",
      "      unknown save state byte size             = 0x00000008 (8)\n",
      "      unknown save state byte offset           = 0x00000000 (0)\n",
      "      supported in IA32_XSS or XCR0            = IA32_XSS (supervisor state)\n",
      "      64-byte alignment in compacted XSAVE     = false\n",
      "   Quality of Service Monitoring Resource Type (0xf/0):\n",
      "      Maximum range of RMID = 0\n",
      "      supports L3 cache QoS monitoring = false\n",
      "   Resource Director Technology Allocation (0x10/0):\n",
      "      L3 cache allocation technology supported = false\n",
      "      L2 cache allocation technology supported = false\n",
      "      memory bandwidth allocation supported    = false\n",
      "   0x00000011 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x00000000\n",
      "   Software Guard Extensions (SGX) capability (0x12/0):\n",
      "      SGX1 supported                         = false\n",
      "      SGX2 supported                         = false\n",
      "      SGX ENCLV E*VIRTCHILD, ESETCONTEXT     = false\n",
      "      SGX ENCLS ETRACKC, ERDINFO, ELDBC, ELDUC = false\n",
      "      MISCSELECT.EXINFO supported: #PF & #GP = false\n",
      "      MISCSELECT.CPINFO supported: #CP       = false\n",
      "      MaxEnclaveSize_Not64 (log2)            = 0x0 (0)\n",
      "      MaxEnclaveSize_64 (log2)               = 0x0 (0)\n",
      "   0x00000013 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x00000000\n",
      "   Intel Processor Trace (0x14):\n",
      "      IA32_RTIT_CR3_MATCH is accessible      = true\n",
      "      configurable PSB & cycle-accurate      = true\n",
      "      IP & TraceStop filtering; PT preserve  = true\n",
      "      MTC timing packet; suppress COFI-based = true\n",
      "      PTWRITE support                        = true\n",
      "      power event trace support              = false\n",
      "      ToPA output scheme support         = true\n",
      "      ToPA can hold many output entries  = true\n",
      "      single-range output scheme support = true\n",
      "      output to trace transport          = false\n",
      "      IP payloads have LIP values & CS   = false\n",
      "      configurable address ranges   = 0x2 (2)\n",
      "      supported MTC periods bitmask = 0x249 (585)\n",
      "      supported cycle threshold bitmask = 0x3f (63)\n",
      "      supported config PSB freq bitmask = 0x3f (63)\n",
      "   Time Stamp Counter/Core Crystal Clock Information (0x15):\n",
      "      TSC/clock ratio = 156/2\n",
      "      nominal core crystal clock = 38400000 Hz\n",
      "   Processor Frequency Information (0x16):\n",
      "      Core Base Frequency (MHz) = 0xbb8 (3000)\n",
      "      Core Maximum Frequency (MHz) = 0x11f8 (4600)\n",
      "      Bus (Reference) Frequency (MHz) = 0x64 (100)\n",
      "   System-On-Chip Vendor Attribute (0x17/0):\n",
      "      vendor id     = 0x0 (0)\n",
      "      vendor scheme = assigned by intel\n",
      "      project id  = 0x00000000 (0)\n",
      "      stepping id = 0x00000000 (0)\n",
      "   Deterministic Address Translation Parameters (0x18/0):\n",
      "      4KB page size entries supported = false\n",
      "      2MB page size entries supported = false\n",
      "      4MB page size entries supported = false\n",
      "      1GB page size entries supported = false\n",
      "      partitioning                    = soft between logical processors\n",
      "      ways of associativity           = 0x0 (0)\n",
      "      number of sets = 0x00000000 (0)\n",
      "      translation cache type            = invalid (0)\n",
      "      translation cache level           = 0x1 (1)\n",
      "      fully associative                 = false\n",
      "      maximum number of addressible IDs = 0x0 (0)\n",
      "   Deterministic Address Translation Parameters (0x18/1):\n",
      "      4KB page size entries supported = true\n",
      "      2MB page size entries supported = false\n",
      "      4MB page size entries supported = false\n",
      "      1GB page size entries supported = false\n",
      "      partitioning                    = soft between logical processors\n",
      "      ways of associativity           = 0x8 (8)\n",
      "      number of sets = 0x00000020 (32)\n",
      "      translation cache type            = instruction TLB\n",
      "      translation cache level           = 0x2 (2)\n",
      "      fully associative                 = false\n",
      "      maximum number of addressible IDs = 0x1 (1)\n",
      "   Deterministic Address Translation Parameters (0x18/2):\n",
      "      4KB page size entries supported = false\n",
      "      2MB page size entries supported = true\n",
      "      4MB page size entries supported = true\n",
      "      1GB page size entries supported = false\n",
      "      partitioning                    = soft between logical processors\n",
      "      ways of associativity           = 0x8 (8)\n",
      "      number of sets = 0x00000004 (4)\n",
      "      translation cache type            = instruction TLB\n",
      "      translation cache level           = 0x2 (2)\n",
      "      fully associative                 = false\n",
      "      maximum number of addressible IDs = 0x1 (1)\n",
      "   Deterministic Address Translation Parameters (0x18/3):\n",
      "      4KB page size entries supported = true\n",
      "      2MB page size entries supported = true\n",
      "      4MB page size entries supported = true\n",
      "      1GB page size entries supported = true\n",
      "      partitioning                    = soft between logical processors\n",
      "      ways of associativity           = 0x10 (16)\n",
      "      number of sets = 0x00000001 (1)\n",
      "      translation cache type            = 0x5 (5)\n",
      "      translation cache level           = 0x2 (2)\n",
      "      fully associative                 = true\n",
      "      maximum number of addressible IDs = 0x1 (1)\n",
      "   Deterministic Address Translation Parameters (0x18/4):\n",
      "      4KB page size entries supported = true\n",
      "      2MB page size entries supported = false\n",
      "      4MB page size entries supported = false\n",
      "      1GB page size entries supported = false\n",
      "      partitioning                    = soft between logical processors\n",
      "      ways of associativity           = 0x4 (4)\n",
      "      number of sets = 0x00000010 (16)\n",
      "      translation cache type            = 0x4 (4)\n",
      "      translation cache level           = 0x2 (2)\n",
      "      fully associative                 = false\n",
      "      maximum number of addressible IDs = 0x1 (1)\n",
      "   Deterministic Address Translation Parameters (0x18/5):\n",
      "      4KB page size entries supported = false\n",
      "      2MB page size entries supported = true\n",
      "      4MB page size entries supported = true\n",
      "      1GB page size entries supported = false\n",
      "      partitioning                    = soft between logical processors\n",
      "      ways of associativity           = 0x4 (4)\n",
      "      number of sets = 0x00000008 (8)\n",
      "      translation cache type            = 0x4 (4)\n",
      "      translation cache level           = 0x2 (2)\n",
      "      fully associative                 = false\n",
      "      maximum number of addressible IDs = 0x1 (1)\n",
      "   Deterministic Address Translation Parameters (0x18/6):\n",
      "      4KB page size entries supported = false\n",
      "      2MB page size entries supported = false\n",
      "      4MB page size entries supported = false\n",
      "      1GB page size entries supported = true\n",
      "      partitioning                    = soft between logical processors\n",
      "      ways of associativity           = 0x8 (8)\n",
      "      number of sets = 0x00000001 (1)\n",
      "      translation cache type            = 0x4 (4)\n",
      "      translation cache level           = 0x2 (2)\n",
      "      fully associative                 = true\n",
      "      maximum number of addressible IDs = 0x1 (1)\n",
      "   Deterministic Address Translation Parameters (0x18/7):\n",
      "      4KB page size entries supported = true\n",
      "      2MB page size entries supported = true\n",
      "      4MB page size entries supported = true\n",
      "      1GB page size entries supported = false\n",
      "      partitioning                    = soft between logical processors\n",
      "      ways of associativity           = 0x8 (8)\n",
      "      number of sets = 0x00000080 (128)\n",
      "      translation cache type            = unified TLB\n",
      "      translation cache level           = 0x3 (3)\n",
      "      fully associative                 = false\n",
      "      maximum number of addressible IDs = 0x1 (1)\n",
      "   Deterministic Address Translation Parameters (0x18/8):\n",
      "      4KB page size entries supported = true\n",
      "      2MB page size entries supported = false\n",
      "      4MB page size entries supported = false\n",
      "      1GB page size entries supported = true\n",
      "      partitioning                    = soft between logical processors\n",
      "      ways of associativity           = 0x8 (8)\n",
      "      number of sets = 0x00000080 (128)\n",
      "      translation cache type            = unified TLB\n",
      "      translation cache level           = 0x3 (3)\n",
      "      fully associative                 = false\n",
      "      maximum number of addressible IDs = 0x1 (1)\n",
      "   0x00000019 0x00: eax=0x00000007 ebx=0x00000014 ecx=0x00000003 edx=0x00000000\n",
      "   Hybrid Information (0x1a/0)\n",
      "      native model ID of core = 0x0 (0)\n",
      "      core type               = 0x0 (0)\n",
      "   PCONFIG information (0x1b/n):\n",
      "      sub-leaf type = target identifier (1)\n",
      "      identifier of target 1 = 0x00000001 (1)\n",
      "      identifier of target 2 = 0x00000000 (0)\n",
      "      identifier of target 3 = 0x00000000 (0)\n",
      "   0x0000001c 0x00: eax=0x4000000b ebx=0x00000007 ecx=0x00000007 edx=0x00000000\n",
      "   0x0000001d 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x00000000\n",
      "   0x0000001e 0x00: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x00000000\n",
      "   V2 extended topology (0x1f):\n",
      "      x2APIC ID of logical processor = 0x0 (0)\n",
      "      --- level 0 ---\n",
      "      level number                          = 0x0 (0)\n",
      "      level type                            = thread (1)\n",
      "      bit width of level                    = 0x1 (1)\n",
      "      number of logical processors at level = 0x2 (2)\n",
      "      --- level 1 ---\n",
      "      level number                          = 0x1 (1)\n",
      "      level type                            = core (2)\n",
      "      bit width of level                    = 0x4 (4)\n",
      "      number of logical processors at level = 0xc (12)\n",
      "      --- level 2 ---\n",
      "      level number                          = 0x2 (2)\n",
      "      level type                            = invalid (0)\n",
      "      bit width of level                    = 0x0 (0)\n",
      "      number of logical processors at level = 0x0 (0)\n",
      "   0x00000020 0x00: eax=0x00000000 ebx=0x00000001 ecx=0x00000000 edx=0x00000000\n",
      "   extended feature flags (0x80000001/edx):\n",
      "      SYSCALL and SYSRET instructions        = true\n",
      "      execution disable                      = true\n",
      "      1-GB large page support                = true\n",
      "      RDTSCP                                 = true\n",
      "      64-bit extensions technology available = true\n",
      "   Intel feature flags (0x80000001/ecx):\n",
      "      LAHF/SAHF supported in 64-bit mode     = true\n",
      "      LZCNT advanced bit manipulation        = true\n",
      "      3DNow! PREFETCH/PREFETCHW instructions = true\n",
      "   brand = \"12th Gen Intel(R) Core(TM) i5-12500\"\n",
      "   L1 TLB/cache information: 2M/4M pages & L1 TLB (0x80000005/eax):\n",
      "      instruction # entries     = 0x0 (0)\n",
      "      instruction associativity = 0x0 (0)\n",
      "      data # entries            = 0x0 (0)\n",
      "      data associativity        = 0x0 (0)\n",
      "   L1 TLB/cache information: 4K pages & L1 TLB (0x80000005/ebx):\n",
      "      instruction # entries     = 0x0 (0)\n",
      "      instruction associativity = 0x0 (0)\n",
      "      data # entries            = 0x0 (0)\n",
      "      data associativity        = 0x0 (0)\n",
      "   L1 data cache information (0x80000005/ecx):\n",
      "      line size (bytes) = 0x0 (0)\n",
      "      lines per tag     = 0x0 (0)\n",
      "      associativity     = 0x0 (0)\n",
      "      size (KB)         = 0x0 (0)\n",
      "   L1 instruction cache information (0x80000005/edx):\n",
      "      line size (bytes) = 0x0 (0)\n",
      "      lines per tag     = 0x0 (0)\n",
      "      associativity     = 0x0 (0)\n",
      "      size (KB)         = 0x0 (0)\n",
      "   L2 TLB/cache information: 2M/4M pages & L2 TLB (0x80000006/eax):\n",
      "      instruction # entries     = 0x0 (0)\n",
      "      instruction associativity = L2 off (0)\n",
      "      data # entries            = 0x0 (0)\n",
      "      data associativity        = L2 off (0)\n",
      "   L2 TLB/cache information: 4K pages & L2 TLB (0x80000006/ebx):\n",
      "      instruction # entries     = 0x0 (0)\n",
      "      instruction associativity = L2 off (0)\n",
      "      data # entries            = 0x0 (0)\n",
      "      data associativity        = L2 off (0)\n",
      "   L2 unified cache information (0x80000006/ecx):\n",
      "      line size (bytes) = 0x40 (64)\n",
      "      lines per tag     = 0x0 (0)\n",
      "      associativity     = 0x7 (7)\n",
      "      size (KB)         = 0x500 (1280)\n",
      "   L3 cache information (0x80000006/edx):\n",
      "      line size (bytes)     = 0x0 (0)\n",
      "      lines per tag         = 0x0 (0)\n",
      "      associativity         = L2 off (0)\n",
      "      size (in 512KB units) = 0x0 (0)\n",
      "   RAS Capability (0x80000007/ebx):\n",
      "      MCA overflow recovery support = false\n",
      "      SUCCOR support                = false\n",
      "      HWA: hardware assert support  = false\n",
      "      scalable MCA support          = false\n",
      "   Advanced Power Management Features (0x80000007/ecx):\n",
      "      CmpUnitPwrSampleTimeRatio = 0x0 (0)\n",
      "   Advanced Power Management Features (0x80000007/edx):\n",
      "      TS: temperature sensing diode           = false\n",
      "      FID: frequency ID control               = false\n",
      "      VID: voltage ID control                 = false\n",
      "      TTP: thermal trip                       = false\n",
      "      TM: thermal monitor                     = false\n",
      "      STC: software thermal control           = false\n",
      "      100 MHz multiplier control              = false\n",
      "      hardware P-State control                = false\n",
      "      TscInvariant                            = true\n",
      "      CPB: core performance boost             = false\n",
      "      read-only effective frequency interface = false\n",
      "      processor feedback interface            = false\n",
      "      APM power reporting                     = false\n",
      "      connected standby                       = false\n",
      "      RAPL: running average power limit       = false\n",
      "   Physical Address and Linear Address Size (0x80000008/eax):\n",
      "      maximum physical address bits         = 0x2e (46)\n",
      "      maximum linear (virtual) address bits = 0x30 (48)\n",
      "      maximum guest physical address bits   = 0x0 (0)\n",
      "   Extended Feature Extensions ID (0x80000008/ebx):\n",
      "      CLZERO instruction                       = false\n",
      "      instructions retired count support       = false\n",
      "      always save/restore error pointers       = false\n",
      "      RDPRU instruction                        = false\n",
      "      memory bandwidth enforcement             = false\n",
      "      WBNOINVD instruction                     = false\n",
      "      IBPB: indirect branch prediction barrier = false\n",
      "      IBRS: indirect branch restr speculation  = false\n",
      "      STIBP: 1 thr indirect branch predictor   = false\n",
      "      STIBP always on preferred mode           = false\n",
      "      ppin processor id number supported       = false\n",
      "      SSBD: speculative store bypass disable   = false\n",
      "      virtualized SSBD                         = false\n",
      "      SSBD fixed in hardware                   = false\n",
      "   Size Identifiers (0x80000008/ecx):\n",
      "      number of CPU cores                 = 0x1 (1)\n",
      "      ApicIdCoreIdSize                    = 0x0 (0)\n",
      "      performance time-stamp counter size = 0x0 (0)\n",
      "   Feature Extended Size (0x80000008/edx):\n",
      "      RDPRU instruction max input support = 0x0 (0)\n",
      "   (multi-processing synth) = multi-core (c=12), hyper-threaded (t=2)\n",
      "   (multi-processing method) = Intel leaf 0x1f\n",
      "   (APIC widths synth): CORE_width=4 SMT_width=1\n",
      "   (APIC synth): PKG_ID=0 CORE_ID=0 SMT_ID=0\n",
      "   (synth) = Intel Core (unknown model)\n"
     ]
    }
   ],
   "source": [
    "! ssh htseng@snorlax \"cpuid -1\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "146d295e-01dc-43d0-83f4-65dd1a1de8a3",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.3"
  },
  "widgets": {
   "application/vnd.jupyter.widget-state+json": {
    "state": {},
    "version_major": 2,
    "version_minor": 0
   }
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
