$date
	Sun Apr  9 01:37:39 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module part2c_tb $end
$var wire 8 ! OutB [7:0] $end
$var wire 8 " OutA [7:0] $end
$var reg 2 # FunSel [1:0] $end
$var reg 8 $ I [7:0] $end
$var reg 2 % OutASel [1:0] $end
$var reg 2 & OutBSel [1:0] $end
$var reg 3 ' RSel [2:0] $end
$var reg 1 ( clk $end
$scope module part2c_ARF $end
$var wire 2 ) FunSel [1:0] $end
$var wire 8 * I [7:0] $end
$var wire 2 + OutASel [1:0] $end
$var wire 2 , OutBSel [1:0] $end
$var wire 3 - RSel [2:0] $end
$var wire 1 ( clk $end
$var reg 8 . AR [7:0] $end
$var reg 8 / OutA [7:0] $end
$var reg 8 0 OutB [7:0] $end
$var reg 8 1 PC [7:0] $end
$var reg 8 2 PCPast [7:0] $end
$var reg 8 3 SP [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
bx )
0(
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#5
1(
#10
0(
#15
1(
#20
0(
#25
1(
#30
0(
#35
1(
#40
0(
#45
1(
#50
0(
b11 '
b11 -
b1 #
b1 )
b11 &
b11 ,
b0 %
b0 +
b100 $
b100 *
#55
b100 .
b100 1
1(
#60
0(
#65
b100 !
b100 0
b100 "
b100 /
b100 2
1(
#70
0(
#75
1(
#80
0(
#85
1(
#90
0(
#95
1(
#100
0(
b10 %
b10 +
b110 $
b110 *
#105
b110 .
b110 1
1(
#110
0(
#115
b110 !
b110 0
b110 2
1(
#120
0(
#125
b110 "
b110 /
1(
#130
0(
#135
1(
#140
0(
#145
1(
#150
0(
b0 #
b0 )
b0 $
b0 *
#155
b0 .
b0 1
1(
#160
0(
#165
b0 !
b0 0
b0 2
1(
#170
0(
#175
b0 "
b0 /
1(
#180
0(
#185
1(
#190
0(
#195
1(
#200
0(
