Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Oct 23 17:50:51 2025
| Host         : DESKTOP-S4UD1KI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
| Design       : top_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  2004 |
|    Minimum number of control sets                        |  1892 |
|    Addition due to synthesis replication                 |    40 |
|    Addition due to physical synthesis replication        |    72 |
| Unused register locations in slices containing registers |  1341 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  2004 |
| >= 0 to < 4        |   151 |
| >= 4 to < 6        |   110 |
| >= 6 to < 8        |    78 |
| >= 8 to < 10       |   837 |
| >= 10 to < 12      |   102 |
| >= 12 to < 14      |    16 |
| >= 14 to < 16      |    52 |
| >= 16              |   658 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           59392 |         9265 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            4943 |         1419 |
| Yes          | No                    | No                     |           28855 |         5694 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            5533 |         1154 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                     |                                                                                                   Enable Signal                                                                                                  |                                                                                 Set/Reset Signal                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                           |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                           |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                           |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_mean/GenLoadN.u_fifo_load_wr_img/areset_d        |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/areset_d                         |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/areset_d                                                 |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/areset_d                                                 |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/areset_d                                      |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                           |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/areset_d                                      |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[12].u_fifo/u_axis_sync_fifo/areset_d                                                            |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_7[0]                                                     |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/width_cnt[9]_i_1_n_0                                                          | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/i___3_n_0                                    |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                           |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/dv_pre15_r                                                                                                                    |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                           |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                           |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                           |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/u_fifo_dpdby/areset_d                                                           |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[14].at_tvalid_r                                                                                                        |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                           |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                           |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/areset_d                                                             |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                               |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                         |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/areset_d                |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/areset_d                |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[15].at_tvalid_r                                                                                                        |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/areset_d                         |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                           |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                           |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[11].at_tvalid_r                                                                                                        |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/areset_d                                                   |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/areset_d                                                             |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/areset_d                                                   |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                           |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[10].at_tvalid_r                                                                                                        |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_fifo_start/areset_d                                                                       |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[7].DX.d_r_reg[7][0]_rep__22_0[0]                                                                            |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                           |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                           |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                           |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/width_cnt[9]_i_1__1_n_0                                                       | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/i___3_n_0                                    |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/areset_d                                                        |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                           |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/dvld_d1_r                                                                                                                              |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                           |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                           |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                           |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                               |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/u_insctrl/u_fifo_done/areset_d                                                                |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/areset_d                                                     |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/rst_reg_1[0]                                                                     |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[13].u_fifo/u_axis_sync_fifo/areset_d                                                            |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d         |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                           |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                           |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/areset_d         |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d         |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/areset_d                                                        |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                           |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/areset_d        |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/areset_d                                                             |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                           |                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[1].cmp_ptr_fifo/areset_d                                            |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[0].cmp_ptr_fifo/areset_d                                            |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_fifo/areset_d                                                             |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/areset_d                                                             |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_2/areset_d                                                                       |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_0/areset_d                                                                       |                1 |              1 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/not_full                                                                                    | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/areset_d                                                   |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/not_full                                                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/areset_d                                                             |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/not_full                                                                                    | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/areset_d                                                   |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_fifo_start/not_full                                                                                                        | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_fifo_start/areset_d                                                                       |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/not_full_1                                                                                    | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/areset_d                                                     |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/not_empty_i_1__23_n_0                                                                                 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/areset_d                                                             |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/u_insctrl/u_fifo_done/m_ram/not_full                                                                                           | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/u_insctrl/u_fifo_done/areset_d                                                                |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pool_pea_tvalid                                                                                                                | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/set_cnt_r[1]_i_1_n_0                                                                                  |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/FSM_sequential_ins_sts[1]_i_1_n_0                                                                                 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst                                                                                                                      |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_mean/GenLoadN.u_fifo_load_wr_img/not_full                                         | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_mean/GenLoadN.u_fifo_load_wr_img/areset_d        |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/not_full                                                                                         | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/areset_d                                                        |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/not_full                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/areset_d                                                 |                2 |              2 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/not_full_0                                                                        | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                               |                2 |              2 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/start                                                                            |                2 |              2 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/dm_ptr[1]_i_1_n_0                                                                              |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].pop_grp2                                                                                   |                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/not_full                                                                          | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                               |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/not_full                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/areset_d                                                 |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/not_full                                                                       | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/areset_d                                      |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/BIT[5].DX.d_r_reg[5][0]_0[0]                                                                      | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/read_data_pp[3].set_cnt_r[1]_i_1_n_0                                                          |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/BIT[5].DX.d_r_reg[5][0]_0[0]                                                                      | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/read_data_pp[2].set_cnt_r[1]_i_1_n_0                                                          |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/BIT[5].DX.d_r_reg[5][0]_0[0]                                                                      | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/read_data_pp[1].set_cnt_r[1]_i_1_n_0                                                          |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/dv_pre20_r                                                                                                                    |                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/BIT[5].DX.d_r_reg[5][0]_0[0]                                                                      | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/read_data_pp[0].set_cnt_r[1]_i_1_n_0                                                          |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg_0[0]                                                                       | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/SR[0]                                            |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg_0[0]                                                                       |                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/prdata0                                                                                                                                                                      | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[11]_1                                                                                                                             |                1 |              2 |         2.00 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr0                                                                                                                                                                       | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/psel[1]_i_1_n_0                                                                                                                             |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/prog_full_reg_0[0]                                                                                       | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/chn_running_reg[0]                                                      |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].dm_trans_valid                                | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_4                                                                                                           |                2 |              2 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/not_full                                                                       | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/areset_d                                      |                2 |              2 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/u_fifo_dpdby/not_full                                                                                            | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/u_fifo_dpdby/areset_d                                                           |                2 |              2 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/E[0]                                                                                             | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_2                                                                                                           |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/not_full_i_1__27_n_0                                                                             | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/areset_d                                                        |                2 |              2 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/start_r_d1_reg_0                                                                 |                2 |              2 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/not_full                                                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/areset_d                                                             |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg_0                                        |                2 |              2 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[12].u_fifo/u_axis_sync_fifo/not_full                                                                                             | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[12].u_fifo/u_axis_sync_fifo/areset_d                                                            |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[13].u_fifo/u_axis_sync_fifo/not_full                                                                                             | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[13].u_fifo/u_axis_sync_fifo/areset_d                                                            |                2 |              2 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[1].cmp_ptr_fifo/not_full                                                                             | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[1].cmp_ptr_fifo/areset_d                                            |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[0].cmp_ptr_fifo/not_full                                                                             | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[0].cmp_ptr_fifo/areset_d                                            |                2 |              2 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_fifo/not_full                                                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_fifo/areset_d                                                             |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[3].cex_pipe_p3_r                                           |                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/nl_tvalid_repN_3                                                                                      |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/u_insctrl/u_fifo_done/m_ram/wea                                                                                                |                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_2/m_ram/not_full                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_2/areset_d                                                                       |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_0/m_ram/not_full                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_0/areset_d                                                                       |                2 |              2 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].dm_trans_valid                                | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_1                                                                                                           |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/not_full                                                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/areset_d                                                             |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/not_full                                          | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d         |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/not_full                                                          | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/areset_d                         |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].pop_grp2                                                                                   |                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/not_full                                          | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/areset_d         |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/not_full                                                 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/areset_d                |                2 |              2 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/not_full                                                          | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/areset_d                         |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/not_full                                                 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/areset_d                |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/reg_pad_l_r                                                                     |                2 |              2 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[2].AssignCexP0Casc0.cex_pipe_p2_r                          |                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp0_reg/mode1.aresetn_d_reg_n_0_[1]                                                                |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/not_full                                          | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d         |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp0_reg/mode1.aresetn_d_reg_n_0_[0]                                                                |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/not_full                                         | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/areset_d        |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                           |                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d         |                3 |              3 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_alu_bkwr_addr_gen/cnt_pxl_am_strh[2]_i_1__0_n_0                                                              |                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/cnt_calc_r[2]_i_1_n_0                                                                                                          | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_6                                                                                                           |                1 |              3 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/wack_2                                                                                                                          | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/areset_d                                      |                1 |              3 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_serdes/GenDataN.cnt_par_i[2]_i_1_n_0                                                                                             | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst                                                                                                                      |                1 |              3 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/dly_cnt[2]_i_2_n_0                                                                          | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/dly_cnt[2]_i_1__0_n_0                                      |                1 |              3 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_ds_sig/GenSrl16E.GenSrl[1].q_reg_reg_0[0]                                                                                            | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/pix_cnt[2]_i_1_n_0                                                            |                1 |              3 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/dly_cnt[2]_i_2__0_n_0                                                                       | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/dly_cnt[2]_i_1_n_0                                         |                1 |              3 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/f_m_tready_w                                                                                                     | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                  |                3 |              3 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_ds_startact/GenSrl16E.GenSrl[0].q_reg_reg_2[0]                                                               |                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/so_wr_r_reg[0]                                                                                                                   |                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_fetch/sub_instr_idx0                                                                                                   | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_fetch/sub_instr_idx[2]_i_1_n_0                                                        |                2 |              3 |         1.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_addr_gen/cnt_pxl_am_strh[2]_i_1_n_0                                                                                        |                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/u_fifo_dpdby/m_ram/E[0]                                                                                          |                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/u_fifo_dpdby/E[0]                                                                                                | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                  |                1 |              3 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ena_calc_o_reg_0                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/start_r_d1_reg_0                                                                 |                1 |              3 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/wack                                                                                                                            | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/areset_d                                      |                1 |              3 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/GenNlN.u_looper_sd_nl/GenNlN.trig_sd_nl                                                                          | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/u_looper_ch/SR[0]                                                               |                1 |              3 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_init_ten_d1_n_r[3]_i_1_n_0                                                   |                2 |              4 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/m_ram/wea                                                                                 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/areset_d                                                 |                2 |              4 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/u_looper_ker_d/trig_ker_d                                                                                            | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/u_looper_ker_d/cnt_r[3]_i_1__3_n_0                                                  |                1 |              4 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/dly_srl[3]_i_1_n_0                            |                1 |              4 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_accu_tvalid_pre/accu_tvalid_pre_w                                                           |                1 |              4 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/u_ds_ser/nl_tvalid_o                                                                                                             | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/u_ds_ser/SR[0]                                                                                  |                1 |              4 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/nl_trig_vld_r_reg_1[0]                                                                                                           |                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].got_dm_tlast_reg_0                            | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_4                                                                                                           |                3 |              4 |         1.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/u_looper_wgt_w/cnt_r_reg[2]_0[0]                                                                                 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/u_looper_wgt_h/cnt_r[3]_i_1_n_0                                                 |                1 |              4 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/u_looper_wgt_w/E[0]                                                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/u_looper_wgt_w/cnt_r[3]_i_1__0_n_0                                              |                1 |              4 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/E[0]                                                                                                             |                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_pad_mask/sel                                                                                                                 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/rst_reg_1[0]                                                                     |                2 |              4 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].got_dm_tlast_reg_0                            | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_1                                                                                                           |                2 |              4 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_pad_mask/sel                                                                                                         | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                         |                1 |              4 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/tvalid_reg0                                                      | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/chn_cnt[0][7]_i_1_n_0           |                1 |              4 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/m_ram/wack                                                        | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/areset_d                         |                1 |              4 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/counter[3]_i_1__3_n_0                                             | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/areset_d                         |                1 |              4 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/dly_ena_reg[4]_0                                         | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/dly_ena_reg[4]          |                2 |              4 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/ddr_offset_2                                                                  |                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/m_axis_sinstr_tvalid_i_1_n_0                                               |                2 |              4 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/chn_mask[3]_i_1__0_n_0                                           | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_7                                                                                                           |                1 |              4 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/tvalid_reg0                                                      | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/chn_cnt[0][7]_i_1__0_n_0        |                1 |              4 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/dly_srl[3]_i_1__0_n_0                         |                1 |              4 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/m_ram/wack                                                        | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/areset_d                         |                1 |              4 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/counter[3]_i_1__5_n_0                                             | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/areset_d                         |                1 |              4 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/state_machines[1].cs_reg[0]                                             | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/state_machines[1].no_data_in_r_reg_0   |                1 |              4 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/dly_ena_reg[4]_0                                         | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/dly_ena_reg[4]          |                1 |              4 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/ddr_offset_2                                                                  |                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/rst_n_r_reg_0                                                           | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/state_machines[0].is_first_data_reg    |                1 |              4 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[0].cmp_ptr_fifo/m_ram/not_empty_reg[0]                                                               |                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/m_axis_cmd_tvalid_reg_0[0]                                                                                                      | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_6                                                                                                           |                2 |              4 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[1].cmp_ptr_fifo/m_ram/not_empty_reg[0]                                                               |                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/FSM_sequential_cs_reg[1][0]                                                                      |                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/ins_tready_r_reg[0]                                                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_6                                                                                                           |                2 |              4 |         2.00 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   |                                                                                                                                                                                                                  | top_i/rst_gen_reg/U0/EXT_LPF/lpf_int                                                                                                                                            |                1 |              4 |         4.00 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[11]_0                                                                                                                                                              | top_i/rst_gen_reg/U0/peripheral_aresetn[0]                                                                                                                                      |                3 |              4 |         1.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].burst_bytes[8]_i_2_n_0                                                                                     | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].burst_bytes[8]_i_1_n_0                                                    |                1 |              4 |         4.00 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[5]_6                                                                                                                                                               | top_i/rst_gen_reg/U0/peripheral_aresetn[0]                                                                                                                                      |                3 |              4 |         1.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].m_axi_arlen[0][3]_i_2_n_0                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].m_axi_arlen[0][3]_i_1_n_0                                                 |                1 |              4 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/chn_mask[3]_i_1_n_0                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_5                                                                                                           |                1 |              4 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].burst_bytes[8]_i_2_n_0                                                                                     | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].burst_bytes[8]_i_1_n_0                                                    |                1 |              4 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].m_axi_arlen[1][3]_i_2_n_0                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].m_axi_arlen[1][3]_i_1_n_0                                                 |                1 |              4 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/pad_end_pre2[3]_i_1__0_n_0         |                1 |              4 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/pad_start_pre2[3]_i_1__0_n_0       |                1 |              4 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/pad_end_pre2[3]_i_1_n_0            |                1 |              4 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/counter[3]_i_1__12_n_0                                                                    | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/areset_d                                                 |                1 |              4 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/m_ram/E[0]                                                                                | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/areset_d                                                 |                3 |              4 |         1.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/pad_start_pre2[3]_i_1_n_0          |                1 |              4 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/m_ram/wea                                                                                 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/areset_d                                                 |                2 |              4 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/counter[3]_i_1__11_n_0                                                                    | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/areset_d                                                 |                1 |              4 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/m_ram/E[0]                                                                                | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/areset_d                                                 |                2 |              4 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/GenNLP[5].u_alu_non_linear/GenRelu6Ena.nl_sat[4]_i_1__14_n_0                                          |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/reg_bias_shf_r_reg[1]_rep_6                                                      |                5 |              5 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/reg_pipe_img_addr_r_reg[43]_0[38]                                                             |                3 |              5 |         1.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/pad_start_pre3[4]_i_1__0_n_0       |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/reg_pipe_img_addr_r_reg[43]_0[40]                                                             |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_pad_mask/ini_w_cnt_r[4]_i_1_n_0                                                                                      | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                         |                1 |              5 |         5.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/reg_pipe_img_addr_r_reg[43]_0[39]                                                             |                5 |              5 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/FSM_sequential_state_machines[0].cs_reg_0                                   |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/GenNLP[8].u_alu_non_linear/GenRelu6Ena.nl_sat[4]_i_1__17_n_0                                          |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_fifo_start/rack                                                                                                            | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_fifo_start/areset_d                                                                       |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/GenNLP[13].u_alu_non_linear/GenRelu6Ena.nl_sat[4]_i_1__22_n_0                                         |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/pad_start_pre3[4]_i_1_n_0          |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/cfg_dm_wr_en[1]                                                                                                  |                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/reg_pipe_img_addr_r_reg[43]_0[34]                                                             |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/reg_pipe_img_addr_r_reg[43]_0[36]                                                             |                4 |              5 |         1.25 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/cfg_dm_wr_en[0]                                                                                                  |                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/state_machines[0].static_cfg_in_chs_minus_BANK_COL_NUM                                                           |                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/wack                                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                               |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/save_num_this_beat[4]_i_1__0_n_0                                              |                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/E[0]                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_6                                                                                                           |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/state_machines[1].cfg_wr_offset0                                                                                 |                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/GenNLP[12].u_alu_non_linear/GenRelu6Ena.nl_sat[4]_i_1__21_n_0                                         |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/GenNLP[14].u_alu_non_linear/GenRelu6Ena.nl_sat[4]_i_1__23_n_0                                         |                1 |              5 |         5.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/GenNLP[11].u_alu_non_linear/GenRelu6Ena.nl_sat[4]_i_1__20_n_0                                         |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/GenNLP[10].u_alu_non_linear/GenRelu6Ena.nl_sat[4]_i_1__19_n_0                                         |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/GenNLP[0].u_alu_non_linear/GenRelu6Ena.nl_sat[4]_i_1__9_n_0                                           |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/reg_pipe_img_addr_r_reg[43]_0[37]                                                             |                3 |              5 |         1.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/GenNLP[4].u_alu_non_linear/GenRelu6Ena.nl_sat[4]_i_1__13_n_0                                          |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/pad_start_num                                                       |                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/pad_end_num[4]_i_1_n_0                                              |                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/pad_end_num[4]_i_1__0_n_0                                           |                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/GenNLP[3].u_alu_non_linear/GenRelu6Ena.nl_sat[4]_i_1__12_n_0                                          |                3 |              5 |         1.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/pad_start_num                                                       |                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/E[0]                                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                               |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/E[0]                                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                               |                1 |              5 |         5.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/state_machines[1].p0_bigger_reg_0[0]                                    | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].sum_p0_p1[5]_i_1_n_0                                      |                3 |              5 |         1.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_ker_d_jump_dly2/wack                                                                                                         | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                               |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_pad_mask/ini_w_cnt_r[4]_i_1__0_n_0                                                                                           | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/rst_reg_1[0]                                                                     |                1 |              5 |         5.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].padding_num_d1[4]_i_1_n_0                                 |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/GenNLP[1].u_alu_non_linear/GenRelu6Ena.nl_sat[4]_i_1__10_n_0                                          |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/GenNLP[6].u_alu_non_linear/GenRelu6Ena.nl_sat[4]_i_1__15_n_0                                          |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/GenNLP[7].u_alu_non_linear/GenRelu6Ena.nl_sat[4]_i_1__16_n_0                                          |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/reg_pipe_img_addr_r_reg[43]_0[35]                                                             |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/GenNLP[2].u_alu_non_linear/GenRelu6Ena.nl_sat[4]_i_1__11_n_0                                          |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/GenNLP[15].u_alu_non_linear/GenRelu6Ena.nl_sat[4]_i_1__24_n_0                                         |                1 |              5 |         5.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].cs_reg[0]_0                                               |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/state_machines[1].augm_enable.augm_en_reg_0                             | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_4                                                                                                           |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/save_num_this_beat[4]_i_1_n_0                                                 |                                                                                                                                                                                 |                4 |              5 |         1.25 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/state_machines[0].p0_bigger_reg_0[0]                                    | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].sum_p0_p1                                                 |                3 |              5 |         1.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/FSM_sequential_state_machines[0].cs_reg_0                               | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_1                                                                                                           |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].padding_num_d1[4]_i_1_n_0                                 |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/pad_end_pre3[4]_i_1__0_n_0         |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/reg_pipe_img_addr_r_reg[43]_0[42]                                                             |                3 |              5 |         1.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/pad_end_pre3[4]_i_1_n_0            |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/GenNLP[9].u_alu_non_linear/GenRelu6Ena.nl_sat[4]_i_1__18_n_0                                          |                1 |              5 |         5.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/so_wr_r_reg_3[0]                                                                                                                      | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_fifo_start/areset_d                                                                       |                2 |              5 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/reg_pipe_img_addr_r_reg[43]_0[41]                                                             |                3 |              5 |         1.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/reg_pipe_img_addr_r_reg[43]_0[33]                                                             |                3 |              5 |         1.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/reg_pipe_img_addr_r_reg[43]_0[43]                                                             |                4 |              5 |         1.25 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[1].cmp_ptr_fifo/m_ram/not_empty_reg[0]                                                               | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[1].cmp_ptr_fifo/areset_d                                            |                3 |              6 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[1].cmp_ptr_fifo/m_ram/E[0]                                                                           | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[1].cmp_ptr_fifo/areset_d                                            |                2 |              6 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[0].cmp_ptr_fifo/m_ram/not_empty_reg[0]                                                               | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[0].cmp_ptr_fifo/areset_d                                            |                2 |              6 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/state_machines[0].is_in_chs_tail_reg_1[0]                               | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].sum_p0_p1                                                 |                3 |              6 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[0].cmp_ptr_fifo/m_ram/E[0]                                                                           | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[0].cmp_ptr_fifo/areset_d                                            |                2 |              6 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_fifo/E[0]                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                  |                1 |              6 |         6.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/mode1.m_valid_i_reg_0[0]                                 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                  |                2 |              6 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_mean/GenLoadN.u_fifo_load_wr_img/nrp[5]_i_1_n_0                                   | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_mean/GenLoadN.u_fifo_load_wr_img/areset_d        |                3 |              6 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/m_ram/E[0]                                               | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/areset_d                |                2 |              6 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_ker_d_jump_dly2/E[0]                                                                                                         | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/areset_d                                                             |                1 |              6 |         6.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/counter[5]_i_1__4_n_0                                    | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/areset_d                |                1 |              6 |         6.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/mode1.m_valid_i_reg_0[0]                                 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_5                                                                                                           |                3 |              6 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/counter[5]_i_1__3_n_0                                    | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/areset_d                |                1 |              6 |         6.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/m_ram/wea                                                | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/areset_d                |                2 |              6 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/m_ram/E[0]                                               | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/areset_d                |                2 |              6 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].mode1_proc_almost_done_reg[0]                 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_4                                                                                                           |                3 |              6 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/m_ram/wea                                                | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/areset_d                |                3 |              6 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/counter[5]_i_1__6_n_0                                                                       | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/areset_d                                                   |                1 |              6 |         6.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[12].u_fifo/u_axis_sync_fifo/counter[5]_i_1__2_n_0                                                                                | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[12].u_fifo/u_axis_sync_fifo/areset_d                                                            |                2 |              6 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/counter[5]_i_1__5_n_0                                                                       | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/areset_d                                                   |                2 |              6 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/RSTB                                                            |                2 |              6 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[13].u_fifo/u_axis_sync_fifo/counter[5]_i_1__1_n_0                                                                                | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[13].u_fifo/u_axis_sync_fifo/areset_d                                                            |                1 |              6 |         6.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/E[0]                                                                     | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_1                                                                                                           |                2 |              6 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/E[0]                                                                                    | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/areset_d                                                     |                1 |              6 |         6.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/gen_dm_port_st_machines[0].cfg_dm_wr_en[0]_i_1_n_0                                                               | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_1                                                                                                           |                1 |              6 |         6.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/u_insctrl/u_fifo_done/m_ram/E[0]                                                                                               | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/u_insctrl/u_fifo_done/areset_d                                                                |                2 |              6 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/u_insctrl/u_fifo_done/m_ram/wea                                                                                                | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/u_insctrl/u_fifo_done/areset_d                                                                |                2 |              6 |         3.00 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/prdata0_0                                                                                                                                                                    | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/prdata[31]_i_1_n_0                                                                                                                          |                1 |              6 |         6.00 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/rst_gen_reg/U0/SEQ/seq_cnt_en                                                                                                                                                                              | top_i/rst_gen_reg/U0/SEQ/seq_clr                                                                                                                                                |                1 |              6 |         6.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/counter[5]_i_1__0_n_0                            | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/areset_d        |                1 |              6 |         6.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/m_ram/BIT[5].DX.d_r_reg[5][0]_0[0]                                                                    | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/areset_d                                                             |                1 |              6 |         6.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/gen_dm_port_st_machines[1].cfg_dm_wr_en[1]_i_1_n_0                                                               | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_4                                                                                                           |                2 |              6 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/state_machines[1].is_in_chs_tail_reg_0[0]                               | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].sum_p0_p1[5]_i_1_n_0                                      |                6 |              6 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/FSM_onehot_sts[6]_i_1_n_0                                                                                         | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst                                                                                                                      |                4 |              7 |         1.75 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/m_ram/wea                                                                                             | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/u_fifo_dpdby/areset_d                                                           |                2 |              7 |         3.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_2/m_ram/E[0]                                                                                                      | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_2/areset_d                                                                       |                3 |              7 |         2.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[118]_i_1_n_0      |                3 |              7 |         2.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/u_fifo_dpdby/m_ram/E[0]                                                                                          | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/u_fifo_dpdby/areset_d                                                           |                3 |              7 |         2.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/start_r_d1_reg_3[0]                                                                                               | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst                                                                                                                      |                3 |              7 |         2.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_5                                                                                                           |                3 |              7 |         2.33 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/psel_reg[1]_0                                                                                                                                                                | top_i/rst_gen_reg/U0/peripheral_aresetn[0]                                                                                                                                      |                3 |              7 |         2.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[14]_i_1_n_0       |                3 |              7 |         2.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[30]_i_1_n_0       |                3 |              7 |         2.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_0/m_ram/E[0]                                                                                                      | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_0/areset_d                                                                       |                2 |              7 |         3.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/chn_mask_reg_n_0_[3]            |                2 |              7 |         3.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp2_reg/wack                                                                                                                        | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_2/areset_d                                                                       |                2 |              7 |         3.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[0].GenW[0].GenH[0].mask_data_r[6]_i_1_n_0                             |                1 |              7 |         7.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[62]_i_1__0_n_0    |                1 |              7 |         7.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[38]_i_1__0_n_0    |                1 |              7 |         7.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[110]_i_1__0_n_0   |                2 |              7 |         3.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[46]_i_1_n_0       |                1 |              7 |         7.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[126]_i_1_n_0      |                2 |              7 |         3.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[22]_i_1__0_n_0    |                2 |              7 |         3.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[30]_i_1__0_n_0    |                3 |              7 |         2.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/counter[6]_i_1_n_0                                | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/areset_d         |                2 |              7 |         3.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/chn_mask_reg_n_0_[3]            |                1 |              7 |         7.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[94]_i_1__0_n_0    |                1 |              7 |         7.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[86]_i_1__0_n_0    |                3 |              7 |         2.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[62]_i_1_n_0       |                2 |              7 |         3.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/counter[6]_i_1__0_n_0                                                                            | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/areset_d                                                        |                2 |              7 |         3.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/instr_ready_reg[0]                                                                                    | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_6                                                                                                           |                2 |              7 |         3.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[38]_i_1_n_0       |                3 |              7 |         2.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[14]_i_1__0_n_0    |                1 |              7 |         7.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[46]_i_1__0_n_0    |                2 |              7 |         3.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[54]_i_1__0_n_0    |                2 |              7 |         3.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp0_reg/wack                                                                                                                        | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_0/areset_d                                                                       |                2 |              7 |         3.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[86]_i_1_n_0       |                1 |              7 |         7.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[94]_i_1_n_0       |                2 |              7 |         3.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[78]_i_1__0_n_0    |                3 |              7 |         2.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[118]_i_1__0_n_0   |                2 |              7 |         3.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[126]_i_1__0_n_0   |                3 |              7 |         2.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/dpd_dpdby_code[3]_i_1_n_0                                                                                        | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_6                                                                                                           |                3 |              7 |         2.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[102]_i_1__0_n_0   |                3 |              7 |         2.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[102]_i_1_n_0      |                1 |              7 |         7.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[54]_i_1_n_0       |                2 |              7 |         3.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[22]_i_1_n_0       |                2 |              7 |         3.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[78]_i_1_n_0       |                3 |              7 |         2.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/data_pre_pipe[110]_i_1_n_0      |                2 |              7 |         3.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[4].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[10].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[11].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[1].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].AssignCexP0Casc0.cex_pipe_p1_r                          |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[1].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[1].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[1].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[3].AssignCexP0Casc0.cex_pipe_p2_r                          |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[3].AssignCexP0Casc0.cex_pipe_p0_r                          |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[2].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[2].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].AssignCexP0Casc0.cex_pipe_p1_r                          |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_ds_startact/GenSrl16E.GenSrl[0].q_reg_reg_0[0]                                                               |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[4].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/E[0]                                                                                                     | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/chn_running_reg_0[0]                                                    |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/cnt_r_reg[1]_2[0]                                                                                                 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/rst_reg_0[0]                                                                     |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/u_looper_ker_d/E[0]                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/rst_reg[0]                                                                       |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/u_looper_ker_d/cnt_r_reg[1]_0                                                                                        | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/u_looper_ker_d/SR[0]                                                                |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                           |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/counter[7]_i_1_n_0                                | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d         |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[4].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/counter[7]_i_1__0_n_0                             | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d         |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[4].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[4].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].AssignCexP0Casc0.cex_pipe_p1_r                          |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[4].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/m_ram/wack                                       | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/areset_d        |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[4].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].AssignCexP0Casc0.cex_pipe_p0_r                          |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[4].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].AssignCexP0Casc0.cex_pipe_p0_r                          |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[4].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].AssignCexP0Casc0.cex_pipe_p0_r                          |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[4].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[1].AssignCexP0Casc0.cex_pipe_p0_r                          |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[4].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].AssignCexP0Casc0.cex_pipe_p1_r                          |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].AssignCexP0Casc0.cex_pipe_p0_r                          |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/p_0_in                                                                                                                          |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].nburst_hp_cnt[7]_i_1_n_0                                                                                   | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_2                                                                                                           |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].nburst_hp_cnt[7]_i_1_n_0                                                                                   | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_2                                                                                                           |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[0]_rep[0]                                      |                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[7].GenW[0].GenH[4].mask_data_r[7]_i_1_n_0                             |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[2].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[7].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                             |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[3].AssignCexP0Casc0.cex_pipe_p0_r                          |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[5].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                             |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[3].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                             |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[6].GenW[0].GenH[6].mask_data_r[7]_i_1_n_0                             |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[4].GenW[0].GenH[7].mask_data_r[7]_i_1_n_0                             |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[2].GenW[0].GenH[5].mask_data_r[7]_i_1_n_0                             |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[5].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                             |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[2].GenW[0].GenH[7].mask_data_r[7]_i_1_n_0                             |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[3].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                             |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[9].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[8].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                             |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[5].GenW[0].GenH[6].mask_data_r[7]_i_1_n_0                             |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[6].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                             |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[5].GenW[0].GenH[4].mask_data_r[7]_i_1_n_0                             |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[5].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                             |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[3].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                             |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[3].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[3].GenW[0].GenH[6].mask_data_r[7]_i_1_n_0                             |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[5].GenW[0].GenH[7].mask_data_r[7]_i_1_n_0                             |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[7].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[6].GenW[0].GenH[5].mask_data_r[7]_i_1_n_0                             |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[9].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[6].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                             |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[9].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[6].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[6].GenW[0].GenH[4].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[8].GenW[0].GenH[7].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[3].GenW[0].GenH[5].mask_data_r[7]_i_1_n_0                             |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[8].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                             |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[8].GenW[0].GenH[4].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[7].GenW[0].GenH[5].mask_data_r[7]_i_1_n_0                             |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[2].GenW[0].GenH[4].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[4].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[4].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                             |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[9].GenW[0].GenH[7].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[4].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].AssignCexP0Casc0.cex_pipe_p1_r                          |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].cex_pipe_p3_r                                           |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                           |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].AssignCexP0Casc0.cex_pipe_p1_r                          |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].AssignCexP0Casc0.cex_pipe_p2_r                          |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].AssignCexP0Casc0.cex_pipe_p1_r                          |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].AssignCexP0Casc0.cex_pipe_p0_r                          |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[9].GenW[0].GenH[6].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].AssignCexP0Casc0.cex_pipe_p1_r                          |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].AssignCexP0Casc0.cex_pipe_p0_r                          |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].AssignCexP0Casc0.cex_pipe_p1_r                          |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[3].GenW[0].GenH[7].mask_data_r[7]_i_1_n_0                             |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].AssignCexP0Casc0.cex_pipe_p0_r                          |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].AssignCexP0Casc0.cex_pipe_p0_r                          |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[2].cex_pipe_p3_r                                           |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[1].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[2].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[9].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[8].GenW[0].GenH[6].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[8].GenW[0].GenH[5].mask_data_r[7]_i_1_n_0                             |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[4].GenW[0].GenH[4].mask_data_r[7]_i_1_n_0                             |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[4].GenW[0].GenH[5].mask_data_r[7]_i_1_n_0                             |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[7].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[6].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                             |                5 |              8 |         1.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[4].GenW[0].GenH[6].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[7].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                             |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[6].GenW[0].GenH[7].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[3].GenW[0].GenH[4].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[5].GenW[0].GenH[5].mask_data_r[7]_i_1_n_0                             |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[4].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[9].GenW[0].GenH[5].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[8].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[5].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                             |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[2].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                             |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[2].GenW[0].GenH[6].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[9].GenW[0].GenH[4].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[8].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                             |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[7].GenW[0].GenH[7].mask_data_r[7]_i_1_n_0                             |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[7].GenW[0].GenH[6].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[2].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[14].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                            |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[15].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                            |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[14].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                            |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[13].GenW[0].GenH[7].mask_data_r[7]_i_1_n_0                            |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[13].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                            |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[12].GenW[0].GenH[5].mask_data_r[7]_i_1_n_0                            |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[11].GenW[0].GenH[6].mask_data_r[7]_i_1_n_0                            |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[0].GenW[0].GenH[5].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[10].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                            |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[1].GenW[0].GenH[5].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[1].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[1].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[15].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                            |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[14].GenW[0].GenH[5].mask_data_r[7]_i_1_n_0                            |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[13].GenW[0].GenH[5].mask_data_r[7]_i_1_n_0                            |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[12].GenW[0].GenH[6].mask_data_r[7]_i_1_n_0                            |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[10].GenW[0].GenH[6].mask_data_r[7]_i_1_n_0                            |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[13].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                            |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[13].GenW[0].GenH[4].mask_data_r[7]_i_1_n_0                            |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[14].GenW[0].GenH[4].mask_data_r[7]_i_1_n_0                            |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[10].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                            |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[1].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[15].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                            |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[15].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                            |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[12].GenW[0].GenH[4].mask_data_r[7]_i_1_n_0                            |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[12].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                            |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[13].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                            |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[12].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                            |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[10].GenW[0].GenH[4].mask_data_r[7]_i_1_n_0                            |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[10].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                            |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[14].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                            |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[12].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                            |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[11].GenW[0].GenH[7].mask_data_r[7]_i_1_n_0                            |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[0].GenW[0].GenH[6].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[14].GenW[0].GenH[6].mask_data_r[7]_i_1_n_0                            |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[1].GenW[0].GenH[4].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[15].GenW[0].GenH[6].mask_data_r[7]_i_1_n_0                            |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[11].GenW[0].GenH[4].mask_data_r[7]_i_1_n_0                            |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[11].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                            |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[11].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                            |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[0].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                             |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[12].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                            |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[11].GenW[0].GenH[5].mask_data_r[7]_i_1_n_0                            |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[0].GenW[0].GenH[4].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[15].GenW[0].GenH[7].mask_data_r[7]_i_1_n_0                            |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[14].GenW[0].GenH[7].mask_data_r[7]_i_1_n_0                            |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[10].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                            |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[1].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[1].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[1].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[10].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[11].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[14].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[11].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[13].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[15].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[14].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[9].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[12].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[8].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[13].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[10].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[12].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[15].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[12].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[8].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[10].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[11].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[15].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[5].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[2].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[3].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[7].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[0].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[11].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[4].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[9].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[14].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[1].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[12].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[7].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[2].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[3].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[4].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[5].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[6].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[14].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[13].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[15].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[0].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[1].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[10].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[6].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[13].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[9].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[4].AssignAsyncImgIcp[3].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[15].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[4].AssignAsyncImgIcp[4].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[12].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[4].AssignAsyncImgIcp[11].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[7].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[13].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[3].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[5].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[6].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[8].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[11].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[0].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[10].AssignAsyncWgtIcp[10].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[10].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[10].AssignAsyncWgtIcp[13].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[10].AssignAsyncWgtIcp[8].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[11].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[10].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[11].AssignAsyncWgtIcp[11].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[11].AssignAsyncWgtIcp[10].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[11].AssignAsyncWgtIcp[12].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[10].AssignAsyncWgtIcp[11].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[10].AssignAsyncWgtIcp[15].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[9].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[10].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[10].AssignAsyncWgtIcp[14].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[10].AssignAsyncWgtIcp[12].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[10].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[10].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[10].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[10].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[12].AssignAsyncWgtIcp[11].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[12].AssignAsyncWgtIcp[13].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[11].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[12].AssignAsyncWgtIcp[10].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[12].AssignAsyncWgtIcp[14].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[12].AssignAsyncWgtIcp[8].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[12].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[11].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[11].AssignAsyncWgtIcp[8].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[13].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[13].AssignAsyncWgtIcp[11].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[13].AssignAsyncWgtIcp[13].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[11].AssignAsyncWgtIcp[15].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[12].AssignAsyncWgtIcp[12].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[12].AssignAsyncWgtIcp[15].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[12].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[11].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[11].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[11].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[11].AssignAsyncWgtIcp[14].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[11].AssignAsyncWgtIcp[9].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[12].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[12].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[13].AssignAsyncWgtIcp[10].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[12].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[12].AssignAsyncWgtIcp[9].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[12].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[11].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[12].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[13].AssignAsyncWgtIcp[14].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[13].AssignAsyncWgtIcp[15].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[13].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[11].AssignAsyncWgtIcp[13].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[12].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[11].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[13].AssignAsyncWgtIcp[12].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[14].AssignAsyncWgtIcp[9].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[14].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[15].AssignAsyncWgtIcp[10].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[13].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[15].AssignAsyncWgtIcp[12].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[14].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[14].AssignAsyncWgtIcp[8].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[15].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[13].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[14].AssignAsyncWgtIcp[10].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[14].AssignAsyncWgtIcp[15].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[13].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[15].AssignAsyncWgtIcp[11].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[14].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[14].AssignAsyncWgtIcp[11].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[15].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[15].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[15].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[12].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[14].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[14].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[14].AssignAsyncWgtIcp[14].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[14].AssignAsyncWgtIcp[12].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[14].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[15].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[15].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[15].AssignAsyncWgtIcp[14].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[15].AssignAsyncWgtIcp[8].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[14].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[10].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[13].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[15].AssignAsyncWgtIcp[15].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[13].AssignAsyncWgtIcp[9].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[11].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[14].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[15].AssignAsyncWgtIcp[9].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[15].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[14].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[13].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[15].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[13].AssignAsyncWgtIcp[8].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[15].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[15].AssignAsyncWgtIcp[13].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[13].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[14].AssignAsyncWgtIcp[13].neg_1x_icp_ocp_r                                                                  |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[13].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[9].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[9].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[11].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[8].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[14].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[14].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[10].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[15].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[12].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[8].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[13].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[11].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[15].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[10].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[9].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[8].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[13].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[10].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[11].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[12].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[12].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[13].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[12].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[15].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[10].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[15].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[8].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[9].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[14].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[8].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[9].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[14].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[11].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[13].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[8].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[9].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[8].AssignAsyncWgtIcp[11].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[8].AssignAsyncWgtIcp[13].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[8].AssignAsyncWgtIcp[15].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[8].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[8].AssignAsyncWgtIcp[12].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[8].AssignAsyncWgtIcp[14].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[8].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[9].AssignAsyncWgtIcp[10].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[9].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[8].AssignAsyncWgtIcp[10].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[8].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[8].AssignAsyncWgtIcp[8].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[8].AssignAsyncWgtIcp[9].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[8].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[8].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[9].AssignAsyncWgtIcp[13].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[9].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[9].AssignAsyncWgtIcp[14].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[9].AssignAsyncWgtIcp[15].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[8].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[9].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[9].AssignAsyncWgtIcp[12].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[9].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[9].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[9].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[9].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[9].AssignAsyncWgtIcp[11].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[9].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[9].AssignAsyncWgtIcp[8].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[8].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[9].AssignAsyncWgtIcp[9].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[8].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[5].AssignAsyncImgIcp[10].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[12].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[0].GenW[0].GenH[7].mask_data_r[7]_i_1_n_0                             |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[11].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[7].AssignAsyncImgIcp[9].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[6].AssignAsyncImgIcp[4].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[7].AssignAsyncImgIcp[8].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[7].AssignAsyncImgIcp[7].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[10].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[7].AssignAsyncImgIcp[6].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[13].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[11].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                            |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[14].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[6].AssignAsyncImgIcp[12].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[15].GenW[0].GenH[5].mask_data_r[7]_i_1_n_0                            |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[1].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[15].GenW[0].GenH[4].mask_data_r[7]_i_1_n_0                            |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[10].GenW[0].GenH[5].mask_data_r[7]_i_1_n_0                            |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[1].GenW[0].GenH[7].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[14].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                            |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[5].AssignAsyncImgIcp[13].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[7].AssignAsyncImgIcp[14].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[6].AssignAsyncImgIcp[15].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[7].AssignAsyncImgIcp[5].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[6].AssignAsyncImgIcp[8].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[5].AssignAsyncImgIcp[12].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[11].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                            |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[13].GenW[0].GenH[6].mask_data_r[7]_i_1_n_0                            |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[1].GenW[0].GenH[6].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[7].AssignAsyncImgIcp[4].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[7].AssignAsyncImgIcp[3].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[12].GenW[0].GenH[7].mask_data_r[7]_i_1_n_0                            |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[13].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                            |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[10].GenW[0].GenH[7].mask_data_r[7]_i_1_n_0                            |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[2].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[0].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                             |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[0].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                             |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[5].AssignAsyncImgIcp[15].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[5].AssignAsyncImgIcp[9].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[7].AssignAsyncImgIcp[15].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[6].AssignAsyncImgIcp[3].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[4].AssignAsyncImgIcp[8].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[15].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[5].AssignAsyncImgIcp[8].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[6].AssignAsyncImgIcp[11].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[4].AssignAsyncImgIcp[9].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenPgN.u_axi_rs/bg[0]_1954                                                    |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenPgN.u_axi_rs/mode2.storage_data_reg[14]_0                                  |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/bg[0]_1955                                                    |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/mode2.storage_data_reg[14]_0                                  |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[7].AssignAsyncImgIcp[2].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[5].AssignAsyncImgIcp[4].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[5].AssignAsyncImgIcp[0].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[7].AssignAsyncImgIcp[13].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[4].AssignAsyncImgIcp[5].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[7].AssignAsyncImgIcp[1].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[7]                                                                                             |                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[8]                                                                                             |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[10]                                                                                            |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[12]                                                                                            |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[2]                                                                                             |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[6]                                                                                             |                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[9]                                                                                             |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[11]                                                                                            |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[4]                                                                                             |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[1]                                                                                             |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[14]                                                                                            |                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[13]                                                                                            |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[15]                                                                                            |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[0]                                                                                             |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[3]                                                                                             |                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[5]                                                                                             |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[6].AssignAsyncImgIcp[2].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[7].DX.d_r_reg[7][0]_rep__0_0[0]                                                                             |                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[7].DX.d_r_reg[7][0]_rep__20_0[0]                                                                            |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[3]                                                                                                            |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[7]                                                                                                            |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[16]                                                                                                           |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[7].AssignAsyncImgIcp[12].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[0]                                                                                                            |                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[7].DX.d_r_reg[7][0]_rep__22_0[1]                                                                            |                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[2]                                                                                                            |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[4]                                                                                                            |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[10]                                                                                                           |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[11]                                                                                                           |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[9]                                                                                                            |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[15]                                                                                                           |                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[7].DX.d_r_reg[7][0]_0[0]                                                                                    |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[7].DX.d_r_reg[7][0]_rep__20_0[1]                                                                            |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[6]                                                                                                            |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[8]                                                                                                            |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[1]                                                                                                            |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[13]                                                                                                           |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[7].DX.d_r_reg[7][0]_rep__19_0[0]                                                                            |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[12]                                                                                                           |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[14]                                                                                                           |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[5]                                                                                                            |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[7].DX.d_r_reg[7][0]_rep__18_0[0]                                                                            |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[5].AssignAsyncImgIcp[14].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/cmd_addr                                                                                    | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/cmd_len                                                    |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[6].AssignAsyncImgIcp[5].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[7].AssignAsyncImgIcp[0].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[6].AssignAsyncImgIcp[13].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[6].AssignAsyncImgIcp[9].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/BIT[5].DX.d_r_reg[5][0][0]                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/areset_d                                                     |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_2[0]                                                     |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_3[1]                                                     |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_3[2]                                                     |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_3[12]                                                    |                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_4[0]                                                     |                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_3[13]                                                    |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_3[4]                                                     |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_3[6]                                                     |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_3[16]                                                    |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[6].AssignAsyncImgIcp[6].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_0[0]                                                     |                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_3[8]                                                     |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_3[0]                                                     |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_3[7]                                                     |                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_3[11]                                                    |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_3[15]                                                    |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_7[1]                                                     |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_3[9]                                                     |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_6[1]                                                     |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_6[0]                                                     |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_3[10]                                                    |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_5[0]                                                     |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_1[0]                                                     |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_3[3]                                                     |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_3[5]                                                     |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[16]_3[14]                                                    |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[5].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[15].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/u_looper_wgt_h/trig_ch                                                                                           | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/u_looper_ch/cnt_r[7]_i_1_n_0                                                    |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[5].AssignAsyncImgIcp[11].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[5].AssignAsyncImgIcp[6].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/cnt_kerh_am_strh                                                                                                 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/reg_pipe_img_bid_in_r_reg[0]                                                    |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/cnt_kerh_am_strh                                                                                                 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/reg_pipe_img_bid_in_r_reg[0]_0                                                  |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[6].AssignAsyncImgIcp[7].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[5].AssignAsyncImgIcp[1].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[1].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[4].AssignAsyncImgIcp[1].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[4].AssignAsyncImgIcp[13].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/m_ram/wea                                                                                             |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[4].AssignAsyncImgIcp[15].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[4].AssignAsyncImgIcp[14].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[14].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/cmd_addr                                                                                    | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/cmd_len                                                    |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[14].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/m_ram/E[0]                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[0].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[6].AssignAsyncImgIcp[1].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[4].AssignAsyncImgIcp[7].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[5].AssignAsyncImgIcp[7].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[8].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[6].AssignAsyncImgIcp[0].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[5].AssignAsyncImgIcp[5].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_rep_0                                       |                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[0]_rep__0[0]                                   |                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_4[0]                                        |                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3][0]                                          |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_rep_0[0]                                    |                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_rep__0[0]                                   |                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_rep__0_0[0]                                 |                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_rep__0_1[0]                                 |                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2][0]                                          |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_0[0]                                        |                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_0[0]                                        |                                                                                                                                                                                 |                8 |              8 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_rep[0]                                      |                                                                                                                                                                                 |                8 |              8 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_3[0]                                        |                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_1[0]                                        |                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_2[0]                                        |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_rep__1_0[0]                                 |                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_rep__1_1[0]                                 |                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_rep__1[0]                                   |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_rep__1_5[0]                                 |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_rep__1_2[0]                                 |                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_rep[0]                                      |                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_rep_1[0]                                    |                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_rep__1_8[0]                                 |                                                                                                                                                                                 |                8 |              8 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_rep__1_9[0]                                 |                                                                                                                                                                                 |                8 |              8 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_rep__1_3[0]                                 |                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_rep__1_7[0]                                 |                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4][0]                                          |                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_0[0]                                        |                                                                                                                                                                                 |                8 |              8 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_rep__1_6[0]                                 |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_rep__1_4[0]                                 |                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[7].AssignAsyncImgIcp[11].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/i___7_n_0                                                                     |                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[2].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[4].AssignAsyncImgIcp[2].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/m_ram/E[0]                                               |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[5].AssignAsyncImgIcp[3].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[6].AssignAsyncImgIcp[10].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[5].AssignAsyncImgIcp[2].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[6].AssignAsyncImgIcp[14].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[8].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[7].AssignAsyncImgIcp[10].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_rep_0                                       |                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[0]_rep[0]                                      |                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[0]_rep__1[0]                                   |                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3][0]                                          |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_rep[0]                                      |                                                                                                                                                                                 |                8 |              8 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_0[0]                                        |                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_rep_0[0]                                    |                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_rep__0[0]                                   |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_rep__0_0[0]                                 |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_rep__0_1[0]                                 |                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_3[0]                                        |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_1[0]                                        |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_4[0]                                        |                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_2[0]                                        |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2][0]                                          |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_0[0]                                        |                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_rep__1_1[0]                                 |                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_rep__1[0]                                   |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_rep__1_0[0]                                 |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_rep__1_2[0]                                 |                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_rep__1_4[0]                                 |                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_rep__1_5[0]                                 |                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_rep__1_6[0]                                 |                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_rep__1_7[0]                                 |                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_rep__1_3[0]                                 |                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_rep__1_8[0]                                 |                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_rep[0]                                      |                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_rep__1_9[0]                                 |                                                                                                                                                                                 |                8 |              8 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_rep_1[0]                                    |                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4][0]                                          |                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[4]_0[0]                                        |                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[4].AssignAsyncImgIcp[6].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/i___7_n_0                                                                     |                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[1].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_0/E[0]                                                                                                            | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_0/m_ram/SR[0]                                                                    |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[10].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_0/m_ram/E[0]                                                                                                      |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_2/m_ram/E[0]                                                                                                      |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[12].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_2/E[0]                                                                                                            | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_2/m_ram/SR[0]                                                                    |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[10].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[4].AssignAsyncImgIcp[10].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[0].cmp_ptr_fifo/m_ram/E[0]                                                                           |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[4].AssignAsyncImgIcp[12].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[1].cmp_ptr_fifo/m_ram/E[0]                                                                           |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[3].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[2].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[4].AssignAsyncImgIcp[0].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[9].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[10].AssignAsyncWgtIcp[9].neg_1x_icp_ocp_r                                                                   |                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[6].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[13].neg_1x_icp_pp_r                                                                     |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[7].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[4].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[9].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[8].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/m_axis_cmd_tdata_reg[28]_0[0]                                                                                    | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_6                                                                                                           |                3 |              8 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/ins_tready_r_reg                                                                                                 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/SR[0]                                                                           |                1 |              9 |         9.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/pool_in_en                                               | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/SR[0]                   |                2 |              9 |         4.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_rd_addr/channel_cnt__0                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_rd_addr/addr_cnt__0                                |                2 |              9 |         4.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_rd_addr/channel_cnt__0                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_rd_addr/addr_cnt__0                                |                2 |              9 |         4.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_3                                                                                                           |                5 |              9 |         1.80 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/pool_in_en                                               | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/SR[0]                   |                2 |              9 |         4.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/width_cnt[9]_i_1_n_0                                                          |                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_fetch/m_axi_gp_araddr[39]_i_1_n_0                                                                                      | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_fetch/m_axi_gp_araddr[11]_i_1_n_0                                                     |                2 |              9 |         4.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp0_reg/PS8_i[0]                                                                                                                    |                                                                                                                                                                                 |                1 |              9 |         9.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/counter[8]_i_1_n_0                                                                               | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/areset_d                                                        |                2 |              9 |         4.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp2_reg/PS8_i[0]                                                                                                                    |                                                                                                                                                                                 |                1 |              9 |         9.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/width_cnt[9]_i_1__1_n_0                                                       |                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/m_ram/wack                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/areset_d                                                   |                3 |             10 |         3.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp2_reg/wack                                                                                                                        |                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_fetch_param/p_2_in                                                                                                                      | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_fetch_param/cfg_wr_width_o[9]_i_1_n_0                                                                  |                1 |             10 |        10.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_fetch_param/cfg_en_d_reg_n_0_[3]                                                                                                        | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_fetch_param/cfg_wr_width_o[19]_i_1_n_0                                                                 |                2 |             10 |         5.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_rd_addr/width_cnt__0                                                                | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_rd_addr/width_cnt[9]_i_1__2_n_0                    |                2 |             10 |         5.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp0_reg/wack                                                                                                                        |                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/u_dly_rvalid/wack_0                                                                                            | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[12].u_fifo/u_axis_sync_fifo/areset_d                                                            |                3 |             10 |         3.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[3].AssignCexP0Casc0.cex_pipe_p1_r                          |                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/E[0]                                                     | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/p_0_in                                       |                2 |             10 |         5.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/u_dly_rvalid/wack                                                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[13].u_fifo/u_axis_sync_fifo/areset_d                                                            |                2 |             10 |         5.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/ins_tready_r_reg[0]                                                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                  |                3 |             10 |         3.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/channel_done_d00                                                                            | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/width_cnt[9]_i_1__3_n_0                                    |                2 |             10 |         5.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].ready_for_cfg_reg[0][0]                       | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_1                                                                                                           |                3 |             10 |         3.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].got_dm_tlast_reg_2[0]                         | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_4                                                                                                           |                3 |             10 |         3.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/E[0]                                                     | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/p_0_in                                       |                4 |             10 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_rd_addr/width_cnt__0                                                                | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_rd_addr/width_cnt[9]_i_1__0_n_0                    |                2 |             10 |         5.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/channel_done_d00                                                                            | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/width_cnt[9]_i_1__4_n_0                                    |                2 |             10 |         5.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/m_ram/wack                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/areset_d                                                   |                3 |             10 |         3.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/trig_wgt_jump[0]                                                                                                     | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/wgt_h_vld_r_reg[0]_2[0]                                                             |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/img_w_vld_r_reg[0]_0[0]                                                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/start_img_r[5]                                                                                                 |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/img_w_vld_r_reg[0]_0[0]                                                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/rst_reg_1[0]                                                                     |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/img_w_vld_r_reg[0]_0[0]                                                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/rst_reg_2[0]                                                                     |                3 |             11 |         3.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/m_ram/start_r_d1_reg_0[0]                                                                             | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst                                                                                                                      |                7 |             11 |         1.57 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/so_wr_r_reg_1[0]                                                                                                                      | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_addr_gen/addr_pxl_in_strh_0                                                               |                4 |             11 |         2.75 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_rd_addr/addr_cnt_ingrp                                                              |                                                                                                                                                                                 |                3 |             11 |         3.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/m_ram/reg_instr_type_r_reg[0]                                                                         | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/start_r_d1_reg_2[0]                                                              |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/m_ram/start_r_d1_reg[0]                                                                               | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst                                                                                                                      |                4 |             11 |         2.75 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/BIT[5].DX.d_r_reg[5][0]_0[0]                                                            | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_3                                                                                                           |                5 |             11 |         2.20 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/rack                                                                     | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/areset_d                                      |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN                                                                                                             |               10 |             11 |         1.10 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/rack                                                                     | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/areset_d                                      |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].cfg_buf_wr_offset[3]_i_3_0[0]                 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/m_axis_tvalid_reg                       |                3 |             11 |         3.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/reg_bid_in_r_reg[0]_1                                                            |                3 |             11 |         3.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].cfg_buf_wr_offset[7]_i_5_0[0]                 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/m_axis_tvalid_reg                       |                3 |             11 |         3.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/GenAddr[0].u_bank/addr_start_am_strh_all_r[32]_i_1__10_n_0                                                          | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/GenAddr[0].u_bank/addr_start_am_strh_all_r[43]_i_1__10_n_0                         |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].hp_send_len_cnt[10]_i_2_n_0                                                                                | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].hp_send_done0                                                             |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].hp_send_len_cnt[10]_i_2_n_0                                                                                | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].hp_send_done0                                                             |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/pad_start_num                                                       | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/length_m_wr_num                    |                3 |             11 |         3.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/pad_start_num                                                       | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/length_m_wr_num                    |                3 |             11 |         3.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data0                                                                           |                                                                                                                                                                                 |                3 |             11 |         3.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/u_ds_eotrig/GenSrl16E.GenSrl[0].q_reg_reg_0                                                                                      | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/so_wr_o                                                                                              |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[13]_1[0]                                                     | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_3                                                                                                           |                3 |             11 |         3.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].weights_wr_buf_addr[0][10]_i_1_n_0                                                         |                                                                                                                                                                                 |                4 |             11 |         2.75 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].bias_wr_buf_addr[1][10]_i_1_n_0                                                            |                                                                                                                                                                                 |                4 |             11 |         2.75 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].img_wr_buf_addr[1][10]_i_1_n_0                                                             |                                                                                                                                                                                 |                4 |             11 |         2.75 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].next_pixel_st_addr[10]_i_1_n_0                                                             |                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].weights_wr_buf_addr[1][10]_i_1_n_0                                                         |                                                                                                                                                                                 |                4 |             11 |         2.75 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/rd_pt0                                                                        | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_5                                                                                                           |                5 |             11 |         2.20 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].img_wr_buf_addr[0][10]_i_1_n_0                                                             |                                                                                                                                                                                 |                4 |             11 |         2.75 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].next_pixel_st_addr[10]_i_1_n_0                                                             |                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[0].u_bank/addr_start_am_strh_all_r[32]_i_1__6_n_0                                                   | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[0].u_bank/addr_start_am_strh_all_r[43]_i_1__6_n_0                  |                4 |             11 |         2.75 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[3].u_bank/addr_start_am_strh_all_r[32]_i_1__3_n_0                                                   | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[3].u_bank/addr_start_am_strh_all_r[43]_i_1__3_n_0                  |                4 |             11 |         2.75 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[1].u_bank/addr_start_am_strh_all_r[32]_i_1__5_n_0                                                   | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[1].u_bank/addr_start_am_strh_all_r[43]_i_1__5_n_0                  |                3 |             11 |         3.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[2].u_bank/addr_start_am_strh_all_r[32]_i_1__4_n_0                                                   | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[2].u_bank/addr_start_am_strh_all_r[43]_i_1__4_n_0                  |                4 |             11 |         2.75 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_rd_addr/addr_cnt__0                                                                 |                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_rd_addr/addr_cnt_ingrp                                                              |                                                                                                                                                                                 |                4 |             11 |         2.75 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[7].u_bank/addr_start_am_strh_all_r[32]_i_1_n_0                                                      | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[7].u_bank/addr_start_am_strh_all_r[43]_i_1_n_0                     |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[4].u_bank/addr_start_am_strh_all_r[32]_i_1__2_n_0                                                   | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[4].u_bank/addr_start_am_strh_all_r[43]_i_1__2_n_0                  |                4 |             11 |         2.75 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[5].u_bank/addr_start_am_strh_all_r[32]_i_1__1_n_0                                                   | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[5].u_bank/addr_start_am_strh_all_r[43]_i_1__1_n_0                  |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[6].u_bank/addr_start_am_strh_all_r[32]_i_1__0_n_0                                                   | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[6].u_bank/addr_start_am_strh_all_r[43]_i_1__0_n_0                  |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/E[0]                                                                                                             | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/addr_kerh_in_strh                                                          |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/img_w_vld_r_reg[0]_0[0]                                                                                          | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                         |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/img_w_vld_r_reg[0]_0[0]                                                                                          | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/u_looper_img_w/cnt_r[10]_i_1_n_0                                                |                3 |             11 |         3.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/img_w_vld_r_reg[0]_0[0]                                                                                          | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/start_img_r                                                                                       |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/wgt_h_vld_r_reg[0]_0[0]                                                                                          | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/SR[0]                                                                           |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/E[0]                                                                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst                                                                                                                      |                3 |             11 |         3.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_pad_mask/pix_base_coor_w_r[1][10]_i_1_n_0                                                                            | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                         |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_pad_mask/GenInitCoorH[1].pix_base_coor_h_r[1][10]_i_2_n_0                                                            | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                         |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].bias_wr_buf_addr[0][10]_i_1_n_0                                                            |                                                                                                                                                                                 |                4 |             11 |         2.75 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_pad_mask/GenInitCoorH[3].pix_base_coor_h_r[3][10]_i_1_n_0                                                            | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                         |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_pad_mask/GenInitCoorH[4].pix_base_coor_h_r[4][10]_i_1_n_0                                                            | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                         |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_pad_mask/GenInitCoorH[5].pix_base_coor_h_r[5][10]_i_1_n_0                                                            | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                         |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_pad_mask/GenInitCoorH[6].pix_base_coor_h_r[6][10]_i_1_n_0                                                            | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                         |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_pad_mask/GenInitCoorH[7].pix_base_coor_h_r[7][10]_i_1_n_0                                                            | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                         |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/m_ram/E[0]                                                                                       | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/start                                                                         |                3 |             11 |         3.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/data_cnt[10]_i_2_n_0                                                                                                         | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_fifo_start/SR[0]                                                                          |                4 |             11 |         2.75 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_alu_bkwr_addr_gen/E[0]                                                                                       | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_ds_startact/start_act                                                       |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/rd_pt0                                                                        | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                  |                6 |             11 |         1.83 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_alu_bkwr_addr_gen/p_2_in                                                                                     | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_ds_startact/SR[0]                                                           |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/reg_pipe_img_bid_in_r_reg[0]_1                                                                |                1 |             11 |        11.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_alu_bkwr_addr_gen/p_2_in                                                                                     | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/img_cnt[10]_i_1_n_0                                                           |                1 |             11 |        11.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/reg_bid_in_r_reg[2]_1                                                            |                5 |             11 |         2.20 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_pad_mask/pix_base_coor_w_r[1][10]_i_1__0_n_0                                                                                 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/rst_reg_1[0]                                                                     |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_pad_mask/GenInitCoorH[1].pix_base_coor_h_r[1][10]_i_2__0_n_0                                                                 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/rst_reg_1[0]                                                                     |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/set_cnt__0__0                                                                                            | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/chn_running_reg_1[0]                                                    |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_pad_mask/GenInitCoorH[2].pix_base_coor_h_r[2][10]_i_1__0_n_0                                                                 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/rst_reg_1[0]                                                                     |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_pad_mask/GenInitCoorH[3].pix_base_coor_h_r[3][10]_i_1__0_n_0                                                                 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/rst_reg_1[0]                                                                     |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_pad_mask/GenInitCoorH[5].pix_base_coor_h_r[5][10]_i_1__0_n_0                                                                 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/rst_reg_1[0]                                                                     |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_pad_mask/GenInitCoorH[4].pix_base_coor_h_r[4][10]_i_1__0_n_0                                                                 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/rst_reg_1[0]                                                                     |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/GenAddr[3].u_bank/addr_start_am_strh_all_r[32]_i_1__7_n_0                                                           | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/GenAddr[3].u_bank/addr_start_am_strh_all_r[43]_i_1__7_n_0                          |                4 |             11 |         2.75 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_pad_mask/GenInitCoorH[7].pix_base_coor_h_r[7][10]_i_1__0_n_0                                                                 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/rst_reg_1[0]                                                                     |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_pad_mask/GenInitCoorH[6].pix_base_coor_h_r[6][10]_i_1__0_n_0                                                                 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/rst_reg_1[0]                                                                     |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/GenAddr[1].u_bank/addr_start_am_strh_all_r[32]_i_1__9_n_0                                                           | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/GenAddr[1].u_bank/addr_start_am_strh_all_r[43]_i_1__9_n_0                          |                3 |             11 |         3.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/GenAddr[2].u_bank/addr_start_am_strh_all_r[32]_i_1__8_n_0                                                           | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/GenAddr[2].u_bank/addr_start_am_strh_all_r[43]_i_1__8_n_0                          |                5 |             11 |         2.20 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_ds_startact/GenSrl16E.GenSrl[0].q_reg_reg_1[0]                                                               | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_alu_bkwr_addr_gen/addr_pxl_in_strh_0                                        |                4 |             11 |         2.75 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_pad_mask/GenInitCoorH[2].pix_base_coor_h_r[2][10]_i_1_n_0                                                            | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                         |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/start                                                                                                                          |                                                                                                                                                                                 |                3 |             11 |         3.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/m_ram/BIT[5].DX.d_r_reg[5][0]_0[0]                                                                    |                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/reg_bid_in_r_reg[2]_0                                                            |                5 |             11 |         2.20 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/reg_pipe_img_bid_in_r_reg[3]_0[2]                                                             |                3 |             11 |         3.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/so_wr_o                                                                                                                               |                                                                                                                                                                                 |                5 |             11 |         2.20 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_rd_addr/addr_cnt__0                                                                 |                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/m_ram/E[0]                                                                                |                                                                                                                                                                                 |                1 |             12 |        12.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_mean/GenLoadN.u_fifo_load_wr_img/wack                                             | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_mean/GenLoadN.u_fifo_load_wr_img/areset_d        |                3 |             12 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/m_ram/E[0]                                                                                |                                                                                                                                                                                 |                1 |             12 |        12.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/dpd_update_reg_0[0]                                                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_6                                                                                                           |                2 |             13 |         6.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/dpd_update_reg_1[0]                                                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                  |                2 |             13 |         6.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/dpd_update_reg_2[0]                                                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                  |                2 |             13 |         6.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/dpd_update_reg_1[0]                                                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                  |                2 |             13 |         6.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/start_img_r[5]                                                                                                 |                4 |             13 |         3.25 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/E[0]                                                                                                             | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_6                                                                                                           |                2 |             13 |         6.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/dpd_update_reg_1[0]                                                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                  |                2 |             13 |         6.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/dpd_update_reg_0[0]                                                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_6                                                                                                           |                2 |             13 |         6.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/dpd_update_reg_2[0]                                                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                  |                2 |             13 |         6.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/dpd_update_reg_1[0]                                                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_6                                                                                                           |                2 |             13 |         6.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/dpd_update_reg_0[0]                                                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                  |                2 |             13 |         6.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/dpd_update_reg_0[0]                                                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_6                                                                                                           |                2 |             13 |         6.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/dpd_update_reg_2[0]                                                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                  |                2 |             13 |         6.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[3].AssignCexP0Casc0.cex_pipe_p1_r                          |                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].AssignCexP0Casc0.cex_pipe_p1_r                          |                                                                                                                                                                                 |                5 |             14 |         2.80 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[2].AssignCexP0Casc0.cex_pipe_p1_r                          |                                                                                                                                                                                 |                5 |             14 |         2.80 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[3].AssignCexP0Casc0.cex_pipe_p0_r                          |                                                                                                                                                                                 |                6 |             14 |         2.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[3].AssignCexP0Casc0.cex_pipe_p2_r                          |                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pool_pea_tvalid                                                                                                                | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pea_tvalid_d_reg_6                                                                            |                6 |             14 |         2.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[3].AssignCexP0Casc0.cex_pipe_p2_r                          |                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pool_pea_tvalid                                                                                                                | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pea_tvalid_d_reg_7                                                                            |                9 |             14 |         1.56 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pool_pea_tvalid                                                                                                                | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pea_tvalid_d_reg_1                                                                            |               11 |             14 |         1.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].AssignCexP0Casc0.cex_pipe_p0_r                          |                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[2].AssignCexP0Casc0.cex_pipe_p1_r                          |                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pool_pea_tvalid                                                                                                                | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pea_tvalid_d_reg_4                                                                            |                8 |             14 |         1.75 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pool_pea_tvalid                                                                                                                | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pea_tvalid_d_reg_8                                                                            |                9 |             14 |         1.56 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pool_pea_tvalid                                                                                                                | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pea_tvalid_d_reg_2                                                                            |               10 |             14 |         1.40 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].AssignCexP0Casc0.cex_pipe_p0_r                          |                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].AssignCexP0Casc0.cex_pipe_p1_r                          |                                                                                                                                                                                 |                5 |             14 |         2.80 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].AssignCexP0Casc0.cex_pipe_p1_r                          |                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[2].AssignCexP0Casc0.cex_pipe_p0_r                          |                                                                                                                                                                                 |                7 |             14 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[2].cex_pipe_p3_r                                           |                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].AssignCexP0Casc0.cex_pipe_p2_r                          |                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                           |                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].AssignCexP0Casc0.cex_pipe_p1_r                          |                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pool_pea_tvalid                                                                                                                | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pea_tvalid_d_reg_3                                                                            |               11 |             14 |         1.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].AssignCexP0Casc0.cex_pipe_p1_r                          |                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pool_pea_tvalid                                                                                                                | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pea_tvalid_d_reg_0                                                                            |               10 |             14 |         1.40 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].AssignCexP0Casc0.cex_pipe_p1_r                          |                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[2].AssignCexP0Casc0.cex_pipe_p2_r                          |                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pool_pea_tvalid                                                                                                                | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pea_tvalid_d_reg_5                                                                            |               12 |             14 |         1.17 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[2].AssignCexP0Casc0.cex_pipe_p1_r                          |                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].AssignCexP0Casc0.cex_pipe_p1_r                          |                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].got_dm_tlast_reg_3[0]                         | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_4                                                                                                           |                3 |             15 |         5.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].p_hp_valid_nbyte                                                                                           |                                                                                                                                                                                 |                2 |             15 |         7.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].p_hp_valid_nbyte                                                                                           |                                                                                                                                                                                 |                2 |             15 |         7.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/state_machines[0].augm_enable.augm_en_reg                               | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/rst_n_r_reg                            |                4 |             15 |         3.75 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/FSM_sequential_state_machines[0].cs_reg[0]                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_1                                                                                                           |                4 |             15 |         3.75 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/state_machines[0].augm_enable.augm_en_reg_1[0]                          | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_1                                                                                                           |                5 |             15 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/state_machines[1].cs_reg[0]_7                                           | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/state_machines[1].p0_bigger_reg_6      |                4 |             15 |         3.75 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/gen_dm_port_st_machines[1].cfg_dm_wr_en_reg[1]_0[0]                     | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_4                                                                                                           |                5 |             15 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/state_machines[1].p0_bigger_reg_1[0]                                    | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_4                                                                                                           |                4 |             15 |         3.75 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/state_machines[1].cfg_wr_offset0                                                                                 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_4                                                                                                           |                5 |             15 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/ins_tready_r_reg[0]                                                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_3                                                                                                           |                5 |             15 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/state_machines[0].static_cfg_in_chs_minus_BANK_COL_NUM                                                           | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_1                                                                                                           |                7 |             15 |         2.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/E[0]                                                                                           |                                                                                                                                                                                 |                5 |             15 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode1.m_valid_i_reg_0[0]                                                                       |                                                                                                                                                                                 |                4 |             15 |         3.75 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode1.m_valid_i_reg[0]                                                                         |                                                                                                                                                                                 |                4 |             15 |         3.75 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_axi_rs_save_data_addr/rd_ready                                                                |                                                                                                                                                                                 |                4 |             15 |         3.75 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/prog_full_reg[0]                                                                               |                                                                                                                                                                                 |                5 |             15 |         3.00 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/prdata0                                                                                                                                                                      |                                                                                                                                                                                 |                8 |             15 |         1.88 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/ker_d_vld_r_reg[0]_0[0]                                                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/start_img_r_reg[5][0]                                                               |                3 |             15 |         5.00 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/prdata0                                                                                                                                                                      | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/penable_reg_1                                                                                                                               |                6 |             15 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_axi_rs_save_data_addr/rd_ready                                                                |                                                                                                                                                                                 |                4 |             15 |         3.75 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/m_axis_tvalid_reg_1[0]                                                   | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_1                                                                                                           |                4 |             15 |         3.75 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/bg[0]_178                                        |                5 |             16 |         3.20 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_init_ten_d1_n_r[2]                                                                                            |                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/gen_bram_dram.ram_data_reg[142]                               |                4 |             16 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].cfg_buf_wr_offset[7]_i_5_0[0]                 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_bram_dram.ram_data_reg[19]_0[0]     |                4 |             16 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/reg_bias_shf_r_reg[1]_0                                                          |                8 |             16 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].cfg_buf_wr_offset[3]_i_3_0[0]                 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/rst_n_r_reg[0]                          |                6 |             16 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].AssignCexP0Casc0.cex_pipe_p1_r                          |                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_start_reg_0[0]                                                                                             | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_profiler/reg_pend_cnt_r[15]_i_1_n_0                                                   |                3 |             16 |         5.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_7                                                                                                           |                8 |             16 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].dm_trans_valid_reg[0]                         | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_1                                                                                                           |                4 |             16 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].cnt_hp_send_nbyte[15]_i_2_n_0                                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].cnt_hp_send_nbyte[15]_i_1_n_0                                             |                3 |             16 |         5.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/m_ram/wea                                                |                                                                                                                                                                                 |                1 |             16 |        16.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/E[0]                                                                     | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_4                                                                                                           |                4 |             16 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/m_ram/wea                                                |                                                                                                                                                                                 |                1 |             16 |        16.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].AssignCexP0Casc0.cex_pipe_p0_r                          |                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[7].u_ds_bidsel/BIT[1].DX.d_r_reg[1][3]_0                           |                2 |             16 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[3].AssignCexP0Casc0.cex_pipe_p1_r                          |                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].AssignCexP0Casc0.cex_pipe_p0_r                          |                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/max_tree_pipe_u0/E[0]                                            |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].AssignCexP0Casc0.cex_pipe_p0_r                          |                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_init_ten_d1_n_r[3]                                                                                            |                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].AssignCexP0Casc0.cex_pipe_p1_r                          |                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/m_ram/wea                                                                                 |                                                                                                                                                                                 |                1 |             16 |        16.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_init_ten_d1_n_r[1]                                                                                            |                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].cfg_buf_wr_offset[7]_i_5_0[0]                 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/rst_n_r_reg[0]                          |                3 |             16 |         5.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/m_ram/wea                                                                                 |                                                                                                                                                                                 |                1 |             16 |        16.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_start_plus_reg_1[0]                                                                                        | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_profiler/reg_pend_cnt_r[15]_i_1_n_0                                                   |                2 |             16 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_end_plus_reg_0[0]                                                                                          | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_profiler/reg_pend_cnt_r[15]_i_1_n_0                                                   |                2 |             16 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/pool_in_en                                               | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_5                                                                                                           |                4 |             16 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/max_tree_pipe_u0/E[0]                                            |                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/s_axi_bid0                                                                                                                                                                   |                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/s_axi_rid0                                                                                                                                                                   |                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/reg_mode_hsigmoid_reg                                                            |               16 |             16 |         1.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_end_reg_0[0]                                                                                               | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_profiler/reg_pend_cnt_r[15]_i_1_n_0                                                   |                3 |             16 |         5.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/m_axis_cmd_tdata_reg[28]_0[0]                                                                                    | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_3                                                                                                           |                4 |             16 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/cend                                                                                                             | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_profiler/reg_pend_cnt_r[15]_i_1_n_0                                                   |                3 |             16 |         5.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/E[0]                                                                    |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/E[0]                                                                                                             | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_profiler/reg_pend_cnt_r[15]_i_1_n_0                                                   |                3 |             16 |         5.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/E[0]                                                                    |                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_init_ten_d1_n_r[0]                                                                                            |                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].cnt_hp_send_nbyte[15]_i_2_n_0                                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].cnt_hp_send_nbyte[15]_i_1_n_0                                             |                3 |             16 |         5.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].cfg_buf_wr_offset[3]_i_3_0[0]                 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/rst_n_r_reg_0[0]                        |                5 |             16 |         3.20 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[2].u_routing/GenPgN.u_axi_rs/bg[0]_1844                                                    |                3 |             16 |         5.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/p_41_out                                                                                                                        |                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/gen_bram_dram.ram_data_reg[142]                               |                4 |             16 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/pool_in_en                                               | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_7                                                                                                           |                4 |             16 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/E[0]                                                                                                             | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_profiler/reg_pend_cnt_r[15]_i_1_n_0                                                   |                3 |             16 |         5.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/p_48_out                                                                                                                        |                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_addr_gen/bank_res_reg[3]_1[0]                                                             |                4 |             16 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_end_reg_0[0]                                                                                               | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_profiler/reg_pend_cnt_r[15]_i_1_n_0                                                   |                3 |             16 |         5.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/rack                                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                               |                3 |             17 |         5.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/start_img_r                                                                                       |                4 |             17 |         4.25 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/rack                                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                               |                2 |             17 |         8.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].wgt_wr_buf_en_d1_reg[0]_0                                 |                5 |             17 |         3.40 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/BIT[5].DX.d_r_reg[5][0][0]                                                              |                                                                                                                                                                                 |                2 |             17 |         8.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_1                                                                                                           |               10 |             18 |         1.80 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_4                                                                                                           |               11 |             18 |         1.64 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr0                                                                                                                                                                       |                                                                                                                                                                                 |                4 |             18 |         4.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_ker_d_jump_dly2/E[0]                                                                                                         |                                                                                                                                                                                 |                2 |             18 |         9.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp2_reg/E[0]                                                                                                                        | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/channel_cnt[21]_i_1__0_n_0                                 |                3 |             18 |         6.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp0_reg/E[0]                                                                                                                        | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/channel_cnt[21]_i_1_n_0                                    |                3 |             18 |         6.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/m_ram/rack                                                        | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/areset_d                         |                2 |             19 |         9.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_ds_din/wack                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/areset_d                                                        |                2 |             19 |         9.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/m_ram/wack                                        | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/areset_d         |                2 |             19 |         9.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/wack                                                                                       | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/areset_d                                                             |                2 |             19 |         9.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/m_ram/wack                                                                                            | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/areset_d                                                             |                4 |             19 |         4.75 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/m_ram/rack                                                        | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/areset_d                         |                3 |             19 |         6.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/wgt_h_vld_r_reg[0]_0[0]                                                                                              |                                                                                                                                                                                 |                5 |             19 |         3.80 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/wack                                                                                            | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/areset_d                                                             |                2 |             19 |         9.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_fetch/wack                                                                                                             | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/areset_d                                                        |                2 |             21 |        10.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].got_dm_tlast_reg                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_4                                                                                                           |                7 |             21 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].got_dm_tlast_reg                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_1                                                                                                           |                9 |             21 |         2.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_fetch_param/p_2_in                                                                                                                      |                                                                                                                                                                                 |                6 |             22 |         3.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_fetch_param/cfg_en_d_reg_n_0_[3]                                                                                                        |                                                                                                                                                                                 |                7 |             22 |         3.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].AssignCexP0Casc0.cex_pipe_p0_r                          |                                                                                                                                                                                 |               10 |             22 |         2.20 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/start                                                                                                          |                                                                                                                                                                                 |                7 |             22 |         3.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/so_wr_pre2_o                                                                                                                          |                                                                                                                                                                                 |                7 |             22 |         3.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/channel_len0                                                                                |                                                                                                                                                                                 |                3 |             22 |         7.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].AssignCexP0Casc0.cex_pipe_p2_r                          |                                                                                                                                                                                 |                5 |             22 |         4.40 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/channel_len0                                                                                |                                                                                                                                                                                 |                3 |             22 |         7.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/reg_mode_maxp_dsm                                                                |                4 |             22 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/save_num_remain[22]_i_1__0_n_0                                                |                                                                                                                                                                                 |                7 |             23 |         3.29 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/wack_0                                                                                     | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_fifo/areset_d                                                             |                4 |             23 |         5.75 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/save_num_remain[22]_i_1_n_0                                                   |                                                                                                                                                                                 |                6 |             23 |         3.83 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_verreg/prdata0_n_0                                                                                                                                                               | top_i/rst_gen_reg/U0/peripheral_aresetn[0]                                                                                                                                      |                9 |             23 |         2.56 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/GenAddr[3].u_bank/cnt_kerh_am_strh                                                                                  |                                                                                                                                                                                 |               10 |             24 |         2.40 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/E[0]                                                                                    |                                                                                                                                                                                 |                2 |             24 |        12.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/u_ds_soall/DIB[0]                                                                                                |                                                                                                                                                                                 |                8 |             24 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/cmd_addr                                                                                    |                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/cmd_addr                                                                                    |                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[13].so_tbias_pre_r                                                                                                     |                                                                                                                                                                                 |               13 |             26 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[0].so_tbias_pre_r                                                                                                      |                                                                                                                                                                                 |               13 |             26 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[11].so_tbias_pre_r                                                                                                     |                                                                                                                                                                                 |               11 |             26 |         2.36 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[10].so_tbias_pre_r                                                                                                     |                                                                                                                                                                                 |                8 |             26 |         3.25 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[12].so_tbias_pre_r                                                                                                     |                                                                                                                                                                                 |               12 |             26 |         2.17 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[3].so_tbias_pre_r                                                                                                      |                                                                                                                                                                                 |                5 |             26 |         5.20 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[15].so_tbias_pre_r                                                                                                     |                                                                                                                                                                                 |                6 |             26 |         4.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[1].so_tbias_pre_r                                                                                                      |                                                                                                                                                                                 |               14 |             26 |         1.86 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[14].so_tbias_pre_r                                                                                                     |                                                                                                                                                                                 |                9 |             26 |         2.89 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/E[0]                                                                                                                           | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_7                                                                                                           |                9 |             26 |         2.89 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/prdata0_0                                                                                                                                                                    |                                                                                                                                                                                 |               13 |             26 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[9].so_tbias_pre_r                                                                                                      |                                                                                                                                                                                 |               10 |             26 |         2.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[7].so_tbias_pre_r                                                                                                      |                                                                                                                                                                                 |                8 |             26 |         3.25 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[8].so_tbias_pre_r                                                                                                      |                                                                                                                                                                                 |               16 |             26 |         1.62 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[2].so_tbias_pre_r                                                                                                      |                                                                                                                                                                                 |                9 |             26 |         2.89 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[6].so_tbias_pre_r                                                                                                      |                                                                                                                                                                                 |                6 |             26 |         4.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[5].so_tbias_pre_r                                                                                                      |                                                                                                                                                                                 |               14 |             26 |         1.86 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[4].so_tbias_pre_r                                                                                                      |                                                                                                                                                                                 |               11 |             26 |         2.36 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[9]_0[0]                                                                                                                                                            |                                                                                                                                                                                 |               16 |             28 |         1.75 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[2]_rep_4[0]                                                                                                                                                        |                                                                                                                                                                                 |               18 |             28 |         1.56 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[3]_6[0]                                                                                                                                                            |                                                                                                                                                                                 |               20 |             28 |         1.40 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[3]_5[0]                                                                                                                                                            |                                                                                                                                                                                 |               16 |             28 |         1.75 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   |                                                                                                                                                                                                                  |                                                                                                                                                                                 |               10 |             28 |         2.80 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   |                                                                                                                                                                                                                  | top_i/rst_gen_reg/U0/peripheral_aresetn[0]                                                                                                                                      |               12 |             28 |         2.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/wack                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d         |                3 |             28 |         9.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_fetch/m_axi_gp_araddr[39]_i_1_n_0                                                                                      |                                                                                                                                                                                 |                6 |             28 |         4.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/wack                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d         |                3 |             28 |         9.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[5].GenWP[0].u_nl/neg_clr_en                                                              |                7 |             29 |         4.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[6].GenWP[0].u_nl/neg_clr_en                                                              |                5 |             29 |         5.80 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[14].GenWP[0].u_nl/neg_clr_en                                                             |                5 |             29 |         5.80 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[8].GenWP[0].u_nl/neg_clr_en                                                              |                7 |             29 |         4.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[11].GenWP[0].u_nl/neg_clr_en                                                             |                6 |             29 |         4.83 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[10].GenWP[0].u_nl/neg_clr_en                                                             |                7 |             29 |         4.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[12].GenWP[0].u_nl/neg_clr_en                                                             |                8 |             29 |         3.62 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[15].GenWP[0].u_nl/neg_clr_en                                                             |                5 |             29 |         5.80 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[7].GenWP[0].u_nl/neg_clr_en                                                              |                7 |             29 |         4.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[9].GenWP[0].u_nl/neg_clr_en                                                              |                4 |             29 |         7.25 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[4].GenWP[0].u_nl/neg_clr_en                                                              |                6 |             29 |         4.83 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[2].GenWP[0].u_nl/neg_clr_en                                                              |                7 |             29 |         4.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[3].GenWP[0].u_nl/neg_clr_en                                                              |                5 |             29 |         5.80 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[13].GenWP[0].u_nl/neg_clr_en                                                             |                7 |             29 |         4.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[0].GenWP[0].u_nl/neg_clr_en                                                              |                7 |             29 |         4.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[1].GenWP[0].u_nl/neg_clr_en                                                              |                6 |             29 |         4.83 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r                                                                                                                  |               12 |             30 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/m_ram/rack                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/areset_d                                                   |                6 |             31 |         5.17 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/m_ram/rack                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/areset_d                                                   |                3 |             31 |        10.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[12].u_fifo/u_axis_sync_fifo/m_ram/rack                                                                                           | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[12].u_fifo/u_axis_sync_fifo/areset_d                                                            |                4 |             31 |         7.75 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/m_ram/rack                                       | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/areset_d        |                6 |             31 |         5.17 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[13].u_fifo/u_axis_sync_fifo/m_ram/rack                                                                                           | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[13].u_fifo/u_axis_sync_fifo/areset_d                                                            |                4 |             31 |         7.75 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_en                                                   |                7 |             32 |         4.57 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/instr_ready_reg[4]                                                                               | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/SR[0]                                                           |               14 |             32 |         2.29 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_en                                                   |                8 |             32 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre3[126]_i_1_n_0 |                7 |             32 |         4.57 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/rack                                                                                       |                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/cnt_kerh_am_strh                                                                                                 |                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/instr_ready_reg[1]                                                                               | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/SR[0]                                                           |                7 |             32 |         4.57 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/pe_mode_ele_m_reg_n_0                                                                                          |               12 |             32 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/instr_ready_reg[3]                                                                               | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/SR[0]                                                           |                9 |             32 |         3.56 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/pwdata0                                                                                                                                                                      |                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/E[0]                                                                                                                                                                         |                                                                                                                                                                                 |               20 |             32 |         1.60 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[2]_rep_0[0]                                                                                                                                                        |                                                                                                                                                                                 |               21 |             32 |         1.52 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/instr_ready_reg[0]                                                                               | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/SR[0]                                                           |               13 |             32 |         2.46 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[5]_3[0]                                                                                                                                                            |                                                                                                                                                                                 |               16 |             32 |         2.00 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[2]_rep_2[0]                                                                                                                                                        |                                                                                                                                                                                 |               18 |             32 |         1.78 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/instr_ready_reg[5]                                                                               | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/SR[0]                                                           |               14 |             32 |         2.29 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[5]_5[0]                                                                                                                                                            |                                                                                                                                                                                 |               20 |             32 |         1.60 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[3]_4[0]                                                                                                                                                            |                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/penable_reg_0[0]                                                                                                                                                             | top_i/rst_gen_reg/U0/peripheral_aresetn[0]                                                                                                                                      |               10 |             32 |         3.20 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/instr_ready_reg[2]                                                                               | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/SR[0]                                                           |               13 |             32 |         2.46 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[3]_0[0]                                                                                                                                                            |                                                                                                                                                                                 |               16 |             32 |         2.00 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[4]_rep_2[0]                                                                                                                                                        |                                                                                                                                                                                 |               21 |             32 |         1.52 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[3]_3[0]                                                                                                                                                            |                                                                                                                                                                                 |               17 |             32 |         1.88 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[2]_rep_3[0]                                                                                                                                                        |                                                                                                                                                                                 |               19 |             32 |         1.68 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[5]_2[0]                                                                                                                                                            |                                                                                                                                                                                 |               14 |             32 |         2.29 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[4]_rep_1[0]                                                                                                                                                        |                                                                                                                                                                                 |               18 |             32 |         1.78 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[5]_4[0]                                                                                                                                                            |                                                                                                                                                                                 |               21 |             32 |         1.52 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/padding_end_mask_pre3[127]_i_1_n_0 |                8 |             32 |         4.00 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[5]_1[0]                                                                                                                                                            |                                                                                                                                                                                 |               17 |             32 |         1.88 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[3]_1[0]                                                                                                                                                            |                                                                                                                                                                                 |               22 |             32 |         1.45 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   | top_i/hier_dpu/DPUCZDX8G/inst/u_apb/paddr_reg[3]_2[0]                                                                                                                                                            |                                                                                                                                                                                 |               24 |             32 |         1.33 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[4].u_bank/addr_start_am_strh_all_r[32]_i_1__2_n_0                                                   |                                                                                                                                                                                 |                5 |             33 |         6.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/GenAddr[1].u_bank/addr_start_am_strh_all_r[32]_i_1__9_n_0                                                           |                                                                                                                                                                                 |                8 |             33 |         4.12 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/GenAddr[2].u_bank/addr_start_am_strh_all_r[32]_i_1__8_n_0                                                           |                                                                                                                                                                                 |                8 |             33 |         4.12 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].p_hp_start_addr                                                                                            |                                                                                                                                                                                 |                5 |             33 |         6.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[5].u_bank/addr_start_am_strh_all_r[32]_i_1__1_n_0                                                   |                                                                                                                                                                                 |                5 |             33 |         6.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].p_hp_start_addr                                                                                            |                                                                                                                                                                                 |                5 |             33 |         6.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[5].GenDataN[0].ele_r_reg[32][0]                                                  |               13 |             33 |         2.54 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[0].u_bank/addr_start_am_strh_all_r[32]_i_1__6_n_0                                                   |                                                                                                                                                                                 |                6 |             33 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[2].GenDataN[0].ele_r_reg[32][0]                                                  |               13 |             33 |         2.54 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[3].GenDataN[0].ele_r_reg[32][0]                                                  |               10 |             33 |         3.30 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[0].GenDataN[0].ele_r_reg[32][0]                                                  |               11 |             33 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[13].GenDataN[0].ele_r_reg[32][0]                                                 |               10 |             33 |         3.30 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/GenAddr[3].u_bank/addr_start_am_strh_all_r[32]_i_1__7_n_0                                                           |                                                                                                                                                                                 |                5 |             33 |         6.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[6].GenDataN[0].ele_r_reg[32][0]                                                  |                9 |             33 |         3.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[14].GenDataN[0].ele_r_reg[32][0]                                                 |                8 |             33 |         4.12 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[7].GenDataN[0].ele_r_reg[32][0]                                                  |                9 |             33 |         3.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/GenAddr[0].u_bank/addr_start_am_strh_all_r[32]_i_1__10_n_0                                                          |                                                                                                                                                                                 |                6 |             33 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[3].u_bank/addr_start_am_strh_all_r[32]_i_1__3_n_0                                                   |                                                                                                                                                                                 |                7 |             33 |         4.71 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[6].u_bank/addr_start_am_strh_all_r[32]_i_1__0_n_0                                                   |                                                                                                                                                                                 |                5 |             33 |         6.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[1].u_bank/addr_start_am_strh_all_r[32]_i_1__5_n_0                                                   |                                                                                                                                                                                 |                6 |             33 |         5.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[15].GenDataN[0].ele_r_reg[32][0]                                                 |                8 |             33 |         4.12 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[4].GenDataN[0].ele_r_reg[32][0]                                                  |               11 |             33 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[12].GenDataN[0].ele_r_reg[32][0]                                                 |                8 |             33 |         4.12 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[2].u_bank/addr_start_am_strh_all_r[32]_i_1__4_n_0                                                   |                                                                                                                                                                                 |                7 |             33 |         4.71 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[8].GenDataN[0].ele_r_reg[32][0]                                                  |                9 |             33 |         3.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[11].GenDataN[0].ele_r_reg[32][0]                                                 |                5 |             33 |         6.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[7].u_bank/addr_start_am_strh_all_r[32]_i_1_n_0                                                      |                                                                                                                                                                                 |                4 |             33 |         8.25 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[9].GenDataN[0].ele_r_reg[32][0]                                                  |               12 |             33 |         2.75 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[1].GenDataN[0].ele_r_reg[32][0]                                                  |               11 |             33 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[10].GenDataN[0].ele_r_reg[32][0]                                                 |                8 |             33 |         4.12 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[3].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                3 |             36 |        12.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[2].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                4 |             36 |         9.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[3].p_sel_neg_r                                             |                                                                                                                                                                                 |                7 |             36 |         5.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               17 |             36 |         2.12 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                4 |             36 |         9.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                5 |             36 |         7.20 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[3].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                6 |             36 |         6.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[3].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                6 |             36 |         6.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                8 |             36 |         4.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[3].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                7 |             36 |         5.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[2].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                6 |             36 |         6.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                5 |             36 |         7.20 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[3].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                5 |             36 |         7.20 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                6 |             36 |         6.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                6 |             36 |         6.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].vld_pout                                                |                                                                                                                                                                                 |                3 |             36 |        12.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[2].vld_pout                                                |                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[3].vld_pout                                                |                                                                                                                                                                                 |                3 |             36 |        12.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                7 |             36 |         5.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[2].vld_pout__2                                             |                                                                                                                                                                                 |                7 |             36 |         5.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                6 |             36 |         6.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[3].vld_pout__2                                             |                                                                                                                                                                                 |                3 |             36 |        12.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].vld_pout__2                                             |                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[3].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                5 |             36 |         7.20 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[2].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                8 |             36 |         4.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                4 |             36 |         9.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                3 |             36 |        12.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                7 |             36 |         5.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[3].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                4 |             36 |         9.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[3].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                5 |             36 |         7.20 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[3].p_sel_pos_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[3].p_sel_neg_r                                             |                                                                                                                                                                                 |               14 |             36 |         2.57 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[2].p_sel_pos_r                                             |                                                                                                                                                                                 |               14 |             36 |         2.57 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[2].p_sel_neg_r                                             |                                                                                                                                                                                 |               15 |             36 |         2.40 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                 |               13 |             36 |         2.77 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                 |                8 |             36 |         4.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[3].p_sel_pos_r                                             |                                                                                                                                                                                 |               12 |             36 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[3].p_sel_neg_r                                             |                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[3].p_sel_pos_r                                             |                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[2].vld_pout__1                                             |                                                                                                                                                                                 |               14 |             36 |         2.57 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[2].p_sel_neg_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                 |                8 |             36 |         4.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[2].p_sel_pos_r                                             |                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[3].vld_pout__1                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[3].p_sel_pos_r                                             |                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[3].p_sel_neg_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[1].vld_pout__1                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[2].p_sel_neg_r                                             |                                                                                                                                                                                 |                8 |             36 |         4.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                 |                8 |             36 |         4.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[3].p_sel_neg_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[3].p_sel_pos_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[2].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               13 |             36 |         2.77 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[2].p_sel_neg_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[2].p_sel_pos_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                 |               13 |             36 |         2.77 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                 |               13 |             36 |         2.77 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                 |               13 |             36 |         2.77 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[3].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               17 |             36 |         2.12 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[3].p_sel_neg_r                                             |                                                                                                                                                                                 |               17 |             36 |         2.12 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[3].p_sel_pos_r                                             |                                                                                                                                                                                 |               16 |             36 |         2.25 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[2].p_sel_pos_r                                             |                                                                                                                                                                                 |               12 |             36 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[2].p_sel_neg_r                                             |                                                                                                                                                                                 |               12 |             36 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               17 |             36 |         2.12 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                 |                8 |             36 |         4.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                 |               25 |             36 |         1.44 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                 |               18 |             36 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[3].p_sel_neg_r                                             |                                                                                                                                                                                 |                7 |             36 |         5.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[3].p_sel_pos_r                                             |                                                                                                                                                                                 |               13 |             36 |         2.77 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               23 |             36 |         1.57 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].p_sel_pos_r                                             |                                                                                                                                                                                 |               14 |             36 |         2.57 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].p_sel_neg_r                                             |                                                                                                                                                                                 |               13 |             36 |         2.77 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                 |               13 |             36 |         2.77 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                 |               12 |             36 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[3].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               12 |             36 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[3].p_sel_pos_r                                             |                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[3].p_sel_neg_r                                             |                                                                                                                                                                                 |                8 |             36 |         4.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[2].p_sel_pos_r                                             |                                                                                                                                                                                 |               15 |             36 |         2.40 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[2].p_sel_neg_r                                             |                                                                                                                                                                                 |               12 |             36 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                 |               13 |             36 |         2.77 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               14 |             36 |         2.57 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                 |               14 |             36 |         2.57 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                 |               18 |             36 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[3].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[3].p_sel_pos_r                                             |                                                                                                                                                                                 |               12 |             36 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[3].p_sel_neg_r                                             |                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[2].p_sel_neg_r                                             |                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                 |               13 |             36 |         2.77 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                 |                8 |             36 |         4.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                 |               12 |             36 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[2].p_sel_pos_r                                             |                                                                                                                                                                                 |               17 |             36 |         2.12 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[3].p_sel_neg_r                                             |                                                                                                                                                                                 |               12 |             36 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[3].p_sel_pos_r                                             |                                                                                                                                                                                 |               16 |             36 |         2.25 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[2].p_sel_pos_r                                             |                                                                                                                                                                                 |               21 |             36 |         1.71 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[2].vld_pout__0                                             |                                                                                                                                                                                 |                6 |             36 |         6.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[2].p_sel_neg_r                                             |                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                 |                8 |             36 |         4.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[2].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               17 |             36 |         2.12 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[3].p_sel_neg_r                                             |                                                                                                                                                                                 |               12 |             36 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[3].p_sel_pos_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[2].p_sel_pos_r                                             |                                                                                                                                                                                 |               12 |             36 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                 |               12 |             36 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[2].p_sel_neg_r                                             |                                                                                                                                                                                 |               15 |             36 |         2.40 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                 |               14 |             36 |         2.57 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                 |               17 |             36 |         2.12 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[3].vld_pout__0                                             |                                                                                                                                                                                 |               12 |             36 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[3].p_sel_neg_r                                             |                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[3].p_sel_pos_r                                             |                                                                                                                                                                                 |               16 |             36 |         2.25 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[2].p_sel_pos_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[1].vld_pout__0                                             |                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[2].p_sel_neg_r                                             |                                                                                                                                                                                 |               12 |             36 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                 |               16 |             36 |         2.25 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                 |               14 |             36 |         2.57 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                 |               15 |             36 |         2.40 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[3].p_sel_neg_r                                             |                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[2].vld_pout__3                                             |                                                                                                                                                                                 |               20 |             36 |         1.80 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[3].p_sel_pos_r                                             |                                                                                                                                                                                 |               12 |             36 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[2].p_sel_neg_r                                             |                                                                                                                                                                                 |               21 |             36 |         1.71 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[2].p_sel_pos_r                                             |                                                                                                                                                                                 |               17 |             36 |         2.12 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                 |               14 |             36 |         2.57 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                 |               12 |             36 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                 |               16 |             36 |         2.25 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                 |               18 |             36 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[3].vld_pout__3                                             |                                                                                                                                                                                 |               19 |             36 |         1.89 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                 |               16 |             36 |         2.25 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[2].p_sel_pos_r                                             |                                                                                                                                                                                 |               18 |             36 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                 |               15 |             36 |         2.40 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[3].p_sel_pos_r                                             |                                                                                                                                                                                 |               16 |             36 |         2.25 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[3].p_sel_neg_r                                             |                                                                                                                                                                                 |               20 |             36 |         1.80 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[2].p_sel_neg_r                                             |                                                                                                                                                                                 |               17 |             36 |         2.12 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[1].vld_pout__3                                             |                                                                                                                                                                                 |               15 |             36 |         2.40 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                 |               15 |             36 |         2.40 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                 |               12 |             36 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                 |               14 |             36 |         2.57 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                 |               13 |             36 |         2.77 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               16 |             36 |         2.25 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                 |               12 |             36 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[3].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               16 |             36 |         2.25 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[2].p_sel_pos_r                                             |                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[2].p_sel_neg_r                                             |                                                                                                                                                                                 |               14 |             36 |         2.57 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[3].p_sel_neg_r                                             |                                                                                                                                                                                 |               17 |             36 |         2.12 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[3].p_sel_pos_r                                             |                                                                                                                                                                                 |               17 |             36 |         2.12 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[3].p_sel_neg_r                                             |                                                                                                                                                                                 |               13 |             36 |         2.77 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[3].p_sel_pos_r                                             |                                                                                                                                                                                 |               12 |             36 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[2].p_sel_pos_r                                             |                                                                                                                                                                                 |               13 |             36 |         2.77 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].p_sel_neg_r                                             |                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                 |               13 |             36 |         2.77 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                 |               12 |             36 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].p_sel_pos_r                                             |                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                 |               14 |             36 |         2.57 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                 |               12 |             36 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               12 |             36 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[3].p_sel_pos_r                                             |                                                                                                                                                                                 |               15 |             36 |         2.40 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[3].p_sel_neg_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].p_sel_neg_r                                             |                                                                                                                                                                                 |               17 |             36 |         2.12 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].p_sel_pos_r                                             |                                                                                                                                                                                 |               13 |             36 |         2.77 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                 |               14 |             36 |         2.57 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                 |               13 |             36 |         2.77 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[3].p_sel_pos_r                                             |                                                                                                                                                                                 |               13 |             36 |         2.77 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[3].p_sel_neg_r                                             |                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               13 |             36 |         2.77 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].p_sel_neg_r                                             |                                                                                                                                                                                 |               18 |             36 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[2].p_sel_pos_r                                             |                                                                                                                                                                                 |               12 |             36 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                 |               15 |             36 |         2.40 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                 |               16 |             36 |         2.25 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                 |               12 |             36 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[2].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                7 |             36 |         5.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[3].p_sel_pos_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[3].p_sel_neg_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[2].p_sel_neg_r                                             |                                                                                                                                                                                 |                8 |             36 |         4.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[2].p_sel_pos_r                                             |                                                                                                                                                                                 |                6 |             36 |         6.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                 |                8 |             36 |         4.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                 |                7 |             36 |         5.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[3].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[3].p_sel_neg_r                                             |                                                                                                                                                                                 |                8 |             36 |         4.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[2].p_sel_pos_r                                             |                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[2].p_sel_neg_r                                             |                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                 |               19 |             36 |         1.89 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                 |               15 |             36 |         2.40 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                 |               14 |             36 |         2.57 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[3].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               13 |             36 |         2.77 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[3].p_sel_pos_r                                             |                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[3].p_sel_neg_r                                             |                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[2].p_sel_pos_r                                             |                                                                                                                                                                                 |                8 |             36 |         4.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[2].p_sel_neg_r                                             |                                                                                                                                                                                 |                8 |             36 |         4.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                 |                8 |             36 |         4.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               14 |             36 |         2.57 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[3].p_sel_neg_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[3].p_sel_pos_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].p_sel_neg_r                                             |                                                                                                                                                                                 |               15 |             36 |         2.40 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].p_sel_pos_r                                             |                                                                                                                                                                                 |               15 |             36 |         2.40 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                 |               16 |             36 |         2.25 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                 |               16 |             36 |         2.25 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               14 |             36 |         2.57 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[3].p_sel_pos_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[3].p_sel_neg_r                                             |                                                                                                                                                                                 |                7 |             36 |         5.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].p_sel_neg_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[2].p_sel_pos_r                                             |                                                                                                                                                                                 |               15 |             36 |         2.40 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[3].p_sel_pos_r                                             |                                                                                                                                                                                 |               13 |             36 |         2.77 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[2].p_sel_neg_r                                             |                                                                                                                                                                                 |                5 |             36 |         7.20 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[2].p_sel_pos_r                                             |                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               13 |             36 |         2.77 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                 |               15 |             36 |         2.40 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[3].p_sel_neg_r                                             |                                                                                                                                                                                 |               12 |             36 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[1].AssignCexP0Casc0.cex_pipe_p2_r                          |                                                                                                                                                                                 |                6 |             36 |         6.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[3].p_sel_pos_r                                             |                                                                                                                                                                                 |               12 |             36 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[4].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].AssignCexP0Casc0.cex_pipe_p2_r                          |                                                                                                                                                                                 |                4 |             36 |         9.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[3].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               20 |             36 |         1.80 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[2].p_sel_neg_r                                             |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[2].p_sel_pos_r                                             |                                                                                                                                                                                 |               12 |             36 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[4].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].AssignCexP0Casc0.cex_pipe_p2_r                          |                                                                                                                                                                                 |                8 |             36 |         4.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].AssignCexP0Casc0.cex_pipe_p2_r                          |                                                                                                                                                                                 |                6 |             36 |         6.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[4].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].AssignCexP0Casc0.cex_pipe_p2_r                          |                                                                                                                                                                                 |                7 |             36 |         5.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[4].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[2].AssignCexP0Casc0.cex_pipe_p2_r                          |                                                                                                                                                                                 |                6 |             36 |         6.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[2].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                4 |             36 |         9.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[3].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                8 |             36 |         4.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                7 |             36 |         5.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                 |               17 |             36 |         2.12 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               18 |             36 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                3 |             36 |        12.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                 |               18 |             36 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                 |                7 |             36 |         5.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                 |                8 |             36 |         4.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[3].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               13 |             36 |         2.77 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               12 |             36 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[3].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               19 |             36 |         1.89 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[2].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               22 |             36 |         1.64 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[3].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                6 |             36 |         6.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                8 |             36 |         4.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[2].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               12 |             36 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[3].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               11 |             36 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[2].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                7 |             36 |         5.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[6].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               13 |             36 |         2.77 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[2].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[3].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                5 |             36 |         7.20 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                9 |             36 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                6 |             36 |         6.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[3].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[2].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               12 |             36 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               14 |             36 |         2.57 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[2].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                5 |             36 |         7.20 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[3].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                6 |             36 |         6.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                7 |             36 |         5.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                3 |             36 |        12.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[3].GenMultOcp[4].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                5 |             36 |         7.20 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].vld_pout__0                                             |                                                                                                                                                                                 |               13 |             37 |         2.85 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               11 |             37 |         3.36 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |                9 |             37 |         4.11 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               14 |             37 |         2.64 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               13 |             37 |         2.85 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               17 |             37 |         2.18 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/ddr_offset_end[3]_i_1_n_0                                                                   |                                                                                                                                                                                 |                7 |             37 |         5.29 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].vld_pout__2                                             |                                                                                                                                                                                 |               13 |             37 |         2.85 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[7].DX.d_r_reg[7][0]_rep_0                                                                                   |                                                                                                                                                                                 |               18 |             37 |         2.06 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[5].u_mult_dsp_tree/GenMultPair[0].vld_pout__4                                             |                                                                                                                                                                                 |               16 |             37 |         2.31 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[3].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               12 |             37 |         3.08 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[7].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               15 |             37 |         2.47 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[5].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               17 |             37 |         2.18 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[5].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                 |               11 |             37 |         3.36 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/ddr_offset_end[3]_i_1__0_n_0                                                                |                                                                                                                                                                                 |                8 |             37 |         4.62 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_sotbias_pre2/so_tbias_pre2_w                                                                |               19 |             40 |         2.11 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].m_axi_araddr[0][39]_i_2_n_0                                                                                | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].m_axi_araddr[0][39]_i_1_n_0                                               |                6 |             40 |         6.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/gen_bram_dram.ram_reg_128_191_0_6_i_1_n_0                                                  |                                                                                                                                                                                 |                5 |             40 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/gen_bram_dram.ram_reg_0_63_0_6_i_1_n_0                                                     |                                                                                                                                                                                 |                5 |             40 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].m_axi_araddr[1][39]_i_2_n_0                                                                                | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].m_axi_araddr[1][39]_i_1_n_0                                               |                6 |             40 |         6.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/gen_bram_dram.ram_reg_64_127_0_6_i_1_n_0                                                   |                                                                                                                                                                                 |                5 |             40 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/gen_bram_dram.ram_reg_192_255_0_6_i_1_n_0                                                  |                                                                                                                                                                                 |                5 |             40 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/p_0_in[0]                                                                                                                      |                                                                                                                                                                                 |               19 |             43 |         2.26 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/en_dly_reg[0][0]                                                                                         |                                                                                                                                                                                 |               18 |             44 |         2.44 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/share_pp_r[0]_i_1_n_0                                                                                             |                                                                                                                                                                                 |               18 |             44 |         2.44 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/en_dly_reg[0]_rep__1_0[0]                                                                                |                                                                                                                                                                                 |               19 |             44 |         2.32 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/nl_tvalid                                                                                             |               12 |             44 |         3.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/en_dly_reg[0]_rep__1[0]                                                                                  |                                                                                                                                                                                 |               17 |             44 |         2.59 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/en_dly_reg[0]_rep__0[0]                                                                                  |                                                                                                                                                                                 |               17 |             44 |         2.59 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/nl_tvalid_repN_6                                                                                      |               12 |             45 |         3.75 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/so_wr_pre3_o                                                                                                                          |                                                                                                                                                                                 |               19 |             47 |         2.47 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_2                                                                                                           |               12 |             47 |         3.92 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/nl_tvalid_repN_8                                                                                      |               11 |             49 |         4.45 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/p_0_in                                                                                      |                                                                                                                                                                                 |               11 |             49 |         4.45 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp2_reg/p_1_in                                                                                                                      |                                                                                                                                                                                 |                7 |             49 |         7.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp2_reg/m_axi_hp2_awready_r                                                                                                         |                                                                                                                                                                                 |                8 |             49 |         6.12 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp0_reg/m_axi_hp0_awready_r                                                                                                         |                                                                                                                                                                                 |               10 |             49 |         4.90 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/p_0_in                                                                                      |                                                                                                                                                                                 |               11 |             49 |         4.45 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp0_reg/p_1_in                                                                                                                      |                                                                                                                                                                                 |                8 |             49 |         6.12 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/nl_tvalid_repN_4                                                                                      |               10 |             50 |         5.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/nl_tvalid_repN_5                                                                                      |               14 |             53 |         3.79 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/nl_tvalid_repN_9                                                                                      |               11 |             54 |         4.91 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_init_ten_d2_n_r[0]                                                                                            |                                                                                                                                                                                 |               22 |             55 |         2.50 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/nl_tvalid_repN_7                                                                                      |               13 |             55 |         4.23 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_init_ten_d2_n_r[2]                                                                                            |                                                                                                                                                                                 |               24 |             55 |         2.29 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/nl_tvalid_repN_1                                                                                      |               11 |             55 |         5.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_init_ten_d2_n_r[3]                                                                                            |                                                                                                                                                                                 |               24 |             55 |         2.29 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_init_ten_d2_n_r[1]                                                                                            |                                                                                                                                                                                 |               26 |             55 |         2.12 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/reg_nl_relu6                                                                                                      | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ena_calc_o_reg_7                                                                 |               26 |             56 |         2.15 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/reg_nl_relu6                                                                                                      |                                                                                                                                                                                 |               14 |             56 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data0                                                                            |                                                                                                                                                                                 |               11 |             57 |         5.18 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/rack                                                                              |                                                                                                                                                                                 |                5 |             58 |        11.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/rack                                                                              |                                                                                                                                                                                 |                5 |             58 |        11.60 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/nl_tvalid_repN_10                                                                                     |               13 |             59 |         4.54 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/E[0]                                                              |                                                                                                                                                                                 |               15 |             60 |         4.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/E[0]                                                              |                                                                                                                                                                                 |               13 |             60 |         4.62 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/m_axis_cmd_tdata_reg[28]_0[0]                                                                                    | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_7                                                                                                           |               25 |             61 |         2.44 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/nl_tvalid_repN_2                                                                                      |               22 |             62 |         2.82 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].cfg_buf_wr_offset[7]_i_5_0[0]                 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_4                                                                                                           |               20 |             64 |         3.20 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].cfg_buf_wr_offset[3]_i_3_0[0]                 | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_1                                                                                                           |               14 |             64 |         4.57 |
|  top_i/zynq_ultra_ps_e/inst/pl_clk0                   |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/u_regs4/GenExecCycleValid[0].exex_start_pos_r                                                                                                     |                9 |             65 |         7.22 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/m_ram/rack                                                                                       | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/areset_d                                                        |               11 |             67 |         6.09 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/m_ram/rack                                        | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/areset_d         |               14 |             67 |         4.79 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/p_0_in                                                                        |                                                                                                                                                                                 |               21 |             68 |         3.24 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_data_ele[88]_i_1_n_0                                                                                          |                                                                                                                                                                                 |               25 |             68 |         2.72 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/p_0_in                                                                        |                                                                                                                                                                                 |               23 |             68 |         2.96 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/m_ram/rack                                                                                            | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/areset_d                                                             |                6 |             70 |        11.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_ker_d_jump_dly2/wack                                                                                                         |                                                                                                                                                                                 |                5 |             72 |        14.40 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/wack                                                                              |                                                                                                                                                                                 |                5 |             72 |        14.40 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/rack                                                                                            | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/areset_d                                                             |               10 |             73 |         7.30 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/m_ram/rack                                                                                            | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/areset_d                                                             |               13 |             73 |         5.62 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/rack                                                                                       | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/areset_d                                                        |                6 |             73 |        12.17 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_fifo/m_ram/rack                                                                                            | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_fifo/areset_d                                                             |               10 |             80 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/E[0]                                                                                                                           |                                                                                                                                                                                 |               31 |             86 |         2.77 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_6                                                                                                           |               32 |             92 |         2.88 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/m_ram/rack                                                        |                                                                                                                                                                                 |                9 |             99 |        11.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/m_ram/rack                                                        |                                                                                                                                                                                 |                9 |             99 |        11.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/rack                                                                     |                                                                                                                                                                                 |                8 |            107 |        13.38 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/rack                                                                     |                                                                                                                                                                                 |                8 |            107 |        13.38 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/m_ram/E[0]                                                                                            | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/SR[0]                                                                |               24 |            107 |         4.46 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/E[0]                                                                                                                            |                                                                                                                                                                                 |               27 |            107 |         3.96 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/m_axis_cmd_tvalid_reg[0]                                                                                                        |                                                                                                                                                                                 |               29 |            107 |         3.69 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/m_ram/E[1]                                                                                            | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/SR[0]                                                                |               26 |            108 |         4.15 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/ins_tready_r_reg[0]                                                                                              | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst_n_r_repN_7                                                                                                           |               33 |            114 |         3.45 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/reg_pad_l_r                                                                                                      |                                                                                                                                                                                 |               56 |            116 |         2.07 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/m_ram/rack                                                                                            |                                                                                                                                                                                 |               24 |            122 |         5.08 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[2].u_routing/GenPgN.u_axi_rs/rack                                                                                           | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d         |               22 |            125 |         5.68 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/rack_0                                                                                         | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d         |               18 |            125 |         6.94 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[0].u_routing/u_dly_rvalid/BIT[2].DX.d_r_reg[2][0]_0[0]                                                                     |                                                                                                                                                                                 |               65 |            128 |         1.97 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/i___63_n_0                                                                    |                                                                                                                                                                                 |               41 |            128 |         3.12 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/bias_bank_wr[0]                                                                 |               28 |            128 |         4.57 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].gen_wr_data_col3.wr_buf_data_pre2[127]_i_1_n_0                                             |                                                                                                                                                                                 |               83 |            128 |         1.54 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/img_mean_forbid.img_wr_data[127]_i_2_n_0                            | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/img_bank_wr[1]                                                                  |               25 |            128 |         5.12 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/bias_bank_wr[1]                                                                 |               21 |            128 |         6.10 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/img_mean_forbid.img_wr_data[127]_i_2_n_0                            | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/weights_bank_wr[1]                                                              |               27 |            128 |         4.74 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[12].u_fifo/u_axis_sync_fifo/m_ram/rack                                                                                           |                                                                                                                                                                                 |               10 |            128 |        12.80 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/mode1.s_ready_i_reg_0                                    |                                                                                                                                                                                 |               36 |            128 |         3.56 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/i___63_n_0                                                                    |                                                                                                                                                                                 |               34 |            128 |         3.76 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/mode1.m_valid_i_reg_0                                                   | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].line_buffer[383]_i_1_n_0                                  |               45 |            128 |         2.84 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/wack_2                                                                                                                          |                                                                                                                                                                                 |                8 |            128 |        16.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[13].u_fifo/u_axis_sync_fifo/m_ram/rack                                                                                           |                                                                                                                                                                                 |               10 |            128 |        12.80 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/wack                                                                                                                            |                                                                                                                                                                                 |                8 |            128 |        16.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].gen_wr_data_col3.wr_buf_data_pre2[127]_i_1_n_0                                             |                                                                                                                                                                                 |               84 |            128 |         1.52 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/mode1.s_ready_i_reg_0                                    |                                                                                                                                                                                 |               33 |            128 |         3.88 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/mode1.m_valid_i_reg_0                                                   | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].line_buffer[383]_i_1_n_0                                  |               45 |            128 |         2.84 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/img_mean_forbid.img_wr_data[127]_i_2__0_n_0                         | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/weights_bank_wr[0]                                                              |               25 |            128 |         5.12 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/img_mean_forbid.img_wr_data[127]_i_2__0_n_0                         | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/img_bank_wr[0]                                                                  |               27 |            128 |         4.74 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/mode1.s_ready_i_reg_0                                                   |                                                                                                                                                                                 |               36 |            129 |         3.58 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/mode1.s_ready_i_reg_0                                                   |                                                                                                                                                                                 |               35 |            129 |         3.69 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/p_1_in                                                                  |                                                                                                                                                                                 |               35 |            129 |         3.69 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/p_1_in                                                                  |                                                                                                                                                                                 |               36 |            129 |         3.58 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/E[0]                                                                                                  |                                                                                                                                                                                 |               41 |            134 |         3.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/instr_ready_reg[0]                                                                                    | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/SR[0]                                                                |               20 |            137 |         6.85 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data0                                                                           |                                                                                                                                                                                 |               38 |            139 |         3.66 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/m_ram/rack                                       |                                                                                                                                                                                 |               10 |            139 |        13.90 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/rack                                                                                            |                                                                                                                                                                                 |               23 |            140 |         6.09 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/m_ram/rack                                                                                            |                                                                                                                                                                                 |               23 |            141 |         6.13 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[2].u_routing/GenPgN.u_axi_rs/mode2.storage_data0                                                                            |                                                                                                                                                                                 |               42 |            143 |         3.40 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[2].u_routing/GenPgN.u_axi_rs/rack                                                                                           |                                                                                                                                                                                 |               28 |            143 |         5.11 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/rack_0                                                                                         |                                                                                                                                                                                 |               28 |            143 |         5.11 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/mode2.storage_data0                                                                            |                                                                                                                                                                                 |               70 |            143 |         2.04 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/m_ram/wack                                                        |                                                                                                                                                                                 |                9 |            144 |        16.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/m_ram/rack                                                                                       |                                                                                                                                                                                 |               21 |            144 |         6.86 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data0                                                                            |                                                                                                                                                                                 |               72 |            144 |         2.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/m_ram/rack                                                                                  |                                                                                                                                                                                 |               11 |            144 |        13.09 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_wgt_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data0                                                                            |                                                                                                                                                                                 |               42 |            144 |         3.43 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/m_ram/rack                                        |                                                                                                                                                                                 |               21 |            144 |         6.86 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/m_ram/wack                                                        |                                                                                                                                                                                 |                9 |            144 |        16.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/m_ram/rack                                                                                  |                                                                                                                                                                                 |               11 |            144 |        13.09 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/u_dly_rvalid/wack                                                                                              |                                                                                                                                                                                 |               10 |            148 |        14.80 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/u_dly_rvalid/wack_0                                                                                            |                                                                                                                                                                                 |               10 |            148 |        14.80 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/m_axis_sinstr_tdata0                                                                                        |                                                                                                                                                                                 |               38 |            153 |         4.03 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/m_ram/wack                                       |                                                                                                                                                                                 |               10 |            160 |        16.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/m_axis_cinstr_tdata0                                                                                        |                                                                                                                                                                                 |               42 |            160 |         3.81 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/m_axis_linstr_tdata0                                                                                        |                                                                                                                                                                                 |               32 |            160 |         5.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/m_ram/gen_bram_dram.ram_reg_64_127_0_6_i_1_n_0    |                                                                                                                                                                                 |               21 |            164 |         7.81 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/gen_bram_dram.ram_reg_0_63_0_6_i_1_n_0            |                                                                                                                                                                                 |               21 |            164 |         7.81 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/m_ram/gen_bram_dram.ram_reg_64_127_0_6_i_1__0_n_0 |                                                                                                                                                                                 |               21 |            164 |         7.81 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/gen_bram_dram.ram_reg_0_63_0_6_i_1_n_0            |                                                                                                                                                                                 |               21 |            164 |         7.81 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/m_ram/wack                                        |                                                                                                                                                                                 |               21 |            168 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/m_ram/wack                                                                                  |                                                                                                                                                                                 |               11 |            168 |        15.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_ds_din/wack                                                                                                  |                                                                                                                                                                                 |               21 |            168 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/m_ram/wack                                                                                  |                                                                                                                                                                                 |               11 |            168 |        15.27 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/wack                                                                                       |                                                                                                                                                                                 |               22 |            176 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/en_dly_reg[0]_rep__0_0[0]                                                                                |                                                                                                                                                                                 |               71 |            176 |         2.48 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_fifo/m_axis_tvalid_reg_0[0]                                                                                |                                                                                                                                                                                 |               43 |            178 |         4.14 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/m_ram/wack                                                                                            |                                                                                                                                                                                 |               23 |            184 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/wack                                                                                            |                                                                                                                                                                                 |               23 |            184 |         8.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_fifo/m_ram/rack                                                                                            |                                                                                                                                                                                 |               28 |            185 |         6.61 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/rst                                                                                                                      |               99 |            190 |         1.92 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/m_axis_pinstr_tdata0                                                                                        |                                                                                                                                                                                 |               41 |            192 |         4.68 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/ins_tready_r_reg                                                                                                 |                                                                                                                                                                                 |               72 |            216 |         3.00 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/wack_0                                                                                     |                                                                                                                                                                                 |               28 |            220 |         7.86 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_fetch_param/cfg_en                                                                                                                      |                                                                                                                                                                                 |               55 |            241 |         4.38 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/mode1.m_valid_i_reg_0                                                   |                                                                                                                                                                                 |               90 |            256 |         2.84 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/mode1.m_valid_i_reg_0                                                   |                                                                                                                                                                                 |               89 |            256 |         2.88 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo_0/GenSrl16E.GenSrl[1].q_reg_reg_0                                                |              240 |            640 |         2.67 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu | top_i/hier_dpu/DPUCZDX8G/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pool_pea_tvalid                                                                                                                |                                                                                                                                                                                 |              313 |            771 |         2.46 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dsp |                                                                                                                                                                                                                  |                                                                                                                                                                                 |             3923 |          22076 |         5.63 |
|  top_i/hier_dpu/hier_dpu_clk/dpu_clk_wiz/inst/clk_dpu |                                                                                                                                                                                                                  |                                                                                                                                                                                 |             6298 |          45614 |         7.24 |
+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


