 
****************************************
Report : qor
Design : Segway
Version: X-2025.06
Date   : Tue Dec  2 16:54:40 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              53.00
  Critical Path Length:          5.39
  Critical Path Slack:           0.41
  Critical Path Clk Period:      3.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.03
  Total Hold Violation:         -0.04
  No. of Hold Violations:        2.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               2626
  Buf/Inv Cell Count:             247
  Buf Cell Count:                   8
  Inv Cell Count:                 239
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2173
  Sequential Cell Count:          453
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     5843.024687
  Noncombinational Area:  3129.529289
  Buf/Inv Area:            327.591617
  Total Buffer Area:            16.27
  Total Inverter Area:         311.33
  Macro/Black Box Area:      0.000000
  Net Area:               1890.680081
  -----------------------------------
  Cell Area:              8972.553976
  Design Area:           10863.234057


  Design Rules
  -----------------------------------
  Total Number of Nets:          3146
  Nets With Violations:             8
  Max Trans Violations:             8
  Max Cap Violations:               0
  -----------------------------------


  Hostname: tux-128

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.55
  Mapping Optimization:                1.37
  -----------------------------------------
  Overall Compile Time:                2.58
  Overall Compile Wall Clock Time:     2.98

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.03  TNS: 0.04  Number of Violating Paths: 2

  --------------------------------------------------------------------


1
