// Seed: 3103307522
module module_0;
  wire id_1 = 1, id_2;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  genvar id_8;
  id_9(
      .id_0(1), .id_1(1'h0), .id_2(1), .id_3(1)
  );
endmodule
module module_2 (
    input tri1 id_0,
    input wor id_1,
    input supply1 id_2,
    input tri1 id_3,
    output tri id_4
);
  wor id_6 = id_0;
  module_0 modCall_1 ();
endmodule
