
*** Running vivado
    with args -log add.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source add.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source add.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/22321/Desktop/project/vivado/Exp/Exp2/IPcore/xilinx.com_user_FullAdder1_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/develop/SDX/Vivado/2019.1/data/ip'.
Command: synth_design -top add -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19356 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 803.309 ; gain = 177.891
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'add' [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/add.v:21]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FullAdder32' [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullAdder32.v:23]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FullAdder' [c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/synth/FullAdder.v:57]
INFO: [Synth 8-6157] synthesizing module 'FullAdder1' [c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sources_1/new/FullAdder1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder1' (1#1) [c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/sources_1/new/FullAdder1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder' (2#1) [c:/Users/22321/Desktop/project/vivado/Exp/Exp1/Exp1-1/IPcore/FullAdder_1/synth/FullAdder.v:57]
INFO: [Synth 8-6155] done synthesizing module 'FullAdder32' (3#1) [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/FullAdder32.v:23]
WARNING: [Synth 8-567] referenced signal 'A2' should be on the sensitivity list [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/add.v:35]
WARNING: [Synth 8-567] referenced signal 'B2' should be on the sensitivity list [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/add.v:35]
INFO: [Synth 8-6157] synthesizing module 'hex_dp' [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/hex_dp.v:23]
WARNING: [Synth 8-6014] Unused sequential element hex_reg was removed.  [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/hex_dp.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hex_dp' (4#1) [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/hex_dp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add' (5#1) [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/add.v:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 866.848 ; gain = 241.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 866.848 ; gain = 241.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 866.848 ; gain = 241.430
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new/CONS.xdc]
Finished Parsing XDC File [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new/CONS.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/constrs_1/new/CONS.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/add_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/add_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 980.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 980.918 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 980.918 ; gain = 355.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 980.918 ; gain = 355.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for now/\genblk1[0].stage . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for now/\genblk1[1].stage . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for now/\genblk1[2].stage . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for now/\genblk1[3].stage . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 980.918 ; gain = 355.500
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'a_reg' [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/add.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg' [C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.srcs/sources_1/new/add.v:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 980.918 ; gain = 355.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
	   3 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	  11 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module FullAdder1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module FullAdder32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module hex_dp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'a_reg[1]' (LDC) to 'a_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\a_reg[3] )
INFO: [Synth 8-3886] merging instance 'display/col_reg[0]' (FD) to 'display/col_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/col_reg[1] )
WARNING: [Synth 8-3332] Sequential element (a_reg[3]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (a_reg[2]) is unused and will be removed from module add.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 980.918 ; gain = 355.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 980.918 ; gain = 355.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 980.918 ; gain = 355.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 980.918 ; gain = 355.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 984.609 ; gain = 359.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 984.609 ; gain = 359.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 984.609 ; gain = 359.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 984.609 ; gain = 359.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 984.609 ; gain = 359.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 984.609 ; gain = 359.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |     2|
|4     |LUT2   |     3|
|5     |LUT3   |    15|
|6     |LUT4   |     9|
|7     |LUT5   |     9|
|8     |LUT6   |     6|
|9     |FDRE   |    27|
|10    |FDSE   |     4|
|11    |LD     |     4|
|12    |LDP    |     1|
|13    |IBUF   |    12|
|14    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+-------------+------+
|      |Instance               |Module       |Cells |
+------+-----------------------+-------------+------+
|1     |top                    |             |   118|
|2     |  display              |hex_dp       |    62|
|3     |  now                  |FullAdder32  |    22|
|4     |    \genblk1[0].stage  |FullAdder__1 |     2|
|5     |      inst             |FullAdder1_2 |     2|
|6     |    \genblk1[1].stage  |FullAdder__2 |     2|
|7     |      inst             |FullAdder1_1 |     2|
|8     |    \genblk1[2].stage  |FullAdder__3 |     2|
|9     |      inst             |FullAdder1_0 |     2|
|10    |    \genblk1[3].stage  |FullAdder    |     2|
|11    |      inst             |FullAdder1   |     2|
+------+-----------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 984.609 ; gain = 359.191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 984.609 ; gain = 245.121
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 984.609 ; gain = 359.191
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1005.133 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LD => LDCE: 4 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1005.133 ; gain = 619.645
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1005.133 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/22321/Desktop/project/vivado/Exp/Exp2/FullSuber32/FullSuber32.runs/synth_1/add.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file add_utilization_synth.rpt -pb add_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 10 22:29:30 2019...
