/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire [19:0] _11_;
  wire [19:0] _12_;
  wire [18:0] _13_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_62z;
  wire celloutsig_0_64z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_73z;
  wire celloutsig_0_74z;
  wire celloutsig_0_77z;
  wire celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire celloutsig_0_86z;
  wire celloutsig_0_8z;
  wire celloutsig_0_93z;
  wire celloutsig_0_94z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[27] ? in_data[55] : in_data[13]);
  assign celloutsig_0_25z = !(celloutsig_0_21z ? celloutsig_0_17z : celloutsig_0_6z);
  assign celloutsig_0_26z = !(celloutsig_0_1z ? _00_ : celloutsig_0_3z);
  assign celloutsig_0_27z = !(celloutsig_0_7z ? celloutsig_0_0z : celloutsig_0_14z);
  assign celloutsig_0_28z = !(celloutsig_0_27z ? celloutsig_0_23z : celloutsig_0_18z);
  assign celloutsig_0_29z = !(celloutsig_0_2z ? celloutsig_0_0z : celloutsig_0_0z);
  assign celloutsig_0_30z = !(celloutsig_0_11z ? celloutsig_0_9z : celloutsig_0_3z);
  assign celloutsig_0_3z = !(celloutsig_0_2z ? in_data[36] : celloutsig_0_2z);
  assign celloutsig_0_32z = !(celloutsig_0_3z ? celloutsig_0_24z : celloutsig_0_28z);
  assign celloutsig_0_33z = !(celloutsig_0_3z ? celloutsig_0_2z : celloutsig_0_17z);
  assign celloutsig_0_34z = !(celloutsig_0_18z ? celloutsig_0_3z : celloutsig_0_3z);
  assign celloutsig_0_35z = !(celloutsig_0_3z ? celloutsig_0_28z : celloutsig_0_4z);
  assign celloutsig_0_36z = !(celloutsig_0_6z ? celloutsig_0_32z : celloutsig_0_18z);
  assign celloutsig_0_38z = !(celloutsig_0_34z ? celloutsig_0_20z : celloutsig_0_25z);
  assign celloutsig_0_39z = !(celloutsig_0_21z ? celloutsig_0_15z : celloutsig_0_36z);
  assign celloutsig_0_40z = !(celloutsig_0_23z ? celloutsig_0_3z : celloutsig_0_21z);
  assign celloutsig_0_4z = !(in_data[45] ? celloutsig_0_0z : celloutsig_0_1z);
  assign celloutsig_0_44z = !(_01_ ? celloutsig_0_19z : celloutsig_0_2z);
  assign celloutsig_0_45z = !(celloutsig_0_21z ? celloutsig_0_39z : celloutsig_0_38z);
  assign celloutsig_0_49z = !(celloutsig_0_38z ? celloutsig_0_15z : celloutsig_0_9z);
  assign celloutsig_0_5z = !(celloutsig_0_3z ? celloutsig_0_3z : celloutsig_0_0z);
  assign celloutsig_0_54z = !(celloutsig_0_3z ? celloutsig_0_33z : celloutsig_0_25z);
  assign celloutsig_0_55z = !(celloutsig_0_38z ? celloutsig_0_22z : celloutsig_0_29z);
  assign celloutsig_0_56z = !(celloutsig_0_18z ? celloutsig_0_9z : celloutsig_0_5z);
  assign celloutsig_0_57z = !(celloutsig_0_55z ? celloutsig_0_27z : celloutsig_0_39z);
  assign celloutsig_0_58z = !(celloutsig_0_54z ? celloutsig_0_30z : celloutsig_0_40z);
  assign celloutsig_0_60z = !(celloutsig_0_56z ? celloutsig_0_22z : celloutsig_0_29z);
  assign celloutsig_0_6z = !(in_data[23] ? celloutsig_0_1z : celloutsig_0_1z);
  assign celloutsig_0_62z = !(celloutsig_0_56z ? celloutsig_0_3z : celloutsig_0_10z);
  assign celloutsig_0_64z = !(celloutsig_0_60z ? celloutsig_0_62z : celloutsig_0_29z);
  assign celloutsig_0_69z = !(celloutsig_0_32z ? celloutsig_0_14z : celloutsig_0_3z);
  assign celloutsig_0_70z = !(in_data[40] ? celloutsig_0_44z : celloutsig_0_15z);
  assign celloutsig_0_7z = !(celloutsig_0_1z ? celloutsig_0_4z : celloutsig_0_4z);
  assign celloutsig_0_73z = !(celloutsig_0_64z ? _03_ : celloutsig_0_30z);
  assign celloutsig_0_74z = !(celloutsig_0_17z ? celloutsig_0_25z : celloutsig_0_73z);
  assign celloutsig_0_77z = !(celloutsig_0_2z ? celloutsig_0_26z : celloutsig_0_45z);
  assign celloutsig_0_78z = !(celloutsig_0_20z ? celloutsig_0_29z : in_data[94]);
  assign celloutsig_0_8z = !(celloutsig_0_0z ? celloutsig_0_6z : in_data[9]);
  assign celloutsig_0_86z = !(celloutsig_0_20z ? celloutsig_0_45z : _05_);
  assign celloutsig_0_9z = !(celloutsig_0_5z ? in_data[5] : celloutsig_0_7z);
  assign celloutsig_0_93z = !(_06_ ? celloutsig_0_86z : celloutsig_0_40z);
  assign celloutsig_0_94z = !(celloutsig_0_35z ? celloutsig_0_8z : celloutsig_0_60z);
  assign celloutsig_1_0z = !(in_data[117] ? in_data[174] : in_data[109]);
  assign celloutsig_1_1z = !(in_data[165] ? celloutsig_1_0z : celloutsig_1_0z);
  assign celloutsig_1_2z = !(in_data[122] ? celloutsig_1_0z : celloutsig_1_0z);
  assign celloutsig_1_3z = !(celloutsig_1_1z ? celloutsig_1_0z : celloutsig_1_0z);
  assign celloutsig_1_4z = !(in_data[165] ? celloutsig_1_2z : celloutsig_1_3z);
  assign celloutsig_1_5z = !(celloutsig_1_0z ? celloutsig_1_1z : celloutsig_1_2z);
  assign celloutsig_1_6z = !(celloutsig_1_3z ? celloutsig_1_4z : celloutsig_1_0z);
  assign celloutsig_0_10z = !(celloutsig_0_0z ? in_data[32] : celloutsig_0_4z);
  assign celloutsig_1_7z = !(celloutsig_1_5z ? celloutsig_1_0z : in_data[111]);
  assign celloutsig_1_8z = !(celloutsig_1_6z ? celloutsig_1_3z : in_data[187]);
  assign celloutsig_0_11z = !(celloutsig_0_2z ? celloutsig_0_4z : celloutsig_0_5z);
  assign celloutsig_1_18z = !(celloutsig_1_4z ? celloutsig_1_5z : celloutsig_1_7z);
  assign celloutsig_1_19z = !(celloutsig_1_0z ? celloutsig_1_8z : celloutsig_1_0z);
  assign celloutsig_0_1z = !(in_data[49] ? in_data[44] : in_data[19]);
  assign celloutsig_0_14z = !(celloutsig_0_5z ? in_data[92] : celloutsig_0_9z);
  assign celloutsig_0_15z = !(celloutsig_0_5z ? celloutsig_0_14z : celloutsig_0_1z);
  assign celloutsig_0_16z = !(_07_ ? celloutsig_0_0z : celloutsig_0_1z);
  assign celloutsig_0_17z = !(celloutsig_0_0z ? celloutsig_0_7z : _00_);
  assign celloutsig_0_18z = !(_08_ ? celloutsig_0_14z : celloutsig_0_2z);
  assign celloutsig_0_19z = !(celloutsig_0_2z ? celloutsig_0_17z : celloutsig_0_11z);
  assign celloutsig_0_20z = !(_00_ ? celloutsig_0_16z : in_data[77]);
  assign celloutsig_0_21z = !(in_data[95] ? celloutsig_0_17z : _09_);
  assign celloutsig_0_2z = !(celloutsig_0_1z ? in_data[70] : celloutsig_0_0z);
  assign celloutsig_0_22z = !(celloutsig_0_8z ? _10_ : celloutsig_0_6z);
  assign celloutsig_0_23z = !(celloutsig_0_0z ? celloutsig_0_16z : celloutsig_0_1z);
  assign celloutsig_0_24z = !(in_data[42] ? celloutsig_0_3z : celloutsig_0_2z);
  reg [19:0] _82_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _82_ <= 20'h00000;
    else _82_ <= { celloutsig_0_78z, celloutsig_0_69z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_74z, celloutsig_0_49z, celloutsig_0_77z, celloutsig_0_70z, celloutsig_0_57z, celloutsig_0_58z, _00_, _02_, _08_, _04_, _11_[5], celloutsig_0_4z, celloutsig_0_40z, celloutsig_0_23z, celloutsig_0_58z, celloutsig_0_69z };
  assign { _12_[19:11], _05_, _12_[9:8], _06_, _12_[6:0] } = _82_;
  reg [18:0] _83_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _83_ <= 19'h00000;
    else _83_ <= { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z };
  assign { _07_, _13_[17:13], _01_, _13_[11:7], _09_, _13_[5], _03_, _13_[3:1], _10_ } = _83_;
  reg [4:0] _84_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _84_ <= 5'h00;
    else _84_ <= { celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _00_, _02_, _08_, _04_, _11_[5] } = _84_;
  assign { _11_[19:6], _11_[4:0] } = { celloutsig_0_78z, celloutsig_0_69z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_74z, celloutsig_0_49z, celloutsig_0_77z, celloutsig_0_70z, celloutsig_0_57z, celloutsig_0_58z, _00_, _02_, _08_, _04_, celloutsig_0_4z, celloutsig_0_40z, celloutsig_0_23z, celloutsig_0_58z, celloutsig_0_69z };
  assign { _12_[10], _12_[7] } = { _05_, _06_ };
  assign { _13_[18], _13_[12], _13_[6], _13_[4], _13_[0] } = { _07_, _01_, _09_, _03_, _10_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_93z, celloutsig_0_94z };
endmodule
