// File: test_timer.v
// Generated by MyHDL 0.8.1
// Date: Fri Apr 11 14:53:52 2014


`timescale 1ns/10ps

module test_timer (

);



reg reset;
reg flag;
reg clock;





always @(posedge clock, posedge reset) begin: TEST_TIMER_DUT_LOGIC
    reg [11-1:0] count;
    if ((reset == 1)) begin
        count = 0;
    end
    else begin
        flag <= 0;
        if ((count == 1234)) begin
            flag <= 1;
            count = 0;
        end
        else begin
            count = count + 1;
        end
    end
end


initial begin: TEST_TIMER_CLKGEN
    integer i;
    clock <= 0;
    reset <= 0;
    # 10;
    reset <= 1;
    # 10;
    reset <= 0;
    # 10;
    for (i=0; i<(2 ** 25); i=i+1) begin
        clock <= (!clock);
        # 10;
    end
end


always @(posedge clock) begin: TEST_TIMER_MONITOR
    reg [11-1:0] count;
    reg seen;
    if (seen) begin
        if (flag) begin
            if ((count == 1234) !== 1) begin
                $display("*** AssertionError ***");
            end
        end
        else begin
            count = count + 1;
        end
    end
    if (flag) begin
        seen = 1'b1;
        count = 0;
    end
end

endmodule
