// Seed: 2312470164
module module_0 (
    input id_0,
    input logic id_1,
    output id_2
);
  initial begin
    id_2 <= 1;
  end
endmodule
