0.7
2020.2
Jun 10 2021
20:04:57
e:/project/git_repo/Digital_IC_cjs/practice_proj/DDS/tb/dds_tb.sv,1729058530,systemVerilog,,,e:/project/git_repo/Digital_IC_cjs/practice_proj/DDS/tb/defines.sv,dds_tb,,,,,,,,
e:/project/git_repo/Digital_IC_cjs/practice_proj/DDS/tb/defines.sv,1729056580,verilog,,,,,,,,,,,,
