

================================================================
== Vivado HLS Report for 'trace_cntrl_32'
================================================================
* Date:           Thu Jun 30 11:13:29 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        trace_cntrl_32
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.873 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         3|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    262|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     112|    168|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    108|    -|
|Register         |        -|      -|     215|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     327|    538|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+----------------------------------+---------+-------+-----+-----+-----+
    |              Instance              |              Module              | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------------+----------------------------------+---------+-------+-----+-----+-----+
    |trace_cntrl_32_trace_cntrl_s_axi_U  |trace_cntrl_32_trace_cntrl_s_axi  |        0|      0|  112|  168|    0|
    +------------------------------------+----------------------------------+---------+-------+-----+-----+-----+
    |Total                               |                                  |        0|      0|  112|  168|    0|
    +------------------------------------+----------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln27_fu_165_p2                |     +    |      0|  0|  39|          32|           2|
    |i_2_fu_247_p2                     |     +    |      0|  0|  39|          32|           1|
    |i_fu_221_p2                       |     +    |      0|  0|  39|          32|           2|
    |samples_fu_236_p2                 |     +    |      0|  0|  39|          32|           1|
    |and_ln23_fu_205_p2                |    and   |      0|  0|  32|          32|          32|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op58_write_state3    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op61_write_state4    |    and   |      0|  0|   2|           1|           1|
    |icmp_ln20_fu_176_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln23_fu_210_p2               |   icmp   |      0|  0|  18|          32|          32|
    |trace_temp_last_V_fu_231_p2       |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |or_ln23_fu_215_p2                 |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 262|         267|         145|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_phi_mux_i_1_phi_fu_158_p4      |  15|          3|   32|         96|
    |ap_phi_mux_match_0_phi_fu_137_p4  |   9|          2|    1|          2|
    |capture_32_TDATA_blk_n            |   9|          2|    1|          2|
    |i_0_reg_144                       |   9|          2|   32|         64|
    |match_0_reg_133                   |   9|          2|    1|          2|
    |samples_1_fu_74                   |   9|          2|   32|         64|
    |trace_32_TDATA_blk_n              |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 108|         23|  103|        240|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln27_reg_271                 |  32|   0|   32|          0|
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |i_0_reg_144                      |  32|   0|   32|          0|
    |icmp_ln20_reg_276                |   1|   0|    1|          0|
    |icmp_ln20_reg_276_pp0_iter1_reg  |   1|   0|    1|          0|
    |length_read_reg_260              |  32|   0|   32|          0|
    |match_0_reg_133                  |   1|   0|    1|          0|
    |or_ln23_reg_310                  |   1|   0|    1|          0|
    |or_ln23_reg_310_pp0_iter1_reg    |   1|   0|    1|          0|
    |samples_1_fu_74                  |  32|   0|   32|          0|
    |trace_temp_data_V_reg_280        |  32|   0|   32|          0|
    |trace_temp_dest_V_reg_305        |   1|   0|    1|          0|
    |trace_temp_id_V_reg_300          |   1|   0|    1|          0|
    |trace_temp_keep_V_reg_285        |   4|   0|    4|          0|
    |trace_temp_last_V_reg_315        |   1|   0|    1|          0|
    |trace_temp_strb_V_reg_290        |   4|   0|    4|          0|
    |trace_temp_user_V_reg_295        |   1|   0|    1|          0|
    |trigger_V_read_reg_265           |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 215|   0|  215|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|s_axi_trace_cntrl_AWVALID  |  in |    1|    s_axi   |    trace_cntrl    |    scalar    |
|s_axi_trace_cntrl_AWREADY  | out |    1|    s_axi   |    trace_cntrl    |    scalar    |
|s_axi_trace_cntrl_AWADDR   |  in |    5|    s_axi   |    trace_cntrl    |    scalar    |
|s_axi_trace_cntrl_WVALID   |  in |    1|    s_axi   |    trace_cntrl    |    scalar    |
|s_axi_trace_cntrl_WREADY   | out |    1|    s_axi   |    trace_cntrl    |    scalar    |
|s_axi_trace_cntrl_WDATA    |  in |   32|    s_axi   |    trace_cntrl    |    scalar    |
|s_axi_trace_cntrl_WSTRB    |  in |    4|    s_axi   |    trace_cntrl    |    scalar    |
|s_axi_trace_cntrl_ARVALID  |  in |    1|    s_axi   |    trace_cntrl    |    scalar    |
|s_axi_trace_cntrl_ARREADY  | out |    1|    s_axi   |    trace_cntrl    |    scalar    |
|s_axi_trace_cntrl_ARADDR   |  in |    5|    s_axi   |    trace_cntrl    |    scalar    |
|s_axi_trace_cntrl_RVALID   | out |    1|    s_axi   |    trace_cntrl    |    scalar    |
|s_axi_trace_cntrl_RREADY   |  in |    1|    s_axi   |    trace_cntrl    |    scalar    |
|s_axi_trace_cntrl_RDATA    | out |   32|    s_axi   |    trace_cntrl    |    scalar    |
|s_axi_trace_cntrl_RRESP    | out |    2|    s_axi   |    trace_cntrl    |    scalar    |
|s_axi_trace_cntrl_BVALID   | out |    1|    s_axi   |    trace_cntrl    |    scalar    |
|s_axi_trace_cntrl_BREADY   |  in |    1|    s_axi   |    trace_cntrl    |    scalar    |
|s_axi_trace_cntrl_BRESP    | out |    2|    s_axi   |    trace_cntrl    |    scalar    |
|ap_clk                     |  in |    1| ap_ctrl_hs |   trace_cntrl_32  | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |   trace_cntrl_32  | return value |
|interrupt                  | out |    1| ap_ctrl_hs |   trace_cntrl_32  | return value |
|trace_32_TDATA             |  in |   32|    axis    |  trace_32_data_V  |    pointer   |
|trace_32_TVALID            |  in |    1|    axis    |  trace_32_dest_V  |    pointer   |
|trace_32_TREADY            | out |    1|    axis    |  trace_32_dest_V  |    pointer   |
|trace_32_TDEST             |  in |    1|    axis    |  trace_32_dest_V  |    pointer   |
|trace_32_TKEEP             |  in |    4|    axis    |  trace_32_keep_V  |    pointer   |
|trace_32_TSTRB             |  in |    4|    axis    |  trace_32_strb_V  |    pointer   |
|trace_32_TUSER             |  in |    1|    axis    |  trace_32_user_V  |    pointer   |
|trace_32_TLAST             |  in |    1|    axis    |  trace_32_last_V  |    pointer   |
|trace_32_TID               |  in |    1|    axis    |   trace_32_id_V   |    pointer   |
|capture_32_TDATA           | out |   32|    axis    | capture_32_data_V |    pointer   |
|capture_32_TVALID          | out |    1|    axis    | capture_32_dest_V |    pointer   |
|capture_32_TREADY          |  in |    1|    axis    | capture_32_dest_V |    pointer   |
|capture_32_TDEST           | out |    1|    axis    | capture_32_dest_V |    pointer   |
|capture_32_TKEEP           | out |    4|    axis    | capture_32_keep_V |    pointer   |
|capture_32_TSTRB           | out |    4|    axis    | capture_32_strb_V |    pointer   |
|capture_32_TUSER           | out |    1|    axis    | capture_32_user_V |    pointer   |
|capture_32_TLAST           | out |    1|    axis    | capture_32_last_V |    pointer   |
|capture_32_TID             | out |    1|    axis    |  capture_32_id_V  |    pointer   |
+---------------------------+-----+-----+------------+-------------------+--------------+

