Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : mul_subexpression_ref
Version: T-2022.03-SP2
Date   : Mon May 12 02:41:19 2025
****************************************


  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:              17.00
  Critical Path Length:          0.81
  Critical Path Slack:          -0.71
  Critical Path Clk Period:       n/a
  Total Negative Slack:         -8.11
  No. of Violating Paths:       16.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                612
  Buf/Inv Cell Count:             173
  Buf Cell Count:                  30
  Inv Cell Count:                 143
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       612
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      603.819995
  Noncombinational Area:     0.000000
  Buf/Inv Area:            100.016000
  Total Buffer Area:            23.94
  Total Inverter Area:          76.08
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               603.819995
  Design Area:             603.819995


  Design Rules
  -----------------------------------
  Total Number of Nets:           628
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.40
  Logic Optimization:                  2.06
  Mapping Optimization:                2.44
  -----------------------------------------
  Overall Compile Time:                5.35
  Overall Compile Wall Clock Time:     5.59

  --------------------------------------------------------------------

  Design  WNS: 0.71  TNS: 8.11  Number of Violating Paths: 16


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
