

================================================================
== Vitis HLS Report for 'BFS_Scatter'
================================================================
* Date:           Fri Mar 22 20:13:59 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        bfs_scatter_v1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.631 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+---------+---------+-----------+----------+-----+--------+---------+
        |                             |                  |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
        |           Instance          |      Module      |   min   |   max   |    min    |    max   | min |   max  |   Type  |
        +-----------------------------+------------------+---------+---------+-----------+----------+-----+--------+---------+
        |grp_gen_access_tuple_fu_686  |gen_access_tuple  |        8|   131585|  40.000 ns|  0.658 ms|    8|  131585|     none|
        |grp_feed_network_fu_696      |feed_network      |        ?|        ?|          ?|         ?|    ?|       ?|     none|
        |grp_WrDist_fu_738            |WrDist            |       66|       66|   0.330 us|  0.330 us|   66|      66|     none|
        |grp_BuffOfst_fu_767          |BuffOfst          |        ?|        ?|          ?|         ?|    ?|       ?|     none|
        +-----------------------------+------------------+---------+---------+-----------+----------+-----+--------+---------+

        * Loop: 
        +-----------+---------+---------+-------------+-----------+-----------+-------+----------+
        |           |  Latency (cycles) |  Iteration  |  Initiation Interval  |  Trip |          |
        | Loop Name |   min   |   max   |   Latency   |  achieved |   target  | Count | Pipelined|
        +-----------+---------+---------+-------------+-----------+-----------+-------+----------+
        |- L6       |        ?|        ?|           68|          -|          -|      ?|        no|
        |- L_WAIT   |       64|       64|            2|          -|          -|     32|        no|
        |- INIT_L0  |     4096|     4096|            2|          1|          1|   4096|       yes|
        |- L1       |        ?|        ?|  10 ~ 131587|          -|          -|  2 ~ ?|        no|
        +-----------+---------+---------+-------------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     4943|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|     1865|     2897|    -|
|Memory               |        8|     -|        4|      300|   12|
|Multiplexer          |        -|     -|        -|     1049|    -|
|Register             |        -|     -|      572|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        8|     0|     2441|     9189|   12|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|        2|    3|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    1|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------+---------+----+-----+------+-----+
    |           Instance          |      Module      | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------+------------------+---------+----+-----+------+-----+
    |grp_BuffOfst_fu_767          |BuffOfst          |        0|   0|  234|   459|    0|
    |grp_WrDist_fu_738            |WrDist            |        0|   0|  403|   145|    0|
    |grp_feed_network_fu_696      |feed_network      |        0|   0|  738|  1064|    0|
    |grp_gen_access_tuple_fu_686  |gen_access_tuple  |        0|   0|  490|  1229|    0|
    +-----------------------------+------------------+---------+----+-----+------+-----+
    |Total                        |                  |        0|   0| 1865|  2897|    0|
    +-----------------------------+------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+------------------+---------+---+-----+-----+-------+-----+------+-------------+
    |       Memory       |      Module      | BRAM_18K| FF| LUT | URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------------+------------------+---------+---+-----+-----+-------+-----+------+-------------+
    |mem_req_buff_V_0_U  |mem_req_buff_V_0  |        4|  0|    0|    0|   2048|   32|     1|        65536|
    |mem_req_buff_V_1_U  |mem_req_buff_V_0  |        4|  0|    0|    0|   2048|   32|     1|        65536|
    |ofst_buff_U         |ofst_buff         |        0|  4|  300|   12|  49152|   64|     1|      3145728|
    +--------------------+------------------+---------+---+-----+-----+-------+-----+------+-------------+
    |Total               |                  |        8|  4|  300|   12|  53248|  128|     3|      3276800|
    +--------------------+------------------+---------+---+-----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add105_fu_1461_p2                 |         +|   0|  0|   29|          22|           2|
    |add_ln310_fu_1239_p2              |         +|   0|  0|   14|           7|           2|
    |add_ln312_1_fu_1068_p2            |         +|   0|  0|   15|           8|           8|
    |add_ln312_fu_1042_p2              |         +|   0|  0|   14|           7|           3|
    |add_ln318_fu_1498_p2              |         +|   0|  0|   23|          16|           1|
    |add_ln334_fu_1561_p2              |         +|   0|  0|   14|           7|           2|
    |add_ln377_fu_942_p2               |         +|   0|  0|   14|           7|           4|
    |add_ln388_fu_1445_p2              |         +|   0|  0|   27|          20|           2|
    |add_ln674_fu_1022_p2              |         +|   0|  0|   14|           7|           7|
    |add_ln684_fu_966_p2               |         +|   0|  0|   14|           7|           7|
    |i_3_fu_1518_p2                    |         +|   0|  0|   23|          16|           1|
    |i_5_fu_869_p2                     |         +|   0|  0|   20|          13|           1|
    |i_7_fu_1466_p2                    |         +|   0|  0|   29|          22|           1|
    |ret_fu_1537_p2                    |         +|   0|  0|   41|          34|          18|
    |rlt_tail_idx_fu_848_p2            |         +|   0|  0|   35|          28|           1|
    |grp_fu_785_p2                     |         -|   0|  0|   14|           6|           7|
    |sub_ln310_fu_1252_p2              |         -|   0|  0|   15|           8|           8|
    |sub_ln312_1_fu_1290_p2            |         -|   0|  0|   15|           8|           8|
    |sub_ln312_2_fu_1318_p2            |         -|   0|  0|   15|           8|           8|
    |sub_ln312_fu_1151_p2              |         -|   0|  0|   15|           8|           7|
    |sub_ln368_fu_904_p2               |         -|   0|  0|   30|          23|          23|
    |sub_ln674_3_fu_1036_p2            |         -|   0|  0|   14|           6|           7|
    |sub_ln674_fu_1099_p2              |         -|   0|  0|   15|           8|           7|
    |sub_ln684_1_fu_986_p2             |         -|   0|  0|   14|           2|           7|
    |sub_ln684_fu_956_p2               |         -|   0|  0|   13|           5|           6|
    |and_ln312_2_fu_1372_p2            |       and|   0|  0|  136|         136|         136|
    |and_ln312_3_fu_1384_p2            |       and|   0|  0|  136|         136|         136|
    |and_ln312_4_fu_1390_p2            |       and|   0|  0|  136|         136|         136|
    |and_ln312_fu_1227_p2              |       and|   0|  0|   72|          72|          72|
    |ap_block_state15                  |       and|   0|  0|    2|           1|           1|
    |ap_block_state9_on_subcall_done   |       and|   0|  0|    2|           1|           1|
    |grp_WrDist_fu_738_wr_port_TREADY  |       and|   0|  0|    2|           1|           1|
    |p_Result_17_fu_1139_p2            |       and|   0|  0|   64|          64|          64|
    |p_Result_18_fu_1233_p2            |       and|   0|  0|   72|          72|          72|
    |p_Result_19_fu_1268_p2            |       and|   0|  0|  136|         136|         136|
    |icmp_ln312_1_fu_1277_p2           |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln312_fu_1058_p2             |      icmp|   0|  0|    9|           4|           1|
    |icmp_ln318_fu_863_p2              |      icmp|   0|  0|   12|          15|           1|
    |icmp_ln323_fu_1524_p2             |      icmp|   0|  0|   13|          16|          16|
    |icmp_ln332_fu_1548_p2             |      icmp|   0|  0|   11|           8|           1|
    |icmp_ln352_fu_857_p2              |      icmp|   0|  0|   13|          16|           1|
    |icmp_ln354_fu_875_p2              |      icmp|   0|  0|   12|          13|          14|
    |icmp_ln366_fu_899_p2              |      icmp|   0|  0|   11|           8|           8|
    |icmp_ln372_1_fu_1080_p2           |      icmp|   0|  0|    8|           3|           1|
    |icmp_ln372_fu_1074_p2             |      icmp|   0|  0|    8|           3|           2|
    |icmp_ln395_fu_1476_p2             |      icmp|   0|  0|   15|          22|          22|
    |icmp_ln674_fu_1016_p2             |      icmp|   0|  0|   17|          26|           1|
    |icmp_ln684_fu_980_p2              |      icmp|   0|  0|    8|           3|           1|
    |lshr_ln310_fu_1262_p2             |      lshr|   0|  0|  455|           2|         136|
    |lshr_ln312_1_fu_1366_p2           |      lshr|   0|  0|  455|           2|         136|
    |lshr_ln312_fu_1221_p2             |      lshr|   0|  0|  214|           2|          72|
    |lshr_ln674_1_fu_1133_p2           |      lshr|   0|  0|  182|           2|          64|
    |lshr_ln674_fu_1127_p2             |      lshr|   0|  0|  182|           2|          64|
    |p_Result_16_fu_1108_p2            |      lshr|   0|  0|  182|           2|          64|
    |ap_block_state11_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    |or_ln372_fu_1413_p2               |        or|   0|  0|    2|           1|           1|
    |p_Result_20_fu_1396_p2            |        or|   0|  0|  136|         136|         136|
    |W_ref1_fu_972_p3                  |    select|   0|  0|    7|           1|           7|
    |W_ref2_fu_992_p3                  |    select|   0|  0|    7|           1|           7|
    |n_wr_iter_fu_1504_p3              |    select|   0|  0|   16|           1|          16|
    |select_ln312_1_fu_1156_p3         |    select|   0|  0|    7|           1|           6|
    |select_ln312_2_fu_1191_p3         |    select|   0|  0|   69|           1|          72|
    |select_ln312_3_fu_1208_p3         |    select|   0|  0|   69|           1|          72|
    |select_ln312_4_fu_1296_p3         |    select|   0|  0|    8|           1|           8|
    |select_ln312_5_fu_1303_p3         |    select|   0|  0|    8|           1|           8|
    |select_ln312_6_fu_1310_p3         |    select|   0|  0|    8|           1|           8|
    |select_ln312_7_fu_1352_p3         |    select|   0|  0|  129|           1|         136|
    |select_ln312_fu_1145_p3           |    select|   0|  0|    7|           1|           7|
    |select_ln372_fu_1406_p3           |    select|   0|  0|   56|           1|          10|
    |select_ln674_1_fu_1114_p3         |    select|   0|  0|    7|           1|           7|
    |select_ln674_fu_1028_p3           |    select|   0|  0|    7|           1|           7|
    |wrVal_fu_1417_p3                  |    select|   0|  0|   63|           1|          64|
    |shl_ln312_1_fu_1336_p2            |       shl|   0|  0|  455|         136|         136|
    |shl_ln312_2_fu_1360_p2            |       shl|   0|  0|  455|           2|         136|
    |shl_ln312_fu_1215_p2              |       shl|   0|  0|  214|           2|          72|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|    2|           2|           1|
    |xor_ln312_fu_1378_p2              |       xor|   0|  0|  136|          64|         136|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0| 4943|        1599|        2596|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  81|         17|    1|         17|
    |ap_enable_reg_pp0_iter1                  |  14|          3|    1|          3|
    |ap_sig_allocacmp_resWrite_assign_load    |   9|          2|    1|          2|
    |cnt_oot_reg_675                          |   9|          2|    7|         14|
    |grp_feed_network_fu_696_mem_req_buff_q0  |  14|          3|   32|         96|
    |grp_feed_network_fu_696_n_mem_tuples     |  14|          3|   16|         48|
    |grp_fu_785_p1                            |  14|          3|    7|         21|
    |i_4_reg_641                              |   9|          2|   13|         26|
    |i_6_reg_652                              |   9|          2|   22|         44|
    |i_reg_664                                |   9|          2|   16|         32|
    |launch_recv                              |  14|          3|    1|          3|
    |mem_req_buff_V_0_ce0                     |   9|          2|    1|          2|
    |mem_req_buff_V_0_ce1                     |   9|          2|    1|          2|
    |mem_req_buff_V_0_we1                     |   9|          2|    1|          2|
    |mem_req_buff_V_1_ce0                     |   9|          2|    1|          2|
    |mem_req_buff_V_1_ce1                     |   9|          2|    1|          2|
    |mem_req_buff_V_1_we1                     |   9|          2|    1|          2|
    |n_tuple_0_fu_336                         |   9|          2|   16|         32|
    |n_tuple_1_fu_340                         |   9|          2|   16|         32|
    |ofst_buff_address1                       |  14|          3|   16|         48|
    |ofst_buff_ce0                            |   9|          2|    1|          2|
    |ofst_buff_ce1                            |  14|          3|    1|          3|
    |ofst_buff_we1                            |   9|          2|    1|          2|
    |rd_baseAddr                              |  14|          3|   33|         99|
    |rd_baseAddr_preg                         |   9|          2|   33|         66|
    |rd_port_TREADY_int_regslice              |  14|          3|    1|          3|
    |rd_req_V_din                             |   9|          2|   32|         64|
    |rd_req_V_write                           |  14|          3|    1|          3|
    |rd_start                                 |  20|          4|    1|          4|
    |sw_data_0_V_write                        |   9|          2|    1|          2|
    |sw_data_1_V_write                        |   9|          2|    1|          2|
    |sw_data_2_V_write                        |   9|          2|    1|          2|
    |sw_data_3_V_write                        |   9|          2|    1|          2|
    |tmp_dist_0_address0                      |  26|          5|   12|         60|
    |tmp_dist_0_ce0                           |  20|          4|    1|          4|
    |tmp_dist_0_d0                            |  14|          3|   64|        192|
    |tmp_dist_1_address0                      |  26|          5|   12|         60|
    |tmp_dist_1_ce0                           |  20|          4|    1|          4|
    |tmp_dist_1_d0                            |  14|          3|   64|        192|
    |tmp_dist_2_address0                      |  26|          5|   12|         60|
    |tmp_dist_2_ce0                           |  20|          4|    1|          4|
    |tmp_dist_2_d0                            |  14|          3|   64|        192|
    |tmp_dist_3_address0                      |  26|          5|   12|         60|
    |tmp_dist_3_ce0                           |  20|          4|    1|          4|
    |tmp_dist_3_d0                            |  14|          3|   64|        192|
    |tmp_dist_4_address0                      |  26|          5|   12|         60|
    |tmp_dist_4_ce0                           |  20|          4|    1|          4|
    |tmp_dist_4_d0                            |  14|          3|   64|        192|
    |tmp_dist_5_address0                      |  26|          5|   12|         60|
    |tmp_dist_5_ce0                           |  20|          4|    1|          4|
    |tmp_dist_5_d0                            |  14|          3|   64|        192|
    |tmp_dist_6_address0                      |  26|          5|   12|         60|
    |tmp_dist_6_ce0                           |  20|          4|    1|          4|
    |tmp_dist_6_d0                            |  14|          3|   64|        192|
    |tmp_dist_7_address0                      |  26|          5|   12|         60|
    |tmp_dist_7_ce0                           |  20|          4|    1|          4|
    |tmp_dist_7_d0                            |  14|          3|   64|        192|
    |wr_baseAddr                              |  14|          3|   34|        102|
    |wr_baseAddr_preg                         |   9|          2|   34|         68|
    |wr_len                                   |  14|          3|   11|         33|
    |wr_len_preg                              |   9|          2|   11|         22|
    |wr_port_TDATA_blk_n                      |   9|          2|    1|          2|
    |wr_port_TDATA_int_regslice               |  14|          3|  128|        384|
    |wr_port_TKEEP_int_regslice               |  14|          3|   16|         48|
    |wr_port_TLAST_int_regslice               |  14|          3|    1|          3|
    |wr_port_TSTRB_int_regslice               |  14|          3|   16|         48|
    |wr_port_TVALID_int_regslice              |  14|          3|    1|          3|
    |wr_start                                 |  14|          3|    1|          3|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |1049|        219| 1149|       3448|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |CSR_E_cast_reg_1634                       |  33|   0|   64|         31|
    |CSR_V_cast_reg_1629                       |  33|   0|   64|         31|
    |W_ref1_reg_1735                           |   5|   0|    7|          2|
    |W_ref2_reg_1740                           |   5|   0|    7|          2|
    |add105_reg_1810                           |  22|   0|   22|          0|
    |add_ln312_1_reg_1770                      |   7|   0|    8|          1|
    |add_ln312_reg_1757                        |   6|   0|    7|          1|
    |add_ln334_reg_1857                        |   7|   0|    7|          0|
    |add_ln377_reg_1730                        |   4|   0|    7|          3|
    |add_ln388_reg_1805                        |  20|   0|   20|          0|
    |ap_CS_fsm                                 |  16|   0|   16|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |cnt_oot_reg_675                           |   7|   0|    7|          0|
    |empty_154_reg_1603                        |   5|   0|    5|          0|
    |empty_reg_1598                            |  23|   0|   23|          0|
    |grp_BuffOfst_fu_767_ap_start_reg          |   1|   0|    1|          0|
    |grp_WrDist_fu_738_ap_start_reg            |   1|   0|    1|          0|
    |grp_feed_network_fu_696_ap_start_reg      |   1|   0|    1|          0|
    |grp_gen_access_tuple_fu_686_ap_start_reg  |   1|   0|    1|          0|
    |i_3_reg_1838                              |  16|   0|   16|          0|
    |i_4_reg_641                               |  13|   0|   13|          0|
    |i_6_reg_652                               |  22|   0|   22|          0|
    |i_7_reg_1815                              |  22|   0|   22|          0|
    |i_reg_664                                 |  16|   0|   16|          0|
    |icmp_ln312_reg_1762                       |   1|   0|    1|          0|
    |icmp_ln318_reg_1662                       |   1|   0|    1|          0|
    |icmp_ln352_reg_1658                       |   1|   0|    1|          0|
    |icmp_ln366_reg_1716                       |   1|   0|    1|          0|
    |icmp_ln372_1_reg_1782                     |   1|   0|    1|          0|
    |icmp_ln372_reg_1777                       |   1|   0|    1|          0|
    |icmp_ln674_reg_1747                       |   1|   0|    1|          0|
    |launch_recv_preg                          |   1|   0|    1|          0|
    |lshr_ln_reg_1788                          |  12|   0|   12|          0|
    |n_tuple_0_fu_336                          |  16|   0|   16|          0|
    |n_tuple_1_fu_340                          |  16|   0|   16|          0|
    |n_wr_iter_reg_1833                        |  16|   0|   16|          0|
    |rd_baseAddr_preg                          |  33|   0|   64|         31|
    |rd_start_preg                             |   0|   0|    1|          1|
    |resWrite_assign_fu_324                    |   1|   0|    1|          0|
    |resWrite_assign_load_reg_1649             |   1|   0|    1|          0|
    |rlt_tail_idx_reg_1644                     |  28|   0|   28|          0|
    |rootBank_reg_1720                         |   3|   0|    3|          0|
    |sub_ln674_3_reg_1752                      |   7|   0|    7|          0|
    |trunc_ln325_reg_1846                      |   8|   0|    8|          0|
    |trunc_ln395_reg_1820                      |   1|   0|    1|          0|
    |wrVal_reg_1793                            |  64|   0|   64|          0|
    |wr_baseAddr_preg                          |  34|   0|   64|         30|
    |wr_len_preg                               |  11|   0|   16|          5|
    |wr_start_preg                             |   1|   0|    1|          0|
    |zext_ln306_reg_1639                       |  21|   0|   22|          1|
    |zext_ln377_reg_1724                       |   3|   0|    7|          4|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 572|   0|  715|        143|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------+-----+-----+------------+------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|       BFS_Scatter|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|       BFS_Scatter|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|       BFS_Scatter|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|       BFS_Scatter|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|       BFS_Scatter|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|       BFS_Scatter|  return value|
|CSR_V                |   in|   33|     ap_none|             CSR_V|        scalar|
|CSR_E                |   in|   33|     ap_none|             CSR_E|        scalar|
|glbl_d               |   in|   33|     ap_none|            glbl_d|        scalar|
|rd_baseAddr          |  out|   64|     ap_none|       rd_baseAddr|       pointer|
|wr_baseAddr          |  out|   64|     ap_none|       wr_baseAddr|       pointer|
|rd_port_TDATA        |   in|  128|        axis|  rd_port_V_data_V|       pointer|
|rd_port_TVALID       |   in|    1|        axis|  rd_port_V_last_V|       pointer|
|rd_port_TREADY       |  out|    1|        axis|  rd_port_V_last_V|       pointer|
|rd_port_TLAST        |   in|    1|        axis|  rd_port_V_last_V|       pointer|
|rd_port_TKEEP        |   in|   16|        axis|  rd_port_V_keep_V|       pointer|
|rd_port_TSTRB        |   in|   16|        axis|  rd_port_V_strb_V|       pointer|
|wr_port_TDATA        |  out|  128|        axis|  wr_port_V_data_V|       pointer|
|wr_port_TVALID       |  out|    1|        axis|  wr_port_V_last_V|       pointer|
|wr_port_TREADY       |   in|    1|        axis|  wr_port_V_last_V|       pointer|
|wr_port_TLAST        |  out|    1|        axis|  wr_port_V_last_V|       pointer|
|wr_port_TKEEP        |  out|   16|        axis|  wr_port_V_keep_V|       pointer|
|wr_port_TSTRB        |  out|   16|        axis|  wr_port_V_strb_V|       pointer|
|rd_req_V_din         |  out|   32|     ap_fifo|          rd_req_V|       pointer|
|rd_req_V_full_n      |   in|    1|     ap_fifo|          rd_req_V|       pointer|
|rd_req_V_write       |  out|    1|     ap_fifo|          rd_req_V|       pointer|
|wr_len               |  out|   16|     ap_none|            wr_len|       pointer|
|rd_start             |  out|    1|     ap_none|          rd_start|       pointer|
|wr_start             |  out|    1|     ap_none|          wr_start|       pointer|
|N_Vertex             |   in|   32|     ap_none|          N_Vertex|        scalar|
|root                 |   in|   32|     ap_none|              root|        scalar|
|peID                 |   in|    8|     ap_none|              peID|        scalar|
|sw_data_0_V_din      |  out|   32|     ap_fifo|       sw_data_0_V|       pointer|
|sw_data_0_V_full_n   |   in|    1|     ap_fifo|       sw_data_0_V|       pointer|
|sw_data_0_V_write    |  out|    1|     ap_fifo|       sw_data_0_V|       pointer|
|sw_data_1_V_din      |  out|   32|     ap_fifo|       sw_data_1_V|       pointer|
|sw_data_1_V_full_n   |   in|    1|     ap_fifo|       sw_data_1_V|       pointer|
|sw_data_1_V_write    |  out|    1|     ap_fifo|       sw_data_1_V|       pointer|
|sw_data_2_V_din      |  out|   32|     ap_fifo|       sw_data_2_V|       pointer|
|sw_data_2_V_full_n   |   in|    1|     ap_fifo|       sw_data_2_V|       pointer|
|sw_data_2_V_write    |  out|    1|     ap_fifo|       sw_data_2_V|       pointer|
|sw_data_3_V_din      |  out|   32|     ap_fifo|       sw_data_3_V|       pointer|
|sw_data_3_V_full_n   |   in|    1|     ap_fifo|       sw_data_3_V|       pointer|
|sw_data_3_V_write    |  out|    1|     ap_fifo|       sw_data_3_V|       pointer|
|glblIterIdx          |   in|   16|     ap_none|       glblIterIdx|       pointer|
|cycle_cnt            |   in|   32|     ap_none|         cycle_cnt|       pointer|
|launch_recv          |  out|    1|     ap_none|       launch_recv|       pointer|
|resWrite             |   in|    1|     ap_none|          resWrite|        scalar|
|tmp_dist_0_address0  |  out|   12|   ap_memory|        tmp_dist_0|         array|
|tmp_dist_0_ce0       |  out|    1|   ap_memory|        tmp_dist_0|         array|
|tmp_dist_0_we0       |  out|    1|   ap_memory|        tmp_dist_0|         array|
|tmp_dist_0_d0        |  out|   64|   ap_memory|        tmp_dist_0|         array|
|tmp_dist_0_q0        |   in|   64|   ap_memory|        tmp_dist_0|         array|
|tmp_dist_1_address0  |  out|   12|   ap_memory|        tmp_dist_1|         array|
|tmp_dist_1_ce0       |  out|    1|   ap_memory|        tmp_dist_1|         array|
|tmp_dist_1_we0       |  out|    1|   ap_memory|        tmp_dist_1|         array|
|tmp_dist_1_d0        |  out|   64|   ap_memory|        tmp_dist_1|         array|
|tmp_dist_1_q0        |   in|   64|   ap_memory|        tmp_dist_1|         array|
|tmp_dist_2_address0  |  out|   12|   ap_memory|        tmp_dist_2|         array|
|tmp_dist_2_ce0       |  out|    1|   ap_memory|        tmp_dist_2|         array|
|tmp_dist_2_we0       |  out|    1|   ap_memory|        tmp_dist_2|         array|
|tmp_dist_2_d0        |  out|   64|   ap_memory|        tmp_dist_2|         array|
|tmp_dist_2_q0        |   in|   64|   ap_memory|        tmp_dist_2|         array|
|tmp_dist_3_address0  |  out|   12|   ap_memory|        tmp_dist_3|         array|
|tmp_dist_3_ce0       |  out|    1|   ap_memory|        tmp_dist_3|         array|
|tmp_dist_3_we0       |  out|    1|   ap_memory|        tmp_dist_3|         array|
|tmp_dist_3_d0        |  out|   64|   ap_memory|        tmp_dist_3|         array|
|tmp_dist_3_q0        |   in|   64|   ap_memory|        tmp_dist_3|         array|
|tmp_dist_4_address0  |  out|   12|   ap_memory|        tmp_dist_4|         array|
|tmp_dist_4_ce0       |  out|    1|   ap_memory|        tmp_dist_4|         array|
|tmp_dist_4_we0       |  out|    1|   ap_memory|        tmp_dist_4|         array|
|tmp_dist_4_d0        |  out|   64|   ap_memory|        tmp_dist_4|         array|
|tmp_dist_4_q0        |   in|   64|   ap_memory|        tmp_dist_4|         array|
|tmp_dist_5_address0  |  out|   12|   ap_memory|        tmp_dist_5|         array|
|tmp_dist_5_ce0       |  out|    1|   ap_memory|        tmp_dist_5|         array|
|tmp_dist_5_we0       |  out|    1|   ap_memory|        tmp_dist_5|         array|
|tmp_dist_5_d0        |  out|   64|   ap_memory|        tmp_dist_5|         array|
|tmp_dist_5_q0        |   in|   64|   ap_memory|        tmp_dist_5|         array|
|tmp_dist_6_address0  |  out|   12|   ap_memory|        tmp_dist_6|         array|
|tmp_dist_6_ce0       |  out|    1|   ap_memory|        tmp_dist_6|         array|
|tmp_dist_6_we0       |  out|    1|   ap_memory|        tmp_dist_6|         array|
|tmp_dist_6_d0        |  out|   64|   ap_memory|        tmp_dist_6|         array|
|tmp_dist_6_q0        |   in|   64|   ap_memory|        tmp_dist_6|         array|
|tmp_dist_7_address0  |  out|   12|   ap_memory|        tmp_dist_7|         array|
|tmp_dist_7_ce0       |  out|    1|   ap_memory|        tmp_dist_7|         array|
|tmp_dist_7_we0       |  out|    1|   ap_memory|        tmp_dist_7|         array|
|tmp_dist_7_d0        |  out|   64|   ap_memory|        tmp_dist_7|         array|
|tmp_dist_7_q0        |   in|   64|   ap_memory|        tmp_dist_7|         array|
+---------------------+-----+-----+------------+------------------+--------------+

