#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Sep  3 14:23:26 2023
# Process ID: 5548
# Current directory: E:/Vivado_project/final/new
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13148 E:\Vivado_project\final\new\new.xpr
# Log file: E:/Vivado_project/final/new/vivado.log
# Journal file: E:/Vivado_project/final/new\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado_project/final/new/new.xpr
INFO: [Project 1-313] Project file moved from 'D:/vivadoProject/new' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name instr_memory1 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.Component_Name {instr_memory1} CONFIG.memory_type {rom} CONFIG.coefficient_file {e:/Vivado_project/final/new/new.srcs/sources_1/instr_memory.coe} CONFIG.default_data_radix {2}] [get_ips instr_memory1]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'instr_memory1' to 'instr_memory1' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Vivado_project/final/new/new.srcs/sources_1/instr_memory.coe' provided. It will be converted relative to IP Instance files '../../instr_memory.coe'
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/instr_memory1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instr_memory1'...
update_compile_order -fileset sources_1
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/instr_memory1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instr_memory1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instr_memory1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instr_memory1'...
catch { config_ip_cache -export [get_ips -all instr_memory1] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/instr_memory1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/instr_memory1.xci]
launch_runs -jobs 4 instr_memory1_synth_1
[Sun Sep  3 14:28:53 2023] Launched instr_memory1_synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/instr_memory1_synth_1/runme.log
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/instr_memory1.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property part xc7a35tcsg324-1 [current_project]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Vivado_project\final\new\new.srcs\sources_1\new\data_memory.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Vivado_project\final\new\new.srcs\sources_1\new\instr_memory.v:]
WARNING: [IP_Flow 19-2162] IP 'instr_memory1' is locked:
* Current project part 'xc7a35tcsg324-1' and the part 'xc7k70tfbv676-1' used to customize the IP 'instr_memory1' do not match.
ERROR: [Common 17-180] Spawn failed: No error
export_ip_user_files -of_objects  [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/instr_memory1.xci] -no_script -reset -force -quiet
remove_files  -fileset instr_memory1 e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/instr_memory1.xci
INFO: [Project 1-386] Moving file 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/instr_memory1.xci' from fileset 'instr_memory1' to fileset 'sources_1'.
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name instr_memory1 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.Component_Name {instr_memory1} CONFIG.memory_type {rom} CONFIG.coefficient_file {e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe} CONFIG.default_data_radix {2}] [get_ips instr_memory1]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'instr_memory1' to 'instr_memory1' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory.coe' provided. It will be converted relative to IP Instance files '../instr_memory.coe'
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/instr_memory1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'instr_memory1'...
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/instr_memory1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'instr_memory1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'instr_memory1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'instr_memory1'...
catch { config_ip_cache -export [get_ips -all instr_memory1] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/instr_memory1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/instr_memory1.xci]
launch_runs -jobs 4 instr_memory1_synth_1
[Sun Sep  3 14:35:36 2023] Launched instr_memory1_synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/instr_memory1_synth_1/runme.log
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/instr_memory1.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property  ip_repo_paths  E:/Vivado_project/final/data_memory1/data_memory1.srcs/sources_1/new [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Vivado_project/final/data_memory1/data_memory1.srcs/sources_1/new'.
create_ip -name data_memory -vendor xilinx.com -library user -version 1.0 -module_name data_memory_0 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory_0/data_memory_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_memory_0'...
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory_0/data_memory_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_memory_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_memory_0'...
catch { config_ip_cache -export [get_ips -all data_memory_0] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory_0/data_memory_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory_0/data_memory_0.xci]
launch_runs -jobs 4 data_memory_0_synth_1
[Sun Sep  3 14:43:28 2023] Launched data_memory_0_synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/data_memory_0_synth_1/runme.log
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory_0/data_memory_0.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name data_memory -vendor xilinx.com -library user -version 1.0 -module_name data_memory1 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {data_memory1}] [get_ips data_memory1]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'data_memory1' to 'data_memory1' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_memory1'...
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci] -no_script -reset -force -quiet
remove_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci
file delete -force e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1
export_ip_user_files -of_objects  [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory_0/data_memory_0.xci] -no_script -reset -force -quiet
remove_files  -fileset data_memory_0 e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory_0/data_memory_0.xci
INFO: [Project 1-386] Moving file 'e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory_0/data_memory_0.xci' from fileset 'data_memory_0' to fileset 'sources_1'.
file delete -force e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory_0
create_ip -name data_memory -vendor xilinx.com -library user -version 1.0 -module_name data_memory1 -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {data_memory1}] [get_ips data_memory1]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'data_memory1' to 'data_memory1' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_memory1'...
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_memory1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_memory1'...
catch { config_ip_cache -export [get_ips -all data_memory1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP data_memory1, cache-ID = ec79c168ed28fd8b; cache size = 0.253 MB.
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci'
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory1.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
close [ open E:/Vivado_project/final/new/new.srcs/sources_1/new/vga.v w ]
add_files E:/Vivado_project/final/new/new.srcs/sources_1/new/vga.v
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz -dir e:/Vivado_project/final/new/new.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {clk_wiz} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {65.000} CONFIG.USE_LOCKED {false} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {50.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.500} CONFIG.CLKOUT1_JITTER {254.866} CONFIG.CLKOUT1_PHASE_ERROR {297.890}] [get_ips clk_wiz]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'clk_wiz' to 'clk_wiz' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz'...
generate_target all [get_files  e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz'...
catch { config_ip_cache -export [get_ips -all clk_wiz] }
export_ip_user_files -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xci]
launch_runs -jobs 4 clk_wiz_synth_1
[Sun Sep  3 14:49:06 2023] Launched clk_wiz_synth_1...
Run output will be captured here: E:/Vivado_project/final/new/new.runs/clk_wiz_synth_1/runme.log
export_simulation -of_objects [get_files e:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.xci] -directory E:/Vivado_project/final/new/new.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_project/final/new/new.ip_user_files -ipstatic_source_dir E:/Vivado_project/final/new/new.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_project/final/new/new.cache/compile_simlib/modelsim} {questa=E:/Vivado_project/final/new/new.cache/compile_simlib/questa} {riviera=E:/Vivado_project/final/new/new.cache/compile_simlib/riviera} {activehdl=E:/Vivado_project/final/new/new.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/sim/data_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/sim/instr_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-311] analyzing module cla_adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_mem_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/forward_units.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_units
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_ex_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_id_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/instr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mem_wb_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/men_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2458] undeclared symbol num, assumed default net type wire [E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv_top.v:95]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sim_1/new/tb_riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xelab -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'rom_addr' on this module [E:/Vivado_project/final/new/new.srcs/sim_1/new/tb_riscv_top.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/sim/data_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/sim/instr_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-311] analyzing module cla_adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_mem_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/forward_units.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_units
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_ex_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_id_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/instr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mem_wb_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/men_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2458] undeclared symbol num, assumed default net type wire [E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv_top.v:95]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sim_1/new/tb_riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xelab -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'num' [E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv_top.v:95]
WARNING: [VRFC 10-5021] port 'MemWrite_mem_wb_i' is not connected on this instance [E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v:313]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.if_id_regs
Compiling module xil_defaultlib.instr_decode
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.id_ex_regs
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_adder32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.forward_units
Compiling module xil_defaultlib.mux3_1
Compiling module xil_defaultlib.ex_stage
Compiling module xil_defaultlib.ex_mem_regs
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.mem_wb_regs
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscv
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instr_memory1
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory1
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.riscv_top
Compiling module xil_defaultlib.tb_riscv_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_top_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/xsim.dir/tb_riscv_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep  3 15:00:41 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1476.949 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_top_behav -key {Behavioral:sim_1:Functional:tb_riscv_top} -tclbatch {tb_riscv_top.tcl} -view {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
WARNING: Simulation object /tb_riscv_top/uut/data_memory_inst/W_en was not found in the design.
WARNING: Simulation object /tb_riscv_top/uut/data_memory_inst/addr was not found in the design.
WARNING: Simulation object /tb_riscv_top/uut/data_memory_inst/RW_type was not found in the design.
WARNING: Simulation object /tb_riscv_top/uut/data_memory_inst/Rd_data was not found in the design.
WARNING: Simulation object /tb_riscv_top/uut/data_memory_inst/Wr_data was not found in the design.
WARNING: Simulation object /tb_riscv_top/uut/data_memory_inst/ram was not found in the design.
WARNING: Simulation object /tb_riscv_top/uut/data_memory_inst/ram[1] was not found in the design.
WARNING: Simulation object /tb_riscv_top/uut/data_memory_inst/ram[0] was not found in the design.
source tb_riscv_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1476.949 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/sim/data_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/sim/instr_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-311] analyzing module cla_adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_mem_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/forward_units.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_units
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_ex_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_id_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/instr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mem_wb_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/men_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sim_1/new/tb_riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xelab -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'MemWrite_mem_wb_i' is not connected on this instance [E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v:315]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.if_id_regs
Compiling module xil_defaultlib.instr_decode
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.id_ex_regs
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_adder32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.forward_units
Compiling module xil_defaultlib.mux3_1
Compiling module xil_defaultlib.ex_stage
Compiling module xil_defaultlib.ex_mem_regs
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.mem_wb_regs
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscv
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instr_memory1
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory1
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.riscv_top
Compiling module xil_defaultlib.tb_riscv_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_top_behav -key {Behavioral:sim_1:Functional:tb_riscv_top} -tclbatch {tb_riscv_top.tcl} -view {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
WARNING: Simulation object /tb_riscv_top/uut/data_memory_inst/W_en was not found in the design.
WARNING: Simulation object /tb_riscv_top/uut/data_memory_inst/addr was not found in the design.
WARNING: Simulation object /tb_riscv_top/uut/data_memory_inst/RW_type was not found in the design.
WARNING: Simulation object /tb_riscv_top/uut/data_memory_inst/Rd_data was not found in the design.
WARNING: Simulation object /tb_riscv_top/uut/data_memory_inst/Wr_data was not found in the design.
WARNING: Simulation object /tb_riscv_top/uut/data_memory_inst/ram was not found in the design.
WARNING: Simulation object /tb_riscv_top/uut/data_memory_inst/ram[1] was not found in the design.
WARNING: Simulation object /tb_riscv_top/uut/data_memory_inst/ram[0] was not found in the design.
source tb_riscv_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1535.809 ; gain = 0.000
save_wave_config {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/sim/data_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/sim/instr_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-311] analyzing module cla_adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_mem_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/forward_units.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_units
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_ex_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_id_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/instr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mem_wb_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/men_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sim_1/new/tb_riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xelab -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'MemWrite_mem_wb_i' is not connected on this instance [E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v:315]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.if_id_regs
Compiling module xil_defaultlib.instr_decode
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.id_ex_regs
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_adder32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.forward_units
Compiling module xil_defaultlib.mux3_1
Compiling module xil_defaultlib.ex_stage
Compiling module xil_defaultlib.ex_mem_regs
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.mem_wb_regs
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscv
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instr_memory1
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory1
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.riscv_top
Compiling module xil_defaultlib.tb_riscv_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_top_behav -key {Behavioral:sim_1:Functional:tb_riscv_top} -tclbatch {tb_riscv_top.tcl} -view {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1535.809 ; gain = 0.000
save_wave_config {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/sim/data_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/sim/instr_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-311] analyzing module cla_adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_mem_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/forward_units.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_units
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_ex_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_id_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/instr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mem_wb_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/men_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sim_1/new/tb_riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xelab -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'MemWrite_mem_wb_i' is not connected on this instance [E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v:315]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.if_id_regs
Compiling module xil_defaultlib.instr_decode
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.id_ex_regs
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_adder32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.forward_units
Compiling module xil_defaultlib.mux3_1
Compiling module xil_defaultlib.ex_stage
Compiling module xil_defaultlib.ex_mem_regs
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.mem_wb_regs
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscv
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instr_memory1
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory1
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.riscv_top
Compiling module xil_defaultlib.tb_riscv_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_top_behav -key {Behavioral:sim_1:Functional:tb_riscv_top} -tclbatch {tb_riscv_top.tcl} -view {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1535.809 ; gain = 0.000
save_wave_config {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/sim/data_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/sim/instr_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-311] analyzing module cla_adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_mem_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/forward_units.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_units
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_ex_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_id_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/instr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mem_wb_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/men_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sim_1/new/tb_riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xelab -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'MemWrite_mem_wb_i' is not connected on this instance [E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v:315]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.if_id_regs
Compiling module xil_defaultlib.instr_decode
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.id_ex_regs
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_adder32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.forward_units
Compiling module xil_defaultlib.mux3_1
Compiling module xil_defaultlib.ex_stage
Compiling module xil_defaultlib.ex_mem_regs
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.mem_wb_regs
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscv
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instr_memory1
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory1
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.riscv_top
Compiling module xil_defaultlib.tb_riscv_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_top_behav -key {Behavioral:sim_1:Functional:tb_riscv_top} -tclbatch {tb_riscv_top.tcl} -view {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1535.809 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 1535.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/sim/data_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/sim/instr_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-311] analyzing module cla_adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_mem_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/forward_units.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_units
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_ex_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_id_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/instr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mem_wb_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/men_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sim_1/new/tb_riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xelab -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'MemWrite_mem_wb_i' is not connected on this instance [E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v:315]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.if_id_regs
Compiling module xil_defaultlib.instr_decode
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.id_ex_regs
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_adder32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.forward_units
Compiling module xil_defaultlib.mux3_1
Compiling module xil_defaultlib.ex_stage
Compiling module xil_defaultlib.ex_mem_regs
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.mem_wb_regs
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscv
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instr_memory1
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory1
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.riscv_top
Compiling module xil_defaultlib.tb_riscv_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_top_behav -key {Behavioral:sim_1:Functional:tb_riscv_top} -tclbatch {tb_riscv_top.tcl} -view {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
WARNING: Simulation object /tb_riscv_top/uut/vga/clk_wiz1/clk_out1 was not found in the design.
source tb_riscv_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1535.809 ; gain = 0.000
save_wave_config {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory1.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim/instr_memory.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_riscv_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/clk_wiz/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/data_memory1/sim/data_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/ip/instr_memory1/sim/instr_memory1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-311] analyzing module cla_adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/branch_judge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_judge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_mem_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/forward_units.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_units
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_ex_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_id_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/instr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mem_wb_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/men_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/mux3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_project/final/new/new.srcs/sim_1/new/tb_riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
"xelab -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c5a45b68a1bf4115948ade475b14fa4c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_riscv_top_behav xil_defaultlib.tb_riscv_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'MemWrite_mem_wb_i' is not connected on this instance [E:/Vivado_project/final/new/new.srcs/sources_1/new/datapath.v:315]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [E:/Vivado_project/final/new/new.srcs/sources_1/new/ex_stage.v:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.main_control
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.if_id_regs
Compiling module xil_defaultlib.instr_decode
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.id_ex_regs
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_adder32
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.branch_judge
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.forward_units
Compiling module xil_defaultlib.mux3_1
Compiling module xil_defaultlib.ex_stage
Compiling module xil_defaultlib.ex_mem_regs
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.mem_wb_regs
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.riscv
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.instr_memory1
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory1
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_clk_wiz
Compiling module xil_defaultlib.clk_wiz
Compiling module xil_defaultlib.vga
Compiling module xil_defaultlib.riscv_top
Compiling module xil_defaultlib.tb_riscv_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_riscv_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_project/final/new/new.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_top_behav -key {Behavioral:sim_1:Functional:tb_riscv_top} -tclbatch {tb_riscv_top.tcl} -view {E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/Vivado_project/final/new/tb_riscv_top_behav.wcfg
source tb_riscv_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1535.809 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:33 ; elapsed = 00:01:06 . Memory (MB): peak = 1535.809 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:17 ; elapsed = 00:01:05 . Memory (MB): peak = 1535.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep  3 18:04:07 2023...
