Reading OpenROAD database at '/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-54-45/43-openroad-resizertimingpostgrt/dynamic_noise_reduction.odb'…
Reading library file at '/foss/pdks/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/usr/local/lib/python3.12/dist-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   dynamic_noise_reduction
Die area:                 ( 0 0 ) ( 1000000 1000000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     17789
Number of terminals:      52
Number of snets:          2
Number of nets:           3307

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 342.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 154190.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 40458.
[INFO DRT-0033] via shape region query size = 32400.
[INFO DRT-0033] met2 shape region query size = 10820.
[INFO DRT-0033] via2 shape region query size = 25200.
[INFO DRT-0033] met3 shape region query size = 10830.
[INFO DRT-0033] via3 shape region query size = 25200.
[INFO DRT-0033] met4 shape region query size = 3936.
[INFO DRT-0033] via4 shape region query size = 1152.
[INFO DRT-0033] met5 shape region query size = 336.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1325 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 336 unique inst patterns.
[INFO DRT-0084]   Complete 2368 groups.
#scanned instances     = 17789
#unique  instances     = 342
#stdCellGenAp          = 9903
#stdCellValidPlanarAp  = 66
#stdCellValidViaAp     = 7623
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 11594
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:02:32, elapsed time = 00:00:20, memory = 186.66 (MB), peak = 186.66 (MB)

[INFO DRT-0157] Number of guides:     25104

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 144 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 144 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 8981.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 7419.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 3660.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 55.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 12641 vertical wires in 3 frboxes and 7474 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 781 vertical wires in 3 frboxes and 1964 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 281.65 (MB), peak = 281.65 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 281.65 (MB), peak = 281.65 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 296.70 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:02, memory = 368.57 (MB).
    Completing 30% with 254 violations.
    elapsed time = 00:00:03, memory = 358.05 (MB).
    Completing 40% with 254 violations.
    elapsed time = 00:00:04, memory = 397.22 (MB).
    Completing 50% with 254 violations.
    elapsed time = 00:00:05, memory = 437.95 (MB).
    Completing 60% with 466 violations.
    elapsed time = 00:00:06, memory = 427.84 (MB).
    Completing 70% with 466 violations.
    elapsed time = 00:00:08, memory = 442.02 (MB).
    Completing 80% with 751 violations.
    elapsed time = 00:00:09, memory = 442.70 (MB).
    Completing 90% with 751 violations.
    elapsed time = 00:00:10, memory = 444.50 (MB).
    Completing 100% with 1010 violations.
    elapsed time = 00:00:12, memory = 445.97 (MB).
[INFO DRT-0199]   Number of violations = 1093.
Viol/Layer         li1   mcon   met1   met2   met3
Cut Spacing          0      3      0      0      0
Metal Spacing       32      0    259     19      9
Recheck              1      0     70     12      0
Short                0      3    668     17      0
[INFO DRT-0267] cpu time = 00:01:22, elapsed time = 00:00:12, memory = 779.84 (MB), peak = 779.84 (MB)
Total wire length = 153496 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 81342 um.
Total wire length on LAYER met2 = 68856 um.
Total wire length on LAYER met3 = 3297 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23104.
Up-via summary (total 23104):

------------------------
 FR_MASTERSLICE        0
            li1    11612
           met1    11393
           met2       99
           met3        0
           met4        0
------------------------
                   23104


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1093 violations.
    elapsed time = 00:00:00, memory = 779.84 (MB).
    Completing 20% with 1093 violations.
    elapsed time = 00:00:02, memory = 779.84 (MB).
    Completing 30% with 974 violations.
    elapsed time = 00:00:02, memory = 779.84 (MB).
    Completing 40% with 974 violations.
    elapsed time = 00:00:03, memory = 779.84 (MB).
    Completing 50% with 974 violations.
    elapsed time = 00:00:05, memory = 794.01 (MB).
    Completing 60% with 771 violations.
    elapsed time = 00:00:06, memory = 784.16 (MB).
    Completing 70% with 771 violations.
    elapsed time = 00:00:07, memory = 784.52 (MB).
    Completing 80% with 629 violations.
    elapsed time = 00:00:09, memory = 784.52 (MB).
    Completing 90% with 629 violations.
    elapsed time = 00:00:09, memory = 784.52 (MB).
    Completing 100% with 471 violations.
    elapsed time = 00:00:12, memory = 784.52 (MB).
[INFO DRT-0199]   Number of violations = 471.
Viol/Layer        mcon   met1   met2
Cut Spacing          6      0      0
Metal Spacing        0     98      5
Min Hole             0      1      0
Short                0    360      1
[INFO DRT-0267] cpu time = 00:01:20, elapsed time = 00:00:12, memory = 787.61 (MB), peak = 808.65 (MB)
Total wire length = 153032 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 81038 um.
Total wire length on LAYER met2 = 68700 um.
Total wire length on LAYER met3 = 3292 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23163.
Up-via summary (total 23163):

------------------------
 FR_MASTERSLICE        0
            li1    11606
           met1    11465
           met2       92
           met3        0
           met4        0
------------------------
                   23163


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 471 violations.
    elapsed time = 00:00:00, memory = 787.61 (MB).
    Completing 20% with 471 violations.
    elapsed time = 00:00:01, memory = 788.90 (MB).
    Completing 30% with 436 violations.
    elapsed time = 00:00:02, memory = 790.18 (MB).
    Completing 40% with 436 violations.
    elapsed time = 00:00:02, memory = 790.18 (MB).
    Completing 50% with 436 violations.
    elapsed time = 00:00:04, memory = 791.21 (MB).
    Completing 60% with 395 violations.
    elapsed time = 00:00:04, memory = 791.21 (MB).
    Completing 70% with 395 violations.
    elapsed time = 00:00:05, memory = 791.28 (MB).
    Completing 80% with 387 violations.
    elapsed time = 00:00:06, memory = 791.54 (MB).
    Completing 90% with 387 violations.
    elapsed time = 00:00:07, memory = 791.54 (MB).
    Completing 100% with 315 violations.
    elapsed time = 00:00:08, memory = 791.54 (MB).
[INFO DRT-0199]   Number of violations = 315.
Viol/Layer        mcon   met1   met2
Cut Spacing          2      0      0
Metal Spacing        0     71      5
Short                0    237      0
[INFO DRT-0267] cpu time = 00:00:57, elapsed time = 00:00:09, memory = 791.54 (MB), peak = 808.65 (MB)
Total wire length = 152851 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 80968 um.
Total wire length on LAYER met2 = 68595 um.
Total wire length on LAYER met3 = 3287 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23111.
Up-via summary (total 23111):

------------------------
 FR_MASTERSLICE        0
            li1    11606
           met1    11418
           met2       87
           met3        0
           met4        0
------------------------
                   23111


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 315 violations.
    elapsed time = 00:00:00, memory = 791.54 (MB).
    Completing 20% with 315 violations.
    elapsed time = 00:00:00, memory = 791.54 (MB).
    Completing 30% with 220 violations.
    elapsed time = 00:00:01, memory = 794.11 (MB).
    Completing 40% with 220 violations.
    elapsed time = 00:00:01, memory = 794.11 (MB).
    Completing 50% with 220 violations.
    elapsed time = 00:00:01, memory = 794.11 (MB).
    Completing 60% with 126 violations.
    elapsed time = 00:00:02, memory = 794.11 (MB).
    Completing 70% with 126 violations.
    elapsed time = 00:00:03, memory = 794.11 (MB).
    Completing 80% with 61 violations.
    elapsed time = 00:00:04, memory = 799.27 (MB).
    Completing 90% with 61 violations.
    elapsed time = 00:00:04, memory = 799.27 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:05, memory = 799.27 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:26, elapsed time = 00:00:05, memory = 799.27 (MB), peak = 808.65 (MB)
Total wire length = 152832 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 80430 um.
Total wire length on LAYER met2 = 68680 um.
Total wire length on LAYER met3 = 3721 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23323.
Up-via summary (total 23323):

------------------------
 FR_MASTERSLICE        0
            li1    11606
           met1    11547
           met2      170
           met3        0
           met4        0
------------------------
                   23323


[INFO DRT-0198] Complete detail routing.
Total wire length = 152832 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 80430 um.
Total wire length on LAYER met2 = 68680 um.
Total wire length on LAYER met3 = 3721 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23323.
Up-via summary (total 23323):

------------------------
 FR_MASTERSLICE        0
            li1    11606
           met1    11547
           met2      170
           met3        0
           met4        0
------------------------
                   23323


[INFO DRT-0267] cpu time = 00:04:07, elapsed time = 00:00:40, memory = 799.27 (MB), peak = 808.65 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               718    2695.08
  Tap cell                              13718   17163.96
  Antenna cell                             79     197.69
  Clock buffer                              4      88.84
  Timing Repair Buffer                    276    1919.34
  Inverter                                 68     292.78
  Sequential cell                          16     437.92
  Multi-Input combinational cell         2910   22733.05
  Total                                 17789   45528.67
Writing OpenROAD database to '/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-54-45/45-openroad-detailedrouting/dynamic_noise_reduction.odb'…
Writing netlist to '/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-54-45/45-openroad-detailedrouting/dynamic_noise_reduction.nl.v'…
Writing powered netlist to '/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-54-45/45-openroad-detailedrouting/dynamic_noise_reduction.pnl.v'…
Writing layout to '/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-54-45/45-openroad-detailedrouting/dynamic_noise_reduction.def'…
Writing timing constraints to '/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-54-45/45-openroad-detailedrouting/dynamic_noise_reduction.sdc'…
