# Cache Controller

This project implements a **Cache Controller**, an essential component in computer architecture responsible for managing cache memory and optimizing data access speed.  
All technical details and explanations are provided in the project documentation.

---

## Authors

- [Vintan Iulia](https://github.com/iuliavintan)  
- [Simion Vlad](https://github.com/swaggermf)

---

**Documentation:** see the `Documentatie_Cache_Controller.pdf` file 
**Language:** Verilog  
 
---

