[options]
mode prove
depth 20

[engines]
smtbmc z3

[script]
read -formal timer_props.sv
read -formal timer_regs.sv
read -formal timer_core.sv
read -formal timer_wb.sv
read -formal timer_binds.sv
prep -top timer_wb

[files]
../../rtl/verilog/timer_regs.sv
../../rtl/verilog/timer_core.sv
../../rtl/verilog/timer_wb.sv
timer_props.sv
timer_binds.sv

[file timer_wb_binds.sv]
module timer_wb_binds;
    bind timer_wb wb_props props_wb (
        .clk(wb_clk_i),
        .rst(wb_rst_i),
        .stb(wb_stb_i),
        .cyc(wb_cyc_i),
        .ack(wb_ack_o)
    );
endmodule
