--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml DFF_TEST_NEW_TOP.twx DFF_TEST_NEW_TOP.ncd -o
DFF_TEST_NEW_TOP.twr DFF_TEST_NEW_TOP.pcf -ucf DFF_TEST_UCF.ucf

Design file:              DFF_TEST_NEW_TOP.ncd
Physical constraint file: DFF_TEST_NEW_TOP.pcf
Device,package,speed:     xc5vlx50,ff1153,-3 (PRODUCTION 1.73 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock O_INV
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
read_data_RO_pi|    0.064(R)|    1.993(R)|O_INV_BUFGP       |   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock O_NAND
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
read_data_RO_pi|   -0.537(R)|    2.476(R)|O_NAND_BUFGP      |   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock O_NOR
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
read_data_RO_pi|    0.036(R)|    1.680(R)|O_NOR_BUFGP       |   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock data_clk_RO_pi
----------------+------------+------------+--------------------+--------+
                |Max Setup to|Max Hold to |                    | Clock  |
Source          | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
----------------+------------+------------+--------------------+--------+
reset_sram_RO_pi|    2.000(R)|    0.750(R)|data_clk_RO_pi_BUFGP|   0.000|
----------------+------------+------------+--------------------+--------+

Setup/Hold to clock data_clk_dff_pi
----------------+------------+------------+---------------------+--------+
                |Max Setup to|Max Hold to |                     | Clock  |
Source          | clk (edge) | clk (edge) |Internal Clock(s)    | Phase  |
----------------+------------+------------+---------------------+--------+
reset_sram_RO_pi|    1.321(R)|    2.211(R)|data_clk_dff_pi_BUFGP|   0.000|
----------------+------------+------------+---------------------+--------+

Setup/Hold to clock data_clk_pi
----------------+------------+------------+------------------+--------+
                |Max Setup to|Max Hold to |                  | Clock  |
Source          | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
----------------+------------+------------+------------------+--------+
data_pi         |   -0.504(R)|    2.154(R)|data_clk_pi_BUFGP |   0.000|
reset_sram_RO_pi|    1.358(R)|    1.851(R)|data_clk_pi_BUFGP |   0.000|
----------------+------------+------------+------------------+--------+

Setup/Hold to clock sram_data_out_clk_pi
----------------+------------+------------+--------------------------+--------+
                |Max Setup to|Max Hold to |                          | Clock  |
Source          | clk (edge) | clk (edge) |Internal Clock(s)         | Phase  |
----------------+------------+------------+--------------------------+--------+
reset_sram_RO_pi|    1.207(R)|    0.859(R)|sram_data_out_clk_pi_BUFGP|   0.000|
----------------+------------+------------+--------------------------+--------+

Clock CLK_50M to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
CLK_100K    |    7.401(R)|CLK_GEN_TOP/clk_4m|   0.000|
------------+------------+------------------+--------+

Clock data_clk_RO_pi to Pad
--------------+------------+--------------------+--------+
              | clk (edge) |                    | Clock  |
Destination   |   to PAD   |Internal Clock(s)   | Phase  |
--------------+------------+--------------------+--------+
C<0>          |    7.186(R)|data_clk_RO_pi_BUFGP|   0.000|
C<1>          |    7.288(R)|data_clk_RO_pi_BUFGP|   0.000|
data_out_RO_pi|    7.851(R)|data_clk_RO_pi_BUFGP|   0.000|
--------------+------------+--------------------+--------+

Clock data_clk_dff_pi to Pad
---------------+------------+---------------------+--------+
               | clk (edge) |                     | Clock  |
Destination    |   to PAD   |Internal Clock(s)    | Phase  |
---------------+------------+---------------------+--------+
data_out_dff_pi|    7.531(R)|data_clk_dff_pi_BUFGP|   0.000|
---------------+------------+---------------------+--------+

Clock data_clk_pi to Pad
---------------+------------+------------------+--------+
               | clk (edge) |                  | Clock  |
Destination    |   to PAD   |Internal Clock(s) | Phase  |
---------------+------------+------------------+--------+
SRAM_DATA_IN<0>|    8.456(R)|data_clk_pi_BUFGP |   0.000|
SRAM_DATA_IN<1>|    8.721(R)|data_clk_pi_BUFGP |   0.000|
SRAM_DATA_IN<2>|    7.952(R)|data_clk_pi_BUFGP |   0.000|
SRAM_DATA_IN<3>|    8.043(R)|data_clk_pi_BUFGP |   0.000|
SRAM_DATA_IN<4>|    7.686(R)|data_clk_pi_BUFGP |   0.000|
SRAM_DATA_IN<5>|    7.819(R)|data_clk_pi_BUFGP |   0.000|
SRAM_DATA_IN<6>|    7.795(R)|data_clk_pi_BUFGP |   0.000|
SRAM_DATA_IN<7>|    8.078(R)|data_clk_pi_BUFGP |   0.000|
---------------+------------+------------------+--------+

Clock sram_data_out_clk_pi to Pad
----------------+------------+--------------------------+--------+
                | clk (edge) |                          | Clock  |
Destination     |   to PAD   |Internal Clock(s)         | Phase  |
----------------+------------+--------------------------+--------+
sram_data_out_pi|    7.537(R)|sram_data_out_clk_pi_BUFGP|   0.000|
----------------+------------+--------------------------+--------+

Clock to Setup on destination clock CLK_50M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50M        |    2.311|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock O_INV
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
O_INV          |    1.787|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock O_NAND
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
O_NAND         |    1.675|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock O_NOR
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
O_NOR          |    1.682|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock data_clk_RO_pi
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
O_INV          |    3.789|         |         |         |
O_NAND         |    3.884|         |         |         |
O_NOR          |    3.772|         |         |         |
data_clk_RO_pi |    2.636|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock data_clk_dff_pi
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
data_clk_dff_pi|    3.544|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock data_clk_pi
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
data_clk_pi    |    3.485|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sram_data_out_clk_pi
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
sram_data_out_clk_pi|    1.892|         |         |         |
--------------------+---------+---------+---------+---------+

Pad to Pad
----------------+---------------+---------+
Source Pad      |Destination Pad|  Delay  |
----------------+---------------+---------+
read_data_RO_pi |SRAM_CLK       |    6.177|
reset_sram_RO_pi|reset          |    3.913|
reset_sram_RO_pi|sin_db         |    3.911|
----------------+---------------+---------+


Analysis completed Thu Jun  2 11:06:24 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 527 MB



