{"Jorge Albericio": [0, ["Cnvlutin: Ineffectual-Neuron-Free Deep Neural Network Computing", ["Jorge Albericio", "Patrick Judd", "Tayler H. Hetherington", "Tor M. Aamodt", "Natalie D. Enright Jerger", "Andreas Moshovos"], "https://doi.org/10.1109/ISCA.2016.11", "isca", 2016]], "Patrick Judd": [0, ["Cnvlutin: Ineffectual-Neuron-Free Deep Neural Network Computing", ["Jorge Albericio", "Patrick Judd", "Tayler H. Hetherington", "Tor M. Aamodt", "Natalie D. Enright Jerger", "Andreas Moshovos"], "https://doi.org/10.1109/ISCA.2016.11", "isca", 2016]], "Tayler H. Hetherington": [0, ["Cnvlutin: Ineffectual-Neuron-Free Deep Neural Network Computing", ["Jorge Albericio", "Patrick Judd", "Tayler H. Hetherington", "Tor M. Aamodt", "Natalie D. Enright Jerger", "Andreas Moshovos"], "https://doi.org/10.1109/ISCA.2016.11", "isca", 2016]], "Tor M. Aamodt": [0, ["Cnvlutin: Ineffectual-Neuron-Free Deep Neural Network Computing", ["Jorge Albericio", "Patrick Judd", "Tayler H. Hetherington", "Tor M. Aamodt", "Natalie D. Enright Jerger", "Andreas Moshovos"], "https://doi.org/10.1109/ISCA.2016.11", "isca", 2016]], "Natalie D. Enright Jerger": [0, ["Cnvlutin: Ineffectual-Neuron-Free Deep Neural Network Computing", ["Jorge Albericio", "Patrick Judd", "Tayler H. Hetherington", "Tor M. Aamodt", "Natalie D. Enright Jerger", "Andreas Moshovos"], "https://doi.org/10.1109/ISCA.2016.11", "isca", 2016], ["The Anytime Automaton", ["Joshua San Miguel", "Natalie D. Enright Jerger"], "https://doi.org/10.1109/ISCA.2016.54", "isca", 2016]], "Andreas Moshovos": [0, ["Cnvlutin: Ineffectual-Neuron-Free Deep Neural Network Computing", ["Jorge Albericio", "Patrick Judd", "Tayler H. Hetherington", "Tor M. Aamodt", "Natalie D. Enright Jerger", "Andreas Moshovos"], "https://doi.org/10.1109/ISCA.2016.11", "isca", 2016]], "Ali Shafiee": [0, ["ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars", ["Ali Shafiee", "Anirban Nag", "Naveen Muralimanohar", "Rajeev Balasubramonian", "John Paul Strachan", "Miao Hu", "R. Stanley Williams", "Vivek Srikumar"], "https://doi.org/10.1109/ISCA.2016.12", "isca", 2016]], "Anirban Nag": [0, ["ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars", ["Ali Shafiee", "Anirban Nag", "Naveen Muralimanohar", "Rajeev Balasubramonian", "John Paul Strachan", "Miao Hu", "R. Stanley Williams", "Vivek Srikumar"], "https://doi.org/10.1109/ISCA.2016.12", "isca", 2016]], "Naveen Muralimanohar": [0, ["ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars", ["Ali Shafiee", "Anirban Nag", "Naveen Muralimanohar", "Rajeev Balasubramonian", "John Paul Strachan", "Miao Hu", "R. Stanley Williams", "Vivek Srikumar"], "https://doi.org/10.1109/ISCA.2016.12", "isca", 2016]], "Rajeev Balasubramonian": [0, ["ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars", ["Ali Shafiee", "Anirban Nag", "Naveen Muralimanohar", "Rajeev Balasubramonian", "John Paul Strachan", "Miao Hu", "R. Stanley Williams", "Vivek Srikumar"], "https://doi.org/10.1109/ISCA.2016.12", "isca", 2016]], "John Paul Strachan": [0, ["ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars", ["Ali Shafiee", "Anirban Nag", "Naveen Muralimanohar", "Rajeev Balasubramonian", "John Paul Strachan", "Miao Hu", "R. Stanley Williams", "Vivek Srikumar"], "https://doi.org/10.1109/ISCA.2016.12", "isca", 2016]], "Miao Hu": [0, ["ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars", ["Ali Shafiee", "Anirban Nag", "Naveen Muralimanohar", "Rajeev Balasubramonian", "John Paul Strachan", "Miao Hu", "R. Stanley Williams", "Vivek Srikumar"], "https://doi.org/10.1109/ISCA.2016.12", "isca", 2016]], "R. Stanley Williams": [0, ["ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars", ["Ali Shafiee", "Anirban Nag", "Naveen Muralimanohar", "Rajeev Balasubramonian", "John Paul Strachan", "Miao Hu", "R. Stanley Williams", "Vivek Srikumar"], "https://doi.org/10.1109/ISCA.2016.12", "isca", 2016]], "Vivek Srikumar": [0, ["ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars", ["Ali Shafiee", "Anirban Nag", "Naveen Muralimanohar", "Rajeev Balasubramonian", "John Paul Strachan", "Miao Hu", "R. Stanley Williams", "Vivek Srikumar"], "https://doi.org/10.1109/ISCA.2016.12", "isca", 2016]], "Ping Chi": [0, ["PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory", ["Ping Chi", "Shuangchen Li", "Cong Xu", "Tao Zhang", "Jishen Zhao", "Yongpan Liu", "Yu Wang", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2016.13", "isca", 2016]], "Shuangchen Li": [0, ["PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory", ["Ping Chi", "Shuangchen Li", "Cong Xu", "Tao Zhang", "Jishen Zhao", "Yongpan Liu", "Yu Wang", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2016.13", "isca", 2016]], "Cong Xu": [0, ["PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory", ["Ping Chi", "Shuangchen Li", "Cong Xu", "Tao Zhang", "Jishen Zhao", "Yongpan Liu", "Yu Wang", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2016.13", "isca", 2016]], "Tao Zhang": [0, ["PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory", ["Ping Chi", "Shuangchen Li", "Cong Xu", "Tao Zhang", "Jishen Zhao", "Yongpan Liu", "Yu Wang", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2016.13", "isca", 2016]], "Jishen Zhao": [0, ["PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory", ["Ping Chi", "Shuangchen Li", "Cong Xu", "Tao Zhang", "Jishen Zhao", "Yongpan Liu", "Yu Wang", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2016.13", "isca", 2016], ["LAP: Loop-Block Aware Inclusion Properties for Energy-Efficient Asymmetric Last Level Caches", ["Hsiang-Yun Cheng", "Jishen Zhao", "Jack Sampson", "Mary Jane Irwin", "Aamer Jaleel", "Yu Lu", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2016.19", "isca", 2016]], "Yongpan Liu": [0, ["PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory", ["Ping Chi", "Shuangchen Li", "Cong Xu", "Tao Zhang", "Jishen Zhao", "Yongpan Liu", "Yu Wang", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2016.13", "isca", 2016]], "Yu Wang": [0, ["PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory", ["Ping Chi", "Shuangchen Li", "Cong Xu", "Tao Zhang", "Jishen Zhao", "Yongpan Liu", "Yu Wang", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2016.13", "isca", 2016]], "Yuan Xie": [0, ["PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory", ["Ping Chi", "Shuangchen Li", "Cong Xu", "Tao Zhang", "Jishen Zhao", "Yongpan Liu", "Yu Wang", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2016.13", "isca", 2016], ["LAP: Loop-Block Aware Inclusion Properties for Energy-Efficient Asymmetric Last Level Caches", ["Hsiang-Yun Cheng", "Jishen Zhao", "Jack Sampson", "Mary Jane Irwin", "Aamer Jaleel", "Yu Lu", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2016.19", "isca", 2016], ["Cambricon: An Instruction Set Architecture for Neural Networks", ["Shaoli Liu", "Zidong Du", "Jinhua Tao", "Dong Han", "Tao Luo", "Yuan Xie", "Yunji Chen", "Tianshi Chen"], "https://doi.org/10.1109/ISCA.2016.42", "isca", 2016], ["Mellow Writes: Extending Lifetime in Resistive Memories through Selective Slow Write Backs", ["Lunkai Zhang", "Brian Neely", "Diana Franklin", "Dmitri B. Strukov", "Yuan Xie", "Frederic T. Chong"], "https://doi.org/10.1109/ISCA.2016.52", "isca", 2016]], "Christopher Torng": [0, ["Asymmetry-Aware Work-Stealing Runtimes", ["Christopher Torng", "Moyang Wang", "Christopher Batten"], "https://doi.org/10.1109/ISCA.2016.14", "isca", 2016]], "Moyang Wang": [0.16652093455195427, ["Asymmetry-Aware Work-Stealing Runtimes", ["Christopher Torng", "Moyang Wang", "Christopher Batten"], "https://doi.org/10.1109/ISCA.2016.14", "isca", 2016]], "Christopher Batten": [0, ["Asymmetry-Aware Work-Stealing Runtimes", ["Christopher Torng", "Moyang Wang", "Christopher Batten"], "https://doi.org/10.1109/ISCA.2016.14", "isca", 2016]], "Hung-Wei Tseng": [0, ["Morpheus: Creating Application Objects Efficiently for Heterogeneous Computing", ["Hung-Wei Tseng", "Qianchen Zhao", "Yuxiao Zhou", "Mark Gahagan", "Steven Swanson"], "https://doi.org/10.1109/ISCA.2016.15", "isca", 2016]], "Qianchen Zhao": [0, ["Morpheus: Creating Application Objects Efficiently for Heterogeneous Computing", ["Hung-Wei Tseng", "Qianchen Zhao", "Yuxiao Zhou", "Mark Gahagan", "Steven Swanson"], "https://doi.org/10.1109/ISCA.2016.15", "isca", 2016]], "Yuxiao Zhou": [0, ["Morpheus: Creating Application Objects Efficiently for Heterogeneous Computing", ["Hung-Wei Tseng", "Qianchen Zhao", "Yuxiao Zhou", "Mark Gahagan", "Steven Swanson"], "https://doi.org/10.1109/ISCA.2016.15", "isca", 2016]], "Mark Gahagan": [0, ["Morpheus: Creating Application Objects Efficiently for Heterogeneous Computing", ["Hung-Wei Tseng", "Qianchen Zhao", "Yuxiao Zhou", "Mark Gahagan", "Steven Swanson"], "https://doi.org/10.1109/ISCA.2016.15", "isca", 2016]], "Steven Swanson": [0, ["Morpheus: Creating Application Objects Efficiently for Heterogeneous Computing", ["Hung-Wei Tseng", "Qianchen Zhao", "Yuxiao Zhou", "Mark Gahagan", "Steven Swanson"], "https://doi.org/10.1109/ISCA.2016.15", "isca", 2016]], "Divya Mahajan": [0, ["Towards Statistical Guarantees in Controlling Quality Tradeoffs for Approximate Acceleration", ["Divya Mahajan", "Amir Yazdanbakhsh", "Jongse Park", "Bradley Thwaites", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/ISCA.2016.16", "isca", 2016]], "Amir Yazdanbakhsh": [0, ["Towards Statistical Guarantees in Controlling Quality Tradeoffs for Approximate Acceleration", ["Divya Mahajan", "Amir Yazdanbakhsh", "Jongse Park", "Bradley Thwaites", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/ISCA.2016.16", "isca", 2016]], "Jongse Park": [0.8267739117145538, ["Towards Statistical Guarantees in Controlling Quality Tradeoffs for Approximate Acceleration", ["Divya Mahajan", "Amir Yazdanbakhsh", "Jongse Park", "Bradley Thwaites", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/ISCA.2016.16", "isca", 2016]], "Bradley Thwaites": [0, ["Towards Statistical Guarantees in Controlling Quality Tradeoffs for Approximate Acceleration", ["Divya Mahajan", "Amir Yazdanbakhsh", "Jongse Park", "Bradley Thwaites", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/ISCA.2016.16", "isca", 2016]], "Hadi Esmaeilzadeh": [0, ["Towards Statistical Guarantees in Controlling Quality Tradeoffs for Approximate Acceleration", ["Divya Mahajan", "Amir Yazdanbakhsh", "Jongse Park", "Bradley Thwaites", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/ISCA.2016.16", "isca", 2016]], "Akanksha Jain": [0, ["Back to the Future: Leveraging Belady's Algorithm for Improved Cache Replacement", ["Akanksha Jain", "Calvin Lin"], "https://doi.org/10.1109/ISCA.2016.17", "isca", 2016]], "Calvin Lin": [0, ["Back to the Future: Leveraging Belady's Algorithm for Improved Cache Replacement", ["Akanksha Jain", "Calvin Lin"], "https://doi.org/10.1109/ISCA.2016.17", "isca", 2016]], "Chang Hyun Park": [0.9979241043329239, ["Efficient Synonym Filtering and Scalable Delayed Translation for Hybrid Virtual Caching", ["Chang Hyun Park", "Taekyung Heo", "Jaehyuk Huh"], "https://doi.org/10.1109/ISCA.2016.18", "isca", 2016], ["Efficient Synonym Filtering and Scalable Delayed Translation for Hybrid Virtual Caching", ["Chang Hyun Park", "Taekyung Heo", "Jaehyuk Huh"], "https://doi.org/10.1109/ISCA.2016.28", "isca", 2016]], "Taekyung Heo": [0.9933452159166336, ["Efficient Synonym Filtering and Scalable Delayed Translation for Hybrid Virtual Caching", ["Chang Hyun Park", "Taekyung Heo", "Jaehyuk Huh"], "https://doi.org/10.1109/ISCA.2016.18", "isca", 2016], ["Efficient Synonym Filtering and Scalable Delayed Translation for Hybrid Virtual Caching", ["Chang Hyun Park", "Taekyung Heo", "Jaehyuk Huh"], "https://doi.org/10.1109/ISCA.2016.28", "isca", 2016]], "Jaehyuk Huh": [1, ["Efficient Synonym Filtering and Scalable Delayed Translation for Hybrid Virtual Caching", ["Chang Hyun Park", "Taekyung Heo", "Jaehyuk Huh"], "https://doi.org/10.1109/ISCA.2016.18", "isca", 2016], ["Efficient Synonym Filtering and Scalable Delayed Translation for Hybrid Virtual Caching", ["Chang Hyun Park", "Taekyung Heo", "Jaehyuk Huh"], "https://doi.org/10.1109/ISCA.2016.28", "isca", 2016]], "Hsiang-Yun Cheng": [0, ["LAP: Loop-Block Aware Inclusion Properties for Energy-Efficient Asymmetric Last Level Caches", ["Hsiang-Yun Cheng", "Jishen Zhao", "Jack Sampson", "Mary Jane Irwin", "Aamer Jaleel", "Yu Lu", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2016.19", "isca", 2016]], "Jack Sampson": [0, ["LAP: Loop-Block Aware Inclusion Properties for Energy-Efficient Asymmetric Last Level Caches", ["Hsiang-Yun Cheng", "Jishen Zhao", "Jack Sampson", "Mary Jane Irwin", "Aamer Jaleel", "Yu Lu", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2016.19", "isca", 2016]], "Mary Jane Irwin": [0, ["LAP: Loop-Block Aware Inclusion Properties for Energy-Efficient Asymmetric Last Level Caches", ["Hsiang-Yun Cheng", "Jishen Zhao", "Jack Sampson", "Mary Jane Irwin", "Aamer Jaleel", "Yu Lu", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2016.19", "isca", 2016]], "Aamer Jaleel": [0, ["LAP: Loop-Block Aware Inclusion Properties for Energy-Efficient Asymmetric Last Level Caches", ["Hsiang-Yun Cheng", "Jishen Zhao", "Jack Sampson", "Mary Jane Irwin", "Aamer Jaleel", "Yu Lu", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2016.19", "isca", 2016]], "Yu Lu": [0, ["LAP: Loop-Block Aware Inclusion Properties for Energy-Efficient Asymmetric Last Level Caches", ["Hsiang-Yun Cheng", "Jishen Zhao", "Jack Sampson", "Mary Jane Irwin", "Aamer Jaleel", "Yu Lu", "Yuan Xie"], "https://doi.org/10.1109/ISCA.2016.19", "isca", 2016]], "David Koeplinger": [0, ["Automatic Generation of Efficient Accelerators for Reconfigurable Hardware", ["David Koeplinger", "Raghu Prabhakar", "Yaqi Zhang", "Christina Delimitrou", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/ISCA.2016.20", "isca", 2016]], "Raghu Prabhakar": [0, ["Automatic Generation of Efficient Accelerators for Reconfigurable Hardware", ["David Koeplinger", "Raghu Prabhakar", "Yaqi Zhang", "Christina Delimitrou", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/ISCA.2016.20", "isca", 2016]], "Yaqi Zhang": [0, ["Automatic Generation of Efficient Accelerators for Reconfigurable Hardware", ["David Koeplinger", "Raghu Prabhakar", "Yaqi Zhang", "Christina Delimitrou", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/ISCA.2016.20", "isca", 2016]], "Christina Delimitrou": [0, ["Automatic Generation of Efficient Accelerators for Reconfigurable Hardware", ["David Koeplinger", "Raghu Prabhakar", "Yaqi Zhang", "Christina Delimitrou", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/ISCA.2016.20", "isca", 2016], ["DRAF: A Low-Power DRAM-Based Reconfigurable Acceleration Fabric", ["Mingyu Gao", "Christina Delimitrou", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Christos Kozyrakis"], "https://doi.org/10.1109/ISCA.2016.51", "isca", 2016]], "Christos Kozyrakis": [0, ["Automatic Generation of Efficient Accelerators for Reconfigurable Hardware", ["David Koeplinger", "Raghu Prabhakar", "Yaqi Zhang", "Christina Delimitrou", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/ISCA.2016.20", "isca", 2016], ["DRAF: A Low-Power DRAM-Based Reconfigurable Acceleration Fabric", ["Mingyu Gao", "Christina Delimitrou", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Christos Kozyrakis"], "https://doi.org/10.1109/ISCA.2016.51", "isca", 2016]], "Kunle Olukotun": [0, ["Automatic Generation of Efficient Accelerators for Reconfigurable Hardware", ["David Koeplinger", "Raghu Prabhakar", "Yaqi Zhang", "Christina Delimitrou", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/ISCA.2016.20", "isca", 2016]], "Donggyu Kim": [0.6699600368738174, ["Strober: Fast and Accurate Sample-Based Energy Simulation for Arbitrary RTL", ["Donggyu Kim", "Adam M. Izraelevitz", "Christopher Celio", "Hokeun Kim", "Brian Zimmer", "Yunsup Lee", "Jonathan Bachrach", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2016.21", "isca", 2016]], "Adam M. Izraelevitz": [0, ["Strober: Fast and Accurate Sample-Based Energy Simulation for Arbitrary RTL", ["Donggyu Kim", "Adam M. Izraelevitz", "Christopher Celio", "Hokeun Kim", "Brian Zimmer", "Yunsup Lee", "Jonathan Bachrach", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2016.21", "isca", 2016]], "Christopher Celio": [0, ["Strober: Fast and Accurate Sample-Based Energy Simulation for Arbitrary RTL", ["Donggyu Kim", "Adam M. Izraelevitz", "Christopher Celio", "Hokeun Kim", "Brian Zimmer", "Yunsup Lee", "Jonathan Bachrach", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2016.21", "isca", 2016]], "Hokeun Kim": [0.9383972585201263, ["Strober: Fast and Accurate Sample-Based Energy Simulation for Arbitrary RTL", ["Donggyu Kim", "Adam M. Izraelevitz", "Christopher Celio", "Hokeun Kim", "Brian Zimmer", "Yunsup Lee", "Jonathan Bachrach", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2016.21", "isca", 2016]], "Brian Zimmer": [0, ["Strober: Fast and Accurate Sample-Based Energy Simulation for Arbitrary RTL", ["Donggyu Kim", "Adam M. Izraelevitz", "Christopher Celio", "Hokeun Kim", "Brian Zimmer", "Yunsup Lee", "Jonathan Bachrach", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2016.21", "isca", 2016]], "Yunsup Lee": [0.9917759001255035, ["Strober: Fast and Accurate Sample-Based Energy Simulation for Arbitrary RTL", ["Donggyu Kim", "Adam M. Izraelevitz", "Christopher Celio", "Hokeun Kim", "Brian Zimmer", "Yunsup Lee", "Jonathan Bachrach", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2016.21", "isca", 2016]], "Jonathan Bachrach": [0, ["Strober: Fast and Accurate Sample-Based Energy Simulation for Arbitrary RTL", ["Donggyu Kim", "Adam M. Izraelevitz", "Christopher Celio", "Hokeun Kim", "Brian Zimmer", "Yunsup Lee", "Jonathan Bachrach", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2016.21", "isca", 2016]], "Krste Asanovic": [0, ["Strober: Fast and Accurate Sample-Based Energy Simulation for Arbitrary RTL", ["Donggyu Kim", "Adam M. Izraelevitz", "Christopher Celio", "Hokeun Kim", "Brian Zimmer", "Yunsup Lee", "Jonathan Bachrach", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2016.21", "isca", 2016]], "Michael A. Laurenzano": [0, ["PowerChop: Identifying and Managing Non-critical Units in Hybrid Processor Architectures", ["Michael A. Laurenzano", "Yunqi Zhang", "Jiang Chen", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/ISCA.2016.22", "isca", 2016]], "Yunqi Zhang": [0, ["PowerChop: Identifying and Managing Non-critical Units in Hybrid Processor Architectures", ["Michael A. Laurenzano", "Yunqi Zhang", "Jiang Chen", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/ISCA.2016.22", "isca", 2016], ["Treadmill: Attributing the Source of Tail Latency through Precise Load Testing and Statistical Inference", ["Yunqi Zhang", "David Meisner", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1109/ISCA.2016.47", "isca", 2016]], "Jiang Chen": [0, ["PowerChop: Identifying and Managing Non-critical Units in Hybrid Processor Architectures", ["Michael A. Laurenzano", "Yunqi Zhang", "Jiang Chen", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/ISCA.2016.22", "isca", 2016]], "Lingjia Tang": [0, ["PowerChop: Identifying and Managing Non-critical Units in Hybrid Processor Architectures", ["Michael A. Laurenzano", "Yunqi Zhang", "Jiang Chen", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/ISCA.2016.22", "isca", 2016], ["Treadmill: Attributing the Source of Tail Latency through Precise Load Testing and Statistical Inference", ["Yunqi Zhang", "David Meisner", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1109/ISCA.2016.47", "isca", 2016]], "Jason Mars": [0, ["PowerChop: Identifying and Managing Non-critical Units in Hybrid Processor Architectures", ["Michael A. Laurenzano", "Yunqi Zhang", "Jiang Chen", "Lingjia Tang", "Jason Mars"], "https://doi.org/10.1109/ISCA.2016.22", "isca", 2016], ["Treadmill: Attributing the Source of Tail Latency through Precise Load Testing and Statistical Inference", ["Yunqi Zhang", "David Meisner", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1109/ISCA.2016.47", "isca", 2016]], "Boncheol Gu": [0.9999376833438873, ["Biscuit: A Framework for Near-Data Processing of Big Data Workloads", ["Boncheol Gu", "Andre S. Yoon", "Duck-Ho Bae", "Insoon Jo", "Jinyoung Lee", "Jonghyun Yoon", "Jeong-Uk Kang", "Moonsang Kwon", "Chanho Yoon", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"], "https://doi.org/10.1109/ISCA.2016.23", "isca", 2016]], "Andre S. Yoon": [1.1824770496104975e-08, ["Biscuit: A Framework for Near-Data Processing of Big Data Workloads", ["Boncheol Gu", "Andre S. Yoon", "Duck-Ho Bae", "Insoon Jo", "Jinyoung Lee", "Jonghyun Yoon", "Jeong-Uk Kang", "Moonsang Kwon", "Chanho Yoon", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"], "https://doi.org/10.1109/ISCA.2016.23", "isca", 2016]], "Duck-Ho Bae": [0.9987554550170898, ["Biscuit: A Framework for Near-Data Processing of Big Data Workloads", ["Boncheol Gu", "Andre S. Yoon", "Duck-Ho Bae", "Insoon Jo", "Jinyoung Lee", "Jonghyun Yoon", "Jeong-Uk Kang", "Moonsang Kwon", "Chanho Yoon", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"], "https://doi.org/10.1109/ISCA.2016.23", "isca", 2016]], "Insoon Jo": [0.9815696477890015, ["Biscuit: A Framework for Near-Data Processing of Big Data Workloads", ["Boncheol Gu", "Andre S. Yoon", "Duck-Ho Bae", "Insoon Jo", "Jinyoung Lee", "Jonghyun Yoon", "Jeong-Uk Kang", "Moonsang Kwon", "Chanho Yoon", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"], "https://doi.org/10.1109/ISCA.2016.23", "isca", 2016]], "Jinyoung Lee": [0.9933600574731827, ["Biscuit: A Framework for Near-Data Processing of Big Data Workloads", ["Boncheol Gu", "Andre S. Yoon", "Duck-Ho Bae", "Insoon Jo", "Jinyoung Lee", "Jonghyun Yoon", "Jeong-Uk Kang", "Moonsang Kwon", "Chanho Yoon", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"], "https://doi.org/10.1109/ISCA.2016.23", "isca", 2016]], "Jonghyun Yoon": [0.9977583885192871, ["Biscuit: A Framework for Near-Data Processing of Big Data Workloads", ["Boncheol Gu", "Andre S. Yoon", "Duck-Ho Bae", "Insoon Jo", "Jinyoung Lee", "Jonghyun Yoon", "Jeong-Uk Kang", "Moonsang Kwon", "Chanho Yoon", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"], "https://doi.org/10.1109/ISCA.2016.23", "isca", 2016]], "Jeong-Uk Kang": [0.9999900758266449, ["Biscuit: A Framework for Near-Data Processing of Big Data Workloads", ["Boncheol Gu", "Andre S. Yoon", "Duck-Ho Bae", "Insoon Jo", "Jinyoung Lee", "Jonghyun Yoon", "Jeong-Uk Kang", "Moonsang Kwon", "Chanho Yoon", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"], "https://doi.org/10.1109/ISCA.2016.23", "isca", 2016]], "Moonsang Kwon": [0.9982349723577499, ["Biscuit: A Framework for Near-Data Processing of Big Data Workloads", ["Boncheol Gu", "Andre S. Yoon", "Duck-Ho Bae", "Insoon Jo", "Jinyoung Lee", "Jonghyun Yoon", "Jeong-Uk Kang", "Moonsang Kwon", "Chanho Yoon", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"], "https://doi.org/10.1109/ISCA.2016.23", "isca", 2016]], "Chanho Yoon": [0.7784646451473236, ["Biscuit: A Framework for Near-Data Processing of Big Data Workloads", ["Boncheol Gu", "Andre S. Yoon", "Duck-Ho Bae", "Insoon Jo", "Jinyoung Lee", "Jonghyun Yoon", "Jeong-Uk Kang", "Moonsang Kwon", "Chanho Yoon", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"], "https://doi.org/10.1109/ISCA.2016.23", "isca", 2016]], "Sangyeun Cho": [0.9954122602939606, ["Biscuit: A Framework for Near-Data Processing of Big Data Workloads", ["Boncheol Gu", "Andre S. Yoon", "Duck-Ho Bae", "Insoon Jo", "Jinyoung Lee", "Jonghyun Yoon", "Jeong-Uk Kang", "Moonsang Kwon", "Chanho Yoon", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"], "https://doi.org/10.1109/ISCA.2016.23", "isca", 2016]], "Jaeheon Jeong": [0.9917404502630234, ["Biscuit: A Framework for Near-Data Processing of Big Data Workloads", ["Boncheol Gu", "Andre S. Yoon", "Duck-Ho Bae", "Insoon Jo", "Jinyoung Lee", "Jonghyun Yoon", "Jeong-Uk Kang", "Moonsang Kwon", "Chanho Yoon", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"], "https://doi.org/10.1109/ISCA.2016.23", "isca", 2016]], "Duckhyun Chang": [0.9970463067293167, ["Biscuit: A Framework for Near-Data Processing of Big Data Workloads", ["Boncheol Gu", "Andre S. Yoon", "Duck-Ho Bae", "Insoon Jo", "Jinyoung Lee", "Jonghyun Yoon", "Jeong-Uk Kang", "Moonsang Kwon", "Chanho Yoon", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"], "https://doi.org/10.1109/ISCA.2016.23", "isca", 2016]], "Muhammet Mustafa Ozdal": [0, ["Energy Efficient Architecture for Graph Analytics Accelerators", ["Muhammet Mustafa Ozdal", "Serif Yesil", "Taemin Kim", "Andrey Ayupov", "John Greth", "Steven M. Burns", "Ozcan Ozturk"], "https://doi.org/10.1109/ISCA.2016.24", "isca", 2016]], "Serif Yesil": [0, ["Energy Efficient Architecture for Graph Analytics Accelerators", ["Muhammet Mustafa Ozdal", "Serif Yesil", "Taemin Kim", "Andrey Ayupov", "John Greth", "Steven M. Burns", "Ozcan Ozturk"], "https://doi.org/10.1109/ISCA.2016.24", "isca", 2016]], "Taemin Kim": [0.8832176923751831, ["Energy Efficient Architecture for Graph Analytics Accelerators", ["Muhammet Mustafa Ozdal", "Serif Yesil", "Taemin Kim", "Andrey Ayupov", "John Greth", "Steven M. Burns", "Ozcan Ozturk"], "https://doi.org/10.1109/ISCA.2016.24", "isca", 2016]], "Andrey Ayupov": [0, ["Energy Efficient Architecture for Graph Analytics Accelerators", ["Muhammet Mustafa Ozdal", "Serif Yesil", "Taemin Kim", "Andrey Ayupov", "John Greth", "Steven M. Burns", "Ozcan Ozturk"], "https://doi.org/10.1109/ISCA.2016.24", "isca", 2016]], "John Greth": [0, ["Energy Efficient Architecture for Graph Analytics Accelerators", ["Muhammet Mustafa Ozdal", "Serif Yesil", "Taemin Kim", "Andrey Ayupov", "John Greth", "Steven M. Burns", "Ozcan Ozturk"], "https://doi.org/10.1109/ISCA.2016.24", "isca", 2016]], "Steven M. Burns": [0, ["Energy Efficient Architecture for Graph Analytics Accelerators", ["Muhammet Mustafa Ozdal", "Serif Yesil", "Taemin Kim", "Andrey Ayupov", "John Greth", "Steven M. Burns", "Ozcan Ozturk"], "https://doi.org/10.1109/ISCA.2016.24", "isca", 2016]], "Ozcan Ozturk": [0, ["Energy Efficient Architecture for Graph Analytics Accelerators", ["Muhammet Mustafa Ozdal", "Serif Yesil", "Taemin Kim", "Andrey Ayupov", "John Greth", "Steven M. Burns", "Ozcan Ozturk"], "https://doi.org/10.1109/ISCA.2016.24", "isca", 2016]], "Ikuo Magaki": [0, ["ASIC Clouds: Specializing the Datacenter", ["Ikuo Magaki", "Moein Khazraee", "Luis Vega Gutierrez", "Michael Bedford Taylor"], "https://doi.org/10.1109/ISCA.2016.25", "isca", 2016]], "Moein Khazraee": [0, ["ASIC Clouds: Specializing the Datacenter", ["Ikuo Magaki", "Moein Khazraee", "Luis Vega Gutierrez", "Michael Bedford Taylor"], "https://doi.org/10.1109/ISCA.2016.25", "isca", 2016]], "Luis Vega Gutierrez": [0, ["ASIC Clouds: Specializing the Datacenter", ["Ikuo Magaki", "Moein Khazraee", "Luis Vega Gutierrez", "Michael Bedford Taylor"], "https://doi.org/10.1109/ISCA.2016.25", "isca", 2016]], "Michael Bedford Taylor": [0, ["ASIC Clouds: Specializing the Datacenter", ["Ikuo Magaki", "Moein Khazraee", "Luis Vega Gutierrez", "Michael Bedford Taylor"], "https://doi.org/10.1109/ISCA.2016.25", "isca", 2016]], "Yunho Oh": [0.5, ["APRES: Improving Cache Efficiency by Exploiting Load Characteristics on GPUs", ["Yunho Oh", "Keunsoo Kim", "Myung Kuk Yoon", "Jong Hyun Park", "Yongjun Park", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1109/ISCA.2016.26", "isca", 2016]], "Keunsoo Kim": [0.9999212324619293, ["APRES: Improving Cache Efficiency by Exploiting Load Characteristics on GPUs", ["Yunho Oh", "Keunsoo Kim", "Myung Kuk Yoon", "Jong Hyun Park", "Yongjun Park", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1109/ISCA.2016.26", "isca", 2016], ["Warped-Slicer: Efficient Intra-SM Slicing through Dynamic Resource Partitioning for GPU Multiprogramming", ["Qiumin Xu", "Hyeran Jeon", "Keunsoo Kim", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1109/ISCA.2016.29", "isca", 2016], ["Virtual Thread: Maximizing Thread-Level Parallelism beyond GPU Scheduling Limit", ["Myung Kuk Yoon", "Keunsoo Kim", "Sangpil Lee", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1109/ISCA.2016.59", "isca", 2016]], "Myung Kuk Yoon": [0.9992149174213409, ["APRES: Improving Cache Efficiency by Exploiting Load Characteristics on GPUs", ["Yunho Oh", "Keunsoo Kim", "Myung Kuk Yoon", "Jong Hyun Park", "Yongjun Park", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1109/ISCA.2016.26", "isca", 2016], ["Virtual Thread: Maximizing Thread-Level Parallelism beyond GPU Scheduling Limit", ["Myung Kuk Yoon", "Keunsoo Kim", "Sangpil Lee", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1109/ISCA.2016.59", "isca", 2016]], "Jong Hyun Park": [0.9977583885192871, ["APRES: Improving Cache Efficiency by Exploiting Load Characteristics on GPUs", ["Yunho Oh", "Keunsoo Kim", "Myung Kuk Yoon", "Jong Hyun Park", "Yongjun Park", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1109/ISCA.2016.26", "isca", 2016]], "Yongjun Park": [0.6659563928842545, ["APRES: Improving Cache Efficiency by Exploiting Load Characteristics on GPUs", ["Yunho Oh", "Keunsoo Kim", "Myung Kuk Yoon", "Jong Hyun Park", "Yongjun Park", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1109/ISCA.2016.26", "isca", 2016]], "Won Woo Ro": [1, ["APRES: Improving Cache Efficiency by Exploiting Load Characteristics on GPUs", ["Yunho Oh", "Keunsoo Kim", "Myung Kuk Yoon", "Jong Hyun Park", "Yongjun Park", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1109/ISCA.2016.26", "isca", 2016], ["Warped-Slicer: Efficient Intra-SM Slicing through Dynamic Resource Partitioning for GPU Multiprogramming", ["Qiumin Xu", "Hyeran Jeon", "Keunsoo Kim", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1109/ISCA.2016.29", "isca", 2016], ["Virtual Thread: Maximizing Thread-Level Parallelism beyond GPU Scheduling Limit", ["Myung Kuk Yoon", "Keunsoo Kim", "Sangpil Lee", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1109/ISCA.2016.59", "isca", 2016]], "Murali Annavaram": [0, ["APRES: Improving Cache Efficiency by Exploiting Load Characteristics on GPUs", ["Yunho Oh", "Keunsoo Kim", "Myung Kuk Yoon", "Jong Hyun Park", "Yongjun Park", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1109/ISCA.2016.26", "isca", 2016], ["Warped-Slicer: Efficient Intra-SM Slicing through Dynamic Resource Partitioning for GPU Multiprogramming", ["Qiumin Xu", "Hyeran Jeon", "Keunsoo Kim", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1109/ISCA.2016.29", "isca", 2016], ["Virtual Thread: Maximizing Thread-Level Parallelism beyond GPU Scheduling Limit", ["Myung Kuk Yoon", "Keunsoo Kim", "Sangpil Lee", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1109/ISCA.2016.59", "isca", 2016]], "Kevin Hsieh": [0, ["Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems", ["Kevin Hsieh", "Eiman Ebrahimi", "Gwangsun Kim", "Niladrish Chatterjee", "Mike OConnor", "Nandita Vijaykumar", "Onur Mutlu", "Stephen W. Keckler"], "https://doi.org/10.1109/ISCA.2016.27", "isca", 2016]], "Eiman Ebrahimi": [0, ["Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems", ["Kevin Hsieh", "Eiman Ebrahimi", "Gwangsun Kim", "Niladrish Chatterjee", "Mike OConnor", "Nandita Vijaykumar", "Onur Mutlu", "Stephen W. Keckler"], "https://doi.org/10.1109/ISCA.2016.27", "isca", 2016], ["Accelerating Dependent Cache Misses with an Enhanced Memory Controller", ["Milad Hashemi", "Khubaib", "Eiman Ebrahimi", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/ISCA.2016.46", "isca", 2016]], "Gwangsun Kim": [0.9631667882204056, ["Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems", ["Kevin Hsieh", "Eiman Ebrahimi", "Gwangsun Kim", "Niladrish Chatterjee", "Mike OConnor", "Nandita Vijaykumar", "Onur Mutlu", "Stephen W. Keckler"], "https://doi.org/10.1109/ISCA.2016.27", "isca", 2016]], "Niladrish Chatterjee": [0, ["Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems", ["Kevin Hsieh", "Eiman Ebrahimi", "Gwangsun Kim", "Niladrish Chatterjee", "Mike OConnor", "Nandita Vijaykumar", "Onur Mutlu", "Stephen W. Keckler"], "https://doi.org/10.1109/ISCA.2016.27", "isca", 2016]], "Mike OConnor": [0, ["Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems", ["Kevin Hsieh", "Eiman Ebrahimi", "Gwangsun Kim", "Niladrish Chatterjee", "Mike OConnor", "Nandita Vijaykumar", "Onur Mutlu", "Stephen W. Keckler"], "https://doi.org/10.1109/ISCA.2016.27", "isca", 2016]], "Nandita Vijaykumar": [0, ["Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems", ["Kevin Hsieh", "Eiman Ebrahimi", "Gwangsun Kim", "Niladrish Chatterjee", "Mike OConnor", "Nandita Vijaykumar", "Onur Mutlu", "Stephen W. Keckler"], "https://doi.org/10.1109/ISCA.2016.27", "isca", 2016]], "Onur Mutlu": [0, ["Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems", ["Kevin Hsieh", "Eiman Ebrahimi", "Gwangsun Kim", "Niladrish Chatterjee", "Mike OConnor", "Nandita Vijaykumar", "Onur Mutlu", "Stephen W. Keckler"], "https://doi.org/10.1109/ISCA.2016.27", "isca", 2016], ["Accelerating Dependent Cache Misses with an Enhanced Memory Controller", ["Milad Hashemi", "Khubaib", "Eiman Ebrahimi", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/ISCA.2016.46", "isca", 2016]], "Stephen W. Keckler": [0, ["Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems", ["Kevin Hsieh", "Eiman Ebrahimi", "Gwangsun Kim", "Niladrish Chatterjee", "Mike OConnor", "Nandita Vijaykumar", "Onur Mutlu", "Stephen W. Keckler"], "https://doi.org/10.1109/ISCA.2016.27", "isca", 2016]], "Qiumin Xu": [0, ["Warped-Slicer: Efficient Intra-SM Slicing through Dynamic Resource Partitioning for GPU Multiprogramming", ["Qiumin Xu", "Hyeran Jeon", "Keunsoo Kim", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1109/ISCA.2016.29", "isca", 2016]], "Hyeran Jeon": [0.9832432568073273, ["Warped-Slicer: Efficient Intra-SM Slicing through Dynamic Resource Partitioning for GPU Multiprogramming", ["Qiumin Xu", "Hyeran Jeon", "Keunsoo Kim", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1109/ISCA.2016.29", "isca", 2016]], "Song Han": [0.020217030309140682, ["EIE: Efficient Inference Engine on Compressed Deep Neural Network", ["Song Han", "Xingyu Liu", "Huizi Mao", "Jing Pu", "Ardavan Pedram", "Mark A. Horowitz", "William J. Dally"], "https://doi.org/10.1109/ISCA.2016.30", "isca", 2016]], "Xingyu Liu": [0, ["EIE: Efficient Inference Engine on Compressed Deep Neural Network", ["Song Han", "Xingyu Liu", "Huizi Mao", "Jing Pu", "Ardavan Pedram", "Mark A. Horowitz", "William J. Dally"], "https://doi.org/10.1109/ISCA.2016.30", "isca", 2016]], "Huizi Mao": [0, ["EIE: Efficient Inference Engine on Compressed Deep Neural Network", ["Song Han", "Xingyu Liu", "Huizi Mao", "Jing Pu", "Ardavan Pedram", "Mark A. Horowitz", "William J. Dally"], "https://doi.org/10.1109/ISCA.2016.30", "isca", 2016]], "Jing Pu": [0, ["EIE: Efficient Inference Engine on Compressed Deep Neural Network", ["Song Han", "Xingyu Liu", "Huizi Mao", "Jing Pu", "Ardavan Pedram", "Mark A. Horowitz", "William J. Dally"], "https://doi.org/10.1109/ISCA.2016.30", "isca", 2016]], "Ardavan Pedram": [0, ["EIE: Efficient Inference Engine on Compressed Deep Neural Network", ["Song Han", "Xingyu Liu", "Huizi Mao", "Jing Pu", "Ardavan Pedram", "Mark A. Horowitz", "William J. Dally"], "https://doi.org/10.1109/ISCA.2016.30", "isca", 2016]], "Mark A. Horowitz": [0, ["EIE: Efficient Inference Engine on Compressed Deep Neural Network", ["Song Han", "Xingyu Liu", "Huizi Mao", "Jing Pu", "Ardavan Pedram", "Mark A. Horowitz", "William J. Dally"], "https://doi.org/10.1109/ISCA.2016.30", "isca", 2016]], "William J. Dally": [0, ["EIE: Efficient Inference Engine on Compressed Deep Neural Network", ["Song Han", "Xingyu Liu", "Huizi Mao", "Jing Pu", "Ardavan Pedram", "Mark A. Horowitz", "William J. Dally"], "https://doi.org/10.1109/ISCA.2016.30", "isca", 2016]], "Robert LiKamWa": [0, ["RedEye: Analog ConvNet Image Sensor Architecture for Continuous Mobile Vision", ["Robert LiKamWa", "Yunhui Hou", "Yuan Gao", "Mia Polansky", "Lin Zhong"], "https://doi.org/10.1109/ISCA.2016.31", "isca", 2016]], "Yunhui Hou": [0, ["RedEye: Analog ConvNet Image Sensor Architecture for Continuous Mobile Vision", ["Robert LiKamWa", "Yunhui Hou", "Yuan Gao", "Mia Polansky", "Lin Zhong"], "https://doi.org/10.1109/ISCA.2016.31", "isca", 2016]], "Yuan Gao": [0, ["RedEye: Analog ConvNet Image Sensor Architecture for Continuous Mobile Vision", ["Robert LiKamWa", "Yunhui Hou", "Yuan Gao", "Mia Polansky", "Lin Zhong"], "https://doi.org/10.1109/ISCA.2016.31", "isca", 2016]], "Mia Polansky": [0, ["RedEye: Analog ConvNet Image Sensor Architecture for Continuous Mobile Vision", ["Robert LiKamWa", "Yunhui Hou", "Yuan Gao", "Mia Polansky", "Lin Zhong"], "https://doi.org/10.1109/ISCA.2016.31", "isca", 2016]], "Lin Zhong": [0, ["RedEye: Analog ConvNet Image Sensor Architecture for Continuous Mobile Vision", ["Robert LiKamWa", "Yunhui Hou", "Yuan Gao", "Mia Polansky", "Lin Zhong"], "https://doi.org/10.1109/ISCA.2016.31", "isca", 2016]], "Brandon Reagen": [0, ["Minerva: Enabling Low-Power, Highly-Accurate Deep Neural Network Accelerators", ["Brandon Reagen", "Paul N. Whatmough", "Robert Adolf", "Saketh Rama", "Hyunkwang Lee", "Sae Kyu Lee", "Jose Miguel Hernandez-Lobato", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2016.32", "isca", 2016]], "Paul N. Whatmough": [0, ["Minerva: Enabling Low-Power, Highly-Accurate Deep Neural Network Accelerators", ["Brandon Reagen", "Paul N. Whatmough", "Robert Adolf", "Saketh Rama", "Hyunkwang Lee", "Sae Kyu Lee", "Jose Miguel Hernandez-Lobato", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2016.32", "isca", 2016]], "Robert Adolf": [0, ["Minerva: Enabling Low-Power, Highly-Accurate Deep Neural Network Accelerators", ["Brandon Reagen", "Paul N. Whatmough", "Robert Adolf", "Saketh Rama", "Hyunkwang Lee", "Sae Kyu Lee", "Jose Miguel Hernandez-Lobato", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2016.32", "isca", 2016]], "Saketh Rama": [0, ["Minerva: Enabling Low-Power, Highly-Accurate Deep Neural Network Accelerators", ["Brandon Reagen", "Paul N. Whatmough", "Robert Adolf", "Saketh Rama", "Hyunkwang Lee", "Sae Kyu Lee", "Jose Miguel Hernandez-Lobato", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2016.32", "isca", 2016]], "Hyunkwang Lee": [0.9998982548713684, ["Minerva: Enabling Low-Power, Highly-Accurate Deep Neural Network Accelerators", ["Brandon Reagen", "Paul N. Whatmough", "Robert Adolf", "Saketh Rama", "Hyunkwang Lee", "Sae Kyu Lee", "Jose Miguel Hernandez-Lobato", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2016.32", "isca", 2016]], "Sae Kyu Lee": [0.9986196905374527, ["Minerva: Enabling Low-Power, Highly-Accurate Deep Neural Network Accelerators", ["Brandon Reagen", "Paul N. Whatmough", "Robert Adolf", "Saketh Rama", "Hyunkwang Lee", "Sae Kyu Lee", "Jose Miguel Hernandez-Lobato", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2016.32", "isca", 2016]], "Jose Miguel Hernandez-Lobato": [0, ["Minerva: Enabling Low-Power, Highly-Accurate Deep Neural Network Accelerators", ["Brandon Reagen", "Paul N. Whatmough", "Robert Adolf", "Saketh Rama", "Hyunkwang Lee", "Sae Kyu Lee", "Jose Miguel Hernandez-Lobato", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2016.32", "isca", 2016]], "Gu-Yeon Wei": [0, ["Minerva: Enabling Low-Power, Highly-Accurate Deep Neural Network Accelerators", ["Brandon Reagen", "Paul N. Whatmough", "Robert Adolf", "Saketh Rama", "Hyunkwang Lee", "Sae Kyu Lee", "Jose Miguel Hernandez-Lobato", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2016.32", "isca", 2016]], "David M. Brooks": [0, ["Minerva: Enabling Low-Power, Highly-Accurate Deep Neural Network Accelerators", ["Brandon Reagen", "Paul N. Whatmough", "Robert Adolf", "Saketh Rama", "Hyunkwang Lee", "Sae Kyu Lee", "Jose Miguel Hernandez-Lobato", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2016.32", "isca", 2016]], "Yuan Yao": [0, ["Opportunistic Competition Overhead Reduction for Expediting Critical Section in NoC Based CMPs", ["Yuan Yao", "Zhonghai Lu"], "https://doi.org/10.1109/ISCA.2016.33", "isca", 2016]], "Zhonghai Lu": [0, ["Opportunistic Competition Overhead Reduction for Expediting Critical Section in NoC Based CMPs", ["Yuan Yao", "Zhonghai Lu"], "https://doi.org/10.1109/ISCA.2016.33", "isca", 2016]], "Channoh Kim": [0.1595141887664795, ["Short-Circuit Dispatch: Accelerating Virtual Machine Interpreters on Embedded Processors", ["Channoh Kim", "Sungmin Kim", "Hyeon-Gyu Cho", "Doo-Young Kim", "Jaehyeok Kim", "Young H. Oh", "Hakbeom Jang", "Jae W. Lee"], "https://doi.org/10.1109/ISCA.2016.34", "isca", 2016]], "Sungmin Kim": [0.6420739591121674, ["Short-Circuit Dispatch: Accelerating Virtual Machine Interpreters on Embedded Processors", ["Channoh Kim", "Sungmin Kim", "Hyeon-Gyu Cho", "Doo-Young Kim", "Jaehyeok Kim", "Young H. Oh", "Hakbeom Jang", "Jae W. Lee"], "https://doi.org/10.1109/ISCA.2016.34", "isca", 2016]], "Hyeon-Gyu Cho": [0.9959071278572083, ["Short-Circuit Dispatch: Accelerating Virtual Machine Interpreters on Embedded Processors", ["Channoh Kim", "Sungmin Kim", "Hyeon-Gyu Cho", "Doo-Young Kim", "Jaehyeok Kim", "Young H. Oh", "Hakbeom Jang", "Jae W. Lee"], "https://doi.org/10.1109/ISCA.2016.34", "isca", 2016]], "Doo-Young Kim": [0.9999491274356842, ["Short-Circuit Dispatch: Accelerating Virtual Machine Interpreters on Embedded Processors", ["Channoh Kim", "Sungmin Kim", "Hyeon-Gyu Cho", "Doo-Young Kim", "Jaehyeok Kim", "Young H. Oh", "Hakbeom Jang", "Jae W. Lee"], "https://doi.org/10.1109/ISCA.2016.34", "isca", 2016]], "Jaehyeok Kim": [0.9905747622251511, ["Short-Circuit Dispatch: Accelerating Virtual Machine Interpreters on Embedded Processors", ["Channoh Kim", "Sungmin Kim", "Hyeon-Gyu Cho", "Doo-Young Kim", "Jaehyeok Kim", "Young H. Oh", "Hakbeom Jang", "Jae W. Lee"], "https://doi.org/10.1109/ISCA.2016.34", "isca", 2016]], "Young H. Oh": [0.7970728278160095, ["Short-Circuit Dispatch: Accelerating Virtual Machine Interpreters on Embedded Processors", ["Channoh Kim", "Sungmin Kim", "Hyeon-Gyu Cho", "Doo-Young Kim", "Jaehyeok Kim", "Young H. Oh", "Hakbeom Jang", "Jae W. Lee"], "https://doi.org/10.1109/ISCA.2016.34", "isca", 2016]], "Hakbeom Jang": [0.9966834485530853, ["Short-Circuit Dispatch: Accelerating Virtual Machine Interpreters on Embedded Processors", ["Channoh Kim", "Sungmin Kim", "Hyeon-Gyu Cho", "Doo-Young Kim", "Jaehyeok Kim", "Young H. Oh", "Hakbeom Jang", "Jae W. Lee"], "https://doi.org/10.1109/ISCA.2016.34", "isca", 2016]], "Jae W. Lee": [1, ["Short-Circuit Dispatch: Accelerating Virtual Machine Interpreters on Embedded Processors", ["Channoh Kim", "Sungmin Kim", "Hyeon-Gyu Cho", "Doo-Young Kim", "Jaehyeok Kim", "Young H. Oh", "Hakbeom Jang", "Jae W. Lee"], "https://doi.org/10.1109/ISCA.2016.34", "isca", 2016]], "Christoffer Dall": [0, ["ARM Virtualization: Performance and Architectural Implications", ["Christoffer Dall", "Shih-Wei Li", "Jin Tack Lim", "Jason Nieh", "Georgios Koloventzos"], "https://doi.org/10.1109/ISCA.2016.35", "isca", 2016]], "Shih-Wei Li": [0, ["ARM Virtualization: Performance and Architectural Implications", ["Christoffer Dall", "Shih-Wei Li", "Jin Tack Lim", "Jason Nieh", "Georgios Koloventzos"], "https://doi.org/10.1109/ISCA.2016.35", "isca", 2016]], "Jin Tack Lim": [0.9959418177604675, ["ARM Virtualization: Performance and Architectural Implications", ["Christoffer Dall", "Shih-Wei Li", "Jin Tack Lim", "Jason Nieh", "Georgios Koloventzos"], "https://doi.org/10.1109/ISCA.2016.35", "isca", 2016]], "Jason Nieh": [0, ["ARM Virtualization: Performance and Architectural Implications", ["Christoffer Dall", "Shih-Wei Li", "Jin Tack Lim", "Jason Nieh", "Georgios Koloventzos"], "https://doi.org/10.1109/ISCA.2016.35", "isca", 2016]], "Georgios Koloventzos": [0, ["ARM Virtualization: Performance and Architectural Implications", ["Christoffer Dall", "Shih-Wei Li", "Jin Tack Lim", "Jason Nieh", "Georgios Koloventzos"], "https://doi.org/10.1109/ISCA.2016.35", "isca", 2016]], "Jayesh Gaur": [0, ["Base-Victim Compression: An Opportunistic Cache Compression Architecture", ["Jayesh Gaur", "Alaa R. Alameldeen", "Sreenivas Subramoney"], "https://doi.org/10.1109/ISCA.2016.36", "isca", 2016]], "Alaa R. Alameldeen": [0, ["Base-Victim Compression: An Opportunistic Cache Compression Architecture", ["Jayesh Gaur", "Alaa R. Alameldeen", "Sreenivas Subramoney"], "https://doi.org/10.1109/ISCA.2016.36", "isca", 2016]], "Sreenivas Subramoney": [0, ["Base-Victim Compression: An Opportunistic Cache Compression Architecture", ["Jayesh Gaur", "Alaa R. Alameldeen", "Sreenivas Subramoney"], "https://doi.org/10.1109/ISCA.2016.36", "isca", 2016]], "Jungrae Kim": [0.9997473359107971, ["Bit-Plane Compression: Transforming Data for Better Compression in Many-Core Architectures", ["Jungrae Kim", "Michael B. Sullivan", "Esha Choukse", "Mattan Erez"], "https://doi.org/10.1109/ISCA.2016.37", "isca", 2016], ["All-Inclusive ECC: Thorough End-to-End Protection for Reliable Computer Memory", ["Jungrae Kim", "Michael B. Sullivan", "Sangkug Lym", "Mattan Erez"], "https://doi.org/10.1109/ISCA.2016.60", "isca", 2016]], "Michael B. Sullivan": [0, ["Bit-Plane Compression: Transforming Data for Better Compression in Many-Core Architectures", ["Jungrae Kim", "Michael B. Sullivan", "Esha Choukse", "Mattan Erez"], "https://doi.org/10.1109/ISCA.2016.37", "isca", 2016], ["All-Inclusive ECC: Thorough End-to-End Protection for Reliable Computer Memory", ["Jungrae Kim", "Michael B. Sullivan", "Sangkug Lym", "Mattan Erez"], "https://doi.org/10.1109/ISCA.2016.60", "isca", 2016]], "Esha Choukse": [0, ["Bit-Plane Compression: Transforming Data for Better Compression in Many-Core Architectures", ["Jungrae Kim", "Michael B. Sullivan", "Esha Choukse", "Mattan Erez"], "https://doi.org/10.1109/ISCA.2016.37", "isca", 2016]], "Mattan Erez": [0, ["Bit-Plane Compression: Transforming Data for Better Compression in Many-Core Architectures", ["Jungrae Kim", "Michael B. Sullivan", "Esha Choukse", "Mattan Erez"], "https://doi.org/10.1109/ISCA.2016.37", "isca", 2016], ["All-Inclusive ECC: Thorough End-to-End Protection for Reliable Computer Memory", ["Jungrae Kim", "Michael B. Sullivan", "Sangkug Lym", "Mattan Erez"], "https://doi.org/10.1109/ISCA.2016.60", "isca", 2016], ["RelaxFault Memory Repair", ["Dong-Wan Kim", "Mattan Erez"], "https://doi.org/10.1109/ISCA.2016.62", "isca", 2016]], "Prashant J. Nair": [0, ["XED: Exposing On-Die Error Detection Information for Strong Memory Reliability", ["Prashant J. Nair", "Vilas Sridharan", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/ISCA.2016.38", "isca", 2016]], "Vilas Sridharan": [0, ["XED: Exposing On-Die Error Detection Information for Strong Memory Reliability", ["Prashant J. Nair", "Vilas Sridharan", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/ISCA.2016.38", "isca", 2016]], "Moinuddin K. Qureshi": [0, ["XED: Exposing On-Die Error Detection Information for Strong Memory Reliability", ["Prashant J. Nair", "Vilas Sridharan", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/ISCA.2016.38", "isca", 2016]], "Mohammad Mejbah Ul Alam": [0, ["Production-Run Software Failure Diagnosis via Adaptive Communication Tracking", ["Mohammad Mejbah Ul Alam", "Abdullah Muzahid"], "https://doi.org/10.1109/ISCA.2016.39", "isca", 2016]], "Abdullah Muzahid": [0, ["Production-Run Software Failure Diagnosis via Adaptive Communication Tracking", ["Mohammad Mejbah Ul Alam", "Abdullah Muzahid"], "https://doi.org/10.1109/ISCA.2016.39", "isca", 2016]], "Yu-Hsin Chen": [0, ["Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks", ["Yu-Hsin Chen", "Joel S. Emer", "Vivienne Sze"], "https://doi.org/10.1109/ISCA.2016.40", "isca", 2016]], "Joel S. Emer": [0, ["Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks", ["Yu-Hsin Chen", "Joel S. Emer", "Vivienne Sze"], "https://doi.org/10.1109/ISCA.2016.40", "isca", 2016]], "Vivienne Sze": [0, ["Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks", ["Yu-Hsin Chen", "Joel S. Emer", "Vivienne Sze"], "https://doi.org/10.1109/ISCA.2016.40", "isca", 2016]], "Duckhwan Kim": [0.9962340444326401, ["Neurocube: A Programmable Digital Neuromorphic Architecture with High-Density 3D Memory", ["Duckhwan Kim", "Jaeha Kung", "Sek M. Chai", "Sudhakar Yalamanchili", "Saibal Mukhopadhyay"], "https://doi.org/10.1109/ISCA.2016.41", "isca", 2016]], "Jaeha Kung": [0.9453411847352982, ["Neurocube: A Programmable Digital Neuromorphic Architecture with High-Density 3D Memory", ["Duckhwan Kim", "Jaeha Kung", "Sek M. Chai", "Sudhakar Yalamanchili", "Saibal Mukhopadhyay"], "https://doi.org/10.1109/ISCA.2016.41", "isca", 2016]], "Sek M. Chai": [0, ["Neurocube: A Programmable Digital Neuromorphic Architecture with High-Density 3D Memory", ["Duckhwan Kim", "Jaeha Kung", "Sek M. Chai", "Sudhakar Yalamanchili", "Saibal Mukhopadhyay"], "https://doi.org/10.1109/ISCA.2016.41", "isca", 2016]], "Sudhakar Yalamanchili": [0, ["Neurocube: A Programmable Digital Neuromorphic Architecture with High-Density 3D Memory", ["Duckhwan Kim", "Jaeha Kung", "Sek M. Chai", "Sudhakar Yalamanchili", "Saibal Mukhopadhyay"], "https://doi.org/10.1109/ISCA.2016.41", "isca", 2016], ["LaPerm: Locality Aware Scheduler for Dynamic Parallelism on GPUs", ["Jin Wang", "Norm Rubin", "Albert Sidelnik", "Sudhakar Yalamanchili"], "https://doi.org/10.1109/ISCA.2016.57", "isca", 2016]], "Saibal Mukhopadhyay": [0, ["Neurocube: A Programmable Digital Neuromorphic Architecture with High-Density 3D Memory", ["Duckhwan Kim", "Jaeha Kung", "Sek M. Chai", "Sudhakar Yalamanchili", "Saibal Mukhopadhyay"], "https://doi.org/10.1109/ISCA.2016.41", "isca", 2016]], "Shaoli Liu": [0, ["Cambricon: An Instruction Set Architecture for Neural Networks", ["Shaoli Liu", "Zidong Du", "Jinhua Tao", "Dong Han", "Tao Luo", "Yuan Xie", "Yunji Chen", "Tianshi Chen"], "https://doi.org/10.1109/ISCA.2016.42", "isca", 2016]], "Zidong Du": [0, ["Cambricon: An Instruction Set Architecture for Neural Networks", ["Shaoli Liu", "Zidong Du", "Jinhua Tao", "Dong Han", "Tao Luo", "Yuan Xie", "Yunji Chen", "Tianshi Chen"], "https://doi.org/10.1109/ISCA.2016.42", "isca", 2016]], "Jinhua Tao": [0, ["Cambricon: An Instruction Set Architecture for Neural Networks", ["Shaoli Liu", "Zidong Du", "Jinhua Tao", "Dong Han", "Tao Luo", "Yuan Xie", "Yunji Chen", "Tianshi Chen"], "https://doi.org/10.1109/ISCA.2016.42", "isca", 2016]], "Dong Han": [0.1973298266530037, ["Cambricon: An Instruction Set Architecture for Neural Networks", ["Shaoli Liu", "Zidong Du", "Jinhua Tao", "Dong Han", "Tao Luo", "Yuan Xie", "Yunji Chen", "Tianshi Chen"], "https://doi.org/10.1109/ISCA.2016.42", "isca", 2016]], "Tao Luo": [0, ["Cambricon: An Instruction Set Architecture for Neural Networks", ["Shaoli Liu", "Zidong Du", "Jinhua Tao", "Dong Han", "Tao Luo", "Yuan Xie", "Yunji Chen", "Tianshi Chen"], "https://doi.org/10.1109/ISCA.2016.42", "isca", 2016]], "Yunji Chen": [0, ["Cambricon: An Instruction Set Architecture for Neural Networks", ["Shaoli Liu", "Zidong Du", "Jinhua Tao", "Dong Han", "Tao Luo", "Yuan Xie", "Yunji Chen", "Tianshi Chen"], "https://doi.org/10.1109/ISCA.2016.42", "isca", 2016]], "Tianshi Chen": [0, ["Cambricon: An Instruction Set Architecture for Neural Networks", ["Shaoli Liu", "Zidong Du", "Jinhua Tao", "Dong Han", "Tao Luo", "Yuan Xie", "Yunji Chen", "Tianshi Chen"], "https://doi.org/10.1109/ISCA.2016.42", "isca", 2016]], "Ziqiang Huang": [0, ["Decoupling Loads for Nano-Instruction Set Computers", ["Ziqiang Huang", "Andrew D. Hilton", "Benjamin C. Lee"], "https://doi.org/10.1109/ISCA.2016.43", "isca", 2016]], "Andrew D. Hilton": [0, ["Decoupling Loads for Nano-Instruction Set Computers", ["Ziqiang Huang", "Andrew D. Hilton", "Benjamin C. Lee"], "https://doi.org/10.1109/ISCA.2016.43", "isca", 2016]], "Benjamin C. Lee": [4.366597204352729e-05, ["Decoupling Loads for Nano-Instruction Set Computers", ["Ziqiang Huang", "Andrew D. Hilton", "Benjamin C. Lee"], "https://doi.org/10.1109/ISCA.2016.43", "isca", 2016]], "Timothy Hayes": [0, ["Future Vector Microprocessor Extensions for Data Aggregations", ["Timothy Hayes", "Oscar Palomar", "Osman S. Unsal", "Adrian Cristal", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2016.44", "isca", 2016]], "Oscar Palomar": [0, ["Future Vector Microprocessor Extensions for Data Aggregations", ["Timothy Hayes", "Oscar Palomar", "Osman S. Unsal", "Adrian Cristal", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2016.44", "isca", 2016]], "Osman S. Unsal": [0, ["Future Vector Microprocessor Extensions for Data Aggregations", ["Timothy Hayes", "Oscar Palomar", "Osman S. Unsal", "Adrian Cristal", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2016.44", "isca", 2016]], "Adrian Cristal": [0, ["Future Vector Microprocessor Extensions for Data Aggregations", ["Timothy Hayes", "Oscar Palomar", "Osman S. Unsal", "Adrian Cristal", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2016.44", "isca", 2016]], "Mateo Valero": [0, ["Future Vector Microprocessor Extensions for Data Aggregations", ["Timothy Hayes", "Oscar Palomar", "Osman S. Unsal", "Adrian Cristal", "Mateo Valero"], "https://doi.org/10.1109/ISCA.2016.44", "isca", 2016]], "Faissal M. Sleiman": [0, ["Efficiently Scaling Out-of-Order Cores for Simultaneous Multithreading", ["Faissal M. Sleiman", "Thomas F. Wenisch"], "https://doi.org/10.1109/ISCA.2016.45", "isca", 2016]], "Thomas F. Wenisch": [0, ["Efficiently Scaling Out-of-Order Cores for Simultaneous Multithreading", ["Faissal M. Sleiman", "Thomas F. Wenisch"], "https://doi.org/10.1109/ISCA.2016.45", "isca", 2016]], "Milad Hashemi": [0, ["Accelerating Dependent Cache Misses with an Enhanced Memory Controller", ["Milad Hashemi", "Khubaib", "Eiman Ebrahimi", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/ISCA.2016.46", "isca", 2016]], "Khubaib": [0, ["Accelerating Dependent Cache Misses with an Enhanced Memory Controller", ["Milad Hashemi", "Khubaib", "Eiman Ebrahimi", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/ISCA.2016.46", "isca", 2016]], "Yale N. Patt": [0, ["Accelerating Dependent Cache Misses with an Enhanced Memory Controller", ["Milad Hashemi", "Khubaib", "Eiman Ebrahimi", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/ISCA.2016.46", "isca", 2016]], "David Meisner": [0, ["Treadmill: Attributing the Source of Tail Latency through Precise Load Testing and Statistical Inference", ["Yunqi Zhang", "David Meisner", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1109/ISCA.2016.47", "isca", 2016]], "Qiang Wu": [0.004053857177495956, ["Dynamo: Facebook's Data Center-Wide Power Management System", ["Qiang Wu", "Qingyuan Deng", "Lakshmi Ganesh", "Chang-Hong Hsu", "Yun Jin", "Sanjeev Kumar", "Bin Li", "Justin Meza", "Yee Jiun Song"], "https://doi.org/10.1109/ISCA.2016.48", "isca", 2016]], "Qingyuan Deng": [0, ["Dynamo: Facebook's Data Center-Wide Power Management System", ["Qiang Wu", "Qingyuan Deng", "Lakshmi Ganesh", "Chang-Hong Hsu", "Yun Jin", "Sanjeev Kumar", "Bin Li", "Justin Meza", "Yee Jiun Song"], "https://doi.org/10.1109/ISCA.2016.48", "isca", 2016]], "Lakshmi Ganesh": [0, ["Dynamo: Facebook's Data Center-Wide Power Management System", ["Qiang Wu", "Qingyuan Deng", "Lakshmi Ganesh", "Chang-Hong Hsu", "Yun Jin", "Sanjeev Kumar", "Bin Li", "Justin Meza", "Yee Jiun Song"], "https://doi.org/10.1109/ISCA.2016.48", "isca", 2016]], "Chang-Hong Hsu": [0, ["Dynamo: Facebook's Data Center-Wide Power Management System", ["Qiang Wu", "Qingyuan Deng", "Lakshmi Ganesh", "Chang-Hong Hsu", "Yun Jin", "Sanjeev Kumar", "Bin Li", "Justin Meza", "Yee Jiun Song"], "https://doi.org/10.1109/ISCA.2016.48", "isca", 2016]], "Yun Jin": [0.0668149832636118, ["Dynamo: Facebook's Data Center-Wide Power Management System", ["Qiang Wu", "Qingyuan Deng", "Lakshmi Ganesh", "Chang-Hong Hsu", "Yun Jin", "Sanjeev Kumar", "Bin Li", "Justin Meza", "Yee Jiun Song"], "https://doi.org/10.1109/ISCA.2016.48", "isca", 2016]], "Sanjeev Kumar": [0, ["Dynamo: Facebook's Data Center-Wide Power Management System", ["Qiang Wu", "Qingyuan Deng", "Lakshmi Ganesh", "Chang-Hong Hsu", "Yun Jin", "Sanjeev Kumar", "Bin Li", "Justin Meza", "Yee Jiun Song"], "https://doi.org/10.1109/ISCA.2016.48", "isca", 2016]], "Bin Li": [0, ["Dynamo: Facebook's Data Center-Wide Power Management System", ["Qiang Wu", "Qingyuan Deng", "Lakshmi Ganesh", "Chang-Hong Hsu", "Yun Jin", "Sanjeev Kumar", "Bin Li", "Justin Meza", "Yee Jiun Song"], "https://doi.org/10.1109/ISCA.2016.48", "isca", 2016]], "Justin Meza": [0, ["Dynamo: Facebook's Data Center-Wide Power Management System", ["Qiang Wu", "Qingyuan Deng", "Lakshmi Ganesh", "Chang-Hong Hsu", "Yun Jin", "Sanjeev Kumar", "Bin Li", "Justin Meza", "Yee Jiun Song"], "https://doi.org/10.1109/ISCA.2016.48", "isca", 2016]], "Yee Jiun Song": [0.05251872539520264, ["Dynamo: Facebook's Data Center-Wide Power Management System", ["Qiang Wu", "Qingyuan Deng", "Lakshmi Ganesh", "Chang-Hong Hsu", "Yun Jin", "Sanjeev Kumar", "Bin Li", "Justin Meza", "Yee Jiun Song"], "https://doi.org/10.1109/ISCA.2016.48", "isca", 2016]], "Daniel Wong": [0, ["Peak Efficiency Aware Scheduling for Highly Energy Proportional Servers", ["Daniel Wong"], "https://doi.org/10.1109/ISCA.2016.49", "isca", 2016]], "Chao Li": [0, ["Power Attack Defense: Securing Battery-Backed Data Centers", ["Chao Li", "Zhenhua Wang", "Xiaofeng Hou", "Haopeng Chen", "Xiaoyao Liang", "Minyi Guo"], "https://doi.org/10.1109/ISCA.2016.50", "isca", 2016]], "Zhenhua Wang": [2.405316570919247e-11, ["Power Attack Defense: Securing Battery-Backed Data Centers", ["Chao Li", "Zhenhua Wang", "Xiaofeng Hou", "Haopeng Chen", "Xiaoyao Liang", "Minyi Guo"], "https://doi.org/10.1109/ISCA.2016.50", "isca", 2016]], "Xiaofeng Hou": [0, ["Power Attack Defense: Securing Battery-Backed Data Centers", ["Chao Li", "Zhenhua Wang", "Xiaofeng Hou", "Haopeng Chen", "Xiaoyao Liang", "Minyi Guo"], "https://doi.org/10.1109/ISCA.2016.50", "isca", 2016]], "Haopeng Chen": [0, ["Power Attack Defense: Securing Battery-Backed Data Centers", ["Chao Li", "Zhenhua Wang", "Xiaofeng Hou", "Haopeng Chen", "Xiaoyao Liang", "Minyi Guo"], "https://doi.org/10.1109/ISCA.2016.50", "isca", 2016]], "Xiaoyao Liang": [0, ["Power Attack Defense: Securing Battery-Backed Data Centers", ["Chao Li", "Zhenhua Wang", "Xiaofeng Hou", "Haopeng Chen", "Xiaoyao Liang", "Minyi Guo"], "https://doi.org/10.1109/ISCA.2016.50", "isca", 2016]], "Minyi Guo": [0, ["Power Attack Defense: Securing Battery-Backed Data Centers", ["Chao Li", "Zhenhua Wang", "Xiaofeng Hou", "Haopeng Chen", "Xiaoyao Liang", "Minyi Guo"], "https://doi.org/10.1109/ISCA.2016.50", "isca", 2016]], "Mingyu Gao": [0, ["DRAF: A Low-Power DRAM-Based Reconfigurable Acceleration Fabric", ["Mingyu Gao", "Christina Delimitrou", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Christos Kozyrakis"], "https://doi.org/10.1109/ISCA.2016.51", "isca", 2016]], "Dimin Niu": [0, ["DRAF: A Low-Power DRAM-Based Reconfigurable Acceleration Fabric", ["Mingyu Gao", "Christina Delimitrou", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Christos Kozyrakis"], "https://doi.org/10.1109/ISCA.2016.51", "isca", 2016]], "Krishna T. Malladi": [0, ["DRAF: A Low-Power DRAM-Based Reconfigurable Acceleration Fabric", ["Mingyu Gao", "Christina Delimitrou", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Christos Kozyrakis"], "https://doi.org/10.1109/ISCA.2016.51", "isca", 2016]], "Hongzhong Zheng": [0, ["DRAF: A Low-Power DRAM-Based Reconfigurable Acceleration Fabric", ["Mingyu Gao", "Christina Delimitrou", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Christos Kozyrakis"], "https://doi.org/10.1109/ISCA.2016.51", "isca", 2016]], "Bob Brennan": [0, ["DRAF: A Low-Power DRAM-Based Reconfigurable Acceleration Fabric", ["Mingyu Gao", "Christina Delimitrou", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Christos Kozyrakis"], "https://doi.org/10.1109/ISCA.2016.51", "isca", 2016]], "Lunkai Zhang": [0, ["Mellow Writes: Extending Lifetime in Resistive Memories through Selective Slow Write Backs", ["Lunkai Zhang", "Brian Neely", "Diana Franklin", "Dmitri B. Strukov", "Yuan Xie", "Frederic T. Chong"], "https://doi.org/10.1109/ISCA.2016.52", "isca", 2016]], "Brian Neely": [0, ["Mellow Writes: Extending Lifetime in Resistive Memories through Selective Slow Write Backs", ["Lunkai Zhang", "Brian Neely", "Diana Franklin", "Dmitri B. Strukov", "Yuan Xie", "Frederic T. Chong"], "https://doi.org/10.1109/ISCA.2016.52", "isca", 2016]], "Diana Franklin": [0, ["Mellow Writes: Extending Lifetime in Resistive Memories through Selective Slow Write Backs", ["Lunkai Zhang", "Brian Neely", "Diana Franklin", "Dmitri B. Strukov", "Yuan Xie", "Frederic T. Chong"], "https://doi.org/10.1109/ISCA.2016.52", "isca", 2016]], "Dmitri B. Strukov": [0, ["Mellow Writes: Extending Lifetime in Resistive Memories through Selective Slow Write Backs", ["Lunkai Zhang", "Brian Neely", "Diana Franklin", "Dmitri B. Strukov", "Yuan Xie", "Frederic T. Chong"], "https://doi.org/10.1109/ISCA.2016.52", "isca", 2016]], "Frederic T. Chong": [2.5101569928974974e-15, ["Mellow Writes: Extending Lifetime in Resistive Memories through Selective Slow Write Backs", ["Lunkai Zhang", "Brian Neely", "Diana Franklin", "Dmitri B. Strukov", "Yuan Xie", "Frederic T. Chong"], "https://doi.org/10.1109/ISCA.2016.52", "isca", 2016]], "Yanqi Zhou": [0, ["MITTS: Memory Inter-arrival Time Traffic Shaping", ["Yanqi Zhou", "David Wentzlaff"], "https://doi.org/10.1109/ISCA.2016.53", "isca", 2016], ["CASH: Supporting IaaS Customers with a Sub-core Configurable Architecture", ["Yanqi Zhou", "Henry Hoffmann", "David Wentzlaff"], "https://doi.org/10.1109/ISCA.2016.65", "isca", 2016]], "David Wentzlaff": [0, ["MITTS: Memory Inter-arrival Time Traffic Shaping", ["Yanqi Zhou", "David Wentzlaff"], "https://doi.org/10.1109/ISCA.2016.53", "isca", 2016], ["CASH: Supporting IaaS Customers with a Sub-core Configurable Architecture", ["Yanqi Zhou", "Henry Hoffmann", "David Wentzlaff"], "https://doi.org/10.1109/ISCA.2016.65", "isca", 2016]], "Joshua San Miguel": [0, ["The Anytime Automaton", ["Joshua San Miguel", "Natalie D. Enright Jerger"], "https://doi.org/10.1109/ISCA.2016.54", "isca", 2016]], "Siyang Wang": [0.46895425021648407, ["Accelerating Markov Random Field Inference Using Molecular Optical Gibbs Sampling Units", ["Siyang Wang", "Xiangyu Zhang", "Yuxuan Li", "Ramin Bashizade", "Song Yang", "Chris Dwyer", "Alvin R. Lebeck"], "https://doi.org/10.1109/ISCA.2016.55", "isca", 2016]], "Xiangyu Zhang": [0, ["Accelerating Markov Random Field Inference Using Molecular Optical Gibbs Sampling Units", ["Siyang Wang", "Xiangyu Zhang", "Yuxuan Li", "Ramin Bashizade", "Song Yang", "Chris Dwyer", "Alvin R. Lebeck"], "https://doi.org/10.1109/ISCA.2016.55", "isca", 2016]], "Yuxuan Li": [0, ["Accelerating Markov Random Field Inference Using Molecular Optical Gibbs Sampling Units", ["Siyang Wang", "Xiangyu Zhang", "Yuxuan Li", "Ramin Bashizade", "Song Yang", "Chris Dwyer", "Alvin R. Lebeck"], "https://doi.org/10.1109/ISCA.2016.55", "isca", 2016]], "Ramin Bashizade": [0, ["Accelerating Markov Random Field Inference Using Molecular Optical Gibbs Sampling Units", ["Siyang Wang", "Xiangyu Zhang", "Yuxuan Li", "Ramin Bashizade", "Song Yang", "Chris Dwyer", "Alvin R. Lebeck"], "https://doi.org/10.1109/ISCA.2016.55", "isca", 2016]], "Song Yang": [0.020217030309140682, ["Accelerating Markov Random Field Inference Using Molecular Optical Gibbs Sampling Units", ["Siyang Wang", "Xiangyu Zhang", "Yuxuan Li", "Ramin Bashizade", "Song Yang", "Chris Dwyer", "Alvin R. Lebeck"], "https://doi.org/10.1109/ISCA.2016.55", "isca", 2016]], "Chris Dwyer": [0, ["Accelerating Markov Random Field Inference Using Molecular Optical Gibbs Sampling Units", ["Siyang Wang", "Xiangyu Zhang", "Yuxuan Li", "Ramin Bashizade", "Song Yang", "Chris Dwyer", "Alvin R. Lebeck"], "https://doi.org/10.1109/ISCA.2016.55", "isca", 2016]], "Alvin R. Lebeck": [0, ["Accelerating Markov Random Field Inference Using Molecular Optical Gibbs Sampling Units", ["Siyang Wang", "Xiangyu Zhang", "Yuxuan Li", "Ramin Bashizade", "Song Yang", "Chris Dwyer", "Alvin R. Lebeck"], "https://doi.org/10.1109/ISCA.2016.55", "isca", 2016]], "Yipeng Huang": [0, ["Evaluation of an Analog Accelerator for Linear Algebra", ["Yipeng Huang", "Ning Guo", "Mingoo Seok", "Yannis P. Tsividis", "Simha Sethumadhavan"], "https://doi.org/10.1109/ISCA.2016.56", "isca", 2016]], "Ning Guo": [0, ["Evaluation of an Analog Accelerator for Linear Algebra", ["Yipeng Huang", "Ning Guo", "Mingoo Seok", "Yannis P. Tsividis", "Simha Sethumadhavan"], "https://doi.org/10.1109/ISCA.2016.56", "isca", 2016]], "Mingoo Seok": [0.985820859670639, ["Evaluation of an Analog Accelerator for Linear Algebra", ["Yipeng Huang", "Ning Guo", "Mingoo Seok", "Yannis P. Tsividis", "Simha Sethumadhavan"], "https://doi.org/10.1109/ISCA.2016.56", "isca", 2016]], "Yannis P. Tsividis": [0, ["Evaluation of an Analog Accelerator for Linear Algebra", ["Yipeng Huang", "Ning Guo", "Mingoo Seok", "Yannis P. Tsividis", "Simha Sethumadhavan"], "https://doi.org/10.1109/ISCA.2016.56", "isca", 2016]], "Simha Sethumadhavan": [0, ["Evaluation of an Analog Accelerator for Linear Algebra", ["Yipeng Huang", "Ning Guo", "Mingoo Seok", "Yannis P. Tsividis", "Simha Sethumadhavan"], "https://doi.org/10.1109/ISCA.2016.56", "isca", 2016]], "Jin Wang": [0.10449553281068802, ["LaPerm: Locality Aware Scheduler for Dynamic Parallelism on GPUs", ["Jin Wang", "Norm Rubin", "Albert Sidelnik", "Sudhakar Yalamanchili"], "https://doi.org/10.1109/ISCA.2016.57", "isca", 2016]], "Norm Rubin": [0, ["LaPerm: Locality Aware Scheduler for Dynamic Parallelism on GPUs", ["Jin Wang", "Norm Rubin", "Albert Sidelnik", "Sudhakar Yalamanchili"], "https://doi.org/10.1109/ISCA.2016.57", "isca", 2016]], "Albert Sidelnik": [0, ["LaPerm: Locality Aware Scheduler for Dynamic Parallelism on GPUs", ["Jin Wang", "Norm Rubin", "Albert Sidelnik", "Sudhakar Yalamanchili"], "https://doi.org/10.1109/ISCA.2016.57", "isca", 2016]], "Sagi Shahar": [0, ["ActivePointers: A Case for Software Address Translation on GPUs", ["Sagi Shahar", "Shai Bergman", "Mark Silberstein"], "https://doi.org/10.1109/ISCA.2016.58", "isca", 2016]], "Shai Bergman": [0, ["ActivePointers: A Case for Software Address Translation on GPUs", ["Sagi Shahar", "Shai Bergman", "Mark Silberstein"], "https://doi.org/10.1109/ISCA.2016.58", "isca", 2016]], "Mark Silberstein": [0, ["ActivePointers: A Case for Software Address Translation on GPUs", ["Sagi Shahar", "Shai Bergman", "Mark Silberstein"], "https://doi.org/10.1109/ISCA.2016.58", "isca", 2016]], "Sangpil Lee": [0.8079414516687393, ["Virtual Thread: Maximizing Thread-Level Parallelism beyond GPU Scheduling Limit", ["Myung Kuk Yoon", "Keunsoo Kim", "Sangpil Lee", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1109/ISCA.2016.59", "isca", 2016]], "Sangkug Lym": [0, ["All-Inclusive ECC: Thorough End-to-End Protection for Reliable Computer Memory", ["Jungrae Kim", "Michael B. Sullivan", "Sangkug Lym", "Mattan Erez"], "https://doi.org/10.1109/ISCA.2016.60", "isca", 2016]], "Henry Duwe": [0, ["Rescuing Uncorrectable Fault Patterns in On-Chip Memories through Error Pattern Transformation", ["Henry Duwe", "Xun Jian", "Daniel Petrisko", "Rakesh Kumar"], "https://doi.org/10.1109/ISCA.2016.61", "isca", 2016]], "Xun Jian": [0, ["Rescuing Uncorrectable Fault Patterns in On-Chip Memories through Error Pattern Transformation", ["Henry Duwe", "Xun Jian", "Daniel Petrisko", "Rakesh Kumar"], "https://doi.org/10.1109/ISCA.2016.61", "isca", 2016]], "Daniel Petrisko": [0, ["Rescuing Uncorrectable Fault Patterns in On-Chip Memories through Error Pattern Transformation", ["Henry Duwe", "Xun Jian", "Daniel Petrisko", "Rakesh Kumar"], "https://doi.org/10.1109/ISCA.2016.61", "isca", 2016]], "Rakesh Kumar": [0, ["Rescuing Uncorrectable Fault Patterns in On-Chip Memories through Error Pattern Transformation", ["Henry Duwe", "Xun Jian", "Daniel Petrisko", "Rakesh Kumar"], "https://doi.org/10.1109/ISCA.2016.61", "isca", 2016], ["Exploiting Dynamic Timing Slack for Energy Efficiency in Ultra-Low-Power Embedded Systems", ["Hari Cherupalli", "Rakesh Kumar", "John Sartori"], "https://doi.org/10.1109/ISCA.2016.64", "isca", 2016]], "Dong-Wan Kim": [0.9057768136262894, ["RelaxFault Memory Repair", ["Dong-Wan Kim", "Mattan Erez"], "https://doi.org/10.1109/ISCA.2016.62", "isca", 2016]], "Raghavendra Pradyumna Pothukuchi": [0, ["Using Multiple Input, Multiple Output Formal Control to Maximize Resource Efficiency in Architectures", ["Raghavendra Pradyumna Pothukuchi", "Amin Ansari", "Petros G. Voulgaris", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2016.63", "isca", 2016]], "Amin Ansari": [0, ["Using Multiple Input, Multiple Output Formal Control to Maximize Resource Efficiency in Architectures", ["Raghavendra Pradyumna Pothukuchi", "Amin Ansari", "Petros G. Voulgaris", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2016.63", "isca", 2016]], "Petros G. Voulgaris": [0, ["Using Multiple Input, Multiple Output Formal Control to Maximize Resource Efficiency in Architectures", ["Raghavendra Pradyumna Pothukuchi", "Amin Ansari", "Petros G. Voulgaris", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2016.63", "isca", 2016]], "Josep Torrellas": [0, ["Using Multiple Input, Multiple Output Formal Control to Maximize Resource Efficiency in Architectures", ["Raghavendra Pradyumna Pothukuchi", "Amin Ansari", "Petros G. Voulgaris", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2016.63", "isca", 2016]], "Hari Cherupalli": [0, ["Exploiting Dynamic Timing Slack for Energy Efficiency in Ultra-Low-Power Embedded Systems", ["Hari Cherupalli", "Rakesh Kumar", "John Sartori"], "https://doi.org/10.1109/ISCA.2016.64", "isca", 2016]], "John Sartori": [0, ["Exploiting Dynamic Timing Slack for Energy Efficiency in Ultra-Low-Power Embedded Systems", ["Hari Cherupalli", "Rakesh Kumar", "John Sartori"], "https://doi.org/10.1109/ISCA.2016.64", "isca", 2016]], "Henry Hoffmann": [0, ["CASH: Supporting IaaS Customers with a Sub-core Configurable Architecture", ["Yanqi Zhou", "Henry Hoffmann", "David Wentzlaff"], "https://doi.org/10.1109/ISCA.2016.65", "isca", 2016]], "Mohammad Arjomand": [0, ["Boosting Access Parallelism to PCM-Based Main Memory", ["Mohammad Arjomand", "Mahmut T. Kandemir", "Anand Sivasubramaniam", "Chita R. Das"], "https://doi.org/10.1109/ISCA.2016.66", "isca", 2016]], "Mahmut T. Kandemir": [0, ["Boosting Access Parallelism to PCM-Based Main Memory", ["Mohammad Arjomand", "Mahmut T. Kandemir", "Anand Sivasubramaniam", "Chita R. Das"], "https://doi.org/10.1109/ISCA.2016.66", "isca", 2016]], "Anand Sivasubramaniam": [0, ["Boosting Access Parallelism to PCM-Based Main Memory", ["Mohammad Arjomand", "Mahmut T. Kandemir", "Anand Sivasubramaniam", "Chita R. Das"], "https://doi.org/10.1109/ISCA.2016.66", "isca", 2016]], "Chita R. Das": [0, ["Boosting Access Parallelism to PCM-Based Main Memory", ["Mohammad Arjomand", "Mahmut T. Kandemir", "Anand Sivasubramaniam", "Chita R. Das"], "https://doi.org/10.1109/ISCA.2016.66", "isca", 2016]], "Jayneel Gandhi": [0, ["Agile Paging: Exceeding the Best of Nested and Shadow Paging", ["Jayneel Gandhi", "Mark D. Hill", "Michael M. Swift"], "https://doi.org/10.1109/ISCA.2016.67", "isca", 2016]], "Mark D. Hill": [0, ["Agile Paging: Exceeding the Best of Nested and Shadow Paging", ["Jayneel Gandhi", "Mark D. Hill", "Michael M. Swift"], "https://doi.org/10.1109/ISCA.2016.67", "isca", 2016]], "Michael M. Swift": [0, ["Agile Paging: Exceeding the Best of Nested and Shadow Paging", ["Jayneel Gandhi", "Mark D. Hill", "Michael M. Swift"], "https://doi.org/10.1109/ISCA.2016.67", "isca", 2016]], "Hoseok Seol": [0, ["Energy Efficient Data Encoding in DRAM Channels Exploiting Data Value Similarity", ["Hoseok Seol", "Wongyu Shin", "Jaemin Jang", "Jungwhan Choi", "Jinwoong Suh", "Lee-Sup Kim"], "https://doi.org/10.1109/ISCA.2016.68", "isca", 2016]], "Wongyu Shin": [0.4847153574228287, ["Energy Efficient Data Encoding in DRAM Channels Exploiting Data Value Similarity", ["Hoseok Seol", "Wongyu Shin", "Jaemin Jang", "Jungwhan Choi", "Jinwoong Suh", "Lee-Sup Kim"], "https://doi.org/10.1109/ISCA.2016.68", "isca", 2016]], "Jaemin Jang": [0.9150348603725433, ["Energy Efficient Data Encoding in DRAM Channels Exploiting Data Value Similarity", ["Hoseok Seol", "Wongyu Shin", "Jaemin Jang", "Jungwhan Choi", "Jinwoong Suh", "Lee-Sup Kim"], "https://doi.org/10.1109/ISCA.2016.68", "isca", 2016]], "Jungwhan Choi": [0.9998181909322739, ["Energy Efficient Data Encoding in DRAM Channels Exploiting Data Value Similarity", ["Hoseok Seol", "Wongyu Shin", "Jaemin Jang", "Jungwhan Choi", "Jinwoong Suh", "Lee-Sup Kim"], "https://doi.org/10.1109/ISCA.2016.68", "isca", 2016]], "Jinwoong Suh": [0.9956647455692291, ["Energy Efficient Data Encoding in DRAM Channels Exploiting Data Value Similarity", ["Hoseok Seol", "Wongyu Shin", "Jaemin Jang", "Jungwhan Choi", "Jinwoong Suh", "Lee-Sup Kim"], "https://doi.org/10.1109/ISCA.2016.68", "isca", 2016]], "Lee-Sup Kim": [0.9903254508972168, ["Energy Efficient Data Encoding in DRAM Channels Exploiting Data Value Similarity", ["Hoseok Seol", "Wongyu Shin", "Jaemin Jang", "Jungwhan Choi", "Jinwoong Suh", "Lee-Sup Kim"], "https://doi.org/10.1109/ISCA.2016.68", "isca", 2016]]}