<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">

<!-- Mirrored from processors.wiki.ti.com/index.php/OMAP-L1x/C674x/AM1x_SoC_Level_Optimizations by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 07:15:35 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
<meta charset="UTF-8"/>
<title>OMAP-L1x/C674x/AM1x SoC Level Optimizations - Texas Instruments Wiki</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"OMAP-L1x/C674x/AM1x_SoC_Level_Optimizations","wgTitle":"OMAP-L1x/C674x/AM1x SoC Level Optimizations","wgCurRevisionId":24950,"wgRevisionId":24950,"wgArticleId":4240,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["OMAPL1","C674x","AM1x"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"OMAP-L1x/C674x/AM1x_SoC_Level_Optimizations","wgRelevantArticleId":4240,"wgRequestId":"f3632f62785a3225d4f08d89","wgIsProbablyEditable":false,"wgRelevantPageIsProbablyEditable":false,"wgRestrictionEdit":[],"wgRestrictionMove":[]});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"ready","user.tokens":"loading","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready"});mw.loader.implement("user.tokens@19o3a1s",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});mw.loader.load(["site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.toc","mediawiki.searchSuggest","skins.vector.js"]);});</script>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.31.6"/>
<link rel="shortcut icon" href="https://processors.wiki.ti.com/favicon.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="https://processors.wiki.ti.com/opensearch_desc.php" title="Texas Instruments Wiki (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://processors.wiki.ti.com/api.php?action=rsd"/>
<link rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Texas Instruments Wiki Atom feed" href="https://processors.wiki.ti.com/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<!--[if lt IE 9]><script src="/load.php?debug=false&amp;lang=en&amp;modules=html5shiv&amp;only=scripts&amp;skin=Vector&amp;sync=1"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-OMAP-L1x_C674x_AM1x_SoC_Level_Optimizations rootpage-OMAP-L1x skin-vector action-view">		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="siteNotice" class="mw-body-content"><div id="localNotice" lang="en" dir="ltr"><div class="mw-parser-output"><p><br />
<span style="color:#ff0000"><b>NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.</b></span>
</p></div></div></div><div class="mw-indicators mw-body-content">
</div>
<h1 id="firstHeading" class="firstHeading" lang="en">OMAP-L1x/C674x/AM1x SoC Level Optimizations</h1>			<div id="bodyContent" class="mw-body-content">
				<div id="siteSub" class="noprint">From Texas Instruments Wiki</div>				<div id="contentSub"></div>
								<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><p><a href="AM1x_SOC_Architecture_and_Throughput_Overview.html" title="OMAP-L1x/C674x/AM1x SOC Architecture and Throughput Overview"><b><big><big>^</big></big></b> Up to main <b>OMAP-L1x/C674x/AM1x SOC Architecture and Throughput Overview</b> Table of Contents</a> 
</p>
<div id="toc" class="toc"><div class="toctitle" lang="en" dir="ltr"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Master_Priority_and_Interconnect_Arbitration"><span class="tocnumber">1</span> <span class="toctext">Master Priority and Interconnect Arbitration</span></a>
<ul>
<li class="toclevel-2 tocsection-2"><a href="#Interconnect_Arbitration_Scheme"><span class="tocnumber">1.1</span> <span class="toctext">Interconnect Arbitration Scheme</span></a></li>
<li class="toclevel-2 tocsection-3"><a href="#Recommendations"><span class="tocnumber">1.2</span> <span class="toctext">Recommendations</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-4"><a href="#External_Memory_Interface_Controller_.28EMIFB_SDRAM.2FmDDR.2FDDR2.29_Command_Re-Ordering_.28BPRIO.2FPBBPR_setting.29"><span class="tocnumber">2</span> <span class="toctext">External Memory Interface Controller (EMIFB SDRAM/mDDR/DDR2) Command Re-Ordering (BPRIO/PBBPR setting)</span></a>
<ul>
<li class="toclevel-2 tocsection-5"><a href="#Impact_of_Command_Re-ordering_Scheme"><span class="tocnumber">2.1</span> <span class="toctext">Impact of Command Re-ordering Scheme</span></a></li>
<li class="toclevel-2 tocsection-6"><a href="#Recommendations_2"><span class="tocnumber">2.2</span> <span class="toctext">Recommendations</span></a></li>
<li class="toclevel-2 tocsection-7"><a href="#EMIF_Arbitration.2FCommand_Re-Ordering_Scheme_Details_.28Advanced_Reading.29"><span class="tocnumber">2.3</span> <span class="toctext"><b>EMIF Arbitration/Command Re-Ordering Scheme Details </b>(Advanced Reading)</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-8"><a href="#c674x_DSP_Related_Optimizations"><span class="tocnumber">3</span> <span class="toctext">c674x DSP Related Optimizations</span></a>
<ul>
<li class="toclevel-2 tocsection-9"><a href="#EDMA3_vs_IDMA_vs_c674x_CPU"><span class="tocnumber">3.1</span> <span class="toctext">EDMA3 vs IDMA vs c674x CPU</span></a>
<ul>
<li class="toclevel-3 tocsection-10"><a href="#Internal_Direct_Memory_Access_.28IDMA.29_Controller"><span class="tocnumber">3.1.1</span> <span class="toctext">Internal Direct Memory Access (IDMA) Controller</span></a></li>
<li class="toclevel-3 tocsection-11"><a href="#Enhanced_Direct_Memory_Access_.28EDMA3.29_Controller"><span class="tocnumber">3.1.2</span> <span class="toctext">Enhanced Direct Memory Access (EDMA3) Controller</span></a></li>
<li class="toclevel-3 tocsection-12"><a href="#Things_to_note"><span class="tocnumber">3.1.3</span> <span class="toctext">Things to note</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-13"><a href="#Bandwidth_Management_Module"><span class="tocnumber">3.2</span> <span class="toctext">Bandwidth Management Module</span></a></li>
</ul>
</li>
</ul>
</div>

<h2><span class="mw-headline" id="Master_Priority_and_Interconnect_Arbitration">Master Priority and Interconnect Arbitration <br /><br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=OMAP-L1x/C674x/AM1x_SoC_Level_Optimizations&amp;action=edit&amp;section=1" title="Edit section: Master Priority and Interconnect Arbitration">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The system interconnect or the Switched Central Resource (SCR) system provides priority-based arbitration to select the connection between master and slave peripherals; this arbitration is based on the priority value of each master port.<br />Each master can have a priority value between 0 and 7 <br /> 
</p>
<ul><li>0 is the highest priority<br /></li>
<li>7 is the lowest priority</li></ul>
<p><br /> 
</p>
<h4><span class="mw-headline" id="Interconnect_Arbitration_Scheme">Interconnect Arbitration Scheme</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=OMAP-L1x/C674x/AM1x_SoC_Level_Optimizations&amp;action=edit&amp;section=2" title="Edit section: Interconnect Arbitration Scheme">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>At any given instance read and write requests from multiple masters may compete for the same end point (an end point can be a slave peripheral, on- or off-chip memory, or an infrastructure component such as a bridge/SCR that connects to multiple slave peripherals). The SCRs use the following arbitration scheme to resolve contention:<br /> 
</p>
<ol><li>At each priority level, one request from each master is selected in a round robin manner.</li>
<li>The highest priority request is selected.</li>
<li>Arbitration occurs at burst size boundaries (or lower).</li></ol>
<h4><span class="mw-headline" id="Recommendations">Recommendations<br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=OMAP-L1x/C674x/AM1x_SoC_Level_Optimizations&amp;action=edit&amp;section=3" title="Edit section: Recommendations">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li>Check the default priority values for each master on a given device. For OMAPL1x/C674x the default priority is provided in the SYSCFG module via the MSTPRI<i>n</i> registers. These read/write registers can be used to change the default priority of each master. <br /></li>
<li>Change the default priorities so that they suit the application requirements. For example on OMAPL1x/c674x the default priority for LCDC is 5 -- this value is lower than the default priority of many other masters on the device. To adequately meet the real-time requirements of the LCDC, it is recommended that the priority of the LCDC be elevated to the highest priority in the system (0 being the highest) with respect to competing masters in the system. <br /></li></ul>
<pre>NOTE: EMIFB controller on OMAPL1x7/C6747/C6745/C6745 and DDR2/mDDR memory controller on OMAPL1x8/C6748/C6746/C6742 slave endpoint may re-order commands, irrespective of the master priority. For EMIF command re-ordering please review the next sub-section.</pre> 
<h2><span id="External_Memory_Interface_Controller_(EMIFB_SDRAM/mDDR/DDR2)_Command_Re-Ordering_(BPRIO/PBBPR_setting)"></span><span class="mw-headline" id="External_Memory_Interface_Controller_.28EMIFB_SDRAM.2FmDDR.2FDDR2.29_Command_Re-Ordering_.28BPRIO.2FPBBPR_setting.29">External Memory Interface Controller (EMIFB SDRAM/mDDR/DDR2) Command Re-Ordering (BPRIO/PBBPR setting)<br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=OMAP-L1x/C674x/AM1x_SoC_Level_Optimizations&amp;action=edit&amp;section=4" title="Edit section: External Memory Interface Controller (EMIFB SDRAM/mDDR/DDR2) Command Re-Ordering (BPRIO/PBBPR setting)">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The external memory interface controller has the ability to re-order commands to optimize its efficiency. This command re-ordering is performed by the EMIF controller irrespective of priority of the master sending these commands. <br /> 
</p>
<pre>NOTE: The command re-ordering and associated details do not apply to EMIFA SDRAM interface on this device family. 
</pre> 
<h4><span class="mw-headline" id="Impact_of_Command_Re-ordering_Scheme">Impact of Command Re-ordering Scheme <br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=OMAP-L1x/C674x/AM1x_SoC_Level_Optimizations&amp;action=edit&amp;section=5" title="Edit section: Impact of Command Re-ordering Scheme">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>EMIF command re-ordering may: 
</p>
<ul><li>Delay the servicing of a higher priority master request. <br /></li>
<li>Result in the blocking of commands from one master by the continuous commands from a higher priority master.<br /></li>
<li>Block commands to a memory row when there are pending commands to another row that is already open in the same bank.<br /></li></ul>
<p><br /> 
</p>
<h4><span class="mw-headline" id="Recommendations_2">Recommendations<br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=OMAP-L1x/C674x/AM1x_SoC_Level_Optimizations&amp;action=edit&amp;section=6" title="Edit section: Recommendations">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li>Adjust the "priority raise old counter" value in the EMIF controller to suit the application/system requirements. This counter value is given in terms of the number of bus word transfers completed before the external memory controller will elevate the priority of the oldest command in the command FIFO. It can be thought of as a <i>"timeout"</i> mechanism for the command re-ordering scheme. The setting can be adjusted to ensure that critical accesses to external memory are not blocked for a prolonged time period.</li></ul>
<pre><b>OMAP-L137/c6747'</b><i>/c6745/AM17x'</i>: 
EMIFB BPRIO register (offset 0x20), PRIO_RAISE value. 
Bus Word: 4 bytes (32 bit bus internally connecting to EMIFB controller)

<b>OMAP-L138/c6748</b><i><span style="font-weight: bold;">/</span></i><b>c6746/c6742/AM18x</b>: 
mDDR/DDR2 PBBPR register (offset 0x20), PR_OLD_COUNT value. 
Bus Word: 8 bytes (64 bit bus internally connecting to mDDR/DDR2 controller 
</pre>
<ul><li>The setting should be lowered from the default value of 0xFF (256 bus words) for applications that have more than one master accessing external memory (via the EMIFB or mDDR/DDR2 controller).</li>
<li>The priority raise old counter should be used as a system tuning parameter. Its optimal value is dependent on factors such as system traffic, number of masters accessing the external memory, etc. Further, the value should be determined and/or verified by system stress testing to ensure that critical masters are not vulnerable to bandwidth starvation when accessing external memory. A typical value range between 0x20 and 0x30 has been used extensively and has been observed to work for a wide range of applications. A value of 0 would imply that all of the commands destined for EMIF are serviced in the order in which they are received -- this is <b>not</b> recommended because it completely disables the EMIF's ability to perform command optimization <br /><br /></li></ul>
<p><br /> 
</p>
<h4><span id="EMIF_Arbitration/Command_Re-Ordering_Scheme_Details_(Advanced_Reading)"></span><span class="mw-headline" id="EMIF_Arbitration.2FCommand_Re-Ordering_Scheme_Details_.28Advanced_Reading.29"><b>EMIF Arbitration/Command Re-Ordering Scheme Details </b>(Advanced Reading)<br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=OMAP-L1x/C674x/AM1x_SoC_Level_Optimizations&amp;action=edit&amp;section=7" title="Edit section: EMIF Arbitration/Command Re-Ordering Scheme Details (Advanced Reading)">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p><b>Stage 1</b> (for command from <u>each</u> master): 
</p>
<ul><li>For each master, the oldest command is selected.</li>
<li>For the same master, if the reads are to a different block (2048 bytes) then the writes or if reads are equal or higher priority then the write, the the read commands are selected (even if write command was the oldest)</li></ul>
<p><b>Stage 2</b> (for <u>all commands</u> in the command FIFO): 
</p>
<ul><li>Among selected read, read from already opened page/row is selected.</li>
<li>Among selected write, writes to already opened page/row is selected.</li></ul>
<p><b>Stage 3</b> 
</p>
<ul><li>If there are several read commands, highest priority “oldest” read is selected.</li>
<li>If there are several write commands, highest priority “oldest” write is selected.</li></ul>
<p><b>Stage 4</b> 
</p>
<ul><li>If Read Data-FIFO has space, read command is executed first.</li></ul>
<p><br /> 
</p><p><br /> 
</p>
<h2><span class="mw-headline" id="c674x_DSP_Related_Optimizations">c674x DSP Related Optimizations<br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=OMAP-L1x/C674x/AM1x_SoC_Level_Optimizations&amp;action=edit&amp;section=8" title="Edit section: c674x DSP Related Optimizations">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The following sub-sections are specific to the c674x megamodule within the OMAPL1x/c674x device family. These are primarily relevant to data transfers and accesses to L1/L2 memories internal to the c674x DSP (from components within the megamodule or from masters outside the megamodule) and highlight some c674x megamodule specific features and optimization guidelines. <br /> 
</p><p><br /> 
</p>
<h4><span class="mw-headline" id="EDMA3_vs_IDMA_vs_c674x_CPU">EDMA3 vs IDMA vs c674x CPU<br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=OMAP-L1x/C674x/AM1x_SoC_Level_Optimizations&amp;action=edit&amp;section=9" title="Edit section: EDMA3 vs IDMA vs c674x CPU">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<h5><span id="Internal_Direct_Memory_Access_(IDMA)_Controller"></span><span class="mw-headline" id="Internal_Direct_Memory_Access_.28IDMA.29_Controller">Internal Direct Memory Access (IDMA) Controller<br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=OMAP-L1x/C674x/AM1x_SoC_Level_Optimizations&amp;action=edit&amp;section=10" title="Edit section: Internal Direct Memory Access (IDMA) Controller">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>The internal direct memory access (IDMA) controller is used to perform fast-block transfers between any two memories local to the C674x+ DSP. Local memories include Level 1 program (L1P), Level 1 data (L1D), and Level 2 (L2) memories. The IDMA is optimized for rapid burst transfers of memory blocks (contiguous data). The intent of the IDMA is to relieve the C674x+ DSP of on-chip memory (to/from L1D/L2) data movement tasks. For more details on the IDMA controller, see <a rel="nofollow" class="external text" href="http://focus.ti.com/lit/ug/sprufk5/sprufk5.pdf">TMS320C674x DSP Megamodule Reference Guide</a><br /> 
</p>
<pre>NOTE: IDMA cannot be used for transfers to/from system memory external to the DSP megamodule including Shared RAM, ARM RAM or external memory.
</pre> 
<h5><span id="Enhanced_Direct_Memory_Access_(EDMA3)_Controller"></span><span class="mw-headline" id="Enhanced_Direct_Memory_Access_.28EDMA3.29_Controller">Enhanced Direct Memory Access (EDMA3) Controller</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=OMAP-L1x/C674x/AM1x_SoC_Level_Optimizations&amp;action=edit&amp;section=11" title="Edit section: Enhanced Direct Memory Access (EDMA3) Controller">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>The EDMA3 is the device/system DMA controller. Its primary purpose is to service user programmed data transfers between internal (DSP L1/L2, Shared RAM) and external (SDRAM, DDR2/mDDR, or flash memory) or memory-mapped peripherals (like serial ports, MMC/SD etc). Apart from linear transfers, it also allows enables advanced features such as linking, chaining, 2-D transfers, etc. <br /> 
</p>
<h5><span class="mw-headline" id="Things_to_note">Things to note</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=OMAP-L1x/C674x/AM1x_SoC_Level_Optimizations&amp;action=edit&amp;section=12" title="Edit section: Things to note">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>The following are a couple of points to keep in mind when choosing EDMA, c674x CPU, or IDMA for data transfers:<br /> 
</p>
<ul><li>The IDMA will have a better cycle/word performance when compared to the EDMA for on-chip memory (to/from L1D/L2) transfers. Because the IDMA is local to the memories, it operates at a higher clock and uses a wider bus width.</li>
<li>For certain on-chip memory (L1D/L2 to/from L2/L1D) transfer scenarios, it is possible that the IDMA and CPU will have nearly identical cycle/word efficiency. However, offloading the tasks of data transfers to the IDMA will allow more efficient usage of CPU bandwidth to perform other critical tasks.<br /></li></ul>
<p>In summary, when the geometry is fairly simple (i.e., 1-D transfers) and performance is the biggest care-about, the IDMA makes the most sense. On the other hand, when extra flexibility and features (e.g., linking, chaining, 2-D transfers) are desired over performance, the EDMA should be used. Note that competing accesses to these memories (by multiple masters) will degrade the IDMA performance.<br /> 
</p><p><br /> 
</p>
<h4><span class="mw-headline" id="Bandwidth_Management_Module">Bandwidth Management Module <br /></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=OMAP-L1x/C674x/AM1x_SoC_Level_Optimizations&amp;action=edit&amp;section=13" title="Edit section: Bandwidth Management Module">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The bandwidth management module (BWM) in the c674x megamodule is responsible for arbitrating requests from multiple requestors into DSP&#160;L1/L2 memories. This allows better overall bandwidth allocation of the DSP&#160;memoreis as well ensure that some requestors do not block the resources/memories for extended period of time. The potential requestors for c674x megamodule memories are c674x CPU initiated transfers ( data/program accesses), c674x cache controller accesses, IDMA&#160;and accessess initiated from outside the DSP&#160;via the DSP&#160;SDMA&#160;port ( system DMA, master peripherals like EMAC, UHPI&#160;etc). The BWM&#160;has programmable priority control and conflict counters that be tuned based on the system tuning. <br /> 
</p><p>In general the default values for priorities and conflict counters (maxwait period) do not need to be changed and when dealing with chip/system level bottlenecks and resource issues, it is recommended to focus on other system level optimization knobs mentioned in this page. <br /> 
</p><p>For additional details on the BWM&#160;module, please see the <a rel="nofollow" class="external text" href="http://focus.ti.com/lit/ug/sprufk5/sprufk5.pdf">TMS320C674x DSP Megamodule</a> guide.&#160; <br /><br /> 
</p><p><br />
</p>
<!-- 
NewPP limit report
Cached time: 20201130063616
Cache expiry: 86400
Dynamic content: false
CPU time usage: 0.033 seconds
Real time usage: 0.033 seconds
Preprocessor visited node count: 79/1000000
Preprocessor generated node count: 118/1000000
Post‐expand include size: 0/2097152 bytes
Template argument size: 0/2097152 bytes
Highest expansion depth: 2/40
Expensive parser function count: 0/100
Unstrip recursion depth: 0/20
Unstrip post‐expand size: 545/5000000 bytes
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%    0.000      1 -total
-->
</div>
<!-- Saved in parser cache with key procwiki:pcache:idhash:4240-0!canonical and timestamp 20201130063616 and revision id 24950
 -->
<div class='hf-nsfooter' id='hf-nsfooter-'><table style="text-align:center; background:white; width:100%; text-align:left; height: 65px border-top: 1px solid; border-bottom: 1px solid; border-left: 1px solid; border-right: 1px solid; border-width: 1px; border-style: solid;">
<tr>
<td width="305px"><a href="../../File_E2e.html" class="image"><img alt="E2e.jpg" src="https://processors.wiki.ti.com/images/8/82/E2e.jpg" width="305" height="63" /></a>
</td>
<td>{{
<ol><li>switchcategory:MultiCore=</li></ol>
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>OMAP-L1x/C674x/AM1x SoC Level Optimizations</b> here.<i></i>
</p>
</td>
<td>Keystone=
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>OMAP-L1x/C674x/AM1x SoC Level Optimizations</b> here.<i></i>
</p>
</td>
<td>C2000=<i>For technical support on the C2000 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/tms320c2000_32-bit_real-time_mcus/f/171.aspx">The C2000 Forum</a>. Please post only comments about the article <b>OMAP-L1x/C674x/AM1x SoC Level Optimizations</b> here.</i>
</td>
<td>DaVinci=<i>For technical support on DaVincoplease post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/davinci_digital_media_processors/default.aspx">The DaVinci Forum</a>. Please post only comments about the article <b>OMAP-L1x/C674x/AM1x SoC Level Optimizations</b> here.</i>
</td>
<td>MSP430=<i>For technical support on MSP430 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/msp43016-bit_ultra-low_power_mcus/default.aspx">The MSP430 Forum</a>. Please post only comments about the article <b>OMAP-L1x/C674x/AM1x SoC Level Optimizations</b> here.</i>
</td>
<td>OMAP35x=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>OMAP-L1x/C674x/AM1x SoC Level Optimizations</b> here.</i>
</td>
<td>OMAPL1=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>OMAP-L1x/C674x/AM1x SoC Level Optimizations</b> here.</i>
</td>
<td>MAVRK=<i>For technical support on MAVRK please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/development_tools/mavrk/default.aspx">The MAVRK Toolbox Forum</a>. Please post only comments about the article <b>OMAP-L1x/C674x/AM1x SoC Level Optimizations</b> here.</i>
</td>
<td><i>For technical support please post your questions at <a rel="nofollow" class="external text" href="http://e2e.ti.com/">http://e2e.ti.com</a>. Please post only comments about the article <b>OMAP-L1x/C674x/AM1x SoC Level Optimizations</b> here.</i>
<p>}}
</p>
</td></tr></table>
<table style="border-style:solid; border-width:1px; text-align:center; width:100%;">

<tr style="font-size:150%;">
<td rowspan="2"><a href="../../File_Hyperlink_blue.html" class="image"><img alt="Hyperlink blue.png" src="https://processors.wiki.ti.com/images/9/9f/Hyperlink_blue.png" width="96" height="96" /></a>
</td>
<td><b>Links</b>
</td></tr>
<tr>
<td>
<table style="text-align: left;">
<tr>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/amplifier_and_linear.page">Amplifiers &amp; Linear</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/audio/audio_overview.page">Audio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/rfif.page">Broadband RF/IF &amp; Digital Radio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/clocksandtimers/clocks_and_timers.page">Clocks &amp; Timers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/dataconverters/data_converter.page">Data Converters</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/mems/mems.page">DLP &amp; MEMS</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/high_reliability.page">High-Reliability</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/interface/interface.page">Interface</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/logic/home_overview.page">Logic</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/powermanagement/power_portal.page">Power Management</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/embedded_processor.page">Processors</a>
</p>
<ul><li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/arm.page">ARM Processors</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/home.page">Digital Signal Processors (DSP)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/microcontroller/home.page">Microcontrollers (MCU)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/omap-applications-processors/the-omap-experience.page">OMAP Applications Processors</a></li></ul>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/switches_and_multiplexers.page">Switches &amp; Multiplexers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/temperature_sensor.page">Temperature Sensors &amp; Control ICs</a><br/>
<a rel="nofollow" class="external text" href="http://focus.ti.com/wireless/docs/wirelessoverview.tsp?familyId=2003&amp;sectionId=646&amp;tabId=2735">Wireless Connectivity</a>
</p>
</td></tr></table>
</td></tr></table>
<div id="tiPrivacy"></div>
</div></div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://processors.wiki.ti.com/index.php?title=OMAP-L1x/C674x/AM1x_SoC_Level_Optimizations&amp;oldid=24950">https://processors.wiki.ti.com/index.php?title=OMAP-L1x/C674x/AM1x_SoC_Level_Optimizations&amp;oldid=24950</a>"					</div>
				<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="../../Special_Categories.html" title="Special:Categories">Categories</a>: <ul><li><a href="../../Category_OMAPL1.html" title="Category:OMAPL1">OMAPL1</a></li><li><a href="../../Category_C674x.html" title="Category:C674x">C674x</a></li><li><a href="../../Category_AM1x.html" title="Category:AM1x">AM1x</a></li></ul></div></div>				<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-login"><a href="https://processors.wiki.ti.com/index.php?title=Special:UserLogin&amp;returnto=OMAP-L1x%2FC674x%2FAM1x+SoC+Level+Optimizations" title="You are encouraged to log in; however, it is not mandatory [o]" accesskey="o">Log in</a></li><li id="pt-createaccount"><a href="../../Special_RequestAccount.html" title="You are encouraged to create an account and log in; however, it is not mandatory">Request account</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
							<li id="ca-nstab-main" class="selected"><span><a href="AM1x_SoC_Level_Optimizations.html" title="View the content page [c]" accesskey="c">Page</a></span></li><li id="ca-talk" class="new"><span><a href="https://processors.wiki.ti.com/index.php?title=Talk:OMAP-L1x/C674x/AM1x_SoC_Level_Optimizations&amp;action=edit&amp;redlink=1" rel="discussion" title="Discussion about the content page (page does not exist) [t]" accesskey="t">Discussion</a></span></li>						</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
						<h3 id="p-variants-label">
							<span>Variants</span>
						</h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
							<li id="ca-view" class="collapsible selected"><span><a href="AM1x_SoC_Level_Optimizations.html">Read</a></span></li><li id="ca-viewsource" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=OMAP-L1x/C674x/AM1x_SoC_Level_Optimizations&amp;action=edit" title="This page is protected.&#10;You can view its source [e]" accesskey="e">View source</a></span></li><li id="ca-history" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=OMAP-L1x/C674x/AM1x_SoC_Level_Optimizations&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>						</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
						<h3 id="p-cactions-label"><span>More</span></h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>
						<form action="https://processors.wiki.ti.com/index.php" id="searchform">
							<div id="simpleSearch">
								<input type="search" name="search" placeholder="Search Texas Instruments Wiki" title="Search Texas Instruments Wiki [f]" accesskey="f" id="searchInput"/><input type="hidden" value="Special:Search" name="title"/><input type="submit" name="fulltext" value="Search" title="Search the pages for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="../../Main_Page.html"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id="p-navigation" aria-labelledby="p-navigation-label">
			<h3 id="p-navigation-label">Navigation</h3>
			<div class="body">
								<ul>
					<li id="n-mainpage"><a href="../../Main_Page.html" title="Visit the main page [z]" accesskey="z">Main Page</a></li><li id="n-All-pages"><a href="../../Special_AllPages.html">All pages</a></li><li id="n-All-categories"><a href="../../Special_Categories.html">All categories</a></li><li id="n-recentchanges"><a href="../../Special_RecentChanges.html" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-randompage"><a href="../../Package_Reflow_Profiles.html" title="Load a random page [x]" accesskey="x">Random page</a></li><li id="n-help"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/Help:Contents" title="The place to find out">Help</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-tb" aria-labelledby="p-tb-label">
			<h3 id="p-tb-label">Toolbox</h3>
			<div class="body">
								<ul>
					<li id="t-whatlinkshere"><a href="../../Special_WhatLinksHere/OMAP-L1x/C674x/AM1x_SoC_Level_Optimizations.html" title="A list of all wiki pages that link here [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="../../Special_RecentChangesLinked/OMAP-L1x/C674x/AM1x_SoC_Level_Optimizations.html" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-specialpages"><a href="../../Special_SpecialPages.html" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-print"><a href="https://processors.wiki.ti.com/index.php?title=OMAP-L1x/C674x/AM1x_SoC_Level_Optimizations&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li><li id="t-permalink"><a href="https://processors.wiki.ti.com/index.php?title=OMAP-L1x/C674x/AM1x_SoC_Level_Optimizations&amp;oldid=24950" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="https://processors.wiki.ti.com/index.php?title=OMAP-L1x/C674x/AM1x_SoC_Level_Optimizations&amp;action=info" title="More information about this page">Page information</a></li>				</ul>
							</div>
		</div>
				</div>
		</div>
				<div id="footer" role="contentinfo">
						<ul id="footer-info">
								<li id="footer-info-lastmod"> This page was last edited on 3 March 2010, at 15:00.</li>
								<li id="footer-info-copyright">Content is available under <a class="external" rel="nofollow" href="http://creativecommons.org/licenses/by-sa/3.0/">Creative Commons Attribution-ShareAlike</a> unless otherwise noted.</li>
							</ul>
						<ul id="footer-places">
								<li id="footer-places-privacy"><a href="../../Project_Privacy_policy.html" title="Project:Privacy policy">Privacy policy</a></li>
								<li id="footer-places-about"><a href="../../Project_About.html" title="Project:About">About Texas Instruments Wiki</a></li>
								<li id="footer-places-disclaimer"><a href="../../Project_General_disclaimer.html" title="Project:General disclaimer">Disclaimers</a></li>
								<li id="footer-places-termsofservice"><a href="../../Project_Terms_of_Service.html" title="Project:Terms of Service">Terms of Use</a></li>
							</ul>
										<ul id="footer-icons" class="noprint">
										<li id="footer-copyrightico">
						<a href="http://creativecommons.org/licenses/by-sa/3.0/"><img src="https://processors.wiki.ti.com/resources/assets/licenses/cc-by-sa.png" alt="Creative Commons Attribution-ShareAlike" width="88" height="31"/></a>					</li>
										<li id="footer-poweredbyico">
						<a href="http://www.mediawiki.org/"><img src="https://processors.wiki.ti.com/resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a>					</li>
									</ul>
						<div style="clear: both;"></div>
		</div>
		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.033","walltime":"0.033","ppvisitednodes":{"value":79,"limit":1000000},"ppgeneratednodes":{"value":118,"limit":1000000},"postexpandincludesize":{"value":0,"limit":2097152},"templateargumentsize":{"value":0,"limit":2097152},"expansiondepth":{"value":2,"limit":40},"expensivefunctioncount":{"value":0,"limit":100},"unstrip-depth":{"value":0,"limit":20},"unstrip-size":{"value":545,"limit":5000000},"timingprofile":["100.00%    0.000      1 -total"]},"cachereport":{"timestamp":"20201130063616","ttl":86400,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":229});});</script>
	</body>

<!-- Mirrored from processors.wiki.ti.com/index.php/OMAP-L1x/C674x/AM1x_SoC_Level_Optimizations by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 07:15:37 GMT -->
</html>
