Release 14.2 - xst P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Reading design: bluetoothControlTL.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "bluetoothControlTL.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "bluetoothControlTL"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : bluetoothControlTL
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\ulab\Desktop\bluetoothControl\bluetoothControl\Sixteen_Bit_Multiplexer.vhd" into library work
Parsing entity <Sixteen_Bit_Multiplexer>.
Parsing architecture <Behavioral> of entity <sixteen_bit_multiplexer>.
Parsing VHDL file "C:\Users\ulab\Desktop\bluetoothControl\bluetoothControl\Seven_Seg_Display_Hex_Digit_Decoder.vhd" into library work
Parsing entity <Seven_Seg_Display_Hex_Digit_Decoder>.
Parsing architecture <Behavioral> of entity <seven_seg_display_hex_digit_decoder>.
Parsing VHDL file "C:\Users\ulab\Desktop\bluetoothControl\bluetoothControl\Ring_Counter.vhd" into library work
Parsing entity <Ring_Counter>.
Parsing architecture <state_machine> of entity <ring_counter>.
Parsing VHDL file "C:\Users\ulab\Desktop\bluetoothControl\bluetoothControl\ClockEnabler.vhd" into library work
Parsing entity <ClockEnabler>.
Parsing architecture <Behavioral> of entity <clockenabler>.
Parsing VHDL file "C:\Users\ulab\Desktop\bluetoothControl\bluetoothControl\Display_To_Board.vhd" into library work
Parsing entity <Display_To_Board>.
Parsing architecture <Behavioral> of entity <display_to_board>.
Parsing VHDL file "C:\Users\ulab\Desktop\bluetoothControl\bluetoothControl\Address_LUT.vhd" into library work
Parsing entity <Address_LUT>.
Parsing architecture <Behavioral> of entity <address_lut>.
Parsing VHDL file "C:\Users\ulab\Desktop\bluetoothControl\bluetoothControl\UART.vhd" into library work
Parsing entity <uart>.
Parsing architecture <rtl> of entity <uart>.
Parsing VHDL file "C:\Users\ulab\Desktop\bluetoothControl\bluetoothControl\Display_To_Nexys3_SSD.vhd" into library work
Parsing entity <Display_To_Nexys3_SSD>.
Parsing architecture <Behavioral> of entity <display_to_nexys3_ssd>.
Parsing VHDL file "C:\Users\ulab\Desktop\bluetoothControl\bluetoothControl\bluetoothControlTL.vhd" into library work
Parsing entity <bluetoothControlTL>.
Parsing architecture <Behavioral> of entity <bluetoothcontroltl>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <bluetoothControlTL> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\ulab\Desktop\bluetoothControl\bluetoothControl\bluetoothControlTL.vhd" Line 111: send should be on the sensitivity list of the process

Elaborating entity <uart> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\ulab\Desktop\bluetoothControl\bluetoothControl\UART.vhd" Line 48: Assignment to rx_frame_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\ulab\Desktop\bluetoothControl\bluetoothControl\UART.vhd" Line 118: Assignment to tx_over_run ignored, since the identifier is never used

Elaborating entity <Display_To_Nexys3_SSD> (architecture <Behavioral>) from library <work>.

Elaborating entity <Address_LUT> (architecture <Behavioral>) from library <work>.

Elaborating entity <Display_To_Board> (architecture <Behavioral>) from library <work>.

Elaborating entity <ClockEnabler> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Ring_Counter> (architecture <state_machine>) from library <work>.

Elaborating entity <Sixteen_Bit_Multiplexer> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\ulab\Desktop\bluetoothControl\bluetoothControl\Sixteen_Bit_Multiplexer.vhd" Line 29. Case statement is complete. others clause is never selected

Elaborating entity <Seven_Seg_Display_Hex_Digit_Decoder> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\ulab\Desktop\bluetoothControl\bluetoothControl\Seven_Seg_Display_Hex_Digit_Decoder.vhd" Line 50. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <bluetoothControlTL>.
    Related source file is "C:\Users\ulab\Desktop\bluetoothControl\bluetoothControl\bluetoothControlTL.vhd".
    Found 1-bit register for signal <txclkw>.
    Found 10-bit register for signal <rxcount>.
    Found 1-bit register for signal <rxclkw>.
    Found 8-bit register for signal <transmit_reg>.
    Found 1-bit register for signal <ld_tx_dataw>.
    Found 4-bit register for signal <to_seven_seg>.
    Found 14-bit register for signal <txcount>.
    Found 14-bit adder for signal <txcount[13]_GND_3_o_add_1_OUT> created at line 88.
    Found 10-bit adder for signal <rxcount[9]_GND_3_o_add_5_OUT> created at line 102.
    Found 16x4-bit Read Only RAM for signal <_n0086>
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  39 D-type flip-flop(s).
Unit <bluetoothControlTL> synthesized.

Synthesizing Unit <uart>.
    Related source file is "C:\Users\ulab\Desktop\bluetoothControl\bluetoothControl\UART.vhd".
    Found 8-bit register for signal <rx_data>.
    Found 4-bit register for signal <rx_sample_cnt>.
    Found 4-bit register for signal <rx_cnt>.
    Found 1-bit register for signal <rx_d1>.
    Found 1-bit register for signal <rx_d2>.
    Found 1-bit register for signal <rx_busy>.
    Found 8-bit register for signal <tx_reg>.
    Found 1-bit register for signal <tx_is_empty>.
    Found 1-bit register for signal <tx_out>.
    Found 4-bit register for signal <tx_cnt>.
    Found 8-bit register for signal <rx_reg>.
    Found 1-bit register for signal <rx_is_empty>.
    Found 4-bit adder for signal <rx_sample_cnt[3]_GND_6_o_add_3_OUT> created at line 79.
    Found 4-bit adder for signal <rx_cnt[3]_GND_6_o_add_6_OUT> created at line 85.
    Found 4-bit adder for signal <tx_cnt[3]_GND_6_o_add_29_OUT> created at line 136.
    Found 3-bit subtractor for signal <GND_6_o_GND_6_o_sub_10_OUT<2:0>> created at line 88.
    Found 3-bit subtractor for signal <GND_6_o_GND_6_o_sub_34_OUT<2:0>> created at line 141.
    Found 1-bit 8-to-1 multiplexer for signal <GND_6_o_tx_reg[7]_Mux_34_o> created at line 141.
    Found 4-bit comparator greater for signal <GND_6_o_rx_cnt[3]_LessThan_8_o> created at line 87
    Found 4-bit comparator greater for signal <rx_cnt[3]_PWR_6_o_LessThan_9_o> created at line 87
    Found 4-bit comparator greater for signal <GND_6_o_tx_cnt[3]_LessThan_32_o> created at line 140
    Found 4-bit comparator greater for signal <tx_cnt[3]_PWR_6_o_LessThan_33_o> created at line 140
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <uart> synthesized.

Synthesizing Unit <Display_To_Nexys3_SSD>.
    Related source file is "C:\Users\ulab\Desktop\bluetoothControl\bluetoothControl\Display_To_Nexys3_SSD.vhd".
    Summary:
	no macro.
Unit <Display_To_Nexys3_SSD> synthesized.

Synthesizing Unit <Address_LUT>.
    Related source file is "C:\Users\ulab\Desktop\bluetoothControl\bluetoothControl\Address_LUT.vhd".
    Found 16x16-bit Read Only RAM for signal <state_text_s>
    Summary:
	inferred   1 RAM(s).
Unit <Address_LUT> synthesized.

Synthesizing Unit <Display_To_Board>.
    Related source file is "C:\Users\ulab\Desktop\bluetoothControl\bluetoothControl\Display_To_Board.vhd".
    Summary:
	no macro.
Unit <Display_To_Board> synthesized.

Synthesizing Unit <ClockEnabler>.
    Related source file is "C:\Users\ulab\Desktop\bluetoothControl\bluetoothControl\ClockEnabler.vhd".
        max_count = 99999
    Found 1-bit register for signal <enable>.
    Found 17-bit register for signal <counter>.
    Found 17-bit adder for signal <counter[16]_GND_12_o_add_1_OUT> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
Unit <ClockEnabler> synthesized.

Synthesizing Unit <Ring_Counter>.
    Related source file is "C:\Users\ulab\Desktop\bluetoothControl\bluetoothControl\Ring_Counter.vhd".
    Found 2-bit register for signal <CS>.
    Found finite state machine <FSM_0> for signal <CS>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | a                                              |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <Ring_Counter> synthesized.

Synthesizing Unit <Sixteen_Bit_Multiplexer>.
    Related source file is "C:\Users\ulab\Desktop\bluetoothControl\bluetoothControl\Sixteen_Bit_Multiplexer.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <char_to_be_displayed> created at line 20.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Sixteen_Bit_Multiplexer> synthesized.

Synthesizing Unit <Seven_Seg_Display_Hex_Digit_Decoder>.
    Related source file is "C:\Users\ulab\Desktop\bluetoothControl\bluetoothControl\Seven_Seg_Display_Hex_Digit_Decoder.vhd".
    Found 16x8-bit Read Only RAM for signal <seven_seg_cathodes>
    Summary:
	inferred   1 RAM(s).
Unit <Seven_Seg_Display_Hex_Digit_Decoder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x16-bit single-port Read Only RAM                   : 1
 16x4-bit single-port Read Only RAM                    : 1
 16x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 8
 10-bit adder                                          : 1
 14-bit adder                                          : 1
 17-bit adder                                          : 1
 3-bit subtractor                                      : 2
 4-bit adder                                           : 3
# Registers                                            : 21
 1-bit register                                        : 10
 10-bit register                                       : 1
 14-bit register                                       : 1
 17-bit register                                       : 1
 4-bit register                                        : 4
 8-bit register                                        : 4
# Comparators                                          : 4
 4-bit comparator greater                              : 4
# Multiplexers                                         : 16
 1-bit 2-to-1 multiplexer                              : 10
 1-bit 8-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 4
 4-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Address_LUT>.
INFO:Xst:3231 - The small RAM <Mram_state_text_s> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <state_text_s>  |          |
    -----------------------------------------------------------------------
Unit <Address_LUT> synthesized (advanced).

Synthesizing (advanced) Unit <ClockEnabler>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <ClockEnabler> synthesized (advanced).

Synthesizing (advanced) Unit <Seven_Seg_Display_Hex_Digit_Decoder>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_seven_seg_cathodes> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hex_digit>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <seven_seg_cathodes> |          |
    -----------------------------------------------------------------------
Unit <Seven_Seg_Display_Hex_Digit_Decoder> synthesized (advanced).

Synthesizing (advanced) Unit <bluetoothControlTL>.
The following registers are absorbed into counter <txcount>: 1 register on signal <txcount>.
The following registers are absorbed into counter <rxcount>: 1 register on signal <rxcount>.
INFO:Xst:3231 - The small RAM <Mram__n0086> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <recieve_reg<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <bluetoothControlTL> synthesized (advanced).

Synthesizing (advanced) Unit <uart>.
The following registers are absorbed into counter <tx_cnt>: 1 register on signal <tx_cnt>.
The following registers are absorbed into counter <rx_sample_cnt>: 1 register on signal <rx_sample_cnt>.
Unit <uart> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x16-bit single-port distributed Read Only RAM       : 1
 16x4-bit single-port distributed Read Only RAM        : 1
 16x8-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 3
 3-bit subtractor                                      : 2
 4-bit adder                                           : 1
# Counters                                             : 5
 10-bit up counter                                     : 1
 14-bit up counter                                     : 1
 17-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Registers                                            : 50
 Flip-Flops                                            : 50
# Comparators                                          : 4
 4-bit comparator greater                              : 4
# Multiplexers                                         : 15
 1-bit 2-to-1 multiplexer                              : 10
 1-bit 8-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 3
 4-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <CS[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 a     | 00
 b     | 01
 c     | 10
 d     | 11
-------------------

Optimizing unit <bluetoothControlTL> ...

Optimizing unit <uart> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block bluetoothControlTL, actual ratio is 1.

Final Macro Processing ...

Processing Unit <bluetoothControlTL> :
	Found 2-bit shift register for signal <inst_uart/rx_d2>.
Unit <bluetoothControlTL> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 99
 Flip-Flops                                            : 99
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : bluetoothControlTL.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 233
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 38
#      LUT2                        : 23
#      LUT3                        : 8
#      LUT4                        : 24
#      LUT5                        : 22
#      LUT6                        : 31
#      MUXCY                       : 38
#      VCC                         : 1
#      XORCY                       : 41
# FlipFlops/Latches                : 100
#      FD                          : 59
#      FDE                         : 33
#      FDRE                        : 8
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 10
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             100  out of  18224     0%  
 Number of Slice LUTs:                  153  out of   9112     1%  
    Number used as Logic:               152  out of   9112     1%  
    Number used as Memory:                1  out of   2176     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    172
   Number with an unused Flip Flop:      72  out of    172    41%  
   Number with an unused LUT:            19  out of    172    11%  
   Number of fully used LUT-FF pairs:    81  out of    172    47%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    232    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 46    |
txclkw                             | BUFG                   | 23    |
rxclkw                             | BUFG                   | 32    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.853ns (Maximum Frequency: 259.518MHz)
   Minimum input arrival time before clock: 3.270ns
   Maximum output required time after clock: 5.110ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 3.586ns (frequency: 278.831MHz)
  Total number of paths / destination ports: 944 / 46
-------------------------------------------------------------------------
Delay:               3.586ns (Levels of Logic = 3)
  Source:            rxcount_1 (FF)
  Destination:       rxcount_0 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: rxcount_1 to rxcount_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.961  rxcount_1 (rxcount_1)
     LUT5:I0->O            1   0.203   0.580  PWR_3_o_rxcount[9]_equal_5_o<9>_SW0 (N0)
     LUT6:I5->O           11   0.205   0.883  PWR_3_o_rxcount[9]_equal_5_o<9> (PWR_3_o_rxcount[9]_equal_5_o)
     LUT2:I1->O            1   0.205   0.000  rxcount_0_rstpot (rxcount_0_rstpot)
     FD:D                      0.102          rxcount_0
    ----------------------------------------
    Total                      3.586ns (1.162ns logic, 2.424ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'txclkw'
  Clock period: 3.625ns (frequency: 275.889MHz)
  Total number of paths / destination ports: 105 / 39
-------------------------------------------------------------------------
Delay:               3.625ns (Levels of Logic = 3)
  Source:            inst_uart/tx_cnt_1 (FF)
  Destination:       inst_uart/tx_out (FF)
  Source Clock:      txclkw rising
  Destination Clock: txclkw rising

  Data Path: inst_uart/tx_cnt_1 to inst_uart/tx_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.447   0.961  inst_uart/tx_cnt_1 (inst_uart/tx_cnt_1)
     LUT6:I4->O            1   0.203   0.924  inst_uart/Mmux_GND_6_o_tx_reg[7]_Mux_34_o_3 (inst_uart/Mmux_GND_6_o_tx_reg[7]_Mux_34_o_3)
     LUT6:I1->O            1   0.203   0.580  inst_uart/tx_out_glue_set (inst_uart/tx_out_glue_set)
     LUT6:I5->O            1   0.205   0.000  inst_uart/tx_out_rstpot (inst_uart/tx_out_rstpot)
     FD:D                      0.102          inst_uart/tx_out
    ----------------------------------------
    Total                      3.625ns (1.160ns logic, 2.465ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rxclkw'
  Clock period: 3.853ns (frequency: 259.518MHz)
  Total number of paths / destination ports: 273 / 55
-------------------------------------------------------------------------
Delay:               3.853ns (Levels of Logic = 3)
  Source:            inst_uart/rx_sample_cnt_3 (FF)
  Destination:       inst_uart/rx_busy (FF)
  Source Clock:      rxclkw rising
  Destination Clock: rxclkw rising

  Data Path: inst_uart/rx_sample_cnt_3 to inst_uart/rx_busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.447   1.028  inst_uart/rx_sample_cnt_3 (inst_uart/rx_sample_cnt_3)
     LUT5:I0->O           15   0.203   0.982  inst_uart/Mcount_rx_sample_cnt_xor<3>111 (inst_uart/Mcount_rx_sample_cnt_xor<3>11)
     LUT6:I5->O            1   0.205   0.684  inst_uart/_n0223_inv (inst_uart/_n0223_inv)
     LUT4:I2->O            1   0.203   0.000  inst_uart/rx_busy_rstpot1 (inst_uart/rx_busy_rstpot1)
     FD:D                      0.102          inst_uart/rx_busy
    ----------------------------------------
    Total                      3.853ns (1.160ns logic, 2.693ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'txclkw'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              3.270ns (Levels of Logic = 2)
  Source:            send (PAD)
  Destination:       transmit_reg_0 (FF)
  Destination Clock: txclkw rising

  Data Path: send to transmit_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.721  send_IBUF (send_IBUF)
     LUT2:I0->O            8   0.203   0.802  _n0094_inv1 (_n0094_inv)
     FDE:CE                    0.322          transmit_reg_0
    ----------------------------------------
    Total                      3.270ns (1.747ns logic, 1.523ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rxclkw'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.801ns (Levels of Logic = 1)
  Source:            fromPC (PAD)
  Destination:       inst_uart/Mshreg_rx_d2 (FF)
  Destination Clock: rxclkw rising

  Data Path: fromPC to inst_uart/Mshreg_rx_d2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  fromPC_IBUF (fromPC_IBUF)
     SRLC16E:D                -0.060          inst_uart/Mshreg_rx_d2
    ----------------------------------------
    Total                      1.801ns (1.222ns logic, 0.579ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 22 / 11
-------------------------------------------------------------------------
Offset:              5.110ns (Levels of Logic = 2)
  Source:            inst_display/Inst_Display_to_board/Inst_Ring_Counter/CS_FSM_FFd2 (FF)
  Destination:       seven_seg_cath<3> (PAD)
  Source Clock:      clock rising

  Data Path: inst_display/Inst_Display_to_board/Inst_Ring_Counter/CS_FSM_FFd2 to seven_seg_cath<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.447   1.273  inst_display/Inst_Display_to_board/Inst_Ring_Counter/CS_FSM_FFd2 (inst_display/Inst_Display_to_board/Inst_Ring_Counter/CS_FSM_FFd2)
     LUT6:I0->O            2   0.203   0.616  inst_display/Inst_Display_to_board/Inst_Decoder/Mram_seven_seg_cathodes131 (seven_seg_cath_3_OBUF)
     OBUF:I->O                 2.571          seven_seg_cath_3_OBUF (seven_seg_cath<3>)
    ----------------------------------------
    Total                      5.110ns (3.221ns logic, 1.889ns route)
                                       (63.0% logic, 37.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rxclkw'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              4.909ns (Levels of Logic = 2)
  Source:            to_seven_seg_3 (FF)
  Destination:       seven_seg_cath<6> (PAD)
  Source Clock:      rxclkw rising

  Data Path: to_seven_seg_3 to seven_seg_cath<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.447   1.109  to_seven_seg_3 (to_seven_seg_3)
     LUT6:I0->O            1   0.203   0.579  inst_display/Inst_Display_to_board/Inst_Decoder/Mram_seven_seg_cathodes61 (seven_seg_cath_6_OBUF)
     OBUF:I->O                 2.571          seven_seg_cath_6_OBUF (seven_seg_cath<6>)
    ----------------------------------------
    Total                      4.909ns (3.221ns logic, 1.688ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'txclkw'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            inst_uart/tx_out (FF)
  Destination:       toPC (PAD)
  Source Clock:      txclkw rising

  Data Path: inst_uart/tx_out to toPC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  inst_uart/tx_out (inst_uart/tx_out)
     OBUF:I->O                 2.571          toPC_OBUF (toPC)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    3.586|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rxclkw
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
rxclkw         |    3.853|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock txclkw
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
txclkw         |    3.625|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.11 secs
 
--> 

Total memory usage is 180380 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    3 (   0 filtered)

