* source UCC28722
*
*
*****************************************************************************
* (C) Copyright 2015 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.                                             
** TI and its licensors and suppliers make no warranties, either expressed                                           
** or implied, with respect to this model, including the warranties of                                                    
** merchantability or fitness for a particular purpose. The model is                                                      
** provided solely on an "as is" basis. The entire risk as to its quality                                                    
** and performance is with the customer.                                                                                         
*****************************************************************************
*
* Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: UCC28722
* Date: 2/12/2015
* Model Type: Transient 
* Simulator:  PSPICE
* Simulator Version: 16.2
* EVM Order Number: UCC28720EVM-212
* EVM Users Guide: SLUUA92A
* Datasheet: SLUSBL7A –DECEMBER 2013–REVISED JANUARY 2014
* Model Version: Final 1.0
* Release to Web.
****************************************************************************

.SUBCKT UCC28722  CBC VDD DRV CS GND VS


X_S1    EN_WZ 0 N355726 0 TOP_UCC28722_S1 
E_E3         CS_SH 0 CS GND 1
V_CNTLLAW_V40         CNTLLAW_N17078029 0 100m
V_CNTLLAW_V36         CNTLLAW_N17078576 0 1.25
X_CNTLLAW_U37         EN_DLY CNTLLAW_N16796641 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
I_CNTLLAW_I5         CNTLLAW_N16778284 0 DC 1.36u  
X_CNTLLAW_U48         WAIT_EX LR CNTLLAW_N16839544 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_CNTLLAW_S11    CNTLLAW_N386722 0 CNTLLAW_N387230 N357619 CNTL_LAW_CNTLLAW_S11
+  
I_CNTLLAW_I2         CNTLLAW_N382813 CNTLLAW_N382821 DC 10.4u  
E_CNTLLAW_E1         VCX5 CNTLLAW_N16943929 CNTLLAW_N17127550 0 1
C_CNTLLAW_C17         0 CNTLLAW_N2  1p  TC=0,0 
X_CNTLLAW_U16         CNTLLAW_N373723 CNTLLAW_N374281 BUF_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_CNTLLAW_U49         CNTLLAW_N16835762 WAIT_EX CNTLLAW_N16837818
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CNTLLAW_U66         0 CNTLLAW_N387230 d_d1 PARAMS:
X_CNTLLAW_F2    CNTLLAW_N375267 CNTLLAW_N385780 N357619 0 CNTL_LAW_CNTLLAW_F2 
V_CNTLLAW_V25         CNTLLAW_HI 0 5
X_CNTLLAW_U70         CNTLLAW_N382142 CNTLLAW_N382180 d_d1 PARAMS:
X_CNTLLAW_U73         CNTLLAW_N16778284 CNTLLAW_N16973141 d_d1 PARAMS:
X_CNTLLAW_U15         CNTLLAW_N17182680 CNTLLAW_N17183597 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
I_CNTLLAW_I3         CNTLLAW_N382180 CNTLLAW_N382142 DC 5u  
X_CNTLLAW_U68         CNTLLAW_N375267 CNTLLAW_N17085861 CNTLLAW_N17085870
+  CNTLLAW_N16830034 COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_CNTLLAW_V37         CNTLLAW_N17085870 0 150m
R_CNTLLAW_R17         CNTLLAW_N17164768 CNTLLAW_N382180  200k TC=0,0 
X_CNTLLAW_U35         LOWF CNTLLAW_N16796641 CNTLLAW_N16794368 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CNTLLAW_U52         CNTLLAW_N16830688 CNTLLAW_N16848635 CNTLLAW_N16848625
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CNTLLAW_U72         N357619 CNTLLAW_N17101929 d_d1 PARAMS:
X_CNTLLAW_U50         CNTLLAW_N386722 CNTLLAW_N16841301 CNTLLAW_N16840595
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CNTLLAW_U33         CNTLLAW_N373723 N373719 ZCD_FIRST NO_SMPL NO_SMPL
+  CNTLLAW_HI DFFSBRB_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CNTLLAW_U46         CNTLLAW_N16835426 CNTLLAW_N16837818 CNTLLAW_N16834398
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CNTLLAW_U74         CNTLLAW_N16777603 CNTLLAW_N16777609 d_d1 PARAMS:
X_CNTLLAW_U45         CNTLLAW_N16839544 CNTLLAW_N16840595 CNTLLAW_N16833397
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CNTLLAW_U38         CNTLLAW_N16790650 LOWF CNTLLAW_N16796641
+  CNTLLAW_N16789174 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CNTLLAW_U63         N362698 CNTLLAW_N16864389 d_d1 PARAMS:
V_CNTLLAW_V39         CNTLLAW_N17113103 0 2.2
V_CNTLLAW_V29         CNTLLAW_N16777603 0 0.75
X_CNTLLAW_U41         CNTLLAW_N16825009 CNTLLAW_N386722 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_CNTLLAW_U58         WAIT_EX LOW_VC CNTLLAW_N16848754 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_CNTLLAW_U55         CNTLLAW_N16848722 CNTLLAW_N16848739 CNTLLAW_N16848705
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_CNTLLAW_R18         CNTLLAW_N16973141 CNTLLAW_N16777609  125k TC=0,0 
R_CNTLLAW_R16         CNTLLAW_N17101929 CNTLLAW_N382813  135k TC=0,0 
X_CNTLLAW_U14         CNTLLAW_N16848637 CNTLLAW_N16848705 LOW_VC
+  CNTLLAW_N16848724 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_CNTLLAW_U34         CNTLLAW_N373723 CNTLLAW_N375117 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
I_CNTLLAW_I4         CNTLLAW_N16777609 CNTLLAW_N16777603 DC 5.24u  
R_CNTLLAW_R12         CNTLLAW_N16780754 CNTLLAW_N375267  100k  
X_CNTLLAW_U44         CNTLLAW_N16830034 CNTLLAW_N16830688 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_CNTLLAW_U12         CNTLLAW_N16794368 CNTLLAW_N16790650 CNTLLAW_N16786816
+  N16788299 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_CNTLLAW_U54         CNTLLAW_N16848754 CNTLLAW_N16848625 CNTLLAW_N16848637
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_CNTLLAW_V28         CNTLLAW_N382142 0 1.3
X_CNTLLAW_U36         ZCD_FIRST CNTLLAW_N16786818 BUF_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_CNTLLAW_D66         CNTLLAW_N2 CNTLLAW_N16789174 d_d1 PARAMS: 
X_CNTLLAW_U71         N357619 CNTLLAW_N17164768 d_d1 PARAMS:
R_CNTLLAW_R5         CNTLLAW_N2 CNTLLAW_N16789174  36.23e3  
X_CNTLLAW_U47         WAIT_EX CNTLLAW_N386722 CNTLLAW_N16835426 NOR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CNTLLAW_F3    CNTLLAW_N385780 CNTLLAW_N16778284 CNTLLAW_N387230 0
+  CNTL_LAW_CNTLLAW_F3 
E_CNTLLAW_ABM2         CNTLLAW_N17127550 0 VALUE { {LIMIT((V(CNTLLAW_N16780754)
+  - V(CNTLLAW_N17113103))*2.167, 0,2.925)}  
+ *1   }
X_CNTLLAW_U51         WAIT_EX CNTLLAW_N16841301 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_CNTLLAW_U53         WAIT_EX CNTLLAW_N16848635 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_CNTLLAW_U13         CNTLLAW_N16833397 CNTLLAW_N16834398 LR CNTLLAW_N16835762
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_CNTLLAW_V30         CNTLLAW_N16864389 0 5.5
X_CNTLLAW_S13    CNTLLAW_N375117 0 CNTLLAW_N17017219 CNTLLAW_N375267
+  CNTL_LAW_CNTLLAW_S13 
X_CNTLLAW_U40         LOWF N16801118 CNTLLAW_N16786818 LOW_VC CNTLLAW_N16796641
+  0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_CNTLLAW_U56         WAIT_EX CNTLLAW_N16830688 CNTLLAW_N16848722
+  NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_CNTLLAW_V31         CNTLLAW_N16943929 0 0.975
V_CNTLLAW_V34         CNTLLAW_N17085861 0 2.2
X_CNTLLAW_U30         CNTLLAW_N16786807 N16786795 CNTLLAW_N16786818
+  CNTLLAW_N16786816 CNTLLAW_N16789174 0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_CNTLLAW_U32         CNTLLAW_N16790650 N16790648 CNTLLAW_N16786818
+  CNTLLAW_N16790269 CNTLLAW_N17183597 0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_CNTLLAW_U31         CNTLLAW_N16790269 N16790267 CNTLLAW_N16786818
+  CNTLLAW_N16786807 CNTLLAW_N16789174 0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_CNTLLAW_S12    CNTLLAW_N16786816 0 CNTLLAW_N16780754 0 CNTL_LAW_CNTLLAW_S12 
V_CNTLLAW_V26         CNTLLAW_N376512 0 5
E_CNTLLAW_ABM1         CNTLLAW_N17017219 0 VALUE { {LIMIT((V(N359667) -
+  V(0))*1, 0.4,5)}  
+ *1   }
X_CNTLLAW_U67         CNTLLAW_N375267 CNTLLAW_N17078576 CNTLLAW_N17078029
+  CNTLLAW_N16825009 COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_CNTLLAW_U9         CNTLLAW_N2 CNTLLAW_N17182680 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_CNTLLAW_V27         CNTLLAW_N382821 0 3.55
X_CNTLLAW_S10    CNTLLAW_N374281 0 CNTLLAW_N376512 CNTLLAW_N375267
+  CNTL_LAW_CNTLLAW_S10 
X_CNTLLAW_U69         CNTLLAW_N382821 CNTLLAW_N382813 d_d1 PARAMS:
X_CNTLLAW_F1    CNTLLAW_N375267 N357619 0 N362698 CNTL_LAW_CNTLLAW_F1 
X_CNTLLAW_U57         CNTLLAW_N16848724 WAIT_EX CNTLLAW_N16848739
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_R4         N355726 V5  2.5k TC=0,0 
X_U_MOD_U39         U_MOD_NUQ_0 N503426 U_MOD_N419611 U_MOD_N418836
+  U_MOD_N417883 0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_MOD_U14         MINP WAIT N427200 WAIT_EX SRLATCHRHP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U_MOD_D67         U_MOD_N410886 U_MOD_N410776 d_d1 PARAMS: 
C_U_MOD_C17         0 U_MOD_NXX_111  1p  TC=0,0 
X_U_MOD_U37         EN U_MOD_N407644 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U_MOD_U42         WAIT U_MOD_N167586430 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U_MOD_U36         U_MOD_DR_Z U_MOD_N410886 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U_MOD_U34         N410191 FAULT_LL U_MOD_DR_Z U_MOD_NXX_111 0 U_MOD_N407644
+  DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U_MOD_V28         0 U_MOD_N167588091 0.000
X_U_MOD_U35         FAULT_CS N16755621 U_MOD_N415014 U_MOD_N410776
+  U_MOD_N432933 0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U_MOD_R6         U_MOD_N410776 U_MOD_N410886  72.46e3  
V_U_MOD_V30         U_MOD_N403667 U_MOD_N403691 0.000
X_U_MOD_U56         U_MOD_N167587571 VS d_d1 PARAMS:
X_U_MOD_U_MINP_S9    LR 0 N362584 U_MOD_U_MINP_N524199
+  MINP_Range_Cell_U_MOD_U_MINP_S9 
C_U_MOD_U_MINP_C2         0 U_MOD_U_MINP_N524199  216p  TC=0,0 
X_U_MOD_U_MINP_U46         U_MOD_U_MINP_N534975 U_MOD_U_MINP_N427477 MINP
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U_MOD_U_MINP_C1         0 N362584  24p  TC=0,0 
C_U_MOD_U_MINP_C17         0 U_MOD_U_MINP_N427477  1p  TC=0,0 
X_U_MOD_U_MINP_U57         N362584 U_MOD_U_MINP_N428567 U_MOD_U_MINP_N429279
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U_MOD_U_MINP_D66         U_MOD_U_MINP_N429279 U_MOD_U_MINP_N427477 d_d1
+  PARAMS: 
X_U_MOD_U_MINP_U41         U_MOD_U_MINP_N534975 U_MOD_U_MINP_N427436
+  U_MOD_N454762 U_MOD_U_MINP_N533796 U_MOD_U_MINP_N535533 0 DFFSR_RHPBASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U_MOD_U_MINP_V34         U_MOD_U_MINP_N533796 0 5
X_U_MOD_U_MINP_S8    U_MOD_U_MINP_N427845 0 N362584 0
+  MINP_Range_Cell_U_MOD_U_MINP_S8 
X_U_MOD_U_MINP_U47         U_MOD_U_MINP_N451860 U_MOD_U_MINP_N427477
+  U_MOD_U_MINP_N535533 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U_MOD_U_MINP_R5         U_MOD_U_MINP_N427477 U_MOD_U_MINP_N429279  72.46e3  
X_U_MOD_U_MINP_U56         U_MOD_U_MINP_N427436 U_MOD_U_MINP_N427477
+  U_MOD_U_MINP_N427477 U_MOD_U_MINP_N427845 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U_MOD_U_MINP_V35         U_MOD_U_MINP_N428567 0 4
X_U_MOD_U_MINP_U58         EN U_MOD_U_MINP_N451860 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U_MOD_U52         MINP EN U_MOD_N428698 NAND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U_MOD_S8    U_MOD_N404829 0 U_MOD_N404861 U_MOD_N404873 Modulator_U_MOD_S8 
I_U_MOD_I3         U_MOD_N403667 0 DC 2e-6Adc  
X_U_MOD_UZD_D66         U_MOD_UZD_N16692418 EN_DLY d_d1 PARAMS: 
X_U_MOD_UZD_U37         U_MOD_UZD_N420735 N408936 U_MOD_UZD_N420044
+  U_MOD_UZD_N408908 U_MOD_UZD_N447332 0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U_MOD_UZD_U14         U_MOD_UZD_N423909 U_MOD_UZD_N424373 U_MOD_N454762
+  N424988 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U_MOD_UZD_U53         U_MOD_UZD_N420660 U_MOD_UZD_N420735 U_MOD_UZD_N420735
+  U_MOD_UZD_N423067 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_MOD_UZD_U60         U_MOD_UZD_N419975 U_MOD_UZD_N420044 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_MOD_UZD_U51         U_MOD_UZD_N426305 U_MOD_UZD_N426523 U_MOD_UZD_N448059
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_MOD_UZD_U38         U_MOD_UZD_N418016 VS U_MOD_UZD_N409026 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U_MOD_UZD_U4         U_MOD_UZD_N409026 U_MOD_VS_NEG BUF_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U_MOD_UZD_U40         U_MOD_DR_Z U_MOD_UZD_CLK_1 BUF_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U_MOD_UZD_U45         U_MOD_UZD_N409026 U_MOD_UZD_N426305 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_MOD_UZD_U34         U_MOD_UZD_N423618 N408528 U_MOD_UZD_N430044
+  U_MOD_UZD_HI_5V U_MOD_UZD_N430534 0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U_MOD_UZD_U52         LOWF U_MOD_UZD_N416643 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U_MOD_UZD_U26         U_MOD_UZD_N426972 U_MOD_UZD_N426972 U_MOD_UZD_N427344
+  U_MOD_UZD_N424373 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_MOD_UZD_U57         EN_DLY U_MOD_UZD_N418641 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U_MOD_UZD_U50         U_MOD_UZD_N423909 U_MOD_UZD_N416512 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_MOD_UZD_U64         EN_DLY U_MOD_UZD_N435687 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U_MOD_UZD_U39         U_MOD_DR_Z U_MOD_UZD_N426972 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U_MOD_UZD_V25         U_MOD_UZD_HI_5V 0 5
X_U_MOD_UZD_U7         EN_DLY U_MOD_UZD_N416512 U_MOD_UZD_N419465
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_MOD_UZD_U12         U_MOD_UZD_N16692418 U_MOD_UZD_N16692574 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_MOD_UZD_U13         TDM_START U_MOD_UZD_N426972 U_MOD_UZD_N418641
+  U_MOD_UZD_N418495 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_MOD_UZD_U27         U_MOD_UZD_N418289 U_MOD_UZD_N430659 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
V_U_MOD_UZD_V26         U_MOD_UZD_N418016 GND 0.02
X_U_MOD_UZD_U48         U_MOD_UZD_N430659 U_MOD_UZD_N416307 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_MOD_UZD_U65         EN_DLY U_MOD_UZD_N443567 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U_MOD_UZD_U33         ZCD_FIRST N408411 U_MOD_UZD_N409026 U_MOD_UZD_HI_5V
+  U_MOD_UZD_N418495 0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U_MOD_UZD_R5         U_MOD_UZD_N16692418 EN_DLY  72.46e3  
V_U_MOD_UZD_u_TIMER_V26         U_MOD_UZD_u_TIMER_N00070 0 5
X_U_MOD_UZD_u_TIMER_U32         U_MOD_UZD_N419975 U_MOD_UZD_u_TIMER_N377086
+  U_MOD_UZD_N408908 U_MOD_UZD_u_TIMER_N00070 U_MOD_UZD_u_TIMER_N376887 0
+  DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_MOD_UZD_u_TIMER_S13    U_MOD_UZD_u_TIMER_N377086 0 U_MOD_UZD_N472888 0
+  Timer_Cell_U_MOD_UZD_u_TIMER_S13 
V_U_MOD_UZD_u_TIMER_V27         U_MOD_UZD_u_TIMER_N377594 0 3
C_U_MOD_UZD_u_TIMER_C2         0 U_MOD_UZD_N472888  3.33p  TC=0,0 
X_U_MOD_UZD_u_TIMER_U46         U_MOD_UZD_u_TIMER_N436855
+  U_MOD_UZD_u_TIMER_N435973 U_MOD_UZD_u_TIMER_N376887 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U_MOD_UZD_u_TIMER_U47         U_MOD_UZD_N472888 U_MOD_UZD_u_TIMER_N377594
+  U_MOD_UZD_u_TIMER_N436855 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U_MOD_UZD_u_TIMER_U42         U_MOD_UZD_N419465 U_MOD_UZD_u_TIMER_N435973
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_MOD_UZD_U10         TDM_START MINP N357479 U_MOD_UZD_N418289 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_MOD_UZD_U17         U_MOD_UZD_N409026 U_MOD_UZD_N430044 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=25n
C_U_MOD_UZD_C17         0 U_MOD_UZD_N16692418  1p  TC=0,0 
X_U_MOD_UZD_U16         U_MOD_UZD_N430659 U_MOD_UZD_N430659 LOWF
+  U_MOD_UZD_N435687 U_MOD_UZD_N430534 OR4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U_MOD_UZD_U63         EN_DLY U_MOD_UZD_N427344 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U_MOD_UZD_U9         U_MOD_UZD_N423713 N408655 U_MOD_UZD_N432893
+  U_MOD_UZD_HI_5V U_MOD_UZD_N443772 0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U_MOD_UZD_U28         U_MOD_UZD_N430659 U_MOD_UZD_N430659 U_MOD_UZD_N443567
+  U_MOD_UZD_N443772 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_MOD_UZD_U19         U_MOD_UZD_N16692574 U_MOD_UZD_N432893 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_MOD_UZD_U61         0 U_MOD_UZD_N408908 U_MOD_UZD_N416643 U_MOD_UZD_N420660
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_MOD_UZD_U59         EN_DLY U_MOD_UZD_N419815 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U_MOD_UZD_U15         U_MOD_UZD_N430659 U_MOD_UZD_N430659 U_MOD_UZD_N419815
+  U_MOD_UZD_N447332 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U_MOD_UZD_UTDM_C1         0 U_MOD_UZD_UTDM_N432243  1.5p  TC=0,0 
X_U_MOD_UZD_UTDM_U41         TDM_START U_MOD_UZD_UTDM_N430977 U_MOD_UZD_N448059
+  U_MOD_UZD_UTDM_HI_5V U_MOD_UZD_UTDM_N430747 0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U_MOD_UZD_UTDM_U40         EN_DLY U_MOD_UZD_UTDM_N431317 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_MOD_UZD_UTDM_U46         U_MOD_UZD_UTDM_N432126 U_MOD_UZD_UTDM_N431317
+  U_MOD_UZD_UTDM_N430747 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
I_U_MOD_UZD_UTDM_I4         0 U_MOD_UZD_UTDM_N432243 DC 3.2e-6Adc  
X_U_MOD_UZD_UTDM_U47         U_MOD_UZD_UTDM_N432243 VCX5 U_MOD_UZD_UTDM_N432126
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U_MOD_UZD_UTDM_S13    U_MOD_UZD_UTDM_N430977 0 U_MOD_UZD_UTDM_N432243 0
+  TDM_U_MOD_UZD_UTDM_S13 
V_U_MOD_UZD_UTDM_V25         U_MOD_UZD_UTDM_HI_5V 0 5
X_U_MOD_UZD_U6         ZCD_FIRST U_MOD_UZD_N416307 U_MOD_UZD_N408908
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_MOD_UZD_U18         U_MOD_UZD_N423067 U_MOD_UZD_N423618 U_MOD_UZD_N423713
+  U_MOD_UZD_N423909 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_MOD_UZD_U36         U_MOD_UZD_N426523 N408791 U_MOD_UZD_CLK_1
+  U_MOD_UZD_HI_5V TDM_START 0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
I_U_MOD_UZD_I1         0 U_MOD_UZD_N472888 DC 5uAdc  
V_U_MOD_V33         U_MOD_N418836 0 5
X_U_MOD_S7    U_MOD_N405085 0 U_MOD_N404861 U_MOD_N404881 Modulator_U_MOD_S7 
X_U_MOD_U50         U_MOD_VS_NEG U_MOD_NUQ_0 NO_SMPL AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U_MOD_U53         U_MOD_N402869 U_MOD_N404861 U_MOD_N16696572 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U_MOD_U41         WAIT N504189 ZCD_FIRST LOW_VC U_MOD_N428698 0
+  DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U_MOD_V27         U_MOD_N404881 0 0.75
V_U_MOD_V29         U_MOD_N435548 U_MOD_N167587571 0.000
X_U_MOD_U51         EN U_MOD_N167586430 U_MOD_N451779 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U_MOD_U46         U_MOD_N407644 N360021 U_MOD_N417883 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U_MOD_R18         GND U_MOD_N402869  100k TC=0,0 
X_U_MOD_U38         MINP U_MOD_N415014 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U_MOD_V26         U_MOD_N404873 0 2.1
C_U_MOD_C18         0 U_MOD_N410776  1p  TC=0,0 
X_U_MOD_F1    GND U_MOD_N403387 0 U_MOD_N402869 Modulator_U_MOD_F1 
I_U_MOD_I4         0 CS_SH DC 2e-6Adc  
X_U_MOD_U45         U_MOD_N407644 U_MOD_N413593 U_MOD_N432933 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_MOD_U55         U_MOD_N167588091 U_MOD_N403667 d_d1 PARAMS:
X_U_MOD_F2    U_MOD_N403387 U_MOD_N435548 0 U_MOD_N403667 Modulator_U_MOD_F2 
X_U_MOD_U40         TDM_START U_MOD_N419611 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U_MOD_UPCC_U52         U_MOD_UPCC_N16792247 U_MOD_UPCC_N16792266
+  U_MOD_UPCC_N16794784 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
E_U_MOD_UPCC_ABM1         U_MOD_UPCC_N16815387 0 VALUE { {LIMIT((V(N359115) -
+  V(GND))*1, 0,7)}    }
X_U_MOD_UPCC_U62         U_MOD_UPCC_N16782718 U_MOD_UPCC_N16784328 one_shot
+  PARAMS:  T=220
X_U_MOD_UPCC_U61         U_MOD_UPCC_N16779081 U_MOD_UPCC_N16778910
+  BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=150n
X_U_MOD_UPCC_U42         U_MOD_UPCC_N16782156 U_MOD_UPCC_N16781361
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_MOD_UPCC_U46         U_MOD_UPCC_N16779081 U_MOD_UPCC_N16778910
+  U_MOD_UPCC_N16778687 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U_MOD_UPCC_R12         DRV U_MOD_UPCC_N429302  27  
X_U_MOD_UPCC_U44         U_MOD_UPCC_N16793251 U_MOD_UPCC_N16792266
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_MOD_UPCC_U40         EN_DLY U_MOD_UPCC_N16842725 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U_MOD_UPCC_U60         U_MOD_UPCC_N16778910 U_MOD_DR_Z INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U_MOD_UPCC_U58         U_MOD_UPCC_N429302 U_MOD_UPCC_N427451 d_d1 PARAMS:
E_U_MOD_UPCC_E1         U_MOD_UPCC_N16868329 GND U_MOD_UPCC_N16815387 0 1
X_U_MOD_UPCC_S15    U_MOD_N451779 0 U_MOD_UPCC_N16798828 0
+  PCC_CELL8_U_MOD_UPCC_S15 
X_U_MOD_UPCC_U50         U_MOD_UPCC_N16790831 U_MOD_UPCC_N16781361
+  U_MOD_UPCC_N16780644 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_MOD_UPCC_U56         CS_SH N361526 U_MOD_UPCC_N16790831 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U_MOD_UPCC_ABM2I1         U_MOD_UPCC_N427451 U_MOD_UPCC_N429302 VALUE {
+  IF(V(U_MOD_UPCC_N16778687) - V(0) >0.5, V(U_MOD_UPCC_IDRV),0)    }
X_U_MOD_UPCC_S8    U_MOD_DR_Z 0 DRV GND PCC_CELL8_U_MOD_UPCC_S8 
X_U_MOD_UPCC_U47         U_MOD_UPCC_N16780644 U_MOD_UPCC_N16842725
+  U_MOD_UPCC_N16779550 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_MOD_UPCC_U45         EN_DLY U_MOD_UPCC_N16794167 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
V_U_MOD_UPCC_V34         U_MOD_UPCC_N16812630 0 1.5
V_U_MOD_UPCC_V33         U_MOD_UPCC_N16779585 0 5
X_U_MOD_UPCC_U39         U_MOD_UPCC_N16779081 N16779692 U_MOD_N454762
+  U_MOD_UPCC_N16779585 U_MOD_UPCC_N16779550 0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U_MOD_UPCC_E3         U_MOD_UPCC_IDRV GND TABLE { V(N361526, GND) } 
+ ( (195m,19m) (780m, 41m) )
X_U_MOD_UPCC_F2    U_MOD_UPCC_N16868329 U_MOD_UPCC_N427451 N359115 GND
+  PCC_CELL8_U_MOD_UPCC_F2 
X_U_MOD_UPCC_U43         U_MOD_UPCC_N16782156 U_MOD_UPCC_N16782718
+  INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U_MOD_UPCC_R18         U_MOD_UPCC_N16798828 V5  500meg TC=0,0 
R_U_MOD_UPCC_R13         GND DRV  20k  
X_U_MOD_UPCC_U13         U_MOD_UPCC_N16794784 U_MOD_UPCC_N16793251 FAULT_OC
+  N16794628 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U_MOD_UPCC_U48         U_MOD_UPCC_N16784328 U_MOD_DR_Z U_MOD_UPCC_N16782156
+  OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_MOD_UPCC_U57         CS_SH U_MOD_UPCC_N16812630 U_MOD_UPCC_N16792247
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U_MOD_UPCC_U49         U_MOD_UPCC_N16784328 U_MOD_UPCC_N16794167
+  U_MOD_UPCC_N16793251 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_MOD_D66         U_MOD_N16696572 U_MOD_NXX_111 d_d1 PARAMS: 
X_U_MOD_U54         U_MOD_N403691 CS_SH d_d1 PARAMS:
R_U_MOD_R5         U_MOD_NXX_111 U_MOD_N16696572  72.46e3  
X_U_MOD_U13         ZCD_FIRST U_MOD_N407644 U_MOD_N413593 N413719
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U_MOD_U33         U_MOD_N405085 U_MOD_N404829 U_MOD_DR_Z U_MOD_NXX_111
+  U_MOD_N407644 0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2         WAIT N01029 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_R8         N359115 VDD  0.1 TC=0,0 
V_U_SAMPLER_V29         U_SAMPLER_N260427 0 2
X_U_SAMPLER_U27         U_SAMPLER_N263355 U_SAMPLER_N260427 U_SAMPLER_N262375
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U_SAMPLER_D89         U_SAMPLER_N612342 U_SAMPLER_N266966 d_d1 PARAMS: 
X_U_SAMPLER_U18         N360021 U_SAMPLER_ENB U_SAMPLER_N259121 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U_SAMPLER_V30         U_SAMPLER_N263355 U_SAMPLER_N635836 0.0
V_U_SAMPLER_V43         U_SAMPLER_N5 U_SAMPLER_N259381 0.8
X_U_SAMPLER_S14    U_SAMPLER_N259041 0 U_SAMPLER_ENB 0 Sampler_U_SAMPLER_S14 
V_U_SAMPLER_V39         U_SAMPLER_N259477 0 2.5
X_U_SAMPLER_U26         U_SAMPLER_M0 V4P6 U_SAMPLER_M3 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U_SAMPLER_S13    U_SAMPLER_M1 0 U_SAMPLER_N260033 U_SAMPLER_N259041
+  Sampler_U_SAMPLER_S13 
V_U_SAMPLER_V27         U_SAMPLER_N7 U_SAMPLER_N4 0.16Vdc
X_U_SAMPLER_U12         U_SAMPLER_N262375 U_SAMPLER_N259299 U_SAMPLER_ARMED
+  N261463 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U_SAMPLER_V44         U_SAMPLER_N2 U_SAMPLER_N262269 0.8
X_U_SAMPLER_D84         U_SAMPLER_N262269 U_SAMPLER_N1 d_d1 PARAMS: 
X_U_SAMPLER_D87         U_SAMPLER_N259377 U_SAMPLER_N5 d_d1 PARAMS: 
C_U_SAMPLER_C9         0 U_SAMPLER_M6  200f IC=0 TC=0,0 
G_U_SAMPLER_U_op1_G1         0 U_SAMPLER_N2 U_SAMPLER_U_op1_N16693617 0 1m
V_U_SAMPLER_U_op1_V6         U_SAMPLER_U_op1_N16693863 0 0.14Vdc
X_U_SAMPLER_U_op1_D63         U_SAMPLER_N2 U_SAMPLER_U_op1_N16693585 d_d1
+  PARAMS: 
X_U_SAMPLER_U_op1_D64         U_SAMPLER_U_op1_N16693863 U_SAMPLER_N2 d_d1
+  PARAMS: 
R_U_SAMPLER_U_op1_R1         0 U_SAMPLER_N2  1k TC=0,0 
E_U_SAMPLER_U_op1_E2         U_SAMPLER_U_op1_N16693617 0 U_SAMPLER_N4
+  U_SAMPLER_N1 10000
V_U_SAMPLER_U_op1_V5         U_SAMPLER_U_op1_N16693585 0 4.86Vdc
R_U_SAMPLER_R10         U_SAMPLER_N266966 U_SAMPLER_M4  1.25meg TC=0,0 
R_U_SAMPLER_R6         U_SAMPLER_N2 U_SAMPLER_N1  600k TC=0,0 
X_U_SAMPLER_S4    U_SAMPLER_M1 0 U_SAMPLER_N259989 U_SAMPLER_N6
+  Sampler_U_SAMPLER_S4 
C_U_SAMPLER_C13         0 U_SAMPLER_M2  2000f IC=0 TC=0,0 
X_U_SAMPLER_U24         U_SAMPLER_N5 U_SAMPLER_N7 U_SAMPLER_N259937
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U_SAMPLER_U1         EN_DLY U_SAMPLER_ENB INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U_SAMPLER_S2    TDM_START 0 U_SAMPLER_N3 U_SAMPLER_N5 Sampler_U_SAMPLER_S2 
X_U_SAMPLER_D88         U_SAMPLER_N563003 U_SAMPLER_M4 d_d1 PARAMS: 
V_U_SAMPLER_V26         U_SAMPLER_N4 U_SAMPLER_N261871 0.16Vdc
E_U_SAMPLER_E18         U_SAMPLER_M4 U_SAMPLER_N259477 U_SAMPLER_N16819823 0 1
G_U_SAMPLER_U_op2_G1         0 U_SAMPLER_N5 U_SAMPLER_U_op2_N16693617 0 1m
V_U_SAMPLER_U_op2_V6         U_SAMPLER_U_op2_N16693863 0 0.14Vdc
X_U_SAMPLER_U_op2_D63         U_SAMPLER_N5 U_SAMPLER_U_op2_N16693585 d_d1
+  PARAMS: 
X_U_SAMPLER_U_op2_D64         U_SAMPLER_U_op2_N16693863 U_SAMPLER_N5 d_d1
+  PARAMS: 
R_U_SAMPLER_U_op2_R1         0 U_SAMPLER_N5  1k TC=0,0 
E_U_SAMPLER_U_op2_E2         U_SAMPLER_U_op2_N16693617 0 U_SAMPLER_N4
+  U_SAMPLER_N3 10000
V_U_SAMPLER_U_op2_V5         U_SAMPLER_U_op2_N16693585 0 4.86Vdc
X_U_SAMPLER_U10         U_SAMPLER_ARMED U_SAMPLER_M1 BUF_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U_SAMPLER_U23         U_SAMPLER_N6 U_SAMPLER_N5 U_SAMPLER_N259813
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U_SAMPLER_V42         U_SAMPLER_N1 U_SAMPLER_N259157 0.8
V_U_SAMPLER_V25         U_SAMPLER_N4 U_SAMPLER_N259989 0.28Vdc
X_U_SAMPLER_D85         U_SAMPLER_N259157 U_SAMPLER_N2 d_d1 PARAMS: 
C_U_SAMPLER_C4         U_SAMPLER_N1 U_SAMPLER_N2  500f  TC=0,0 
C_U_SAMPLER_C10         U_SAMPLER_N259041 0  20p IC=0 TC=0,0 
X_U_SAMPLER_U14         N360021 U_SAMPLER_ENB U_SAMPLER_N261921 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U_SAMPLER_R13         U_SAMPLER_N260033 N376345  11.7k TC=0,0 
I_U_SAMPLER_I1         0 U_SAMPLER_N263355 DC 1e-5Adc  
X_U_SAMPLER_U22         LOWF U_SAMPLER_N298469 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U_SAMPLER_S11    U_SAMPLER_N259121 0 U_SAMPLER_N266966 U_SAMPLER_M5
+  Sampler_U_SAMPLER_S11 
C_U_SAMPLER_C5         U_SAMPLER_N2 U_SAMPLER_N3  1p  TC=0,0 
E_U_SAMPLER_ABM4         U_SAMPLER_M0 0 VALUE { {LIMIT((V(VS_SH) - V(0))*1,
+  3.8,5)}  
+ *1   }
X_U_SAMPLER_S12    U_SAMPLER_N292881 0 U_SAMPLER_N294401 U_SAMPLER_N266966
+  Sampler_U_SAMPLER_S12 
C_U_SAMPLER_C11         U_SAMPLER_N273842 U_SAMPLER_M4  222f IC=0 TC=0,0 
R_U_SAMPLER_R19         U_SAMPLER_M5 U_SAMPLER_N273842  5k TC=0,0 
V_U_SAMPLER_V23         U_SAMPLER_N4 0 1.6Vdc
X_U_SAMPLER_U21         U_SAMPLER_N298469 0 U_SAMPLER_N292881 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_SAMPLER_U7         U_SAMPLER_N264183 U_SAMPLER_N259299 U_SAMPLER_N802933
+  N259805 SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U_SAMPLER_C7         0 U_SAMPLER_N263355  1p  TC=0,0 
E_U_SAMPLER_ABM1         U_SAMPLER_N0 0 VALUE { {LIMIT((V(VS_SH) - V(0))*1,
+  0.7,5.5)}  
+ *1   }
X_U_SAMPLER_U9         U_SAMPLER_ARMED U_SAMPLER_N259813 U_SAMPLER_N264183
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_SAMPLER_U5         U_SAMPLER_N259813 U_SAMPLER_N259937 TDM_START
+  U_SAMPLER_N263517 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_SAMPLER_D72         U_SAMPLER_N635836 U_SAMPLER_N260427 d_d1 PARAMS: 
X_U_SAMPLER_U13         U_SAMPLER_N259587 U_SAMPLER_N262355 N360021
+  U_SAMPLER_N259299 OR3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_SAMPLER_S7    U_SAMPLER_N259269 0 U_SAMPLER_M5 U_SAMPLER_M6
+  Sampler_U_SAMPLER_S7 
X_U_SAMPLER_U6         TDM_START U_SAMPLER_ENB U_SAMPLER_N259587 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_SAMPLER_U15         TDM_START U_SAMPLER_M1 U_SAMPLER_N260583 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_SAMPLER_S8    TDM_START 0 U_SAMPLER_N1 U_SAMPLER_N2 Sampler_U_SAMPLER_S8 
X_U_SAMPLER_D86         U_SAMPLER_N259381 U_SAMPLER_N3 d_d1 PARAMS: 
X_U_SAMPLER_S15    U_SAMPLER_N262201 0 U_SAMPLER_N259041 U_SAMPLER_M2
+  Sampler_U_SAMPLER_S15 
X_U_SAMPLER_U11         U_SAMPLER_ARMED U_SAMPLER_N262201 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U_SAMPLER_U20         N358871 N263589 U_SAMPLER_N260583 U_SAMPLER_M3
+  U_SAMPLER_ENB 0 DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U_SAMPLER_C6         U_SAMPLER_N3 U_SAMPLER_N5  500f  TC=0,0 
X_U_SAMPLER_S3    U_SAMPLER_N262201 0 U_SAMPLER_N261871 U_SAMPLER_N6
+  Sampler_U_SAMPLER_S3 
X_U_SAMPLER_U62         U_SAMPLER_N802933 N360021 one_shot PARAMS:  T=300
X_U_SAMPLER_U19         U_SAMPLER_N259121 U_SAMPLER_N259269 INV_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U_SAMPLER_R7         U_SAMPLER_N5 U_SAMPLER_N3  600k TC=0,0 
X_U_SAMPLER_U8         TDM_START U_SAMPLER_N261921 N262257 U_SAMPLER_N262355
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U_SAMPLER_S5    U_SAMPLER_N263517 0 U_SAMPLER_N263355 0 Sampler_U_SAMPLER_S5 
V_U_SAMPLER_V41         U_SAMPLER_N266966 U_SAMPLER_N563003 0.6
V_U_SAMPLER_V40         U_SAMPLER_M4 U_SAMPLER_N612342 0.6
E_U_SAMPLER_ABM2         U_SAMPLER_N16819823 0 VALUE { {LIMIT((V(V4) -
+  V(U_SAMPLER_M2))*62.5, -2.5,2.5)}  
+ *1   }
R_U_SAMPLER_R12         N376345 U_SAMPLER_M0  0.3k TC=0,0 
C_U_SAMPLER_C1         U_SAMPLER_N0 U_SAMPLER_N1  1p  TC=0,0 
C_U_SAMPLER_C12         0 U_SAMPLER_M5  2p IC=0 TC=0,0 
V_U_SAMPLER_V45         U_SAMPLER_N3 U_SAMPLER_N259377 0.8
R_U_SAMPLER_R11         U_SAMPLER_N294401 U_SAMPLER_M4  280k TC=0,0 
E_U_SAMPLER_ABM3         N359667 0 VALUE { {LIMIT((V(U_SAMPLER_M6) - V(0))*1,
+  0,5)}  
+ *1   }
X_U1         EN N01029 EN_WZ AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_PM_U35         U_PM_N523374 N530895 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
R_U_PM_R13         U_PM_N368270 U_PM_N368346  2.5meg TC=0,0 
X_U_PM_F2    U_PM_N368794 0 0 U_PM_N368526 PWR_mgnt_U_PM_F2 
C_U_PM_C16         0 U_PM_N523366  1p  TC=0,0 
X_U_PM_D86         U_PM_N511457 U_PM_N368794 d_d1 PARAMS: 
X_U_PM_U16         U_PM_N371112 EN BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_U_PM_V46         U_PM_SET 0 1
X_U_PM_U13         U_PM_N369288 U_PM_N368610 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U_PM_U1912603730         U_PM_N369326 N368302 U_PM_N368222 U_PM_N369410
+  U_PM_N368262 U_PM_SET dffsbrb_nodelay PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U_PM_U6         U_PM_N523366 U_PM_N523524 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U_PM_U15         ZCD_FIRST U_PM_N368222 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U_PM_U11         U_PM_N368844 U_PM_N371458 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U_PM_U7         U_PM_N523524 EN_DLY INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U_PM_V25         U_PM_N369538 0 5
R_U_PM_R14         0 U_PM_N368526  5meg TC=0,0 
X_U_PM_D65         U_PM_N523366 U_PM_N523374 d_d1 PARAMS: 
X_U_PM_U1912603733         U_PM_N368230 U_PM_N368262 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U_PM_R16         0 V5  1.2meg TC=0,0 
E_U_PM_E1         U_PM_N370968 0 U_PM_N370932 0 1
X_U_PM_U34         V5 U_PM_N371132 U_PM_N371112 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_U_PM_R4         U_PM_N523366 U_PM_N523374  14.5e6  
X_U_PM_S9    U_PM_N371458 0 U_PM_N371178 0 PWR_mgnt_U_PM_S9 
R_U_PM_R18         0 V4  400k TC=0,0 
X_U_PM_S8    U_PM_N368790 0 U_PM_N368270 U_PM_N368794 PWR_mgnt_U_PM_S8 
R_U_PM_R20         V4P6 V5  40k TC=0,0 
X_U_PM_U9         U_PM_N371112 U_PM_N369224 U_PM_N523374 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U_PM_D85         U_PM_N370932 U_PM_N369538 d_d1 PARAMS: 
V_U_PM_V27         U_PM_N371132 0 4.5
I_U_PM_I1         0 U_PM_N370932 DC 1uAdc  
X_U_PM_U33         U_PM_N368346 V4 U_PM_N369288 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U_PM_U1912603732         U_PM_N368598 U_PM_N368582 INV_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U_PM_U1912603729         U_PM_N369410 U_PM_N368230 U_PM_N368222
+  U_PM_N16710938 U_PM_N368582 U_PM_SET dffsbrb_nodelay PARAMS:  VDD=1 VSS=0
+  VTHRESH=0.5
R_U_PM_R12         U_PM_N368346 N433517  2.5meg TC=0,0 
V_U_PM_V26         U_PM_N368346 U_PM_N511457 21
X_U_PM_U12         U_PM_N368526 U_PM_N368610 U_PM_N368844 U_PM_N368598
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U_PM_U31         N358871 FAULT_LL FAULT_OC U_PM_N16710938 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_PM_U1912603731         U_PM_N369358 N369354 U_PM_N368222 U_PM_N369326
+  U_PM_N368262 U_PM_SET dffsbrb_nodelay PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U_PM_U14         U_PM_N368708 U_PM_N368598 N369236 U_PM_N369224
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U_PM_C10         0 U_PM_N370932  500f IC=0 TC=0,0 
R_U_PM_R15         U_PM_N371178 U_PM_N370932  1k TC=0,0 
X_U_PM_U10         U_PM_N368844 U_PM_N368790 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U_PM_R17         V5 U_PM_N370976  1 TC=0,0 
X_U_PM_U28         FAULT_CS U_PM_N369358 U_PM_N368708 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U_PM_F1    U_PM_N370968 U_PM_N370976 N433517 0 PWR_mgnt_U_PM_F1 
R_U_PM_R19         V4 V4P6  60k TC=0,0 
R_R6         N362584 N362698  0.1m TC=0,0 
R_U_EMI_R20         U_EMI_N458537 N361526  300 TC=0,0 
R_U_EMI_R18         0 U_EMI_N458527  9.2k TC=0,0 
C_U_EMI_C1         0 N361526  2p  TC=0,0 
R_U_EMI_R21         U_EMI_N458297 VCX5  39.2k TC=0,0 
R_U_EMI_R17         U_EMI_N458527 U_EMI_N458537  500 TC=0,0 
R_U_EMI_R22         U_EMI_N458545 U_EMI_N458297  500 TC=0,0 
R_U_EMI_R19         N361526 U_EMI_N458545  300 TC=0,0 
R_R3         0 V5  50k TC=0,0 
R_R9         0 CBC  100meg TC=0,0 
E_E2         VS_SH 0 VS GND 1
R_R7         N433517 VDD  0.1 TC=0,0 
V_U_CCT_V5         U_CCT_N16679329 0 4.86Vdc
X_U_CCT_U41         U_CCT_N431501 N382391 U_CCT_N00094 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U_CCT_R18         0 U_CCT_N384029  10k TC=0,0 
G_U_CCT_G1         0 N382391 U_CCT_N16679519 0 1m
X_U_CCT_U44         U_CCT_N00720 N360021 ZCD_FIRST U_CCT_N386967 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U_CCT_U6         U_CCT_N16687813 U_CCT_N16687973 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U_CCT_S9    U_CCT_N419295 0 VCX5 N377368 Current_CNTL_U_CCT_S9 
X_U_CCT_U39         U_CCT_N418491 U_CCT_N404902 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U_CCT_R1         0 N382391  1k TC=0,0 
X_U_CCT_U7         U_CCT_N16687973 U_CCT_N418491 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U_CCT_C16         0 U_CCT_N16687813  1p  TC=0,0 
X_U_CCT_U38         U_CCT_N418491 U_CCT_N419295 BUF_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U_CCT_U43         U_CCT_N384029 U_CCT_N16685522 d_d1 PARAMS:
X_U_CCT_U32         N357479 N00102 U_CCT_N00128 U_CCT_N00094 U_CCT_N00564 0
+  DFFSR_RHPBASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U_CCT_V26         U_CCT_N431501 0 4
V_U_CCT_V9         U_CCT_N16685522 U_CCT_N383463 0.6
X_U_CCT_U12         TDM_START U_CCT_N386967 U_CCT_N00219 U_CCT_N00128
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U_CCT_R17         U_CCT_N384029 VCX5  13.53k TC=0,0 
X_U_CCT_D64         U_CCT_N16681406 N382391 d_d1 PARAMS: 
C_U_CCT_C1         U_CCT_N383463 N382391  15p IC=3.55 TC=0,0 
X_U_CCT_D65         U_CCT_N16687813 U_CCT_N00219 d_d1 PARAMS: 
X_U_CCT_U36         U_CCT_N00094 U_CCT_N00720 U_CCT_N00564 NOR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U_CCT_R4         U_CCT_N16687813 U_CCT_N00219  36.23e3  
X_U_CCT_U37         EN_WZ U_CCT_N00720 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U_CCT_V6         U_CCT_N16681406 0 0.14Vdc
R_U_CCT_R16         N377368 U_CCT_N383463  2.7meg TC=0,0 
X_U_CCT_D63         N382391 U_CCT_N16679329 d_d1 PARAMS: 
X_U_CCT_S8    U_CCT_N404902 0 N377368 0 Current_CNTL_U_CCT_S8 
E_U_CCT_E2         U_CCT_N16679519 0 U_CCT_N384029 U_CCT_N383463 10000

.ENDS UCC28722

.subckt TOP_UCC28722_S1 1 2 3 4  
S_S1         3 4 1 2 _S1
RS_S1         1 2 1G
.MODEL         _S1 VSWITCH Roff=1e12 Ron=1.0 Voff=0.0V Von=1.0V
.ends TOP_UCC28722_S1

.subckt CNTL_LAW_CNTLLAW_S11 1 2 3 4  
S_CNTLLAW_S11         3 4 1 2 _CNTLLAW_S11
RS_CNTLLAW_S11         1 2 1G
.MODEL         _CNTLLAW_S11 VSWITCH Roff=1e12 Ron=1.0 Voff=0.1V Von=0.8V
.ends CNTL_LAW_CNTLLAW_S11

.subckt CNTL_LAW_CNTLLAW_F2 1 2 3 4  
F_CNTLLAW_F2         3 4 VF_CNTLLAW_F2 100m
VF_CNTLLAW_F2         1 2 0V
.ends CNTL_LAW_CNTLLAW_F2

.subckt CNTL_LAW_CNTLLAW_F3 1 2 3 4  
F_CNTLLAW_F3         3 4 VF_CNTLLAW_F3 900m
VF_CNTLLAW_F3         1 2 0V
.ends CNTL_LAW_CNTLLAW_F3

.subckt CNTL_LAW_CNTLLAW_S13 1 2 3 4  
S_CNTLLAW_S13         3 4 1 2 _CNTLLAW_S13
RS_CNTLLAW_S13         1 2 1G
.MODEL         _CNTLLAW_S13 VSWITCH Roff=10e9 Ron=10 Voff=0.1V Von=0.8V
.ends CNTL_LAW_CNTLLAW_S13

.subckt CNTL_LAW_CNTLLAW_S12 1 2 3 4  
S_CNTLLAW_S12         3 4 1 2 _CNTLLAW_S12
RS_CNTLLAW_S12         1 2 1G
.MODEL         _CNTLLAW_S12 VSWITCH Roff=1e9 Ron=100 Voff=0.1V Von=0.8V
.ends CNTL_LAW_CNTLLAW_S12

.subckt CNTL_LAW_CNTLLAW_S10 1 2 3 4  
S_CNTLLAW_S10         3 4 1 2 _CNTLLAW_S10
RS_CNTLLAW_S10         1 2 1G
.MODEL         _CNTLLAW_S10 VSWITCH Roff=10e9 Ron=10 Voff=0.1V Von=0.8V
.ends CNTL_LAW_CNTLLAW_S10

.subckt CNTL_LAW_CNTLLAW_F1 1 2 3 4  
F_CNTLLAW_F1         3 4 VF_CNTLLAW_F1 1
VF_CNTLLAW_F1         1 2 0V
.ends CNTL_LAW_CNTLLAW_F1

.subckt MINP_Range_Cell_U_MOD_U_MINP_S9 1 2 3 4  
S_U_MOD_U_MINP_S9         3 4 1 2 _U_MOD_U_MINP_S9
RS_U_MOD_U_MINP_S9         1 2 1G
.MODEL         _U_MOD_U_MINP_S9 VSWITCH Roff=10e9 Ron=0.1 Voff=0.1V Von=0.8V
.ends MINP_Range_Cell_U_MOD_U_MINP_S9

.subckt MINP_Range_Cell_U_MOD_U_MINP_S8 1 2 3 4  
S_U_MOD_U_MINP_S8         3 4 1 2 _U_MOD_U_MINP_S8
RS_U_MOD_U_MINP_S8         1 2 1G
.MODEL         _U_MOD_U_MINP_S8 VSWITCH Roff=10e9 Ron=500 Voff=0.1V Von=0.8V
.ends MINP_Range_Cell_U_MOD_U_MINP_S8

.subckt Modulator_U_MOD_S8 1 2 3 4  
S_U_MOD_S8         3 4 1 2 _U_MOD_S8
RS_U_MOD_S8         1 2 1G
.MODEL         _U_MOD_S8 VSWITCH Roff=1e12 Ron=100 Voff=0.1V Von=0.9V
.ends Modulator_U_MOD_S8

.subckt Timer_Cell_U_MOD_UZD_u_TIMER_S13 1 2 3 4  
S_U_MOD_UZD_u_TIMER_S13         3 4 1 2 _U_MOD_UZD_u_TIMER_S13
RS_U_MOD_UZD_u_TIMER_S13         1 2 1G
.MODEL         _U_MOD_UZD_u_TIMER_S13 VSWITCH Roff=100e6 Ron=10 Voff=0.1V
+  Von=0.8V
.ends Timer_Cell_U_MOD_UZD_u_TIMER_S13

.subckt TDM_U_MOD_UZD_UTDM_S13 1 2 3 4  
S_U_MOD_UZD_UTDM_S13         3 4 1 2 _U_MOD_UZD_UTDM_S13
RS_U_MOD_UZD_UTDM_S13         1 2 1G
.MODEL         _U_MOD_UZD_UTDM_S13 VSWITCH Roff=1e9 Ron=10 Voff=0.1V Von=0.8V
.ends TDM_U_MOD_UZD_UTDM_S13

.subckt Modulator_U_MOD_S7 1 2 3 4  
S_U_MOD_S7         3 4 1 2 _U_MOD_S7
RS_U_MOD_S7         1 2 1G
.MODEL         _U_MOD_S7 VSWITCH Roff=1e12 Ron=100 Voff=0.1V Von=0.9V
.ends Modulator_U_MOD_S7

.subckt Modulator_U_MOD_F1 1 2 3 4  
F_U_MOD_F1         3 4 VF_U_MOD_F1 100m
VF_U_MOD_F1         1 2 0V
.ends Modulator_U_MOD_F1

.subckt Modulator_U_MOD_F2 1 2 3 4  
F_U_MOD_F2         3 4 VF_U_MOD_F2 40m
VF_U_MOD_F2         1 2 0V
.ends Modulator_U_MOD_F2

.subckt PCC_CELL8_U_MOD_UPCC_S15 1 2 3 4  
S_U_MOD_UPCC_S15         3 4 1 2 _U_MOD_UPCC_S15
RS_U_MOD_UPCC_S15         1 2 1G
.MODEL         _U_MOD_UPCC_S15 VSWITCH Roff=1e9 Ron=100 Voff=0.1V Von=0.8V
.ends PCC_CELL8_U_MOD_UPCC_S15

.subckt PCC_CELL8_U_MOD_UPCC_S8 1 2 3 4  
S_U_MOD_UPCC_S8         3 4 1 2 _U_MOD_UPCC_S8
RS_U_MOD_UPCC_S8         1 2 1G
.MODEL         _U_MOD_UPCC_S8 VSWITCH Roff=1e12 Ron=1 Voff=0.1V Von=0.8V
.ends PCC_CELL8_U_MOD_UPCC_S8

.subckt PCC_CELL8_U_MOD_UPCC_F2 1 2 3 4  
F_U_MOD_UPCC_F2         3 4 VF_U_MOD_UPCC_F2 1
VF_U_MOD_UPCC_F2         1 2 0V
.ends PCC_CELL8_U_MOD_UPCC_F2

.subckt Sampler_U_SAMPLER_S14 1 2 3 4  
S_U_SAMPLER_S14         3 4 1 2 _U_SAMPLER_S14
RS_U_SAMPLER_S14         1 2 1G
.MODEL         _U_SAMPLER_S14 VSWITCH Roff=1e12 Ron=200 Voff=0.1V Von=0.8V
.ends Sampler_U_SAMPLER_S14

.subckt Sampler_U_SAMPLER_S13 1 2 3 4  
S_U_SAMPLER_S13         3 4 1 2 _U_SAMPLER_S13
RS_U_SAMPLER_S13         1 2 1G
.MODEL         _U_SAMPLER_S13 VSWITCH Roff=1e12 Ron=100 Voff=0.1V Von=0.8V
.ends Sampler_U_SAMPLER_S13

.subckt Sampler_U_SAMPLER_S4 1 2 3 4  
S_U_SAMPLER_S4         3 4 1 2 _U_SAMPLER_S4
RS_U_SAMPLER_S4         1 2 1G
.MODEL         _U_SAMPLER_S4 VSWITCH Roff=1000e6 Ron=100 Voff=0.0V Von=1.0V
.ends Sampler_U_SAMPLER_S4

.subckt Sampler_U_SAMPLER_S2 1 2 3 4  
S_U_SAMPLER_S2         3 4 1 2 _U_SAMPLER_S2
RS_U_SAMPLER_S2         1 2 1G
.MODEL         _U_SAMPLER_S2 VSWITCH Roff=100e9 Ron=100 Voff=0.1V Von=0.8V
.ends Sampler_U_SAMPLER_S2

.subckt Sampler_U_SAMPLER_S11 1 2 3 4  
S_U_SAMPLER_S11         3 4 1 2 _U_SAMPLER_S11
RS_U_SAMPLER_S11         1 2 1G
.MODEL         _U_SAMPLER_S11 VSWITCH Roff=50e9 Ron=200 Voff=0.1V Von=0.8V
.ends Sampler_U_SAMPLER_S11

.subckt Sampler_U_SAMPLER_S12 1 2 3 4  
S_U_SAMPLER_S12         3 4 1 2 _U_SAMPLER_S12
RS_U_SAMPLER_S12         1 2 1G
.MODEL         _U_SAMPLER_S12 VSWITCH Roff=50e9 Ron=50 Voff=0.1V Von=0.8V
.ends Sampler_U_SAMPLER_S12

.subckt Sampler_U_SAMPLER_S7 1 2 3 4  
S_U_SAMPLER_S7         3 4 1 2 _U_SAMPLER_S7
RS_U_SAMPLER_S7         1 2 1G
.MODEL         _U_SAMPLER_S7 VSWITCH Roff=50e9 Ron=200 Voff=0.1V Von=0.8V
.ends Sampler_U_SAMPLER_S7

.subckt Sampler_U_SAMPLER_S8 1 2 3 4  
S_U_SAMPLER_S8         3 4 1 2 _U_SAMPLER_S8
RS_U_SAMPLER_S8         1 2 1G
.MODEL         _U_SAMPLER_S8 VSWITCH Roff=100e9 Ron=100 Voff=0.1V Von=0.8V
.ends Sampler_U_SAMPLER_S8

.subckt Sampler_U_SAMPLER_S15 1 2 3 4  
S_U_SAMPLER_S15         3 4 1 2 _U_SAMPLER_S15
RS_U_SAMPLER_S15         1 2 1G
.MODEL         _U_SAMPLER_S15 VSWITCH Roff=1e12 Ron=100 Voff=0.1V Von=0.8V
.ends Sampler_U_SAMPLER_S15

.subckt Sampler_U_SAMPLER_S3 1 2 3 4  
S_U_SAMPLER_S3         3 4 1 2 _U_SAMPLER_S3
RS_U_SAMPLER_S3         1 2 1G
.MODEL         _U_SAMPLER_S3 VSWITCH Roff=1000e6 Ron=100 Voff=0.1V Von=0.8V
.ends Sampler_U_SAMPLER_S3

.subckt Sampler_U_SAMPLER_S5 1 2 3 4  
S_U_SAMPLER_S5         3 4 1 2 _U_SAMPLER_S5
RS_U_SAMPLER_S5         1 2 1G
.MODEL         _U_SAMPLER_S5 VSWITCH Roff=1e9 Ron=100 Voff=0.1V Von=0.8V
.ends Sampler_U_SAMPLER_S5

.subckt PWR_mgnt_U_PM_F2 1 2 3 4  
F_U_PM_F2         3 4 VF_U_PM_F2 1
VF_U_PM_F2         1 2 0V
.ends PWR_mgnt_U_PM_F2

.subckt PWR_mgnt_U_PM_S9 1 2 3 4  
S_U_PM_S9         3 4 1 2 _U_PM_S9
RS_U_PM_S9         1 2 1G
.MODEL         _U_PM_S9 VSWITCH Roff=1e12 Ron=1.0 Voff=0.0V Von=1.0V
.ends PWR_mgnt_U_PM_S9

.subckt PWR_mgnt_U_PM_S8 1 2 3 4  
S_U_PM_S8         3 4 1 2 _U_PM_S8
RS_U_PM_S8         1 2 1G
.MODEL         _U_PM_S8 VSWITCH Roff=1e12 Ron=1.0 Voff=0.0V Von=1.0V
.ends PWR_mgnt_U_PM_S8

.subckt PWR_mgnt_U_PM_F1 1 2 3 4  
F_U_PM_F1         3 4 VF_U_PM_F1 1
VF_U_PM_F1         1 2 0V
.ends PWR_mgnt_U_PM_F1

.subckt Current_CNTL_U_CCT_S9 1 2 3 4  
S_U_CCT_S9         3 4 1 2 _U_CCT_S9
RS_U_CCT_S9         1 2 1G
.MODEL         _U_CCT_S9 VSWITCH Roff=1e12 Ron=100 Voff=0.1V Von=0.8V
.ends Current_CNTL_U_CCT_S9

.subckt Current_CNTL_U_CCT_S8 1 2 3 4  
S_U_CCT_S8         3 4 1 2 _U_CCT_S8
RS_U_CCT_S8         1 2 1G
.MODEL         _U_CCT_S8 VSWITCH Roff=1e12 Ron=100 Voff=0.1V Von=0.8V
.ends Current_CNTL_U_CCT_S8


** Wrapper definitions for AA legacy support **

.subckt d_d1 1 2

d1 1 2 dd1

.model dd1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1

.ends d_d1

.subckt one_shot in out

+ params:  t=100
s_s1         meas 0 reset2 0 s1
e_abm1         ch 0 value { if( v(in)>0.5 | v(out)>0.5,1,0)    }
r_r2         reset2 reset  0.1  
e_abm3         out 0 value { if( v(meas)<0.5 & v(ch)>0.5,1,0)    }
r_r1         meas ch  {t} 
c_c2         0 reset2  1.4427n  
c_c1         0 meas  1.4427n  
e_abm2         reset 0 value { if(v(ch)<0.5,1,0)    }

.model s1 vswitch
+ roff=1e+009
+ ron=1
+ voff=0.25
+ von=0.75

.ends one_shot

.subckt dffsbrb_nodelay q qb clk d rb sb params: vdd=1 vss=0 vthresh=0.5 

x1 clk clkdel inv_delay_basic_gen params: vdd={vdd} vss={vss} vthresh=
+ {vthresh} delay = 5n
x2 clk clkdel clkint and2_basic_gen params: vdd={vdd} vss={vss} vthresh=
+ {vthresh} 
gq 0 qint value = {if(v(rb) < {vthresh},-5,if(v(sb)< {vthresh},5,
+  if(v(clkint)> {vthresh}, 
+ if(v(d)> {vthresh},5,-5),0)))}
cqint qint 0 1n
rqint qint 0 1000meg
d_d10 qint my5 d_d1
v1 my5 0 5
d_d11 0 qint d_d1 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_delay_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
+  delay = 5n
rqq qqqd1 q 1
eqb qbr 0 value = {if( v(q) > {vthresh}, {vss},{vdd})}
rqb qbr qb 1 
cdummy1 q 0 1nf 
cdummy2 qb 0 1nf 
.ic v(qint) {vss}

.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.005
+ n=0.01

.ends dffsbrb_nodelay
** Wrapper definitions for AA legacy support **
.subckt one_shot in out
+ params:  t=100
s_s1         meas 0 reset2 0 s1
e_abm1         ch 0 value { if( v(in)>0.5 | v(out)>0.5,1,0)    }
r_r2         reset2 reset  0.1  
e_abm3         out 0 value { if( v(meas)<0.5 & v(ch)>0.5,1,0)    }
r_r1         meas ch  {t} 
c_c2         0 reset2  1.4427n  
c_c1         0 meas  1.4427n  
e_abm2         reset 0 value { if(v(ch)<0.5,1,0)    }
.model s1 vswitch
+ roff=1e+009
+ ron=1
+ voff=0.25
+ von=0.75
.ends one_shot
*$
.subckt d_d1 1 2
d1 1 2 dd1
.model dd1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ends d_d1
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5.0n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT COMPHYS2_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
+ T=10
EIN INP1 INM1 INP INM 1 
EHYS INM2 INM1 VALUE { IF( V(1) > {VTHRESH},-V(HYS)/2,V(HYS)/2) }
EOUT OUT 0 VALUE { IF( V(INP1)>V(INM2), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 {T*1e-9}
RINP1 INP1 0 10K
RINM2 INM2 0 10K
.ENDS COMPHYS2_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT NAND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND4_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR3_BASIC_GEN
*$
.SUBCKT NOR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR4_BASIC_GEN
*$
.SUBCKT NOR5_BASIC_GEN A B C D E Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR5_BASIC_GEN
*$
.SUBCKT NOR6_BASIC_GEN A B C D E F Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH} |
+ V(E) > {VTHRESH} |
+ V(F) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR6_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT XOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XOR2_BASIC_GEN
*$
.SUBCKT XNOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(A) > {VTHRESH}  ^  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS XNOR2_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
**Set has higher priority in this latch
.SUBCKT SRLATCHSHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R)>{VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n 
.IC V(Qint) {VSS}
.ENDS SRLATCHSHP_BASIC_GEN
*$
**Reset has higher priority in this latch
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
**Reset has higher priority in this latch and active low set and reset - basically NAND based SR latch
.SUBCKT SBRBLATCHRHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB) < {VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.ENDS SBRBLATCHRHP_BASIC_GEN
*$
**Reset has higher priority in this latch and active low set and reset - basically NAND based SR latch
.SUBCKT SBRBLATCHSHP_BASIC_GEN SB RB Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB) < {VTHRESH},-5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
.IC V(Qint) {VSS}
.ENDS SBRBLATCHSHP_BASIC_GEN
*$
.SUBCKT DFFSBRB_SHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
GQ 0 Qint VALUE = {IF(V(SB) < {VTHRESH},5,IF(V(RB)<{VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_SHPBASIC_GEN
*$
.SUBCKT DFFSR_SHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(S) > {VTHRESH},5,IF(V(R) > {VTHRESH},-5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSR_SHPBASIC_GEN
*$
.SUBCKT DFFSBRB_RHPBASIC_GEN Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB)< {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 5
D_D11 0 Qint D_D1 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSBRB_RHPBASIC_GEN
*$
.SUBCKT DFFSR_RHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 7n/10n to 15n/20n to help larger time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 15n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}  
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S) > {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 20n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.ENDS DFFSR_RHPBASIC_GEN
*$
**** SPM_Mono_POS  ***************************************************************************************
* FUNCTION: SHORT TIME PULSE GENERATOR AT NEG INPUT EDGE
* INPUTS/OUTPUTS: ONE DIGITAL INPUT: A, TWO DIG OUTPUT PINS: Q Qn
* DESCRIPTION: CREATE A PW PULSE WIDTH AT -VE EDGE OF INPUT, PULSE WIDTH OF INPUT NEEDS TO BE GREATER THAN PW PARAMETER VALUE
**********************
.SUBCKT MONOPOS_PS in Q Qn PARAMS: PW=1u 
****buffer*********
*RA in 0 1e11
*CA in 0 0.01pF
*VS VSUP 0 DC 1
**** boolean ************
*EBUF1 Y1 0 VALUE={IF(V(in) > .5 , 1, 0)}
*ROUTpp1 Y1 0 1e11
**** add delay lines ****
*XNSW1 Y2 Y1  0 NSW_PS PARAMS: RONval={(PW+1e-15)/(1e-12*0.693)} VTHval=0.5
*XPSW1 Y2 Y1 VSUP PSW_PS PARAMS: RONval={(PW+1e-15)/(1e-12*0.693)} VTHval=0.5
*CDEL1 Y2 0 1pF
*ETHRESH Y3 0 VALUE={IF(V(Y2) > 0.5, 0, 1)}
*ROUTp Y3 0 1e11
* ************add rise and fall *****
**XNSW2 Y4 Y3 0 NSW_PS PARAMS: RONval=(1e-12/1e-12*2.3) VTHval=0.5
**XPSW2 Y4 Y3 VSUP PSW_PS PARAMS: RONval=(1e-12/1e-12*2.3) VTHval=0.5
**CDEL2 Y4 0 1pF
************XOR2***********
*EXOR2 P 0 VALUE={IF(V(in) > 0.5 ^ V(Y3) > .5, 1, 0)}
*ROUTpp2 P 0 1e11
**********AND************
*EAND2 Y5 0 VALUE={IF(V(in) > 0.5 & V(P) > 0.5 , 0, 1)}
*ROUTpp3 Y5 0 1e11
* add rise and fall *****
*XNSW3 Q Y5 0 NSW_PS PARAMS: RONval=(1e-9/1e-12*2.3) VTHval=0.5
*XPSW3 Q Y5 VSUP PSW_PS PARAMS: RONval=(1e-9/1e-12*2.3) VTHval=0.5
*ROUTq Q 0 1e11
***********end of AND2********************
* add rise and fall + inversion *****
*XNSW4 Qn Q 0 NSW_PS PARAMS: RONval=(1e-9/1e-12*2.3) VTHval=0.5
*XPSW4 Qn Q VSUP PSW_PS PARAMS: RONval=(1e-9/1e-12*2.3) VTHval=0.5
*ROUTqn Qn 0 1e11
*******************************new take on delay*************
VS VSUP 0 DC 1
GIN VSUP YA VALUE={IF(V(IN)>0.5, V(VSUP)/1000K, 0)}
GDIS YA 0 VALUE={IF(V(IN)>0.5,0, V(YA)/1m)}
CIN YA 0 1n IC=0
RIN YA 0 1e11
EABM1 YTD 0 VALUE={IF(V(YA)> {PW*1000}, 1, 0)}
RYTD YTD 0 1e11
EXOR P 0 VALUE={IF(V(YTD) > 0.5 ^ V(IN) > .5, 1, 0)}
ROUTpp2 P 0 1e11
EAND1 Q1 0 VALUE={ IF(V(P)>0.5 & V(IN)>0.5, 1, 0)}
Ro1 Q1 Q 1m
Co1 Q 0 1p
ROUT2 Q 0 1e11
EAND2 Qn1 0 VALUE={ IF(V(Q)>0.5, 0, 1)}
Ro2 Qn1 Qn 1m
Co2 Qn 0 1p
ROUT4 Qn 0 1e11
.ENDS MONOPOS_PS
*$
.SUBCKT LDCR 1 2 PARAMS: L=1u DCR=20m
L1 1 INT1 {L}
R1 INT1 2 {DCR}
.ENDS LDCR
*$
.SUBCKT CESR 1 2 PARAMS: C=10u ESR=2m ESL=1n
C1 1 INT1 {C}
R1 INT1 INT2 {ESR}
L1 INT2 2 {ESL}
.ENDS CESR
*$
.SUBCKT multiplier V1 V2  OUT    
E_MULT    OUT 0 VALUE = { V(V1) *V(V2) }
.ENDS multiplier
*$
.SUBCKT 2to1MUX V1 V2  A  out    PARAMS:  VTHRESH=0.5 
E_MUX    OUT 0 VALUE = {IF (  V(A) > {VTHRESH} ,V(V1),V(V2) ) }
.ENDS 2to1MUX
*$
.SUBCKT VI_HL Vin VDD Vout 
E_out  Vout 0 VALUE = {if ( V(Vin) > V(VDD)*0.7, V(VDD),
+ if ( V(Vin) < V(VDD)*0.3, 0 , V(VDD)/2 ))} 
.ends  
*$
.SUBCKT COMPHYS_BASIC_GEN_NORC INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 1n
*RINP1 INP1 0 1K
RINP1 INP1 0 1000K
.ENDS COMPHYS_BASIC_GEN_NORC
*$
.SUBCKT COMP_HYS IN_POS IN_NEG HYS OUT 
X_U1         IN_POS N00153 OUT COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_ABM2         N00234 0 VALUE { V(IN_NEG)+  
+ +(-V(OUT)*V(HYS))   }
R_R1         N00234 N00153  1  
C_C1         0 N00153  1n  
.ENDS COMP_HYS
* PSpice Model Editor - Version 16.2.0
*$
.SUBCKT FWDR P1 P2 S1 S2 RS1 RS2 
*.SUBCKT FWDR P1 P2 RS1 RS2 S1 S2
* MODEL Type: Forward with reset winding Transformer ( part number : 7508110151)
RP1 P1 PI 2.05
LP1 PI P2 1.5m
LS1 S1 SI1 6.3E-6
RS1 SI1 S2 0.02
LRS1 RS2 RSI 62.22E-6
RRSI RS1 RSI 0.53 
K1 LP1 LS1 LRS1 1
RG1 S2 0 1G
RG2 RS2 0 1G
.ends FWDR
*$
.SUBCKT DFFSBRB_nodelay Q QB CLK D RB SB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
***Set has higher priority in this
** Changed the delay from 15n/20n to 5n/5n to help 
** to catch the pulse in specific model time step simulations
**Faster flip-flops require a a smaller time step to simulate
X1 CLK CLKdel INV_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 5n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} 
GQ 0 Qint VALUE = {IF(V(RB) < {VTHRESH},-5,IF(V(SB)< {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 5
D_D11 0 Qint D_D1 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 5n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.005
+ n=0.01
.ENDS DFFSBRB_nodelay
*$
.MODEL GENERIC_HV_BJT NPN(
+ IS=10E-15
+ BF=50
+ VAF=100
+ IKF=1
+ ISE=2E-12
+ NE=1.5
+ BR=7
+ VAR=130
+ IKR=10
+ ISC=50E-12
+ NC=2
+ NK=0.5
+ RB=0.5
+ RC=0.25
+ CJE=1E-12
+ VJE=.6
+ MJE=.33
+ CJC=2E-12
+ VJC=.75
+ MJC=.33
+ TF=90E-9
+ XTF=2
+ VTF=10
+ ITF=0.2
+ TR=140E-9)
*$
.model d_d1 d is=1e-015 tt=1e-011 rs=0.05 n=0.001
*S


