module toplevel
( 
	input logic 				CLOCK_50,
	input logic   	[3:0]  	KEY,
	
	// SRAM Interface
	inout wire 		[15:0] 	SRAM_DQ,	     // Data to/from SRAM
	output logic	[19:0] 	SRAM_ADDR,	  // Addressing of the SRAM
	output logic            SRAM_CE_N, 	  // SRAM control signals
									SRAM_UB_N, 	  // Activates 15:8
									SRAM_LB_N, 	  // Activates 7:0
									SRAM_OE_N, 
									SRAM_WE_N,		
	
	// VGA Interface
	output logic        		VGA_CLK,      //VGA Clock
									VGA_SYNC_N,   //VGA Sync signal
									VGA_BLANK_N,  //VGA Blank signal
									VGA_VS,       //VGA vertical sync signal
									VGA_HS,       //VGA horizontal sync signal
								
	output logic 	[7:0]  	VGA_R,        //VGA Red
									VGA_G,        //VGA Green
									VGA_B         //VGA Blue
								
			
);

/* Outputs X and Y coordinates to draw on VGA */
vga_controller VGA(	.Clk(Clk),
							.Reset(Reset),
							.hs(VGA_HS),
							.vs(VGA_VS),
							.pixel_clk(VGA_CLK),
							.blank(VGA_BLANK_N),
							.sync(VGA_SYNC_N),
							.DrawX(DrawX),
							.DrawY(DrawY)
						);
						
endmodule