library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity AND2 is
  Port ( a : in STD_LOGIC;
  b : in STD_LOGIC;
  y : out STD_LOGIC);
end AND2;
architecture behavioral of AND2 is
begin
  y <= a AND b;
end behavioral;