OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[WARNING STA-0357] virtual clock clk can not be propagated.
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   register_file_latch
Die area:                 ( 0 0 ) ( 30000 30000 )
Number of track patterns: 32
Number of DEF vias:       2
Number of components:     37945
Number of terminals:      44
Number of snets:          2
Number of nets:           756

[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
[INFO DRT-0164] Number of unique instances = 116.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 92116.
[INFO DRT-0033] V1 shape region query size = 71640.
[INFO DRT-0033] M2 shape region query size = 2003.
[INFO DRT-0033] V2 shape region query size = 864.
[INFO DRT-0033] M3 shape region query size = 1728.
[INFO DRT-0033] V3 shape region query size = 576.
[INFO DRT-0033] M4 shape region query size = 1440.
[INFO DRT-0033] V4 shape region query size = 576.
[INFO DRT-0033] M5 shape region query size = 644.
[INFO DRT-0033] V5 shape region query size = 36.
[INFO DRT-0033] M6 shape region query size = 24.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0078]   Complete 384 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 108 unique inst patterns.
[INFO DRT-0084]   Complete 728 groups.
#scanned instances     = 37945
#unique  instances     = 114
#stdCellGenAp          = 3340
#stdCellValidPlanarAp  = 18
#stdCellValidViaAp     = 2914
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 2582
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:30, elapsed time = 00:00:15, memory = 257.57 (MB), peak = 257.57 (MB)

Number of guides:     7743

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 55 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 55 STEP 540 ;
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 2365.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 2076.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 1615.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 676.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 80.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 16.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 0.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 4060 vertical wires in 2 frboxes and 2768 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 388 vertical wires in 2 frboxes and 280 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 283.76 (MB), peak = 283.76 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 283.76 (MB), peak = 283.76 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 394.18 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:04, memory = 500.38 (MB).
    Completing 30% with 22 violations.
    elapsed time = 00:00:06, memory = 536.11 (MB).
    Completing 40% with 22 violations.
    elapsed time = 00:00:09, memory = 541.16 (MB).
    Completing 50% with 22 violations.
    elapsed time = 00:00:11, memory = 517.18 (MB).
    Completing 60% with 59 violations.
    elapsed time = 00:00:15, memory = 557.84 (MB).
    Completing 70% with 59 violations.
    elapsed time = 00:00:17, memory = 574.65 (MB).
    Completing 80% with 87 violations.
    elapsed time = 00:00:19, memory = 591.67 (MB).
    Completing 90% with 87 violations.
    elapsed time = 00:00:23, memory = 559.41 (MB).
    Completing 100% with 130 violations.
    elapsed time = 00:00:24, memory = 585.08 (MB).
[INFO DRT-0199]   Number of violations = 599.
[INFO DRT-0267] cpu time = 00:00:49, elapsed time = 00:00:25, memory = 993.44 (MB), peak = 993.44 (MB)
Total wire length = 3025 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 420 um.
Total wire length on LAYER M3 = 1387 um.
Total wire length on LAYER M4 = 945 um.
Total wire length on LAYER M5 = 166 um.
Total wire length on LAYER M6 = 105 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 7110.
Up-via summary (total 7110):.

---------------
 Active       0
     M1    2550
     M2    3208
     M3    1211
     M4     106
     M5      35
     M6       0
     M7       0
     M8       0
     M9       0
---------------
           7110


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 599 violations.
    elapsed time = 00:00:01, memory = 1033.66 (MB).
    Completing 20% with 599 violations.
    elapsed time = 00:00:05, memory = 999.68 (MB).
    Completing 30% with 599 violations.
    elapsed time = 00:00:06, memory = 993.68 (MB).
    Completing 40% with 364 violations.
    elapsed time = 00:00:09, memory = 1034.18 (MB).
    Completing 50% with 364 violations.
    elapsed time = 00:00:13, memory = 993.68 (MB).
    Completing 60% with 264 violations.
    elapsed time = 00:00:15, memory = 1029.93 (MB).
    Completing 70% with 264 violations.
    elapsed time = 00:00:18, memory = 993.68 (MB).
    Completing 80% with 264 violations.
    elapsed time = 00:00:21, memory = 997.48 (MB).
    Completing 90% with 146 violations.
    elapsed time = 00:00:25, memory = 998.64 (MB).
    Completing 100% with 48 violations.
    elapsed time = 00:00:29, memory = 1000.44 (MB).
[INFO DRT-0199]   Number of violations = 278.
[INFO DRT-0267] cpu time = 00:00:57, elapsed time = 00:00:29, memory = 1021.57 (MB), peak = 1042.36 (MB)
Total wire length = 3012 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 426 um.
Total wire length on LAYER M3 = 1383 um.
Total wire length on LAYER M4 = 932 um.
Total wire length on LAYER M5 = 164 um.
Total wire length on LAYER M6 = 105 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 7065.
Up-via summary (total 7065):.

---------------
 Active       0
     M1    2550
     M2    3183
     M3    1193
     M4     104
     M5      35
     M6       0
     M7       0
     M8       0
     M9       0
---------------
           7065


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 278 violations.
    elapsed time = 00:00:00, memory = 1021.79 (MB).
    Completing 20% with 278 violations.
    elapsed time = 00:00:04, memory = 1021.79 (MB).
    Completing 30% with 278 violations.
    elapsed time = 00:00:05, memory = 1021.79 (MB).
    Completing 40% with 202 violations.
    elapsed time = 00:00:06, memory = 1021.79 (MB).
    Completing 50% with 202 violations.
    elapsed time = 00:00:10, memory = 1021.79 (MB).
    Completing 60% with 107 violations.
    elapsed time = 00:00:11, memory = 1021.79 (MB).
    Completing 70% with 107 violations.
    elapsed time = 00:00:13, memory = 1021.79 (MB).
    Completing 80% with 107 violations.
    elapsed time = 00:00:16, memory = 1021.79 (MB).
    Completing 90% with 58 violations.
    elapsed time = 00:00:18, memory = 1062.99 (MB).
    Completing 100% with 39 violations.
    elapsed time = 00:00:22, memory = 1021.79 (MB).
[INFO DRT-0199]   Number of violations = 224.
[INFO DRT-0267] cpu time = 00:00:42, elapsed time = 00:00:22, memory = 1043.11 (MB), peak = 1066.02 (MB)
Total wire length = 3001 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 422 um.
Total wire length on LAYER M3 = 1380 um.
Total wire length on LAYER M4 = 933 um.
Total wire length on LAYER M5 = 159 um.
Total wire length on LAYER M6 = 104 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 7039.
Up-via summary (total 7039):.

---------------
 Active       0
     M1    2550
     M2    3163
     M3    1197
     M4      96
     M5      33
     M6       0
     M7       0
     M8       0
     M9       0
---------------
           7039


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 224 violations.
    elapsed time = 00:00:01, memory = 1083.61 (MB).
    Completing 20% with 224 violations.
    elapsed time = 00:00:03, memory = 1083.61 (MB).
    Completing 30% with 153 violations.
    elapsed time = 00:00:08, memory = 1043.11 (MB).
    Completing 40% with 153 violations.
    elapsed time = 00:00:15, memory = 1087.34 (MB).
    Completing 50% with 153 violations.
    elapsed time = 00:00:17, memory = 1043.11 (MB).
    Completing 60% with 108 violations.
    elapsed time = 00:00:19, memory = 1043.11 (MB).
    Completing 70% with 108 violations.
    elapsed time = 00:00:21, memory = 1043.11 (MB).
    Completing 80% with 42 violations.
    elapsed time = 00:00:22, memory = 1043.11 (MB).
    Completing 90% with 42 violations.
    elapsed time = 00:00:24, memory = 1043.11 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:25, memory = 1043.11 (MB).
[INFO DRT-0199]   Number of violations = 14.
[INFO DRT-0267] cpu time = 00:00:44, elapsed time = 00:00:26, memory = 1054.51 (MB), peak = 1087.34 (MB)
Total wire length = 3002 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 427 um.
Total wire length on LAYER M3 = 1374 um.
Total wire length on LAYER M4 = 934 um.
Total wire length on LAYER M5 = 161 um.
Total wire length on LAYER M6 = 104 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 7022.
Up-via summary (total 7022):.

---------------
 Active       0
     M1    2550
     M2    3164
     M3    1177
     M4      98
     M5      33
     M6       0
     M7       0
     M8       0
     M9       0
---------------
           7022


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 1054.51 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 1054.51 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:01, memory = 1054.51 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:01, memory = 1054.51 (MB).
    Completing 50% with 14 violations.
    elapsed time = 00:00:02, memory = 1054.51 (MB).
    Completing 60% with 11 violations.
    elapsed time = 00:00:02, memory = 1054.51 (MB).
    Completing 70% with 11 violations.
    elapsed time = 00:00:02, memory = 1054.51 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:04, memory = 1054.51 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:04, memory = 1054.51 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:05, memory = 1054.51 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1057.61 (MB), peak = 1087.34 (MB)
Total wire length = 3003 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 426 um.
Total wire length on LAYER M3 = 1374 um.
Total wire length on LAYER M4 = 935 um.
Total wire length on LAYER M5 = 161 um.
Total wire length on LAYER M6 = 104 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 7020.
Up-via summary (total 7020):.

---------------
 Active       0
     M1    2550
     M2    3162
     M3    1177
     M4      98
     M5      33
     M6       0
     M7       0
     M8       0
     M9       0
---------------
           7020


[INFO DRT-0198] Complete detail routing.
Total wire length = 3003 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 426 um.
Total wire length on LAYER M3 = 1374 um.
Total wire length on LAYER M4 = 935 um.
Total wire length on LAYER M5 = 161 um.
Total wire length on LAYER M6 = 104 um.
Total wire length on LAYER M7 = 0 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 7020.
Up-via summary (total 7020):.

---------------
 Active       0
     M1    2550
     M2    3162
     M3    1177
     M4      98
     M5      33
     M6       0
     M7       0
     M8       0
     M9       0
---------------
           7020


[INFO DRT-0267] cpu time = 00:03:19, elapsed time = 00:01:49, memory = 1057.61 (MB), peak = 1087.34 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 2:08.22[h:]min:sec. CPU time: user 231.82 sys 1.48 (181%). Peak memory: 1113440KB.
