m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dG:/verilog/study/experiment3/FSM/simulation/modelsim
T_opt
Z1 !s110 1651031820
VdN?oJ=W3IacVZCbfYW[o@3
04 11 4 work FSM_vlg_tst fast 0
=1-b025aa3038a4-6268bf0c-35e-3a80
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;10.5;63
vclk_div
R1
!i10b 1
!s100 bhR9]WVTW22aLgRgme6?U3
ISFZR9>GdeN`C?kNidb3kf3
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1650983238
8G:/verilog/study/experiment3/FSM/clk_div.v
FG:/verilog/study/experiment3/FSM/clk_div.v
L0 1
Z4 OL;L;10.5;63
r1
!s85 0
31
Z5 !s108 1651031820.000000
!s107 G:/verilog/study/experiment3/FSM/clk_div.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/verilog/study/experiment3/FSM|G:/verilog/study/experiment3/FSM/clk_div.v|
!i113 0
Z6 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z7 !s92 -vlog01compat -work work +incdir+G:/verilog/study/experiment3/FSM -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vFSM
!s110 1651031819
!i10b 1
!s100 P=0dlo`n91^a5hUH;Q2SK0
I_9?ScBW?>Y]Y0AD8QTWCU3
R3
R0
w1650983976
8G:/verilog/study/experiment3/FSM/FSM.v
FG:/verilog/study/experiment3/FSM/FSM.v
L0 1
R4
r1
!s85 0
31
!s108 1651031819.000000
!s107 G:/verilog/study/experiment3/FSM/FSM.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/verilog/study/experiment3/FSM|G:/verilog/study/experiment3/FSM/FSM.v|
!i113 0
R6
R7
R2
n@f@s@m
vFSM_vlg_tst
R1
!i10b 1
!s100 <P:YK@<_9_BGl`hGz1f262
IFJL;lIT2nhAYl6l3bj`>60
R3
R0
w1650984005
8G:/verilog/study/experiment3/FSM/simulation/modelsim/FSM.vt
FG:/verilog/study/experiment3/FSM/simulation/modelsim/FSM.vt
L0 28
R4
r1
!s85 0
31
R5
!s107 G:/verilog/study/experiment3/FSM/simulation/modelsim/FSM.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/verilog/study/experiment3/FSM/simulation/modelsim|G:/verilog/study/experiment3/FSM/simulation/modelsim/FSM.vt|
!i113 0
R6
!s92 -vlog01compat -work work +incdir+G:/verilog/study/experiment3/FSM/simulation/modelsim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
n@f@s@m_vlg_tst
vseg4_7
R1
!i10b 1
!s100 Yz_a@>3ACSVh?P7=ZHLG82
I]SDkeO5lbGS:0biFRbzlD3
R3
R0
w1650981802
8G:/verilog/study/experiment3/FSM/seg4_7.v
FG:/verilog/study/experiment3/FSM/seg4_7.v
L0 1
R4
r1
!s85 0
31
R5
!s107 G:/verilog/study/experiment3/FSM/seg4_7.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+G:/verilog/study/experiment3/FSM|G:/verilog/study/experiment3/FSM/seg4_7.v|
!i113 0
R6
R7
R2
