// Seed: 4247296975
module module_0 ();
  assign module_1.id_1 = 0;
  assign id_1 = id_1;
endmodule
module module_1 (
    input logic id_0,
    input uwire id_1,
    input wire id_2,
    input wire id_3,
    input supply0 id_4
);
  always_ff begin : LABEL_0
    #1 id_6.id_0 <= id_2 - id_4 + id_4;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  wire id_2;
  reg  id_3;
  id_4 :
  assert property (@(posedge id_3) 1)
  else release id_3;
  supply1 id_5;
  module_0 modCall_1 ();
  generate
    begin : LABEL_0
      id_6(
          id_1
      );
    end
    begin : LABEL_0
      assign id_5 = 1;
    end
  endgenerate
  supply0 id_7, id_8;
  always id_4 <= 1;
  supply1 id_9 = 1;
  assign id_4 = 1'b0 !=? id_8;
  wire id_10;
endmodule
