
State Machine - |top_module|vga_interface:m2|state_q
Name state_q.delay state_q.display state_q.idle 
state_q.delay 0 0 0 
state_q.idle 1 0 1 
state_q.display 1 1 0 

State Machine - |top_module|camera_interface:m0|state_q
Name state_q.fifo_write state_q.byte2 state_q.byte1 state_q.vsync_fedge state_q.delay state_q.digest_loop state_q.write_data state_q.write_address state_q.start_sccb state_q.idle 
state_q.idle 0 0 0 0 0 0 0 0 0 0 
state_q.start_sccb 0 0 0 0 0 0 0 0 1 1 
state_q.write_address 0 0 0 0 0 0 0 1 0 1 
state_q.write_data 0 0 0 0 0 0 1 0 0 1 
state_q.digest_loop 0 0 0 0 0 1 0 0 0 1 
state_q.delay 0 0 0 0 1 0 0 0 0 1 
state_q.vsync_fedge 0 0 0 1 0 0 0 0 0 1 
state_q.byte1 0 0 1 0 0 0 0 0 0 1 
state_q.byte2 0 1 0 0 0 0 0 0 0 1 
state_q.fifo_write 1 0 0 0 0 0 0 0 0 1 

State Machine - |top_module|camera_interface:m0|debounce_explicit:m4|state_reg
Name state_reg.delay1 state_reg.one state_reg.delay0 state_reg.idle 
state_reg.idle 0 0 0 0 
state_reg.delay0 0 0 1 1 
state_reg.one 0 1 0 1 
state_reg.delay1 1 0 0 1 

State Machine - |top_module|camera_interface:m0|i2c_top:m0|state_q
Name state_q.stop_1 state_q.ack_master state_q.read state_q.renew_data state_q.ack_servant state_q.packet state_q.starting state_q.idle state_q.stop_2 
state_q.idle 0 0 0 0 0 0 0 0 0 
state_q.starting 0 0 0 0 0 0 1 1 0 
state_q.packet 0 0 0 0 0 1 0 1 0 
state_q.ack_servant 0 0 0 0 1 0 0 1 0 
state_q.renew_data 0 0 0 1 0 0 0 1 0 
state_q.read 0 0 1 0 0 0 0 1 0 
state_q.ack_master 0 1 0 0 0 0 0 1 0 
state_q.stop_1 1 0 0 0 0 0 0 1 0 
state_q.stop_2 0 0 0 0 0 0 0 1 1 
