CAPI=1
[main]
description = Wishbone Bus Interconnect utilities
depend =
 verilog-arbiter-r1
 verilog_utils
 wb_common
simulators = icarus modelsim

[verilog]
src_files =
 rtl/verilog/wb_arbiter.v
 rtl/verilog/wb_data_resize.v
 rtl/verilog/wb_upsizer.v
 rtl/verilog/wb_mux.v
tb_private_src_files =
 bench/wb_mux_tb.v
 bench/wb_arbiter_tb.v
 bench/wb_upsizer_tb.v
 bench/wb_intercon_tb.v

[simulator]
toplevel = wb_intercon_tb

[plusargs]
transactions = int Number of wishbone transactions to run in test bench

[icarus]
depend = vlog_tb_utils wb_bfm

[modelsim]
depend = vlog_tb_utils wb_bfm

[provider]
name = github
user = olofk
repo = wb_intercon
version = v1.0
