#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri May  5 11:45:52 2023
# Process ID: 3764
# Current directory: c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/xadc_ip_example/xadc_wiz_0_ex
# Command line: vivado.exe -notrace -source c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/project_1_xadc/.Xil/xadc_wiz_0/xadc_wiz_0_ex.tcl
# Log file: c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/xadc_ip_example/xadc_wiz_0_ex/vivado.log
# Journal file: c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/xadc_ip_example/xadc_wiz_0_ex\vivado.jou
# Running On: DESKTOP-T99OIQI, OS: Windows, CPU Frequency: 2712 MHz, CPU Physical cores: 2, Host memory: 8479 MB
#-----------------------------------------------------------
start_gui
source c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/project_1_xadc/.Xil/xadc_wiz_0/xadc_wiz_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/xadc_ip_example/xadc_wiz_0_ex'
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at D:/bachelor_2023/Vivado/2022.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at D:/bachelor_2023/Vivado/2022.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at D:/bachelor_2023/Vivado/2022.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at D:/bachelor_2023/Vivado/2022.2/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at D:/bachelor_2023/Vivado/2022.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at D:/bachelor_2023/Vivado/2022.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at D:/bachelor_2023/Vivado/2022.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at D:/bachelor_2023/Vivado/2022.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at D:/bachelor_2023/Vivado/2022.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/bachelor_2023/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/bachelor_2023/Vivado/2022.2/data/ip'.
create_project: Time (s): cpu = 00:00:48 ; elapsed = 00:00:34 . Memory (MB): peak = 1276.289 ; gain = 330.422
WARNING: [Runs 36-551] Changing part from xcvc1502 to 7a35ti will replace the write_device_image step with write_bitstream and write_device_image step configuration will be lost
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xadc_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xadc_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xadc_wiz_0'...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding simulation miscellaneous files ...
INFO: [open_example_project] Rebuilding top IP...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'xadc_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xadc_wiz_0'...
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [SIM-utils-72] Using boost library from 'D:/bachelor_2023/Vivado/2022.2/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'D:/bachelor_2023/Vivado/2022.2/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/xadc_ip_example/xadc_wiz_0_ex/xadc_wiz_0_ex.ip_user_files/sim_scripts/xadc_wiz_0/xsim/xadc_wiz_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/xadc_ip_example/xadc_wiz_0_ex/xadc_wiz_0_ex.ip_user_files/sim_scripts/xadc_wiz_0/xsim/design.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/xadc_ip_example/xadc_wiz_0_ex/xadc_wiz_0_ex.ip_user_files/sim_scripts/xadc_wiz_0/xsim/design.txt'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/xadc_ip_example/xadc_wiz_0_ex/xadc_wiz_0_ex.cache/compile_simlib/modelsim'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/xadc_ip_example/xadc_wiz_0_ex/xadc_wiz_0_ex.ip_user_files/sim_scripts/xadc_wiz_0/modelsim/xadc_wiz_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/xadc_ip_example/xadc_wiz_0_ex/xadc_wiz_0_ex.ip_user_files/sim_scripts/xadc_wiz_0/modelsim/design.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/xadc_ip_example/xadc_wiz_0_ex/xadc_wiz_0_ex.ip_user_files/sim_scripts/xadc_wiz_0/modelsim/design.txt'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/xadc_ip_example/xadc_wiz_0_ex/xadc_wiz_0_ex.cache/compile_simlib/questa'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/xadc_ip_example/xadc_wiz_0_ex/xadc_wiz_0_ex.ip_user_files/sim_scripts/xadc_wiz_0/questa/xadc_wiz_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/xadc_ip_example/xadc_wiz_0_ex/xadc_wiz_0_ex.ip_user_files/sim_scripts/xadc_wiz_0/questa/design.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/xadc_ip_example/xadc_wiz_0_ex/xadc_wiz_0_ex.ip_user_files/sim_scripts/xadc_wiz_0/questa/design.txt'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/xadc_ip_example/xadc_wiz_0_ex/xadc_wiz_0_ex.cache/compile_simlib/xcelium'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/xadc_ip_example/xadc_wiz_0_ex/xadc_wiz_0_ex.ip_user_files/sim_scripts/xadc_wiz_0/xcelium/xadc_wiz_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/xadc_ip_example/xadc_wiz_0_ex/xadc_wiz_0_ex.ip_user_files/sim_scripts/xadc_wiz_0/xcelium/design.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/xadc_ip_example/xadc_wiz_0_ex/xadc_wiz_0_ex.ip_user_files/sim_scripts/xadc_wiz_0/xcelium/design.txt'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/xadc_ip_example/xadc_wiz_0_ex/xadc_wiz_0_ex.cache/compile_simlib/vcs'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/xadc_ip_example/xadc_wiz_0_ex/xadc_wiz_0_ex.ip_user_files/sim_scripts/xadc_wiz_0/vcs/xadc_wiz_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/xadc_ip_example/xadc_wiz_0_ex/xadc_wiz_0_ex.ip_user_files/sim_scripts/xadc_wiz_0/vcs/design.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/xadc_ip_example/xadc_wiz_0_ex/xadc_wiz_0_ex.ip_user_files/sim_scripts/xadc_wiz_0/vcs/design.txt'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/xadc_ip_example/xadc_wiz_0_ex/xadc_wiz_0_ex.cache/compile_simlib/riviera'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/xadc_ip_example/xadc_wiz_0_ex/xadc_wiz_0_ex.ip_user_files/sim_scripts/xadc_wiz_0/riviera/xadc_wiz_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/xadc_ip_example/xadc_wiz_0_ex/xadc_wiz_0_ex.ip_user_files/sim_scripts/xadc_wiz_0/riviera/design.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/xadc_ip_example/xadc_wiz_0_ex/xadc_wiz_0_ex.ip_user_files/sim_scripts/xadc_wiz_0/riviera/design.txt'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/xadc_ip_example/xadc_wiz_0_ex/xadc_wiz_0_ex.cache/compile_simlib/activehdl'
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/xadc_ip_example/xadc_wiz_0_ex/xadc_wiz_0_ex.ip_user_files/sim_scripts/xadc_wiz_0/activehdl/xadc_wiz_0.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/xadc_ip_example/xadc_wiz_0_ex/xadc_wiz_0_ex.ip_user_files/sim_scripts/xadc_wiz_0/activehdl/design.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/Bruker/Documents/Bachelor_Elektro_ingenior_med_auto/fpga/xadc_ip_example/xadc_wiz_0_ex/xadc_wiz_0_ex.ip_user_files/sim_scripts/xadc_wiz_0/activehdl/design.txt'
export_ip_user_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1301.402 ; gain = 0.000
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
exit
INFO: [Common 17-206] Exiting Vivado at Fri May  5 16:17:32 2023...
