verilog work "adc_eq.v"
