Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 24 17:37:30 2024
| Host         : DESKTOP-1UOSNSJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file C7mod_timing_summary_routed.rpt -pb C7mod_timing_summary_routed.pb -rpx C7mod_timing_summary_routed.rpx -warn_on_violation
| Design       : C7mod
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  10          
TIMING-16  Warning           Large setup violation        2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: Shot/FSM_onehot_qp_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: fsm/FSM_sequential_qp_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: fsm/FSM_sequential_qp_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.080      -12.434                     15                  222        0.156        0.000                      0                  222        0.623        0.000                       0                   115  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_pin               {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 1.389}        2.778           360.001         
  clkfbout_clk_wiz_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin                                                                                                                                                                16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0       -1.080      -12.434                     15                  155        0.156        0.000                      0                  155        0.623        0.000                       0                   111  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        0.025        0.000                      0                   67        0.414        0.000                      0                   67  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_pin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  New_Clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  New_Clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  New_Clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  New_Clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  New_Clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  New_Clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           15  Failing Endpoints,  Worst Slack       -1.080ns,  Total Violation      -12.434ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.623ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.080ns  (required time - arrival time)
  Source:                 MCU_uart_0/count_baud_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_0/count_baud_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 1.997ns (53.450%)  route 1.739ns (46.550%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 1.460 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.634    -0.707    MCU_uart_0/clk_out1
    SLICE_X40Y44         FDCE                                         r  MCU_uart_0/count_baud_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.189 f  MCU_uart_0/count_baud_reg[4]/Q
                         net (fo=2, routed)           0.645     0.456    MCU_uart_0/count_baud_reg[4]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124     0.580 f  MCU_uart_0/baud_pulse_i_3/O
                         net (fo=3, routed)           0.585     1.165    MCU_uart_0/baud_pulse_i_3_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.289 r  MCU_uart_0/baud_pulse_i_2/O
                         net (fo=14, routed)          0.185     1.474    MCU_uart_0/baud_pulse_i_2_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124     1.598 r  MCU_uart_0/count_baud[0]_i_2/O
                         net (fo=1, routed)           0.324     1.922    MCU_uart_0/count_baud[0]_i_2_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     2.472 r  MCU_uart_0/count_baud_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.472    MCU_uart_0/count_baud_reg[0]_i_1_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.589 r  MCU_uart_0/count_baud_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.589    MCU_uart_0/count_baud_reg[4]_i_1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.706 r  MCU_uart_0/count_baud_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.706    MCU_uart_0/count_baud_reg[8]_i_1_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.029 r  MCU_uart_0/count_baud_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.029    MCU_uart_0/count_baud_reg[12]_i_1_n_6
    SLICE_X40Y46         FDCE                                         r  MCU_uart_0/count_baud_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.516     1.460    MCU_uart_0/clk_out1
    SLICE_X40Y46         FDCE                                         r  MCU_uart_0/count_baud_reg[13]/C
                         clock pessimism              0.586     2.046    
                         clock uncertainty           -0.206     1.840    
    SLICE_X40Y46         FDCE (Setup_fdce_C_D)        0.109     1.949    MCU_uart_0/count_baud_reg[13]
  -------------------------------------------------------------------
                         required time                          1.949    
                         arrival time                          -3.029    
  -------------------------------------------------------------------
                         slack                                 -1.080    

Slack (VIOLATED) :        -1.072ns  (required time - arrival time)
  Source:                 MCU_uart_0/count_baud_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_0/count_baud_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 1.989ns (53.350%)  route 1.739ns (46.650%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 1.460 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.634    -0.707    MCU_uart_0/clk_out1
    SLICE_X40Y44         FDCE                                         r  MCU_uart_0/count_baud_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.189 f  MCU_uart_0/count_baud_reg[4]/Q
                         net (fo=2, routed)           0.645     0.456    MCU_uart_0/count_baud_reg[4]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124     0.580 f  MCU_uart_0/baud_pulse_i_3/O
                         net (fo=3, routed)           0.585     1.165    MCU_uart_0/baud_pulse_i_3_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.289 r  MCU_uart_0/baud_pulse_i_2/O
                         net (fo=14, routed)          0.185     1.474    MCU_uart_0/baud_pulse_i_2_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124     1.598 r  MCU_uart_0/count_baud[0]_i_2/O
                         net (fo=1, routed)           0.324     1.922    MCU_uart_0/count_baud[0]_i_2_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     2.472 r  MCU_uart_0/count_baud_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.472    MCU_uart_0/count_baud_reg[0]_i_1_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.589 r  MCU_uart_0/count_baud_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.589    MCU_uart_0/count_baud_reg[4]_i_1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.706 r  MCU_uart_0/count_baud_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.706    MCU_uart_0/count_baud_reg[8]_i_1_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.021 r  MCU_uart_0/count_baud_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.021    MCU_uart_0/count_baud_reg[12]_i_1_n_4
    SLICE_X40Y46         FDCE                                         r  MCU_uart_0/count_baud_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.516     1.460    MCU_uart_0/clk_out1
    SLICE_X40Y46         FDCE                                         r  MCU_uart_0/count_baud_reg[15]/C
                         clock pessimism              0.586     2.046    
                         clock uncertainty           -0.206     1.840    
    SLICE_X40Y46         FDCE (Setup_fdce_C_D)        0.109     1.949    MCU_uart_0/count_baud_reg[15]
  -------------------------------------------------------------------
                         required time                          1.949    
                         arrival time                          -3.021    
  -------------------------------------------------------------------
                         slack                                 -1.072    

Slack (VIOLATED) :        -0.996ns  (required time - arrival time)
  Source:                 MCU_uart_0/count_baud_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_0/count_baud_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 1.913ns (52.379%)  route 1.739ns (47.621%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 1.460 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.634    -0.707    MCU_uart_0/clk_out1
    SLICE_X40Y44         FDCE                                         r  MCU_uart_0/count_baud_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.189 f  MCU_uart_0/count_baud_reg[4]/Q
                         net (fo=2, routed)           0.645     0.456    MCU_uart_0/count_baud_reg[4]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124     0.580 f  MCU_uart_0/baud_pulse_i_3/O
                         net (fo=3, routed)           0.585     1.165    MCU_uart_0/baud_pulse_i_3_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.289 r  MCU_uart_0/baud_pulse_i_2/O
                         net (fo=14, routed)          0.185     1.474    MCU_uart_0/baud_pulse_i_2_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124     1.598 r  MCU_uart_0/count_baud[0]_i_2/O
                         net (fo=1, routed)           0.324     1.922    MCU_uart_0/count_baud[0]_i_2_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     2.472 r  MCU_uart_0/count_baud_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.472    MCU_uart_0/count_baud_reg[0]_i_1_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.589 r  MCU_uart_0/count_baud_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.589    MCU_uart_0/count_baud_reg[4]_i_1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.706 r  MCU_uart_0/count_baud_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.706    MCU_uart_0/count_baud_reg[8]_i_1_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.945 r  MCU_uart_0/count_baud_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.945    MCU_uart_0/count_baud_reg[12]_i_1_n_5
    SLICE_X40Y46         FDCE                                         r  MCU_uart_0/count_baud_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.516     1.460    MCU_uart_0/clk_out1
    SLICE_X40Y46         FDCE                                         r  MCU_uart_0/count_baud_reg[14]/C
                         clock pessimism              0.586     2.046    
                         clock uncertainty           -0.206     1.840    
    SLICE_X40Y46         FDCE (Setup_fdce_C_D)        0.109     1.949    MCU_uart_0/count_baud_reg[14]
  -------------------------------------------------------------------
                         required time                          1.949    
                         arrival time                          -2.945    
  -------------------------------------------------------------------
                         slack                                 -0.996    

Slack (VIOLATED) :        -0.976ns  (required time - arrival time)
  Source:                 MCU_uart_0/count_baud_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_0/count_baud_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 1.893ns (52.117%)  route 1.739ns (47.883%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 1.460 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.634    -0.707    MCU_uart_0/clk_out1
    SLICE_X40Y44         FDCE                                         r  MCU_uart_0/count_baud_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.189 f  MCU_uart_0/count_baud_reg[4]/Q
                         net (fo=2, routed)           0.645     0.456    MCU_uart_0/count_baud_reg[4]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124     0.580 f  MCU_uart_0/baud_pulse_i_3/O
                         net (fo=3, routed)           0.585     1.165    MCU_uart_0/baud_pulse_i_3_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.289 r  MCU_uart_0/baud_pulse_i_2/O
                         net (fo=14, routed)          0.185     1.474    MCU_uart_0/baud_pulse_i_2_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124     1.598 r  MCU_uart_0/count_baud[0]_i_2/O
                         net (fo=1, routed)           0.324     1.922    MCU_uart_0/count_baud[0]_i_2_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     2.472 r  MCU_uart_0/count_baud_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.472    MCU_uart_0/count_baud_reg[0]_i_1_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.589 r  MCU_uart_0/count_baud_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.589    MCU_uart_0/count_baud_reg[4]_i_1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.706 r  MCU_uart_0/count_baud_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.706    MCU_uart_0/count_baud_reg[8]_i_1_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.925 r  MCU_uart_0/count_baud_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.925    MCU_uart_0/count_baud_reg[12]_i_1_n_7
    SLICE_X40Y46         FDCE                                         r  MCU_uart_0/count_baud_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.516     1.460    MCU_uart_0/clk_out1
    SLICE_X40Y46         FDCE                                         r  MCU_uart_0/count_baud_reg[12]/C
                         clock pessimism              0.586     2.046    
                         clock uncertainty           -0.206     1.840    
    SLICE_X40Y46         FDCE (Setup_fdce_C_D)        0.109     1.949    MCU_uart_0/count_baud_reg[12]
  -------------------------------------------------------------------
                         required time                          1.949    
                         arrival time                          -2.925    
  -------------------------------------------------------------------
                         slack                                 -0.976    

Slack (VIOLATED) :        -0.963ns  (required time - arrival time)
  Source:                 MCU_uart_0/count_baud_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_0/count_baud_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 1.880ns (51.945%)  route 1.739ns (48.055%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 1.460 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.634    -0.707    MCU_uart_0/clk_out1
    SLICE_X40Y44         FDCE                                         r  MCU_uart_0/count_baud_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.189 f  MCU_uart_0/count_baud_reg[4]/Q
                         net (fo=2, routed)           0.645     0.456    MCU_uart_0/count_baud_reg[4]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124     0.580 f  MCU_uart_0/baud_pulse_i_3/O
                         net (fo=3, routed)           0.585     1.165    MCU_uart_0/baud_pulse_i_3_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.289 r  MCU_uart_0/baud_pulse_i_2/O
                         net (fo=14, routed)          0.185     1.474    MCU_uart_0/baud_pulse_i_2_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124     1.598 r  MCU_uart_0/count_baud[0]_i_2/O
                         net (fo=1, routed)           0.324     1.922    MCU_uart_0/count_baud[0]_i_2_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     2.472 r  MCU_uart_0/count_baud_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.472    MCU_uart_0/count_baud_reg[0]_i_1_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.589 r  MCU_uart_0/count_baud_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.589    MCU_uart_0/count_baud_reg[4]_i_1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.912 r  MCU_uart_0/count_baud_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.912    MCU_uart_0/count_baud_reg[8]_i_1_n_6
    SLICE_X40Y45         FDCE                                         r  MCU_uart_0/count_baud_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.516     1.460    MCU_uart_0/clk_out1
    SLICE_X40Y45         FDCE                                         r  MCU_uart_0/count_baud_reg[9]/C
                         clock pessimism              0.586     2.046    
                         clock uncertainty           -0.206     1.840    
    SLICE_X40Y45         FDCE (Setup_fdce_C_D)        0.109     1.949    MCU_uart_0/count_baud_reg[9]
  -------------------------------------------------------------------
                         required time                          1.949    
                         arrival time                          -2.912    
  -------------------------------------------------------------------
                         slack                                 -0.963    

Slack (VIOLATED) :        -0.955ns  (required time - arrival time)
  Source:                 MCU_uart_0/count_baud_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_0/count_baud_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 1.872ns (51.838%)  route 1.739ns (48.162%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 1.460 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.634    -0.707    MCU_uart_0/clk_out1
    SLICE_X40Y44         FDCE                                         r  MCU_uart_0/count_baud_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.189 f  MCU_uart_0/count_baud_reg[4]/Q
                         net (fo=2, routed)           0.645     0.456    MCU_uart_0/count_baud_reg[4]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124     0.580 f  MCU_uart_0/baud_pulse_i_3/O
                         net (fo=3, routed)           0.585     1.165    MCU_uart_0/baud_pulse_i_3_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.289 r  MCU_uart_0/baud_pulse_i_2/O
                         net (fo=14, routed)          0.185     1.474    MCU_uart_0/baud_pulse_i_2_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124     1.598 r  MCU_uart_0/count_baud[0]_i_2/O
                         net (fo=1, routed)           0.324     1.922    MCU_uart_0/count_baud[0]_i_2_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     2.472 r  MCU_uart_0/count_baud_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.472    MCU_uart_0/count_baud_reg[0]_i_1_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.589 r  MCU_uart_0/count_baud_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.589    MCU_uart_0/count_baud_reg[4]_i_1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.904 r  MCU_uart_0/count_baud_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.904    MCU_uart_0/count_baud_reg[8]_i_1_n_4
    SLICE_X40Y45         FDCE                                         r  MCU_uart_0/count_baud_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.516     1.460    MCU_uart_0/clk_out1
    SLICE_X40Y45         FDCE                                         r  MCU_uart_0/count_baud_reg[11]/C
                         clock pessimism              0.586     2.046    
                         clock uncertainty           -0.206     1.840    
    SLICE_X40Y45         FDCE (Setup_fdce_C_D)        0.109     1.949    MCU_uart_0/count_baud_reg[11]
  -------------------------------------------------------------------
                         required time                          1.949    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                 -0.955    

Slack (VIOLATED) :        -0.879ns  (required time - arrival time)
  Source:                 MCU_uart_0/count_baud_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_0/count_baud_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 1.796ns (50.803%)  route 1.739ns (49.197%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 1.460 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.634    -0.707    MCU_uart_0/clk_out1
    SLICE_X40Y44         FDCE                                         r  MCU_uart_0/count_baud_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.189 f  MCU_uart_0/count_baud_reg[4]/Q
                         net (fo=2, routed)           0.645     0.456    MCU_uart_0/count_baud_reg[4]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124     0.580 f  MCU_uart_0/baud_pulse_i_3/O
                         net (fo=3, routed)           0.585     1.165    MCU_uart_0/baud_pulse_i_3_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.289 r  MCU_uart_0/baud_pulse_i_2/O
                         net (fo=14, routed)          0.185     1.474    MCU_uart_0/baud_pulse_i_2_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124     1.598 r  MCU_uart_0/count_baud[0]_i_2/O
                         net (fo=1, routed)           0.324     1.922    MCU_uart_0/count_baud[0]_i_2_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     2.472 r  MCU_uart_0/count_baud_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.472    MCU_uart_0/count_baud_reg[0]_i_1_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.589 r  MCU_uart_0/count_baud_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.589    MCU_uart_0/count_baud_reg[4]_i_1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.828 r  MCU_uart_0/count_baud_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.828    MCU_uart_0/count_baud_reg[8]_i_1_n_5
    SLICE_X40Y45         FDCE                                         r  MCU_uart_0/count_baud_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.516     1.460    MCU_uart_0/clk_out1
    SLICE_X40Y45         FDCE                                         r  MCU_uart_0/count_baud_reg[10]/C
                         clock pessimism              0.586     2.046    
                         clock uncertainty           -0.206     1.840    
    SLICE_X40Y45         FDCE (Setup_fdce_C_D)        0.109     1.949    MCU_uart_0/count_baud_reg[10]
  -------------------------------------------------------------------
                         required time                          1.949    
                         arrival time                          -2.828    
  -------------------------------------------------------------------
                         slack                                 -0.879    

Slack (VIOLATED) :        -0.859ns  (required time - arrival time)
  Source:                 MCU_uart_0/count_baud_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_0/count_baud_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 1.776ns (50.523%)  route 1.739ns (49.477%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 1.460 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.634    -0.707    MCU_uart_0/clk_out1
    SLICE_X40Y44         FDCE                                         r  MCU_uart_0/count_baud_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.189 f  MCU_uart_0/count_baud_reg[4]/Q
                         net (fo=2, routed)           0.645     0.456    MCU_uart_0/count_baud_reg[4]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124     0.580 f  MCU_uart_0/baud_pulse_i_3/O
                         net (fo=3, routed)           0.585     1.165    MCU_uart_0/baud_pulse_i_3_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.289 r  MCU_uart_0/baud_pulse_i_2/O
                         net (fo=14, routed)          0.185     1.474    MCU_uart_0/baud_pulse_i_2_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124     1.598 r  MCU_uart_0/count_baud[0]_i_2/O
                         net (fo=1, routed)           0.324     1.922    MCU_uart_0/count_baud[0]_i_2_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     2.472 r  MCU_uart_0/count_baud_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.472    MCU_uart_0/count_baud_reg[0]_i_1_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.589 r  MCU_uart_0/count_baud_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.589    MCU_uart_0/count_baud_reg[4]_i_1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.808 r  MCU_uart_0/count_baud_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.808    MCU_uart_0/count_baud_reg[8]_i_1_n_7
    SLICE_X40Y45         FDCE                                         r  MCU_uart_0/count_baud_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.516     1.460    MCU_uart_0/clk_out1
    SLICE_X40Y45         FDCE                                         r  MCU_uart_0/count_baud_reg[8]/C
                         clock pessimism              0.586     2.046    
                         clock uncertainty           -0.206     1.840    
    SLICE_X40Y45         FDCE (Setup_fdce_C_D)        0.109     1.949    MCU_uart_0/count_baud_reg[8]
  -------------------------------------------------------------------
                         required time                          1.949    
                         arrival time                          -2.808    
  -------------------------------------------------------------------
                         slack                                 -0.859    

Slack (VIOLATED) :        -0.821ns  (required time - arrival time)
  Source:                 MCU_uart_0/count_baud_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_0/count_baud_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 1.763ns (50.339%)  route 1.739ns (49.661%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 1.460 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.634    -0.707    MCU_uart_0/clk_out1
    SLICE_X40Y44         FDCE                                         r  MCU_uart_0/count_baud_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.189 f  MCU_uart_0/count_baud_reg[4]/Q
                         net (fo=2, routed)           0.645     0.456    MCU_uart_0/count_baud_reg[4]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124     0.580 f  MCU_uart_0/baud_pulse_i_3/O
                         net (fo=3, routed)           0.585     1.165    MCU_uart_0/baud_pulse_i_3_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.289 r  MCU_uart_0/baud_pulse_i_2/O
                         net (fo=14, routed)          0.185     1.474    MCU_uart_0/baud_pulse_i_2_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124     1.598 r  MCU_uart_0/count_baud[0]_i_2/O
                         net (fo=1, routed)           0.324     1.922    MCU_uart_0/count_baud[0]_i_2_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     2.472 r  MCU_uart_0/count_baud_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.472    MCU_uart_0/count_baud_reg[0]_i_1_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.795 r  MCU_uart_0/count_baud_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.795    MCU_uart_0/count_baud_reg[4]_i_1_n_6
    SLICE_X40Y44         FDCE                                         r  MCU_uart_0/count_baud_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.516     1.460    MCU_uart_0/clk_out1
    SLICE_X40Y44         FDCE                                         r  MCU_uart_0/count_baud_reg[5]/C
                         clock pessimism              0.611     2.071    
                         clock uncertainty           -0.206     1.865    
    SLICE_X40Y44         FDCE (Setup_fdce_C_D)        0.109     1.974    MCU_uart_0/count_baud_reg[5]
  -------------------------------------------------------------------
                         required time                          1.974    
                         arrival time                          -2.795    
  -------------------------------------------------------------------
                         slack                                 -0.821    

Slack (VIOLATED) :        -0.813ns  (required time - arrival time)
  Source:                 MCU_uart_0/count_baud_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_0/count_baud_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 1.755ns (50.226%)  route 1.739ns (49.774%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 1.460 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.634    -0.707    MCU_uart_0/clk_out1
    SLICE_X40Y44         FDCE                                         r  MCU_uart_0/count_baud_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.189 f  MCU_uart_0/count_baud_reg[4]/Q
                         net (fo=2, routed)           0.645     0.456    MCU_uart_0/count_baud_reg[4]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124     0.580 f  MCU_uart_0/baud_pulse_i_3/O
                         net (fo=3, routed)           0.585     1.165    MCU_uart_0/baud_pulse_i_3_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.124     1.289 r  MCU_uart_0/baud_pulse_i_2/O
                         net (fo=14, routed)          0.185     1.474    MCU_uart_0/baud_pulse_i_2_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124     1.598 r  MCU_uart_0/count_baud[0]_i_2/O
                         net (fo=1, routed)           0.324     1.922    MCU_uart_0/count_baud[0]_i_2_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     2.472 r  MCU_uart_0/count_baud_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.472    MCU_uart_0/count_baud_reg[0]_i_1_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.787 r  MCU_uart_0/count_baud_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.787    MCU_uart_0/count_baud_reg[4]_i_1_n_4
    SLICE_X40Y44         FDCE                                         r  MCU_uart_0/count_baud_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.516     1.460    MCU_uart_0/clk_out1
    SLICE_X40Y44         FDCE                                         r  MCU_uart_0/count_baud_reg[7]/C
                         clock pessimism              0.611     2.071    
                         clock uncertainty           -0.206     1.865    
    SLICE_X40Y44         FDCE (Setup_fdce_C_D)        0.109     1.974    MCU_uart_0/count_baud_reg[7]
  -------------------------------------------------------------------
                         required time                          1.974    
                         arrival time                          -2.787    
  -------------------------------------------------------------------
                         slack                                 -0.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 MCU_uart_2/count_baud_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_2/count_baud_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.276%)  route 0.075ns (28.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.592    -0.498    MCU_uart_2/clk_out1
    SLICE_X34Y43         FDCE                                         r  MCU_uart_2/count_baud_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.357 f  MCU_uart_2/count_baud_reg[3]/Q
                         net (fo=6, routed)           0.075    -0.282    MCU_uart_2/count_baud_reg[3]
    SLICE_X35Y43         LUT5 (Prop_lut5_I2_O)        0.045    -0.237 r  MCU_uart_2/count_baud[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.237    MCU_uart_2/p_0_in[2]
    SLICE_X35Y43         FDCE                                         r  MCU_uart_2/count_baud_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.863    -0.730    MCU_uart_2/clk_out1
    SLICE_X35Y43         FDCE                                         r  MCU_uart_2/count_baud_reg[2]/C
                         clock pessimism              0.245    -0.485    
    SLICE_X35Y43         FDCE (Hold_fdce_C_D)         0.092    -0.393    MCU_uart_2/count_baud_reg[2]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 MCU_uart_2/count_baud_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_2/baud_pulse_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.592    -0.498    MCU_uart_2/clk_out1
    SLICE_X34Y43         FDCE                                         r  MCU_uart_2/count_baud_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.357 r  MCU_uart_2/count_baud_reg[3]/Q
                         net (fo=6, routed)           0.076    -0.281    MCU_uart_2/count_baud_reg[3]
    SLICE_X35Y43         LUT5 (Prop_lut5_I2_O)        0.045    -0.236 r  MCU_uart_2/baud_pulse_i_1__1/O
                         net (fo=1, routed)           0.000    -0.236    MCU_uart_2/baud_pulse_i_1__1_n_0
    SLICE_X35Y43         FDCE                                         r  MCU_uart_2/baud_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.863    -0.730    MCU_uart_2/clk_out1
    SLICE_X35Y43         FDCE                                         r  MCU_uart_2/baud_pulse_reg/C
                         clock pessimism              0.245    -0.485    
    SLICE_X35Y43         FDCE (Hold_fdce_C_D)         0.091    -0.394    MCU_uart_2/baud_pulse_reg
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 MCU_uart_3/tx_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_3/tx_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.824%)  route 0.115ns (38.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.593    -0.497    MCU_uart_3/clk_out1
    SLICE_X34Y47         FDRE                                         r  MCU_uart_3/tx_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  MCU_uart_3/tx_buffer_reg[9]/Q
                         net (fo=2, routed)           0.115    -0.241    MCU_uart_3/tx_buffer_reg_n_0_[9]
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045    -0.196 r  MCU_uart_3/tx_buffer[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.196    MCU_uart_3/tx_buffer[8]_i_2_n_0
    SLICE_X36Y47         FDRE                                         r  MCU_uart_3/tx_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.864    -0.729    MCU_uart_3/clk_out1
    SLICE_X36Y47         FDRE                                         r  MCU_uart_3/tx_buffer_reg[8]/C
                         clock pessimism              0.248    -0.481    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.121    -0.360    MCU_uart_3/tx_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 MCU_uart_1/count_baud_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_1/count_baud_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.602%)  route 0.085ns (31.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.589    -0.501    MCU_uart_1/clk_out1
    SLICE_X38Y34         FDCE                                         r  MCU_uart_1/count_baud_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.360 r  MCU_uart_1/count_baud_reg[2]/Q
                         net (fo=7, routed)           0.085    -0.275    MCU_uart_1/count_baud_reg[2]
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.045    -0.230 r  MCU_uart_1/count_baud[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    MCU_uart_1/p_0_in[5]
    SLICE_X39Y34         FDCE                                         r  MCU_uart_1/count_baud_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.858    -0.735    MCU_uart_1/clk_out1
    SLICE_X39Y34         FDCE                                         r  MCU_uart_1/count_baud_reg[5]/C
                         clock pessimism              0.247    -0.488    
    SLICE_X39Y34         FDCE (Hold_fdce_C_D)         0.092    -0.396    MCU_uart_1/count_baud_reg[5]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 MCU_uart_1/count_baud_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_1/count_baud_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.557%)  route 0.089ns (32.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.589    -0.501    MCU_uart_1/clk_out1
    SLICE_X38Y34         FDCE                                         r  MCU_uart_1/count_baud_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.360 f  MCU_uart_1/count_baud_reg[3]/Q
                         net (fo=7, routed)           0.089    -0.270    MCU_uart_1/count_baud_reg[3]
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.045    -0.225 r  MCU_uart_1/count_baud[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.225    MCU_uart_1/count_baud[0]_i_1__1_n_0
    SLICE_X39Y34         FDCE                                         r  MCU_uart_1/count_baud_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.858    -0.735    MCU_uart_1/clk_out1
    SLICE_X39Y34         FDCE                                         r  MCU_uart_1/count_baud_reg[0]/C
                         clock pessimism              0.247    -0.488    
    SLICE_X39Y34         FDCE (Hold_fdce_C_D)         0.092    -0.396    MCU_uart_1/count_baud_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 MCU_uart_2/tx_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_2/tx_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.447%)  route 0.118ns (45.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.593    -0.497    MCU_uart_2/clk_out1
    SLICE_X41Y46         FDRE                                         r  MCU_uart_2/tx_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  MCU_uart_2/tx_buffer_reg[0]/Q
                         net (fo=2, routed)           0.118    -0.238    MCU_uart_2/tx_buffer_reg_n_0_[0]
    SLICE_X38Y46         FDPE                                         r  MCU_uart_2/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.864    -0.729    MCU_uart_2/clk_out1
    SLICE_X38Y46         FDPE                                         r  MCU_uart_2/tx_reg/C
                         clock pessimism              0.248    -0.481    
    SLICE_X38Y46         FDPE (Hold_fdpe_C_D)         0.070    -0.411    MCU_uart_2/tx_reg
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 MCU_uart_0/tx_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_0/tx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.593    -0.497    MCU_uart_0/clk_out1
    SLICE_X39Y45         FDRE                                         r  MCU_uart_0/tx_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  MCU_uart_0/tx_buffer_reg[1]/Q
                         net (fo=1, routed)           0.098    -0.258    MCU_uart_0/tx_buffer_reg_n_0_[1]
    SLICE_X38Y45         LUT6 (Prop_lut6_I5_O)        0.045    -0.213 r  MCU_uart_0/tx_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    MCU_uart_0/tx_buffer[0]_i_1_n_0
    SLICE_X38Y45         FDRE                                         r  MCU_uart_0/tx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.864    -0.729    MCU_uart_0/clk_out1
    SLICE_X38Y45         FDRE                                         r  MCU_uart_0/tx_buffer_reg[0]/C
                         clock pessimism              0.245    -0.484    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.092    -0.392    MCU_uart_0/tx_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 MCU_uart_2/count_baud_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_2/count_baud_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.031%)  route 0.114ns (37.969%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.592    -0.498    MCU_uart_2/clk_out1
    SLICE_X35Y43         FDCE                                         r  MCU_uart_2/count_baud_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.357 r  MCU_uart_2/count_baud_reg[2]/Q
                         net (fo=6, routed)           0.114    -0.243    MCU_uart_2/count_baud_reg[2]
    SLICE_X34Y43         LUT5 (Prop_lut5_I0_O)        0.045    -0.198 r  MCU_uart_2/count_baud[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.198    MCU_uart_2/p_0_in[3]
    SLICE_X34Y43         FDCE                                         r  MCU_uart_2/count_baud_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.863    -0.730    MCU_uart_2/clk_out1
    SLICE_X34Y43         FDCE                                         r  MCU_uart_2/count_baud_reg[3]/C
                         clock pessimism              0.245    -0.485    
    SLICE_X34Y43         FDCE (Hold_fdce_C_D)         0.092    -0.393    MCU_uart_2/count_baud_reg[3]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 MCU_uart_2/count_baud_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_2/count_baud_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.793%)  route 0.115ns (38.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.592    -0.498    MCU_uart_2/clk_out1
    SLICE_X35Y43         FDCE                                         r  MCU_uart_2/count_baud_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.357 r  MCU_uart_2/count_baud_reg[2]/Q
                         net (fo=6, routed)           0.115    -0.242    MCU_uart_2/count_baud_reg[2]
    SLICE_X34Y43         LUT5 (Prop_lut5_I0_O)        0.045    -0.197 r  MCU_uart_2/count_baud[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.197    MCU_uart_2/p_0_in[4]
    SLICE_X34Y43         FDCE                                         r  MCU_uart_2/count_baud_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.863    -0.730    MCU_uart_2/clk_out1
    SLICE_X34Y43         FDCE                                         r  MCU_uart_2/count_baud_reg[4]/C
                         clock pessimism              0.245    -0.485    
    SLICE_X34Y43         FDCE (Hold_fdce_C_D)         0.092    -0.393    MCU_uart_2/count_baud_reg[4]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 MCU_uart_0/tx_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_0/tx_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.156%)  route 0.118ns (38.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.593    -0.497    MCU_uart_0/clk_out1
    SLICE_X38Y43         FDCE                                         r  MCU_uart_0/tx_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.356 r  MCU_uart_0/tx_count_reg[2]/Q
                         net (fo=3, routed)           0.118    -0.238    MCU_uart_0/tx_count_reg[2]
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.045    -0.193 r  MCU_uart_0/tx_count[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.193    MCU_uart_0/p_0_in__0[3]
    SLICE_X41Y43         FDCE                                         r  MCU_uart_0/tx_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.864    -0.729    MCU_uart_0/clk_out1
    SLICE_X41Y43         FDCE                                         r  MCU_uart_0/tx_count_reg[3]/C
                         clock pessimism              0.248    -0.481    
    SLICE_X41Y43         FDCE (Hold_fdce_C_D)         0.092    -0.389    MCU_uart_0/tx_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 1.389 }
Period(ns):         2.778
Sources:            { New_Clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.778       0.623      BUFGCTRL_X0Y0    New_Clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.778       1.529      MMCME2_ADV_X0Y0  New_Clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         2.778       1.778      SLICE_X39Y43     mbr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         2.778       1.778      SLICE_X38Y47     mr_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         2.778       1.778      SLICE_X39Y44     MCU_uart_0/baud_pulse_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         2.778       1.778      SLICE_X40Y43     MCU_uart_0/count_baud_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.778       1.778      SLICE_X40Y45     MCU_uart_0/count_baud_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.778       1.778      SLICE_X40Y45     MCU_uart_0/count_baud_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.778       1.778      SLICE_X40Y46     MCU_uart_0/count_baud_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.778       1.778      SLICE_X40Y46     MCU_uart_0/count_baud_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.778       210.582    MMCME2_ADV_X0Y0  New_Clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X39Y43     mbr_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X39Y43     mbr_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X38Y47     mr_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X38Y47     mr_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.389       0.889      SLICE_X39Y44     MCU_uart_0/baud_pulse_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.389       0.889      SLICE_X39Y44     MCU_uart_0/baud_pulse_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.389       0.889      SLICE_X40Y43     MCU_uart_0/count_baud_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.389       0.889      SLICE_X40Y43     MCU_uart_0/count_baud_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         1.389       0.889      SLICE_X40Y45     MCU_uart_0/count_baud_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         1.389       0.889      SLICE_X40Y45     MCU_uart_0/count_baud_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X39Y43     mbr_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X39Y43     mbr_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X38Y47     mr_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.389       0.889      SLICE_X38Y47     mr_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.389       0.889      SLICE_X39Y44     MCU_uart_0/baud_pulse_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.389       0.889      SLICE_X39Y44     MCU_uart_0/baud_pulse_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.389       0.889      SLICE_X40Y43     MCU_uart_0/count_baud_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.389       0.889      SLICE_X40Y43     MCU_uart_0/count_baud_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         1.389       0.889      SLICE_X40Y45     MCU_uart_0/count_baud_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         1.389       0.889      SLICE_X40Y45     MCU_uart_0/count_baud_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { New_Clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    New_Clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  New_Clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  New_Clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  New_Clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  New_Clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.414ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_0/tx_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.456ns (21.549%)  route 1.660ns (78.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 1.460 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.635    -0.706    clk
    SLICE_X38Y47         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.250 f  mr_reg/Q
                         net (fo=89, routed)          1.660     1.410    MCU_uart_0/mr
    SLICE_X41Y43         FDCE                                         f  MCU_uart_0/tx_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.516     1.460    MCU_uart_0/clk_out1
    SLICE_X41Y43         FDCE                                         r  MCU_uart_0/tx_count_reg[3]/C
                         clock pessimism              0.586     2.046    
                         clock uncertainty           -0.206     1.840    
    SLICE_X41Y43         FDCE (Recov_fdce_C_CLR)     -0.405     1.435    MCU_uart_0/tx_count_reg[3]
  -------------------------------------------------------------------
                         required time                          1.435    
                         arrival time                          -1.410    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_0/count_baud_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.456ns (21.549%)  route 1.660ns (78.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 1.460 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.635    -0.706    clk
    SLICE_X38Y47         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.250 f  mr_reg/Q
                         net (fo=89, routed)          1.660     1.410    MCU_uart_0/mr
    SLICE_X40Y43         FDCE                                         f  MCU_uart_0/count_baud_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.516     1.460    MCU_uart_0/clk_out1
    SLICE_X40Y43         FDCE                                         r  MCU_uart_0/count_baud_reg[0]/C
                         clock pessimism              0.586     2.046    
                         clock uncertainty           -0.206     1.840    
    SLICE_X40Y43         FDCE (Recov_fdce_C_CLR)     -0.319     1.521    MCU_uart_0/count_baud_reg[0]
  -------------------------------------------------------------------
                         required time                          1.521    
                         arrival time                          -1.410    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_0/count_baud_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.456ns (21.549%)  route 1.660ns (78.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 1.460 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.635    -0.706    clk
    SLICE_X38Y47         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.250 f  mr_reg/Q
                         net (fo=89, routed)          1.660     1.410    MCU_uart_0/mr
    SLICE_X40Y43         FDCE                                         f  MCU_uart_0/count_baud_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.516     1.460    MCU_uart_0/clk_out1
    SLICE_X40Y43         FDCE                                         r  MCU_uart_0/count_baud_reg[1]/C
                         clock pessimism              0.586     2.046    
                         clock uncertainty           -0.206     1.840    
    SLICE_X40Y43         FDCE (Recov_fdce_C_CLR)     -0.319     1.521    MCU_uart_0/count_baud_reg[1]
  -------------------------------------------------------------------
                         required time                          1.521    
                         arrival time                          -1.410    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_0/count_baud_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.456ns (21.549%)  route 1.660ns (78.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 1.460 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.635    -0.706    clk
    SLICE_X38Y47         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.250 f  mr_reg/Q
                         net (fo=89, routed)          1.660     1.410    MCU_uart_0/mr
    SLICE_X40Y43         FDCE                                         f  MCU_uart_0/count_baud_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.516     1.460    MCU_uart_0/clk_out1
    SLICE_X40Y43         FDCE                                         r  MCU_uart_0/count_baud_reg[2]/C
                         clock pessimism              0.586     2.046    
                         clock uncertainty           -0.206     1.840    
    SLICE_X40Y43         FDCE (Recov_fdce_C_CLR)     -0.319     1.521    MCU_uart_0/count_baud_reg[2]
  -------------------------------------------------------------------
                         required time                          1.521    
                         arrival time                          -1.410    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_0/count_baud_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.456ns (21.549%)  route 1.660ns (78.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 1.460 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.635    -0.706    clk
    SLICE_X38Y47         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.250 f  mr_reg/Q
                         net (fo=89, routed)          1.660     1.410    MCU_uart_0/mr
    SLICE_X40Y43         FDCE                                         f  MCU_uart_0/count_baud_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.516     1.460    MCU_uart_0/clk_out1
    SLICE_X40Y43         FDCE                                         r  MCU_uart_0/count_baud_reg[3]/C
                         clock pessimism              0.586     2.046    
                         clock uncertainty           -0.206     1.840    
    SLICE_X40Y43         FDCE (Recov_fdce_C_CLR)     -0.319     1.521    MCU_uart_0/count_baud_reg[3]
  -------------------------------------------------------------------
                         required time                          1.521    
                         arrival time                          -1.410    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            Shot/FSM_onehot_qp_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.941ns  (logic 0.456ns (23.489%)  route 1.485ns (76.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 1.460 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.635    -0.706    clk
    SLICE_X38Y47         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.250 f  mr_reg/Q
                         net (fo=89, routed)          1.485     1.236    Shot/mr
    SLICE_X41Y45         FDCE                                         f  Shot/FSM_onehot_qp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.516     1.460    Shot/clk_out1
    SLICE_X41Y45         FDCE                                         r  Shot/FSM_onehot_qp_reg[1]/C
                         clock pessimism              0.586     2.046    
                         clock uncertainty           -0.206     1.840    
    SLICE_X41Y45         FDCE (Recov_fdce_C_CLR)     -0.405     1.435    Shot/FSM_onehot_qp_reg[1]
  -------------------------------------------------------------------
                         required time                          1.435    
                         arrival time                          -1.236    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_0/tx_busy_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.456ns (23.642%)  route 1.473ns (76.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 1.461 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.635    -0.706    clk
    SLICE_X38Y47         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.250 f  mr_reg/Q
                         net (fo=89, routed)          1.473     1.223    MCU_uart_0/mr
    SLICE_X39Y47         FDCE                                         f  MCU_uart_0/tx_busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.517     1.461    MCU_uart_0/clk_out1
    SLICE_X39Y47         FDCE                                         r  MCU_uart_0/tx_busy_reg/C
                         clock pessimism              0.589     2.050    
                         clock uncertainty           -0.206     1.844    
    SLICE_X39Y47         FDCE (Recov_fdce_C_CLR)     -0.405     1.439    MCU_uart_0/tx_busy_reg
  -------------------------------------------------------------------
                         required time                          1.439    
                         arrival time                          -1.223    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_1/baud_pulse_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.456ns (23.642%)  route 1.473ns (76.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 1.461 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.635    -0.706    clk
    SLICE_X38Y47         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.250 f  mr_reg/Q
                         net (fo=89, routed)          1.473     1.223    MCU_uart_1/mr
    SLICE_X39Y47         FDCE                                         f  MCU_uart_1/baud_pulse_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.517     1.461    MCU_uart_1/clk_out1
    SLICE_X39Y47         FDCE                                         r  MCU_uart_1/baud_pulse_reg/C
                         clock pessimism              0.589     2.050    
                         clock uncertainty           -0.206     1.844    
    SLICE_X39Y47         FDCE (Recov_fdce_C_CLR)     -0.405     1.439    MCU_uart_1/baud_pulse_reg
  -------------------------------------------------------------------
                         required time                          1.439    
                         arrival time                          -1.223    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_1/count_baud_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.456ns (24.141%)  route 1.433ns (75.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 1.454 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.635    -0.706    clk
    SLICE_X38Y47         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.250 f  mr_reg/Q
                         net (fo=89, routed)          1.433     1.183    MCU_uart_1/mr
    SLICE_X38Y34         FDCE                                         f  MCU_uart_1/count_baud_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.510     1.454    MCU_uart_1/clk_out1
    SLICE_X38Y34         FDCE                                         r  MCU_uart_1/count_baud_reg[1]/C
                         clock pessimism              0.586     2.040    
                         clock uncertainty           -0.206     1.834    
    SLICE_X38Y34         FDCE (Recov_fdce_C_CLR)     -0.405     1.429    MCU_uart_1/count_baud_reg[1]
  -------------------------------------------------------------------
                         required time                          1.429    
                         arrival time                          -1.183    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_1/count_baud_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.456ns (24.141%)  route 1.433ns (75.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 1.454 - 2.778 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.406ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.635    -0.706    clk
    SLICE_X38Y47         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.456    -0.250 f  mr_reg/Q
                         net (fo=89, routed)          1.433     1.183    MCU_uart_1/mr
    SLICE_X38Y34         FDCE                                         f  MCU_uart_1/count_baud_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    M9                                                0.000     2.778 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.778    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     4.172 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.334    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -1.728 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.147    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.056 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.510     1.454    MCU_uart_1/clk_out1
    SLICE_X38Y34         FDCE                                         r  MCU_uart_1/count_baud_reg[2]/C
                         clock pessimism              0.586     2.040    
                         clock uncertainty           -0.206     1.834    
    SLICE_X38Y34         FDCE (Recov_fdce_C_CLR)     -0.405     1.429    MCU_uart_1/count_baud_reg[2]
  -------------------------------------------------------------------
                         required time                          1.429    
                         arrival time                          -1.183    
  -------------------------------------------------------------------
                         slack                                  0.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_0/tx_state_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.753%)  route 0.197ns (58.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.594    -0.496    clk
    SLICE_X38Y47         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.355 f  mr_reg/Q
                         net (fo=89, routed)          0.197    -0.158    MCU_uart_0/mr
    SLICE_X41Y47         FDCE                                         f  MCU_uart_0/tx_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.865    -0.728    MCU_uart_0/clk_out1
    SLICE_X41Y47         FDCE                                         r  MCU_uart_0/tx_state_reg/C
                         clock pessimism              0.248    -0.480    
    SLICE_X41Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.572    MCU_uart_0/tx_state_reg
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_2/tx_busy_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.753%)  route 0.197ns (58.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.594    -0.496    clk
    SLICE_X38Y47         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.355 f  mr_reg/Q
                         net (fo=89, routed)          0.197    -0.158    MCU_uart_2/mr
    SLICE_X41Y47         FDCE                                         f  MCU_uart_2/tx_busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.865    -0.728    MCU_uart_2/clk_out1
    SLICE_X41Y47         FDCE                                         r  MCU_uart_2/tx_busy_reg/C
                         clock pessimism              0.248    -0.480    
    SLICE_X41Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.572    MCU_uart_2/tx_busy_reg
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_3/baud_pulse_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.753%)  route 0.197ns (58.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.594    -0.496    clk
    SLICE_X38Y47         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.355 f  mr_reg/Q
                         net (fo=89, routed)          0.197    -0.158    MCU_uart_3/mr
    SLICE_X41Y47         FDCE                                         f  MCU_uart_3/baud_pulse_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.865    -0.728    MCU_uart_3/clk_out1
    SLICE_X41Y47         FDCE                                         r  MCU_uart_3/baud_pulse_reg/C
                         clock pessimism              0.248    -0.480    
    SLICE_X41Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.572    MCU_uart_3/baud_pulse_reg
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_2/tx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.087%)  route 0.202ns (58.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.594    -0.496    clk
    SLICE_X38Y47         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.355 f  mr_reg/Q
                         net (fo=89, routed)          0.202    -0.153    MCU_uart_2/mr
    SLICE_X38Y46         FDPE                                         f  MCU_uart_2/tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.864    -0.729    MCU_uart_2/clk_out1
    SLICE_X38Y46         FDPE                                         r  MCU_uart_2/tx_reg/C
                         clock pessimism              0.248    -0.481    
    SLICE_X38Y46         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.576    MCU_uart_2/tx_reg
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_3/tx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.087%)  route 0.202ns (58.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.594    -0.496    clk
    SLICE_X38Y47         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.355 f  mr_reg/Q
                         net (fo=89, routed)          0.202    -0.153    MCU_uart_3/mr
    SLICE_X38Y46         FDPE                                         f  MCU_uart_3/tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.864    -0.729    MCU_uart_3/clk_out1
    SLICE_X38Y46         FDPE                                         r  MCU_uart_3/tx_reg/C
                         clock pessimism              0.248    -0.481    
    SLICE_X38Y46         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.576    MCU_uart_3/tx_reg
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_0/count_baud_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.940%)  route 0.241ns (63.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.594    -0.496    clk
    SLICE_X38Y47         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.355 f  mr_reg/Q
                         net (fo=89, routed)          0.241    -0.114    MCU_uart_0/mr
    SLICE_X40Y46         FDCE                                         f  MCU_uart_0/count_baud_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.864    -0.729    MCU_uart_0/clk_out1
    SLICE_X40Y46         FDCE                                         r  MCU_uart_0/count_baud_reg[12]/C
                         clock pessimism              0.248    -0.481    
    SLICE_X40Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.548    MCU_uart_0/count_baud_reg[12]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_0/count_baud_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.940%)  route 0.241ns (63.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.594    -0.496    clk
    SLICE_X38Y47         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.355 f  mr_reg/Q
                         net (fo=89, routed)          0.241    -0.114    MCU_uart_0/mr
    SLICE_X40Y46         FDCE                                         f  MCU_uart_0/count_baud_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.864    -0.729    MCU_uart_0/clk_out1
    SLICE_X40Y46         FDCE                                         r  MCU_uart_0/count_baud_reg[13]/C
                         clock pessimism              0.248    -0.481    
    SLICE_X40Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.548    MCU_uart_0/count_baud_reg[13]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_0/count_baud_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.940%)  route 0.241ns (63.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.594    -0.496    clk
    SLICE_X38Y47         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.355 f  mr_reg/Q
                         net (fo=89, routed)          0.241    -0.114    MCU_uart_0/mr
    SLICE_X40Y46         FDCE                                         f  MCU_uart_0/count_baud_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.864    -0.729    MCU_uart_0/clk_out1
    SLICE_X40Y46         FDCE                                         r  MCU_uart_0/count_baud_reg[14]/C
                         clock pessimism              0.248    -0.481    
    SLICE_X40Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.548    MCU_uart_0/count_baud_reg[14]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            MCU_uart_0/count_baud_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.940%)  route 0.241ns (63.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.594    -0.496    clk
    SLICE_X38Y47         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.355 f  mr_reg/Q
                         net (fo=89, routed)          0.241    -0.114    MCU_uart_0/mr
    SLICE_X40Y46         FDCE                                         f  MCU_uart_0/count_baud_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.864    -0.729    MCU_uart_0/clk_out1
    SLICE_X40Y46         FDCE                                         r  MCU_uart_0/count_baud_reg[15]/C
                         clock pessimism              0.248    -0.481    
    SLICE_X40Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.548    MCU_uart_0/count_baud_reg[15]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 mr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Destination:            fsm/FSM_sequential_qp_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@1.389ns period=2.778ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.088%)  route 0.261ns (64.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.594    -0.496    clk
    SLICE_X38Y47         FDRE                                         r  mr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.355 f  mr_reg/Q
                         net (fo=89, routed)          0.261    -0.094    fsm/mr
    SLICE_X36Y46         FDCE                                         f  fsm/FSM_sequential_qp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    New_Clock/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  New_Clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    New_Clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  New_Clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    New_Clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  New_Clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.863    -0.730    fsm/clk_out1
    SLICE_X36Y46         FDCE                                         r  fsm/FSM_sequential_qp_reg[0]/C
                         clock pessimism              0.269    -0.461    
    SLICE_X36Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.528    fsm/FSM_sequential_qp_reg[0]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.434    





