/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Rx */
#define Rx__0__INTTYPE CYREG_PICU12_INTTYPE3
#define Rx__0__MASK 0x08u
#define Rx__0__PC CYREG_PRT12_PC3
#define Rx__0__PORT 12u
#define Rx__0__SHIFT 3u
#define Rx__AG CYREG_PRT12_AG
#define Rx__BIE CYREG_PRT12_BIE
#define Rx__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx__BYP CYREG_PRT12_BYP
#define Rx__DM0 CYREG_PRT12_DM0
#define Rx__DM1 CYREG_PRT12_DM1
#define Rx__DM2 CYREG_PRT12_DM2
#define Rx__DR CYREG_PRT12_DR
#define Rx__INP_DIS CYREG_PRT12_INP_DIS
#define Rx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx__MASK 0x08u
#define Rx__PORT 12u
#define Rx__PRT CYREG_PRT12_PRT
#define Rx__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx__PS CYREG_PRT12_PS
#define Rx__SHIFT 3u
#define Rx__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx__SLW CYREG_PRT12_SLW

/* Tx */
#define Tx__0__INTTYPE CYREG_PICU12_INTTYPE2
#define Tx__0__MASK 0x04u
#define Tx__0__PC CYREG_PRT12_PC2
#define Tx__0__PORT 12u
#define Tx__0__SHIFT 2u
#define Tx__AG CYREG_PRT12_AG
#define Tx__BIE CYREG_PRT12_BIE
#define Tx__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx__BYP CYREG_PRT12_BYP
#define Tx__DM0 CYREG_PRT12_DM0
#define Tx__DM1 CYREG_PRT12_DM1
#define Tx__DM2 CYREG_PRT12_DM2
#define Tx__DR CYREG_PRT12_DR
#define Tx__INP_DIS CYREG_PRT12_INP_DIS
#define Tx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx__MASK 0x04u
#define Tx__PORT 12u
#define Tx__PRT CYREG_PRT12_PRT
#define Tx__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx__PS CYREG_PRT12_PS
#define Tx__SHIFT 2u
#define Tx__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx__SLW CYREG_PRT12_SLW

/* ADC */
#define ADC_DEC__COHER CYREG_DEC_COHER
#define ADC_DEC__CR CYREG_DEC_CR
#define ADC_DEC__DR1 CYREG_DEC_DR1
#define ADC_DEC__DR2 CYREG_DEC_DR2
#define ADC_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DEC__PM_ACT_MSK 0x01u
#define ADC_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DEC__PM_STBY_MSK 0x01u
#define ADC_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DEC__SR CYREG_DEC_SR
#define ADC_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define ADC_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DSM__CLK CYREG_DSM0_CLK
#define ADC_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DSM__MISC CYREG_DSM0_MISC
#define ADC_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DSM__TST1 CYREG_DSM0_TST1
#define ADC_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_Ext_CP_Clk__INDEX 0x00u
#define ADC_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_Ext_CP_Clk__PM_STBY_MSK 0x01u
#define ADC_IRQ__ES2_PATCH 0u
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_INTC_CLR_EN3
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_INTC_CLR_PD3
#define ADC_IRQ__INTC_MASK 0x20u
#define ADC_IRQ__INTC_NUMBER 29u
#define ADC_IRQ__INTC_PRIOR_NUM 7u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_INTC_PRIOR29
#define ADC_IRQ__INTC_SET_EN_REG CYREG_INTC_SET_EN3
#define ADC_IRQ__INTC_SET_PD_REG CYREG_INTC_SET_PD3
#define ADC_IRQ__INTC_VECT (CYREG_INTC_VECT_MBASE+0x3Au)
#define ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_theACLK__INDEX 0x00u
#define ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_theACLK__PM_ACT_MSK 0x01u
#define ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_theACLK__PM_STBY_MSK 0x01u

/* LCD */
#define LCD_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2u
#define LCD_LCDPort__0__SHIFT 0u
#define LCD_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2u
#define LCD_LCDPort__1__SHIFT 1u
#define LCD_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2u
#define LCD_LCDPort__2__SHIFT 2u
#define LCD_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2u
#define LCD_LCDPort__3__SHIFT 3u
#define LCD_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2u
#define LCD_LCDPort__4__SHIFT 4u
#define LCD_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2u
#define LCD_LCDPort__5__SHIFT 5u
#define LCD_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2u
#define LCD_LCDPort__6__SHIFT 6u
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2u
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0u
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* POT */
#define POT__0__INTTYPE CYREG_PICU6_INTTYPE5
#define POT__0__MASK 0x20u
#define POT__0__PC CYREG_PRT6_PC5
#define POT__0__PORT 6u
#define POT__0__SHIFT 5u
#define POT__AG CYREG_PRT6_AG
#define POT__AMUX CYREG_PRT6_AMUX
#define POT__BIE CYREG_PRT6_BIE
#define POT__BIT_MASK CYREG_PRT6_BIT_MASK
#define POT__BYP CYREG_PRT6_BYP
#define POT__CTL CYREG_PRT6_CTL
#define POT__DM0 CYREG_PRT6_DM0
#define POT__DM1 CYREG_PRT6_DM1
#define POT__DM2 CYREG_PRT6_DM2
#define POT__DR CYREG_PRT6_DR
#define POT__INP_DIS CYREG_PRT6_INP_DIS
#define POT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define POT__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define POT__LCD_EN CYREG_PRT6_LCD_EN
#define POT__MASK 0x20u
#define POT__PORT 6u
#define POT__PRT CYREG_PRT6_PRT
#define POT__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define POT__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define POT__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define POT__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define POT__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define POT__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define POT__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define POT__PS CYREG_PRT6_PS
#define POT__SHIFT 5u
#define POT__SLW CYREG_PRT6_SLW

/* UART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB03_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB03_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB03_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB03_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB03_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB02_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB02_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB02_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB02_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB02_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB02_F1
#define UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB01_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB01_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB00_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB00_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB00_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB00_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB00_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB00_F1
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB05_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB05_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB05_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB05_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB05_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB05_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB05_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB05_ST
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x01u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x02u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x02u
#define UART_RXInternalInterrupt__ES2_PATCH 0u
#define UART_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define UART_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define UART_RXInternalInterrupt__INTC_MASK 0x08u
#define UART_RXInternalInterrupt__INTC_NUMBER 3u
#define UART_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_RXInternalInterrupt__INTC_PRIOR_REG CYREG_INTC_PRIOR3
#define UART_RXInternalInterrupt__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define UART_RXInternalInterrupt__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define UART_RXInternalInterrupt__INTC_VECT (CYREG_INTC_VECT_MBASE+0x06u)
#define UART_TXInternalInterrupt__ES2_PATCH 0u
#define UART_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define UART_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define UART_TXInternalInterrupt__INTC_MASK 0x10u
#define UART_TXInternalInterrupt__INTC_NUMBER 4u
#define UART_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_TXInternalInterrupt__INTC_PRIOR_REG CYREG_INTC_PRIOR4
#define UART_TXInternalInterrupt__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define UART_TXInternalInterrupt__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define UART_TXInternalInterrupt__INTC_VECT (CYREG_INTC_VECT_MBASE+0x08u)

/* Red_LED */
#define Red_LED__0__INTTYPE CYREG_PICU3_INTTYPE7
#define Red_LED__0__MASK 0x80u
#define Red_LED__0__PC CYREG_PRT3_PC7
#define Red_LED__0__PORT 3u
#define Red_LED__0__SHIFT 7u
#define Red_LED__AG CYREG_PRT3_AG
#define Red_LED__AMUX CYREG_PRT3_AMUX
#define Red_LED__BIE CYREG_PRT3_BIE
#define Red_LED__BIT_MASK CYREG_PRT3_BIT_MASK
#define Red_LED__BYP CYREG_PRT3_BYP
#define Red_LED__CTL CYREG_PRT3_CTL
#define Red_LED__DM0 CYREG_PRT3_DM0
#define Red_LED__DM1 CYREG_PRT3_DM1
#define Red_LED__DM2 CYREG_PRT3_DM2
#define Red_LED__DR CYREG_PRT3_DR
#define Red_LED__INP_DIS CYREG_PRT3_INP_DIS
#define Red_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Red_LED__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Red_LED__LCD_EN CYREG_PRT3_LCD_EN
#define Red_LED__MASK 0x80u
#define Red_LED__PORT 3u
#define Red_LED__PRT CYREG_PRT3_PRT
#define Red_LED__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Red_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Red_LED__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Red_LED__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Red_LED__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Red_LED__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Red_LED__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Red_LED__PS CYREG_PRT3_PS
#define Red_LED__SHIFT 7u
#define Red_LED__SLW CYREG_PRT3_SLW

/* SW_ISR1 */
#define SW_ISR1__ES2_PATCH 0u
#define SW_ISR1__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define SW_ISR1__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define SW_ISR1__INTC_MASK 0x02u
#define SW_ISR1__INTC_NUMBER 1u
#define SW_ISR1__INTC_PRIOR_NUM 7u
#define SW_ISR1__INTC_PRIOR_REG CYREG_INTC_PRIOR1
#define SW_ISR1__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define SW_ISR1__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define SW_ISR1__INTC_VECT (CYREG_INTC_VECT_MBASE+0x02u)

/* SW_ISR2 */
#define SW_ISR2__ES2_PATCH 0u
#define SW_ISR2__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define SW_ISR2__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define SW_ISR2__INTC_MASK 0x04u
#define SW_ISR2__INTC_NUMBER 2u
#define SW_ISR2__INTC_PRIOR_NUM 7u
#define SW_ISR2__INTC_PRIOR_REG CYREG_INTC_PRIOR2
#define SW_ISR2__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define SW_ISR2__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define SW_ISR2__INTC_VECT (CYREG_INTC_VECT_MBASE+0x04u)

/* Amber_LED */
#define Amber_LED__0__INTTYPE CYREG_PICU3_INTTYPE5
#define Amber_LED__0__MASK 0x20u
#define Amber_LED__0__PC CYREG_PRT3_PC5
#define Amber_LED__0__PORT 3u
#define Amber_LED__0__SHIFT 5u
#define Amber_LED__AG CYREG_PRT3_AG
#define Amber_LED__AMUX CYREG_PRT3_AMUX
#define Amber_LED__BIE CYREG_PRT3_BIE
#define Amber_LED__BIT_MASK CYREG_PRT3_BIT_MASK
#define Amber_LED__BYP CYREG_PRT3_BYP
#define Amber_LED__CTL CYREG_PRT3_CTL
#define Amber_LED__DM0 CYREG_PRT3_DM0
#define Amber_LED__DM1 CYREG_PRT3_DM1
#define Amber_LED__DM2 CYREG_PRT3_DM2
#define Amber_LED__DR CYREG_PRT3_DR
#define Amber_LED__INP_DIS CYREG_PRT3_INP_DIS
#define Amber_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Amber_LED__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Amber_LED__LCD_EN CYREG_PRT3_LCD_EN
#define Amber_LED__MASK 0x20u
#define Amber_LED__PORT 3u
#define Amber_LED__PRT CYREG_PRT3_PRT
#define Amber_LED__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Amber_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Amber_LED__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Amber_LED__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Amber_LED__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Amber_LED__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Amber_LED__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Amber_LED__PS CYREG_PRT3_PS
#define Amber_LED__SHIFT 5u
#define Amber_LED__SLW CYREG_PRT3_SLW

/* Green_LED */
#define Green_LED__0__INTTYPE CYREG_PICU3_INTTYPE3
#define Green_LED__0__MASK 0x08u
#define Green_LED__0__PC CYREG_PRT3_PC3
#define Green_LED__0__PORT 3u
#define Green_LED__0__SHIFT 3u
#define Green_LED__AG CYREG_PRT3_AG
#define Green_LED__AMUX CYREG_PRT3_AMUX
#define Green_LED__BIE CYREG_PRT3_BIE
#define Green_LED__BIT_MASK CYREG_PRT3_BIT_MASK
#define Green_LED__BYP CYREG_PRT3_BYP
#define Green_LED__CTL CYREG_PRT3_CTL
#define Green_LED__DM0 CYREG_PRT3_DM0
#define Green_LED__DM1 CYREG_PRT3_DM1
#define Green_LED__DM2 CYREG_PRT3_DM2
#define Green_LED__DR CYREG_PRT3_DR
#define Green_LED__INP_DIS CYREG_PRT3_INP_DIS
#define Green_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Green_LED__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Green_LED__LCD_EN CYREG_PRT3_LCD_EN
#define Green_LED__MASK 0x08u
#define Green_LED__PORT 3u
#define Green_LED__PRT CYREG_PRT3_PRT
#define Green_LED__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Green_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Green_LED__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Green_LED__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Green_LED__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Green_LED__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Green_LED__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Green_LED__PS CYREG_PRT3_PS
#define Green_LED__SHIFT 3u
#define Green_LED__SLW CYREG_PRT3_SLW

/* AfterHours */
#define AfterHours__0__INTTYPE CYREG_PICU6_INTTYPE1
#define AfterHours__0__MASK 0x02u
#define AfterHours__0__PC CYREG_PRT6_PC1
#define AfterHours__0__PORT 6u
#define AfterHours__0__SHIFT 1u
#define AfterHours__AG CYREG_PRT6_AG
#define AfterHours__AMUX CYREG_PRT6_AMUX
#define AfterHours__BIE CYREG_PRT6_BIE
#define AfterHours__BIT_MASK CYREG_PRT6_BIT_MASK
#define AfterHours__BYP CYREG_PRT6_BYP
#define AfterHours__CTL CYREG_PRT6_CTL
#define AfterHours__DM0 CYREG_PRT6_DM0
#define AfterHours__DM1 CYREG_PRT6_DM1
#define AfterHours__DM2 CYREG_PRT6_DM2
#define AfterHours__DR CYREG_PRT6_DR
#define AfterHours__INP_DIS CYREG_PRT6_INP_DIS
#define AfterHours__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define AfterHours__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define AfterHours__LCD_EN CYREG_PRT6_LCD_EN
#define AfterHours__MASK 0x02u
#define AfterHours__PORT 6u
#define AfterHours__PRT CYREG_PRT6_PRT
#define AfterHours__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define AfterHours__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define AfterHours__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define AfterHours__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define AfterHours__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define AfterHours__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define AfterHours__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define AfterHours__PS CYREG_PRT6_PS
#define AfterHours__SHIFT 1u
#define AfterHours__SLW CYREG_PRT6_SLW

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x02u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x04u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x04u
#define timer_clock_1__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define timer_clock_1__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define timer_clock_1__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define timer_clock_1__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock_1__INDEX 0x04u
#define timer_clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock_1__PM_ACT_MSK 0x10u
#define timer_clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock_1__PM_STBY_MSK 0x10u
#define timer_clock_2__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define timer_clock_2__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define timer_clock_2__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define timer_clock_2__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock_2__INDEX 0x03u
#define timer_clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock_2__PM_ACT_MSK 0x08u
#define timer_clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock_2__PM_STBY_MSK 0x08u

/* Left_Red_LED */
#define Left_Red_LED__0__INTTYPE CYREG_PICU3_INTTYPE1
#define Left_Red_LED__0__MASK 0x02u
#define Left_Red_LED__0__PC CYREG_PRT3_PC1
#define Left_Red_LED__0__PORT 3u
#define Left_Red_LED__0__SHIFT 1u
#define Left_Red_LED__AG CYREG_PRT3_AG
#define Left_Red_LED__AMUX CYREG_PRT3_AMUX
#define Left_Red_LED__BIE CYREG_PRT3_BIE
#define Left_Red_LED__BIT_MASK CYREG_PRT3_BIT_MASK
#define Left_Red_LED__BYP CYREG_PRT3_BYP
#define Left_Red_LED__CTL CYREG_PRT3_CTL
#define Left_Red_LED__DM0 CYREG_PRT3_DM0
#define Left_Red_LED__DM1 CYREG_PRT3_DM1
#define Left_Red_LED__DM2 CYREG_PRT3_DM2
#define Left_Red_LED__DR CYREG_PRT3_DR
#define Left_Red_LED__INP_DIS CYREG_PRT3_INP_DIS
#define Left_Red_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Left_Red_LED__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Left_Red_LED__LCD_EN CYREG_PRT3_LCD_EN
#define Left_Red_LED__MASK 0x02u
#define Left_Red_LED__PORT 3u
#define Left_Red_LED__PRT CYREG_PRT3_PRT
#define Left_Red_LED__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Left_Red_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Left_Red_LED__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Left_Red_LED__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Left_Red_LED__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Left_Red_LED__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Left_Red_LED__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Left_Red_LED__PS CYREG_PRT3_PS
#define Left_Red_LED__SHIFT 1u
#define Left_Red_LED__SLW CYREG_PRT3_SLW

/* Setting_mode */
#define Setting_mode__0__INTTYPE CYREG_PICU15_INTTYPE5
#define Setting_mode__0__MASK 0x20u
#define Setting_mode__0__PC CYREG_IO_PC_PRT15_PC5
#define Setting_mode__0__PORT 15u
#define Setting_mode__0__SHIFT 5u
#define Setting_mode__AG CYREG_PRT15_AG
#define Setting_mode__AMUX CYREG_PRT15_AMUX
#define Setting_mode__BIE CYREG_PRT15_BIE
#define Setting_mode__BIT_MASK CYREG_PRT15_BIT_MASK
#define Setting_mode__BYP CYREG_PRT15_BYP
#define Setting_mode__CTL CYREG_PRT15_CTL
#define Setting_mode__DM0 CYREG_PRT15_DM0
#define Setting_mode__DM1 CYREG_PRT15_DM1
#define Setting_mode__DM2 CYREG_PRT15_DM2
#define Setting_mode__DR CYREG_PRT15_DR
#define Setting_mode__INP_DIS CYREG_PRT15_INP_DIS
#define Setting_mode__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Setting_mode__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Setting_mode__LCD_EN CYREG_PRT15_LCD_EN
#define Setting_mode__MASK 0x20u
#define Setting_mode__PORT 15u
#define Setting_mode__PRT CYREG_PRT15_PRT
#define Setting_mode__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Setting_mode__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Setting_mode__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Setting_mode__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Setting_mode__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Setting_mode__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Setting_mode__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Setting_mode__PS CYREG_PRT15_PS
#define Setting_mode__SHIFT 5u
#define Setting_mode__SLW CYREG_PRT15_SLW

/* Front_Red_LED */
#define Front_Red_LED__0__INTTYPE CYREG_PICU0_INTTYPE4
#define Front_Red_LED__0__MASK 0x10u
#define Front_Red_LED__0__PC CYREG_PRT0_PC4
#define Front_Red_LED__0__PORT 0u
#define Front_Red_LED__0__SHIFT 4u
#define Front_Red_LED__AG CYREG_PRT0_AG
#define Front_Red_LED__AMUX CYREG_PRT0_AMUX
#define Front_Red_LED__BIE CYREG_PRT0_BIE
#define Front_Red_LED__BIT_MASK CYREG_PRT0_BIT_MASK
#define Front_Red_LED__BYP CYREG_PRT0_BYP
#define Front_Red_LED__CTL CYREG_PRT0_CTL
#define Front_Red_LED__DM0 CYREG_PRT0_DM0
#define Front_Red_LED__DM1 CYREG_PRT0_DM1
#define Front_Red_LED__DM2 CYREG_PRT0_DM2
#define Front_Red_LED__DR CYREG_PRT0_DR
#define Front_Red_LED__INP_DIS CYREG_PRT0_INP_DIS
#define Front_Red_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Front_Red_LED__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Front_Red_LED__LCD_EN CYREG_PRT0_LCD_EN
#define Front_Red_LED__MASK 0x10u
#define Front_Red_LED__PORT 0u
#define Front_Red_LED__PRT CYREG_PRT0_PRT
#define Front_Red_LED__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Front_Red_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Front_Red_LED__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Front_Red_LED__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Front_Red_LED__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Front_Red_LED__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Front_Red_LED__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Front_Red_LED__PS CYREG_PRT0_PS
#define Front_Red_LED__SHIFT 4u
#define Front_Red_LED__SLW CYREG_PRT0_SLW

/* LED_UpdateISR */
#define LED_UpdateISR__ES2_PATCH 0u
#define LED_UpdateISR__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define LED_UpdateISR__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define LED_UpdateISR__INTC_MASK 0x01u
#define LED_UpdateISR__INTC_NUMBER 0u
#define LED_UpdateISR__INTC_PRIOR_NUM 7u
#define LED_UpdateISR__INTC_PRIOR_REG CYREG_INTC_PRIOR0
#define LED_UpdateISR__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define LED_UpdateISR__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define LED_UpdateISR__INTC_VECT (CYREG_INTC_VECT_MBASE+0x00u)

/* Right_Red_LED */
#define Right_Red_LED__0__INTTYPE CYREG_PICU3_INTTYPE2
#define Right_Red_LED__0__MASK 0x04u
#define Right_Red_LED__0__PC CYREG_PRT3_PC2
#define Right_Red_LED__0__PORT 3u
#define Right_Red_LED__0__SHIFT 2u
#define Right_Red_LED__AG CYREG_PRT3_AG
#define Right_Red_LED__AMUX CYREG_PRT3_AMUX
#define Right_Red_LED__BIE CYREG_PRT3_BIE
#define Right_Red_LED__BIT_MASK CYREG_PRT3_BIT_MASK
#define Right_Red_LED__BYP CYREG_PRT3_BYP
#define Right_Red_LED__CTL CYREG_PRT3_CTL
#define Right_Red_LED__DM0 CYREG_PRT3_DM0
#define Right_Red_LED__DM1 CYREG_PRT3_DM1
#define Right_Red_LED__DM2 CYREG_PRT3_DM2
#define Right_Red_LED__DR CYREG_PRT3_DR
#define Right_Red_LED__INP_DIS CYREG_PRT3_INP_DIS
#define Right_Red_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Right_Red_LED__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Right_Red_LED__LCD_EN CYREG_PRT3_LCD_EN
#define Right_Red_LED__MASK 0x04u
#define Right_Red_LED__PORT 3u
#define Right_Red_LED__PRT CYREG_PRT3_PRT
#define Right_Red_LED__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Right_Red_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Right_Red_LED__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Right_Red_LED__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Right_Red_LED__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Right_Red_LED__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Right_Red_LED__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Right_Red_LED__PS CYREG_PRT3_PS
#define Right_Red_LED__SHIFT 2u
#define Right_Red_LED__SLW CYREG_PRT3_SLW

/* Left_Amber_LED */
#define Left_Amber_LED__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Left_Amber_LED__0__MASK 0x80u
#define Left_Amber_LED__0__PC CYREG_PRT0_PC7
#define Left_Amber_LED__0__PORT 0u
#define Left_Amber_LED__0__SHIFT 7u
#define Left_Amber_LED__AG CYREG_PRT0_AG
#define Left_Amber_LED__AMUX CYREG_PRT0_AMUX
#define Left_Amber_LED__BIE CYREG_PRT0_BIE
#define Left_Amber_LED__BIT_MASK CYREG_PRT0_BIT_MASK
#define Left_Amber_LED__BYP CYREG_PRT0_BYP
#define Left_Amber_LED__CTL CYREG_PRT0_CTL
#define Left_Amber_LED__DM0 CYREG_PRT0_DM0
#define Left_Amber_LED__DM1 CYREG_PRT0_DM1
#define Left_Amber_LED__DM2 CYREG_PRT0_DM2
#define Left_Amber_LED__DR CYREG_PRT0_DR
#define Left_Amber_LED__INP_DIS CYREG_PRT0_INP_DIS
#define Left_Amber_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Left_Amber_LED__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Left_Amber_LED__LCD_EN CYREG_PRT0_LCD_EN
#define Left_Amber_LED__MASK 0x80u
#define Left_Amber_LED__PORT 0u
#define Left_Amber_LED__PRT CYREG_PRT0_PRT
#define Left_Amber_LED__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Left_Amber_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Left_Amber_LED__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Left_Amber_LED__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Left_Amber_LED__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Left_Amber_LED__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Left_Amber_LED__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Left_Amber_LED__PS CYREG_PRT0_PS
#define Left_Amber_LED__SHIFT 7u
#define Left_Amber_LED__SLW CYREG_PRT0_SLW

/* Left_Green_LED */
#define Left_Green_LED__0__INTTYPE CYREG_PICU0_INTTYPE5
#define Left_Green_LED__0__MASK 0x20u
#define Left_Green_LED__0__PC CYREG_PRT0_PC5
#define Left_Green_LED__0__PORT 0u
#define Left_Green_LED__0__SHIFT 5u
#define Left_Green_LED__AG CYREG_PRT0_AG
#define Left_Green_LED__AMUX CYREG_PRT0_AMUX
#define Left_Green_LED__BIE CYREG_PRT0_BIE
#define Left_Green_LED__BIT_MASK CYREG_PRT0_BIT_MASK
#define Left_Green_LED__BYP CYREG_PRT0_BYP
#define Left_Green_LED__CTL CYREG_PRT0_CTL
#define Left_Green_LED__DM0 CYREG_PRT0_DM0
#define Left_Green_LED__DM1 CYREG_PRT0_DM1
#define Left_Green_LED__DM2 CYREG_PRT0_DM2
#define Left_Green_LED__DR CYREG_PRT0_DR
#define Left_Green_LED__INP_DIS CYREG_PRT0_INP_DIS
#define Left_Green_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Left_Green_LED__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Left_Green_LED__LCD_EN CYREG_PRT0_LCD_EN
#define Left_Green_LED__MASK 0x20u
#define Left_Green_LED__PORT 0u
#define Left_Green_LED__PRT CYREG_PRT0_PRT
#define Left_Green_LED__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Left_Green_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Left_Green_LED__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Left_Green_LED__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Left_Green_LED__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Left_Green_LED__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Left_Green_LED__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Left_Green_LED__PS CYREG_PRT0_PS
#define Left_Green_LED__SHIFT 5u
#define Left_Green_LED__SLW CYREG_PRT0_SLW

/* Front_Amber_LED */
#define Front_Amber_LED__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Front_Amber_LED__0__MASK 0x40u
#define Front_Amber_LED__0__PC CYREG_PRT0_PC6
#define Front_Amber_LED__0__PORT 0u
#define Front_Amber_LED__0__SHIFT 6u
#define Front_Amber_LED__AG CYREG_PRT0_AG
#define Front_Amber_LED__AMUX CYREG_PRT0_AMUX
#define Front_Amber_LED__BIE CYREG_PRT0_BIE
#define Front_Amber_LED__BIT_MASK CYREG_PRT0_BIT_MASK
#define Front_Amber_LED__BYP CYREG_PRT0_BYP
#define Front_Amber_LED__CTL CYREG_PRT0_CTL
#define Front_Amber_LED__DM0 CYREG_PRT0_DM0
#define Front_Amber_LED__DM1 CYREG_PRT0_DM1
#define Front_Amber_LED__DM2 CYREG_PRT0_DM2
#define Front_Amber_LED__DR CYREG_PRT0_DR
#define Front_Amber_LED__INP_DIS CYREG_PRT0_INP_DIS
#define Front_Amber_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Front_Amber_LED__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Front_Amber_LED__LCD_EN CYREG_PRT0_LCD_EN
#define Front_Amber_LED__MASK 0x40u
#define Front_Amber_LED__PORT 0u
#define Front_Amber_LED__PRT CYREG_PRT0_PRT
#define Front_Amber_LED__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Front_Amber_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Front_Amber_LED__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Front_Amber_LED__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Front_Amber_LED__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Front_Amber_LED__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Front_Amber_LED__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Front_Amber_LED__PS CYREG_PRT0_PS
#define Front_Amber_LED__SHIFT 6u
#define Front_Amber_LED__SLW CYREG_PRT0_SLW

/* Front_Green_LED */
#define Front_Green_LED__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Front_Green_LED__0__MASK 0x01u
#define Front_Green_LED__0__PC CYREG_PRT3_PC0
#define Front_Green_LED__0__PORT 3u
#define Front_Green_LED__0__SHIFT 0u
#define Front_Green_LED__AG CYREG_PRT3_AG
#define Front_Green_LED__AMUX CYREG_PRT3_AMUX
#define Front_Green_LED__BIE CYREG_PRT3_BIE
#define Front_Green_LED__BIT_MASK CYREG_PRT3_BIT_MASK
#define Front_Green_LED__BYP CYREG_PRT3_BYP
#define Front_Green_LED__CTL CYREG_PRT3_CTL
#define Front_Green_LED__DM0 CYREG_PRT3_DM0
#define Front_Green_LED__DM1 CYREG_PRT3_DM1
#define Front_Green_LED__DM2 CYREG_PRT3_DM2
#define Front_Green_LED__DR CYREG_PRT3_DR
#define Front_Green_LED__INP_DIS CYREG_PRT3_INP_DIS
#define Front_Green_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Front_Green_LED__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Front_Green_LED__LCD_EN CYREG_PRT3_LCD_EN
#define Front_Green_LED__MASK 0x01u
#define Front_Green_LED__PORT 3u
#define Front_Green_LED__PRT CYREG_PRT3_PRT
#define Front_Green_LED__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Front_Green_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Front_Green_LED__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Front_Green_LED__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Front_Green_LED__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Front_Green_LED__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Front_Green_LED__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Front_Green_LED__PS CYREG_PRT3_PS
#define Front_Green_LED__SHIFT 0u
#define Front_Green_LED__SLW CYREG_PRT3_SLW

/* LED_UpdateTimer */
#define LED_UpdateTimer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define LED_UpdateTimer_TimerUDB_rstSts_stsreg__0__POS 0
#define LED_UpdateTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define LED_UpdateTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define LED_UpdateTimer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define LED_UpdateTimer_TimerUDB_rstSts_stsreg__2__POS 2
#define LED_UpdateTimer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define LED_UpdateTimer_TimerUDB_rstSts_stsreg__3__POS 3
#define LED_UpdateTimer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define LED_UpdateTimer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB02_MSK
#define LED_UpdateTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define LED_UpdateTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define LED_UpdateTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define LED_UpdateTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define LED_UpdateTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define LED_UpdateTimer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB02_ST
#define LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB02_CTL
#define LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB02_CTL
#define LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define LED_UpdateTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB02_MSK
#define LED_UpdateTimer_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define LED_UpdateTimer_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define LED_UpdateTimer_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define LED_UpdateTimer_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define LED_UpdateTimer_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define LED_UpdateTimer_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define LED_UpdateTimer_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define LED_UpdateTimer_TimerUDB_sT8_timerdp_u0__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define LED_UpdateTimer_TimerUDB_sT8_timerdp_u0__A0_REG CYREG_B0_UDB01_A0
#define LED_UpdateTimer_TimerUDB_sT8_timerdp_u0__A1_REG CYREG_B0_UDB01_A1
#define LED_UpdateTimer_TimerUDB_sT8_timerdp_u0__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define LED_UpdateTimer_TimerUDB_sT8_timerdp_u0__D0_REG CYREG_B0_UDB01_D0
#define LED_UpdateTimer_TimerUDB_sT8_timerdp_u0__D1_REG CYREG_B0_UDB01_D1
#define LED_UpdateTimer_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define LED_UpdateTimer_TimerUDB_sT8_timerdp_u0__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define LED_UpdateTimer_TimerUDB_sT8_timerdp_u0__F0_REG CYREG_B0_UDB01_F0
#define LED_UpdateTimer_TimerUDB_sT8_timerdp_u0__F1_REG CYREG_B0_UDB01_F1

/* Right_Amber_LED */
#define Right_Amber_LED__0__INTTYPE CYREG_PICU3_INTTYPE4
#define Right_Amber_LED__0__MASK 0x10u
#define Right_Amber_LED__0__PC CYREG_PRT3_PC4
#define Right_Amber_LED__0__PORT 3u
#define Right_Amber_LED__0__SHIFT 4u
#define Right_Amber_LED__AG CYREG_PRT3_AG
#define Right_Amber_LED__AMUX CYREG_PRT3_AMUX
#define Right_Amber_LED__BIE CYREG_PRT3_BIE
#define Right_Amber_LED__BIT_MASK CYREG_PRT3_BIT_MASK
#define Right_Amber_LED__BYP CYREG_PRT3_BYP
#define Right_Amber_LED__CTL CYREG_PRT3_CTL
#define Right_Amber_LED__DM0 CYREG_PRT3_DM0
#define Right_Amber_LED__DM1 CYREG_PRT3_DM1
#define Right_Amber_LED__DM2 CYREG_PRT3_DM2
#define Right_Amber_LED__DR CYREG_PRT3_DR
#define Right_Amber_LED__INP_DIS CYREG_PRT3_INP_DIS
#define Right_Amber_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Right_Amber_LED__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Right_Amber_LED__LCD_EN CYREG_PRT3_LCD_EN
#define Right_Amber_LED__MASK 0x10u
#define Right_Amber_LED__PORT 3u
#define Right_Amber_LED__PRT CYREG_PRT3_PRT
#define Right_Amber_LED__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Right_Amber_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Right_Amber_LED__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Right_Amber_LED__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Right_Amber_LED__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Right_Amber_LED__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Right_Amber_LED__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Right_Amber_LED__PS CYREG_PRT3_PS
#define Right_Amber_LED__SHIFT 4u
#define Right_Amber_LED__SLW CYREG_PRT3_SLW

/* Right_Green_LED */
#define Right_Green_LED__0__INTTYPE CYREG_PICU3_INTTYPE6
#define Right_Green_LED__0__MASK 0x40u
#define Right_Green_LED__0__PC CYREG_PRT3_PC6
#define Right_Green_LED__0__PORT 3u
#define Right_Green_LED__0__SHIFT 6u
#define Right_Green_LED__AG CYREG_PRT3_AG
#define Right_Green_LED__AMUX CYREG_PRT3_AMUX
#define Right_Green_LED__BIE CYREG_PRT3_BIE
#define Right_Green_LED__BIT_MASK CYREG_PRT3_BIT_MASK
#define Right_Green_LED__BYP CYREG_PRT3_BYP
#define Right_Green_LED__CTL CYREG_PRT3_CTL
#define Right_Green_LED__DM0 CYREG_PRT3_DM0
#define Right_Green_LED__DM1 CYREG_PRT3_DM1
#define Right_Green_LED__DM2 CYREG_PRT3_DM2
#define Right_Green_LED__DR CYREG_PRT3_DR
#define Right_Green_LED__INP_DIS CYREG_PRT3_INP_DIS
#define Right_Green_LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Right_Green_LED__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Right_Green_LED__LCD_EN CYREG_PRT3_LCD_EN
#define Right_Green_LED__MASK 0x40u
#define Right_Green_LED__PORT 3u
#define Right_Green_LED__PRT CYREG_PRT3_PRT
#define Right_Green_LED__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Right_Green_LED__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Right_Green_LED__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Right_Green_LED__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Right_Green_LED__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Right_Green_LED__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Right_Green_LED__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Right_Green_LED__PS CYREG_PRT3_PS
#define Right_Green_LED__SHIFT 6u
#define Right_Green_LED__SLW CYREG_PRT3_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "TrafficLightVersion1.2"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x1E028069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x01u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000001Fu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO0 3.3
#define CYDEV_VDDIO0_MV 3300
#define CYDEV_VDDIO1 3.3
#define CYDEV_VDDIO1_MV 3300
#define CYDEV_VDDIO2 3.3
#define CYDEV_VDDIO2_MV 3300
#define CYDEV_VDDIO3 3.3
#define CYDEV_VDDIO3_MV 3300
#define CYDEV_VIO0 3.3
#define CYDEV_VIO0_MV 3300
#define CYDEV_VIO1 3.3
#define CYDEV_VIO1_MV 3300
#define CYDEV_VIO2 3.3
#define CYDEV_VIO2_MV 3300
#define CYDEV_VIO3 3.3
#define CYDEV_VIO3_MV 3300
#define CYIPBLOCK_DP8051_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
