hmLoadTopic({
hmKeywords:"",
hmTitle:"9.2 SMP Design Philosophy",
hmDescription:"EMulatR follows five core SMP principles:  True symmetry — all CPUs are peers. There is no \"master\" CPU. Any CPU can boot, handle interrupts, or execute PAL code. Per-CPU execut",
hmPrevLink:"9_1-purpose-of-this-chapter.html",
hmNextLink:"chapter-9_3-cpu-instantiation-.html",
hmParentLink:"chapter9-smparchitecture.html",
hmBreadCrumbs:"<a href=\"license-_-attributions.html\">ASA-EMulatR Reference Guide<\/a> &gt; <a href=\"index.html\">Introduction<\/a> &gt; <a href=\"architecture-overview.html\">Architecture Overview<\/a> &gt; <a href=\"chapter9-smparchitecture.html\">Chapter 9 - SMP Architecture<\/a>",
hmTitlePath:"ASA-EMulatR Reference Guide > Introduction > Architecture Overview > Chapter 9 - SMP Architecture > 9.2 SMP Design Philosophy",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">9.2 SMP Design Philosophy<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\">EMulatR follows five core SMP principles:<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">1.<\/span>True symmetry — all CPUs are peers. There is no &quot;master&quot; CPU. Any CPU can boot, handle interrupts, or execute PAL code.<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">2.<\/span>Per-CPU execution, shared memory — each CPU runs independently in its own thread but observes a shared physical address space (one global GuestMemory instance).<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">3.<\/span>Weak ordering by default — memory ordering is not implied across CPUs. Without explicit barriers, a store on CPU 0 may be observed at any time (or never) by CPU 1.<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">4.<\/span>Explicit synchronization — ordering and coordination occur only through defined mechanisms: barriers (MB\/WMB), IPIs, PAL operations, and atomic instructions (LL\/SC).<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">5.<\/span>Deterministic correctness over speculative cleverness — the emulator prioritizes verifiable correctness over performance optimization, making SMP behavior observable and debuggable.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_SeeAlso\" style=\"page-break-after: avoid;\"><span class=\"f_SeeAlso\">See Also: <a href=\"chapter-5_2-design-philosophy.html\" class=\"topiclink\">5.2 Design Philosophy (weak ordering)<\/a>.<\/span><\/p>\n\r"
})
