
CM730.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000134  08000000  08000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .flashtext    00000000  08000134  08000134  000102f8  2**0
                  CONTENTS
  2 .text         0000499c  08000134  08000134  00008134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .data         000002f8  20000000  08004ad0  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00001114  200002f8  08004dc8  000102f8  2**2
                  ALLOC
  5 ._usrstack    00000100  2000140c  08005edc  000102f8  2**0
                  ALLOC
  6 .comment      00000070  00000000  00000000  000102f8  2**0
                  CONTENTS, READONLY
  7 .ARM.attributes 00000031  00000000  00000000  00010368  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000360  00000000  00000000  000103a0  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0000da14  00000000  00000000  00010700  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002fb1  00000000  00000000  0001e114  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00002b0d  00000000  00000000  000210c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00002488  00000000  00000000  00023bd4  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000043df  00000000  00000000  0002605c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00005faf  00000000  00000000  0002a43b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000000a8  00000000  00000000  000303ea  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .isr_vector:

08000000 <g_pfnVectors>:
 8000000:	20010000 	andcs	r0, r1, r0
 8000004:	0800476d 	stmdaeq	r0, {r0, r2, r3, r5, r6, r8, r9, sl, lr}
 8000008:	08000135 	stmdaeq	r0, {r0, r2, r4, r5, r8}
 800000c:	08000137 	stmdaeq	r0, {r0, r1, r2, r4, r5, r8}
 8000010:	08000139 	stmdaeq	r0, {r0, r3, r4, r5, r8}
 8000014:	0800013b 	stmdaeq	r0, {r0, r1, r3, r4, r5, r8}
 8000018:	0800013d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r8}
	...
 800002c:	08000141 	stmdaeq	r0, {r0, r6, r8}
 8000030:	0800013f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r8}
 8000034:	00000000 	andeq	r0, r0, r0
 8000038:	08000143 	stmdaeq	r0, {r0, r1, r6, r8}
 800003c:	08000145 	stmdaeq	r0, {r0, r2, r6, r8}
 8000040:	08000149 	stmdaeq	r0, {r0, r3, r6, r8}
 8000044:	0800014b 	stmdaeq	r0, {r0, r1, r3, r6, r8}
 8000048:	0800014d 	stmdaeq	r0, {r0, r2, r3, r6, r8}
 800004c:	0800014f 	stmdaeq	r0, {r0, r1, r2, r3, r6, r8}
 8000050:	08000151 	stmdaeq	r0, {r0, r4, r6, r8}
 8000054:	08000153 	stmdaeq	r0, {r0, r1, r4, r6, r8}
 8000058:	08000155 	stmdaeq	r0, {r0, r2, r4, r6, r8}
 800005c:	08000157 	stmdaeq	r0, {r0, r1, r2, r4, r6, r8}
 8000060:	08000159 	stmdaeq	r0, {r0, r3, r4, r6, r8}
 8000064:	0800015b 	stmdaeq	r0, {r0, r1, r3, r4, r6, r8}
 8000068:	0800015d 	stmdaeq	r0, {r0, r2, r3, r4, r6, r8}
	...
 8000088:	0800016d 	stmdaeq	r0, {r0, r2, r3, r5, r6, r8}
 800008c:	08000171 	stmdaeq	r0, {r0, r4, r5, r6, r8}
 8000090:	08000173 	stmdaeq	r0, {r0, r1, r4, r5, r6, r8}
 8000094:	08000175 	stmdaeq	r0, {r0, r2, r4, r5, r6, r8}
 8000098:	08000177 	stmdaeq	r0, {r0, r1, r2, r4, r5, r6, r8}
 800009c:	08000179 	stmdaeq	r0, {r0, r3, r4, r5, r6, r8}
 80000a0:	0800017b 	stmdaeq	r0, {r0, r1, r3, r4, r5, r6, r8}
 80000a4:	0800017d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r8}
 80000a8:	0800017f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, r8}
 80000ac:	08000181 	stmdaeq	r0, {r0, r7, r8}
 80000b0:	08000183 	stmdaeq	r0, {r0, r1, r7, r8}
 80000b4:	08000225 	stmdaeq	r0, {r0, r2, r5, r9}
 80000b8:	08000227 	stmdaeq	r0, {r0, r1, r2, r5, r9}
 80000bc:	08000229 	stmdaeq	r0, {r0, r3, r5, r9}
 80000c0:	0800022b 	stmdaeq	r0, {r0, r1, r3, r5, r9}
 80000c4:	0800022d 	stmdaeq	r0, {r0, r2, r3, r5, r9}
 80000c8:	0800022f 	stmdaeq	r0, {r0, r1, r2, r3, r5, r9}
 80000cc:	08000231 	stmdaeq	r0, {r0, r4, r5, r9}
 80000d0:	08000233 	stmdaeq	r0, {r0, r1, r4, r5, r9}
 80000d4:	08000235 	stmdaeq	r0, {r0, r2, r4, r5, r9}
 80000d8:	08000239 	stmdaeq	r0, {r0, r3, r4, r5, r9}
 80000dc:	0800023b 	stmdaeq	r0, {r0, r1, r3, r4, r5, r9}
 80000e0:	0800023f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r9}
 80000e4:	08000241 	stmdaeq	r0, {r0, r6, r9}
 80000e8:	08000243 	stmdaeq	r0, {r0, r1, r6, r9}
 80000ec:	08000245 	stmdaeq	r0, {r0, r2, r6, r9}
 80000f0:	08000247 	stmdaeq	r0, {r0, r1, r2, r6, r9}
 80000f4:	08000249 	stmdaeq	r0, {r0, r3, r6, r9}
 80000f8:	0800024b 	stmdaeq	r0, {r0, r1, r3, r6, r9}
 80000fc:	0800024d 	stmdaeq	r0, {r0, r2, r3, r6, r9}
 8000100:	0800024f 	stmdaeq	r0, {r0, r1, r2, r3, r6, r9}
 8000104:	08000251 	stmdaeq	r0, {r0, r4, r6, r9}
 8000108:	08000253 	stmdaeq	r0, {r0, r1, r4, r6, r9}
 800010c:	08000255 	stmdaeq	r0, {r0, r2, r4, r6, r9}
 8000110:	08000257 	stmdaeq	r0, {r0, r1, r2, r4, r6, r9}
 8000114:	08000259 	stmdaeq	r0, {r0, r3, r4, r6, r9}
 8000118:	0800025d 	stmdaeq	r0, {r0, r2, r3, r4, r6, r9}
 800011c:	0800025f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r6, r9}
 8000120:	08000261 	stmdaeq	r0, {r0, r5, r6, r9}
 8000124:	08000263 	stmdaeq	r0, {r0, r1, r5, r6, r9}
 8000128:	08000265 	stmdaeq	r0, {r0, r2, r5, r6, r9}
 800012c:	08000267 	stmdaeq	r0, {r0, r1, r2, r5, r6, r9}
 8000130:	0000f85f 	andeq	pc, r0, pc, asr r8	; <UNPREDICTABLE>

Disassembly of section .text:

08000134 <NMIException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NMIException(void)
{
 8000134:	4770      	bx	lr

08000136 <HardFaultException>:
void HardFaultException(void)
{
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8000136:	e7fe      	b.n	8000136 <HardFaultException>

08000138 <MemManageException>:
void MemManageException(void)
{
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8000138:	e7fe      	b.n	8000138 <MemManageException>

0800013a <BusFaultException>:
void BusFaultException(void)
{
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 800013a:	e7fe      	b.n	800013a <BusFaultException>

0800013c <UsageFaultException>:
void UsageFaultException(void)
{
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 800013c:	e7fe      	b.n	800013c <UsageFaultException>

0800013e <DebugMonitor>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DebugMonitor(void)
{
 800013e:	4770      	bx	lr

08000140 <SVCHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SVCHandler(void)
{
 8000140:	4770      	bx	lr

08000142 <PendSVC>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PendSVC(void)
{
 8000142:	4770      	bx	lr

08000144 <SysTickHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SysTickHandler(void)
{
	__ISR_DELAY();
 8000144:	f001 bb16 	b.w	8001774 <__ISR_DELAY>

08000148 <WWDG_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void WWDG_IRQHandler(void)
{
 8000148:	4770      	bx	lr

0800014a <PVD_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PVD_IRQHandler(void)
{
 800014a:	4770      	bx	lr

0800014c <TAMPER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TAMPER_IRQHandler(void)
{
 800014c:	4770      	bx	lr

0800014e <RTC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTC_IRQHandler(void)
{
 800014e:	4770      	bx	lr

08000150 <FLASH_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FLASH_IRQHandler(void)
{
 8000150:	4770      	bx	lr

08000152 <RCC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_IRQHandler(void)
{
 8000152:	4770      	bx	lr

08000154 <EXTI0_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI0_IRQHandler(void)
{
 8000154:	4770      	bx	lr

08000156 <EXTI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI1_IRQHandler(void)
{
 8000156:	4770      	bx	lr

08000158 <EXTI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI2_IRQHandler(void)
{
 8000158:	4770      	bx	lr

0800015a <EXTI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI3_IRQHandler(void)
{
 800015a:	4770      	bx	lr

0800015c <EXTI4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI4_IRQHandler(void)
{
 800015c:	4770      	bx	lr

0800015e <DMA1_Channel1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel1_IRQHandler(void)
{
 800015e:	4770      	bx	lr

08000160 <DMA1_Channel2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel2_IRQHandler(void)
{
 8000160:	4770      	bx	lr

08000162 <DMA1_Channel3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel3_IRQHandler(void)
{
 8000162:	4770      	bx	lr

08000164 <DMA1_Channel4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel4_IRQHandler(void)
{
 8000164:	4770      	bx	lr

08000166 <DMA1_Channel5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel5_IRQHandler(void)
{
 8000166:	4770      	bx	lr

08000168 <DMA1_Channel6_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel6_IRQHandler(void)
{
 8000168:	4770      	bx	lr

0800016a <DMA1_Channel7_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel7_IRQHandler(void)
{
 800016a:	4770      	bx	lr

0800016c <ADC1_2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void ADC1_2_IRQHandler(void)
{
	ISR_ADC();
 800016c:	f000 b8bb 	b.w	80002e6 <ISR_ADC>

08000170 <USB_HP_CAN_TX_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
 8000170:	4770      	bx	lr

08000172 <USB_LP_CAN_RX0_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8000172:	4770      	bx	lr

08000174 <CAN_RX1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
 8000174:	4770      	bx	lr

08000176 <CAN_SCE_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
 8000176:	4770      	bx	lr

08000178 <EXTI9_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI9_5_IRQHandler(void)
{
 8000178:	4770      	bx	lr

0800017a <TIM1_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
 800017a:	4770      	bx	lr

0800017c <TIM1_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
 800017c:	4770      	bx	lr

0800017e <TIM1_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
 800017e:	4770      	bx	lr

08000180 <TIM1_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
 8000180:	4770      	bx	lr

08000182 <TIM2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM2_IRQHandler(void)
{
 8000182:	b538      	push	{r3, r4, r5, lr}
	static byte b1Sec=0;

	if (TIM_GetITStatus(TIM2, TIM_IT_CC4) != RESET) // 120us, 8000Hz
 8000184:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000188:	2110      	movs	r1, #16
 800018a:	f004 f906 	bl	800439a <TIM_GetITStatus>
 800018e:	2800      	cmp	r0, #0
 8000190:	d041      	beq.n	8000216 <TIM2_IRQHandler+0x94>
	{
		TIM_ClearITPendingBit(TIM2, TIM_IT_CC4);
 8000192:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000196:	2110      	movs	r1, #16
 8000198:	f004 f90a 	bl	80043b0 <TIM_ClearITPendingBit>
		ISR_ADC();
 800019c:	f000 f8a3 	bl	80002e6 <ISR_ADC>
    TIM_SetCounter(TIM2, 0);
 80001a0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80001a4:	2100      	movs	r1, #0
 80001a6:	f004 f804 	bl	80041b2 <TIM_SetCounter>
    TIM_SetCompare4(TIM2, CCR4_Val);
 80001aa:	4b1b      	ldr	r3, [pc, #108]	; (8000218 <TIM2_IRQHandler+0x96>)


		if( !( gwCounter1 & 7 ) ) // 840us
 80001ac:	4c1b      	ldr	r4, [pc, #108]	; (800021c <TIM2_IRQHandler+0x9a>)
	if (TIM_GetITStatus(TIM2, TIM_IT_CC4) != RESET) // 120us, 8000Hz
	{
		TIM_ClearITPendingBit(TIM2, TIM_IT_CC4);
		ISR_ADC();
    TIM_SetCounter(TIM2, 0);
    TIM_SetCompare4(TIM2, CCR4_Val);
 80001ae:	8819      	ldrh	r1, [r3, #0]
 80001b0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80001b4:	b289      	uxth	r1, r1
 80001b6:	f004 f806 	bl	80041c6 <TIM_SetCompare4>


		if( !( gwCounter1 & 7 ) ) // 840us
 80001ba:	8823      	ldrh	r3, [r4, #0]
 80001bc:	0758      	lsls	r0, r3, #29
 80001be:	d101      	bne.n	80001c4 <TIM2_IRQHandler+0x42>
		{
			ISR_1ms_TIMER();
 80001c0:	f000 f87e 	bl	80002c0 <ISR_1ms_TIMER>
		}

		if( !( gwCounter1 & 3 ) ) // 480us, 2000Hz
 80001c4:	8823      	ldrh	r3, [r4, #0]
 80001c6:	0799      	lsls	r1, r3, #30
 80001c8:	d101      	bne.n	80001ce <TIM2_IRQHandler+0x4c>
		{
			ISR_LED_RGB_TIMER();
 80001ca:	f000 f889 	bl	80002e0 <ISR_LED_RGB_TIMER>

		}
		if( !( gwCounter1 & 31 ) ) // 3840us, 250Hz
 80001ce:	8823      	ldrh	r3, [r4, #0]
 80001d0:	06da      	lsls	r2, r3, #27
 80001d2:	d107      	bne.n	80001e4 <TIM2_IRQHandler+0x62>
		{
			ISR_SPI_READ();
 80001d4:	f000 f87c 	bl	80002d0 <ISR_SPI_READ>
			__ISR_Buzzer_Manage();
 80001d8:	f001 fe60 	bl	8001e9c <__ISR_Buzzer_Manage>
			GB_BUTTON = ReadButton();
 80001dc:	f000 fec6 	bl	8000f6c <ReadButton>
 80001e0:	4b0f      	ldr	r3, [pc, #60]	; (8000220 <TIM2_IRQHandler+0x9e>)
 80001e2:	7798      	strb	r0, [r3, #30]
		}

		if( !( gwCounter1 & 0x3FF ) ) // 125ms
 80001e4:	8825      	ldrh	r5, [r4, #0]
 80001e6:	f3c5 0509 	ubfx	r5, r5, #0, #10
 80001ea:	b985      	cbnz	r5, 800020e <TIM2_IRQHandler+0x8c>
		{
			LED_SetState(LED_RX,OFF);
 80001ec:	2010      	movs	r0, #16
 80001ee:	4629      	mov	r1, r5
 80001f0:	f000 fed4 	bl	8000f9c <LED_SetState>
			LED_SetState(LED_TX,OFF);
 80001f4:	2008      	movs	r0, #8
 80001f6:	4629      	mov	r1, r5
 80001f8:	f000 fed0 	bl	8000f9c <LED_SetState>

			if( !(b1Sec&0x07) )
 80001fc:	4b07      	ldr	r3, [pc, #28]	; (800021c <TIM2_IRQHandler+0x9a>)
 80001fe:	789b      	ldrb	r3, [r3, #2]
 8000200:	075b      	lsls	r3, r3, #29
 8000202:	d101      	bne.n	8000208 <TIM2_IRQHandler+0x86>
			{
				ISR_BATTERY_CHECK();
 8000204:	f000 f830 	bl	8000268 <ISR_BATTERY_CHECK>
			}

			b1Sec++;
 8000208:	78a3      	ldrb	r3, [r4, #2]
 800020a:	3301      	adds	r3, #1
 800020c:	70a3      	strb	r3, [r4, #2]
		if( !( Counter1 & 32 ) ) // 3960us, 250Hz
		{

		}
		*/
		gwCounter1++;
 800020e:	8823      	ldrh	r3, [r4, #0]
 8000210:	3301      	adds	r3, #1
 8000212:	b29b      	uxth	r3, r3
 8000214:	8023      	strh	r3, [r4, #0]
 8000216:	bd38      	pop	{r3, r4, r5, pc}
 8000218:	20000128 	andcs	r0, r0, r8, lsr #2
 800021c:	200002f8 	strdcs	r0, [r0], -r8
 8000220:	20000513 	andcs	r0, r0, r3, lsl r5

08000224 <TIM3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM3_IRQHandler(void)
{
 8000224:	4770      	bx	lr

08000226 <TIM4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM4_IRQHandler(void)
{
 8000226:	4770      	bx	lr

08000228 <I2C1_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
 8000228:	4770      	bx	lr

0800022a <I2C1_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
 800022a:	4770      	bx	lr

0800022c <I2C2_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
 800022c:	4770      	bx	lr

0800022e <I2C2_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
 800022e:	4770      	bx	lr

08000230 <SPI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI1_IRQHandler(void)
{
 8000230:	4770      	bx	lr

08000232 <SPI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI2_IRQHandler(void)
{
 8000232:	4770      	bx	lr

08000234 <USART1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USART1_IRQHandler(void)
{
	ISR_USART_DXL();
 8000234:	f000 b84e 	b.w	80002d4 <ISR_USART_DXL>

08000238 <USART2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART2_IRQHandler(void)
{
 8000238:	4770      	bx	lr

0800023a <USART3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USART3_IRQHandler(void)
{
	ISR_USART_PC();
 800023a:	f000 b84f 	b.w	80002dc <ISR_USART_PC>

0800023e <EXTI15_10_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI15_10_IRQHandler(void)
{
 800023e:	4770      	bx	lr

08000240 <RTCAlarm_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
 8000240:	4770      	bx	lr

08000242 <USBWakeUp_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
 8000242:	4770      	bx	lr

08000244 <TIM8_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_BRK_IRQHandler(void)
{
 8000244:	4770      	bx	lr

08000246 <TIM8_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_UP_IRQHandler(void)
{
 8000246:	4770      	bx	lr

08000248 <TIM8_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_TRG_COM_IRQHandler(void)
{
 8000248:	4770      	bx	lr

0800024a <TIM8_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_CC_IRQHandler(void)
{
 800024a:	4770      	bx	lr

0800024c <ADC3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void ADC3_IRQHandler(void)
{
 800024c:	4770      	bx	lr

0800024e <FSMC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FSMC_IRQHandler(void)
{
 800024e:	4770      	bx	lr

08000250 <SDIO_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SDIO_IRQHandler(void)
{
 8000250:	4770      	bx	lr

08000252 <TIM5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM5_IRQHandler(void)
{
 8000252:	4770      	bx	lr

08000254 <SPI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI3_IRQHandler(void)
{
 8000254:	4770      	bx	lr

08000256 <UART4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UART4_IRQHandler(void)
{
 8000256:	4770      	bx	lr

08000258 <UART5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void UART5_IRQHandler(void)
{
	ISR_USART_ZIGBEE();
 8000258:	f000 b83e 	b.w	80002d8 <ISR_USART_ZIGBEE>

0800025c <TIM6_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM6_IRQHandler(void)
{
 800025c:	4770      	bx	lr

0800025e <TIM7_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM7_IRQHandler(void)
{
 800025e:	4770      	bx	lr

08000260 <DMA2_Channel1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel1_IRQHandler(void)
{
 8000260:	4770      	bx	lr

08000262 <DMA2_Channel2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel2_IRQHandler(void)
{
 8000262:	4770      	bx	lr

08000264 <DMA2_Channel3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel3_IRQHandler(void)
{
 8000264:	4770      	bx	lr

08000266 <DMA2_Channel4_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel4_5_IRQHandler(void)
{
 8000266:	4770      	bx	lr

08000268 <ISR_BATTERY_CHECK>:

/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/
#define LOW_BATTERY_LIMIT
void ISR_BATTERY_CHECK(void)
{
 8000268:	b508      	push	{r3, lr}

	static byte bLowBatteryCount;
	GB_ADC0_VOLTAGE = getVoltage();
 800026a:	f001 fa99 	bl	80017a0 <getVoltage>
 800026e:	4a12      	ldr	r2, [pc, #72]	; (80002b8 <ISR_BATTERY_CHECK+0x50>)
 8000270:	f882 0032 	strb.w	r0, [r2, #50]	; 0x32

	//if (  GB_ADC0_VOLTAGE <= VOLTAGE_LEVEL_0 ) {
	if (  GB_ADC0_VOLTAGE <= VOLTAGE_LEVEL_1 && GB_ADC0_VOLTAGE > 130) {
 8000274:	f892 3032 	ldrb.w	r3, [r2, #50]	; 0x32
 8000278:	2b6e      	cmp	r3, #110	; 0x6e
 800027a:	4b10      	ldr	r3, [pc, #64]	; (80002bc <ISR_BATTERY_CHECK+0x54>)
 800027c:	d808      	bhi.n	8000290 <ISR_BATTERY_CHECK+0x28>
 800027e:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8000282:	2a82      	cmp	r2, #130	; 0x82
 8000284:	d904      	bls.n	8000290 <ISR_BATTERY_CHECK+0x28>
		if (bLowBatteryCount < LOW_BATTERY_COUNT) bLowBatteryCount++;
 8000286:	781a      	ldrb	r2, [r3, #0]
 8000288:	2a13      	cmp	r2, #19
 800028a:	d803      	bhi.n	8000294 <ISR_BATTERY_CHECK+0x2c>
 800028c:	3201      	adds	r2, #1
 800028e:	e000      	b.n	8000292 <ISR_BATTERY_CHECK+0x2a>
	}
	else {
		bLowBatteryCount = 0;
 8000290:	2200      	movs	r2, #0
 8000292:	701a      	strb	r2, [r3, #0]
	}

	if ( bLowBatteryCount == LOW_BATTERY_COUNT  )
 8000294:	781b      	ldrb	r3, [r3, #0]
 8000296:	2b14      	cmp	r3, #20
 8000298:	d10c      	bne.n	80002b4 <ISR_BATTERY_CHECK+0x4c>
	{
		setBuzzerPlayLength(SOUND_LOW_VOLTAGE_LENGTH);
 800029a:	20ff      	movs	r0, #255	; 0xff
 800029c:	f001 fd94 	bl	8001dc8 <setBuzzerPlayLength>
		setBuzzerData(SOUND_LOW_VOLTAGE_DATA);
 80002a0:	2016      	movs	r0, #22
 80002a2:	f001 fd9d 	bl	8001de0 <setBuzzerData>


		if(!getBuzzerState())
 80002a6:	f001 fda7 	bl	8001df8 <getBuzzerState>
 80002aa:	b918      	cbnz	r0, 80002b4 <ISR_BATTERY_CHECK+0x4c>

			PlayBuzzer();
		}
	}

}
 80002ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}


		if(!getBuzzerState())
		{

			PlayBuzzer();
 80002b0:	f001 bdd0 	b.w	8001e54 <PlayBuzzer>
 80002b4:	bd08      	pop	{r3, pc}
 80002b6:	bf00      	nop
 80002b8:	20000513 	andcs	r0, r0, r3, lsl r5
 80002bc:	200002fc 	strdcs	r0, [r0], -ip

080002c0 <ISR_1ms_TIMER>:

}

void ISR_1ms_TIMER(void)
{
	gbMiliSec++;
 80002c0:	4a02      	ldr	r2, [pc, #8]	; (80002cc <ISR_1ms_TIMER+0xc>)
 80002c2:	7813      	ldrb	r3, [r2, #0]
 80002c4:	3301      	adds	r3, #1
 80002c6:	b2db      	uxtb	r3, r3
 80002c8:	7013      	strb	r3, [r2, #0]
 80002ca:	4770      	bx	lr
 80002cc:	2000067b 	andcs	r0, r0, fp, ror r6

080002d0 <ISR_SPI_READ>:
}

void ISR_SPI_READ(void)
{
	__GYRO_ACC_READ_ISR();
 80002d0:	f002 b850 	b.w	8002374 <__GYRO_ACC_READ_ISR>

080002d4 <ISR_USART_DXL>:
}

void ISR_USART_DXL(void)
{
	__ISR_USART_DXL();
 80002d4:	f001 bcf0 	b.w	8001cb8 <__ISR_USART_DXL>

080002d8 <ISR_USART_ZIGBEE>:

}
void ISR_USART_ZIGBEE(void)
{
	__ISR_USART_ZIGBEE();
 80002d8:	f001 bbc6 	b.w	8001a68 <__ISR_USART_ZIGBEE>

080002dc <ISR_USART_PC>:
}

void ISR_USART_PC(void)
{
	__ISR_USART_PC();
 80002dc:	f001 bc58 	b.w	8001b90 <__ISR_USART_PC>

080002e0 <ISR_LED_RGB_TIMER>:
}



void ISR_LED_RGB_TIMER(void)
{
 80002e0:	4770      	bx	lr

080002e2 <ISR_DELAY>:
}


void ISR_DELAY(void)
{
	__ISR_DELAY();
 80002e2:	f001 ba47 	b.w	8001774 <__ISR_DELAY>

080002e6 <ISR_ADC>:
}

void ISR_ADC(void)
{
	__ISR_ADC();
 80002e6:	f001 badb 	b.w	80018a0 <__ISR_ADC>

080002ea <ISR_BUZZER>:
}

void ISR_BUZZER(void)
{
 80002ea:	4770      	bx	lr

080002ec <ISR_MOTOR_CONTROL>:

}

void ISR_MOTOR_CONTROL(void)
{
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <zgb_initialize>:
unsigned short gwRcvData;
unsigned char gbRcvFlag;
unsigned short gwMyZigbeeID;

int zgb_initialize( int devIndex )
{
 80002f0:	b508      	push	{r3, lr}
	if( zgb_hal_open( devIndex, XBEE_PORT_BAUD ) == 0) // Always fixed baudrate
 80002f2:	4905      	ldr	r1, [pc, #20]	; (8000308 <zgb_initialize+0x18>)
 80002f4:	f000 f8ea 	bl	80004cc <zgb_hal_open>
 80002f8:	b128      	cbz	r0, 8000306 <zgb_initialize+0x16>
		return 0;

	gbRcvFlag = 0;
 80002fa:	4b04      	ldr	r3, [pc, #16]	; (800030c <zgb_initialize+0x1c>)
 80002fc:	2200      	movs	r2, #0
 80002fe:	701a      	strb	r2, [r3, #0]
	gwRcvData = 0;
 8000300:	805a      	strh	r2, [r3, #2]
	gbRcvPacketNum = 0;
 8000302:	711a      	strb	r2, [r3, #4]
	return 1;
 8000304:	2001      	movs	r0, #1
}
 8000306:	bd08      	pop	{r3, pc}
 8000308:	000f4240 	andeq	r4, pc, r0, asr #4
 800030c:	20000302 	andcs	r0, r0, r2, lsl #6

08000310 <zgb_terminate>:

void zgb_terminate(void)
{
	zgb_hal_close();
 8000310:	f000 b8e4 	b.w	80004dc <zgb_hal_close>

08000314 <zgb_tx_data>:
}

int zgb_tx_data(int data)
{
 8000314:	b507      	push	{r0, r1, r2, lr}
	unsigned char SndPacket[6];
	unsigned short word = (unsigned short)data;
	unsigned char lowbyte = (unsigned char)(word & 0xff);
 8000316:	b2c3      	uxtb	r3, r0
	unsigned char highbyte = (unsigned char)((word >> 8) & 0xff);
 8000318:	f3c0 2007 	ubfx	r0, r0, #8, #8

	SndPacket[0] = 0xff;
	SndPacket[1] = 0x55;
	SndPacket[2] = lowbyte;
	SndPacket[3] = ~lowbyte;
	SndPacket[4] = highbyte;
 800031c:	f88d 0004 	strb.w	r0, [sp, #4]
	SndPacket[5] = ~highbyte;
 8000320:	43c0      	mvns	r0, r0
	unsigned char lowbyte = (unsigned char)(word & 0xff);
	unsigned char highbyte = (unsigned char)((word >> 8) & 0xff);

	SndPacket[0] = 0xff;
	SndPacket[1] = 0x55;
	SndPacket[2] = lowbyte;
 8000322:	f88d 3002 	strb.w	r3, [sp, #2]
	SndPacket[3] = ~lowbyte;
 8000326:	43db      	mvns	r3, r3
	unsigned char SndPacket[6];
	unsigned short word = (unsigned short)data;
	unsigned char lowbyte = (unsigned char)(word & 0xff);
	unsigned char highbyte = (unsigned char)((word >> 8) & 0xff);

	SndPacket[0] = 0xff;
 8000328:	22ff      	movs	r2, #255	; 0xff
 800032a:	f88d 2000 	strb.w	r2, [sp]
	SndPacket[1] = 0x55;
	SndPacket[2] = lowbyte;
	SndPacket[3] = ~lowbyte;
	SndPacket[4] = highbyte;
	SndPacket[5] = ~highbyte;
 800032e:	f88d 0005 	strb.w	r0, [sp, #5]
	unsigned short word = (unsigned short)data;
	unsigned char lowbyte = (unsigned char)(word & 0xff);
	unsigned char highbyte = (unsigned char)((word >> 8) & 0xff);

	SndPacket[0] = 0xff;
	SndPacket[1] = 0x55;
 8000332:	2255      	movs	r2, #85	; 0x55
	SndPacket[2] = lowbyte;
	SndPacket[3] = ~lowbyte;
	SndPacket[4] = highbyte;
	SndPacket[5] = ~highbyte;

	if( zgb_hal_tx( SndPacket, 6 ) != 6 )
 8000334:	4668      	mov	r0, sp
 8000336:	2106      	movs	r1, #6
	unsigned char highbyte = (unsigned char)((word >> 8) & 0xff);

	SndPacket[0] = 0xff;
	SndPacket[1] = 0x55;
	SndPacket[2] = lowbyte;
	SndPacket[3] = ~lowbyte;
 8000338:	f88d 3003 	strb.w	r3, [sp, #3]
	unsigned short word = (unsigned short)data;
	unsigned char lowbyte = (unsigned char)(word & 0xff);
	unsigned char highbyte = (unsigned char)((word >> 8) & 0xff);

	SndPacket[0] = 0xff;
	SndPacket[1] = 0x55;
 800033c:	f88d 2001 	strb.w	r2, [sp, #1]
	SndPacket[2] = lowbyte;
	SndPacket[3] = ~lowbyte;
	SndPacket[4] = highbyte;
	SndPacket[5] = ~highbyte;

	if( zgb_hal_tx( SndPacket, 6 ) != 6 )
 8000340:	f000 f8cd 	bl	80004de <zgb_hal_tx>
		return 0;

	return 1;
}
 8000344:	1f83      	subs	r3, r0, #6
 8000346:	4258      	negs	r0, r3
 8000348:	4158      	adcs	r0, r3
 800034a:	b003      	add	sp, #12
 800034c:	f85d fb04 	ldr.w	pc, [sp], #4

08000350 <zgb_rx_check>:

int zgb_rx_check(void)
{
 8000350:	b570      	push	{r4, r5, r6, lr}
	int RcvNum;
	unsigned char checksum;
	int i, j;

	if(gbRcvFlag == 1)
 8000352:	4c2c      	ldr	r4, [pc, #176]	; (8000404 <zgb_rx_check+0xb4>)
 8000354:	7820      	ldrb	r0, [r4, #0]
 8000356:	2801      	cmp	r0, #1
 8000358:	d053      	beq.n	8000402 <zgb_rx_check+0xb2>
		return 1;

	// Fill packet buffer
	if(gbRcvPacketNum < 6)
 800035a:	7921      	ldrb	r1, [r4, #4]
 800035c:	2905      	cmp	r1, #5
 800035e:	d80a      	bhi.n	8000376 <zgb_rx_check+0x26>
	{
		RcvNum = zgb_hal_rx( &gbRcvPacket[gbRcvPacketNum], (6 - gbRcvPacketNum) );
 8000360:	1d60      	adds	r0, r4, #5
 8000362:	4408      	add	r0, r1
 8000364:	f1c1 0106 	rsb	r1, r1, #6
 8000368:	f000 f8c8 	bl	80004fc <zgb_hal_rx>
		if( RcvNum != -1 )
 800036c:	1c43      	adds	r3, r0, #1
			gbRcvPacketNum += RcvNum;
 800036e:	bf1e      	ittt	ne
 8000370:	7923      	ldrbne	r3, [r4, #4]
 8000372:	18c0      	addne	r0, r0, r3
 8000374:	7120      	strbne	r0, [r4, #4]
	}

	// Find header
	if(gbRcvPacketNum >= 2)
 8000376:	7922      	ldrb	r2, [r4, #4]
 8000378:	2a01      	cmp	r2, #1
 800037a:	d923      	bls.n	80003c4 <zgb_rx_check+0x74>
 800037c:	4922      	ldr	r1, [pc, #136]	; (8000408 <zgb_rx_check+0xb8>)
 800037e:	2300      	movs	r3, #0
 8000380:	4608      	mov	r0, r1
	{
		for( i=0; i<gbRcvPacketNum; i++ )
 8000382:	4293      	cmp	r3, r2
 8000384:	da0c      	bge.n	80003a0 <zgb_rx_check+0x50>
		{
			if(gbRcvPacket[i] == 0xff)
 8000386:	f811 5b01 	ldrb.w	r5, [r1], #1
 800038a:	2dff      	cmp	r5, #255	; 0xff
 800038c:	d105      	bne.n	800039a <zgb_rx_check+0x4a>
			{
				if(i <= (gbRcvPacketNum - 2))
 800038e:	1e55      	subs	r5, r2, #1
 8000390:	429d      	cmp	r5, r3
 8000392:	dd02      	ble.n	800039a <zgb_rx_check+0x4a>
				{
					if(gbRcvPacket[i+1] == 0x55)
 8000394:	780d      	ldrb	r5, [r1, #0]
 8000396:	2d55      	cmp	r5, #85	; 0x55
 8000398:	d001      	beq.n	800039e <zgb_rx_check+0x4e>
	}

	// Find header
	if(gbRcvPacketNum >= 2)
	{
		for( i=0; i<gbRcvPacketNum; i++ )
 800039a:	3301      	adds	r3, #1
 800039c:	e7f1      	b.n	8000382 <zgb_rx_check+0x32>
						break;
				}
			}
		}

		if(i > 0)
 800039e:	b18b      	cbz	r3, 80003c4 <zgb_rx_check+0x74>
		{
			if(i == gbRcvPacketNum)
 80003a0:	4293      	cmp	r3, r2
 80003a2:	d105      	bne.n	80003b0 <zgb_rx_check+0x60>
			{
				// Can not find header
				if(gbRcvPacket[i - 1] == 0xff)
 80003a4:	1e59      	subs	r1, r3, #1
 80003a6:	1865      	adds	r5, r4, r1
 80003a8:	796d      	ldrb	r5, [r5, #5]
					i--;
 80003aa:	2dff      	cmp	r5, #255	; 0xff
 80003ac:	bf08      	it	eq
 80003ae:	460b      	moveq	r3, r1
			}

			// Remove data before header
			for( j=i; j<gbRcvPacketNum; j++)
 80003b0:	4619      	mov	r1, r3
 80003b2:	4291      	cmp	r1, r2
 80003b4:	da04      	bge.n	80003c0 <zgb_rx_check+0x70>
			{
				gbRcvPacket[j - i] = gbRcvPacket[j];
 80003b6:	5c46      	ldrb	r6, [r0, r1]
 80003b8:	1ac5      	subs	r5, r0, r3
 80003ba:	546e      	strb	r6, [r5, r1]
				if(gbRcvPacket[i - 1] == 0xff)
					i--;
			}

			// Remove data before header
			for( j=i; j<gbRcvPacketNum; j++)
 80003bc:	3101      	adds	r1, #1
 80003be:	e7f8      	b.n	80003b2 <zgb_rx_check+0x62>
			{
				gbRcvPacket[j - i] = gbRcvPacket[j];
			}
			gbRcvPacketNum -= i;
 80003c0:	1ad3      	subs	r3, r2, r3
 80003c2:	7123      	strb	r3, [r4, #4]
		}
	}

	// Verify packet
	if(gbRcvPacketNum == 6)
 80003c4:	7922      	ldrb	r2, [r4, #4]
 80003c6:	4b0f      	ldr	r3, [pc, #60]	; (8000404 <zgb_rx_check+0xb4>)
 80003c8:	2a06      	cmp	r2, #6
 80003ca:	d119      	bne.n	8000400 <zgb_rx_check+0xb0>
	{
		if(gbRcvPacket[0] == 0xff && gbRcvPacket[1] == 0x55)
 80003cc:	795a      	ldrb	r2, [r3, #5]
 80003ce:	2aff      	cmp	r2, #255	; 0xff
 80003d0:	d113      	bne.n	80003fa <zgb_rx_check+0xaa>
 80003d2:	799a      	ldrb	r2, [r3, #6]
 80003d4:	2a55      	cmp	r2, #85	; 0x55
 80003d6:	d110      	bne.n	80003fa <zgb_rx_check+0xaa>
		{
			checksum = ~gbRcvPacket[3];
 80003d8:	7a1a      	ldrb	r2, [r3, #8]
			if(gbRcvPacket[2] == checksum)
 80003da:	79d9      	ldrb	r1, [r3, #7]
	// Verify packet
	if(gbRcvPacketNum == 6)
	{
		if(gbRcvPacket[0] == 0xff && gbRcvPacket[1] == 0x55)
		{
			checksum = ~gbRcvPacket[3];
 80003dc:	43d2      	mvns	r2, r2
			if(gbRcvPacket[2] == checksum)
 80003de:	b2d2      	uxtb	r2, r2
 80003e0:	4291      	cmp	r1, r2
 80003e2:	d10a      	bne.n	80003fa <zgb_rx_check+0xaa>
			{
				checksum = ~gbRcvPacket[5];
 80003e4:	7a9a      	ldrb	r2, [r3, #10]
				if(gbRcvPacket[4] == checksum)
 80003e6:	7a58      	ldrb	r0, [r3, #9]
		if(gbRcvPacket[0] == 0xff && gbRcvPacket[1] == 0x55)
		{
			checksum = ~gbRcvPacket[3];
			if(gbRcvPacket[2] == checksum)
			{
				checksum = ~gbRcvPacket[5];
 80003e8:	43d2      	mvns	r2, r2
				if(gbRcvPacket[4] == checksum)
 80003ea:	b2d2      	uxtb	r2, r2
 80003ec:	4290      	cmp	r0, r2
				{
					gwRcvData = (unsigned short)((gbRcvPacket[4] << 8) & 0xff00);
					gwRcvData += gbRcvPacket[2];
 80003ee:	bf01      	itttt	eq
 80003f0:	eb01 2100 	addeq.w	r1, r1, r0, lsl #8
					gbRcvFlag = 1;
 80003f4:	2201      	moveq	r2, #1
			{
				checksum = ~gbRcvPacket[5];
				if(gbRcvPacket[4] == checksum)
				{
					gwRcvData = (unsigned short)((gbRcvPacket[4] << 8) & 0xff00);
					gwRcvData += gbRcvPacket[2];
 80003f6:	8059      	strheq	r1, [r3, #2]
					gbRcvFlag = 1;
 80003f8:	701a      	strbeq	r2, [r3, #0]
				}
			}
		}

		gbRcvPacket[0] = 0x00;
 80003fa:	2300      	movs	r3, #0
 80003fc:	7163      	strb	r3, [r4, #5]
		gbRcvPacketNum = 0;
 80003fe:	7123      	strb	r3, [r4, #4]
	}

	return gbRcvFlag;
 8000400:	7820      	ldrb	r0, [r4, #0]
}
 8000402:	bd70      	pop	{r4, r5, r6, pc}
 8000404:	20000302 	andcs	r0, r0, r2, lsl #6
 8000408:	20000307 	andcs	r0, r0, r7, lsl #6

0800040c <zgb_rx_data>:

int zgb_rx_data(void)
{
	gbRcvFlag = 0;
 800040c:	4b02      	ldr	r3, [pc, #8]	; (8000418 <zgb_rx_data+0xc>)
 800040e:	2200      	movs	r2, #0
 8000410:	701a      	strb	r2, [r3, #0]
	return (int)gwRcvData;
}
 8000412:	8858      	ldrh	r0, [r3, #2]
 8000414:	4770      	bx	lr
 8000416:	bf00      	nop
 8000418:	20000302 	andcs	r0, r0, r2, lsl #6

0800041c <Zigbee_SetState>:

void Zigbee_SetState(PowerState state)
{

	if(state == ON) 	GPIO_ResetBits(PORT_ENABLE_ZIGBEE,PIN_ENABLE_ZIGBEE);
 800041c:	2801      	cmp	r0, #1
 800041e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000422:	4803      	ldr	r0, [pc, #12]	; (8000430 <Zigbee_SetState+0x14>)
 8000424:	d101      	bne.n	800042a <Zigbee_SetState+0xe>
 8000426:	f002 bd10 	b.w	8002e4a <GPIO_ResetBits>
	else 				GPIO_SetBits(PORT_ENABLE_ZIGBEE,PIN_ENABLE_ZIGBEE);
 800042a:	f002 bd0c 	b.w	8002e46 <GPIO_SetBits>
 800042e:	bf00      	nop
 8000430:	40011000 	andmi	r1, r1, r0

08000434 <ScanZigbee>:
}


u16 ScanZigbee(void)	// Zigbee모듈 찾아내는 함수
{
 8000434:	b538      	push	{r3, r4, r5, lr}
	u8 checkcount = 2;	// Zigbee를 한번에 발견하지 못할경우 재시도 횟수
    //byte bZigbeeBaud[2];

	gwMyZigbeeID = 0;
 8000436:	4c23      	ldr	r4, [pc, #140]	; (80004c4 <ScanZigbee+0x90>)
 8000438:	2300      	movs	r3, #0
 800043a:	81a3      	strh	r3, [r4, #12]
 800043c:	2502      	movs	r5, #2

    while( (checkcount > 0) && (gwMyZigbeeID==0) )
 800043e:	89a0      	ldrh	r0, [r4, #12]
 8000440:	bb78      	cbnz	r0, 80004a2 <ScanZigbee+0x6e>
    {
    	Zigbee_SetState(OFF);
 8000442:	f7ff ffeb 	bl	800041c <Zigbee_SetState>
        mDelay(2);
 8000446:	2002      	movs	r0, #2
 8000448:	f001 f96b 	bl	8001722 <mDelay>

        BufferClear(USART_ZIGBEE);
 800044c:	2001      	movs	r0, #1
 800044e:	f001 fa75 	bl	800193c <BufferClear>
}

void Zigbee_SetState(PowerState state)
{

	if(state == ON) 	GPIO_ResetBits(PORT_ENABLE_ZIGBEE,PIN_ENABLE_ZIGBEE);
 8000452:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000456:	481c      	ldr	r0, [pc, #112]	; (80004c8 <ScanZigbee+0x94>)
 8000458:	f002 fcf7 	bl	8002e4a <GPIO_ResetBits>
        mDelay(2);

        BufferClear(USART_ZIGBEE);

        Zigbee_SetState(ON);
        mDelay(10);
 800045c:	200a      	movs	r0, #10
 800045e:	f001 f960 	bl	8001722 <mDelay>
        TxDData(USART_ZIGBEE,'!');
 8000462:	2001      	movs	r0, #1
 8000464:	2121      	movs	r1, #33	; 0x21
 8000466:	f001 fa97 	bl	8001998 <TxDData>
        TxDData(USART_ZIGBEE,'!');
 800046a:	2001      	movs	r0, #1
 800046c:	2121      	movs	r1, #33	; 0x21
 800046e:	f001 fa93 	bl	8001998 <TxDData>
        mDelay(305);
 8000472:	f240 1031 	movw	r0, #305	; 0x131
 8000476:	f001 f954 	bl	8001722 <mDelay>


		while( IsRXD_Ready(USART_ZIGBEE) )
 800047a:	2001      	movs	r0, #1
 800047c:	f001 fa68 	bl	8001950 <IsRXD_Ready>
 8000480:	b158      	cbz	r0, 800049a <ScanZigbee+0x66>
		{

			while( IsRXD_Ready(USART_ZIGBEE) == 0 );
 8000482:	2001      	movs	r0, #1
 8000484:	f001 fa64 	bl	8001950 <IsRXD_Ready>
 8000488:	2800      	cmp	r0, #0
 800048a:	d0fa      	beq.n	8000482 <ScanZigbee+0x4e>

			if( RxDBuffer(USART_ZIGBEE)=='!' )
 800048c:	2001      	movs	r0, #1
 800048e:	f001 fa6f 	bl	8001970 <RxDBuffer>
 8000492:	2821      	cmp	r0, #33	; 0x21
 8000494:	d1f1      	bne.n	800047a <ScanZigbee+0x46>
			{
				gwMyZigbeeID = 1;
 8000496:	2301      	movs	r3, #1
 8000498:	81a3      	strh	r3, [r4, #12]
	u8 checkcount = 2;	// Zigbee를 한번에 발견하지 못할경우 재시도 횟수
    //byte bZigbeeBaud[2];

	gwMyZigbeeID = 0;

    while( (checkcount > 0) && (gwMyZigbeeID==0) )
 800049a:	2d01      	cmp	r5, #1
 800049c:	d001      	beq.n	80004a2 <ScanZigbee+0x6e>
 800049e:	2501      	movs	r5, #1
 80004a0:	e7cd      	b.n	800043e <ScanZigbee+0xa>
			}
		}
        checkcount--;
    }

    mDelay(50);
 80004a2:	2032      	movs	r0, #50	; 0x32
 80004a4:	f001 f93d 	bl	8001722 <mDelay>

    //	TxDByte('E');	// Exit Zigbee Monitor... Reset과 동일하다.

    Zigbee_SetState(OFF);
 80004a8:	2000      	movs	r0, #0
 80004aa:	f7ff ffb7 	bl	800041c <Zigbee_SetState>
    mDelay(2);
 80004ae:	2002      	movs	r0, #2
 80004b0:	f001 f937 	bl	8001722 <mDelay>
}

void Zigbee_SetState(PowerState state)
{

	if(state == ON) 	GPIO_ResetBits(PORT_ENABLE_ZIGBEE,PIN_ENABLE_ZIGBEE);
 80004b4:	4804      	ldr	r0, [pc, #16]	; (80004c8 <ScanZigbee+0x94>)
 80004b6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004ba:	f002 fcc6 	bl	8002e4a <GPIO_ResetBits>

    Zigbee_SetState(OFF);
    mDelay(2);
    Zigbee_SetState(ON);

    return gwMyZigbeeID;
 80004be:	89a0      	ldrh	r0, [r4, #12]
}
 80004c0:	bd38      	pop	{r3, r4, r5, pc}
 80004c2:	bf00      	nop
 80004c4:	20000302 	andcs	r0, r0, r2, lsl #6
 80004c8:	40011000 	andmi	r1, r1, r0

080004cc <zgb_hal_open>:
#include "usart.h"
#include "zgb_hal.h"
//#include <math.h>

int zgb_hal_open( int devIndex, int baudrate )
{
 80004cc:	b508      	push	{r3, lr}


	//unsigned long int baud = 0;//(unsigned long int)baudrate;
	//int baud = (int)baudrate;
	//TxDHex32(baudrate);
	USART_Configuration(USART_ZIGBEE,57600);
 80004ce:	2001      	movs	r0, #1
 80004d0:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 80004d4:	f000 feb4 	bl	8001240 <USART_Configuration>
	// Opening device
	// devIndex: Device index
	// baudrate: Real baudrate (ex> 115200, 57600, 38400...)
	// Return: 0(Failed), 1(Succeed)

}
 80004d8:	2001      	movs	r0, #1
 80004da:	bd08      	pop	{r3, pc}

080004dc <zgb_hal_close>:

void zgb_hal_close()
{
 80004dc:	4770      	bx	lr

080004de <zgb_hal_tx>:
	// Closing device

}

int zgb_hal_tx( unsigned char *pPacket, int numPacket )
{
 80004de:	b570      	push	{r4, r5, r6, lr}
 80004e0:	4605      	mov	r5, r0
 80004e2:	460e      	mov	r6, r1
	int i;

	for( i=0 ; i < numPacket ; i++ )
 80004e4:	4604      	mov	r4, r0
 80004e6:	1b63      	subs	r3, r4, r5
 80004e8:	42b3      	cmp	r3, r6
 80004ea:	da05      	bge.n	80004f8 <zgb_hal_tx+0x1a>
		TxDData(USART_ZIGBEE,pPacket[i]);
 80004ec:	2001      	movs	r0, #1
 80004ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80004f2:	f001 fa51 	bl	8001998 <TxDData>
 80004f6:	e7f6      	b.n	80004e6 <zgb_hal_tx+0x8>
	// Transmiting date
	// *pPacket: data array pointer
	// numPacket: number of data array
	// Return: number of data transmitted. -1 is error.

}
 80004f8:	2000      	movs	r0, #0
 80004fa:	bd70      	pop	{r4, r5, r6, pc}

080004fc <zgb_hal_rx>:

int zgb_hal_rx( unsigned char *pPacket, int numPacket )
{
 80004fc:	b570      	push	{r4, r5, r6, lr}
 80004fe:	4606      	mov	r6, r0

	int cnt=0;

	//TxDData(USART_PC,'a');
	if( IsRXD_Ready(USART_ZIGBEE) == 0 ) return -1;
 8000500:	2001      	movs	r0, #1
	// Return: number of data transmitted. -1 is error.

}

int zgb_hal_rx( unsigned char *pPacket, int numPacket )
{
 8000502:	460c      	mov	r4, r1

	int cnt=0;

	//TxDData(USART_PC,'a');
	if( IsRXD_Ready(USART_ZIGBEE) == 0 ) return -1;
 8000504:	f001 fa24 	bl	8001950 <IsRXD_Ready>
 8000508:	b190      	cbz	r0, 8000530 <zgb_hal_rx+0x34>
 800050a:	4635      	mov	r5, r6


	while(1)
	{

		if( IsRXD_Ready(USART_ZIGBEE) )
 800050c:	2001      	movs	r0, #1
 800050e:	f001 fa1f 	bl	8001950 <IsRXD_Ready>
 8000512:	2800      	cmp	r0, #0
 8000514:	d0fa      	beq.n	800050c <zgb_hal_rx+0x10>
		{
			pPacket[cnt++] = RxDBuffer(USART_ZIGBEE);
 8000516:	2001      	movs	r0, #1
 8000518:	f001 fa2a 	bl	8001970 <RxDBuffer>
 800051c:	f805 0b01 	strb.w	r0, [r5], #1
 8000520:	1bab      	subs	r3, r5, r6
			if(cnt >= numPacket) break;
 8000522:	42a3      	cmp	r3, r4
 8000524:	dbf2      	blt.n	800050c <zgb_hal_rx+0x10>
		}

	}


	return cnt;
 8000526:	2c01      	cmp	r4, #1
 8000528:	4620      	mov	r0, r4
 800052a:	bfb8      	it	lt
 800052c:	2001      	movlt	r0, #1
 800052e:	bd70      	pop	{r4, r5, r6, pc}
{

	int cnt=0;

	//TxDData(USART_PC,'a');
	if( IsRXD_Ready(USART_ZIGBEE) == 0 ) return -1;
 8000530:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	// Recieving date
	// *pPacket: data array pointer
	// numPacket: number of data array
	// Return: number of data recieved. -1 is error.

}
 8000534:	bd70      	pop	{r4, r5, r6, pc}
	...

08000538 <TorqueOff>:
void ProcessAfterWriting(void);

u8 gbDxlPwr;

void TorqueOff(void)
{
 8000538:	b510      	push	{r4, lr}
	gbTxD0BufferReadPointer = gbTxD0BufferWritePointer = 0;
 800053a:	4c32      	ldr	r4, [pc, #200]	; (8000604 <TorqueOff+0xcc>)
 800053c:	2200      	movs	r2, #0
 800053e:	7022      	strb	r2, [r4, #0]
 8000540:	7062      	strb	r2, [r4, #1]
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0xff;
 8000542:	7823      	ldrb	r3, [r4, #0]
 8000544:	20ff      	movs	r0, #255	; 0xff
 8000546:	b2db      	uxtb	r3, r3
 8000548:	1c59      	adds	r1, r3, #1
 800054a:	b2c9      	uxtb	r1, r1
 800054c:	4423      	add	r3, r4
 800054e:	7021      	strb	r1, [r4, #0]
 8000550:	7098      	strb	r0, [r3, #2]
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0xff;
 8000552:	7823      	ldrb	r3, [r4, #0]
 8000554:	b2db      	uxtb	r3, r3
 8000556:	1c59      	adds	r1, r3, #1
 8000558:	b2c9      	uxtb	r1, r1
 800055a:	4423      	add	r3, r4
 800055c:	7021      	strb	r1, [r4, #0]
 800055e:	7098      	strb	r0, [r3, #2]
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0xFE; // Broadcast
 8000560:	7823      	ldrb	r3, [r4, #0]
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = INST_WRITE;
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0x18; // Torque enable
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0x00; // off
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = ~((u8)(0xFE + 4 + INST_WRITE + 0x18 + 0x00));

	if ( GPIO_ReadOutputDataBit(PORT_ENABLE_TXD, PIN_ENABLE_TXD) == Bit_RESET) {
 8000562:	4829      	ldr	r0, [pc, #164]	; (8000608 <TorqueOff+0xd0>)
void TorqueOff(void)
{
	gbTxD0BufferReadPointer = gbTxD0BufferWritePointer = 0;
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0xff;
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0xff;
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0xFE; // Broadcast
 8000564:	b2db      	uxtb	r3, r3
 8000566:	1c59      	adds	r1, r3, #1
 8000568:	b2c9      	uxtb	r1, r1
 800056a:	7021      	strb	r1, [r4, #0]
 800056c:	4423      	add	r3, r4
 800056e:	21fe      	movs	r1, #254	; 0xfe
 8000570:	7099      	strb	r1, [r3, #2]
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 4;
 8000572:	7823      	ldrb	r3, [r4, #0]
 8000574:	b2db      	uxtb	r3, r3
 8000576:	1c59      	adds	r1, r3, #1
 8000578:	b2c9      	uxtb	r1, r1
 800057a:	7021      	strb	r1, [r4, #0]
 800057c:	4423      	add	r3, r4
 800057e:	2104      	movs	r1, #4
 8000580:	7099      	strb	r1, [r3, #2]
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = INST_WRITE;
 8000582:	7823      	ldrb	r3, [r4, #0]
 8000584:	b2db      	uxtb	r3, r3
 8000586:	1c59      	adds	r1, r3, #1
 8000588:	b2c9      	uxtb	r1, r1
 800058a:	7021      	strb	r1, [r4, #0]
 800058c:	4423      	add	r3, r4
 800058e:	2103      	movs	r1, #3
 8000590:	7099      	strb	r1, [r3, #2]
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0x18; // Torque enable
 8000592:	7823      	ldrb	r3, [r4, #0]
 8000594:	b2db      	uxtb	r3, r3
 8000596:	1c59      	adds	r1, r3, #1
 8000598:	b2c9      	uxtb	r1, r1
 800059a:	7021      	strb	r1, [r4, #0]
 800059c:	4423      	add	r3, r4
 800059e:	2118      	movs	r1, #24
 80005a0:	7099      	strb	r1, [r3, #2]
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0x00; // off
 80005a2:	7823      	ldrb	r3, [r4, #0]
 80005a4:	b2db      	uxtb	r3, r3
 80005a6:	1c59      	adds	r1, r3, #1
 80005a8:	b2c9      	uxtb	r1, r1
 80005aa:	4423      	add	r3, r4
 80005ac:	7021      	strb	r1, [r4, #0]
 80005ae:	709a      	strb	r2, [r3, #2]
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = ~((u8)(0xFE + 4 + INST_WRITE + 0x18 + 0x00));
 80005b0:	7823      	ldrb	r3, [r4, #0]

	if ( GPIO_ReadOutputDataBit(PORT_ENABLE_TXD, PIN_ENABLE_TXD) == Bit_RESET) {
 80005b2:	f44f 7100 	mov.w	r1, #512	; 0x200
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0xFE; // Broadcast
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 4;
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = INST_WRITE;
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0x18; // Torque enable
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = 0x00; // off
	gbpTxD0Buffer[gbTxD0BufferWritePointer++] = ~((u8)(0xFE + 4 + INST_WRITE + 0x18 + 0x00));
 80005b6:	b2db      	uxtb	r3, r3
 80005b8:	1c5a      	adds	r2, r3, #1
 80005ba:	b2d2      	uxtb	r2, r2
 80005bc:	7022      	strb	r2, [r4, #0]
 80005be:	4423      	add	r3, r4
 80005c0:	22e2      	movs	r2, #226	; 0xe2
 80005c2:	709a      	strb	r2, [r3, #2]

	if ( GPIO_ReadOutputDataBit(PORT_ENABLE_TXD, PIN_ENABLE_TXD) == Bit_RESET) {
 80005c4:	f002 fc36 	bl	8002e34 <GPIO_ReadOutputDataBit>
 80005c8:	b9d0      	cbnz	r0, 8000600 <TorqueOff+0xc8>
		//TxDString(USART_ZIGBEE,"\r\n TEST0");
		//if (TXD0_FINISH) {
		GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 80005ca:	4810      	ldr	r0, [pc, #64]	; (800060c <TorqueOff+0xd4>)
 80005cc:	2120      	movs	r1, #32
 80005ce:	f002 fc3c 	bl	8002e4a <GPIO_ResetBits>
		GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable
 80005d2:	480d      	ldr	r0, [pc, #52]	; (8000608 <TorqueOff+0xd0>)
 80005d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005d8:	f002 fc35 	bl	8002e46 <GPIO_SetBits>

		USART_SendData(USART1, gbpTxD0Buffer[gbTxD0BufferReadPointer++]);
 80005dc:	7863      	ldrb	r3, [r4, #1]
 80005de:	480c      	ldr	r0, [pc, #48]	; (8000610 <TorqueOff+0xd8>)
 80005e0:	b2db      	uxtb	r3, r3
 80005e2:	1c5a      	adds	r2, r3, #1
 80005e4:	b2d2      	uxtb	r2, r2
 80005e6:	7062      	strb	r2, [r4, #1]
 80005e8:	441c      	add	r4, r3
 80005ea:	78a1      	ldrb	r1, [r4, #2]
 80005ec:	f003 fffa 	bl	80045e4 <USART_SendData>
		USART_ITConfig(USART1, USART_IT_TC, ENABLE);
	}
}
 80005f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		//if (TXD0_FINISH) {
		GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
		GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable

		USART_SendData(USART1, gbpTxD0Buffer[gbTxD0BufferReadPointer++]);
		USART_ITConfig(USART1, USART_IT_TC, ENABLE);
 80005f4:	4806      	ldr	r0, [pc, #24]	; (8000610 <TorqueOff+0xd8>)
 80005f6:	f240 6126 	movw	r1, #1574	; 0x626
 80005fa:	2201      	movs	r2, #1
 80005fc:	f003 bf97 	b.w	800452e <USART_ITConfig>
 8000600:	bd10      	pop	{r4, pc}
 8000602:	bf00      	nop
 8000604:	20000310 	andcs	r0, r0, r0, lsl r3
 8000608:	40011000 	andmi	r1, r1, r0
 800060c:	40010c00 	andmi	r0, r1, r0, lsl #24
 8000610:	40013800 	andmi	r3, r1, r0, lsl #16

08000614 <WriteControlTable>:
  }
}


void WriteControlTable(void)
{
 8000614:	b510      	push	{r4, lr}
  byte bCount, bPointer;
  for(bCount = 1; bCount < gbParameterLength; bCount++) //Writing
 8000616:	2401      	movs	r4, #1
 8000618:	4b18      	ldr	r3, [pc, #96]	; (800067c <WriteControlTable+0x68>)
 800061a:	f893 225e 	ldrb.w	r2, [r3, #606]	; 0x25e
 800061e:	42a2      	cmp	r2, r4
 8000620:	d92a      	bls.n	8000678 <WriteControlTable+0x64>
 8000622:	f893 0102 	ldrb.w	r0, [r3, #258]	; 0x102
  //bCount = 0 : address value
  {
    bPointer = gbStartAddress+bCount-1;
    if(gbpDataSize[bPointer] == 2) //&& bCount < gbParameterLength-2) //length was already checked.
 8000626:	4a16      	ldr	r2, [pc, #88]	; (8000680 <WriteControlTable+0x6c>)
 8000628:	3801      	subs	r0, #1
{
  byte bCount, bPointer;
  for(bCount = 1; bCount < gbParameterLength; bCount++) //Writing
  //bCount = 0 : address value
  {
    bPointer = gbStartAddress+bCount-1;
 800062a:	4420      	add	r0, r4
 800062c:	b2c0      	uxtb	r0, r0
    if(gbpDataSize[bPointer] == 2) //&& bCount < gbParameterLength-2) //length was already checked.
 800062e:	5c12      	ldrb	r2, [r2, r0]
 8000630:	2a02      	cmp	r2, #2
 8000632:	d10e      	bne.n	8000652 <WriteControlTable+0x3e>
    {

      WORD_CAST(gbpControlTable[bPointer]) = WORD_CAST(gbpParameter[bCount]);
 8000634:	f203 1203 	addw	r2, r3, #259	; 0x103
 8000638:	5b11      	ldrh	r1, [r2, r4]
 800063a:	f203 2303 	addw	r3, r3, #515	; 0x203
      if(bPointer < ROM_CONTROL_TABLE_LEN) BKP_WriteBackupRegister((bPointer+1)<<2, WORD_CAST(gbpParameter[bCount]));
 800063e:	2817      	cmp	r0, #23
  {
    bPointer = gbStartAddress+bCount-1;
    if(gbpDataSize[bPointer] == 2) //&& bCount < gbParameterLength-2) //length was already checked.
    {

      WORD_CAST(gbpControlTable[bPointer]) = WORD_CAST(gbpParameter[bCount]);
 8000640:	5219      	strh	r1, [r3, r0]
      if(bPointer < ROM_CONTROL_TABLE_LEN) BKP_WriteBackupRegister((bPointer+1)<<2, WORD_CAST(gbpParameter[bCount]));
 8000642:	d803      	bhi.n	800064c <WriteControlTable+0x38>
 8000644:	0080      	lsls	r0, r0, #2
 8000646:	3004      	adds	r0, #4
 8000648:	f002 f8ca 	bl	80027e0 <BKP_WriteBackupRegister>
      bCount++;
 800064c:	3401      	adds	r4, #1
 800064e:	b2e4      	uxtb	r4, r4
 8000650:	e00f      	b.n	8000672 <WriteControlTable+0x5e>
      bCount++;
*/
    }
    else //if(gbpDataSize[bPointer] == 1)//length was already checked.
    {
      gbpControlTable[bPointer] = gbpParameter[bCount];
 8000652:	191a      	adds	r2, r3, r4
 8000654:	f892 2103 	ldrb.w	r2, [r2, #259]	; 0x103
 8000658:	1819      	adds	r1, r3, r0
 800065a:	b2d2      	uxtb	r2, r2
      if(bPointer < ROM_CONTROL_TABLE_LEN) BKP_WriteBackupRegister((bPointer+1)<<2, WORD_CAST(gbpParameter[bCount]));
 800065c:	2817      	cmp	r0, #23
      bCount++;
*/
    }
    else //if(gbpDataSize[bPointer] == 1)//length was already checked.
    {
      gbpControlTable[bPointer] = gbpParameter[bCount];
 800065e:	f881 2203 	strb.w	r2, [r1, #515]	; 0x203
      if(bPointer < ROM_CONTROL_TABLE_LEN) BKP_WriteBackupRegister((bPointer+1)<<2, WORD_CAST(gbpParameter[bCount]));
 8000662:	d806      	bhi.n	8000672 <WriteControlTable+0x5e>
 8000664:	0080      	lsls	r0, r0, #2
 8000666:	f203 1303 	addw	r3, r3, #259	; 0x103
 800066a:	3004      	adds	r0, #4
 800066c:	5b19      	ldrh	r1, [r3, r4]
 800066e:	f002 f8b7 	bl	80027e0 <BKP_WriteBackupRegister>


void WriteControlTable(void)
{
  byte bCount, bPointer;
  for(bCount = 1; bCount < gbParameterLength; bCount++) //Writing
 8000672:	3401      	adds	r4, #1
 8000674:	b2e4      	uxtb	r4, r4
 8000676:	e7cf      	b.n	8000618 <WriteControlTable+0x4>
    {
      gbpControlTable[bPointer] = gbpParameter[bCount];
      if(bPointer < ROM_CONTROL_TABLE_LEN) BKP_WriteBackupRegister((bPointer+1)<<2, WORD_CAST(gbpParameter[bCount]));
    }
  }
}
 8000678:	bd10      	pop	{r4, pc}
 800067a:	bf00      	nop
 800067c:	20000310 	andcs	r0, r0, r0, lsl r3
 8000680:	20000000 	andcs	r0, r0, r0

08000684 <WriteControlTableRangeCheck>:

byte WriteControlTableRangeCheck(void)
{
 8000684:	b5f0      	push	{r4, r5, r6, r7, lr}
  byte bCount, bPointer;

  if(gbpDataSize[gbStartAddress] == 0 || gbpDataSize[gbStartAddress+gbParameterLength-2] == 2) return RANGE_ERROR_BIT;
 8000686:	4a18      	ldr	r2, [pc, #96]	; (80006e8 <WriteControlTableRangeCheck+0x64>)
 8000688:	4918      	ldr	r1, [pc, #96]	; (80006ec <WriteControlTableRangeCheck+0x68>)
 800068a:	f892 3102 	ldrb.w	r3, [r2, #258]	; 0x102
 800068e:	5cc8      	ldrb	r0, [r1, r3]
 8000690:	b338      	cbz	r0, 80006e2 <WriteControlTableRangeCheck+0x5e>
 8000692:	f892 525e 	ldrb.w	r5, [r2, #606]	; 0x25e
 8000696:	18c8      	adds	r0, r1, r3
 8000698:	4428      	add	r0, r5
 800069a:	f810 0c02 	ldrb.w	r0, [r0, #-2]
 800069e:	2802      	cmp	r0, #2
 80006a0:	d01f      	beq.n	80006e2 <WriteControlTableRangeCheck+0x5e>
 80006a2:	2001      	movs	r0, #1

  for(bCount = 1; bCount < gbParameterLength; bCount++) //Range Check
 80006a4:	b2c4      	uxtb	r4, r0
 80006a6:	42ac      	cmp	r4, r5
 80006a8:	d219      	bcs.n	80006de <WriteControlTableRangeCheck+0x5a>
  {
    bPointer = gbStartAddress+bCount-1;

    if(bPointer > CONTROL_TABLE_LEN ||
 80006aa:	2b5a      	cmp	r3, #90	; 0x5a
 80006ac:	d819      	bhi.n	80006e2 <WriteControlTableRangeCheck+0x5e>
       gbpParameterRange[bPointer][LOW_LIMIT] > gbpParameter[bCount] ||
 80006ae:	1816      	adds	r6, r2, r0
 80006b0:	eb01 0e43 	add.w	lr, r1, r3, lsl #1
 80006b4:	f896 4103 	ldrb.w	r4, [r6, #259]	; 0x103

  for(bCount = 1; bCount < gbParameterLength; bCount++) //Range Check
  {
    bPointer = gbStartAddress+bCount-1;

    if(bPointer > CONTROL_TABLE_LEN ||
 80006b8:	f89e e05a 	ldrb.w	lr, [lr, #90]	; 0x5a
       gbpParameterRange[bPointer][LOW_LIMIT] > gbpParameter[bCount] ||
 80006bc:	461f      	mov	r7, r3

  for(bCount = 1; bCount < gbParameterLength; bCount++) //Range Check
  {
    bPointer = gbStartAddress+bCount-1;

    if(bPointer > CONTROL_TABLE_LEN ||
 80006be:	45a6      	cmp	lr, r4
 80006c0:	d80f      	bhi.n	80006e2 <WriteControlTableRangeCheck+0x5e>
       gbpParameterRange[bPointer][LOW_LIMIT] > gbpParameter[bCount] ||
       gbpParameter[bCount] > gbpParameterRange[bPointer][HIGH_LIMIT])
 80006c2:	4c0a      	ldr	r4, [pc, #40]	; (80006ec <WriteControlTableRangeCheck+0x68>)
 80006c4:	f896 6103 	ldrb.w	r6, [r6, #259]	; 0x103
 80006c8:	eb04 0447 	add.w	r4, r4, r7, lsl #1
  for(bCount = 1; bCount < gbParameterLength; bCount++) //Range Check
  {
    bPointer = gbStartAddress+bCount-1;

    if(bPointer > CONTROL_TABLE_LEN ||
       gbpParameterRange[bPointer][LOW_LIMIT] > gbpParameter[bCount] ||
 80006cc:	f894 405b 	ldrb.w	r4, [r4, #91]	; 0x5b
 80006d0:	3301      	adds	r3, #1
 80006d2:	42b4      	cmp	r4, r6
 80006d4:	f100 0001 	add.w	r0, r0, #1
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	d2e3      	bcs.n	80006a4 <WriteControlTableRangeCheck+0x20>
 80006dc:	e001      	b.n	80006e2 <WriteControlTableRangeCheck+0x5e>
    {
      return RANGE_ERROR_BIT;
    }
    //else if(bPointer == P_GOAL_POSITION_L)
  }
  return 0;
 80006de:	2000      	movs	r0, #0
 80006e0:	bdf0      	pop	{r4, r5, r6, r7, pc}

byte WriteControlTableRangeCheck(void)
{
  byte bCount, bPointer;

  if(gbpDataSize[gbStartAddress] == 0 || gbpDataSize[gbStartAddress+gbParameterLength-2] == 2) return RANGE_ERROR_BIT;
 80006e2:	2008      	movs	r0, #8
      return RANGE_ERROR_BIT;
    }
    //else if(bPointer == P_GOAL_POSITION_L)
  }
  return 0;
}
 80006e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006e6:	bf00      	nop
 80006e8:	20000310 	andcs	r0, r0, r0, lsl r3
 80006ec:	20000000 	andcs	r0, r0, r0

080006f0 <ReturnPacket>:


void ReturnPacket(byte bError)
{
 80006f0:	b538      	push	{r3, r4, r5, lr}
  byte bCheckSum;
  //if(GB_OPERATING_MODE == ANALOG_MODE) return;
  if(gbInstruction == INST_PING || (gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_ALL_PACKET))
 80006f2:	4c2f      	ldr	r4, [pc, #188]	; (80007b0 <ReturnPacket+0xc0>)
 80006f4:	f894 325f 	ldrb.w	r3, [r4, #607]	; 0x25f
 80006f8:	2b01      	cmp	r3, #1
 80006fa:	d007      	beq.n	800070c <ReturnPacket+0x1c>
 80006fc:	f894 3260 	ldrb.w	r3, [r4, #608]	; 0x260
 8000700:	2bfe      	cmp	r3, #254	; 0xfe
 8000702:	d053      	beq.n	80007ac <ReturnPacket+0xbc>
 8000704:	f894 3213 	ldrb.w	r3, [r4, #531]	; 0x213
 8000708:	2b01      	cmp	r3, #1
 800070a:	d94f      	bls.n	80007ac <ReturnPacket+0xbc>
  {
    bError |= gbInterruptCheckError;
 800070c:	f894 3261 	ldrb.w	r3, [r4, #609]	; 0x261
    //Call routine processing item : InstructionError,ChecksumError,TimeoutError
    bCheckSum = ~(GB_ID+ 2 + bError);
//    RS485_TXD;

    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 8000710:	25ff      	movs	r5, #255	; 0xff
{
  byte bCheckSum;
  //if(GB_OPERATING_MODE == ANALOG_MODE) return;
  if(gbInstruction == INST_PING || (gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_ALL_PACKET))
  {
    bError |= gbInterruptCheckError;
 8000712:	4318      	orrs	r0, r3
    //Call routine processing item : InstructionError,ChecksumError,TimeoutError
    bCheckSum = ~(GB_ID+ 2 + bError);
 8000714:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
//    RS485_TXD;

    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 8000718:	f894 2262 	ldrb.w	r2, [r4, #610]	; 0x262
 800071c:	3302      	adds	r3, #2
 800071e:	b2d2      	uxtb	r2, r2
 8000720:	1c51      	adds	r1, r2, #1
 8000722:	b2c9      	uxtb	r1, r1
 8000724:	4422      	add	r2, r4
 8000726:	f884 1262 	strb.w	r1, [r4, #610]	; 0x262
 800072a:	f882 5263 	strb.w	r5, [r2, #611]	; 0x263
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 800072e:	f894 2262 	ldrb.w	r2, [r4, #610]	; 0x262
  //if(GB_OPERATING_MODE == ANALOG_MODE) return;
  if(gbInstruction == INST_PING || (gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_ALL_PACKET))
  {
    bError |= gbInterruptCheckError;
    //Call routine processing item : InstructionError,ChecksumError,TimeoutError
    bCheckSum = ~(GB_ID+ 2 + bError);
 8000732:	4403      	add	r3, r0
 8000734:	43db      	mvns	r3, r3
//    RS485_TXD;

    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 8000736:	b2d2      	uxtb	r2, r2
 8000738:	1c51      	adds	r1, r2, #1
 800073a:	b2c9      	uxtb	r1, r1
 800073c:	4422      	add	r2, r4
 800073e:	f884 1262 	strb.w	r1, [r4, #610]	; 0x262
 8000742:	f882 5263 	strb.w	r5, [r2, #611]	; 0x263
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
 8000746:	f894 2262 	ldrb.w	r2, [r4, #610]	; 0x262
  //if(GB_OPERATING_MODE == ANALOG_MODE) return;
  if(gbInstruction == INST_PING || (gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_ALL_PACKET))
  {
    bError |= gbInterruptCheckError;
    //Call routine processing item : InstructionError,ChecksumError,TimeoutError
    bCheckSum = ~(GB_ID+ 2 + bError);
 800074a:	b2db      	uxtb	r3, r3
//    RS485_TXD;

    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
 800074c:	b2d2      	uxtb	r2, r2
 800074e:	1c51      	adds	r1, r2, #1
 8000750:	b2c9      	uxtb	r1, r1
 8000752:	f884 1262 	strb.w	r1, [r4, #610]	; 0x262
 8000756:	f894 1206 	ldrb.w	r1, [r4, #518]	; 0x206
 800075a:	4422      	add	r2, r4
 800075c:	b2c9      	uxtb	r1, r1
 800075e:	f882 1263 	strb.w	r1, [r2, #611]	; 0x263
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 2;
 8000762:	f894 2262 	ldrb.w	r2, [r4, #610]	; 0x262
 8000766:	b2d2      	uxtb	r2, r2
 8000768:	1c51      	adds	r1, r2, #1
 800076a:	b2c9      	uxtb	r1, r1
 800076c:	f884 1262 	strb.w	r1, [r4, #610]	; 0x262
 8000770:	4422      	add	r2, r4
 8000772:	2102      	movs	r1, #2
 8000774:	f882 1263 	strb.w	r1, [r2, #611]	; 0x263
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bError;
 8000778:	f894 2262 	ldrb.w	r2, [r4, #610]	; 0x262
 800077c:	b2d2      	uxtb	r2, r2
 800077e:	1c51      	adds	r1, r2, #1
 8000780:	b2c9      	uxtb	r1, r1
 8000782:	4422      	add	r2, r4
 8000784:	f884 1262 	strb.w	r1, [r4, #610]	; 0x262
 8000788:	f882 0263 	strb.w	r0, [r2, #611]	; 0x263
    gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bCheckSum;
 800078c:	f894 2262 	ldrb.w	r2, [r4, #610]	; 0x262
 8000790:	b2d2      	uxtb	r2, r2
 8000792:	1c51      	adds	r1, r2, #1
 8000794:	b2c9      	uxtb	r1, r1
 8000796:	4422      	add	r2, r4
 8000798:	f884 1262 	strb.w	r1, [r4, #610]	; 0x262
 800079c:	f882 3263 	strb.w	r3, [r2, #611]	; 0x263
    
    // Send all of the currently buffered data. 
    startPCTxData();
 80007a0:	f001 f93e 	bl	8001a20 <startPCTxData>
    while(gbTxD1Transmitting);
 80007a4:	f894 3363 	ldrb.w	r3, [r4, #867]	; 0x363
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d1fb      	bne.n	80007a4 <ReturnPacket+0xb4>
 80007ac:	bd38      	pop	{r3, r4, r5, pc}
 80007ae:	bf00      	nop
 80007b0:	20000310 	andcs	r0, r0, r0, lsl r3

080007b4 <ProcessAfterWriting>:
  }
}


void ProcessAfterWriting(void)
{
 80007b4:	b538      	push	{r3, r4, r5, lr}
  byte bCount, bComplianceFlag;
  word wTemp;
  u32 lTemp;

  bComplianceFlag = 0;
  for(bCount = 0; bCount < gbParameterLength-1; bCount++) //Range Check
 80007b6:	2500      	movs	r5, #0
 80007b8:	4c41      	ldr	r4, [pc, #260]	; (80008c0 <ProcessAfterWriting+0x10c>)
 80007ba:	b2eb      	uxtb	r3, r5
 80007bc:	f894 225e 	ldrb.w	r2, [r4, #606]	; 0x25e
 80007c0:	3a01      	subs	r2, #1
 80007c2:	4293      	cmp	r3, r2
 80007c4:	da7a      	bge.n	80008bc <ProcessAfterWriting+0x108>
  {
    switch(gbStartAddress+bCount)
 80007c6:	f894 2102 	ldrb.w	r2, [r4, #258]	; 0x102
 80007ca:	4413      	add	r3, r2
 80007cc:	2b1a      	cmp	r3, #26
 80007ce:	d04d      	beq.n	800086c <ProcessAfterWriting+0xb8>
 80007d0:	dc13      	bgt.n	80007fa <ProcessAfterWriting+0x46>
 80007d2:	2b18      	cmp	r3, #24
 80007d4:	d02e      	beq.n	8000834 <ProcessAfterWriting+0x80>
 80007d6:	dc3c      	bgt.n	8000852 <ProcessAfterWriting+0x9e>
 80007d8:	2b04      	cmp	r3, #4
 80007da:	d16d      	bne.n	80008b8 <ProcessAfterWriting+0x104>
    {

    	case P_BAUD_RATE:
			//EEPROM_Write(P_BAUD_RATE,GB_BAUD_RATE);
    		lTemp = 2000000;
			lTemp /= (GB_BAUD_RATE+1);
 80007dc:	f894 4207 	ldrb.w	r4, [r4, #519]	; 0x207
 80007e0:	4b38      	ldr	r3, [pc, #224]	; (80008c4 <ProcessAfterWriting+0x110>)
 80007e2:	3401      	adds	r4, #1
 80007e4:	fbb3 f4f4 	udiv	r4, r3, r4
			USART_Configuration(USART_DXL,lTemp);
 80007e8:	2000      	movs	r0, #0
 80007ea:	4621      	mov	r1, r4
 80007ec:	f000 fd28 	bl	8001240 <USART_Configuration>
			USART_Configuration(USART_PC,lTemp);
 80007f0:	2002      	movs	r0, #2
 80007f2:	4621      	mov	r1, r4
 80007f4:	f000 fd24 	bl	8001240 <USART_Configuration>

		break;
 80007f8:	e05e      	b.n	80008b8 <ProcessAfterWriting+0x104>
  u32 lTemp;

  bComplianceFlag = 0;
  for(bCount = 0; bCount < gbParameterLength-1; bCount++) //Range Check
  {
    switch(gbStartAddress+bCount)
 80007fa:	2b51      	cmp	r3, #81	; 0x51
 80007fc:	d045      	beq.n	800088a <ProcessAfterWriting+0xd6>
 80007fe:	dc10      	bgt.n	8000822 <ProcessAfterWriting+0x6e>
 8000800:	2b1c      	cmp	r3, #28
 8000802:	d159      	bne.n	80008b8 <ProcessAfterWriting+0x104>
		    gbLEDHeadG = (GW_LED_HEAD>>5)&0x1f;
		    gbLEDHeadB = (GW_LED_HEAD>>10)&0x1f;
		break;

		case	P_LED_EYE:
		    gbLEDEyeR = GW_LED_EYE&0x1f;
 8000804:	f8b4 321f 	ldrh.w	r3, [r4, #543]	; 0x21f
 8000808:	f003 021f 	and.w	r2, r3, #31
 800080c:	f884 2368 	strb.w	r2, [r4, #872]	; 0x368
		    gbLEDEyeG = (GW_LED_EYE>>5)&0x1f;
 8000810:	f3c3 1244 	ubfx	r2, r3, #5, #5
		    gbLEDEyeB = (GW_LED_EYE>>10)&0x1f;
 8000814:	f3c3 2384 	ubfx	r3, r3, #10, #5
		    gbLEDHeadB = (GW_LED_HEAD>>10)&0x1f;
		break;

		case	P_LED_EYE:
		    gbLEDEyeR = GW_LED_EYE&0x1f;
		    gbLEDEyeG = (GW_LED_EYE>>5)&0x1f;
 8000818:	f884 2369 	strb.w	r2, [r4, #873]	; 0x369
		    gbLEDEyeB = (GW_LED_EYE>>10)&0x1f;
 800081c:	f884 336a 	strb.w	r3, [r4, #874]	; 0x36a
		break;
 8000820:	e04a      	b.n	80008b8 <ProcessAfterWriting+0x104>
  u32 lTemp;

  bComplianceFlag = 0;
  for(bCount = 0; bCount < gbParameterLength-1; bCount++) //Range Check
  {
    switch(gbStartAddress+bCount)
 8000822:	2b52      	cmp	r3, #82	; 0x52
 8000824:	d043      	beq.n	80008ae <ProcessAfterWriting+0xfa>
 8000826:	2b53      	cmp	r3, #83	; 0x53
 8000828:	d146      	bne.n	80008b8 <ProcessAfterWriting+0x104>
				setBuzzerOff();
			}
		break;

		case	P_TX_REMOCON_DATA_L:
				zgb_tx_data(GW_TX_REMOCON_DATA);
 800082a:	f8b4 0256 	ldrh.w	r0, [r4, #598]	; 0x256
 800082e:	f7ff fd71 	bl	8000314 <zgb_tx_data>
				//TxDData(USART_ZIGBEE,'a');

				break;
 8000832:	e041      	b.n	80008b8 <ProcessAfterWriting+0x104>
			USART_Configuration(USART_PC,lTemp);

		break;

		case	P_DYNAMIXEL_POWER:
				dxl_set_power(GB_DYNAMIXEL_POWER);
 8000834:	f894 021b 	ldrb.w	r0, [r4, #539]	; 0x21b
 8000838:	f000 ffa6 	bl	8001788 <dxl_set_power>
				if(GB_DYNAMIXEL_POWER == ON)
 800083c:	f894 321b 	ldrb.w	r3, [r4, #539]	; 0x21b
 8000840:	2b01      	cmp	r3, #1
 8000842:	d101      	bne.n	8000848 <ProcessAfterWriting+0x94>
				{
					enableDXLForwarding();
 8000844:	f001 fab8 	bl	8001db8 <enableDXLForwarding>
				}
				gbDxlPwr = GB_DYNAMIXEL_POWER;
 8000848:	f894 321b 	ldrb.w	r3, [r4, #539]	; 0x21b
 800084c:	f884 3364 	strb.w	r3, [r4, #868]	; 0x364
		break;
 8000850:	e032      	b.n	80008b8 <ProcessAfterWriting+0x104>
		case	P_LED_PANNEL:
				LED_SetState(GB_LED_MODE, ON);
 8000852:	f894 021c 	ldrb.w	r0, [r4, #540]	; 0x21c
 8000856:	2101      	movs	r1, #1
 8000858:	f000 fba0 	bl	8000f9c <LED_SetState>
				LED_SetState(~GB_LED_MODE, OFF);
 800085c:	f894 021c 	ldrb.w	r0, [r4, #540]	; 0x21c
 8000860:	2100      	movs	r1, #0
 8000862:	43c0      	mvns	r0, r0
 8000864:	b2c0      	uxtb	r0, r0
 8000866:	f000 fb99 	bl	8000f9c <LED_SetState>
		break;
 800086a:	e025      	b.n	80008b8 <ProcessAfterWriting+0x104>
		case	P_LED_HEAD:
		    gbLEDHeadR = GW_LED_HEAD&0x1f;
 800086c:	f8b4 321d 	ldrh.w	r3, [r4, #541]	; 0x21d
 8000870:	f003 021f 	and.w	r2, r3, #31
 8000874:	f884 2365 	strb.w	r2, [r4, #869]	; 0x365
		    gbLEDHeadG = (GW_LED_HEAD>>5)&0x1f;
 8000878:	f3c3 1244 	ubfx	r2, r3, #5, #5
		    gbLEDHeadB = (GW_LED_HEAD>>10)&0x1f;
 800087c:	f3c3 2384 	ubfx	r3, r3, #10, #5
				LED_SetState(GB_LED_MODE, ON);
				LED_SetState(~GB_LED_MODE, OFF);
		break;
		case	P_LED_HEAD:
		    gbLEDHeadR = GW_LED_HEAD&0x1f;
		    gbLEDHeadG = (GW_LED_HEAD>>5)&0x1f;
 8000880:	f884 2366 	strb.w	r2, [r4, #870]	; 0x366
		    gbLEDHeadB = (GW_LED_HEAD>>10)&0x1f;
 8000884:	f884 3367 	strb.w	r3, [r4, #871]	; 0x367
		break;
 8000888:	e016      	b.n	80008b8 <ProcessAfterWriting+0x104>
		    gbLEDEyeB = (GW_LED_EYE>>10)&0x1f;
		break;

		case	P_BUZZER_DATA0:

			setBuzzerPlayLength(GB_BUZZER_DATA1);
 800088a:	f894 0255 	ldrb.w	r0, [r4, #597]	; 0x255
 800088e:	f001 fa9b 	bl	8001dc8 <setBuzzerPlayLength>

			if( getBuzzerState() == 0 )
 8000892:	f001 fab1 	bl	8001df8 <getBuzzerState>
 8000896:	b118      	cbz	r0, 80008a0 <ProcessAfterWriting+0xec>
			{
				setBuzzerData(GB_BUZZER_DATA0);
				PlayBuzzer();
			}
			else
			if( GB_BUZZER_DATA1 == 0xFE )
 8000898:	f894 3255 	ldrb.w	r3, [r4, #597]	; 0x255
 800089c:	2bfe      	cmp	r3, #254	; 0xfe
 800089e:	d10b      	bne.n	80008b8 <ProcessAfterWriting+0x104>
			{
				setBuzzerData(GB_BUZZER_DATA0);
 80008a0:	f894 0254 	ldrb.w	r0, [r4, #596]	; 0x254
 80008a4:	f001 fa9c 	bl	8001de0 <setBuzzerData>
				PlayBuzzer();
 80008a8:	f001 fad4 	bl	8001e54 <PlayBuzzer>
 80008ac:	e004      	b.n	80008b8 <ProcessAfterWriting+0x104>
			}
		break;

		case	P_BUZZER_DATA1:
			if( GB_BUZZER_DATA1 == 0x00 )
 80008ae:	f894 3255 	ldrb.w	r3, [r4, #597]	; 0x255
 80008b2:	b90b      	cbnz	r3, 80008b8 <ProcessAfterWriting+0x104>
			{
				setBuzzerOff();
 80008b4:	f001 faea 	bl	8001e8c <setBuzzerOff>
 80008b8:	3501      	adds	r5, #1
 80008ba:	e77d      	b.n	80007b8 <ProcessAfterWriting+0x4>
      default:
        break;
    }
  }

}
 80008bc:	bd38      	pop	{r3, r4, r5, pc}
 80008be:	bf00      	nop
 80008c0:	20000310 	andcs	r0, r0, r0, lsl r3
 80008c4:	001e8480 	andseq	r8, lr, r0, lsl #9

080008c8 <Process>:
		USART_ITConfig(USART1, USART_IT_TC, ENABLE);
	}
}
 
void Process(void)
{
 80008c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  byte bCount, bLength, bEndAddress, bCount0xff, bCheckSum, bReturn,bPrevID;;
//  byte bTemp;


  GB_ID = DEFAULT_ID;
 80008ca:	4cc8      	ldr	r4, [pc, #800]	; (8000bec <Process+0x324>)


  GW_LED_HEAD = ((0>>3)<<10)|((255>>3)<<5)|(0>>3);
 80008cc:	f06f 021f 	mvn.w	r2, #31
 80008d0:	f884 221d 	strb.w	r2, [r4, #541]	; 0x21d
 80008d4:	2203      	movs	r2, #3
{
  byte bCount, bLength, bEndAddress, bCount0xff, bCheckSum, bReturn,bPrevID;;
//  byte bTemp;


  GB_ID = DEFAULT_ID;
 80008d6:	23c8      	movs	r3, #200	; 0xc8


  GW_LED_HEAD = ((0>>3)<<10)|((255>>3)<<5)|(0>>3);
 80008d8:	f884 221e 	strb.w	r2, [r4, #542]	; 0x21e
  GW_LED_EYE =  ((255>>3)<<10)|((0>>3)<<5)|(0>>3);
 80008dc:	227c      	movs	r2, #124	; 0x7c
{
  byte bCount, bLength, bEndAddress, bCount0xff, bCheckSum, bReturn,bPrevID;;
//  byte bTemp;


  GB_ID = DEFAULT_ID;
 80008de:	f884 3206 	strb.w	r3, [r4, #518]	; 0x206


  GW_LED_HEAD = ((0>>3)<<10)|((255>>3)<<5)|(0>>3);
  GW_LED_EYE =  ((255>>3)<<10)|((0>>3)<<5)|(0>>3);
 80008e2:	f884 2220 	strb.w	r2, [r4, #544]	; 0x220


  GB_ID = DEFAULT_ID;


  GW_LED_HEAD = ((0>>3)<<10)|((255>>3)<<5)|(0>>3);
 80008e6:	2300      	movs	r3, #0
  /*
	GW_LED_HEAD = ((0>>3)<<10)|((128>>3)<<5)|(255>>3);
	GW_LED_EYE =  ((255>>3)<<10)|((0>>3)<<5)|(0>>3);
*/
	gbLEDHeadR = GW_LED_HEAD&0x1f;
	gbLEDHeadG = (GW_LED_HEAD>>5)&0x1f;
 80008e8:	221f      	movs	r2, #31

  /*
	GW_LED_HEAD = ((0>>3)<<10)|((128>>3)<<5)|(255>>3);
	GW_LED_EYE =  ((255>>3)<<10)|((0>>3)<<5)|(0>>3);
*/
	gbLEDHeadR = GW_LED_HEAD&0x1f;
 80008ea:	f884 3365 	strb.w	r3, [r4, #869]	; 0x365

  GB_ID = DEFAULT_ID;


  GW_LED_HEAD = ((0>>3)<<10)|((255>>3)<<5)|(0>>3);
  GW_LED_EYE =  ((255>>3)<<10)|((0>>3)<<5)|(0>>3);
 80008ee:	f884 321f 	strb.w	r3, [r4, #543]	; 0x21f
  /*
	GW_LED_HEAD = ((0>>3)<<10)|((128>>3)<<5)|(255>>3);
	GW_LED_EYE =  ((255>>3)<<10)|((0>>3)<<5)|(0>>3);
*/
	gbLEDHeadR = GW_LED_HEAD&0x1f;
	gbLEDHeadG = (GW_LED_HEAD>>5)&0x1f;
 80008f2:	f884 2366 	strb.w	r2, [r4, #870]	; 0x366
	gbLEDHeadB = (GW_LED_HEAD>>10)&0x1f;
 80008f6:	f884 3367 	strb.w	r3, [r4, #871]	; 0x367

	gbLEDEyeR = GW_LED_EYE&0x1f;
 80008fa:	f884 3368 	strb.w	r3, [r4, #872]	; 0x368
	gbLEDEyeG = (GW_LED_EYE>>5)&0x1f;
 80008fe:	f884 3369 	strb.w	r3, [r4, #873]	; 0x369
	gbLEDEyeB = (GW_LED_EYE>>10)&0x1f;
 8000902:	f884 236a 	strb.w	r2, [r4, #874]	; 0x36a

  GW_ZIGBEE_ID = ScanZigbee();
 8000906:	f7ff fd95 	bl	8000434 <ScanZigbee>
 800090a:	f8a4 025b 	strh.w	r0, [r4, #603]	; 0x25b
 800090e:	f894 3260 	ldrb.w	r3, [r4, #608]	; 0x260

      if((gbRxID = gbpRxInterruptBuffer[gbRxBufferReadPointer++]) == 0xff) bCount0xff++;
      else
      {
        if(bCount0xff >= 2) break;
        bCount0xff = 0;
 8000912:	2000      	movs	r0, #0

    bCount0xff = 0;
    while(1)
    {
      #ifdef TIMEOUT_CHECK
      gbMiliSec = 0;
 8000914:	2200      	movs	r2, #0
 8000916:	f884 236b 	strb.w	r2, [r4, #875]	; 0x36b
      #endif
      while(gbRxBufferReadPointer == gbRxBufferWritePointer)
 800091a:	f894 536c 	ldrb.w	r5, [r4, #876]	; 0x36c
 800091e:	f894 236d 	ldrb.w	r2, [r4, #877]	; 0x36d
 8000922:	49b2      	ldr	r1, [pc, #712]	; (8000bec <Process+0x324>)
 8000924:	4295      	cmp	r5, r2
 8000926:	d106      	bne.n	8000936 <Process+0x6e>
      {
        #ifdef TIMEOUT_CHECK
        if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 8000928:	f891 236b 	ldrb.w	r2, [r1, #875]	; 0x36b
 800092c:	2a64      	cmp	r2, #100	; 0x64
 800092e:	d9f4      	bls.n	800091a <Process+0x52>
 8000930:	f881 3260 	strb.w	r3, [r1, #608]	; 0x260
 8000934:	e7eb      	b.n	800090e <Process+0x46>
        #endif
      }


      if((gbRxID = gbpRxInterruptBuffer[gbRxBufferReadPointer++]) == 0xff) bCount0xff++;
 8000936:	f891 336c 	ldrb.w	r3, [r1, #876]	; 0x36c
 800093a:	b2db      	uxtb	r3, r3
 800093c:	1c5a      	adds	r2, r3, #1
 800093e:	b2d2      	uxtb	r2, r2
 8000940:	f881 236c 	strb.w	r2, [r1, #876]	; 0x36c
 8000944:	440b      	add	r3, r1
 8000946:	f893 336e 	ldrb.w	r3, [r3, #878]	; 0x36e
 800094a:	b2db      	uxtb	r3, r3
 800094c:	2bff      	cmp	r3, #255	; 0xff
 800094e:	d102      	bne.n	8000956 <Process+0x8e>
 8000950:	3001      	adds	r0, #1
 8000952:	b2c0      	uxtb	r0, r0
 8000954:	e7de      	b.n	8000914 <Process+0x4c>
      else
      {
        if(bCount0xff >= 2) break;
 8000956:	2801      	cmp	r0, #1
 8000958:	d9db      	bls.n	8000912 <Process+0x4a>
        bCount0xff = 0;
      }
    }

    if(gbRxID == GB_ID || gbRxID == BROADCASTING_ID)
 800095a:	f891 2206 	ldrb.w	r2, [r1, #518]	; 0x206
 800095e:	f881 3260 	strb.w	r3, [r1, #608]	; 0x260
 8000962:	4293      	cmp	r3, r2
 8000964:	d001      	beq.n	800096a <Process+0xa2>
 8000966:	2bfe      	cmp	r3, #254	; 0xfe
 8000968:	d1d1      	bne.n	800090e <Process+0x46>
    {
      #ifdef TIMEOUT_CHECK
      gbMiliSec = 0;
 800096a:	2200      	movs	r2, #0
 800096c:	f884 236b 	strb.w	r2, [r4, #875]	; 0x36b
      #endif
      while(gbRxBufferReadPointer == gbRxBufferWritePointer)
 8000970:	f894 036c 	ldrb.w	r0, [r4, #876]	; 0x36c
 8000974:	f894 136d 	ldrb.w	r1, [r4, #877]	; 0x36d
 8000978:	4a9c      	ldr	r2, [pc, #624]	; (8000bec <Process+0x324>)
 800097a:	4288      	cmp	r0, r1
 800097c:	d104      	bne.n	8000988 <Process+0xc0>
      {
        #ifdef TIMEOUT_CHECK
        if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 800097e:	f892 236b 	ldrb.w	r2, [r2, #875]	; 0x36b
 8000982:	2a64      	cmp	r2, #100	; 0x64
 8000984:	d9f4      	bls.n	8000970 <Process+0xa8>
 8000986:	e7c2      	b.n	800090e <Process+0x46>
        #endif
      }
      bLength = gbpRxInterruptBuffer[gbRxBufferReadPointer++];
 8000988:	f892 136c 	ldrb.w	r1, [r2, #876]	; 0x36c
 800098c:	b2c9      	uxtb	r1, r1
 800098e:	1c48      	adds	r0, r1, #1
 8000990:	b2c0      	uxtb	r0, r0
 8000992:	f882 036c 	strb.w	r0, [r2, #876]	; 0x36c
 8000996:	4411      	add	r1, r2
 8000998:	f891 536e 	ldrb.w	r5, [r1, #878]	; 0x36e
      if(gbParameterLength > MAX_PACKET_LENGTH) goto RX_PACKET_START; //Ver8

      //from this state, status packet will be returned

      #ifdef TIMEOUT_CHECK
      gbMiliSec = 0;
 800099c:	2100      	movs	r1, #0
      {
        #ifdef TIMEOUT_CHECK
        if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
        #endif
      }
      bLength = gbpRxInterruptBuffer[gbRxBufferReadPointer++];
 800099e:	b2ed      	uxtb	r5, r5

      gbParameterLength = bLength-2;
 80009a0:	1eae      	subs	r6, r5, #2
 80009a2:	b2f6      	uxtb	r6, r6
 80009a4:	f882 625e 	strb.w	r6, [r2, #606]	; 0x25e
      if(gbParameterLength > MAX_PACKET_LENGTH) goto RX_PACKET_START; //Ver8

      //from this state, status packet will be returned

      #ifdef TIMEOUT_CHECK
      gbMiliSec = 0;
 80009a8:	f882 136b 	strb.w	r1, [r2, #875]	; 0x36b
      #endif
      while(gbRxBufferReadPointer == gbRxBufferWritePointer)
 80009ac:	f894 036c 	ldrb.w	r0, [r4, #876]	; 0x36c
 80009b0:	f894 236d 	ldrb.w	r2, [r4, #877]	; 0x36d
 80009b4:	498d      	ldr	r1, [pc, #564]	; (8000bec <Process+0x324>)
 80009b6:	4290      	cmp	r0, r2
 80009b8:	d104      	bne.n	80009c4 <Process+0xfc>
      {
        #ifdef TIMEOUT_CHECK
        if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 80009ba:	f891 236b 	ldrb.w	r2, [r1, #875]	; 0x36b
 80009be:	2a64      	cmp	r2, #100	; 0x64
 80009c0:	d9f4      	bls.n	80009ac <Process+0xe4>
 80009c2:	e7a4      	b.n	800090e <Process+0x46>
        #endif
      }
      gbInstruction = gbpRxInterruptBuffer[gbRxBufferReadPointer++];
 80009c4:	f891 236c 	ldrb.w	r2, [r1, #876]	; 0x36c
 80009c8:	b2d2      	uxtb	r2, r2
 80009ca:	1c50      	adds	r0, r2, #1
 80009cc:	b2c0      	uxtb	r0, r0
 80009ce:	f881 036c 	strb.w	r0, [r1, #876]	; 0x36c
 80009d2:	440a      	add	r2, r1
 80009d4:	f892 236e 	ldrb.w	r2, [r2, #878]	; 0x36e
 80009d8:	b2d2      	uxtb	r2, r2
 80009da:	f881 225f 	strb.w	r2, [r1, #607]	; 0x25f
 80009de:	442a      	add	r2, r5
      bCheckSum = gbRxID+bLength+gbInstruction;
 80009e0:	4413      	add	r3, r2
 80009e2:	b2df      	uxtb	r7, r3

      for(bCount = 0; bCount < gbParameterLength+1; bCount++)
 80009e4:	2200      	movs	r2, #0
 80009e6:	fa5f fe82 	uxtb.w	lr, r2
 80009ea:	4576      	cmp	r6, lr
 80009ec:	db20      	blt.n	8000a30 <Process+0x168>
      {
        #ifdef TIMEOUT_CHECK
        gbMiliSec = 0;
 80009ee:	2300      	movs	r3, #0
 80009f0:	f884 336b 	strb.w	r3, [r4, #875]	; 0x36b
        #endif
        while(gbRxBufferReadPointer == gbRxBufferWritePointer)
 80009f4:	f894 036c 	ldrb.w	r0, [r4, #876]	; 0x36c
 80009f8:	f894 336d 	ldrb.w	r3, [r4, #877]	; 0x36d
 80009fc:	497b      	ldr	r1, [pc, #492]	; (8000bec <Process+0x324>)
 80009fe:	4298      	cmp	r0, r3
 8000a00:	d104      	bne.n	8000a0c <Process+0x144>
        {
          #ifdef TIMEOUT_CHECK
          if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 8000a02:	f891 336b 	ldrb.w	r3, [r1, #875]	; 0x36b
 8000a06:	2b64      	cmp	r3, #100	; 0x64
 8000a08:	d9f4      	bls.n	80009f4 <Process+0x12c>
 8000a0a:	e780      	b.n	800090e <Process+0x46>
          #endif
        }
        bCheckSum += (gbpParameter[bCount] = gbpRxInterruptBuffer[gbRxBufferReadPointer++]);
 8000a0c:	f891 036c 	ldrb.w	r0, [r1, #876]	; 0x36c
 8000a10:	3201      	adds	r2, #1
 8000a12:	b2c0      	uxtb	r0, r0
 8000a14:	1c43      	adds	r3, r0, #1
 8000a16:	b2db      	uxtb	r3, r3
 8000a18:	f881 336c 	strb.w	r3, [r1, #876]	; 0x36c
 8000a1c:	4408      	add	r0, r1
 8000a1e:	f890 036e 	ldrb.w	r0, [r0, #878]	; 0x36e
 8000a22:	4471      	add	r1, lr
 8000a24:	b2c0      	uxtb	r0, r0
 8000a26:	183b      	adds	r3, r7, r0
 8000a28:	f881 0103 	strb.w	r0, [r1, #259]	; 0x103
 8000a2c:	b2df      	uxtb	r7, r3
 8000a2e:	e7da      	b.n	80009e6 <Process+0x11e>
      }
      //Packet Receiving End
      gbStartAddress = gbpParameter[0];
 8000a30:	f894 3103 	ldrb.w	r3, [r4, #259]	; 0x103

      for(bCount = 0; bCount < GB_RETURN_DELAY_TIME; bCount++)
 8000a34:	2600      	movs	r6, #0
          #endif
        }
        bCheckSum += (gbpParameter[bCount] = gbpRxInterruptBuffer[gbRxBufferReadPointer++]);
      }
      //Packet Receiving End
      gbStartAddress = gbpParameter[0];
 8000a36:	f884 3102 	strb.w	r3, [r4, #258]	; 0x102

      for(bCount = 0; bCount < GB_RETURN_DELAY_TIME; bCount++)
 8000a3a:	f894 2208 	ldrb.w	r2, [r4, #520]	; 0x208
 8000a3e:	b2f3      	uxtb	r3, r6
 8000a40:	4293      	cmp	r3, r2
 8000a42:	496a      	ldr	r1, [pc, #424]	; (8000bec <Process+0x324>)
 8000a44:	f106 0601 	add.w	r6, r6, #1
 8000a48:	d203      	bcs.n	8000a52 <Process+0x18a>
      {
        // __delay_cycles(32);//2usec
    	  uDelay(2);
 8000a4a:	2002      	movs	r0, #2
 8000a4c:	f000 fe7f 	bl	800174e <uDelay>
 8000a50:	e7f3      	b.n	8000a3a <Process+0x172>
      }
      if(bCheckSum != 0xff)
 8000a52:	2fff      	cmp	r7, #255	; 0xff
 8000a54:	f891 225f 	ldrb.w	r2, [r1, #607]	; 0x25f
 8000a58:	d009      	beq.n	8000a6e <Process+0x1a6>
      {
        //buffer initialize
        gbRxBufferWritePointer = gbRxBufferReadPointer;
 8000a5a:	f891 336c 	ldrb.w	r3, [r1, #876]	; 0x36c
        if(gbInstruction == INST_PING) {
 8000a5e:	2a01      	cmp	r2, #1
    	  uDelay(2);
      }
      if(bCheckSum != 0xff)
      {
        //buffer initialize
        gbRxBufferWritePointer = gbRxBufferReadPointer;
 8000a60:	b2db      	uxtb	r3, r3
 8000a62:	f881 336d 	strb.w	r3, [r1, #877]	; 0x36d
        if(gbInstruction == INST_PING) {
 8000a66:	f43f af52 	beq.w	800090e <Process+0x46>
        }
        else {
            ReturnPacket(CHECKSUM_ERROR_BIT);
 8000a6a:	2010      	movs	r0, #16
 8000a6c:	e27a      	b.n	8000f64 <Process+0x69c>
        }
      }
      else
      {
    	  	if(gbInstruction == INST_BULK_READ ) //INST_SYNC_WR only 2009.12.11.buche
 8000a6e:	2a92      	cmp	r2, #146	; 0x92
 8000a70:	f040 80bf 	bne.w	8000bf2 <Process+0x32a>
			{
    	  	  gbRxD0BufferWritePointer = gbRxD0BufferReadPointer = 0;
 8000a74:	2300      	movs	r3, #0
 8000a76:	f881 346e 	strb.w	r3, [r1, #1134]	; 0x46e
 8000a7a:	f881 346f 	strb.w	r3, [r1, #1135]	; 0x46f


			  bPrevID = 0xFF;
 8000a7e:	463b      	mov	r3, r7
			  for(bCount = 2; bCount < bLength-3; bCount += (3) )
 8000a80:	2202      	movs	r2, #2
 8000a82:	1ee9      	subs	r1, r5, #3
 8000a84:	428a      	cmp	r2, r1
 8000a86:	f280 80b4 	bge.w	8000bf2 <Process+0x32a>
			  {
				if(gbpParameter[bCount] == GB_ID)
 8000a8a:	18a0      	adds	r0, r4, r2
 8000a8c:	f890 6103 	ldrb.w	r6, [r0, #259]	; 0x103
 8000a90:	f894 0206 	ldrb.w	r0, [r4, #518]	; 0x206
 8000a94:	4955      	ldr	r1, [pc, #340]	; (8000bec <Process+0x324>)
 8000a96:	4286      	cmp	r6, r0
 8000a98:	f040 80a0 	bne.w	8000bdc <Process+0x314>
				{
				gbRxID = GB_ID;
 8000a9c:	f891 0206 	ldrb.w	r0, [r1, #518]	; 0x206
				  bLength = 4;
				  gbStartAddress = gbpParameter[bCount+1];
				  gbpParameter[1] = gbpParameter[bCount-1];

			// waiting
				  if (bPrevID == 0xFF) break;
 8000aa0:	2bff      	cmp	r3, #255	; 0xff
			  bPrevID = 0xFF;
			  for(bCount = 2; bCount < bLength-3; bCount += (3) )
			  {
				if(gbpParameter[bCount] == GB_ID)
				{
				gbRxID = GB_ID;
 8000aa2:	f881 0260 	strb.w	r0, [r1, #608]	; 0x260
				gbInstruction = INST_READ;
 8000aa6:	f04f 0002 	mov.w	r0, #2
 8000aaa:	f881 025f 	strb.w	r0, [r1, #607]	; 0x25f
				  bLength = 4;
				  gbStartAddress = gbpParameter[bCount+1];
 8000aae:	f102 0001 	add.w	r0, r2, #1
				  gbpParameter[1] = gbpParameter[bCount-1];
 8000ab2:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
				if(gbpParameter[bCount] == GB_ID)
				{
				gbRxID = GB_ID;
				gbInstruction = INST_READ;
				  bLength = 4;
				  gbStartAddress = gbpParameter[bCount+1];
 8000ab6:	4408      	add	r0, r1
				  gbpParameter[1] = gbpParameter[bCount-1];
 8000ab8:	440a      	add	r2, r1
				if(gbpParameter[bCount] == GB_ID)
				{
				gbRxID = GB_ID;
				gbInstruction = INST_READ;
				  bLength = 4;
				  gbStartAddress = gbpParameter[bCount+1];
 8000aba:	f890 0103 	ldrb.w	r0, [r0, #259]	; 0x103
				  gbpParameter[1] = gbpParameter[bCount-1];
 8000abe:	f892 2103 	ldrb.w	r2, [r2, #259]	; 0x103
				if(gbpParameter[bCount] == GB_ID)
				{
				gbRxID = GB_ID;
				gbInstruction = INST_READ;
				  bLength = 4;
				  gbStartAddress = gbpParameter[bCount+1];
 8000ac2:	f881 0102 	strb.w	r0, [r1, #258]	; 0x102
				  gbpParameter[1] = gbpParameter[bCount-1];
 8000ac6:	b2d2      	uxtb	r2, r2
 8000ac8:	f881 2104 	strb.w	r2, [r1, #260]	; 0x104

			// waiting
				  if (bPrevID == 0xFF) break;
 8000acc:	f000 8090 	beq.w	8000bf0 <Process+0x328>
					//    RX_PACKET_START:
					//    RX_PACKET_TIMEOUT:

						u8 bWaitRxID, bWaitLength, bWaitParameterLength, bWaitInstruction, bWaitCheckSum;

						bCount0xff = 0;
 8000ad0:	2200      	movs	r2, #0


						while(1)
						{
						  gbMiliSec = 0;
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	f884 136b 	strb.w	r1, [r4, #875]	; 0x36b

						  while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
 8000ad8:	f894 546f 	ldrb.w	r5, [r4, #1135]	; 0x46f
 8000adc:	f894 146e 	ldrb.w	r1, [r4, #1134]	; 0x46e
 8000ae0:	4842      	ldr	r0, [pc, #264]	; (8000bec <Process+0x324>)
 8000ae2:	428d      	cmp	r5, r1
 8000ae4:	d104      	bne.n	8000af0 <Process+0x228>
						  {
							if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 8000ae6:	f890 136b 	ldrb.w	r1, [r0, #875]	; 0x36b
 8000aea:	2964      	cmp	r1, #100	; 0x64
 8000aec:	d9f4      	bls.n	8000ad8 <Process+0x210>
 8000aee:	e70e      	b.n	800090e <Process+0x46>


						  }

						  if((bWaitRxID = gbpRxD0Buffer[gbRxD0BufferReadPointer++] ) == 0xff) bCount0xff++;
 8000af0:	f890 146e 	ldrb.w	r1, [r0, #1134]	; 0x46e
 8000af4:	b2c9      	uxtb	r1, r1
 8000af6:	1c4d      	adds	r5, r1, #1
 8000af8:	b2ed      	uxtb	r5, r5
 8000afa:	f880 546e 	strb.w	r5, [r0, #1134]	; 0x46e
 8000afe:	4401      	add	r1, r0
 8000b00:	f891 1470 	ldrb.w	r1, [r1, #1136]	; 0x470
 8000b04:	b2c9      	uxtb	r1, r1
 8000b06:	29ff      	cmp	r1, #255	; 0xff
 8000b08:	d102      	bne.n	8000b10 <Process+0x248>
 8000b0a:	3201      	adds	r2, #1
 8000b0c:	b2d2      	uxtb	r2, r2
 8000b0e:	e7e0      	b.n	8000ad2 <Process+0x20a>
						  else
						  {

							if(bCount0xff >= 2)	break;
 8000b10:	2a01      	cmp	r2, #1
 8000b12:	f04f 0200 	mov.w	r2, #0
 8000b16:	d9dc      	bls.n	8000ad2 <Process+0x20a>
							bCount0xff = 0;
						  }
						}


						if(bWaitRxID == bPrevID)
 8000b18:	4299      	cmp	r1, r3
 8000b1a:	d1d9      	bne.n	8000ad0 <Process+0x208>
						{
						  gbMiliSec = 0;
 8000b1c:	f880 236b 	strb.w	r2, [r0, #875]	; 0x36b
						  while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
 8000b20:	f894 146f 	ldrb.w	r1, [r4, #1135]	; 0x46f
 8000b24:	f894 346e 	ldrb.w	r3, [r4, #1134]	; 0x46e
 8000b28:	4a30      	ldr	r2, [pc, #192]	; (8000bec <Process+0x324>)
 8000b2a:	4299      	cmp	r1, r3
 8000b2c:	d104      	bne.n	8000b38 <Process+0x270>
						  {
							if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 8000b2e:	f892 336b 	ldrb.w	r3, [r2, #875]	; 0x36b
 8000b32:	2b64      	cmp	r3, #100	; 0x64
 8000b34:	d9f4      	bls.n	8000b20 <Process+0x258>
 8000b36:	e6ea      	b.n	800090e <Process+0x46>
						  }

						  bWaitLength = gbpRxD0Buffer[gbRxD0BufferReadPointer++];
 8000b38:	f892 346e 	ldrb.w	r3, [r2, #1134]	; 0x46e
 8000b3c:	b2db      	uxtb	r3, r3
 8000b3e:	1c59      	adds	r1, r3, #1
 8000b40:	b2c9      	uxtb	r1, r1
 8000b42:	f882 146e 	strb.w	r1, [r2, #1134]	; 0x46e
 8000b46:	4413      	add	r3, r2
 8000b48:	f893 1470 	ldrb.w	r1, [r3, #1136]	; 0x470
						  bWaitParameterLength = bWaitLength-2;
						  if(bWaitParameterLength > MAX_PACKET_LENGTH) goto RX_PACKET_START; //Ver8

						  //from this state, status packet will be returned

						  gbMiliSec = 0;
 8000b4c:	2300      	movs	r3, #0
							if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
						  }

						  bWaitLength = gbpRxD0Buffer[gbRxD0BufferReadPointer++];

						  bWaitParameterLength = bWaitLength-2;
 8000b4e:	3902      	subs	r1, #2
 8000b50:	b2c9      	uxtb	r1, r1
						  if(bWaitParameterLength > MAX_PACKET_LENGTH) goto RX_PACKET_START; //Ver8

						  //from this state, status packet will be returned

						  gbMiliSec = 0;
 8000b52:	f882 336b 	strb.w	r3, [r2, #875]	; 0x36b
						  while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
 8000b56:	f894 246f 	ldrb.w	r2, [r4, #1135]	; 0x46f
 8000b5a:	f894 346e 	ldrb.w	r3, [r4, #1134]	; 0x46e
 8000b5e:	4823      	ldr	r0, [pc, #140]	; (8000bec <Process+0x324>)
 8000b60:	429a      	cmp	r2, r3
 8000b62:	d104      	bne.n	8000b6e <Process+0x2a6>
						  {
							if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 8000b64:	f890 336b 	ldrb.w	r3, [r0, #875]	; 0x36b
 8000b68:	2b64      	cmp	r3, #100	; 0x64
 8000b6a:	d9f4      	bls.n	8000b56 <Process+0x28e>
 8000b6c:	e6cf      	b.n	800090e <Process+0x46>
						  }

						  bWaitInstruction = gbpRxD0Buffer[gbRxD0BufferReadPointer++];
 8000b6e:	f890 246e 	ldrb.w	r2, [r0, #1134]	; 0x46e
						  bWaitCheckSum = bWaitRxID+bWaitLength+bWaitInstruction;

						  for(bCount = 0; bCount < bWaitParameterLength+1; bCount++)
 8000b72:	2700      	movs	r7, #0
						  while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
						  {
							if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
						  }

						  bWaitInstruction = gbpRxD0Buffer[gbRxD0BufferReadPointer++];
 8000b74:	b2d3      	uxtb	r3, r2
 8000b76:	1c5a      	adds	r2, r3, #1
 8000b78:	b2d2      	uxtb	r2, r2
 8000b7a:	f880 246e 	strb.w	r2, [r0, #1134]	; 0x46e
 8000b7e:	4403      	add	r3, r0
 8000b80:	f893 3470 	ldrb.w	r3, [r3, #1136]	; 0x470
 8000b84:	b2fb      	uxtb	r3, r7
						  bWaitCheckSum = bWaitRxID+bWaitLength+bWaitInstruction;

						  for(bCount = 0; bCount < bWaitParameterLength+1; bCount++)
 8000b86:	4299      	cmp	r1, r3
 8000b88:	4e18      	ldr	r6, [pc, #96]	; (8000bec <Process+0x324>)
 8000b8a:	f04f 0500 	mov.w	r5, #0
 8000b8e:	db19      	blt.n	8000bc4 <Process+0x2fc>
						  {
							gbMiliSec = 0;
 8000b90:	f886 536b 	strb.w	r5, [r6, #875]	; 0x36b
							while( gbRxD0BufferWritePointer == gbRxD0BufferReadPointer )
 8000b94:	f896 246f 	ldrb.w	r2, [r6, #1135]	; 0x46f
 8000b98:	f896 346e 	ldrb.w	r3, [r6, #1134]	; 0x46e
 8000b9c:	4813      	ldr	r0, [pc, #76]	; (8000bec <Process+0x324>)
 8000b9e:	429a      	cmp	r2, r3
 8000ba0:	d104      	bne.n	8000bac <Process+0x2e4>
							{
							  if(gbMiliSec > TIMEOUT_MILISEC) goto RX_PACKET_TIMEOUT;
 8000ba2:	f890 336b 	ldrb.w	r3, [r0, #875]	; 0x36b
 8000ba6:	2b64      	cmp	r3, #100	; 0x64
 8000ba8:	d9f4      	bls.n	8000b94 <Process+0x2cc>
 8000baa:	e6b0      	b.n	800090e <Process+0x46>
							}
							bWaitCheckSum += (gbpRxD0Buffer[gbRxD0BufferReadPointer++]);
 8000bac:	f890 246e 	ldrb.w	r2, [r0, #1134]	; 0x46e
 8000bb0:	3701      	adds	r7, #1
 8000bb2:	b2d3      	uxtb	r3, r2
 8000bb4:	1c5a      	adds	r2, r3, #1
 8000bb6:	b2d2      	uxtb	r2, r2
 8000bb8:	f880 246e 	strb.w	r2, [r0, #1134]	; 0x46e
 8000bbc:	4403      	add	r3, r0
 8000bbe:	f893 3470 	ldrb.w	r3, [r3, #1136]	; 0x470
 8000bc2:	e7df      	b.n	8000b84 <Process+0x2bc>
						  }


						  for(bCount = 0; bCount < GB_RETURN_DELAY_TIME; bCount++)
 8000bc4:	f896 3208 	ldrb.w	r3, [r6, #520]	; 0x208
 8000bc8:	b2ea      	uxtb	r2, r5
 8000bca:	429a      	cmp	r2, r3
 8000bcc:	f105 0501 	add.w	r5, r5, #1
 8000bd0:	d203      	bcs.n	8000bda <Process+0x312>
						  {
							  uDelay(2);
 8000bd2:	2002      	movs	r0, #2
 8000bd4:	f000 fdbb 	bl	800174e <uDelay>
 8000bd8:	e7f4      	b.n	8000bc4 <Process+0x2fc>
			  {
				if(gbpParameter[bCount] == GB_ID)
				{
				gbRxID = GB_ID;
				gbInstruction = INST_READ;
				  bLength = 4;
 8000bda:	2504      	movs	r5, #4
						}
					  }

				  }
				}
				bPrevID = gbpParameter[bCount];
 8000bdc:	18a3      	adds	r3, r4, r2
 8000bde:	f893 3103 	ldrb.w	r3, [r3, #259]	; 0x103
			{
    	  	  gbRxD0BufferWritePointer = gbRxD0BufferReadPointer = 0;


			  bPrevID = 0xFF;
			  for(bCount = 2; bCount < bLength-3; bCount += (3) )
 8000be2:	3203      	adds	r2, #3
						}
					  }

				  }
				}
				bPrevID = gbpParameter[bCount];
 8000be4:	b2db      	uxtb	r3, r3
			{
    	  	  gbRxD0BufferWritePointer = gbRxD0BufferReadPointer = 0;


			  bPrevID = 0xFF;
			  for(bCount = 2; bCount < bLength-3; bCount += (3) )
 8000be6:	b2d2      	uxtb	r2, r2
 8000be8:	e74b      	b.n	8000a82 <Process+0x1ba>
 8000bea:	bf00      	nop
 8000bec:	20000310 	andcs	r0, r0, r0, lsl r3
			  {
				if(gbpParameter[bCount] == GB_ID)
				{
				gbRxID = GB_ID;
				gbInstruction = INST_READ;
				  bLength = 4;
 8000bf0:	2504      	movs	r5, #4
				}
				bPrevID = gbpParameter[bCount];
			  }
			  //bPrevID = gbpParameter[bCount];
			}
        if(gbInstruction == INST_SYNC_WRITE || gbInstruction == INST_SYNC_REG_WRITE) //INST_SYNC_WR or INST_SYNC_REG_WR
 8000bf2:	f894 125f 	ldrb.w	r1, [r4, #607]	; 0x25f
 8000bf6:	f101 037d 	add.w	r3, r1, #125	; 0x7d
 8000bfa:	b2db      	uxtb	r3, r3
 8000bfc:	2b01      	cmp	r3, #1
 8000bfe:	d829      	bhi.n	8000c54 <Process+0x38c>
        {
          byte bTmpLength, bCount0;
          bTmpLength = gbpParameter[1];
 8000c00:	4bcd      	ldr	r3, [pc, #820]	; (8000f38 <Process+0x670>)
          //Blink(bTmpLength);
//          for(bCount = 2; bCount < bLength; bCount += (bTmpLength+1) ) ;;;;;;;
          for(bCount = 2; bCount < bLength-3; bCount += (bTmpLength+1) )
 8000c02:	2602      	movs	r6, #2
			  //bPrevID = gbpParameter[bCount];
			}
        if(gbInstruction == INST_SYNC_WRITE || gbInstruction == INST_SYNC_REG_WRITE) //INST_SYNC_WR or INST_SYNC_REG_WR
        {
          byte bTmpLength, bCount0;
          bTmpLength = gbpParameter[1];
 8000c04:	f893 0104 	ldrb.w	r0, [r3, #260]	; 0x104
 8000c08:	b2c0      	uxtb	r0, r0
          //Blink(bTmpLength);
//          for(bCount = 2; bCount < bLength; bCount += (bTmpLength+1) ) ;;;;;;;
          for(bCount = 2; bCount < bLength-3; bCount += (bTmpLength+1) )
 8000c0a:	1eeb      	subs	r3, r5, #3
 8000c0c:	429e      	cmp	r6, r3
 8000c0e:	da21      	bge.n	8000c54 <Process+0x38c>
          {
            if(gbpParameter[bCount] == GB_ID)
 8000c10:	19a3      	adds	r3, r4, r6
 8000c12:	f893 2103 	ldrb.w	r2, [r3, #259]	; 0x103
 8000c16:	f894 3206 	ldrb.w	r3, [r4, #518]	; 0x206
 8000c1a:	429a      	cmp	r2, r3
 8000c1c:	d116      	bne.n	8000c4c <Process+0x384>
            {
              bCount++; //point to Data_N
              for(bCount0 = 1; bCount0 <= bTmpLength; bCount0++)
 8000c1e:	2301      	movs	r3, #1
 8000c20:	199a      	adds	r2, r3, r6
 8000c22:	4283      	cmp	r3, r0
 8000c24:	b2d2      	uxtb	r2, r2
 8000c26:	d809      	bhi.n	8000c3c <Process+0x374>
              {
                gbpParameter[bCount0] = gbpParameter[bCount++];
 8000c28:	4422      	add	r2, r4
 8000c2a:	f892 2103 	ldrb.w	r2, [r2, #259]	; 0x103
 8000c2e:	18e5      	adds	r5, r4, r3
 8000c30:	b2d2      	uxtb	r2, r2
          for(bCount = 2; bCount < bLength-3; bCount += (bTmpLength+1) )
          {
            if(gbpParameter[bCount] == GB_ID)
            {
              bCount++; //point to Data_N
              for(bCount0 = 1; bCount0 <= bTmpLength; bCount0++)
 8000c32:	3301      	adds	r3, #1
              {
                gbpParameter[bCount0] = gbpParameter[bCount++];
 8000c34:	f885 2103 	strb.w	r2, [r5, #259]	; 0x103
          for(bCount = 2; bCount < bLength-3; bCount += (bTmpLength+1) )
          {
            if(gbpParameter[bCount] == GB_ID)
            {
              bCount++; //point to Data_N
              for(bCount0 = 1; bCount0 <= bTmpLength; bCount0++)
 8000c38:	b2db      	uxtb	r3, r3
 8000c3a:	e7f1      	b.n	8000c20 <Process+0x358>
              {
                gbpParameter[bCount0] = gbpParameter[bCount++];
              }
              gbInstruction &= 0x7f;//change to INST_WRITE or INST_REG_WRITE
 8000c3c:	f001 017f 	and.w	r1, r1, #127	; 0x7f
              bLength = bTmpLength + 3;
              gbParameterLength = bLength-2;
 8000c40:	3001      	adds	r0, #1
              bCount++; //point to Data_N
              for(bCount0 = 1; bCount0 <= bTmpLength; bCount0++)
              {
                gbpParameter[bCount0] = gbpParameter[bCount++];
              }
              gbInstruction &= 0x7f;//change to INST_WRITE or INST_REG_WRITE
 8000c42:	f884 125f 	strb.w	r1, [r4, #607]	; 0x25f
              bLength = bTmpLength + 3;
              gbParameterLength = bLength-2;
 8000c46:	f884 025e 	strb.w	r0, [r4, #606]	; 0x25e
              break;
 8000c4a:	e003      	b.n	8000c54 <Process+0x38c>
 8000c4c:	1c42      	adds	r2, r0, #1
 8000c4e:	18b3      	adds	r3, r6, r2
 8000c50:	b2de      	uxtb	r6, r3
 8000c52:	e7da      	b.n	8000c0a <Process+0x342>
            }
          }
        }
        //else
        if(gbInstruction == INST_WRITE)
 8000c54:	f894 225f 	ldrb.w	r2, [r4, #607]	; 0x25f
 8000c58:	4bb7      	ldr	r3, [pc, #732]	; (8000f38 <Process+0x670>)
 8000c5a:	2a03      	cmp	r2, #3
 8000c5c:	d10c      	bne.n	8000c78 <Process+0x3b0>
        {
          bReturn = WriteControlTableRangeCheck();
 8000c5e:	f7ff fd11 	bl	8000684 <WriteControlTableRangeCheck>
 8000c62:	4605      	mov	r5, r0
          ReturnPacket(bReturn);
 8000c64:	f7ff fd44 	bl	80006f0 <ReturnPacket>
          if(bReturn != RANGE_ERROR_BIT)
 8000c68:	2d08      	cmp	r5, #8
 8000c6a:	f43f ae50 	beq.w	800090e <Process+0x46>
          {
            WriteControlTable();
 8000c6e:	f7ff fcd1 	bl	8000614 <WriteControlTable>
            ProcessAfterWriting();
 8000c72:	f7ff fd9f 	bl	80007b4 <ProcessAfterWriting>
 8000c76:	e64a      	b.n	800090e <Process+0x46>
          }
        }
        else if(gbInstruction == INST_READ)
 8000c78:	2a02      	cmp	r2, #2
 8000c7a:	f040 812a 	bne.w	8000ed2 <Process+0x60a>
        {

          if(gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_READ_PACKET)
 8000c7e:	f893 2260 	ldrb.w	r2, [r3, #608]	; 0x260
 8000c82:	2afe      	cmp	r2, #254	; 0xfe
 8000c84:	f43f ae43 	beq.w	800090e <Process+0x46>
 8000c88:	f893 2213 	ldrb.w	r2, [r3, #531]	; 0x213
 8000c8c:	2a00      	cmp	r2, #0
 8000c8e:	f43f ae3e 	beq.w	800090e <Process+0x46>
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
 8000c92:	f893 7104 	ldrb.w	r7, [r3, #260]	; 0x104
					bLength = gbpParameter[1]+2; //Errorstatus,Checksum
 8000c96:	f893 2104 	ldrb.w	r2, [r3, #260]	; 0x104
					bCheckSum = GB_ID + bLength + gbInterruptCheckError;
 8000c9a:	f893 5206 	ldrb.w	r5, [r3, #518]	; 0x206


					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 8000c9e:	f893 1262 	ldrb.w	r1, [r3, #610]	; 0x262
          if(gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_READ_PACKET)
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
					bLength = gbpParameter[1]+2; //Errorstatus,Checksum
 8000ca2:	3202      	adds	r2, #2
					bCheckSum = GB_ID + bLength + gbInterruptCheckError;


					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 8000ca4:	b2c9      	uxtb	r1, r1
 8000ca6:	f101 0e01 	add.w	lr, r1, #1
 8000caa:	fa5f fe8e 	uxtb.w	lr, lr
 8000cae:	f883 e262 	strb.w	lr, [r3, #610]	; 0x262
 8000cb2:	4419      	add	r1, r3
 8000cb4:	f04f 0eff 	mov.w	lr, #255	; 0xff
 8000cb8:	f881 e263 	strb.w	lr, [r1, #611]	; 0x263
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 8000cbc:	f893 1262 	ldrb.w	r1, [r3, #610]	; 0x262
          if(gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_READ_PACKET)
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
					bLength = gbpParameter[1]+2; //Errorstatus,Checksum
 8000cc0:	b2d2      	uxtb	r2, r2
					bCheckSum = GB_ID + bLength + gbInterruptCheckError;


					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
 8000cc2:	b2c9      	uxtb	r1, r1
 8000cc4:	f101 0c01 	add.w	ip, r1, #1
 8000cc8:	fa5f fc8c 	uxtb.w	ip, ip
 8000ccc:	4419      	add	r1, r3
 8000cce:	f883 c262 	strb.w	ip, [r3, #610]	; 0x262
 8000cd2:	f881 e263 	strb.w	lr, [r1, #611]	; 0x263
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
 8000cd6:	f893 1262 	ldrb.w	r1, [r3, #610]	; 0x262
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
					bLength = gbpParameter[1]+2; //Errorstatus,Checksum
					bCheckSum = GB_ID + bLength + gbInterruptCheckError;
 8000cda:	f893 0261 	ldrb.w	r0, [r3, #609]	; 0x261


					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
 8000cde:	b2c9      	uxtb	r1, r1
 8000ce0:	f101 0c01 	add.w	ip, r1, #1
 8000ce4:	fa5f fc8c 	uxtb.w	ip, ip
 8000ce8:	f883 c262 	strb.w	ip, [r3, #610]	; 0x262
 8000cec:	f893 c206 	ldrb.w	ip, [r3, #518]	; 0x206
 8000cf0:	4419      	add	r1, r3
 8000cf2:	fa5f fc8c 	uxtb.w	ip, ip
 8000cf6:	f881 c263 	strb.w	ip, [r1, #611]	; 0x263
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bLength;
 8000cfa:	f893 1262 	ldrb.w	r1, [r3, #610]	; 0x262
 8000cfe:	4405      	add	r5, r0
 8000d00:	b2c9      	uxtb	r1, r1
 8000d02:	f101 0c01 	add.w	ip, r1, #1
 8000d06:	fa5f fc8c 	uxtb.w	ip, ip
 8000d0a:	4419      	add	r1, r3
 8000d0c:	f883 c262 	strb.w	ip, [r3, #610]	; 0x262
 8000d10:	f881 2263 	strb.w	r2, [r1, #611]	; 0x263
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = gbInterruptCheckError;
 8000d14:	f893 1262 	ldrb.w	r1, [r3, #610]	; 0x262

          if(gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_READ_PACKET)
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
 8000d18:	f893 6102 	ldrb.w	r6, [r3, #258]	; 0x102

					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = 0xff;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bLength;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = gbInterruptCheckError;
 8000d1c:	b2c9      	uxtb	r1, r1
 8000d1e:	f101 0c01 	add.w	ip, r1, #1
 8000d22:	fa5f fc8c 	uxtb.w	ip, ip
 8000d26:	4419      	add	r1, r3
 8000d28:	f883 c262 	strb.w	ip, [r3, #610]	; 0x262
 8000d2c:	f881 0263 	strb.w	r0, [r1, #611]	; 0x263


					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
 8000d30:	7819      	ldrb	r1, [r3, #0]
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
					bLength = gbpParameter[1]+2; //Errorstatus,Checksum
					bCheckSum = GB_ID + bLength + gbInterruptCheckError;
 8000d32:	4415      	add	r5, r2
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = GB_ID;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bLength;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = gbInterruptCheckError;


					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
 8000d34:	b2c9      	uxtb	r1, r1
 8000d36:	f101 0c01 	add.w	ip, r1, #1
 8000d3a:	fa5f fc8c 	uxtb.w	ip, ip
 8000d3e:	4419      	add	r1, r3
 8000d40:	f883 c000 	strb.w	ip, [r3]
 8000d44:	f881 e002 	strb.w	lr, [r1, #2]
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
 8000d48:	7819      	ldrb	r1, [r3, #0]

          if(gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_READ_PACKET)
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
 8000d4a:	4437      	add	r7, r6
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bLength;
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = gbInterruptCheckError;


					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
 8000d4c:	b2c9      	uxtb	r1, r1
 8000d4e:	f101 0c01 	add.w	ip, r1, #1
 8000d52:	fa5f fc8c 	uxtb.w	ip, ip
 8000d56:	4419      	add	r1, r3
 8000d58:	f883 c000 	strb.w	ip, [r3]
 8000d5c:	f881 e002 	strb.w	lr, [r1, #2]
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= GB_ID;
 8000d60:	7819      	ldrb	r1, [r3, #0]

          if(gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_READ_PACKET)
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
 8000d62:	3f01      	subs	r7, #1
					gbpTxD1Buffer[gbTxD1BufferWritePointer++] = gbInterruptCheckError;


					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= GB_ID;
 8000d64:	b2c9      	uxtb	r1, r1
 8000d66:	f101 0e01 	add.w	lr, r1, #1
 8000d6a:	fa5f fe8e 	uxtb.w	lr, lr
 8000d6e:	f883 e000 	strb.w	lr, [r3]
 8000d72:	f893 e206 	ldrb.w	lr, [r3, #518]	; 0x206
 8000d76:	4419      	add	r1, r3
 8000d78:	fa5f fe8e 	uxtb.w	lr, lr
 8000d7c:	f881 e002 	strb.w	lr, [r1, #2]
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bLength;
 8000d80:	7819      	ldrb	r1, [r3, #0]

          if(gbRxID != BROADCASTING_ID && GB_RETURN_LEVEL >= RETURN_READ_PACKET)
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
 8000d82:	b2ff      	uxtb	r7, r7


					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= GB_ID;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bLength;
 8000d84:	b2c9      	uxtb	r1, r1
 8000d86:	f101 0e01 	add.w	lr, r1, #1
 8000d8a:	fa5f fe8e 	uxtb.w	lr, lr
 8000d8e:	4419      	add	r1, r3
 8000d90:	f883 e000 	strb.w	lr, [r3]
 8000d94:	708a      	strb	r2, [r1, #2]
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= gbInterruptCheckError;
 8000d96:	781a      	ldrb	r2, [r3, #0]
          {
        	  	  	//byte readData;
					//Call routine processing item : InstructionError,ChecksumError,TimeoutError
					bEndAddress = gbStartAddress+gbpParameter[1]-1;
					bLength = gbpParameter[1]+2; //Errorstatus,Checksum
					bCheckSum = GB_ID + bLength + gbInterruptCheckError;
 8000d98:	b2ed      	uxtb	r5, r5

					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= 0xff;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= GB_ID;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bLength;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= gbInterruptCheckError;
 8000d9a:	b2d2      	uxtb	r2, r2
 8000d9c:	1c51      	adds	r1, r2, #1
 8000d9e:	b2c9      	uxtb	r1, r1
 8000da0:	7019      	strb	r1, [r3, #0]
 8000da2:	4413      	add	r3, r2
 8000da4:	7098      	strb	r0, [r3, #2]


					for(bCount=gbStartAddress; bCount <= bEndAddress; bCount++)   // ;;;;;;;;;;;DEBUG after 1.15!!!
 8000da6:	42be      	cmp	r6, r7
 8000da8:	d859      	bhi.n	8000e5e <Process+0x596>
					{
					  byte bFixedData;
					  word wFixedData;

					  if( bCount == P_RX_REMOCON_DATA_ARRIVED)
 8000daa:	2e57      	cmp	r6, #87	; 0x57
 8000dac:	d105      	bne.n	8000dba <Process+0x4f2>
					  {
						  GB_RX_REMOCON_DATA_ARRIVED = zgb_rx_check();
 8000dae:	f7ff facf 	bl	8000350 <zgb_rx_check>
 8000db2:	b2c0      	uxtb	r0, r0
 8000db4:	f884 025a 	strb.w	r0, [r4, #602]	; 0x25a
 8000db8:	e005      	b.n	8000dc6 <Process+0x4fe>
					  }
					  else if( bCount == P_RX_REMOCON_DATA_L )
 8000dba:	2e55      	cmp	r6, #85	; 0x55
 8000dbc:	d103      	bne.n	8000dc6 <Process+0x4fe>
					  {
						  GW_RX_REMOCON_DATA = zgb_rx_data();
 8000dbe:	f7ff fb25 	bl	800040c <zgb_rx_data>
 8000dc2:	f8a4 0258 	strh.w	r0, [r4, #600]	; 0x258
					  }

					  if(gbpDataSize[bCount] == 2 && bCount < bEndAddress)
 8000dc6:	4b5d      	ldr	r3, [pc, #372]	; (8000f3c <Process+0x674>)
 8000dc8:	5d9b      	ldrb	r3, [r3, r6]
 8000dca:	2b02      	cmp	r3, #2
 8000dcc:	d12d      	bne.n	8000e2a <Process+0x562>
 8000dce:	42be      	cmp	r6, r7
 8000dd0:	d22b      	bcs.n	8000e2a <Process+0x562>
					  {
						wFixedData = WORD_CAST(gbpControlTable[bCount]);
						bFixedData = (byte)(wFixedData&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 8000dd2:	f894 1262 	ldrb.w	r1, [r4, #610]	; 0x262
						  GW_RX_REMOCON_DATA = zgb_rx_data();
					  }

					  if(gbpDataSize[bCount] == 2 && bCount < bEndAddress)
					  {
						wFixedData = WORD_CAST(gbpControlTable[bCount]);
 8000dd6:	4b5a      	ldr	r3, [pc, #360]	; (8000f40 <Process+0x678>)
						bFixedData = (byte)(wFixedData&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 8000dd8:	b2c9      	uxtb	r1, r1
						  GW_RX_REMOCON_DATA = zgb_rx_data();
					  }

					  if(gbpDataSize[bCount] == 2 && bCount < bEndAddress)
					  {
						wFixedData = WORD_CAST(gbpControlTable[bCount]);
 8000dda:	5b9b      	ldrh	r3, [r3, r6]
						bFixedData = (byte)(wFixedData&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 8000ddc:	1c48      	adds	r0, r1, #1
					  }

					  if(gbpDataSize[bCount] == 2 && bCount < bEndAddress)
					  {
						wFixedData = WORD_CAST(gbpControlTable[bCount]);
						bFixedData = (byte)(wFixedData&0xff);
 8000dde:	b2da      	uxtb	r2, r3
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 8000de0:	b2c0      	uxtb	r0, r0
 8000de2:	4421      	add	r1, r4
 8000de4:	f884 0262 	strb.w	r0, [r4, #610]	; 0x262
 8000de8:	f881 2263 	strb.w	r2, [r1, #611]	; 0x263
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
 8000dec:	7821      	ldrb	r1, [r4, #0]
						bCheckSum += bFixedData;
						bFixedData = (byte)((wFixedData>>8)&0xff);
 8000dee:	0a1b      	lsrs	r3, r3, #8
					  if(gbpDataSize[bCount] == 2 && bCount < bEndAddress)
					  {
						wFixedData = WORD_CAST(gbpControlTable[bCount]);
						bFixedData = (byte)(wFixedData&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
 8000df0:	b2c9      	uxtb	r1, r1
 8000df2:	1c48      	adds	r0, r1, #1
 8000df4:	b2c0      	uxtb	r0, r0
 8000df6:	4421      	add	r1, r4
 8000df8:	7020      	strb	r0, [r4, #0]
 8000dfa:	708a      	strb	r2, [r1, #2]
						bCheckSum += bFixedData;
						bFixedData = (byte)((wFixedData>>8)&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 8000dfc:	f894 1262 	ldrb.w	r1, [r4, #610]	; 0x262
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
						bCheckSum += bFixedData;
						bCount++;
 8000e00:	3601      	adds	r6, #1
						bFixedData = (byte)(wFixedData&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
						bCheckSum += bFixedData;
						bFixedData = (byte)((wFixedData>>8)&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 8000e02:	b2c9      	uxtb	r1, r1
 8000e04:	1c48      	adds	r0, r1, #1
 8000e06:	b2c0      	uxtb	r0, r0
 8000e08:	4421      	add	r1, r4
 8000e0a:	f884 0262 	strb.w	r0, [r4, #610]	; 0x262
 8000e0e:	f881 3263 	strb.w	r3, [r1, #611]	; 0x263
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
 8000e12:	7821      	ldrb	r1, [r4, #0]
						bCheckSum += bFixedData;
						bCount++;
 8000e14:	b2f6      	uxtb	r6, r6
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
						bCheckSum += bFixedData;
						bFixedData = (byte)((wFixedData>>8)&0xff);
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
 8000e16:	b2c9      	uxtb	r1, r1
 8000e18:	1c48      	adds	r0, r1, #1
 8000e1a:	b2c0      	uxtb	r0, r0
 8000e1c:	4421      	add	r1, r4
 8000e1e:	7020      	strb	r0, [r4, #0]
 8000e20:	708b      	strb	r3, [r1, #2]
 8000e22:	4413      	add	r3, r2
						bCheckSum += bFixedData;
 8000e24:	442b      	add	r3, r5
 8000e26:	b2dd      	uxtb	r5, r3
						bCount++;
 8000e28:	e016      	b.n	8000e58 <Process+0x590>
					  }
					  else //length == 1 or 0
					  {
						bFixedData = gbpControlTable[bCount];
 8000e2a:	19a3      	adds	r3, r4, r6
 8000e2c:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 8000e30:	f894 2262 	ldrb.w	r2, [r4, #610]	; 0x262
						bCheckSum += bFixedData;
						bCount++;
					  }
					  else //length == 1 or 0
					  {
						bFixedData = gbpControlTable[bCount];
 8000e34:	b2db      	uxtb	r3, r3
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
 8000e36:	b2d2      	uxtb	r2, r2
 8000e38:	1c51      	adds	r1, r2, #1
 8000e3a:	b2c9      	uxtb	r1, r1
 8000e3c:	4422      	add	r2, r4
 8000e3e:	f884 1262 	strb.w	r1, [r4, #610]	; 0x262
 8000e42:	f882 3263 	strb.w	r3, [r2, #611]	; 0x263
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
 8000e46:	7822      	ldrb	r2, [r4, #0]
 8000e48:	b2d2      	uxtb	r2, r2
 8000e4a:	1c51      	adds	r1, r2, #1
 8000e4c:	b2c9      	uxtb	r1, r1
 8000e4e:	4422      	add	r2, r4
 8000e50:	7021      	strb	r1, [r4, #0]
 8000e52:	7093      	strb	r3, [r2, #2]
						bCheckSum += bFixedData;
 8000e54:	442b      	add	r3, r5
 8000e56:	b2dd      	uxtb	r5, r3
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= GB_ID;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bLength;
					gbpTxD0Buffer[gbTxD0BufferWritePointer++]= gbInterruptCheckError;


					for(bCount=gbStartAddress; bCount <= bEndAddress; bCount++)   // ;;;;;;;;;;;DEBUG after 1.15!!!
 8000e58:	3601      	adds	r6, #1
 8000e5a:	b2f6      	uxtb	r6, r6
 8000e5c:	e7a3      	b.n	8000da6 <Process+0x4de>
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
						bCheckSum += bFixedData;
					  }
					}
					bCheckSum ^= 0xff;
 8000e5e:	43eb      	mvns	r3, r5

				   gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bCheckSum;
 8000e60:	f894 2262 	ldrb.w	r2, [r4, #610]	; 0x262
						gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bFixedData;
						gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bFixedData;
						bCheckSum += bFixedData;
					  }
					}
					bCheckSum ^= 0xff;
 8000e64:	b2db      	uxtb	r3, r3

				   gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bCheckSum;
 8000e66:	b2d2      	uxtb	r2, r2
 8000e68:	1c51      	adds	r1, r2, #1
 8000e6a:	b2c9      	uxtb	r1, r1
 8000e6c:	4422      	add	r2, r4
 8000e6e:	f884 1262 	strb.w	r1, [r4, #610]	; 0x262
 8000e72:	f882 3263 	strb.w	r3, [r2, #611]	; 0x263
				   gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bCheckSum;
 8000e76:	7822      	ldrb	r2, [r4, #0]
						bCheckSum += bFixedData;
					  }
					}
					bCheckSum ^= 0xff;

				   gbpTxD1Buffer[gbTxD1BufferWritePointer++] = bCheckSum;
 8000e78:	4d2f      	ldr	r5, [pc, #188]	; (8000f38 <Process+0x670>)
				   gbpTxD0Buffer[gbTxD0BufferWritePointer++]= bCheckSum;
 8000e7a:	b2d2      	uxtb	r2, r2
 8000e7c:	1c51      	adds	r1, r2, #1
 8000e7e:	b2c9      	uxtb	r1, r1
 8000e80:	4422      	add	r2, r4
 8000e82:	7021      	strb	r1, [r4, #0]
 8000e84:	7093      	strb	r3, [r2, #2]

                    startPCTxData();
 8000e86:	f000 fdcb 	bl	8001a20 <startPCTxData>

					if ( GPIO_ReadOutputDataBit(PORT_ENABLE_TXD, PIN_ENABLE_TXD) == Bit_RESET) {
 8000e8a:	482e      	ldr	r0, [pc, #184]	; (8000f44 <Process+0x67c>)
 8000e8c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e90:	f001 ffd0 	bl	8002e34 <GPIO_ReadOutputDataBit>
 8000e94:	b9c0      	cbnz	r0, 8000ec8 <Process+0x600>
						//TxDString(USART_ZIGBEE,"\r\n TEST0");
						//if (TXD0_FINISH) {
						GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 8000e96:	482c      	ldr	r0, [pc, #176]	; (8000f48 <Process+0x680>)
 8000e98:	2120      	movs	r1, #32
 8000e9a:	f001 ffd6 	bl	8002e4a <GPIO_ResetBits>
						GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable
 8000e9e:	4829      	ldr	r0, [pc, #164]	; (8000f44 <Process+0x67c>)
 8000ea0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ea4:	f001 ffcf 	bl	8002e46 <GPIO_SetBits>

						USART_SendData(USART1, gbpTxD0Buffer[gbTxD0BufferReadPointer++]);
 8000ea8:	786a      	ldrb	r2, [r5, #1]
 8000eaa:	4828      	ldr	r0, [pc, #160]	; (8000f4c <Process+0x684>)
 8000eac:	b2d3      	uxtb	r3, r2
 8000eae:	1c5a      	adds	r2, r3, #1
 8000eb0:	b2d2      	uxtb	r2, r2
 8000eb2:	706a      	strb	r2, [r5, #1]
 8000eb4:	442b      	add	r3, r5
 8000eb6:	7899      	ldrb	r1, [r3, #2]
 8000eb8:	f003 fb94 	bl	80045e4 <USART_SendData>
						USART_ITConfig(USART1, USART_IT_TC, ENABLE);
 8000ebc:	4823      	ldr	r0, [pc, #140]	; (8000f4c <Process+0x684>)
 8000ebe:	f240 6126 	movw	r1, #1574	; 0x626
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	f003 fb33 	bl	800452e <USART_ITConfig>

					}


					while(gbTxD1Transmitting);
 8000ec8:	f894 3363 	ldrb.w	r3, [r4, #867]	; 0x363
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d1fb      	bne.n	8000ec8 <Process+0x600>
 8000ed0:	e51d      	b.n	800090e <Process+0x46>



			  }
        }
        else if(gbInstruction == INST_SYSTEM_WRITE)
 8000ed2:	2a0d      	cmp	r2, #13
 8000ed4:	d124      	bne.n	8000f20 <Process+0x658>
        { //[Addr] [Data] [0xf0] [0x55] [0x0f] [0xaa]
          if( (gbpParameter[2] == 0xf0) && (gbpParameter[3] == 0x55) &&
 8000ed6:	f893 2105 	ldrb.w	r2, [r3, #261]	; 0x105
 8000eda:	2af0      	cmp	r2, #240	; 0xf0
 8000edc:	f47f ad17 	bne.w	800090e <Process+0x46>
 8000ee0:	f893 2106 	ldrb.w	r2, [r3, #262]	; 0x106
 8000ee4:	2a55      	cmp	r2, #85	; 0x55
 8000ee6:	f47f ad12 	bne.w	800090e <Process+0x46>
              (gbpParameter[4] == 0x0f) && (gbpParameter[5] == 0xaa) &&
 8000eea:	f893 2107 	ldrb.w	r2, [r3, #263]	; 0x107

			  }
        }
        else if(gbInstruction == INST_SYSTEM_WRITE)
        { //[Addr] [Data] [0xf0] [0x55] [0x0f] [0xaa]
          if( (gbpParameter[2] == 0xf0) && (gbpParameter[3] == 0x55) &&
 8000eee:	2a0f      	cmp	r2, #15
 8000ef0:	f47f ad0d 	bne.w	800090e <Process+0x46>
              (gbpParameter[4] == 0x0f) && (gbpParameter[5] == 0xaa) &&
 8000ef4:	f893 2108 	ldrb.w	r2, [r3, #264]	; 0x108
 8000ef8:	2aaa      	cmp	r2, #170	; 0xaa
 8000efa:	f47f ad08 	bne.w	800090e <Process+0x46>
 8000efe:	f893 225e 	ldrb.w	r2, [r3, #606]	; 0x25e
 8000f02:	2a06      	cmp	r2, #6
 8000f04:	f47f ad03 	bne.w	800090e <Process+0x46>
              (gbParameterLength == 6) )
          {
            if (gbStartAddress < CONTROL_TABLE_LEN) {
 8000f08:	f893 0102 	ldrb.w	r0, [r3, #258]	; 0x102
 8000f0c:	2859      	cmp	r0, #89	; 0x59
 8000f0e:	f63f acfe 	bhi.w	800090e <Process+0x46>
            	BKP_WriteBackupRegister((gbStartAddress+1)<<2, gbpParameter[1]);
 8000f12:	0080      	lsls	r0, r0, #2
 8000f14:	f893 1104 	ldrb.w	r1, [r3, #260]	; 0x104
 8000f18:	3004      	adds	r0, #4
 8000f1a:	f001 fc61 	bl	80027e0 <BKP_WriteBackupRegister>
 8000f1e:	e4f6      	b.n	800090e <Process+0x46>
            	//BKP_WriteBackupRegister(gbStartAddress<<2, gbpParameter[1]);
            	//ROM_CAST(gbStartAddress) = gbpParameter[1];
            }
          }
        }
        else if(gbInstruction == INST_PING)
 8000f20:	2a01      	cmp	r2, #1
 8000f22:	d115      	bne.n	8000f50 <Process+0x688>
        {
          if(gbRxID == BROADCASTING_ID) //for avoiding data crush
 8000f24:	f893 2260 	ldrb.w	r2, [r3, #608]	; 0x260
 8000f28:	2afe      	cmp	r2, #254	; 0xfe
 8000f2a:	d103      	bne.n	8000f34 <Process+0x66c>
          {
//            MiliSec((word)(GB_ID<<1));
        	  mDelay((word)(GB_ID<<0)); //Ver0x14
 8000f2c:	f893 0206 	ldrb.w	r0, [r3, #518]	; 0x206
 8000f30:	f000 fbf7 	bl	8001722 <mDelay>
          }
          ReturnPacket(0);
 8000f34:	2000      	movs	r0, #0
 8000f36:	e015      	b.n	8000f64 <Process+0x69c>
 8000f38:	20000310 	andcs	r0, r0, r0, lsl r3
 8000f3c:	20000000 	andcs	r0, r0, r0
 8000f40:	20000513 	andcs	r0, r0, r3, lsl r5
 8000f44:	40011000 	andmi	r1, r1, r0
 8000f48:	40010c00 	andmi	r0, r1, r0, lsl #24
 8000f4c:	40013800 	andmi	r3, r1, r0, lsl #16
        }
        else if(gbInstruction == INST_RESET)
 8000f50:	3a06      	subs	r2, #6
 8000f52:	2a01      	cmp	r2, #1
 8000f54:	d805      	bhi.n	8000f62 <Process+0x69a>
        {
          ReturnPacket(0);
 8000f56:	2000      	movs	r0, #0
 8000f58:	f7ff fbca 	bl	80006f0 <ReturnPacket>

          //EEPROM_Write( P_OPERATING_MODE, 0xFF );
          //EEP_GB_OPERATING_MODE = 0xff;
          SYSTEM_RESET;
 8000f5c:	f002 f8bc 	bl	80030d8 <NVIC_GenerateSystemReset>
 8000f60:	e4d5      	b.n	800090e <Process+0x46>
          SYSTEM_RESET;
          //MiliSec(20);
        }
        else
        {
          ReturnPacket(INSTRUCTION_ERROR_BIT);
 8000f62:	2040      	movs	r0, #64	; 0x40
 8000f64:	f7ff fbc4 	bl	80006f0 <ReturnPacket>
 8000f68:	e4d1      	b.n	800090e <Process+0x46>
 8000f6a:	bf00      	nop

08000f6c <ReadButton>:
* Output         : None
* Return         : Return RIGHT, LEFT, SEL, UP, DOWN or NOKEY
*******************************************************************************/

u8 ReadButton(void)
{
 8000f6c:	b510      	push	{r4, lr}
	u8 retval=0;

	if( GPIO_ReadInputDataBit(PORT_SW_START, 	PIN_SW_START) != SET ) 	retval |= BUTTON_START;
 8000f6e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f72:	4809      	ldr	r0, [pc, #36]	; (8000f98 <ReadButton+0x2c>)
 8000f74:	f001 ff55 	bl	8002e22 <GPIO_ReadInputDataBit>
	if( GPIO_ReadInputDataBit(PORT_SW_MODE, 	PIN_SW_MODE)  != SET ) 	retval |= BUTTON_MODE;
 8000f78:	f44f 6100 	mov.w	r1, #2048	; 0x800
* Return         : Return RIGHT, LEFT, SEL, UP, DOWN or NOKEY
*******************************************************************************/

u8 ReadButton(void)
{
	u8 retval=0;
 8000f7c:	f110 34ff 	adds.w	r4, r0, #4294967295	; 0xffffffff

	if( GPIO_ReadInputDataBit(PORT_SW_START, 	PIN_SW_START) != SET ) 	retval |= BUTTON_START;
	if( GPIO_ReadInputDataBit(PORT_SW_MODE, 	PIN_SW_MODE)  != SET ) 	retval |= BUTTON_MODE;
 8000f80:	4805      	ldr	r0, [pc, #20]	; (8000f98 <ReadButton+0x2c>)
* Return         : Return RIGHT, LEFT, SEL, UP, DOWN or NOKEY
*******************************************************************************/

u8 ReadButton(void)
{
	u8 retval=0;
 8000f82:	bf18      	it	ne
 8000f84:	2401      	movne	r4, #1

	if( GPIO_ReadInputDataBit(PORT_SW_START, 	PIN_SW_START) != SET ) 	retval |= BUTTON_START;
	if( GPIO_ReadInputDataBit(PORT_SW_MODE, 	PIN_SW_MODE)  != SET ) 	retval |= BUTTON_MODE;
 8000f86:	f001 ff4c 	bl	8002e22 <GPIO_ReadInputDataBit>
 8000f8a:	2801      	cmp	r0, #1
 8000f8c:	bf1c      	itt	ne
 8000f8e:	f044 0402 	orrne.w	r4, r4, #2
 8000f92:	b2e4      	uxtbne	r4, r4
	
	return retval;
}
 8000f94:	4620      	mov	r0, r4
 8000f96:	bd10      	pop	{r4, pc}
 8000f98:	40010800 	andmi	r0, r1, r0, lsl #16

08000f9c <LED_SetState>:
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

void LED_SetState(u8 LED_PORT, PowerState NewState)
{
	if( NewState == ON )
 8000f9c:	2901      	cmp	r1, #1
/* Private variables ---------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

void LED_SetState(u8 LED_PORT, PowerState NewState)
{
 8000f9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fa0:	f000 0301 	and.w	r3, r0, #1
 8000fa4:	f000 0702 	and.w	r7, r0, #2
 8000fa8:	f000 0604 	and.w	r6, r0, #4
 8000fac:	f000 0508 	and.w	r5, r0, #8
 8000fb0:	f000 0410 	and.w	r4, r0, #16
	if( NewState == ON )
 8000fb4:	d11e      	bne.n	8000ff4 <LED_SetState+0x58>
	{ 
		if( LED_PORT & LED_MANAGE )	GPIO_ResetBits(PORT_LED_MANAGE, PIN_LED_MANAGE);
 8000fb6:	b123      	cbz	r3, 8000fc2 <LED_SetState+0x26>
 8000fb8:	481e      	ldr	r0, [pc, #120]	; (8001034 <LED_SetState+0x98>)
 8000fba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fbe:	f001 ff44 	bl	8002e4a <GPIO_ResetBits>
		if( LED_PORT & LED_EDIT ) 	GPIO_ResetBits(PORT_LED_EDIT, PIN_LED_EDIT);
 8000fc2:	b127      	cbz	r7, 8000fce <LED_SetState+0x32>
 8000fc4:	481c      	ldr	r0, [pc, #112]	; (8001038 <LED_SetState+0x9c>)
 8000fc6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fca:	f001 ff3e 	bl	8002e4a <GPIO_ResetBits>
		if( LED_PORT & LED_PLAY ) 	GPIO_ResetBits(PORT_LED_PLAY, PIN_LED_PLAY);
 8000fce:	b11e      	cbz	r6, 8000fd8 <LED_SetState+0x3c>
 8000fd0:	4818      	ldr	r0, [pc, #96]	; (8001034 <LED_SetState+0x98>)
 8000fd2:	2140      	movs	r1, #64	; 0x40
 8000fd4:	f001 ff39 	bl	8002e4a <GPIO_ResetBits>
		if( LED_PORT & LED_TX ) 	GPIO_ResetBits(PORT_LED_TX, PIN_LED_TX);
 8000fd8:	b125      	cbz	r5, 8000fe4 <LED_SetState+0x48>
 8000fda:	4816      	ldr	r0, [pc, #88]	; (8001034 <LED_SetState+0x98>)
 8000fdc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fe0:	f001 ff33 	bl	8002e4a <GPIO_ResetBits>
		if( LED_PORT & LED_RX ) 	GPIO_ResetBits(PORT_LED_RX, PIN_LED_RX);
 8000fe4:	b32c      	cbz	r4, 8001032 <LED_SetState+0x96>
		if( LED_PORT & LED_TX ) 	GPIO_SetBits(PORT_LED_TX, PIN_LED_TX);
		if( LED_PORT & LED_RX ) 	GPIO_SetBits(PORT_LED_RX, PIN_LED_RX);
		//if( LED_PORT & LED_AUX ) 	GPIO_SetBits(PORT_LED_AUX, PIN_LED_AUX);
		//if( LED_PORT & LED_POWER ) 	GPIO_SetBits(PORT_LED_POWER, PIN_LED_POWER);
	}
}
 8000fe6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	{ 
		if( LED_PORT & LED_MANAGE )	GPIO_ResetBits(PORT_LED_MANAGE, PIN_LED_MANAGE);
		if( LED_PORT & LED_EDIT ) 	GPIO_ResetBits(PORT_LED_EDIT, PIN_LED_EDIT);
		if( LED_PORT & LED_PLAY ) 	GPIO_ResetBits(PORT_LED_PLAY, PIN_LED_PLAY);
		if( LED_PORT & LED_TX ) 	GPIO_ResetBits(PORT_LED_TX, PIN_LED_TX);
		if( LED_PORT & LED_RX ) 	GPIO_ResetBits(PORT_LED_RX, PIN_LED_RX);
 8000fea:	4812      	ldr	r0, [pc, #72]	; (8001034 <LED_SetState+0x98>)
 8000fec:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ff0:	f001 bf2b 	b.w	8002e4a <GPIO_ResetBits>
		//if( LED_PORT & LED_AUX ) 	GPIO_ResetBits(PORT_LED_AUX, PIN_LED_AUX);
		//if( LED_PORT & LED_POWER ) 	GPIO_ResetBits(PORT_LED_POWER, PIN_LED_POWER);
	}
	else
	{
		if( LED_PORT & LED_MANAGE )	GPIO_SetBits(PORT_LED_MANAGE, PIN_LED_MANAGE);
 8000ff4:	b123      	cbz	r3, 8001000 <LED_SetState+0x64>
 8000ff6:	480f      	ldr	r0, [pc, #60]	; (8001034 <LED_SetState+0x98>)
 8000ff8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ffc:	f001 ff23 	bl	8002e46 <GPIO_SetBits>
		if( LED_PORT & LED_EDIT ) 	GPIO_SetBits(PORT_LED_EDIT, PIN_LED_EDIT);
 8001000:	b127      	cbz	r7, 800100c <LED_SetState+0x70>
 8001002:	480d      	ldr	r0, [pc, #52]	; (8001038 <LED_SetState+0x9c>)
 8001004:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001008:	f001 ff1d 	bl	8002e46 <GPIO_SetBits>
		if( LED_PORT & LED_PLAY ) 	GPIO_SetBits(PORT_LED_PLAY, PIN_LED_PLAY);
 800100c:	b11e      	cbz	r6, 8001016 <LED_SetState+0x7a>
 800100e:	4809      	ldr	r0, [pc, #36]	; (8001034 <LED_SetState+0x98>)
 8001010:	2140      	movs	r1, #64	; 0x40
 8001012:	f001 ff18 	bl	8002e46 <GPIO_SetBits>
		if( LED_PORT & LED_TX ) 	GPIO_SetBits(PORT_LED_TX, PIN_LED_TX);
 8001016:	b125      	cbz	r5, 8001022 <LED_SetState+0x86>
 8001018:	4806      	ldr	r0, [pc, #24]	; (8001034 <LED_SetState+0x98>)
 800101a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800101e:	f001 ff12 	bl	8002e46 <GPIO_SetBits>
		if( LED_PORT & LED_RX ) 	GPIO_SetBits(PORT_LED_RX, PIN_LED_RX);
 8001022:	b134      	cbz	r4, 8001032 <LED_SetState+0x96>
		//if( LED_PORT & LED_AUX ) 	GPIO_SetBits(PORT_LED_AUX, PIN_LED_AUX);
		//if( LED_PORT & LED_POWER ) 	GPIO_SetBits(PORT_LED_POWER, PIN_LED_POWER);
	}
}
 8001024:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	{
		if( LED_PORT & LED_MANAGE )	GPIO_SetBits(PORT_LED_MANAGE, PIN_LED_MANAGE);
		if( LED_PORT & LED_EDIT ) 	GPIO_SetBits(PORT_LED_EDIT, PIN_LED_EDIT);
		if( LED_PORT & LED_PLAY ) 	GPIO_SetBits(PORT_LED_PLAY, PIN_LED_PLAY);
		if( LED_PORT & LED_TX ) 	GPIO_SetBits(PORT_LED_TX, PIN_LED_TX);
		if( LED_PORT & LED_RX ) 	GPIO_SetBits(PORT_LED_RX, PIN_LED_RX);
 8001028:	4802      	ldr	r0, [pc, #8]	; (8001034 <LED_SetState+0x98>)
 800102a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800102e:	f001 bf0a 	b.w	8002e46 <GPIO_SetBits>
 8001032:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001034:	40011000 	andmi	r1, r1, r0
 8001038:	40010c00 	andmi	r0, r1, r0, lsl #24

0800103c <LED_GetState>:
	}
}

PowerState LED_GetState(u8 LED_PORT)
{
    if( LED_PORT == LED_MANAGE )
 800103c:	2801      	cmp	r0, #1
		//if( LED_PORT & LED_POWER ) 	GPIO_SetBits(PORT_LED_POWER, PIN_LED_POWER);
	}
}

PowerState LED_GetState(u8 LED_PORT)
{
 800103e:	b508      	push	{r3, lr}
    if( LED_PORT == LED_MANAGE )
 8001040:	d103      	bne.n	800104a <LED_GetState+0xe>
    {
    	if( GPIO_ReadOutputDataBit(PORT_LED_MANAGE , 	PIN_LED_MANAGE) != SET ) 	return ON;
 8001042:	4811      	ldr	r0, [pc, #68]	; (8001088 <LED_GetState+0x4c>)
 8001044:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001048:	e015      	b.n	8001076 <LED_GetState+0x3a>
    	else																		return OFF;
    }
    else if( LED_PORT == LED_EDIT )
 800104a:	2802      	cmp	r0, #2
 800104c:	d103      	bne.n	8001056 <LED_GetState+0x1a>
    {
		if( GPIO_ReadOutputDataBit(PORT_LED_EDIT , 	PIN_LED_EDIT) != SET ) 			return ON;
 800104e:	480f      	ldr	r0, [pc, #60]	; (800108c <LED_GetState+0x50>)
 8001050:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001054:	e00f      	b.n	8001076 <LED_GetState+0x3a>
		else																		return OFF;
    }
    else if( LED_PORT == LED_PLAY )
 8001056:	2804      	cmp	r0, #4
 8001058:	d102      	bne.n	8001060 <LED_GetState+0x24>
    {
		if( GPIO_ReadOutputDataBit(PORT_LED_PLAY , 	PIN_LED_PLAY) != SET ) 			return ON;
 800105a:	480b      	ldr	r0, [pc, #44]	; (8001088 <LED_GetState+0x4c>)
 800105c:	2140      	movs	r1, #64	; 0x40
 800105e:	e00a      	b.n	8001076 <LED_GetState+0x3a>
		else																		return OFF;
    }
    else if( LED_PORT == LED_TX )
 8001060:	2808      	cmp	r0, #8
 8001062:	d103      	bne.n	800106c <LED_GetState+0x30>
    {
		if( GPIO_ReadOutputDataBit(PORT_LED_TX , 	PIN_LED_TX) != SET ) 			return ON;
 8001064:	4808      	ldr	r0, [pc, #32]	; (8001088 <LED_GetState+0x4c>)
 8001066:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800106a:	e004      	b.n	8001076 <LED_GetState+0x3a>
		else																		return OFF;
    }
    else if( LED_PORT == LED_RX )
 800106c:	2810      	cmp	r0, #16
 800106e:	d109      	bne.n	8001084 <LED_GetState+0x48>
    {
		if( GPIO_ReadOutputDataBit(PORT_LED_RX , 	PIN_LED_RX) != SET ) 			return ON;
 8001070:	4805      	ldr	r0, [pc, #20]	; (8001088 <LED_GetState+0x4c>)
 8001072:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001076:	f001 fedd 	bl	8002e34 <GPIO_ReadOutputDataBit>

PowerState LED_GetState(u8 LED_PORT)
{
    if( LED_PORT == LED_MANAGE )
    {
    	if( GPIO_ReadOutputDataBit(PORT_LED_MANAGE , 	PIN_LED_MANAGE) != SET ) 	return ON;
 800107a:	f110 30ff 	adds.w	r0, r0, #4294967295	; 0xffffffff
 800107e:	bf18      	it	ne
 8001080:	2001      	movne	r0, #1
 8001082:	bd08      	pop	{r3, pc}
    {
		if( GPIO_ReadOutputDataBit(PORT_LED_AUX , 	PIN_LED_AUX) != SET ) 	return ON;
		else																		return OFF;
    }
*/
	return OFF;
 8001084:	2000      	movs	r0, #0
}
 8001086:	bd08      	pop	{r3, pc}
 8001088:	40011000 	andmi	r1, r1, r0
 800108c:	40010c00 	andmi	r0, r1, r0, lsl #24

08001090 <LED_RGB_SetState>:

void LED_RGB_SetState(u8 RGB)
{
 8001090:	4770      	bx	lr

08001092 <LED_RGB_GetState>:
	//rgb |= GPIO_ReadOutputDataBit(PORT_LED5_G , PIN_LED5_G)<<1;
	//rgb |= GPIO_ReadOutputDataBit(PORT_LED5_B , PIN_LED5_B)<<2;

	return rgb;

}
 8001092:	2000      	movs	r0, #0
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop

08001098 <Buzzer_Configuration>:
}



void Buzzer_Configuration(void)
{
 8001098:	b570      	push	{r4, r5, r6, lr}
 800109a:	b088      	sub	sp, #32
	TIM_OCInitTypeDef  TIM_OCInitStructure;
	TIM_OCStructInit(&TIM_OCInitStructure);


	// Timer Base Init	- Buzzer
	TIM_DeInit(TIM4);
 800109c:	4c1e      	ldr	r4, [pc, #120]	; (8001118 <Buzzer_Configuration+0x80>)

void Buzzer_Configuration(void)
{

	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
	TIM_TimeBaseStructInit(&TIM_TimeBaseStructure);
 800109e:	a801      	add	r0, sp, #4
 80010a0:	f002 fe25 	bl	8003cee <TIM_TimeBaseStructInit>

	TIM_OCInitTypeDef  TIM_OCInitStructure;
	TIM_OCStructInit(&TIM_OCInitStructure);
 80010a4:	a804      	add	r0, sp, #16
 80010a6:	f002 fe2b 	bl	8003d00 <TIM_OCStructInit>


	// Timer Base Init	- Buzzer
	TIM_DeInit(TIM4);
 80010aa:	4620      	mov	r0, r4
 80010ac:	f002 fc98 	bl	80039e0 <TIM_DeInit>
	TIM_TimeBaseStructure.TIM_Prescaler = 72-1;
 80010b0:	2347      	movs	r3, #71	; 0x47
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80010b2:	2500      	movs	r5, #0
	TIM_OCStructInit(&TIM_OCInitStructure);


	// Timer Base Init	- Buzzer
	TIM_DeInit(TIM4);
	TIM_TimeBaseStructure.TIM_Prescaler = 72-1;
 80010b4:	f8ad 3004 	strh.w	r3, [sp, #4]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_Period = 2000;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 80010b8:	4620      	mov	r0, r4

	// Timer Base Init	- Buzzer
	TIM_DeInit(TIM4);
	TIM_TimeBaseStructure.TIM_Prescaler = 72-1;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_Period = 2000;
 80010ba:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 80010be:	a901      	add	r1, sp, #4

	// Timer Base Init	- Buzzer
	TIM_DeInit(TIM4);
	TIM_TimeBaseStructure.TIM_Prescaler = 72-1;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_Period = 2000;
 80010c0:	f8ad 3008 	strh.w	r3, [sp, #8]


	// Timer Base Init	- Buzzer
	TIM_DeInit(TIM4);
	TIM_TimeBaseStructure.TIM_Prescaler = 72-1;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80010c4:	f8ad 5006 	strh.w	r5, [sp, #6]
	TIM_TimeBaseStructure.TIM_Period = 2000;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 80010c8:	f8ad 500a 	strh.w	r5, [sp, #10]
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
 80010cc:	f88d 500c 	strb.w	r5, [sp, #12]
	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 80010d0:	f002 fcea 	bl	8003aa8 <TIM_TimeBaseInit>

	// PWM Init			- Buzzer
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 80010d4:	2360      	movs	r3, #96	; 0x60
 80010d6:	f8ad 3010 	strh.w	r3, [sp, #16]
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Disable;
	TIM_OCInitStructure.TIM_Pulse = TIM_TimeBaseStructure. TIM_Period / 2;
 80010da:	f8bd 3008 	ldrh.w	r3, [sp, #8]
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);

	// PWM Init			- Buzzer
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 80010de:	2601      	movs	r6, #1
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Disable;
	TIM_OCInitStructure.TIM_Pulse = TIM_TimeBaseStructure. TIM_Period / 2;
 80010e0:	40f3      	lsrs	r3, r6
 80010e2:	f8ad 3016 	strh.w	r3, [sp, #22]
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
	TIM_OC4Init(TIM4, &TIM_OCInitStructure);
 80010e6:	4620      	mov	r0, r4
	// PWM Init			- Buzzer
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Disable;
	TIM_OCInitStructure.TIM_Pulse = TIM_TimeBaseStructure. TIM_Period / 2;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
 80010e8:	2302      	movs	r3, #2
	TIM_OC4Init(TIM4, &TIM_OCInitStructure);
 80010ea:	a904      	add	r1, sp, #16
	// PWM Init			- Buzzer
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Disable;
	TIM_OCInitStructure.TIM_Pulse = TIM_TimeBaseStructure. TIM_Period / 2;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
 80010ec:	f8ad 3018 	strh.w	r3, [sp, #24]
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);

	// PWM Init			- Buzzer
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 80010f0:	f8ad 6012 	strh.w	r6, [sp, #18]
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Disable;
 80010f4:	f8ad 5014 	strh.w	r5, [sp, #20]
	TIM_OCInitStructure.TIM_Pulse = TIM_TimeBaseStructure. TIM_Period / 2;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
	TIM_OC4Init(TIM4, &TIM_OCInitStructure);
 80010f8:	f002 fdb4 	bl	8003c64 <TIM_OC4Init>

	TIM_OC4PreloadConfig(TIM4, TIM_OCPreload_Disable);
 80010fc:	4620      	mov	r0, r4
 80010fe:	4629      	mov	r1, r5
 8001100:	f002 ff39 	bl	8003f76 <TIM_OC4PreloadConfig>
	TIM_Cmd(TIM4, ENABLE);
 8001104:	4620      	mov	r0, r4
 8001106:	4631      	mov	r1, r6
 8001108:	f002 fe15 	bl	8003d36 <TIM_Cmd>
	TIM_CtrlPWMOutputs(TIM4, ENABLE);
 800110c:	4620      	mov	r0, r4
 800110e:	4631      	mov	r1, r6
 8001110:	f002 fe1d 	bl	8003d4e <TIM_CtrlPWMOutputs>


}
 8001114:	b008      	add	sp, #32
 8001116:	bd70      	pop	{r4, r5, r6, pc}
 8001118:	40000800 	andmi	r0, r0, r0, lsl #16

0800111c <Timer_Configuration>:



void Timer_Configuration(void)
{
 800111c:	b510      	push	{r4, lr}
 800111e:	b088      	sub	sp, #32
	TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
	TIM_OCInitTypeDef  TIM_OCInitStructure;
	
	TIM_TimeBaseStructInit(&TIM_TimeBaseStructure);
 8001120:	a801      	add	r0, sp, #4
 8001122:	f002 fde4 	bl	8003cee <TIM_TimeBaseStructInit>
	TIM_OCStructInit(&TIM_OCInitStructure);
 8001126:	a804      	add	r0, sp, #16
 8001128:	f002 fdea 	bl	8003d00 <TIM_OCStructInit>

	TIM_DeInit(TIM2);
 800112c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001130:	f002 fc56 	bl	80039e0 <TIM_DeInit>

	/* Time base configuration */
	TIM_TimeBaseStructure.TIM_Period = 65535;
 8001134:	f64f 73ff 	movw	r3, #65535	; 0xffff
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 8001138:	2400      	movs	r4, #0
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 800113a:	a901      	add	r1, sp, #4
 800113c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
	TIM_OCStructInit(&TIM_OCInitStructure);

	TIM_DeInit(TIM2);

	/* Time base configuration */
	TIM_TimeBaseStructure.TIM_Period = 65535;
 8001140:	f8ad 3008 	strh.w	r3, [sp, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 8001144:	f8ad 4004 	strh.w	r4, [sp, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 8001148:	f8ad 400a 	strh.w	r4, [sp, #10]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800114c:	f8ad 4006 	strh.w	r4, [sp, #6]

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8001150:	f002 fcaa 	bl	8003aa8 <TIM_TimeBaseInit>

	/* Prescaler configuration */
	TIM_PrescalerConfig(TIM2, 722, TIM_PSCReloadMode_Immediate);
 8001154:	2201      	movs	r2, #1
 8001156:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800115a:	f240 21d2 	movw	r1, #722	; 0x2d2
 800115e:	f002 fe6b 	bl	8003e38 <TIM_PrescalerConfig>
	TIM_OCInitStructure.TIM_Pulse = CCR3_Val ;
	TIM_OC3Init(TIM2, &TIM_OCInitStructure);
	TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Disable);
*/

	TIM_OCInitStructure.TIM_Pulse = CCR4_Val ;
 8001162:	4b10      	ldr	r3, [pc, #64]	; (80011a4 <Timer_Configuration+0x88>)
	TIM_OC4Init(TIM2, &TIM_OCInitStructure);
 8001164:	a904      	add	r1, sp, #16
	TIM_OCInitStructure.TIM_Pulse = CCR3_Val ;
	TIM_OC3Init(TIM2, &TIM_OCInitStructure);
	TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Disable);
*/

	TIM_OCInitStructure.TIM_Pulse = CCR4_Val ;
 8001166:	881b      	ldrh	r3, [r3, #0]
	TIM_OC4Init(TIM2, &TIM_OCInitStructure);
 8001168:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
	TIM_OCInitStructure.TIM_Pulse = CCR3_Val ;
	TIM_OC3Init(TIM2, &TIM_OCInitStructure);
	TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Disable);
*/

	TIM_OCInitStructure.TIM_Pulse = CCR4_Val ;
 800116c:	f8ad 3016 	strh.w	r3, [sp, #22]

	/* Prescaler configuration */
	TIM_PrescalerConfig(TIM2, 722, TIM_PSCReloadMode_Immediate);

	/* Output Compare Timing Mode configuration: Channel1 */
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_Timing;
 8001170:	f8ad 4010 	strh.w	r4, [sp, #16]
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Disable;
 8001174:	f8ad 4012 	strh.w	r4, [sp, #18]
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 8001178:	f8ad 4018 	strh.w	r4, [sp, #24]
	TIM_OC3Init(TIM2, &TIM_OCInitStructure);
	TIM_OC3PreloadConfig(TIM2, TIM_OCPreload_Disable);
*/

	TIM_OCInitStructure.TIM_Pulse = CCR4_Val ;
	TIM_OC4Init(TIM2, &TIM_OCInitStructure);
 800117c:	f002 fd72 	bl	8003c64 <TIM_OC4Init>
	TIM_OC4PreloadConfig(TIM2, TIM_OCPreload_Disable);
 8001180:	4621      	mov	r1, r4
 8001182:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001186:	f002 fef6 	bl	8003f76 <TIM_OC4PreloadConfig>


	/* TIM IT enable */
	TIM_ITConfig(TIM2, /*TIM_IT_CC1 | TIM_IT_CC2 | TIM_IT_CC3 |*/ TIM_IT_CC4 , ENABLE);
 800118a:	2201      	movs	r2, #1
 800118c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001190:	2110      	movs	r1, #16
 8001192:	f002 fdea 	bl	8003d6a <TIM_ITConfig>

	/* TIM2 enable counter */
	TIM_Cmd(TIM2, ENABLE);
 8001196:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800119a:	2101      	movs	r1, #1
 800119c:	f002 fdcb 	bl	8003d36 <TIM_Cmd>
}
 80011a0:	b008      	add	sp, #32
 80011a2:	bd10      	pop	{r4, pc}
 80011a4:	20000128 	andcs	r0, r0, r8, lsr #2

080011a8 <SysTick_Configuration>:
//#define WWDG_RESET		5 // window watchdog reset
//#define LOW_POWER_RESET 	6	


void SysTick_Configuration(void)
{
 80011a8:	b508      	push	{r3, lr}
	  /* SysTick end of count event each 1ms with input clock equal to 9MHz (HCLK/8, default) */
	  SysTick_SetReload(9000);
 80011aa:	f242 3028 	movw	r0, #9000	; 0x2328
 80011ae:	f002 fba7 	bl	8003900 <SysTick_SetReload>

	  /* Enable SysTick interrupt */
	  SysTick_ITConfig(ENABLE);
}
 80011b2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
	  /* SysTick end of count event each 1ms with input clock equal to 9MHz (HCLK/8, default) */
	  SysTick_SetReload(9000);

	  /* Enable SysTick interrupt */
	  SysTick_ITConfig(ENABLE);
 80011b6:	2001      	movs	r0, #1
 80011b8:	f002 bbbc 	b.w	8003934 <SysTick_ITConfig>

080011bc <RCC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_Configuration(void)
{
 80011bc:	b510      	push	{r4, lr}
	ErrorStatus HSEStartUpStatus;
	/* RCC system reset(for debug purpose) */
	RCC_DeInit();
 80011be:	f002 f897 	bl	80032f0 <RCC_DeInit>

	/* Enable HSE */
	RCC_HSEConfig(RCC_HSE_ON);
 80011c2:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80011c6:	f002 f8b1 	bl	800332c <RCC_HSEConfig>

	/* Wait till HSE is ready */
	HSEStartUpStatus = RCC_WaitForHSEStartUp();
 80011ca:	f002 f9ff 	bl	80035cc <RCC_WaitForHSEStartUp>

	if(HSEStartUpStatus == SUCCESS)
 80011ce:	2801      	cmp	r0, #1

	/* Enable HSE */
	RCC_HSEConfig(RCC_HSE_ON);

	/* Wait till HSE is ready */
	HSEStartUpStatus = RCC_WaitForHSEStartUp();
 80011d0:	4604      	mov	r4, r0

	if(HSEStartUpStatus == SUCCESS)
 80011d2:	d00d      	beq.n	80011f0 <RCC_Configuration+0x34>
 
	/* Enable peripheral clocks --------------------------------------------------*/

	/* Enable USART5, GPIOA,and AFIO clocks */
	/* Enable USART5, GPIOA, GPIOB, and AFIO clocks */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_TIM1 | RCC_APB2Periph_TIM8 |
 80011d4:	f646 603d 	movw	r0, #28221	; 0x6e3d
 80011d8:	2101      	movs	r1, #1
 80011da:	f002 f9a1 	bl	8003520 <RCC_APB2PeriphClockCmd>
							RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_GPIOC | RCC_APB2Periph_GPIOD |
							RCC_APB2Periph_ADC1 | RCC_APB2Periph_ADC2 | RCC_APB2Periph_AFIO, ENABLE);

	RCC_APB1PeriphClockCmd ( RCC_APB1Periph_TIM2 | RCC_APB1Periph_TIM3 | RCC_APB1Periph_TIM4 | RCC_APB1Periph_TIM5 |
 80011de:	4817      	ldr	r0, [pc, #92]	; (800123c <RCC_Configuration+0x80>)
 80011e0:	2101      	movs	r1, #1
 80011e2:	f002 f9a9 	bl	8003538 <RCC_APB1PeriphClockCmd>
							 RCC_APB1Periph_USART3 |  RCC_APB1Periph_UART5 | RCC_APB1Periph_SPI2|
							 RCC_APB1Periph_BKP | RCC_APB1Periph_PWR, ENABLE);

	PWR_BackupAccessCmd(ENABLE);
}
 80011e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

	RCC_APB1PeriphClockCmd ( RCC_APB1Periph_TIM2 | RCC_APB1Periph_TIM3 | RCC_APB1Periph_TIM4 | RCC_APB1Periph_TIM5 |
							 RCC_APB1Periph_USART3 |  RCC_APB1Periph_UART5 | RCC_APB1Periph_SPI2|
							 RCC_APB1Periph_BKP | RCC_APB1Periph_PWR, ENABLE);

	PWR_BackupAccessCmd(ENABLE);
 80011ea:	2001      	movs	r0, #1
 80011ec:	f002 b829 	b.w	8003242 <PWR_BackupAccessCmd>
	HSEStartUpStatus = RCC_WaitForHSEStartUp();

	if(HSEStartUpStatus == SUCCESS)
	{
		/* Enable Prefetch Buffer */
		FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
 80011f0:	2010      	movs	r0, #16
 80011f2:	f001 fb3b 	bl	800286c <FLASH_PrefetchBufferCmd>

		/* Flash 2 wait state */
		FLASH_SetLatency(FLASH_Latency_2);
 80011f6:	2002      	movs	r0, #2
 80011f8:	f001 fb20 	bl	800283c <FLASH_SetLatency>

		/* HCLK = SYSCLK */
		RCC_HCLKConfig(RCC_SYSCLK_Div1); 
 80011fc:	2000      	movs	r0, #0
 80011fe:	f002 f8e3 	bl	80033c8 <RCC_HCLKConfig>

		/* PCLK2 = HCLK */
		RCC_PCLK2Config(RCC_HCLK_Div1); 
 8001202:	2000      	movs	r0, #0
 8001204:	f002 f8f4 	bl	80033f0 <RCC_PCLK2Config>

		/* PCLK1 = HCLK/2 */
		RCC_PCLK1Config(RCC_HCLK_Div2);
 8001208:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800120c:	f002 f8e6 	bl	80033dc <RCC_PCLK1Config>

		/* PLLCLK = 8MHz * 9 = 72 MHz */
		RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 8001210:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8001214:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 8001218:	f002 f8b4 	bl	8003384 <RCC_PLLConfig>

		/* Enable PLL */ 
		RCC_PLLCmd(ENABLE);
 800121c:	4620      	mov	r0, r4
 800121e:	f002 f8bb 	bl	8003398 <RCC_PLLCmd>

		/* Wait till PLL is ready */
		while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 8001222:	2039      	movs	r0, #57	; 0x39
 8001224:	f002 f9be 	bl	80035a4 <RCC_GetFlagStatus>
 8001228:	2800      	cmp	r0, #0
 800122a:	d0fa      	beq.n	8001222 <RCC_Configuration+0x66>
		{
		}

		/* Select PLL as system clock source */
		RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 800122c:	2002      	movs	r0, #2
 800122e:	f002 f8b9 	bl	80033a4 <RCC_SYSCLKConfig>

		/* Wait till PLL is used as system clock source */
		while(RCC_GetSYSCLKSource() != 0x08)
 8001232:	f002 f8c1 	bl	80033b8 <RCC_GetSYSCLKSource>
 8001236:	2808      	cmp	r0, #8
 8001238:	d1fb      	bne.n	8001232 <RCC_Configuration+0x76>
 800123a:	e7cb      	b.n	80011d4 <RCC_Configuration+0x18>
 800123c:	1814400f 	ldmdane	r4, {r0, r1, r2, r3, lr}

08001240 <USART_Configuration>:
}



void USART_Configuration(u8 PORT, u32 baudrate)
{
 8001240:	b530      	push	{r4, r5, lr}
 8001242:	460d      	mov	r5, r1
 8001244:	4604      	mov	r4, r0
 8001246:	b085      	sub	sp, #20
	USART_InitTypeDef USART_InitStructure;
	
	USART_StructInit(&USART_InitStructure);
 8001248:	4668      	mov	r0, sp
 800124a:	f003 f943 	bl	80044d4 <USART_StructInit>
	
	
	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 800124e:	2300      	movs	r3, #0
 8001250:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8001254:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8001258:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800125c:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001260:	230c      	movs	r3, #12
	USART_InitTypeDef USART_InitStructure;
	
	USART_StructInit(&USART_InitStructure);
	
	
	USART_InitStructure.USART_BaudRate = baudrate;
 8001262:	9500      	str	r5, [sp, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001264:	f8ad 300a 	strh.w	r3, [sp, #10]


	if( PORT == USART_DXL )
 8001268:	b984      	cbnz	r4, 800128c <USART_Configuration+0x4c>
	{
		Baudrate_DXL = baudrate;
 800126a:	4b1e      	ldr	r3, [pc, #120]	; (80012e4 <USART_Configuration+0xa4>)

		USART_DeInit(USART1);
 800126c:	481e      	ldr	r0, [pc, #120]	; (80012e8 <USART_Configuration+0xa8>)
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;


	if( PORT == USART_DXL )
	{
		Baudrate_DXL = baudrate;
 800126e:	605d      	str	r5, [r3, #4]

		USART_DeInit(USART1);
 8001270:	f003 f8a2 	bl	80043b8 <USART_DeInit>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 8001274:	481c      	ldr	r0, [pc, #112]	; (80012e8 <USART_Configuration+0xa8>)
 8001276:	4669      	mov	r1, sp
 8001278:	f003 f8e8 	bl	800444c <USART_Init>
		
		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 800127c:	481a      	ldr	r0, [pc, #104]	; (80012e8 <USART_Configuration+0xa8>)
 800127e:	f240 5125 	movw	r1, #1317	; 0x525
 8001282:	2201      	movs	r2, #1
 8001284:	f003 f953 	bl	800452e <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);
		
		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 8001288:	4817      	ldr	r0, [pc, #92]	; (80012e8 <USART_Configuration+0xa8>)
 800128a:	e025      	b.n	80012d8 <USART_Configuration+0x98>
	}
	else if( PORT == USART_ZIGBEE )
 800128c:	2c01      	cmp	r4, #1
 800128e:	d111      	bne.n	80012b4 <USART_Configuration+0x74>
	{
		Baudrate_ZIGBEE = baudrate;
 8001290:	4b14      	ldr	r3, [pc, #80]	; (80012e4 <USART_Configuration+0xa4>)

		USART_DeInit(UART5);
 8001292:	4816      	ldr	r0, [pc, #88]	; (80012ec <USART_Configuration+0xac>)
		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
	}
	else if( PORT == USART_ZIGBEE )
	{
		Baudrate_ZIGBEE = baudrate;
 8001294:	609d      	str	r5, [r3, #8]

		USART_DeInit(UART5);
 8001296:	f003 f88f 	bl	80043b8 <USART_DeInit>
		/* Configure the UART5 */
		USART_Init(UART5, &USART_InitStructure);
 800129a:	4814      	ldr	r0, [pc, #80]	; (80012ec <USART_Configuration+0xac>)
 800129c:	4669      	mov	r1, sp
 800129e:	f003 f8d5 	bl	800444c <USART_Init>
		
		
		/* Enable UART5 Receive and Transmit interrupts */
		USART_ITConfig(UART5, USART_IT_RXNE, ENABLE);
 80012a2:	4812      	ldr	r0, [pc, #72]	; (80012ec <USART_Configuration+0xac>)
 80012a4:	f240 5125 	movw	r1, #1317	; 0x525
 80012a8:	4622      	mov	r2, r4
 80012aa:	f003 f940 	bl	800452e <USART_ITConfig>
		
		/* Enable the UART5 */
		USART_Cmd(UART5, ENABLE);
 80012ae:	480f      	ldr	r0, [pc, #60]	; (80012ec <USART_Configuration+0xac>)
 80012b0:	4621      	mov	r1, r4
 80012b2:	e012      	b.n	80012da <USART_Configuration+0x9a>
	}
	else if( PORT == USART_PC )
 80012b4:	2c02      	cmp	r4, #2
 80012b6:	d112      	bne.n	80012de <USART_Configuration+0x9e>
	{
		Baudrate_PC = baudrate;
 80012b8:	4b0a      	ldr	r3, [pc, #40]	; (80012e4 <USART_Configuration+0xa4>)
		
		USART_DeInit(USART3);
 80012ba:	480d      	ldr	r0, [pc, #52]	; (80012f0 <USART_Configuration+0xb0>)
		/* Enable the UART5 */
		USART_Cmd(UART5, ENABLE);
	}
	else if( PORT == USART_PC )
	{
		Baudrate_PC = baudrate;
 80012bc:	60dd      	str	r5, [r3, #12]
		
		USART_DeInit(USART3);
 80012be:	f003 f87b 	bl	80043b8 <USART_DeInit>
		
		/* Configure the USART3 */
		USART_Init(USART3, &USART_InitStructure);
 80012c2:	480b      	ldr	r0, [pc, #44]	; (80012f0 <USART_Configuration+0xb0>)
 80012c4:	4669      	mov	r1, sp
 80012c6:	f003 f8c1 	bl	800444c <USART_Init>

		/* Enable USART3 Receive and Transmit interrupts */
		USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
 80012ca:	4809      	ldr	r0, [pc, #36]	; (80012f0 <USART_Configuration+0xb0>)
 80012cc:	f240 5125 	movw	r1, #1317	; 0x525
 80012d0:	2201      	movs	r2, #1
 80012d2:	f003 f92c 	bl	800452e <USART_ITConfig>
		//USART_ITConfig(USART3, USART_IT_TC, ENABLE);
		
		/* Enable the USART3 */
		USART_Cmd(USART3, ENABLE);
 80012d6:	4806      	ldr	r0, [pc, #24]	; (80012f0 <USART_Configuration+0xb0>)
 80012d8:	2101      	movs	r1, #1
 80012da:	f003 f91c 	bl	8004516 <USART_Cmd>
	}
	
}
 80012de:	b005      	add	sp, #20
 80012e0:	bd30      	pop	{r4, r5, pc}
 80012e2:	bf00      	nop
 80012e4:	20000128 	andcs	r0, r0, r8, lsr #2
 80012e8:	40013800 	andmi	r3, r1, r0, lsl #16
 80012ec:	40005000 	andmi	r5, r0, r0
 80012f0:	40004800 	andmi	r4, r0, r0, lsl #16

080012f4 <USART_GetBaudrate>:
u32 USART_GetBaudrate(u8 PORT)
{

	if( PORT == USART_DXL )
 80012f4:	b910      	cbnz	r0, 80012fc <USART_GetBaudrate+0x8>
	{
		return Baudrate_DXL;
 80012f6:	4b07      	ldr	r3, [pc, #28]	; (8001314 <USART_GetBaudrate+0x20>)
 80012f8:	6858      	ldr	r0, [r3, #4]
 80012fa:	4770      	bx	lr
	}
	else if( PORT == USART_ZIGBEE )
 80012fc:	2801      	cmp	r0, #1
 80012fe:	d102      	bne.n	8001306 <USART_GetBaudrate+0x12>
	{
		return Baudrate_ZIGBEE;
 8001300:	4b04      	ldr	r3, [pc, #16]	; (8001314 <USART_GetBaudrate+0x20>)
 8001302:	6898      	ldr	r0, [r3, #8]
 8001304:	4770      	bx	lr
	}
	else if( PORT == USART_PC )
 8001306:	2802      	cmp	r0, #2
	{
		return Baudrate_PC;
 8001308:	bf06      	itte	eq
 800130a:	4b02      	ldreq	r3, [pc, #8]	; (8001314 <USART_GetBaudrate+0x20>)
 800130c:	68d8      	ldreq	r0, [r3, #12]
	}
	
	return 0;
 800130e:	2000      	movne	r0, #0
}
 8001310:	4770      	bx	lr
 8001312:	bf00      	nop
 8001314:	20000128 	andcs	r0, r0, r8, lsr #2

08001318 <ADC_Configuration>:

void ADC_Configuration(void)
{
 8001318:	b530      	push	{r4, r5, lr}
 800131a:	b087      	sub	sp, #28
	
	ADC_InitTypeDef ADC_InitStructure;
	
	ADC_StructInit(&ADC_InitStructure);
 800131c:	a801      	add	r0, sp, #4
 800131e:	f001 f8e9 	bl	80024f4 <ADC_StructInit>
	
	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
 8001322:	2401      	movs	r4, #1
	ADC_InitTypeDef ADC_InitStructure;
	
	ADC_StructInit(&ADC_InitStructure);
	
	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 8001324:	2500      	movs	r5, #0
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 8001326:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
	ADC_InitStructure.ADC_NbrOfChannel = 1;

	ADC_Init(ADC1, &ADC_InitStructure);
 800132a:	482d      	ldr	r0, [pc, #180]	; (80013e0 <ADC_Configuration+0xc8>)
 800132c:	a901      	add	r1, sp, #4
	
	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 800132e:	9303      	str	r3, [sp, #12]
	ADC_InitTypeDef ADC_InitStructure;
	
	ADC_StructInit(&ADC_InitStructure);
	
	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 8001330:	9501      	str	r5, [sp, #4]
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
 8001332:	f88d 5008 	strb.w	r5, [sp, #8]
	ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
 8001336:	f88d 4009 	strb.w	r4, [sp, #9]
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 800133a:	9504      	str	r5, [sp, #16]
	ADC_InitStructure.ADC_NbrOfChannel = 1;
 800133c:	f88d 4014 	strb.w	r4, [sp, #20]

	ADC_Init(ADC1, &ADC_InitStructure);
 8001340:	f001 f8b4 	bl	80024ac <ADC_Init>

	ADC_Init(ADC2, &ADC_InitStructure);
 8001344:	4827      	ldr	r0, [pc, #156]	; (80013e4 <ADC_Configuration+0xcc>)
 8001346:	a901      	add	r1, sp, #4
 8001348:	f001 f8b0 	bl	80024ac <ADC_Init>

	/* ADC1 regular channels configuration */ 
	ADC_RegularChannelConfig(ADC1, ADC_Channel_10, 1 , ADC_SampleTime_239Cycles5);
 800134c:	2307      	movs	r3, #7
 800134e:	4824      	ldr	r0, [pc, #144]	; (80013e0 <ADC_Configuration+0xc8>)
 8001350:	210a      	movs	r1, #10
 8001352:	4622      	mov	r2, r4
 8001354:	f001 f922 	bl	800259c <ADC_RegularChannelConfig>
	ADC_ITConfig(ADC1, ADC_IT_EOC, DISABLE);
 8001358:	4821      	ldr	r0, [pc, #132]	; (80013e0 <ADC_Configuration+0xc8>)
 800135a:	f44f 7108 	mov.w	r1, #544	; 0x220
 800135e:	462a      	mov	r2, r5
 8001360:	f001 f8e3 	bl	800252a <ADC_ITConfig>

	/* ADC2 regular channels configuration */
	ADC_RegularChannelConfig(ADC2, ADC_Channel_4, 1, ADC_SampleTime_239Cycles5);
 8001364:	2307      	movs	r3, #7
 8001366:	481f      	ldr	r0, [pc, #124]	; (80013e4 <ADC_Configuration+0xcc>)
 8001368:	2104      	movs	r1, #4
 800136a:	4622      	mov	r2, r4
 800136c:	f001 f916 	bl	800259c <ADC_RegularChannelConfig>
	ADC_ITConfig(ADC2, ADC_IT_EOC, DISABLE);
 8001370:	462a      	mov	r2, r5
 8001372:	481c      	ldr	r0, [pc, #112]	; (80013e4 <ADC_Configuration+0xcc>)
 8001374:	f44f 7108 	mov.w	r1, #544	; 0x220
 8001378:	f001 f8d7 	bl	800252a <ADC_ITConfig>

	/* Enable ADC1 DMA */
	//ADC_DMACmd(ADC1, ENABLE);
  
	/* Enable ADC1,2 */
	ADC_Cmd(ADC1, ENABLE);
 800137c:	4818      	ldr	r0, [pc, #96]	; (80013e0 <ADC_Configuration+0xc8>)
 800137e:	4621      	mov	r1, r4
 8001380:	f001 f8c1 	bl	8002506 <ADC_Cmd>
	ADC_Cmd(ADC2, ENABLE);
 8001384:	4817      	ldr	r0, [pc, #92]	; (80013e4 <ADC_Configuration+0xcc>)
 8001386:	4621      	mov	r1, r4
 8001388:	f001 f8bd 	bl	8002506 <ADC_Cmd>


	/* Enable ADC1,2 reset calibaration register */
	/* Check the end of ADC1,2 reset calibration register */
	ADC_ResetCalibration(ADC1);
 800138c:	4814      	ldr	r0, [pc, #80]	; (80013e0 <ADC_Configuration+0xc8>)
 800138e:	f001 f8d5 	bl	800253c <ADC_ResetCalibration>
	while(ADC_GetResetCalibrationStatus(ADC1));
 8001392:	4813      	ldr	r0, [pc, #76]	; (80013e0 <ADC_Configuration+0xc8>)
 8001394:	f001 f8d7 	bl	8002546 <ADC_GetResetCalibrationStatus>
 8001398:	2800      	cmp	r0, #0
 800139a:	d1fa      	bne.n	8001392 <ADC_Configuration+0x7a>


	ADC_ResetCalibration(ADC2);
 800139c:	4811      	ldr	r0, [pc, #68]	; (80013e4 <ADC_Configuration+0xcc>)
 800139e:	f001 f8cd 	bl	800253c <ADC_ResetCalibration>
	while(ADC_GetResetCalibrationStatus(ADC2));
 80013a2:	4810      	ldr	r0, [pc, #64]	; (80013e4 <ADC_Configuration+0xcc>)
 80013a4:	f001 f8cf 	bl	8002546 <ADC_GetResetCalibrationStatus>
 80013a8:	2800      	cmp	r0, #0
 80013aa:	d1fa      	bne.n	80013a2 <ADC_Configuration+0x8a>



	/* Start ADC1,2 calibaration */
	/* Check the end of ADC1,2 calibration */
	ADC_StartCalibration(ADC1);
 80013ac:	480c      	ldr	r0, [pc, #48]	; (80013e0 <ADC_Configuration+0xc8>)
 80013ae:	f001 f8ce 	bl	800254e <ADC_StartCalibration>
	while(ADC_GetCalibrationStatus(ADC1));
 80013b2:	480b      	ldr	r0, [pc, #44]	; (80013e0 <ADC_Configuration+0xc8>)
 80013b4:	f001 f8d0 	bl	8002558 <ADC_GetCalibrationStatus>
 80013b8:	2800      	cmp	r0, #0
 80013ba:	d1fa      	bne.n	80013b2 <ADC_Configuration+0x9a>

	ADC_StartCalibration(ADC2);
 80013bc:	4809      	ldr	r0, [pc, #36]	; (80013e4 <ADC_Configuration+0xcc>)
 80013be:	f001 f8c6 	bl	800254e <ADC_StartCalibration>
	while(ADC_GetCalibrationStatus(ADC2));
 80013c2:	4808      	ldr	r0, [pc, #32]	; (80013e4 <ADC_Configuration+0xcc>)
 80013c4:	f001 f8c8 	bl	8002558 <ADC_GetCalibrationStatus>
 80013c8:	2800      	cmp	r0, #0
 80013ca:	d1fa      	bne.n	80013c2 <ADC_Configuration+0xaa>


	/* Start ADC2 Software Conversion */
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 80013cc:	4804      	ldr	r0, [pc, #16]	; (80013e0 <ADC_Configuration+0xc8>)
 80013ce:	2101      	movs	r1, #1
 80013d0:	f001 f8c6 	bl	8002560 <ADC_SoftwareStartConvCmd>
	ADC_SoftwareStartConvCmd(ADC2, ENABLE);
 80013d4:	4803      	ldr	r0, [pc, #12]	; (80013e4 <ADC_Configuration+0xcc>)
 80013d6:	2101      	movs	r1, #1
 80013d8:	f001 f8c2 	bl	8002560 <ADC_SoftwareStartConvCmd>
}
 80013dc:	b007      	add	sp, #28
 80013de:	bd30      	pop	{r4, r5, pc}
 80013e0:	40012400 	andmi	r2, r1, r0, lsl #8
 80013e4:	40012800 	andmi	r2, r1, r0, lsl #16

080013e8 <SPI_Configuration>:


void SPI_Configuration(void)
{
 80013e8:	b530      	push	{r4, r5, lr}

	//SPI_StructInit(&SPI_InitStructure);

	SPI_InitTypeDef   SPI_InitStructure;

	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 80013ea:	4c19      	ldr	r4, [pc, #100]	; (8001450 <SPI_Configuration+0x68>)
	ADC_SoftwareStartConvCmd(ADC2, ENABLE);
}


void SPI_Configuration(void)
{
 80013ec:	b087      	sub	sp, #28

	//SPI_StructInit(&SPI_InitStructure);

	SPI_InitTypeDef   SPI_InitStructure;

	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 80013ee:	4620      	mov	r0, r4
 80013f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013f4:	f001 fd27 	bl	8002e46 <GPIO_SetBits>
	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 80013f8:	4620      	mov	r0, r4
 80013fa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013fe:	f001 fd22 	bl	8002e46 <GPIO_SetBits>

	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 8001402:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001406:	f8ad 2006 	strh.w	r2, [sp, #6]
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
	SPI_InitStructure.SPI_CRCPolynomial = 7;

	//SPI_Init(SPI1, &SPI_InitStructure);
	SPI_Init(SPI2, &SPI_InitStructure);
 800140a:	4d12      	ldr	r5, [pc, #72]	; (8001454 <SPI_Configuration+0x6c>)
	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);

	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
 800140c:	2202      	movs	r2, #2
	SPI_InitTypeDef   SPI_InitStructure;

	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);

	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 800140e:	2300      	movs	r3, #0
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
 8001410:	f8ad 200a 	strh.w	r2, [sp, #10]
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 8001414:	f44f 7200 	mov.w	r2, #512	; 0x200
	SPI_InitTypeDef   SPI_InitStructure;

	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);

	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8001418:	f8ad 3004 	strh.w	r3, [sp, #4]
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 800141c:	f8ad 3008 	strh.w	r3, [sp, #8]
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
 8001420:	2401      	movs	r4, #1
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 8001422:	f8ad 200e 	strh.w	r2, [sp, #14]
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 8001426:	f8ad 3012 	strh.w	r3, [sp, #18]
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
 800142a:	2208      	movs	r2, #8
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
	SPI_InitStructure.SPI_CRCPolynomial = 7;
 800142c:	2307      	movs	r3, #7

	//SPI_Init(SPI1, &SPI_InitStructure);
	SPI_Init(SPI2, &SPI_InitStructure);
 800142e:	4628      	mov	r0, r5
 8001430:	a901      	add	r1, sp, #4
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
 8001432:	f8ad 2010 	strh.w	r2, [sp, #16]
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
	SPI_InitStructure.SPI_CRCPolynomial = 7;
 8001436:	f8ad 3014 	strh.w	r3, [sp, #20]

	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
 800143a:	f8ad 400c 	strh.w	r4, [sp, #12]
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_4;
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
	SPI_InitStructure.SPI_CRCPolynomial = 7;

	//SPI_Init(SPI1, &SPI_InitStructure);
	SPI_Init(SPI2, &SPI_InitStructure);
 800143e:	f002 f925 	bl	800368c <SPI_Init>

	/* Enable SPI1 */
	//SPI_Cmd(SPI1, ENABLE);

	/* Enable SPI2 */
    SPI_Cmd(SPI2, ENABLE);
 8001442:	4628      	mov	r0, r5
 8001444:	4621      	mov	r1, r4
 8001446:	f002 f9a5 	bl	8003794 <SPI_Cmd>


}
 800144a:	b007      	add	sp, #28
 800144c:	bd30      	pop	{r4, r5, pc}
 800144e:	bf00      	nop
 8001450:	40011000 	andmi	r1, r1, r0
 8001454:	40003800 	andmi	r3, r0, r0, lsl #16

08001458 <GPIO_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
 8001458:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}

//	GPIO_InitStructure.GPIO_Pin = 	PIN_PA8 | PIN_PA14 | PIN_PA15 ;
	GPIO_InitStructure.GPIO_Pin = 	PIN_PA8 ;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800145c:	4e55      	ldr	r6, [pc, #340]	; (80015b4 <GPIO_Configuration+0x15c>)
*******************************************************************************/
void GPIO_Configuration(void)
{

	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
 800145e:	a801      	add	r0, sp, #4
//	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
//	GPIO_Init(GPIOA, &GPIO_InitStructure);


	GPIO_InitStructure.GPIO_Pin = PIN_CPU_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8001460:	2504      	movs	r5, #4
*******************************************************************************/
void GPIO_Configuration(void)
{

	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
 8001462:	f001 fcd6 	bl	8002e12 <GPIO_StructInit>
*******************************************************************************/


//	GPIO_InitStructure.GPIO_Pin = 	PIN_PA8 | PIN_PA14 | PIN_PA15 ;
	GPIO_InitStructure.GPIO_Pin = 	PIN_PA8 ;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001466:	2403      	movs	r4, #3
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8001468:	f04f 0910 	mov.w	r9, #16
	// PORTA CONFIG
*******************************************************************************/


//	GPIO_InitStructure.GPIO_Pin = 	PIN_PA8 | PIN_PA14 | PIN_PA15 ;
	GPIO_InitStructure.GPIO_Pin = 	PIN_PA8 ;
 800146c:	f44f 7380 	mov.w	r3, #256	; 0x100
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001470:	4630      	mov	r0, r6
 8001472:	a901      	add	r1, sp, #4
	// PORTA CONFIG
*******************************************************************************/


//	GPIO_InitStructure.GPIO_Pin = 	PIN_PA8 | PIN_PA14 | PIN_PA15 ;
	GPIO_InitStructure.GPIO_Pin = 	PIN_PA8 ;
 8001474:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001478:	f88d 4006 	strb.w	r4, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800147c:	f88d 9007 	strb.w	r9, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001480:	f001 fc79 	bl	8002d76 <GPIO_Init>
//	GPIO_InitStructure.GPIO_Pin = PIN_PA13;
//	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
//	GPIO_Init(GPIOA, &GPIO_InitStructure);


	GPIO_InitStructure.GPIO_Pin = PIN_CPU_RXD;
 8001484:	f44f 6380 	mov.w	r3, #1024	; 0x400
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001488:	4630      	mov	r0, r6
 800148a:	eb0d 0105 	add.w	r1, sp, r5
	
	GPIO_InitStructure.GPIO_Pin = PIN_ADC4 | PIN_ADC5 | PIN_ADC6 | PIN_ADC7 | PIN_ADC8 | PIN_ADC9 | PIN_ADC10 | PIN_ADC11 ;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 800148e:	2700      	movs	r7, #0
//	GPIO_InitStructure.GPIO_Pin = PIN_PA13;
//	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
//	GPIO_Init(GPIOA, &GPIO_InitStructure);


	GPIO_InitStructure.GPIO_Pin = PIN_CPU_RXD;
 8001490:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8001494:	f88d 5007 	strb.w	r5, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001498:	f001 fc6d 	bl	8002d76 <GPIO_Init>
	
	GPIO_InitStructure.GPIO_Pin = PIN_ADC4 | PIN_ADC5 | PIN_ADC6 | PIN_ADC7 | PIN_ADC8 | PIN_ADC9 | PIN_ADC10 | PIN_ADC11 ;
 800149c:	23ff      	movs	r3, #255	; 0xff
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800149e:	4630      	mov	r0, r6
 80014a0:	eb0d 0105 	add.w	r1, sp, r5
	
	GPIO_InitStructure.GPIO_Pin = PIN_CPU_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80014a4:	f04f 0818 	mov.w	r8, #24

	GPIO_InitStructure.GPIO_Pin = PIN_CPU_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
	
	GPIO_InitStructure.GPIO_Pin = PIN_ADC4 | PIN_ADC5 | PIN_ADC6 | PIN_ADC7 | PIN_ADC8 | PIN_ADC9 | PIN_ADC10 | PIN_ADC11 ;
 80014a8:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 80014ac:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80014b0:	f001 fc61 	bl	8002d76 <GPIO_Init>
	
	GPIO_InitStructure.GPIO_Pin = PIN_CPU_TXD;
 80014b4:	f44f 7300 	mov.w	r3, #512	; 0x200
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80014b8:	4630      	mov	r0, r6
 80014ba:	eb0d 0105 	add.w	r1, sp, r5
	
	GPIO_InitStructure.GPIO_Pin = PIN_ADC4 | PIN_ADC5 | PIN_ADC6 | PIN_ADC7 | PIN_ADC8 | PIN_ADC9 | PIN_ADC10 | PIN_ADC11 ;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
	
	GPIO_InitStructure.GPIO_Pin = PIN_CPU_TXD;
 80014be:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80014c2:	f88d 4006 	strb.w	r4, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80014c6:	f88d 8007 	strb.w	r8, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80014ca:	f001 fc54 	bl	8002d76 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = PIN_SW_MODE | PIN_SW_START ;
 80014ce:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80014d2:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
	GPIO_Init(GPIOA , &GPIO_InitStructure);
 80014d6:	4630      	mov	r0, r6
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_SW_MODE | PIN_SW_START ;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 80014d8:	2348      	movs	r3, #72	; 0x48
	GPIO_Init(GPIOA , &GPIO_InitStructure);
 80014da:	eb0d 0105 	add.w	r1, sp, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_SW_MODE | PIN_SW_START ;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 80014de:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(GPIOA , &GPIO_InitStructure);
 80014e2:	f001 fc48 	bl	8002d76 <GPIO_Init>
*******************************************************************************/


//	GPIO_InitStructure.GPIO_Pin = 	PIN_PB3 | PIN_PB4 | PIN_ENABLE_RXD | PIN_ENABLE_DXLPWR |
//									PIN_BOOT1  | PIN_LED3 ;
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_RXD | PIN_ENABLE_DXLPWR | PIN_BOOT1  | PIN_LED3 ;
 80014e6:	f241 1324 	movw	r3, #4388	; 0x1124
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80014ea:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80014ee:	4630      	mov	r0, r6
 80014f0:	eb0d 0105 	add.w	r1, sp, r5
*******************************************************************************/


//	GPIO_InitStructure.GPIO_Pin = 	PIN_PB3 | PIN_PB4 | PIN_ENABLE_RXD | PIN_ENABLE_DXLPWR |
//									PIN_BOOT1  | PIN_LED3 ;
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_RXD | PIN_ENABLE_DXLPWR | PIN_BOOT1  | PIN_LED3 ;
 80014f4:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80014f8:	f88d 4006 	strb.w	r4, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80014fc:	f88d 9007 	strb.w	r9, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001500:	f001 fc39 	bl	8002d76 <GPIO_Init>
	

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD ;
 8001504:	f44f 6308 	mov.w	r3, #2176	; 0x880
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001508:	4630      	mov	r0, r6
 800150a:	eb0d 0105 	add.w	r1, sp, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
	

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD ;
 800150e:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8001512:	f88d 5007 	strb.w	r5, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001516:	f001 fc2e 	bl	8002d76 <GPIO_Init>
	  GPIO_Mode_AF_PP = 0x18

	*/


	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD | PIN_SIG_SCK  | PIN_SIG_MOSI | PIN_SIG_MISO | PIN_BUZZER  ;
 800151a:	f24e 6340 	movw	r3, #58944	; 0xe640
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800151e:	4630      	mov	r0, r6
 8001520:	eb0d 0105 	add.w	r1, sp, r5
	  GPIO_Mode_AF_PP = 0x18

	*/


	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD | PIN_SIG_SCK  | PIN_SIG_MOSI | PIN_SIG_MISO | PIN_BUZZER  ;
 8001524:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001528:	f88d 4006 	strb.w	r4, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 800152c:	f88d 8007 	strb.w	r8, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001530:	f001 fc21 	bl	8002d76 <GPIO_Init>
	

	GPIO_InitStructure.GPIO_Pin = PIN_ADC14 | PIN_ADC15 ;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001534:	4630      	mov	r0, r6
 8001536:	eb0d 0105 	add.w	r1, sp, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
	

	GPIO_InitStructure.GPIO_Pin = PIN_ADC14 | PIN_ADC15 ;
 800153a:	f8ad 4004 	strh.w	r4, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 800153e:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001542:	f001 fc18 	bl	8002d76 <GPIO_Init>

/*******************************************************************************
	// PORTC CONFIG
*******************************************************************************/

	GPIO_InitStructure.GPIO_Pin = PIN_LED4 | PIN_PC7 | PIN_ENABLE_ZIGBEE | PIN_ENABLE_TXD | PIN_SIG_ACC_CS | PIN_SIG_GYRO_CS | PIN_LED_TX | PIN_LED_RX | PIN_LED2  ;
 8001546:	f64e 73c0 	movw	r3, #61376	; 0xefc0
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 800154a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800154e:	4630      	mov	r0, r6
 8001550:	eb0d 0105 	add.w	r1, sp, r5

/*******************************************************************************
	// PORTC CONFIG
*******************************************************************************/

	GPIO_InitStructure.GPIO_Pin = PIN_LED4 | PIN_PC7 | PIN_ENABLE_ZIGBEE | PIN_ENABLE_TXD | PIN_SIG_ACC_CS | PIN_SIG_GYRO_CS | PIN_LED_TX | PIN_LED_RX | PIN_LED2  ;
 8001554:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001558:	f88d 4006 	strb.w	r4, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800155c:	f88d 9007 	strb.w	r9, [sp, #7]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8001560:	f001 fc09 	bl	8002d76 <GPIO_Init>
	

	GPIO_InitStructure.GPIO_Pin =  PIN_ZIGBEE_TXD ;
 8001564:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8001568:	4630      	mov	r0, r6
 800156a:	eb0d 0105 	add.w	r1, sp, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
	

	GPIO_InitStructure.GPIO_Pin =  PIN_ZIGBEE_TXD ;
 800156e:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001572:	f88d 4006 	strb.w	r4, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8001576:	f88d 8007 	strb.w	r8, [sp, #7]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 800157a:	f001 fbfc 	bl	8002d76 <GPIO_Init>


	GPIO_InitStructure.GPIO_Pin = PIN_ADC0 | PIN_ADC1 | PIN_ADC2 | PIN_ADC3 | PIN_ADC12 | PIN_ADC13 ;
 800157e:	233f      	movs	r3, #63	; 0x3f
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8001580:	4630      	mov	r0, r6
 8001582:	eb0d 0105 	add.w	r1, sp, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);


	GPIO_InitStructure.GPIO_Pin = PIN_ADC0 | PIN_ADC1 | PIN_ADC2 | PIN_ADC3 | PIN_ADC12 | PIN_ADC13 ;
 8001586:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 800158a:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 800158e:	f001 fbf2 	bl	8002d76 <GPIO_Init>
	// PORTD CONFIG
*******************************************************************************/

	GPIO_InitStructure.GPIO_Pin = PIN_ZIGBEE_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOD, &GPIO_InitStructure);
 8001592:	eb0d 0105 	add.w	r1, sp, r5
 8001596:	4808      	ldr	r0, [pc, #32]	; (80015b8 <GPIO_Configuration+0x160>)

/*******************************************************************************
	// PORTD CONFIG
*******************************************************************************/

	GPIO_InitStructure.GPIO_Pin = PIN_ZIGBEE_RXD;
 8001598:	f8ad 5004 	strh.w	r5, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800159c:	f88d 5007 	strb.w	r5, [sp, #7]
	GPIO_Init(GPIOD, &GPIO_InitStructure);
 80015a0:	f001 fbe9 	bl	8002d76 <GPIO_Init>

	/* Configure USART1 Remap enable */
	GPIO_PinRemapConfig( GPIO_Remap_USART1, ENABLE);
 80015a4:	4628      	mov	r0, r5
 80015a6:	2101      	movs	r1, #1
 80015a8:	f001 fc74 	bl	8002e94 <GPIO_PinRemapConfig>
//	GPIO_PinRemapConfig( GPIO_Remap_SWJ_Disable, ENABLE);
}
 80015ac:	b003      	add	sp, #12
 80015ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80015b2:	bf00      	nop
 80015b4:	40010800 	andmi	r0, r1, r0, lsl #16
 80015b8:	40011400 	andmi	r1, r1, r0, lsl #8

080015bc <NVIC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 80015bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
	// Set the Vector Table base location at 0x20000000  
	NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0); 
#else  // VECT_TAB_FLASH  
	// Set the Vector Table base location at 0x08003000
//	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);   
	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);     
 80015be:	2100      	movs	r1, #0
 80015c0:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80015c4:	f001 fd7e 	bl	80030c4 <NVIC_SetVectorTable>
#endif


	// Configure the NVIC Preemption Priority Bits   
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 80015c8:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 80015cc:	f001 fcd4 	bl	8002f78 <NVIC_PriorityGroupConfig>
  
	// Enable the USART1 Interrupt 
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 80015d0:	2401      	movs	r4, #1
	// Configure the NVIC Preemption Priority Bits   
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
  
	// Enable the USART1 Interrupt 
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80015d2:	2500      	movs	r5, #0

	// Configure the NVIC Preemption Priority Bits   
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
  
	// Enable the USART1 Interrupt 
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 80015d4:	2325      	movs	r3, #37	; 0x25
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80015d6:	a801      	add	r0, sp, #4

	// Configure the NVIC Preemption Priority Bits   
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
  
	// Enable the USART1 Interrupt 
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 80015d8:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80015dc:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 80015e0:	f88d 4006 	strb.w	r4, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80015e4:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80015e8:	f001 fcd0 	bl	8002f8c <NVIC_Init>


	NVIC_InitStructure.NVIC_IRQChannel = UART5_IRQChannel;
 80015ec:	2335      	movs	r3, #53	; 0x35
 80015ee:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 2;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80015f2:	a801      	add	r0, sp, #4
	NVIC_Init(&NVIC_InitStructure);


	NVIC_InitStructure.NVIC_IRQChannel = UART5_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 2;
 80015f4:	2302      	movs	r3, #2
 80015f6:	f88d 3006 	strb.w	r3, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);


	NVIC_InitStructure.NVIC_IRQChannel = UART5_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80015fa:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 2;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80015fe:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 8001602:	f001 fcc3 	bl	8002f8c <NVIC_Init>


	NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQChannel;
 8001606:	2327      	movs	r3, #39	; 0x27
 8001608:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 800160c:	a801      	add	r0, sp, #4
	NVIC_Init(&NVIC_InitStructure);


	NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;
 800160e:	2303      	movs	r3, #3
 8001610:	f88d 3006 	strb.w	r3, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);


	NVIC_InitStructure.NVIC_IRQChannel = USART3_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8001614:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001618:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 800161c:	f001 fcb6 	bl	8002f8c <NVIC_Init>
  


	/* Enable the TIM2 gloabal Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 8001620:	231c      	movs	r3, #28
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;

	NVIC_Init(&NVIC_InitStructure);
 8001622:	a801      	add	r0, sp, #4
	NVIC_Init(&NVIC_InitStructure);
  


	/* Enable the TIM2 gloabal Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 8001624:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8001628:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 800162c:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001630:	f88d 4007 	strb.w	r4, [sp, #7]

	NVIC_Init(&NVIC_InitStructure);
 8001634:	f001 fcaa 	bl	8002f8c <NVIC_Init>
	//NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	//NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	//NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	//NVIC_Init(&NVIC_InitStructure);
	
}
 8001638:	b003      	add	sp, #12
 800163a:	bd30      	pop	{r4, r5, pc}

0800163c <System_Configuration>:

/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

void System_Configuration(void)
{
 800163c:	b510      	push	{r4, lr}

	/* Unlock the Flash Program Erase controller */
	FLASH_Unlock();

	/* USART Configuration */
	USART_Configuration(USART_DXL,Baudrate_DXL);
 800163e:	4c1e      	ldr	r4, [pc, #120]	; (80016b8 <System_Configuration+0x7c>)
/* Private functions ---------------------------------------------------------*/

void System_Configuration(void)
{

	__disable_interrupt();
 8001640:	f003 f881 	bl	8004746 <__SETPRIMASK>
	/* System Clocks Configuration */
	RCC_Configuration();
 8001644:	f7ff fdba 	bl	80011bc <RCC_Configuration>
	   
	/* NVIC configuration */
	NVIC_Configuration();
 8001648:	f7ff ffb8 	bl	80015bc <NVIC_Configuration>


	/* Configure the GPIO ports */
	GPIO_Configuration();
 800164c:	f7ff ff04 	bl	8001458 <GPIO_Configuration>



	/* Unlock the Flash Program Erase controller */
	FLASH_Unlock();
 8001650:	f001 f918 	bl	8002884 <FLASH_Unlock>

	/* USART Configuration */
	USART_Configuration(USART_DXL,Baudrate_DXL);
 8001654:	6861      	ldr	r1, [r4, #4]
 8001656:	2000      	movs	r0, #0
 8001658:	f7ff fdf2 	bl	8001240 <USART_Configuration>
	//dxl_initialize(USART_DXL,Baudrate_DXL);
	zgb_initialize(0);
 800165c:	2000      	movs	r0, #0
 800165e:	f7fe fe47 	bl	80002f0 <zgb_initialize>
	//USART_Configuration(USART_ZIGBEE,Baudrate_ZIGBEE);

	//USART_Configuration(USART_PC,1000000);
	//USART_Configuration(USART_PC,3000000);
	USART_Configuration(USART_PC,Baudrate_PC);
 8001662:	68e1      	ldr	r1, [r4, #12]
	SPI_Configuration();

	Buzzer_Configuration();


	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 8001664:	4c15      	ldr	r4, [pc, #84]	; (80016bc <System_Configuration+0x80>)
	zgb_initialize(0);
	//USART_Configuration(USART_ZIGBEE,Baudrate_ZIGBEE);

	//USART_Configuration(USART_PC,1000000);
	//USART_Configuration(USART_PC,3000000);
	USART_Configuration(USART_PC,Baudrate_PC);
 8001666:	2002      	movs	r0, #2
 8001668:	f7ff fdea 	bl	8001240 <USART_Configuration>


	/* ADC Configuration */
	ADC_Configuration();
 800166c:	f7ff fe54 	bl	8001318 <ADC_Configuration>
	
	

	SysTick_Configuration();
 8001670:	f7ff fd9a 	bl	80011a8 <SysTick_Configuration>
	
	Timer_Configuration();
 8001674:	f7ff fd52 	bl	800111c <Timer_Configuration>


	SPI_Configuration();
 8001678:	f7ff feb6 	bl	80013e8 <SPI_Configuration>

	Buzzer_Configuration();
 800167c:	f7ff fd0c 	bl	8001098 <Buzzer_Configuration>


	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 8001680:	4620      	mov	r0, r4
 8001682:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001686:	f001 fbe0 	bl	8002e4a <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 800168a:	480d      	ldr	r0, [pc, #52]	; (80016c0 <System_Configuration+0x84>)
 800168c:	2120      	movs	r1, #32
 800168e:	f001 fbda 	bl	8002e46 <GPIO_SetBits>
	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 8001692:	4620      	mov	r0, r4
 8001694:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001698:	f001 fbd5 	bl	8002e46 <GPIO_SetBits>
	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 800169c:	4620      	mov	r0, r4
 800169e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80016a2:	f001 fbd0 	bl	8002e46 <GPIO_SetBits>

	__enable_interrupt();
 80016a6:	f003 f850 	bl	800474a <__RESETPRIMASK>



	Gyro_Configuration();
 80016aa:	f000 fd63 	bl	8002174 <Gyro_Configuration>





}
 80016ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	__enable_interrupt();



	Gyro_Configuration();
	ACC_Configuration();
 80016b2:	f000 bddf 	b.w	8002274 <ACC_Configuration>
 80016b6:	bf00      	nop
 80016b8:	20000128 	andcs	r0, r0, r8, lsr #2
 80016bc:	40011000 	andmi	r1, r1, r0
 80016c0:	40010c00 	andmi	r0, r1, r0, lsl #24

080016c4 <getResetSource>:
u32 Dummy(u32 tmp);


/* Private functions ---------------------------------------------------------*/

u8 getResetSource(void) {
 80016c4:	b510      	push	{r4, lr}
	u8 retval = 0;

	if (RCC_GetFlagStatus(RCC_FLAG_PORRST) == SET)
 80016c6:	207b      	movs	r0, #123	; 0x7b
 80016c8:	f001 ff6c 	bl	80035a4 <RCC_GetFlagStatus>
 80016cc:	2801      	cmp	r0, #1
 80016ce:	d01b      	beq.n	8001708 <getResetSource+0x44>
		retval = POWER_RESET;
	else if (RCC_GetFlagStatus(RCC_FLAG_PINRST) == SET)
 80016d0:	207a      	movs	r0, #122	; 0x7a
 80016d2:	f001 ff67 	bl	80035a4 <RCC_GetFlagStatus>
 80016d6:	2801      	cmp	r0, #1
 80016d8:	d018      	beq.n	800170c <getResetSource+0x48>
		retval = PIN_RESET;
	else if (RCC_GetFlagStatus(RCC_FLAG_SFTRST) == SET)
 80016da:	207c      	movs	r0, #124	; 0x7c
 80016dc:	f001 ff62 	bl	80035a4 <RCC_GetFlagStatus>
 80016e0:	2801      	cmp	r0, #1
 80016e2:	d015      	beq.n	8001710 <getResetSource+0x4c>
		retval = SOFT_RESET;
	else if (RCC_GetFlagStatus(RCC_FLAG_IWDGRST) == SET)
 80016e4:	207d      	movs	r0, #125	; 0x7d
 80016e6:	f001 ff5d 	bl	80035a4 <RCC_GetFlagStatus>
 80016ea:	2801      	cmp	r0, #1
 80016ec:	d012      	beq.n	8001714 <getResetSource+0x50>
		retval = IWDG_RESET;
	else if (RCC_GetFlagStatus(RCC_FLAG_WWDGRST) == SET)
 80016ee:	207e      	movs	r0, #126	; 0x7e
 80016f0:	f001 ff58 	bl	80035a4 <RCC_GetFlagStatus>
 80016f4:	2801      	cmp	r0, #1
 80016f6:	d00f      	beq.n	8001718 <getResetSource+0x54>
		retval = WWDG_RESET;
	else if (RCC_GetFlagStatus(RCC_FLAG_LPWRRST) == SET)
 80016f8:	207f      	movs	r0, #127	; 0x7f
 80016fa:	f001 ff53 	bl	80035a4 <RCC_GetFlagStatus>
 80016fe:	2801      	cmp	r0, #1
		retval = LOW_POWER_RESET;
 8001700:	bf14      	ite	ne
 8001702:	2400      	movne	r4, #0
 8001704:	2406      	moveq	r4, #6
 8001706:	e008      	b.n	800171a <getResetSource+0x56>

u8 getResetSource(void) {
	u8 retval = 0;

	if (RCC_GetFlagStatus(RCC_FLAG_PORRST) == SET)
		retval = POWER_RESET;
 8001708:	2402      	movs	r4, #2
 800170a:	e006      	b.n	800171a <getResetSource+0x56>
	else if (RCC_GetFlagStatus(RCC_FLAG_PINRST) == SET)
		retval = PIN_RESET;
 800170c:	4604      	mov	r4, r0
 800170e:	e004      	b.n	800171a <getResetSource+0x56>
	else if (RCC_GetFlagStatus(RCC_FLAG_SFTRST) == SET)
		retval = SOFT_RESET;
 8001710:	2403      	movs	r4, #3
 8001712:	e002      	b.n	800171a <getResetSource+0x56>
	else if (RCC_GetFlagStatus(RCC_FLAG_IWDGRST) == SET)
		retval = IWDG_RESET;
 8001714:	2404      	movs	r4, #4
 8001716:	e000      	b.n	800171a <getResetSource+0x56>
	else if (RCC_GetFlagStatus(RCC_FLAG_WWDGRST) == SET)
		retval = WWDG_RESET;
 8001718:	2405      	movs	r4, #5
	else if (RCC_GetFlagStatus(RCC_FLAG_LPWRRST) == SET)
		retval = LOW_POWER_RESET;

	RCC_ClearFlag();
 800171a:	f001 ff6e 	bl	80035fa <RCC_ClearFlag>

	return retval;
}
 800171e:	4620      	mov	r0, r4
 8001720:	bd10      	pop	{r4, pc}

08001722 <mDelay>:
 * Return         : None
 *******************************************************************************/


void mDelay(u32 nTime)
{
 8001722:	b510      	push	{r4, lr}
 8001724:	4604      	mov	r4, r0

	  /* Enable the SysTick Counter */
	  SysTick_CounterCmd(SysTick_Counter_Enable);
 8001726:	2001      	movs	r0, #1
 8001728:	f002 f8f0 	bl	800390c <SysTick_CounterCmd>

	  gwTimingDelay = nTime;
 800172c:	4b06      	ldr	r3, [pc, #24]	; (8001748 <mDelay+0x26>)
 800172e:	601c      	str	r4, [r3, #0]

	  while(gwTimingDelay != 0);
 8001730:	681c      	ldr	r4, [r3, #0]
 8001732:	2c00      	cmp	r4, #0
 8001734:	d1fc      	bne.n	8001730 <mDelay+0xe>

	  /* Disable SysTick Counter */
	  SysTick_CounterCmd(SysTick_Counter_Disable);
 8001736:	f06f 0001 	mvn.w	r0, #1
 800173a:	f002 f8e7 	bl	800390c <SysTick_CounterCmd>
	  /* Clear SysTick Counter */
	  SysTick_CounterCmd(SysTick_Counter_Clear);
 800173e:	4620      	mov	r0, r4

}
 8001740:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	  while(gwTimingDelay != 0);

	  /* Disable SysTick Counter */
	  SysTick_CounterCmd(SysTick_Counter_Disable);
	  /* Clear SysTick Counter */
	  SysTick_CounterCmd(SysTick_Counter_Clear);
 8001744:	f002 b8e2 	b.w	800390c <SysTick_CounterCmd>
 8001748:	20000b8c 	andcs	r0, r0, ip, lsl #23

0800174c <Dummy>:
}

u32 Dummy(u32 tmp)
{
	return tmp;
}
 800174c:	4770      	bx	lr

0800174e <uDelay>:

void uDelay(u32 uTime) {
 800174e:	4b08      	ldr	r3, [pc, #32]	; (8001770 <uDelay+0x22>)
 8001750:	b510      	push	{r4, lr}
 8001752:	685a      	ldr	r2, [r3, #4]
	u32 cnt, max;
	static u32 tmp = 0;

	for( max=0; max < uTime; max++)
 8001754:	2400      	movs	r4, #0
 8001756:	4284      	cmp	r4, r0
 8001758:	d006      	beq.n	8001768 <uDelay+0x1a>
 800175a:	2100      	movs	r1, #0
	{
		for( cnt=0; cnt < 10 ; cnt++ )
		{
			tmp +=Dummy(cnt);
 800175c:	440a      	add	r2, r1
	u32 cnt, max;
	static u32 tmp = 0;

	for( max=0; max < uTime; max++)
	{
		for( cnt=0; cnt < 10 ; cnt++ )
 800175e:	3101      	adds	r1, #1
 8001760:	290a      	cmp	r1, #10
 8001762:	d1fb      	bne.n	800175c <uDelay+0xe>

void uDelay(u32 uTime) {
	u32 cnt, max;
	static u32 tmp = 0;

	for( max=0; max < uTime; max++)
 8001764:	3401      	adds	r4, #1
 8001766:	e7f6      	b.n	8001756 <uDelay+0x8>
 8001768:	605a      	str	r2, [r3, #4]
		for( cnt=0; cnt < 10 ; cnt++ )
		{
			tmp +=Dummy(cnt);
		}
	}
	tmpdly = tmp;
 800176a:	609a      	str	r2, [r3, #8]
 800176c:	bd10      	pop	{r4, pc}
 800176e:	bf00      	nop
 8001770:	20000b8c 	andcs	r0, r0, ip, lsl #23

08001774 <__ISR_DELAY>:
}

void __ISR_DELAY(void)
{
	if (gwTimingDelay != 0x00)
 8001774:	4b03      	ldr	r3, [pc, #12]	; (8001784 <__ISR_DELAY+0x10>)
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	b112      	cbz	r2, 8001780 <__ISR_DELAY+0xc>
	{
		gwTimingDelay--;
 800177a:	681a      	ldr	r2, [r3, #0]
 800177c:	3a01      	subs	r2, #1
 800177e:	601a      	str	r2, [r3, #0]
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop
 8001784:	20000b8c 	andcs	r0, r0, ip, lsl #23

08001788 <dxl_set_power>:

}

void dxl_set_power(PowerState state)
{
	if(state == ON) GPIO_SetBits(PORT_ENABLE_DXLPWR, PIN_ENABLE_DXLPWR);
 8001788:	2801      	cmp	r0, #1
 800178a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800178e:	4803      	ldr	r0, [pc, #12]	; (800179c <dxl_set_power+0x14>)
 8001790:	d101      	bne.n	8001796 <dxl_set_power+0xe>
 8001792:	f001 bb58 	b.w	8002e46 <GPIO_SetBits>
	else			GPIO_ResetBits(PORT_ENABLE_DXLPWR, PIN_ENABLE_DXLPWR);
 8001796:	f001 bb58 	b.w	8002e4a <GPIO_ResetBits>
 800179a:	bf00      	nop
 800179c:	40010c00 	andmi	r0, r1, r0, lsl #24

080017a0 <getVoltage>:
	//gbDxlPwr = state;
}

u8 getVoltage(void)
{
 80017a0:	b508      	push	{r3, lr}
    return ( gbVoltageTable[ (getADC(0)) >>4 ] );
 80017a2:	2000      	movs	r0, #0
 80017a4:	f000 f874 	bl	8001890 <getADC>
}
 80017a8:	4b02      	ldr	r3, [pc, #8]	; (80017b4 <getVoltage+0x14>)
	//gbDxlPwr = state;
}

u8 getVoltage(void)
{
    return ( gbVoltageTable[ (getADC(0)) >>4 ] );
 80017aa:	f3c0 100f 	ubfx	r0, r0, #4, #16
}
 80017ae:	5c18      	ldrb	r0, [r3, r0]
 80017b0:	bd08      	pop	{r3, pc}
 80017b2:	bf00      	nop
 80017b4:	2000013e 	andcs	r0, r0, lr, lsr r1

080017b8 <EEPROM_Read>:


u16 EEPROM_Read( u32 Offset )
{
	u16* Adr;
	Adr = (u16*)(EEPROM_START_ADDRESS + (Offset<<1));
 80017b8:	0040      	lsls	r0, r0, #1
	return *Adr;
 80017ba:	f100 6000 	add.w	r0, r0, #134217728	; 0x8000000
 80017be:	f500 20fe 	add.w	r0, r0, #520192	; 0x7f000
}
 80017c2:	8800      	ldrh	r0, [r0, #0]
 80017c4:	4770      	bx	lr

080017c6 <EEPROM_Write>:

void EEPROM_Write( u32 Offset, u16 Data )
{
 80017c6:	b570      	push	{r4, r5, r6, lr}
	volatile FLASH_Status FLASHStatus;
	u32 Adr;
	u16 cnt;
	u16 Buffer[512];

	Adr = EEPROM_START_ADDRESS + (Offset<<1);
 80017c8:	0044      	lsls	r4, r0, #1
 80017ca:	f104 6400 	add.w	r4, r4, #134217728	; 0x8000000
 80017ce:	f504 24fe 	add.w	r4, r4, #520192	; 0x7f000

	if( (Data != EEPROM_Read(Offset)) && (Offset<512) )
 80017d2:	8823      	ldrh	r3, [r4, #0]
	Adr = (u16*)(EEPROM_START_ADDRESS + (Offset<<1));
	return *Adr;
}

void EEPROM_Write( u32 Offset, u16 Data )
{
 80017d4:	f5ad 6d81 	sub.w	sp, sp, #1032	; 0x408
	u16 cnt;
	u16 Buffer[512];

	Adr = EEPROM_START_ADDRESS + (Offset<<1);

	if( (Data != EEPROM_Read(Offset)) && (Offset<512) )
 80017d8:	428b      	cmp	r3, r1
	Adr = (u16*)(EEPROM_START_ADDRESS + (Offset<<1));
	return *Adr;
}

void EEPROM_Write( u32 Offset, u16 Data )
{
 80017da:	460d      	mov	r5, r1
	u16 cnt;
	u16 Buffer[512];

	Adr = EEPROM_START_ADDRESS + (Offset<<1);

	if( (Data != EEPROM_Read(Offset)) && (Offset<512) )
 80017dc:	d03e      	beq.n	800185c <EEPROM_Write+0x96>
 80017de:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80017e2:	d23b      	bcs.n	800185c <EEPROM_Write+0x96>
 80017e4:	2300      	movs	r3, #0


u16 EEPROM_Read( u32 Offset )
{
	u16* Adr;
	Adr = (u16*)(EEPROM_START_ADDRESS + (Offset<<1));
 80017e6:	005a      	lsls	r2, r3, #1
	return *Adr;
 80017e8:	f102 6200 	add.w	r2, r2, #134217728	; 0x8000000
 80017ec:	f502 22fe 	add.w	r2, r2, #520192	; 0x7f000

	if( (Data != EEPROM_Read(Offset)) && (Offset<512) )
	{
		for( cnt=0; cnt<512; cnt++ )
		{
			Buffer[cnt] = EEPROM_Read(cnt);
 80017f0:	8812      	ldrh	r2, [r2, #0]
 80017f2:	ae02      	add	r6, sp, #8
 80017f4:	f826 2013 	strh.w	r2, [r6, r3, lsl #1]
 80017f8:	3301      	adds	r3, #1

	Adr = EEPROM_START_ADDRESS + (Offset<<1);

	if( (Data != EEPROM_Read(Offset)) && (Offset<512) )
	{
		for( cnt=0; cnt<512; cnt++ )
 80017fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80017fe:	d1f2      	bne.n	80017e6 <EEPROM_Write+0x20>
		{
			Buffer[cnt] = EEPROM_Read(cnt);
		}
		Buffer[Offset] = Data;
 8001800:	f826 5010 	strh.w	r5, [r6, r0, lsl #1]

		FLASH_Unlock();
 8001804:	f001 f83e 	bl	8002884 <FLASH_Unlock>
		/* Clear All pending flags */
		FLASH_ClearFlag(FLASH_FLAG_BSY | FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);
 8001808:	2035      	movs	r0, #53	; 0x35
 800180a:	f001 f887 	bl	800291c <FLASH_ClearFlag>

		if( (Data==0) || (EEPROM_Read(Offset)==0xFFFF) )
 800180e:	b125      	cbz	r5, 800181a <EEPROM_Write+0x54>
 8001810:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001814:	8822      	ldrh	r2, [r4, #0]
 8001816:	429a      	cmp	r2, r3
 8001818:	d106      	bne.n	8001828 <EEPROM_Write+0x62>
		{
			FLASHStatus = FLASH_ProgramHalfWord( Adr, Data );
 800181a:	4620      	mov	r0, r4
 800181c:	4629      	mov	r1, r5
 800181e:	f001 f94d 	bl	8002abc <FLASH_ProgramHalfWord>
 8001822:	f88d 0007 	strb.w	r0, [sp, #7]
 8001826:	e017      	b.n	8001858 <EEPROM_Write+0x92>
		}
		else
		{		// Erase
			/* Erase the FLASH pages */
			FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);
 8001828:	480e      	ldr	r0, [pc, #56]	; (8001864 <EEPROM_Write+0x9e>)
 800182a:	f001 f8ac 	bl	8002986 <FLASH_ErasePage>

			Adr = EEPROM_START_ADDRESS;
 800182e:	4c0d      	ldr	r4, [pc, #52]	; (8001864 <EEPROM_Write+0x9e>)
			FLASHStatus = FLASH_ProgramHalfWord( Adr, Data );
		}
		else
		{		// Erase
			/* Erase the FLASH pages */
			FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);
 8001830:	f88d 0007 	strb.w	r0, [sp, #7]
 8001834:	f104 4378 	add.w	r3, r4, #4160749568	; 0xf8000000
 8001838:	f5a3 23fe 	sub.w	r3, r3, #520192	; 0x7f000

			Adr = EEPROM_START_ADDRESS;

			for( cnt=0; cnt<512; cnt++ )
			{
				if( Buffer[cnt] != 0xFFFF ) FLASHStatus = FLASH_ProgramHalfWord( Adr, Buffer[cnt] );
 800183c:	5af1      	ldrh	r1, [r6, r3]
 800183e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001842:	4299      	cmp	r1, r3
 8001844:	d004      	beq.n	8001850 <EEPROM_Write+0x8a>
 8001846:	4620      	mov	r0, r4
 8001848:	f001 f938 	bl	8002abc <FLASH_ProgramHalfWord>
 800184c:	f88d 0007 	strb.w	r0, [sp, #7]
			/* Erase the FLASH pages */
			FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);

			Adr = EEPROM_START_ADDRESS;

			for( cnt=0; cnt<512; cnt++ )
 8001850:	4b05      	ldr	r3, [pc, #20]	; (8001868 <EEPROM_Write+0xa2>)
			{
				if( Buffer[cnt] != 0xFFFF ) FLASHStatus = FLASH_ProgramHalfWord( Adr, Buffer[cnt] );
				Adr += 2;
 8001852:	3402      	adds	r4, #2
			/* Erase the FLASH pages */
			FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);

			Adr = EEPROM_START_ADDRESS;

			for( cnt=0; cnt<512; cnt++ )
 8001854:	429c      	cmp	r4, r3
 8001856:	d1ed      	bne.n	8001834 <EEPROM_Write+0x6e>
				if( Buffer[cnt] != 0xFFFF ) FLASHStatus = FLASH_ProgramHalfWord( Adr, Buffer[cnt] );
				Adr += 2;
			}
		}

		FLASH_Lock();
 8001858:	f001 f820 	bl	800289c <FLASH_Lock>
	}
}
 800185c:	f50d 6d81 	add.w	sp, sp, #1032	; 0x408
 8001860:	bd70      	pop	{r4, r5, r6, pc}
 8001862:	bf00      	nop
 8001864:	0807f000 	stmdaeq	r7, {ip, sp, lr, pc}
 8001868:	0807f400 	stmdaeq	r7, {sl, ip, sp, lr, pc}

0800186c <EEPROM_Clear>:

void EEPROM_Clear( void )
{
 800186c:	b507      	push	{r0, r1, r2, lr}
	volatile FLASH_Status FLASHStatus;

	FLASH_Unlock();
 800186e:	f001 f809 	bl	8002884 <FLASH_Unlock>
	FLASH_ClearFlag(FLASH_FLAG_BSY | FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);
 8001872:	2035      	movs	r0, #53	; 0x35
 8001874:	f001 f852 	bl	800291c <FLASH_ClearFlag>
	FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);
 8001878:	4804      	ldr	r0, [pc, #16]	; (800188c <EEPROM_Clear+0x20>)
 800187a:	f001 f884 	bl	8002986 <FLASH_ErasePage>
 800187e:	f88d 0007 	strb.w	r0, [sp, #7]
	FLASH_Lock();
 8001882:	f001 f80b 	bl	800289c <FLASH_Lock>
}
 8001886:	b003      	add	sp, #12
 8001888:	f85d fb04 	ldr.w	pc, [sp], #4
 800188c:	0807f000 	stmdaeq	r7, {ip, sp, lr, pc}

08001890 <getADC>:



u16 getADC(u8 ADC_PORT)
{
	return ADC_Value[ADC_PORT];
 8001890:	4b02      	ldr	r3, [pc, #8]	; (800189c <getADC+0xc>)
 8001892:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
 8001896:	b280      	uxth	r0, r0
 8001898:	4770      	bx	lr
 800189a:	bf00      	nop
 800189c:	20000b98 	mulcs	r0, r8, fp

080018a0 <__ISR_ADC>:



void __ISR_ADC(void)
{
 80018a0:	b570      	push	{r4, r5, r6, lr}

	ADC_Value[ADC_Channel_Index] 	= ADC_GetConversionValue(ADC1);
 80018a2:	4c21      	ldr	r4, [pc, #132]	; (8001928 <__ISR_ADC+0x88>)
 80018a4:	4821      	ldr	r0, [pc, #132]	; (800192c <__ISR_ADC+0x8c>)
 80018a6:	f894 5020 	ldrb.w	r5, [r4, #32]
 80018aa:	f000 fec2 	bl	8002632 <ADC_GetConversionValue>
 80018ae:	b2ed      	uxtb	r5, r5
 80018b0:	f824 0015 	strh.w	r0, [r4, r5, lsl #1]
	ADC_Value[ADC_Channel_Index+8] 	= ADC_GetConversionValue(ADC2);
 80018b4:	481e      	ldr	r0, [pc, #120]	; (8001930 <__ISR_ADC+0x90>)
 80018b6:	f894 5020 	ldrb.w	r5, [r4, #32]
 80018ba:	f000 feba 	bl	8002632 <ADC_GetConversionValue>
 80018be:	3508      	adds	r5, #8
 80018c0:	f824 0015 	strh.w	r0, [r4, r5, lsl #1]

	ADC_Channel_Index++;
 80018c4:	f894 3020 	ldrb.w	r3, [r4, #32]
 80018c8:	3301      	adds	r3, #1
 80018ca:	b2db      	uxtb	r3, r3
 80018cc:	f884 3020 	strb.w	r3, [r4, #32]

	if(ADC_Channel_Index==8)
 80018d0:	f894 3020 	ldrb.w	r3, [r4, #32]
 80018d4:	2b08      	cmp	r3, #8
 80018d6:	d018      	beq.n	800190a <__ISR_ADC+0x6a>
			WORD_CAST(gbpControlTable[P_ADC1_MIC1+(bCount<<1)]) = getADC(bCount+1)>>2;
		}
	}


	ADC_RegularChannelConfig(ADC1, ADC_Channel[ADC_Channel_Index], 1 , ADC_SampleTime_239Cycles5);
 80018d8:	f894 3020 	ldrb.w	r3, [r4, #32]
 80018dc:	4d15      	ldr	r5, [pc, #84]	; (8001934 <__ISR_ADC+0x94>)
 80018de:	b2db      	uxtb	r3, r3
 80018e0:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 80018e4:	4811      	ldr	r0, [pc, #68]	; (800192c <__ISR_ADC+0x8c>)
 80018e6:	b2c9      	uxtb	r1, r1
 80018e8:	2201      	movs	r2, #1
 80018ea:	2307      	movs	r3, #7
 80018ec:	f000 fe56 	bl	800259c <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC2, ADC_Channel[ADC_Channel_Index+8], 1 , ADC_SampleTime_239Cycles5);
 80018f0:	f894 3020 	ldrb.w	r3, [r4, #32]
 80018f4:	480e      	ldr	r0, [pc, #56]	; (8001930 <__ISR_ADC+0x90>)
 80018f6:	3308      	adds	r3, #8
 80018f8:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 80018fc:	2201      	movs	r2, #1
 80018fe:	b2c9      	uxtb	r1, r1
 8001900:	2307      	movs	r3, #7
}
 8001902:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		}
	}


	ADC_RegularChannelConfig(ADC1, ADC_Channel[ADC_Channel_Index], 1 , ADC_SampleTime_239Cycles5);
	ADC_RegularChannelConfig(ADC2, ADC_Channel[ADC_Channel_Index+8], 1 , ADC_SampleTime_239Cycles5);
 8001906:	f000 be49 	b.w	800259c <ADC_RegularChannelConfig>
	ADC_Channel_Index++;

	if(ADC_Channel_Index==8)
	{
		u8 bCount=0;
		ADC_Channel_Index = 0;
 800190a:	2300      	movs	r3, #0
 800190c:	f884 3020 	strb.w	r3, [r4, #32]
		for (bCount = 0; bCount < 15; bCount++)
		{
			WORD_CAST(gbpControlTable[P_ADC1_MIC1+(bCount<<1)]) = getADC(bCount+1)>>2;
 8001910:	005a      	lsls	r2, r3, #1
 8001912:	3301      	adds	r3, #1



u16 getADC(u8 ADC_PORT)
{
	return ADC_Value[ADC_PORT];
 8001914:	f834 1013 	ldrh.w	r1, [r4, r3, lsl #1]
	{
		u8 bCount=0;
		ADC_Channel_Index = 0;
		for (bCount = 0; bCount < 15; bCount++)
		{
			WORD_CAST(gbpControlTable[P_ADC1_MIC1+(bCount<<1)]) = getADC(bCount+1)>>2;
 8001918:	4807      	ldr	r0, [pc, #28]	; (8001938 <__ISR_ADC+0x98>)
 800191a:	3233      	adds	r2, #51	; 0x33
 800191c:	f3c1 018d 	ubfx	r1, r1, #2, #14

	if(ADC_Channel_Index==8)
	{
		u8 bCount=0;
		ADC_Channel_Index = 0;
		for (bCount = 0; bCount < 15; bCount++)
 8001920:	2b0f      	cmp	r3, #15
		{
			WORD_CAST(gbpControlTable[P_ADC1_MIC1+(bCount<<1)]) = getADC(bCount+1)>>2;
 8001922:	5211      	strh	r1, [r2, r0]

	if(ADC_Channel_Index==8)
	{
		u8 bCount=0;
		ADC_Channel_Index = 0;
		for (bCount = 0; bCount < 15; bCount++)
 8001924:	d1f4      	bne.n	8001910 <__ISR_ADC+0x70>
 8001926:	e7d7      	b.n	80018d8 <__ISR_ADC+0x38>
 8001928:	20000b98 	mulcs	r0, r8, fp
 800192c:	40012400 	andmi	r2, r1, r0, lsl #8
 8001930:	40012800 	andmi	r2, r1, r0, lsl #16
 8001934:	20000240 	andcs	r0, r0, r0, asr #4
 8001938:	20000513 	andcs	r0, r0, r3, lsl r5

0800193c <BufferClear>:



void BufferClear(u8 PORT)
{
	if( PORT == USART_ZIGBEE ) // || PORT == USART_IR
 800193c:	2801      	cmp	r0, #1
	{
		gwUSART_ZIGBEE_ReadPtr = gwUSART_ZIGBEE_WritePtr = 0;
 800193e:	bf01      	itttt	eq
 8001940:	4b02      	ldreq	r3, [pc, #8]	; (800194c <BufferClear+0x10>)
 8001942:	2200      	moveq	r2, #0
 8001944:	801a      	strheq	r2, [r3, #0]
 8001946:	805a      	strheq	r2, [r3, #2]
 8001948:	4770      	bx	lr
 800194a:	bf00      	nop
 800194c:	20000bba 			; <UNDEFINED> instruction: 0x20000bba

08001950 <IsRXD_Ready>:

}

u8 IsRXD_Ready(u8 PORT)
{
	if( PORT == USART_ZIGBEE ) // || PORT == USART_IR
 8001950:	2801      	cmp	r0, #1
 8001952:	d108      	bne.n	8001966 <IsRXD_Ready+0x16>
	{
		return (gwUSART_ZIGBEE_ReadPtr != gwUSART_ZIGBEE_WritePtr);
 8001954:	4a05      	ldr	r2, [pc, #20]	; (800196c <IsRXD_Ready+0x1c>)
 8001956:	8850      	ldrh	r0, [r2, #2]
 8001958:	b283      	uxth	r3, r0
 800195a:	8810      	ldrh	r0, [r2, #0]
 800195c:	b280      	uxth	r0, r0
 800195e:	1a18      	subs	r0, r3, r0
 8001960:	bf18      	it	ne
 8001962:	2001      	movne	r0, #1
 8001964:	4770      	bx	lr
	}

	return -1;
 8001966:	20ff      	movs	r0, #255	; 0xff
}
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop
 800196c:	20000bba 			; <UNDEFINED> instruction: 0x20000bba

08001970 <RxDBuffer>:

u8 RxDBuffer(u8 PORT)
{

	if( PORT == USART_ZIGBEE ) // || PORT == USART_IR
 8001970:	2801      	cmp	r0, #1
	{
		gwUSART_ZIGBEE_ReadPtr++;
 8001972:	bf01      	itttt	eq
 8001974:	4b07      	ldreq	r3, [pc, #28]	; (8001994 <RxDBuffer+0x24>)
 8001976:	885a      	ldrheq	r2, [r3, #2]
 8001978:	3201      	addeq	r2, #1
 800197a:	b292      	uxtheq	r2, r2
 800197c:	bf01      	itttt	eq
 800197e:	805a      	strheq	r2, [r3, #2]
		return (u8)(gwpUSART_ZIGBEE_Buffer[gwUSART_ZIGBEE_ReadPtr&USART_BUFFER_SIZE]);
 8001980:	885a      	ldrheq	r2, [r3, #2]
 8001982:	f3c2 0209 	ubfxeq	r2, r2, #0, #10
 8001986:	eb03 0342 	addeq.w	r3, r3, r2, lsl #1
 800198a:	bf06      	itte	eq
 800198c:	8898      	ldrheq	r0, [r3, #4]
 800198e:	b2c0      	uxtbeq	r0, r0
	}

	return -1;
 8001990:	20ff      	movne	r0, #255	; 0xff
}
 8001992:	4770      	bx	lr
 8001994:	20000bba 			; <UNDEFINED> instruction: 0x20000bba

08001998 <TxDData>:

void TxDData(u8 PORT, u8 dat)
{
 8001998:	b538      	push	{r3, r4, r5, lr}
 800199a:	460d      	mov	r5, r1
	if( PORT == USART_DXL )
 800199c:	b9e8      	cbnz	r0, 80019da <TxDData+0x42>
	{
		GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 800199e:	481b      	ldr	r0, [pc, #108]	; (8001a0c <TxDData+0x74>)
 80019a0:	2120      	movs	r1, #32
 80019a2:	f001 fa52 	bl	8002e4a <GPIO_ResetBits>
		GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable
 80019a6:	481a      	ldr	r0, [pc, #104]	; (8001a10 <TxDData+0x78>)
 80019a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80019ac:	f001 fa4b 	bl	8002e46 <GPIO_SetBits>

		USART_SendData(USART1,dat);		
 80019b0:	4818      	ldr	r0, [pc, #96]	; (8001a14 <TxDData+0x7c>)
 80019b2:	4629      	mov	r1, r5
 80019b4:	f002 fe16 	bl	80045e4 <USART_SendData>
		while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
 80019b8:	4816      	ldr	r0, [pc, #88]	; (8001a14 <TxDData+0x7c>)
 80019ba:	2140      	movs	r1, #64	; 0x40
 80019bc:	f002 fe6d 	bl	800469a <USART_GetFlagStatus>
 80019c0:	2800      	cmp	r0, #0
 80019c2:	d0f9      	beq.n	80019b8 <TxDData+0x20>

		GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 80019c4:	4812      	ldr	r0, [pc, #72]	; (8001a10 <TxDData+0x78>)
 80019c6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80019ca:	f001 fa3e 	bl	8002e4a <GPIO_ResetBits>
	else if( PORT == USART_PC )
	{
		USART_SendData(g_usartPC,dat);		
		while( USART_GetFlagStatus(g_usartPC, USART_FLAG_TC)==RESET );
	}
}
 80019ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

		USART_SendData(USART1,dat);		
		while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );

		GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
		GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 80019d2:	480e      	ldr	r0, [pc, #56]	; (8001a0c <TxDData+0x74>)
 80019d4:	2120      	movs	r1, #32
 80019d6:	f001 ba36 	b.w	8002e46 <GPIO_SetBits>
	}
	else if( PORT == USART_ZIGBEE )
 80019da:	2801      	cmp	r0, #1
 80019dc:	d109      	bne.n	80019f2 <TxDData+0x5a>
	{
		USART_SendData(UART5,dat);
 80019de:	480e      	ldr	r0, [pc, #56]	; (8001a18 <TxDData+0x80>)
 80019e0:	f002 fe00 	bl	80045e4 <USART_SendData>
		while( USART_GetFlagStatus(UART5, USART_FLAG_TC)==RESET );
 80019e4:	480c      	ldr	r0, [pc, #48]	; (8001a18 <TxDData+0x80>)
 80019e6:	2140      	movs	r1, #64	; 0x40
 80019e8:	f002 fe57 	bl	800469a <USART_GetFlagStatus>
 80019ec:	2800      	cmp	r0, #0
 80019ee:	d0f9      	beq.n	80019e4 <TxDData+0x4c>
 80019f0:	bd38      	pop	{r3, r4, r5, pc}
	}
	else if( PORT == USART_PC )
 80019f2:	2802      	cmp	r0, #2
 80019f4:	d109      	bne.n	8001a0a <TxDData+0x72>
	{
		USART_SendData(g_usartPC,dat);		
 80019f6:	4c09      	ldr	r4, [pc, #36]	; (8001a1c <TxDData+0x84>)
 80019f8:	6820      	ldr	r0, [r4, #0]
 80019fa:	f002 fdf3 	bl	80045e4 <USART_SendData>
		while( USART_GetFlagStatus(g_usartPC, USART_FLAG_TC)==RESET );
 80019fe:	6820      	ldr	r0, [r4, #0]
 8001a00:	2140      	movs	r1, #64	; 0x40
 8001a02:	f002 fe4a 	bl	800469a <USART_GetFlagStatus>
 8001a06:	2800      	cmp	r0, #0
 8001a08:	d0f9      	beq.n	80019fe <TxDData+0x66>
 8001a0a:	bd38      	pop	{r3, r4, r5, pc}
 8001a0c:	40010c00 	andmi	r0, r1, r0, lsl #24
 8001a10:	40011000 	andmi	r1, r1, r0
 8001a14:	40013800 	andmi	r3, r1, r0, lsl #16
 8001a18:	40005000 	andmi	r5, r0, r0
 8001a1c:	20000280 	andcs	r0, r0, r0, lsl #5

08001a20 <startPCTxData>:
	}
}

void startPCTxData(void)
{
 8001a20:	b538      	push	{r3, r4, r5, lr}
    if (gbTxD1Transmitting==0) {
 8001a22:	4b0d      	ldr	r3, [pc, #52]	; (8001a58 <startPCTxData+0x38>)
 8001a24:	781a      	ldrb	r2, [r3, #0]
 8001a26:	b9aa      	cbnz	r2, 8001a54 <startPCTxData+0x34>
        gbTxD1Transmitting = 1;
 8001a28:	2401      	movs	r4, #1
        USART_SendData(g_usartPC, gbpTxD1Buffer[gbTxD1BufferReadPointer++]);
 8001a2a:	4a0c      	ldr	r2, [pc, #48]	; (8001a5c <startPCTxData+0x3c>)
}

void startPCTxData(void)
{
    if (gbTxD1Transmitting==0) {
        gbTxD1Transmitting = 1;
 8001a2c:	701c      	strb	r4, [r3, #0]
        USART_SendData(g_usartPC, gbpTxD1Buffer[gbTxD1BufferReadPointer++]);
 8001a2e:	7813      	ldrb	r3, [r2, #0]
 8001a30:	4d0b      	ldr	r5, [pc, #44]	; (8001a60 <startPCTxData+0x40>)
 8001a32:	b2db      	uxtb	r3, r3
 8001a34:	1919      	adds	r1, r3, r4
 8001a36:	b2c9      	uxtb	r1, r1
 8001a38:	7011      	strb	r1, [r2, #0]
 8001a3a:	4a0a      	ldr	r2, [pc, #40]	; (8001a64 <startPCTxData+0x44>)
 8001a3c:	6828      	ldr	r0, [r5, #0]
 8001a3e:	5cd1      	ldrb	r1, [r2, r3]
 8001a40:	f002 fdd0 	bl	80045e4 <USART_SendData>
        USART_ITConfig(g_usartPC, USART_IT_TC, ENABLE);
 8001a44:	6828      	ldr	r0, [r5, #0]
 8001a46:	4622      	mov	r2, r4
        //TXD1_DATA = gbpTxD1Buffer[gbTxD1BufferReadPointer++];
    }
}
 8001a48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
void startPCTxData(void)
{
    if (gbTxD1Transmitting==0) {
        gbTxD1Transmitting = 1;
        USART_SendData(g_usartPC, gbpTxD1Buffer[gbTxD1BufferReadPointer++]);
        USART_ITConfig(g_usartPC, USART_IT_TC, ENABLE);
 8001a4c:	f240 6126 	movw	r1, #1574	; 0x626
 8001a50:	f002 bd6d 	b.w	800452e <USART_ITConfig>
 8001a54:	bd38      	pop	{r3, r4, r5, pc}
 8001a56:	bf00      	nop
 8001a58:	20000673 	andcs	r0, r0, r3, ror r6
 8001a5c:	20000985 	andcs	r0, r0, r5, lsl #19
 8001a60:	20000280 	andcs	r0, r0, r0, lsl #5
 8001a64:	20000573 	andcs	r0, r0, r3, ror r5

08001a68 <__ISR_USART_ZIGBEE>:
    }
}


void __ISR_USART_ZIGBEE(void)
{
 8001a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifdef OPTION_XBEE_AS_PC
	u16 ReceivedData;

	if(USART_GetITStatus(UART5, USART_IT_RXNE) != RESET)
 8001a6a:	4c38      	ldr	r4, [pc, #224]	; (8001b4c <__ISR_USART_ZIGBEE+0xe4>)
 8001a6c:	f240 5125 	movw	r1, #1317	; 0x525
 8001a70:	4620      	mov	r0, r4
 8001a72:	f002 fe1c 	bl	80046ae <USART_GetITStatus>
 8001a76:	4605      	mov	r5, r0
	{
		// Read one byte from the receive data register
		ReceivedData = USART_ReceiveData(UART5); 
 8001a78:	4620      	mov	r0, r4
void __ISR_USART_ZIGBEE(void)
{
#ifdef OPTION_XBEE_AS_PC
	u16 ReceivedData;

	if(USART_GetITStatus(UART5, USART_IT_RXNE) != RESET)
 8001a7a:	2d00      	cmp	r5, #0
 8001a7c:	d043      	beq.n	8001b06 <__ISR_USART_ZIGBEE+0x9e>
	{
		// Read one byte from the receive data register
		ReceivedData = USART_ReceiveData(UART5); 
 8001a7e:	f002 fdb5 	bl	80045ec <USART_ReceiveData>
        g_usartPC = UART5; // Remember that this the last PC connection we received data from...


		//LED_SetState(LED_TX, ON); //Rob disbaled 12/23/2011

		gbpTxD0Buffer[gbTxD0BufferWritePointer] = gbpRxInterruptBuffer[gbRxBufferWritePointer] =   gbpRxD1Buffer[gbRxD1BufferWritePointer] = ReceivedData;
 8001a82:	4d33      	ldr	r5, [pc, #204]	; (8001b50 <__ISR_USART_ZIGBEE+0xe8>)
 8001a84:	4a33      	ldr	r2, [pc, #204]	; (8001b54 <__ISR_USART_ZIGBEE+0xec>)
 8001a86:	4934      	ldr	r1, [pc, #208]	; (8001b58 <__ISR_USART_ZIGBEE+0xf0>)

	if(USART_GetITStatus(UART5, USART_IT_RXNE) != RESET)
	{
		// Read one byte from the receive data register
		ReceivedData = USART_ReceiveData(UART5); 
        g_usartPC = UART5; // Remember that this the last PC connection we received data from...
 8001a88:	4b34      	ldr	r3, [pc, #208]	; (8001b5c <__ISR_USART_ZIGBEE+0xf4>)


		//LED_SetState(LED_TX, ON); //Rob disbaled 12/23/2011

		gbpTxD0Buffer[gbTxD0BufferWritePointer] = gbpRxInterruptBuffer[gbRxBufferWritePointer] =   gbpRxD1Buffer[gbRxD1BufferWritePointer] = ReceivedData;
 8001a8a:	4f35      	ldr	r7, [pc, #212]	; (8001b60 <__ISR_USART_ZIGBEE+0xf8>)

	if(USART_GetITStatus(UART5, USART_IT_RXNE) != RESET)
	{
		// Read one byte from the receive data register
		ReceivedData = USART_ReceiveData(UART5); 
        g_usartPC = UART5; // Remember that this the last PC connection we received data from...
 8001a8c:	601c      	str	r4, [r3, #0]


		//LED_SetState(LED_TX, ON); //Rob disbaled 12/23/2011

		gbpTxD0Buffer[gbTxD0BufferWritePointer] = gbpRxInterruptBuffer[gbRxBufferWritePointer] =   gbpRxD1Buffer[gbRxD1BufferWritePointer] = ReceivedData;
 8001a8e:	7813      	ldrb	r3, [r2, #0]
 8001a90:	782c      	ldrb	r4, [r5, #0]
 8001a92:	780e      	ldrb	r6, [r1, #0]
 8001a94:	b2c0      	uxtb	r0, r0
 8001a96:	b2f6      	uxtb	r6, r6
 8001a98:	55b8      	strb	r0, [r7, r6]
 8001a9a:	4e32      	ldr	r6, [pc, #200]	; (8001b64 <__ISR_USART_ZIGBEE+0xfc>)
 8001a9c:	b2e4      	uxtb	r4, r4
 8001a9e:	5530      	strb	r0, [r6, r4]
 8001aa0:	4c31      	ldr	r4, [pc, #196]	; (8001b68 <__ISR_USART_ZIGBEE+0x100>)
 8001aa2:	b2db      	uxtb	r3, r3
 8001aa4:	54e0      	strb	r0, [r4, r3]
		gbRxBufferWritePointer++;
 8001aa6:	782b      	ldrb	r3, [r5, #0]
 8001aa8:	3301      	adds	r3, #1
 8001aaa:	b2db      	uxtb	r3, r3
 8001aac:	702b      	strb	r3, [r5, #0]
		gbRxD1BufferWritePointer++;
 8001aae:	780b      	ldrb	r3, [r1, #0]
 8001ab0:	3301      	adds	r3, #1
 8001ab2:	b2db      	uxtb	r3, r3
 8001ab4:	700b      	strb	r3, [r1, #0]
		gbTxD0BufferWritePointer++;
 8001ab6:	7813      	ldrb	r3, [r2, #0]
 8001ab8:	3301      	adds	r3, #1
 8001aba:	b2db      	uxtb	r3, r3
 8001abc:	7013      	strb	r3, [r2, #0]


		//if (TXD0_READY) {


		if(gbDXLForwarding)
 8001abe:	4b2b      	ldr	r3, [pc, #172]	; (8001b6c <__ISR_USART_ZIGBEE+0x104>)
 8001ac0:	f893 3804 	ldrb.w	r3, [r3, #2052]	; 0x804
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d03f      	beq.n	8001b48 <__ISR_USART_ZIGBEE+0xe0>
		{
			if ( GPIO_ReadOutputDataBit(PORT_ENABLE_TXD, PIN_ENABLE_TXD) == Bit_RESET) {
 8001ac8:	4829      	ldr	r0, [pc, #164]	; (8001b70 <__ISR_USART_ZIGBEE+0x108>)
 8001aca:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ace:	f001 f9b1 	bl	8002e34 <GPIO_ReadOutputDataBit>
 8001ad2:	2800      	cmp	r0, #0
 8001ad4:	d138      	bne.n	8001b48 <__ISR_USART_ZIGBEE+0xe0>
				//if (TXD0_FINISH) {
				GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 8001ad6:	4827      	ldr	r0, [pc, #156]	; (8001b74 <__ISR_USART_ZIGBEE+0x10c>)
 8001ad8:	2120      	movs	r1, #32
 8001ada:	f001 f9b6 	bl	8002e4a <GPIO_ResetBits>
				GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable
 8001ade:	4824      	ldr	r0, [pc, #144]	; (8001b70 <__ISR_USART_ZIGBEE+0x108>)
 8001ae0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ae4:	f001 f9af 	bl	8002e46 <GPIO_SetBits>

				USART_SendData(USART1, gbpTxD0Buffer[gbTxD0BufferReadPointer++]);
 8001ae8:	4923      	ldr	r1, [pc, #140]	; (8001b78 <__ISR_USART_ZIGBEE+0x110>)
 8001aea:	4824      	ldr	r0, [pc, #144]	; (8001b7c <__ISR_USART_ZIGBEE+0x114>)
 8001aec:	780b      	ldrb	r3, [r1, #0]
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	1c5a      	adds	r2, r3, #1
 8001af2:	b2d2      	uxtb	r2, r2
 8001af4:	700a      	strb	r2, [r1, #0]
 8001af6:	5ce1      	ldrb	r1, [r4, r3]
 8001af8:	f002 fd74 	bl	80045e4 <USART_SendData>
				//gbTxD0BufferReadPointer &= 0x3FF;
				USART_ITConfig(USART1, USART_IT_TC, ENABLE);
 8001afc:	481f      	ldr	r0, [pc, #124]	; (8001b7c <__ISR_USART_ZIGBEE+0x114>)
 8001afe:	f240 6126 	movw	r1, #1574	; 0x626
 8001b02:	2201      	movs	r2, #1
 8001b04:	e01c      	b.n	8001b40 <__ISR_USART_ZIGBEE+0xd8>
			}
		}

	}
	else if(USART_GetITStatus(UART5, USART_IT_TC) != RESET)
 8001b06:	f240 6126 	movw	r1, #1574	; 0x626
 8001b0a:	f002 fdd0 	bl	80046ae <USART_GetITStatus>
 8001b0e:	b1d8      	cbz	r0, 8001b48 <__ISR_USART_ZIGBEE+0xe0>
	{
		if (gbTxD1BufferReadPointer!=gbTxD1BufferWritePointer) {
 8001b10:	4a1b      	ldr	r2, [pc, #108]	; (8001b80 <__ISR_USART_ZIGBEE+0x118>)
 8001b12:	4b1c      	ldr	r3, [pc, #112]	; (8001b84 <__ISR_USART_ZIGBEE+0x11c>)
 8001b14:	7811      	ldrb	r1, [r2, #0]
 8001b16:	781b      	ldrb	r3, [r3, #0]
 8001b18:	4299      	cmp	r1, r3
 8001b1a:	d00b      	beq.n	8001b34 <__ISR_USART_ZIGBEE+0xcc>
			USART_SendData(UART5, gbpTxD1Buffer[gbTxD1BufferReadPointer++]);
 8001b1c:	7813      	ldrb	r3, [r2, #0]
 8001b1e:	4620      	mov	r0, r4
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	1c59      	adds	r1, r3, #1
 8001b24:	b2c9      	uxtb	r1, r1
 8001b26:	7011      	strb	r1, [r2, #0]
 8001b28:	4a17      	ldr	r2, [pc, #92]	; (8001b88 <__ISR_USART_ZIGBEE+0x120>)
 8001b2a:	5cd1      	ldrb	r1, [r2, r3]
		//USART_SendData(USART1,(u8)ReceivedData);
		gwpUSART_ZIGBEE_Buffer[(++gwUSART_ZIGBEE_WritePtr)&USART_BUFFER_SIZE] = ReceivedData;	
		//TxDHex8(ReceivedData);
	}
#endif    
}
 8001b2c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}

	}
	else if(USART_GetITStatus(UART5, USART_IT_TC) != RESET)
	{
		if (gbTxD1BufferReadPointer!=gbTxD1BufferWritePointer) {
			USART_SendData(UART5, gbpTxD1Buffer[gbTxD1BufferReadPointer++]);
 8001b30:	f002 bd58 	b.w	80045e4 <USART_SendData>
			//gbTxD1BufferReadPointer&= 0x3FF;
		}
		else {
			//LED_SetState(LED_RX, OFF);
			gbTxD1Transmitting = 0;
			USART_ITConfig(UART5, USART_IT_TC, DISABLE);
 8001b34:	4620      	mov	r0, r4
 8001b36:	f240 6126 	movw	r1, #1574	; 0x626
 8001b3a:	462a      	mov	r2, r5
			USART_SendData(UART5, gbpTxD1Buffer[gbTxD1BufferReadPointer++]);
			//gbTxD1BufferReadPointer&= 0x3FF;
		}
		else {
			//LED_SetState(LED_RX, OFF);
			gbTxD1Transmitting = 0;
 8001b3c:	4b13      	ldr	r3, [pc, #76]	; (8001b8c <__ISR_USART_ZIGBEE+0x124>)
 8001b3e:	701d      	strb	r5, [r3, #0]
		//USART_SendData(USART1,(u8)ReceivedData);
		gwpUSART_ZIGBEE_Buffer[(++gwUSART_ZIGBEE_WritePtr)&USART_BUFFER_SIZE] = ReceivedData;	
		//TxDHex8(ReceivedData);
	}
#endif    
}
 8001b40:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			//gbTxD1BufferReadPointer&= 0x3FF;
		}
		else {
			//LED_SetState(LED_RX, OFF);
			gbTxD1Transmitting = 0;
			USART_ITConfig(UART5, USART_IT_TC, DISABLE);
 8001b44:	f002 bcf3 	b.w	800452e <USART_ITConfig>
 8001b48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	40005000 	andmi	r5, r0, r0
 8001b50:	2000067d 	andcs	r0, r0, sp, ror r6
 8001b54:	20000310 	andcs	r0, r0, r0, lsl r3
 8001b58:	20000987 	andcs	r0, r0, r7, lsl #19
 8001b5c:	20000280 	andcs	r0, r0, r0, lsl #5
 8001b60:	20000988 	andcs	r0, r0, r8, lsl #19
 8001b64:	2000067e 	andcs	r0, r0, lr, ror r6
 8001b68:	20000312 	andcs	r0, r0, r2, lsl r3
 8001b6c:	20000bba 			; <UNDEFINED> instruction: 0x20000bba
 8001b70:	40011000 	andmi	r1, r1, r0
 8001b74:	40010c00 	andmi	r0, r1, r0, lsl #24
 8001b78:	20000311 	andcs	r0, r0, r1, lsl r3
 8001b7c:	40013800 	andmi	r3, r1, r0, lsl #16
 8001b80:	20000985 	andcs	r0, r0, r5, lsl #19
 8001b84:	20000572 	andcs	r0, r0, r2, ror r5
 8001b88:	20000573 	andcs	r0, r0, r3, ror r5
 8001b8c:	20000673 	andcs	r0, r0, r3, ror r6

08001b90 <__ISR_USART_PC>:
#endif    
}


void __ISR_USART_PC(void)
{
 8001b90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	u16 ReceivedData;

	if(USART_GetITStatus(USART3, USART_IT_RXNE) != RESET)
 8001b92:	4c38      	ldr	r4, [pc, #224]	; (8001c74 <__ISR_USART_PC+0xe4>)
 8001b94:	f240 5125 	movw	r1, #1317	; 0x525
 8001b98:	4620      	mov	r0, r4
 8001b9a:	f002 fd88 	bl	80046ae <USART_GetITStatus>
 8001b9e:	4605      	mov	r5, r0
	{
		// Read one byte from the receive data register
		ReceivedData = USART_ReceiveData(USART3); 
 8001ba0:	4620      	mov	r0, r4

void __ISR_USART_PC(void)
{
	u16 ReceivedData;

	if(USART_GetITStatus(USART3, USART_IT_RXNE) != RESET)
 8001ba2:	2d00      	cmp	r5, #0
 8001ba4:	d043      	beq.n	8001c2e <__ISR_USART_PC+0x9e>
	{
		// Read one byte from the receive data register
		ReceivedData = USART_ReceiveData(USART3); 
 8001ba6:	f002 fd21 	bl	80045ec <USART_ReceiveData>
        g_usartPC = USART3; // Remember that this the last PC connection we received data from...

		//LED_SetState(LED_TX, ON); //Rob disbaled 12/23/2011

		gbpTxD0Buffer[gbTxD0BufferWritePointer] = gbpRxInterruptBuffer[gbRxBufferWritePointer] =   gbpRxD1Buffer[gbRxD1BufferWritePointer] = ReceivedData;
 8001baa:	4d33      	ldr	r5, [pc, #204]	; (8001c78 <__ISR_USART_PC+0xe8>)
 8001bac:	4a33      	ldr	r2, [pc, #204]	; (8001c7c <__ISR_USART_PC+0xec>)
 8001bae:	4934      	ldr	r1, [pc, #208]	; (8001c80 <__ISR_USART_PC+0xf0>)

	if(USART_GetITStatus(USART3, USART_IT_RXNE) != RESET)
	{
		// Read one byte from the receive data register
		ReceivedData = USART_ReceiveData(USART3); 
        g_usartPC = USART3; // Remember that this the last PC connection we received data from...
 8001bb0:	4b34      	ldr	r3, [pc, #208]	; (8001c84 <__ISR_USART_PC+0xf4>)

		//LED_SetState(LED_TX, ON); //Rob disbaled 12/23/2011

		gbpTxD0Buffer[gbTxD0BufferWritePointer] = gbpRxInterruptBuffer[gbRxBufferWritePointer] =   gbpRxD1Buffer[gbRxD1BufferWritePointer] = ReceivedData;
 8001bb2:	4f35      	ldr	r7, [pc, #212]	; (8001c88 <__ISR_USART_PC+0xf8>)

	if(USART_GetITStatus(USART3, USART_IT_RXNE) != RESET)
	{
		// Read one byte from the receive data register
		ReceivedData = USART_ReceiveData(USART3); 
        g_usartPC = USART3; // Remember that this the last PC connection we received data from...
 8001bb4:	601c      	str	r4, [r3, #0]

		//LED_SetState(LED_TX, ON); //Rob disbaled 12/23/2011

		gbpTxD0Buffer[gbTxD0BufferWritePointer] = gbpRxInterruptBuffer[gbRxBufferWritePointer] =   gbpRxD1Buffer[gbRxD1BufferWritePointer] = ReceivedData;
 8001bb6:	7813      	ldrb	r3, [r2, #0]
 8001bb8:	782c      	ldrb	r4, [r5, #0]
 8001bba:	780e      	ldrb	r6, [r1, #0]
 8001bbc:	b2c0      	uxtb	r0, r0
 8001bbe:	b2f6      	uxtb	r6, r6
 8001bc0:	55b8      	strb	r0, [r7, r6]
 8001bc2:	4e32      	ldr	r6, [pc, #200]	; (8001c8c <__ISR_USART_PC+0xfc>)
 8001bc4:	b2e4      	uxtb	r4, r4
 8001bc6:	5530      	strb	r0, [r6, r4]
 8001bc8:	4c31      	ldr	r4, [pc, #196]	; (8001c90 <__ISR_USART_PC+0x100>)
 8001bca:	b2db      	uxtb	r3, r3
 8001bcc:	54e0      	strb	r0, [r4, r3]
		gbRxBufferWritePointer++;
 8001bce:	782b      	ldrb	r3, [r5, #0]
 8001bd0:	3301      	adds	r3, #1
 8001bd2:	b2db      	uxtb	r3, r3
 8001bd4:	702b      	strb	r3, [r5, #0]
		gbRxD1BufferWritePointer++;
 8001bd6:	780b      	ldrb	r3, [r1, #0]
 8001bd8:	3301      	adds	r3, #1
 8001bda:	b2db      	uxtb	r3, r3
 8001bdc:	700b      	strb	r3, [r1, #0]
		gbTxD0BufferWritePointer++;
 8001bde:	7813      	ldrb	r3, [r2, #0]
 8001be0:	3301      	adds	r3, #1
 8001be2:	b2db      	uxtb	r3, r3
 8001be4:	7013      	strb	r3, [r2, #0]


		//if (TXD0_READY) {


		if(gbDXLForwarding)
 8001be6:	4b2b      	ldr	r3, [pc, #172]	; (8001c94 <__ISR_USART_PC+0x104>)
 8001be8:	f893 3804 	ldrb.w	r3, [r3, #2052]	; 0x804
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d03f      	beq.n	8001c70 <__ISR_USART_PC+0xe0>
		{
			if ( GPIO_ReadOutputDataBit(PORT_ENABLE_TXD, PIN_ENABLE_TXD) == Bit_RESET) {
 8001bf0:	4829      	ldr	r0, [pc, #164]	; (8001c98 <__ISR_USART_PC+0x108>)
 8001bf2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001bf6:	f001 f91d 	bl	8002e34 <GPIO_ReadOutputDataBit>
 8001bfa:	2800      	cmp	r0, #0
 8001bfc:	d138      	bne.n	8001c70 <__ISR_USART_PC+0xe0>
				//if (TXD0_FINISH) {
				GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 8001bfe:	4827      	ldr	r0, [pc, #156]	; (8001c9c <__ISR_USART_PC+0x10c>)
 8001c00:	2120      	movs	r1, #32
 8001c02:	f001 f922 	bl	8002e4a <GPIO_ResetBits>
				GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable
 8001c06:	4824      	ldr	r0, [pc, #144]	; (8001c98 <__ISR_USART_PC+0x108>)
 8001c08:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c0c:	f001 f91b 	bl	8002e46 <GPIO_SetBits>

				USART_SendData(USART1, gbpTxD0Buffer[gbTxD0BufferReadPointer++]);
 8001c10:	4923      	ldr	r1, [pc, #140]	; (8001ca0 <__ISR_USART_PC+0x110>)
 8001c12:	4824      	ldr	r0, [pc, #144]	; (8001ca4 <__ISR_USART_PC+0x114>)
 8001c14:	780b      	ldrb	r3, [r1, #0]
 8001c16:	b2db      	uxtb	r3, r3
 8001c18:	1c5a      	adds	r2, r3, #1
 8001c1a:	b2d2      	uxtb	r2, r2
 8001c1c:	700a      	strb	r2, [r1, #0]
 8001c1e:	5ce1      	ldrb	r1, [r4, r3]
 8001c20:	f002 fce0 	bl	80045e4 <USART_SendData>
				//gbTxD0BufferReadPointer &= 0x3FF;
				USART_ITConfig(USART1, USART_IT_TC, ENABLE);
 8001c24:	481f      	ldr	r0, [pc, #124]	; (8001ca4 <__ISR_USART_PC+0x114>)
 8001c26:	f240 6126 	movw	r1, #1574	; 0x626
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	e01c      	b.n	8001c68 <__ISR_USART_PC+0xd8>
			}
		}

	}
	else if(USART_GetITStatus(USART3, USART_IT_TC) != RESET)
 8001c2e:	f240 6126 	movw	r1, #1574	; 0x626
 8001c32:	f002 fd3c 	bl	80046ae <USART_GetITStatus>
 8001c36:	b1d8      	cbz	r0, 8001c70 <__ISR_USART_PC+0xe0>
	{
		if (gbTxD1BufferReadPointer!=gbTxD1BufferWritePointer) {
 8001c38:	4a1b      	ldr	r2, [pc, #108]	; (8001ca8 <__ISR_USART_PC+0x118>)
 8001c3a:	4b1c      	ldr	r3, [pc, #112]	; (8001cac <__ISR_USART_PC+0x11c>)
 8001c3c:	7811      	ldrb	r1, [r2, #0]
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	4299      	cmp	r1, r3
 8001c42:	d00b      	beq.n	8001c5c <__ISR_USART_PC+0xcc>
			USART_SendData(USART3, gbpTxD1Buffer[gbTxD1BufferReadPointer++]);
 8001c44:	7813      	ldrb	r3, [r2, #0]
 8001c46:	4620      	mov	r0, r4
 8001c48:	b2db      	uxtb	r3, r3
 8001c4a:	1c59      	adds	r1, r3, #1
 8001c4c:	b2c9      	uxtb	r1, r1
 8001c4e:	7011      	strb	r1, [r2, #0]
 8001c50:	4a17      	ldr	r2, [pc, #92]	; (8001cb0 <__ISR_USART_PC+0x120>)
 8001c52:	5cd1      	ldrb	r1, [r2, r3]
			gbTxD1Transmitting = 0;
			USART_ITConfig(USART3, USART_IT_TC, DISABLE);
		}
	}

}
 8001c54:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}

	}
	else if(USART_GetITStatus(USART3, USART_IT_TC) != RESET)
	{
		if (gbTxD1BufferReadPointer!=gbTxD1BufferWritePointer) {
			USART_SendData(USART3, gbpTxD1Buffer[gbTxD1BufferReadPointer++]);
 8001c58:	f002 bcc4 	b.w	80045e4 <USART_SendData>
			//gbTxD1BufferReadPointer&= 0x3FF;
		}
		else {
			//LED_SetState(LED_RX, OFF);
			gbTxD1Transmitting = 0;
			USART_ITConfig(USART3, USART_IT_TC, DISABLE);
 8001c5c:	4620      	mov	r0, r4
 8001c5e:	f240 6126 	movw	r1, #1574	; 0x626
 8001c62:	462a      	mov	r2, r5
			USART_SendData(USART3, gbpTxD1Buffer[gbTxD1BufferReadPointer++]);
			//gbTxD1BufferReadPointer&= 0x3FF;
		}
		else {
			//LED_SetState(LED_RX, OFF);
			gbTxD1Transmitting = 0;
 8001c64:	4b13      	ldr	r3, [pc, #76]	; (8001cb4 <__ISR_USART_PC+0x124>)
 8001c66:	701d      	strb	r5, [r3, #0]
			USART_ITConfig(USART3, USART_IT_TC, DISABLE);
		}
	}

}
 8001c68:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			//gbTxD1BufferReadPointer&= 0x3FF;
		}
		else {
			//LED_SetState(LED_RX, OFF);
			gbTxD1Transmitting = 0;
			USART_ITConfig(USART3, USART_IT_TC, DISABLE);
 8001c6c:	f002 bc5f 	b.w	800452e <USART_ITConfig>
 8001c70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001c72:	bf00      	nop
 8001c74:	40004800 	andmi	r4, r0, r0, lsl #16
 8001c78:	2000067d 	andcs	r0, r0, sp, ror r6
 8001c7c:	20000310 	andcs	r0, r0, r0, lsl r3
 8001c80:	20000987 	andcs	r0, r0, r7, lsl #19
 8001c84:	20000280 	andcs	r0, r0, r0, lsl #5
 8001c88:	20000988 	andcs	r0, r0, r8, lsl #19
 8001c8c:	2000067e 	andcs	r0, r0, lr, ror r6
 8001c90:	20000312 	andcs	r0, r0, r2, lsl r3
 8001c94:	20000bba 			; <UNDEFINED> instruction: 0x20000bba
 8001c98:	40011000 	andmi	r1, r1, r0
 8001c9c:	40010c00 	andmi	r0, r1, r0, lsl #24
 8001ca0:	20000311 	andcs	r0, r0, r1, lsl r3
 8001ca4:	40013800 	andmi	r3, r1, r0, lsl #16
 8001ca8:	20000985 	andcs	r0, r0, r5, lsl #19
 8001cac:	20000572 	andcs	r0, r0, r2, ror r5
 8001cb0:	20000573 	andcs	r0, r0, r3, ror r5
 8001cb4:	20000673 	andcs	r0, r0, r3, ror r6

08001cb8 <__ISR_USART_DXL>:

}


void __ISR_USART_DXL(void)
{
 8001cb8:	b570      	push	{r4, r5, r6, lr}
	u16 ReceivedData;



	//GPIO_ResetBits(GPIOB, GPIO_Pin_13);
	if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET)
 8001cba:	4831      	ldr	r0, [pc, #196]	; (8001d80 <__ISR_USART_DXL+0xc8>)
 8001cbc:	f240 5125 	movw	r1, #1317	; 0x525
 8001cc0:	f002 fcf5 	bl	80046ae <USART_GetITStatus>
 8001cc4:	4604      	mov	r4, r0
	{
		// Read one byte from the receive data register
		ReceivedData = USART_ReceiveData(USART1);
 8001cc6:	482e      	ldr	r0, [pc, #184]	; (8001d80 <__ISR_USART_DXL+0xc8>)
	u16 ReceivedData;



	//GPIO_ResetBits(GPIOB, GPIO_Pin_13);
	if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET)
 8001cc8:	2c00      	cmp	r4, #0
 8001cca:	d02f      	beq.n	8001d2c <__ISR_USART_DXL+0x74>
	{
		// Read one byte from the receive data register
		ReceivedData = USART_ReceiveData(USART1);
 8001ccc:	f002 fc8e 	bl	80045ec <USART_ReceiveData>

		//USART_SendData(USART1,(u8)ReceivedData);



		gbpTxD1Buffer[gbTxD1BufferWritePointer] = gbpRxD0Buffer[gbRxD0BufferWritePointer] = ReceivedData;
 8001cd0:	4a2c      	ldr	r2, [pc, #176]	; (8001d84 <__ISR_USART_DXL+0xcc>)
 8001cd2:	492d      	ldr	r1, [pc, #180]	; (8001d88 <__ISR_USART_DXL+0xd0>)
 8001cd4:	7813      	ldrb	r3, [r2, #0]
 8001cd6:	780c      	ldrb	r4, [r1, #0]
 8001cd8:	4d2c      	ldr	r5, [pc, #176]	; (8001d8c <__ISR_USART_DXL+0xd4>)
 8001cda:	4e2d      	ldr	r6, [pc, #180]	; (8001d90 <__ISR_USART_DXL+0xd8>)
 8001cdc:	b2db      	uxtb	r3, r3
 8001cde:	b2c0      	uxtb	r0, r0
 8001ce0:	b2e4      	uxtb	r4, r4
 8001ce2:	5528      	strb	r0, [r5, r4]
 8001ce4:	54f0      	strb	r0, [r6, r3]
		gbRxD0BufferWritePointer++;
 8001ce6:	780b      	ldrb	r3, [r1, #0]
 8001ce8:	3301      	adds	r3, #1
 8001cea:	b2db      	uxtb	r3, r3
 8001cec:	700b      	strb	r3, [r1, #0]
		gbTxD1BufferWritePointer++;
 8001cee:	7813      	ldrb	r3, [r2, #0]
 8001cf0:	3301      	adds	r3, #1
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	7013      	strb	r3, [r2, #0]

		//if( DxlPwr == Bit_SET )
		//{
		//}

		if (gbTxD1Transmitting==0) {
 8001cf6:	4b27      	ldr	r3, [pc, #156]	; (8001d94 <__ISR_USART_DXL+0xdc>)
 8001cf8:	781a      	ldrb	r2, [r3, #0]
 8001cfa:	2a00      	cmp	r2, #0
 8001cfc:	d13e      	bne.n	8001d7c <__ISR_USART_DXL+0xc4>
			gbTxD1Transmitting = 1;
 8001cfe:	2201      	movs	r2, #1
 8001d00:	701a      	strb	r2, [r3, #0]
			if( gbDxlPwr == Bit_SET )
 8001d02:	4b25      	ldr	r3, [pc, #148]	; (8001d98 <__ISR_USART_DXL+0xe0>)
 8001d04:	4c25      	ldr	r4, [pc, #148]	; (8001d9c <__ISR_USART_DXL+0xe4>)
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	4d25      	ldr	r5, [pc, #148]	; (8001da0 <__ISR_USART_DXL+0xe8>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d105      	bne.n	8001d1a <__ISR_USART_DXL+0x62>
			{
				USART_SendData(g_usartPC, gbpTxD1Buffer[gbTxD1BufferReadPointer]);
 8001d0e:	7823      	ldrb	r3, [r4, #0]
 8001d10:	6828      	ldr	r0, [r5, #0]
 8001d12:	b2db      	uxtb	r3, r3
 8001d14:	5cf1      	ldrb	r1, [r6, r3]
 8001d16:	f002 fc65 	bl	80045e4 <USART_SendData>
				//LED_SetState(LED_RX, ON);//Rob disabled 12/23/2011
			}
			gbTxD1BufferReadPointer++;
 8001d1a:	7823      	ldrb	r3, [r4, #0]
			//gbTxD1BufferReadPointer &= 0x3FF;

			USART_ITConfig(g_usartPC, USART_IT_TC, ENABLE);
 8001d1c:	6828      	ldr	r0, [r5, #0]
			if( gbDxlPwr == Bit_SET )
			{
				USART_SendData(g_usartPC, gbpTxD1Buffer[gbTxD1BufferReadPointer]);
				//LED_SetState(LED_RX, ON);//Rob disabled 12/23/2011
			}
			gbTxD1BufferReadPointer++;
 8001d1e:	3301      	adds	r3, #1
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	7023      	strb	r3, [r4, #0]
			//gbTxD1BufferReadPointer &= 0x3FF;

			USART_ITConfig(g_usartPC, USART_IT_TC, ENABLE);
 8001d24:	f240 6126 	movw	r1, #1574	; 0x626
 8001d28:	2201      	movs	r2, #1
 8001d2a:	e023      	b.n	8001d74 <__ISR_USART_DXL+0xbc>
	}




	else if(USART_GetITStatus(USART1, USART_IT_TC) != RESET)
 8001d2c:	f240 6126 	movw	r1, #1574	; 0x626
 8001d30:	f002 fcbd 	bl	80046ae <USART_GetITStatus>
 8001d34:	b310      	cbz	r0, 8001d7c <__ISR_USART_DXL+0xc4>
	{
		if (gbTxD0BufferReadPointer!=gbTxD0BufferWritePointer) {
 8001d36:	4a1b      	ldr	r2, [pc, #108]	; (8001da4 <__ISR_USART_DXL+0xec>)
 8001d38:	4b1b      	ldr	r3, [pc, #108]	; (8001da8 <__ISR_USART_DXL+0xf0>)
 8001d3a:	7811      	ldrb	r1, [r2, #0]
 8001d3c:	781b      	ldrb	r3, [r3, #0]
 8001d3e:	4299      	cmp	r1, r3
 8001d40:	d00b      	beq.n	8001d5a <__ISR_USART_DXL+0xa2>
			USART_SendData(USART1, gbpTxD0Buffer[gbTxD0BufferReadPointer++]);
 8001d42:	7813      	ldrb	r3, [r2, #0]
 8001d44:	480e      	ldr	r0, [pc, #56]	; (8001d80 <__ISR_USART_DXL+0xc8>)
 8001d46:	b2db      	uxtb	r3, r3
 8001d48:	1c59      	adds	r1, r3, #1
 8001d4a:	b2c9      	uxtb	r1, r1
 8001d4c:	7011      	strb	r1, [r2, #0]
 8001d4e:	4a17      	ldr	r2, [pc, #92]	; (8001dac <__ISR_USART_DXL+0xf4>)
			//gbTxD0Transmitting = 0;
			USART_ITConfig(USART1, USART_IT_TC, DISABLE);
		}
	}

}
 8001d50:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}


	else if(USART_GetITStatus(USART1, USART_IT_TC) != RESET)
	{
		if (gbTxD0BufferReadPointer!=gbTxD0BufferWritePointer) {
			USART_SendData(USART1, gbpTxD0Buffer[gbTxD0BufferReadPointer++]);
 8001d54:	5cd1      	ldrb	r1, [r2, r3]
 8001d56:	f002 bc45 	b.w	80045e4 <USART_SendData>
			//TxDHex8(data);
			//TxDString(USART_ZIGBEE,"\r\n");
		//    TXD0_FINISH = 1;
		}
		else {
			GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 8001d5a:	4815      	ldr	r0, [pc, #84]	; (8001db0 <__ISR_USART_DXL+0xf8>)
 8001d5c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001d60:	f001 f873 	bl	8002e4a <GPIO_ResetBits>
			GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 8001d64:	4813      	ldr	r0, [pc, #76]	; (8001db4 <__ISR_USART_DXL+0xfc>)
 8001d66:	2120      	movs	r1, #32
 8001d68:	f001 f86d 	bl	8002e46 <GPIO_SetBits>
			//LED_SetState(LED_TX, OFF);
			//gbTxD0Transmitting = 0;
			USART_ITConfig(USART1, USART_IT_TC, DISABLE);
 8001d6c:	f240 6126 	movw	r1, #1574	; 0x626
 8001d70:	4622      	mov	r2, r4
 8001d72:	4803      	ldr	r0, [pc, #12]	; (8001d80 <__ISR_USART_DXL+0xc8>)
		}
	}

}
 8001d74:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		else {
			GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
			GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
			//LED_SetState(LED_TX, OFF);
			//gbTxD0Transmitting = 0;
			USART_ITConfig(USART1, USART_IT_TC, DISABLE);
 8001d78:	f002 bbd9 	b.w	800452e <USART_ITConfig>
 8001d7c:	bd70      	pop	{r4, r5, r6, pc}
 8001d7e:	bf00      	nop
 8001d80:	40013800 	andmi	r3, r1, r0, lsl #16
 8001d84:	20000572 	andcs	r0, r0, r2, ror r5
 8001d88:	2000077f 	andcs	r0, r0, pc, ror r7
 8001d8c:	20000780 	andcs	r0, r0, r0, lsl #15
 8001d90:	20000573 	andcs	r0, r0, r3, ror r5
 8001d94:	20000673 	andcs	r0, r0, r3, ror r6
 8001d98:	20000674 	andcs	r0, r0, r4, ror r6
 8001d9c:	20000985 	andcs	r0, r0, r5, lsl #19
 8001da0:	20000280 	andcs	r0, r0, r0, lsl #5
 8001da4:	20000311 	andcs	r0, r0, r1, lsl r3
 8001da8:	20000310 	andcs	r0, r0, r0, lsl r3
 8001dac:	20000312 	andcs	r0, r0, r2, lsl r3
 8001db0:	40011000 	andmi	r1, r1, r0
 8001db4:	40010c00 	andmi	r0, r1, r0, lsl #24

08001db8 <enableDXLForwarding>:

}

void enableDXLForwarding(void)
{
	gbDXLForwarding = 1;
 8001db8:	4b02      	ldr	r3, [pc, #8]	; (8001dc4 <enableDXLForwarding+0xc>)
 8001dba:	2201      	movs	r2, #1
 8001dbc:	f883 2804 	strb.w	r2, [r3, #2052]	; 0x804
 8001dc0:	4770      	bx	lr
 8001dc2:	bf00      	nop
 8001dc4:	20000bba 			; <UNDEFINED> instruction: 0x20000bba

08001dc8 <setBuzzerPlayLength>:



void setBuzzerPlayLength(u8 length)
{
	gbBuzzerPlayLength = length;
 8001dc8:	4b01      	ldr	r3, [pc, #4]	; (8001dd0 <setBuzzerPlayLength+0x8>)
 8001dca:	7018      	strb	r0, [r3, #0]
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	200013c0 	andcs	r1, r0, r0, asr #7

08001dd4 <getBuzzerPlayLength>:
}

u8 getBuzzerPlayLength(void)
{
	return gbBuzzerPlayLength;
}
 8001dd4:	4b01      	ldr	r3, [pc, #4]	; (8001ddc <getBuzzerPlayLength+0x8>)
 8001dd6:	7818      	ldrb	r0, [r3, #0]
 8001dd8:	4770      	bx	lr
 8001dda:	bf00      	nop
 8001ddc:	200013c0 	andcs	r1, r0, r0, asr #7

08001de0 <setBuzzerData>:

void setBuzzerData(u8 data)
{
	gbBuzzerData = data;
 8001de0:	4b01      	ldr	r3, [pc, #4]	; (8001de8 <setBuzzerData+0x8>)
 8001de2:	7058      	strb	r0, [r3, #1]
 8001de4:	4770      	bx	lr
 8001de6:	bf00      	nop
 8001de8:	200013c0 	andcs	r1, r0, r0, asr #7

08001dec <getBuzzerData>:
}

u8 getBuzzerData(void)
{
	return gbBuzzerData;
}
 8001dec:	4b01      	ldr	r3, [pc, #4]	; (8001df4 <getBuzzerData+0x8>)
 8001dee:	7858      	ldrb	r0, [r3, #1]
 8001df0:	4770      	bx	lr
 8001df2:	bf00      	nop
 8001df4:	200013c0 	andcs	r1, r0, r0, asr #7

08001df8 <getBuzzerState>:

u8 getBuzzerState(void)
{
	return (Music_Play || Doremi_Play);
 8001df8:	4b04      	ldr	r3, [pc, #16]	; (8001e0c <getBuzzerState+0x14>)
 8001dfa:	885a      	ldrh	r2, [r3, #2]
 8001dfc:	b922      	cbnz	r2, 8001e08 <getBuzzerState+0x10>
 8001dfe:	8898      	ldrh	r0, [r3, #4]
 8001e00:	3000      	adds	r0, #0
 8001e02:	bf18      	it	ne
 8001e04:	2001      	movne	r0, #1
 8001e06:	4770      	bx	lr
 8001e08:	2001      	movs	r0, #1
}
 8001e0a:	4770      	bx	lr
 8001e0c:	200013c0 	andcs	r1, r0, r0, asr #7

08001e10 <PlayDoremi>:
	}

}

void PlayDoremi(u16 index, u16 playTime)	// playTime unit : 0.1s
{
 8001e10:	2833      	cmp	r0, #51	; 0x33
 8001e12:	bf28      	it	cs
 8001e14:	2033      	movcs	r0, #51	; 0x33
	if (index > 51)
		index = 51;

	if (playTime > 50)
 8001e16:	2932      	cmp	r1, #50	; 0x32
 8001e18:	d803      	bhi.n	8001e22 <PlayDoremi+0x12>
		playTime = 50;
	else if (playTime == 0)
 8001e1a:	2900      	cmp	r1, #0
		playTime = 3;
 8001e1c:	bf08      	it	eq
 8001e1e:	2103      	moveq	r1, #3
 8001e20:	e000      	b.n	8001e24 <PlayDoremi+0x14>
{
	if (index > 51)
		index = 51;

	if (playTime > 50)
		playTime = 50;
 8001e22:	2132      	movs	r1, #50	; 0x32
	else if (playTime == 0)
		playTime = 3;

	Doremi_Index = index;
 8001e24:	4b04      	ldr	r3, [pc, #16]	; (8001e38 <PlayDoremi+0x28>)
	Doremi_TimCount = playTime * 25;
 8001e26:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8001e2a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
	Doremi_Play = 1;
 8001e2e:	2201      	movs	r2, #1
	if (playTime > 50)
		playTime = 50;
	else if (playTime == 0)
		playTime = 3;

	Doremi_Index = index;
 8001e30:	80d8      	strh	r0, [r3, #6]
	Doremi_TimCount = playTime * 25;
 8001e32:	8119      	strh	r1, [r3, #8]
	Doremi_Play = 1;
 8001e34:	809a      	strh	r2, [r3, #4]
 8001e36:	4770      	bx	lr
 8001e38:	200013c0 	andcs	r1, r0, r0, asr #7

08001e3c <PlayMusic>:

}

void PlayMusic(u8 musicIndex)
{
	if (Music_Play)
 8001e3c:	4b04      	ldr	r3, [pc, #16]	; (8001e50 <PlayMusic+0x14>)
 8001e3e:	885a      	ldrh	r2, [r3, #2]
 8001e40:	b92a      	cbnz	r2, 8001e4e <PlayMusic+0x12>
		return;

	if (musicIndex < MUSIC_N)
 8001e42:	2819      	cmp	r0, #25
	{
		Music_MusicIndex = musicIndex;
		Music_ReadIndex = 0;
 8001e44:	bf9f      	itttt	ls
 8001e46:	819a      	strhls	r2, [r3, #12]
		Music_Play = 1;
 8001e48:	2201      	movls	r2, #1
	if (Music_Play)
		return;

	if (musicIndex < MUSIC_N)
	{
		Music_MusicIndex = musicIndex;
 8001e4a:	8158      	strhls	r0, [r3, #10]
		Music_ReadIndex = 0;
		Music_Play = 1;
 8001e4c:	805a      	strhls	r2, [r3, #2]
 8001e4e:	4770      	bx	lr
 8001e50:	200013c0 	andcs	r1, r0, r0, asr #7

08001e54 <PlayBuzzer>:
	return (Music_Play || Doremi_Play);
}

void PlayBuzzer(void)
{
	if( gbBuzzerPlayLength == 0xFF )
 8001e54:	4b04      	ldr	r3, [pc, #16]	; (8001e68 <PlayBuzzer+0x14>)
 8001e56:	7819      	ldrb	r1, [r3, #0]
 8001e58:	7858      	ldrb	r0, [r3, #1]
 8001e5a:	29ff      	cmp	r1, #255	; 0xff
 8001e5c:	d101      	bne.n	8001e62 <PlayBuzzer+0xe>
	{
		PlayMusic(gbBuzzerData);
 8001e5e:	f7ff bfed 	b.w	8001e3c <PlayMusic>
	}
	else
	{
		PlayDoremi(gbBuzzerData,gbBuzzerPlayLength);
 8001e62:	f7ff bfd5 	b.w	8001e10 <PlayDoremi>
 8001e66:	bf00      	nop
 8001e68:	200013c0 	andcs	r1, r0, r0, asr #7

08001e6c <SetBuzzer>:
		Music_Play = 1;
	}
}

void SetBuzzer(u16 periodUs)
{
 8001e6c:	b538      	push	{r3, r4, r5, lr}
 8001e6e:	4604      	mov	r4, r0
	//periodUs /= 2;
	TIM_SetAutoreload(TIM4, periodUs);
 8001e70:	4d05      	ldr	r5, [pc, #20]	; (8001e88 <SetBuzzer+0x1c>)
 8001e72:	4621      	mov	r1, r4
 8001e74:	4628      	mov	r0, r5
 8001e76:	f002 f99e 	bl	80041b6 <TIM_SetAutoreload>
	TIM_SetCompare4(TIM4, periodUs / 2);
 8001e7a:	4628      	mov	r0, r5
 8001e7c:	0861      	lsrs	r1, r4, #1

}
 8001e7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

void SetBuzzer(u16 periodUs)
{
	//periodUs /= 2;
	TIM_SetAutoreload(TIM4, periodUs);
	TIM_SetCompare4(TIM4, periodUs / 2);
 8001e82:	f002 b9a0 	b.w	80041c6 <TIM_SetCompare4>
 8001e86:	bf00      	nop
 8001e88:	40000800 	andmi	r0, r0, r0, lsl #16

08001e8c <setBuzzerOff>:
	}
}

void setBuzzerOff(void)
{
	Music_Play = Doremi_Play = 0;
 8001e8c:	4b02      	ldr	r3, [pc, #8]	; (8001e98 <setBuzzerOff+0xc>)
 8001e8e:	2000      	movs	r0, #0
 8001e90:	8098      	strh	r0, [r3, #4]
 8001e92:	8058      	strh	r0, [r3, #2]
	SetBuzzer(0);
 8001e94:	f7ff bfea 	b.w	8001e6c <SetBuzzer>
 8001e98:	200013c0 	andcs	r1, r0, r0, asr #7

08001e9c <__ISR_Buzzer_Manage>:
}

void __ISR_Buzzer_Manage(void)
{
 8001e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (Music_Play || Doremi_Play)
 8001e9e:	4b3d      	ldr	r3, [pc, #244]	; (8001f94 <__ISR_Buzzer_Manage+0xf8>)
	else
	{
		// 마이크 인터럽트 enable.
	}

	if (Doremi_Play)
 8001ea0:	8898      	ldrh	r0, [r3, #4]
	SetBuzzer(0);
}

void __ISR_Buzzer_Manage(void)
{
	if (Music_Play || Doremi_Play)
 8001ea2:	8859      	ldrh	r1, [r3, #2]
 8001ea4:	461a      	mov	r2, r3
	else
	{
		// 마이크 인터럽트 enable.
	}

	if (Doremi_Play)
 8001ea6:	b150      	cbz	r0, 8001ebe <__ISR_Buzzer_Manage+0x22>
	{
		if (!Doremi_TimCount)
 8001ea8:	8918      	ldrh	r0, [r3, #8]
 8001eaa:	b908      	cbnz	r0, 8001eb0 <__ISR_Buzzer_Manage+0x14>
		{
			Doremi_Play = 0;
 8001eac:	8098      	strh	r0, [r3, #4]
 8001eae:	e06b      	b.n	8001f88 <__ISR_Buzzer_Manage+0xec>
			SetBuzzer(0);
			return;
		}

		Doremi_TimCount--;
 8001eb0:	3801      	subs	r0, #1
 8001eb2:	8118      	strh	r0, [r3, #8]

		SetBuzzer(DoremiTable[Doremi_Index]);
 8001eb4:	88da      	ldrh	r2, [r3, #6]
 8001eb6:	4b38      	ldr	r3, [pc, #224]	; (8001f98 <__ISR_Buzzer_Manage+0xfc>)
 8001eb8:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8001ebc:	e064      	b.n	8001f88 <__ISR_Buzzer_Manage+0xec>

		return;
	}

	// 정지 상태라면 종료.
	if (Music_Play == 0)
 8001ebe:	2900      	cmp	r1, #0
 8001ec0:	d066      	beq.n	8001f90 <__ISR_Buzzer_Manage+0xf4>
		return;

	// 템포 카운트가 0이 되면,
	if (!Music_TempoCnt)
 8001ec2:	89d9      	ldrh	r1, [r3, #14]
 8001ec4:	2900      	cmp	r1, #0
 8001ec6:	d155      	bne.n	8001f74 <__ISR_Buzzer_Manage+0xd8>
	{
		// 인덱스가 0이면 템포를 저장하고 인덱스를 +1.
		if (Music_ReadIndex == 0)
 8001ec8:	899b      	ldrh	r3, [r3, #12]
 8001eca:	4f34      	ldr	r7, [pc, #208]	; (8001f9c <__ISR_Buzzer_Manage+0x100>)
 8001ecc:	b93b      	cbnz	r3, 8001ede <__ISR_Buzzer_Manage+0x42>
			Music_TempoContainer = (*(MusicTable + Music_MusicIndex))[Music_ReadIndex++];
 8001ece:	8953      	ldrh	r3, [r2, #10]
 8001ed0:	2101      	movs	r1, #1
 8001ed2:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8001ed6:	8191      	strh	r1, [r2, #12]
 8001ed8:	881b      	ldrh	r3, [r3, #0]
 8001eda:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68

		Music_CurrentPacket = (*(MusicTable + Music_MusicIndex))[Music_ReadIndex];
 8001ede:	8953      	ldrh	r3, [r2, #10]
 8001ee0:	8991      	ldrh	r1, [r2, #12]
 8001ee2:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8001ee6:	4c2b      	ldr	r4, [pc, #172]	; (8001f94 <__ISR_Buzzer_Manage+0xf8>)
 8001ee8:	f833 0011 	ldrh.w	r0, [r3, r1, lsl #1]
 8001eec:	f8df e0ac 	ldr.w	lr, [pc, #172]	; 8001f9c <__ISR_Buzzer_Manage+0x100>
		Music_CurrentLen = (Music_CurrentPacket >> 7) & 0x000F;
 8001ef0:	f3c0 16c3 	ubfx	r6, r0, #7, #4
		Music_CurrentSound = Music_CurrentPacket & 0x001F;
 8001ef4:	f000 031f 	and.w	r3, r0, #31
	{
		// 인덱스가 0이면 템포를 저장하고 인덱스를 +1.
		if (Music_ReadIndex == 0)
			Music_TempoContainer = (*(MusicTable + Music_MusicIndex))[Music_ReadIndex++];

		Music_CurrentPacket = (*(MusicTable + Music_MusicIndex))[Music_ReadIndex];
 8001ef8:	8210      	strh	r0, [r2, #16]
		Music_CurrentLen = (Music_CurrentPacket >> 7) & 0x000F;
 8001efa:	8256      	strh	r6, [r2, #18]
		Music_CurrentSound = Music_CurrentPacket & 0x001F;
 8001efc:	8293      	strh	r3, [r2, #20]

		// 악보의 'Null'이 발견되면 종료.
		if (Music_CurrentPacket == S_NULL)
 8001efe:	b910      	cbnz	r0, 8001f06 <__ISR_Buzzer_Manage+0x6a>
		{
			Music_ReadIndex = 0;
 8001f00:	81a0      	strh	r0, [r4, #12]
			Music_Play = 0;
 8001f02:	8060      	strh	r0, [r4, #2]
 8001f04:	e040      	b.n	8001f88 <__ISR_Buzzer_Manage+0xec>
			SetBuzzer(0);
			return;
		}

		// 현재 음계가 'WAVE'로 되어 있으면 WaveFlag를 Set, Step을 저장, 템포 Set.
		if (Music_CurrentPacket & S_WAVE)
 8001f06:	f000 0520 	and.w	r5, r0, #32
 8001f0a:	b2ad      	uxth	r5, r5
 8001f0c:	b165      	cbz	r5, 8001f28 <__ISR_Buzzer_Manage+0x8c>
		{
			Music_WaveFlag = 1;
			if (Music_CurrentPacket & S_WAVE_SIGN)
 8001f0e:	0640      	lsls	r0, r0, #25
				Music_WaveStep = 0 - (s16)Music_CurrentSound;
 8001f10:	bf48      	it	mi
 8001f12:	425b      	negmi	r3, r3
			else
				Music_WaveStep = (s16)Music_CurrentSound;
 8001f14:	8323      	strh	r3, [r4, #24]

			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8001f16:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
		}

		// 현재 음계가 'WAVE'로 되어 있으면 WaveFlag를 Set, Step을 저장, 템포 Set.
		if (Music_CurrentPacket & S_WAVE)
		{
			Music_WaveFlag = 1;
 8001f1a:	2501      	movs	r5, #1
			if (Music_CurrentPacket & S_WAVE_SIGN)
				Music_WaveStep = 0 - (s16)Music_CurrentSound;
			else
				Music_WaveStep = (s16)Music_CurrentSound;

			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8001f1c:	435e      	muls	r6, r3
			Music_ReadIndex++;
 8001f1e:	3101      	adds	r1, #1
		}

		// 현재 음계가 'WAVE'로 되어 있으면 WaveFlag를 Set, Step을 저장, 템포 Set.
		if (Music_CurrentPacket & S_WAVE)
		{
			Music_WaveFlag = 1;
 8001f20:	82e5      	strh	r5, [r4, #22]
			if (Music_CurrentPacket & S_WAVE_SIGN)
				Music_WaveStep = 0 - (s16)Music_CurrentSound;
			else
				Music_WaveStep = (s16)Music_CurrentSound;

			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8001f22:	81d6      	strh	r6, [r2, #14]
			Music_ReadIndex++;
 8001f24:	8191      	strh	r1, [r2, #12]
			return;
 8001f26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		}
		else
			Music_WaveFlag = 0;

		// 현재 음계가 'CONTINUE'로 되어 있으면, 음계를 유지하고 템포만 Set.
		if (Music_CurrentSound == S_CONTINUE)
 8001f28:	2b1e      	cmp	r3, #30
			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
			Music_ReadIndex++;
			return;
		}
		else
			Music_WaveFlag = 0;
 8001f2a:	82e5      	strh	r5, [r4, #22]

		// 현재 음계가 'CONTINUE'로 되어 있으면, 음계를 유지하고 템포만 Set.
		if (Music_CurrentSound == S_CONTINUE)
 8001f2c:	d106      	bne.n	8001f3c <__ISR_Buzzer_Manage+0xa0>
		{
			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8001f2e:	f8be 3068 	ldrh.w	r3, [lr, #104]	; 0x68
			Music_ReadIndex++;
 8001f32:	3101      	adds	r1, #1
			Music_WaveFlag = 0;

		// 현재 음계가 'CONTINUE'로 되어 있으면, 음계를 유지하고 템포만 Set.
		if (Music_CurrentSound == S_CONTINUE)
		{
			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8001f34:	435e      	muls	r6, r3
			Music_ReadIndex++;
 8001f36:	81a1      	strh	r1, [r4, #12]
			Music_WaveFlag = 0;

		// 현재 음계가 'CONTINUE'로 되어 있으면, 음계를 유지하고 템포만 Set.
		if (Music_CurrentSound == S_CONTINUE)
		{
			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8001f38:	81e6      	strh	r6, [r4, #14]
			Music_ReadIndex++;
			return;
 8001f3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		}

		if (Music_StartDelayFlag == 1)
 8001f3c:	8b62      	ldrh	r2, [r4, #26]
 8001f3e:	2a01      	cmp	r2, #1
 8001f40:	d115      	bne.n	8001f6e <__ISR_Buzzer_Manage+0xd2>
		{
			Music_StartDelayFlag = 0;
			// 현재 음 길이에 템포를 곱하여 세팅.
			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8001f42:	f8be 2068 	ldrh.w	r2, [lr, #104]	; 0x68
			return;
		}

		if (Music_StartDelayFlag == 1)
		{
			Music_StartDelayFlag = 0;
 8001f46:	8365      	strh	r5, [r4, #26]
			// 현재 음 길이에 템포를 곱하여 세팅.
			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8001f48:	4356      	muls	r6, r2
			// 현재 음계를 넣는다.
			SetBuzzer(SoundTable[Music_CurrentSound]);
 8001f4a:	4d13      	ldr	r5, [pc, #76]	; (8001f98 <__ISR_Buzzer_Manage+0xfc>)

		if (Music_StartDelayFlag == 1)
		{
			Music_StartDelayFlag = 0;
			// 현재 음 길이에 템포를 곱하여 세팅.
			Music_TempoCnt = Music_CurrentLen * Music_TempoContainer;
 8001f4c:	81e6      	strh	r6, [r4, #14]
			// 현재 음계를 넣는다.
			SetBuzzer(SoundTable[Music_CurrentSound]);
 8001f4e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8001f52:	f8b3 0068 	ldrh.w	r0, [r3, #104]	; 0x68
 8001f56:	f7ff ff89 	bl	8001e6c <SetBuzzer>
			Music_WaveBuffer = SoundTable[Music_CurrentSound];
 8001f5a:	8aa3      	ldrh	r3, [r4, #20]
 8001f5c:	eb05 0543 	add.w	r5, r5, r3, lsl #1
 8001f60:	f8b5 3068 	ldrh.w	r3, [r5, #104]	; 0x68
 8001f64:	83a3      	strh	r3, [r4, #28]
			Music_ReadIndex++;
 8001f66:	89a3      	ldrh	r3, [r4, #12]
 8001f68:	3301      	adds	r3, #1
 8001f6a:	81a3      	strh	r3, [r4, #12]
 8001f6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		}
		else
			Music_StartDelayFlag = 1;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	8363      	strh	r3, [r4, #26]
 8001f72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	else
	{
		Music_TempoCnt--;

		if (Music_WaveFlag == 1)
 8001f74:	8ada      	ldrh	r2, [r3, #22]
			Music_StartDelayFlag = 1;

	}
	else
	{
		Music_TempoCnt--;
 8001f76:	3901      	subs	r1, #1

		if (Music_WaveFlag == 1)
 8001f78:	2a01      	cmp	r2, #1
			Music_StartDelayFlag = 1;

	}
	else
	{
		Music_TempoCnt--;
 8001f7a:	81d9      	strh	r1, [r3, #14]

		if (Music_WaveFlag == 1)
 8001f7c:	d108      	bne.n	8001f90 <__ISR_Buzzer_Manage+0xf4>
		{
			Music_WaveBuffer = (u16)((s16)Music_WaveBuffer + Music_WaveStep);
 8001f7e:	8b9a      	ldrh	r2, [r3, #28]
 8001f80:	8b18      	ldrh	r0, [r3, #24]
 8001f82:	4410      	add	r0, r2
 8001f84:	b280      	uxth	r0, r0
 8001f86:	8398      	strh	r0, [r3, #28]
			SetBuzzer(Music_WaveBuffer);
		}
	}

}
 8001f88:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Music_TempoCnt--;

		if (Music_WaveFlag == 1)
		{
			Music_WaveBuffer = (u16)((s16)Music_WaveBuffer + Music_WaveStep);
			SetBuzzer(Music_WaveBuffer);
 8001f8c:	f7ff bf6e 	b.w	8001e6c <SetBuzzer>
 8001f90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f92:	bf00      	nop
 8001f94:	200013c0 	andcs	r1, r0, r0, asr #7
 8001f98:	0800483c 	stmdaeq	r0, {r2, r3, r4, r5, fp, lr}
 8001f9c:	20000284 	andcs	r0, r0, r4, lsl #5

08001fa0 <Push_SPI_Data>:
/* Private functions ---------------------------------------------------------*/


void Push_SPI_Data(u16 dat)
{
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
 8001fa0:	4a04      	ldr	r2, [pc, #16]	; (8001fb4 <Push_SPI_Data+0x14>)
 8001fa2:	b2c0      	uxtb	r0, r0
 8001fa4:	7813      	ldrb	r3, [r2, #0]
 8001fa6:	b2db      	uxtb	r3, r3
 8001fa8:	1c59      	adds	r1, r3, #1
 8001faa:	b2c9      	uxtb	r1, r1
 8001fac:	4413      	add	r3, r2
 8001fae:	7011      	strb	r1, [r2, #0]
 8001fb0:	7058      	strb	r0, [r3, #1]
 8001fb2:	4770      	bx	lr
 8001fb4:	200013de 	ldrdcs	r1, [r0], -lr

08001fb8 <Clear_SPI_Data>:
}

void Clear_SPI_Data(void)
{
	SPI_RxBufferPointer = 0;
 8001fb8:	4b01      	ldr	r3, [pc, #4]	; (8001fc0 <Clear_SPI_Data+0x8>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	701a      	strb	r2, [r3, #0]
 8001fbe:	4770      	bx	lr
 8001fc0:	200013de 	ldrdcs	r1, [r0], -lr

08001fc4 <CovertData>:
}

void CovertData(void)
{
 8001fc4:	b5f0      	push	{r4, r5, r6, r7, lr}
	s32 temp;

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
 8001fc6:	4b45      	ldr	r3, [pc, #276]	; (80020dc <CovertData+0x118>)
 8001fc8:	78de      	ldrb	r6, [r3, #3]
 8001fca:	789a      	ldrb	r2, [r3, #2]
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
 8001fcc:	7999      	ldrb	r1, [r3, #6]

void CovertData(void)
{
	s32 temp;

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
 8001fce:	eb02 2606 	add.w	r6, r2, r6, lsl #8
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
 8001fd2:	795a      	ldrb	r2, [r3, #5]
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);
 8001fd4:	7a58      	ldrb	r0, [r3, #9]
void CovertData(void)
{
	s32 temp;

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
 8001fd6:	eb02 2101 	add.w	r1, r2, r1, lsl #8
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);
 8001fda:	7a1a      	ldrb	r2, [r3, #8]

	ACC_X_raw = (s16)((SPI_RxBuffer[11] << 8) + SPI_RxBuffer[10]);
 8001fdc:	7b1c      	ldrb	r4, [r3, #12]
{
	s32 temp;

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);
 8001fde:	eb02 2200 	add.w	r2, r2, r0, lsl #8

	ACC_X_raw = (s16)((SPI_RxBuffer[11] << 8) + SPI_RxBuffer[10]);
 8001fe2:	7ad8      	ldrb	r0, [r3, #11]
	ACC_Y_raw = (s16)((SPI_RxBuffer[14] << 8) + SPI_RxBuffer[13]);
 8001fe4:	7bdd      	ldrb	r5, [r3, #15]

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);

	ACC_X_raw = (s16)((SPI_RxBuffer[11] << 8) + SPI_RxBuffer[10]);
 8001fe6:	eb00 2404 	add.w	r4, r0, r4, lsl #8
	ACC_Y_raw = (s16)((SPI_RxBuffer[14] << 8) + SPI_RxBuffer[13]);
 8001fea:	7b98      	ldrb	r0, [r3, #14]
	ACC_Z_raw = (s16)((SPI_RxBuffer[17] << 8) + SPI_RxBuffer[16]);
 8001fec:	7c9f      	ldrb	r7, [r3, #18]
	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);

	ACC_X_raw = (s16)((SPI_RxBuffer[11] << 8) + SPI_RxBuffer[10]);
	ACC_Y_raw = (s16)((SPI_RxBuffer[14] << 8) + SPI_RxBuffer[13]);
 8001fee:	eb00 2005 	add.w	r0, r0, r5, lsl #8
	ACC_Z_raw = (s16)((SPI_RxBuffer[17] << 8) + SPI_RxBuffer[16]);
 8001ff2:	7c5d      	ldrb	r5, [r3, #17]

void CovertData(void)
{
	s32 temp;

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
 8001ff4:	b2b6      	uxth	r6, r6
 8001ff6:	829e      	strh	r6, [r3, #20]
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);

	ACC_X_raw = (s16)((SPI_RxBuffer[11] << 8) + SPI_RxBuffer[10]);
	ACC_Y_raw = (s16)((SPI_RxBuffer[14] << 8) + SPI_RxBuffer[13]);
	ACC_Z_raw = (s16)((SPI_RxBuffer[17] << 8) + SPI_RxBuffer[16]);
 8001ff8:	eb05 2507 	add.w	r5, r5, r7, lsl #8
// 400dps /1023 0.39
	// 500dps /65535 0.007


	// convert data s16 -> u10
	temp = (Gyro_X_raw /64);
 8001ffc:	b236      	sxth	r6, r6
 8001ffe:	2740      	movs	r7, #64	; 0x40
 8002000:	fb96 f6f7 	sdiv	r6, r6, r7
	temp = temp * 5 / 4;
 8002004:	2704      	movs	r7, #4
 8002006:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 800200a:	fb96 f6f7 	sdiv	r6, r6, r7
	temp = 512 + temp;
 800200e:	f506 7600 	add.w	r6, r6, #512	; 0x200
	if( temp > 1023 ) temp = 1023;
 8002012:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8002016:	bfa8      	it	ge
 8002018:	f240 36ff 	movwge	r6, #1023	; 0x3ff
	if(temp  < 0 ) temp = 0;
	GW_GYRO_X = Gyro_X = temp;
 800201c:	4f30      	ldr	r7, [pc, #192]	; (80020e0 <CovertData+0x11c>)
	// convert data s16 -> u10
	temp = (Gyro_X_raw /64);
	temp = temp * 5 / 4;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
 800201e:	bfb8      	it	lt
 8002020:	ea26 76e6 	biclt.w	r6, r6, r6, asr #31
	GW_GYRO_X = Gyro_X = temp;
 8002024:	b2b6      	uxth	r6, r6
void CovertData(void)
{
	s32 temp;

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
 8002026:	b289      	uxth	r1, r1
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);
 8002028:	b292      	uxth	r2, r2

	ACC_X_raw = (s16)((SPI_RxBuffer[11] << 8) + SPI_RxBuffer[10]);
 800202a:	b2a4      	uxth	r4, r4
	ACC_Y_raw = (s16)((SPI_RxBuffer[14] << 8) + SPI_RxBuffer[13]);
 800202c:	b280      	uxth	r0, r0
	ACC_Z_raw = (s16)((SPI_RxBuffer[17] << 8) + SPI_RxBuffer[16]);
 800202e:	b2ad      	uxth	r5, r5
void CovertData(void)
{
	s32 temp;

	Gyro_X_raw = (s16)((SPI_RxBuffer[2] << 8) + SPI_RxBuffer[1]);
	Gyro_Y_raw = (s16)((SPI_RxBuffer[5] << 8) + SPI_RxBuffer[4]);
 8002030:	82d9      	strh	r1, [r3, #22]
	Gyro_Z_raw = (s16)((SPI_RxBuffer[8] << 8) + SPI_RxBuffer[7]);
 8002032:	831a      	strh	r2, [r3, #24]

	ACC_X_raw = (s16)((SPI_RxBuffer[11] << 8) + SPI_RxBuffer[10]);
 8002034:	835c      	strh	r4, [r3, #26]
	ACC_Y_raw = (s16)((SPI_RxBuffer[14] << 8) + SPI_RxBuffer[13]);
 8002036:	8398      	strh	r0, [r3, #28]
	ACC_Z_raw = (s16)((SPI_RxBuffer[17] << 8) + SPI_RxBuffer[16]);
 8002038:	83dd      	strh	r5, [r3, #30]
	temp = (Gyro_X_raw /64);
	temp = temp * 5 / 4;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_GYRO_X = Gyro_X = temp;
 800203a:	841e      	strh	r6, [r3, #32]

	// convert data s16 -> u10
	temp = Gyro_Y_raw /64;
 800203c:	b209      	sxth	r1, r1
	temp = (Gyro_X_raw /64);
	temp = temp * 5 / 4;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_GYRO_X = Gyro_X = temp;
 800203e:	857e      	strh	r6, [r7, #42]	; 0x2a

	// convert data s16 -> u10
	temp = Gyro_Y_raw /64;
 8002040:	2640      	movs	r6, #64	; 0x40
 8002042:	fb91 f1f6 	sdiv	r1, r1, r6
	temp = temp * 5 / 4;
 8002046:	2604      	movs	r6, #4
 8002048:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800204c:	fb91 f1f6 	sdiv	r1, r1, r6
	temp = 512 + temp;
 8002050:	f501 7100 	add.w	r1, r1, #512	; 0x200
	if( temp > 1023 ) temp = 1023;
 8002054:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8002058:	bfac      	ite	ge
 800205a:	f240 31ff 	movwge	r1, #1023	; 0x3ff
	if(temp  < 0 ) temp = 0;
 800205e:	ea21 71e1 	biclt.w	r1, r1, r1, asr #31
	GW_GYRO_Y = Gyro_Y = temp;
 8002062:	b289      	uxth	r1, r1
 8002064:	8459      	strh	r1, [r3, #34]	; 0x22

	// convert data s16 -> u10
	temp = Gyro_Z_raw /64;
 8002066:	b212      	sxth	r2, r2
	temp = Gyro_Y_raw /64;
	temp = temp * 5 / 4;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_GYRO_Y = Gyro_Y = temp;
 8002068:	8539      	strh	r1, [r7, #40]	; 0x28

	// convert data s16 -> u10
	temp = Gyro_Z_raw /64;
 800206a:	2140      	movs	r1, #64	; 0x40
 800206c:	fb92 f2f1 	sdiv	r2, r2, r1
	temp = temp * 5 / 4;
 8002070:	2104      	movs	r1, #4
 8002072:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002076:	fb92 f2f1 	sdiv	r2, r2, r1
	temp = 512 + temp;
 800207a:	f502 7200 	add.w	r2, r2, #512	; 0x200
	if( temp > 1023 ) temp = 1023;
 800207e:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8002082:	bfac      	ite	ge
 8002084:	f240 32ff 	movwge	r2, #1023	; 0x3ff
	if(temp  < 0 ) temp = 0;
 8002088:	ea22 72e2 	biclt.w	r2, r2, r2, asr #31
	GW_GYRO_Z = Gyro_Z = temp;
 800208c:	b292      	uxth	r2, r2
 800208e:	849a      	strh	r2, [r3, #36]	; 0x24


	// convert data s16 -> u10
	temp = (-1)*(ACC_X_raw /64);
 8002090:	b224      	sxth	r4, r4
	temp = Gyro_Z_raw /64;
	temp = temp * 5 / 4;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_GYRO_Z = Gyro_Z = temp;
 8002092:	84fa      	strh	r2, [r7, #38]	; 0x26
	if(temp  < 0 ) temp = 0;
	GW_ACC_X = ACC_X = temp;


	// convert data s16 -> u10
	temp = (-1)*(ACC_Y_raw /64);
 8002094:	b200      	sxth	r0, r0
	if(temp  < 0 ) temp = 0;
	GW_GYRO_Z = Gyro_Z = temp;


	// convert data s16 -> u10
	temp = (-1)*(ACC_X_raw /64);
 8002096:	2240      	movs	r2, #64	; 0x40
 8002098:	fb94 f4f2 	sdiv	r4, r4, r2
	if(temp  < 0 ) temp = 0;
	GW_ACC_X = ACC_X = temp;


	// convert data s16 -> u10
	temp = (-1)*(ACC_Y_raw /64);
 800209c:	fb90 f0f2 	sdiv	r0, r0, r2

	// convert data s16 -> u10
	temp = (-1)*(ACC_X_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
 80020a0:	f240 31ff 	movw	r1, #1023	; 0x3ff
	if(temp  < 0 ) temp = 0;
	GW_ACC_Y = ACC_Y = temp;


	// convert data s16 -> u10
	temp = ACC_Z_raw /64;
 80020a4:	b22d      	sxth	r5, r5


	// convert data s16 -> u10
	temp = (-1)*(ACC_X_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
 80020a6:	f5c4 7400 	rsb	r4, r4, #512	; 0x200


	// convert data s16 -> u10
	temp = (-1)*(ACC_Y_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
 80020aa:	f5c0 7000 	rsb	r0, r0, #512	; 0x200
	if(temp  < 0 ) temp = 0;
	GW_ACC_Y = ACC_Y = temp;


	// convert data s16 -> u10
	temp = ACC_Z_raw /64;
 80020ae:	fb95 f5f2 	sdiv	r5, r5, r2

	// convert data s16 -> u10
	temp = (-1)*(ACC_X_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
 80020b2:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 80020b6:	bf08      	it	eq
 80020b8:	460c      	moveq	r4, r1

	// convert data s16 -> u10
	temp = (-1)*(ACC_Y_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
 80020ba:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80020be:	bf08      	it	eq
 80020c0:	4608      	moveq	r0, r1


	// convert data s16 -> u10
	temp = ACC_Z_raw /64;
	//temp = temp * 4 / 3;
	temp = 512 + temp;
 80020c2:	f505 7500 	add.w	r5, r5, #512	; 0x200
	temp = (-1)*(ACC_X_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_ACC_X = ACC_X = temp;
 80020c6:	b2a4      	uxth	r4, r4
	temp = (-1)*(ACC_Y_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_ACC_Y = ACC_Y = temp;
 80020c8:	b280      	uxth	r0, r0
	temp = ACC_Z_raw /64;
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_ACC_Z  = ACC_Z = temp;
 80020ca:	b2ad      	uxth	r5, r5
	temp = (-1)*(ACC_X_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_ACC_X = ACC_X = temp;
 80020cc:	84dc      	strh	r4, [r3, #38]	; 0x26
 80020ce:	85bc      	strh	r4, [r7, #44]	; 0x2c
	temp = (-1)*(ACC_Y_raw /64);
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_ACC_Y = ACC_Y = temp;
 80020d0:	8518      	strh	r0, [r3, #40]	; 0x28
 80020d2:	85f8      	strh	r0, [r7, #46]	; 0x2e
	temp = ACC_Z_raw /64;
	//temp = temp * 4 / 3;
	temp = 512 + temp;
	if( temp > 1023 ) temp = 1023;
	if(temp  < 0 ) temp = 0;
	GW_ACC_Z  = ACC_Z = temp;
 80020d4:	855d      	strh	r5, [r3, #42]	; 0x2a
 80020d6:	863d      	strh	r5, [r7, #48]	; 0x30
 80020d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020da:	bf00      	nop
 80020dc:	200013de 	ldrdcs	r1, [r0], -lr
 80020e0:	20000513 	andcs	r0, r0, r3, lsl r5

080020e4 <getGyroX>:
}

u16 getGyroX(void)
{
	return Gyro_X;
}
 80020e4:	4b01      	ldr	r3, [pc, #4]	; (80020ec <getGyroX+0x8>)
 80020e6:	8c18      	ldrh	r0, [r3, #32]
 80020e8:	4770      	bx	lr
 80020ea:	bf00      	nop
 80020ec:	200013de 	ldrdcs	r1, [r0], -lr

080020f0 <getGyroY>:
u16 getGyroY(void)
{
	return Gyro_Y;
}
 80020f0:	4b01      	ldr	r3, [pc, #4]	; (80020f8 <getGyroY+0x8>)
 80020f2:	8c58      	ldrh	r0, [r3, #34]	; 0x22
 80020f4:	4770      	bx	lr
 80020f6:	bf00      	nop
 80020f8:	200013de 	ldrdcs	r1, [r0], -lr

080020fc <getGyroZ>:
u16 getGyroZ(void)
{
	return Gyro_Z;
}
 80020fc:	4b01      	ldr	r3, [pc, #4]	; (8002104 <getGyroZ+0x8>)
 80020fe:	8c98      	ldrh	r0, [r3, #36]	; 0x24
 8002100:	4770      	bx	lr
 8002102:	bf00      	nop
 8002104:	200013de 	ldrdcs	r1, [r0], -lr

08002108 <getACC_X>:

u16 getACC_X(void)
{
	return ACC_X;
}
 8002108:	4b01      	ldr	r3, [pc, #4]	; (8002110 <getACC_X+0x8>)
 800210a:	8cd8      	ldrh	r0, [r3, #38]	; 0x26
 800210c:	4770      	bx	lr
 800210e:	bf00      	nop
 8002110:	200013de 	ldrdcs	r1, [r0], -lr

08002114 <getACC_Y>:

u16 getACC_Y(void)
{
	return ACC_Y;
}
 8002114:	4b01      	ldr	r3, [pc, #4]	; (800211c <getACC_Y+0x8>)
 8002116:	8d18      	ldrh	r0, [r3, #40]	; 0x28
 8002118:	4770      	bx	lr
 800211a:	bf00      	nop
 800211c:	200013de 	ldrdcs	r1, [r0], -lr

08002120 <getACC_Z>:
u16 getACC_Z(void)
{
	return ACC_Z;
}
 8002120:	4b01      	ldr	r3, [pc, #4]	; (8002128 <getACC_Z+0x8>)
 8002122:	8d58      	ldrh	r0, [r3, #42]	; 0x2a
 8002124:	4770      	bx	lr
 8002126:	bf00      	nop
 8002128:	200013de 	ldrdcs	r1, [r0], -lr

0800212c <getGyroX_raw>:


s16 getGyroX_raw(void)
{
	return Gyro_X_raw;
}
 800212c:	4b01      	ldr	r3, [pc, #4]	; (8002134 <getGyroX_raw+0x8>)
 800212e:	f9b3 0014 	ldrsh.w	r0, [r3, #20]
 8002132:	4770      	bx	lr
 8002134:	200013de 	ldrdcs	r1, [r0], -lr

08002138 <getGyroY_raw>:
s16 getGyroY_raw(void)
{
	return Gyro_Y_raw;
}
 8002138:	4b01      	ldr	r3, [pc, #4]	; (8002140 <getGyroY_raw+0x8>)
 800213a:	f9b3 0016 	ldrsh.w	r0, [r3, #22]
 800213e:	4770      	bx	lr
 8002140:	200013de 	ldrdcs	r1, [r0], -lr

08002144 <getGyroZ_raw>:
s16 getGyroZ_raw(void)
{
	return Gyro_Z_raw;
}
 8002144:	4b01      	ldr	r3, [pc, #4]	; (800214c <getGyroZ_raw+0x8>)
 8002146:	f9b3 0018 	ldrsh.w	r0, [r3, #24]
 800214a:	4770      	bx	lr
 800214c:	200013de 	ldrdcs	r1, [r0], -lr

08002150 <getACC_X_raw>:

s16 getACC_X_raw(void)
{
	return ACC_X_raw;
}
 8002150:	4b01      	ldr	r3, [pc, #4]	; (8002158 <getACC_X_raw+0x8>)
 8002152:	f9b3 001a 	ldrsh.w	r0, [r3, #26]
 8002156:	4770      	bx	lr
 8002158:	200013de 	ldrdcs	r1, [r0], -lr

0800215c <getACC_Y_raw>:

s16 getACC_Y_raw(void)
{
	return ACC_Y_raw;
}
 800215c:	4b01      	ldr	r3, [pc, #4]	; (8002164 <getACC_Y_raw+0x8>)
 800215e:	f9b3 001c 	ldrsh.w	r0, [r3, #28]
 8002162:	4770      	bx	lr
 8002164:	200013de 	ldrdcs	r1, [r0], -lr

08002168 <getACC_Z_raw>:
s16 getACC_Z_raw(void)
{
	return ACC_Z_raw;
}
 8002168:	4b01      	ldr	r3, [pc, #4]	; (8002170 <getACC_Z_raw+0x8>)
 800216a:	f9b3 001e 	ldrsh.w	r0, [r3, #30]
 800216e:	4770      	bx	lr
 8002170:	200013de 	ldrdcs	r1, [r0], -lr

08002174 <Gyro_Configuration>:


void Gyro_Configuration(void)
{
 8002174:	b508      	push	{r3, lr}


	// write 0x20FF
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8002176:	483c      	ldr	r0, [pc, #240]	; (8002268 <Gyro_Configuration+0xf4>)
 8002178:	2102      	movs	r1, #2
 800217a:	f001 fb8f 	bl	800389c <SPI_I2S_GetFlagStatus>
 800217e:	2800      	cmp	r0, #0
 8002180:	d0f9      	beq.n	8002176 <Gyro_Configuration+0x2>
	GPIO_ResetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 8002182:	483a      	ldr	r0, [pc, #232]	; (800226c <Gyro_Configuration+0xf8>)
 8002184:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002188:	f000 fe5f 	bl	8002e4a <GPIO_ResetBits>

	SPI_I2S_SendData(SPI2,0x20);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 800218c:	4836      	ldr	r0, [pc, #216]	; (8002268 <Gyro_Configuration+0xf4>)
 800218e:	2120      	movs	r1, #32
 8002190:	f001 fb30 	bl	80037f4 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8002194:	4834      	ldr	r0, [pc, #208]	; (8002268 <Gyro_Configuration+0xf4>)
 8002196:	2102      	movs	r1, #2
 8002198:	f001 fb80 	bl	800389c <SPI_I2S_GetFlagStatus>
 800219c:	2800      	cmp	r0, #0
 800219e:	d0f9      	beq.n	8002194 <Gyro_Configuration+0x20>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 80021a0:	4831      	ldr	r0, [pc, #196]	; (8002268 <Gyro_Configuration+0xf4>)
 80021a2:	2101      	movs	r1, #1
 80021a4:	f001 fb7a 	bl	800389c <SPI_I2S_GetFlagStatus>
 80021a8:	2800      	cmp	r0, #0
 80021aa:	d0f9      	beq.n	80021a0 <Gyro_Configuration+0x2c>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 80021ac:	482e      	ldr	r0, [pc, #184]	; (8002268 <Gyro_Configuration+0xf4>)
 80021ae:	f001 fb23 	bl	80037f8 <SPI_I2S_ReceiveData>
 80021b2:	f7ff fef5 	bl	8001fa0 <Push_SPI_Data>

	SPI_I2S_SendData(SPI2,0xFF);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 80021b6:	482c      	ldr	r0, [pc, #176]	; (8002268 <Gyro_Configuration+0xf4>)
 80021b8:	21ff      	movs	r1, #255	; 0xff
 80021ba:	f001 fb1b 	bl	80037f4 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 80021be:	482a      	ldr	r0, [pc, #168]	; (8002268 <Gyro_Configuration+0xf4>)
 80021c0:	2102      	movs	r1, #2
 80021c2:	f001 fb6b 	bl	800389c <SPI_I2S_GetFlagStatus>
 80021c6:	2800      	cmp	r0, #0
 80021c8:	d0f9      	beq.n	80021be <Gyro_Configuration+0x4a>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 80021ca:	4827      	ldr	r0, [pc, #156]	; (8002268 <Gyro_Configuration+0xf4>)
 80021cc:	2101      	movs	r1, #1
 80021ce:	f001 fb65 	bl	800389c <SPI_I2S_GetFlagStatus>
 80021d2:	2800      	cmp	r0, #0
 80021d4:	d0f9      	beq.n	80021ca <Gyro_Configuration+0x56>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 80021d6:	4824      	ldr	r0, [pc, #144]	; (8002268 <Gyro_Configuration+0xf4>)
 80021d8:	f001 fb0e 	bl	80037f8 <SPI_I2S_ReceiveData>
 80021dc:	f7ff fee0 	bl	8001fa0 <Push_SPI_Data>

	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 80021e0:	4822      	ldr	r0, [pc, #136]	; (800226c <Gyro_Configuration+0xf8>)
 80021e2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021e6:	f000 fe2e 	bl	8002e46 <GPIO_SetBits>


	//write 0x2310
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 80021ea:	481f      	ldr	r0, [pc, #124]	; (8002268 <Gyro_Configuration+0xf4>)
 80021ec:	2102      	movs	r1, #2
 80021ee:	f001 fb55 	bl	800389c <SPI_I2S_GetFlagStatus>
 80021f2:	2800      	cmp	r0, #0
 80021f4:	d0f9      	beq.n	80021ea <Gyro_Configuration+0x76>
	GPIO_ResetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 80021f6:	481d      	ldr	r0, [pc, #116]	; (800226c <Gyro_Configuration+0xf8>)
 80021f8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80021fc:	f000 fe25 	bl	8002e4a <GPIO_ResetBits>

	SPI_I2S_SendData(SPI2,0x23);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 8002200:	4819      	ldr	r0, [pc, #100]	; (8002268 <Gyro_Configuration+0xf4>)
 8002202:	2123      	movs	r1, #35	; 0x23
 8002204:	f001 faf6 	bl	80037f4 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8002208:	4817      	ldr	r0, [pc, #92]	; (8002268 <Gyro_Configuration+0xf4>)
 800220a:	2102      	movs	r1, #2
 800220c:	f001 fb46 	bl	800389c <SPI_I2S_GetFlagStatus>
 8002210:	2800      	cmp	r0, #0
 8002212:	d0f9      	beq.n	8002208 <Gyro_Configuration+0x94>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 8002214:	4814      	ldr	r0, [pc, #80]	; (8002268 <Gyro_Configuration+0xf4>)
 8002216:	2101      	movs	r1, #1
 8002218:	f001 fb40 	bl	800389c <SPI_I2S_GetFlagStatus>
 800221c:	2800      	cmp	r0, #0
 800221e:	d0f9      	beq.n	8002214 <Gyro_Configuration+0xa0>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 8002220:	4811      	ldr	r0, [pc, #68]	; (8002268 <Gyro_Configuration+0xf4>)
 8002222:	f001 fae9 	bl	80037f8 <SPI_I2S_ReceiveData>
 8002226:	f7ff febb 	bl	8001fa0 <Push_SPI_Data>

	SPI_I2S_SendData(SPI2,0x00);	//set to 0x00 as per Nimbro-OP // WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 800222a:	480f      	ldr	r0, [pc, #60]	; (8002268 <Gyro_Configuration+0xf4>)
 800222c:	2100      	movs	r1, #0
 800222e:	f001 fae1 	bl	80037f4 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8002232:	480d      	ldr	r0, [pc, #52]	; (8002268 <Gyro_Configuration+0xf4>)
 8002234:	2102      	movs	r1, #2
 8002236:	f001 fb31 	bl	800389c <SPI_I2S_GetFlagStatus>
 800223a:	2800      	cmp	r0, #0
 800223c:	d0f9      	beq.n	8002232 <Gyro_Configuration+0xbe>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 800223e:	480a      	ldr	r0, [pc, #40]	; (8002268 <Gyro_Configuration+0xf4>)
 8002240:	2101      	movs	r1, #1
 8002242:	f001 fb2b 	bl	800389c <SPI_I2S_GetFlagStatus>
 8002246:	2800      	cmp	r0, #0
 8002248:	d0f9      	beq.n	800223e <Gyro_Configuration+0xca>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 800224a:	4807      	ldr	r0, [pc, #28]	; (8002268 <Gyro_Configuration+0xf4>)
 800224c:	f001 fad4 	bl	80037f8 <SPI_I2S_ReceiveData>
 8002250:	f7ff fea6 	bl	8001fa0 <Push_SPI_Data>

	GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 8002254:	4805      	ldr	r0, [pc, #20]	; (800226c <Gyro_Configuration+0xf8>)
 8002256:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800225a:	f000 fdf4 	bl	8002e46 <GPIO_SetBits>
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
}

void Clear_SPI_Data(void)
{
	SPI_RxBufferPointer = 0;
 800225e:	4b04      	ldr	r3, [pc, #16]	; (8002270 <Gyro_Configuration+0xfc>)
 8002260:	2200      	movs	r2, #0
 8002262:	701a      	strb	r2, [r3, #0]
 8002264:	bd08      	pop	{r3, pc}
 8002266:	bf00      	nop
 8002268:	40003800 	andmi	r3, r0, r0, lsl #16
 800226c:	40011000 	andmi	r1, r1, r0
 8002270:	200013de 	ldrdcs	r1, [r0], -lr

08002274 <ACC_Configuration>:

}


void ACC_Configuration(void)
{
 8002274:	b508      	push	{r3, lr}

	// write 0x202F
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8002276:	483c      	ldr	r0, [pc, #240]	; (8002368 <ACC_Configuration+0xf4>)
 8002278:	2102      	movs	r1, #2
 800227a:	f001 fb0f 	bl	800389c <SPI_I2S_GetFlagStatus>
 800227e:	2800      	cmp	r0, #0
 8002280:	d0f9      	beq.n	8002276 <ACC_Configuration+0x2>
	GPIO_ResetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 8002282:	483a      	ldr	r0, [pc, #232]	; (800236c <ACC_Configuration+0xf8>)
 8002284:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002288:	f000 fddf 	bl	8002e4a <GPIO_ResetBits>

	SPI_I2S_SendData(SPI2,0x20);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 800228c:	4836      	ldr	r0, [pc, #216]	; (8002368 <ACC_Configuration+0xf4>)
 800228e:	2120      	movs	r1, #32
 8002290:	f001 fab0 	bl	80037f4 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8002294:	4834      	ldr	r0, [pc, #208]	; (8002368 <ACC_Configuration+0xf4>)
 8002296:	2102      	movs	r1, #2
 8002298:	f001 fb00 	bl	800389c <SPI_I2S_GetFlagStatus>
 800229c:	2800      	cmp	r0, #0
 800229e:	d0f9      	beq.n	8002294 <ACC_Configuration+0x20>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 80022a0:	4831      	ldr	r0, [pc, #196]	; (8002368 <ACC_Configuration+0xf4>)
 80022a2:	2101      	movs	r1, #1
 80022a4:	f001 fafa 	bl	800389c <SPI_I2S_GetFlagStatus>
 80022a8:	2800      	cmp	r0, #0
 80022aa:	d0f9      	beq.n	80022a0 <ACC_Configuration+0x2c>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 80022ac:	482e      	ldr	r0, [pc, #184]	; (8002368 <ACC_Configuration+0xf4>)
 80022ae:	f001 faa3 	bl	80037f8 <SPI_I2S_ReceiveData>
 80022b2:	f7ff fe75 	bl	8001fa0 <Push_SPI_Data>

	SPI_I2S_SendData(SPI2,0x3F);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 80022b6:	482c      	ldr	r0, [pc, #176]	; (8002368 <ACC_Configuration+0xf4>)
 80022b8:	213f      	movs	r1, #63	; 0x3f
 80022ba:	f001 fa9b 	bl	80037f4 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 80022be:	482a      	ldr	r0, [pc, #168]	; (8002368 <ACC_Configuration+0xf4>)
 80022c0:	2102      	movs	r1, #2
 80022c2:	f001 faeb 	bl	800389c <SPI_I2S_GetFlagStatus>
 80022c6:	2800      	cmp	r0, #0
 80022c8:	d0f9      	beq.n	80022be <ACC_Configuration+0x4a>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 80022ca:	4827      	ldr	r0, [pc, #156]	; (8002368 <ACC_Configuration+0xf4>)
 80022cc:	2101      	movs	r1, #1
 80022ce:	f001 fae5 	bl	800389c <SPI_I2S_GetFlagStatus>
 80022d2:	2800      	cmp	r0, #0
 80022d4:	d0f9      	beq.n	80022ca <ACC_Configuration+0x56>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 80022d6:	4824      	ldr	r0, [pc, #144]	; (8002368 <ACC_Configuration+0xf4>)
 80022d8:	f001 fa8e 	bl	80037f8 <SPI_I2S_ReceiveData>
 80022dc:	f7ff fe60 	bl	8001fa0 <Push_SPI_Data>

	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 80022e0:	4822      	ldr	r0, [pc, #136]	; (800236c <ACC_Configuration+0xf8>)
 80022e2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80022e6:	f000 fdae 	bl	8002e46 <GPIO_SetBits>




	//write 0x2310
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 80022ea:	481f      	ldr	r0, [pc, #124]	; (8002368 <ACC_Configuration+0xf4>)
 80022ec:	2102      	movs	r1, #2
 80022ee:	f001 fad5 	bl	800389c <SPI_I2S_GetFlagStatus>
 80022f2:	2800      	cmp	r0, #0
 80022f4:	d0f9      	beq.n	80022ea <ACC_Configuration+0x76>
	GPIO_ResetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 80022f6:	481d      	ldr	r0, [pc, #116]	; (800236c <ACC_Configuration+0xf8>)
 80022f8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80022fc:	f000 fda5 	bl	8002e4a <GPIO_ResetBits>

	SPI_I2S_SendData(SPI2,0x23);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 8002300:	4819      	ldr	r0, [pc, #100]	; (8002368 <ACC_Configuration+0xf4>)
 8002302:	2123      	movs	r1, #35	; 0x23
 8002304:	f001 fa76 	bl	80037f4 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8002308:	4817      	ldr	r0, [pc, #92]	; (8002368 <ACC_Configuration+0xf4>)
 800230a:	2102      	movs	r1, #2
 800230c:	f001 fac6 	bl	800389c <SPI_I2S_GetFlagStatus>
 8002310:	2800      	cmp	r0, #0
 8002312:	d0f9      	beq.n	8002308 <ACC_Configuration+0x94>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 8002314:	4814      	ldr	r0, [pc, #80]	; (8002368 <ACC_Configuration+0xf4>)
 8002316:	2101      	movs	r1, #1
 8002318:	f001 fac0 	bl	800389c <SPI_I2S_GetFlagStatus>
 800231c:	2800      	cmp	r0, #0
 800231e:	d0f9      	beq.n	8002314 <ACC_Configuration+0xa0>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 8002320:	4811      	ldr	r0, [pc, #68]	; (8002368 <ACC_Configuration+0xf4>)
 8002322:	f001 fa69 	bl	80037f8 <SPI_I2S_ReceiveData>
 8002326:	f7ff fe3b 	bl	8001fa0 <Push_SPI_Data>

	SPI_I2S_SendData(SPI2,0x10);	// WRITE 0XFF TO CTRL_REG1(0X20). OUTPUT DATA RATE 800HZ, POWER : NORMAL, XYZ ENABLE.
 800232a:	480f      	ldr	r0, [pc, #60]	; (8002368 <ACC_Configuration+0xf4>)
 800232c:	2110      	movs	r1, #16
 800232e:	f001 fa61 	bl	80037f4 <SPI_I2S_SendData>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8002332:	480d      	ldr	r0, [pc, #52]	; (8002368 <ACC_Configuration+0xf4>)
 8002334:	2102      	movs	r1, #2
 8002336:	f001 fab1 	bl	800389c <SPI_I2S_GetFlagStatus>
 800233a:	2800      	cmp	r0, #0
 800233c:	d0f9      	beq.n	8002332 <ACC_Configuration+0xbe>
	while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 800233e:	480a      	ldr	r0, [pc, #40]	; (8002368 <ACC_Configuration+0xf4>)
 8002340:	2101      	movs	r1, #1
 8002342:	f001 faab 	bl	800389c <SPI_I2S_GetFlagStatus>
 8002346:	2800      	cmp	r0, #0
 8002348:	d0f9      	beq.n	800233e <ACC_Configuration+0xca>
	Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 800234a:	4807      	ldr	r0, [pc, #28]	; (8002368 <ACC_Configuration+0xf4>)
 800234c:	f001 fa54 	bl	80037f8 <SPI_I2S_ReceiveData>
 8002350:	f7ff fe26 	bl	8001fa0 <Push_SPI_Data>

	GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 8002354:	4805      	ldr	r0, [pc, #20]	; (800236c <ACC_Configuration+0xf8>)
 8002356:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800235a:	f000 fd74 	bl	8002e46 <GPIO_SetBits>
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
}

void Clear_SPI_Data(void)
{
	SPI_RxBufferPointer = 0;
 800235e:	4b04      	ldr	r3, [pc, #16]	; (8002370 <ACC_Configuration+0xfc>)
 8002360:	2200      	movs	r2, #0
 8002362:	701a      	strb	r2, [r3, #0]
 8002364:	bd08      	pop	{r3, pc}
 8002366:	bf00      	nop
 8002368:	40003800 	andmi	r3, r0, r0, lsl #16
 800236c:	40011000 	andmi	r1, r1, r0
 8002370:	200013de 	ldrdcs	r1, [r0], -lr

08002374 <__GYRO_ACC_READ_ISR>:

}


void __GYRO_ACC_READ_ISR(void)
{
 8002374:	b538      	push	{r3, r4, r5, lr}

	int i;

	//gyro read
	for(i=0;i<9;i++)
 8002376:	2400      	movs	r4, #0
	{
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8002378:	4832      	ldr	r0, [pc, #200]	; (8002444 <__GYRO_ACC_READ_ISR+0xd0>)
 800237a:	2102      	movs	r1, #2
 800237c:	f001 fa8e 	bl	800389c <SPI_I2S_GetFlagStatus>
 8002380:	2800      	cmp	r0, #0
 8002382:	d0f9      	beq.n	8002378 <__GYRO_ACC_READ_ISR+0x4>
		GPIO_ResetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);

		SPI_I2S_SendData(SPI2,SPI_TxBuffer[i]);
 8002384:	4d30      	ldr	r5, [pc, #192]	; (8002448 <__GYRO_ACC_READ_ISR+0xd4>)

	//gyro read
	for(i=0;i<9;i++)
	{
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
		GPIO_ResetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 8002386:	4831      	ldr	r0, [pc, #196]	; (800244c <__GYRO_ACC_READ_ISR+0xd8>)
 8002388:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800238c:	f000 fd5d 	bl	8002e4a <GPIO_ResetBits>

		SPI_I2S_SendData(SPI2,SPI_TxBuffer[i]);
 8002390:	5d29      	ldrb	r1, [r5, r4]
 8002392:	482c      	ldr	r0, [pc, #176]	; (8002444 <__GYRO_ACC_READ_ISR+0xd0>)
 8002394:	f001 fa2e 	bl	80037f4 <SPI_I2S_SendData>
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 8002398:	482a      	ldr	r0, [pc, #168]	; (8002444 <__GYRO_ACC_READ_ISR+0xd0>)
 800239a:	2102      	movs	r1, #2
 800239c:	f001 fa7e 	bl	800389c <SPI_I2S_GetFlagStatus>
 80023a0:	2800      	cmp	r0, #0
 80023a2:	d0f9      	beq.n	8002398 <__GYRO_ACC_READ_ISR+0x24>
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 80023a4:	4827      	ldr	r0, [pc, #156]	; (8002444 <__GYRO_ACC_READ_ISR+0xd0>)
 80023a6:	2101      	movs	r1, #1
 80023a8:	f001 fa78 	bl	800389c <SPI_I2S_GetFlagStatus>
 80023ac:	2800      	cmp	r0, #0
 80023ae:	d0f9      	beq.n	80023a4 <__GYRO_ACC_READ_ISR+0x30>
		Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 80023b0:	4824      	ldr	r0, [pc, #144]	; (8002444 <__GYRO_ACC_READ_ISR+0xd0>)
 80023b2:	f001 fa21 	bl	80037f8 <SPI_I2S_ReceiveData>
 80023b6:	f7ff fdf3 	bl	8001fa0 <Push_SPI_Data>

		if( (i+1)%3 == 0 ) GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);
 80023ba:	3401      	adds	r4, #1
 80023bc:	2303      	movs	r3, #3
 80023be:	fb94 f3f3 	sdiv	r3, r4, r3
 80023c2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80023c6:	429c      	cmp	r4, r3
 80023c8:	d104      	bne.n	80023d4 <__GYRO_ACC_READ_ISR+0x60>
 80023ca:	4820      	ldr	r0, [pc, #128]	; (800244c <__GYRO_ACC_READ_ISR+0xd8>)
 80023cc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80023d0:	f000 fd39 	bl	8002e46 <GPIO_SetBits>
{

	int i;

	//gyro read
	for(i=0;i<9;i++)
 80023d4:	2c09      	cmp	r4, #9
 80023d6:	d1cf      	bne.n	8002378 <__GYRO_ACC_READ_ISR+0x4>
 80023d8:	2400      	movs	r4, #0


	//acc read
	for(i=0;i<9;i++)
	{
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 80023da:	481a      	ldr	r0, [pc, #104]	; (8002444 <__GYRO_ACC_READ_ISR+0xd0>)
 80023dc:	2102      	movs	r1, #2
 80023de:	f001 fa5d 	bl	800389c <SPI_I2S_GetFlagStatus>
 80023e2:	2800      	cmp	r0, #0
 80023e4:	d0f9      	beq.n	80023da <__GYRO_ACC_READ_ISR+0x66>
		GPIO_ResetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 80023e6:	4819      	ldr	r0, [pc, #100]	; (800244c <__GYRO_ACC_READ_ISR+0xd8>)
 80023e8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80023ec:	f000 fd2d 	bl	8002e4a <GPIO_ResetBits>

		SPI_I2S_SendData(SPI2,SPI_TxBuffer[i]);
 80023f0:	5d29      	ldrb	r1, [r5, r4]
 80023f2:	4814      	ldr	r0, [pc, #80]	; (8002444 <__GYRO_ACC_READ_ISR+0xd0>)
 80023f4:	f001 f9fe 	bl	80037f4 <SPI_I2S_SendData>
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) == RESET);
 80023f8:	4812      	ldr	r0, [pc, #72]	; (8002444 <__GYRO_ACC_READ_ISR+0xd0>)
 80023fa:	2102      	movs	r1, #2
 80023fc:	f001 fa4e 	bl	800389c <SPI_I2S_GetFlagStatus>
 8002400:	2800      	cmp	r0, #0
 8002402:	d0f9      	beq.n	80023f8 <__GYRO_ACC_READ_ISR+0x84>
		while (SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_RXNE) == RESET);
 8002404:	480f      	ldr	r0, [pc, #60]	; (8002444 <__GYRO_ACC_READ_ISR+0xd0>)
 8002406:	2101      	movs	r1, #1
 8002408:	f001 fa48 	bl	800389c <SPI_I2S_GetFlagStatus>
 800240c:	2800      	cmp	r0, #0
 800240e:	d0f9      	beq.n	8002404 <__GYRO_ACC_READ_ISR+0x90>
		Push_SPI_Data( SPI_I2S_ReceiveData(SPI2) );
 8002410:	480c      	ldr	r0, [pc, #48]	; (8002444 <__GYRO_ACC_READ_ISR+0xd0>)
 8002412:	f001 f9f1 	bl	80037f8 <SPI_I2S_ReceiveData>
 8002416:	f7ff fdc3 	bl	8001fa0 <Push_SPI_Data>

		if( (i+1)%3 == 0 ) GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
 800241a:	3401      	adds	r4, #1
 800241c:	2303      	movs	r3, #3
 800241e:	fb94 f3f3 	sdiv	r3, r4, r3
 8002422:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8002426:	429c      	cmp	r4, r3
 8002428:	d104      	bne.n	8002434 <__GYRO_ACC_READ_ISR+0xc0>
 800242a:	4808      	ldr	r0, [pc, #32]	; (800244c <__GYRO_ACC_READ_ISR+0xd8>)
 800242c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002430:	f000 fd09 	bl	8002e46 <GPIO_SetBits>
	}
	//GPIO_SetBits(PORT_SIG_GYRO_CS,PIN_SIG_GYRO_CS);


	//acc read
	for(i=0;i<9;i++)
 8002434:	2c09      	cmp	r4, #9
 8002436:	d1d0      	bne.n	80023da <__GYRO_ACC_READ_ISR+0x66>

		if( (i+1)%3 == 0 ) GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);
	}
	//GPIO_SetBits(PORT_SIG_ACC_CS,PIN_SIG_ACC_CS);

	CovertData();
 8002438:	f7ff fdc4 	bl	8001fc4 <CovertData>
	SPI_RxBuffer[SPI_RxBufferPointer++] = (u8)( dat & 0x00FF );
}

void Clear_SPI_Data(void)
{
	SPI_RxBufferPointer = 0;
 800243c:	4b04      	ldr	r3, [pc, #16]	; (8002450 <__GYRO_ACC_READ_ISR+0xdc>)
 800243e:	2200      	movs	r2, #0
 8002440:	701a      	strb	r2, [r3, #0]
 8002442:	bd38      	pop	{r3, r4, r5, pc}
 8002444:	40003800 	andmi	r3, r0, r0, lsl #16
 8002448:	200002ee 	andcs	r0, r0, lr, ror #5
 800244c:	40011000 	andmi	r1, r1, r0
 8002450:	200013de 	ldrdcs	r1, [r0], -lr

08002454 <ADC_DeInit>:
* Input          : - ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 8002454:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  switch (*(u32*)&ADCx)
 8002456:	4b14      	ldr	r3, [pc, #80]	; (80024a8 <ADC_DeInit+0x54>)
 8002458:	4298      	cmp	r0, r3
 800245a:	d00f      	beq.n	800247c <ADC_DeInit+0x28>
 800245c:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8002460:	4298      	cmp	r0, r3
 8002462:	d013      	beq.n	800248c <ADC_DeInit+0x38>
 8002464:	f5a3 53c0 	sub.w	r3, r3, #6144	; 0x1800
 8002468:	4298      	cmp	r0, r3
 800246a:	d11b      	bne.n	80024a4 <ADC_DeInit+0x50>
  {
    case ADC1_BASE:
      /* Enable ADC1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
 800246c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002470:	2101      	movs	r1, #1
 8002472:	f001 f86d 	bl	8003550 <RCC_APB2PeriphResetCmd>
      /* Release ADC1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
 8002476:	f44f 7000 	mov.w	r0, #512	; 0x200
 800247a:	e00e      	b.n	800249a <ADC_DeInit+0x46>
      break;
    
    case ADC2_BASE:
      /* Enable ADC2 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
 800247c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002480:	2101      	movs	r1, #1
 8002482:	f001 f865 	bl	8003550 <RCC_APB2PeriphResetCmd>
      /* Release ADC2 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
 8002486:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800248a:	e006      	b.n	800249a <ADC_DeInit+0x46>
      break;
      
    case ADC3_BASE:
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
 800248c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002490:	2101      	movs	r1, #1
 8002492:	f001 f85d 	bl	8003550 <RCC_APB2PeriphResetCmd>
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 8002496:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800249a:	2100      	movs	r1, #0
      break; 

    default:
      break;
  }
}
 800249c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      
    case ADC3_BASE:
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 80024a0:	f001 b856 	b.w	8003550 <RCC_APB2PeriphResetCmd>
 80024a4:	bd08      	pop	{r3, pc}
 80024a6:	bf00      	nop
 80024a8:	40012800 	andmi	r2, r1, r0, lsl #16

080024ac <ADC_Init>:
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 80024ac:	6843      	ldr	r3, [r0, #4]
*                    ADC peripheral.
* Output         : None
* Return         : None
******************************************************************************/
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 80024ae:	b510      	push	{r4, lr}

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
 80024b0:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80024b4:	680b      	ldr	r3, [r1, #0]
 80024b6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80024ba:	4313      	orrs	r3, r2
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_Mode | ((u32)ADC_InitStruct->ADC_ScanConvMode << 8));
 80024bc:	790a      	ldrb	r2, [r1, #4]
 80024be:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80024c2:	6043      	str	r3, [r0, #4]
 80024c4:	688a      	ldr	r2, [r1, #8]
 80024c6:	68cb      	ldr	r3, [r1, #12]

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 80024c8:	6884      	ldr	r4, [r0, #8]
 80024ca:	431a      	orrs	r2, r3
  /* Clear CONT, ALIGN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_Mask;
 80024cc:	4b08      	ldr	r3, [pc, #32]	; (80024f0 <ADC_Init+0x44>)
 80024ce:	4023      	ands	r3, r4
 80024d0:	4313      	orrs	r3, r2
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
            ((u32)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 80024d2:	794a      	ldrb	r2, [r1, #5]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 80024d4:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
            ((u32)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 80024d8:	6083      	str	r3, [r0, #8]

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 80024da:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 80024dc:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
 80024e0:	7c0b      	ldrb	r3, [r1, #16]
 80024e2:	3b01      	subs	r3, #1
  tmpreg1 |= ((u32)tmpreg2 << 20);
 80024e4:	b2db      	uxtb	r3, r3
 80024e6:	ea42 5303 	orr.w	r3, r2, r3, lsl #20
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 80024ea:	62c3      	str	r3, [r0, #44]	; 0x2c
 80024ec:	bd10      	pop	{r4, pc}
 80024ee:	bf00      	nop
 80024f0:	fff1f7fd 			; <UNDEFINED> instruction: 0xfff1f7fd

080024f4 <ADC_StructInit>:
*******************************************************************************/
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
 80024f4:	2300      	movs	r3, #0
 80024f6:	6003      	str	r3, [r0, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 80024f8:	7103      	strb	r3, [r0, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 80024fa:	7143      	strb	r3, [r0, #5]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 80024fc:	6083      	str	r3, [r0, #8]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 80024fe:	60c3      	str	r3, [r0, #12]

  /* Initialize the ADC_NbrOfChannel member */
  ADC_InitStruct->ADC_NbrOfChannel = 1;
 8002500:	2301      	movs	r3, #1
 8002502:	7403      	strb	r3, [r0, #16]
 8002504:	4770      	bx	lr

08002506 <ADC_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 8002506:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002508:	b111      	cbz	r1, 8002510 <ADC_Cmd+0xa>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 800250a:	f043 0301 	orr.w	r3, r3, #1
 800250e:	e001      	b.n	8002514 <ADC_Cmd+0xe>
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
 8002510:	f023 0301 	bic.w	r3, r3, #1
 8002514:	6083      	str	r3, [r0, #8]
 8002516:	4770      	bx	lr

08002518 <ADC_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 8002518:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800251a:	b111      	cbz	r1, 8002522 <ADC_DMACmd+0xa>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 800251c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002520:	e001      	b.n	8002526 <ADC_DMACmd+0xe>
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
 8002522:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002526:	6083      	str	r3, [r0, #8]
 8002528:	4770      	bx	lr

0800252a <ADC_ITConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));

  /* Get the ADC IT index */
  itmask = (u8)ADC_IT;
 800252a:	b2c9      	uxtb	r1, r1

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 800252c:	6843      	ldr	r3, [r0, #4]
  assert_param(IS_ADC_IT(ADC_IT));

  /* Get the ADC IT index */
  itmask = (u8)ADC_IT;

  if (NewState != DISABLE)
 800252e:	b10a      	cbz	r2, 8002534 <ADC_ITConfig+0xa>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 8002530:	4319      	orrs	r1, r3
 8002532:	e001      	b.n	8002538 <ADC_ITConfig+0xe>
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(u32)itmask);
 8002534:	ea23 0101 	bic.w	r1, r3, r1
 8002538:	6041      	str	r1, [r0, #4]
 800253a:	4770      	bx	lr

0800253c <ADC_ResetCalibration>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Resets the selected ADC calibartion registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 800253c:	6883      	ldr	r3, [r0, #8]
 800253e:	f043 0308 	orr.w	r3, r3, #8
 8002542:	6083      	str	r3, [r0, #8]
 8002544:	4770      	bx	lr

08002546 <ADC_GetResetCalibrationStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (u32)RESET)
 8002546:	6880      	ldr	r0, [r0, #8]
    bitstatus = RESET;
  }

  /* Return the RSTCAL bit status */
  return  bitstatus;
}
 8002548:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 800254c:	4770      	bx	lr

0800254e <ADC_StartCalibration>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 800254e:	6883      	ldr	r3, [r0, #8]
 8002550:	f043 0304 	orr.w	r3, r3, #4
 8002554:	6083      	str	r3, [r0, #8]
 8002556:	4770      	bx	lr

08002558 <ADC_GetCalibrationStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (u32)RESET)
 8002558:	6880      	ldr	r0, [r0, #8]
    bitstatus = RESET;
  }

  /* Return the CAL bit status */
  return  bitstatus;
}
 800255a:	f3c0 0080 	ubfx	r0, r0, #2, #1
 800255e:	4770      	bx	lr

08002560 <ADC_SoftwareStartConvCmd>:

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 8002560:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002562:	b111      	cbz	r1, 800256a <ADC_SoftwareStartConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 8002564:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 8002568:	e001      	b.n	800256e <ADC_SoftwareStartConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 800256a:	f423 03a0 	bic.w	r3, r3, #5242880	; 0x500000
 800256e:	6083      	str	r3, [r0, #8]
 8002570:	4770      	bx	lr

08002572 <ADC_GetSoftwareStartConvStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of SWSTART bit */
  if ((ADCx->CR2 & CR2_SWSTART_Set) != (u32)RESET)
 8002572:	6880      	ldr	r0, [r0, #8]
    bitstatus = RESET;
  }

  /* Return the SWSTART bit status */
  return  bitstatus;
}
 8002574:	f3c0 5080 	ubfx	r0, r0, #22, #1
 8002578:	4770      	bx	lr

0800257a <ADC_DiscModeChannelCountConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));

  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
 800257a:	6843      	ldr	r3, [r0, #4]
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
 800257c:	3901      	subs	r1, #1
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));

  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
 800257e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 8002582:	ea43 3341 	orr.w	r3, r3, r1, lsl #13
  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
 8002586:	6043      	str	r3, [r0, #4]
 8002588:	4770      	bx	lr

0800258a <ADC_DiscModeCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
 800258a:	6843      	ldr	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800258c:	b111      	cbz	r1, 8002594 <ADC_DiscModeCmd+0xa>
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
 800258e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002592:	e001      	b.n	8002598 <ADC_DiscModeCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= CR1_DISCEN_Reset;
 8002594:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002598:	6043      	str	r3, [r0, #4]
 800259a:	4770      	bx	lr

0800259c <ADC_RegularChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 800259c:	2909      	cmp	r1, #9
*                       - ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, u8 ADC_Channel, u8 Rank, u8 ADC_SampleTime)
{
 800259e:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80025a0:	d90c      	bls.n	80025bc <ADC_RegularChannelConfig+0x20>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 80025a2:	f1a1 040a 	sub.w	r4, r1, #10

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 80025a6:	68c6      	ldr	r6, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 80025a8:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80025ac:	2507      	movs	r5, #7
 80025ae:	40a5      	lsls	r5, r4
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 80025b0:	ea26 0505 	bic.w	r5, r6, r5
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * (ADC_Channel - 10));
 80025b4:	40a3      	lsls	r3, r4
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 80025b6:	432b      	orrs	r3, r5
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 80025b8:	60c3      	str	r3, [r0, #12]
 80025ba:	e009      	b.n	80025d0 <ADC_RegularChannelConfig+0x34>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 80025bc:	6905      	ldr	r5, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 80025be:	eb01 0641 	add.w	r6, r1, r1, lsl #1
 80025c2:	2407      	movs	r4, #7
 80025c4:	40b4      	lsls	r4, r6
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 80025c6:	ea25 0404 	bic.w	r4, r5, r4
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
 80025ca:	40b3      	lsls	r3, r6
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 80025cc:	4323      	orrs	r3, r4
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80025ce:	6103      	str	r3, [r0, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80025d0:	2a06      	cmp	r2, #6
 80025d2:	d80b      	bhi.n	80025ec <ADC_RegularChannelConfig+0x50>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 80025d4:	3a01      	subs	r2, #1
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 80025d6:	6b44      	ldr	r4, [r0, #52]	; 0x34
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 80025d8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80025dc:	231f      	movs	r3, #31
 80025de:	4093      	lsls	r3, r2
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80025e0:	ea24 0303 	bic.w	r3, r4, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 1));
 80025e4:	4091      	lsls	r1, r2
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80025e6:	4319      	orrs	r1, r3
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 80025e8:	6341      	str	r1, [r0, #52]	; 0x34
 80025ea:	bd70      	pop	{r4, r5, r6, pc}
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 80025ec:	2a0c      	cmp	r2, #12
 80025ee:	d80b      	bhi.n	8002608 <ADC_RegularChannelConfig+0x6c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 80025f0:	3a07      	subs	r2, #7
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 80025f2:	6b04      	ldr	r4, [r0, #48]	; 0x30
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 80025f4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80025f8:	231f      	movs	r3, #31
 80025fa:	4093      	lsls	r3, r2
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80025fc:	ea24 0303 	bic.w	r3, r4, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 7));
 8002600:	4091      	lsls	r1, r2
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8002602:	4319      	orrs	r1, r3
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8002604:	6301      	str	r1, [r0, #48]	; 0x30
 8002606:	bd70      	pop	{r4, r5, r6, pc}
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 8002608:	3a0d      	subs	r2, #13
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 800260a:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 800260c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002610:	231f      	movs	r3, #31
 8002612:	4093      	lsls	r3, r2
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8002614:	ea24 0303 	bic.w	r3, r4, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 13));
 8002618:	4091      	lsls	r1, r2
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800261a:	4319      	orrs	r1, r3
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 800261c:	62c1      	str	r1, [r0, #44]	; 0x2c
 800261e:	bd70      	pop	{r4, r5, r6, pc}

08002620 <ADC_ExternalTrigConvCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 8002620:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002622:	b111      	cbz	r1, 800262a <ADC_ExternalTrigConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 8002624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002628:	e001      	b.n	800262e <ADC_ExternalTrigConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC conversion on external event */
    ADCx->CR2 &= CR2_EXTTRIG_Reset;
 800262a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800262e:	6083      	str	r3, [r0, #8]
 8002630:	4770      	bx	lr

08002632 <ADC_GetConversionValue>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Return the selected ADC conversion value */
  return (u16) ADCx->DR;
 8002632:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
 8002634:	b280      	uxth	r0, r0
 8002636:	4770      	bx	lr

08002638 <ADC_GetDualModeConversionValue>:
* Return         : The Data conversion value.
*******************************************************************************/
u32 ADC_GetDualModeConversionValue(void)
{
  /* Return the dual mode conversion value */
  return (*(vu32 *) DR_ADDRESS);
 8002638:	4b01      	ldr	r3, [pc, #4]	; (8002640 <ADC_GetDualModeConversionValue+0x8>)
 800263a:	6818      	ldr	r0, [r3, #0]
}
 800263c:	4770      	bx	lr
 800263e:	bf00      	nop
 8002640:	4001244c 	andmi	r2, r1, ip, asr #8

08002644 <ADC_AutoInjectedConvCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
 8002644:	6843      	ldr	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002646:	b111      	cbz	r1, 800264e <ADC_AutoInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
 8002648:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800264c:	e001      	b.n	8002652 <ADC_AutoInjectedConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CR1 &= CR1_JAUTO_Reset;
 800264e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002652:	6043      	str	r3, [r0, #4]
 8002654:	4770      	bx	lr

08002656 <ADC_InjectedDiscModeCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
 8002656:	6843      	ldr	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002658:	b111      	cbz	r1, 8002660 <ADC_InjectedDiscModeCmd+0xa>
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
 800265a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800265e:	e001      	b.n	8002664 <ADC_InjectedDiscModeCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CR1 &= CR1_JDISCEN_Reset;
 8002660:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002664:	6043      	str	r3, [r0, #4]
 8002666:	4770      	bx	lr

08002668 <ADC_ExternalTrigInjectedConvConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));

  /* Get the old register value */
  tmpreg = ADCx->CR2;
 8002668:	6883      	ldr	r3, [r0, #8]
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_Reset;
 800266a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
 800266e:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 8002670:	6081      	str	r1, [r0, #8]
 8002672:	4770      	bx	lr

08002674 <ADC_ExternalTrigInjectedConvCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 8002674:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002676:	b111      	cbz	r1, 800267e <ADC_ExternalTrigInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 8002678:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800267c:	e001      	b.n	8002682 <ADC_ExternalTrigInjectedConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC external event selection for injected group */
    ADCx->CR2 &= CR2_JEXTTRIG_Reset;
 800267e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002682:	6083      	str	r3, [r0, #8]
 8002684:	4770      	bx	lr

08002686 <ADC_SoftwareStartInjectedConvCmd>:

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 8002686:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002688:	b111      	cbz	r1, 8002690 <ADC_SoftwareStartInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 800268a:	f443 1302 	orr.w	r3, r3, #2129920	; 0x208000
 800268e:	e001      	b.n	8002694 <ADC_SoftwareStartInjectedConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC conversion on external event for injected group and stop the selected
       ADC injected conversion */
    ADCx->CR2 &= CR2_JEXTTRIG_JSWSTART_Reset;
 8002690:	f423 1302 	bic.w	r3, r3, #2129920	; 0x208000
 8002694:	6083      	str	r3, [r0, #8]
 8002696:	4770      	bx	lr

08002698 <ADC_GetSoftwareStartInjectedConvCmdStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of JSWSTART bit */
  if ((ADCx->CR2 & CR2_JSWSTART_Set) != (u32)RESET)
 8002698:	6880      	ldr	r0, [r0, #8]
    bitstatus = RESET;
  }

  /* Return the JSWSTART bit status */
  return  bitstatus;
}
 800269a:	f3c0 5040 	ubfx	r0, r0, #21, #1
 800269e:	4770      	bx	lr

080026a0 <ADC_InjectedChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80026a0:	2909      	cmp	r1, #9
*                       - ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, u8 ADC_Channel, u8 Rank, u8 ADC_SampleTime)
{
 80026a2:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80026a4:	d90c      	bls.n	80026c0 <ADC_InjectedChannelConfig+0x20>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
 80026a6:	f1a1 040a 	sub.w	r4, r1, #10

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 80026aa:	68c6      	ldr	r6, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
 80026ac:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80026b0:	2507      	movs	r5, #7
 80026b2:	40a5      	lsls	r5, r4
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 80026b4:	ea26 0505 	bic.w	r5, r6, r5
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3*(ADC_Channel - 10));
 80026b8:	40a3      	lsls	r3, r4
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 80026ba:	432b      	orrs	r3, r5
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 80026bc:	60c3      	str	r3, [r0, #12]
 80026be:	e009      	b.n	80026d4 <ADC_InjectedChannelConfig+0x34>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 80026c0:	6905      	ldr	r5, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 80026c2:	eb01 0641 	add.w	r6, r1, r1, lsl #1
 80026c6:	2407      	movs	r4, #7
 80026c8:	40b4      	lsls	r4, r6
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 80026ca:	ea25 0404 	bic.w	r4, r5, r4
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
 80026ce:	40b3      	lsls	r3, r6
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 80026d0:	4323      	orrs	r3, r4
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80026d2:	6103      	str	r3, [r0, #16]
  }

  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 80026d4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80026d6:	3202      	adds	r2, #2
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
 80026d8:	f3c3 5401 	ubfx	r4, r3, #20, #2
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
 80026dc:	1b12      	subs	r2, r2, r4
 80026de:	b2d2      	uxtb	r2, r2
 80026e0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80026e4:	241f      	movs	r4, #31
 80026e6:	4094      	lsls	r4, r2
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 80026e8:	ea23 0304 	bic.w	r3, r3, r4
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (u32)ADC_Channel << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
 80026ec:	4091      	lsls	r1, r2
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 80026ee:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 80026f0:	6381      	str	r1, [r0, #56]	; 0x38
 80026f2:	bd70      	pop	{r4, r5, r6, pc}

080026f4 <ADC_InjectedSequencerLengthConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 80026f4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
 80026f6:	3901      	subs	r1, #1
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
 80026f8:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 80026fc:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8002700:	6383      	str	r3, [r0, #56]	; 0x38
 8002702:	4770      	bx	lr

08002704 <ADC_SetInjectedOffset>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));  

  /* Set the selected injected channel data offset */
  *((vu32 *)((*(u32*)&ADCx) + ADC_InjectedChannel)) = (u32)Offset;
 8002704:	5042      	str	r2, [r0, r1]
 8002706:	4770      	bx	lr

08002708 <ADC_GetInjectedConversionValue>:
*                       - ADC_InjectedChannel_4: Injected Channel4 selected
* Output         : None
* Return         : The Data conversion value.
*******************************************************************************/
u16 ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, u8 ADC_InjectedChannel)
{
 8002708:	3128      	adds	r1, #40	; 0x28
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  /* Returns the selected injected channel conversion data value */
  return (u16) (*(vu32*) (((*(u32*)&ADCx) + ADC_InjectedChannel + JDR_Offset)));
 800270a:	5840      	ldr	r0, [r0, r1]
}
 800270c:	b280      	uxth	r0, r0
 800270e:	4770      	bx	lr

08002710 <ADC_AnalogWatchdogCmd>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));

  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8002710:	6843      	ldr	r3, [r0, #4]
  /* Clear AWDEN, AWDENJ and AWDSGL bits */
  tmpreg &= CR1_AWDMode_Reset;
 8002712:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002716:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
 800271a:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 800271c:	6041      	str	r1, [r0, #4]
 800271e:	4770      	bx	lr

08002720 <ADC_AnalogWatchdogThresholdsConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));

  /* Set the ADCx high threshold */
  ADCx->HTR = HighThreshold;
 8002720:	6241      	str	r1, [r0, #36]	; 0x24
  /* Set the ADCx low threshold */
  ADCx->LTR = LowThreshold;
 8002722:	6282      	str	r2, [r0, #40]	; 0x28
 8002724:	4770      	bx	lr

08002726 <ADC_AnalogWatchdogSingleChannelConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));

  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8002726:	6843      	ldr	r3, [r0, #4]
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= CR1_AWDCH_Reset;
 8002728:	f023 031f 	bic.w	r3, r3, #31
  /* Set the Analog watchdog channel */
  tmpreg |= ADC_Channel;
 800272c:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 800272e:	6041      	str	r1, [r0, #4]
 8002730:	4770      	bx	lr

08002732 <ADC_TempSensorVrefintCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
 8002732:	4b05      	ldr	r3, [pc, #20]	; (8002748 <ADC_TempSensorVrefintCmd+0x16>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 8002734:	689a      	ldr	r2, [r3, #8]
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002736:	b110      	cbz	r0, 800273e <ADC_TempSensorVrefintCmd+0xc>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 8002738:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800273c:	e001      	b.n	8002742 <ADC_TempSensorVrefintCmd+0x10>
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC1->CR2 &= CR2_TSVREFE_Reset;
 800273e:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8002742:	609a      	str	r2, [r3, #8]
 8002744:	4770      	bx	lr
 8002746:	bf00      	nop
 8002748:	40012400 	andmi	r2, r1, r0, lsl #8

0800274c <ADC_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (u8)RESET)
 800274c:	6803      	ldr	r3, [r0, #0]
 800274e:	4219      	tst	r1, r3
    bitstatus = RESET;
  }

  /* Return the ADC_FLAG status */
  return  bitstatus;
}
 8002750:	bf14      	ite	ne
 8002752:	2001      	movne	r0, #1
 8002754:	2000      	moveq	r0, #0
 8002756:	4770      	bx	lr

08002758 <ADC_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->SR = ~(u32)ADC_FLAG;
 8002758:	43c9      	mvns	r1, r1
 800275a:	6001      	str	r1, [r0, #0]
 800275c:	4770      	bx	lr

0800275e <ADC_GetITStatus>:

  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;

  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (u8)ADC_IT) ;
 800275e:	6843      	ldr	r3, [r0, #4]

  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (u32)RESET) && enablestatus)
 8002760:	6800      	ldr	r0, [r0, #0]
 8002762:	ea10 2011 	ands.w	r0, r0, r1, lsr #8
 8002766:	d004      	beq.n	8002772 <ADC_GetITStatus+0x14>

  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;

  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (u8)ADC_IT) ;
 8002768:	b2c9      	uxtb	r1, r1

  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (u32)RESET) && enablestatus)
 800276a:	4219      	tst	r1, r3
  {
    /* ADC_IT is set */
    bitstatus = SET;
 800276c:	bf14      	ite	ne
 800276e:	2001      	movne	r0, #1
 8002770:	2000      	moveq	r0, #0
    bitstatus = RESET;
  }

  /* Return the ADC_IT status */
  return  bitstatus;
}
 8002772:	4770      	bx	lr

08002774 <ADC_ClearITPendingBit>:

  /* Get the ADC IT index */
  itmask = (u8)(ADC_IT >> 8);

  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(u32)itmask;
 8002774:	ea6f 2111 	mvn.w	r1, r1, lsr #8
 8002778:	6001      	str	r1, [r0, #0]
 800277a:	4770      	bx	lr

0800277c <BKP_DeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BKP_DeInit(void)
{
 800277c:	b508      	push	{r3, lr}
  RCC_BackupResetCmd(ENABLE);
 800277e:	2001      	movs	r0, #1
 8002780:	f000 fefe 	bl	8003580 <RCC_BackupResetCmd>
  RCC_BackupResetCmd(DISABLE);
}
 8002784:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
* Return         : None
*******************************************************************************/
void BKP_DeInit(void)
{
  RCC_BackupResetCmd(ENABLE);
  RCC_BackupResetCmd(DISABLE);
 8002788:	2000      	movs	r0, #0
 800278a:	f000 bef9 	b.w	8003580 <RCC_BackupResetCmd>

0800278e <BKP_TamperPinLevelConfig>:
void BKP_TamperPinLevelConfig(u16 BKP_TamperPinLevel)
{
  /* Check the parameters */
  assert_param(IS_BKP_TAMPER_PIN_LEVEL(BKP_TamperPinLevel));

  *(vu32 *) CR_TPAL_BB = BKP_TamperPinLevel;
 800278e:	4b01      	ldr	r3, [pc, #4]	; (8002794 <BKP_TamperPinLevelConfig+0x6>)
 8002790:	6018      	str	r0, [r3, #0]
 8002792:	4770      	bx	lr
 8002794:	420d8604 	andmi	r8, sp, #4, 12	; 0x400000

08002798 <BKP_TamperPinCmd>:
void BKP_TamperPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_TPE_BB = (u32)NewState;
 8002798:	4b01      	ldr	r3, [pc, #4]	; (80027a0 <BKP_TamperPinCmd+0x8>)
 800279a:	6018      	str	r0, [r3, #0]
 800279c:	4770      	bx	lr
 800279e:	bf00      	nop
 80027a0:	420d8600 	andmi	r8, sp, #0, 12

080027a4 <BKP_ITConfig>:
void BKP_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_TPIE_BB = (u32)NewState;
 80027a4:	4b01      	ldr	r3, [pc, #4]	; (80027ac <BKP_ITConfig+0x8>)
 80027a6:	6018      	str	r0, [r3, #0]
 80027a8:	4770      	bx	lr
 80027aa:	bf00      	nop
 80027ac:	420d8688 	andmi	r8, sp, #136, 12	; 0x8800000

080027b0 <BKP_RTCOutputConfig>:
  u16 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_BKP_RTC_OUTPUT_SOURCE(BKP_RTCOutputSource));

  tmpreg = BKP->RTCCR;
 80027b0:	4a04      	ldr	r2, [pc, #16]	; (80027c4 <BKP_RTCOutputConfig+0x14>)
 80027b2:	8d93      	ldrh	r3, [r2, #44]	; 0x2c

  /* Clear CCO, ASOE and ASOS bits */
  tmpreg &= RTCCR_Mask;
 80027b4:	f423 7360 	bic.w	r3, r3, #896	; 0x380
 80027b8:	041b      	lsls	r3, r3, #16
 80027ba:	0c1b      	lsrs	r3, r3, #16
  
  /* Set CCO, ASOE and ASOS bits according to BKP_RTCOutputSource value */
  tmpreg |= BKP_RTCOutputSource;
 80027bc:	4318      	orrs	r0, r3

  /* Store the new value */
  BKP->RTCCR = tmpreg;
 80027be:	8590      	strh	r0, [r2, #44]	; 0x2c
 80027c0:	4770      	bx	lr
 80027c2:	bf00      	nop
 80027c4:	40006c00 	andmi	r6, r0, r0, lsl #24

080027c8 <BKP_SetRTCCalibrationValue>:
  u16 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_BKP_CALIBRATION_VALUE(CalibrationValue));

  tmpreg = BKP->RTCCR;
 80027c8:	4a04      	ldr	r2, [pc, #16]	; (80027dc <BKP_SetRTCCalibrationValue+0x14>)
 80027ca:	8d93      	ldrh	r3, [r2, #44]	; 0x2c

  /* Clear CAL[6:0] bits */
  tmpreg &= RTCCR_CAL_Mask;
 80027cc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80027d0:	041b      	lsls	r3, r3, #16
 80027d2:	0c1b      	lsrs	r3, r3, #16

  /* Set CAL[6:0] bits according to CalibrationValue value */
  tmpreg |= CalibrationValue;
 80027d4:	4318      	orrs	r0, r3

  /* Store the new value */
  BKP->RTCCR = tmpreg;
 80027d6:	8590      	strh	r0, [r2, #44]	; 0x2c
 80027d8:	4770      	bx	lr
 80027da:	bf00      	nop
 80027dc:	40006c00 	andmi	r6, r0, r0, lsl #24

080027e0 <BKP_WriteBackupRegister>:
void BKP_WriteBackupRegister(u16 BKP_DR, u16 Data)
{
  /* Check the parameters */
  assert_param(IS_BKP_DR(BKP_DR));

  *(vu16 *) (BKP_BASE + BKP_DR) = Data;
 80027e0:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80027e4:	f500 40d8 	add.w	r0, r0, #27648	; 0x6c00
 80027e8:	8001      	strh	r1, [r0, #0]
 80027ea:	4770      	bx	lr

080027ec <BKP_ReadBackupRegister>:
u16 BKP_ReadBackupRegister(u16 BKP_DR)
{
  /* Check the parameters */
  assert_param(IS_BKP_DR(BKP_DR));

  return (*(vu16 *) (BKP_BASE + BKP_DR));
 80027ec:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80027f0:	f500 40d8 	add.w	r0, r0, #27648	; 0x6c00
 80027f4:	8800      	ldrh	r0, [r0, #0]
}
 80027f6:	b280      	uxth	r0, r0
 80027f8:	4770      	bx	lr

080027fa <BKP_GetFlagStatus>:
* Output         : None
* Return         : The new state of the Tamper Pin Event flag (SET or RESET).
*******************************************************************************/
FlagStatus BKP_GetFlagStatus(void)
{
  return (FlagStatus)(*(vu32 *) CSR_TEF_BB);
 80027fa:	4b02      	ldr	r3, [pc, #8]	; (8002804 <BKP_GetFlagStatus+0xa>)
 80027fc:	6818      	ldr	r0, [r3, #0]
}
 80027fe:	b2c0      	uxtb	r0, r0
 8002800:	4770      	bx	lr
 8002802:	bf00      	nop
 8002804:	420d86a0 	andmi	r8, sp, #160, 12	; 0xa000000

08002808 <BKP_ClearFlag>:
* Return         : None
*******************************************************************************/
void BKP_ClearFlag(void)
{
  /* Set CTE bit to clear Tamper Pin Event flag */
  BKP->CSR |= CSR_CTE_Set;
 8002808:	4a03      	ldr	r2, [pc, #12]	; (8002818 <BKP_ClearFlag+0x10>)
 800280a:	8e93      	ldrh	r3, [r2, #52]	; 0x34
 800280c:	b29b      	uxth	r3, r3
 800280e:	f043 0301 	orr.w	r3, r3, #1
 8002812:	8693      	strh	r3, [r2, #52]	; 0x34
 8002814:	4770      	bx	lr
 8002816:	bf00      	nop
 8002818:	40006c00 	andmi	r6, r0, r0, lsl #24

0800281c <BKP_GetITStatus>:
* Output         : None
* Return         : The new state of the Tamper Pin Interrupt (SET or RESET).
*******************************************************************************/
ITStatus BKP_GetITStatus(void)
{
  return (ITStatus)(*(vu32 *) CSR_TIF_BB);
 800281c:	4b01      	ldr	r3, [pc, #4]	; (8002824 <BKP_GetITStatus+0x8>)
 800281e:	6818      	ldr	r0, [r3, #0]
}
 8002820:	b2c0      	uxtb	r0, r0
 8002822:	4770      	bx	lr
 8002824:	420d86a4 	andmi	r8, sp, #164, 12	; 0xa400000

08002828 <BKP_ClearITPendingBit>:
* Return         : None
*******************************************************************************/
void BKP_ClearITPendingBit(void)
{
  /* Set CTI bit to clear Tamper Pin Interrupt pending bit */
  BKP->CSR |= CSR_CTI_Set;
 8002828:	4a03      	ldr	r2, [pc, #12]	; (8002838 <BKP_ClearITPendingBit+0x10>)
 800282a:	8e93      	ldrh	r3, [r2, #52]	; 0x34
 800282c:	b29b      	uxth	r3, r3
 800282e:	f043 0302 	orr.w	r3, r3, #2
 8002832:	8693      	strh	r3, [r2, #52]	; 0x34
 8002834:	4770      	bx	lr
 8002836:	bf00      	nop
 8002838:	40006c00 	andmi	r6, r0, r0, lsl #24

0800283c <FLASH_SetLatency>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Sets the Latency value */
  FLASH->ACR &= ACR_LATENCY_Mask;
 800283c:	4b04      	ldr	r3, [pc, #16]	; (8002850 <FLASH_SetLatency+0x14>)
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8002844:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_Latency;
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	4310      	orrs	r0, r2
 800284a:	6018      	str	r0, [r3, #0]
 800284c:	4770      	bx	lr
 800284e:	bf00      	nop
 8002850:	40022000 	andmi	r2, r2, r0

08002854 <FLASH_HalfCycleAccessCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_HALFCYCLEACCESS_STATE(FLASH_HalfCycleAccess));
  
  /* Enable or disable the Half cycle access */
  FLASH->ACR &= ACR_HLFCYA_Mask;
 8002854:	4b04      	ldr	r3, [pc, #16]	; (8002868 <FLASH_HalfCycleAccessCmd+0x14>)
 8002856:	681a      	ldr	r2, [r3, #0]
 8002858:	f022 0208 	bic.w	r2, r2, #8
 800285c:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_HalfCycleAccess;
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	4310      	orrs	r0, r2
 8002862:	6018      	str	r0, [r3, #0]
 8002864:	4770      	bx	lr
 8002866:	bf00      	nop
 8002868:	40022000 	andmi	r2, r2, r0

0800286c <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 800286c:	4b04      	ldr	r3, [pc, #16]	; (8002880 <FLASH_PrefetchBufferCmd+0x14>)
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	f022 0210 	bic.w	r2, r2, #16
 8002874:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 8002876:	681a      	ldr	r2, [r3, #0]
 8002878:	4310      	orrs	r0, r2
 800287a:	6018      	str	r0, [r3, #0]
 800287c:	4770      	bx	lr
 800287e:	bf00      	nop
 8002880:	40022000 	andmi	r2, r2, r0

08002884 <FLASH_Unlock>:
* Return         : None
*******************************************************************************/
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 8002884:	4b03      	ldr	r3, [pc, #12]	; (8002894 <FLASH_Unlock+0x10>)
 8002886:	4a04      	ldr	r2, [pc, #16]	; (8002898 <FLASH_Unlock+0x14>)
 8002888:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 800288a:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 800288e:	605a      	str	r2, [r3, #4]
 8002890:	4770      	bx	lr
 8002892:	bf00      	nop
 8002894:	40022000 	andmi	r2, r2, r0
 8002898:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123

0800289c <FLASH_Lock>:
* Return         : None
*******************************************************************************/
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
 800289c:	4a02      	ldr	r2, [pc, #8]	; (80028a8 <FLASH_Lock+0xc>)
 800289e:	6913      	ldr	r3, [r2, #16]
 80028a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80028a4:	6113      	str	r3, [r2, #16]
 80028a6:	4770      	bx	lr
 80028a8:	40022000 	andmi	r2, r2, r0

080028ac <FLASH_GetUserOptionByte>:
*                  and RST_STDBY(Bit2).
*******************************************************************************/
u32 FLASH_GetUserOptionByte(void)
{
  /* Return the User Option Byte */
  return (u32)(FLASH->OBR >> 2);
 80028ac:	4b01      	ldr	r3, [pc, #4]	; (80028b4 <FLASH_GetUserOptionByte+0x8>)
 80028ae:	69d8      	ldr	r0, [r3, #28]
}
 80028b0:	0880      	lsrs	r0, r0, #2
 80028b2:	4770      	bx	lr
 80028b4:	40022000 	andmi	r2, r2, r0

080028b8 <FLASH_GetWriteProtectionOptionByte>:
* Return         : The FLASH Write Protection  Option Bytes Register value
*******************************************************************************/
u32 FLASH_GetWriteProtectionOptionByte(void)
{
  /* Return the Falsh write protection Register value */
  return (u32)(FLASH->WRPR);
 80028b8:	4b01      	ldr	r3, [pc, #4]	; (80028c0 <FLASH_GetWriteProtectionOptionByte+0x8>)
 80028ba:	6a18      	ldr	r0, [r3, #32]
}
 80028bc:	4770      	bx	lr
 80028be:	bf00      	nop
 80028c0:	40022000 	andmi	r2, r2, r0

080028c4 <FLASH_GetReadOutProtectionStatus>:
*******************************************************************************/
FlagStatus FLASH_GetReadOutProtectionStatus(void)
{
  FlagStatus readoutstatus = RESET;

  if ((FLASH->OBR & RDPRT_Mask) != (u32)RESET)
 80028c4:	4b02      	ldr	r3, [pc, #8]	; (80028d0 <FLASH_GetReadOutProtectionStatus+0xc>)
 80028c6:	69d8      	ldr	r0, [r3, #28]
  else
  {
    readoutstatus = RESET;
  }
  return readoutstatus;
}
 80028c8:	f3c0 0040 	ubfx	r0, r0, #1, #1
 80028cc:	4770      	bx	lr
 80028ce:	bf00      	nop
 80028d0:	40022000 	andmi	r2, r2, r0

080028d4 <FLASH_GetPrefetchBufferStatus>:
*******************************************************************************/
FlagStatus FLASH_GetPrefetchBufferStatus(void)
{
  FlagStatus bitstatus = RESET;
  
  if ((FLASH->ACR & ACR_PRFTBS_Mask) != (u32)RESET)
 80028d4:	4b02      	ldr	r3, [pc, #8]	; (80028e0 <FLASH_GetPrefetchBufferStatus+0xc>)
 80028d6:	6818      	ldr	r0, [r3, #0]
  {
    bitstatus = RESET;
  }
  /* Return the new state of FLASH Prefetch Buffer Status (SET or RESET) */
  return bitstatus; 
}
 80028d8:	f3c0 1040 	ubfx	r0, r0, #5, #1
 80028dc:	4770      	bx	lr
 80028de:	bf00      	nop
 80028e0:	40022000 	andmi	r2, r2, r0

080028e4 <FLASH_ITConfig>:
*                       - FLASH_IT_EOP: FLASH end of operation Interrupt
* Output         : None
* Return         : None 
*******************************************************************************/
void FLASH_ITConfig(u16 FLASH_IT, FunctionalState NewState)
{
 80028e4:	4b04      	ldr	r3, [pc, #16]	; (80028f8 <FLASH_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 80028e6:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
 80028e8:	b109      	cbz	r1, 80028ee <FLASH_ITConfig+0xa>
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 80028ea:	4310      	orrs	r0, r2
 80028ec:	e001      	b.n	80028f2 <FLASH_ITConfig+0xe>
  }
  else
  {
    /* Disable the interrupt sources */
    FLASH->CR &= ~(u32)FLASH_IT;
 80028ee:	ea22 0000 	bic.w	r0, r2, r0
 80028f2:	6118      	str	r0, [r3, #16]
 80028f4:	4770      	bx	lr
 80028f6:	bf00      	nop
 80028f8:	40022000 	andmi	r2, r2, r0

080028fc <FLASH_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;

  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
 80028fc:	2801      	cmp	r0, #1
 80028fe:	4b06      	ldr	r3, [pc, #24]	; (8002918 <FLASH_GetFlagStatus+0x1c>)
 8002900:	d103      	bne.n	800290a <FLASH_GetFlagStatus+0xe>
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (u32)RESET)
 8002902:	69d8      	ldr	r0, [r3, #28]
    {
      bitstatus = SET;
    }
    else
    {
      bitstatus = RESET;
 8002904:	f000 0001 	and.w	r0, r0, #1
 8002908:	4770      	bx	lr
    }
  }
  else
  {
   if((FLASH->SR & FLASH_FLAG) != (u32)RESET)
 800290a:	68db      	ldr	r3, [r3, #12]
 800290c:	4218      	tst	r0, r3
    {
      bitstatus = SET;
    }
    else
    {
      bitstatus = RESET;
 800290e:	bf14      	ite	ne
 8002910:	2001      	movne	r0, #1
 8002912:	2000      	moveq	r0, #0
      bitstatus = RESET;
    }
  }
  /* Return the new state of FLASH_FLAG (SET or RESET) */
  return bitstatus;
}
 8002914:	4770      	bx	lr
 8002916:	bf00      	nop
 8002918:	40022000 	andmi	r2, r2, r0

0800291c <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 800291c:	4b01      	ldr	r3, [pc, #4]	; (8002924 <FLASH_ClearFlag+0x8>)
 800291e:	60d8      	str	r0, [r3, #12]
 8002920:	4770      	bx	lr
 8002922:	bf00      	nop
 8002924:	40022000 	andmi	r2, r2, r0

08002928 <FLASH_GetStatus>:
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8002928:	4b08      	ldr	r3, [pc, #32]	; (800294c <FLASH_GetStatus+0x24>)
 800292a:	68da      	ldr	r2, [r3, #12]
 800292c:	07d1      	lsls	r1, r2, #31
 800292e:	d409      	bmi.n	8002944 <FLASH_GetStatus+0x1c>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 8002930:	68da      	ldr	r2, [r3, #12]
 8002932:	0752      	lsls	r2, r2, #29
 8002934:	d408      	bmi.n	8002948 <FLASH_GetStatus+0x20>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 8002936:	68db      	ldr	r3, [r3, #12]
 8002938:	f013 0f10 	tst.w	r3, #16
      {
        flashstatus = FLASH_ERROR_WRP;
      }
      else
      {
        flashstatus = FLASH_COMPLETE;
 800293c:	bf14      	ite	ne
 800293e:	2003      	movne	r0, #3
 8002940:	2004      	moveq	r0, #4
 8002942:	4770      	bx	lr
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
  {
    flashstatus = FLASH_BUSY;
 8002944:	2001      	movs	r0, #1
 8002946:	4770      	bx	lr
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
    { 
      flashstatus = FLASH_ERROR_PG;
 8002948:	2002      	movs	r0, #2
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 800294a:	4770      	bx	lr
 800294c:	40022000 	andmi	r2, r2, r0

08002950 <FLASH_WaitForLastOperation>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8002950:	b513      	push	{r0, r1, r4, lr}
 8002952:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();
 8002954:	f7ff ffe8 	bl	8002928 <FLASH_GetStatus>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 8002958:	2801      	cmp	r0, #1
 800295a:	d10f      	bne.n	800297c <FLASH_WaitForLastOperation+0x2c>
 800295c:	b164      	cbz	r4, 8002978 <FLASH_WaitForLastOperation+0x28>
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 800295e:	2300      	movs	r3, #0
 8002960:	9301      	str	r3, [sp, #4]

  for(i = 0xFF; i != 0; i--)
 8002962:	23ff      	movs	r3, #255	; 0xff
 8002964:	9301      	str	r3, [sp, #4]
 8002966:	9b01      	ldr	r3, [sp, #4]
 8002968:	b113      	cbz	r3, 8002970 <FLASH_WaitForLastOperation+0x20>
 800296a:	9b01      	ldr	r3, [sp, #4]
 800296c:	3b01      	subs	r3, #1
 800296e:	e7f9      	b.n	8002964 <FLASH_WaitForLastOperation+0x14>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
  {
    delay();
    status = FLASH_GetStatus();
 8002970:	f7ff ffda 	bl	8002928 <FLASH_GetStatus>
    Timeout--;
 8002974:	3c01      	subs	r4, #1
 8002976:	e7ef      	b.n	8002958 <FLASH_WaitForLastOperation+0x8>
  }

  if(Timeout == 0x00 )
  {
    status = FLASH_TIMEOUT;
 8002978:	2005      	movs	r0, #5
 800297a:	e002      	b.n	8002982 <FLASH_WaitForLastOperation+0x32>
 800297c:	2c00      	cmp	r4, #0
 800297e:	bf08      	it	eq
 8002980:	2005      	moveq	r0, #5
  }

  /* Return the operation status */
  return status;
}
 8002982:	b002      	add	sp, #8
 8002984:	bd10      	pop	{r4, pc}

08002986 <FLASH_ErasePage>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ErasePage(u32 Page_Address)
{
 8002986:	b538      	push	{r3, r4, r5, lr}
 8002988:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 800298a:	f640 70ff 	movw	r0, #4095	; 0xfff
 800298e:	f7ff ffdf 	bl	8002950 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8002992:	2804      	cmp	r0, #4
 8002994:	d114      	bne.n	80029c0 <FLASH_ErasePage+0x3a>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8002996:	4c0b      	ldr	r4, [pc, #44]	; (80029c4 <FLASH_ErasePage+0x3e>)
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8002998:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 800299c:	6923      	ldr	r3, [r4, #16]
 800299e:	f043 0302 	orr.w	r3, r3, #2
 80029a2:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 80029a4:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 80029a6:	6923      	ldr	r3, [r4, #16]
 80029a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80029ac:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80029ae:	f7ff ffcf 	bl	8002950 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 80029b2:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
 80029b4:	bf1f      	itttt	ne
 80029b6:	f641 73fd 	movwne	r3, #8189	; 0x1ffd
 80029ba:	6922      	ldrne	r2, [r4, #16]
 80029bc:	4013      	andne	r3, r2
 80029be:	6123      	strne	r3, [r4, #16]
    }
  }
  /* Return the Erase Status */
  return status;
}
 80029c0:	bd38      	pop	{r3, r4, r5, pc}
 80029c2:	bf00      	nop
 80029c4:	40022000 	andmi	r2, r2, r0

080029c8 <FLASH_EraseAllPages>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseAllPages(void)
{
 80029c8:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 80029ca:	f640 70ff 	movw	r0, #4095	; 0xfff
 80029ce:	f7ff ffbf 	bl	8002950 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80029d2:	2804      	cmp	r0, #4
 80029d4:	d113      	bne.n	80029fe <FLASH_EraseAllPages+0x36>
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 80029d6:	4c0a      	ldr	r4, [pc, #40]	; (8002a00 <FLASH_EraseAllPages+0x38>)
     FLASH->CR |= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80029d8:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 80029dc:	6923      	ldr	r3, [r4, #16]
 80029de:	f043 0304 	orr.w	r3, r3, #4
 80029e2:	6123      	str	r3, [r4, #16]
     FLASH->CR |= CR_STRT_Set;
 80029e4:	6923      	ldr	r3, [r4, #16]
 80029e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80029ea:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80029ec:	f7ff ffb0 	bl	8002950 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 80029f0:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= CR_MER_Reset;
 80029f2:	bf1f      	itttt	ne
 80029f4:	f641 73fb 	movwne	r3, #8187	; 0x1ffb
 80029f8:	6922      	ldrne	r2, [r4, #16]
 80029fa:	4013      	andne	r3, r2
 80029fc:	6123      	strne	r3, [r4, #16]
    }
  }	   
  /* Return the Erase Status */
  return status;
}
 80029fe:	bd10      	pop	{r4, pc}
 8002a00:	40022000 	andmi	r2, r2, r0

08002a04 <FLASH_EraseOptionBytes>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseOptionBytes(void)
{
 8002a04:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8002a06:	f640 70ff 	movw	r0, #4095	; 0xfff
 8002a0a:	f7ff ffa1 	bl	8002950 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 8002a0e:	2804      	cmp	r0, #4
 8002a10:	d129      	bne.n	8002a66 <FLASH_EraseOptionBytes+0x62>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8002a12:	4c15      	ldr	r4, [pc, #84]	; (8002a68 <FLASH_EraseOptionBytes+0x64>)
 8002a14:	4b15      	ldr	r3, [pc, #84]	; (8002a6c <FLASH_EraseOptionBytes+0x68>)
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8002a16:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8002a1a:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8002a1c:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8002a20:	60a3      	str	r3, [r4, #8]
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 8002a22:	6923      	ldr	r3, [r4, #16]
 8002a24:	f043 0320 	orr.w	r3, r3, #32
 8002a28:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 8002a2a:	6923      	ldr	r3, [r4, #16]
 8002a2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a30:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8002a32:	f7ff ff8d 	bl	8002950 <FLASH_WaitForLastOperation>
    
    if(status == FLASH_COMPLETE)
 8002a36:	2804      	cmp	r0, #4
 8002a38:	d10e      	bne.n	8002a58 <FLASH_EraseOptionBytes+0x54>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8002a3a:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8002a3e:	6922      	ldr	r2, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002a40:	200f      	movs	r0, #15
    status = FLASH_WaitForLastOperation(EraseTimeout);
    
    if(status == FLASH_COMPLETE)
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8002a42:	4013      	ands	r3, r2
 8002a44:	6123      	str	r3, [r4, #16]
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 8002a46:	6923      	ldr	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 8002a48:	22a5      	movs	r2, #165	; 0xa5
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 8002a4a:	f043 0310 	orr.w	r3, r3, #16
 8002a4e:	6123      	str	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 8002a50:	4b07      	ldr	r3, [pc, #28]	; (8002a70 <FLASH_EraseOptionBytes+0x6c>)
 8002a52:	801a      	strh	r2, [r3, #0]

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002a54:	f7ff ff7c 	bl	8002950 <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_OPTPG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 8002a58:	2801      	cmp	r0, #1
      {
        /* Disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8002a5a:	bf1f      	itttt	ne
 8002a5c:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8002a60:	6922      	ldrne	r2, [r4, #16]
 8002a62:	4013      	andne	r3, r2
 8002a64:	6123      	strne	r3, [r4, #16]
      }
    }  
  }
  /* Return the erase status */
  return status;
}
 8002a66:	bd10      	pop	{r4, pc}
 8002a68:	40022000 	andmi	r2, r2, r0
 8002a6c:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123
 8002a70:	1ffff800 	svcne	0x00fff800

08002a74 <FLASH_ProgramWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 8002a74:	b570      	push	{r4, r5, r6, lr}
 8002a76:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002a78:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 8002a7a:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002a7c:	f7ff ff68 	bl	8002950 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8002a80:	2804      	cmp	r0, #4
 8002a82:	d117      	bne.n	8002ab4 <FLASH_ProgramWord+0x40>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8002a84:	4c0c      	ldr	r4, [pc, #48]	; (8002ab8 <FLASH_ProgramWord+0x44>)
  
    *(vu16*)Address = (u16)Data;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002a86:	200f      	movs	r0, #15
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8002a88:	6923      	ldr	r3, [r4, #16]
 8002a8a:	f043 0301 	orr.w	r3, r3, #1
 8002a8e:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = (u16)Data;
 8002a90:	b2ab      	uxth	r3, r5
 8002a92:	8033      	strh	r3, [r6, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002a94:	f7ff ff5c 	bl	8002950 <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 8002a98:	2804      	cmp	r0, #4
 8002a9a:	d104      	bne.n	8002aa6 <FLASH_ProgramWord+0x32>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(vu16*)(Address + 2) = Data >> 16;
 8002a9c:	0c2d      	lsrs	r5, r5, #16
 8002a9e:	8075      	strh	r5, [r6, #2]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002aa0:	200f      	movs	r0, #15
 8002aa2:	f7ff ff55 	bl	8002950 <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_PG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 8002aa6:	2801      	cmp	r0, #1
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 8002aa8:	bf1f      	itttt	ne
 8002aaa:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 8002aae:	6922      	ldrne	r2, [r4, #16]
 8002ab0:	4013      	andne	r3, r2
 8002ab2:	6123      	strne	r3, [r4, #16]
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 8002ab4:	bd70      	pop	{r4, r5, r6, pc}
 8002ab6:	bf00      	nop
 8002ab8:	40022000 	andmi	r2, r2, r0

08002abc <FLASH_ProgramHalfWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 8002abc:	b570      	push	{r4, r5, r6, lr}
 8002abe:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002ac0:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 8002ac2:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002ac4:	f7ff ff44 	bl	8002950 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8002ac8:	2804      	cmp	r0, #4
 8002aca:	d10f      	bne.n	8002aec <FLASH_ProgramHalfWord+0x30>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8002acc:	4c08      	ldr	r4, [pc, #32]	; (8002af0 <FLASH_ProgramHalfWord+0x34>)
  
    *(vu16*)Address = Data;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002ace:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8002ad0:	6923      	ldr	r3, [r4, #16]
 8002ad2:	f043 0301 	orr.w	r3, r3, #1
 8002ad6:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = Data;
 8002ad8:	802e      	strh	r6, [r5, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002ada:	f7ff ff39 	bl	8002950 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8002ade:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 8002ae0:	bf1f      	itttt	ne
 8002ae2:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 8002ae6:	6922      	ldrne	r2, [r4, #16]
 8002ae8:	4013      	andne	r3, r2
 8002aea:	6123      	strne	r3, [r4, #16]
    }
  } 
  /* Return the Program Status */
  return status;
}
 8002aec:	bd70      	pop	{r4, r5, r6, pc}
 8002aee:	bf00      	nop
 8002af0:	40022000 	andmi	r2, r2, r0

08002af4 <FLASH_ProgramOptionByteData>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 8002af4:	b570      	push	{r4, r5, r6, lr}
 8002af6:	4606      	mov	r6, r0
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002af8:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 8002afa:	460d      	mov	r5, r1
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002afc:	f7ff ff28 	bl	8002950 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 8002b00:	2804      	cmp	r0, #4
 8002b02:	d115      	bne.n	8002b30 <FLASH_ProgramOptionByteData+0x3c>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8002b04:	4c0b      	ldr	r4, [pc, #44]	; (8002b34 <FLASH_ProgramOptionByteData+0x40>)
 8002b06:	4b0c      	ldr	r3, [pc, #48]	; (8002b38 <FLASH_ProgramOptionByteData+0x44>)
    FLASH->OPTKEYR = FLASH_KEY2;

    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
    *(vu16*)Address = Data;
 8002b08:	b2ad      	uxth	r5, r5
  status = FLASH_WaitForLastOperation(ProgramTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8002b0a:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8002b0c:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8002b10:	60a3      	str	r3, [r4, #8]

    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8002b12:	6923      	ldr	r3, [r4, #16]
    *(vu16*)Address = Data;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002b14:	200f      	movs	r0, #15
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;

    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8002b16:	f043 0310 	orr.w	r3, r3, #16
 8002b1a:	6123      	str	r3, [r4, #16]
    *(vu16*)Address = Data;
 8002b1c:	8035      	strh	r5, [r6, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002b1e:	f7ff ff17 	bl	8002950 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8002b22:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8002b24:	bf1f      	itttt	ne
 8002b26:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8002b2a:	6922      	ldrne	r2, [r4, #16]
 8002b2c:	4013      	andne	r3, r2
 8002b2e:	6123      	strne	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte Data Program Status */
  return status;      
}
 8002b30:	bd70      	pop	{r4, r5, r6, pc}
 8002b32:	bf00      	nop
 8002b34:	40022000 	andmi	r2, r2, r0
 8002b38:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123

08002b3c <FLASH_EnableWriteProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EnableWriteProtection(u32 FLASH_Pages)
{
 8002b3c:	b510      	push	{r4, lr}
 8002b3e:	4604      	mov	r4, r0
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002b40:	200f      	movs	r0, #15
 8002b42:	f7ff ff05 	bl	8002950 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8002b46:	2804      	cmp	r0, #4
 8002b48:	d141      	bne.n	8002bce <FLASH_EnableWriteProtection+0x92>
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
 8002b4a:	43e4      	mvns	r4, r4
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8002b4c:	4b20      	ldr	r3, [pc, #128]	; (8002bd0 <FLASH_EnableWriteProtection+0x94>)
 8002b4e:	4a21      	ldr	r2, [pc, #132]	; (8002bd4 <FLASH_EnableWriteProtection+0x98>)
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
 8002b50:	b2e1      	uxtb	r1, r4
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8002b52:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8002b54:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8002b58:	609a      	str	r2, [r3, #8]
    FLASH->CR |= CR_OPTPG_Set;
 8002b5a:	691a      	ldr	r2, [r3, #16]

    if(WRP0_Data != 0xFF)
 8002b5c:	29ff      	cmp	r1, #255	; 0xff
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 8002b5e:	f042 0210 	orr.w	r2, r2, #16
 8002b62:	611a      	str	r2, [r3, #16]

    if(WRP0_Data != 0xFF)
 8002b64:	d104      	bne.n	8002b70 <FLASH_EnableWriteProtection+0x34>
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
 8002b66:	f3c4 2307 	ubfx	r3, r4, #8, #8
      OB->WRP0 = WRP0_Data;
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8002b6a:	2bff      	cmp	r3, #255	; 0xff
 8002b6c:	d108      	bne.n	8002b80 <FLASH_EnableWriteProtection+0x44>
 8002b6e:	e00f      	b.n	8002b90 <FLASH_EnableWriteProtection+0x54>
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;

    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 8002b70:	4b19      	ldr	r3, [pc, #100]	; (8002bd8 <FLASH_EnableWriteProtection+0x9c>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002b72:	200f      	movs	r0, #15
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;

    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 8002b74:	8119      	strh	r1, [r3, #8]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002b76:	f7ff feeb 	bl	8002950 <FLASH_WaitForLastOperation>
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8002b7a:	2804      	cmp	r0, #4
 8002b7c:	d11f      	bne.n	8002bbe <FLASH_EnableWriteProtection+0x82>
 8002b7e:	e7f2      	b.n	8002b66 <FLASH_EnableWriteProtection+0x2a>
    {
      OB->WRP1 = WRP1_Data;
 8002b80:	4a15      	ldr	r2, [pc, #84]	; (8002bd8 <FLASH_EnableWriteProtection+0x9c>)
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
 8002b82:	b29b      	uxth	r3, r3
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
    {
      OB->WRP1 = WRP1_Data;
 8002b84:	8153      	strh	r3, [r2, #10]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002b86:	200f      	movs	r0, #15
 8002b88:	f7ff fee2 	bl	8002950 <FLASH_WaitForLastOperation>
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8002b8c:	2804      	cmp	r0, #4
 8002b8e:	d116      	bne.n	8002bbe <FLASH_EnableWriteProtection+0x82>
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
 8002b90:	f3c4 4307 	ubfx	r3, r4, #16, #8
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8002b94:	2bff      	cmp	r3, #255	; 0xff
 8002b96:	d007      	beq.n	8002ba8 <FLASH_EnableWriteProtection+0x6c>
    {
      OB->WRP2 = WRP2_Data;
 8002b98:	4a0f      	ldr	r2, [pc, #60]	; (8002bd8 <FLASH_EnableWriteProtection+0x9c>)
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
 8002b9a:	b29b      	uxth	r3, r3
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
    {
      OB->WRP2 = WRP2_Data;
 8002b9c:	8193      	strh	r3, [r2, #12]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002b9e:	200f      	movs	r0, #15
 8002ba0:	f7ff fed6 	bl	8002950 <FLASH_WaitForLastOperation>
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8002ba4:	2804      	cmp	r0, #4
 8002ba6:	d10a      	bne.n	8002bbe <FLASH_EnableWriteProtection+0x82>
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
 8002ba8:	0e24      	lsrs	r4, r4, #24
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8002baa:	2cff      	cmp	r4, #255	; 0xff
 8002bac:	d101      	bne.n	8002bb2 <FLASH_EnableWriteProtection+0x76>
 8002bae:	2004      	movs	r0, #4
 8002bb0:	e007      	b.n	8002bc2 <FLASH_EnableWriteProtection+0x86>
    {
      OB->WRP3 = WRP3_Data;
 8002bb2:	4b09      	ldr	r3, [pc, #36]	; (8002bd8 <FLASH_EnableWriteProtection+0x9c>)
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
 8002bb4:	b2a4      	uxth	r4, r4
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
    {
      OB->WRP3 = WRP3_Data;
 8002bb6:	81dc      	strh	r4, [r3, #14]
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002bb8:	200f      	movs	r0, #15
 8002bba:	f7ff fec9 	bl	8002950 <FLASH_WaitForLastOperation>
    }
          
    if(status != FLASH_BUSY)
 8002bbe:	2801      	cmp	r0, #1
 8002bc0:	d005      	beq.n	8002bce <FLASH_EnableWriteProtection+0x92>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8002bc2:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8002bc6:	4a02      	ldr	r2, [pc, #8]	; (8002bd0 <FLASH_EnableWriteProtection+0x94>)
 8002bc8:	6911      	ldr	r1, [r2, #16]
 8002bca:	400b      	ands	r3, r1
 8002bcc:	6113      	str	r3, [r2, #16]
    }
  } 
  /* Return the write protection operation Status */
  return status;       
}
 8002bce:	bd10      	pop	{r4, pc}
 8002bd0:	40022000 	andmi	r2, r2, r0
 8002bd4:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123
 8002bd8:	1ffff800 	svcne	0x00fff800

08002bdc <FLASH_ReadOutProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState)
{
 8002bdc:	b538      	push	{r3, r4, r5, lr}
 8002bde:	4605      	mov	r5, r0
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  status = FLASH_WaitForLastOperation(EraseTimeout);
 8002be0:	f640 70ff 	movw	r0, #4095	; 0xfff
 8002be4:	f7ff feb4 	bl	8002950 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 8002be8:	2804      	cmp	r0, #4
 8002bea:	d136      	bne.n	8002c5a <FLASH_ReadOutProtection+0x7e>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8002bec:	4c1b      	ldr	r4, [pc, #108]	; (8002c5c <FLASH_ReadOutProtection+0x80>)
 8002bee:	4b1c      	ldr	r3, [pc, #112]	; (8002c60 <FLASH_ReadOutProtection+0x84>)

    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8002bf0:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8002bf4:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8002bf6:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8002bfa:	60a3      	str	r3, [r4, #8]

    FLASH->CR |= CR_OPTER_Set;
 8002bfc:	6923      	ldr	r3, [r4, #16]
 8002bfe:	f043 0320 	orr.w	r3, r3, #32
 8002c02:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 8002c04:	6923      	ldr	r3, [r4, #16]
 8002c06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c0a:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8002c0c:	f7ff fea0 	bl	8002950 <FLASH_WaitForLastOperation>

    if(status == FLASH_COMPLETE)
 8002c10:	2804      	cmp	r0, #4
 8002c12:	d11b      	bne.n	8002c4c <FLASH_ReadOutProtection+0x70>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 8002c14:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8002c18:	6922      	ldr	r2, [r4, #16]
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	6123      	str	r3, [r4, #16]

      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
 8002c1e:	6923      	ldr	r3, [r4, #16]
 8002c20:	f043 0310 	orr.w	r3, r3, #16
 8002c24:	6123      	str	r3, [r4, #16]
 8002c26:	4b0f      	ldr	r3, [pc, #60]	; (8002c64 <FLASH_ReadOutProtection+0x88>)

      if(NewState != DISABLE)
 8002c28:	b10d      	cbz	r5, 8002c2e <FLASH_ReadOutProtection+0x52>
      {
        OB->RDP = 0x00;
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	e000      	b.n	8002c30 <FLASH_ReadOutProtection+0x54>
      }
      else
      {
        OB->RDP = RDP_Key;  
 8002c2e:	22a5      	movs	r2, #165	; 0xa5
 8002c30:	801a      	strh	r2, [r3, #0]
      }

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(EraseTimeout); 
 8002c32:	f640 70ff 	movw	r0, #4095	; 0xfff
 8002c36:	f7ff fe8b 	bl	8002950 <FLASH_WaitForLastOperation>
    
      if(status != FLASH_BUSY)
 8002c3a:	2801      	cmp	r0, #1
 8002c3c:	d00d      	beq.n	8002c5a <FLASH_ReadOutProtection+0x7e>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 8002c3e:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8002c42:	4a06      	ldr	r2, [pc, #24]	; (8002c5c <FLASH_ReadOutProtection+0x80>)
 8002c44:	6911      	ldr	r1, [r2, #16]
 8002c46:	400b      	ands	r3, r1
 8002c48:	6113      	str	r3, [r2, #16]
 8002c4a:	bd38      	pop	{r3, r4, r5, pc}
      }
    }
    else 
    {
      if(status != FLASH_BUSY)
 8002c4c:	2801      	cmp	r0, #1
      {
        /* Disable the OPTER Bit */
        FLASH->CR &= CR_OPTER_Reset;
 8002c4e:	bf1f      	itttt	ne
 8002c50:	f641 73df 	movwne	r3, #8159	; 0x1fdf
 8002c54:	6922      	ldrne	r2, [r4, #16]
 8002c56:	4013      	andne	r3, r2
 8002c58:	6123      	strne	r3, [r4, #16]
      }
    }
  }
  /* Return the protection operation Status */
  return status;      
}
 8002c5a:	bd38      	pop	{r3, r4, r5, pc}
 8002c5c:	40022000 	andmi	r2, r2, r0
 8002c60:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123
 8002c64:	1ffff800 	svcne	0x00fff800

08002c68 <FLASH_UserOptionByteConfig>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8002c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8002c6a:	4d11      	ldr	r5, [pc, #68]	; (8002cb0 <FLASH_UserOptionByteConfig+0x48>)
 8002c6c:	4b11      	ldr	r3, [pc, #68]	; (8002cb4 <FLASH_UserOptionByteConfig+0x4c>)
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8002c6e:	4606      	mov	r6, r0
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 8002c70:	60ab      	str	r3, [r5, #8]
  FLASH->OPTKEYR = FLASH_KEY2;
 8002c72:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8002c76:	60ab      	str	r3, [r5, #8]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002c78:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8002c7a:	460f      	mov	r7, r1
 8002c7c:	4614      	mov	r4, r2
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002c7e:	f7ff fe67 	bl	8002950 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8002c82:	2804      	cmp	r0, #4
 8002c84:	d113      	bne.n	8002cae <FLASH_UserOptionByteConfig+0x46>
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8002c86:	692b      	ldr	r3, [r5, #16]
 8002c88:	f044 00f8 	orr.w	r0, r4, #248	; 0xf8
 8002c8c:	f043 0310 	orr.w	r3, r3, #16
 8002c90:	612b      	str	r3, [r5, #16]
 8002c92:	4338      	orrs	r0, r7
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 8002c94:	4b08      	ldr	r3, [pc, #32]	; (8002cb8 <FLASH_UserOptionByteConfig+0x50>)
 8002c96:	4330      	orrs	r0, r6
 8002c98:	8058      	strh	r0, [r3, #2]
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8002c9a:	200f      	movs	r0, #15
 8002c9c:	f7ff fe58 	bl	8002950 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8002ca0:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8002ca2:	bf1f      	itttt	ne
 8002ca4:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8002ca8:	692a      	ldrne	r2, [r5, #16]
 8002caa:	4013      	andne	r3, r2
 8002cac:	612b      	strne	r3, [r5, #16]
    }
  }    
  /* Return the Option Byte program Status */
  return status;
}
 8002cae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002cb0:	40022000 	andmi	r2, r2, r0
 8002cb4:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123
 8002cb8:	1ffff800 	svcne	0x00fff800

08002cbc <GPIO_DeInit>:
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8002cbc:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 8002cbe:	4b26      	ldr	r3, [pc, #152]	; (8002d58 <GPIO_DeInit+0x9c>)
 8002cc0:	4298      	cmp	r0, r3
 8002cc2:	d02f      	beq.n	8002d24 <GPIO_DeInit+0x68>
 8002cc4:	d811      	bhi.n	8002cea <GPIO_DeInit+0x2e>
 8002cc6:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8002cca:	4298      	cmp	r0, r3
 8002ccc:	d01e      	beq.n	8002d0c <GPIO_DeInit+0x50>
 8002cce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002cd2:	4298      	cmp	r0, r3
 8002cd4:	d020      	beq.n	8002d18 <GPIO_DeInit+0x5c>
 8002cd6:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8002cda:	4298      	cmp	r0, r3
 8002cdc:	d13a      	bne.n	8002d54 <GPIO_DeInit+0x98>
  {
    case GPIOA_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8002cde:	2004      	movs	r0, #4
 8002ce0:	2101      	movs	r1, #1
 8002ce2:	f000 fc35 	bl	8003550 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 8002ce6:	2004      	movs	r0, #4
 8002ce8:	e02f      	b.n	8002d4a <GPIO_DeInit+0x8e>
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 8002cea:	4b1c      	ldr	r3, [pc, #112]	; (8002d5c <GPIO_DeInit+0xa0>)
 8002cec:	4298      	cmp	r0, r3
 8002cee:	d01f      	beq.n	8002d30 <GPIO_DeInit+0x74>
 8002cf0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002cf4:	4298      	cmp	r0, r3
 8002cf6:	d021      	beq.n	8002d3c <GPIO_DeInit+0x80>
 8002cf8:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8002cfc:	4298      	cmp	r0, r3
 8002cfe:	d129      	bne.n	8002d54 <GPIO_DeInit+0x98>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
      break;
      
    case GPIOE_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
 8002d00:	2040      	movs	r0, #64	; 0x40
 8002d02:	2101      	movs	r1, #1
 8002d04:	f000 fc24 	bl	8003550 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 8002d08:	2040      	movs	r0, #64	; 0x40
 8002d0a:	e01e      	b.n	8002d4a <GPIO_DeInit+0x8e>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
      break;

    case GPIOB_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8002d0c:	2008      	movs	r0, #8
 8002d0e:	2101      	movs	r1, #1
 8002d10:	f000 fc1e 	bl	8003550 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 8002d14:	2008      	movs	r0, #8
 8002d16:	e018      	b.n	8002d4a <GPIO_DeInit+0x8e>
      break;

    case GPIOC_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8002d18:	2010      	movs	r0, #16
 8002d1a:	2101      	movs	r1, #1
 8002d1c:	f000 fc18 	bl	8003550 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
 8002d20:	2010      	movs	r0, #16
 8002d22:	e012      	b.n	8002d4a <GPIO_DeInit+0x8e>
      break;

    case GPIOD_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
 8002d24:	2020      	movs	r0, #32
 8002d26:	2101      	movs	r1, #1
 8002d28:	f000 fc12 	bl	8003550 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 8002d2c:	2020      	movs	r0, #32
 8002d2e:	e00c      	b.n	8002d4a <GPIO_DeInit+0x8e>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
      break; 

    case GPIOF_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
 8002d30:	2080      	movs	r0, #128	; 0x80
 8002d32:	2101      	movs	r1, #1
 8002d34:	f000 fc0c 	bl	8003550 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 8002d38:	2080      	movs	r0, #128	; 0x80
 8002d3a:	e006      	b.n	8002d4a <GPIO_DeInit+0x8e>
      break;

    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
 8002d3c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002d40:	2101      	movs	r1, #1
 8002d42:	f000 fc05 	bl	8003550 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 8002d46:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002d4a:	2100      	movs	r1, #0
      break;                       

    default:
      break;
  }
}
 8002d4c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
      break;

    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 8002d50:	f000 bbfe 	b.w	8003550 <RCC_APB2PeriphResetCmd>
 8002d54:	bd08      	pop	{r3, pc}
 8002d56:	bf00      	nop
 8002d58:	40011400 	andmi	r1, r1, r0, lsl #8
 8002d5c:	40011c00 	andmi	r1, r1, r0, lsl #24

08002d60 <GPIO_AFIODeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
 8002d60:	b508      	push	{r3, lr}
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 8002d62:	2001      	movs	r0, #1
 8002d64:	4601      	mov	r1, r0
 8002d66:	f000 fbf3 	bl	8003550 <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
}
 8002d6a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 8002d6e:	2001      	movs	r0, #1
 8002d70:	2100      	movs	r1, #0
 8002d72:	f000 bbed 	b.w	8003550 <RCC_APB2PeriphResetCmd>

08002d76 <GPIO_Init>:
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 8002d76:	78ca      	ldrb	r2, [r1, #3]
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8002d78:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);

  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
 8002d7a:	06d4      	lsls	r4, r2, #27
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 8002d7c:	bf48      	it	mi
 8002d7e:	788c      	ldrbmi	r4, [r1, #2]
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8002d80:	880d      	ldrh	r5, [r1, #0]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 8002d82:	f002 030f 	and.w	r3, r2, #15
  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 8002d86:	bf48      	it	mi
 8002d88:	4323      	orrmi	r3, r4
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8002d8a:	f015 0fff 	tst.w	r5, #255	; 0xff
 8002d8e:	d01d      	beq.n	8002dcc <GPIO_Init+0x56>
  {
    tmpreg = GPIOx->CRL;
 8002d90:	6801      	ldr	r1, [r0, #0]

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8002d92:	2400      	movs	r4, #0
    {
      pos = ((u32)0x01) << pinpos;
 8002d94:	2601      	movs	r6, #1
 8002d96:	40a6      	lsls	r6, r4
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8002d98:	ea06 0705 	and.w	r7, r6, r5

      if (currentpin == pos)
 8002d9c:	42b7      	cmp	r7, r6
 8002d9e:	d111      	bne.n	8002dc4 <GPIO_Init+0x4e>
      {
        pos = pinpos << 2;
 8002da0:	ea4f 0e84 	mov.w	lr, r4, lsl #2
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
 8002da4:	260f      	movs	r6, #15
 8002da6:	fa06 f60e 	lsl.w	r6, r6, lr
        tmpreg &= ~pinmask;
 8002daa:	ea21 0106 	bic.w	r1, r1, r6

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8002dae:	2a28      	cmp	r2, #40	; 0x28
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8002db0:	fa03 f60e 	lsl.w	r6, r3, lr
 8002db4:	ea41 0106 	orr.w	r1, r1, r6

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8002db8:	d101      	bne.n	8002dbe <GPIO_Init+0x48>
        {
          GPIOx->BRR = (((u32)0x01) << pinpos);
 8002dba:	6147      	str	r7, [r0, #20]
 8002dbc:	e002      	b.n	8002dc4 <GPIO_Init+0x4e>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8002dbe:	2a48      	cmp	r2, #72	; 0x48
          {
            GPIOx->BSRR = (((u32)0x01) << pinpos);
 8002dc0:	bf08      	it	eq
 8002dc2:	6107      	streq	r7, [r0, #16]
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8002dc4:	3401      	adds	r4, #1
 8002dc6:	2c08      	cmp	r4, #8
 8002dc8:	d1e4      	bne.n	8002d94 <GPIO_Init+0x1e>
            GPIOx->BSRR = (((u32)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8002dca:	6001      	str	r1, [r0, #0]
  }

/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8002dcc:	2dff      	cmp	r5, #255	; 0xff
 8002dce:	d91f      	bls.n	8002e10 <GPIO_Init+0x9a>
  {
    tmpreg = GPIOx->CRH;
 8002dd0:	6841      	ldr	r1, [r0, #4]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8002dd2:	2400      	movs	r4, #0
 8002dd4:	f104 0708 	add.w	r7, r4, #8
    {
      pos = (((u32)0x01) << (pinpos + 0x08));
 8002dd8:	2601      	movs	r6, #1
 8002dda:	40be      	lsls	r6, r7
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8002ddc:	ea06 0705 	and.w	r7, r6, r5
      if (currentpin == pos)
 8002de0:	42b7      	cmp	r7, r6
 8002de2:	d111      	bne.n	8002e08 <GPIO_Init+0x92>
      {
        pos = pinpos << 2;
 8002de4:	ea4f 0e84 	mov.w	lr, r4, lsl #2
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
 8002de8:	260f      	movs	r6, #15
 8002dea:	fa06 f60e 	lsl.w	r6, r6, lr
        tmpreg &= ~pinmask;
 8002dee:	ea21 0106 	bic.w	r1, r1, r6

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8002df2:	2a28      	cmp	r2, #40	; 0x28
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8002df4:	fa03 f60e 	lsl.w	r6, r3, lr
 8002df8:	ea41 0106 	orr.w	r1, r1, r6

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8002dfc:	d101      	bne.n	8002e02 <GPIO_Init+0x8c>
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
 8002dfe:	6147      	str	r7, [r0, #20]
 8002e00:	e002      	b.n	8002e08 <GPIO_Init+0x92>
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8002e02:	2a48      	cmp	r2, #72	; 0x48
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
 8002e04:	bf08      	it	eq
 8002e06:	6107      	streq	r7, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8002e08:	3401      	adds	r4, #1
 8002e0a:	2c08      	cmp	r4, #8
 8002e0c:	d1e2      	bne.n	8002dd4 <GPIO_Init+0x5e>
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8002e0e:	6041      	str	r1, [r0, #4]
 8002e10:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002e12 <GPIO_StructInit>:
* Return         : None
*******************************************************************************/
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8002e12:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002e16:	8003      	strh	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8002e18:	2302      	movs	r3, #2
 8002e1a:	7083      	strb	r3, [r0, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8002e1c:	2304      	movs	r3, #4
 8002e1e:	70c3      	strb	r3, [r0, #3]
 8002e20:	4770      	bx	lr

08002e22 <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (u32)Bit_RESET)
 8002e22:	6883      	ldr	r3, [r0, #8]
 8002e24:	4219      	tst	r1, r3
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 8002e26:	bf14      	ite	ne
 8002e28:	2001      	movne	r0, #1
 8002e2a:	2000      	moveq	r0, #0
 8002e2c:	4770      	bx	lr

08002e2e <GPIO_ReadInputData>:
u16 GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((u16)GPIOx->IDR);
 8002e2e:	6880      	ldr	r0, [r0, #8]
}
 8002e30:	b280      	uxth	r0, r0
 8002e32:	4770      	bx	lr

08002e34 <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (u32)Bit_RESET)
 8002e34:	68c3      	ldr	r3, [r0, #12]
 8002e36:	4219      	tst	r1, r3
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 8002e38:	bf14      	ite	ne
 8002e3a:	2001      	movne	r0, #1
 8002e3c:	2000      	moveq	r0, #0
 8002e3e:	4770      	bx	lr

08002e40 <GPIO_ReadOutputData>:
u16 GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((u16)GPIOx->ODR);
 8002e40:	68c0      	ldr	r0, [r0, #12]
}
 8002e42:	b280      	uxth	r0, r0
 8002e44:	4770      	bx	lr

08002e46 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8002e46:	6101      	str	r1, [r0, #16]
 8002e48:	4770      	bx	lr

08002e4a <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8002e4a:	6141      	str	r1, [r0, #20]
 8002e4c:	4770      	bx	lr

08002e4e <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 8002e4e:	b10a      	cbz	r2, 8002e54 <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e50:	6101      	str	r1, [r0, #16]
 8002e52:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
 8002e54:	6141      	str	r1, [r0, #20]
 8002e56:	4770      	bx	lr

08002e58 <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, u16 PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
 8002e58:	60c1      	str	r1, [r0, #12]
 8002e5a:	4770      	bx	lr

08002e5c <GPIO_PinLockConfig>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
 8002e5c:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8002e60:	6183      	str	r3, [r0, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 8002e62:	6181      	str	r1, [r0, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8002e64:	6183      	str	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8002e66:	6983      	ldr	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8002e68:	6983      	ldr	r3, [r0, #24]
 8002e6a:	4770      	bx	lr

08002e6c <GPIO_EventOutputConfig>:

  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 8002e6c:	4a05      	ldr	r2, [pc, #20]	; (8002e84 <GPIO_EventOutputConfig+0x18>)
 8002e6e:	6813      	ldr	r3, [r2, #0]
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 8002e70:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002e74:	041b      	lsls	r3, r3, #16
 8002e76:	0c1b      	lsrs	r3, r3, #16
 8002e78:	4319      	orrs	r1, r3
  tmpreg |= (u32)GPIO_PortSource << 0x04;
  tmpreg |= GPIO_PinSource;
 8002e7a:	ea41 1000 	orr.w	r0, r1, r0, lsl #4

  AFIO->EVCR = tmpreg;
 8002e7e:	6010      	str	r0, [r2, #0]
 8002e80:	4770      	bx	lr
 8002e82:	bf00      	nop
 8002e84:	40010000 	andmi	r0, r1, r0

08002e88 <GPIO_EventOutputCmd>:
void GPIO_EventOutputCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(vu32 *) EVCR_EVOE_BB = (u32)NewState;
 8002e88:	4b01      	ldr	r3, [pc, #4]	; (8002e90 <GPIO_EventOutputCmd+0x8>)
 8002e8a:	6018      	str	r0, [r3, #0]
 8002e8c:	4770      	bx	lr
 8002e8e:	bf00      	nop
 8002e90:	4220001c 	eormi	r0, r0, #28

08002e94 <GPIO_PinRemapConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 8002e94:	b530      	push	{r4, r5, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 8002e96:	4c13      	ldr	r4, [pc, #76]	; (8002ee4 <GPIO_PinRemapConfig+0x50>)

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8002e98:	f400 1540 	and.w	r5, r0, #3145728	; 0x300000
 8002e9c:	f5b5 1f40 	cmp.w	r5, #3145728	; 0x300000

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 8002ea0:	6863      	ldr	r3, [r4, #4]

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 8002ea2:	b282      	uxth	r2, r0

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8002ea4:	d106      	bne.n	8002eb4 <GPIO_PinRemapConfig+0x20>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8002ea6:	6865      	ldr	r5, [r4, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 8002ea8:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8002eac:	f025 6570 	bic.w	r5, r5, #251658240	; 0xf000000
 8002eb0:	6065      	str	r5, [r4, #4]
 8002eb2:	e00e      	b.n	8002ed2 <GPIO_PinRemapConfig+0x3e>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 8002eb4:	02c4      	lsls	r4, r0, #11
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8002eb6:	bf55      	itete	pl
 8002eb8:	0d44      	lsrpl	r4, r0, #21
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((u32)0x03) << tmpmask;
 8002eba:	2403      	movmi	r4, #3
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8002ebc:	0124      	lslpl	r4, r4, #4
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 8002ebe:	f3c0 4503 	ubfxmi	r5, r0, #16, #4
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((u32)0x03) << tmpmask;
 8002ec2:	bf4c      	ite	mi
 8002ec4:	40ac      	lslmi	r4, r5
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8002ec6:	fa02 f404 	lslpl.w	r4, r2, r4
 8002eca:	ea23 0304 	bic.w	r3, r3, r4
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8002ece:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
  }

  if (NewState != DISABLE)
 8002ed2:	b119      	cbz	r1, 8002edc <GPIO_PinRemapConfig+0x48>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 8002ed4:	0d40      	lsrs	r0, r0, #21
 8002ed6:	0100      	lsls	r0, r0, #4
 8002ed8:	4082      	lsls	r2, r0
 8002eda:	4313      	orrs	r3, r2
  }

  AFIO->MAPR = tmpreg;
 8002edc:	4a01      	ldr	r2, [pc, #4]	; (8002ee4 <GPIO_PinRemapConfig+0x50>)
 8002ede:	6053      	str	r3, [r2, #4]
 8002ee0:	bd30      	pop	{r4, r5, pc}
 8002ee2:	bf00      	nop
 8002ee4:	40010000 	andmi	r0, r1, r0

08002ee8 <GPIO_EXTILineConfig>:

  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));
 8002ee8:	f001 0303 	and.w	r3, r1, #3
 8002eec:	f001 01fc 	and.w	r1, r1, #252	; 0xfc
 8002ef0:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8002ef4:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
*                   This parameter can be GPIO_PinSourcex where x can be (0..15).
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_EXTILineConfig(u8 GPIO_PortSource, u8 GPIO_PinSource)
{
 8002ef8:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));
 8002efa:	009b      	lsls	r3, r3, #2

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8002efc:	688c      	ldr	r4, [r1, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));
 8002efe:	220f      	movs	r2, #15
 8002f00:	409a      	lsls	r2, r3

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8002f02:	ea24 0202 	bic.w	r2, r4, r2
 8002f06:	608a      	str	r2, [r1, #8]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
 8002f08:	688a      	ldr	r2, [r1, #8]
 8002f0a:	4098      	lsls	r0, r3
 8002f0c:	4302      	orrs	r2, r0
 8002f0e:	608a      	str	r2, [r1, #8]
 8002f10:	bd10      	pop	{r4, pc}
 8002f12:	bf00      	nop

08002f14 <NVIC_DeInit>:
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 8002f14:	4b0b      	ldr	r3, [pc, #44]	; (8002f44 <NVIC_DeInit+0x30>)
  NVIC->ICER[1] = 0x0FFFFFFF;
 8002f16:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 8002f1a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002f1e:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  NVIC->ICER[1] = 0x0FFFFFFF;
 8002f22:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  NVIC->ICPR[0] = 0xFFFFFFFF;
 8002f26:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
  NVIC->ICPR[1] = 0x0FFFFFFF;
 8002f2a:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
  
  for(index = 0; index < 0x0F; index++)
 8002f2e:	2200      	movs	r2, #0
  {
     NVIC->IPR[index] = 0x00000000;
 8002f30:	f102 01c0 	add.w	r1, r2, #192	; 0xc0
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 8002f34:	3201      	adds	r2, #1
  {
     NVIC->IPR[index] = 0x00000000;
 8002f36:	2000      	movs	r0, #0
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 8002f38:	2a0f      	cmp	r2, #15
  {
     NVIC->IPR[index] = 0x00000000;
 8002f3a:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 8002f3e:	d1f7      	bne.n	8002f30 <NVIC_DeInit+0x1c>
  {
     NVIC->IPR[index] = 0x00000000;
  } 
}
 8002f40:	4770      	bx	lr
 8002f42:	bf00      	nop
 8002f44:	e000e100 	and	lr, r0, r0, lsl #2

08002f48 <NVIC_SCBDeInit>:
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 8002f48:	4b09      	ldr	r3, [pc, #36]	; (8002f70 <NVIC_SCBDeInit+0x28>)
 8002f4a:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
  SCB->VTOR = 0x00000000;
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 8002f4e:	4909      	ldr	r1, [pc, #36]	; (8002f74 <NVIC_SCBDeInit+0x2c>)
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 8002f50:	605a      	str	r2, [r3, #4]
  SCB->VTOR = 0x00000000;
 8002f52:	2200      	movs	r2, #0
 8002f54:	609a      	str	r2, [r3, #8]
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 8002f56:	60d9      	str	r1, [r3, #12]
  SCB->SCR = 0x00000000;
 8002f58:	611a      	str	r2, [r3, #16]
  SCB->CCR = 0x00000000;
 8002f5a:	615a      	str	r2, [r3, #20]
  for(index = 0; index < 0x03; index++)
  {
     SCB->SHPR[index] = 0;
 8002f5c:	619a      	str	r2, [r3, #24]
 8002f5e:	61da      	str	r2, [r3, #28]
 8002f60:	621a      	str	r2, [r3, #32]
  }
  SCB->SHCSR = 0x00000000;
 8002f62:	625a      	str	r2, [r3, #36]	; 0x24
  SCB->CFSR = 0xFFFFFFFF;
 8002f64:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002f68:	629a      	str	r2, [r3, #40]	; 0x28
  SCB->HFSR = 0xFFFFFFFF;
 8002f6a:	62da      	str	r2, [r3, #44]	; 0x2c
  SCB->DFSR = 0xFFFFFFFF;
 8002f6c:	631a      	str	r2, [r3, #48]	; 0x30
 8002f6e:	4770      	bx	lr
 8002f70:	e000ed00 	and	lr, r0, r0, lsl #26
 8002f74:	05fa0000 	ldrbeq	r0, [sl, #0]!

08002f78 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8002f78:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8002f7c:	4b02      	ldr	r3, [pc, #8]	; (8002f88 <NVIC_PriorityGroupConfig+0x10>)
 8002f7e:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 8002f82:	60d8      	str	r0, [r3, #12]
 8002f84:	4770      	bx	lr
 8002f86:	bf00      	nop
 8002f88:	e000ed00 	and	lr, r0, r0, lsl #26

08002f8c <NVIC_Init>:
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8002f8c:	78c2      	ldrb	r2, [r0, #3]
*                    specified NVIC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8002f8e:	b530      	push	{r4, r5, lr}
 8002f90:	7803      	ldrb	r3, [r0, #0]
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8002f92:	b372      	cbz	r2, 8002ff2 <NVIC_Init+0x66>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8002f94:	4a1c      	ldr	r2, [pc, #112]	; (8003008 <NVIC_Init+0x7c>)
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8002f96:	f003 0503 	and.w	r5, r3, #3
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8002f9a:	68d4      	ldr	r4, [r2, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8002f9c:	7842      	ldrb	r2, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8002f9e:	43e4      	mvns	r4, r4
 8002fa0:	f3c4 2402 	ubfx	r4, r4, #8, #3
    tmppre = (0x4 - tmppriority);
 8002fa4:	f1c4 0104 	rsb	r1, r4, #4
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8002fa8:	fa02 f101 	lsl.w	r1, r2, r1
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 8002fac:	220f      	movs	r2, #15
 8002fae:	40e2      	lsrs	r2, r4
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8002fb0:	7884      	ldrb	r4, [r0, #2]
 8002fb2:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
 8002fb6:	4022      	ands	r2, r4
 8002fb8:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8002fbc:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 8002fc0:	430a      	orrs	r2, r1

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 8002fc2:	f8d3 4300 	ldr.w	r4, [r3, #768]	; 0x300
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8002fc6:	00ed      	lsls	r5, r5, #3
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
 8002fc8:	0112      	lsls	r2, r2, #4
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8002fca:	21ff      	movs	r1, #255	; 0xff
 8002fcc:	40a9      	lsls	r1, r5
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8002fce:	40aa      	lsls	r2, r5
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
 8002fd0:	ea24 0401 	bic.w	r4, r4, r1
    tmppriority &= tmpmask;  
 8002fd4:	400a      	ands	r2, r1
    tmpreg |= tmppriority;
 8002fd6:	4322      	orrs	r2, r4

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
 8002fd8:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8002fdc:	7803      	ldrb	r3, [r0, #0]
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8002fde:	2201      	movs	r2, #1
    tmpreg |= tmppriority;

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8002fe0:	0959      	lsrs	r1, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8002fe2:	f003 031f 	and.w	r3, r3, #31
 8002fe6:	fa02 f303 	lsl.w	r3, r2, r3
    tmpreg |= tmppriority;

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8002fea:	4a08      	ldr	r2, [pc, #32]	; (800300c <NVIC_Init+0x80>)
 8002fec:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8002ff0:	bd30      	pop	{r4, r5, pc}
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8002ff2:	095a      	lsrs	r2, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8002ff4:	2101      	movs	r1, #1
 8002ff6:	f003 031f 	and.w	r3, r3, #31
 8002ffa:	4099      	lsls	r1, r3
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8002ffc:	f102 0320 	add.w	r3, r2, #32
 8003000:	4a02      	ldr	r2, [pc, #8]	; (800300c <NVIC_Init+0x80>)
 8003002:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8003006:	bd30      	pop	{r4, r5, pc}
 8003008:	e000ed00 	and	lr, r0, r0, lsl #26
 800300c:	e000e100 	and	lr, r0, r0, lsl #2

08003010 <NVIC_StructInit>:
* Return         : None
*******************************************************************************/
void NVIC_StructInit(NVIC_InitTypeDef* NVIC_InitStruct)
{
  /* NVIC_InitStruct members default value */
  NVIC_InitStruct->NVIC_IRQChannel = 0x00;
 8003010:	2300      	movs	r3, #0
 8003012:	7003      	strb	r3, [r0, #0]
  NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority = 0x00;
 8003014:	7043      	strb	r3, [r0, #1]
  NVIC_InitStruct->NVIC_IRQChannelSubPriority = 0x00;
 8003016:	7083      	strb	r3, [r0, #2]
  NVIC_InitStruct->NVIC_IRQChannelCmd = DISABLE;
 8003018:	70c3      	strb	r3, [r0, #3]
 800301a:	4770      	bx	lr

0800301c <NVIC_SETPRIMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETPRIMASK(void)
{
  __SETPRIMASK();
 800301c:	f001 bb93 	b.w	8004746 <__SETPRIMASK>

08003020 <NVIC_RESETPRIMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETPRIMASK(void)
{
  __RESETPRIMASK();
 8003020:	f001 bb93 	b.w	800474a <__RESETPRIMASK>

08003024 <NVIC_SETFAULTMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETFAULTMASK(void)
{
  __SETFAULTMASK();
 8003024:	f001 bb93 	b.w	800474e <__SETFAULTMASK>

08003028 <NVIC_RESETFAULTMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETFAULTMASK(void)
{
  __RESETFAULTMASK();
 8003028:	f001 bb93 	b.w	8004752 <__RESETFAULTMASK>

0800302c <NVIC_BASEPRICONFIG>:
void NVIC_BASEPRICONFIG(u32 NewPriority)
{
  /* Check the parameters */
  assert_param(IS_NVIC_BASE_PRI(NewPriority));
  
  __BASEPRICONFIG(NewPriority << 0x04);
 800302c:	0100      	lsls	r0, r0, #4
 800302e:	f001 bb92 	b.w	8004756 <__BASEPRICONFIG>

08003032 <NVIC_GetBASEPRI>:
* Output         : None
* Return         : BASEPRI register value
*******************************************************************************/
u32 NVIC_GetBASEPRI(void)
{
  return (__GetBASEPRI());
 8003032:	f001 bb93 	b.w	800475c <__GetBASEPRI>

08003036 <NVIC_GetCurrentPendingIRQChannel>:
* Output         : None
* Return         : Pending IRQ Channel Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentPendingIRQChannel(void)
{
  return ((u16)((SCB->ICSR & (u32)0x003FF000) >> 0x0C));
 8003036:	4b02      	ldr	r3, [pc, #8]	; (8003040 <NVIC_GetCurrentPendingIRQChannel+0xa>)
 8003038:	6858      	ldr	r0, [r3, #4]
}
 800303a:	f3c0 3009 	ubfx	r0, r0, #12, #10
 800303e:	4770      	bx	lr
 8003040:	e000ed00 	and	lr, r0, r0, lsl #26

08003044 <NVIC_GetIRQChannelPendingBitStatus>:
  u32 tmp = 0x00;
  
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 8003044:	f000 031f 	and.w	r3, r0, #31
 8003048:	2201      	movs	r2, #1
 800304a:	409a      	lsls	r2, r3

  if (((NVIC->ISPR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp)
 800304c:	4904      	ldr	r1, [pc, #16]	; (8003060 <NVIC_GetIRQChannelPendingBitStatus+0x1c>)
 800304e:	0943      	lsrs	r3, r0, #5
 8003050:	3340      	adds	r3, #64	; 0x40
 8003052:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
 8003056:	4010      	ands	r0, r2
  else
  {
    pendingirqstatus = RESET;
  }
  return pendingirqstatus;
}
 8003058:	1a83      	subs	r3, r0, r2
 800305a:	4258      	negs	r0, r3
 800305c:	4158      	adcs	r0, r3
 800305e:	4770      	bx	lr
 8003060:	e000e100 	and	lr, r0, r0, lsl #2

08003064 <NVIC_SetIRQChannelPendingBit>:
void NVIC_SetIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  *(vu32*) 0xE000EF00 = (u32)NVIC_IRQChannel;
 8003064:	4b01      	ldr	r3, [pc, #4]	; (800306c <NVIC_SetIRQChannelPendingBit+0x8>)
 8003066:	6018      	str	r0, [r3, #0]
 8003068:	4770      	bx	lr
 800306a:	bf00      	nop
 800306c:	e000ef00 	and	lr, r0, r0, lsl #30

08003070 <NVIC_ClearIRQChannelPendingBit>:
void NVIC_ClearIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  NVIC->ICPR[(NVIC_IRQChannel >> 0x05)] = (u32)0x01 << (NVIC_IRQChannel & (u32)0x1F);
 8003070:	0943      	lsrs	r3, r0, #5
 8003072:	2201      	movs	r2, #1
 8003074:	f000 001f 	and.w	r0, r0, #31
 8003078:	4902      	ldr	r1, [pc, #8]	; (8003084 <NVIC_ClearIRQChannelPendingBit+0x14>)
 800307a:	4082      	lsls	r2, r0
 800307c:	3360      	adds	r3, #96	; 0x60
 800307e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8003082:	4770      	bx	lr
 8003084:	e000e100 	and	lr, r0, r0, lsl #2

08003088 <NVIC_GetCurrentActiveHandler>:
* Output         : None
* Return         : Active Handler Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentActiveHandler(void)
{
  return ((u16)(SCB->ICSR & (u32)0x3FF));
 8003088:	4b02      	ldr	r3, [pc, #8]	; (8003094 <NVIC_GetCurrentActiveHandler+0xc>)
 800308a:	6858      	ldr	r0, [r3, #4]
}
 800308c:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8003090:	4770      	bx	lr
 8003092:	bf00      	nop
 8003094:	e000ed00 	and	lr, r0, r0, lsl #26

08003098 <NVIC_GetIRQChannelActiveBitStatus>:
  u32 tmp = 0x00;

  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 8003098:	f000 031f 	and.w	r3, r0, #31
 800309c:	2201      	movs	r2, #1
 800309e:	409a      	lsls	r2, r3

  if (((NVIC->IABR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp )
 80030a0:	4904      	ldr	r1, [pc, #16]	; (80030b4 <NVIC_GetIRQChannelActiveBitStatus+0x1c>)
 80030a2:	0943      	lsrs	r3, r0, #5
 80030a4:	3380      	adds	r3, #128	; 0x80
 80030a6:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
 80030aa:	4010      	ands	r0, r2
  else
  {
    activeirqstatus = RESET;
  }
  return activeirqstatus;
}
 80030ac:	1a83      	subs	r3, r0, r2
 80030ae:	4258      	negs	r0, r3
 80030b0:	4158      	adcs	r0, r3
 80030b2:	4770      	bx	lr
 80030b4:	e000e100 	and	lr, r0, r0, lsl #2

080030b8 <NVIC_GetCPUID>:
* Output         : None
* Return         : CPU ID.
*******************************************************************************/
u32 NVIC_GetCPUID(void)
{
  return (SCB->CPUID);
 80030b8:	4b01      	ldr	r3, [pc, #4]	; (80030c0 <NVIC_GetCPUID+0x8>)
 80030ba:	6818      	ldr	r0, [r3, #0]
}
 80030bc:	4770      	bx	lr
 80030be:	bf00      	nop
 80030c0:	e000ed00 	and	lr, r0, r0, lsl #26

080030c4 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (u32)0x1FFFFF80);
 80030c4:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 80030c8:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 80030cc:	4b01      	ldr	r3, [pc, #4]	; (80030d4 <NVIC_SetVectorTable+0x10>)
 80030ce:	4308      	orrs	r0, r1
 80030d0:	6098      	str	r0, [r3, #8]
 80030d2:	4770      	bx	lr
 80030d4:	e000ed00 	and	lr, r0, r0, lsl #26

080030d8 <NVIC_GenerateSystemReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateSystemReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x04;
 80030d8:	4a01      	ldr	r2, [pc, #4]	; (80030e0 <NVIC_GenerateSystemReset+0x8>)
 80030da:	4b02      	ldr	r3, [pc, #8]	; (80030e4 <NVIC_GenerateSystemReset+0xc>)
 80030dc:	60da      	str	r2, [r3, #12]
 80030de:	4770      	bx	lr
 80030e0:	05fa0004 	ldrbeq	r0, [sl, #4]!
 80030e4:	e000ed00 	and	lr, r0, r0, lsl #26

080030e8 <NVIC_GenerateCoreReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateCoreReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x01;
 80030e8:	4a01      	ldr	r2, [pc, #4]	; (80030f0 <NVIC_GenerateCoreReset+0x8>)
 80030ea:	4b02      	ldr	r3, [pc, #8]	; (80030f4 <NVIC_GenerateCoreReset+0xc>)
 80030ec:	60da      	str	r2, [r3, #12]
 80030ee:	4770      	bx	lr
 80030f0:	05fa0001 	ldrbeq	r0, [sl, #1]!
 80030f4:	e000ed00 	and	lr, r0, r0, lsl #26

080030f8 <NVIC_SystemLPConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SystemLPConfig(u8 LowPowerMode, FunctionalState NewState)
{
 80030f8:	4b04      	ldr	r3, [pc, #16]	; (800310c <NVIC_SystemLPConfig+0x14>)
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
  {
    SCB->SCR |= LowPowerMode;
 80030fa:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 80030fc:	b109      	cbz	r1, 8003102 <NVIC_SystemLPConfig+0xa>
  {
    SCB->SCR |= LowPowerMode;
 80030fe:	4310      	orrs	r0, r2
 8003100:	e001      	b.n	8003106 <NVIC_SystemLPConfig+0xe>
  }
  else
  {
    SCB->SCR &= (u32)(~(u32)LowPowerMode);
 8003102:	ea22 0000 	bic.w	r0, r2, r0
 8003106:	6118      	str	r0, [r3, #16]
 8003108:	4770      	bx	lr
 800310a:	bf00      	nop
 800310c:	e000ed00 	and	lr, r0, r0, lsl #26

08003110 <NVIC_SystemHandlerConfig>:

  /* Check the parameters */
  assert_param(IS_CONFIG_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  tmpreg =  (u32)0x01 << (SystemHandler & (u32)0x1F);
 8003110:	f000 001f 	and.w	r0, r0, #31
 8003114:	2201      	movs	r2, #1
 8003116:	4082      	lsls	r2, r0
 8003118:	4b04      	ldr	r3, [pc, #16]	; (800312c <NVIC_SystemHandlerConfig+0x1c>)

  if (NewState != DISABLE)
 800311a:	b111      	cbz	r1, 8003122 <NVIC_SystemHandlerConfig+0x12>
  {
    SCB->SHCSR |= tmpreg;
 800311c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800311e:	430a      	orrs	r2, r1
 8003120:	e002      	b.n	8003128 <NVIC_SystemHandlerConfig+0x18>
  }
  else
  {
    SCB->SHCSR &= ~tmpreg;
 8003122:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003124:	ea21 0202 	bic.w	r2, r1, r2
 8003128:	625a      	str	r2, [r3, #36]	; 0x24
 800312a:	4770      	bx	lr
 800312c:	e000ed00 	and	lr, r0, r0, lsl #26

08003130 <NVIC_SystemHandlerPriorityConfig>:
  /* Check the parameters */
  assert_param(IS_PRIORITY_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8003130:	4b11      	ldr	r3, [pc, #68]	; (8003178 <NVIC_SystemHandlerPriorityConfig+0x48>)
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SystemHandlerPriorityConfig(u32 SystemHandler, u8 SystemHandlerPreemptionPriority,
                                      u8 SystemHandlerSubPriority)
{
 8003132:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_PRIORITY_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8003134:	68db      	ldr	r3, [r3, #12]
 8003136:	43db      	mvns	r3, r3
 8003138:	f3c3 2302 	ubfx	r3, r3, #8, #3
  tmp1 = (0x4 - tmppriority);
 800313c:	f1c3 0404 	rsb	r4, r3, #4
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
 8003140:	40a1      	lsls	r1, r4
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
  tmp1 = (0x4 - tmppriority);
  tmp2 = tmp2 >> tmppriority;
 8003142:	24ff      	movs	r4, #255	; 0xff
 8003144:	fa24 f303 	lsr.w	r3, r4, r3
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;
 8003148:	401a      	ands	r2, r3

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
 800314a:	f3c0 2301 	ubfx	r3, r0, #8, #2
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
 800314e:	f3c0 1081 	ubfx	r0, r0, #6, #2
 8003152:	0080      	lsls	r0, r0, #2
 8003154:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8003158:	f500 406d 	add.w	r0, r0, #60672	; 0xed00
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
  tmp1 = (0x4 - tmppriority);
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;
 800315c:	4311      	orrs	r1, r2

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
 800315e:	00db      	lsls	r3, r3, #3
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
 8003160:	6982      	ldr	r2, [r0, #24]
  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
 8003162:	409c      	lsls	r4, r3
  
  SCB->SHPR[tmp1] &= ~handlermask;
 8003164:	ea22 0404 	bic.w	r4, r2, r4
 8003168:	6184      	str	r4, [r0, #24]
  SCB->SHPR[tmp1] |= tmppriority;
 800316a:	6982      	ldr	r2, [r0, #24]
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
 800316c:	0109      	lsls	r1, r1, #4
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
 800316e:	4099      	lsls	r1, r3
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
  SCB->SHPR[tmp1] |= tmppriority;
 8003170:	4311      	orrs	r1, r2
 8003172:	6181      	str	r1, [r0, #24]
 8003174:	bd10      	pop	{r4, pc}
 8003176:	bf00      	nop
 8003178:	e000ed00 	and	lr, r0, r0, lsl #26

0800317c <NVIC_GetSystemHandlerPendingBitStatus>:
  tmppos = (SystemHandler >> 0x0A);
  tmppos &= (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;

  tmp = SCB->SHCSR & tmppos;
 800317c:	4a05      	ldr	r2, [pc, #20]	; (8003194 <NVIC_GetSystemHandlerPendingBitStatus+0x18>)

  /* Check the parameters */
  assert_param(IS_GET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0A);
  tmppos &= (u32)0x0F;
 800317e:	f3c0 2083 	ubfx	r0, r0, #10, #4

  tmppos = (u32)0x01 << tmppos;
 8003182:	2301      	movs	r3, #1
 8003184:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 8003186:	6a50      	ldr	r0, [r2, #36]	; 0x24
 8003188:	4018      	ands	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800318a:	1ac3      	subs	r3, r0, r3
 800318c:	4258      	negs	r0, r3
 800318e:	4158      	adcs	r0, r3
 8003190:	4770      	bx	lr
 8003192:	bf00      	nop
 8003194:	e000ed00 	and	lr, r0, r0, lsl #26

08003198 <NVIC_SetSystemHandlerPendingBit>:
  assert_param(IS_SET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Set the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << tmp);
 8003198:	4904      	ldr	r1, [pc, #16]	; (80031ac <NVIC_SetSystemHandlerPendingBit+0x14>)

  /* Check the parameters */
  assert_param(IS_SET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
 800319a:	f000 001f 	and.w	r0, r0, #31
  /* Set the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << tmp);
 800319e:	684b      	ldr	r3, [r1, #4]
 80031a0:	2201      	movs	r2, #1
 80031a2:	4082      	lsls	r2, r0
 80031a4:	4313      	orrs	r3, r2
 80031a6:	604b      	str	r3, [r1, #4]
 80031a8:	4770      	bx	lr
 80031aa:	bf00      	nop
 80031ac:	e000ed00 	and	lr, r0, r0, lsl #26

080031b0 <NVIC_ClearSystemHandlerPendingBit>:
  assert_param(IS_CLEAR_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Clear the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << (tmp - 0x01));
 80031b0:	4904      	ldr	r1, [pc, #16]	; (80031c4 <NVIC_ClearSystemHandlerPendingBit+0x14>)

  /* Check the parameters */
  assert_param(IS_CLEAR_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
 80031b2:	f000 001f 	and.w	r0, r0, #31
  /* Clear the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << (tmp - 0x01));
 80031b6:	684b      	ldr	r3, [r1, #4]
 80031b8:	3801      	subs	r0, #1
 80031ba:	2201      	movs	r2, #1
 80031bc:	4082      	lsls	r2, r0
 80031be:	4313      	orrs	r3, r2
 80031c0:	604b      	str	r3, [r1, #4]
 80031c2:	4770      	bx	lr
 80031c4:	e000ed00 	and	lr, r0, r0, lsl #26

080031c8 <NVIC_GetSystemHandlerActiveBitStatus>:
  
  tmppos = (SystemHandler >> 0x0E) & (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;

  tmp = SCB->SHCSR & tmppos;
 80031c8:	4a05      	ldr	r2, [pc, #20]	; (80031e0 <NVIC_GetSystemHandlerActiveBitStatus+0x18>)
  u32 tmp = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_GET_ACTIVE_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0E) & (u32)0x0F;
 80031ca:	f3c0 3083 	ubfx	r0, r0, #14, #4

  tmppos = (u32)0x01 << tmppos;
 80031ce:	2301      	movs	r3, #1
 80031d0:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 80031d2:	6a50      	ldr	r0, [r2, #36]	; 0x24
 80031d4:	4018      	ands	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80031d6:	1ac3      	subs	r3, r0, r3
 80031d8:	4258      	negs	r0, r3
 80031da:	4158      	adcs	r0, r3
 80031dc:	4770      	bx	lr
 80031de:	bf00      	nop
 80031e0:	e000ed00 	and	lr, r0, r0, lsl #26

080031e4 <NVIC_GetFaultHandlerSources>:
  u32 tmpreg = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
 80031e4:	f3c0 4381 	ubfx	r3, r0, #18, #2
 80031e8:	4a09      	ldr	r2, [pc, #36]	; (8003210 <NVIC_GetFaultHandlerSources+0x2c>)
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;

  if (tmpreg == 0x00)
 80031ea:	b90b      	cbnz	r3, 80031f0 <NVIC_GetFaultHandlerSources+0xc>
  {
    faultsources = SCB->HFSR;
 80031ec:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 80031ee:	4770      	bx	lr
  }
  else if (tmpreg == 0x01)
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	d10a      	bne.n	800320a <NVIC_GetFaultHandlerSources+0x26>

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;
 80031f4:	f3c0 5301 	ubfx	r3, r0, #20, #2
  {
    faultsources = SCB->HFSR;
  }
  else if (tmpreg == 0x01)
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 80031f8:	6a90      	ldr	r0, [r2, #40]	; 0x28
 80031fa:	00da      	lsls	r2, r3, #3
 80031fc:	40d0      	lsrs	r0, r2
    if (tmppos != 0x02)
 80031fe:	2b02      	cmp	r3, #2
    {
      faultsources &= (u32)0x0F;
 8003200:	bf14      	ite	ne
 8003202:	f000 000f 	andne.w	r0, r0, #15
    }
    else
    {
      faultsources &= (u32)0xFF;
 8003206:	b2c0      	uxtbeq	r0, r0
 8003208:	4770      	bx	lr
    }
  }
  else
  {
    faultsources = SCB->DFSR;
 800320a:	6b10      	ldr	r0, [r2, #48]	; 0x30
  }
  return faultsources;
}
 800320c:	4770      	bx	lr
 800320e:	bf00      	nop
 8003210:	e000ed00 	and	lr, r0, r0, lsl #26

08003214 <NVIC_GetFaultAddress>:
*                       - SystemHandler_BusFault
* Output         : None
* Return         : Fault address.
*******************************************************************************/
u32 NVIC_GetFaultAddress(u32 SystemHandler)
{
 8003214:	4b03      	ldr	r3, [pc, #12]	; (8003224 <NVIC_GetFaultAddress+0x10>)
  /* Check the parameters */
  assert_param(IS_FAULT_ADDRESS_SYSTEM_HANDLER(SystemHandler));
  
  tmp = (SystemHandler >> 0x16) & (u32)0x01;

  if (tmp == 0x00)
 8003216:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
  {
    faultaddress = SCB->MMFAR;
 800321a:	bf0c      	ite	eq
 800321c:	6b58      	ldreq	r0, [r3, #52]	; 0x34
  }
  else
  {
    faultaddress = SCB->BFAR;
 800321e:	6b98      	ldrne	r0, [r3, #56]	; 0x38
  }
  return faultaddress;
}
 8003220:	4770      	bx	lr
 8003222:	bf00      	nop
 8003224:	e000ed00 	and	lr, r0, r0, lsl #26

08003228 <PWR_DeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_DeInit(void)
{
 8003228:	b508      	push	{r3, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 800322a:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800322e:	2101      	movs	r1, #1
 8003230:	f000 f99a 	bl	8003568 <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
}
 8003234:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
* Return         : None
*******************************************************************************/
void PWR_DeInit(void)
{
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 8003238:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800323c:	2100      	movs	r1, #0
 800323e:	f000 b993 	b.w	8003568 <RCC_APB1PeriphResetCmd>

08003242 <PWR_BackupAccessCmd>:
void PWR_BackupAccessCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_DBP_BB = (u32)NewState;
 8003242:	4b01      	ldr	r3, [pc, #4]	; (8003248 <PWR_BackupAccessCmd+0x6>)
 8003244:	6018      	str	r0, [r3, #0]
 8003246:	4770      	bx	lr
 8003248:	420e0020 	andmi	r0, lr, #32

0800324c <PWR_PVDCmd>:
void PWR_PVDCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PVDE_BB = (u32)NewState;
 800324c:	4b01      	ldr	r3, [pc, #4]	; (8003254 <PWR_PVDCmd+0x8>)
 800324e:	6018      	str	r0, [r3, #0]
 8003250:	4770      	bx	lr
 8003252:	bf00      	nop
 8003254:	420e0010 	andmi	r0, lr, #16

08003258 <PWR_PVDLevelConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));

  tmpreg = PWR->CR;
 8003258:	4a03      	ldr	r2, [pc, #12]	; (8003268 <PWR_PVDLevelConfig+0x10>)
 800325a:	6813      	ldr	r3, [r2, #0]

  /* Clear PLS[7:5] bits */
  tmpreg &= CR_PLS_Mask;
 800325c:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0

  /* Set PLS[7:5] bits according to PWR_PVDLevel value */
  tmpreg |= PWR_PVDLevel;
 8003260:	4318      	orrs	r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 8003262:	6010      	str	r0, [r2, #0]
 8003264:	4770      	bx	lr
 8003266:	bf00      	nop
 8003268:	40007000 	andmi	r7, r0, r0

0800326c <PWR_WakeUpPinCmd>:
void PWR_WakeUpPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_EWUP_BB = (u32)NewState;
 800326c:	4b01      	ldr	r3, [pc, #4]	; (8003274 <PWR_WakeUpPinCmd+0x8>)
 800326e:	6018      	str	r0, [r3, #0]
 8003270:	4770      	bx	lr
 8003272:	bf00      	nop
 8003274:	420e00a0 	andmi	r0, lr, #160	; 0xa0

08003278 <PWR_EnterSTOPMode>:
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8003278:	4a08      	ldr	r2, [pc, #32]	; (800329c <PWR_EnterSTOPMode+0x24>)

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 800327a:	2901      	cmp	r1, #1
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 800327c:	6813      	ldr	r3, [r2, #0]

  /* Clear PDDS and LPDS bits */
  tmpreg &= CR_DS_Mask;
 800327e:	f023 0303 	bic.w	r3, r3, #3

  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
 8003282:	ea40 0003 	orr.w	r0, r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 8003286:	6010      	str	r0, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8003288:	4a05      	ldr	r2, [pc, #20]	; (80032a0 <PWR_EnterSTOPMode+0x28>)
 800328a:	6813      	ldr	r3, [r2, #0]
 800328c:	f043 0304 	orr.w	r3, r3, #4
 8003290:	6013      	str	r3, [r2, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8003292:	d101      	bne.n	8003298 <PWR_EnterSTOPMode+0x20>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 8003294:	f001 ba32 	b.w	80046fc <__WFI>
  }
  else
  {
    /* Request Wait For Event */
    __WFE();
 8003298:	f001 ba32 	b.w	8004700 <__WFE>
 800329c:	40007000 	andmi	r7, r0, r0
 80032a0:	e000ed10 	and	lr, r0, r0, lsl sp

080032a4 <PWR_EnterSTANDBYMode>:
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 80032a4:	4b07      	ldr	r3, [pc, #28]	; (80032c4 <PWR_EnterSTANDBYMode+0x20>)
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	f042 0204 	orr.w	r2, r2, #4
 80032ac:	601a      	str	r2, [r3, #0]

  /* Select STANDBY mode */
  PWR->CR |= CR_PDDS_Set;
 80032ae:	681a      	ldr	r2, [r3, #0]
 80032b0:	f042 0202 	orr.w	r2, r2, #2
 80032b4:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 80032b6:	4a04      	ldr	r2, [pc, #16]	; (80032c8 <PWR_EnterSTANDBYMode+0x24>)
 80032b8:	6813      	ldr	r3, [r2, #0]
 80032ba:	f043 0304 	orr.w	r3, r3, #4
 80032be:	6013      	str	r3, [r2, #0]

  /* Request Wait For Interrupt */
  __WFI();
 80032c0:	f001 ba1c 	b.w	80046fc <__WFI>
 80032c4:	40007000 	andmi	r7, r0, r0
 80032c8:	e000ed10 	and	lr, r0, r0, lsl sp

080032cc <PWR_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if ((PWR->CSR & PWR_FLAG) != (u32)RESET)
 80032cc:	4b03      	ldr	r3, [pc, #12]	; (80032dc <PWR_GetFlagStatus+0x10>)
 80032ce:	685b      	ldr	r3, [r3, #4]
 80032d0:	4218      	tst	r0, r3
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 80032d2:	bf14      	ite	ne
 80032d4:	2001      	movne	r0, #1
 80032d6:	2000      	moveq	r0, #0
 80032d8:	4770      	bx	lr
 80032da:	bf00      	nop
 80032dc:	40007000 	andmi	r7, r0, r0

080032e0 <PWR_ClearFlag>:
void PWR_ClearFlag(u32 PWR_FLAG)
{
  /* Check the parameters */
  assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
         
  PWR->CR |=  PWR_FLAG << 2;
 80032e0:	4a02      	ldr	r2, [pc, #8]	; (80032ec <PWR_ClearFlag+0xc>)
 80032e2:	6813      	ldr	r3, [r2, #0]
 80032e4:	ea43 0080 	orr.w	r0, r3, r0, lsl #2
 80032e8:	6010      	str	r0, [r2, #0]
 80032ea:	4770      	bx	lr
 80032ec:	40007000 	andmi	r7, r0, r0

080032f0 <RCC_DeInit>:
* Return         : None
*******************************************************************************/
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (u32)0x00000001;
 80032f0:	4b0c      	ldr	r3, [pc, #48]	; (8003324 <RCC_DeInit+0x34>)
 80032f2:	681a      	ldr	r2, [r3, #0]
 80032f4:	f042 0201 	orr.w	r2, r2, #1
 80032f8:	601a      	str	r2, [r3, #0]

  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (u32)0xF8FF0000;
 80032fa:	6859      	ldr	r1, [r3, #4]
 80032fc:	4a0a      	ldr	r2, [pc, #40]	; (8003328 <RCC_DeInit+0x38>)
 80032fe:	400a      	ands	r2, r1
 8003300:	605a      	str	r2, [r3, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (u32)0xFEF6FFFF;
 8003302:	681a      	ldr	r2, [r3, #0]
 8003304:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8003308:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800330c:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (u32)0xFFFBFFFF;
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003314:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (u32)0xFF80FFFF;
 8003316:	685a      	ldr	r2, [r3, #4]
 8003318:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 800331c:	605a      	str	r2, [r3, #4]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800331e:	2200      	movs	r2, #0
 8003320:	609a      	str	r2, [r3, #8]
 8003322:	4770      	bx	lr
 8003324:	40021000 	andmi	r1, r2, r0
 8003328:	f8ff0000 			; <UNDEFINED> instruction: 0xf8ff0000

0800332c <RCC_HSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 800332c:	4b0c      	ldr	r3, [pc, #48]	; (8003360 <RCC_HSEConfig+0x34>)

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 800332e:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8003332:	681a      	ldr	r2, [r3, #0]
 8003334:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003338:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003340:	601a      	str	r2, [r3, #0]

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8003342:	d003      	beq.n	800334c <RCC_HSEConfig+0x20>
 8003344:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8003348:	d004      	beq.n	8003354 <RCC_HSEConfig+0x28>
 800334a:	4770      	bx	lr
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003352:	e002      	b.n	800335a <RCC_HSEConfig+0x2e>
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
 800335a:	601a      	str	r2, [r3, #0]
 800335c:	4770      	bx	lr
 800335e:	bf00      	nop
 8003360:	40021000 	andmi	r1, r2, r0

08003364 <RCC_AdjustHSICalibrationValue>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 8003364:	4a03      	ldr	r2, [pc, #12]	; (8003374 <RCC_AdjustHSICalibrationValue+0x10>)
 8003366:	6813      	ldr	r3, [r2, #0]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
 8003368:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (u32)HSICalibrationValue << 3;
 800336c:	ea43 00c0 	orr.w	r0, r3, r0, lsl #3

  /* Store the new value */
  RCC->CR = tmpreg;
 8003370:	6010      	str	r0, [r2, #0]
 8003372:	4770      	bx	lr
 8003374:	40021000 	andmi	r1, r2, r0

08003378 <RCC_HSICmd>:
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_HSION_BB = (u32)NewState;
 8003378:	4b01      	ldr	r3, [pc, #4]	; (8003380 <RCC_HSICmd+0x8>)
 800337a:	6018      	str	r0, [r3, #0]
 800337c:	4770      	bx	lr
 800337e:	bf00      	nop
 8003380:	42420000 	submi	r0, r2, #0

08003384 <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 8003384:	4a03      	ldr	r2, [pc, #12]	; (8003394 <RCC_PLLConfig+0x10>)
 8003386:	6853      	ldr	r3, [r2, #4]

  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 8003388:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 800338c:	4319      	orrs	r1, r3

  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 800338e:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8003390:	6050      	str	r0, [r2, #4]
 8003392:	4770      	bx	lr
 8003394:	40021000 	andmi	r1, r2, r0

08003398 <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PLLON_BB = (u32)NewState;
 8003398:	4b01      	ldr	r3, [pc, #4]	; (80033a0 <RCC_PLLCmd+0x8>)
 800339a:	6018      	str	r0, [r3, #0]
 800339c:	4770      	bx	lr
 800339e:	bf00      	nop
 80033a0:	42420060 	submi	r0, r2, #96	; 0x60

080033a4 <RCC_SYSCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 80033a4:	4a03      	ldr	r2, [pc, #12]	; (80033b4 <RCC_SYSCLKConfig+0x10>)
 80033a6:	6853      	ldr	r3, [r2, #4]

  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 80033a8:	f023 0303 	bic.w	r3, r3, #3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 80033ac:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80033ae:	6050      	str	r0, [r2, #4]
 80033b0:	4770      	bx	lr
 80033b2:	bf00      	nop
 80033b4:	40021000 	andmi	r1, r2, r0

080033b8 <RCC_GetSYSCLKSource>:
*                       - 0x04: HSE used as system clock
*                       - 0x08: PLL used as system clock
*******************************************************************************/
u8 RCC_GetSYSCLKSource(void)
{
  return ((u8)(RCC->CFGR & CFGR_SWS_Mask));
 80033b8:	4b02      	ldr	r3, [pc, #8]	; (80033c4 <RCC_GetSYSCLKSource+0xc>)
 80033ba:	6858      	ldr	r0, [r3, #4]
}
 80033bc:	f000 000c 	and.w	r0, r0, #12
 80033c0:	4770      	bx	lr
 80033c2:	bf00      	nop
 80033c4:	40021000 	andmi	r1, r2, r0

080033c8 <RCC_HCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 80033c8:	4a03      	ldr	r2, [pc, #12]	; (80033d8 <RCC_HCLKConfig+0x10>)
 80033ca:	6853      	ldr	r3, [r2, #4]

  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 80033cc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 80033d0:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80033d2:	6050      	str	r0, [r2, #4]
 80033d4:	4770      	bx	lr
 80033d6:	bf00      	nop
 80033d8:	40021000 	andmi	r1, r2, r0

080033dc <RCC_PCLK1Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 80033dc:	4a03      	ldr	r2, [pc, #12]	; (80033ec <RCC_PCLK1Config+0x10>)
 80033de:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 80033e0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 80033e4:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80033e6:	6050      	str	r0, [r2, #4]
 80033e8:	4770      	bx	lr
 80033ea:	bf00      	nop
 80033ec:	40021000 	andmi	r1, r2, r0

080033f0 <RCC_PCLK2Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 80033f0:	4a03      	ldr	r2, [pc, #12]	; (8003400 <RCC_PCLK2Config+0x10>)
 80033f2:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 80033f4:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 80033f8:	ea43 00c0 	orr.w	r0, r3, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80033fc:	6050      	str	r0, [r2, #4]
 80033fe:	4770      	bx	lr
 8003400:	40021000 	andmi	r1, r2, r0

08003404 <RCC_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_ITConfig(u8 RCC_IT, FunctionalState NewState)
{
 8003404:	4b04      	ldr	r3, [pc, #16]	; (8003418 <RCC_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8003406:	781a      	ldrb	r2, [r3, #0]
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003408:	b109      	cbz	r1, 800340e <RCC_ITConfig+0xa>
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS |= RCC_IT;
 800340a:	4310      	orrs	r0, r2
 800340c:	e001      	b.n	8003412 <RCC_ITConfig+0xe>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to disable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS &= (u8)~RCC_IT;
 800340e:	ea22 0000 	bic.w	r0, r2, r0
 8003412:	7018      	strb	r0, [r3, #0]
 8003414:	4770      	bx	lr
 8003416:	bf00      	nop
 8003418:	40021009 	andmi	r1, r2, r9

0800341c <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(u32 RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(vu32 *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 800341c:	4b01      	ldr	r3, [pc, #4]	; (8003424 <RCC_USBCLKConfig+0x8>)
 800341e:	6018      	str	r0, [r3, #0]
 8003420:	4770      	bx	lr
 8003422:	bf00      	nop
 8003424:	424200d8 	submi	r0, r2, #216	; 0xd8

08003428 <RCC_ADCCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));

  tmpreg = RCC->CFGR;
 8003428:	4a03      	ldr	r2, [pc, #12]	; (8003438 <RCC_ADCCLKConfig+0x10>)
 800342a:	6853      	ldr	r3, [r2, #4]

  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 800342c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000

  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 8003430:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8003432:	6050      	str	r0, [r2, #4]
 8003434:	4770      	bx	lr
 8003436:	bf00      	nop
 8003438:	40021000 	andmi	r1, r2, r0

0800343c <RCC_LSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 800343c:	4b06      	ldr	r3, [pc, #24]	; (8003458 <RCC_LSEConfig+0x1c>)
 800343e:	2200      	movs	r2, #0

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8003440:	2801      	cmp	r0, #1
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8003442:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8003444:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8003446:	d002      	beq.n	800344e <RCC_LSEConfig+0x12>
 8003448:	2804      	cmp	r0, #4
 800344a:	d002      	beq.n	8003452 <RCC_LSEConfig+0x16>
 800344c:	4770      	bx	lr
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_ON;
 800344e:	7018      	strb	r0, [r3, #0]
      break;
 8003450:	4770      	bx	lr
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8003452:	2205      	movs	r2, #5
 8003454:	701a      	strb	r2, [r3, #0]
 8003456:	4770      	bx	lr
 8003458:	40021020 	andmi	r1, r2, r0, lsr #32

0800345c <RCC_LSICmd>:
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_LSION_BB = (u32)NewState;
 800345c:	4b01      	ldr	r3, [pc, #4]	; (8003464 <RCC_LSICmd+0x8>)
 800345e:	6018      	str	r0, [r3, #0]
 8003460:	4770      	bx	lr
 8003462:	bf00      	nop
 8003464:	42420480 	submi	r0, r2, #128, 8	; 0x80000000

08003468 <RCC_RTCCLKConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
 8003468:	4a02      	ldr	r2, [pc, #8]	; (8003474 <RCC_RTCCLKConfig+0xc>)
 800346a:	6a13      	ldr	r3, [r2, #32]
 800346c:	4318      	orrs	r0, r3
 800346e:	6210      	str	r0, [r2, #32]
 8003470:	4770      	bx	lr
 8003472:	bf00      	nop
 8003474:	40021000 	andmi	r1, r2, r0

08003478 <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_RTCEN_BB = (u32)NewState;
 8003478:	4b01      	ldr	r3, [pc, #4]	; (8003480 <RCC_RTCCLKCmd+0x8>)
 800347a:	6018      	str	r0, [r3, #0]
 800347c:	4770      	bx	lr
 800347e:	bf00      	nop
 8003480:	4242043c 	submi	r0, r2, #60, 8	; 0x3c000000

08003484 <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8003484:	4a1c      	ldr	r2, [pc, #112]	; (80034f8 <RCC_GetClocksFreq+0x74>)
*                    will hold the clocks frequencies.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8003486:	b510      	push	{r4, lr}
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8003488:	6853      	ldr	r3, [r2, #4]
 800348a:	f003 030c 	and.w	r3, r3, #12

  switch (tmp)
 800348e:	2b04      	cmp	r3, #4
 8003490:	d001      	beq.n	8003496 <RCC_GetClocksFreq+0x12>
 8003492:	2b08      	cmp	r3, #8
 8003494:	d001      	beq.n	800349a <RCC_GetClocksFreq+0x16>
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
      break;

    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
 8003496:	4b19      	ldr	r3, [pc, #100]	; (80034fc <RCC_GetClocksFreq+0x78>)
 8003498:	e00e      	b.n	80034b8 <RCC_GetClocksFreq+0x34>
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 800349a:	6853      	ldr	r3, [r2, #4]
      pllmull = ( pllmull >> 18) + 2;

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 800349c:	6851      	ldr	r1, [r2, #4]
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 800349e:	f3c3 4383 	ubfx	r3, r3, #18, #4

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 80034a2:	03cc      	lsls	r4, r1, #15
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 80034a4:	f103 0302 	add.w	r3, r3, #2

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 80034a8:	d502      	bpl.n	80034b0 <RCC_GetClocksFreq+0x2c>
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */

        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (u32)RESET)
 80034aa:	6851      	ldr	r1, [r2, #4]
 80034ac:	0389      	lsls	r1, r1, #14
 80034ae:	d501      	bpl.n	80034b4 <RCC_GetClocksFreq+0x30>
        {/* HSE oscillator clock divided by 2 */

          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 80034b0:	4913      	ldr	r1, [pc, #76]	; (8003500 <RCC_GetClocksFreq+0x7c>)
 80034b2:	e000      	b.n	80034b6 <RCC_GetClocksFreq+0x32>
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 80034b4:	4911      	ldr	r1, [pc, #68]	; (80034fc <RCC_GetClocksFreq+0x78>)
 80034b6:	434b      	muls	r3, r1
 80034b8:	6003      	str	r3, [r0, #0]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 80034ba:	6853      	ldr	r3, [r2, #4]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 80034bc:	4911      	ldr	r1, [pc, #68]	; (8003504 <RCC_GetClocksFreq+0x80>)
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
  tmp = tmp >> 4;
 80034be:	f3c3 1303 	ubfx	r3, r3, #4, #4
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80034c2:	5ccc      	ldrb	r4, [r1, r3]
 80034c4:	6803      	ldr	r3, [r0, #0]
 80034c6:	40e3      	lsrs	r3, r4
 80034c8:	6043      	str	r3, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 80034ca:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 8;
 80034cc:	f3c4 2402 	ubfx	r4, r4, #8, #3
  presc = APBAHBPrescTable[tmp];

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80034d0:	5d0c      	ldrb	r4, [r1, r4]
 80034d2:	fa23 f404 	lsr.w	r4, r3, r4
 80034d6:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 80034d8:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 11;
 80034da:	f3c4 24c2 	ubfx	r4, r4, #11, #3
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80034de:	5d0c      	ldrb	r4, [r1, r4]
 80034e0:	40e3      	lsrs	r3, r4
 80034e2:	60c3      	str	r3, [r0, #12]

  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 80034e4:	6852      	ldr	r2, [r2, #4]
  tmp = tmp >> 14;
 80034e6:	f3c2 3281 	ubfx	r2, r2, #14, #2
  presc = ADCPrescTable[tmp];
 80034ea:	440a      	add	r2, r1
 80034ec:	7c12      	ldrb	r2, [r2, #16]

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 80034ee:	fbb3 f3f2 	udiv	r3, r3, r2
 80034f2:	6103      	str	r3, [r0, #16]
 80034f4:	bd10      	pop	{r4, pc}
 80034f6:	bf00      	nop
 80034f8:	40021000 	andmi	r1, r2, r0
 80034fc:	007a1200 	rsbseq	r1, sl, r0, lsl #4
 8003500:	003d0900 	eorseq	r0, sp, r0, lsl #18
 8003504:	08004abc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, fp, lr}

08003508 <RCC_AHBPeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_AHBPeriphClockCmd(u32 RCC_AHBPeriph, FunctionalState NewState)
{
 8003508:	4b04      	ldr	r3, [pc, #16]	; (800351c <RCC_AHBPeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 800350a:	695a      	ldr	r2, [r3, #20]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800350c:	b109      	cbz	r1, 8003512 <RCC_AHBPeriphClockCmd+0xa>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 800350e:	4310      	orrs	r0, r2
 8003510:	e001      	b.n	8003516 <RCC_AHBPeriphClockCmd+0xe>
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8003512:	ea22 0000 	bic.w	r0, r2, r0
 8003516:	6158      	str	r0, [r3, #20]
 8003518:	4770      	bx	lr
 800351a:	bf00      	nop
 800351c:	40021000 	andmi	r1, r2, r0

08003520 <RCC_APB2PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphClockCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 8003520:	4b04      	ldr	r3, [pc, #16]	; (8003534 <RCC_APB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8003522:	699a      	ldr	r2, [r3, #24]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003524:	b109      	cbz	r1, 800352a <RCC_APB2PeriphClockCmd+0xa>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8003526:	4310      	orrs	r0, r2
 8003528:	e001      	b.n	800352e <RCC_APB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 800352a:	ea22 0000 	bic.w	r0, r2, r0
 800352e:	6198      	str	r0, [r3, #24]
 8003530:	4770      	bx	lr
 8003532:	bf00      	nop
 8003534:	40021000 	andmi	r1, r2, r0

08003538 <RCC_APB1PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphClockCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 8003538:	4b04      	ldr	r3, [pc, #16]	; (800354c <RCC_APB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800353a:	69da      	ldr	r2, [r3, #28]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800353c:	b109      	cbz	r1, 8003542 <RCC_APB1PeriphClockCmd+0xa>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800353e:	4310      	orrs	r0, r2
 8003540:	e001      	b.n	8003546 <RCC_APB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8003542:	ea22 0000 	bic.w	r0, r2, r0
 8003546:	61d8      	str	r0, [r3, #28]
 8003548:	4770      	bx	lr
 800354a:	bf00      	nop
 800354c:	40021000 	andmi	r1, r2, r0

08003550 <RCC_APB2PeriphResetCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphResetCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 8003550:	4b04      	ldr	r3, [pc, #16]	; (8003564 <RCC_APB2PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8003552:	68da      	ldr	r2, [r3, #12]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003554:	b109      	cbz	r1, 800355a <RCC_APB2PeriphResetCmd+0xa>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8003556:	4310      	orrs	r0, r2
 8003558:	e001      	b.n	800355e <RCC_APB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 800355a:	ea22 0000 	bic.w	r0, r2, r0
 800355e:	60d8      	str	r0, [r3, #12]
 8003560:	4770      	bx	lr
 8003562:	bf00      	nop
 8003564:	40021000 	andmi	r1, r2, r0

08003568 <RCC_APB1PeriphResetCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphResetCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 8003568:	4b04      	ldr	r3, [pc, #16]	; (800357c <RCC_APB1PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 800356a:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800356c:	b109      	cbz	r1, 8003572 <RCC_APB1PeriphResetCmd+0xa>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 800356e:	4310      	orrs	r0, r2
 8003570:	e001      	b.n	8003576 <RCC_APB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8003572:	ea22 0000 	bic.w	r0, r2, r0
 8003576:	6118      	str	r0, [r3, #16]
 8003578:	4770      	bx	lr
 800357a:	bf00      	nop
 800357c:	40021000 	andmi	r1, r2, r0

08003580 <RCC_BackupResetCmd>:
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_BDRST_BB = (u32)NewState;
 8003580:	4b01      	ldr	r3, [pc, #4]	; (8003588 <RCC_BackupResetCmd+0x8>)
 8003582:	6018      	str	r0, [r3, #0]
 8003584:	4770      	bx	lr
 8003586:	bf00      	nop
 8003588:	42420440 	submi	r0, r2, #64, 8	; 0x40000000

0800358c <RCC_ClockSecuritySystemCmd>:
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_CSSON_BB = (u32)NewState;
 800358c:	4b01      	ldr	r3, [pc, #4]	; (8003594 <RCC_ClockSecuritySystemCmd+0x8>)
 800358e:	6018      	str	r0, [r3, #0]
 8003590:	4770      	bx	lr
 8003592:	bf00      	nop
 8003594:	4242004c 	submi	r0, r2, #76	; 0x4c

08003598 <RCC_MCOConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO[2:0] bits to select the MCO source */
  *(vu8 *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 8003598:	4b01      	ldr	r3, [pc, #4]	; (80035a0 <RCC_MCOConfig+0x8>)
 800359a:	7018      	strb	r0, [r3, #0]
 800359c:	4770      	bx	lr
 800359e:	bf00      	nop
 80035a0:	40021007 	andmi	r1, r2, r7

080035a4 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 80035a4:	0942      	lsrs	r2, r0, #5

  if (tmp == 1)               /* The flag to check is in CR register */
 80035a6:	2a01      	cmp	r2, #1
 80035a8:	4b07      	ldr	r3, [pc, #28]	; (80035c8 <RCC_GetFlagStatus+0x24>)
 80035aa:	d101      	bne.n	80035b0 <RCC_GetFlagStatus+0xc>
  {
    statusreg = RCC->CR;
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	e003      	b.n	80035b8 <RCC_GetFlagStatus+0x14>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 80035b0:	2a02      	cmp	r2, #2
  {
    statusreg = RCC->BDCR;
 80035b2:	bf0c      	ite	eq
 80035b4:	6a1b      	ldreq	r3, [r3, #32]
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 80035b6:	6a5b      	ldrne	r3, [r3, #36]	; 0x24
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;

  if ((statusreg & ((u32)1 << tmp)) != (u32)RESET)
 80035b8:	f000 001f 	and.w	r0, r0, #31
 80035bc:	fa23 f000 	lsr.w	r0, r3, r0
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 80035c0:	f000 0001 	and.w	r0, r0, #1
 80035c4:	4770      	bx	lr
 80035c6:	bf00      	nop
 80035c8:	40021000 	andmi	r1, r2, r0

080035cc <RCC_WaitForHSEStartUp>:
* Return         : An ErrorStatus enumuration value:
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 80035cc:	b507      	push	{r0, r1, r2, lr}
  vu32 StartUpCounter = 0;
 80035ce:	2300      	movs	r3, #0
 80035d0:	9301      	str	r3, [sp, #4]
  FlagStatus HSEStatus = RESET;
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 80035d2:	2031      	movs	r0, #49	; 0x31
 80035d4:	f7ff ffe6 	bl	80035a4 <RCC_GetFlagStatus>
    StartUpCounter++;  
 80035d8:	9b01      	ldr	r3, [sp, #4]
 80035da:	3301      	adds	r3, #1
 80035dc:	9301      	str	r3, [sp, #4]
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 80035de:	b918      	cbnz	r0, 80035e8 <RCC_WaitForHSEStartUp+0x1c>
 80035e0:	9b01      	ldr	r3, [sp, #4]
 80035e2:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80035e6:	d1f4      	bne.n	80035d2 <RCC_WaitForHSEStartUp+0x6>


  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 80035e8:	2031      	movs	r0, #49	; 0x31
 80035ea:	f7ff ffdb 	bl	80035a4 <RCC_GetFlagStatus>
  {
    status = ERROR;
  }  

  return (status);
}
 80035ee:	3000      	adds	r0, #0
 80035f0:	bf18      	it	ne
 80035f2:	2001      	movne	r0, #1
 80035f4:	b003      	add	sp, #12
 80035f6:	f85d fb04 	ldr.w	pc, [sp], #4

080035fa <RCC_ClearFlag>:
* Return         : None
*******************************************************************************/
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 80035fa:	4a03      	ldr	r2, [pc, #12]	; (8003608 <RCC_ClearFlag+0xe>)
 80035fc:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80035fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003602:	6253      	str	r3, [r2, #36]	; 0x24
 8003604:	4770      	bx	lr
 8003606:	bf00      	nop
 8003608:	40021000 	andmi	r1, r2, r0

0800360c <RCC_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (u32)RESET)
 800360c:	4b03      	ldr	r3, [pc, #12]	; (800361c <RCC_GetITStatus+0x10>)
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	4218      	tst	r0, r3
    bitstatus = RESET;
  }

  /* Return the RCC_IT status */
  return  bitstatus;
}
 8003612:	bf14      	ite	ne
 8003614:	2001      	movne	r0, #1
 8003616:	2000      	moveq	r0, #0
 8003618:	4770      	bx	lr
 800361a:	bf00      	nop
 800361c:	40021000 	andmi	r1, r2, r0

08003620 <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(vu8 *) CIR_BYTE3_ADDRESS = RCC_IT;
 8003620:	4b01      	ldr	r3, [pc, #4]	; (8003628 <RCC_ClearITPendingBit+0x8>)
 8003622:	7018      	strb	r0, [r3, #0]
 8003624:	4770      	bx	lr
 8003626:	bf00      	nop
 8003628:	4002100a 	andmi	r1, r2, sl

0800362c <SPI_I2S_DeInit>:
* Input          : - SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
 800362c:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  switch (*(u32*)&SPIx)
 800362e:	4b16      	ldr	r3, [pc, #88]	; (8003688 <SPI_I2S_DeInit+0x5c>)
 8003630:	4298      	cmp	r0, r3
 8003632:	d01b      	beq.n	800366c <SPI_I2S_DeInit+0x40>
 8003634:	f503 4374 	add.w	r3, r3, #62464	; 0xf400
 8003638:	4298      	cmp	r0, r3
 800363a:	d00b      	beq.n	8003654 <SPI_I2S_DeInit+0x28>
 800363c:	f5a3 4378 	sub.w	r3, r3, #63488	; 0xf800
 8003640:	4298      	cmp	r0, r3
 8003642:	d11f      	bne.n	8003684 <SPI_I2S_DeInit+0x58>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
      break;

    case SPI2_BASE:
      /* Enable SPI2 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 8003644:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003648:	2101      	movs	r1, #1
 800364a:	f7ff ff8d 	bl	8003568 <RCC_APB1PeriphResetCmd>
      /* Release SPI2 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 800364e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003652:	e012      	b.n	800367a <SPI_I2S_DeInit+0x4e>
  
  switch (*(u32*)&SPIx)
  {
    case SPI1_BASE:
      /* Enable SPI1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 8003654:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003658:	2101      	movs	r1, #1
 800365a:	f7ff ff79 	bl	8003550 <RCC_APB2PeriphResetCmd>
      break;

    default:
      break;
  }
}
 800365e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  {
    case SPI1_BASE:
      /* Enable SPI1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
      /* Release SPI1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 8003662:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003666:	2100      	movs	r1, #0
 8003668:	f7ff bf72 	b.w	8003550 <RCC_APB2PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
      break;

    case SPI3_BASE:
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
 800366c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003670:	2101      	movs	r1, #1
 8003672:	f7ff ff79 	bl	8003568 <RCC_APB1PeriphResetCmd>
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 8003676:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800367a:	2100      	movs	r1, #0
      break;

    default:
      break;
  }
}
 800367c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

    case SPI3_BASE:
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 8003680:	f7ff bf72 	b.w	8003568 <RCC_APB1PeriphResetCmd>
 8003684:	bd08      	pop	{r3, pc}
 8003686:	bf00      	nop
 8003688:	40003c00 	andmi	r3, r0, r0, lsl #24

0800368c <SPI_Init>:
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 800368c:	8803      	ldrh	r3, [r0, #0]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (u16)((u32)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800368e:	884a      	ldrh	r2, [r1, #2]
*                    SPI peripheral.
* Output         : None
* Return         : None
******************************************************************************/
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8003690:	b510      	push	{r4, lr}

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_Mask;
 8003692:	f403 5441 	and.w	r4, r3, #12352	; 0x3040
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (u16)((u32)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8003696:	880b      	ldrh	r3, [r1, #0]
 8003698:	4313      	orrs	r3, r2
 800369a:	888a      	ldrh	r2, [r1, #4]
 800369c:	4313      	orrs	r3, r2
 800369e:	88ca      	ldrh	r2, [r1, #6]
 80036a0:	4313      	orrs	r3, r2
 80036a2:	890a      	ldrh	r2, [r1, #8]
 80036a4:	4313      	orrs	r3, r2
 80036a6:	894a      	ldrh	r2, [r1, #10]
 80036a8:	4313      	orrs	r3, r2
 80036aa:	898a      	ldrh	r2, [r1, #12]
 80036ac:	4313      	orrs	r3, r2
 80036ae:	89ca      	ldrh	r2, [r1, #14]
 80036b0:	4313      	orrs	r3, r2
 80036b2:	4323      	orrs	r3, r4
 80036b4:	b29b      	uxth	r3, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 80036b6:	8003      	strh	r3, [r0, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 80036b8:	8b83      	ldrh	r3, [r0, #28]
 80036ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80036be:	041b      	lsls	r3, r3, #16
 80036c0:	0c1b      	lsrs	r3, r3, #16
 80036c2:	8383      	strh	r3, [r0, #28]

/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 80036c4:	8a0b      	ldrh	r3, [r1, #16]
 80036c6:	8203      	strh	r3, [r0, #16]
 80036c8:	bd10      	pop	{r4, pc}

080036ca <I2S_Init>:
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  

/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 80036ca:	8b83      	ldrh	r3, [r0, #28]
*                    SPI peripheral configured in I2S mode.
* Output         : None
* Return         : None
******************************************************************************/
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 80036cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  

/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
 80036ce:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80036d2:	f023 030f 	bic.w	r3, r3, #15
 80036d6:	041b      	lsls	r3, r3, #16
 80036d8:	0c1b      	lsrs	r3, r3, #16
 80036da:	8383      	strh	r3, [r0, #28]
  SPIx->I2SPR = 0x0002;
 80036dc:	2302      	movs	r3, #2
 80036de:	8403      	strh	r3, [r0, #32]
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 80036e0:	890b      	ldrh	r3, [r1, #8]
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
  SPIx->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 80036e2:	8b86      	ldrh	r6, [r0, #28]
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 80036e4:	2b02      	cmp	r3, #2
*                    SPI peripheral configured in I2S mode.
* Output         : None
* Return         : None
******************************************************************************/
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 80036e6:	b087      	sub	sp, #28
 80036e8:	4605      	mov	r5, r0
 80036ea:	460c      	mov	r4, r1
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_Mask; 
  SPIx->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 80036ec:	b2b6      	uxth	r6, r6
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 80036ee:	d022      	beq.n	8003736 <I2S_Init+0x6c>
  }
  /* If the requested audio frequency is not the default, compute the prescaler */
  else
  {
    /* Check the frame length (For the Prescaler computing) */
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 80036f0:	888b      	ldrh	r3, [r1, #4]
    {
      /* Packet length is 32 bits */
      packetlength = 2;
    }
    /* Get System Clock frequency */
    RCC_GetClocksFreq(&RCC_Clocks);
 80036f2:	a801      	add	r0, sp, #4
  }
  /* If the requested audio frequency is not the default, compute the prescaler */
  else
  {
    /* Check the frame length (For the Prescaler computing) */
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 80036f4:	2b00      	cmp	r3, #0
      packetlength = 1;
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 2;
 80036f6:	bf14      	ite	ne
 80036f8:	2702      	movne	r7, #2
 80036fa:	2701      	moveq	r7, #1
    }
    /* Get System Clock frequency */
    RCC_GetClocksFreq(&RCC_Clocks);
 80036fc:	f7ff fec2 	bl	8003484 <RCC_GetClocksFreq>
    
    /* Compute the Real divider depending on the MCLK output state with a flaoting point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 8003700:	88e3      	ldrh	r3, [r4, #6]
 8003702:	8921      	ldrh	r1, [r4, #8]
 8003704:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003708:	9b01      	ldr	r3, [sp, #4]
 800370a:	f04f 020a 	mov.w	r2, #10
    {
      /* MCLK output is enabled */
      tmp = (u16)(((10 * RCC_Clocks.SYSCLK_Frequency) / (256 * I2S_InitStruct->I2S_AudioFreq)) + 5);
 800370e:	fb02 f203 	mul.w	r2, r2, r3
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (u16)(((10 * RCC_Clocks.SYSCLK_Frequency) / (32 * packetlength * I2S_InitStruct->I2S_AudioFreq)) + 5);
 8003712:	bf1a      	itte	ne
 8003714:	017b      	lslne	r3, r7, #5
 8003716:	434b      	mulne	r3, r1
    
    /* Compute the Real divider depending on the MCLK output state with a flaoting point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
    {
      /* MCLK output is enabled */
      tmp = (u16)(((10 * RCC_Clocks.SYSCLK_Frequency) / (256 * I2S_InitStruct->I2S_AudioFreq)) + 5);
 8003718:	020b      	lsleq	r3, r1, #8
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (u16)(((10 * RCC_Clocks.SYSCLK_Frequency) / (32 * packetlength * I2S_InitStruct->I2S_AudioFreq)) + 5);
 800371a:	fbb2 f3f3 	udiv	r3, r2, r3
 800371e:	3305      	adds	r3, #5
    }
    
    /* Remove the flaoting point */
    tmp = tmp/10;  
 8003720:	220a      	movs	r2, #10
      tmp = (u16)(((10 * RCC_Clocks.SYSCLK_Frequency) / (256 * I2S_InitStruct->I2S_AudioFreq)) + 5);
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (u16)(((10 * RCC_Clocks.SYSCLK_Frequency) / (32 * packetlength * I2S_InitStruct->I2S_AudioFreq)) + 5);
 8003722:	b29b      	uxth	r3, r3
    }
    
    /* Remove the flaoting point */
    tmp = tmp/10;  
 8003724:	fbb3 f3f2 	udiv	r3, r3, r2
      
    /* Check the parity of the divider */
    i2sodd = (u16)(tmp & (u16)0x0001);
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (u16)((tmp - i2sodd) / 2);
 8003728:	f003 0201 	and.w	r2, r3, #1
   
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (u16) (i2sodd << 8);
 800372c:	0212      	lsls	r2, r2, #8
      
    /* Check the parity of the divider */
    i2sodd = (u16)(tmp & (u16)0x0001);
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (u16)((tmp - i2sodd) / 2);
 800372e:	f3c3 034f 	ubfx	r3, r3, #1, #16
   
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (u16) (i2sodd << 8);
 8003732:	b292      	uxth	r2, r2
 8003734:	e000      	b.n	8003738 <I2S_Init+0x6e>
  tmpreg = SPIx->I2SCFGR;
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
  {
    i2sodd = (u16)0;
 8003736:	2200      	movs	r2, #0
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (u16) (i2sodd << 8);
  }
  
  /* Test if the divider is 1 or 0 */
  if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 8003738:	1e99      	subs	r1, r3, #2
 800373a:	b289      	uxth	r1, r1
  {
    /* Set the default values */
    i2sdiv = 2;
    i2sodd = 0;
 800373c:	29fe      	cmp	r1, #254	; 0xfe
 800373e:	bf24      	itt	cs
 8003740:	2200      	movcs	r2, #0
 8003742:	2302      	movcs	r3, #2
  }

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (u16)(i2sdiv | i2sodd | I2S_InitStruct->I2S_MCLKOutput);  
 8003744:	4313      	orrs	r3, r2
 8003746:	88e2      	ldrh	r2, [r4, #6]
 8003748:	4313      	orrs	r3, r2
 800374a:	b29b      	uxth	r3, r3
 800374c:	842b      	strh	r3, [r5, #32]
 800374e:	8823      	ldrh	r3, [r4, #0]
 8003750:	88a2      	ldrh	r2, [r4, #4]
 8003752:	431e      	orrs	r6, r3
 8003754:	8863      	ldrh	r3, [r4, #2]
 8003756:	f446 6600 	orr.w	r6, r6, #2048	; 0x800
 800375a:	4333      	orrs	r3, r6
 800375c:	4313      	orrs	r3, r2
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (u16)(I2S_Mode_Select | I2S_InitStruct->I2S_Mode | \
 800375e:	8962      	ldrh	r2, [r4, #10]
 8003760:	4313      	orrs	r3, r2
 8003762:	b29b      	uxth	r3, r3
                  I2S_InitStruct->I2S_Standard | I2S_InitStruct->I2S_DataFormat | \
                  I2S_InitStruct->I2S_CPOL);
 
  /* Write to SPIx I2SCFGR */  
  SPIx->I2SCFGR = tmpreg;                                    
 8003764:	83ab      	strh	r3, [r5, #28]
}
 8003766:	b007      	add	sp, #28
 8003768:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800376a <SPI_StructInit>:
*******************************************************************************/
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 800376a:	2300      	movs	r3, #0
 800376c:	8003      	strh	r3, [r0, #0]

  /* initialize the SPI_Mode member */
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 800376e:	8043      	strh	r3, [r0, #2]

  /* initialize the SPI_DataSize member */
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 8003770:	8083      	strh	r3, [r0, #4]

  /* Initialize the SPI_CPOL member */
  SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 8003772:	80c3      	strh	r3, [r0, #6]

  /* Initialize the SPI_CPHA member */
  SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 8003774:	8103      	strh	r3, [r0, #8]

  /* Initialize the SPI_NSS member */
  SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 8003776:	8143      	strh	r3, [r0, #10]

  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 8003778:	8183      	strh	r3, [r0, #12]

  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 800377a:	81c3      	strh	r3, [r0, #14]

  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 800377c:	2307      	movs	r3, #7
 800377e:	8203      	strh	r3, [r0, #16]
 8003780:	4770      	bx	lr

08003782 <I2S_StructInit>:
*******************************************************************************/
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 8003782:	2300      	movs	r3, #0
  
  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
  
  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 8003784:	2202      	movs	r2, #2
*******************************************************************************/
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 8003786:	8003      	strh	r3, [r0, #0]
  
  /* Initialize the I2S_Standard member */
  I2S_InitStruct->I2S_Standard = I2S_Standard_Phillips;
 8003788:	8043      	strh	r3, [r0, #2]
  
  /* Initialize the I2S_DataFormat member */
  I2S_InitStruct->I2S_DataFormat = I2S_DataFormat_16b;
 800378a:	8083      	strh	r3, [r0, #4]
  
  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
 800378c:	80c3      	strh	r3, [r0, #6]
  
  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 800378e:	8102      	strh	r2, [r0, #8]
  
  /* Initialize the I2S_CPOL member */
  I2S_InitStruct->I2S_CPOL = I2S_CPOL_Low;
 8003790:	8143      	strh	r3, [r0, #10]
 8003792:	4770      	bx	lr

08003794 <SPI_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 8003794:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003796:	b119      	cbz	r1, 80037a0 <SPI_Cmd+0xc>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 8003798:	b29b      	uxth	r3, r3
 800379a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800379e:	e003      	b.n	80037a8 <SPI_Cmd+0x14>
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
 80037a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80037a4:	041b      	lsls	r3, r3, #16
 80037a6:	0c1b      	lsrs	r3, r3, #16
 80037a8:	8003      	strh	r3, [r0, #0]
 80037aa:	4770      	bx	lr

080037ac <I2S_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR |= I2SCFGR_I2SE_Set;
 80037ac:	8b83      	ldrh	r3, [r0, #28]
{
  /* Check the parameters */
  assert_param(IS_SPI_23_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80037ae:	b119      	cbz	r1, 80037b8 <I2S_Cmd+0xc>
  {
    /* Enable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR |= I2SCFGR_I2SE_Set;
 80037b0:	b29b      	uxth	r3, r3
 80037b2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80037b6:	e003      	b.n	80037c0 <I2S_Cmd+0x14>
  }
  else
  {
    /* Disable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR &= I2SCFGR_I2SE_Reset;
 80037b8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80037bc:	041b      	lsls	r3, r3, #16
 80037be:	0c1b      	lsrs	r3, r3, #16
 80037c0:	8383      	strh	r3, [r0, #28]
 80037c2:	4770      	bx	lr

080037c4 <SPI_I2S_ITConfig>:
  assert_param(IS_SPI_I2S_CONFIG_IT(SPI_I2S_IT));

  /* Get the SPI/I2S IT index */
  itpos = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (u16)((u16)1 << itpos);
 80037c4:	0909      	lsrs	r1, r1, #4
 80037c6:	2301      	movs	r3, #1
 80037c8:	408b      	lsls	r3, r1
 80037ca:	b29b      	uxth	r3, r3

  if (NewState != DISABLE)
 80037cc:	b11a      	cbz	r2, 80037d6 <SPI_I2S_ITConfig+0x12>
  {
    /* Enable the selected SPI/I2S interrupt */
    SPIx->CR2 |= itmask;
 80037ce:	8882      	ldrh	r2, [r0, #4]
 80037d0:	b292      	uxth	r2, r2
 80037d2:	4313      	orrs	r3, r2
 80037d4:	e003      	b.n	80037de <SPI_I2S_ITConfig+0x1a>
  }
  else
  {
    /* Disable the selected SPI/I2S interrupt */
    SPIx->CR2 &= (u16)~itmask;
 80037d6:	8882      	ldrh	r2, [r0, #4]
 80037d8:	b292      	uxth	r2, r2
 80037da:	ea22 0303 	bic.w	r3, r2, r3
 80037de:	8083      	strh	r3, [r0, #4]
 80037e0:	4770      	bx	lr

080037e2 <SPI_I2S_DMACmd>:
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI/I2S DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 80037e2:	8883      	ldrh	r3, [r0, #4]
 80037e4:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));

  if (NewState != DISABLE)
 80037e6:	b10a      	cbz	r2, 80037ec <SPI_I2S_DMACmd+0xa>
  {
    /* Enable the selected SPI/I2S DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 80037e8:	4319      	orrs	r1, r3
 80037ea:	e001      	b.n	80037f0 <SPI_I2S_DMACmd+0xe>
  }
  else
  {
    /* Disable the selected SPI/I2S DMA requests */
    SPIx->CR2 &= (u16)~SPI_I2S_DMAReq;
 80037ec:	ea23 0101 	bic.w	r1, r3, r1
 80037f0:	8081      	strh	r1, [r0, #4]
 80037f2:	4770      	bx	lr

080037f4 <SPI_I2S_SendData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 80037f4:	8181      	strh	r1, [r0, #12]
 80037f6:	4770      	bx	lr

080037f8 <SPI_I2S_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 80037f8:	8980      	ldrh	r0, [r0, #12]
}
 80037fa:	b280      	uxth	r0, r0
 80037fc:	4770      	bx	lr

080037fe <SPI_NSSInternalSoftwareConfig>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));

  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 80037fe:	f64f 63ff 	movw	r3, #65279	; 0xfeff
 8003802:	4299      	cmp	r1, r3
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8003804:	8803      	ldrh	r3, [r0, #0]
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 8003806:	bf0b      	itete	eq
 8003808:	f423 7380 	biceq.w	r3, r3, #256	; 0x100
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));

  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 800380c:	b29b      	uxthne	r3, r3
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 800380e:	041b      	lsleq	r3, r3, #16
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));

  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8003810:	f443 7380 	orrne.w	r3, r3, #256	; 0x100
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 8003814:	bf08      	it	eq
 8003816:	0c1b      	lsreq	r3, r3, #16
 8003818:	8003      	strh	r3, [r0, #0]
 800381a:	4770      	bx	lr

0800381c <SPI_SSOutputCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= CR2_SSOE_Set;
 800381c:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800381e:	b119      	cbz	r1, 8003828 <SPI_SSOutputCmd+0xc>
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= CR2_SSOE_Set;
 8003820:	b29b      	uxth	r3, r3
 8003822:	f043 0304 	orr.w	r3, r3, #4
 8003826:	e003      	b.n	8003830 <SPI_SSOutputCmd+0x14>
  }
  else
  {
    /* Disable the selected SPI SS output */
    SPIx->CR2 &= CR2_SSOE_Reset;
 8003828:	f023 0304 	bic.w	r3, r3, #4
 800382c:	041b      	lsls	r3, r3, #16
 800382e:	0c1b      	lsrs	r3, r3, #16
 8003830:	8083      	strh	r3, [r0, #4]
 8003832:	4770      	bx	lr

08003834 <SPI_DataSizeConfig>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DATASIZE(SPI_DataSize));

  /* Clear DFF bit */
  SPIx->CR1 &= (u16)~SPI_DataSize_16b;
 8003834:	8803      	ldrh	r3, [r0, #0]
 8003836:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800383a:	041b      	lsls	r3, r3, #16
 800383c:	0c1b      	lsrs	r3, r3, #16
 800383e:	8003      	strh	r3, [r0, #0]
  /* Set new DFF bit value */
  SPIx->CR1 |= SPI_DataSize;
 8003840:	8803      	ldrh	r3, [r0, #0]
 8003842:	b29b      	uxth	r3, r3
 8003844:	4319      	orrs	r1, r3
 8003846:	8001      	strh	r1, [r0, #0]
 8003848:	4770      	bx	lr

0800384a <SPI_TransmitCRC>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Enable the selected SPI CRC transmission */
  SPIx->CR1 |= CR1_CRCNext_Set;
 800384a:	8803      	ldrh	r3, [r0, #0]
 800384c:	b29b      	uxth	r3, r3
 800384e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003852:	8003      	strh	r3, [r0, #0]
 8003854:	4770      	bx	lr

08003856 <SPI_CalculateCRC>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= CR1_CRCEN_Set;
 8003856:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003858:	b119      	cbz	r1, 8003862 <SPI_CalculateCRC+0xc>
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= CR1_CRCEN_Set;
 800385a:	b29b      	uxth	r3, r3
 800385c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003860:	e003      	b.n	800386a <SPI_CalculateCRC+0x14>
  }
  else
  {
    /* Disable the selected SPI CRC calculation */
    SPIx->CR1 &= CR1_CRCEN_Reset;
 8003862:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003866:	041b      	lsls	r3, r3, #16
 8003868:	0c1b      	lsrs	r3, r3, #16
 800386a:	8003      	strh	r3, [r0, #0]
 800386c:	4770      	bx	lr

0800386e <SPI_GetCRC>:

  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_CRC(SPI_CRC));

  if (SPI_CRC != SPI_CRC_Rx)
 800386e:	2901      	cmp	r1, #1
  {
    /* Get the Tx CRC register */
    crcreg = SPIx->TXCRCR;
 8003870:	bf14      	ite	ne
 8003872:	8b00      	ldrhne	r0, [r0, #24]
  }
  else
  {
    /* Get the Rx CRC register */
    crcreg = SPIx->RXCRCR;
 8003874:	8a80      	ldrheq	r0, [r0, #20]
 8003876:	b280      	uxth	r0, r0
  }

  /* Return the selected CRC register */
  return crcreg;
}
 8003878:	4770      	bx	lr

0800387a <SPI_GetCRCPolynomial>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the CRC polynomial register */
  return SPIx->CRCPR;
 800387a:	8a00      	ldrh	r0, [r0, #16]
}
 800387c:	b280      	uxth	r0, r0
 800387e:	4770      	bx	lr

08003880 <SPI_BiDirectionalLineConfig>:
  assert_param(IS_SPI_DIRECTION(SPI_Direction));

  if (SPI_Direction == SPI_Direction_Tx)
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 8003880:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));

  if (SPI_Direction == SPI_Direction_Tx)
 8003882:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
    SPIx->CR1 |= SPI_Direction_Tx;
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 8003886:	bf15      	itete	ne
 8003888:	f423 4380 	bicne.w	r3, r3, #16384	; 0x4000
  assert_param(IS_SPI_DIRECTION(SPI_Direction));

  if (SPI_Direction == SPI_Direction_Tx)
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 800388c:	b29b      	uxtheq	r3, r3
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 800388e:	041b      	lslne	r3, r3, #16
  assert_param(IS_SPI_DIRECTION(SPI_Direction));

  if (SPI_Direction == SPI_Direction_Tx)
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 8003890:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 8003894:	bf18      	it	ne
 8003896:	0c1b      	lsrne	r3, r3, #16
 8003898:	8003      	strh	r3, [r0, #0]
 800389a:	4770      	bx	lr

0800389c <SPI_I2S_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));

  /* Check the status of the specified SPI/I2S flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (u16)RESET)
 800389c:	8903      	ldrh	r3, [r0, #8]
 800389e:	4219      	tst	r1, r3
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
}
 80038a0:	bf14      	ite	ne
 80038a2:	2001      	movne	r0, #1
 80038a4:	2000      	moveq	r0, #0
 80038a6:	4770      	bx	lr

080038a8 <SPI_I2S_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_CLEAR_FLAG(SPI_I2S_FLAG));
    
    /* Clear the selected SPI CRC Error (CRCERR) flag */
    SPIx->SR = (u16)~SPI_I2S_FLAG;
 80038a8:	43c9      	mvns	r1, r1
 80038aa:	b289      	uxth	r1, r1
 80038ac:	8101      	strh	r1, [r0, #8]
 80038ae:	4770      	bx	lr

080038b0 <SPI_I2S_GetITStatus>:
*                       - I2S_IT_UDR: Underrun Error interrupt.
* Output         : None
* Return         : The new state of SPI_I2S_IT (SET or RESET).
*******************************************************************************/
ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, u8 SPI_I2S_IT)
{
 80038b0:	b510      	push	{r4, lr}
  /* Get the SPI/I2S IT mask */
  itmask = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (u16)((u16)0x01 << itmask);
  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 80038b2:	8884      	ldrh	r4, [r0, #4]

  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (u16)RESET) && enablestatus)
 80038b4:	8903      	ldrh	r3, [r0, #8]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_IT(SPI_I2S_IT));

  /* Get the SPI/I2S IT index */
  itpos = (u16)((u16)0x01 << (SPI_I2S_IT & (u8)0x0F));
 80038b6:	2201      	movs	r2, #1
 80038b8:	f001 000f 	and.w	r0, r1, #15
  itmask = (u16)((u16)0x01 << itmask);
  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;

  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (u16)RESET) && enablestatus)
 80038bc:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_IT(SPI_I2S_IT));

  /* Get the SPI/I2S IT index */
  itpos = (u16)((u16)0x01 << (SPI_I2S_IT & (u8)0x0F));
 80038be:	fa02 f000 	lsl.w	r0, r2, r0
  itmask = (u16)((u16)0x01 << itmask);
  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;

  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (u16)RESET) && enablestatus)
 80038c2:	4018      	ands	r0, r3
  /* Get the SPI/I2S IT mask */
  itmask = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (u16)((u16)0x01 << itmask);
  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 80038c4:	b2a4      	uxth	r4, r4

  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (u16)RESET) && enablestatus)
 80038c6:	d005      	beq.n	80038d4 <SPI_I2S_GetITStatus+0x24>
  itpos = (u16)((u16)0x01 << (SPI_I2S_IT & (u8)0x0F));

  /* Get the SPI/I2S IT mask */
  itmask = SPI_I2S_IT >> 4;
  /* Set the IT mask */
  itmask = (u16)((u16)0x01 << itmask);
 80038c8:	0909      	lsrs	r1, r1, #4
 80038ca:	408a      	lsls	r2, r1
  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;

  /* Check the status of the specified SPI/I2S interrupt */
  if (((SPIx->SR & itpos) != (u16)RESET) && enablestatus)
 80038cc:	4214      	tst	r4, r2
  {
    /* SPI_I2S_IT is set */
    bitstatus = SET;
 80038ce:	bf14      	ite	ne
 80038d0:	2001      	movne	r0, #1
 80038d2:	2000      	moveq	r0, #0
    /* SPI_I2S_IT is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_IT status */
  return bitstatus;
}
 80038d4:	bd10      	pop	{r4, pc}

080038d6 <SPI_I2S_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_CLEAR_IT(SPI_I2S_IT));

  /* Get the SPI IT index */
  itpos = (u16)((u16)0x01 << (SPI_I2S_IT & (u8)0x0F));
 80038d6:	f001 010f 	and.w	r1, r1, #15
 80038da:	2301      	movs	r3, #1
 80038dc:	408b      	lsls	r3, r1
  /* Clear the selected SPI CRC Error (CRCERR) interrupt pending bit */
  SPIx->SR = (u16)~itpos;
 80038de:	43db      	mvns	r3, r3
 80038e0:	b29b      	uxth	r3, r3
 80038e2:	8103      	strh	r3, [r0, #8]
 80038e4:	4770      	bx	lr
 80038e6:	bf00      	nop

080038e8 <SysTick_CLKSourceConfig>:
*                         SysTick clock source.
* Output         : None
* Return         : None
*******************************************************************************/
void SysTick_CLKSourceConfig(u32 SysTick_CLKSource)
{
 80038e8:	4b04      	ldr	r3, [pc, #16]	; (80038fc <SysTick_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));

  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 80038ea:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80038ec:	681a      	ldr	r2, [r3, #0]
 80038ee:	bf0c      	ite	eq
 80038f0:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 80038f4:	f022 0204 	bicne.w	r2, r2, #4
 80038f8:	601a      	str	r2, [r3, #0]
 80038fa:	4770      	bx	lr
 80038fc:	e000e010 	and	lr, r0, r0, lsl r0

08003900 <SysTick_SetReload>:
void SysTick_SetReload(u32 Reload)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_RELOAD(Reload));

  SysTick->LOAD = Reload;
 8003900:	4b01      	ldr	r3, [pc, #4]	; (8003908 <SysTick_SetReload+0x8>)
 8003902:	6058      	str	r0, [r3, #4]
 8003904:	4770      	bx	lr
 8003906:	bf00      	nop
 8003908:	e000e010 	and	lr, r0, r0, lsl r0

0800390c <SysTick_CounterCmd>:
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 800390c:	2801      	cmp	r0, #1
 800390e:	4b08      	ldr	r3, [pc, #32]	; (8003930 <SysTick_CounterCmd+0x24>)
 8003910:	d103      	bne.n	800391a <SysTick_CounterCmd+0xe>
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 8003912:	681a      	ldr	r2, [r3, #0]
 8003914:	f042 0201 	orr.w	r2, r2, #1
 8003918:	e004      	b.n	8003924 <SysTick_CounterCmd+0x18>
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
 800391a:	3002      	adds	r0, #2
 800391c:	d104      	bne.n	8003928 <SysTick_CounterCmd+0x1c>
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	f022 0201 	bic.w	r2, r2, #1
 8003924:	601a      	str	r2, [r3, #0]
 8003926:	4770      	bx	lr
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 8003928:	2200      	movs	r2, #0
 800392a:	609a      	str	r2, [r3, #8]
 800392c:	4770      	bx	lr
 800392e:	bf00      	nop
 8003930:	e000e010 	and	lr, r0, r0, lsl r0

08003934 <SysTick_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void SysTick_ITConfig(FunctionalState NewState)
{
 8003934:	4b04      	ldr	r3, [pc, #16]	; (8003948 <SysTick_ITConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 8003936:	681a      	ldr	r2, [r3, #0]
void SysTick_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003938:	b110      	cbz	r0, 8003940 <SysTick_ITConfig+0xc>
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 800393a:	f042 0202 	orr.w	r2, r2, #2
 800393e:	e001      	b.n	8003944 <SysTick_ITConfig+0x10>
  }
  else
  {
    SysTick->CTRL &= CTRL_TICKINT_Reset;
 8003940:	f022 0202 	bic.w	r2, r2, #2
 8003944:	601a      	str	r2, [r3, #0]
 8003946:	4770      	bx	lr
 8003948:	e000e010 	and	lr, r0, r0, lsl r0

0800394c <SysTick_GetCounter>:
* Output         : None
* Return         : SysTick current value
*******************************************************************************/
u32 SysTick_GetCounter(void)
{
  return(SysTick->VAL);
 800394c:	4b01      	ldr	r3, [pc, #4]	; (8003954 <SysTick_GetCounter+0x8>)
 800394e:	6898      	ldr	r0, [r3, #8]
}
 8003950:	4770      	bx	lr
 8003952:	bf00      	nop
 8003954:	e000e010 	and	lr, r0, r0, lsl r0

08003958 <SysTick_GetFlagStatus>:
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 8003958:	08c3      	lsrs	r3, r0, #3
 800395a:	2b02      	cmp	r3, #2
 800395c:	4b04      	ldr	r3, [pc, #16]	; (8003970 <SysTick_GetFlagStatus+0x18>)
  {
    statusreg = SysTick->CTRL;
 800395e:	bf0c      	ite	eq
 8003960:	681b      	ldreq	r3, [r3, #0]
  }
  else          /* The flag to check is in CALIB register */
  {
    statusreg = SysTick->CALIB;
 8003962:	68db      	ldrne	r3, [r3, #12]
  }

  if ((statusreg & ((u32)1 << SysTick_FLAG)) != (u32)RESET)
 8003964:	fa23 f000 	lsr.w	r0, r3, r0
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8003968:	f000 0001 	and.w	r0, r0, #1
 800396c:	4770      	bx	lr
 800396e:	bf00      	nop
 8003970:	e000e010 	and	lr, r0, r0, lsl r0

08003974 <TI1_Config>:
* Output         : None
* Return         : None
*******************************************************************************/
static void TI1_Config(TIM_TypeDef* TIMx, u16 TIM_ICPolarity, u16 TIM_ICSelection,
                       u16 TIM_ICFilter)
{
 8003974:	b530      	push	{r4, r5, lr}
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8003976:	8c04      	ldrh	r4, [r0, #32]
 8003978:	f024 0401 	bic.w	r4, r4, #1
 800397c:	0424      	lsls	r4, r4, #16
 800397e:	0c24      	lsrs	r4, r4, #16
 8003980:	8404      	strh	r4, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8003982:	8b04      	ldrh	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8003984:	8c05      	ldrh	r5, [r0, #32]
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;

  tmpccmr1 = TIMx->CCMR1;
 8003986:	b2a4      	uxth	r4, r4
  tmpccer = TIMx->CCER;
 8003988:	b2ad      	uxth	r5, r5

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 800398a:	f024 04f3 	bic.w	r4, r4, #243	; 0xf3
 800398e:	4322      	orrs	r2, r4
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8003990:	f025 0502 	bic.w	r5, r5, #2
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8003994:	ea42 1303 	orr.w	r3, r2, r3, lsl #4
 8003998:	f045 0501 	orr.w	r5, r5, #1
 800399c:	b29a      	uxth	r2, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 800399e:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80039a0:	8302      	strh	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80039a2:	8401      	strh	r1, [r0, #32]
 80039a4:	bd30      	pop	{r4, r5, pc}

080039a6 <TI2_Config>:
* Output         : None
* Return         : None
*******************************************************************************/
static void TI2_Config(TIM_TypeDef* TIMx, u16 TIM_ICPolarity, u16 TIM_ICSelection,
                       u16 TIM_ICFilter)
{
 80039a6:	b530      	push	{r4, r5, lr}
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80039a8:	8c04      	ldrh	r4, [r0, #32]
 80039aa:	f024 0410 	bic.w	r4, r4, #16
 80039ae:	0424      	lsls	r4, r4, #16
 80039b0:	0c24      	lsrs	r4, r4, #16
 80039b2:	8404      	strh	r4, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 80039b4:	8b05      	ldrh	r5, [r0, #24]
  tmpccer = TIMx->CCER;
 80039b6:	8c04      	ldrh	r4, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80039b8:	f425 7540 	bic.w	r5, r5, #768	; 0x300

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;

  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
 80039bc:	b2a4      	uxth	r4, r4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80039be:	052d      	lsls	r5, r5, #20
 80039c0:	0d2d      	lsrs	r5, r5, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
 80039c2:	f024 0420 	bic.w	r4, r4, #32
 80039c6:	f044 0410 	orr.w	r4, r4, #16
 80039ca:	ea45 2202 	orr.w	r2, r5, r2, lsl #8
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80039ce:	ea42 3303 	orr.w	r3, r2, r3, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80039d2:	ea44 1101 	orr.w	r1, r4, r1, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80039d6:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80039d8:	b28c      	uxth	r4, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80039da:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80039dc:	8404      	strh	r4, [r0, #32]
 80039de:	bd30      	pop	{r4, r5, pc}

080039e0 <TIM_DeInit>:
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 80039e0:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 80039e2:	4b2e      	ldr	r3, [pc, #184]	; (8003a9c <TIM_DeInit+0xbc>)
 80039e4:	4298      	cmp	r0, r3
 80039e6:	d03a      	beq.n	8003a5e <TIM_DeInit+0x7e>
 80039e8:	d810      	bhi.n	8003a0c <TIM_DeInit+0x2c>
 80039ea:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 80039ee:	4298      	cmp	r0, r3
 80039f0:	d025      	beq.n	8003a3e <TIM_DeInit+0x5e>
 80039f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80039f6:	4298      	cmp	r0, r3
 80039f8:	d02b      	beq.n	8003a52 <TIM_DeInit+0x72>
 80039fa:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80039fe:	d14c      	bne.n	8003a9a <TIM_DeInit+0xba>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
      break; 
      
    case TIM2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8003a00:	2001      	movs	r0, #1
 8003a02:	4601      	mov	r1, r0
 8003a04:	f7ff fdb0 	bl	8003568 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8003a08:	2001      	movs	r0, #1
 8003a0a:	e01d      	b.n	8003a48 <TIM_DeInit+0x68>
void TIM_DeInit(TIM_TypeDef* TIMx)
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8003a0c:	4b24      	ldr	r3, [pc, #144]	; (8003aa0 <TIM_DeInit+0xc0>)
 8003a0e:	4298      	cmp	r0, r3
 8003a10:	d031      	beq.n	8003a76 <TIM_DeInit+0x96>
 8003a12:	d804      	bhi.n	8003a1e <TIM_DeInit+0x3e>
 8003a14:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8003a18:	4298      	cmp	r0, r3
 8003a1a:	d026      	beq.n	8003a6a <TIM_DeInit+0x8a>
 8003a1c:	bd08      	pop	{r3, pc}
 8003a1e:	4b21      	ldr	r3, [pc, #132]	; (8003aa4 <TIM_DeInit+0xc4>)
 8003a20:	4298      	cmp	r0, r3
 8003a22:	d004      	beq.n	8003a2e <TIM_DeInit+0x4e>
 8003a24:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a28:	4298      	cmp	r0, r3
 8003a2a:	d02a      	beq.n	8003a82 <TIM_DeInit+0xa2>
 8003a2c:	bd08      	pop	{r3, pc}
  {
    case TIM1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8003a2e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003a32:	2101      	movs	r1, #1
 8003a34:	f7ff fd8c 	bl	8003550 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8003a38:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003a3c:	e028      	b.n	8003a90 <TIM_DeInit+0xb0>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
      break;
 
    case TIM3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 8003a3e:	2002      	movs	r0, #2
 8003a40:	2101      	movs	r1, #1
 8003a42:	f7ff fd91 	bl	8003568 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8003a46:	2002      	movs	r0, #2
 8003a48:	2100      	movs	r1, #0
      break; 
      
    default:
      break;
  }
}
 8003a4a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
      break;
 
    case TIM3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8003a4e:	f7ff bd8b 	b.w	8003568 <RCC_APB1PeriphResetCmd>
      break;
 
    case TIM4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8003a52:	2004      	movs	r0, #4
 8003a54:	2101      	movs	r1, #1
 8003a56:	f7ff fd87 	bl	8003568 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8003a5a:	2004      	movs	r0, #4
 8003a5c:	e7f4      	b.n	8003a48 <TIM_DeInit+0x68>
      break;
      
    case TIM5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8003a5e:	2008      	movs	r0, #8
 8003a60:	2101      	movs	r1, #1
 8003a62:	f7ff fd81 	bl	8003568 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8003a66:	2008      	movs	r0, #8
 8003a68:	e7ee      	b.n	8003a48 <TIM_DeInit+0x68>
      break;
      
    case TIM6_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8003a6a:	2010      	movs	r0, #16
 8003a6c:	2101      	movs	r1, #1
 8003a6e:	f7ff fd7b 	bl	8003568 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8003a72:	2010      	movs	r0, #16
 8003a74:	e7e8      	b.n	8003a48 <TIM_DeInit+0x68>
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 8003a76:	2020      	movs	r0, #32
 8003a78:	2101      	movs	r1, #1
 8003a7a:	f7ff fd75 	bl	8003568 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8003a7e:	2020      	movs	r0, #32
 8003a80:	e7e2      	b.n	8003a48 <TIM_DeInit+0x68>
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 8003a82:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003a86:	2101      	movs	r1, #1
 8003a88:	f7ff fd62 	bl	8003550 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8003a8c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003a90:	2100      	movs	r1, #0
      break; 
      
    default:
      break;
  }
}
 8003a92:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8003a96:	f7ff bd5b 	b.w	8003550 <RCC_APB2PeriphResetCmd>
 8003a9a:	bd08      	pop	{r3, pc}
 8003a9c:	40000c00 	andmi	r0, r0, r0, lsl #24
 8003aa0:	40001400 	andmi	r1, r0, r0, lsl #8
 8003aa4:	40012c00 	andmi	r2, r1, r0, lsl #24

08003aa8 <TIM_TimeBaseInit>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 8003aa8:	8803      	ldrh	r3, [r0, #0]
 8003aaa:	88ca      	ldrh	r2, [r1, #6]
 8003aac:	f003 038f 	and.w	r3, r3, #143	; 0x8f
 8003ab0:	8003      	strh	r3, [r0, #0]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 8003ab2:	8803      	ldrh	r3, [r0, #0]
 8003ab4:	b29b      	uxth	r3, r3
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	884a      	ldrh	r2, [r1, #2]
 8003aba:	4313      	orrs	r3, r2
 8003abc:	b29b      	uxth	r3, r3
 8003abe:	8003      	strh	r3, [r0, #0]
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8003ac0:	888b      	ldrh	r3, [r1, #4]
 8003ac2:	8583      	strh	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8003ac4:	880b      	ldrh	r3, [r1, #0]
 8003ac6:	8503      	strh	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	8283      	strh	r3, [r0, #20]
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 8003acc:	4b04      	ldr	r3, [pc, #16]	; (8003ae0 <TIM_TimeBaseInit+0x38>)
 8003ace:	4298      	cmp	r0, r3
 8003ad0:	d003      	beq.n	8003ada <TIM_TimeBaseInit+0x32>
 8003ad2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ad6:	4298      	cmp	r0, r3
 8003ad8:	d101      	bne.n	8003ade <TIM_TimeBaseInit+0x36>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8003ada:	7a0b      	ldrb	r3, [r1, #8]
 8003adc:	8603      	strh	r3, [r0, #48]	; 0x30
 8003ade:	4770      	bx	lr
 8003ae0:	40012c00 	andmi	r2, r1, r0, lsl #24

08003ae4 <TIM_OC1Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8003ae4:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8003ae6:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8003ae8:	f023 0301 	bic.w	r3, r3, #1
 8003aec:	041b      	lsls	r3, r3, #16
 8003aee:	0c1b      	lsrs	r3, r3, #16
 8003af0:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003af2:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003af4:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003af6:	8b02      	ldrh	r2, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8003af8:	880e      	ldrh	r6, [r1, #0]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8003afa:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003afe:	0412      	lsls	r2, r2, #16
 8003b00:	0c12      	lsrs	r2, r2, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8003b02:	f023 0502 	bic.w	r5, r3, #2
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8003b06:	4316      	orrs	r6, r2
 8003b08:	884b      	ldrh	r3, [r1, #2]
 8003b0a:	890a      	ldrh	r2, [r1, #8]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8003b0c:	042d      	lsls	r5, r5, #16
 8003b0e:	4313      	orrs	r3, r2
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8003b10:	88ca      	ldrh	r2, [r1, #6]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8003b12:	0c2d      	lsrs	r5, r5, #16
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8003b14:	8682      	strh	r2, [r0, #52]	; 0x34
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8003b16:	4a0f      	ldr	r2, [pc, #60]	; (8003b54 <TIM_OC1Init+0x70>)

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8003b18:	432b      	orrs	r3, r5
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8003b1a:	4290      	cmp	r0, r2
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b1c:	b2a4      	uxth	r4, r4

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8003b1e:	b29b      	uxth	r3, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8003b20:	d003      	beq.n	8003b2a <TIM_OC1Init+0x46>
 8003b22:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003b26:	4290      	cmp	r0, r2
 8003b28:	d10f      	bne.n	8003b4a <TIM_OC1Init+0x66>
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 8003b2a:	f647 45ff 	movw	r5, #31999	; 0x7cff
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8003b2e:	894a      	ldrh	r2, [r1, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
 8003b30:	f023 0308 	bic.w	r3, r3, #8

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8003b34:	4313      	orrs	r3, r2

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8003b36:	888a      	ldrh	r2, [r1, #4]

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
 8003b38:	f023 0304 	bic.w	r3, r3, #4
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 8003b3c:	4025      	ands	r5, r4

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8003b3e:	4313      	orrs	r3, r2
 8003b40:	89cc      	ldrh	r4, [r1, #14]
 8003b42:	898a      	ldrh	r2, [r1, #12]
 8003b44:	4314      	orrs	r4, r2

    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;

    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8003b46:	432c      	orrs	r4, r5
 8003b48:	b2a4      	uxth	r4, r4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b4a:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b4c:	8306      	strh	r6, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b4e:	8403      	strh	r3, [r0, #32]
 8003b50:	bd70      	pop	{r4, r5, r6, pc}
 8003b52:	bf00      	nop
 8003b54:	40012c00 	andmi	r2, r1, r0, lsl #24

08003b58 <TIM_OC2Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8003b58:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8003b5a:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8003b5c:	f023 0310 	bic.w	r3, r3, #16
 8003b60:	041b      	lsls	r3, r3, #16
 8003b62:	0c1b      	lsrs	r3, r3, #16
 8003b64:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8003b66:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b68:	8885      	ldrh	r5, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b6a:	8b02      	ldrh	r2, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8003b6c:	880c      	ldrh	r4, [r1, #0]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8003b6e:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003b72:	0412      	lsls	r2, r2, #16
 8003b74:	0c12      	lsrs	r2, r2, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8003b76:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8003b7a:	f023 0320 	bic.w	r3, r3, #32
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8003b7e:	b294      	uxth	r4, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8003b80:	041b      	lsls	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8003b82:	890a      	ldrh	r2, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 8003b84:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8003b86:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 8003b8a:	884a      	ldrh	r2, [r1, #2]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b8c:	b2ad      	uxth	r5, r5

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 8003b8e:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8003b92:	88ca      	ldrh	r2, [r1, #6]

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 8003b94:	b29b      	uxth	r3, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8003b96:	8702      	strh	r2, [r0, #56]	; 0x38
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8003b98:	4a10      	ldr	r2, [pc, #64]	; (8003bdc <TIM_OC2Init+0x84>)
 8003b9a:	4290      	cmp	r0, r2
 8003b9c:	d003      	beq.n	8003ba6 <TIM_OC2Init+0x4e>
 8003b9e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003ba2:	4290      	cmp	r0, r2
 8003ba4:	d116      	bne.n	8003bd4 <TIM_OC2Init+0x7c>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 8003ba6:	f023 0380 	bic.w	r3, r3, #128	; 0x80

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8003baa:	894a      	ldrh	r2, [r1, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 8003bac:	b29b      	uxth	r3, r3

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8003bae:	ea43 1202 	orr.w	r2, r3, r2, lsl #4

    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
 8003bb2:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 8003bb6:	4013      	ands	r3, r2
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8003bb8:	888a      	ldrh	r2, [r1, #4]
 8003bba:	ea43 1302 	orr.w	r3, r3, r2, lsl #4

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
 8003bbe:	f247 32ff 	movw	r2, #29695	; 0x73ff
 8003bc2:	402a      	ands	r2, r5

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8003bc4:	898d      	ldrh	r5, [r1, #12]

    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8003bc6:	b29b      	uxth	r3, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8003bc8:	ea42 0285 	orr.w	r2, r2, r5, lsl #2

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8003bcc:	89cd      	ldrh	r5, [r1, #14]
 8003bce:	ea42 0585 	orr.w	r5, r2, r5, lsl #2
 8003bd2:	b2ad      	uxth	r5, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bd4:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003bd6:	8304      	strh	r4, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bd8:	8403      	strh	r3, [r0, #32]
 8003bda:	bd30      	pop	{r4, r5, pc}
 8003bdc:	40012c00 	andmi	r2, r1, r0, lsl #24

08003be0 <TIM_OC3Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8003be0:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8003be2:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8003be4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003be8:	041b      	lsls	r3, r3, #16
 8003bea:	0c1b      	lsrs	r3, r3, #16
 8003bec:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bee:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003bf0:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003bf2:	8b82      	ldrh	r2, [r0, #28]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8003bf4:	880e      	ldrh	r6, [r1, #0]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8003bf6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003bfa:	0412      	lsls	r2, r2, #16
 8003bfc:	0c12      	lsrs	r2, r2, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8003bfe:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8003c02:	4316      	orrs	r6, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8003c04:	041b      	lsls	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8003c06:	890a      	ldrh	r2, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8003c08:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8003c0a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 8003c0e:	884a      	ldrh	r2, [r1, #2]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c10:	b2a4      	uxth	r4, r4

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 8003c12:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8003c16:	88ca      	ldrh	r2, [r1, #6]

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 8003c18:	b29b      	uxth	r3, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8003c1a:	8782      	strh	r2, [r0, #60]	; 0x3c
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8003c1c:	4a10      	ldr	r2, [pc, #64]	; (8003c60 <TIM_OC3Init+0x80>)
 8003c1e:	4290      	cmp	r0, r2
 8003c20:	d003      	beq.n	8003c2a <TIM_OC3Init+0x4a>
 8003c22:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c26:	4290      	cmp	r0, r2
 8003c28:	d116      	bne.n	8003c58 <TIM_OC3Init+0x78>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 8003c2a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8003c2e:	894a      	ldrh	r2, [r1, #10]
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
 8003c30:	f644 75ff 	movw	r5, #20479	; 0x4fff
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 8003c34:	b29b      	uxth	r3, r3

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8003c36:	ea43 2202 	orr.w	r2, r3, r2, lsl #8

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
 8003c3a:	f64f 33ff 	movw	r3, #64511	; 0xfbff
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
 8003c3e:	4025      	ands	r5, r4

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8003c40:	898c      	ldrh	r4, [r1, #12]

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
 8003c42:	4013      	ands	r3, r2
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8003c44:	ea45 1504 	orr.w	r5, r5, r4, lsl #4

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8003c48:	888a      	ldrh	r2, [r1, #4]

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8003c4a:	89cc      	ldrh	r4, [r1, #14]

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8003c4c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8003c50:	ea45 1404 	orr.w	r4, r5, r4, lsl #4

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8003c54:	b29b      	uxth	r3, r3

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8003c56:	b2a4      	uxth	r4, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c58:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c5a:	8386      	strh	r6, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c5c:	8403      	strh	r3, [r0, #32]
 8003c5e:	bd70      	pop	{r4, r5, r6, pc}
 8003c60:	40012c00 	andmi	r2, r1, r0, lsl #24

08003c64 <TIM_OC4Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8003c64:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8003c66:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8003c68:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003c6c:	041b      	lsls	r3, r3, #16
 8003c6e:	0c1b      	lsrs	r3, r3, #16
 8003c70:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c72:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c74:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c76:	8b82      	ldrh	r2, [r0, #28]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8003c78:	880d      	ldrh	r5, [r1, #0]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8003c7a:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8003c7e:	0412      	lsls	r2, r2, #16
 8003c80:	0c12      	lsrs	r2, r2, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 8003c82:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8003c86:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 8003c8a:	041b      	lsls	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8003c8c:	890d      	ldrh	r5, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 8003c8e:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8003c90:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8003c94:	884d      	ldrh	r5, [r1, #2]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c96:	b2a4      	uxth	r4, r4

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8003c98:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8003c9c:	88cd      	ldrh	r5, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8003c9e:	b292      	uxth	r2, r2
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8003ca0:	f8a0 5040 	strh.w	r5, [r0, #64]	; 0x40
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8003ca4:	4d08      	ldr	r5, [pc, #32]	; (8003cc8 <TIM_OC4Init+0x64>)

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8003ca6:	b29b      	uxth	r3, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8003ca8:	42a8      	cmp	r0, r5
 8003caa:	d003      	beq.n	8003cb4 <TIM_OC4Init+0x50>
 8003cac:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8003cb0:	42a8      	cmp	r0, r5
 8003cb2:	d105      	bne.n	8003cc0 <TIM_OC4Init+0x5c>

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8003cb4:	8989      	ldrh	r1, [r1, #12]
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
 8003cb6:	f3c4 040d 	ubfx	r4, r4, #0, #14

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8003cba:	ea44 1481 	orr.w	r4, r4, r1, lsl #6
 8003cbe:	b2a4      	uxth	r4, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cc0:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8003cc2:	8382      	strh	r2, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cc4:	8403      	strh	r3, [r0, #32]
 8003cc6:	bd30      	pop	{r4, r5, pc}
 8003cc8:	40012c00 	andmi	r2, r1, r0, lsl #24

08003ccc <TIM_BDTRConfig>:
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  TIMx->BDTR = (u32)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8003ccc:	884a      	ldrh	r2, [r1, #2]
 8003cce:	880b      	ldrh	r3, [r1, #0]
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	888a      	ldrh	r2, [r1, #4]
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	88ca      	ldrh	r2, [r1, #6]
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	890a      	ldrh	r2, [r1, #8]
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	894a      	ldrh	r2, [r1, #10]
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	898a      	ldrh	r2, [r1, #12]
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	b29b      	uxth	r3, r3
 8003ce8:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 8003cec:	4770      	bx	lr

08003cee <TIM_TimeBaseStructInit>:
* Return         : None
*******************************************************************************/
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 8003cee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003cf2:	8083      	strh	r3, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8003cf8:	80c3      	strh	r3, [r0, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8003cfa:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8003cfc:	7203      	strb	r3, [r0, #8]
 8003cfe:	4770      	bx	lr

08003d00 <TIM_OCStructInit>:
* Return         : None
*******************************************************************************/
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8003d00:	2300      	movs	r3, #0
 8003d02:	8003      	strh	r3, [r0, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 8003d04:	8043      	strh	r3, [r0, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 8003d06:	8083      	strh	r3, [r0, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
 8003d08:	80c3      	strh	r3, [r0, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 8003d0a:	8103      	strh	r3, [r0, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 8003d0c:	8143      	strh	r3, [r0, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 8003d0e:	8183      	strh	r3, [r0, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 8003d10:	81c3      	strh	r3, [r0, #14]
 8003d12:	4770      	bx	lr

08003d14 <TIM_ICStructInit>:
* Return         : None
*******************************************************************************/
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8003d14:	2300      	movs	r3, #0
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8003d16:	2201      	movs	r2, #1
* Return         : None
*******************************************************************************/
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8003d18:	8003      	strh	r3, [r0, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 8003d1a:	8043      	strh	r3, [r0, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8003d1c:	8082      	strh	r2, [r0, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 8003d1e:	80c3      	strh	r3, [r0, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 8003d20:	8103      	strh	r3, [r0, #8]
 8003d22:	4770      	bx	lr

08003d24 <TIM_BDTRStructInit>:
* Return         : None
*******************************************************************************/
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 8003d24:	2300      	movs	r3, #0
 8003d26:	8003      	strh	r3, [r0, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 8003d28:	8043      	strh	r3, [r0, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 8003d2a:	8083      	strh	r3, [r0, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 8003d2c:	80c3      	strh	r3, [r0, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 8003d2e:	8103      	strh	r3, [r0, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 8003d30:	8143      	strh	r3, [r0, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 8003d32:	8183      	strh	r3, [r0, #12]
 8003d34:	4770      	bx	lr

08003d36 <TIM_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 8003d36:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003d38:	b119      	cbz	r1, 8003d42 <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 8003d3a:	b29b      	uxth	r3, r3
 8003d3c:	f043 0301 	orr.w	r3, r3, #1
 8003d40:	e003      	b.n	8003d4a <TIM_Cmd+0x14>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
 8003d42:	f023 0301 	bic.w	r3, r3, #1
 8003d46:	059b      	lsls	r3, r3, #22
 8003d48:	0d9b      	lsrs	r3, r3, #22
 8003d4a:	8003      	strh	r3, [r0, #0]
 8003d4c:	4770      	bx	lr

08003d4e <TIM_CtrlPWMOutputs>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
 8003d4e:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003d52:	b129      	cbz	r1, 8003d60 <TIM_CtrlPWMOutputs+0x12>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
 8003d54:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003d58:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003d5c:	b29b      	uxth	r3, r3
 8003d5e:	e001      	b.n	8003d64 <TIM_CtrlPWMOutputs+0x16>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= BDTR_MOE_Reset;
 8003d60:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8003d64:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 8003d68:	4770      	bx	lr

08003d6a <TIM_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8003d6a:	8983      	ldrh	r3, [r0, #12]
 8003d6c:	b29b      	uxth	r3, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT((TIMx), (TIM_IT)));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003d6e:	b10a      	cbz	r2, 8003d74 <TIM_ITConfig+0xa>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8003d70:	4319      	orrs	r1, r3
 8003d72:	e001      	b.n	8003d78 <TIM_ITConfig+0xe>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (u16)~TIM_IT;
 8003d74:	ea23 0101 	bic.w	r1, r3, r1
 8003d78:	8181      	strh	r1, [r0, #12]
 8003d7a:	4770      	bx	lr

08003d7c <TIM_GenerateEvent>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
  assert_param(IS_TIM_PERIPH_EVENT((TIMx), (TIM_EventSource)));

  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 8003d7c:	8281      	strh	r1, [r0, #20]
 8003d7e:	4770      	bx	lr

08003d80 <TIM_DMAConfig>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));

  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 8003d80:	430a      	orrs	r2, r1
 8003d82:	f8a0 2048 	strh.w	r2, [r0, #72]	; 0x48
 8003d86:	4770      	bx	lr

08003d88 <TIM_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8003d88:	8983      	ldrh	r3, [r0, #12]
 8003d8a:	b29b      	uxth	r3, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_TIM_PERIPH_DMA(TIMx, TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003d8c:	b10a      	cbz	r2, 8003d92 <TIM_DMACmd+0xa>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8003d8e:	4319      	orrs	r1, r3
 8003d90:	e001      	b.n	8003d96 <TIM_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (u16)~TIM_DMASource;
 8003d92:	ea23 0101 	bic.w	r1, r3, r1
 8003d96:	8181      	strh	r1, [r0, #12]
 8003d98:	4770      	bx	lr

08003d9a <TIM_InternalClockConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  SMCR_SMS_Mask;
 8003d9a:	8903      	ldrh	r3, [r0, #8]
 8003d9c:	f023 0307 	bic.w	r3, r3, #7
 8003da0:	041b      	lsls	r3, r3, #16
 8003da2:	0c1b      	lsrs	r3, r3, #16
 8003da4:	8103      	strh	r3, [r0, #8]
 8003da6:	4770      	bx	lr

08003da8 <TIM_ITRxExternalClockConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003da8:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8003daa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dae:	041b      	lsls	r3, r3, #16
 8003db0:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8003db2:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003db4:	8101      	strh	r1, [r0, #8]

  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8003db6:	8903      	ldrh	r3, [r0, #8]
 8003db8:	b29b      	uxth	r3, r3
 8003dba:	f043 0307 	orr.w	r3, r3, #7
 8003dbe:	8103      	strh	r3, [r0, #8]
 8003dc0:	4770      	bx	lr

08003dc2 <TIM_TIxExternalClockConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 8003dc2:	b538      	push	{r3, r4, r5, lr}
 8003dc4:	460d      	mov	r5, r1
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8003dc6:	2d60      	cmp	r5, #96	; 0x60
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 8003dc8:	4611      	mov	r1, r2
 8003dca:	4604      	mov	r4, r0
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8003dcc:	f04f 0201 	mov.w	r2, #1
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8003dd0:	d102      	bne.n	8003dd8 <TIM_TIxExternalClockConfig+0x16>
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8003dd2:	f7ff fde8 	bl	80039a6 <TI2_Config>
 8003dd6:	e001      	b.n	8003ddc <TIM_TIxExternalClockConfig+0x1a>
  }
  else
  {
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8003dd8:	f7ff fdcc 	bl	8003974 <TI1_Config>
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003ddc:	8921      	ldrh	r1, [r4, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8003dde:	f021 0170 	bic.w	r1, r1, #112	; 0x70
 8003de2:	0409      	lsls	r1, r1, #16
 8003de4:	0c09      	lsrs	r1, r1, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8003de6:	4329      	orrs	r1, r5

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003de8:	8121      	strh	r1, [r4, #8]

  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8003dea:	8923      	ldrh	r3, [r4, #8]
 8003dec:	b29b      	uxth	r3, r3
 8003dee:	f043 0307 	orr.w	r3, r3, #7
 8003df2:	8123      	strh	r3, [r4, #8]
 8003df4:	bd38      	pop	{r3, r4, r5, pc}

08003df6 <TIM_ETRConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ETRConfig(TIM_TypeDef* TIMx, u16 TIM_ExtTRGPrescaler, u16 TIM_ExtTRGPolarity,
                   u16 ExtTRGFilter)
{
 8003df6:	b510      	push	{r4, lr}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8003df8:	8904      	ldrh	r4, [r0, #8]
 8003dfa:	ea42 2303 	orr.w	r3, r2, r3, lsl #8

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;
 8003dfe:	b2e4      	uxtb	r4, r4
 8003e00:	4323      	orrs	r3, r4
 8003e02:	b29b      	uxth	r3, r3

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 8003e04:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e06:	8101      	strh	r1, [r0, #8]
 8003e08:	bd10      	pop	{r4, pc}

08003e0a <TIM_ETRClockMode1Config>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, u16 TIM_ExtTRGPrescaler, u16 TIM_ExtTRGPolarity,
                             u16 ExtTRGFilter)
{
 8003e0a:	b510      	push	{r4, lr}
 8003e0c:	4604      	mov	r4, r0
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 8003e0e:	f7ff fff2 	bl	8003df6 <TIM_ETRConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003e12:	8923      	ldrh	r3, [r4, #8]
  tmpsmcr &= SMCR_SMS_Mask;
  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;

  /* Select the Trigger selection : ETRF */
  tmpsmcr &= SMCR_TS_Mask;
 8003e14:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003e18:	041b      	lsls	r3, r3, #16
 8003e1a:	0c1b      	lsrs	r3, r3, #16
  tmpsmcr |= TIM_TS_ETRF;
 8003e1c:	f043 0377 	orr.w	r3, r3, #119	; 0x77

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e20:	8123      	strh	r3, [r4, #8]
 8003e22:	bd10      	pop	{r4, pc}

08003e24 <TIM_ETRClockMode2Config>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, u16 TIM_ExtTRGPrescaler, 
                             u16 TIM_ExtTRGPolarity, u16 ExtTRGFilter)
{
 8003e24:	b510      	push	{r4, lr}
 8003e26:	4604      	mov	r4, r0
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 8003e28:	f7ff ffe5 	bl	8003df6 <TIM_ETRConfig>

  /* Enable the External clock mode2 */
  TIMx->SMCR |= SMCR_ECE_Set;
 8003e2c:	8923      	ldrh	r3, [r4, #8]
 8003e2e:	b29b      	uxth	r3, r3
 8003e30:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e34:	8123      	strh	r3, [r4, #8]
 8003e36:	bd10      	pop	{r4, pc}

08003e38 <TIM_PrescalerConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));

  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8003e38:	8501      	strh	r1, [r0, #40]	; 0x28

  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 8003e3a:	8282      	strh	r2, [r0, #20]
 8003e3c:	4770      	bx	lr

08003e3e <TIM_CounterModeConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 8003e3e:	8803      	ldrh	r3, [r0, #0]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= CR1_CounterMode_Mask;
 8003e40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e44:	059b      	lsls	r3, r3, #22
 8003e46:	0d9b      	lsrs	r3, r3, #22

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 8003e48:	4319      	orrs	r1, r3

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 8003e4a:	8001      	strh	r1, [r0, #0]
 8003e4c:	4770      	bx	lr

08003e4e <TIM_SelectInputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003e4e:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8003e50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e54:	041b      	lsls	r3, r3, #16
 8003e56:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8003e58:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e5a:	8101      	strh	r1, [r0, #8]
 8003e5c:	4770      	bx	lr

08003e5e <TIM_EncoderInterfaceConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, u16 TIM_EncoderMode,
                                u16 TIM_IC1Polarity, u16 TIM_IC2Polarity)
{
 8003e5e:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003e60:	8906      	ldrh	r6, [r0, #8]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8003e62:	8b04      	ldrh	r4, [r0, #24]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e64:	8c05      	ldrh	r5, [r0, #32]
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8003e66:	f424 7440 	bic.w	r4, r4, #768	; 0x300

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e6a:	b2ad      	uxth	r5, r5
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8003e6c:	f024 0403 	bic.w	r4, r4, #3
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
 8003e70:	f025 0522 	bic.w	r5, r5, #34	; 0x22

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8003e74:	f026 0607 	bic.w	r6, r6, #7
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8003e78:	0424      	lsls	r4, r4, #16
 8003e7a:	432a      	orrs	r2, r5

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8003e7c:	0436      	lsls	r6, r6, #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 8003e7e:	0c24      	lsrs	r4, r4, #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 8003e80:	0c36      	lsrs	r6, r6, #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 8003e82:	f444 7480 	orr.w	r4, r4, #256	; 0x100

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8003e86:	ea42 1303 	orr.w	r3, r2, r3, lsl #4
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;
 8003e8a:	4331      	orrs	r1, r6

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 8003e8c:	f044 0401 	orr.w	r4, r4, #1

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 8003e90:	b29d      	uxth	r5, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e92:	8101      	strh	r1, [r0, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8003e94:	8304      	strh	r4, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e96:	8405      	strh	r5, [r0, #32]
 8003e98:	bd70      	pop	{r4, r5, r6, pc}

08003e9a <TIM_ForcedOC1Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 8003e9a:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1M Bits */
  tmpccmr1 &= CCMR_OC13M_Mask;
 8003e9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ea0:	041b      	lsls	r3, r3, #16
 8003ea2:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 8003ea4:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8003ea6:	8301      	strh	r1, [r0, #24]
 8003ea8:	4770      	bx	lr

08003eaa <TIM_ForcedOC2Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 8003eaa:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2M Bits */
  tmpccmr1 &= CCMR_OC24M_Mask;
 8003eac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003eb0:	041b      	lsls	r3, r3, #16
 8003eb2:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= (u16)(TIM_ForcedAction << 8);
 8003eb4:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003eb8:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8003eba:	8301      	strh	r1, [r0, #24]
 8003ebc:	4770      	bx	lr

08003ebe <TIM_ForcedOC3Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr2 = TIMx->CCMR2;
 8003ebe:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC1M Bits */
  tmpccmr2 &= CCMR_OC13M_Mask;
 8003ec0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ec4:	041b      	lsls	r3, r3, #16
 8003ec6:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 8003ec8:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8003eca:	8381      	strh	r1, [r0, #28]
 8003ecc:	4770      	bx	lr

08003ece <TIM_ForcedOC4Config>:
  u16 tmpccmr2 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 8003ece:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC2M Bits */
  tmpccmr2 &= CCMR_OC24M_Mask;
 8003ed0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003ed4:	041b      	lsls	r3, r3, #16
 8003ed6:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= (u16)(TIM_ForcedAction << 8);
 8003ed8:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003edc:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8003ede:	8381      	strh	r1, [r0, #28]
 8003ee0:	4770      	bx	lr

08003ee2 <TIM_ARRPreloadConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
 8003ee2:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003ee4:	b119      	cbz	r1, 8003eee <TIM_ARRPreloadConfig+0xc>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
 8003ee6:	b29b      	uxth	r3, r3
 8003ee8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003eec:	e003      	b.n	8003ef6 <TIM_ARRPreloadConfig+0x14>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= CR1_ARPE_Reset;
 8003eee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003ef2:	059b      	lsls	r3, r3, #22
 8003ef4:	0d9b      	lsrs	r3, r3, #22
 8003ef6:	8003      	strh	r3, [r0, #0]
 8003ef8:	4770      	bx	lr

08003efa <TIM_SelectCOM>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
 8003efa:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003efc:	b119      	cbz	r1, 8003f06 <TIM_SelectCOM+0xc>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
 8003efe:	b29b      	uxth	r3, r3
 8003f00:	f043 0304 	orr.w	r3, r3, #4
 8003f04:	e003      	b.n	8003f0e <TIM_SelectCOM+0x14>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= CR2_CCUS_Reset;
 8003f06:	f023 0304 	bic.w	r3, r3, #4
 8003f0a:	041b      	lsls	r3, r3, #16
 8003f0c:	0c1b      	lsrs	r3, r3, #16
 8003f0e:	8083      	strh	r3, [r0, #4]
 8003f10:	4770      	bx	lr

08003f12 <TIM_SelectCCDMA>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
 8003f12:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003f14:	b119      	cbz	r1, 8003f1e <TIM_SelectCCDMA+0xc>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
 8003f16:	b29b      	uxth	r3, r3
 8003f18:	f043 0308 	orr.w	r3, r3, #8
 8003f1c:	e003      	b.n	8003f26 <TIM_SelectCCDMA+0x14>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= CR2_CCDS_Reset;
 8003f1e:	f023 0308 	bic.w	r3, r3, #8
 8003f22:	041b      	lsls	r3, r3, #16
 8003f24:	0c1b      	lsrs	r3, r3, #16
 8003f26:	8083      	strh	r3, [r0, #4]
 8003f28:	4770      	bx	lr

08003f2a <TIM_CCPreloadControl>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
 8003f2a:	8883      	ldrh	r3, [r0, #4]
{ 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003f2c:	b119      	cbz	r1, 8003f36 <TIM_CCPreloadControl+0xc>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
 8003f2e:	b29b      	uxth	r3, r3
 8003f30:	f043 0301 	orr.w	r3, r3, #1
 8003f34:	e003      	b.n	8003f3e <TIM_CCPreloadControl+0x14>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= CR2_CCPC_Reset;
 8003f36:	f023 0301 	bic.w	r3, r3, #1
 8003f3a:	041b      	lsls	r3, r3, #16
 8003f3c:	0c1b      	lsrs	r3, r3, #16
 8003f3e:	8083      	strh	r3, [r0, #4]
 8003f40:	4770      	bx	lr

08003f42 <TIM_OC1PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8003f42:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= CCMR_OC13PE_Reset;
 8003f44:	f023 0308 	bic.w	r3, r3, #8
 8003f48:	041b      	lsls	r3, r3, #16
 8003f4a:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8003f4c:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8003f4e:	8301      	strh	r1, [r0, #24]
 8003f50:	4770      	bx	lr

08003f52 <TIM_OC2PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8003f52:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= CCMR_OC24PE_Reset;
 8003f54:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003f58:	041b      	lsls	r3, r3, #16
 8003f5a:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (u16)(TIM_OCPreload << 8);
 8003f5c:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003f60:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8003f62:	8301      	strh	r1, [r0, #24]
 8003f64:	4770      	bx	lr

08003f66 <TIM_OC3PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8003f66:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= CCMR_OC13PE_Reset;
 8003f68:	f023 0308 	bic.w	r3, r3, #8
 8003f6c:	041b      	lsls	r3, r3, #16
 8003f6e:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8003f70:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8003f72:	8381      	strh	r1, [r0, #28]
 8003f74:	4770      	bx	lr

08003f76 <TIM_OC4PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8003f76:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= CCMR_OC24PE_Reset;
 8003f78:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003f7c:	041b      	lsls	r3, r3, #16
 8003f7e:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (u16)(TIM_OCPreload << 8);
 8003f80:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003f84:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8003f86:	8381      	strh	r1, [r0, #28]
 8003f88:	4770      	bx	lr

08003f8a <TIM_OC1FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8003f8a:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1FE Bit */
  tmpccmr1 &= CCMR_OC13FE_Reset;
 8003f8c:	f023 0304 	bic.w	r3, r3, #4
 8003f90:	041b      	lsls	r3, r3, #16
 8003f92:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 8003f94:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8003f96:	8301      	strh	r1, [r0, #24]
 8003f98:	4770      	bx	lr

08003f9a <TIM_OC2FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8003f9a:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2FE Bit */
  tmpccmr1 &= CCMR_OC24FE_Reset;
 8003f9c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003fa0:	041b      	lsls	r3, r3, #16
 8003fa2:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (u16)(TIM_OCFast << 8);
 8003fa4:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003fa8:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8003faa:	8301      	strh	r1, [r0, #24]
 8003fac:	4770      	bx	lr

08003fae <TIM_OC3FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8003fae:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3FE Bit */
  tmpccmr2 &= CCMR_OC13FE_Reset;
 8003fb0:	f023 0304 	bic.w	r3, r3, #4
 8003fb4:	041b      	lsls	r3, r3, #16
 8003fb6:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 8003fb8:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8003fba:	8381      	strh	r1, [r0, #28]
 8003fbc:	4770      	bx	lr

08003fbe <TIM_OC4FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8003fbe:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4FE Bit */
  tmpccmr2 &= CCMR_OC24FE_Reset;
 8003fc0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003fc4:	041b      	lsls	r3, r3, #16
 8003fc6:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (u16)(TIM_OCFast << 8);
 8003fc8:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003fcc:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8003fce:	8381      	strh	r1, [r0, #28]
 8003fd0:	4770      	bx	lr

08003fd2 <TIM_ClearOC1Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8003fd2:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= CCMR_OC13CE_Reset;
 8003fd4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003fd8:	041b      	lsls	r3, r3, #16
 8003fda:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 8003fdc:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8003fde:	8301      	strh	r1, [r0, #24]
 8003fe0:	4770      	bx	lr

08003fe2 <TIM_ClearOC2Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8003fe2:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2CE Bit */
  tmpccmr1 &= CCMR_OC24CE_Reset;
 8003fe4:	f3c3 030e 	ubfx	r3, r3, #0, #15

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (u16)(TIM_OCClear << 8);
 8003fe8:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8003fec:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8003fee:	8301      	strh	r1, [r0, #24]
 8003ff0:	4770      	bx	lr

08003ff2 <TIM_ClearOC3Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8003ff2:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3CE Bit */
  tmpccmr2 &= CCMR_OC13CE_Reset;
 8003ff4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003ff8:	041b      	lsls	r3, r3, #16
 8003ffa:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 8003ffc:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8003ffe:	8381      	strh	r1, [r0, #28]
 8004000:	4770      	bx	lr

08004002 <TIM_ClearOC4Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8004002:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4CE Bit */
  tmpccmr2 &= CCMR_OC24CE_Reset;
 8004004:	f3c3 030e 	ubfx	r3, r3, #0, #15

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (u16)(TIM_OCClear << 8);
 8004008:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 800400c:	b289      	uxth	r1, r1

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800400e:	8381      	strh	r1, [r0, #28]
 8004010:	4770      	bx	lr

08004012 <TIM_OC1PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8004012:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1P Bit */
  tmpccer &= CCER_CC1P_Reset;
 8004014:	f023 0302 	bic.w	r3, r3, #2
 8004018:	041b      	lsls	r3, r3, #16
 800401a:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCPolarity;
 800401c:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800401e:	8401      	strh	r1, [r0, #32]
 8004020:	4770      	bx	lr

08004022 <TIM_OC1NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 8004022:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1NP Bit */
  tmpccer &= CCER_CC1NP_Reset;
 8004024:	f023 0308 	bic.w	r3, r3, #8
 8004028:	041b      	lsls	r3, r3, #16
 800402a:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCNPolarity;
 800402c:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800402e:	8401      	strh	r1, [r0, #32]
 8004030:	4770      	bx	lr

08004032 <TIM_OC2PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8004032:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2P Bit */
  tmpccer &= CCER_CC2P_Reset;
 8004034:	f023 0320 	bic.w	r3, r3, #32
 8004038:	041b      	lsls	r3, r3, #16
 800403a:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 4);
 800403c:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
 8004040:	b289      	uxth	r1, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8004042:	8401      	strh	r1, [r0, #32]
 8004044:	4770      	bx	lr

08004046 <TIM_OC2NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 8004046:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2NP Bit */
  tmpccer &= CCER_CC2NP_Reset;
 8004048:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800404c:	041b      	lsls	r3, r3, #16
 800404e:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 4);
 8004050:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
 8004054:	b289      	uxth	r1, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8004056:	8401      	strh	r1, [r0, #32]
 8004058:	4770      	bx	lr

0800405a <TIM_OC3PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 800405a:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3P Bit */
  tmpccer &= CCER_CC3P_Reset;
 800405c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004060:	041b      	lsls	r3, r3, #16
 8004062:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 8);
 8004064:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8004068:	b289      	uxth	r1, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800406a:	8401      	strh	r1, [r0, #32]
 800406c:	4770      	bx	lr

0800406e <TIM_OC3NPolarityConfig>:
 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 800406e:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3NP Bit */
  tmpccer &= CCER_CC3NP_Reset;
 8004070:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004074:	041b      	lsls	r3, r3, #16
 8004076:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 8);
 8004078:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 800407c:	b289      	uxth	r1, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800407e:	8401      	strh	r1, [r0, #32]
 8004080:	4770      	bx	lr

08004082 <TIM_OC4PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8004082:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC4P Bit */
  tmpccer &= CCER_CC4P_Reset;
 8004084:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004088:	041b      	lsls	r3, r3, #16
 800408a:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 12);
 800408c:	ea43 3101 	orr.w	r1, r3, r1, lsl #12
 8004090:	b289      	uxth	r1, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8004092:	8401      	strh	r1, [r0, #32]
 8004094:	4770      	bx	lr

08004096 <TIM_CCxCmd>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8004096:	8c03      	ldrh	r3, [r0, #32]
*                   This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_CCxCmd(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_CCx)
{
 8004098:	b510      	push	{r4, lr}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 800409a:	b29c      	uxth	r4, r3
 800409c:	2301      	movs	r3, #1
 800409e:	408b      	lsls	r3, r1
 80040a0:	ea24 0303 	bic.w	r3, r4, r3
 80040a4:	8403      	strh	r3, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
 80040a6:	8c03      	ldrh	r3, [r0, #32]
 80040a8:	408a      	lsls	r2, r1
 80040aa:	4313      	orrs	r3, r2
 80040ac:	b29b      	uxth	r3, r3
 80040ae:	8403      	strh	r3, [r0, #32]
 80040b0:	bd10      	pop	{r4, pc}

080040b2 <TIM_CCxNCmd>:
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 80040b2:	8c03      	ldrh	r3, [r0, #32]
*                   This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_CCxNCmd(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_CCxN)
{
 80040b4:	b510      	push	{r4, lr}
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 80040b6:	b29c      	uxth	r4, r3
 80040b8:	2304      	movs	r3, #4
 80040ba:	408b      	lsls	r3, r1
 80040bc:	ea24 0303 	bic.w	r3, r4, r3
 80040c0:	8403      	strh	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
 80040c2:	8c03      	ldrh	r3, [r0, #32]
 80040c4:	408a      	lsls	r2, r1
 80040c6:	4313      	orrs	r3, r2
 80040c8:	b29b      	uxth	r3, r3
 80040ca:	8403      	strh	r3, [r0, #32]
 80040cc:	bd10      	pop	{r4, pc}

080040ce <TIM_SelectOCxM>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 80040ce:	8c03      	ldrh	r3, [r0, #32]
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 80040d0:	b510      	push	{r4, lr}
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 80040d2:	b29c      	uxth	r4, r3
 80040d4:	2301      	movs	r3, #1
 80040d6:	408b      	lsls	r3, r1
 80040d8:	ea24 0303 	bic.w	r3, r4, r3
 80040dc:	8403      	strh	r3, [r0, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 80040de:	f021 0308 	bic.w	r3, r1, #8
 80040e2:	3018      	adds	r0, #24
 80040e4:	b93b      	cbnz	r3, 80040f6 <TIM_SelectOCxM+0x28>
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) &= CCMR_OC13M_Mask;
 80040e6:	f64f 738f 	movw	r3, #65423	; 0xff8f
 80040ea:	0849      	lsrs	r1, r1, #1
 80040ec:	5844      	ldr	r4, [r0, r1]
 80040ee:	4023      	ands	r3, r4
 80040f0:	5043      	str	r3, [r0, r1]
   
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) |= TIM_OCMode;
 80040f2:	5843      	ldr	r3, [r0, r1]
 80040f4:	e00a      	b.n	800410c <TIM_SelectOCxM+0x3e>

  }
  else
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
 80040f6:	f648 73ff 	movw	r3, #36863	; 0x8fff
 80040fa:	3904      	subs	r1, #4
 80040fc:	f3c1 014e 	ubfx	r1, r1, #1, #15
 8004100:	5844      	ldr	r4, [r0, r1]
    
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) |= (u16)(TIM_OCMode << 8);
 8004102:	0212      	lsls	r2, r2, #8

  }
  else
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
 8004104:	4023      	ands	r3, r4
 8004106:	5043      	str	r3, [r0, r1]
    
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) |= (u16)(TIM_OCMode << 8);
 8004108:	5843      	ldr	r3, [r0, r1]
 800410a:	b292      	uxth	r2, r2
 800410c:	431a      	orrs	r2, r3
 800410e:	5042      	str	r2, [r0, r1]
 8004110:	bd10      	pop	{r4, pc}

08004112 <TIM_UpdateDisableConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
 8004112:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004114:	b119      	cbz	r1, 800411e <TIM_UpdateDisableConfig+0xc>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
 8004116:	b29b      	uxth	r3, r3
 8004118:	f043 0302 	orr.w	r3, r3, #2
 800411c:	e003      	b.n	8004126 <TIM_UpdateDisableConfig+0x14>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= CR1_UDIS_Reset;
 800411e:	f023 0302 	bic.w	r3, r3, #2
 8004122:	059b      	lsls	r3, r3, #22
 8004124:	0d9b      	lsrs	r3, r3, #22
 8004126:	8003      	strh	r3, [r0, #0]
 8004128:	4770      	bx	lr

0800412a <TIM_UpdateRequestConfig>:
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
 800412a:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 800412c:	b119      	cbz	r1, 8004136 <TIM_UpdateRequestConfig+0xc>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
 800412e:	b29b      	uxth	r3, r3
 8004130:	f043 0304 	orr.w	r3, r3, #4
 8004134:	e003      	b.n	800413e <TIM_UpdateRequestConfig+0x14>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= CR1_URS_Reset;
 8004136:	f023 0304 	bic.w	r3, r3, #4
 800413a:	059b      	lsls	r3, r3, #22
 800413c:	0d9b      	lsrs	r3, r3, #22
 800413e:	8003      	strh	r3, [r0, #0]
 8004140:	4770      	bx	lr

08004142 <TIM_SelectHallSensor>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
 8004142:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004144:	b119      	cbz	r1, 800414e <TIM_SelectHallSensor+0xc>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
 8004146:	b29b      	uxth	r3, r3
 8004148:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800414c:	e003      	b.n	8004156 <TIM_SelectHallSensor+0x14>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= CR2_TI1S_Reset;
 800414e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004152:	041b      	lsls	r3, r3, #16
 8004154:	0c1b      	lsrs	r3, r3, #16
 8004156:	8083      	strh	r3, [r0, #4]
 8004158:	4770      	bx	lr

0800415a <TIM_SelectOnePulseMode>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));

  /* Reset the OPM Bit */
  TIMx->CR1 &= CR1_OPM_Reset;
 800415a:	8803      	ldrh	r3, [r0, #0]
 800415c:	f023 0308 	bic.w	r3, r3, #8
 8004160:	059b      	lsls	r3, r3, #22
 8004162:	0d9b      	lsrs	r3, r3, #22
 8004164:	8003      	strh	r3, [r0, #0]

  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 8004166:	8803      	ldrh	r3, [r0, #0]
 8004168:	b29b      	uxth	r3, r3
 800416a:	4319      	orrs	r1, r3
 800416c:	8001      	strh	r1, [r0, #0]
 800416e:	4770      	bx	lr

08004170 <TIM_SelectOutputTrigger>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
  assert_param(IS_TIM_PERIPH_TRGO(TIMx, TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= CR2_MMS_Mask;
 8004170:	8883      	ldrh	r3, [r0, #4]
 8004172:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004176:	041b      	lsls	r3, r3, #16
 8004178:	0c1b      	lsrs	r3, r3, #16
 800417a:	8083      	strh	r3, [r0, #4]

  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 800417c:	8883      	ldrh	r3, [r0, #4]
 800417e:	b29b      	uxth	r3, r3
 8004180:	4319      	orrs	r1, r3
 8004182:	8081      	strh	r1, [r0, #4]
 8004184:	4770      	bx	lr

08004186 <TIM_SelectSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= SMCR_SMS_Mask;
 8004186:	8903      	ldrh	r3, [r0, #8]
 8004188:	f023 0307 	bic.w	r3, r3, #7
 800418c:	041b      	lsls	r3, r3, #16
 800418e:	0c1b      	lsrs	r3, r3, #16
 8004190:	8103      	strh	r3, [r0, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 8004192:	8903      	ldrh	r3, [r0, #8]
 8004194:	b29b      	uxth	r3, r3
 8004196:	4319      	orrs	r1, r3
 8004198:	8101      	strh	r1, [r0, #8]
 800419a:	4770      	bx	lr

0800419c <TIM_SelectMasterSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= SMCR_MSM_Reset;
 800419c:	8903      	ldrh	r3, [r0, #8]
 800419e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80041a2:	041b      	lsls	r3, r3, #16
 80041a4:	0c1b      	lsrs	r3, r3, #16
 80041a6:	8103      	strh	r3, [r0, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 80041a8:	8903      	ldrh	r3, [r0, #8]
 80041aa:	b29b      	uxth	r3, r3
 80041ac:	4319      	orrs	r1, r3
 80041ae:	8101      	strh	r1, [r0, #8]
 80041b0:	4770      	bx	lr

080041b2 <TIM_SetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 80041b2:	8481      	strh	r1, [r0, #36]	; 0x24
 80041b4:	4770      	bx	lr

080041b6 <TIM_SetAutoreload>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 80041b6:	8581      	strh	r1, [r0, #44]	; 0x2c
 80041b8:	4770      	bx	lr

080041ba <TIM_SetCompare1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 80041ba:	8681      	strh	r1, [r0, #52]	; 0x34
 80041bc:	4770      	bx	lr

080041be <TIM_SetCompare2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 80041be:	8701      	strh	r1, [r0, #56]	; 0x38
 80041c0:	4770      	bx	lr

080041c2 <TIM_SetCompare3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 80041c2:	8781      	strh	r1, [r0, #60]	; 0x3c
 80041c4:	4770      	bx	lr

080041c6 <TIM_SetCompare4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 80041c6:	f8a0 1040 	strh.w	r1, [r0, #64]	; 0x40
 80041ca:	4770      	bx	lr

080041cc <TIM_SetIC1Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 80041cc:	8b03      	ldrh	r3, [r0, #24]
 80041ce:	f023 030c 	bic.w	r3, r3, #12
 80041d2:	041b      	lsls	r3, r3, #16
 80041d4:	0c1b      	lsrs	r3, r3, #16
 80041d6:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 80041d8:	8b03      	ldrh	r3, [r0, #24]
 80041da:	b29b      	uxth	r3, r3
 80041dc:	4319      	orrs	r1, r3
 80041de:	8301      	strh	r1, [r0, #24]
 80041e0:	4770      	bx	lr

080041e2 <TIM_SetIC2Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 80041e2:	8b03      	ldrh	r3, [r0, #24]
 80041e4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80041e8:	041b      	lsls	r3, r3, #16
 80041ea:	0c1b      	lsrs	r3, r3, #16
 80041ec:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 80041ee:	8b03      	ldrh	r3, [r0, #24]
 80041f0:	b29b      	uxth	r3, r3
 80041f2:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80041f6:	b289      	uxth	r1, r1
 80041f8:	8301      	strh	r1, [r0, #24]
 80041fa:	4770      	bx	lr

080041fc <TIM_PWMIConfig>:
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 80041fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041fe:	460c      	mov	r4, r1

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8004200:	8849      	ldrh	r1, [r1, #2]
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8004202:	88a2      	ldrh	r2, [r4, #4]

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8004204:	2900      	cmp	r1, #0
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8004206:	f8b4 e000 	ldrh.w	lr, [r4]
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
  }
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
 800420a:	bf0c      	ite	eq
 800420c:	2702      	moveq	r7, #2
 800420e:	2700      	movne	r7, #0
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8004210:	2a01      	cmp	r2, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8004212:	4605      	mov	r5, r0
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
 8004214:	bf0c      	ite	eq
 8004216:	2602      	moveq	r6, #2
 8004218:	2601      	movne	r6, #1
 800421a:	8923      	ldrh	r3, [r4, #8]
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 800421c:	f1be 0f00 	cmp.w	lr, #0
 8004220:	d111      	bne.n	8004246 <TIM_PWMIConfig+0x4a>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8004222:	f7ff fba7 	bl	8003974 <TI1_Config>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004226:	4628      	mov	r0, r5
 8004228:	88e1      	ldrh	r1, [r4, #6]
 800422a:	f7ff ffcf 	bl	80041cc <TIM_SetIC1Prescaler>

    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 800422e:	4628      	mov	r0, r5
 8004230:	4639      	mov	r1, r7
 8004232:	4632      	mov	r2, r6
 8004234:	8923      	ldrh	r3, [r4, #8]
 8004236:	f7ff fbb6 	bl	80039a6 <TI2_Config>

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800423a:	4628      	mov	r0, r5
 800423c:	88e1      	ldrh	r1, [r4, #6]
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 800423e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}

    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004242:	f7ff bfce 	b.w	80041e2 <TIM_SetIC2Prescaler>
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8004246:	f7ff fbae 	bl	80039a6 <TI2_Config>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800424a:	4628      	mov	r0, r5
 800424c:	88e1      	ldrh	r1, [r4, #6]
 800424e:	f7ff ffc8 	bl	80041e2 <TIM_SetIC2Prescaler>

    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 8004252:	4628      	mov	r0, r5
 8004254:	4639      	mov	r1, r7
 8004256:	4632      	mov	r2, r6
 8004258:	8923      	ldrh	r3, [r4, #8]
 800425a:	f7ff fb8b 	bl	8003974 <TI1_Config>

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800425e:	4628      	mov	r0, r5
 8004260:	88e1      	ldrh	r1, [r4, #6]
  }
}
 8004262:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}

    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004266:	f7ff bfb1 	b.w	80041cc <TIM_SetIC1Prescaler>

0800426a <TIM_SetIC3Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 800426a:	8b83      	ldrh	r3, [r0, #28]
 800426c:	f023 030c 	bic.w	r3, r3, #12
 8004270:	041b      	lsls	r3, r3, #16
 8004272:	0c1b      	lsrs	r3, r3, #16
 8004274:	8383      	strh	r3, [r0, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8004276:	8b83      	ldrh	r3, [r0, #28]
 8004278:	b29b      	uxth	r3, r3
 800427a:	4319      	orrs	r1, r3
 800427c:	8381      	strh	r1, [r0, #28]
 800427e:	4770      	bx	lr

08004280 <TIM_SetIC4Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8004280:	8b83      	ldrh	r3, [r0, #28]
 8004282:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004286:	041b      	lsls	r3, r3, #16
 8004288:	0c1b      	lsrs	r3, r3, #16
 800428a:	8383      	strh	r3, [r0, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (u16)(TIM_ICPSC << 8);
 800428c:	8b83      	ldrh	r3, [r0, #28]
 800428e:	b29b      	uxth	r3, r3
 8004290:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8004294:	b289      	uxth	r1, r1
 8004296:	8381      	strh	r1, [r0, #28]
 8004298:	4770      	bx	lr

0800429a <TIM_ICInit>:
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 800429a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800429c:	460d      	mov	r5, r1
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 800429e:	880e      	ldrh	r6, [r1, #0]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 80042a0:	4604      	mov	r4, r0
 80042a2:	8849      	ldrh	r1, [r1, #2]
 80042a4:	88aa      	ldrh	r2, [r5, #4]
 80042a6:	892b      	ldrh	r3, [r5, #8]
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80042a8:	b93e      	cbnz	r6, 80042ba <TIM_ICInit+0x20>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80042aa:	f7ff fb63 	bl	8003974 <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80042ae:	4620      	mov	r0, r4
 80042b0:	88e9      	ldrh	r1, [r5, #6]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80042b2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80042b6:	f7ff bf89 	b.w	80041cc <TIM_SetIC1Prescaler>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 80042ba:	2e04      	cmp	r6, #4
 80042bc:	d107      	bne.n	80042ce <TIM_ICInit+0x34>
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80042be:	f7ff fb72 	bl	80039a6 <TI2_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80042c2:	4620      	mov	r0, r4
 80042c4:	88e9      	ldrh	r1, [r5, #6]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80042c6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80042ca:	f7ff bf8a 	b.w	80041e2 <TIM_SetIC2Prescaler>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 80042ce:	2e08      	cmp	r6, #8
 80042d0:	f8b5 e006 	ldrh.w	lr, [r5, #6]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 80042d4:	8c05      	ldrh	r5, [r0, #32]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 80042d6:	d11c      	bne.n	8004312 <TIM_ICInit+0x78>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 80042d8:	f425 7580 	bic.w	r5, r5, #256	; 0x100
 80042dc:	042d      	lsls	r5, r5, #16
 80042de:	0c2d      	lsrs	r5, r5, #16
 80042e0:	8405      	strh	r5, [r0, #32]

  tmpccmr2 = TIMx->CCMR2;
 80042e2:	8b87      	ldrh	r7, [r0, #28]
  tmpccer = TIMx->CCER;
 80042e4:	8c06      	ldrh	r6, [r0, #32]
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;

  tmpccmr2 = TIMx->CCMR2;
 80042e6:	b2bf      	uxth	r7, r7
  tmpccer = TIMx->CCER;
 80042e8:	b2b6      	uxth	r6, r6
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
 80042ea:	f027 07f3 	bic.w	r7, r7, #243	; 0xf3
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
 80042ee:	f426 7600 	bic.w	r6, r6, #512	; 0x200
 80042f2:	ea47 1303 	orr.w	r3, r7, r3, lsl #4
  tmpccer |= tmp | CCER_CC3E_Set;
 80042f6:	ea46 2601 	orr.w	r6, r6, r1, lsl #8
 80042fa:	b29f      	uxth	r7, r3
 80042fc:	b2b6      	uxth	r6, r6
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80042fe:	433a      	orrs	r2, r7

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8004300:	f446 7680 	orr.w	r6, r6, #256	; 0x100

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004304:	8382      	strh	r2, [r0, #28]
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004306:	4671      	mov	r1, lr
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
  TIMx->CCER = tmpccer;
 8004308:	8406      	strh	r6, [r0, #32]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 800430a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800430e:	f7ff bfac 	b.w	800426a <TIM_SetIC3Prescaler>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8004312:	f425 5580 	bic.w	r5, r5, #4096	; 0x1000
 8004316:	042d      	lsls	r5, r5, #16
 8004318:	0c2d      	lsrs	r5, r5, #16
 800431a:	8405      	strh	r5, [r0, #32]

  tmpccmr2 = TIMx->CCMR2;
 800431c:	8b86      	ldrh	r6, [r0, #28]
  tmpccer = TIMx->CCER;
 800431e:	8c07      	ldrh	r7, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8004320:	f426 7540 	bic.w	r5, r6, #768	; 0x300
 8004324:	052d      	lsls	r5, r5, #20

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;

  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
 8004326:	b2bf      	uxth	r7, r7
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8004328:	0d2d      	lsrs	r5, r5, #20
 800432a:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
 800432e:	f427 5200 	bic.w	r2, r7, #8192	; 0x2000
  tmpccer |= tmp | CCER_CC4E_Set;
 8004332:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 8004336:	ea45 3303 	orr.w	r3, r5, r3, lsl #12

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 800433a:	b292      	uxth	r2, r2
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 800433c:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 800433e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004342:	8383      	strh	r3, [r0, #28]
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8004344:	4671      	mov	r1, lr
  }
}
 8004346:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
  TIMx->CCER = tmpccer ;
 800434a:	8402      	strh	r2, [r0, #32]
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800434c:	f7ff bf98 	b.w	8004280 <TIM_SetIC4Prescaler>

08004350 <TIM_SetClockDivision>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));

  /* Reset the CKD Bits */
  TIMx->CR1 &= CR1_CKD_Mask;
 8004350:	8803      	ldrh	r3, [r0, #0]
 8004352:	b2db      	uxtb	r3, r3
 8004354:	8003      	strh	r3, [r0, #0]

  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 8004356:	8803      	ldrh	r3, [r0, #0]
 8004358:	b29b      	uxth	r3, r3
 800435a:	4319      	orrs	r1, r3
 800435c:	8001      	strh	r1, [r0, #0]
 800435e:	4770      	bx	lr

08004360 <TIM_GetCapture1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8004360:	8e80      	ldrh	r0, [r0, #52]	; 0x34
}
 8004362:	b280      	uxth	r0, r0
 8004364:	4770      	bx	lr

08004366 <TIM_GetCapture2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8004366:	8f00      	ldrh	r0, [r0, #56]	; 0x38
}
 8004368:	b280      	uxth	r0, r0
 800436a:	4770      	bx	lr

0800436c <TIM_GetCapture3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 

  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 800436c:	8f80      	ldrh	r0, [r0, #60]	; 0x3c
}
 800436e:	b280      	uxth	r0, r0
 8004370:	4770      	bx	lr

08004372 <TIM_GetCapture4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 8004372:	f8b0 0040 	ldrh.w	r0, [r0, #64]	; 0x40
}
 8004376:	b280      	uxth	r0, r0
 8004378:	4770      	bx	lr

0800437a <TIM_GetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 800437a:	8c80      	ldrh	r0, [r0, #36]	; 0x24
}
 800437c:	b280      	uxth	r0, r0
 800437e:	4770      	bx	lr

08004380 <TIM_GetPrescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Prescaler Register value */
  return TIMx->PSC;
 8004380:	8d00      	ldrh	r0, [r0, #40]	; 0x28
}
 8004382:	b280      	uxth	r0, r0
 8004384:	4770      	bx	lr

08004386 <TIM_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  assert_param(IS_TIM_PERIPH_FLAG(TIMx, TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (u16)RESET)
 8004386:	8a03      	ldrh	r3, [r0, #16]
 8004388:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800438a:	bf14      	ite	ne
 800438c:	2001      	movne	r0, #1
 800438e:	2000      	moveq	r0, #0
 8004390:	4770      	bx	lr

08004392 <TIM_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIMx, TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (u16)~TIM_FLAG;
 8004392:	43c9      	mvns	r1, r1
 8004394:	b289      	uxth	r1, r1
 8004396:	8201      	strh	r1, [r0, #16]
 8004398:	4770      	bx	lr

0800439a <TIM_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 800439a:	8a03      	ldrh	r3, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 800439c:	8982      	ldrh	r2, [r0, #12]

  if ((itstatus != (u16)RESET) && (itenable != (u16)RESET))
 800439e:	ea11 0003 	ands.w	r0, r1, r3
  assert_param(IS_TIM_GET_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
  
  itenable = TIMx->DIER & TIM_IT;
 80043a2:	b292      	uxth	r2, r2

  if ((itstatus != (u16)RESET) && (itenable != (u16)RESET))
 80043a4:	d003      	beq.n	80043ae <TIM_GetITStatus+0x14>
 80043a6:	4211      	tst	r1, r2
  {
    bitstatus = SET;
 80043a8:	bf14      	ite	ne
 80043aa:	2001      	movne	r0, #1
 80043ac:	2000      	moveq	r0, #0
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80043ae:	4770      	bx	lr

080043b0 <TIM_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));

  /* Clear the IT pending Bit */
  TIMx->SR = (u16)~TIM_IT;
 80043b0:	43c9      	mvns	r1, r1
 80043b2:	b289      	uxth	r1, r1
 80043b4:	8201      	strh	r1, [r0, #16]
 80043b6:	4770      	bx	lr

080043b8 <USART_DeInit>:
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 80043b8:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 80043ba:	4b22      	ldr	r3, [pc, #136]	; (8004444 <USART_DeInit+0x8c>)
 80043bc:	4298      	cmp	r0, r3
 80043be:	d02c      	beq.n	800441a <USART_DeInit+0x62>
 80043c0:	d808      	bhi.n	80043d4 <USART_DeInit+0x1c>
 80043c2:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 80043c6:	4298      	cmp	r0, r3
 80043c8:	d017      	beq.n	80043fa <USART_DeInit+0x42>
 80043ca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80043ce:	4298      	cmp	r0, r3
 80043d0:	d01b      	beq.n	800440a <USART_DeInit+0x52>
 80043d2:	bd08      	pop	{r3, pc}
 80043d4:	4b1c      	ldr	r3, [pc, #112]	; (8004448 <USART_DeInit+0x90>)
 80043d6:	4298      	cmp	r0, r3
 80043d8:	d027      	beq.n	800442a <USART_DeInit+0x72>
 80043da:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 80043de:	4298      	cmp	r0, r3
 80043e0:	d12f      	bne.n	8004442 <USART_DeInit+0x8a>
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 80043e2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80043e6:	2101      	movs	r1, #1
 80043e8:	f7ff f8b2 	bl	8003550 <RCC_APB2PeriphResetCmd>
      break;            

    default:
      break;
  }
}
 80043ec:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  switch (*(u32*)&USARTx)
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 80043f0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80043f4:	2100      	movs	r1, #0
 80043f6:	f7ff b8ab 	b.w	8003550 <RCC_APB2PeriphResetCmd>
      break;

    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 80043fa:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80043fe:	2101      	movs	r1, #1
 8004400:	f7ff f8b2 	bl	8003568 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8004404:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8004408:	e016      	b.n	8004438 <USART_DeInit+0x80>
      break;

    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 800440a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800440e:	2101      	movs	r1, #1
 8004410:	f7ff f8aa 	bl	8003568 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8004414:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8004418:	e00e      	b.n	8004438 <USART_DeInit+0x80>
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 800441a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800441e:	2101      	movs	r1, #1
 8004420:	f7ff f8a2 	bl	8003568 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8004424:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8004428:	e006      	b.n	8004438 <USART_DeInit+0x80>
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 800442a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800442e:	2101      	movs	r1, #1
 8004430:	f7ff f89a 	bl	8003568 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8004434:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8004438:	2100      	movs	r1, #0
      break;            

    default:
      break;
  }
}
 800443a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 800443e:	f7ff b893 	b.w	8003568 <RCC_APB1PeriphResetCmd>
 8004442:	bd08      	pop	{r3, pc}
 8004444:	40004c00 	andmi	r4, r0, r0, lsl #24
 8004448:	40005000 	andmi	r5, r0, r0

0800444c <USART_Init>:
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800444c:	b530      	push	{r4, r5, lr}
 800444e:	460d      	mov	r5, r1
 8004450:	4604      	mov	r4, r0
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8004452:	8a03      	ldrh	r3, [r0, #16]
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
 8004454:	88ca      	ldrh	r2, [r1, #6]
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8004456:	b29b      	uxth	r3, r3
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8004458:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
 800445c:	4313      	orrs	r3, r2
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 800445e:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8004460:	8982      	ldrh	r2, [r0, #12]

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8004462:	8909      	ldrh	r1, [r1, #8]
 8004464:	88ab      	ldrh	r3, [r5, #4]
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8004466:	b292      	uxth	r2, r2

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8004468:	430b      	orrs	r3, r1
 800446a:	8969      	ldrh	r1, [r5, #10]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 800446c:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8004470:	430b      	orrs	r3, r1
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8004472:	f022 020c 	bic.w	r2, r2, #12

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8004476:	4313      	orrs	r3, r2
 8004478:	b29b      	uxth	r3, r3
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 800447a:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 800447c:	8a83      	ldrh	r3, [r0, #20]
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 800447e:	89aa      	ldrh	r2, [r5, #12]

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8004480:	b29b      	uxth	r3, r3
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8004482:	f423 7340 	bic.w	r3, r3, #768	; 0x300
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8004486:	b087      	sub	sp, #28
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8004488:	4313      	orrs	r3, r2

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 800448a:	8283      	strh	r3, [r0, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 800448c:	a801      	add	r0, sp, #4
 800448e:	f7fe fff9 	bl	8003484 <RCC_GetClocksFreq>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8004492:	9b03      	ldr	r3, [sp, #12]
/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8004494:	9a04      	ldr	r2, [sp, #16]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8004496:	490e      	ldr	r1, [pc, #56]	; (80044d0 <USART_Init+0x84>)
 8004498:	428c      	cmp	r4, r1
 800449a:	bf18      	it	ne
 800449c:	461a      	movne	r2, r3
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 800449e:	2319      	movs	r3, #25
 80044a0:	4353      	muls	r3, r2
 80044a2:	682a      	ldr	r2, [r5, #0]
 80044a4:	0092      	lsls	r2, r2, #2
 80044a6:	fbb3 f2f2 	udiv	r2, r3, r2
  tmpreg = (integerdivider / 0x64) << 0x04;
 80044aa:	2364      	movs	r3, #100	; 0x64
 80044ac:	fbb2 f0f3 	udiv	r0, r2, r3
 80044b0:	0100      	lsls	r0, r0, #4

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
 80044b2:	0901      	lsrs	r1, r0, #4
 80044b4:	fb03 2211 	mls	r2, r3, r1, r2
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 80044b8:	0112      	lsls	r2, r2, #4
 80044ba:	3232      	adds	r2, #50	; 0x32
 80044bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80044c0:	f003 030f 	and.w	r3, r3, #15
 80044c4:	4303      	orrs	r3, r0

  /* Write to USART BRR */
  USARTx->BRR = (u16)tmpreg;
 80044c6:	b29b      	uxth	r3, r3
 80044c8:	8123      	strh	r3, [r4, #8]
}
 80044ca:	b007      	add	sp, #28
 80044cc:	bd30      	pop	{r4, r5, pc}
 80044ce:	bf00      	nop
 80044d0:	40013800 	andmi	r3, r1, r0, lsl #16

080044d4 <USART_StructInit>:
* Return         : None
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 80044d4:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80044d8:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80044da:	220c      	movs	r2, #12
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 80044dc:	2300      	movs	r3, #0
 80044de:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 80044e0:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 80044e2:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80044e4:	8142      	strh	r2, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 80044e6:	8183      	strh	r3, [r0, #12]
 80044e8:	4770      	bx	lr

080044ea <USART_ClockInit>:
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 80044ea:	880b      	ldrh	r3, [r1, #0]
*                    the specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 80044ec:	b510      	push	{r4, lr}
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 80044ee:	884c      	ldrh	r4, [r1, #2]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80044f0:	8a02      	ldrh	r2, [r0, #16]
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 80044f2:	4323      	orrs	r3, r4
 80044f4:	888c      	ldrh	r4, [r1, #4]
 80044f6:	88c9      	ldrh	r1, [r1, #6]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80044f8:	b292      	uxth	r2, r2
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 80044fa:	4323      	orrs	r3, r4
 80044fc:	430b      	orrs	r3, r1
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 80044fe:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 8004502:	4313      	orrs	r3, r2
 8004504:	b29b      	uxth	r3, r3
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8004506:	8203      	strh	r3, [r0, #16]
 8004508:	bd10      	pop	{r4, pc}

0800450a <USART_ClockStructInit>:
* Return         : None
*******************************************************************************/
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 800450a:	2300      	movs	r3, #0
 800450c:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 800450e:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8004510:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8004512:	80c3      	strh	r3, [r0, #6]
 8004514:	4770      	bx	lr

08004516 <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8004516:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004518:	b119      	cbz	r1, 8004522 <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 800451a:	b29b      	uxth	r3, r3
 800451c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004520:	e003      	b.n	800452a <USART_Cmd+0x14>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 8004522:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004526:	041b      	lsls	r3, r3, #16
 8004528:	0c1b      	lsrs	r3, r3, #16
 800452a:	8183      	strh	r3, [r0, #12]
 800452c:	4770      	bx	lr

0800452e <USART_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 800452e:	b510      	push	{r4, lr}
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  usartxbase = (*(u32*)&(USARTx));

  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 8004530:	f3c1 1442 	ubfx	r4, r1, #5, #3

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 8004534:	2301      	movs	r3, #1
 8004536:	f001 011f 	and.w	r1, r1, #31
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 800453a:	2c01      	cmp	r4, #1
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 800453c:	fa03 f301 	lsl.w	r3, r3, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8004540:	d101      	bne.n	8004546 <USART_ITConfig+0x18>
  {
    usartxbase += 0x0C;
 8004542:	300c      	adds	r0, #12
 8004544:	e003      	b.n	800454e <USART_ITConfig+0x20>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8004546:	2c02      	cmp	r4, #2
  {
    usartxbase += 0x10;
 8004548:	bf0c      	ite	eq
 800454a:	3010      	addeq	r0, #16
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 800454c:	3014      	addne	r0, #20
  }
  if (NewState != DISABLE)
 800454e:	b112      	cbz	r2, 8004556 <USART_ITConfig+0x28>
  {
    *(vu32*)usartxbase  |= itmask;
 8004550:	6802      	ldr	r2, [r0, #0]
 8004552:	4313      	orrs	r3, r2
 8004554:	e002      	b.n	800455c <USART_ITConfig+0x2e>
  }
  else
  {
    *(vu32*)usartxbase &= ~itmask;
 8004556:	6802      	ldr	r2, [r0, #0]
 8004558:	ea22 0303 	bic.w	r3, r2, r3
 800455c:	6003      	str	r3, [r0, #0]
 800455e:	bd10      	pop	{r4, pc}

08004560 <USART_DMACmd>:

  if (NewState != DISABLE)
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8004560:	8a83      	ldrh	r3, [r0, #20]
 8004562:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_USART_1234_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 8004564:	b10a      	cbz	r2, 800456a <USART_DMACmd+0xa>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8004566:	4319      	orrs	r1, r3
 8004568:	e001      	b.n	800456e <USART_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (u16)~USART_DMAReq;
 800456a:	ea23 0101 	bic.w	r1, r3, r1
 800456e:	8281      	strh	r1, [r0, #20]
 8004570:	4770      	bx	lr

08004572 <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
 8004572:	8a03      	ldrh	r3, [r0, #16]
 8004574:	f023 030f 	bic.w	r3, r3, #15
 8004578:	041b      	lsls	r3, r3, #16
 800457a:	0c1b      	lsrs	r3, r3, #16
 800457c:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 800457e:	8a03      	ldrh	r3, [r0, #16]
 8004580:	b29b      	uxth	r3, r3
 8004582:	4319      	orrs	r1, r3
 8004584:	8201      	strh	r1, [r0, #16]
 8004586:	4770      	bx	lr

08004588 <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
 8004588:	8983      	ldrh	r3, [r0, #12]
 800458a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800458e:	041b      	lsls	r3, r3, #16
 8004590:	0c1b      	lsrs	r3, r3, #16
 8004592:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 8004594:	8983      	ldrh	r3, [r0, #12]
 8004596:	b29b      	uxth	r3, r3
 8004598:	4319      	orrs	r1, r3
 800459a:	8181      	strh	r1, [r0, #12]
 800459c:	4770      	bx	lr

0800459e <USART_ReceiverWakeUpCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 800459e:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 80045a0:	b119      	cbz	r1, 80045aa <USART_ReceiverWakeUpCmd+0xc>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 80045a2:	b29b      	uxth	r3, r3
 80045a4:	f043 0302 	orr.w	r3, r3, #2
 80045a8:	e003      	b.n	80045b2 <USART_ReceiverWakeUpCmd+0x14>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
 80045aa:	f023 0302 	bic.w	r3, r3, #2
 80045ae:	041b      	lsls	r3, r3, #16
 80045b0:	0c1b      	lsrs	r3, r3, #16
 80045b2:	8183      	strh	r3, [r0, #12]
 80045b4:	4770      	bx	lr

080045b6 <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
 80045b6:	8a03      	ldrh	r3, [r0, #16]
 80045b8:	f023 0320 	bic.w	r3, r3, #32
 80045bc:	041b      	lsls	r3, r3, #16
 80045be:	0c1b      	lsrs	r3, r3, #16
 80045c0:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 80045c2:	8a03      	ldrh	r3, [r0, #16]
 80045c4:	b29b      	uxth	r3, r3
 80045c6:	4319      	orrs	r1, r3
 80045c8:	8201      	strh	r1, [r0, #16]
 80045ca:	4770      	bx	lr

080045cc <USART_LINCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 80045cc:	8a03      	ldrh	r3, [r0, #16]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80045ce:	b119      	cbz	r1, 80045d8 <USART_LINCmd+0xc>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 80045d0:	b29b      	uxth	r3, r3
 80045d2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80045d6:	e003      	b.n	80045e0 <USART_LINCmd+0x14>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
 80045d8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80045dc:	041b      	lsls	r3, r3, #16
 80045de:	0c1b      	lsrs	r3, r3, #16
 80045e0:	8203      	strh	r3, [r0, #16]
 80045e2:	4770      	bx	lr

080045e4 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (u16)0x01FF);
 80045e4:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80045e8:	8081      	strh	r1, [r0, #4]
 80045ea:	4770      	bx	lr

080045ec <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (u16)(USARTx->DR & (u16)0x01FF);
 80045ec:	8880      	ldrh	r0, [r0, #4]
}
 80045ee:	f3c0 0008 	ubfx	r0, r0, #0, #9
 80045f2:	4770      	bx	lr

080045f4 <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
 80045f4:	8983      	ldrh	r3, [r0, #12]
 80045f6:	b29b      	uxth	r3, r3
 80045f8:	f043 0301 	orr.w	r3, r3, #1
 80045fc:	8183      	strh	r3, [r0, #12]
 80045fe:	4770      	bx	lr

08004600 <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
 8004600:	8b03      	ldrh	r3, [r0, #24]
 8004602:	b2db      	uxtb	r3, r3
 8004604:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (u16)((u16)USART_GuardTime << 0x08);
 8004606:	8b03      	ldrh	r3, [r0, #24]
 8004608:	b29b      	uxth	r3, r3
 800460a:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 800460e:	8301      	strh	r1, [r0, #24]
 8004610:	4770      	bx	lr

08004612 <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
 8004612:	8b03      	ldrh	r3, [r0, #24]
 8004614:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8004618:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 800461a:	8b03      	ldrh	r3, [r0, #24]
 800461c:	b29b      	uxth	r3, r3
 800461e:	4319      	orrs	r1, r3
 8004620:	8301      	strh	r1, [r0, #24]
 8004622:	4770      	bx	lr

08004624 <USART_SmartCardCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 8004624:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004626:	b119      	cbz	r1, 8004630 <USART_SmartCardCmd+0xc>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 8004628:	b29b      	uxth	r3, r3
 800462a:	f043 0320 	orr.w	r3, r3, #32
 800462e:	e003      	b.n	8004638 <USART_SmartCardCmd+0x14>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
 8004630:	f023 0320 	bic.w	r3, r3, #32
 8004634:	041b      	lsls	r3, r3, #16
 8004636:	0c1b      	lsrs	r3, r3, #16
 8004638:	8283      	strh	r3, [r0, #20]
 800463a:	4770      	bx	lr

0800463c <USART_SmartCardNACKCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 800463c:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800463e:	b119      	cbz	r1, 8004648 <USART_SmartCardNACKCmd+0xc>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 8004640:	b29b      	uxth	r3, r3
 8004642:	f043 0310 	orr.w	r3, r3, #16
 8004646:	e003      	b.n	8004650 <USART_SmartCardNACKCmd+0x14>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
 8004648:	f023 0310 	bic.w	r3, r3, #16
 800464c:	041b      	lsls	r3, r3, #16
 800464e:	0c1b      	lsrs	r3, r3, #16
 8004650:	8283      	strh	r3, [r0, #20]
 8004652:	4770      	bx	lr

08004654 <USART_HalfDuplexCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 8004654:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004656:	b119      	cbz	r1, 8004660 <USART_HalfDuplexCmd+0xc>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 8004658:	b29b      	uxth	r3, r3
 800465a:	f043 0308 	orr.w	r3, r3, #8
 800465e:	e003      	b.n	8004668 <USART_HalfDuplexCmd+0x14>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
 8004660:	f023 0308 	bic.w	r3, r3, #8
 8004664:	041b      	lsls	r3, r3, #16
 8004666:	0c1b      	lsrs	r3, r3, #16
 8004668:	8283      	strh	r3, [r0, #20]
 800466a:	4770      	bx	lr

0800466c <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
 800466c:	8a83      	ldrh	r3, [r0, #20]
 800466e:	f023 0304 	bic.w	r3, r3, #4
 8004672:	041b      	lsls	r3, r3, #16
 8004674:	0c1b      	lsrs	r3, r3, #16
 8004676:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 8004678:	8a83      	ldrh	r3, [r0, #20]
 800467a:	b29b      	uxth	r3, r3
 800467c:	4319      	orrs	r1, r3
 800467e:	8281      	strh	r1, [r0, #20]
 8004680:	4770      	bx	lr

08004682 <USART_IrDACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 8004682:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8004684:	b119      	cbz	r1, 800468e <USART_IrDACmd+0xc>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 8004686:	b29b      	uxth	r3, r3
 8004688:	f043 0302 	orr.w	r3, r3, #2
 800468c:	e003      	b.n	8004696 <USART_IrDACmd+0x14>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
 800468e:	f023 0302 	bic.w	r3, r3, #2
 8004692:	041b      	lsls	r3, r3, #16
 8004694:	0c1b      	lsrs	r3, r3, #16
 8004696:	8283      	strh	r3, [r0, #20]
 8004698:	4770      	bx	lr

0800469a <USART_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   

  if ((USARTx->SR & USART_FLAG) != (u16)RESET)
 800469a:	8803      	ldrh	r3, [r0, #0]
 800469c:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800469e:	bf14      	ite	ne
 80046a0:	2001      	movne	r0, #1
 80046a2:	2000      	moveq	r0, #0
 80046a4:	4770      	bx	lr

080046a6 <USART_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
   
  USARTx->SR = (u16)~USART_FLAG;
 80046a6:	43c9      	mvns	r1, r1
 80046a8:	b289      	uxth	r1, r1
 80046aa:	8001      	strh	r1, [r0, #0]
 80046ac:	4770      	bx	lr

080046ae <USART_GetITStatus>:
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 80046ae:	2301      	movs	r3, #1
*                       - USART_IT_PE:   Parity Error interrupt
* Output         : None
* Return         : The new state of USART_IT (SET or RESET).
*******************************************************************************/
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, u16 USART_IT)
{
 80046b0:	b510      	push	{r4, lr}
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */  
  
  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 80046b2:	f3c1 1442 	ubfx	r4, r1, #5, #3

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 80046b6:	f001 021f 	and.w	r2, r1, #31
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 80046ba:	429c      	cmp	r4, r3
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 80046bc:	fa03 f202 	lsl.w	r2, r3, r2
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 80046c0:	d101      	bne.n	80046c6 <USART_GetITStatus+0x18>
  {
    itmask &= USARTx->CR1;
 80046c2:	8983      	ldrh	r3, [r0, #12]
 80046c4:	e003      	b.n	80046ce <USART_GetITStatus+0x20>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 80046c6:	2c02      	cmp	r4, #2
  {
    itmask &= USARTx->CR2;
 80046c8:	bf0c      	ite	eq
 80046ca:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 80046cc:	8a83      	ldrhne	r3, [r0, #20]
 80046ce:	b29b      	uxth	r3, r3
 80046d0:	4013      	ands	r3, r2
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
  bitpos &= USARTx->SR;
 80046d2:	8802      	ldrh	r2, [r0, #0]
 80046d4:	b292      	uxth	r2, r2

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 80046d6:	b13b      	cbz	r3, 80046e8 <USART_GetITStatus+0x3a>
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
 80046d8:	0a09      	lsrs	r1, r1, #8
 80046da:	2301      	movs	r3, #1
 80046dc:	408b      	lsls	r3, r1
  bitpos &= USARTx->SR;

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 80046de:	4213      	tst	r3, r2
  {
    bitstatus = SET;
 80046e0:	bf14      	ite	ne
 80046e2:	2001      	movne	r0, #1
 80046e4:	2000      	moveq	r0, #0
 80046e6:	bd10      	pop	{r4, pc}
  }
  else
  {
    bitstatus = RESET;
 80046e8:	4618      	mov	r0, r3
  }
  
  return bitstatus;  
}
 80046ea:	bd10      	pop	{r4, pc}

080046ec <USART_ClearITPendingBit>:
  assert_param(IS_USART_CLEAR_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */
  
  bitpos = USART_IT >> 0x08;

  itmask = (u16)((u16)0x01 << bitpos);
 80046ec:	0a09      	lsrs	r1, r1, #8
 80046ee:	2301      	movs	r3, #1
 80046f0:	408b      	lsls	r3, r1
  USARTx->SR = (u16)~itmask;
 80046f2:	43db      	mvns	r3, r3
 80046f4:	b29b      	uxth	r3, r3
 80046f6:	8003      	strh	r3, [r0, #0]
 80046f8:	4770      	bx	lr
 80046fa:	bf00      	nop

080046fc <__WFI>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFI: 
 
    WFI
 80046fc:	bf30      	wfi
    BX r14
 80046fe:	4770      	bx	lr

08004700 <__WFE>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFE:

    WFE
 8004700:	bf20      	wfe
    BX r14
 8004702:	4770      	bx	lr

08004704 <__SEV>:
; Return         : None
;******************************************************************************/
.thumb_func
__SEV:

    SEV
 8004704:	bf40      	sev
    BX r14
 8004706:	4770      	bx	lr

08004708 <__ISB>:
; Return         : None
;******************************************************************************/
.thumb_func
__ISB:

    ISB
 8004708:	f3bf 8f6f 	isb	sy
    BX r14
 800470c:	4770      	bx	lr

0800470e <__DSB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DSB:

    DSB
 800470e:	f3bf 8f4f 	dsb	sy
    BX r14
 8004712:	4770      	bx	lr

08004714 <__DMB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DMB:

    DMB
 8004714:	f3bf 8f5f 	dmb	sy
    BX r14
 8004718:	4770      	bx	lr

0800471a <__SVC>:
; Return         : None
;******************************************************************************/
.thumb_func
__SVC:

    SVC 0x01
 800471a:	df01      	svc	1
    BX r14
 800471c:	4770      	bx	lr

0800471e <__MRS_CONTROL>:
; Return         : - r4 : Cortex-M3 CONTROL register value.
;******************************************************************************/
.thumb_func
__MRS_CONTROL:

  MRS  r0,control
 800471e:	f3ef 8014 	mrs	r0, CONTROL
  BX r14
 8004722:	4770      	bx	lr

08004724 <__MSR_CONTROL>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_CONTROL:

  MSR control, r0
 8004724:	f380 8814 	msr	CONTROL, r0
  ISB
 8004728:	f3bf 8f6f 	isb	sy
  BX r14
 800472c:	4770      	bx	lr

0800472e <__MRS_PSP>:
; Return         : - r0 : Process Stack value.
;******************************************************************************/
.thumb_func
__MRS_PSP:

  MRS r0, psp
 800472e:	f3ef 8009 	mrs	r0, PSP
  BX r14
 8004732:	4770      	bx	lr

08004734 <__MSR_PSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_PSP:
 
    MSR psp,  r0      /* set Process Stack value*/
 8004734:	f380 8809 	msr	PSP, r0
    BX r14
 8004738:	4770      	bx	lr

0800473a <__MRS_MSP>:
; Return         : - r0 : Main Stack value.
;******************************************************************************/
.thumb_func
__MRS_MSP:

  MRS r0, msp
 800473a:	f3ef 8008 	mrs	r0, MSP
  BX r14
 800473e:	4770      	bx	lr

08004740 <__MSR_MSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_MSP: 
 
    MSR msp, r0  /*; set Main Stack value*/
 8004740:	f380 8808 	msr	MSP, r0
    BX r14
 8004744:	4770      	bx	lr

08004746 <__SETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETPRIMASK:

  CPSID i
 8004746:	b672      	cpsid	i
  BX r14
 8004748:	4770      	bx	lr

0800474a <__RESETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETPRIMASK:

  CPSIE i
 800474a:	b662      	cpsie	i
  BX r14
 800474c:	4770      	bx	lr

0800474e <__SETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETFAULTMASK:

  CPSID f
 800474e:	b671      	cpsid	f
  BX r14
 8004750:	4770      	bx	lr

08004752 <__RESETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETFAULTMASK:

  CPSIE f
 8004752:	b661      	cpsie	f
  BX r14
 8004754:	4770      	bx	lr

08004756 <__BASEPRICONFIG>:
; Return         : None
;******************************************************************************/
.thumb_func
__BASEPRICONFIG:

  MSR basepri, r0
 8004756:	f380 8811 	msr	BASEPRI, r0
  BX r14
 800475a:	4770      	bx	lr

0800475c <__GetBASEPRI>:
; Return         : - r0 : Base Priority value 
;******************************************************************************/
.thumb_func
__GetBASEPRI:

  MRS r0, basepri_max
 800475c:	f3ef 8012 	mrs	r0, BASEPRI_MAX
  BX r14
 8004760:	4770      	bx	lr

08004762 <__REV_HalfWord>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_HalfWord: 
 
  REV16 r0, r0
 8004762:	ba40      	rev16	r0, r0
  BX r14
 8004764:	4770      	bx	lr

08004766 <__REV_Word>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_Word: 
 
  REV r0, r0
 8004766:	ba00      	rev	r0, r0
  BX r14
 8004768:	4770      	bx	lr
	...

0800476c <Reset_Handler>:
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
{
 800476c:	4668      	mov	r0, sp
 800476e:	f020 0107 	bic.w	r1, r0, #7
 8004772:	468d      	mov	sp, r1
 8004774:	b501      	push	{r0, lr}
 8004776:	4a0c      	ldr	r2, [pc, #48]	; (80047a8 <Reset_Handler+0x3c>)
 8004778:	4b0c      	ldr	r3, [pc, #48]	; (80047ac <Reset_Handler+0x40>)

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 800477a:	490d      	ldr	r1, [pc, #52]	; (80047b0 <Reset_Handler+0x44>)
 800477c:	428b      	cmp	r3, r1
 800477e:	d204      	bcs.n	800478a <Reset_Handler+0x1e>
    {
        *(pulDest++) = *(pulSrc++);
 8004780:	f852 1f04 	ldr.w	r1, [r2, #4]!
 8004784:	f843 1b04 	str.w	r1, [r3], #4
 8004788:	e7f7      	b.n	800477a <Reset_Handler+0xe>
 800478a:	4b0a      	ldr	r3, [pc, #40]	; (80047b4 <Reset_Handler+0x48>)
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 800478c:	4a0a      	ldr	r2, [pc, #40]	; (80047b8 <Reset_Handler+0x4c>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d203      	bcs.n	800479a <Reset_Handler+0x2e>
    {
        *(pulDest++) = 0;
 8004792:	2200      	movs	r2, #0
 8004794:	f843 2b04 	str.w	r2, [r3], #4
 8004798:	e7f8      	b.n	800478c <Reset_Handler+0x20>
    }

    //
    // Call the application's entry point.
    //
    main();
 800479a:	f000 f80f 	bl	80047bc <main>
}
 800479e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
 80047a2:	4685      	mov	sp, r0
 80047a4:	4770      	bx	lr
 80047a6:	bf00      	nop
 80047a8:	08004acc 	stmdaeq	r0, {r2, r3, r6, r7, r9, fp, lr}
 80047ac:	20000000 	andcs	r0, r0, r0
 80047b0:	200002f8 	strdcs	r0, [r0], -r8
 80047b4:	200002f8 	strdcs	r0, [r0], -r8
 80047b8:	2000140c 	andcs	r1, r0, ip, lsl #8

080047bc <main>:
* Return         : None
*******************************************************************************/


int main(void)
{
 80047bc:	b510      	push	{r4, lr}

	byte bCount;
//	long lTemp;

	System_Configuration();
 80047be:	f7fc ff3d 	bl	800163c <System_Configuration>

	dxl_set_power(ON);
 80047c2:	2001      	movs	r0, #1
 80047c4:	f7fc ffe0 	bl	8001788 <dxl_set_power>
	Zigbee_SetState(ON);
 80047c8:	2001      	movs	r0, #1
 80047ca:	f7fb fe27 	bl	800041c <Zigbee_SetState>

	//LED_SetState(LED_POWER, ON);
	//	LED_RGB_SetState(LED_R|LED_G|LED_B);
	//LED_RGB_SetState(OFF);

	BufferClear(USART_DXL);
 80047ce:	2000      	movs	r0, #0
 80047d0:	f7fd f8b4 	bl	800193c <BufferClear>
	BufferClear(USART_PC);
 80047d4:	2002      	movs	r0, #2
 80047d6:	f7fd f8b1 	bl	800193c <BufferClear>
	BufferClear(USART_ZIGBEE);
 80047da:	2001      	movs	r0, #1
 80047dc:	f7fd f8ae 	bl	800193c <BufferClear>

	setBuzzerOff();
 80047e0:	f7fd fb54 	bl	8001e8c <setBuzzerOff>
 80047e4:	2300      	movs	r3, #0
	*/


	for(bCount=0; bCount < ROM_CONTROL_TABLE_LEN; bCount++)
	{
		  gbpControlTable[bCount] = ROM_INITIAL_DATA[bCount];
 80047e6:	4a12      	ldr	r2, [pc, #72]	; (8004830 <main+0x74>)
 80047e8:	5c99      	ldrb	r1, [r3, r2]
 80047ea:	4a12      	ldr	r2, [pc, #72]	; (8004834 <main+0x78>)
 80047ec:	54d1      	strb	r1, [r2, r3]
 80047ee:	3301      	adds	r3, #1
		EEPROM_Write( P_OPERATING_MODE, 0);
	}
	*/


	for(bCount=0; bCount < ROM_CONTROL_TABLE_LEN; bCount++)
 80047f0:	2b18      	cmp	r3, #24
 80047f2:	d1f8      	bne.n	80047e6 <main+0x2a>
	USART_Configuration(USART_DXL,lTemp);
	USART_Configuration(USART_PC,lTemp);
*/


    gbLEDBlinkCounter = 8;
 80047f4:	4b10      	ldr	r3, [pc, #64]	; (8004838 <main+0x7c>)
 80047f6:	2208      	movs	r2, #8
 80047f8:	701a      	strb	r2, [r3, #0]



	TorqueOff();
 80047fa:	f7fb fe9d 	bl	8000538 <TorqueOff>
 80047fe:	2403      	movs	r4, #3

	for (bCount = 0; bCount < 3; bCount++) {
		LED_SetState(LED_MANAGE|LED_EDIT|LED_PLAY, ON);
 8004800:	2101      	movs	r1, #1
 8004802:	2007      	movs	r0, #7
 8004804:	f7fc fbca 	bl	8000f9c <LED_SetState>
		mDelay(50);
 8004808:	2032      	movs	r0, #50	; 0x32
 800480a:	f7fc ff8a 	bl	8001722 <mDelay>
		LED_SetState(LED_MANAGE|LED_EDIT|LED_PLAY, OFF);
 800480e:	2007      	movs	r0, #7
 8004810:	2100      	movs	r1, #0
 8004812:	f7fc fbc3 	bl	8000f9c <LED_SetState>
 8004816:	3c01      	subs	r4, #1
		mDelay(50);
 8004818:	2032      	movs	r0, #50	; 0x32
 800481a:	f7fc ff82 	bl	8001722 <mDelay>



	TorqueOff();

	for (bCount = 0; bCount < 3; bCount++) {
 800481e:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8004822:	d1ed      	bne.n	8004800 <main+0x44>
		LED_SetState(LED_MANAGE|LED_EDIT|LED_PLAY, ON);
		mDelay(50);
		LED_SetState(LED_MANAGE|LED_EDIT|LED_PLAY, OFF);
		mDelay(50);
	}
	dxl_set_power(OFF);
 8004824:	4620      	mov	r0, r4
 8004826:	f7fc ffaf 	bl	8001788 <dxl_set_power>

	  }

*/

	Process();
 800482a:	f7fc f84d 	bl	80008c8 <Process>

	while(1);
 800482e:	e7fe      	b.n	800482e <main+0x72>
 8004830:	2000010e 	andcs	r0, r0, lr, lsl #2
 8004834:	20000513 	andcs	r0, r0, r3, lsl r5
 8004838:	20000881 	andcs	r0, r0, r1, lsl #17

0800483c <DoremiTable>:
 800483c:	21882383 	orrcs	r2, r8, r3, lsl #7
 8004840:	1ddd1fa3 	ldclne	15, cr1, [sp, #652]	; 0x28c
 8004844:	1a9b1c34 	bne	66cb91c <__Stack_Size+0x66cb51c>
 8004848:	17b3191c 			; <UNDEFINED> instruction: 0x17b3191c
 800484c:	151e165f 	ldrne	r1, [lr, #-1631]	; 0x65f
 8004850:	12d013ee 	sbcsne	r1, r0, #-1207959549	; 0xb8000003
 8004854:	10c411c1 	sbcne	r1, r4, r1, asr #3
 8004858:	0eee0fd1 	mcreq	15, 7, r0, cr14, cr1, {6}
 800485c:	0d4d0e1a 	stcleq	14, cr0, [sp, #-104]	; 0xffffff98
 8004860:	0bd90c8e 	bleq	7647aa0 <__Stack_Size+0x76476a0>
 8004864:	0a8f0b2f 	beq	63c7528 <__Stack_Size+0x63c7128>
 8004868:	096809f7 	stmdbeq	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, fp}^
 800486c:	086108e0 	stmdaeq	r1!, {r5, r6, r7, fp}^
 8004870:	077707e9 	ldrbeq	r0, [r7, -r9, ror #15]!
 8004874:	06a6070c 	strteq	r0, [r6], ip, lsl #14
 8004878:	05ed0647 	strbeq	r0, [sp, #1607]!	; 0x647
 800487c:	05470597 	strbeq	r0, [r7, #-1431]	; 0x597
 8004880:	04b404fb 	ldrteq	r0, [r4], #1275	; 0x4fb
 8004884:	04300470 	ldrteq	r0, [r0], #-1136	; 0x470
 8004888:	03bb03f4 			; <UNDEFINED> instruction: 0x03bb03f4
 800488c:	03520386 	cmpeq	r2, #402653186	; 0x18000002
 8004890:	02f60323 	rscseq	r0, r6, #-1946157056	; 0x8c000000
 8004894:	02a302cc 	adceq	r0, r3, #204, 4	; 0xc000000c
 8004898:	025a027e 	subseq	r0, sl, #-536870905	; 0xe0000007
 800489c:	02180238 	andseq	r0, r8, #56, 4	; 0x80000003
 80048a0:	01de01fa 	ldrsheq	r0, [lr, #26]

080048a4 <SoundTable>:
 80048a4:	02ee0000 	rsceq	r0, lr, #0
 80048a8:	0fd110c4 	svceq	0x00d110c4
 80048ac:	0e1a0eee 	cdpeq	14, 1, cr0, cr10, cr14, {7}
 80048b0:	0c8e0d4d 	stceq	13, cr0, [lr], {77}	; 0x4d
 80048b4:	0b2f0bd9 	bleq	8bc7820 <_etext+0xbc2d50>
 80048b8:	09f70a8f 	ldmibeq	r7!, {r0, r1, r2, r3, r7, r9, fp}^
 80048bc:	08e00968 	stmiaeq	r0!, {r3, r5, r6, r8, fp}^
 80048c0:	07e90861 	strbeq	r0, [r9, r1, ror #16]!
 80048c4:	070c0777 	smlsdxeq	ip, r7, r7, r0
 80048c8:	064706a6 	strbeq	r0, [r7], -r6, lsr #13
 80048cc:	059705ed 	ldreq	r0, [r7, #1517]	; 0x5ed
 80048d0:	04fb0547 	ldrbteq	r0, [fp], #1351	; 0x547
 80048d4:	047004b4 	ldrbteq	r0, [r0], #-1204	; 0x4b4
 80048d8:	30d40384 	sbcscc	r0, r4, r4, lsl #7
 80048dc:	0007186a 	andeq	r1, r7, sl, ror #16

080048de <Sound31>:
 80048de:	00810007 	addeq	r0, r1, r7
 80048e2:	00800114 	addeq	r0, r0, r4, lsl r1
 80048e6:	01130081 	tsteq	r3, r1, lsl #1
 80048ea:	00810080 	addeq	r0, r1, r0, lsl #1
 80048ee:	00800112 	addeq	r0, r0, r2, lsl r1
 80048f2:	01110081 	tsteq	r1, r1, lsl #1
 80048f6:	00810080 	addeq	r0, r1, r0, lsl #1
 80048fa:	00800110 	addeq	r0, r0, r0, lsl r1
	...

08004900 <Sound30>:
 8004900:	009a0008 	addseq	r0, sl, r8
 8004904:	00e80081 	rsceq	r0, r8, r1, lsl #1
 8004908:	02210322 	eoreq	r0, r1, #-2013265920	; 0x88000000
 800490c:	00000100 	andeq	r0, r0, r0, lsl #2

08004910 <Sound25>:
 8004910:	01150010 	tsteq	r5, r0, lsl r0
 8004914:	02720272 	rsbseq	r0, r2, #536870919	; 0x20000007
 8004918:	01000272 	tsteq	r0, r2, ror r2
	...

0800491e <Sound24>:
 800491e:	01990004 	orrseq	r0, r9, r4
 8004922:	01990080 	orrseq	r0, r9, r0, lsl #1
 8004926:	01990080 	orrseq	r0, r9, r0, lsl #1
 800492a:	01990080 	orrseq	r0, r9, r0, lsl #1
 800492e:	00000080 	andeq	r0, r0, r0, lsl #1

08004932 <Sound23>:
 8004932:	00810008 	addeq	r0, r1, r8
 8004936:	04210468 	strteq	r0, [r1], #-1128	; 0x468
 800493a:	00000100 	andeq	r0, r0, r0, lsl #2

0800493e <Sound22>:
 800493e:	009a0001 	addseq	r0, sl, r1
 8004942:	042a046a 	strteq	r0, [sl], #-1130	; 0x46a
 8004946:	04340474 	ldrteq	r0, [r4], #-1140	; 0x474
 800494a:	043e047e 	ldrteq	r0, [lr], #-1150	; 0x47e
 800494e:	04480488 	strbeq	r0, [r8], #-1160	; 0x488
 8004952:	04520492 	ldrbeq	r0, [r2], #-1170	; 0x492
 8004956:	045c049c 	ldrbeq	r0, [ip], #-1180	; 0x49c
 800495a:	046604a6 	strbteq	r0, [r6], #-1190	; 0x4a6
 800495e:	047004b0 	ldrbteq	r0, [r0], #-1200	; 0x4b0
 8004962:	00000100 	andeq	r0, r0, r0, lsl #2

08004966 <Sound21>:
 8004966:	00810004 	addeq	r0, r1, r4
 800496a:	04340474 	ldrteq	r0, [r4], #-1140	; 0x474
 800496e:	04480488 	strbeq	r0, [r8], #-1160	; 0x488
 8004972:	00000100 	andeq	r0, r0, r0, lsl #2

08004976 <Sound20>:
 8004976:	009c0010 	addseq	r0, ip, r0, lsl r0
 800497a:	01000452 	tsteq	r0, r2, asr r4
	...

08004980 <Sound15>:
 8004980:	04000009 	streq	r0, [r0], #-9
 8004984:	0080020e 	addeq	r0, r0, lr, lsl #4
 8004988:	01820182 	orreq	r0, r2, r2, lsl #3
 800498c:	04000182 	streq	r0, [r0], #-386	; 0x182
	...

08004992 <Sound13>:
 8004992:	00940008 	addseq	r0, r4, r8
 8004996:	021700a5 	andseq	r0, r7, #165	; 0xa5
 800499a:	00a50214 	adceq	r0, r5, r4, lsl r2
 800499e:	02140217 	andseq	r0, r4, #1879048193	; 0x70000001
 80049a2:	00000100 	andeq	r0, r0, r0, lsl #2

080049a6 <Sound12>:
 80049a6:	009a0010 	addseq	r0, sl, r0, lsl r0
 80049aa:	00ea00aa 	rsceq	r0, sl, sl, lsr #1
 80049ae:	00aa0080 	adceq	r0, sl, r0, lsl #1
 80049b2:	010000ea 	smlatteq	r0, sl, r0, r0
	...

080049b8 <Sound11>:
 80049b8:	009a0010 	addseq	r0, sl, r0, lsl r0
 80049bc:	00ea00aa 	rsceq	r0, sl, sl, lsr #1
 80049c0:	00000100 	andeq	r0, r0, r0, lsl #2

080049c4 <Sound10>:
 80049c4:	011a0010 	tsteq	sl, r0, lsl r0
 80049c8:	0100016a 	tsteq	r0, sl, ror #2
	...

080049ce <Sound8>:
 80049ce:	00810010 	addeq	r0, r1, r0, lsl r0
 80049d2:	009a00e1 	addseq	r0, sl, r1, ror #1
 80049d6:	00a100e1 	adceq	r0, r1, r1, ror #1
 80049da:	00000100 	andeq	r0, r0, r0, lsl #2

080049de <Sound7>:
 80049de:	009a0014 	addseq	r0, sl, r4, lsl r0
 80049e2:	04210461 	strteq	r0, [r1], #-1121	; 0x461
 80049e6:	00000100 	andeq	r0, r0, r0, lsl #2

080049ea <Sound6>:
 80049ea:	00900014 	addseq	r0, r0, r4, lsl r0
 80049ee:	041e046c 	ldreq	r0, [lr], #-1132	; 0x46c
	...

080049f4 <Sound5>:
 80049f4:	01170010 	tsteq	r7, r0, lsl r0
 80049f8:	02630223 	rsbeq	r0, r3, #805306370	; 0x30000002
 80049fc:	02630223 	rsbeq	r0, r3, #805306370	; 0x30000002
 8004a00:	00000100 	andeq	r0, r0, r0, lsl #2

08004a04 <Sound4>:
 8004a04:	01170014 	tsteq	r7, r4, lsl r0
 8004a08:	026100b0 	rsbeq	r0, r1, #176	; 0xb0
 8004a0c:	00000100 	andeq	r0, r0, r0, lsl #2

08004a10 <Sound3>:
 8004a10:	01090020 	tsteq	r9, r0, lsr #32
 8004a14:	021e0421 	andseq	r0, lr, #553648128	; 0x21000000
 8004a18:	00000100 	andeq	r0, r0, r0, lsl #2

08004a1c <Sound2>:
 8004a1c:	00970010 	addseq	r0, r7, r0, lsl r0
 8004a20:	00f200b2 	ldrhteq	r0, [r2], #2
 8004a24:	00b20080 	adcseq	r0, r2, r0, lsl #1
 8004a28:	010000f2 	strdeq	r0, [r0, -r2]
	...

08004a2e <Sound1>:
 8004a2e:	01080014 	tsteq	r8, r4, lsl r0
 8004a32:	04620124 	strbteq	r0, [r2], #-292	; 0x124
 8004a36:	021e041e 	andseq	r0, lr, #503316480	; 0x1e000000
 8004a3a:	00000100 	andeq	r0, r0, r0, lsl #2

08004a3e <Sound0>:
 8004a3e:	00900014 	addseq	r0, r0, r4, lsl r0
 8004a42:	011e01a8 	tsteq	lr, r8, lsr #3
 8004a46:	00ac01e8 	adceq	r0, ip, r8, ror #3
 8004a4a:	010000ec 	smlatteq	r0, ip, r0, r0
	...

08004a50 <Music7>:
 8004a50:	01100017 	tsteq	r0, r7, lsl r0
 8004a54:	00900080 	addseq	r0, r0, r0, lsl #1
 8004a58:	01100090 			; <UNDEFINED> instruction: 0x01100090
 8004a5c:	00970110 	addseq	r0, r7, r0, lsl r1
 8004a60:	00970094 	umullseq	r0, r7, r4, r0
 8004a64:	04100094 	ldreq	r0, [r0], #-148	; 0x94
 8004a68:	00000100 	andeq	r0, r0, r0, lsl #2

08004a6c <Music6>:
 8004a6c:	0108000f 	tsteq	r8, pc
 8004a70:	0111010d 	tsteq	r1, sp, lsl #2
 8004a74:	00800194 	umulleq	r0, r0, r4, r1	; <UNPREDICTABLE>
 8004a78:	04140111 	ldreq	r0, [r4], #-273	; 0x111
 8004a7c:	0100011e 	tsteq	r0, lr, lsl r1
 8004a80:	01000114 	tsteq	r0, r4, lsl r1
 8004a84:	00940094 	umullseq	r0, r4, r4, r0
 8004a88:	01000114 	tsteq	r0, r4, lsl r1
 8004a8c:	04190114 	ldreq	r0, [r9], #-276	; 0x114
 8004a90:	00000200 	andeq	r0, r0, r0, lsl #4

08004a94 <Music1>:
 8004a94:	01100008 	tsteq	r0, r8
 8004a98:	010d010f 	tsteq	sp, pc, lsl #2
 8004a9c:	0109010b 	tsteq	r9, fp, lsl #2
 8004aa0:	01060108 	tsteq	r6, r8, lsl #2
 8004aa4:	00000404 	andeq	r0, r0, r4, lsl #8

08004aa8 <Music0>:
 8004aa8:	01080008 	tsteq	r8, r8
 8004aac:	010c010a 	tsteq	ip, sl, lsl #2
 8004ab0:	010f010d 	tsteq	pc, sp, lsl #2
 8004ab4:	01130111 	tsteq	r3, r1, lsl r1
 8004ab8:	00000114 	andeq	r0, r0, r4, lsl r1

08004abc <APBAHBPrescTable>:
 8004abc:	00000000 	andeq	r0, r0, r0
 8004ac0:	04030201 	streq	r0, [r3], #-513	; 0x201
 8004ac4:	04030201 	streq	r0, [r3], #-513	; 0x201
 8004ac8:	09080706 	stmdbeq	r8, {r1, r2, r8, r9, sl}

08004acc <ADCPrescTable>:
 8004acc:	08060402 	stmdaeq	r6, {r1, sl}

Disassembly of section .data:

20000000 <_sdata>:
20000000:	01010002 	tsteq	r1, r2
20000004:	00020101 	andeq	r0, r2, r1, lsl #2
20000008:	01010002 	tsteq	r1, r2
2000000c:	00020101 	andeq	r0, r2, r1, lsl #2
20000010:	01010101 	tsteq	r1, r1, lsl #2
20000014:	00020002 	andeq	r0, r2, r2
20000018:	00020101 	andeq	r0, r2, r1, lsl #2
2000001c:	01010002 	tsteq	r1, r2
20000020:	01010101 	tsteq	r1, r1, lsl #2
20000024:	00020101 	andeq	r0, r2, r1, lsl #2
20000028:	00020002 	andeq	r0, r2, r2
2000002c:	00020002 	andeq	r0, r2, r2
20000030:	02010002 	andeq	r0, r1, #2
20000034:	02000200 	andeq	r0, r0, #0, 4
20000038:	02000200 	andeq	r0, r0, #0, 4
2000003c:	02000200 	andeq	r0, r0, #0, 4
20000040:	02000200 	andeq	r0, r0, #0, 4
20000044:	02000200 	andeq	r0, r0, #0, 4
20000048:	02000200 	andeq	r0, r0, #0, 4
2000004c:	02000200 	andeq	r0, r0, #0, 4
20000050:	02010100 	andeq	r0, r1, #0, 2
20000054:	01000200 	mrseq	r0, R8_usr
20000058:	00010002 	andeq	r0, r1, r2

2000005a <gbpParameterRange>:
2000005a:	00010001 	andeq	r0, r1, r1
2000005e:	fd000001 	stc2	0, cr0, [r0, #-4]
20000062:	fe00fe01 	cdp2	14, 0, cr15, cr0, cr1, {0}
20000066:	0300ff00 	movweq	pc, #3840	; 0xf00	; <UNPREDICTABLE>
2000006a:	0300ff00 	movweq	pc, #3840	; 0xf00	; <UNPREDICTABLE>
2000006e:	96000001 	strls	r0, [r0], -r1
20000072:	fa32fa32 	blx	20cbe942 <_estack+0xcae942>
20000076:	0300ff00 	movweq	pc, #3840	; 0xf00	; <UNPREDICTABLE>
2000007a:	7f000200 	svcvc	0x00000200
2000007e:	ff007f00 			; <UNDEFINED> instruction: 0xff007f00
20000082:	00010001 	andeq	r0, r1, r1
20000086:	00010001 	andeq	r0, r1, r1
2000008a:	07000100 	streq	r0, [r0, -r0, lsl #2]
2000008e:	7f00ff00 	svcvc	0x0000ff00
20000092:	7f00ff00 	svcvc	0x0000ff00
20000096:	00010001 	andeq	r0, r1, r1
2000009a:	00010001 	andeq	r0, r1, r1
2000009e:	00010001 	andeq	r0, r1, r1
200000a2:	00010001 	andeq	r0, r1, r1
200000a6:	00010001 	andeq	r0, r1, r1
200000aa:	00010001 	andeq	r0, r1, r1
200000ae:	00010001 	andeq	r0, r1, r1
200000b2:	00010001 	andeq	r0, r1, r1
200000b6:	00010001 	andeq	r0, r1, r1
200000ba:	00010001 	andeq	r0, r1, r1
200000be:	00010001 	andeq	r0, r1, r1
200000c2:	00010001 	andeq	r0, r1, r1
200000c6:	00010001 	andeq	r0, r1, r1
200000ca:	00010001 	andeq	r0, r1, r1
200000ce:	00010001 	andeq	r0, r1, r1
200000d2:	00010001 	andeq	r0, r1, r1
200000d6:	00010001 	andeq	r0, r1, r1
200000da:	00010001 	andeq	r0, r1, r1
200000de:	00010001 	andeq	r0, r1, r1
200000e2:	00010001 	andeq	r0, r1, r1
200000e6:	00010001 	andeq	r0, r1, r1
200000ea:	00010001 	andeq	r0, r1, r1
200000ee:	00010001 	andeq	r0, r1, r1
200000f2:	00010001 	andeq	r0, r1, r1
200000f6:	00010001 	andeq	r0, r1, r1
200000fa:	ff000001 			; <UNDEFINED> instruction: 0xff000001
200000fe:	ff00ff00 			; <UNDEFINED> instruction: 0xff00ff00
20000102:	0001ff00 	andeq	pc, r1, r0, lsl #30
20000106:	00010001 	andeq	r0, r1, r1
2000010a:	00010001 	andeq	r0, r1, r1

2000010e <ROM_INITIAL_DATA>:
2000010e:	c8137300 	ldmdagt	r3, {r8, r9, ip, sp, lr}
20000112:	00000001 	andeq	r0, r0, r1
20000116:	500003ff 	strdpl	r0, [r0], -pc	; <UNPREDICTABLE>
2000011a:	03ffbe3c 	mvnseq	fp, #60, 28	; 0x3c0
2000011e:	00242402 	eoreq	r2, r4, r2, lsl #8
20000122:	00000000 	andeq	r0, r0, r0
	...

20000128 <CCR4_Val>:
20000128:	0000000c 	andeq	r0, r0, ip

2000012c <Baudrate_DXL>:
2000012c:	000f4240 	andeq	r4, pc, r0, asr #4

20000130 <Baudrate_ZIGBEE>:
20000130:	0000e100 	andeq	lr, r0, r0, lsl #2

20000134 <Baudrate_PC>:
20000134:	000f4240 	andeq	r4, pc, r0, asr #4

20000138 <CCR3_Val>:
20000138:	030a3070 	movweq	r3, #41072	; 0xa070

2000013a <CCR2_Val>:
2000013a:	0064030a 	rsbeq	r0, r4, sl, lsl #6

2000013c <CCR1_Val>:
2000013c:	01000064 	tsteq	r0, r4, rrx

2000013e <gbVoltageTable>:
2000013e:	03020100 	movweq	r0, #8448	; 0x2100
20000142:	07060504 	streq	r0, [r6, -r4, lsl #10]
20000146:	0b0a0908 	bleq	2028256e <_estack+0x27256e>
2000014a:	0f0e0d0c 	svceq	0x000e0d0c
2000014e:	13121110 	tstne	r2, #16, 2
20000152:	17161514 			; <UNDEFINED> instruction: 0x17161514
20000156:	1b1a1918 	blne	206865be <_estack+0x6765be>
2000015a:	1f1e1d1c 	svcne	0x001e1d1c
2000015e:	23222120 			; <UNDEFINED> instruction: 0x23222120
20000162:	27262524 	strcs	r2, [r6, -r4, lsr #10]!
20000166:	2a2a2928 	bcs	20a8a60e <_estack+0xa7a60e>
2000016a:	2e2d2c2b 	cdpcs	12, 2, cr2, cr13, cr11, {1}
2000016e:	3231302f 	eorscc	r3, r1, #47	; 0x2f
20000172:	36353433 			; <UNDEFINED> instruction: 0x36353433
20000176:	3a393837 	bcc	20e4e25a <_estack+0xe3e25a>
2000017a:	3e3d3c3b 	mrccc	12, 1, r3, cr13, cr11, {1}
2000017e:	4241403f 	submi	r4, r1, #63	; 0x3f
20000182:	46454443 	strbmi	r4, [r5], -r3, asr #8
20000186:	4a494847 	bmi	212522aa <_estack+0x12422aa>
2000018a:	4e4d4c4b 	cdpmi	12, 4, cr4, cr13, cr11, {2}
2000018e:	5251504f 	subspl	r5, r1, #79	; 0x4f
20000192:	56555453 			; <UNDEFINED> instruction: 0x56555453
20000196:	5a595857 	bpl	216562fa <_estack+0x16462fa>
2000019a:	5e5d5c5b 	mrcpl	12, 2, r5, cr13, cr11, {2}
2000019e:	6261605f 	rsbvs	r6, r1, #95	; 0x5f
200001a2:	66656463 	strbtvs	r6, [r5], -r3, ror #8
200001a6:	6a696867 	bvs	21a5a34a <_estack+0x1a4a34a>
200001aa:	6e6d6c6b 	cdpvs	12, 6, cr6, cr13, cr11, {3}
200001ae:	7271706f 	rsbsvc	r7, r1, #111	; 0x6f
200001b2:	76757473 			; <UNDEFINED> instruction: 0x76757473
200001b6:	7a797877 	bvc	21e5e39a <_estack+0x1e4e39a>
200001ba:	7e7d7c7b 	mrcvc	12, 3, r7, cr13, cr11, {3}
200001be:	81807f7f 	orrhi	r7, r0, pc, ror pc
200001c2:	85848382 	strhi	r8, [r4, #898]	; 0x382
200001c6:	89888786 	stmibhi	r8, {r1, r2, r7, r8, r9, sl, pc}
200001ca:	8d8c8b8a 	vstrhi	d8, [ip, #552]	; 0x228
200001ce:	91908f8e 	orrsls	r8, r0, lr, lsl #31
200001d2:	95949392 	ldrls	r9, [r4, #914]	; 0x392
200001d6:	99989796 	ldmibls	r8, {r1, r2, r4, r7, r8, r9, sl, ip, pc}
200001da:	9d9c9b9a 	vldrls	d9, [ip, #616]	; 0x268
200001de:	a1a09f9e 	strexdge	r9, lr, [r0]
200001e2:	a5a4a3a2 	strge	sl, [r4, #930]!	; 0x3a2
200001e6:	a9a8a7a6 	stmibge	r8!, {r1, r2, r5, r7, r8, r9, sl, sp, pc}
200001ea:	adacabaa 	stcge	11, cr10, [ip, #680]!	; 0x2a8
200001ee:	b1b0afae 	lsrslt	sl, lr, #31
200001f2:	b5b4b3b2 	ldrlt	fp, [r4, #946]!	; 0x3b2
200001f6:	b9b8b7b6 	ldmiblt	r8!, {r1, r2, r4, r5, r7, r8, r9, sl, ip, sp, pc}
200001fa:	bdbcbbba 	ldclt	11, cr11, [ip, #744]!	; 0x2e8
200001fe:	c1c0bfbe 	strhgt	fp, [r0, #254]	; 0xfe
20000202:	c5c4c3c2 	strbgt	ip, [r4, #962]	; 0x3c2
20000206:	c9c8c7c6 	stmibgt	r8, {r1, r2, r6, r7, r8, r9, sl, lr, pc}^
2000020a:	cdcccbca 	vstrgt	d28, [ip, #808]	; 0x328
2000020e:	d1d0cfce 	bicsle	ip, r0, lr, asr #31
20000212:	d4d3d3d2 	ldrble	sp, [r3], #978	; 0x3d2
20000216:	d8d7d6d5 	ldmle	r7, {r0, r2, r4, r6, r7, r9, sl, ip, lr, pc}^
2000021a:	dcdbdad9 	vldmiale	fp, {s27-s243}
2000021e:	e0dfdedd 	ldrsb	sp, [pc], #237	; <UNPREDICTABLE>
20000222:	e4e3e2e1 	strbt	lr, [r3], #737	; 0x2e1
20000226:	e8e7e6e5 	stmia	r7!, {r0, r2, r5, r6, r7, r9, sl, sp, lr, pc}^
2000022a:	ecebeae9 	vstmia	fp!, {s29-s261}
2000022e:	f0efeeed 			; <UNDEFINED> instruction: 0xf0efeeed
20000232:	f4f3f2f1 			; <UNDEFINED> instruction: 0xf4f3f2f1
20000236:	f8f7f6f5 			; <UNDEFINED> instruction: 0xf8f7f6f5
2000023a:	fcfbfaf9 	ldc2l	10, cr15, [fp], #996	; 0x3e4
	...

20000240 <ADC_Channel>:
20000240:	0000000a 	andeq	r0, r0, sl
20000244:	0000000b 	andeq	r0, r0, fp
20000248:	0000000c 	andeq	r0, r0, ip
2000024c:	0000000d 	andeq	r0, r0, sp
20000250:	00000000 	andeq	r0, r0, r0
20000254:	00000001 	andeq	r0, r0, r1
20000258:	00000002 	andeq	r0, r0, r2
2000025c:	00000003 	andeq	r0, r0, r3
20000260:	00000004 	andeq	r0, r0, r4
20000264:	00000005 	andeq	r0, r0, r5
20000268:	00000006 	andeq	r0, r0, r6
2000026c:	00000007 	andeq	r0, r0, r7
20000270:	0000000e 	andeq	r0, r0, lr
20000274:	0000000f 	andeq	r0, r0, pc
20000278:	00000008 	andeq	r0, r0, r8
2000027c:	00000009 	andeq	r0, r0, r9

20000280 <g_usartPC>:
20000280:	40004800 	andmi	r4, r0, r0, lsl #16

20000284 <MusicTable>:
20000284:	08004aa8 	stmdaeq	r0, {r3, r5, r7, r9, fp, lr}
20000288:	08004a94 	stmdaeq	r0, {r2, r4, r7, r9, fp, lr}
2000028c:	08004a6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, fp, lr}
20000290:	08004a50 	stmdaeq	r0, {r4, r6, r9, fp, lr}
20000294:	08004a3e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r9, fp, lr}
20000298:	08004a2e 	stmdaeq	r0, {r1, r2, r3, r5, r9, fp, lr}
2000029c:	08004a1c 	stmdaeq	r0, {r2, r3, r4, r9, fp, lr}
200002a0:	08004a10 	stmdaeq	r0, {r4, r9, fp, lr}
200002a4:	08004a04 	stmdaeq	r0, {r2, r9, fp, lr}
200002a8:	080049f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, fp, lr}
200002ac:	080049ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, fp, lr}
200002b0:	080049de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r8, fp, lr}
200002b4:	080049ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, fp, lr}
200002b8:	080049c4 	stmdaeq	r0, {r2, r6, r7, r8, fp, lr}
200002bc:	080049b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, fp, lr}
200002c0:	080049a6 	stmdaeq	r0, {r1, r2, r5, r7, r8, fp, lr}
200002c4:	08004992 	stmdaeq	r0, {r1, r4, r7, r8, fp, lr}
200002c8:	08004980 	stmdaeq	r0, {r7, r8, fp, lr}
200002cc:	08004976 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, fp, lr}
200002d0:	08004966 	stmdaeq	r0, {r1, r2, r5, r6, r8, fp, lr}
200002d4:	0800493e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, fp, lr}
200002d8:	08004932 	stmdaeq	r0, {r1, r4, r5, r8, fp, lr}
200002dc:	0800491e 	stmdaeq	r0, {r1, r2, r3, r4, r8, fp, lr}
200002e0:	08004910 	stmdaeq	r0, {r4, r8, fp, lr}
200002e4:	08004900 	stmdaeq	r0, {r8, fp, lr}
200002e8:	080048de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, fp, lr}

200002ec <Music_TempoContainer>:
200002ec:	ffe80001 			; <UNDEFINED> instruction: 0xffe80001

200002ee <SPI_TxBuffer>:
200002ee:	eaffffe8 	b	20000296 <MusicTable+0x12>
200002f2:	ffecffff 			; <UNDEFINED> instruction: 0xffecffff
200002f6:	Address 0x00000000200002f6 is out of bounds.


Disassembly of section .bss:

200002f8 <_sbss>:
	...

200002fa <b1Sec.6272>:
	...

200002fb <Counter>:
	...

200002fc <bLowBatteryCount.5996>:
	...

200002fd <bLedBlinkFlag>:
	...

200002fe <wLED_Timer>:
	...

20000300 <bLED_Counter>:
	...

20000302 <gbRcvFlag>:
	...

20000304 <gwRcvData>:
	...

20000306 <gbRcvPacketNum>:
	...

20000307 <gbRcvPacket>:
20000307:	00000000 	andeq	r0, r0, r0
2000030b:	00000000 	andeq	r0, r0, r0

2000030e <gwMyZigbeeID>:
	...

20000310 <gbTxD0BufferWritePointer>:
	...

20000311 <gbTxD0BufferReadPointer>:
	...

20000312 <gbpTxD0Buffer>:
	...

20000412 <gbStartAddress>:
	...

20000413 <gbpParameter>:
	...

20000513 <gbpControlTable>:
	...

2000056e <gbParameterLength>:
	...

2000056f <gbInstruction>:
	...

20000570 <gbRxID>:
	...

20000571 <gbInterruptCheckError>:
	...

20000572 <gbTxD1BufferWritePointer>:
	...

20000573 <gbpTxD1Buffer>:
	...

20000673 <gbTxD1Transmitting>:
	...

20000674 <gbDxlPwr>:
	...

20000675 <gbLEDHeadR>:
	...

20000676 <gbLEDHeadG>:
	...

20000677 <gbLEDHeadB>:
	...

20000678 <gbLEDEyeR>:
	...

20000679 <gbLEDEyeG>:
	...

2000067a <gbLEDEyeB>:
	...

2000067b <gbMiliSec>:
	...

2000067c <gbRxBufferReadPointer>:
	...

2000067d <gbRxBufferWritePointer>:
	...

2000067e <gbpRxInterruptBuffer>:
	...

2000077e <gbRxD0BufferReadPointer>:
	...

2000077f <gbRxD0BufferWritePointer>:
	...

20000780 <gbpRxD0Buffer>:
	...

20000880 <gbLEDPwm>:
	...

20000881 <gbLEDBlinkCounter>:
	...

20000882 <gbpRegParameter>:
	...

20000982 <gbRegParameterLength>:
	...

20000983 <gbRegAddress>:
	...

20000984 <gbTxD0Transmitting>:
	...

20000985 <gbTxD1BufferReadPointer>:
	...

20000986 <gbRxD1BufferReadPointer>:
	...

20000987 <gbRxD1BufferWritePointer>:
	...

20000988 <gbpRxD1Buffer>:
	...

20000a88 <gbTxBufferReadPointer>:
	...

20000a89 <gbTxBufferWritePointer>:
	...

20000a8a <gbpTxInterruptBuffer>:
	...

20000b8c <gwTimingDelay>:
20000b8c:	00000000 	andeq	r0, r0, r0

20000b90 <tmp.5974>:
20000b90:	00000000 	andeq	r0, r0, r0

20000b94 <tmpdly>:
20000b94:	00000000 	andeq	r0, r0, r0

20000b98 <ADC_Value>:
	...

20000bb8 <ADC_Channel_Index>:
	...

20000bba <gwUSART_ZIGBEE_WritePtr>:
	...

20000bbc <gwUSART_ZIGBEE_ReadPtr>:
	...

20000bbe <gwpUSART_ZIGBEE_Buffer>:
	...

200013be <gbDXLForwarding>:
	...

200013c0 <gbBuzzerPlayLength>:
	...

200013c1 <gbBuzzerData>:
	...

200013c2 <Music_Play>:
	...

200013c4 <Doremi_Play>:
	...

200013c6 <Doremi_Index>:
	...

200013c8 <Doremi_TimCount>:
	...

200013ca <Music_MusicIndex>:
	...

200013cc <Music_ReadIndex>:
	...

200013ce <Music_TempoCnt>:
	...

200013d0 <Music_CurrentPacket>:
	...

200013d2 <Music_CurrentLen>:
	...

200013d4 <Music_CurrentSound>:
	...

200013d6 <Music_WaveFlag>:
	...

200013d8 <Music_WaveStep>:
	...

200013da <Music_StartDelayFlag>:
	...

200013dc <Music_WaveBuffer>:
	...

200013de <SPI_RxBufferPointer>:
	...

200013df <SPI_RxBuffer>:
	...

200013f2 <Gyro_X_raw>:
	...

200013f4 <Gyro_Y_raw>:
	...

200013f6 <Gyro_Z_raw>:
	...

200013f8 <ACC_X_raw>:
	...

200013fa <ACC_Y_raw>:
	...

200013fc <ACC_Z_raw>:
	...

200013fe <Gyro_X>:
	...

20001400 <Gyro_Y>:
	...

20001402 <Gyro_Z>:
	...

20001404 <ACC_X>:
	...

20001406 <ACC_Y>:
	...

20001408 <ACC_Z>:
	...

2000140a <GYRO_ACC_ENABLE>:
	...

2000140b <SPI_TxBufferPointer>:
	...

Disassembly of section ._usrstack:

2000140c <_susrstack>:
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__Stack_Size+0x10d0924>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	204d5241 	subcs	r5, sp, r1, asr #4
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xd45
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0x464
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2973726f 	ldmdbcs	r3!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^
  2c:	392e3420 	stmdbcc	lr!, {r5, sl, ip, sp}
  30:	3220332e 	eorcc	r3, r0, #-1207959552	; 0xb8000000
  34:	30353130 	eorscc	r3, r5, r0, lsr r1
  38:	20393235 	eorscs	r3, r9, r5, lsr r2
  3c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  40:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0x165
  44:	415b2029 	cmpmi	fp, r9, lsr #32
  48:	652f4d52 	strvs	r4, [pc, #-3410]!	; fffff2fe <SCS_BASE+0x1fff12fe>
  4c:	6465626d 	strbtvs	r6, [r5], #-621	; 0x26d
  50:	2d646564 	cfstr64cs	mvdx6, [r4, #-400]!	; 0xfffffe70
  54:	2d395f34 	ldccs	15, cr5, [r9, #-208]!	; 0xffffff30
  58:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  5c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  60:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  64:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  68:	39373232 	ldmdbcc	r7!, {r1, r4, r5, r9, ip, sp}
  6c:	005d3737 	subseq	r3, sp, r7, lsr r7

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	084d070a 	stmdaeq	sp, {r1, r3, r8, r9, sl}^
  20:	12020901 	andne	r0, r2, #16384	; 0x4000
  24:	15011404 	strne	r1, [r1, #-1028]	; 0x404
  28:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  2c:	22011a01 	andcs	r1, r1, #4096	; 0x1000
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	08000134 	stmdaeq	r0, {r2, r4, r5, r8}
  14:	00000134 	andeq	r0, r0, r4, lsr r1
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	0a360002 	beq	d80034 <__Stack_Size+0xd7fc34>
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	080047bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, sl, lr}
  34:	00000080 	andeq	r0, r0, r0, lsl #1
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	0c920002 	ldceq	0, cr0, [r2], {2}
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	08000268 	stmdaeq	r0, {r3, r5, r6, r9}
  54:	00000086 	andeq	r0, r0, r6, lsl #1
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	0fd10002 	svceq	0x00d10002
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	080002f0 	stmdaeq	r0, {r4, r5, r6, r7, r9}
  74:	000001dc 	ldrdeq	r0, [r0], -ip
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	15d00002 	ldrbne	r0, [r0, #2]
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	080004cc 	stmdaeq	r0, {r2, r3, r6, r7, sl}
  94:	0000006a 	andeq	r0, r0, sl, rrx
	...
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	17ca0002 	strbne	r0, [sl, r2]
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	08000538 	stmdaeq	r0, {r3, r4, r5, r8, sl}
  b4:	00000a32 	andeq	r0, r0, r2, lsr sl
	...
  c0:	0000001c 	andeq	r0, r0, ip, lsl r0
  c4:	24170002 	ldrcs	r0, [r7], #-2
  c8:	00040000 	andeq	r0, r4, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	08000f6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, sl, fp}
  d4:	00000030 	andeq	r0, r0, r0, lsr r0
	...
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	25a50002 	strcs	r0, [r5, #2]!
  e8:	00040000 	andeq	r0, r4, r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	08000f9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, sl, fp}
  f4:	000000fa 	strdeq	r0, [r0], -sl
	...
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	28ee0002 	stmiacs	lr!, {r1}^
 108:	00040000 	andeq	r0, r4, r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	08001098 	stmdaeq	r0, {r3, r4, r7, ip}
 114:	0000062c 	andeq	r0, r0, ip, lsr #12
	...
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	432b0002 			; <UNDEFINED> instruction: 0x432b0002
 128:	00040000 	andeq	r0, r4, r0
 12c:	00000000 	andeq	r0, r0, r0
 130:	080016c4 	stmdaeq	r0, {r2, r6, r7, r9, sl, ip}
 134:	000001cc 	andeq	r0, r0, ip, asr #3
	...
 140:	0000001c 	andeq	r0, r0, ip, lsl r0
 144:	499a0002 	ldmibmi	sl, {r1}
 148:	00040000 	andeq	r0, r4, r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	08001890 	stmdaeq	r0, {r4, r7, fp, ip}
 154:	000000ac 	andeq	r0, r0, ip, lsr #1
	...
 160:	0000001c 	andeq	r0, r0, ip, lsl r0
 164:	4ce20002 	stclmi	0, cr0, [r2], #8
 168:	00040000 	andeq	r0, r4, r0
 16c:	00000000 	andeq	r0, r0, r0
 170:	0800193c 	stmdaeq	r0, {r2, r3, r4, r5, r8, fp, ip}
 174:	0000048c 	andeq	r0, r0, ip, lsl #9
	...
 180:	0000001c 	andeq	r0, r0, ip, lsl r0
 184:	55cc0002 	strbpl	r0, [ip, #2]
 188:	00040000 	andeq	r0, r4, r0
 18c:	00000000 	andeq	r0, r0, r0
 190:	08001dc8 	stmdaeq	r0, {r3, r6, r7, r8, sl, fp, ip}
 194:	000001d8 	ldrdeq	r0, [r0], -r8
	...
 1a0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1a4:	5fb40002 	svcpl	0x00b40002
 1a8:	00040000 	andeq	r0, r4, r0
 1ac:	00000000 	andeq	r0, r0, r0
 1b0:	08001fa0 	stmdaeq	r0, {r5, r7, r8, r9, sl, fp, ip}
 1b4:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
	...
 1c0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1c4:	6c730002 	ldclvs	0, cr0, [r3], #-8
 1c8:	00040000 	andeq	r0, r4, r0
 1cc:	00000000 	andeq	r0, r0, r0
 1d0:	08002454 	stmdaeq	r0, {r2, r4, r6, sl, sp}
 1d4:	00000328 	andeq	r0, r0, r8, lsr #6
	...
 1e0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1e4:	77cd0002 	strbvc	r0, [sp, r2]
 1e8:	00040000 	andeq	r0, r4, r0
 1ec:	00000000 	andeq	r0, r0, r0
 1f0:	0800277c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, sp}
 1f4:	000000c0 	andeq	r0, r0, r0, asr #1
	...
 200:	0000001c 	andeq	r0, r0, ip, lsl r0
 204:	7ed50002 	cdpvc	0, 13, cr0, cr5, cr2, {0}
 208:	00040000 	andeq	r0, r4, r0
 20c:	00000000 	andeq	r0, r0, r0
 210:	0800283c 	stmdaeq	r0, {r2, r3, r4, r5, fp, sp}
 214:	00000480 	andeq	r0, r0, r0, lsl #9
	...
 220:	0000001c 	andeq	r0, r0, ip, lsl r0
 224:	87900002 	ldrhi	r0, [r0, r2]
 228:	00040000 	andeq	r0, r4, r0
 22c:	00000000 	andeq	r0, r0, r0
 230:	08002cbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, fp, sp}
 234:	00000256 	andeq	r0, r0, r6, asr r2
	...
 240:	0000001c 	andeq	r0, r0, ip, lsl r0
 244:	8ed70002 	cdphi	0, 13, cr0, cr7, cr2, {0}
 248:	00040000 	andeq	r0, r4, r0
 24c:	00000000 	andeq	r0, r0, r0
 250:	08002f14 	stmdaeq	r0, {r2, r4, r8, r9, sl, fp, sp}
 254:	00000314 	andeq	r0, r0, r4, lsl r3
	...
 260:	0000001c 	andeq	r0, r0, ip, lsl r0
 264:	983f0002 	ldmdals	pc!, {r1}	; <UNPREDICTABLE>
 268:	00040000 	andeq	r0, r4, r0
 26c:	00000000 	andeq	r0, r0, r0
 270:	08003228 	stmdaeq	r0, {r3, r5, r9, ip, sp}
 274:	000000c8 	andeq	r0, r0, r8, asr #1
	...
 280:	0000001c 	andeq	r0, r0, ip, lsl r0
 284:	9b050002 	blls	140294 <__Stack_Size+0x13fe94>
 288:	00040000 	andeq	r0, r4, r0
 28c:	00000000 	andeq	r0, r0, r0
 290:	080032f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, ip, sp}
 294:	0000033c 	andeq	r0, r0, ip, lsr r3
	...
 2a0:	0000001c 	andeq	r0, r0, ip, lsl r0
 2a4:	a3760002 	cmnge	r6, #2
 2a8:	00040000 	andeq	r0, r4, r0
 2ac:	00000000 	andeq	r0, r0, r0
 2b0:	0800362c 	stmdaeq	r0, {r2, r3, r5, r9, sl, ip, sp}
 2b4:	000002ba 			; <UNDEFINED> instruction: 0x000002ba
	...
 2c0:	0000001c 	andeq	r0, r0, ip, lsl r0
 2c4:	accf0002 	stclge	0, cr0, [pc], {2}
 2c8:	00040000 	andeq	r0, r4, r0
 2cc:	00000000 	andeq	r0, r0, r0
 2d0:	080038e8 	stmdaeq	r0, {r3, r5, r6, r7, fp, ip, sp}
 2d4:	0000008c 	andeq	r0, r0, ip, lsl #1
	...
 2e0:	0000001c 	andeq	r0, r0, ip, lsl r0
 2e4:	aeda0002 	cdpge	0, 13, cr0, cr10, cr2, {0}
 2e8:	00040000 	andeq	r0, r4, r0
 2ec:	00000000 	andeq	r0, r0, r0
 2f0:	08003974 	stmdaeq	r0, {r2, r4, r5, r6, r8, fp, ip, sp}
 2f4:	00000a44 	andeq	r0, r0, r4, asr #20
	...
 300:	0000001c 	andeq	r0, r0, ip, lsl r0
 304:	ce1c0002 	cdpgt	0, 1, cr0, cr12, cr2, {0}
 308:	00040000 	andeq	r0, r4, r0
 30c:	00000000 	andeq	r0, r0, r0
 310:	080043b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, lr}
 314:	00000342 	andeq	r0, r0, r2, asr #6
	...
 320:	0000001c 	andeq	r0, r0, ip, lsl r0
 324:	d8480002 	stmdale	r8, {r1}^
 328:	00040000 	andeq	r0, r4, r0
 32c:	00000000 	andeq	r0, r0, r0
 330:	080046fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, lr}
 334:	0000006e 	andeq	r0, r0, lr, rrx
	...
 340:	0000001c 	andeq	r0, r0, ip, lsl r0
 344:	d9010002 	stmdble	r1, {r1}
 348:	00040000 	andeq	r0, r4, r0
 34c:	00000000 	andeq	r0, r0, r0
 350:	0800476c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, sl, lr}
 354:	00000050 	andeq	r0, r0, r0, asr r0
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00000a32 	andeq	r0, r0, r2, lsr sl
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
      10:	00035a01 	andeq	r5, r3, r1, lsl #20
      14:	00066000 	andeq	r6, r6, r0
      18:	00013400 	andeq	r3, r1, r0, lsl #8
      1c:	00013408 	andeq	r3, r1, r8, lsl #8
      20:	00000000 	andeq	r0, r0, r0
      24:	05040200 	streq	r0, [r4, #-512]	; 0x200
      28:	000005c1 	andeq	r0, r0, r1, asr #11
      2c:	92050202 	andls	r0, r5, #536870912	; 0x20000000
      30:	02000005 	andeq	r0, r0, #5
      34:	06f80601 	ldrbteq	r0, [r8], r1, lsl #12
      38:	75030000 	strvc	r0, [r3, #-0]
      3c:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
      40:	00004527 	andeq	r4, r0, r7, lsr #10
      44:	07040200 	streq	r0, [r4, -r0, lsl #4]
      48:	00000623 	andeq	r0, r0, r3, lsr #12
      4c:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
      50:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
      54:	02000000 	andeq	r0, r0, #0
      58:	07da0702 	ldrbeq	r0, [sl, r2, lsl #14]
      5c:	75030000 	strvc	r0, [r3, #-0]
      60:	29020038 	stmdbcs	r2, {r3, r4, r5}
      64:	00000068 	andeq	r0, r0, r8, rrx
      68:	f6080102 			; <UNDEFINED> instruction: 0xf6080102
      6c:	04000006 	streq	r0, [r0], #-6
      70:	000001ae 	andeq	r0, r0, lr, lsr #3
      74:	007a3002 	rsbseq	r3, sl, r2
      78:	57050000 	strpl	r0, [r5, -r0]
      7c:	03000000 	movweq	r0, #0
      80:	00387576 	eorseq	r7, r8, r6, ror r5
      84:	008a3102 	addeq	r3, sl, r2, lsl #2
      88:	68050000 	stmdavs	r5, {}	; <UNPREDICTABLE>
      8c:	06000000 	streq	r0, [r0], -r0
      90:	a4390201 	ldrtge	r0, [r9], #-513	; 0x201
      94:	07000000 	streq	r0, [r0, -r0]
      98:	00000c33 	andeq	r0, r0, r3, lsr ip
      9c:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0x800
      a0:	00010054 	andeq	r0, r1, r4, asr r0
      a4:	00324d04 	eorseq	r4, r2, r4, lsl #26
      a8:	8f390200 	svchi	0x00390200
      ac:	02000000 	andeq	r0, r0, #0
      b0:	061a0704 	ldreq	r0, [sl], -r4, lsl #14
      b4:	50090000 	andpl	r0, r9, r0
      b8:	c7020b03 	strgt	r0, [r2, -r3, lsl #22]
      bc:	0a000002 	beq	cc <_Minimum_Stack_Size-0x34>
      c0:	00315243 	eorseq	r5, r1, r3, asr #4
      c4:	6f020d03 	svcvs	0x00020d03
      c8:	00000000 	andeq	r0, r0, r0
      cc:	00054c0b 	andeq	r4, r5, fp, lsl #24
      d0:	020e0300 	andeq	r0, lr, #0, 6
      d4:	0000004c 	andeq	r0, r0, ip, asr #32
      d8:	52430a02 	subpl	r0, r3, #8192	; 0x2000
      dc:	0f030032 	svceq	0x00030032
      e0:	00006f02 	andeq	r6, r0, r2, lsl #30
      e4:	560b0400 	strpl	r0, [fp], -r0, lsl #8
      e8:	03000005 	movweq	r0, #5
      ec:	004c0210 	subeq	r0, ip, r0, lsl r2
      f0:	0b060000 	bleq	1800f8 <__Stack_Size+0x17fcf8>
      f4:	00000317 	andeq	r0, r0, r7, lsl r3
      f8:	6f021103 	svcvs	0x00021103
      fc:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     100:	0005600b 	andeq	r6, r5, fp
     104:	02120300 	andseq	r0, r2, #0, 6
     108:	0000004c 	andeq	r0, r0, ip, asr #32
     10c:	02b20b0a 	adcseq	r0, r2, #10240	; 0x2800
     110:	13030000 	movwne	r0, #12288	; 0x3000
     114:	00006f02 	andeq	r6, r0, r2, lsl #30
     118:	6a0b0c00 	bvs	2c3120 <__Stack_Size+0x2c2d20>
     11c:	03000005 	movweq	r0, #5
     120:	004c0214 	subeq	r0, ip, r4, lsl r2
     124:	0a0e0000 	beq	38012c <__Stack_Size+0x37fd2c>
     128:	03005253 	movweq	r5, #595	; 0x253
     12c:	006f0215 	rsbeq	r0, pc, r5, lsl r2	; <UNPREDICTABLE>
     130:	0b100000 	bleq	400138 <__Stack_Size+0x3ffd38>
     134:	00000574 	andeq	r0, r0, r4, ror r5
     138:	4c021603 	stcmi	6, cr1, [r2], {3}
     13c:	12000000 	andne	r0, r0, #0
     140:	5247450a 	subpl	r4, r7, #41943040	; 0x2800000
     144:	02170300 	andseq	r0, r7, #0, 6
     148:	0000006f 	andeq	r0, r0, pc, rrx
     14c:	057e0b14 	ldrbeq	r0, [lr, #-2836]!	; 0xb14
     150:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
     154:	00004c02 	andeq	r4, r0, r2, lsl #24
     158:	dd0b1600 	stcle	6, cr1, [fp, #-0]
     15c:	03000001 	movweq	r0, #1
     160:	006f0219 	rsbeq	r0, pc, r9, lsl r2	; <UNPREDICTABLE>
     164:	0b180000 	bleq	60016c <__Stack_Size+0x5ffd6c>
     168:	00000588 	andeq	r0, r0, r8, lsl #11
     16c:	4c021a03 	stcmi	10, cr1, [r2], {3}
     170:	1a000000 	bne	178 <_Minimum_Stack_Size+0x78>
     174:	0001e30b 	andeq	lr, r1, fp, lsl #6
     178:	021b0300 	andseq	r0, fp, #0, 6
     17c:	0000006f 	andeq	r0, r0, pc, rrx
     180:	08480b1c 	stmdaeq	r8, {r2, r3, r4, r8, r9, fp}^
     184:	1c030000 	stcne	0, cr0, [r3], {-0}
     188:	00004c02 	andeq	r4, r0, r2, lsl #24
     18c:	c60b1e00 	strgt	r1, [fp], -r0, lsl #28
     190:	03000002 	movweq	r0, #2
     194:	006f021d 	rsbeq	r0, pc, sp, lsl r2	; <UNPREDICTABLE>
     198:	0b200000 	bleq	8001a0 <__Stack_Size+0x7ffda0>
     19c:	0000059c 	muleq	r0, ip, r5
     1a0:	4c021e03 	stcmi	14, cr1, [r2], {3}
     1a4:	22000000 	andcs	r0, r0, #0
     1a8:	544e430a 	strbpl	r4, [lr], #-778	; 0x30a
     1ac:	021f0300 	andseq	r0, pc, #0, 6
     1b0:	0000006f 	andeq	r0, r0, pc, rrx
     1b4:	05a60b24 	streq	r0, [r6, #2852]!	; 0xb24
     1b8:	20030000 	andcs	r0, r3, r0
     1bc:	00004c02 	andeq	r4, r0, r2, lsl #24
     1c0:	500a2600 	andpl	r2, sl, r0, lsl #12
     1c4:	03004353 	movweq	r4, #851	; 0x353
     1c8:	006f0221 	rsbeq	r0, pc, r1, lsr #4
     1cc:	0b280000 	bleq	a001d4 <__Stack_Size+0x9ffdd4>
     1d0:	0000071d 	andeq	r0, r0, sp, lsl r7
     1d4:	4c022203 	sfmmi	f2, 4, [r2], {3}
     1d8:	2a000000 	bcs	1e0 <_Minimum_Stack_Size+0xe0>
     1dc:	5252410a 	subspl	r4, r2, #-2147483646	; 0x80000002
     1e0:	02230300 	eoreq	r0, r3, #0, 6
     1e4:	0000006f 	andeq	r0, r0, pc, rrx
     1e8:	07280b2c 	streq	r0, [r8, -ip, lsr #22]!
     1ec:	24030000 	strcs	r0, [r3], #-0
     1f0:	00004c02 	andeq	r4, r0, r2, lsl #24
     1f4:	520a2e00 	andpl	r2, sl, #0, 28
     1f8:	03005243 	movweq	r5, #579	; 0x243
     1fc:	006f0225 	rsbeq	r0, pc, r5, lsr #4
     200:	0b300000 	bleq	c00208 <__Stack_Size+0xbffe08>
     204:	00000733 	andeq	r0, r0, r3, lsr r7
     208:	4c022603 	stcmi	6, cr2, [r2], {3}
     20c:	32000000 	andcc	r0, r0, #0
     210:	0001c90b 	andeq	ip, r1, fp, lsl #18
     214:	02270300 	eoreq	r0, r7, #0, 6
     218:	0000006f 	andeq	r0, r0, pc, rrx
     21c:	073e0b34 			; <UNDEFINED> instruction: 0x073e0b34
     220:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
     224:	00004c02 	andeq	r4, r0, r2, lsl #24
     228:	ce0b3600 	cfmadd32gt	mvax0, mvfx3, mvfx11, mvfx0
     22c:	03000001 	movweq	r0, #1
     230:	006f0229 	rsbeq	r0, pc, r9, lsr #4
     234:	0b380000 	bleq	e0023c <__Stack_Size+0xdffe3c>
     238:	00000749 	andeq	r0, r0, r9, asr #14
     23c:	4c022a03 	stcmi	10, cr2, [r2], {3}
     240:	3a000000 	bcc	248 <_Minimum_Stack_Size+0x148>
     244:	0001d30b 	andeq	sp, r1, fp, lsl #6
     248:	022b0300 	eoreq	r0, fp, #0, 6
     24c:	0000006f 	andeq	r0, r0, pc, rrx
     250:	07540b3c 	smmlareq	r4, ip, fp, r0
     254:	2c030000 	stccs	0, cr0, [r3], {-0}
     258:	00004c02 	andeq	r4, r0, r2, lsl #24
     25c:	d80b3e00 	stmdale	fp, {r9, sl, fp, ip, sp}
     260:	03000001 	movweq	r0, #1
     264:	006f022d 	rsbeq	r0, pc, sp, lsr #4
     268:	0b400000 	bleq	1000270 <__Stack_Size+0xfffe70>
     26c:	0000075f 	andeq	r0, r0, pc, asr r7
     270:	4c022e03 	stcmi	14, cr2, [r2], {3}
     274:	42000000 	andmi	r0, r0, #0
     278:	0001880b 	andeq	r8, r1, fp, lsl #16
     27c:	022f0300 	eoreq	r0, pc, #0, 6
     280:	0000006f 	andeq	r0, r0, pc, rrx
     284:	076a0b44 	strbeq	r0, [sl, -r4, asr #22]!
     288:	30030000 	andcc	r0, r3, r0
     28c:	00004c02 	andeq	r4, r0, r2, lsl #24
     290:	440a4600 	strmi	r4, [sl], #-1536	; 0x600
     294:	03005243 	movweq	r5, #579	; 0x243
     298:	006f0231 	rsbeq	r0, pc, r1, lsr r2	; <UNPREDICTABLE>
     29c:	0b480000 	bleq	12002a4 <__Stack_Size+0x11ffea4>
     2a0:	00000775 	andeq	r0, r0, r5, ror r7
     2a4:	4c023203 	sfmmi	f3, 4, [r2], {3}
     2a8:	4a000000 	bmi	2b0 <_Minimum_Stack_Size+0x1b0>
     2ac:	0005ca0b 	andeq	ip, r5, fp, lsl #20
     2b0:	02330300 	eorseq	r0, r3, #0, 6
     2b4:	0000006f 	andeq	r0, r0, pc, rrx
     2b8:	07800b4c 	streq	r0, [r0, ip, asr #22]
     2bc:	34030000 	strcc	r0, [r3], #-0
     2c0:	00004c02 	andeq	r4, r0, r2, lsl #24
     2c4:	0c004e00 	stceq	14, cr4, [r0], {-0}
     2c8:	0000016f 	andeq	r0, r0, pc, ror #2
     2cc:	b6023503 	strlt	r3, [r2], -r3, lsl #10
     2d0:	06000000 	streq	r0, [r0], -r0
     2d4:	e7170401 	ldr	r0, [r7, -r1, lsl #8]
     2d8:	08000002 	stmdaeq	r0, {r1}
     2dc:	0046464f 	subeq	r4, r6, pc, asr #12
     2e0:	4e4f0800 	cdpmi	8, 4, cr0, cr15, cr0, {0}
     2e4:	04000100 	streq	r0, [r0], #-256	; 0x100
     2e8:	0000078b 	andeq	r0, r0, fp, lsl #15
     2ec:	02d31704 	sbcseq	r1, r3, #4, 14	; 0x100000
     2f0:	0a0d0000 	beq	3402f8 <__Stack_Size+0x33fef8>
     2f4:	01000003 	tsteq	r0, r3
     2f8:	00013439 	andeq	r3, r1, r9, lsr r4
     2fc:	00000208 	andeq	r0, r0, r8, lsl #4
     300:	0d9c0100 	ldfeqs	f0, [ip]
     304:	000002cb 	andeq	r0, r0, fp, asr #5
     308:	01364401 	teqeq	r6, r1, lsl #8
     30c:	00020800 	andeq	r0, r2, r0, lsl #16
     310:	9c010000 	stcls	0, cr0, [r1], {-0}
     314:	0008160d 	andeq	r1, r8, sp, lsl #12
     318:	38530100 	ldmdacc	r3, {r8}^
     31c:	02080001 	andeq	r0, r8, #1
     320:	01000000 	mrseq	r0, (UNDEF: 0)
     324:	03350d9c 	teqeq	r5, #156, 26	; 0x2700
     328:	62010000 	andvs	r0, r1, #0
     32c:	0800013a 	stmdaeq	r0, {r1, r3, r4, r5, r8}
     330:	00000002 	andeq	r0, r0, r2
     334:	420d9c01 	andmi	r9, sp, #256	; 0x100
     338:	01000002 	tsteq	r0, r2
     33c:	00013c71 	andeq	r3, r1, r1, ror ip
     340:	00000208 	andeq	r0, r0, r8, lsl #4
     344:	0d9c0100 	ldfeqs	f0, [ip]
     348:	0000044a 	andeq	r0, r0, sl, asr #8
     34c:	013e8001 	teqeq	lr, r1
     350:	00020800 	andeq	r0, r2, r0, lsl #16
     354:	9c010000 	stcls	0, cr0, [r1], {-0}
     358:	0005fb0d 	andeq	pc, r5, sp, lsl #22
     35c:	408b0100 	addmi	r0, fp, r0, lsl #2
     360:	02080001 	andeq	r0, r8, #1
     364:	01000000 	mrseq	r0, (UNDEF: 0)
     368:	00360d9c 	mlaseq	r6, ip, sp, r0
     36c:	96010000 	strls	r0, [r1], -r0
     370:	08000142 	stmdaeq	r0, {r1, r6, r8}
     374:	00000002 	andeq	r0, r0, r2
     378:	b70e9c01 	strlt	r9, [lr, -r1, lsl #24]
     37c:	01000002 	tsteq	r0, r2
     380:	000144a1 	andeq	r4, r1, r1, lsr #9
     384:	00000408 	andeq	r0, r0, r8, lsl #8
     388:	999c0100 	ldmibls	ip, {r8}
     38c:	0f000003 	svceq	0x00000003
     390:	08000148 	stmdaeq	r0, {r3, r6, r8}
     394:	0000095c 	andeq	r0, r0, ip, asr r9
     398:	02fa0d00 	rscseq	r0, sl, #0, 26
     39c:	ad010000 	stcge	0, cr0, [r1, #-0]
     3a0:	08000148 	stmdaeq	r0, {r3, r6, r8}
     3a4:	00000002 	andeq	r0, r0, r2
     3a8:	390d9c01 	stmdbcc	sp, {r0, sl, fp, ip, pc}
     3ac:	01000008 	tsteq	r0, r8
     3b0:	00014ab8 			; <UNDEFINED> instruction: 0x00014ab8
     3b4:	00000208 	andeq	r0, r0, r8, lsl #4
     3b8:	0d9c0100 	ldfeqs	f0, [ip]
     3bc:	000003d4 	ldrdeq	r0, [r0], -r4
     3c0:	014cc301 	cmpeq	ip, r1, lsl #6
     3c4:	00020800 	andeq	r0, r2, r0, lsl #16
     3c8:	9c010000 	stcls	0, cr0, [r1], {-0}
     3cc:	0004570d 	andeq	r5, r4, sp, lsl #14
     3d0:	4ece0100 	polmie	f0, f6, f0
     3d4:	02080001 	andeq	r0, r8, #1
     3d8:	01000000 	mrseq	r0, (UNDEF: 0)
     3dc:	05b00d9c 	ldreq	r0, [r0, #3484]!	; 0xd9c
     3e0:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
     3e4:	08000150 	stmdaeq	r0, {r4, r6, r8}
     3e8:	00000002 	andeq	r0, r0, r2
     3ec:	e70d9c01 	str	r9, [sp, -r1, lsl #24]
     3f0:	01000006 	tsteq	r0, r6
     3f4:	000152e4 	andeq	r5, r1, r4, ror #5
     3f8:	00000208 	andeq	r0, r0, r8, lsl #4
     3fc:	0d9c0100 	ldfeqs	f0, [ip]
     400:	000000b4 	strheq	r0, [r0], -r4
     404:	0154ef01 	cmpeq	r4, r1, lsl #30
     408:	00020800 	andeq	r0, r2, r0, lsl #16
     40c:	9c010000 	stcls	0, cr0, [r1], {-0}
     410:	00040f0d 	andeq	r0, r4, sp, lsl #30
     414:	56fa0100 	ldrbtpl	r0, [sl], r0, lsl #2
     418:	02080001 	andeq	r0, r8, #1
     41c:	01000000 	mrseq	r0, (UNDEF: 0)
     420:	0796109c 			; <UNDEFINED> instruction: 0x0796109c
     424:	05010000 	streq	r0, [r1, #-0]
     428:	00015801 	andeq	r5, r1, r1, lsl #16
     42c:	00000208 	andeq	r0, r0, r8, lsl #4
     430:	109c0100 	addsne	r0, ip, r0, lsl #2
     434:	0000018d 	andeq	r0, r0, sp, lsl #3
     438:	5a011001 	bpl	44444 <__Stack_Size+0x44044>
     43c:	02080001 	andeq	r0, r8, #1
     440:	01000000 	mrseq	r0, (UNDEF: 0)
     444:	03fe109c 	mvnseq	r1, #156	; 0x9c
     448:	1b010000 	blne	40450 <__Stack_Size+0x40050>
     44c:	00015c01 	andeq	r5, r1, r1, lsl #24
     450:	00000208 	andeq	r0, r0, r8, lsl #4
     454:	109c0100 	addsne	r0, ip, r0, lsl #2
     458:	00000704 	andeq	r0, r0, r4, lsl #14
     45c:	5e012801 	cdppl	8, 0, cr2, cr1, cr1, {0}
     460:	02080001 	andeq	r0, r8, #1
     464:	01000000 	mrseq	r0, (UNDEF: 0)
     468:	0133109c 			; <UNDEFINED> instruction: 0x0133109c
     46c:	33010000 	movwcc	r0, #4096	; 0x1000
     470:	00016001 	andeq	r6, r1, r1
     474:	00000208 	andeq	r0, r0, r8, lsl #4
     478:	109c0100 	addsne	r0, ip, r0, lsl #2
     47c:	0000039a 	muleq	r0, sl, r3
     480:	62013e01 	andvs	r3, r1, #1, 28
     484:	02080001 	andeq	r0, r8, #1
     488:	01000000 	mrseq	r0, (UNDEF: 0)
     48c:	06ce109c 			; <UNDEFINED> instruction: 0x06ce109c
     490:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
     494:	00016401 	andeq	r6, r1, r1, lsl #8
     498:	00000208 	andeq	r0, r0, r8, lsl #4
     49c:	109c0100 	addsne	r0, ip, r0, lsl #2
     4a0:	0000011a 	andeq	r0, r0, sl, lsl r1
     4a4:	66015401 	strvs	r5, [r1], -r1, lsl #8
     4a8:	02080001 	andeq	r0, r8, #1
     4ac:	01000000 	mrseq	r0, (UNDEF: 0)
     4b0:	0466109c 	strbteq	r1, [r6], #-156	; 0x9c
     4b4:	5f010000 	svcpl	0x00010000
     4b8:	00016801 	andeq	r6, r1, r1, lsl #16
     4bc:	00000208 	andeq	r0, r0, r8, lsl #4
     4c0:	109c0100 	addsne	r0, ip, r0, lsl #2
     4c4:	000007ed 	andeq	r0, r0, sp, ror #15
     4c8:	6a016a01 	bvs	5acd4 <__Stack_Size+0x5a8d4>
     4cc:	02080001 	andeq	r0, r8, #1
     4d0:	01000000 	mrseq	r0, (UNDEF: 0)
     4d4:	014c119c 			; <UNDEFINED> instruction: 0x014c119c
     4d8:	75010000 	strvc	r0, [r1, #-0]
     4dc:	00016c01 	andeq	r6, r1, r1, lsl #24
     4e0:	00000408 	andeq	r0, r0, r8, lsl #8
     4e4:	f59c0100 			; <UNDEFINED> instruction: 0xf59c0100
     4e8:	0f000004 	svceq	0x00000004
     4ec:	08000170 	stmdaeq	r0, {r4, r5, r6, r8}
     4f0:	00000963 	andeq	r0, r0, r3, ror #18
     4f4:	02171000 	andseq	r1, r7, #0
     4f8:	82010000 	andhi	r0, r1, #0
     4fc:	00017001 	andeq	r7, r1, r1
     500:	00000208 	andeq	r0, r0, r8, lsl #4
     504:	109c0100 	addsne	r0, ip, r0, lsl #2
     508:	00000430 	andeq	r0, r0, r0, lsr r4
     50c:	72018e01 	andvc	r8, r1, #1, 28
     510:	02080001 	andeq	r0, r8, #1
     514:	01000000 	mrseq	r0, (UNDEF: 0)
     518:	05e8109c 	strbeq	r1, [r8, #156]!	; 0x9c
     51c:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
     520:	00017401 	andeq	r7, r1, r1, lsl #8
     524:	00000208 	andeq	r0, r0, r8, lsl #4
     528:	109c0100 	addsne	r0, ip, r0, lsl #2
     52c:	00000268 	andeq	r0, r0, r8, ror #4
     530:	7601a401 	strvc	sl, [r1], -r1, lsl #8
     534:	02080001 	andeq	r0, r8, #1
     538:	01000000 	mrseq	r0, (UNDEF: 0)
     53c:	0023109c 	mlaeq	r3, ip, r0, r1
     540:	af010000 	svcge	0x00010000
     544:	00017801 	andeq	r7, r1, r1, lsl #16
     548:	00000208 	andeq	r0, r0, r8, lsl #4
     54c:	109c0100 	addsne	r0, ip, r0, lsl #2
     550:	0000006e 	andeq	r0, r0, lr, rrx
     554:	7a01ba01 	bvc	6ed60 <__Stack_Size+0x6e960>
     558:	02080001 	andeq	r0, r8, #1
     55c:	01000000 	mrseq	r0, (UNDEF: 0)
     560:	07b7109c 			; <UNDEFINED> instruction: 0x07b7109c
     564:	c6010000 	strgt	r0, [r1], -r0
     568:	00017c01 	andeq	r7, r1, r1, lsl #24
     56c:	00000208 	andeq	r0, r0, r8, lsl #4
     570:	109c0100 	addsne	r0, ip, r0, lsl #2
     574:	000003e6 	andeq	r0, r0, r6, ror #7
     578:	7e01d201 	cdpvc	2, 0, cr13, cr1, cr1, {0}
     57c:	02080001 	andeq	r0, r8, #1
     580:	01000000 	mrseq	r0, (UNDEF: 0)
     584:	0387109c 	orreq	r1, r7, #156	; 0x9c
     588:	dd010000 	stcle	0, cr0, [r1, #-0]
     58c:	00018001 	andeq	r8, r1, r1
     590:	00000208 	andeq	r0, r0, r8, lsl #4
     594:	119c0100 	orrsne	r0, ip, r0, lsl #2
     598:	00000829 	andeq	r0, r0, r9, lsr #16
     59c:	8201ea01 	andhi	lr, r1, #4096	; 0x1000
     5a0:	a2080001 	andge	r0, r8, #1
     5a4:	01000000 	mrseq	r0, (UNDEF: 0)
     5a8:	0006b49c 	muleq	r6, ip, r4
     5ac:	05e21200 	strbeq	r1, [r2, #512]!	; 0x200
     5b0:	ec010000 	stc	0, cr0, [r1], {-0}
     5b4:	00005e01 	andeq	r5, r0, r1, lsl #28
     5b8:	fa030500 	blx	c19c0 <__Stack_Size+0xc15c0>
     5bc:	13200002 			; <UNDEFINED> instruction: 0x13200002
     5c0:	080001c0 	stmdaeq	r0, {r6, r7, r8}
     5c4:	00000004 	andeq	r0, r0, r4
     5c8:	000005e8 	andeq	r0, r0, r8, ror #11
     5cc:	0001e914 	andeq	lr, r1, r4, lsl r9
     5d0:	01f80100 	mvnseq	r0, r0, lsl #2
     5d4:	000006b4 			; <UNDEFINED> instruction: 0x000006b4
     5d8:	000005de 	ldrdeq	r0, [r0], -lr
     5dc:	c4160015 	ldrgt	r0, [r6], #-21
     5e0:	6a080001 	bvs	2005ec <__Stack_Size+0x2001ec>
     5e4:	00000009 	andeq	r0, r0, r9
     5e8:	00018e17 	andeq	r8, r1, r7, lsl lr
     5ec:	00097c08 	andeq	r7, r9, r8, lsl #24
     5f0:	00060200 	andeq	r0, r6, r0, lsl #4
     5f4:	51011800 	tstpl	r1, r0, lsl #16
     5f8:	01184001 	tsteq	r8, r1
     5fc:	4a400350 	bmi	1001344 <__Stack_Size+0x1000f44>
     600:	9c170024 	ldcls	0, cr0, [r7], {36}	; 0x24
     604:	9d080001 	stcls	0, cr0, [r8, #-4]
     608:	1c000009 	stcne	0, cr0, [r0], {9}
     60c:	18000006 	stmdane	r0, {r1, r2}
     610:	40015101 	andmi	r5, r1, r1, lsl #2
     614:	03500118 	cmpeq	r0, #24, 2
     618:	00244a40 	eoreq	r4, r4, r0, asr #20
     61c:	0001a016 	andeq	sl, r1, r6, lsl r0
     620:	00096308 	andeq	r6, r9, r8, lsl #6
     624:	01aa1700 			; <UNDEFINED> instruction: 0x01aa1700
     628:	09b40800 	ldmibeq	r4!, {fp}
     62c:	063f0000 	ldrteq	r0, [pc], -r0
     630:	01180000 	tsteq	r8, r0
     634:	18300151 	ldmdane	r0!, {r0, r4, r6, r8}
     638:	40035001 	andmi	r5, r3, r1
     63c:	1700244a 	strne	r2, [r0, -sl, asr #8]
     640:	080001ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8}
     644:	000009cb 	andeq	r0, r0, fp, asr #19
     648:	00000654 	andeq	r0, r0, r4, asr r6
     64c:	03500118 	cmpeq	r0, #24, 2
     650:	00244a40 	eoreq	r4, r4, r0, asr #20
     654:	0001ce16 	andeq	ip, r1, r6, lsl lr
     658:	0009e208 	andeq	lr, r9, r8, lsl #4
     65c:	01d81600 	bicseq	r1, r8, r0, lsl #12
     660:	09e90800 	stmibeq	r9!, {fp}^
     664:	dc160000 	ldcle	0, cr0, [r6], {-0}
     668:	f0080001 			; <UNDEFINED> instruction: 0xf0080001
     66c:	16000009 	strne	r0, [r0], -r9
     670:	080001e0 	stmdaeq	r0, {r5, r6, r7, r8}
     674:	000009f7 	strdeq	r0, [r0], -r7
     678:	0001f417 	andeq	pc, r1, r7, lsl r4	; <UNPREDICTABLE>
     67c:	000a0308 	andeq	r0, sl, r8, lsl #6
     680:	00069100 	andeq	r9, r6, r0, lsl #2
     684:	51011800 	tstpl	r1, r0, lsl #16
     688:	18007502 	stmdane	r0, {r1, r8, sl, ip, sp, lr}
     68c:	40015001 	andmi	r5, r1, r1
     690:	01fc1700 	mvnseq	r1, r0, lsl #14
     694:	0a030800 	beq	c269c <__Stack_Size+0xc229c>
     698:	06aa0000 	strteq	r0, [sl], r0
     69c:	01180000 	tsteq	r8, r0
     6a0:	00750251 	rsbseq	r0, r5, r1, asr r2
     6a4:	01500118 	cmpeq	r0, r8, lsl r1
     6a8:	08160038 	ldmdaeq	r6, {r3, r4, r5}
     6ac:	19080002 	stmdbne	r8, {r1}
     6b0:	0000000a 	andeq	r0, r0, sl
     6b4:	69050419 	stmdbvs	r5, {r0, r3, r4, sl}
     6b8:	1000746e 	andne	r7, r0, lr, ror #8
     6bc:	00000207 	andeq	r0, r0, r7, lsl #4
     6c0:	24022901 	strcs	r2, [r2], #-2305	; 0x901
     6c4:	02080002 	andeq	r0, r8, #2
     6c8:	01000000 	mrseq	r0, (UNDEF: 0)
     6cc:	047f109c 	ldrbteq	r1, [pc], #-156	; 6d4 <__Stack_Size+0x2d4>
     6d0:	34010000 	strcc	r0, [r1], #-0
     6d4:	00022602 	andeq	r2, r2, r2, lsl #12
     6d8:	00000208 	andeq	r0, r0, r8, lsl #4
     6dc:	109c0100 	addsne	r0, ip, r0, lsl #2
     6e0:	000000e7 	andeq	r0, r0, r7, ror #1
     6e4:	28023f01 	stmdacs	r2, {r0, r8, r9, sl, fp, ip, sp}
     6e8:	02080002 	andeq	r0, r8, #2
     6ec:	01000000 	mrseq	r0, (UNDEF: 0)
     6f0:	05cf109c 	strbeq	r1, [pc, #156]	; 794 <__Stack_Size+0x394>
     6f4:	4a010000 	bmi	406fc <__Stack_Size+0x402fc>
     6f8:	00022a02 	andeq	r2, r2, r2, lsl #20
     6fc:	00000208 	andeq	r0, r0, r8, lsl #4
     700:	109c0100 	addsne	r0, ip, r0, lsl #2
     704:	00000000 	andeq	r0, r0, r0
     708:	2c025501 	cfstr32cs	mvfx5, [r2], {1}
     70c:	02080002 	andeq	r0, r8, #2
     710:	01000000 	mrseq	r0, (UNDEF: 0)
     714:	048f109c 	streq	r1, [pc], #156	; 71c <__Stack_Size+0x31c>
     718:	60010000 	andvs	r0, r1, r0
     71c:	00022e02 	andeq	r2, r2, r2, lsl #28
     720:	00000208 	andeq	r0, r0, r8, lsl #4
     724:	109c0100 	addsne	r0, ip, r0, lsl #2
     728:	00000420 	andeq	r0, r0, r0, lsr #8
     72c:	30026b01 	andcc	r6, r2, r1, lsl #22
     730:	02080002 	andeq	r0, r8, #2
     734:	01000000 	mrseq	r0, (UNDEF: 0)
     738:	07a7109c 			; <UNDEFINED> instruction: 0x07a7109c
     73c:	76010000 	strvc	r0, [r1], -r0
     740:	00023202 	andeq	r3, r2, r2, lsl #4
     744:	00000208 	andeq	r0, r0, r8, lsl #4
     748:	119c0100 	orrsne	r0, ip, r0, lsl #2
     74c:	0000053a 	andeq	r0, r0, sl, lsr r5
     750:	34028f01 	strcc	r8, [r2], #-3841	; 0xf01
     754:	04080002 	streq	r0, [r8], #-2
     758:	01000000 	mrseq	r0, (UNDEF: 0)
     75c:	00076b9c 	muleq	r7, ip, fp
     760:	02380f00 	eorseq	r0, r8, #0, 30
     764:	0a200800 	beq	80276c <__Stack_Size+0x80236c>
     768:	10000000 	andne	r0, r0, r0
     76c:	00000852 	andeq	r0, r0, r2, asr r8
     770:	38029b01 	stmdacc	r2, {r0, r8, r9, fp, ip, pc}
     774:	02080002 	andeq	r0, r8, #2
     778:	01000000 	mrseq	r0, (UNDEF: 0)
     77c:	0256119c 	subseq	r1, r6, #156, 2	; 0x27
     780:	a6010000 	strge	r0, [r1], -r0
     784:	00023a02 	andeq	r3, r2, r2, lsl #20
     788:	00000408 	andeq	r0, r0, r8, lsl #8
     78c:	9d9c0100 	ldflss	f0, [ip]
     790:	0f000007 	svceq	0x00000007
     794:	0800023e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r9}
     798:	00000a27 	andeq	r0, r0, r7, lsr #20
     79c:	00591000 	subseq	r1, r9, r0
     7a0:	b2010000 	andlt	r0, r1, #0
     7a4:	00023e02 	andeq	r3, r2, r2, lsl #28
     7a8:	00000208 	andeq	r0, r0, r8, lsl #4
     7ac:	109c0100 	addsne	r0, ip, r0, lsl #2
     7b0:	0000008d 	andeq	r0, r0, sp, lsl #1
     7b4:	4002c601 	andmi	ip, r2, r1, lsl #12
     7b8:	02080002 	andeq	r0, r8, #2
     7bc:	01000000 	mrseq	r0, (UNDEF: 0)
     7c0:	00fa109c 	smlalseq	r1, sl, ip, r0
     7c4:	d1010000 	mrsle	r0, (UNDEF: 1)
     7c8:	00024202 	andeq	r4, r2, r2, lsl #4
     7cc:	00000208 	andeq	r0, r0, r8, lsl #4
     7d0:	109c0100 	addsne	r0, ip, r0, lsl #2
     7d4:	00000606 	andeq	r0, r0, r6, lsl #12
     7d8:	4402dc01 	strmi	sp, [r2], #-3073	; 0xc01
     7dc:	02080002 	andeq	r0, r8, #2
     7e0:	01000000 	mrseq	r0, (UNDEF: 0)
     7e4:	0347109c 	movteq	r1, #28828	; 0x709c
     7e8:	e8010000 	stmda	r1, {}	; <UNPREDICTABLE>
     7ec:	00024602 	andeq	r4, r2, r2, lsl #12
     7f0:	00000208 	andeq	r0, r0, r8, lsl #4
     7f4:	109c0100 	addsne	r0, ip, r0, lsl #2
     7f8:	0000027b 	andeq	r0, r0, fp, ror r2
     7fc:	4802f401 	stmdami	r2, {r0, sl, ip, sp, lr, pc}
     800:	02080002 	andeq	r0, r8, #2
     804:	01000000 	mrseq	r0, (UNDEF: 0)
     808:	00a1109c 	umlaleq	r1, r1, ip, r0	; <UNPREDICTABLE>
     80c:	ff010000 			; <UNDEFINED> instruction: 0xff010000
     810:	00024a02 	andeq	r4, r2, r2, lsl #20
     814:	00000208 	andeq	r0, r0, r8, lsl #4
     818:	109c0100 	addsne	r0, ip, r0, lsl #2
     81c:	000002de 	ldrdeq	r0, [r0], -lr
     820:	4c030a01 	stcmi	10, cr0, [r3], {1}
     824:	02080002 	andeq	r0, r8, #2
     828:	01000000 	mrseq	r0, (UNDEF: 0)
     82c:	03b3109c 			; <UNDEFINED> instruction: 0x03b3109c
     830:	15010000 	strne	r0, [r1, #-0]
     834:	00024e03 	andeq	r4, r2, r3, lsl #28
     838:	00000208 	andeq	r0, r0, r8, lsl #4
     83c:	109c0100 	addsne	r0, ip, r0, lsl #2
     840:	00000377 	andeq	r0, r0, r7, ror r3
     844:	50032001 	andpl	r2, r3, r1
     848:	02080002 	andeq	r0, r8, #2
     84c:	01000000 	mrseq	r0, (UNDEF: 0)
     850:	0806109c 	stmdaeq	r6, {r2, r3, r4, r7, ip}
     854:	2b010000 	blcs	4085c <__Stack_Size+0x4045c>
     858:	00025203 	andeq	r5, r2, r3, lsl #4
     85c:	00000208 	andeq	r0, r0, r8, lsl #4
     860:	109c0100 	addsne	r0, ip, r0, lsl #2
     864:	0000019e 	muleq	r0, lr, r1
     868:	54033601 	strpl	r3, [r3], #-1537	; 0x601
     86c:	02080002 	andeq	r0, r8, #2
     870:	01000000 	mrseq	r0, (UNDEF: 0)
     874:	015e109c 			; <UNDEFINED> instruction: 0x015e109c
     878:	41010000 	mrsmi	r0, (UNDEF: 1)
     87c:	00025603 	andeq	r5, r2, r3, lsl #12
     880:	00000208 	andeq	r0, r0, r8, lsl #4
     884:	119c0100 	orrsne	r0, ip, r0, lsl #2
     888:	000003c3 	andeq	r0, r0, r3, asr #7
     88c:	58034c01 	stmdapl	r3, {r0, sl, fp, lr}
     890:	04080002 	streq	r0, [r8], #-2
     894:	01000000 	mrseq	r0, (UNDEF: 0)
     898:	0008a79c 	muleq	r8, ip, r7
     89c:	025c0f00 	subseq	r0, ip, #0, 30
     8a0:	0a2e0800 	beq	b828a8 <__Stack_Size+0xb824a8>
     8a4:	10000000 	andne	r0, r0, r0
     8a8:	000002a2 	andeq	r0, r0, r2, lsr #5
     8ac:	5c035801 	stcpl	8, cr5, [r3], {1}
     8b0:	02080002 	andeq	r0, r8, #2
     8b4:	01000000 	mrseq	r0, (UNDEF: 0)
     8b8:	01f7109c 			; <UNDEFINED> instruction: 0x01f7109c
     8bc:	63010000 	movwvs	r0, #4096	; 0x1000
     8c0:	00025e03 	andeq	r5, r2, r3, lsl #28
     8c4:	00000208 	andeq	r0, r0, r8, lsl #4
     8c8:	109c0100 	addsne	r0, ip, r0, lsl #2
     8cc:	0000031c 	andeq	r0, r0, ip, lsl r3
     8d0:	60036e01 	andvs	r6, r3, r1, lsl #28
     8d4:	02080002 	andeq	r0, r8, #2
     8d8:	01000000 	mrseq	r0, (UNDEF: 0)
     8dc:	0647109c 			; <UNDEFINED> instruction: 0x0647109c
     8e0:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
     8e4:	00026203 	andeq	r6, r2, r3, lsl #4
     8e8:	00000208 	andeq	r0, r0, r8, lsl #4
     8ec:	109c0100 	addsne	r0, ip, r0, lsl #2
     8f0:	000000ce 	andeq	r0, r0, lr, asr #1
     8f4:	64038401 	strvs	r8, [r3], #-1025	; 0x401
     8f8:	02080002 	andeq	r0, r8, #2
     8fc:	01000000 	mrseq	r0, (UNDEF: 0)
     900:	003e109c 	mlaseq	lr, ip, r0, r1
     904:	90010000 	andls	r0, r1, r0
     908:	00026603 	andeq	r6, r2, r3, lsl #12
     90c:	00000208 	andeq	r0, r0, r8, lsl #4
     910:	1a9c0100 	bne	fe700d18 <SCS_BASE+0x1e6f2d18>
     914:	0000005e 	andeq	r0, r0, lr, asr r0
     918:	0000091e 	andeq	r0, r0, lr, lsl r9
     91c:	a21c001b 	andsge	r0, ip, #27
     920:	05000004 	streq	r0, [r0, #-4]
     924:	092a0112 	stmdbeq	sl!, {r1, r4, r8}
     928:	13050000 	movwne	r0, #20480	; 0x5000
     92c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
     930:	000000c5 	andeq	r0, r0, r5, asr #1
     934:	006f2601 	rsbeq	r2, pc, r1, lsl #12
     938:	881e0000 	ldmdahi	lr, {}	; <UNPREDICTABLE>
     93c:	01000009 	tsteq	r0, r9
     940:	00007f2a 	andeq	r7, r0, sl, lsr #30
     944:	fb030500 	blx	c1d4e <__Stack_Size+0xc194e>
     948:	1e200002 	cdpne	0, 2, cr0, cr0, cr2, {0}
     94c:	00000082 	andeq	r0, r0, r2, lsl #1
     950:	006f2b01 	rsbeq	r2, pc, r1, lsl #22
     954:	03050000 	movweq	r0, #20480	; 0x5000
     958:	200002f8 	strdcs	r0, [r0], -r8
     95c:	0002ee1f 	andeq	lr, r2, pc, lsl lr
     960:	1f270600 	svcne	0x00270600
     964:	000009c2 	andeq	r0, r0, r2, asr #19
     968:	e9141b07 	ldmdb	r4, {r0, r1, r2, r8, r9, fp, ip}
     96c:	01000001 	tsteq	r0, r1
     970:	06b401f8 			; <UNDEFINED> instruction: 0x06b401f8
     974:	097c0000 	ldmdbeq	ip!, {}^	; <UNPREDICTABLE>
     978:	00150000 	andseq	r0, r5, r0
     97c:	0007ca20 	andeq	ip, r7, r0, lsr #20
     980:	02fd0800 	rscseq	r0, sp, #0, 16
     984:	000000a4 	andeq	r0, r0, r4, lsr #1
     988:	00000997 	muleq	r0, r7, r9
     98c:	00099721 	andeq	r9, r9, r1, lsr #14
     990:	004c2100 	subeq	r2, ip, r0, lsl #2
     994:	22000000 	andcs	r0, r0, #0
     998:	0002c704 	andeq	ip, r2, r4, lsl #14
     99c:	01b32300 			; <UNDEFINED> instruction: 0x01b32300
     9a0:	fe080000 	cdp2	0, 0, cr0, cr8, cr0, {0}
     9a4:	0009b402 	andeq	fp, r9, r2, lsl #8
     9a8:	09972100 	ldmibeq	r7, {r8, sp}
     9ac:	4c210000 	stcmi	0, cr0, [r1], #-0
     9b0:	00000000 	andeq	r0, r0, r0
     9b4:	00029323 	andeq	r9, r2, r3, lsr #6
     9b8:	02ea0800 	rsceq	r0, sl, #0, 16
     9bc:	000009cb 	andeq	r0, r0, fp, asr #19
     9c0:	00099721 	andeq	r9, r9, r1, lsr #14
     9c4:	004c2100 	subeq	r2, ip, r0, lsl #2
     9c8:	23000000 	movwcs	r0, #0
     9cc:	00000013 	andeq	r0, r0, r3, lsl r0
     9d0:	e202ef08 	and	lr, r2, #8, 30
     9d4:	21000009 	tstcs	r0, r9
     9d8:	00000997 	muleq	r0, r7, r9
     9dc:	00004c21 	andeq	r4, r0, r1, lsr #24
     9e0:	301f0000 	andscc	r0, pc, r0
     9e4:	07000002 	streq	r0, [r0, -r2]
     9e8:	08641f18 	stmdaeq	r4!, {r3, r4, r8, r9, sl, fp, ip}^
     9ec:	20070000 	andcs	r0, r7, r0
     9f0:	0005261f 	andeq	r2, r5, pc, lsl r6
     9f4:	24140900 	ldrcs	r0, [r4], #-2304	; 0x900
     9f8:	0000010f 	andeq	r0, r0, pc, lsl #2
     9fc:	5e01e101 	mvfpls	f6, f1
     a00:	25000000 	strcs	r0, [r0, #-0]
     a04:	0000017b 	andeq	r0, r0, fp, ror r1
     a08:	0a19220a 	beq	649238 <__Stack_Size+0x648e38>
     a0c:	5e210000 	cdppl	0, 2, cr0, cr1, cr0, {0}
     a10:	21000000 	mrscs	r0, (UNDEF: 0)
     a14:	000002e7 	andeq	r0, r0, r7, ror #5
     a18:	06351f00 	ldrteq	r1, [r5], -r0, lsl #30
     a1c:	21070000 	mrscs	r0, (UNDEF: 7)
     a20:	0009e11f 	andeq	lr, r9, pc, lsl r1
     a24:	1f140700 	svcne	0x00140700
     a28:	00000a04 	andeq	r0, r0, r4, lsl #20
     a2c:	f11f1607 			; <UNDEFINED> instruction: 0xf11f1607
     a30:	07000009 	streq	r0, [r0, -r9]
     a34:	02580015 	subseq	r0, r8, #21
     a38:	00040000 	andeq	r0, r4, r0
     a3c:	0000021a 	andeq	r0, r0, sl, lsl r2
     a40:	04b20104 	ldrteq	r0, [r2], #260	; 0x104
     a44:	f1010000 	setend	le
     a48:	60000008 	andvs	r0, r0, r8
     a4c:	00000006 	andeq	r0, r0, r6
	...
     a58:	02000002 	andeq	r0, r0, #2
     a5c:	05c10504 	strbeq	r0, [r1, #1284]	; 0x504
     a60:	02020000 	andeq	r0, r2, #0
     a64:	00059205 	andeq	r9, r5, r5, lsl #4
     a68:	06010200 	streq	r0, [r1], -r0, lsl #4
     a6c:	000006f8 	strdeq	r0, [r0], -r8
     a70:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
     a74:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
     a78:	02000000 	andeq	r0, r0, #0
     a7c:	06230704 	strteq	r0, [r3], -r4, lsl #14
     a80:	02020000 	andeq	r0, r2, #0
     a84:	0007da07 	andeq	sp, r7, r7, lsl #20
     a88:	38750300 	ldmdacc	r5!, {r8, r9}^
     a8c:	5d290200 	sfmpl	f0, 4, [r9, #-0]
     a90:	02000000 	andeq	r0, r0, #0
     a94:	06f60801 	ldrbteq	r0, [r6], r1, lsl #16
     a98:	04020000 	streq	r0, [r2], #-0
     a9c:	00061a07 	andeq	r1, r6, r7, lsl #20
     aa0:	09010400 	stmdbeq	r1, {sl}
     aa4:	00007f17 	andeq	r7, r0, r7, lsl pc
     aa8:	464f0500 	strbmi	r0, [pc], -r0, lsl #10
     aac:	05000046 	streq	r0, [r0, #-70]	; 0x46
     ab0:	01004e4f 	tsteq	r0, pc, asr #28
     ab4:	078b0600 	streq	r0, [fp, r0, lsl #12]
     ab8:	17090000 	strne	r0, [r9, -r0]
     abc:	0000006b 	andeq	r0, r0, fp, rrx
     ac0:	00089a07 	andeq	r9, r8, r7, lsl #20
     ac4:	a22b0100 	eorge	r0, fp, #0, 2
     ac8:	bc000001 	stclt	0, cr0, [r0], {1}
     acc:	80080047 	andhi	r0, r8, r7, asr #32
     ad0:	01000000 	mrseq	r0, (UNDEF: 0)
     ad4:	0001a29c 	muleq	r1, ip, r2
     ad8:	08860800 	stmeq	r6, {fp}
     adc:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
     ae0:	00000053 	andeq	r0, r0, r3, asr r0
     ae4:	00000000 	andeq	r0, r0, r0
     ae8:	0047c209 	subeq	ip, r7, r9, lsl #4
     aec:	0001dd08 	andeq	sp, r1, r8, lsl #26
     af0:	47c80a00 	strbmi	r0, [r8, r0, lsl #20]
     af4:	01e40800 	mvneq	r0, r0, lsl #16
     af8:	00ce0000 	sbceq	r0, lr, r0
     afc:	010b0000 	mrseq	r0, (UNDEF: 11)
     b00:	00310150 	eorseq	r0, r1, r0, asr r1
     b04:	0047ce0a 	subeq	ip, r7, sl, lsl #28
     b08:	0001f508 	andeq	pc, r1, r8, lsl #10
     b0c:	0000e100 	andeq	lr, r0, r0, lsl #2
     b10:	50010b00 	andpl	r0, r1, r0, lsl #22
     b14:	0a003101 	beq	cf20 <__Stack_Size+0xcb20>
     b18:	080047d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, sl, lr}
     b1c:	00000206 	andeq	r0, r0, r6, lsl #4
     b20:	000000f4 	strdeq	r0, [r0], -r4
     b24:	0150010b 	cmpeq	r0, fp, lsl #2
     b28:	da0a0030 	ble	280bf0 <__Stack_Size+0x2807f0>
     b2c:	06080047 	streq	r0, [r8], -r7, asr #32
     b30:	07000002 	streq	r0, [r0, -r2]
     b34:	0b000001 	bleq	b40 <__Stack_Size+0x740>
     b38:	32015001 	andcc	r5, r1, #1
     b3c:	47e00a00 	strbmi	r0, [r0, r0, lsl #20]!
     b40:	02060800 	andeq	r0, r6, #0, 16
     b44:	011a0000 	tsteq	sl, r0
     b48:	010b0000 	mrseq	r0, (UNDEF: 11)
     b4c:	00310150 	eorseq	r0, r1, r0, asr r1
     b50:	0047e409 	subeq	lr, r7, r9, lsl #8
     b54:	00021708 	andeq	r1, r2, r8, lsl #14
     b58:	47fe0900 	ldrbmi	r0, [lr, r0, lsl #18]!
     b5c:	021e0800 	andseq	r0, lr, #0, 16
     b60:	080a0000 	stmdaeq	sl, {}	; <UNPREDICTABLE>
     b64:	2c080048 	stccs	0, cr0, [r8], {72}	; 0x48
     b68:	44000002 	strmi	r0, [r0], #-2
     b6c:	0b000001 	bleq	b78 <__Stack_Size+0x778>
     b70:	31015101 	tstcc	r1, r1, lsl #2
     b74:	0150010b 	cmpeq	r0, fp, lsl #2
     b78:	0e0a0037 	mcreq	0, 0, r0, cr10, cr7, {1}
     b7c:	42080048 	andmi	r0, r8, #72	; 0x48
     b80:	58000002 	stmdapl	r0, {r1}
     b84:	0b000001 	bleq	b90 <__Stack_Size+0x790>
     b88:	08025001 	stmdaeq	r2, {r0, ip, lr}
     b8c:	160a0032 			; <UNDEFINED> instruction: 0x160a0032
     b90:	2c080048 	stccs	0, cr0, [r8], {72}	; 0x48
     b94:	70000002 	andvc	r0, r0, r2
     b98:	0b000001 	bleq	ba4 <__Stack_Size+0x7a4>
     b9c:	30015101 	andcc	r5, r1, r1, lsl #2
     ba0:	0150010b 	cmpeq	r0, fp, lsl #2
     ba4:	1e0a0037 	mcrne	0, 0, r0, cr10, cr7, {1}
     ba8:	42080048 	andmi	r0, r8, #72	; 0x48
     bac:	84000002 	strhi	r0, [r0], #-2
     bb0:	0b000001 	bleq	bbc <__Stack_Size+0x7bc>
     bb4:	08025001 	stmdaeq	r2, {r0, ip, lr}
     bb8:	2a0a0032 	bcs	280c88 <__Stack_Size+0x280888>
     bbc:	e4080048 	str	r0, [r8], #-72	; 0x48
     bc0:	98000001 	stmdals	r0, {r0}
     bc4:	0b000001 	bleq	bd0 <__Stack_Size+0x7d0>
     bc8:	74025001 	strvc	r5, [r2], #-1
     bcc:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
     bd0:	53080048 	movwpl	r0, #32840	; 0x8048
     bd4:	00000002 	andeq	r0, r0, r2
     bd8:	6905040c 	stmdbvs	r5, {r2, r3, sl}
     bdc:	0d00746e 	cfstrseq	mvf7, [r0, #-440]	; 0xfffffe48
     be0:	00000053 	andeq	r0, r0, r3, asr r0
     be4:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
     be8:	9f0f000e 	svcls	0x000f000e
     bec:	03000008 	movweq	r0, #8
     bf0:	01a90111 			; <UNDEFINED> instruction: 0x01a90111
     bf4:	a20f0000 	andge	r0, pc, #0
     bf8:	03000004 	movweq	r0, #4
     bfc:	01cc0112 	biceq	r0, ip, r2, lsl r1
     c00:	a9100000 	ldmdbge	r0, {}	; <UNPREDICTABLE>
     c04:	0f000001 	svceq	0x00000001
     c08:	000008df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
     c0c:	53011303 	movwpl	r1, #4867	; 0x1303
     c10:	11000000 	mrsne	r0, (UNDEF: 0)
     c14:	000008ca 	andeq	r0, r0, sl, asr #17
     c18:	7812d606 	ldmdavc	r2, {r1, r2, r9, sl, ip, lr, pc}
     c1c:	04000008 	streq	r0, [r0], #-8
     c20:	0001f529 	andeq	pc, r1, r9, lsr #10
     c24:	007f1300 	rsbseq	r1, pc, r0, lsl #6
     c28:	12000000 	andne	r0, r0, #0
     c2c:	000008b0 			; <UNDEFINED> instruction: 0x000008b0
     c30:	02062804 	andeq	r2, r6, #4, 16	; 0x40000
     c34:	7f130000 	svcvc	0x00130000
     c38:	00000000 	andeq	r0, r0, r0
     c3c:	00090e12 	andeq	r0, r9, r2, lsl lr
     c40:	171d0500 	ldrne	r0, [sp, -r0, lsl #10]
     c44:	13000002 	movwne	r0, #2
     c48:	00000053 	andeq	r0, r0, r3, asr r0
     c4c:	088d1100 	stmeq	sp, {r8, ip}
     c50:	21070000 	mrscs	r0, (UNDEF: 7)
     c54:	0008c014 	andeq	ip, r8, r4, lsl r0
     c58:	011d0300 	tsteq	sp, r0, lsl #6
     c5c:	0000022c 	andeq	r0, r0, ip, lsr #4
     c60:	7b120015 	blvc	480cbc <__Stack_Size+0x4808bc>
     c64:	08000001 	stmdaeq	r0, {r0}
     c68:	00024222 	andeq	r4, r2, r2, lsr #4
     c6c:	00531300 	subseq	r1, r3, r0, lsl #6
     c70:	7f130000 	svcvc	0x00130000
     c74:	00000000 	andeq	r0, r0, r0
     c78:	00087112 	andeq	r7, r8, r2, lsl r1
     c7c:	53240400 			; <UNDEFINED> instruction: 0x53240400
     c80:	13000002 	movwne	r0, #2
     c84:	0000003a 	andeq	r0, r0, sl, lsr r0
     c88:	09061600 	stmdbeq	r6, {r9, sl, ip}
     c8c:	1c030000 	stcne	0, cr0, [r3], {-0}
     c90:	033b0001 	teqeq	fp, #1
     c94:	00040000 	andeq	r0, r4, r0
     c98:	0000033b 	andeq	r0, r0, fp, lsr r3
     c9c:	04b20104 	ldrteq	r0, [r2], #260	; 0x104
     ca0:	6f010000 	svcvs	0x00010000
     ca4:	60000009 	andvs	r0, r0, r9
     ca8:	68000006 	stmdavs	r0, {r1, r2}
     cac:	86080002 	strhi	r0, [r8], -r2
     cb0:	20000000 	andcs	r0, r0, r0
     cb4:	02000003 	andeq	r0, r0, #3
     cb8:	05c10504 	strbeq	r0, [r1, #1284]	; 0x504
     cbc:	02020000 	andeq	r0, r2, #0
     cc0:	00059205 	andeq	r9, r5, r5, lsl #4
     cc4:	06010200 	streq	r0, [r1], -r0, lsl #4
     cc8:	000006f8 	strdeq	r0, [r0], -r8
     ccc:	23070402 	movwcs	r0, #29698	; 0x7402
     cd0:	02000006 	andeq	r0, r0, #6
     cd4:	07da0702 	ldrbeq	r0, [sl, r2, lsl #14]
     cd8:	75030000 	strvc	r0, [r3, #-0]
     cdc:	29020038 	stmdbcs	r2, {r3, r4, r5}
     ce0:	00000052 	andeq	r0, r0, r2, asr r0
     ce4:	f6080102 			; <UNDEFINED> instruction: 0xf6080102
     ce8:	04000006 	streq	r0, [r0], #-6
     cec:	000001ae 	andeq	r0, r0, lr, lsr #3
     cf0:	00643002 	rsbeq	r3, r4, r2
     cf4:	41050000 	mrsmi	r0, (UNDEF: 5)
     cf8:	03000000 	movweq	r0, #0
     cfc:	00387576 	eorseq	r7, r8, r6, ror r5
     d00:	00743102 	rsbseq	r3, r4, r2, lsl #2
     d04:	52050000 	andpl	r0, r5, #0
     d08:	02000000 	andeq	r0, r0, #0
     d0c:	061a0704 	ldreq	r0, [sl], -r4, lsl #14
     d10:	35060000 	strcc	r0, [r6, #-0]
     d14:	01000006 	tsteq	r0, r6
     d18:	0002683f 	andeq	r6, r2, pc, lsr r8
     d1c:	00005808 	andeq	r5, r0, r8, lsl #16
     d20:	459c0100 	ldrmi	r0, [ip, #256]	; 0x100
     d24:	07000001 	streq	r0, [r0, -r1]
     d28:	0000099b 	muleq	r0, fp, r9
     d2c:	00484201 	subeq	r4, r8, r1, lsl #4
     d30:	03050000 	movweq	r0, #20480	; 0x5000
     d34:	200002fc 	strdcs	r0, [r0], -ip
     d38:	00001008 	andeq	r1, r0, r8
     d3c:	00013b00 	andeq	r3, r1, r0, lsl #22
     d40:	09ac0900 	stmibeq	ip!, {r8, fp}
     d44:	4f010000 	svcmi	0x00010000
     d48:	00000145 	andeq	r0, r0, r5, asr #2
     d4c:	000000c0 	andeq	r0, r0, r0, asr #1
     d50:	2909000a 	stmdbcs	r9, {r1, r3}
     d54:	01000009 	tsteq	r0, r9
     d58:	00014550 	andeq	r4, r1, r0, asr r5
     d5c:	0000d100 	andeq	sp, r0, r0, lsl #2
     d60:	09000a00 	stmdbeq	r0, {r9, fp}
     d64:	0000091a 	andeq	r0, r0, sl, lsl r9
     d68:	01455301 	cmpeq	r5, r1, lsl #6
     d6c:	00e20000 	rsceq	r0, r2, r0
     d70:	000a0000 	andeq	r0, sl, r0
     d74:	0002b00b 	andeq	fp, r2, fp
     d78:	00001008 	andeq	r1, r0, r8
     d7c:	00010a00 	andeq	r0, r1, r0, lsl #20
     d80:	09640900 	stmdbeq	r4!, {r8, fp}^
     d84:	56010000 	strpl	r0, [r1], -r0
     d88:	00000145 	andeq	r0, r0, r5, asr #2
     d8c:	00000100 	andeq	r0, r0, r0, lsl #2
     d90:	b40c000a 	strlt	r0, [ip], #-10
     d94:	bb080002 	bllt	200da4 <__Stack_Size+0x2009a4>
     d98:	00000002 	andeq	r0, r0, r2
     d9c:	0002a00d 	andeq	sl, r2, sp
     da0:	0002cc08 	andeq	ip, r2, r8, lsl #24
     da4:	00011e00 	andeq	r1, r1, r0, lsl #28
     da8:	50010e00 	andpl	r0, r1, r0, lsl #28
     dac:	00ff0802 	rscseq	r0, pc, r2, lsl #16
     db0:	0002a60d 	andeq	sl, r2, sp, lsl #12
     db4:	0002dd08 	andeq	sp, r2, r8, lsl #26
     db8:	00013100 	andeq	r3, r1, r0, lsl #2
     dbc:	50010e00 	andpl	r0, r1, r0, lsl #28
     dc0:	0f004601 	svceq	0x00004601
     dc4:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
     dc8:	000002ee 	andeq	r0, r0, lr, ror #5
     dcc:	026e0f00 	rsbeq	r0, lr, #0, 30
     dd0:	02ff0800 	rscseq	r0, pc, #0, 16
     dd4:	10000000 	andne	r0, r0, r0
     dd8:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     ddc:	e9110074 	ldmdb	r1, {r2, r4, r5, r6}
     de0:	01000001 	tsteq	r0, r1
     de4:	0002c05c 	andeq	ip, r2, ip, asr r0
     de8:	00001008 	andeq	r1, r0, r8
     dec:	069c0100 	ldreq	r0, [ip], r0, lsl #2
     df0:	00000864 	andeq	r0, r0, r4, ror #16
     df4:	02d06101 	sbcseq	r6, r0, #1073741824	; 0x40000000
     df8:	00040800 	andeq	r0, r4, r0, lsl #16
     dfc:	9c010000 	stcls	0, cr0, [r1], {-0}
     e00:	0000018d 	andeq	r0, r0, sp, lsl #3
     e04:	00094209 	andeq	r4, r9, r9, lsl #4
     e08:	45630100 	strbmi	r0, [r3, #-256]!	; 0x100
     e0c:	83000001 	movwhi	r0, #1
     e10:	0a000001 	beq	e1c <__Stack_Size+0xa1c>
     e14:	02d40c00 	sbcseq	r0, r4, #0, 24
     e18:	030a0800 	movweq	r0, #43008	; 0xa800
     e1c:	06000000 	streq	r0, [r0], -r0
     e20:	000009e1 	andeq	r0, r0, r1, ror #19
     e24:	02d46601 	sbcseq	r6, r4, #1048576	; 0x100000
     e28:	00040800 	andeq	r0, r4, r0, lsl #16
     e2c:	9c010000 	stcls	0, cr0, [r1], {-0}
     e30:	000001ac 	andeq	r0, r0, ip, lsr #3
     e34:	0002d80c 	andeq	sp, r2, ip, lsl #16
     e38:	00031b08 	andeq	r1, r3, r8, lsl #22
     e3c:	f1060000 	cps	#0
     e40:	01000009 	tsteq	r0, r9
     e44:	0002d86b 	andeq	sp, r2, fp, ror #16
     e48:	00000408 	andeq	r0, r0, r8, lsl #8
     e4c:	cb9c0100 	blgt	fe701254 <SCS_BASE+0x1e6f3254>
     e50:	0c000001 	stceq	0, cr0, [r0], {1}
     e54:	080002dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9}
     e58:	00000322 	andeq	r0, r0, r2, lsr #6
     e5c:	0a040600 	beq	102664 <__Stack_Size+0x102264>
     e60:	70010000 	andvc	r0, r1, r0
     e64:	080002dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9}
     e68:	00000004 	andeq	r0, r0, r4
     e6c:	01ea9c01 	mvneq	r9, r1, lsl #24
     e70:	e00c0000 	and	r0, ip, r0
     e74:	29080002 	stmdbcs	r8, {r1}
     e78:	00000003 	andeq	r0, r0, r3
     e7c:	00023011 	andeq	r3, r2, r1, lsl r0
     e80:	e0770100 	rsbs	r0, r7, r0, lsl #2
     e84:	02080002 	andeq	r0, r8, #2
     e88:	01000000 	mrseq	r0, (UNDEF: 0)
     e8c:	02f0069c 	rscseq	r0, r0, #156, 12	; 0x9c00000
     e90:	e5010000 	str	r0, [r1, #-0]
     e94:	080002e2 	stmdaeq	r0, {r1, r5, r6, r7, r9}
     e98:	00000004 	andeq	r0, r0, r4
     e9c:	021a9c01 	andseq	r9, sl, #256	; 0x100
     ea0:	e60c0000 	str	r0, [ip], -r0
     ea4:	30080002 	andcc	r0, r8, r2
     ea8:	00000003 	andeq	r0, r0, r3
     eac:	0009c206 	andeq	ip, r9, r6, lsl #4
     eb0:	e6ea0100 	strbt	r0, [sl], r0, lsl #2
     eb4:	04080002 	streq	r0, [r8], #-2
     eb8:	01000000 	mrseq	r0, (UNDEF: 0)
     ebc:	0002399c 	muleq	r2, ip, r9
     ec0:	02ea0c00 	rsceq	r0, sl, #0, 24
     ec4:	03370800 	teqeq	r7, #0, 16
     ec8:	11000000 	mrsne	r0, (UNDEF: 0)
     ecc:	00000990 	muleq	r0, r0, r9
     ed0:	02eaef01 	rsceq	lr, sl, #1, 30
     ed4:	00020800 	andeq	r0, r2, r0, lsl #16
     ed8:	9c010000 	stcls	0, cr0, [r1], {-0}
     edc:	000a1111 	andeq	r1, sl, r1, lsl r1
     ee0:	ecf40100 	ldfe	f0, [r4]
     ee4:	02080002 	andeq	r0, r8, #2
     ee8:	01000000 	mrseq	r0, (UNDEF: 0)
     eec:	09ca129c 	stmibeq	sl, {r2, r3, r4, r7, r9, ip}^
     ef0:	10030000 	andne	r0, r3, r0
     ef4:	00026701 	andeq	r6, r2, r1, lsl #14
     ef8:	00480500 	subeq	r0, r8, r0, lsl #10
     efc:	48130000 	ldmdami	r3, {}	; <UNPREDICTABLE>
     f00:	77000000 	strvc	r0, [r0, -r0]
     f04:	14000002 	strne	r0, [r0], #-2
     f08:	04a21200 	strteq	r1, [r2], #512	; 0x200
     f0c:	12030000 	andne	r0, r3, #0
     f10:	00028301 	andeq	r8, r2, r1, lsl #6
     f14:	026c0500 	rsbeq	r0, ip, #0, 10
     f18:	83150000 	tsthi	r5, #0
     f1c:	01000009 	tsteq	r0, r9
     f20:	00006935 	andeq	r6, r0, r5, lsr r9
     f24:	00030500 	andeq	r0, r3, r0, lsl #10
     f28:	15200003 	strne	r0, [r0, #-3]!
     f2c:	00000937 	andeq	r0, r0, r7, lsr r9
     f30:	00593601 	subseq	r3, r9, r1, lsl #12
     f34:	03050000 	movweq	r0, #20480	; 0x5000
     f38:	200002fe 	strdcs	r0, [r0], -lr
     f3c:	00095615 	andeq	r5, r9, r5, lsl r6
     f40:	69370100 	ldmdbvs	r7!, {r8}
     f44:	05000000 	streq	r0, [r0, #-0]
     f48:	0002fd03 	andeq	pc, r2, r3, lsl #26
     f4c:	09640920 	stmdbeq	r4!, {r5, r8, fp}^
     f50:	56010000 	strpl	r0, [r1], -r0
     f54:	00000145 	andeq	r0, r0, r5, asr #2
     f58:	000002cc 	andeq	r0, r0, ip, asr #5
     f5c:	ac09000a 	stcge	0, cr0, [r9], {10}
     f60:	01000009 	tsteq	r0, r9
     f64:	0001454f 	andeq	r4, r1, pc, asr #10
     f68:	0002dd00 	andeq	sp, r2, r0, lsl #26
     f6c:	09000a00 	stmdbeq	r0, {r9, fp}
     f70:	00000929 	andeq	r0, r0, r9, lsr #18
     f74:	01455001 	cmpeq	r5, r1
     f78:	02ee0000 	rsceq	r0, lr, #0
     f7c:	000a0000 	andeq	r0, sl, r0
     f80:	00091a09 	andeq	r1, r9, r9, lsl #20
     f84:	45530100 	ldrbmi	r0, [r3, #-256]	; 0x100
     f88:	ff000001 			; <UNDEFINED> instruction: 0xff000001
     f8c:	0a000002 	beq	f9c <__Stack_Size+0xb9c>
     f90:	09d41600 	ldmibeq	r4, {r9, sl, ip}^
     f94:	2b050000 	blcs	140f9c <__Stack_Size+0x140b9c>
     f98:	00000048 	andeq	r0, r0, r8, asr #32
     f9c:	00094209 	andeq	r4, r9, r9, lsl #4
     fa0:	45630100 	strbmi	r0, [r3, #-256]!	; 0x100
     fa4:	1b000001 	blne	fb0 <__Stack_Size+0xbb0>
     fa8:	0a000003 	beq	fbc <__Stack_Size+0xbbc>
     fac:	09df1700 	ldmibeq	pc, {r8, r9, sl, ip}^	; <UNPREDICTABLE>
     fb0:	20040000 	andcs	r0, r4, r0
     fb4:	0009ef17 	andeq	lr, r9, r7, lsl pc
     fb8:	17210400 	strne	r0, [r1, -r0, lsl #8]!
     fbc:	00000a02 	andeq	r0, r0, r2, lsl #20
     fc0:	ee172204 	cdp	2, 1, cr2, cr7, cr4, {0}
     fc4:	05000002 	streq	r0, [r0, #-2]
     fc8:	09c01727 	stmibeq	r0, {r0, r1, r2, r5, r8, r9, sl, ip}^
     fcc:	38060000 	stmdacc	r6, {}	; <UNPREDICTABLE>
     fd0:	0005fb00 	andeq	pc, r5, r0, lsl #22
     fd4:	79000400 	stmdbvc	r0, {sl}
     fd8:	04000004 	streq	r0, [r0], #-4
     fdc:	0004b201 	andeq	fp, r4, r1, lsl #4
     fe0:	0b3b0100 	bleq	ec13e8 <__Stack_Size+0xec0fe8>
     fe4:	06600000 	strbteq	r0, [r0], -r0
     fe8:	02f00000 	rscseq	r0, r0, #0
     fec:	01dc0800 	bicseq	r0, ip, r0, lsl #16
     ff0:	04050000 	streq	r0, [r5], #-0
     ff4:	04020000 	streq	r0, [r2], #-0
     ff8:	0005c105 	andeq	ip, r5, r5, lsl #2
     ffc:	05020200 	streq	r0, [r2, #-512]	; 0x200
    1000:	00000592 	muleq	r0, r2, r5
    1004:	f8060102 			; <UNDEFINED> instruction: 0xf8060102
    1008:	03000006 	movweq	r0, #6
    100c:	00323375 	eorseq	r3, r2, r5, ror r3
    1010:	00452702 	subeq	r2, r5, r2, lsl #14
    1014:	04020000 	streq	r0, [r2], #-0
    1018:	00062307 	andeq	r2, r6, r7, lsl #6
    101c:	31750300 	cmncc	r5, r0, lsl #6
    1020:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    1024:	00000057 	andeq	r0, r0, r7, asr r0
    1028:	da070202 	ble	1c1838 <__Stack_Size+0x1c1438>
    102c:	03000007 	movweq	r0, #7
    1030:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    1034:	00006829 	andeq	r6, r0, r9, lsr #16
    1038:	08010200 	stmdaeq	r1, {r9}
    103c:	000006f6 	strdeq	r0, [r0], -r6
    1040:	000a7a04 	andeq	r7, sl, r4, lsl #20
    1044:	7a2f0200 	bvc	bc184c <__Stack_Size+0xbc144c>
    1048:	05000000 	streq	r0, [r0, #-0]
    104c:	00000045 	andeq	r0, r0, r5, asr #32
    1050:	17030106 	strne	r0, [r3, -r6, lsl #2]
    1054:	00000093 	muleq	r0, r3, r0
    1058:	46464f07 	strbmi	r4, [r6], -r7, lsl #30
    105c:	4f070000 	svcmi	0x00070000
    1060:	0001004e 	andeq	r0, r1, lr, asr #32
    1064:	00078b04 	andeq	r8, r7, r4, lsl #22
    1068:	7f170300 	svcvc	0x00170300
    106c:	02000000 	andeq	r0, r0, #0
    1070:	061a0704 	ldreq	r0, [sl], -r4, lsl #14
    1074:	1c080000 	stcne	0, cr0, [r8], {-0}
    1078:	0a014e04 	beq	54890 <__Stack_Size+0x54490>
    107c:	09000001 	stmdbeq	r0, {r0}
    1080:	004c5243 	subeq	r5, ip, r3, asr #4
    1084:	6f015004 	svcvs	0x00015004
    1088:	00000000 	andeq	r0, r0, r0
    108c:	48524309 	ldmdami	r2, {r0, r3, r8, r9, lr}^
    1090:	01510400 	cmpeq	r1, r0, lsl #8
    1094:	0000006f 	andeq	r0, r0, pc, rrx
    1098:	44490904 	strbmi	r0, [r9], #-2308	; 0x904
    109c:	52040052 	andpl	r0, r4, #82	; 0x52
    10a0:	00006f01 	andeq	r6, r0, r1, lsl #30
    10a4:	4f090800 	svcmi	0x00090800
    10a8:	04005244 	streq	r5, [r0], #-580	; 0x244
    10ac:	006f0153 	rsbeq	r0, pc, r3, asr r1	; <UNPREDICTABLE>
    10b0:	0a0c0000 	beq	3010b8 <__Stack_Size+0x300cb8>
    10b4:	00000a66 	andeq	r0, r0, r6, ror #20
    10b8:	6f015404 	svcvs	0x00015404
    10bc:	10000000 	andne	r0, r0, r0
    10c0:	52524209 	subspl	r4, r2, #-1879048192	; 0x90000000
    10c4:	01550400 	cmpeq	r5, r0, lsl #8
    10c8:	0000006f 	andeq	r0, r0, pc, rrx
    10cc:	0a230a14 	beq	8c3924 <__Stack_Size+0x8c3524>
    10d0:	56040000 	strpl	r0, [r4], -r0
    10d4:	00006f01 	andeq	r6, r0, r1, lsl #30
    10d8:	0b001800 	bleq	70e0 <__Stack_Size+0x6ce0>
    10dc:	00000a9e 	muleq	r0, lr, sl
    10e0:	a5015704 	strge	r5, [r1, #-1796]	; 0x704
    10e4:	0c000000 	stceq	0, cr0, [r0], {-0}
    10e8:	000008b0 			; <UNDEFINED> instruction: 0x000008b0
    10ec:	2e018501 	cfsh32cs	mvfx8, mvfx1, #1
    10f0:	0d000001 	stceq	0, cr0, [r0, #-4]
    10f4:	00000aab 	andeq	r0, r0, fp, lsr #21
    10f8:	00938501 	addseq	r8, r3, r1, lsl #10
    10fc:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    1100:	00000a43 	andeq	r0, r0, r3, asr #20
    1104:	01711001 	cmneq	r1, r1
    1108:	02f00000 	rscseq	r0, r0, #0
    110c:	00200800 	eoreq	r0, r0, r0, lsl #16
    1110:	9c010000 	stcls	0, cr0, [r1], {-0}
    1114:	00000171 	andeq	r0, r0, r1, ror r1
    1118:	000b670f 	andeq	r6, fp, pc, lsl #14
    111c:	71100100 	tstvc	r0, r0, lsl #2
    1120:	47000001 	strmi	r0, [r0, -r1]
    1124:	10000000 	andne	r0, r0, r0
    1128:	080002f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9}
    112c:	00000513 	andeq	r0, r0, r3, lsl r5
    1130:	05510111 	ldrbeq	r0, [r1, #-273]	; 0x111
    1134:	0f42400c 	svceq	0x0042400c
    1138:	50011100 	andpl	r1, r1, r0, lsl #2
    113c:	5001f303 	andpl	pc, r1, r3, lsl #6
    1140:	04120000 	ldreq	r0, [r2], #-0
    1144:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
    1148:	0ab11300 	beq	fec45d50 <SCS_BASE+0x1ec37d50>
    114c:	1b010000 	blne	41154 <__Stack_Size+0x40d54>
    1150:	08000310 	stmdaeq	r0, {r4, r8, r9}
    1154:	00000004 	andeq	r0, r0, r4
    1158:	01979c01 	orrseq	r9, r7, r1, lsl #24
    115c:	14140000 	ldrne	r0, [r4], #-0
    1160:	2d080003 	stccs	0, cr0, [r8, #-12]
    1164:	00000005 	andeq	r0, r0, r5
    1168:	000b830e 	andeq	r8, fp, lr, lsl #6
    116c:	71200100 			; <UNDEFINED> instruction: 0x71200100
    1170:	14000001 	strne	r0, [r0], #-1
    1174:	3c080003 	stccc	0, cr0, [r8], {3}
    1178:	01000000 	mrseq	r0, (UNDEF: 0)
    117c:	0002109c 	muleq	r2, ip, r0
    1180:	0a990f00 	beq	fe644d88 <SCS_BASE+0x1e636d88>
    1184:	20010000 	andcs	r0, r1, r0
    1188:	00000171 	andeq	r0, r0, r1, ror r1
    118c:	00000068 	andeq	r0, r0, r8, rrx
    1190:	000a7f15 	andeq	r7, sl, r5, lsl pc
    1194:	10220100 	eorne	r0, r2, r0, lsl #2
    1198:	02000002 	andeq	r0, r0, #2
    119c:	75167091 	ldrvc	r7, [r6, #-145]	; 0x91
    11a0:	01003631 	tsteq	r0, r1, lsr r6
    11a4:	00005723 	andeq	r5, r0, r3, lsr #14
    11a8:	00006800 	andeq	r6, r0, r0, lsl #16
    11ac:	0abf1700 	beq	fefc6db4 <SCS_BASE+0x1efb8db4>
    11b0:	24010000 	strcs	r0, [r1], #-0
    11b4:	00000068 	andeq	r0, r0, r8, rrx
    11b8:	00000089 	andeq	r0, r0, r9, lsl #1
    11bc:	000aeb17 	andeq	lr, sl, r7, lsl fp
    11c0:	68250100 	stmdavs	r5!, {r8}
    11c4:	b6000000 	strlt	r0, [r0], -r0
    11c8:	10000000 	andne	r0, r0, r0
    11cc:	08000344 	stmdaeq	r0, {r2, r6, r8, r9}
    11d0:	00000534 	andeq	r0, r0, r4, lsr r5
    11d4:	01510111 	cmpeq	r1, r1, lsl r1
    11d8:	50011136 	andpl	r1, r1, r6, lsr r1
    11dc:	00007d02 	andeq	r7, r0, r2, lsl #26
    11e0:	00681800 	rsbeq	r1, r8, r0, lsl #16
    11e4:	02200000 	eoreq	r0, r0, #0
    11e8:	9e190000 	cdpls	0, 1, cr0, cr9, cr0, {0}
    11ec:	05000000 	streq	r0, [r0, #-0]
    11f0:	0a360e00 	beq	d849f8 <__Stack_Size+0xd845f8>
    11f4:	34010000 	strcc	r0, [r1], #-0
    11f8:	00000171 	andeq	r0, r0, r1, ror r1
    11fc:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
    1200:	000000bc 	strheq	r0, [r0], -ip
    1204:	027b9c01 	rsbseq	r9, fp, #256	; 0x100
    1208:	7c170000 	ldcvc	0, cr0, [r7], {-0}
    120c:	0100000b 	tsteq	r0, fp
    1210:	00017136 	andeq	r7, r1, r6, lsr r1
    1214:	0000e900 	andeq	lr, r0, r0, lsl #18
    1218:	0a891700 	beq	fe246e20 <SCS_BASE+0x1e238e20>
    121c:	37010000 	strcc	r0, [r1, -r0]
    1220:	00000068 	andeq	r0, r0, r8, rrx
    1224:	000000fc 	strdeq	r0, [r0], -ip
    1228:	01006916 	tsteq	r0, r6, lsl r9
    122c:	00017138 	andeq	r7, r1, r8, lsr r1
    1230:	00012a00 	andeq	r2, r1, r0, lsl #20
    1234:	006a1600 	rsbeq	r1, sl, r0, lsl #12
    1238:	01713801 	cmneq	r1, r1, lsl #16
    123c:	013d0000 	teqeq	sp, r0
    1240:	6c1a0000 	ldcvs	0, cr0, [sl], {-0}
    1244:	54080003 	strpl	r0, [r8], #-3
    1248:	00000005 	andeq	r0, r0, r5
    124c:	000a921b 	andeq	r9, sl, fp, lsl r2
    1250:	717f0100 	cmnvc	pc, r0, lsl #2
    1254:	0c000001 	stceq	0, cr0, [r0], {1}
    1258:	10080004 	andne	r0, r8, r4
    125c:	01000000 	mrseq	r0, (UNDEF: 0)
    1260:	01161c9c 			; <UNDEFINED> instruction: 0x01161c9c
    1264:	041c0000 	ldreq	r0, [ip], #-0
    1268:	00180800 	andseq	r0, r8, r0, lsl #16
    126c:	9c010000 	stcls	0, cr0, [r1], {-0}
    1270:	000002e3 	andeq	r0, r0, r3, ror #5
    1274:	0001221d 	andeq	r2, r1, sp, lsl r2
    1278:	00015b00 	andeq	r5, r1, r0, lsl #22
    127c:	00281e00 	eoreq	r1, r8, r0, lsl #28
    1280:	02d90000 	sbcseq	r0, r9, #0
    1284:	221d0000 	andscs	r0, sp, #0
    1288:	7c000001 	stcvc	0, cr0, [r0], {1}
    128c:	1f000001 	svcne	0x00000001
    1290:	0800042a 	stmdaeq	r0, {r1, r3, r5, sl}
    1294:	0000056e 	andeq	r0, r0, lr, ror #10
    1298:	03510111 	cmpeq	r1, #1073741828	; 0x40000004
    129c:	1101000a 	tstne	r1, sl
    12a0:	0c055001 	stceq	0, cr5, [r5], {1}
    12a4:	40011000 	andmi	r1, r1, r0
    12a8:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
    12ac:	8a080004 	bhi	2012c4 <__Stack_Size+0x200ec4>
    12b0:	00000005 	andeq	r0, r0, r5
    12b4:	000b0d0e 	andeq	r0, fp, lr, lsl #26
    12b8:	4c8d0100 	stfmis	f0, [sp], {0}
    12bc:	34000000 	strcc	r0, [r0], #-0
    12c0:	98080004 	stmdals	r8, {r2}
    12c4:	01000000 	mrseq	r0, (UNDEF: 0)
    12c8:	0004be9c 	muleq	r4, ip, lr
    12cc:	0b251700 	bleq	946ed4 <__Stack_Size+0x946ad4>
    12d0:	8f010000 	svchi	0x00010000
    12d4:	0000005e 	andeq	r0, r0, lr, asr r0
    12d8:	00000190 	muleq	r0, r0, r1
    12dc:	00087120 	andeq	r7, r8, r0, lsr #2
    12e0:	71970100 	orrsvc	r0, r7, r0, lsl #2
    12e4:	1c000001 	stcne	0, cr0, [r0], {1}
    12e8:	21000003 	tstcs	r0, r3
    12ec:	04422200 	strbeq	r2, [r2], #-512	; 0x200
    12f0:	00580800 	subseq	r0, r8, r0, lsl #16
    12f4:	04430000 	strbeq	r0, [r3], #-0
    12f8:	71200000 			; <UNDEFINED> instruction: 0x71200000
    12fc:	01000008 	tsteq	r0, r8
    1300:	00017197 	muleq	r1, r7, r1
    1304:	00033a00 	andeq	r3, r3, r0, lsl #20
    1308:	23002100 	movwcs	r2, #256	; 0x100
    130c:	00000116 	andeq	r0, r0, r6, lsl r1
    1310:	08000452 	stmdaeq	r0, {r1, r4, r6, sl}
    1314:	0000000a 	andeq	r0, r0, sl
    1318:	03849b01 	orreq	r9, r4, #1024	; 0x400
    131c:	221d0000 	andscs	r0, sp, #0
    1320:	bc000001 	stclt	0, cr0, [r0], {1}
    1324:	24000001 	strcs	r0, [r0], #-1
    1328:	08000452 	stmdaeq	r0, {r1, r4, r6, sl}
    132c:	0000000a 	andeq	r0, r0, sl
    1330:	0001221d 	andeq	r2, r1, sp, lsl r2
    1334:	0001bc00 	andeq	fp, r1, r0, lsl #24
    1338:	045c1000 	ldrbeq	r1, [ip], #-0
    133c:	056e0800 	strbeq	r0, [lr, #-2048]!	; 0x800
    1340:	01110000 	tsteq	r1, r0
    1344:	000a0351 	andeq	r0, sl, r1, asr r3
    1348:	50011101 	andpl	r1, r1, r1, lsl #2
    134c:	10000c05 	andne	r0, r0, r5, lsl #24
    1350:	00004001 	andeq	r4, r0, r1
    1354:	04461a00 	strbeq	r1, [r6], #-2560	; 0xa00
    1358:	01160800 	tsteq	r6, r0, lsl #16
    135c:	4c250000 	stcmi	0, cr0, [r5], #-0
    1360:	a0080004 	andge	r0, r8, r4
    1364:	a0000005 	andge	r0, r0, r5
    1368:	11000003 	tstne	r0, r3
    136c:	32015001 	andcc	r5, r1, #1
    1370:	04522500 	ldrbeq	r2, [r2], #-1280	; 0x500
    1374:	05b10800 	ldreq	r0, [r1, #2048]!	; 0x800
    1378:	03b30000 			; <UNDEFINED> instruction: 0x03b30000
    137c:	01110000 	tsteq	r1, r0
    1380:	00310150 	eorseq	r0, r1, r0, asr r1
    1384:	00046225 	andeq	r6, r4, r5, lsr #4
    1388:	0005a008 	andeq	sl, r5, r8
    138c:	0003c600 	andeq	ip, r3, r0, lsl #12
    1390:	50011100 	andpl	r1, r1, r0, lsl #2
    1394:	25003a01 	strcs	r3, [r0, #-2561]	; 0xa01
    1398:	0800046a 	stmdaeq	r0, {r1, r3, r5, r6, sl}
    139c:	000005c2 	andeq	r0, r0, r2, asr #11
    13a0:	000003df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    13a4:	02510111 	subseq	r0, r1, #1073741828	; 0x40000004
    13a8:	01112108 	tsteq	r1, r8, lsl #2
    13ac:	00310150 	eorseq	r0, r1, r0, asr r1
    13b0:	00047225 	andeq	r7, r4, r5, lsr #4
    13b4:	0005c208 	andeq	ip, r5, r8, lsl #4
    13b8:	0003f800 	andeq	pc, r3, r0, lsl #16
    13bc:	51011100 	mrspl	r1, (UNDEF: 17)
    13c0:	11210802 			; <UNDEFINED> instruction: 0x11210802
    13c4:	31015001 	tstcc	r1, r1
    13c8:	047a2500 	ldrbteq	r2, [sl], #-1280	; 0x500
    13cc:	05a00800 	streq	r0, [r0, #2048]!	; 0x800
    13d0:	040d0000 	streq	r0, [sp], #-0
    13d4:	01110000 	tsteq	r1, r0
    13d8:	310a0350 	tstcc	sl, r0, asr r3
    13dc:	80250001 	eorhi	r0, r5, r1
    13e0:	d8080004 	stmdale	r8, {r2}
    13e4:	20000005 	andcs	r0, r0, r5
    13e8:	11000004 	tstne	r0, r4
    13ec:	31015001 	tstcc	r1, r1
    13f0:	04882500 	streq	r2, [r8], #1280	; 0x500
    13f4:	05d80800 	ldrbeq	r0, [r8, #2048]	; 0x800
    13f8:	04330000 	ldrteq	r0, [r3], #-0
    13fc:	01110000 	tsteq	r1, r0
    1400:	00310150 	eorseq	r0, r1, r0, asr r1
    1404:	00049210 	andeq	r9, r4, r0, lsl r2
    1408:	0005ed08 	andeq	lr, r5, r8, lsl #26
    140c:	50011100 	andpl	r1, r1, r0, lsl #2
    1410:	00003101 	andeq	r3, r0, r1, lsl #2
    1414:	00011623 	andeq	r1, r1, r3, lsr #12
    1418:	0004b400 	andeq	fp, r4, r0, lsl #8
    141c:	00000a08 	andeq	r0, r0, r8, lsl #20
    1420:	87b60100 	ldrhi	r0, [r6, r0, lsl #2]!
    1424:	26000004 	strcs	r0, [r0], -r4
    1428:	00000122 	andeq	r0, r0, r2, lsr #2
    142c:	04b42401 	ldrteq	r2, [r4], #1025	; 0x401
    1430:	000a0800 	andeq	r0, sl, r0, lsl #16
    1434:	22260000 	eorcs	r0, r6, #0
    1438:	01000001 	tsteq	r0, r1
    143c:	0004be10 	andeq	fp, r4, r0, lsl lr
    1440:	00056e08 	andeq	r6, r5, r8, lsl #28
    1444:	51011100 	mrspl	r1, (UNDEF: 17)
    1448:	01000a03 	tsteq	r0, r3, lsl #20
    144c:	05500111 	ldrbeq	r0, [r0, #-273]	; 0x111
    1450:	0110000c 	tsteq	r0, ip
    1454:	00000040 	andeq	r0, r0, r0, asr #32
    1458:	0004a825 	andeq	sl, r4, r5, lsr #16
    145c:	0005a008 	andeq	sl, r5, r8
    1460:	00049b00 	andeq	r9, r4, r0, lsl #22
    1464:	50011100 	andpl	r1, r1, r0, lsl #2
    1468:	00320802 	eorseq	r0, r2, r2, lsl #16
    146c:	0004ae25 	andeq	sl, r4, r5, lsr #28
    1470:	00011608 	andeq	r1, r1, r8, lsl #12
    1474:	0004ae00 	andeq	sl, r4, r0, lsl #28
    1478:	50011100 	andpl	r1, r1, r0, lsl #2
    147c:	10003001 	andne	r3, r0, r1
    1480:	080004b4 	stmdaeq	r0, {r2, r4, r5, r7, sl}
    1484:	000005a0 	andeq	r0, r0, r0, lsr #11
    1488:	01500111 	cmpeq	r0, r1, lsl r1
    148c:	27000032 	smladxcs	r0, r2, r0, r0
    1490:	00000a5a 	andeq	r0, r0, sl, asr sl
    1494:	02100a01 	andseq	r0, r0, #4096	; 0x1000
    1498:	03050000 	movweq	r0, #20480	; 0x5000
    149c:	20000307 	andcs	r0, r0, r7, lsl #6
    14a0:	000a6b27 	andeq	r6, sl, r7, lsr #22
    14a4:	680b0100 	stmdavs	fp, {r8}
    14a8:	05000000 	streq	r0, [r0, #-0]
    14ac:	00030603 	andeq	r0, r3, r3, lsl #12
    14b0:	0ad42720 	beq	ff50b138 <SCS_BASE+0x1f4fd138>
    14b4:	0c010000 	stceq	0, cr0, [r1], {-0}
    14b8:	00000057 	andeq	r0, r0, r7, asr r0
    14bc:	03040305 	movweq	r0, #17157	; 0x4305
    14c0:	52272000 	eorpl	r2, r7, #0
    14c4:	0100000b 	tsteq	r0, fp
    14c8:	0000680d 	andeq	r6, r0, sp, lsl #16
    14cc:	02030500 	andeq	r0, r3, #0, 10
    14d0:	27200003 	strcs	r0, [r0, -r3]!
    14d4:	00000ade 	ldrdeq	r0, [r0], -lr
    14d8:	00570e01 	subseq	r0, r7, r1, lsl #28
    14dc:	03050000 	movweq	r0, #20480	; 0x5000
    14e0:	2000030e 	andcs	r0, r0, lr, lsl #6
    14e4:	000ac728 	andeq	ip, sl, r8, lsr #14
    14e8:	71090500 	tstvc	r9, r0, lsl #10
    14ec:	2d000001 	stccs	0, cr0, [r0, #-4]
    14f0:	29000005 	stmdbcs	r0, {r0, r2}
    14f4:	00000171 	andeq	r0, r0, r1, ror r1
    14f8:	00017129 	andeq	r7, r1, r9, lsr #2
    14fc:	282a0000 	stmdacs	sl!, {}	; <UNPREDICTABLE>
    1500:	0500000a 	streq	r0, [r0, #-10]
    1504:	0b5c280a 	bleq	170b534 <__Stack_Size+0x170b134>
    1508:	0b050000 	bleq	141510 <__Stack_Size+0x141110>
    150c:	00000171 	andeq	r0, r0, r1, ror r1
    1510:	0000054e 	andeq	r0, r0, lr, asr #10
    1514:	00054e29 	andeq	r4, r5, r9, lsr #28
    1518:	01712900 	cmneq	r1, r0, lsl #18
    151c:	2b000000 	blcs	1524 <__Stack_Size+0x1124>
    1520:	00006804 	andeq	r6, r0, r4, lsl #16
    1524:	0b302800 	bleq	c0b52c <__Stack_Size+0xc0b12c>
    1528:	0c050000 	stceq	0, cr0, [r5], {-0}
    152c:	00000171 	andeq	r0, r0, r1, ror r1
    1530:	0000056e 	andeq	r0, r0, lr, ror #10
    1534:	00054e29 	andeq	r4, r5, r9, lsr #28
    1538:	01712900 	cmneq	r1, r0, lsl #18
    153c:	2c000000 	stccs	0, cr0, [r0], {-0}
    1540:	00000afe 	strdeq	r0, [r0], -lr
    1544:	0584e206 	streq	lr, [r4, #518]	; 0x206
    1548:	84290000 	strthi	r0, [r9], #-0
    154c:	29000005 	stmdbcs	r0, {r0, r2}
    1550:	0000004c 	andeq	r0, r0, ip, asr #32
    1554:	0a042b00 	beq	10c15c <__Stack_Size+0x10bd5c>
    1558:	2c000001 	stccs	0, cr0, [r0], {1}
    155c:	00000b18 	andeq	r0, r0, r8, lsl fp
    1560:	05a0e106 	streq	lr, [r0, #262]!	; 0x106
    1564:	84290000 	strthi	r0, [r9], #-0
    1568:	29000005 	stmdbcs	r0, {r0, r2}
    156c:	0000004c 	andeq	r0, r0, ip, asr #32
    1570:	08712000 	ldmdaeq	r1!, {sp}^
    1574:	97010000 	strls	r0, [r1, -r0]
    1578:	00000171 	andeq	r0, r0, r1, ror r1
    157c:	000005b1 			; <UNDEFINED> instruction: 0x000005b1
    1580:	0e2c0021 	cdpeq	0, 2, cr0, cr12, cr1, {1}
    1584:	07000009 	streq	r0, [r0, -r9]
    1588:	0005c21d 	andeq	ip, r5, sp, lsl r2
    158c:	005e2900 	subseq	r2, lr, r0, lsl #18
    1590:	2c000000 	stccs	0, cr0, [r0], {-0}
    1594:	00000a52 	andeq	r0, r0, r2, asr sl
    1598:	05d81a07 	ldrbeq	r1, [r8, #2567]	; 0xa07
    159c:	5e290000 	cdppl	0, 2, cr0, cr9, cr0, {0}
    15a0:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    15a4:	0000005e 	andeq	r0, r0, lr, asr r0
    15a8:	0b702800 	bleq	1c0b5b0 <__Stack_Size+0x1c0b1b0>
    15ac:	1e070000 	cdpne	0, 0, cr0, cr7, cr0, {0}
    15b0:	0000005e 	andeq	r0, r0, lr, asr r0
    15b4:	000005ed 	andeq	r0, r0, sp, ror #11
    15b8:	00005e29 	andeq	r5, r0, r9, lsr #28
    15bc:	f42d0000 	vld4.8	{d0-d3}, [sp], r0
    15c0:	0700000a 	streq	r0, [r0, -sl]
    15c4:	00005e1c 	andeq	r5, r0, ip, lsl lr
    15c8:	005e2900 	subseq	r2, lr, r0, lsl #18
    15cc:	00000000 	andeq	r0, r0, r0
    15d0:	000001f6 	strdeq	r0, [r0], -r6
    15d4:	06f20004 	ldrbteq	r0, [r2], r4
    15d8:	01040000 	mrseq	r0, (UNDEF: 4)
    15dc:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
    15e0:	000bbe01 	andeq	fp, fp, r1, lsl #28
    15e4:	00066000 	andeq	r6, r6, r0
    15e8:	0004cc00 	andeq	ip, r4, r0, lsl #24
    15ec:	00006a08 	andeq	r6, r0, r8, lsl #20
    15f0:	00056b00 	andeq	r6, r5, r0, lsl #22
    15f4:	05040200 	streq	r0, [r4, #-512]	; 0x200
    15f8:	000005c1 	andeq	r0, r0, r1, asr #11
    15fc:	92050202 	andls	r0, r5, #536870912	; 0x20000000
    1600:	02000005 	andeq	r0, r0, #5
    1604:	06f80601 	ldrbteq	r0, [r8], r1, lsl #12
    1608:	75030000 	strvc	r0, [r3, #-0]
    160c:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    1610:	00004527 	andeq	r4, r0, r7, lsr #10
    1614:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1618:	00000623 	andeq	r0, r0, r3, lsr #12
    161c:	da070202 	ble	1c1e2c <__Stack_Size+0x1c1a2c>
    1620:	03000007 	movweq	r0, #7
    1624:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    1628:	00005d29 	andeq	r5, r0, r9, lsr #26
    162c:	08010200 	stmdaeq	r1, {r9}
    1630:	000006f6 	strdeq	r0, [r0], -r6
    1634:	1a070402 	bne	1c2644 <__Stack_Size+0x1c2244>
    1638:	04000006 	streq	r0, [r0], #-6
    163c:	00000ac7 	andeq	r0, r0, r7, asr #21
    1640:	00b90801 	adcseq	r0, r9, r1, lsl #16
    1644:	04cc0000 	strbeq	r0, [ip], #0
    1648:	00100800 	andseq	r0, r0, r0, lsl #16
    164c:	9c010000 	stcls	0, cr0, [r1], {-0}
    1650:	000000b9 	strheq	r0, [r0], -r9
    1654:	000b6705 	andeq	r6, fp, r5, lsl #14
    1658:	b9080100 	stmdblt	r8, {r8}
    165c:	d0000000 	andle	r0, r0, r0
    1660:	05000001 	streq	r0, [r0, #-1]
    1664:	00000bab 	andeq	r0, r0, fp, lsr #23
    1668:	00b90801 	adcseq	r0, r9, r1, lsl #16
    166c:	01f10000 	mvnseq	r0, r0
    1670:	d8060000 	stmdale	r6, {}	; <UNPREDICTABLE>
    1674:	a7080004 	strge	r0, [r8, -r4]
    1678:	07000001 	streq	r0, [r0, -r1]
    167c:	0a035101 	beq	d5a88 <__Stack_Size+0xd5688>
    1680:	0107e100 	mrseq	lr, (UNDEF: 23)
    1684:	00310150 	eorseq	r0, r1, r0, asr r1
    1688:	05040800 	streq	r0, [r4, #-2048]	; 0x800
    168c:	00746e69 	rsbseq	r6, r4, r9, ror #28
    1690:	000a2809 	andeq	r2, sl, r9, lsl #16
    1694:	dc1a0100 	ldfles	f0, [sl], {-0}
    1698:	02080004 	andeq	r0, r8, #4
    169c:	01000000 	mrseq	r0, (UNDEF: 0)
    16a0:	0b5c049c 	bleq	1702918 <__Stack_Size+0x1702518>
    16a4:	20010000 	andcs	r0, r1, r0
    16a8:	000000b9 	strheq	r0, [r0], -r9
    16ac:	080004de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, sl}
    16b0:	0000001e 	andeq	r0, r0, lr, lsl r0
    16b4:	01259c01 			; <UNDEFINED> instruction: 0x01259c01
    16b8:	8f050000 	svchi	0x00050000
    16bc:	0100000b 	tsteq	r0, fp
    16c0:	00012520 	andeq	r2, r1, r0, lsr #10
    16c4:	00021200 	andeq	r1, r2, r0, lsl #4
    16c8:	0bb40500 	bleq	fed02ad0 <SCS_BASE+0x1ecf4ad0>
    16cc:	20010000 	andcs	r0, r1, r0
    16d0:	000000b9 	strheq	r0, [r0], -r9
    16d4:	00000230 	andeq	r0, r0, r0, lsr r2
    16d8:	0100690a 	tsteq	r0, sl, lsl #18
    16dc:	0000b922 	andeq	fp, r0, r2, lsr #18
    16e0:	00024e00 	andeq	r4, r2, r0, lsl #28
    16e4:	04f60600 	ldrbteq	r0, [r6], #1536	; 0x600
    16e8:	01bd0800 			; <UNDEFINED> instruction: 0x01bd0800
    16ec:	01070000 	mrseq	r0, (UNDEF: 7)
    16f0:	00310150 	eorseq	r0, r1, r0, asr r1
    16f4:	5d040b00 	vstrpl	d0, [r4, #-0]
    16f8:	04000000 	streq	r0, [r0], #-0
    16fc:	00000b30 	andeq	r0, r0, r0, lsr fp
    1700:	00b93001 	adcseq	r3, r9, r1
    1704:	04fc0000 	ldrbteq	r0, [ip], #0
    1708:	003a0800 	eorseq	r0, sl, r0, lsl #16
    170c:	9c010000 	stcls	0, cr0, [r1], {-0}
    1710:	000001a7 	andeq	r0, r0, r7, lsr #3
    1714:	000b8f05 	andeq	r8, fp, r5, lsl #30
    1718:	25300100 	ldrcs	r0, [r0, #-256]!	; 0x100
    171c:	93000001 	movwls	r0, #1
    1720:	05000002 	streq	r0, [r0, #-2]
    1724:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
    1728:	00b93001 	adcseq	r3, r9, r1
    172c:	02b10000 	adcseq	r0, r1, #0
    1730:	630a0000 	movwvs	r0, #40960	; 0xa000
    1734:	0100746e 	tsteq	r0, lr, ror #8
    1738:	0000b933 	andeq	fp, r0, r3, lsr r9
    173c:	0002cf00 	andeq	ip, r2, r0, lsl #30
    1740:	05080c00 	streq	r0, [r8, #-3072]	; 0xc00
    1744:	01d30800 	bicseq	r0, r3, r0, lsl #16
    1748:	01840000 	orreq	r0, r4, r0
    174c:	01070000 	mrseq	r0, (UNDEF: 7)
    1750:	00310150 	eorseq	r0, r1, r0, asr r1
    1754:	0005120c 	andeq	r1, r5, ip, lsl #4
    1758:	0001d308 	andeq	sp, r1, r8, lsl #6
    175c:	00019700 	andeq	r9, r1, r0, lsl #14
    1760:	50010700 	andpl	r0, r1, r0, lsl #14
    1764:	06003101 	streq	r3, [r0], -r1, lsl #2
    1768:	0800051c 	stmdaeq	r0, {r2, r3, r4, r8, sl}
    176c:	000001e8 	andeq	r0, r0, r8, ror #3
    1770:	01500107 	cmpeq	r0, r7, lsl #2
    1774:	0d000031 	stceq	0, cr0, [r0, #-196]	; 0xffffff3c
    1778:	00000b97 	muleq	r0, r7, fp
    177c:	01bdd003 			; <UNDEFINED> instruction: 0x01bdd003
    1780:	530e0000 	movwpl	r0, #57344	; 0xe000
    1784:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    1788:	0000003a 	andeq	r0, r0, sl, lsr r0
    178c:	0a520d00 	beq	1484b94 <__Stack_Size+0x1484794>
    1790:	1a040000 	bne	101798 <__Stack_Size+0x101398>
    1794:	000001d3 	ldrdeq	r0, [r0], -r3
    1798:	0000530e 	andeq	r5, r0, lr, lsl #6
    179c:	00530e00 	subseq	r0, r3, r0, lsl #28
    17a0:	0f000000 	svceq	0x00000000
    17a4:	00000b70 	andeq	r0, r0, r0, ror fp
    17a8:	00531e04 	subseq	r1, r3, r4, lsl #28
    17ac:	01e80000 	mvneq	r0, r0
    17b0:	530e0000 	movwpl	r0, #57344	; 0xe000
    17b4:	00000000 	andeq	r0, r0, r0
    17b8:	000af410 	andeq	pc, sl, r0, lsl r4	; <UNPREDICTABLE>
    17bc:	531c0400 	tstpl	ip, #0, 8
    17c0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    17c4:	00000053 	andeq	r0, r0, r3, asr r0
    17c8:	0c490000 	mareq	acc0, r0, r9
    17cc:	00040000 	andeq	r0, r4, r0
    17d0:	000007ea 	andeq	r0, r0, sl, ror #15
    17d4:	04b20104 	ldrteq	r0, [r2], #260	; 0x104
    17d8:	e1010000 	mrs	r0, (UNDEF: 1)
    17dc:	6000000f 	andvs	r0, r0, pc
    17e0:	38000006 	stmdacc	r0, {r1, r2}
    17e4:	32080005 	andcc	r0, r8, #5
    17e8:	2600000a 	strcs	r0, [r0], -sl
    17ec:	02000006 	andeq	r0, r0, #6
    17f0:	05c10504 	strbeq	r0, [r1, #1284]	; 0x504
    17f4:	02020000 	andeq	r0, r2, #0
    17f8:	00059205 	andeq	r9, r5, r5, lsl #4
    17fc:	06010200 	streq	r0, [r1], -r0, lsl #4
    1800:	000006f8 	strdeq	r0, [r0], -r8
    1804:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    1808:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    180c:	02000000 	andeq	r0, r0, #0
    1810:	06230704 	strteq	r0, [r3], -r4, lsl #14
    1814:	75030000 	strvc	r0, [r3, #-0]
    1818:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    181c:	00005728 	andeq	r5, r0, r8, lsr #14
    1820:	07020200 	streq	r0, [r2, -r0, lsl #4]
    1824:	000007da 	ldrdeq	r0, [r0], -sl
    1828:	00387503 	eorseq	r7, r8, r3, lsl #10
    182c:	00682902 	rsbeq	r2, r8, r2, lsl #18
    1830:	01020000 	mrseq	r0, (UNDEF: 2)
    1834:	0006f608 	andeq	pc, r6, r8, lsl #12
    1838:	0a7a0400 	beq	1e82840 <__Stack_Size+0x1e82440>
    183c:	2f020000 	svccs	0x00020000
    1840:	0000007a 	andeq	r0, r0, sl, ror r0
    1844:	00004505 	andeq	r4, r0, r5, lsl #10
    1848:	01ae0400 			; <UNDEFINED> instruction: 0x01ae0400
    184c:	30020000 	andcc	r0, r2, r0
    1850:	0000008a 	andeq	r0, r0, sl, lsl #1
    1854:	00005705 	andeq	r5, r0, r5, lsl #14
    1858:	02010600 	andeq	r0, r1, #0, 12
    185c:	0000a43b 	andeq	sl, r0, fp, lsr r4
    1860:	0e120700 	cdpeq	7, 1, cr0, cr2, cr0, {0}
    1864:	07000000 	streq	r0, [r0, -r0]
    1868:	00002048 	andeq	r2, r0, r8, asr #32
    186c:	39040001 	stmdbcc	r4, {r0}
    1870:	0200000c 	andeq	r0, r0, #12
    1874:	00008f3b 	andeq	r8, r0, fp, lsr pc
    1878:	03010600 	movweq	r0, #5632	; 0x1600
    187c:	0000c317 	andeq	ip, r0, r7, lsl r3
    1880:	464f0800 	strbmi	r0, [pc], -r0, lsl #16
    1884:	08000046 	stmdaeq	r0, {r1, r2, r6}
    1888:	01004e4f 	tsteq	r0, pc, asr #28
    188c:	078b0400 	streq	r0, [fp, r0, lsl #8]
    1890:	17030000 	strne	r0, [r3, -r0]
    1894:	000000af 	andeq	r0, r0, pc, lsr #1
    1898:	1a070402 	bne	1c28a8 <__Stack_Size+0x1c24a8>
    189c:	09000006 	stmdbeq	r0, {r1, r2}
    18a0:	014e041c 	cmpeq	lr, ip, lsl r4
    18a4:	0000013a 	andeq	r0, r0, sl, lsr r1
    18a8:	4c52430a 	mrrcmi	3, 0, r4, r2, cr10
    18ac:	01500400 	cmpeq	r0, r0, lsl #8
    18b0:	0000006f 	andeq	r0, r0, pc, rrx
    18b4:	52430a00 	subpl	r0, r3, #0, 20
    18b8:	51040048 	tstpl	r4, r8, asr #32
    18bc:	00006f01 	andeq	r6, r0, r1, lsl #30
    18c0:	490a0400 	stmdbmi	sl, {sl}
    18c4:	04005244 	streq	r5, [r0], #-580	; 0x244
    18c8:	006f0152 	rsbeq	r0, pc, r2, asr r1	; <UNPREDICTABLE>
    18cc:	0a080000 	beq	2018d4 <__Stack_Size+0x2014d4>
    18d0:	0052444f 	subseq	r4, r2, pc, asr #8
    18d4:	6f015304 	svcvs	0x00015304
    18d8:	0c000000 	stceq	0, cr0, [r0], {-0}
    18dc:	000a660b 	andeq	r6, sl, fp, lsl #12
    18e0:	01540400 	cmpeq	r4, r0, lsl #8
    18e4:	0000006f 	andeq	r0, r0, pc, rrx
    18e8:	52420a10 	subpl	r0, r2, #16, 20	; 0x10000
    18ec:	55040052 	strpl	r0, [r4, #-82]	; 0x52
    18f0:	00006f01 	andeq	r6, r0, r1, lsl #30
    18f4:	230b1400 	movwcs	r1, #46080	; 0xb400
    18f8:	0400000a 	streq	r0, [r0], #-10
    18fc:	006f0156 	rsbeq	r0, pc, r6, asr r1	; <UNPREDICTABLE>
    1900:	00180000 	andseq	r0, r8, r0
    1904:	000a9e0c 	andeq	r9, sl, ip, lsl #28
    1908:	01570400 	cmpeq	r7, r0, lsl #8
    190c:	000000d5 	ldrdeq	r0, [r0], -r5
    1910:	38041c09 	stmdacc	r4, {r0, r3, sl, fp, ip}
    1914:	00020402 	andeq	r0, r2, r2, lsl #8
    1918:	52530a00 	subspl	r0, r3, #0, 20
    191c:	023a0400 	eorseq	r0, sl, #0, 8
    1920:	0000007f 	andeq	r0, r0, pc, ror r0
    1924:	054c0b00 	strbeq	r0, [ip, #-2816]	; 0xb00
    1928:	3b040000 	blcc	101930 <__Stack_Size+0x101530>
    192c:	00004c02 	andeq	r4, r0, r2, lsl #24
    1930:	440a0200 	strmi	r0, [sl], #-512	; 0x200
    1934:	3c040052 	stccc	0, cr0, [r4], {82}	; 0x52
    1938:	00007f02 	andeq	r7, r0, r2, lsl #30
    193c:	560b0400 	strpl	r0, [fp], -r0, lsl #8
    1940:	04000005 	streq	r0, [r0], #-5
    1944:	004c023d 	subeq	r0, ip, sp, lsr r2
    1948:	0a060000 	beq	181950 <__Stack_Size+0x181550>
    194c:	00525242 	subseq	r5, r2, r2, asr #4
    1950:	7f023e04 	svcvc	0x00023e04
    1954:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1958:	0005600b 	andeq	r6, r5, fp
    195c:	023f0400 	eorseq	r0, pc, #0, 8
    1960:	0000004c 	andeq	r0, r0, ip, asr #32
    1964:	52430a0a 	subpl	r0, r3, #40960	; 0xa000
    1968:	40040031 	andmi	r0, r4, r1, lsr r0
    196c:	00007f02 	andeq	r7, r0, r2, lsl #30
    1970:	6a0b0c00 	bvs	2c4978 <__Stack_Size+0x2c4578>
    1974:	04000005 	streq	r0, [r0], #-5
    1978:	004c0241 	subeq	r0, ip, r1, asr #4
    197c:	0a0e0000 	beq	381984 <__Stack_Size+0x381584>
    1980:	00325243 	eorseq	r5, r2, r3, asr #4
    1984:	7f024204 	svcvc	0x00024204
    1988:	10000000 	andne	r0, r0, r0
    198c:	0005740b 	andeq	r7, r5, fp, lsl #8
    1990:	02430400 	subeq	r0, r3, #0, 8
    1994:	0000004c 	andeq	r0, r0, ip, asr #32
    1998:	52430a12 	subpl	r0, r3, #73728	; 0x12000
    199c:	44040033 	strmi	r0, [r4], #-51	; 0x33
    19a0:	00007f02 	andeq	r7, r0, r2, lsl #30
    19a4:	7e0b1400 	cfcpysvc	mvf1, mvf11
    19a8:	04000005 	streq	r0, [r0], #-5
    19ac:	004c0245 	subeq	r0, ip, r5, asr #4
    19b0:	0b160000 	bleq	5819b8 <__Stack_Size+0x5815b8>
    19b4:	00000ce5 	andeq	r0, r0, r5, ror #25
    19b8:	7f024604 	svcvc	0x00024604
    19bc:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    19c0:	0005880b 	andeq	r8, r5, fp, lsl #16
    19c4:	02470400 	subeq	r0, r7, #0, 8
    19c8:	0000004c 	andeq	r0, r0, ip, asr #32
    19cc:	de0c001a 	mcrle	0, 0, r0, cr12, cr10, {0}
    19d0:	0400000d 	streq	r0, [r0], #-13
    19d4:	01460248 	cmpeq	r6, r8, asr #4
    19d8:	01060000 	mrseq	r0, (UNDEF: 6)
    19dc:	02254705 	eoreq	r4, r5, #1310720	; 0x140000
    19e0:	2f070000 	svccs	0x00070000
    19e4:	0000000c 	andeq	r0, r0, ip
    19e8:	000f7507 	andeq	r7, pc, r7, lsl #10
    19ec:	0d000100 	stfeqs	f0, [r0, #-0]
    19f0:	00000d44 	andeq	r0, r0, r4, asr #26
    19f4:	01037f01 	tsteq	r3, r1, lsl #30
    19f8:	0000024b 	andeq	r0, r0, fp, asr #4
    19fc:	000ca10e 	andeq	sl, ip, lr, lsl #2
    1a00:	037f0100 	cmneq	pc, #0, 2
    1a04:	0000005e 	andeq	r0, r0, lr, asr r0
    1a08:	000eca0f 	andeq	ip, lr, pc, lsl #20
    1a0c:	03810100 	orreq	r0, r1, #0, 2
    1a10:	0000005e 	andeq	r0, r0, lr, asr r0
    1a14:	08c01000 	stmiaeq	r0, {ip}^
    1a18:	5b010000 	blpl	41a20 <__Stack_Size+0x41620>
    1a1c:	00053801 	andeq	r3, r5, r1, lsl #16
    1a20:	0000dc08 	andeq	sp, r0, r8, lsl #24
    1a24:	f19c0100 			; <UNDEFINED> instruction: 0xf19c0100
    1a28:	11000002 	tstne	r0, r2
    1a2c:	080005c8 	stmdaeq	r0, {r3, r6, r7, r8, sl}
    1a30:	00000ac0 	andeq	r0, r0, r0, asr #21
    1a34:	0000027f 	andeq	r0, r0, pc, ror r2
    1a38:	03510112 	cmpeq	r1, #-2147483644	; 0x80000004
    1a3c:	1202000a 	andne	r0, r2, #10
    1a40:	0c055001 	stceq	0, cr5, [r5], {1}
    1a44:	40011000 	andmi	r1, r1, r0
    1a48:	05d21100 	ldrbeq	r1, [r2, #256]	; 0x100
    1a4c:	0ae00800 	beq	ff803a54 <SCS_BASE+0x1f7f5a54>
    1a50:	029c0000 	addseq	r0, ip, #0
    1a54:	01120000 	tsteq	r2, r0
    1a58:	20080251 	andcs	r0, r8, r1, asr r2
    1a5c:	05500112 	ldrbeq	r0, [r0, #-274]	; 0x112
    1a60:	010c000c 	tsteq	ip, ip
    1a64:	dc110040 	ldcle	0, cr0, [r1], {64}	; 0x40
    1a68:	f6080005 			; <UNDEFINED> instruction: 0xf6080005
    1a6c:	ba00000a 	blt	1a9c <__Stack_Size+0x169c>
    1a70:	12000002 	andne	r0, r0, #2
    1a74:	0a035101 	beq	d5e80 <__Stack_Size+0xd5a80>
    1a78:	01120200 	tsteq	r2, r0, lsl #4
    1a7c:	000c0550 	andeq	r0, ip, r0, asr r5
    1a80:	00400110 	subeq	r0, r0, r0, lsl r1
    1a84:	0005f011 	andeq	pc, r5, r1, lsl r0	; <UNPREDICTABLE>
    1a88:	000b0c08 	andeq	r0, fp, r8, lsl #24
    1a8c:	0002d100 	andeq	sp, r2, r0, lsl #2
    1a90:	50011200 	andpl	r1, r1, r0, lsl #4
    1a94:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    1a98:	13004001 	movwne	r4, #1
    1a9c:	08000600 	stmdaeq	r0, {r9, sl}
    1aa0:	00000b28 	andeq	r0, r0, r8, lsr #22
    1aa4:	01520112 	cmpeq	r2, r2, lsl r1
    1aa8:	51011231 	tstpl	r1, r1, lsr r2
    1aac:	06260a03 	strteq	r0, [r6], -r3, lsl #20
    1ab0:	05500112 	ldrbeq	r0, [r0, #-274]	; 0x112
    1ab4:	0138000c 	teqeq	r8, ip
    1ab8:	10000040 	andne	r0, r0, r0, asr #32
    1abc:	00000e42 	andeq	r0, r0, r2, asr #28
    1ac0:	14034a01 	strne	r4, [r3], #-2561	; 0xa01
    1ac4:	70080006 	andvc	r0, r8, r6
    1ac8:	01000000 	mrseq	r0, (UNDEF: 0)
    1acc:	00033a9c 	muleq	r3, ip, sl
    1ad0:	08861400 	stmeq	r6, {sl, ip}
    1ad4:	4c010000 	stcmi	0, cr0, [r1], {-0}
    1ad8:	00005e03 	andeq	r5, r0, r3, lsl #28
    1adc:	00031100 	andeq	r1, r3, r0, lsl #2
    1ae0:	0e5c1400 	cdpeq	4, 5, cr1, cr12, cr0, {0}
    1ae4:	4c010000 	stcmi	0, cr0, [r1], {-0}
    1ae8:	00005e03 	andeq	r5, r0, r3, lsl #28
    1aec:	00034600 	andeq	r4, r3, r0, lsl #12
    1af0:	064c1500 	strbeq	r1, [ip], -r0, lsl #10
    1af4:	0b430800 	bleq	10c3afc <__Stack_Size+0x10c36fc>
    1af8:	72150000 	andsvc	r0, r5, #0
    1afc:	43080006 	movwmi	r0, #32774	; 0x8006
    1b00:	0000000b 	andeq	r0, r0, fp
    1b04:	000f9716 	andeq	r9, pc, r6, lsl r7	; <UNPREDICTABLE>
    1b08:	03690100 	cmneq	r9, #0, 2
    1b0c:	0000005e 	andeq	r0, r0, lr, asr r0
    1b10:	08000684 	stmdaeq	r0, {r2, r7, r9, sl}
    1b14:	0000006c 	andeq	r0, r0, ip, rrx
    1b18:	03759c01 	cmneq	r5, #256	; 0x100
    1b1c:	86140000 	ldrhi	r0, [r4], -r0
    1b20:	01000008 	tsteq	r0, r8
    1b24:	005e036b 	subseq	r0, lr, fp, ror #6
    1b28:	03980000 	orrseq	r0, r8, #0
    1b2c:	5c140000 	ldcpl	0, cr0, [r4], {-0}
    1b30:	0100000e 	tsteq	r0, lr
    1b34:	005e036b 	subseq	r0, lr, fp, ror #6
    1b38:	03ac0000 			; <UNDEFINED> instruction: 0x03ac0000
    1b3c:	17000000 	strne	r0, [r0, -r0]
    1b40:	00000225 	andeq	r0, r0, r5, lsr #4
    1b44:	080006f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, sl}
    1b48:	000000c4 	andeq	r0, r0, r4, asr #1
    1b4c:	03c69c01 	biceq	r9, r6, #256	; 0x100
    1b50:	32180000 	andscc	r0, r8, #0
    1b54:	bf000002 	svclt	0x00000002
    1b58:	19000003 	stmdbne	r0, {r0, r1}
    1b5c:	0000023e 	andeq	r0, r0, lr, lsr r2
    1b60:	00070c1a 	andeq	r0, r7, sl, lsl ip
    1b64:	0000a808 	andeq	sl, r0, r8, lsl #16
    1b68:	02321800 	eorseq	r1, r2, #0, 16
    1b6c:	03e00000 	mvneq	r0, #0
    1b70:	0c1a0000 	ldceq	0, cr0, [sl], {-0}
    1b74:	a8080007 	stmdage	r8, {r0, r1, r2}
    1b78:	1b000000 	blne	1b80 <__Stack_Size+0x1780>
    1b7c:	0000023e 	andeq	r0, r0, lr, lsr r2
    1b80:	000003f3 	strdeq	r0, [r0], -r3
    1b84:	0007a415 	andeq	sl, r7, r5, lsl r4
    1b88:	000b5908 	andeq	r5, fp, r8, lsl #18
    1b8c:	00000000 	andeq	r0, r0, r0
    1b90:	000d8510 	andeq	r8, sp, r0, lsl r5
    1b94:	03990100 	orrseq	r0, r9, #0, 2
    1b98:	080007b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl}
    1b9c:	00000114 	andeq	r0, r0, r4, lsl r1
    1ba0:	04b69c01 	ldrteq	r9, [r6], #3073	; 0xc01
    1ba4:	86140000 	ldrhi	r0, [r4], -r0
    1ba8:	01000008 	tsteq	r0, r8
    1bac:	005e039b 			; <UNDEFINED> instruction: 0x005e039b
    1bb0:	04060000 	streq	r0, [r6], #-0
    1bb4:	c31c0000 	tstgt	ip, #0
    1bb8:	0100000d 	tsteq	r0, sp
    1bbc:	005e039b 			; <UNDEFINED> instruction: 0x005e039b
    1bc0:	0f000000 	svceq	0x00000000
    1bc4:	00000ca8 	andeq	r0, r0, r8, lsr #25
    1bc8:	4c039c01 	stcmi	12, cr9, [r3], {1}
    1bcc:	14000000 	strne	r0, [r0], #-0
    1bd0:	00000c5b 	andeq	r0, r0, fp, asr ip
    1bd4:	3a039d01 	bcc	e8fe0 <__Stack_Size+0xe8be0>
    1bd8:	53000000 	movwpl	r0, #0
    1bdc:	11000004 	tstne	r0, r4
    1be0:	080007f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, sl}
    1be4:	00000b60 	andeq	r0, r0, r0, ror #22
    1be8:	0000042e 	andeq	r0, r0, lr, lsr #8
    1bec:	02510112 	subseq	r0, r1, #-2147483644	; 0x80000004
    1bf0:	01120074 	tsteq	r2, r4, ror r0
    1bf4:	00300150 	eorseq	r0, r0, r0, asr r1
    1bf8:	0007f811 	andeq	pc, r7, r1, lsl r8	; <UNPREDICTABLE>
    1bfc:	000b6008 	andeq	r6, fp, r8
    1c00:	00044700 	andeq	r4, r4, r0, lsl #14
    1c04:	51011200 	mrspl	r1, R9_usr
    1c08:	12007402 	andne	r7, r0, #33554432	; 0x2000000
    1c0c:	32015001 	andcc	r5, r1, #1
    1c10:	08321500 	ldmdaeq	r2!, {r8, sl, ip}
    1c14:	0b760800 	bleq	1d83c1c <__Stack_Size+0x1d8381c>
    1c18:	3c150000 	ldccc	0, cr0, [r5], {-0}
    1c1c:	92080008 	andls	r0, r8, #8
    1c20:	1500000b 	strne	r0, [r0, #-11]
    1c24:	08000848 	stmdaeq	r0, {r3, r6, fp}
    1c28:	00000ba3 	andeq	r0, r0, r3, lsr #23
    1c2c:	00085c11 	andeq	r5, r8, r1, lsl ip
    1c30:	000bb008 	andeq	fp, fp, r8
    1c34:	00047500 	andeq	r7, r4, r0, lsl #10
    1c38:	51011200 	mrspl	r1, R9_usr
    1c3c:	11003101 	tstne	r0, r1, lsl #2
    1c40:	0800086a 	stmdaeq	r0, {r1, r3, r5, r6, fp}
    1c44:	00000bb0 			; <UNDEFINED> instruction: 0x00000bb0
    1c48:	00000488 	andeq	r0, r0, r8, lsl #9
    1c4c:	01510112 	cmpeq	r1, r2, lsl r1
    1c50:	92150030 	andsls	r0, r5, #48	; 0x30
    1c54:	c6080008 	strgt	r0, [r8], -r8
    1c58:	1500000b 	strne	r0, [r0, #-11]
    1c5c:	08000896 	stmdaeq	r0, {r1, r2, r4, r7, fp}
    1c60:	00000bd7 	ldrdeq	r0, [r0], -r7
    1c64:	0008a815 	andeq	sl, r8, r5, lsl r8
    1c68:	000be208 	andeq	lr, fp, r8, lsl #4
    1c6c:	08ac1500 	stmiaeq	ip!, {r8, sl, ip}
    1c70:	0bf30800 	bleq	ffcc3c78 <SCS_BASE+0x1fcb5c78>
    1c74:	b8150000 	ldmdalt	r5, {}	; <UNPREDICTABLE>
    1c78:	fa080008 	blx	201ca0 <__Stack_Size+0x2018a0>
    1c7c:	0000000b 	andeq	r0, r0, fp
    1c80:	00090610 	andeq	r0, r9, r0, lsl r6
    1c84:	01720100 	cmneq	r2, r0, lsl #2
    1c88:	080008c8 	stmdaeq	r0, {r3, r6, r7, fp}
    1c8c:	000006a2 	andeq	r0, r0, r2, lsr #13
    1c90:	073a9c01 	ldreq	r9, [sl, -r1, lsl #24]!
    1c94:	86140000 	ldrhi	r0, [r4], -r0
    1c98:	01000008 	tsteq	r0, r8
    1c9c:	005e0174 	subseq	r0, lr, r4, ror r1
    1ca0:	04760000 	ldrbteq	r0, [r6], #-0
    1ca4:	8e140000 	cdphi	0, 1, cr0, cr4, cr0, {0}
    1ca8:	01000010 	tsteq	r0, r0, lsl r0
    1cac:	005e0174 	subseq	r0, lr, r4, ror r1
    1cb0:	05740000 	ldrbeq	r0, [r4, #-0]!
    1cb4:	d4140000 	ldrle	r0, [r4], #-0
    1cb8:	0100000e 	tsteq	r0, lr
    1cbc:	005e0174 	subseq	r0, lr, r4, ror r1
    1cc0:	05d70000 	ldrbeq	r0, [r7]
    1cc4:	8e140000 	cdphi	0, 1, cr0, cr4, cr0, {0}
    1cc8:	0100000e 	tsteq	r0, lr
    1ccc:	005e0174 	subseq	r0, lr, r4, ror r1
    1cd0:	05ea0000 	strbeq	r0, [sl, #0]!
    1cd4:	ca140000 	bgt	501cdc <__Stack_Size+0x5018dc>
    1cd8:	0100000e 	tsteq	r0, lr
    1cdc:	005e0174 	subseq	r0, lr, r4, ror r1
    1ce0:	06360000 	ldrteq	r0, [r6], -r0
    1ce4:	54140000 	ldrpl	r0, [r4], #-0
    1ce8:	0100000e 	tsteq	r0, lr
    1cec:	005e0174 	subseq	r0, lr, r4, ror r1
    1cf0:	067a0000 	ldrbteq	r0, [sl], -r0
    1cf4:	8f140000 	svchi	0x00140000
    1cf8:	0100000f 	tsteq	r0, pc
    1cfc:	005e0174 	subseq	r0, lr, r4, ror r1
    1d00:	068d0000 	streq	r0, [sp], r0
    1d04:	961d0000 	ldrls	r0, [sp], -r0
    1d08:	01000010 	tsteq	r0, r0, lsl r0
    1d0c:	7d1d0196 	ldfvcs	f0, [sp, #-600]	; 0xfffffda8
    1d10:	0100000f 	tsteq	r0, pc
    1d14:	401e0197 	mulsmi	lr, r7, r1
    1d18:	ad000000 	stcge	0, cr0, [r0, #-0]
    1d1c:	14000005 	strne	r0, [r0], #-5
    1d20:	00000f6b 	andeq	r0, r0, fp, ror #30
    1d24:	5e020701 	cdppl	7, 0, cr0, cr2, cr1, {0}
    1d28:	ad000000 	stcge	0, cr0, [r0, #-0]
    1d2c:	14000006 	strne	r0, [r0], #-6
    1d30:	00001069 	andeq	r1, r0, r9, rrx
    1d34:	5e020701 	cdppl	7, 0, cr0, cr2, cr1, {0}
    1d38:	c0000000 	andgt	r0, r0, r0
    1d3c:	14000006 	strne	r0, [r0], #-6
    1d40:	00000ee0 	andeq	r0, r0, r0, ror #29
    1d44:	5e020701 	cdppl	7, 0, cr0, cr2, cr1, {0}
    1d48:	d3000000 	movwle	r0, #0
    1d4c:	0f000006 	svceq	0x00000006
    1d50:	00000e31 	andeq	r0, r0, r1, lsr lr
    1d54:	5e020701 	cdppl	7, 0, cr0, cr2, cr1, {0}
    1d58:	0f000000 	svceq	0x00000000
    1d5c:	00000cc0 	andeq	r0, r0, r0, asr #25
    1d60:	5e020701 	cdppl	7, 0, cr0, cr2, cr1, {0}
    1d64:	1f000000 	svcne	0x00000000
    1d68:	08000bd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, fp}
    1d6c:	00000c01 	andeq	r0, r0, r1, lsl #24
    1d70:	01500112 	cmpeq	r0, r2, lsl r1
    1d74:	20000032 	andcs	r0, r0, r2, lsr r0
    1d78:	08000c00 	stmdaeq	r0, {sl, fp}
    1d7c:	00000054 	andeq	r0, r0, r4, asr r0
    1d80:	000005db 	ldrdeq	r0, [r0], -fp
    1d84:	000e0714 	andeq	r0, lr, r4, lsl r7
    1d88:	025d0100 	subseq	r0, sp, #0, 2
    1d8c:	0000005e 	andeq	r0, r0, lr, asr r0
    1d90:	000006e6 	andeq	r0, r0, r6, ror #13
    1d94:	000fb314 	andeq	fp, pc, r4, lsl r3	; <UNPREDICTABLE>
    1d98:	025d0100 	subseq	r0, sp, #0, 2
    1d9c:	0000005e 	andeq	r0, r0, lr, asr r0
    1da0:	00000711 	andeq	r0, r0, r1, lsl r7
    1da4:	0daa2000 	stceq	0, cr2, [sl]
    1da8:	00ae0800 	adceq	r0, lr, r0, lsl #16
    1dac:	061b0000 	ldreq	r0, [fp], -r0
    1db0:	d3140000 	tstle	r4, #0
    1db4:	0100000d 	tsteq	r0, sp
    1db8:	005e0298 			; <UNDEFINED> instruction: 0x005e0298
    1dbc:	073b0000 	ldreq	r0, [fp, -r0]!
    1dc0:	51140000 	tstpl	r4, r0
    1dc4:	0100000d 	tsteq	r0, sp
    1dc8:	004c0299 	umaaleq	r0, ip, r9, r2
    1dcc:	077c0000 	ldrbeq	r0, [ip, -r0]!
    1dd0:	b2150000 	andslt	r0, r5, #0
    1dd4:	1208000d 	andne	r0, r8, #13
    1dd8:	1500000c 	strne	r0, [r0, #-12]
    1ddc:	08000dc2 	stmdaeq	r0, {r1, r6, r7, r8, sl, fp}
    1de0:	00000c1d 	andeq	r0, r0, sp, lsl ip
    1de4:	090a1500 	stmdbeq	sl, {r8, sl, ip}
    1de8:	0c280800 	stceq	8, cr0, [r8], #-0
    1dec:	50110000 	andspl	r0, r1, r0
    1df0:	0108000a 	tsteq	r8, sl
    1df4:	3700000c 	strcc	r0, [r0, -ip]
    1df8:	12000006 	andne	r0, r0, #6
    1dfc:	32015001 	andcc	r5, r1, #1
    1e00:	0c621500 	cfstr64eq	mvdx1, [r2], #-0
    1e04:	033a0800 	teqeq	sl, #0, 16
    1e08:	68110000 	ldmdavs	r1, {}	; <UNPREDICTABLE>
    1e0c:	2508000c 	strcs	r0, [r8, #-12]
    1e10:	54000002 	strpl	r0, [r0], #-2
    1e14:	12000006 	andne	r0, r0, #6
    1e18:	75025001 	strvc	r5, [r2, #-1]
    1e1c:	72150000 	andsvc	r0, r5, #0
    1e20:	f108000c 	cps	#12
    1e24:	15000002 	strne	r0, [r0, #-2]
    1e28:	08000c76 	stmdaeq	r0, {r1, r2, r4, r5, r6, sl, fp}
    1e2c:	000003c6 	andeq	r0, r0, r6, asr #7
    1e30:	000e8a15 	andeq	r8, lr, r5, lsl sl
    1e34:	000b5908 	andeq	r5, fp, r8, lsl #18
    1e38:	0e941100 	fmleqs	f1, f4, f0
    1e3c:	0ac00800 	beq	ff003e44 <SCS_BASE+0x1eff5e44>
    1e40:	068d0000 	streq	r0, [sp], r0
    1e44:	01120000 	tsteq	r2, r0
    1e48:	000a0351 	andeq	r0, sl, r1, asr r3
    1e4c:	50011202 	andpl	r1, r1, r2, lsl #4
    1e50:	10000c05 	andne	r0, r0, r5, lsl #24
    1e54:	11004001 	tstne	r0, r1
    1e58:	08000e9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r9, sl, fp}
    1e5c:	00000ae0 	andeq	r0, r0, r0, ror #21
    1e60:	000006aa 	andeq	r0, r0, sl, lsr #13
    1e64:	02510112 	subseq	r0, r1, #-2147483644	; 0x80000004
    1e68:	01122008 	tsteq	r2, r8
    1e6c:	000c0550 	andeq	r0, ip, r0, asr r5
    1e70:	0040010c 	subeq	r0, r0, ip, lsl #2
    1e74:	000ea811 	andeq	sl, lr, r1, lsl r8
    1e78:	000af608 	andeq	pc, sl, r8, lsl #12
    1e7c:	0006c800 	andeq	ip, r6, r0, lsl #16
    1e80:	51011200 	mrspl	r1, R9_usr
    1e84:	02000a03 	andeq	r0, r0, #12288	; 0x3000
    1e88:	05500112 	ldrbeq	r0, [r0, #-274]	; 0x112
    1e8c:	0110000c 	tsteq	r0, ip
    1e90:	bc110040 	ldclt	0, cr0, [r1], {64}	; 0x40
    1e94:	0c08000e 	stceq	0, cr0, [r8], {14}
    1e98:	df00000b 	svcle	0x0000000b
    1e9c:	12000006 	andne	r0, r0, #6
    1ea0:	0c055001 	stceq	0, cr5, [r5], {1}
    1ea4:	40013800 	andmi	r3, r1, r0, lsl #16
    1ea8:	0ec81100 	poleqe	f1, f0, f0
    1eac:	0b280800 	bleq	a03eb4 <__Stack_Size+0xa03ab4>
    1eb0:	07020000 	streq	r0, [r2, -r0]
    1eb4:	01120000 	tsteq	r2, r0
    1eb8:	12310152 	eorsne	r0, r1, #-2147483628	; 0x80000014
    1ebc:	0a035101 	beq	d62c8 <__Stack_Size+0xd5ec8>
    1ec0:	01120626 	tsteq	r2, r6, lsr #12
    1ec4:	000c0550 	andeq	r0, ip, r0, asr r5
    1ec8:	00400138 	subeq	r0, r0, r8, lsr r1
    1ecc:	000f1e15 	andeq	r1, pc, r5, lsl lr	; <UNPREDICTABLE>
    1ed0:	000b4308 	andeq	r4, fp, r8, lsl #6
    1ed4:	0f341500 	svceq	0x00341500
    1ed8:	0c330800 	ldceq	8, cr0, [r3], #-0
    1edc:	5c110000 	ldcpl	0, cr0, [r1], {-0}
    1ee0:	2508000f 	strcs	r0, [r8, #-15]
    1ee4:	27000002 	strcs	r0, [r0, -r2]
    1ee8:	12000007 	andne	r0, r0, #7
    1eec:	30015001 	andcc	r5, r1, r1
    1ef0:	0f601500 	svceq	0x00601500
    1ef4:	0c440800 	mcrreq	8, 0, r0, r4, cr0
    1ef8:	68150000 	ldmdavs	r5, {}	; <UNPREDICTABLE>
    1efc:	2508000f 	strcs	r0, [r8, #-15]
    1f00:	00000002 	andeq	r0, r0, r2
    1f04:	00005e21 	andeq	r5, r0, r1, lsr #28
    1f08:	00074a00 	andeq	r4, r7, r0, lsl #20
    1f0c:	00ce2200 	sbceq	r2, lr, r0, lsl #4
    1f10:	00ff0000 	rscseq	r0, pc, r0
    1f14:	000ea023 	andeq	sl, lr, r3, lsr #32
    1f18:	01200100 			; <UNDEFINED> instruction: 0x01200100
    1f1c:	0000075c 	andeq	r0, r0, ip, asr r7
    1f20:	067e0305 	ldrbteq	r0, [lr], -r5, lsl #6
    1f24:	3a052000 	bcc	149f2c <__Stack_Size+0x149b2c>
    1f28:	23000007 	movwcs	r0, #7
    1f2c:	00000c1a 	andeq	r0, r0, sl, lsl ip
    1f30:	73012101 	movwvc	r2, #4353	; 0x1101
    1f34:	05000007 	streq	r0, [r0, #-7]
    1f38:	000a8a03 	andeq	r8, sl, r3, lsl #20
    1f3c:	073a0520 	ldreq	r0, [sl, -r0, lsr #10]!
    1f40:	1a230000 	bne	8c1f48 <__Stack_Size+0x8c1b48>
    1f44:	0100000e 	tsteq	r0, lr
    1f48:	078a0122 	streq	r0, [sl, r2, lsr #2]
    1f4c:	03050000 	movweq	r0, #20480	; 0x5000
    1f50:	2000067d 	andcs	r0, r0, sp, ror r6
    1f54:	00005e05 	andeq	r5, r0, r5, lsl #28
    1f58:	103b2300 	eorsne	r2, fp, r0, lsl #6
    1f5c:	23010000 	movwcs	r0, #4096	; 0x1000
    1f60:	00078a01 	andeq	r8, r7, r1, lsl #20
    1f64:	7c030500 	cfstr32vc	mvfx0, [r3], {-0}
    1f68:	23200006 			; <UNDEFINED> instruction: 0x23200006
    1f6c:	00000cce 	andeq	r0, r0, lr, asr #25
    1f70:	8a012401 	bhi	4af7c <__Stack_Size+0x4ab7c>
    1f74:	05000007 	streq	r0, [r0, #-7]
    1f78:	000a8903 	andeq	r8, sl, r3, lsl #18
    1f7c:	0ef52320 	cdpeq	3, 15, cr2, cr5, cr0, {1}
    1f80:	25010000 	strcs	r0, [r1, #-0]
    1f84:	00078a01 	andeq	r8, r7, r1, lsl #20
    1f88:	88030500 	stmdahi	r3, {r8, sl}
    1f8c:	2320000a 			; <UNDEFINED> instruction: 0x2320000a
    1f90:	00000fd3 	ldrdeq	r0, [r0], -r3
    1f94:	d7012701 	strle	r2, [r1, -r1, lsl #14]
    1f98:	05000007 	streq	r0, [r0, #-7]
    1f9c:	00078003 	andeq	r8, r7, r3
    1fa0:	073a0520 	ldreq	r0, [sl, -r0, lsr #10]!
    1fa4:	77230000 	strvc	r0, [r3, -r0]!
    1fa8:	0100000d 	tsteq	r0, sp
    1fac:	07ee0128 	strbeq	r0, [lr, r8, lsr #2]!
    1fb0:	03050000 	movweq	r0, #20480	; 0x5000
    1fb4:	20000312 	andcs	r0, r0, r2, lsl r3
    1fb8:	00073a05 	andeq	r3, r7, r5, lsl #20
    1fbc:	0c612300 	stcleq	3, cr2, [r1], #-0
    1fc0:	29010000 	stmdbcs	r1, {}	; <UNPREDICTABLE>
    1fc4:	00078a01 	andeq	r8, r7, r1, lsl #20
    1fc8:	7f030500 	svcvc	0x00030500
    1fcc:	23200007 			; <UNDEFINED> instruction: 0x23200007
    1fd0:	00001051 	andeq	r1, r0, r1, asr r0
    1fd4:	8a012a01 	bhi	4c7e0 <__Stack_Size+0x4c3e0>
    1fd8:	05000007 	streq	r0, [r0, #-7]
    1fdc:	00077e03 	andeq	r7, r7, r3, lsl #28
    1fe0:	0be92320 	bleq	ffa4ac68 <SCS_BASE+0x1fa3cc68>
    1fe4:	2b010000 	blcs	41fec <__Stack_Size+0x41bec>
    1fe8:	00078a01 	andeq	r8, r7, r1, lsl #20
    1fec:	10030500 	andne	r0, r3, r0, lsl #10
    1ff0:	23200003 			; <UNDEFINED> instruction: 0x23200003
    1ff4:	00000d05 	andeq	r0, r0, r5, lsl #26
    1ff8:	8a012c01 	bhi	4d004 <__Stack_Size+0x4cc04>
    1ffc:	05000007 	streq	r0, [r0, #-7]
    2000:	00031103 	andeq	r1, r3, r3, lsl #2
    2004:	0df92320 	ldcleq	3, cr2, [r9, #128]!	; 0x80
    2008:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    200c:	00084d01 	andeq	r4, r8, r1, lsl #26
    2010:	88030500 	stmdahi	r3, {r8, sl}
    2014:	05200009 	streq	r0, [r0, #-9]!
    2018:	0000073a 	andeq	r0, r0, sl, lsr r7
    201c:	000ffc23 	andeq	pc, pc, r3, lsr #24
    2020:	012f0100 			; <UNDEFINED> instruction: 0x012f0100
    2024:	00000864 	andeq	r0, r0, r4, ror #16
    2028:	05730305 	ldrbeq	r0, [r3, #-773]!	; 0x305
    202c:	3a052000 	bcc	14a034 <__Stack_Size+0x149c34>
    2030:	23000007 	movwcs	r0, #7
    2034:	00001075 	andeq	r1, r0, r5, ror r0
    2038:	8a013001 	bhi	4e044 <__Stack_Size+0x4dc44>
    203c:	05000007 	streq	r0, [r0, #-7]
    2040:	00098703 	andeq	r8, r9, r3, lsl #14
    2044:	0f532320 	svceq	0x00532320
    2048:	31010000 	mrscc	r0, (UNDEF: 1)
    204c:	00078a01 	andeq	r8, r7, r1, lsl #20
    2050:	86030500 	strhi	r0, [r3], -r0, lsl #10
    2054:	23200009 			; <UNDEFINED> instruction: 0x23200009
    2058:	00001022 	andeq	r1, r0, r2, lsr #32
    205c:	8a013201 	bhi	4e868 <__Stack_Size+0x4e468>
    2060:	05000007 	streq	r0, [r0, #-7]
    2064:	00057203 	andeq	r7, r5, r3, lsl #4
    2068:	0c022320 	stceq	3, cr2, [r2], {32}
    206c:	33010000 	movwcc	r0, #4096	; 0x1000
    2070:	00078a01 	andeq	r8, r7, r1, lsl #20
    2074:	85030500 	strhi	r0, [r3, #-1280]	; 0x500
    2078:	23200009 			; <UNDEFINED> instruction: 0x23200009
    207c:	00000e65 	andeq	r0, r0, r5, ror #28
    2080:	8a013501 	bhi	4f48c <__Stack_Size+0x4f08c>
    2084:	05000007 	streq	r0, [r0, #-7]
    2088:	00098403 	andeq	r8, r9, r3, lsl #8
    208c:	0bd62320 	bleq	ff58ad14 <SCS_BASE+0x1f57cd14>
    2090:	36010000 	strcc	r0, [r1], -r0
    2094:	00078a01 	andeq	r8, r7, r1, lsl #20
    2098:	73030500 	movwvc	r0, #13568	; 0x3500
    209c:	23200006 			; <UNDEFINED> instruction: 0x23200006
    20a0:	000009ca 	andeq	r0, r0, sl, asr #19
    20a4:	8a013901 	bhi	504b0 <__Stack_Size+0x500b0>
    20a8:	05000007 	streq	r0, [r0, #-7]
    20ac:	00067b03 	andeq	r7, r6, r3, lsl #22
    20b0:	005e2120 	subseq	r2, lr, r0, lsr #2
    20b4:	08f70000 	ldmeq	r7!, {}^	; <UNPREDICTABLE>
    20b8:	ce220000 	cdpgt	0, 2, cr0, cr2, cr0, {0}
    20bc:	17000000 	strne	r0, [r0, -r0]
    20c0:	089f2400 	ldmeq	pc, {sl, sp}	; <UNPREDICTABLE>
    20c4:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    20c8:	000008e7 	andeq	r0, r0, r7, ror #17
    20cc:	010e0305 	tsteq	lr, r5, lsl #6
    20d0:	5e212000 	cdppl	0, 2, cr2, cr1, cr0, {0}
    20d4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    20d8:	22000009 	andcs	r0, r0, #9
    20dc:	000000ce 	andeq	r0, r0, lr, asr #1
    20e0:	a223005a 	eorge	r0, r3, #90	; 0x5a
    20e4:	01000004 	tsteq	r0, r4
    20e8:	092a0149 	stmdbeq	sl!, {r0, r3, r6, r8}
    20ec:	03050000 	movweq	r0, #20480	; 0x5000
    20f0:	20000513 	andcs	r0, r0, r3, lsl r5
    20f4:	00090805 	andeq	r0, r9, r5, lsl #16
    20f8:	08df2300 	ldmeq	pc, {r8, r9, sp}^	; <UNPREDICTABLE>
    20fc:	4b010000 	blmi	42104 <__Stack_Size+0x41d04>
    2100:	00005e01 	andeq	r5, r0, r1, lsl #28
    2104:	81030500 	tsthi	r3, r0, lsl #10
    2108:	23200008 			; <UNDEFINED> instruction: 0x23200008
    210c:	00000db8 			; <UNDEFINED> instruction: 0x00000db8
    2110:	8a014c01 	bhi	5511c <__Stack_Size+0x54d1c>
    2114:	05000007 	streq	r0, [r0, #-7]
    2118:	00067503 	andeq	r7, r6, r3, lsl #10
    211c:	0dad2320 	stceq	3, cr2, [sp, #128]!	; 0x80
    2120:	4d010000 	stcmi	0, cr0, [r1, #-0]
    2124:	00078a01 	andeq	r8, r7, r1, lsl #20
    2128:	76030500 	strvc	r0, [r3], -r0, lsl #10
    212c:	23200006 			; <UNDEFINED> instruction: 0x23200006
    2130:	00000da2 	andeq	r0, r0, r2, lsr #27
    2134:	8a014e01 	bhi	55940 <__Stack_Size+0x55540>
    2138:	05000007 	streq	r0, [r0, #-7]
    213c:	00067703 	andeq	r7, r6, r3, lsl #14
    2140:	0d2b2320 	stceq	3, cr2, [fp, #-128]!	; 0xffffff80
    2144:	4f010000 	svcmi	0x00010000
    2148:	00078a01 	andeq	r8, r7, r1, lsl #20
    214c:	78030500 	stmdavc	r3, {r8, sl}
    2150:	23200006 			; <UNDEFINED> instruction: 0x23200006
    2154:	00000cfb 	strdeq	r0, [r0], -fp
    2158:	8a015001 	bhi	56164 <__Stack_Size+0x55d64>
    215c:	05000007 	streq	r0, [r0, #-7]
    2160:	00067903 	andeq	r7, r6, r3, lsl #18
    2164:	0cea2320 	stcleq	3, cr2, [sl], #128	; 0x80
    2168:	51010000 	mrspl	r0, (UNDEF: 1)
    216c:	00078a01 	andeq	r8, r7, r1, lsl #20
    2170:	7a030500 	bvc	c3578 <__Stack_Size+0xc3178>
    2174:	23200006 			; <UNDEFINED> instruction: 0x23200006
    2178:	00000d99 	muleq	r0, r9, sp
    217c:	8a015201 	bhi	56988 <__Stack_Size+0x56588>
    2180:	05000007 	streq	r0, [r0, #-7]
    2184:	00088003 	andeq	r8, r8, r3
    2188:	005e2120 	subseq	r2, lr, r0, lsr #2
    218c:	09d50000 	ldmibeq	r5, {}^	; <UNPREDICTABLE>
    2190:	ce220000 	cdpgt	0, 2, cr0, cr2, cr0, {0}
    2194:	59000000 	stmdbpl	r0, {}	; <UNPREDICTABLE>
    2198:	0000ce22 	andeq	ip, r0, r2, lsr #28
    219c:	24000100 	strcs	r0, [r0], #-256	; 0x100
    21a0:	00000c49 	andeq	r0, r0, r9, asr #24
    21a4:	09bf2e01 	ldmibeq	pc!, {r0, r9, sl, fp, sp}	; <UNPREDICTABLE>
    21a8:	03050000 	movweq	r0, #20480	; 0x5000
    21ac:	2000005a 	andcs	r0, r0, sl, asr r0
    21b0:	00005e21 	andeq	r5, r0, r1, lsr #28
    21b4:	0009f600 	andeq	pc, r9, r0, lsl #12
    21b8:	00ce2200 	sbceq	r2, lr, r0, lsl #4
    21bc:	00590000 	subseq	r0, r9, r0
    21c0:	000d5c24 	andeq	r5, sp, r4, lsr #24
    21c4:	e68f0100 	str	r0, [pc], r0, lsl #2
    21c8:	05000009 	streq	r0, [r0, #-9]
    21cc:	00000003 	andeq	r0, r0, r3
    21d0:	0e992320 	cdpeq	3, 9, cr2, cr9, cr0, {1}
    21d4:	3b010000 	blcc	421dc <__Stack_Size+0x41ddc>
    21d8:	00005e01 	andeq	r5, r0, r1, lsl #28
    21dc:	70030500 	andvc	r0, r3, r0, lsl #10
    21e0:	23200005 			; <UNDEFINED> instruction: 0x23200005
    21e4:	00000cae 	andeq	r0, r0, lr, lsr #25
    21e8:	5e013d01 	cdppl	13, 0, cr3, cr1, cr1, {0}
    21ec:	05000000 	streq	r0, [r0, #-0]
    21f0:	00056e03 	andeq	r6, r5, r3, lsl #28
    21f4:	0c7a2320 	ldcleq	3, cr2, [sl], #-128	; 0xffffff80
    21f8:	3f010000 	svccc	0x00010000
    21fc:	00005e01 	andeq	r5, r0, r1, lsl #28
    2200:	6f030500 	svcvs	0x00030500
    2204:	23200005 			; <UNDEFINED> instruction: 0x23200005
    2208:	00000dec 	andeq	r0, r0, ip, ror #27
    220c:	4f014101 	svcmi	0x00014101
    2210:	0500000a 	streq	r0, [r0, #-10]
    2214:	00041303 	andeq	r1, r4, r3, lsl #6
    2218:	073a0520 	ldreq	r0, [sl, -r0, lsr #10]!
    221c:	35230000 	strcc	r0, [r3, #-0]!
    2220:	0100000d 	tsteq	r0, sp
    2224:	005e0143 	subseq	r0, lr, r3, asr #2
    2228:	03050000 	movweq	r0, #20480	; 0x5000
    222c:	20000412 	andcs	r0, r0, r2, lsl r4
    2230:	000e7823 	andeq	r7, lr, r3, lsr #16
    2234:	01450100 	mrseq	r0, (UNDEF: 85)
    2238:	0000005e 	andeq	r0, r0, lr, asr r0
    223c:	05710305 	ldrbeq	r0, [r1, #-773]!	; 0x305
    2240:	22232000 	eorcs	r2, r3, #0
    2244:	0100000f 	tsteq	r0, pc
    2248:	005e0146 	subseq	r0, lr, r6, asr #2
    224c:	03050000 	movweq	r0, #20480	; 0x5000
    2250:	20000983 	andcs	r0, r0, r3, lsl #19
    2254:	000eb523 	andeq	fp, lr, r3, lsr #10
    2258:	01460100 	mrseq	r0, (UNDEF: 86)
    225c:	0000005e 	andeq	r0, r0, lr, asr r0
    2260:	09820305 	stmibeq	r2, {r0, r2, r8, r9}
    2264:	43232000 			; <UNDEFINED> instruction: 0x43232000
    2268:	0100000f 	tsteq	r0, pc
    226c:	073a0147 	ldreq	r0, [sl, -r7, asr #2]!
    2270:	03050000 	movweq	r0, #20480	; 0x5000
    2274:	20000882 	andcs	r0, r0, r2, lsl #17
    2278:	000fbb23 	andeq	fp, pc, r3, lsr #22
    227c:	01590100 	cmpeq	r9, r0, lsl #2
    2280:	0000005e 	andeq	r0, r0, lr, asr r0
    2284:	06740305 	ldrbteq	r0, [r4], -r5, lsl #6
    2288:	0b252000 	bleq	94a290 <__Stack_Size+0x949e90>
    228c:	0500000f 	streq	r0, [r0, #-15]
    2290:	00005edf 	ldrdeq	r5, [r0], -pc	; <UNPREDICTABLE>
    2294:	000ada00 	andeq	sp, sl, r0, lsl #20
    2298:	0ada2600 	beq	ff68baa0 <SCS_BASE+0x1f67daa0>
    229c:	4c260000 	stcmi	0, cr0, [r6], #-0
    22a0:	00000000 	andeq	r0, r0, r0
    22a4:	013a0427 	teqeq	sl, r7, lsr #8
    22a8:	fe280000 	cdp2	0, 2, cr0, cr8, cr0, {0}
    22ac:	0500000a 	streq	r0, [r0, #-10]
    22b0:	000af6e2 	andeq	pc, sl, r2, ror #13
    22b4:	0ada2600 	beq	ff68babc <SCS_BASE+0x1f67dabc>
    22b8:	4c260000 	stcmi	0, cr0, [r6], #-0
    22bc:	00000000 	andeq	r0, r0, r0
    22c0:	000b1828 	andeq	r1, fp, r8, lsr #16
    22c4:	0ce10500 	cfstr64eq	mvdx0, [r1]
    22c8:	2600000b 	strcs	r0, [r0], -fp
    22cc:	00000ada 	ldrdeq	r0, [r0], -sl
    22d0:	00004c26 	andeq	r4, r0, r6, lsr #24
    22d4:	68280000 	stmdavs	r8!, {}	; <UNPREDICTABLE>
    22d8:	0600000d 	streq	r0, [r0], -sp
    22dc:	000b22ec 	andeq	r2, fp, ip, ror #5
    22e0:	0b222600 	bleq	88bae8 <__Stack_Size+0x88b6e8>
    22e4:	4c260000 	stcmi	0, cr0, [r6], #-0
    22e8:	00000000 	andeq	r0, r0, r0
    22ec:	02040427 	andeq	r0, r4, #654311424	; 0x27000000
    22f0:	c4280000 	strtgt	r0, [r8], #-0
    22f4:	0600000f 	streq	r0, [r0], -pc
    22f8:	000b43e5 	andeq	r4, fp, r5, ror #7
    22fc:	0b222600 	bleq	88bb04 <__Stack_Size+0x88b704>
    2300:	4c260000 	stcmi	0, cr0, [r6], #-0
    2304:	26000000 	strcs	r0, [r0], -r0
    2308:	000000a4 	andeq	r0, r0, r4, lsr #1
    230c:	100a2800 	andne	r2, sl, r0, lsl #16
    2310:	71070000 	mrsvc	r0, (UNDEF: 7)
    2314:	00000b59 	andeq	r0, r0, r9, asr fp
    2318:	00004c26 	andeq	r4, r0, r6, lsr #24
    231c:	004c2600 	subeq	r2, ip, r0, lsl #12
    2320:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    2324:	00000d1d 	andeq	r0, r0, sp, lsl sp
    2328:	97281b0d 	strls	r1, [r8, -sp, lsl #22]!
    232c:	0800000b 	stmdaeq	r0, {r0, r1, r3}
    2330:	000b76d0 	ldrdeq	r7, [fp], -r0
    2334:	005e2600 	subseq	r2, lr, r0, lsl #12
    2338:	3a260000 	bcc	982340 <__Stack_Size+0x981f40>
    233c:	00000000 	andeq	r0, r0, r0
    2340:	000b8325 	andeq	r8, fp, r5, lsr #6
    2344:	8b0f0900 	blhi	3c474c <__Stack_Size+0x3c434c>
    2348:	8b00000b 	blhi	237c <__Stack_Size+0x1f7c>
    234c:	2600000b 	strcs	r0, [r0], -fp
    2350:	00000b8b 	andeq	r0, r0, fp, lsl #23
    2354:	05042a00 	streq	r2, [r4, #-2560]	; 0xa00
    2358:	00746e69 	rsbseq	r6, r4, r9, ror #28
    235c:	00087828 	andeq	r7, r8, r8, lsr #16
    2360:	a3290a00 			; <UNDEFINED> instruction: 0xa3290a00
    2364:	2600000b 	strcs	r0, [r0], -fp
    2368:	000000c3 	andeq	r0, r0, r3, asr #1
    236c:	0f2f2b00 	svceq	0x002f2b00
    2370:	230d0000 	movwcs	r0, #53248	; 0xd000
    2374:	00000bb0 			; <UNDEFINED> instruction: 0x00000bb0
    2378:	7b28002c 	blvc	a02430 <__Stack_Size+0xa02030>
    237c:	0b000001 	bleq	2388 <__Stack_Size+0x1f88>
    2380:	000bc622 	andeq	ip, fp, r2, lsr #12
    2384:	005e2600 	subseq	r2, lr, r0, lsl #12
    2388:	c3260000 			; <UNDEFINED> instruction: 0xc3260000
    238c:	00000000 	andeq	r0, r0, r0
    2390:	0009ac28 	andeq	sl, r9, r8, lsr #24
    2394:	d71b0c00 	ldrle	r0, [fp, -r0, lsl #24]
    2398:	2600000b 	strcs	r0, [r0], -fp
    239c:	0000005e 	andeq	r0, r0, lr, asr r0
    23a0:	091a2d00 	ldmdbeq	sl, {r8, sl, fp, sp}
    23a4:	1f0c0000 	svcne	0x000c0000
    23a8:	0000005e 	andeq	r0, r0, lr, asr r0
    23ac:	00092928 	andeq	r2, r9, r8, lsr #18
    23b0:	f31d0c00 			; <UNDEFINED> instruction: 0xf31d0c00
    23b4:	2600000b 	strcs	r0, [r0], -fp
    23b8:	0000005e 	andeq	r0, r0, lr, asr r0
    23bc:	09642900 	stmdbeq	r4!, {r8, fp, sp}^
    23c0:	200c0000 	andcs	r0, ip, r0
    23c4:	00088d29 	andeq	r8, r8, r9, lsr #26
    23c8:	28210c00 	stmdacs	r1!, {sl, fp}
    23cc:	00000cf4 	strdeq	r0, [r0], -r4
    23d0:	0c12250a 	cfldr32eq	mvfx2, [r2], {10}
    23d4:	3a260000 	bcc	9823dc <__Stack_Size+0x981fdc>
    23d8:	00000000 	andeq	r0, r0, r0
    23dc:	000a362d 	andeq	r3, sl, sp, lsr #12
    23e0:	8b100900 	blhi	4047e8 <__Stack_Size+0x4043e8>
    23e4:	2d00000b 	stccs	0, cr0, [r0, #-44]	; 0xffffffd4
    23e8:	00000a92 	muleq	r0, r2, sl
    23ec:	0b8b1109 	bleq	fe2c6818 <SCS_BASE+0x1e2b8818>
    23f0:	0d2d0000 	stceq	0, cr0, [sp, #-0]
    23f4:	0900000b 	stmdbeq	r0, {r0, r1, r3}
    23f8:	00005712 	andeq	r5, r0, r2, lsl r7
    23fc:	08712800 	ldmdaeq	r1!, {fp, sp}^
    2400:	240a0000 	strcs	r0, [sl], #-0
    2404:	00000c44 	andeq	r0, r0, r4, asr #24
    2408:	00003a26 	andeq	r3, r0, r6, lsr #20
    240c:	882e0000 	stmdahi	lr!, {}	; <UNPREDICTABLE>
    2410:	0e00000c 	cdpeq	0, 0, cr0, cr0, cr12, {0}
    2414:	8a000110 	bhi	285c <__Stack_Size+0x245c>
    2418:	04000001 	streq	r0, [r0], #-1
    241c:	000a5400 	andeq	r5, sl, r0, lsl #8
    2420:	b2010400 	andlt	r0, r1, #0, 8
    2424:	01000004 	tsteq	r0, r4
    2428:	000010ad 	andeq	r1, r0, sp, lsr #1
    242c:	00000660 	andeq	r0, r0, r0, ror #12
    2430:	08000f6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, sl, fp}
    2434:	00000030 	andeq	r0, r0, r0, lsr r0
    2438:	000009fb 	strdeq	r0, [r0], -fp
    243c:	c1050402 	tstgt	r5, r2, lsl #8
    2440:	02000005 	andeq	r0, r0, #5
    2444:	05920502 	ldreq	r0, [r2, #1282]	; 0x502
    2448:	01020000 	mrseq	r0, (UNDEF: 2)
    244c:	0006f806 	andeq	pc, r6, r6, lsl #16
    2450:	33750300 	cmncc	r5, #0, 6
    2454:	27020032 	smladxcs	r2, r2, r0, r0
    2458:	00000045 	andeq	r0, r0, r5, asr #32
    245c:	23070402 	movwcs	r0, #29698	; 0x7402
    2460:	03000006 	movweq	r0, #6
    2464:	00363175 	eorseq	r3, r6, r5, ror r1
    2468:	00572802 	subseq	r2, r7, r2, lsl #16
    246c:	02020000 	andeq	r0, r2, #0
    2470:	0007da07 	andeq	sp, r7, r7, lsl #20
    2474:	38750300 	ldmdacc	r5!, {r8, r9}^
    2478:	68290200 	stmdavs	r9!, {r9}
    247c:	02000000 	andeq	r0, r0, #0
    2480:	06f60801 	ldrbteq	r0, [r6], r1, lsl #16
    2484:	7a040000 	bvc	10248c <__Stack_Size+0x10208c>
    2488:	0200000a 	andeq	r0, r0, #10
    248c:	00007a2f 	andeq	r7, r0, pc, lsr #20
    2490:	00450500 	subeq	r0, r5, r0, lsl #10
    2494:	01060000 	mrseq	r0, (UNDEF: 6)
    2498:	00943902 	addseq	r3, r4, r2, lsl #18
    249c:	33070000 	movwcc	r0, #28672	; 0x7000
    24a0:	0000000c 	andeq	r0, r0, ip
    24a4:	54455308 	strbpl	r5, [r5], #-776	; 0x308
    24a8:	02000100 	andeq	r0, r0, #0, 2
    24ac:	061a0704 	ldreq	r0, [sl], -r4, lsl #14
    24b0:	1c090000 	stcne	0, cr0, [r9], {-0}
    24b4:	00014e03 	andeq	r4, r1, r3, lsl #28
    24b8:	0a000001 	beq	24c4 <__Stack_Size+0x20c4>
    24bc:	004c5243 	subeq	r5, ip, r3, asr #4
    24c0:	6f015003 	svcvs	0x00015003
    24c4:	00000000 	andeq	r0, r0, r0
    24c8:	4852430a 	ldmdami	r2, {r1, r3, r8, r9, lr}^
    24cc:	01510300 	cmpeq	r1, r0, lsl #6
    24d0:	0000006f 	andeq	r0, r0, pc, rrx
    24d4:	44490a04 	strbmi	r0, [r9], #-2564	; 0xa04
    24d8:	52030052 	andpl	r0, r3, #82	; 0x52
    24dc:	00006f01 	andeq	r6, r0, r1, lsl #30
    24e0:	4f0a0800 	svcmi	0x000a0800
    24e4:	03005244 	movweq	r5, #580	; 0x244
    24e8:	006f0153 	rsbeq	r0, pc, r3, asr r1	; <UNPREDICTABLE>
    24ec:	0b0c0000 	bleq	3024f4 <__Stack_Size+0x3020f4>
    24f0:	00000a66 	andeq	r0, r0, r6, ror #20
    24f4:	6f015403 	svcvs	0x00015403
    24f8:	10000000 	andne	r0, r0, r0
    24fc:	5252420a 	subspl	r4, r2, #-1610612736	; 0xa0000000
    2500:	01550300 	cmpeq	r5, r0, lsl #6
    2504:	0000006f 	andeq	r0, r0, pc, rrx
    2508:	0a230b14 	beq	8c5160 <__Stack_Size+0x8c4d60>
    250c:	56030000 	strpl	r0, [r3], -r0
    2510:	00006f01 	andeq	r6, r0, r1, lsl #30
    2514:	0c001800 	stceq	8, cr1, [r0], {-0}
    2518:	00000a9e 	muleq	r0, lr, sl
    251c:	9b015703 	blls	58130 <__Stack_Size+0x57d30>
    2520:	0d000000 	stceq	0, cr0, [r0, #-0]
    2524:	0000010f 	andeq	r0, r0, pc, lsl #2
    2528:	005e2101 	subseq	r2, lr, r1, lsl #2
    252c:	0f6c0000 	svceq	0x006c0000
    2530:	00300800 	eorseq	r0, r0, r0, lsl #16
    2534:	9c010000 	stcls	0, cr0, [r1], {-0}
    2538:	0000016d 	andeq	r0, r0, sp, ror #2
    253c:	0010a60e 	andseq	sl, r0, lr, lsl #12
    2540:	5e230100 	sufpls	f0, f3, f0
    2544:	b3000000 	movwlt	r0, #0
    2548:	0f000007 	svceq	0x00000007
    254c:	08000f78 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, sl, fp}
    2550:	0000016d 	andeq	r0, r0, sp, ror #2
    2554:	00000152 	andeq	r0, r0, r2, asr r1
    2558:	03510110 	cmpeq	r1, #16, 2
    255c:	1010000a 	andsne	r0, r0, sl
    2560:	0c055001 	stceq	0, cr5, [r5], {1}
    2564:	40010800 	andmi	r0, r1, r0, lsl #16
    2568:	0f8a1100 	svceq	0x008a1100
    256c:	016d0800 	cmneq	sp, r0, lsl #16
    2570:	01100000 	tsteq	r0, r0
    2574:	000a0351 	andeq	r0, sl, r1, asr r3
    2578:	50011008 	andpl	r1, r1, r8
    257c:	08000c05 	stmdaeq	r0, {r0, r2, sl, fp}
    2580:	00004001 	andeq	r4, r0, r1
    2584:	0010c312 	andseq	ip, r0, r2, lsl r3
    2588:	5edd0400 	cdppl	4, 13, cr0, cr13, cr0, {0}
    258c:	87000000 	strhi	r0, [r0, -r0]
    2590:	13000001 	movwne	r0, #1
    2594:	00000187 	andeq	r0, r0, r7, lsl #3
    2598:	00004c13 	andeq	r4, r0, r3, lsl ip
    259c:	04140000 	ldreq	r0, [r4], #-0
    25a0:	00000100 	andeq	r0, r0, r0, lsl #2
    25a4:	00034500 	andeq	r4, r3, r0, lsl #10
    25a8:	5f000400 	svcpl	0x00000400
    25ac:	0400000b 	streq	r0, [r0], #-11
    25b0:	0004b201 	andeq	fp, r4, r1, lsl #4
    25b4:	11110100 	tstne	r1, r0, lsl #2
    25b8:	06600000 	strbteq	r0, [r0], -r0
    25bc:	0f9c0000 	svceq	0x009c0000
    25c0:	00fa0800 	rscseq	r0, sl, r0, lsl #16
    25c4:	0a940000 	beq	fe5025cc <SCS_BASE+0x1e4f45cc>
    25c8:	04020000 	streq	r0, [r2], #-0
    25cc:	0005c105 	andeq	ip, r5, r5, lsl #2
    25d0:	05020200 	streq	r0, [r2, #-512]	; 0x200
    25d4:	00000592 	muleq	r0, r2, r5
    25d8:	f8060102 			; <UNDEFINED> instruction: 0xf8060102
    25dc:	03000006 	movweq	r0, #6
    25e0:	00323375 	eorseq	r3, r2, r5, ror r3
    25e4:	00452702 	subeq	r2, r5, r2, lsl #14
    25e8:	04020000 	streq	r0, [r2], #-0
    25ec:	00062307 	andeq	r2, r6, r7, lsl #6
    25f0:	31750300 	cmncc	r5, r0, lsl #6
    25f4:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    25f8:	00000057 	andeq	r0, r0, r7, asr r0
    25fc:	da070202 	ble	1c2e0c <__Stack_Size+0x1c2a0c>
    2600:	03000007 	movweq	r0, #7
    2604:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    2608:	00006829 	andeq	r6, r0, r9, lsr #16
    260c:	08010200 	stmdaeq	r1, {r9}
    2610:	000006f6 	strdeq	r0, [r0], -r6
    2614:	000a7a04 	andeq	r7, sl, r4, lsl #20
    2618:	7a2f0200 	bvc	bc2e20 <__Stack_Size+0xbc2a20>
    261c:	05000000 	streq	r0, [r0, #-0]
    2620:	00000045 	andeq	r0, r0, r5, asr #32
    2624:	39020106 	stmdbcc	r2, {r1, r2, r8}
    2628:	00000094 	muleq	r0, r4, r0
    262c:	000c3307 	andeq	r3, ip, r7, lsl #6
    2630:	53080000 	movwpl	r0, #32768	; 0x8000
    2634:	01005445 	tsteq	r0, r5, asr #8
    2638:	07040200 	streq	r0, [r4, -r0, lsl #4]
    263c:	0000061a 	andeq	r0, r0, sl, lsl r6
    2640:	4e031c09 	cdpmi	12, 0, cr1, cr3, cr9, {0}
    2644:	00010001 	andeq	r0, r1, r1
    2648:	52430a00 	subpl	r0, r3, #0, 20
    264c:	5003004c 	andpl	r0, r3, ip, asr #32
    2650:	00006f01 	andeq	r6, r0, r1, lsl #30
    2654:	430a0000 	movwmi	r0, #40960	; 0xa000
    2658:	03004852 	movweq	r4, #2130	; 0x852
    265c:	006f0151 	rsbeq	r0, pc, r1, asr r1	; <UNPREDICTABLE>
    2660:	0a040000 	beq	102668 <__Stack_Size+0x102268>
    2664:	00524449 	subseq	r4, r2, r9, asr #8
    2668:	6f015203 	svcvs	0x00015203
    266c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2670:	52444f0a 	subpl	r4, r4, #10, 30	; 0x28
    2674:	01530300 	cmpeq	r3, r0, lsl #6
    2678:	0000006f 	andeq	r0, r0, pc, rrx
    267c:	0a660b0c 	beq	19852b4 <__Stack_Size+0x1984eb4>
    2680:	54030000 	strpl	r0, [r3], #-0
    2684:	00006f01 	andeq	r6, r0, r1, lsl #30
    2688:	420a1000 	andmi	r1, sl, #0
    268c:	03005252 	movweq	r5, #594	; 0x252
    2690:	006f0155 	rsbeq	r0, pc, r5, asr r1	; <UNPREDICTABLE>
    2694:	0b140000 	bleq	50269c <__Stack_Size+0x50229c>
    2698:	00000a23 	andeq	r0, r0, r3, lsr #20
    269c:	6f015603 	svcvs	0x00015603
    26a0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    26a4:	0a9e0c00 	beq	fe7856ac <SCS_BASE+0x1e7776ac>
    26a8:	57030000 	strpl	r0, [r3, -r0]
    26ac:	00009b01 	andeq	r9, r0, r1, lsl #22
    26b0:	04010600 	streq	r0, [r1], #-1536	; 0x600
    26b4:	00012017 	andeq	r2, r1, r7, lsl r0
    26b8:	464f0800 	strbmi	r0, [pc], -r0, lsl #16
    26bc:	08000046 	stmdaeq	r0, {r1, r2, r6}
    26c0:	01004e4f 	tsteq	r0, pc, asr #28
    26c4:	078b0400 	streq	r0, [fp, r0, lsl #8]
    26c8:	17040000 	strne	r0, [r4, -r0]
    26cc:	0000010c 	andeq	r0, r0, ip, lsl #2
    26d0:	00017b0d 	andeq	r7, r1, sp, lsl #22
    26d4:	9c170100 	ldflss	f0, [r7], {-0}
    26d8:	a008000f 	andge	r0, r8, pc
    26dc:	01000000 	mrseq	r0, (UNDEF: 0)
    26e0:	0002859c 	muleq	r2, ip, r5
    26e4:	10d90e00 	sbcsne	r0, r9, r0, lsl #28
    26e8:	17010000 	strne	r0, [r1, -r0]
    26ec:	0000005e 	andeq	r0, r0, lr, asr r0
    26f0:	000007e8 	andeq	r0, r0, r8, ror #15
    26f4:	0011240e 	andseq	r2, r1, lr, lsl #8
    26f8:	20170100 	andscs	r0, r7, r0, lsl #2
    26fc:	22000001 	andcs	r0, r0, #1
    2700:	0f000008 	svceq	0x00000008
    2704:	08000fc2 	stmdaeq	r0, {r1, r6, r7, r8, r9, sl, fp}
    2708:	00000300 	andeq	r0, r0, r0, lsl #6
    270c:	0000017c 	andeq	r0, r0, ip, ror r1
    2710:	03510110 	cmpeq	r1, #16, 2
    2714:	1080000b 	addne	r0, r0, fp
    2718:	0c055001 	stceq	0, cr5, [r5], {1}
    271c:	40011000 	andmi	r1, r1, r0
    2720:	0fce0f00 	svceq	0x00ce0f00
    2724:	03000800 	movweq	r0, #2048	; 0x800
    2728:	019a0000 	orrseq	r0, sl, r0
    272c:	01100000 	tsteq	r0, r0
    2730:	000a0351 	andeq	r0, sl, r1, asr r3
    2734:	50011010 	andpl	r1, r1, r0, lsl r0
    2738:	0c000c05 	stceq	12, cr0, [r0], {5}
    273c:	0f004001 	svceq	0x00004001
    2740:	08000fd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, sl, fp}
    2744:	00000300 	andeq	r0, r0, r0, lsl #6
    2748:	000001b7 			; <UNDEFINED> instruction: 0x000001b7
    274c:	02510110 	subseq	r0, r1, #16, 2
    2750:	01104008 	tsteq	r0, r8
    2754:	000c0550 	andeq	r0, ip, r0, asr r5
    2758:	00400110 	subeq	r0, r0, r0, lsl r1
    275c:	000fe40f 	andeq	lr, pc, pc, lsl #8
    2760:	00030008 	andeq	r0, r3, r8
    2764:	0001d500 	andeq	sp, r1, r0, lsl #10
    2768:	51011000 	mrspl	r1, (UNDEF: 1)
    276c:	20000a03 	andcs	r0, r0, r3, lsl #20
    2770:	05500110 	ldrbeq	r0, [r0, #-272]	; 0x110
    2774:	0110000c 	tsteq	r0, ip
    2778:	f4110040 			; <UNDEFINED> instruction: 0xf4110040
    277c:	0008000f 	andeq	r0, r8, pc
    2780:	f3000003 	vhadd.u8	d0, d0, d3
    2784:	10000001 	andne	r0, r0, r1
    2788:	0a035101 	beq	d6b94 <__Stack_Size+0xd6794>
    278c:	01104000 	tsteq	r0, r0
    2790:	000c0550 	andeq	r0, ip, r0, asr r5
    2794:	00400110 	subeq	r0, r0, r0, lsl r1
    2798:	0010000f 	andseq	r0, r0, pc
    279c:	00031c08 	andeq	r1, r3, r8, lsl #24
    27a0:	00021100 	andeq	r1, r2, r0, lsl #2
    27a4:	51011000 	mrspl	r1, (UNDEF: 1)
    27a8:	80000b03 	andhi	r0, r0, r3, lsl #22
    27ac:	05500110 	ldrbeq	r0, [r0, #-272]	; 0x110
    27b0:	0110000c 	tsteq	r0, ip
    27b4:	0c0f0040 	stceq	0, cr0, [pc], {64}	; 0x40
    27b8:	1c080010 	stcne	0, cr0, [r8], {16}
    27bc:	2f000003 	svccs	0x00000003
    27c0:	10000002 	andne	r0, r0, r2
    27c4:	0a035101 	beq	d6bd0 <__Stack_Size+0xd67d0>
    27c8:	01101000 	tsteq	r0, r0
    27cc:	000c0550 	andeq	r0, ip, r0, asr r5
    27d0:	0040010c 	subeq	r0, r0, ip, lsl #2
    27d4:	0010160f 	andseq	r1, r0, pc, lsl #12
    27d8:	00031c08 	andeq	r1, r3, r8, lsl #24
    27dc:	00024c00 	andeq	r4, r2, r0, lsl #24
    27e0:	51011000 	mrspl	r1, (UNDEF: 1)
    27e4:	10400802 	subne	r0, r0, r2, lsl #16
    27e8:	0c055001 	stceq	0, cr5, [r5], {1}
    27ec:	40011000 	andmi	r1, r1, r0
    27f0:	10220f00 	eorne	r0, r2, r0, lsl #30
    27f4:	031c0800 	tsteq	ip, #0, 16
    27f8:	026a0000 	rsbeq	r0, sl, #0
    27fc:	01100000 	tsteq	r0, r0
    2800:	000a0351 	andeq	r0, sl, r1, asr r3
    2804:	50011020 	andpl	r1, r1, r0, lsr #32
    2808:	10000c05 	andne	r0, r0, r5, lsl #24
    280c:	12004001 	andne	r4, r0, #1
    2810:	08001032 	stmdaeq	r0, {r1, r4, r5, ip}
    2814:	0000031c 	andeq	r0, r0, ip, lsl r3
    2818:	03510110 	cmpeq	r1, #16, 2
    281c:	1040000a 	subne	r0, r0, sl
    2820:	0c055001 	stceq	0, cr5, [r5], {1}
    2824:	40011000 	andmi	r1, r1, r0
    2828:	f3130000 	vhadd.u16	d0, d3, d0
    282c:	01000010 	tsteq	r0, r0, lsl r0
    2830:	0001202f 	andeq	r2, r1, pc, lsr #32
    2834:	00103c00 	andseq	r3, r0, r0, lsl #24
    2838:	00005408 	andeq	r5, r0, r8, lsl #8
    283c:	b79c0100 	ldrlt	r0, [ip, r0, lsl #2]
    2840:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    2844:	000010d9 	ldrdeq	r1, [r0], -r9
    2848:	005e2f01 	subseq	r2, lr, r1, lsl #30
    284c:	085c0000 	ldmdaeq	ip, {}^	; <UNPREDICTABLE>
    2850:	7a140000 	bvc	502858 <__Stack_Size+0x502458>
    2854:	32080010 	andcc	r0, r8, #16
    2858:	00000003 	andeq	r0, r0, r3
    285c:	0010e20d 	andseq	lr, r0, sp, lsl #4
    2860:	905e0100 	subsls	r0, lr, r0, lsl #2
    2864:	02080010 	andeq	r0, r8, #16
    2868:	01000000 	mrseq	r0, (UNDEF: 0)
    286c:	0002da9c 	muleq	r2, ip, sl
    2870:	47521500 	ldrbmi	r1, [r2, -r0, lsl #10]
    2874:	5e010042 	cdppl	0, 0, cr0, cr1, cr2, {2}
    2878:	0000005e 	andeq	r0, r0, lr, asr r0
    287c:	16005001 	strne	r5, [r0], -r1
    2880:	00001100 	andeq	r1, r0, r0, lsl #2
    2884:	005e6c01 	subseq	r6, lr, r1, lsl #24
    2888:	10920000 	addsne	r0, r2, r0
    288c:	00040800 	andeq	r0, r4, r0, lsl #16
    2890:	9c010000 	stcls	0, cr0, [r1], {-0}
    2894:	00000300 	andeq	r0, r0, r0, lsl #6
    2898:	62677217 	rsbvs	r7, r7, #1879048193	; 0x70000001
    289c:	5e6e0100 	powple	f0, f6, f0
    28a0:	00000000 	andeq	r0, r0, r0
    28a4:	0afe1800 	beq	fff888ac <SCS_BASE+0x1ff7a8ac>
    28a8:	e2050000 	and	r0, r5, #0
    28ac:	00000316 	andeq	r0, r0, r6, lsl r3
    28b0:	00031619 	andeq	r1, r3, r9, lsl r6
    28b4:	004c1900 	subeq	r1, ip, r0, lsl #18
    28b8:	1a000000 	bne	28c0 <__Stack_Size+0x24c0>
    28bc:	00010004 	andeq	r0, r1, r4
    28c0:	0b181800 	bleq	6088c8 <__Stack_Size+0x6084c8>
    28c4:	e1050000 	mrs	r0, (UNDEF: 5)
    28c8:	00000332 	andeq	r0, r0, r2, lsr r3
    28cc:	00031619 	andeq	r1, r3, r9, lsl r6
    28d0:	004c1900 	subeq	r1, ip, r0, lsl #18
    28d4:	1b000000 	blne	28dc <__Stack_Size+0x24dc>
    28d8:	00000f0b 	andeq	r0, r0, fp, lsl #30
    28dc:	005edf05 	subseq	sp, lr, r5, lsl #30
    28e0:	16190000 	ldrne	r0, [r9], -r0
    28e4:	19000003 	stmdbne	r0, {r0, r1}
    28e8:	0000004c 	andeq	r0, r0, ip, asr #32
    28ec:	1a390000 	bne	e428f4 <__Stack_Size+0xe424f4>
    28f0:	00040000 	andeq	r0, r4, r0
    28f4:	00000ceb 	andeq	r0, r0, fp, ror #25
    28f8:	04b20104 	ldrteq	r0, [r2], #260	; 0x104
    28fc:	6c010000 	stcvs	0, cr0, [r1], {-0}
    2900:	60000013 	andvs	r0, r0, r3, lsl r0
    2904:	98000006 	stmdals	r0, {r1, r2}
    2908:	2c080010 	stccs	0, cr0, [r8], {16}
    290c:	ba000006 	blt	292c <__Stack_Size+0x252c>
    2910:	0200000b 	andeq	r0, r0, #11
    2914:	05c10504 	strbeq	r0, [r1, #1284]	; 0x504
    2918:	02020000 	andeq	r0, r2, #0
    291c:	00059205 	andeq	r9, r5, r5, lsl #4
    2920:	06010200 	streq	r0, [r1], -r0, lsl #4
    2924:	000006f8 	strdeq	r0, [r0], -r8
    2928:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    292c:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    2930:	02000000 	andeq	r0, r0, #0
    2934:	06230704 	strteq	r0, [r3], -r4, lsl #14
    2938:	75030000 	strvc	r0, [r3, #-0]
    293c:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    2940:	00005728 	andeq	r5, r0, r8, lsr #14
    2944:	07020200 	streq	r0, [r2, -r0, lsl #4]
    2948:	000007da 	ldrdeq	r0, [r0], -sl
    294c:	00387503 	eorseq	r7, r8, r3, lsl #10
    2950:	00682902 	rsbeq	r2, r8, r2, lsl #18
    2954:	01020000 	mrseq	r0, (UNDEF: 2)
    2958:	0006f608 	andeq	pc, r6, r8, lsl #12
    295c:	0a7a0400 	beq	1e83964 <__Stack_Size+0x1e83564>
    2960:	2f020000 	svccs	0x00020000
    2964:	0000007a 	andeq	r0, r0, sl, ror r0
    2968:	00004505 	andeq	r4, r0, r5, lsl #10
    296c:	01ae0400 			; <UNDEFINED> instruction: 0x01ae0400
    2970:	30020000 	andcc	r0, r2, r0
    2974:	0000008a 	andeq	r0, r0, sl, lsl #1
    2978:	00005705 	andeq	r5, r0, r5, lsl #14
    297c:	02010600 	andeq	r0, r1, #0, 12
    2980:	0000a439 	andeq	sl, r0, r9, lsr r4
    2984:	0c330700 	ldceq	7, cr0, [r3], #-0
    2988:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    298c:	00544553 	subseq	r4, r4, r3, asr r5
    2990:	d1040001 	tstle	r4, r1
    2994:	02000017 	andeq	r0, r0, #23
    2998:	00008f39 	andeq	r8, r0, r9, lsr pc
    299c:	02010600 	andeq	r0, r1, #0, 12
    29a0:	0000c43b 	andeq	ip, r0, fp, lsr r4
    29a4:	0e120700 	cdpeq	7, 1, cr0, cr2, cr0, {0}
    29a8:	07000000 	streq	r0, [r0, -r0]
    29ac:	00002048 	andeq	r2, r0, r8, asr #32
    29b0:	39040001 	stmdbcc	r4, {r0}
    29b4:	0200000c 	andeq	r0, r0, #12
    29b8:	0000af3b 	andeq	sl, r0, fp, lsr pc
    29bc:	02010600 	andeq	r0, r1, #0, 12
    29c0:	0000e43e 	andeq	lr, r0, lr, lsr r4
    29c4:	113e0700 	teqne	lr, r0, lsl #14
    29c8:	07000000 	streq	r0, [r0, -r0]
    29cc:	0000151f 	andeq	r1, r0, pc, lsl r5
    29d0:	2e040001 	cdpcs	0, 0, cr0, cr4, cr1, {0}
    29d4:	02000012 	andeq	r0, r0, #18
    29d8:	0000cf3e 	andeq	ip, r0, lr, lsr pc
    29dc:	03500900 	cmpeq	r0, #0, 18
    29e0:	0001e624 	andeq	lr, r1, r4, lsr #12
    29e4:	52530a00 	subspl	r0, r3, #0, 20
    29e8:	6f260300 	svcvs	0x00260300
    29ec:	00000000 	andeq	r0, r0, r0
    29f0:	3152430a 	cmpcc	r2, sl, lsl #6
    29f4:	6f270300 	svcvs	0x00270300
    29f8:	04000000 	streq	r0, [r0], #-0
    29fc:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
    2a00:	6f280300 	svcvs	0x00280300
    2a04:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2a08:	0017740b 	andseq	r7, r7, fp, lsl #8
    2a0c:	6f290300 	svcvs	0x00290300
    2a10:	0c000000 	stceq	0, cr0, [r0], {-0}
    2a14:	00177a0b 	andseq	r7, r7, fp, lsl #20
    2a18:	6f2a0300 	svcvs	0x002a0300
    2a1c:	10000000 	andne	r0, r0, r0
    2a20:	001a260b 	andseq	r2, sl, fp, lsl #12
    2a24:	6f2b0300 	svcvs	0x002b0300
    2a28:	14000000 	strne	r0, [r0], #-0
    2a2c:	001a2c0b 	andseq	r2, sl, fp, lsl #24
    2a30:	6f2c0300 	svcvs	0x002c0300
    2a34:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    2a38:	001a320b 	andseq	r3, sl, fp, lsl #4
    2a3c:	6f2d0300 	svcvs	0x002d0300
    2a40:	1c000000 	stcne	0, cr0, [r0], {-0}
    2a44:	001a380b 	andseq	r3, sl, fp, lsl #16
    2a48:	6f2e0300 	svcvs	0x002e0300
    2a4c:	20000000 	andcs	r0, r0, r0
    2a50:	5254480a 	subspl	r4, r4, #655360	; 0xa0000
    2a54:	6f2f0300 	svcvs	0x002f0300
    2a58:	24000000 	strcs	r0, [r0], #-0
    2a5c:	52544c0a 	subspl	r4, r4, #2560	; 0xa00
    2a60:	6f300300 	svcvs	0x00300300
    2a64:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    2a68:	0011550b 	andseq	r5, r1, fp, lsl #10
    2a6c:	6f310300 	svcvs	0x00310300
    2a70:	2c000000 	stccs	0, cr0, [r0], {-0}
    2a74:	00115a0b 	andseq	r5, r1, fp, lsl #20
    2a78:	6f320300 	svcvs	0x00320300
    2a7c:	30000000 	andcc	r0, r0, r0
    2a80:	00115f0b 	andseq	r5, r1, fp, lsl #30
    2a84:	6f330300 	svcvs	0x00330300
    2a88:	34000000 	strcc	r0, [r0], #-0
    2a8c:	0016c50b 	andseq	ip, r6, fp, lsl #10
    2a90:	6f340300 	svcvs	0x00340300
    2a94:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    2a98:	0018070b 	andseq	r0, r8, fp, lsl #14
    2a9c:	6f350300 	svcvs	0x00350300
    2aa0:	3c000000 	stccc	0, cr0, [r0], {-0}
    2aa4:	00180c0b 	andseq	r0, r8, fp, lsl #24
    2aa8:	6f360300 	svcvs	0x00360300
    2aac:	40000000 	andmi	r0, r0, r0
    2ab0:	0018110b 	andseq	r1, r8, fp, lsl #2
    2ab4:	6f370300 	svcvs	0x00370300
    2ab8:	44000000 	strmi	r0, [r0], #-0
    2abc:	0018160b 	andseq	r1, r8, fp, lsl #12
    2ac0:	6f380300 	svcvs	0x00380300
    2ac4:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    2ac8:	0052440a 	subseq	r4, r2, sl, lsl #8
    2acc:	006f3903 	rsbeq	r3, pc, r3, lsl #18
    2ad0:	004c0000 	subeq	r0, ip, r0
    2ad4:	00160604 	andseq	r0, r6, r4, lsl #12
    2ad8:	ef3a0300 	svc	0x003a0300
    2adc:	02000000 	andeq	r0, r0, #0
    2ae0:	061a0704 	ldreq	r0, [sl], -r4, lsl #14
    2ae4:	1c0c0000 	stcne	0, cr0, [ip], {-0}
    2ae8:	5d014e03 	stcpl	14, cr4, [r1, #-12]
    2aec:	0d000002 	stceq	0, cr0, [r0, #-8]
    2af0:	004c5243 	subeq	r5, ip, r3, asr #4
    2af4:	6f015003 	svcvs	0x00015003
    2af8:	00000000 	andeq	r0, r0, r0
    2afc:	4852430d 	ldmdami	r2, {r0, r2, r3, r8, r9, lr}^
    2b00:	01510300 	cmpeq	r1, r0, lsl #6
    2b04:	0000006f 	andeq	r0, r0, pc, rrx
    2b08:	44490d04 	strbmi	r0, [r9], #-3332	; 0xd04
    2b0c:	52030052 	andpl	r0, r3, #82	; 0x52
    2b10:	00006f01 	andeq	r6, r0, r1, lsl #30
    2b14:	4f0d0800 	svcmi	0x000d0800
    2b18:	03005244 	movweq	r5, #580	; 0x244
    2b1c:	006f0153 	rsbeq	r0, pc, r3, asr r1	; <UNPREDICTABLE>
    2b20:	0e0c0000 	cdpeq	0, 0, cr0, cr12, cr0, {0}
    2b24:	00000a66 	andeq	r0, r0, r6, ror #20
    2b28:	6f015403 	svcvs	0x00015403
    2b2c:	10000000 	andne	r0, r0, r0
    2b30:	5252420d 	subspl	r4, r2, #-805306368	; 0xd0000000
    2b34:	01550300 	cmpeq	r5, r0, lsl #6
    2b38:	0000006f 	andeq	r0, r0, pc, rrx
    2b3c:	0a230e14 	beq	8c6394 <__Stack_Size+0x8c5f94>
    2b40:	56030000 	strpl	r0, [r3], -r0
    2b44:	00006f01 	andeq	r6, r0, r1, lsl #30
    2b48:	0f001800 	svceq	0x00001800
    2b4c:	00000a9e 	muleq	r0, lr, sl
    2b50:	f8015703 			; <UNDEFINED> instruction: 0xf8015703
    2b54:	0c000001 	stceq	0, cr0, [r0], {1}
    2b58:	01eb0324 	mvneq	r0, r4, lsr #6
    2b5c:	0000035b 	andeq	r0, r0, fp, asr r3
    2b60:	3152430d 	cmpcc	r2, sp, lsl #6
    2b64:	01ed0300 	mvneq	r0, r0, lsl #6
    2b68:	0000007f 	andeq	r0, r0, pc, ror r0
    2b6c:	054c0e00 	strbeq	r0, [ip, #-3584]	; 0xe00
    2b70:	ee030000 	cdp	0, 0, cr0, cr3, cr0, {0}
    2b74:	00004c01 	andeq	r4, r0, r1, lsl #24
    2b78:	430d0200 	movwmi	r0, #53760	; 0xd200
    2b7c:	03003252 	movweq	r3, #594	; 0x252
    2b80:	007f01ef 	rsbseq	r0, pc, pc, ror #3
    2b84:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    2b88:	00000556 	andeq	r0, r0, r6, asr r5
    2b8c:	4c01f003 	stcmi	0, cr15, [r1], {3}
    2b90:	06000000 	streq	r0, [r0], -r0
    2b94:	0052530d 	subseq	r5, r2, sp, lsl #6
    2b98:	7f01f103 	svcvc	0x0001f103
    2b9c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2ba0:	0005600e 	andeq	r6, r5, lr
    2ba4:	01f20300 	mvnseq	r0, r0, lsl #6
    2ba8:	0000004c 	andeq	r0, r0, ip, asr #32
    2bac:	52440d0a 	subpl	r0, r4, #640	; 0x280
    2bb0:	01f30300 	mvnseq	r0, r0, lsl #6
    2bb4:	0000007f 	andeq	r0, r0, pc, ror r0
    2bb8:	056a0e0c 	strbeq	r0, [sl, #-3596]!	; 0xe0c
    2bbc:	f4030000 	vst4.8	{d0-d3}, [r3], r0
    2bc0:	00004c01 	andeq	r4, r0, r1, lsl #24
    2bc4:	d70e0e00 	strle	r0, [lr, -r0, lsl #28]
    2bc8:	03000018 	movweq	r0, #24
    2bcc:	007f01f5 	ldrshteq	r0, [pc], #-21
    2bd0:	0e100000 	cdpeq	0, 1, cr0, cr0, cr0, {0}
    2bd4:	00000574 	andeq	r0, r0, r4, ror r5
    2bd8:	4c01f603 	stcmi	6, cr15, [r1], {3}
    2bdc:	12000000 	andne	r0, r0, #0
    2be0:	00123a0e 	andseq	r3, r2, lr, lsl #20
    2be4:	01f70300 	mvnseq	r0, r0, lsl #6
    2be8:	0000007f 	andeq	r0, r0, pc, ror r0
    2bec:	057e0e14 	ldrbeq	r0, [lr, #-3604]!	; 0xe14
    2bf0:	f8030000 			; <UNDEFINED> instruction: 0xf8030000
    2bf4:	00004c01 	andeq	r4, r0, r1, lsl #24
    2bf8:	9b0e1600 	blls	388400 <__Stack_Size+0x388000>
    2bfc:	03000014 	movweq	r0, #20
    2c00:	007f01f9 	ldrshteq	r0, [pc], #-25
    2c04:	0e180000 	cdpeq	0, 1, cr0, cr8, cr0, {0}
    2c08:	00000588 	andeq	r0, r0, r8, lsl #11
    2c0c:	4c01fa03 	stcmi	10, cr15, [r1], {3}
    2c10:	1a000000 	bne	2c18 <__Stack_Size+0x2818>
    2c14:	0019640e 	andseq	r6, r9, lr, lsl #8
    2c18:	01fb0300 	mvnseq	r0, r0, lsl #6
    2c1c:	0000007f 	andeq	r0, r0, pc, ror r0
    2c20:	08480e1c 	stmdaeq	r8, {r2, r3, r4, r9, sl, fp}^
    2c24:	fc030000 	stc2	0, cr0, [r3], {-0}
    2c28:	00004c01 	andeq	r4, r0, r1, lsl #24
    2c2c:	800e1e00 	andhi	r1, lr, r0, lsl #28
    2c30:	03000017 	movweq	r0, #23
    2c34:	007f01fd 	ldrshteq	r0, [pc], #-29
    2c38:	0e200000 	cdpeq	0, 2, cr0, cr0, cr0, {0}
    2c3c:	0000059c 	muleq	r0, ip, r5
    2c40:	4c01fe03 	stcmi	14, cr15, [r1], {3}
    2c44:	22000000 	andcs	r0, r0, #0
    2c48:	196c0f00 	stmdbne	ip!, {r8, r9, sl, fp}^
    2c4c:	ff030000 			; <UNDEFINED> instruction: 0xff030000
    2c50:	00026901 	andeq	r6, r2, r1, lsl #18
    2c54:	03500c00 	cmpeq	r0, #0, 24
    2c58:	0578020b 	ldrbeq	r0, [r8, #-523]!	; 0x20b
    2c5c:	430d0000 	movwmi	r0, #53248	; 0xd000
    2c60:	03003152 	movweq	r3, #338	; 0x152
    2c64:	007f020d 	rsbseq	r0, pc, sp, lsl #4
    2c68:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    2c6c:	0000054c 	andeq	r0, r0, ip, asr #10
    2c70:	4c020e03 	stcmi	14, cr0, [r2], {3}
    2c74:	02000000 	andeq	r0, r0, #0
    2c78:	3252430d 	subscc	r4, r2, #872415232	; 0x34000000
    2c7c:	020f0300 	andeq	r0, pc, #0, 6
    2c80:	0000007f 	andeq	r0, r0, pc, ror r0
    2c84:	05560e04 	ldrbeq	r0, [r6, #-3588]	; 0xe04
    2c88:	10030000 	andne	r0, r3, r0
    2c8c:	00004c02 	andeq	r4, r0, r2, lsl #24
    2c90:	170e0600 	strne	r0, [lr, -r0, lsl #12]
    2c94:	03000003 	movweq	r0, #3
    2c98:	007f0211 	rsbseq	r0, pc, r1, lsl r2	; <UNPREDICTABLE>
    2c9c:	0e080000 	cdpeq	0, 0, cr0, cr8, cr0, {0}
    2ca0:	00000560 	andeq	r0, r0, r0, ror #10
    2ca4:	4c021203 	sfmmi	f1, 4, [r2], {3}
    2ca8:	0a000000 	beq	2cb0 <__Stack_Size+0x28b0>
    2cac:	0002b20e 	andeq	fp, r2, lr, lsl #4
    2cb0:	02130300 	andseq	r0, r3, #0, 6
    2cb4:	0000007f 	andeq	r0, r0, pc, ror r0
    2cb8:	056a0e0c 	strbeq	r0, [sl, #-3596]!	; 0xe0c
    2cbc:	14030000 	strne	r0, [r3], #-0
    2cc0:	00004c02 	andeq	r4, r0, r2, lsl #24
    2cc4:	530d0e00 	movwpl	r0, #56832	; 0xde00
    2cc8:	15030052 	strne	r0, [r3, #-82]	; 0x52
    2ccc:	00007f02 	andeq	r7, r0, r2, lsl #30
    2cd0:	740e1000 	strvc	r1, [lr], #-0
    2cd4:	03000005 	movweq	r0, #5
    2cd8:	004c0216 	subeq	r0, ip, r6, lsl r2
    2cdc:	0d120000 	ldceq	0, cr0, [r2, #-0]
    2ce0:	00524745 	subseq	r4, r2, r5, asr #14
    2ce4:	7f021703 	svcvc	0x00021703
    2ce8:	14000000 	strne	r0, [r0], #-0
    2cec:	00057e0e 	andeq	r7, r5, lr, lsl #28
    2cf0:	02180300 	andseq	r0, r8, #0, 6
    2cf4:	0000004c 	andeq	r0, r0, ip, asr #32
    2cf8:	01dd0e16 	bicseq	r0, sp, r6, lsl lr
    2cfc:	19030000 	stmdbne	r3, {}	; <UNPREDICTABLE>
    2d00:	00007f02 	andeq	r7, r0, r2, lsl #30
    2d04:	880e1800 	stmdahi	lr, {fp, ip}
    2d08:	03000005 	movweq	r0, #5
    2d0c:	004c021a 	subeq	r0, ip, sl, lsl r2
    2d10:	0e1a0000 	cdpeq	0, 1, cr0, cr10, cr0, {0}
    2d14:	000001e3 	andeq	r0, r0, r3, ror #3
    2d18:	7f021b03 	svcvc	0x00021b03
    2d1c:	1c000000 	stcne	0, cr0, [r0], {-0}
    2d20:	0008480e 	andeq	r4, r8, lr, lsl #16
    2d24:	021c0300 	andseq	r0, ip, #0, 6
    2d28:	0000004c 	andeq	r0, r0, ip, asr #32
    2d2c:	02c60e1e 	sbceq	r0, r6, #480	; 0x1e0
    2d30:	1d030000 	stcne	0, cr0, [r3, #-0]
    2d34:	00007f02 	andeq	r7, r0, r2, lsl #30
    2d38:	9c0e2000 	stcls	0, cr2, [lr], {-0}
    2d3c:	03000005 	movweq	r0, #5
    2d40:	004c021e 	subeq	r0, ip, lr, lsl r2
    2d44:	0d220000 	stceq	0, cr0, [r2, #-0]
    2d48:	00544e43 	subseq	r4, r4, r3, asr #28
    2d4c:	7f021f03 	svcvc	0x00021f03
    2d50:	24000000 	strcs	r0, [r0], #-0
    2d54:	0005a60e 	andeq	sl, r5, lr, lsl #12
    2d58:	02200300 	eoreq	r0, r0, #0, 6
    2d5c:	0000004c 	andeq	r0, r0, ip, asr #32
    2d60:	53500d26 	cmppl	r0, #2432	; 0x980
    2d64:	21030043 	tstcs	r3, r3, asr #32
    2d68:	00007f02 	andeq	r7, r0, r2, lsl #30
    2d6c:	1d0e2800 	stcne	8, cr2, [lr, #-0]
    2d70:	03000007 	movweq	r0, #7
    2d74:	004c0222 	subeq	r0, ip, r2, lsr #4
    2d78:	0d2a0000 	stceq	0, cr0, [sl, #-0]
    2d7c:	00525241 	subseq	r5, r2, r1, asr #4
    2d80:	7f022303 	svcvc	0x00022303
    2d84:	2c000000 	stccs	0, cr0, [r0], {-0}
    2d88:	0007280e 	andeq	r2, r7, lr, lsl #16
    2d8c:	02240300 	eoreq	r0, r4, #0, 6
    2d90:	0000004c 	andeq	r0, r0, ip, asr #32
    2d94:	43520d2e 	cmpmi	r2, #2944	; 0xb80
    2d98:	25030052 	strcs	r0, [r3, #-82]	; 0x52
    2d9c:	00007f02 	andeq	r7, r0, r2, lsl #30
    2da0:	330e3000 	movwcc	r3, #57344	; 0xe000
    2da4:	03000007 	movweq	r0, #7
    2da8:	004c0226 	subeq	r0, ip, r6, lsr #4
    2dac:	0e320000 	cdpeq	0, 3, cr0, cr2, cr0, {0}
    2db0:	000001c9 	andeq	r0, r0, r9, asr #3
    2db4:	7f022703 	svcvc	0x00022703
    2db8:	34000000 	strcc	r0, [r0], #-0
    2dbc:	00073e0e 	andeq	r3, r7, lr, lsl #28
    2dc0:	02280300 	eoreq	r0, r8, #0, 6
    2dc4:	0000004c 	andeq	r0, r0, ip, asr #32
    2dc8:	01ce0e36 	biceq	r0, lr, r6, lsr lr
    2dcc:	29030000 	stmdbcs	r3, {}	; <UNPREDICTABLE>
    2dd0:	00007f02 	andeq	r7, r0, r2, lsl #30
    2dd4:	490e3800 	stmdbmi	lr, {fp, ip, sp}
    2dd8:	03000007 	movweq	r0, #7
    2ddc:	004c022a 	subeq	r0, ip, sl, lsr #4
    2de0:	0e3a0000 	cdpeq	0, 3, cr0, cr10, cr0, {0}
    2de4:	000001d3 	ldrdeq	r0, [r0], -r3
    2de8:	7f022b03 	svcvc	0x00022b03
    2dec:	3c000000 	stccc	0, cr0, [r0], {-0}
    2df0:	0007540e 	andeq	r5, r7, lr, lsl #8
    2df4:	022c0300 	eoreq	r0, ip, #0, 6
    2df8:	0000004c 	andeq	r0, r0, ip, asr #32
    2dfc:	01d80e3e 	bicseq	r0, r8, lr, lsr lr
    2e00:	2d030000 	stccs	0, cr0, [r3, #-0]
    2e04:	00007f02 	andeq	r7, r0, r2, lsl #30
    2e08:	5f0e4000 	svcpl	0x000e4000
    2e0c:	03000007 	movweq	r0, #7
    2e10:	004c022e 	subeq	r0, ip, lr, lsr #4
    2e14:	0e420000 	cdpeq	0, 4, cr0, cr2, cr0, {0}
    2e18:	00000188 	andeq	r0, r0, r8, lsl #3
    2e1c:	7f022f03 	svcvc	0x00022f03
    2e20:	44000000 	strmi	r0, [r0], #-0
    2e24:	00076a0e 	andeq	r6, r7, lr, lsl #20
    2e28:	02300300 	eorseq	r0, r0, #0, 6
    2e2c:	0000004c 	andeq	r0, r0, ip, asr #32
    2e30:	43440d46 	movtmi	r0, #19782	; 0x4d46
    2e34:	31030052 	qaddcc	r0, r2, r3
    2e38:	00007f02 	andeq	r7, r0, r2, lsl #30
    2e3c:	750e4800 	strvc	r4, [lr, #-2048]	; 0x800
    2e40:	03000007 	movweq	r0, #7
    2e44:	004c0232 	subeq	r0, ip, r2, lsr r2
    2e48:	0e4a0000 	cdpeq	0, 4, cr0, cr10, cr0, {0}
    2e4c:	000005ca 	andeq	r0, r0, sl, asr #11
    2e50:	7f023303 	svcvc	0x00023303
    2e54:	4c000000 	stcmi	0, cr0, [r0], {-0}
    2e58:	0007800e 	andeq	r8, r7, lr
    2e5c:	02340300 	eorseq	r0, r4, #0, 6
    2e60:	0000004c 	andeq	r0, r0, ip, asr #32
    2e64:	6f0f004e 	svcvs	0x000f004e
    2e68:	03000001 	movweq	r0, #1
    2e6c:	03670235 	cmneq	r7, #1342177283	; 0x50000003
    2e70:	1c0c0000 	stcne	0, cr0, [ip], {-0}
    2e74:	42023803 	andmi	r3, r2, #196608	; 0x30000
    2e78:	0d000006 	stceq	0, cr0, [r0, #-24]	; 0xffffffe8
    2e7c:	03005253 	movweq	r5, #595	; 0x253
    2e80:	007f023a 	rsbseq	r0, pc, sl, lsr r2	; <UNPREDICTABLE>
    2e84:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    2e88:	0000054c 	andeq	r0, r0, ip, asr #10
    2e8c:	4c023b03 	stcmi	11, cr3, [r2], {3}
    2e90:	02000000 	andeq	r0, r0, #0
    2e94:	0052440d 	subseq	r4, r2, sp, lsl #8
    2e98:	7f023c03 	svcvc	0x00023c03
    2e9c:	04000000 	streq	r0, [r0], #-0
    2ea0:	0005560e 	andeq	r5, r5, lr, lsl #12
    2ea4:	023d0300 	eorseq	r0, sp, #0, 6
    2ea8:	0000004c 	andeq	r0, r0, ip, asr #32
    2eac:	52420d06 	subpl	r0, r2, #384	; 0x180
    2eb0:	3e030052 	mcrcc	0, 0, r0, cr3, cr2, {2}
    2eb4:	00007f02 	andeq	r7, r0, r2, lsl #30
    2eb8:	600e0800 	andvs	r0, lr, r0, lsl #16
    2ebc:	03000005 	movweq	r0, #5
    2ec0:	004c023f 	subeq	r0, ip, pc, lsr r2
    2ec4:	0d0a0000 	stceq	0, cr0, [sl, #-0]
    2ec8:	00315243 	eorseq	r5, r1, r3, asr #4
    2ecc:	7f024003 	svcvc	0x00024003
    2ed0:	0c000000 	stceq	0, cr0, [r0], {-0}
    2ed4:	00056a0e 	andeq	r6, r5, lr, lsl #20
    2ed8:	02410300 	subeq	r0, r1, #0, 6
    2edc:	0000004c 	andeq	r0, r0, ip, asr #32
    2ee0:	52430d0e 	subpl	r0, r3, #896	; 0x380
    2ee4:	42030032 	andmi	r0, r3, #50	; 0x32
    2ee8:	00007f02 	andeq	r7, r0, r2, lsl #30
    2eec:	740e1000 	strvc	r1, [lr], #-0
    2ef0:	03000005 	movweq	r0, #5
    2ef4:	004c0243 	subeq	r0, ip, r3, asr #4
    2ef8:	0d120000 	ldceq	0, cr0, [r2, #-0]
    2efc:	00335243 	eorseq	r5, r3, r3, asr #4
    2f00:	7f024403 	svcvc	0x00024403
    2f04:	14000000 	strne	r0, [r0], #-0
    2f08:	00057e0e 	andeq	r7, r5, lr, lsl #28
    2f0c:	02450300 	subeq	r0, r5, #0, 6
    2f10:	0000004c 	andeq	r0, r0, ip, asr #32
    2f14:	0ce50e16 	stcleq	14, cr0, [r5], #88	; 0x58
    2f18:	46030000 	strmi	r0, [r3], -r0
    2f1c:	00007f02 	andeq	r7, r0, r2, lsl #30
    2f20:	880e1800 	stmdahi	lr, {fp, ip}
    2f24:	03000005 	movweq	r0, #5
    2f28:	004c0247 	subeq	r0, ip, r7, asr #4
    2f2c:	001a0000 	andseq	r0, sl, r0
    2f30:	000dde0f 	andeq	sp, sp, pc, lsl #28
    2f34:	02480300 	subeq	r0, r8, #0, 6
    2f38:	00000584 	andeq	r0, r0, r4, lsl #11
    2f3c:	1a041409 	bne	107f68 <__Stack_Size+0x107b68>
    2f40:	0000069f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
    2f44:	0017860b 	andseq	r8, r7, fp, lsl #12
    2f48:	3a1c0400 	bcc	703f50 <__Stack_Size+0x703b50>
    2f4c:	00000000 	andeq	r0, r0, r0
    2f50:	0013f60b 	andseq	pc, r3, fp, lsl #12
    2f54:	c41d0400 	ldrgt	r0, [sp], #-1024	; 0x400
    2f58:	04000000 	streq	r0, [r0], #-0
    2f5c:	0015270b 	andseq	r2, r5, fp, lsl #14
    2f60:	c41e0400 	ldrgt	r0, [lr], #-1024	; 0x400
    2f64:	05000000 	streq	r0, [r0, #-0]
    2f68:	0019b70b 	andseq	fp, r9, fp, lsl #14
    2f6c:	3a1f0400 	bcc	7c3f74 <__Stack_Size+0x7c3b74>
    2f70:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2f74:	0018360b 	andseq	r3, r8, fp, lsl #12
    2f78:	3a200400 	bcc	803f80 <__Stack_Size+0x803b80>
    2f7c:	0c000000 	stceq	0, cr0, [r0], {-0}
    2f80:	0015700b 	andseq	r7, r5, fp
    2f84:	5e210400 	cdppl	4, 2, cr0, cr1, cr0, {0}
    2f88:	10000000 	andne	r0, r0, r0
    2f8c:	13310400 	teqne	r1, #0, 8
    2f90:	22040000 	andcs	r0, r4, #0
    2f94:	0000064e 	andeq	r0, r0, lr, asr #12
    2f98:	23050106 	movwcs	r0, #20742	; 0x5106
    2f9c:	000006c5 	andeq	r0, r0, r5, asr #13
    2fa0:	0013d007 	andseq	sp, r3, r7
    2fa4:	21070100 	mrscs	r0, (UNDEF: 23)
    2fa8:	02000013 	andeq	r0, r0, #19
    2fac:	00192007 	andseq	r2, r9, r7
    2fb0:	04000300 	streq	r0, [r0], #-768	; 0x300
    2fb4:	000017dc 	ldrdeq	r1, [r0], -ip
    2fb8:	06aa2705 	strteq	r2, [sl], r5, lsl #14
    2fbc:	01060000 	mrseq	r0, (UNDEF: 6)
    2fc0:	070a2e05 	streq	r2, [sl, -r5, lsl #28]
    2fc4:	f9070000 			; <UNDEFINED> instruction: 0xf9070000
    2fc8:	00000017 	andeq	r0, r0, r7, lsl r0
    2fcc:	001a6d07 	andseq	r6, sl, r7, lsl #26
    2fd0:	3d070400 	cfstrscc	mvf0, [r7, #-0]
    2fd4:	28000014 	stmdacs	r0, {r2, r4}
    2fd8:	00144b07 	andseq	r4, r4, r7, lsl #22
    2fdc:	0700c800 	streq	ip, [r0, -r0, lsl #16]
    2fe0:	0000146a 	andeq	r1, r0, sl, ror #8
    2fe4:	112d0714 			; <UNDEFINED> instruction: 0x112d0714
    2fe8:	07100000 	ldreq	r0, [r0, -r0]
    2fec:	00001750 	andeq	r1, r0, r0, asr r7
    2ff0:	181b071c 	ldmdane	fp, {r2, r3, r4, r8, r9, sl}
    2ff4:	00180000 	andseq	r0, r8, r0
    2ff8:	00186404 	andseq	r6, r8, r4, lsl #8
    2ffc:	d0360500 	eorsle	r0, r6, r0, lsl #10
    3000:	09000006 	stmdbeq	r0, {r1, r2}
    3004:	423e0504 	eorsmi	r0, lr, #4, 10	; 0x1000000
    3008:	0b000007 	bleq	302c <__Stack_Size+0x2c2c>
    300c:	000011d8 	ldrdeq	r1, [r0], -r8
    3010:	004c4005 	subeq	r4, ip, r5
    3014:	0b000000 	bleq	301c <__Stack_Size+0x2c1c>
    3018:	0000182b 	andeq	r1, r0, fp, lsr #16
    301c:	06c54105 	strbeq	r4, [r5], r5, lsl #2
    3020:	0b020000 	bleq	83028 <__Stack_Size+0x82c28>
    3024:	000011bf 			; <UNDEFINED> instruction: 0x000011bf
    3028:	070a4205 	streq	r4, [sl, -r5, lsl #4]
    302c:	00030000 	andeq	r0, r3, r0
    3030:	0018e604 	andseq	lr, r8, r4, lsl #12
    3034:	15430500 	strbne	r0, [r3, #-1280]	; 0x500
    3038:	09000007 	stmdbeq	r0, {r0, r1, r2}
    303c:	861a0604 	ldrhi	r0, [sl], -r4, lsl #12
    3040:	0b000007 	bleq	3064 <__Stack_Size+0x2c64>
    3044:	000016ef 	andeq	r1, r0, pc, ror #13
    3048:	005e1c06 	subseq	r1, lr, r6, lsl #24
    304c:	0b000000 	bleq	3054 <__Stack_Size+0x2c54>
    3050:	00001a3e 	andeq	r1, r0, lr, lsr sl
    3054:	005e1d06 	subseq	r1, lr, r6, lsl #26
    3058:	0b010000 	bleq	43060 <__Stack_Size+0x42c60>
    305c:	00001978 	andeq	r1, r0, r8, ror r9
    3060:	005e1e06 	subseq	r1, lr, r6, lsl #28
    3064:	0b020000 	bleq	8306c <__Stack_Size+0x82c6c>
    3068:	0000147b 	andeq	r1, r0, fp, ror r4
    306c:	00c41f06 	sbceq	r1, r4, r6, lsl #30
    3070:	00030000 	andeq	r0, r3, r0
    3074:	0013b704 	andseq	fp, r3, r4, lsl #14
    3078:	4d200600 	stcmi	6, cr0, [r0, #-0]
    307c:	09000007 	stmdbeq	r0, {r0, r1, r2}
    3080:	061a0712 			; <UNDEFINED> instruction: 0x061a0712
    3084:	0b000008 	bleq	30ac <__Stack_Size+0x2cac>
    3088:	00001387 	andeq	r1, r0, r7, lsl #7
    308c:	004c1c07 	subeq	r1, ip, r7, lsl #24
    3090:	0b000000 	bleq	3098 <__Stack_Size+0x2c98>
    3094:	00001595 	muleq	r0, r5, r5
    3098:	004c1d07 	subeq	r1, ip, r7, lsl #26
    309c:	0b020000 	bleq	830a4 <__Stack_Size+0x82ca4>
    30a0:	00001a60 	andeq	r1, r0, r0, ror #20
    30a4:	004c1e07 	subeq	r1, ip, r7, lsl #28
    30a8:	0b040000 	bleq	1030b0 <__Stack_Size+0x102cb0>
    30ac:	00001aa6 	andeq	r1, r0, r6, lsr #21
    30b0:	004c1f07 	subeq	r1, ip, r7, lsl #30
    30b4:	0b060000 	bleq	1830bc <__Stack_Size+0x182cbc>
    30b8:	0000163e 	andeq	r1, r0, lr, lsr r6
    30bc:	004c2007 	subeq	r2, ip, r7
    30c0:	0b080000 	bleq	2030c8 <__Stack_Size+0x202cc8>
    30c4:	000011e1 	andeq	r1, r0, r1, ror #3
    30c8:	004c2107 	subeq	r2, ip, r7, lsl #2
    30cc:	0b0a0000 	bleq	2830d4 <__Stack_Size+0x282cd4>
    30d0:	000016d9 	ldrdeq	r1, [r0], -r9
    30d4:	004c2207 	subeq	r2, ip, r7, lsl #4
    30d8:	0b0c0000 	bleq	3030e0 <__Stack_Size+0x302ce0>
    30dc:	00001295 	muleq	r0, r5, r2
    30e0:	004c2307 	subeq	r2, ip, r7, lsl #6
    30e4:	0b0e0000 	bleq	3830ec <__Stack_Size+0x382cec>
    30e8:	00001241 	andeq	r1, r0, r1, asr #4
    30ec:	004c2407 	subeq	r2, ip, r7, lsl #8
    30f0:	00100000 	andseq	r0, r0, r0
    30f4:	00187504 	andseq	r7, r8, r4, lsl #10
    30f8:	91250700 			; <UNDEFINED> instruction: 0x91250700
    30fc:	09000007 	stmdbeq	r0, {r0, r1, r2}
    3100:	561b080a 	ldrpl	r0, [fp], -sl, lsl #16
    3104:	0b000008 	bleq	312c <__Stack_Size+0x2d2c>
    3108:	0000118e 	andeq	r1, r0, lr, lsl #3
    310c:	004c1d08 	subeq	r1, ip, r8, lsl #26
    3110:	0b000000 	bleq	3118 <__Stack_Size+0x2d18>
    3114:	0000159e 	muleq	r0, lr, r5
    3118:	004c1e08 	subeq	r1, ip, r8, lsl #28
    311c:	0b020000 	bleq	83124 <__Stack_Size+0x82d24>
    3120:	000016ff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    3124:	004c1f08 	subeq	r1, ip, r8, lsl #30
    3128:	0b040000 	bleq	103130 <__Stack_Size+0x102d30>
    312c:	0000135a 	andeq	r1, r0, sl, asr r3
    3130:	004c2008 	subeq	r2, ip, r8
    3134:	0b060000 	bleq	18313c <__Stack_Size+0x182d3c>
    3138:	000014b6 			; <UNDEFINED> instruction: 0x000014b6
    313c:	005e2108 	subseq	r2, lr, r8, lsl #2
    3140:	00080000 	andeq	r0, r8, r0
    3144:	0019d704 	andseq	sp, r9, r4, lsl #14
    3148:	11220800 			; <UNDEFINED> instruction: 0x11220800
    314c:	09000008 	stmdbeq	r0, {r3}
    3150:	ca250810 	bgt	945198 <__Stack_Size+0x944d98>
    3154:	0b000008 	bleq	317c <__Stack_Size+0x2d7c>
    3158:	000017ee 	andeq	r1, r0, lr, ror #15
    315c:	004c2708 	subeq	r2, ip, r8, lsl #14
    3160:	0b000000 	bleq	3168 <__Stack_Size+0x2d68>
    3164:	00001395 	muleq	r0, r5, r3
    3168:	004c2808 	subeq	r2, ip, r8, lsl #16
    316c:	0b020000 	bleq	83174 <__Stack_Size+0x82d74>
    3170:	00001885 	andeq	r1, r0, r5, lsl #17
    3174:	004c2908 	subeq	r2, ip, r8, lsl #18
    3178:	0b040000 	bleq	103180 <__Stack_Size+0x102d80>
    317c:	00001341 	andeq	r1, r0, r1, asr #6
    3180:	004c2a08 	subeq	r2, ip, r8, lsl #20
    3184:	0b060000 	bleq	18318c <__Stack_Size+0x182d8c>
    3188:	000011c9 	andeq	r1, r0, r9, asr #3
    318c:	004c2b08 	subeq	r2, ip, r8, lsl #22
    3190:	0b080000 	bleq	203198 <__Stack_Size+0x202d98>
    3194:	000014de 	ldrdeq	r1, [r0], -lr
    3198:	004c2c08 	subeq	r2, ip, r8, lsl #24
    319c:	0b0a0000 	bleq	2831a4 <__Stack_Size+0x282da4>
    31a0:	000012ca 	andeq	r1, r0, sl, asr #5
    31a4:	004c2d08 	subeq	r2, ip, r8, lsl #26
    31a8:	0b0c0000 	bleq	3031b0 <__Stack_Size+0x302db0>
    31ac:	0000166f 	andeq	r1, r0, pc, ror #12
    31b0:	004c2e08 	subeq	r2, ip, r8, lsl #28
    31b4:	000e0000 	andeq	r0, lr, r0
    31b8:	0011ad04 	andseq	sl, r1, r4, lsl #26
    31bc:	612f0800 			; <UNDEFINED> instruction: 0x612f0800
    31c0:	09000008 	stmdbeq	r0, {r3}
    31c4:	261a0910 			; <UNDEFINED> instruction: 0x261a0910
    31c8:	0b000009 	bleq	31f4 <__Stack_Size+0x2df4>
    31cc:	0000134b 	andeq	r1, r0, fp, asr #6
    31d0:	003a1c09 	eorseq	r1, sl, r9, lsl #24
    31d4:	0b000000 	bleq	31dc <__Stack_Size+0x2ddc>
    31d8:	00001261 	andeq	r1, r0, r1, ror #4
    31dc:	004c1d09 	subeq	r1, ip, r9, lsl #26
    31e0:	0b040000 	bleq	1031e8 <__Stack_Size+0x102de8>
    31e4:	00001286 	andeq	r1, r0, r6, lsl #5
    31e8:	004c1e09 	subeq	r1, ip, r9, lsl #28
    31ec:	0b060000 	bleq	1831f4 <__Stack_Size+0x182df4>
    31f0:	00001993 	muleq	r0, r3, r9
    31f4:	004c1f09 	subeq	r1, ip, r9, lsl #30
    31f8:	0b080000 	bleq	203200 <__Stack_Size+0x202e00>
    31fc:	000015ae 	andeq	r1, r0, lr, lsr #11
    3200:	004c2009 	subeq	r2, ip, r9
    3204:	0b0a0000 	bleq	28320c <__Stack_Size+0x282e0c>
    3208:	00001612 	andeq	r1, r0, r2, lsl r6
    320c:	004c2109 	subeq	r2, ip, r9, lsl #2
    3210:	000c0000 	andeq	r0, ip, r0
    3214:	0014cc04 	andseq	ip, r4, r4, lsl #24
    3218:	d5220900 	strle	r0, [r2, #-2304]!	; 0x900
    321c:	10000008 	andne	r0, r0, r8
    3220:	000013e1 	andeq	r1, r0, r1, ror #7
    3224:	10986d01 	addsne	r6, r8, r1, lsl #26
    3228:	00840800 	addeq	r0, r4, r0, lsl #16
    322c:	9c010000 	stcls	0, cr0, [r1], {-0}
    3230:	00000a1d 	andeq	r0, r0, sp, lsl sl
    3234:	0018c111 	andseq	ip, r8, r1, lsl r1
    3238:	56700100 	ldrbtpl	r0, [r0], -r0, lsl #2
    323c:	02000008 	andeq	r0, r0, #8
    3240:	a2115491 	andsge	r5, r1, #-1862270976	; 0x91000000
    3244:	01000014 	tsteq	r0, r4, lsl r0
    3248:	0008ca73 	andeq	ip, r8, r3, ror sl
    324c:	60910200 	addsvs	r0, r1, r0, lsl #4
    3250:	0010a412 	andseq	sl, r0, r2, lsl r4
    3254:	00157408 	andseq	r7, r5, r8, lsl #8
    3258:	00097600 	andeq	r7, r9, r0, lsl #12
    325c:	50011300 	andpl	r1, r1, r0, lsl #6
    3260:	00549102 	subseq	r9, r4, r2, lsl #2
    3264:	0010aa12 	andseq	sl, r0, r2, lsl sl
    3268:	00158c08 	andseq	r8, r5, r8, lsl #24
    326c:	00098a00 	andeq	r8, r9, r0, lsl #20
    3270:	50011300 	andpl	r1, r1, r0, lsl #6
    3274:	00609102 	rsbeq	r9, r0, r2, lsl #2
    3278:	0010b012 	andseq	fp, r0, r2, lsl r0
    327c:	0015a408 	andseq	sl, r5, r8, lsl #8
    3280:	00099e00 	andeq	r9, r9, r0, lsl #28
    3284:	50011300 	andpl	r1, r1, r0, lsl #6
    3288:	00007402 	andeq	r7, r0, r2, lsl #8
    328c:	0010d412 	andseq	sp, r0, r2, lsl r4
    3290:	0015bc08 	andseq	fp, r5, r8, lsl #24
    3294:	0009b800 	andeq	fp, r9, r0, lsl #16
    3298:	51011300 	mrspl	r1, SP_irq
    329c:	13549102 	cmpne	r4, #-2147483648	; 0x80000000
    32a0:	74025001 	strvc	r5, [r2], #-1
    32a4:	fc120000 	ldc2	0, cr0, [r2], {-0}
    32a8:	d3080010 	movwle	r0, #32784	; 0x8010
    32ac:	d2000015 	andle	r0, r0, #21
    32b0:	13000009 	movwne	r0, #9
    32b4:	91025101 	tstls	r2, r1, lsl #2
    32b8:	50011360 	andpl	r1, r1, r0, ror #6
    32bc:	00007402 	andeq	r7, r0, r2, lsl #8
    32c0:	00110412 	andseq	r0, r1, r2, lsl r4
    32c4:	0015ea08 	andseq	lr, r5, r8, lsl #20
    32c8:	0009ec00 	andeq	lr, r9, r0, lsl #24
    32cc:	51011300 	mrspl	r1, SP_irq
    32d0:	13007502 	movwne	r7, #1282	; 0x502
    32d4:	74025001 	strvc	r5, [r2], #-1
    32d8:	0c120000 	ldceq	0, cr0, [r2], {-0}
    32dc:	01080011 	tsteq	r8, r1, lsl r0
    32e0:	06000016 			; <UNDEFINED> instruction: 0x06000016
    32e4:	1300000a 	movwne	r0, #10
    32e8:	76025101 	strvc	r5, [r2], -r1, lsl #2
    32ec:	50011300 	andpl	r1, r1, r0, lsl #6
    32f0:	00007402 	andeq	r7, r0, r2, lsl #8
    32f4:	00111414 	andseq	r1, r1, r4, lsl r4
    32f8:	00161808 	andseq	r1, r6, r8, lsl #16
    32fc:	51011300 	mrspl	r1, SP_irq
    3300:	13007602 	movwne	r7, #1538	; 0x602
    3304:	74025001 	strvc	r5, [r2], #-1
    3308:	10000000 	andne	r0, r0, r0
    330c:	00001760 	andeq	r1, r0, r0, ror #14
    3310:	111c9101 	tstne	ip, r1, lsl #2
    3314:	008c0800 	addeq	r0, ip, r0, lsl #16
    3318:	9c010000 	stcls	0, cr0, [r1], {-0}
    331c:	00000b33 	andeq	r0, r0, r3, lsr fp
    3320:	0018c111 	andseq	ip, r8, r1, lsl r1
    3324:	56930100 	ldrpl	r0, [r3], r0, lsl #2
    3328:	02000008 	andeq	r0, r0, #8
    332c:	a2115c91 	andsge	r5, r1, #37120	; 0x9100
    3330:	01000014 	tsteq	r0, r4, lsl r0
    3334:	0008ca94 	muleq	r8, r4, sl
    3338:	68910200 	ldmvs	r1, {r9}
    333c:	00112612 	andseq	r2, r1, r2, lsl r6
    3340:	00157408 	andseq	r7, r5, r8, lsl #8
    3344:	000a6200 	andeq	r6, sl, r0, lsl #4
    3348:	50011300 	andpl	r1, r1, r0, lsl #6
    334c:	005c9102 	subseq	r9, ip, r2, lsl #2
    3350:	00112c12 	andseq	r2, r1, r2, lsl ip
    3354:	00158c08 	andseq	r8, r5, r8, lsl #24
    3358:	000a7600 	andeq	r7, sl, r0, lsl #12
    335c:	50011300 	andpl	r1, r1, r0, lsl #6
    3360:	00689102 	rsbeq	r9, r8, r2, lsl #2
    3364:	00113412 	andseq	r3, r1, r2, lsl r4
    3368:	0015a408 	andseq	sl, r5, r8, lsl #8
    336c:	000a8b00 	andeq	r8, sl, r0, lsl #22
    3370:	50011300 	andpl	r1, r1, r0, lsl #6
    3374:	244a4003 	strbcs	r4, [sl], #-3
    3378:	11541200 	cmpne	r4, r0, lsl #4
    337c:	15bc0800 	ldrne	r0, [ip, #2048]!	; 0x800
    3380:	0aa60000 	beq	fe983388 <SCS_BASE+0x1e975388>
    3384:	01130000 	tsteq	r3, r0
    3388:	5c910251 	lfmpl	f0, 4, [r1], {81}	; 0x51
    338c:	03500113 	cmpeq	r0, #-1073741820	; 0xc0000004
    3390:	00244a40 	eoreq	r4, r4, r0, asr #20
    3394:	00116212 	andseq	r6, r1, r2, lsl r2
    3398:	00162f08 	andseq	r2, r6, r8, lsl #30
    339c:	000ac700 	andeq	ip, sl, r0, lsl #14
    33a0:	52011300 	andpl	r1, r1, #0, 6
    33a4:	01133101 	tsteq	r3, r1, lsl #2
    33a8:	d20a0351 	andle	r0, sl, #1140850689	; 0x44000001
    33ac:	50011302 	andpl	r1, r1, r2, lsl #6
    33b0:	244a4003 	strbcs	r4, [sl], #-3
    33b4:	11801200 	orrne	r1, r0, r0, lsl #4
    33b8:	15d30800 	ldrbne	r0, [r3, #2048]	; 0x800
    33bc:	0ae20000 	beq	ff8833c4 <SCS_BASE+0x1f8753c4>
    33c0:	01130000 	tsteq	r3, r0
    33c4:	68910251 	ldmvs	r1, {r0, r4, r6, r9}
    33c8:	03500113 	cmpeq	r0, #-1073741820	; 0xc0000004
    33cc:	00244a40 	eoreq	r4, r4, r0, asr #20
    33d0:	00118a12 	andseq	r8, r1, r2, lsl sl
    33d4:	0015ea08 	andseq	lr, r5, r8, lsl #20
    33d8:	000afd00 	andeq	pc, sl, r0, lsl #26
    33dc:	51011300 	mrspl	r1, SP_irq
    33e0:	13007402 	movwne	r7, #1026	; 0x402
    33e4:	40035001 	andmi	r5, r3, r1
    33e8:	1200244a 	andne	r2, r0, #1241513984	; 0x4a000000
    33ec:	08001196 	stmdaeq	r0, {r1, r2, r4, r7, r8, ip}
    33f0:	0000164b 	andeq	r1, r0, fp, asr #12
    33f4:	00000b1c 	andeq	r0, r0, ip, lsl fp
    33f8:	01520113 	cmpeq	r2, r3, lsl r1
    33fc:	51011331 	tstpl	r1, r1, lsr r3
    3400:	01134001 	tsteq	r3, r1
    3404:	4a400350 	bmi	100414c <__Stack_Size+0x1003d4c>
    3408:	a0140024 	andsge	r0, r4, r4, lsr #32
    340c:	01080011 	tsteq	r8, r1, lsl r0
    3410:	13000016 	movwne	r0, #22
    3414:	31015101 	tstcc	r1, r1, lsl #2
    3418:	03500113 	cmpeq	r0, #-1073741820	; 0xc0000004
    341c:	00244a40 	eoreq	r4, r4, r0, asr #20
    3420:	16471000 	strbne	r1, [r7], -r0
    3424:	d2010000 	andle	r0, r1, #0
    3428:	080011a8 	stmdaeq	r0, {r3, r5, r7, r8, ip}
    342c:	00000014 	andeq	r0, r0, r4, lsl r0
    3430:	0b6d9c01 	bleq	1b6a43c <__Stack_Size+0x1b6a03c>
    3434:	b2120000 	andslt	r0, r2, #0
    3438:	67080011 	smladvs	r8, r1, r0, r0
    343c:	5d000016 	stcpl	0, cr0, [r0, #-88]	; 0xffffffa8
    3440:	1300000b 	movwne	r0, #11
    3444:	0a035001 	beq	d7450 <__Stack_Size+0xd7050>
    3448:	15002328 	strne	r2, [r0, #-808]	; 0x328
    344c:	080011bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, ip}
    3450:	00001678 	andeq	r1, r0, r8, ror r6
    3454:	01500113 	cmpeq	r0, r3, lsl r1
    3458:	10000031 	andne	r0, r0, r1, lsr r0
    345c:	0000165d 	andeq	r1, r0, sp, asr r6
    3460:	11bce501 			; <UNDEFINED> instruction: 0x11bce501
    3464:	00840800 	addeq	r0, r4, r0, lsl #16
    3468:	9c010000 	stcls	0, cr0, [r1], {-0}
    346c:	00000cc3 	andeq	r0, r0, r3, asr #25
    3470:	001aaf16 	andseq	sl, sl, r6, lsl pc
    3474:	e4e70100 	strbt	r0, [r7], #256	; 0x100
    3478:	fa000000 	blx	3480 <__Stack_Size+0x3080>
    347c:	17000008 	strne	r0, [r0, -r8]
    3480:	080011c2 	stmdaeq	r0, {r1, r6, r7, r8, ip}
    3484:	00001689 	andeq	r1, r0, r9, lsl #13
    3488:	0011ca12 	andseq	ip, r1, r2, lsl sl
    348c:	00169008 	andseq	r9, r6, r8
    3490:	000baf00 	andeq	sl, fp, r0, lsl #30
    3494:	50011300 	andpl	r1, r1, r0, lsl #6
    3498:	243c4003 	ldrtcs	r4, [ip], #-3
    349c:	11ce1700 	bicne	r1, lr, r0, lsl #14
    34a0:	16a10800 	strtne	r0, [r1], r0, lsl #16
    34a4:	de120000 	cdple	0, 1, cr0, cr2, cr0, {0}
    34a8:	ac080011 	stcge	0, cr0, [r8], {17}
    34ac:	d2000016 	andle	r0, r0, #22
    34b0:	1300000b 	movwne	r0, #11
    34b4:	31015101 	tstcc	r1, r1, lsl #2
    34b8:	03500113 	cmpeq	r0, #-1073741820	; 0xc0000004
    34bc:	006e3d0a 	rsbeq	r3, lr, sl, lsl #26
    34c0:	0011e612 	andseq	lr, r1, r2, lsl r6
    34c4:	0016c308 	andseq	ip, r6, r8, lsl #6
    34c8:	000bee00 	andeq	lr, fp, r0, lsl #28
    34cc:	51011300 	mrspl	r1, SP_irq
    34d0:	01133101 	tsteq	r3, r1, lsl #2
    34d4:	0f0c0550 	svceq	0x000c0550
    34d8:	00181440 	andseq	r1, r8, r0, asr #8
    34dc:	0011f018 	andseq	pc, r1, r8, lsl r0	; <UNPREDICTABLE>
    34e0:	0016da08 	andseq	sp, r6, r8, lsl #20
    34e4:	000c0100 	andeq	r0, ip, r0, lsl #2
    34e8:	50011300 	andpl	r1, r1, r0, lsl #6
    34ec:	12003101 	andne	r3, r0, #1073741824	; 0x40000000
    34f0:	080011f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, ip}
    34f4:	000016eb 	andeq	r1, r0, fp, ror #13
    34f8:	00000c14 	andeq	r0, r0, r4, lsl ip
    34fc:	01500113 	cmpeq	r0, r3, lsl r1
    3500:	fc120040 	ldc2	0, cr0, [r2], {64}	; 0x40
    3504:	fc080011 	stc2	0, cr0, [r8], {17}
    3508:	27000016 	smladcs	r0, r6, r0, r0
    350c:	1300000c 	movwne	r0, #12
    3510:	32015001 	andcc	r5, r1, #1
    3514:	12021200 	andne	r1, r2, #0, 4
    3518:	170d0800 	strne	r0, [sp, -r0, lsl #16]
    351c:	0c3a0000 	ldceq	0, cr0, [sl], #-0
    3520:	01130000 	tsteq	r3, r0
    3524:	00300150 	eorseq	r0, r0, r0, asr r1
    3528:	00120812 	andseq	r0, r2, r2, lsl r8
    352c:	00171f08 	andseq	r1, r7, r8, lsl #30
    3530:	000c4d00 	andeq	r4, ip, r0, lsl #26
    3534:	50011300 	andpl	r1, r1, r0, lsl #6
    3538:	12003001 	andne	r3, r0, #1
    353c:	08001210 	stmdaeq	r0, {r4, r9, ip}
    3540:	00001731 	andeq	r1, r0, r1, lsr r7
    3544:	00000c62 	andeq	r0, r0, r2, ror #24
    3548:	03500113 	cmpeq	r0, #-1073741820	; 0xc0000004
    354c:	0004000a 	andeq	r0, r4, sl
    3550:	00121c12 	andseq	r1, r2, r2, lsl ip
    3554:	00174308 	andseq	r4, r7, r8, lsl #6
    3558:	000c7e00 	andeq	r7, ip, r0, lsl #28
    355c:	51011300 	mrspl	r1, SP_irq
    3560:	24404c03 	strbcs	r4, [r0], #-3075	; 0xc03
    3564:	03500113 	cmpeq	r0, #-1073741820	; 0xc0000004
    3568:	00243c40 	eoreq	r3, r4, r0, asr #24
    356c:	00122212 	andseq	r2, r2, r2, lsl r2
    3570:	00175a08 	andseq	r5, r7, r8, lsl #20
    3574:	000c9200 	andeq	r9, ip, r0, lsl #4
    3578:	50011300 	andpl	r1, r1, r0, lsl #6
    357c:	00007402 	andeq	r7, r0, r2, lsl #8
    3580:	00122812 	andseq	r2, r2, r2, lsl r8
    3584:	00176c08 	andseq	r6, r7, r8, lsl #24
    3588:	000ca600 	andeq	sl, ip, r0, lsl #12
    358c:	50011300 	andpl	r1, r1, r0, lsl #6
    3590:	00390802 	eorseq	r0, r9, r2, lsl #16
    3594:	00123212 	andseq	r3, r2, r2, lsl r2
    3598:	00178208 	andseq	r8, r7, r8, lsl #4
    359c:	000cb900 	andeq	fp, ip, r0, lsl #18
    35a0:	50011300 	andpl	r1, r1, r0, lsl #6
    35a4:	17003201 	strne	r3, [r0, -r1, lsl #4]
    35a8:	08001236 	stmdaeq	r0, {r1, r2, r4, r5, r9, ip}
    35ac:	00001794 	muleq	r0, r4, r7
    35b0:	0b971900 	bleq	fe5c99b8 <SCS_BASE+0x1e5bb9b8>
    35b4:	27010000 	strcs	r0, [r1, -r0]
    35b8:	00124001 	andseq	r4, r2, r1
    35bc:	0000b408 	andeq	fp, r0, r8, lsl #8
    35c0:	2c9c0100 	ldfcss	f0, [ip], {0}
    35c4:	1a00000e 	bne	3604 <__Stack_Size+0x3204>
    35c8:	00001c2c 	andeq	r1, r0, ip, lsr #24
    35cc:	5e012701 	cdppl	7, 0, cr2, cr1, cr1, {0}
    35d0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    35d4:	1a000009 	bne	3600 <__Stack_Size+0x3200>
    35d8:	00000bab 	andeq	r0, r0, fp, lsr #23
    35dc:	3a012701 	bcc	4d1e8 <__Stack_Size+0x4cde8>
    35e0:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
    35e4:	1b000009 	blne	3610 <__Stack_Size+0x3210>
    35e8:	000014ee 	andeq	r1, r0, lr, ror #9
    35ec:	26012901 	strcs	r2, [r1], -r1, lsl #18
    35f0:	02000009 	andeq	r0, r0, #9
    35f4:	4e126091 	mrcmi	0, 0, r6, cr2, cr1, {4}
    35f8:	a0080012 	andge	r0, r8, r2, lsl r0
    35fc:	1c000017 	stcne	0, cr0, [r0], {23}
    3600:	1300000d 	movwne	r0, #13
    3604:	7d025001 	stcvc	0, cr5, [r2, #-4]
    3608:	74120000 	ldrvc	r0, [r2], #-0
    360c:	b7080012 	smladlt	r8, r2, r0, r0
    3610:	33000017 	movwcc	r0, #23
    3614:	1300000d 	movwne	r0, #13
    3618:	0c055001 	stceq	0, cr5, [r5], {1}
    361c:	40013800 	andmi	r3, r1, r0, lsl #16
    3620:	127c1200 	rsbsne	r1, ip, #0, 4
    3624:	17ce0800 	strbne	r0, [lr, r0, lsl #16]
    3628:	0d500000 	ldcleq	0, cr0, [r0, #-0]
    362c:	01130000 	tsteq	r3, r0
    3630:	007d0251 	rsbseq	r0, sp, r1, asr r2
    3634:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    3638:	0138000c 	teqeq	r8, ip
    363c:	88120040 	ldmdahi	r2, {r6}
    3640:	e4080012 	str	r0, [r8], #-18
    3644:	73000017 	movwvc	r0, #23
    3648:	1300000d 	movwne	r0, #13
    364c:	31015201 	tstcc	r1, r1, lsl #4
    3650:	03510113 	cmpeq	r1, #-1073741820	; 0xc0000004
    3654:	1305250a 	movwne	r2, #21770	; 0x550a
    3658:	0c055001 	stceq	0, cr5, [r5], {1}
    365c:	40013800 	andmi	r3, r1, r0, lsl #16
    3660:	129a1200 	addsne	r1, sl, #0, 4
    3664:	17b70800 	ldrne	r0, [r7, r0, lsl #16]!
    3668:	0d8a0000 	stceq	0, cr0, [sl]
    366c:	01130000 	tsteq	r3, r0
    3670:	000c0550 	andeq	r0, ip, r0, asr r5
    3674:	00400050 	subeq	r0, r0, r0, asr r0
    3678:	0012a212 	andseq	sl, r2, r2, lsl r2
    367c:	0017ce08 	andseq	ip, r7, r8, lsl #28
    3680:	000da700 	andeq	sl, sp, r0, lsl #14
    3684:	51011300 	mrspl	r1, SP_irq
    3688:	13007d02 	movwne	r7, #3330	; 0xd02
    368c:	0c055001 	stceq	0, cr5, [r5], {1}
    3690:	40005000 	andmi	r5, r0, r0
    3694:	12ae1200 	adcne	r1, lr, #0, 4
    3698:	17e40800 	strbne	r0, [r4, r0, lsl #16]!
    369c:	0dcb0000 	stcleq	0, cr0, [fp]
    36a0:	01130000 	tsteq	r3, r0
    36a4:	00740252 	rsbseq	r0, r4, r2, asr r2
    36a8:	03510113 	cmpeq	r1, #-1073741820	; 0xc0000004
    36ac:	1305250a 	movwne	r2, #21770	; 0x550a
    36b0:	0c055001 	stceq	0, cr5, [r5], {1}
    36b4:	40005000 	andmi	r5, r0, r0
    36b8:	12c21200 	sbcne	r1, r2, #0, 4
    36bc:	17b70800 	ldrne	r0, [r7, r0, lsl #16]!
    36c0:	0de20000 	stcleq	0, cr0, [r2]
    36c4:	01130000 	tsteq	r3, r0
    36c8:	000c0550 	andeq	r0, ip, r0, asr r5
    36cc:	00400048 	subeq	r0, r0, r8, asr #32
    36d0:	0012ca12 	andseq	ip, r2, r2, lsl sl
    36d4:	0017ce08 	andseq	ip, r7, r8, lsl #28
    36d8:	000dff00 	andeq	pc, sp, r0, lsl #30
    36dc:	51011300 	mrspl	r1, SP_irq
    36e0:	13007d02 	movwne	r7, #3330	; 0xd02
    36e4:	0c055001 	stceq	0, cr5, [r5], {1}
    36e8:	40004800 	andmi	r4, r0, r0, lsl #16
    36ec:	12d61200 	sbcsne	r1, r6, #0, 4
    36f0:	17e40800 	strbne	r0, [r4, r0, lsl #16]!
    36f4:	0e220000 	cdpeq	0, 2, cr0, cr2, cr0, {0}
    36f8:	01130000 	tsteq	r3, r0
    36fc:	13310152 	teqne	r1, #-2147483628	; 0x80000014
    3700:	0a035101 	beq	d7b0c <__Stack_Size+0xd770c>
    3704:	01130525 	tsteq	r3, r5, lsr #10
    3708:	000c0550 	andeq	r0, ip, r0, asr r5
    370c:	00400048 	subeq	r0, r0, r8, asr #32
    3710:	0012de17 	andseq	sp, r2, r7, lsl lr
    3714:	0017ff08 	andseq	pc, r7, r8, lsl #30
    3718:	1c1c0000 	ldcne	0, cr0, [ip], {-0}
    371c:	01000012 	tsteq	r0, r2, lsl r0
    3720:	003a0166 	eorseq	r0, sl, r6, ror #2
    3724:	12f40000 	rscsne	r0, r4, #0
    3728:	00240800 	eoreq	r0, r4, r0, lsl #16
    372c:	9c010000 	stcls	0, cr0, [r1], {-0}
    3730:	00000e57 	andeq	r0, r0, r7, asr lr
    3734:	001c2c1a 	andseq	r2, ip, sl, lsl ip
    3738:	01660100 	cmneq	r6, r0, lsl #2
    373c:	0000005e 	andeq	r0, r0, lr, asr r0
    3740:	00000965 	andeq	r0, r0, r5, ror #18
    3744:	162c1900 	strtne	r1, [ip], -r0, lsl #18
    3748:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    374c:	00131801 	andseq	r1, r3, r1, lsl #16
    3750:	0000d008 	andeq	sp, r0, r8
    3754:	899c0100 	ldmibhi	ip, {r8}
    3758:	1b000010 	blne	37a0 <__Stack_Size+0x33a0>
    375c:	000011e9 	andeq	r1, r0, r9, ror #3
    3760:	9f017c01 	svcls	0x00017c01
    3764:	02000006 	andeq	r0, r0, #6
    3768:	22125c91 	andscs	r5, r2, #37120	; 0x9100
    376c:	15080013 	strne	r0, [r8, #-19]
    3770:	90000018 	andls	r0, r0, r8, lsl r0
    3774:	1300000e 	movwne	r0, #14
    3778:	91025001 	tstls	r2, r1
    377c:	4412005c 	ldrmi	r0, [r2], #-92	; 0x5c
    3780:	2d080013 	stccs	0, cr0, [r8, #-76]	; 0xffffffb4
    3784:	ad000018 	stcge	0, cr0, [r0, #-96]	; 0xffffffa0
    3788:	1300000e 	movwne	r0, #14
    378c:	91025101 	tstls	r2, r1, lsl #2
    3790:	5001135c 	andpl	r1, r1, ip, asr r3
    3794:	24000c05 	strcs	r0, [r0], #-3077	; 0xc05
    3798:	12004001 	andne	r4, r0, #1
    379c:	0800134c 	stmdaeq	r0, {r2, r3, r6, r8, r9, ip}
    37a0:	0000182d 	andeq	r1, r0, sp, lsr #16
    37a4:	00000eca 	andeq	r0, r0, sl, asr #29
    37a8:	02510113 	subseq	r0, r1, #-1073741820	; 0xc0000004
    37ac:	01135c91 			; <UNDEFINED> instruction: 0x01135c91
    37b0:	000c0550 	andeq	r0, ip, r0, asr r5
    37b4:	00400128 	subeq	r0, r0, r8, lsr #2
    37b8:	00135812 	andseq	r5, r3, r2, lsl r8
    37bc:	00184a08 	andseq	r4, r8, r8, lsl #20
    37c0:	000ef100 	andeq	pc, lr, r0, lsl #2
    37c4:	53011300 	movwpl	r1, #4864	; 0x1300
    37c8:	01133701 	tsteq	r3, r1, lsl #14
    37cc:	00740252 	rsbseq	r0, r4, r2, asr r2
    37d0:	01510113 	cmpeq	r1, r3, lsl r1
    37d4:	5001133a 	andpl	r1, r1, sl, lsr r3
    37d8:	24000c05 	strcs	r0, [r0], #-3077	; 0xc05
    37dc:	12004001 	andne	r4, r0, #1
    37e0:	08001364 	stmdaeq	r0, {r2, r5, r6, r8, r9, ip}
    37e4:	0000186b 	andeq	r1, r0, fp, ror #16
    37e8:	00000f15 	andeq	r0, r0, r5, lsl pc
    37ec:	02520113 	subseq	r0, r2, #-1073741820	; 0xc0000004
    37f0:	01130075 	tsteq	r3, r5, ror r0
    37f4:	200a0351 	andcs	r0, sl, r1, asr r3
    37f8:	50011302 	andpl	r1, r1, r2, lsl #6
    37fc:	24000c05 	strcs	r0, [r0], #-3077	; 0xc05
    3800:	12004001 	andne	r4, r0, #1
    3804:	08001370 	stmdaeq	r0, {r4, r5, r6, r8, r9, ip}
    3808:	0000184a 	andeq	r1, r0, sl, asr #16
    380c:	00000f3c 	andeq	r0, r0, ip, lsr pc
    3810:	01530113 	cmpeq	r3, r3, lsl r1
    3814:	52011337 	andpl	r1, r1, #-603979776	; 0xdc000000
    3818:	13007402 	movwne	r7, #1026	; 0x402
    381c:	34015101 	strcc	r5, [r1], #-257	; 0x101
    3820:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    3824:	0128000c 			; <UNDEFINED> instruction: 0x0128000c
    3828:	7c120040 	ldcvc	0, cr0, [r2], {64}	; 0x40
    382c:	6b080013 	blvs	203880 <__Stack_Size+0x203480>
    3830:	60000018 	andvs	r0, r0, r8, lsl r0
    3834:	1300000f 	movwne	r0, #15
    3838:	75025201 	strvc	r5, [r2, #-513]	; 0x201
    383c:	51011300 	mrspl	r1, SP_irq
    3840:	02200a03 	eoreq	r0, r0, #12288	; 0x3000
    3844:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    3848:	0128000c 			; <UNDEFINED> instruction: 0x0128000c
    384c:	84120040 	ldrhi	r0, [r2], #-64	; 0x40
    3850:	87080013 	smladhi	r8, r3, r0, r0
    3854:	7d000018 	stcvc	0, cr0, [r0, #-96]	; 0xffffffa0
    3858:	1300000f 	movwne	r0, #15
    385c:	74025101 	strvc	r5, [r2], #-257	; 0x101
    3860:	50011300 	andpl	r1, r1, r0, lsl #6
    3864:	24000c05 	strcs	r0, [r0], #-3077	; 0xc05
    3868:	12004001 	andne	r4, r0, #1
    386c:	0800138c 	stmdaeq	r0, {r2, r3, r7, r8, r9, ip}
    3870:	00001887 	andeq	r1, r0, r7, lsl #17
    3874:	00000f9a 	muleq	r0, sl, pc	; <UNPREDICTABLE>
    3878:	02510113 	subseq	r0, r1, #-1073741820	; 0xc0000004
    387c:	01130074 	tsteq	r3, r4, ror r0
    3880:	000c0550 	andeq	r0, ip, r0, asr r5
    3884:	00400128 	subeq	r0, r0, r8, lsr #2
    3888:	00139212 	andseq	r9, r3, r2, lsl r2
    388c:	00189e08 	andseq	r9, r8, r8, lsl #28
    3890:	000fb100 	andeq	fp, pc, r0, lsl #2
    3894:	50011300 	andpl	r1, r1, r0, lsl #6
    3898:	24000c05 	strcs	r0, [r0], #-3077	; 0xc05
    389c:	12004001 	andne	r4, r0, #1
    38a0:	08001398 	stmdaeq	r0, {r3, r4, r7, r8, r9, ip}
    38a4:	000018b0 			; <UNDEFINED> instruction: 0x000018b0
    38a8:	00000fc8 	andeq	r0, r0, r8, asr #31
    38ac:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    38b0:	0124000c 			; <UNDEFINED> instruction: 0x0124000c
    38b4:	a2120040 	andsge	r0, r2, #64	; 0x40
    38b8:	9e080013 	mcrls	0, 0, r0, cr8, cr3, {0}
    38bc:	df000018 	svcle	0x00000018
    38c0:	1300000f 	movwne	r0, #15
    38c4:	0c055001 	stceq	0, cr5, [r5], {1}
    38c8:	40012800 	andmi	r2, r1, r0, lsl #16
    38cc:	13a81200 			; <UNDEFINED> instruction: 0x13a81200
    38d0:	18b00800 	ldmne	r0!, {fp}
    38d4:	0ff60000 	svceq	0x00f60000
    38d8:	01130000 	tsteq	r3, r0
    38dc:	000c0550 	andeq	r0, ip, r0, asr r5
    38e0:	00400128 	subeq	r0, r0, r8, lsr #2
    38e4:	0013b212 	andseq	fp, r3, r2, lsl r2
    38e8:	0018c608 	andseq	ip, r8, r8, lsl #12
    38ec:	00100d00 	andseq	r0, r0, r0, lsl #26
    38f0:	50011300 	andpl	r1, r1, r0, lsl #6
    38f4:	24000c05 	strcs	r0, [r0], #-3077	; 0xc05
    38f8:	12004001 	andne	r4, r0, #1
    38fc:	080013b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, ip}
    3900:	000018d8 	ldrdeq	r1, [r0], -r8
    3904:	00001024 	andeq	r1, r0, r4, lsr #32
    3908:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    390c:	0124000c 			; <UNDEFINED> instruction: 0x0124000c
    3910:	c2120040 	andsgt	r0, r2, #64	; 0x40
    3914:	c6080013 			; <UNDEFINED> instruction: 0xc6080013
    3918:	3b000018 	blcc	3980 <__Stack_Size+0x3580>
    391c:	13000010 	movwne	r0, #16
    3920:	0c055001 	stceq	0, cr5, [r5], {1}
    3924:	40012800 	andmi	r2, r1, r0, lsl #16
    3928:	13c81200 	bicne	r1, r8, #0, 4
    392c:	18d80800 	ldmne	r8, {fp}^
    3930:	10520000 	subsne	r0, r2, r0
    3934:	01130000 	tsteq	r3, r0
    3938:	000c0550 	andeq	r0, ip, r0, asr r5
    393c:	00400128 	subeq	r0, r0, r8, lsr #2
    3940:	0013d412 	andseq	sp, r3, r2, lsl r4
    3944:	0018ee08 	andseq	lr, r8, r8, lsl #28
    3948:	00106f00 	andseq	r6, r0, r0, lsl #30
    394c:	51011300 	mrspl	r1, SP_irq
    3950:	13007402 	movwne	r7, #1026	; 0x402
    3954:	0c055001 	stceq	0, cr5, [r5], {1}
    3958:	40012400 	andmi	r2, r1, r0, lsl #8
    395c:	13dc1400 	bicsne	r1, ip, #0, 8
    3960:	18ee0800 	stmiane	lr!, {fp}^
    3964:	01130000 	tsteq	r3, r0
    3968:	00740251 	rsbseq	r0, r4, r1, asr r2
    396c:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    3970:	0128000c 			; <UNDEFINED> instruction: 0x0128000c
    3974:	19000040 	stmdbne	r0, {r6}
    3978:	0000173e 	andeq	r1, r0, lr, lsr r7
    397c:	e801b601 	stmda	r1, {r0, r9, sl, ip, sp, pc}
    3980:	70080013 	andvc	r0, r8, r3, lsl r0
    3984:	01000000 	mrseq	r0, (UNDEF: 0)
    3988:	0011159c 	mulseq	r1, ip, r5
    398c:	13061b00 	movwne	r1, #27392	; 0x6b00
    3990:	bb010000 	bllt	43998 <__Stack_Size+0x43598>
    3994:	00080601 	andeq	r0, r8, r1, lsl #12
    3998:	5c910200 	lfmpl	f0, 4, [r1], {0}
    399c:	0013f812 	andseq	pc, r3, r2, lsl r8	; <UNPREDICTABLE>
    39a0:	00190508 	andseq	r0, r9, r8, lsl #10
    39a4:	0010c900 	andseq	ip, r0, r0, lsl #18
    39a8:	51011300 	mrspl	r1, SP_irq
    39ac:	08000a03 	stmdaeq	r0, {r0, r1, r9, fp}
    39b0:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    39b4:	12000074 	andne	r0, r0, #116	; 0x74
    39b8:	08001402 	stmdaeq	r0, {r1, sl, ip}
    39bc:	00001905 	andeq	r1, r0, r5, lsl #18
    39c0:	000010e4 	andeq	r1, r0, r4, ror #1
    39c4:	03510113 	cmpeq	r1, #-1073741820	; 0xc0000004
    39c8:	1304000a 	movwne	r0, #16394	; 0x400a
    39cc:	74025001 	strvc	r5, [r2], #-1
    39d0:	42120000 	andsmi	r0, r2, #0
    39d4:	21080014 	tstcs	r8, r4, lsl r0
    39d8:	fe000019 	mcr2	0, 0, r0, cr0, cr9, {0}
    39dc:	13000010 	movwne	r0, #16
    39e0:	91025101 	tstls	r2, r1, lsl #2
    39e4:	5001135c 	andpl	r1, r1, ip, asr r3
    39e8:	00007502 	andeq	r7, r0, r2, lsl #10
    39ec:	00144a14 	andseq	r4, r4, r4, lsl sl
    39f0:	00194408 	andseq	r4, r9, r8, lsl #8
    39f4:	51011300 	mrspl	r1, SP_irq
    39f8:	13007402 	movwne	r7, #1026	; 0x402
    39fc:	75025001 	strvc	r5, [r2, #-1]
    3a00:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    3a04:	00001951 	andeq	r1, r0, r1, asr r9
    3a08:	5801e401 	stmdapl	r1, {r0, sl, sp, lr, pc}
    3a0c:	64080014 	strvs	r0, [r8], #-20
    3a10:	01000001 	tsteq	r0, r1
    3a14:	0013019c 	mulseq	r3, ip, r1
    3a18:	16b21b00 	ldrtne	r1, [r2], r0, lsl #22
    3a1c:	e7010000 	str	r0, [r1, -r0]
    3a20:	00074201 	andeq	r4, r7, r1, lsl #4
    3a24:	5c910200 	lfmpl	f0, 4, [r1], {0}
    3a28:	00146612 	andseq	r6, r4, r2, lsl r6
    3a2c:	00195b08 	andseq	r5, r9, r8, lsl #22
    3a30:	00114e00 	andseq	r4, r1, r0, lsl #28
    3a34:	50011300 	andpl	r1, r1, r0, lsl #6
    3a38:	005c9102 	subseq	r9, ip, r2, lsl #2
    3a3c:	00148412 	andseq	r8, r4, r2, lsl r4
    3a40:	00197208 	andseq	r7, r9, r8, lsl #4
    3a44:	00116800 	andseq	r6, r1, r0, lsl #16
    3a48:	51011300 	mrspl	r1, SP_irq
    3a4c:	135c9102 	cmpne	ip, #-2147483648	; 0x80000000
    3a50:	76025001 	strvc	r5, [r2], -r1
    3a54:	9c120000 	ldcls	0, cr0, [r2], {-0}
    3a58:	72080014 	andvc	r0, r8, #20
    3a5c:	88000019 	stmdahi	r0, {r0, r3, r4}
    3a60:	13000011 	movwne	r0, #17
    3a64:	91085101 	tstls	r8, r1, lsl #2
    3a68:	22007500 	andcs	r7, r0, #0, 10
    3a6c:	131c2808 	tstne	ip, #8, 16	; 0x80000
    3a70:	76025001 	strvc	r5, [r2], -r1
    3a74:	b4120000 	ldrlt	r0, [r2], #-0
    3a78:	72080014 	andvc	r0, r8, #20
    3a7c:	a8000019 	stmdage	r0, {r0, r3, r4}
    3a80:	13000011 	movwne	r0, #17
    3a84:	91085101 	tstls	r8, r1, lsl #2
    3a88:	22007500 	andcs	r7, r0, #0, 10
    3a8c:	131c2808 	tstne	ip, #8, 16	; 0x80000
    3a90:	76025001 	strvc	r5, [r2], -r1
    3a94:	ce120000 	cdpgt	0, 1, cr0, cr2, cr0, {0}
    3a98:	72080014 	andvc	r0, r8, #20
    3a9c:	c8000019 	stmdagt	r0, {r0, r3, r4}
    3aa0:	13000011 	movwne	r0, #17
    3aa4:	91085101 	tstls	r8, r1, lsl #2
    3aa8:	22007500 	andcs	r7, r0, #0, 10
    3aac:	131c2808 	tstne	ip, #8, 16	; 0x80000
    3ab0:	76025001 	strvc	r5, [r2], -r1
    3ab4:	e6120000 	ldr	r0, [r2], -r0
    3ab8:	72080014 	andvc	r0, r8, #20
    3abc:	e8000019 	stmda	r0, {r0, r3, r4}
    3ac0:	13000011 	movwne	r0, #17
    3ac4:	91085101 	tstls	r8, r1, lsl #2
    3ac8:	22007500 	andcs	r7, r0, #0, 10
    3acc:	131c2808 	tstne	ip, #8, 16	; 0x80000
    3ad0:	76025001 	strvc	r5, [r2], -r1
    3ad4:	04120000 	ldreq	r0, [r2], #-0
    3ad8:	72080015 	andvc	r0, r8, #21
    3adc:	08000019 	stmdaeq	r0, {r0, r3, r4}
    3ae0:	13000012 	movwne	r0, #18
    3ae4:	91085101 	tstls	r8, r1, lsl #2
    3ae8:	22007500 	andcs	r7, r0, #0, 10
    3aec:	131c2808 	tstne	ip, #8, 16	; 0x80000
    3af0:	76025001 	strvc	r5, [r2], -r1
    3af4:	1a120000 	bne	483afc <__Stack_Size+0x4836fc>
    3af8:	72080015 	andvc	r0, r8, #21
    3afc:	28000019 	stmdacs	r0, {r0, r3, r4}
    3b00:	13000012 	movwne	r0, #18
    3b04:	91085101 	tstls	r8, r1, lsl #2
    3b08:	22007500 	andcs	r7, r0, #0, 10
    3b0c:	131c2808 	tstne	ip, #8, 16	; 0x80000
    3b10:	76025001 	strvc	r5, [r2], -r1
    3b14:	34120000 	ldrcc	r0, [r2], #-0
    3b18:	72080015 	andvc	r0, r8, #21
    3b1c:	48000019 	stmdami	r0, {r0, r3, r4}
    3b20:	13000012 	movwne	r0, #18
    3b24:	91085101 	tstls	r8, r1, lsl #2
    3b28:	22007500 	andcs	r7, r0, #0, 10
    3b2c:	131c2808 	tstne	ip, #8, 16	; 0x80000
    3b30:	76025001 	strvc	r5, [r2], -r1
    3b34:	46120000 	ldrmi	r0, [r2], -r0
    3b38:	72080015 	andvc	r0, r8, #21
    3b3c:	68000019 	stmdavs	r0, {r0, r3, r4}
    3b40:	13000012 	movwne	r0, #18
    3b44:	91085101 	tstls	r8, r1, lsl #2
    3b48:	22007500 	andcs	r7, r0, #0, 10
    3b4c:	131c2808 	tstne	ip, #8, 16	; 0x80000
    3b50:	76025001 	strvc	r5, [r2], -r1
    3b54:	64120000 	ldrvs	r0, [r2], #-0
    3b58:	72080015 	andvc	r0, r8, #21
    3b5c:	88000019 	stmdahi	r0, {r0, r3, r4}
    3b60:	13000012 	movwne	r0, #18
    3b64:	91085101 	tstls	r8, r1, lsl #2
    3b68:	22007500 	andcs	r7, r0, #0, 10
    3b6c:	131c2808 	tstne	ip, #8, 16	; 0x80000
    3b70:	76025001 	strvc	r5, [r2], -r1
    3b74:	7e120000 	cdpvc	0, 1, cr0, cr2, cr0, {0}
    3b78:	72080015 	andvc	r0, r8, #21
    3b7c:	a8000019 	stmdage	r0, {r0, r3, r4}
    3b80:	13000012 	movwne	r0, #18
    3b84:	91085101 	tstls	r8, r1, lsl #2
    3b88:	22007500 	andcs	r7, r0, #0, 10
    3b8c:	131c2808 	tstne	ip, #8, 16	; 0x80000
    3b90:	76025001 	strvc	r5, [r2], -r1
    3b94:	92120000 	andsls	r0, r2, #0
    3b98:	72080015 	andvc	r0, r8, #21
    3b9c:	c8000019 	stmdagt	r0, {r0, r3, r4}
    3ba0:	13000012 	movwne	r0, #18
    3ba4:	91085101 	tstls	r8, r1, lsl #2
    3ba8:	22007500 	andcs	r7, r0, #0, 10
    3bac:	131c2808 	tstne	ip, #8, 16	; 0x80000
    3bb0:	76025001 	strvc	r5, [r2], -r1
    3bb4:	a4120000 	ldrge	r0, [r2], #-0
    3bb8:	72080015 	andvc	r0, r8, #21
    3bbc:	eb000019 	bl	3c28 <__Stack_Size+0x3828>
    3bc0:	13000012 	movwne	r0, #18
    3bc4:	91085101 	tstls	r8, r1, lsl #2
    3bc8:	22007500 	andcs	r7, r0, #0, 10
    3bcc:	131c2808 	tstne	ip, #8, 16	; 0x80000
    3bd0:	0c055001 	stceq	0, cr5, [r5], {1}
    3bd4:	40011400 	andmi	r1, r1, r0, lsl #8
    3bd8:	15ac1400 	strne	r1, [ip, #1024]!	; 0x400
    3bdc:	19880800 	stmibne	r8, {fp}
    3be0:	01130000 	tsteq	r3, r0
    3be4:	13310151 	teqne	r1, #1073741844	; 0x40000014
    3be8:	75025001 	strvc	r5, [r2, #-1]
    3bec:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    3bf0:	0000193e 	andeq	r1, r0, lr, lsr r9
    3bf4:	bc026301 	stclt	3, cr6, [r2], {1}
    3bf8:	80080015 	andhi	r0, r8, r5, lsl r0
    3bfc:	01000000 	mrseq	r0, (UNDEF: 0)
    3c00:	0013a29c 	mulseq	r3, ip, r2
    3c04:	153e1b00 	ldrne	r1, [lr, #-2816]!	; 0xb00
    3c08:	65010000 	strvs	r0, [r1, #-0]
    3c0c:	00078602 	andeq	r8, r7, r2, lsl #12
    3c10:	6c910200 	lfmvs	f0, 4, [r1], {0}
    3c14:	0015c812 	andseq	ip, r5, r2, lsl r8
    3c18:	00199e08 	andseq	r9, r9, r8, lsl #28
    3c1c:	00134000 	andseq	r4, r3, r0
    3c20:	51011300 	mrspl	r1, SP_irq
    3c24:	01133001 	tsteq	r3, r1
    3c28:	47400350 	smlsldmi	r0, r0, r0, r3	; <UNPREDICTABLE>
    3c2c:	d0120024 	andsle	r0, r2, r4, lsr #32
    3c30:	b5080015 	strlt	r0, [r8, #-21]
    3c34:	55000019 	strpl	r0, [r0, #-25]
    3c38:	13000013 	movwne	r0, #19
    3c3c:	0a035001 	beq	d7c48 <__Stack_Size+0xd7848>
    3c40:	12000600 	andne	r0, r0, #0, 12
    3c44:	080015ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, ip}
    3c48:	000019c6 	andeq	r1, r0, r6, asr #19
    3c4c:	00001369 	andeq	r1, r0, r9, ror #6
    3c50:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    3c54:	12006c91 	andne	r6, r0, #37120	; 0x9100
    3c58:	08001606 	stmdaeq	r0, {r1, r2, r9, sl, ip}
    3c5c:	000019c6 	andeq	r1, r0, r6, asr #19
    3c60:	0000137d 	andeq	r1, r0, sp, ror r3
    3c64:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    3c68:	12006c91 	andne	r6, r0, #37120	; 0x9100
    3c6c:	08001620 	stmdaeq	r0, {r5, r9, sl, ip}
    3c70:	000019c6 	andeq	r1, r0, r6, asr #19
    3c74:	00001391 	muleq	r0, r1, r3
    3c78:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    3c7c:	14006c91 	strne	r6, [r0], #-3217	; 0xc91
    3c80:	08001638 	stmdaeq	r0, {r3, r4, r5, r9, sl, ip}
    3c84:	000019c6 	andeq	r1, r0, r6, asr #19
    3c88:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    3c8c:	00006c91 	muleq	r0, r1, ip
    3c90:	0008ca10 	andeq	ip, r8, r0, lsl sl
    3c94:	3c2b0100 	stfccs	f0, [fp], #-0
    3c98:	88080016 	stmdahi	r8, {r1, r2, r4}
    3c9c:	01000000 	mrseq	r0, (UNDEF: 0)
    3ca0:	0014f69c 	mulseq	r4, ip, r6
    3ca4:	15b91d00 	ldrne	r1, [r9, #3328]!	; 0xd00
    3ca8:	61010000 	mrsvs	r0, (UNDEF: 1)
    3cac:	000014f6 	strdeq	r1, [r0], -r6
    3cb0:	000013c8 	andeq	r1, r0, r8, asr #7
    3cb4:	a51d001e 	ldrge	r0, [sp, #-30]
    3cb8:	01000013 	tsteq	r0, r3, lsl r0
    3cbc:	0014f662 	andseq	pc, r4, r2, ror #12
    3cc0:	0013d900 	andseq	sp, r3, r0, lsl #18
    3cc4:	17001e00 	strne	r1, [r0, -r0, lsl #28]
    3cc8:	08001644 	stmdaeq	r0, {r2, r6, r9, sl, ip}
    3ccc:	000019de 	ldrdeq	r1, [r0], -lr
    3cd0:	00164817 	andseq	r4, r6, r7, lsl r8
    3cd4:	000b6d08 	andeq	r6, fp, r8, lsl #26
    3cd8:	164c1700 	strbne	r1, [ip], -r0, lsl #14
    3cdc:	13010800 	movwne	r0, #6144	; 0x1800
    3ce0:	50170000 	andspl	r0, r7, r0
    3ce4:	15080016 	strne	r0, [r8, #-22]
    3ce8:	17000011 	smladne	r0, r1, r0, r0
    3cec:	08001654 	stmdaeq	r0, {r2, r4, r6, r9, sl, ip}
    3cf0:	000019e5 	andeq	r1, r0, r5, ror #19
    3cf4:	00165c12 	andseq	r5, r6, r2, lsl ip
    3cf8:	000cc308 	andeq	ip, ip, r8, lsl #6
    3cfc:	00141900 	andseq	r1, r4, r0, lsl #18
    3d00:	50011300 	andpl	r1, r1, r0, lsl #6
    3d04:	12003001 	andne	r3, r0, #1
    3d08:	08001662 	stmdaeq	r0, {r1, r5, r6, r9, sl, ip}
    3d0c:	000019ec 	andeq	r1, r0, ip, ror #19
    3d10:	0000142c 	andeq	r1, r0, ip, lsr #8
    3d14:	01500113 	cmpeq	r0, r3, lsl r1
    3d18:	6c120030 	ldcvs	0, cr0, [r2], {48}	; 0x30
    3d1c:	c3080016 	movwgt	r0, #32790	; 0x8016
    3d20:	3f00000c 	svccc	0x0000000c
    3d24:	13000014 	movwne	r0, #20
    3d28:	32015001 	andcc	r5, r1, #1
    3d2c:	16701700 	ldrbtne	r1, [r0], -r0, lsl #14
    3d30:	0e570800 	cdpeq	8, 5, cr0, cr7, cr0, {0}
    3d34:	74170000 	ldrvc	r0, [r7], #-0
    3d38:	33080016 	movwcc	r0, #32790	; 0x8016
    3d3c:	1700000b 	strne	r0, [r0, -fp]
    3d40:	08001678 	stmdaeq	r0, {r3, r4, r5, r6, r9, sl, ip}
    3d44:	00000a1d 	andeq	r0, r0, sp, lsl sl
    3d48:	00167c17 	andseq	r7, r6, r7, lsl ip
    3d4c:	00108908 	andseq	r8, r0, r8, lsl #18
    3d50:	16801700 	strne	r1, [r0], r0, lsl #14
    3d54:	09310800 	ldmdbeq	r1!, {fp}
    3d58:	8a120000 	bhi	483d60 <__Stack_Size+0x483960>
    3d5c:	01080016 	tsteq	r8, r6, lsl r0
    3d60:	8700001a 	smladhi	r0, sl, r0, r0
    3d64:	13000014 	movwne	r0, #20
    3d68:	0a035101 	beq	d8174 <__Stack_Size+0xd7d74>
    3d6c:	01130200 	tsteq	r3, r0, lsl #4
    3d70:	00740250 	rsbseq	r0, r4, r0, asr r2
    3d74:	16921200 	ldrne	r1, [r2], r0, lsl #4
    3d78:	19050800 	stmdbne	r5, {fp}
    3d7c:	14a40000 	strtne	r0, [r4], #0
    3d80:	01130000 	tsteq	r3, r0
    3d84:	20080251 	andcs	r0, r8, r1, asr r2
    3d88:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    3d8c:	010c000c 	tsteq	ip, ip
    3d90:	9c120040 	ldcls	0, cr0, [r2], {64}	; 0x40
    3d94:	05080016 	streq	r0, [r8, #-22]
    3d98:	bf000019 	svclt	0x00000019
    3d9c:	13000014 	movwne	r0, #20
    3da0:	0a035101 	beq	d81ac <__Stack_Size+0xd7dac>
    3da4:	01130400 	tsteq	r3, r0, lsl #8
    3da8:	00740250 	rsbseq	r0, r4, r0, asr r2
    3dac:	16a61200 	strtne	r1, [r6], r0, lsl #4
    3db0:	19050800 	stmdbne	r5, {fp}
    3db4:	14da0000 	ldrbne	r0, [sl], #0
    3db8:	01130000 	tsteq	r3, r0
    3dbc:	000a0351 	andeq	r0, sl, r1, asr r3
    3dc0:	50011308 	andpl	r1, r1, r8, lsl #6
    3dc4:	00007402 	andeq	r7, r0, r2, lsl #8
    3dc8:	0016aa17 	andseq	sl, r6, r7, lsl sl
    3dcc:	001a1708 	andseq	r1, sl, r8, lsl #14
    3dd0:	16ae1700 	strtne	r1, [lr], r0, lsl #14
    3dd4:	1a1e0800 	bne	785ddc <__Stack_Size+0x7859dc>
    3dd8:	b61f0000 	ldrlt	r0, [pc], -r0
    3ddc:	2f080016 	svccs	0x00080016
    3de0:	0000001a 	andeq	r0, r0, sl, lsl r0
    3de4:	69050420 	stmdbvs	r5, {r5, sl}
    3de8:	2100746e 	tstcs	r0, lr, ror #8
    3dec:	00001318 	andeq	r1, r0, r8, lsl r3
    3df0:	007f1c01 	rsbseq	r1, pc, r1, lsl #24
    3df4:	03050000 	movweq	r0, #20480	; 0x5000
    3df8:	2000013c 	andcs	r0, r0, ip, lsr r1
    3dfc:	0018dd21 	andseq	sp, r8, r1, lsr #26
    3e00:	7f1d0100 	svcvc	0x001d0100
    3e04:	05000000 	streq	r0, [r0, #-0]
    3e08:	00013a03 	andeq	r3, r1, r3, lsl #20
    3e0c:	15f12120 	ldrbne	r2, [r1, #288]!	; 0x120
    3e10:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    3e14:	0000007f 	andeq	r0, r0, pc, ror r0
    3e18:	01380305 	teqeq	r8, r5, lsl #6
    3e1c:	c5212000 	strgt	r2, [r1, #-0]!
    3e20:	01000000 	mrseq	r0, (UNDEF: 0)
    3e24:	00007f1f 	andeq	r7, r0, pc, lsl pc
    3e28:	28030500 	stmdacs	r3, {r8, sl}
    3e2c:	21200001 			; <UNDEFINED> instruction: 0x21200001
    3e30:	000011fb 	strdeq	r1, [r0], -fp
    3e34:	003a2101 	eorseq	r2, sl, r1, lsl #2
    3e38:	03050000 	movweq	r0, #20480	; 0x5000
    3e3c:	2000012c 	andcs	r0, r0, ip, lsr #2
    3e40:	0012ba21 	andseq	fp, r2, r1, lsr #20
    3e44:	3a220100 	bcc	88424c <__Stack_Size+0x883e4c>
    3e48:	05000000 	streq	r0, [r0, #-0]
    3e4c:	00013003 	andeq	r3, r1, r3
    3e50:	15132120 	ldrne	r2, [r3, #-288]	; 0x120
    3e54:	24010000 	strcs	r0, [r1], #-0
    3e58:	0000003a 	andeq	r0, r0, sl, lsr r0
    3e5c:	01340305 	teqeq	r4, r5, lsl #6
    3e60:	aa222000 	bge	88be68 <__Stack_Size+0x88ba68>
    3e64:	08000018 	stmdaeq	r0, {r3, r4}
    3e68:	158602ac 	strne	r0, [r6, #684]	; 0x2ac
    3e6c:	86230000 	strthi	r0, [r3], -r0
    3e70:	00000015 	andeq	r0, r0, r5, lsl r0
    3e74:	08560424 	ldmdaeq	r6, {r2, r5, sl}^
    3e78:	9c220000 	stcls	0, cr0, [r2], #-0
    3e7c:	08000011 	stmdaeq	r0, {r0, r4}
    3e80:	159e02ad 	ldrne	r0, [lr, #685]	; 0x2ad
    3e84:	9e230000 	cdpls	0, 2, cr0, cr3, cr0, {0}
    3e88:	00000015 	andeq	r0, r0, r5, lsl r0
    3e8c:	08ca0424 	stmiaeq	sl, {r2, r5, sl}^
    3e90:	f7220000 			; <UNDEFINED> instruction: 0xf7220000
    3e94:	08000018 	stmdaeq	r0, {r3, r4}
    3e98:	15b602a3 	ldrne	r0, [r6, #675]!	; 0x2a3
    3e9c:	b6230000 	strtlt	r0, [r3], -r0
    3ea0:	00000015 	andeq	r0, r0, r5, lsl r0
    3ea4:	05780424 	ldrbeq	r0, [r8, #-1060]!	; 0x424
    3ea8:	02220000 	eoreq	r0, r2, #0
    3eac:	08000015 	stmdaeq	r0, {r0, r2, r4}
    3eb0:	15d302a4 	ldrbne	r0, [r3, #676]	; 0x2a4
    3eb4:	b6230000 	strtlt	r0, [r3], -r0
    3eb8:	23000015 	movwcs	r0, #21
    3ebc:	00001586 	andeq	r1, r0, r6, lsl #11
    3ec0:	15fa2200 	ldrbne	r2, [sl, #512]!	; 0x200
    3ec4:	a8080000 	stmdage	r8, {}	; <UNPREDICTABLE>
    3ec8:	0015ea02 	andseq	lr, r5, r2, lsl #20
    3ecc:	15b62300 	ldrne	r2, [r6, #768]!	; 0x300
    3ed0:	9e230000 	cdpls	0, 2, cr0, cr3, cr0, {0}
    3ed4:	00000015 	andeq	r0, r0, r5, lsl r0
    3ed8:	00117922 	andseq	r7, r1, r2, lsr #18
    3edc:	02d00800 	sbcseq	r0, r0, #0, 16
    3ee0:	00001601 	andeq	r1, r0, r1, lsl #12
    3ee4:	0015b623 	andseq	fp, r5, r3, lsr #12
    3ee8:	004c2300 	subeq	r2, ip, r0, lsl #6
    3eec:	22000000 	andcs	r0, r0, #0
    3ef0:	00001a1e 	andeq	r1, r0, lr, lsl sl
    3ef4:	1802b008 	stmdane	r2, {r3, ip, sp, pc}
    3ef8:	23000016 	movwcs	r0, #22
    3efc:	000015b6 			; <UNDEFINED> instruction: 0x000015b6
    3f00:	0000c423 	andeq	ip, r0, r3, lsr #8
    3f04:	51220000 			; <UNDEFINED> instruction: 0x51220000
    3f08:	08000018 	stmdaeq	r0, {r3, r4}
    3f0c:	162f02b1 			; <UNDEFINED> instruction: 0x162f02b1
    3f10:	b6230000 	strtlt	r0, [r3], -r0
    3f14:	23000015 	movwcs	r0, #21
    3f18:	000000c4 	andeq	r0, r0, r4, asr #1
    3f1c:	1a832200 	bne	fe0cc724 <SCS_BASE+0x1e0be724>
    3f20:	c0080000 	andgt	r0, r8, r0
    3f24:	00164b02 	andseq	r4, r6, r2, lsl #22
    3f28:	15b62300 	ldrne	r2, [r6, #768]!	; 0x300
    3f2c:	4c230000 	stcmi	0, cr0, [r3], #-0
    3f30:	23000000 	movwcs	r0, #0
    3f34:	0000004c 	andeq	r0, r0, ip, asr #32
    3f38:	18442200 	stmdane	r4, {r9, sp}^
    3f3c:	b2080000 	andlt	r0, r8, #0
    3f40:	00166702 	andseq	r6, r6, r2, lsl #14
    3f44:	15b62300 	ldrne	r2, [r6, #768]!	; 0x300
    3f48:	4c230000 	stcmi	0, cr0, [r3], #-0
    3f4c:	23000000 	movwcs	r0, #0
    3f50:	000000c4 	andeq	r0, r0, r4, asr #1
    3f54:	12da2500 	sbcsne	r2, sl, #0, 10
    3f58:	380a0000 	stmdacc	sl, {}	; <UNPREDICTABLE>
    3f5c:	00001678 	andeq	r1, r0, r8, ror r6
    3f60:	00003a23 	andeq	r3, r0, r3, lsr #20
    3f64:	b9250000 	stmdblt	r5!, {}	; <UNPREDICTABLE>
    3f68:	0a000017 	beq	3fcc <__Stack_Size+0x3bcc>
    3f6c:	0016893a 	andseq	r8, r6, sl, lsr r9
    3f70:	00c42300 	sbceq	r2, r4, r0, lsl #6
    3f74:	26000000 	strcs	r0, [r0], -r0
    3f78:	0000116e 	andeq	r1, r0, lr, ror #2
    3f7c:	9525fd0b 	strls	pc, [r5, #-3339]!	; 0xd0b
    3f80:	0b000016 	bleq	3fe0 <__Stack_Size+0x3be0>
    3f84:	0016a1fe 			; <UNDEFINED> instruction: 0x0016a1fe
    3f88:	003a2300 	eorseq	r2, sl, r0, lsl #6
    3f8c:	27000000 	strcs	r0, [r0, -r0]
    3f90:	00001a08 	andeq	r1, r0, r8, lsl #20
    3f94:	00e4ff0b 	rsceq	pc, r4, fp, lsl #30
    3f98:	a0220000 	eorge	r0, r2, r0
    3f9c:	0b000019 	bleq	4008 <__Stack_Size+0x3c08>
    3fa0:	16c30112 			; <UNDEFINED> instruction: 0x16c30112
    3fa4:	3a230000 	bcc	8c3fac <__Stack_Size+0x8c3bac>
    3fa8:	23000000 	movwcs	r0, #0
    3fac:	000000c4 	andeq	r0, r0, r4, asr #1
    3fb0:	15592200 	ldrbne	r2, [r9, #-512]	; 0x200
    3fb4:	130b0000 	movwne	r0, #45056	; 0xb000
    3fb8:	0016da01 	andseq	sp, r6, r1, lsl #20
    3fbc:	003a2300 	eorseq	r2, sl, r0, lsl #6
    3fc0:	c4230000 	strtgt	r0, [r3], #-0
    3fc4:	00000000 	andeq	r0, r0, r0
    3fc8:	00142925 	andseq	r2, r4, r5, lsr #18
    3fcc:	eb420c00 	bl	1086fd4 <__Stack_Size+0x1086bd4>
    3fd0:	23000016 	movwcs	r0, #22
    3fd4:	000000c4 	andeq	r0, r0, r4, asr #1
    3fd8:	12a22500 	adcne	r2, r2, #0, 10
    3fdc:	b50d0000 	strlt	r0, [sp, #-0]
    3fe0:	000016fc 	strdeq	r1, [r0], -ip
    3fe4:	00003a23 	andeq	r3, r0, r3, lsr #20
    3fe8:	8f250000 	svchi	0x00250000
    3fec:	0d000017 	stceq	0, cr0, [r0, #-92]	; 0xffffffa4
    3ff0:	00170db3 			; <UNDEFINED> instruction: 0x00170db3
    3ff4:	003a2300 	eorseq	r2, sl, r0, lsl #6
    3ff8:	22000000 	andcs	r0, r0, #0
    3ffc:	000016ca 	andeq	r1, r0, sl, asr #13
    4000:	1f01060b 	svcne	0x0001060b
    4004:	23000017 	movwcs	r0, #23
    4008:	0000003a 	andeq	r0, r0, sl, lsr r0
    400c:	12f62200 	rscsne	r2, r6, #0, 4
    4010:	080b0000 	stmdaeq	fp, {}	; <UNPREDICTABLE>
    4014:	00173101 	andseq	r3, r7, r1, lsl #2
    4018:	003a2300 	eorseq	r2, sl, r0, lsl #6
    401c:	22000000 	andcs	r0, r0, #0
    4020:	00001717 	andeq	r1, r0, r7, lsl r7
    4024:	4301070b 	movwmi	r0, #5899	; 0x170b
    4028:	23000017 	movwcs	r0, #23
    402c:	0000003a 	andeq	r0, r0, sl, lsr r0
    4030:	12532200 	subsne	r2, r3, #0, 4
    4034:	020b0000 	andeq	r0, fp, #0
    4038:	00175a01 	andseq	r5, r7, r1, lsl #20
    403c:	003a2300 	eorseq	r2, sl, r0, lsl #6
    4040:	3a230000 	bcc	8c4048 <__Stack_Size+0x8c3c48>
    4044:	00000000 	andeq	r0, r0, r0
    4048:	0019cc22 	andseq	ip, r9, r2, lsr #24
    404c:	01030b00 	tsteq	r3, r0, lsl #22
    4050:	0000176c 	andeq	r1, r0, ip, ror #14
    4054:	0000c423 	andeq	ip, r0, r3, lsr #8
    4058:	ca280000 	bgt	a04060 <__Stack_Size+0xa03c60>
    405c:	0b000017 	bleq	40c0 <__Stack_Size+0x3cc0>
    4060:	00a40119 	adceq	r0, r4, r9, lsl r1
    4064:	17820000 	strne	r0, [r2, r0]
    4068:	5e230000 	cdppl	0, 2, cr0, cr3, cr0, {0}
    406c:	00000000 	andeq	r0, r0, r0
    4070:	00114422 	andseq	r4, r1, r2, lsr #8
    4074:	01040b00 	tsteq	r4, r0, lsl #22
    4078:	00001794 	muleq	r0, r4, r7
    407c:	00003a23 	andeq	r3, r0, r3, lsr #20
    4080:	96290000 	strtls	r0, [r9], -r0
    4084:	0b000018 	bleq	40ec <__Stack_Size+0x3cec>
    4088:	005e0105 	subseq	r0, lr, r5, lsl #2
    408c:	59250000 	stmdbpl	r5!, {}	; <UNPREDICTABLE>
    4090:	09000014 	stmdbeq	r0, {r2, r4}
    4094:	0017b1e1 	andseq	fp, r7, r1, ror #3
    4098:	17b12300 	ldrne	r2, [r1, r0, lsl #6]!
    409c:	24000000 	strcs	r0, [r0], #-0
    40a0:	00092604 	andeq	r2, r9, r4, lsl #12
    40a4:	19312500 	ldmdbne	r1!, {r8, sl, sp}
    40a8:	df090000 	svcle	0x00090000
    40ac:	000017c8 	andeq	r1, r0, r8, asr #15
    40b0:	0017c823 	andseq	ip, r7, r3, lsr #16
    40b4:	04240000 	strteq	r0, [r4], #-0
    40b8:	00000642 	andeq	r0, r0, r2, asr #12
    40bc:	00121125 	andseq	r1, r2, r5, lsr #2
    40c0:	e4e00900 	strbt	r0, [r0], #2304	; 0x900
    40c4:	23000017 	movwcs	r0, #23
    40c8:	000017c8 	andeq	r1, r0, r8, asr #15
    40cc:	0017b123 	andseq	fp, r7, r3, lsr #2
    40d0:	c4250000 	strtgt	r0, [r5], #-0
    40d4:	0900000f 	stmdbeq	r0, {r0, r1, r2, r3}
    40d8:	0017ffe5 	andseq	pc, r7, r5, ror #31
    40dc:	17c82300 	strbne	r2, [r8, r0, lsl #6]
    40e0:	4c230000 	stcmi	0, cr0, [r3], #-0
    40e4:	23000000 	movwcs	r0, #0
    40e8:	000000c4 	andeq	r0, r0, r4, asr #1
    40ec:	11642500 	cmnne	r4, r0, lsl #10
    40f0:	e4090000 	str	r0, [r9], #-0
    40f4:	00001815 	andeq	r1, r0, r5, lsl r8
    40f8:	0017c823 	andseq	ip, r7, r3, lsr #16
    40fc:	00c42300 	sbceq	r2, r4, r0, lsl #6
    4100:	22000000 	andcs	r0, r0, #0
    4104:	000016a3 	andeq	r1, r0, r3, lsr #13
    4108:	27010704 	strcs	r0, [r1, -r4, lsl #14]
    410c:	23000018 	movwcs	r0, #24
    4110:	00001827 	andeq	r1, r0, r7, lsr #16
    4114:	9f042400 	svcls	0x00042400
    4118:	22000006 	andcs	r0, r0, #6
    411c:	00001407 	andeq	r1, r0, r7, lsl #8
    4120:	44010604 	strmi	r0, [r1], #-1540	; 0x604
    4124:	23000018 	movwcs	r0, #24
    4128:	00001844 	andeq	r1, r0, r4, asr #16
    412c:	00182723 	andseq	r2, r8, r3, lsr #14
    4130:	04240000 	strteq	r0, [r4], #-0
    4134:	000001e6 	andeq	r0, r0, r6, ror #3
    4138:	001ac022 	andseq	ip, sl, r2, lsr #32
    413c:	01130400 	tsteq	r3, r0, lsl #8
    4140:	0000186b 	andeq	r1, r0, fp, ror #16
    4144:	00184423 	andseq	r4, r8, r3, lsr #8
    4148:	005e2300 	subseq	r2, lr, r0, lsl #6
    414c:	5e230000 	cdppl	0, 2, cr0, cr3, cr0, {0}
    4150:	23000000 	movwcs	r0, #0
    4154:	0000005e 	andeq	r0, r0, lr, asr r0
    4158:	170a2200 	strne	r2, [sl, -r0, lsl #4]
    415c:	0a040000 	beq	104164 <__Stack_Size+0x103d64>
    4160:	00188701 	andseq	r8, r8, r1, lsl #14
    4164:	18442300 	stmdane	r4, {r8, r9, sp}^
    4168:	4c230000 	stcmi	0, cr0, [r3], #-0
    416c:	23000000 	movwcs	r0, #0
    4170:	000000c4 	andeq	r0, r0, r4, asr #1
    4174:	13c82200 	bicne	r2, r8, #0, 4
    4178:	08040000 	stmdaeq	r4, {}	; <UNPREDICTABLE>
    417c:	00189e01 	andseq	r9, r8, r1, lsl #28
    4180:	18442300 	stmdane	r4, {r8, r9, sp}^
    4184:	c4230000 	strtgt	r0, [r3], #-0
    4188:	00000000 	andeq	r0, r0, r0
    418c:	0015dc22 	andseq	sp, r5, r2, lsr #24
    4190:	010b0400 	tsteq	fp, r0, lsl #8
    4194:	000018b0 			; <UNDEFINED> instruction: 0x000018b0
    4198:	00184423 	andseq	r4, r8, r3, lsr #8
    419c:	02280000 	eoreq	r0, r8, #0
    41a0:	04000019 	streq	r0, [r0], #-25
    41a4:	00a4010c 	adceq	r0, r4, ip, lsl #2
    41a8:	18c60000 	stmiane	r6, {}^	; <UNPREDICTABLE>
    41ac:	44230000 	strtmi	r0, [r3], #-0
    41b0:	00000018 	andeq	r0, r0, r8, lsl r0
    41b4:	00168022 	andseq	r8, r6, r2, lsr #32
    41b8:	010d0400 	tsteq	sp, r0, lsl #8
    41bc:	000018d8 	ldrdeq	r1, [r0], -r8
    41c0:	00184423 	andseq	r4, r8, r3, lsr #8
    41c4:	a0280000 	eorge	r0, r8, r0
    41c8:	04000017 	streq	r0, [r0], #-23
    41cc:	00a4010e 	adceq	r0, r4, lr, lsl #2
    41d0:	18ee0000 	stmiane	lr!, {}^	; <UNPREDICTABLE>
    41d4:	44230000 	strtmi	r0, [r3], #-0
    41d8:	00000018 	andeq	r0, r0, r8, lsl r0
    41dc:	00141022 	andseq	r1, r4, r2, lsr #32
    41e0:	010f0400 	tsteq	pc, r0, lsl #8
    41e4:	00001905 	andeq	r1, r0, r5, lsl #18
    41e8:	00184423 	andseq	r4, r8, r3, lsr #8
    41ec:	00c42300 	sbceq	r2, r4, r0, lsl #6
    41f0:	25000000 	strcs	r0, [r0, #-0]
    41f4:	00000b18 	andeq	r0, r0, r8, lsl fp
    41f8:	191be105 	ldmdbne	fp, {r0, r2, r8, sp, lr, pc}
    41fc:	1b230000 	blne	8c4204 <__Stack_Size+0x8c3e04>
    4200:	23000019 	movwcs	r0, #25
    4204:	0000004c 	andeq	r0, r0, ip, asr #32
    4208:	5d042400 	cfstrspl	mvf2, [r4, #-0]
    420c:	22000002 	andcs	r0, r0, #2
    4210:	00001208 	andeq	r1, r0, r8, lsl #4
    4214:	38010807 	stmdacc	r1, {r0, r1, r2, fp}
    4218:	23000019 	movwcs	r0, #25
    421c:	00001938 	andeq	r1, r0, r8, lsr r9
    4220:	00193e23 	andseq	r3, r9, r3, lsr #28
    4224:	04240000 	strteq	r0, [r4], #-0
    4228:	0000035b 	andeq	r0, r0, fp, asr r3
    422c:	08060424 	stmdaeq	r6, {r2, r5, sl}
    4230:	51220000 			; <UNDEFINED> instruction: 0x51220000
    4234:	07000015 	smladeq	r0, r5, r0, r0
    4238:	195b010c 	ldmdbne	fp, {r2, r3, r8}^
    423c:	38230000 	stmdacc	r3!, {}	; <UNPREDICTABLE>
    4240:	23000019 	movwcs	r0, #25
    4244:	000000c4 	andeq	r0, r0, r4, asr #1
    4248:	15cc2500 	strbne	r2, [ip, #1280]	; 0x500
    424c:	dc050000 	stcle	0, cr0, [r5], {-0}
    4250:	0000196c 	andeq	r1, r0, ip, ror #18
    4254:	00196c23 	andseq	r6, r9, r3, lsr #24
    4258:	04240000 	strteq	r0, [r4], #-0
    425c:	00000742 	andeq	r0, r0, r2, asr #14
    4260:	0012ec25 	andseq	lr, r2, r5, lsr #24
    4264:	88db0500 	ldmhi	fp, {r8, sl}^
    4268:	23000019 	movwcs	r0, #25
    426c:	0000191b 	andeq	r1, r0, fp, lsl r9
    4270:	00196c23 	andseq	r6, r9, r3, lsr #24
    4274:	72250000 	eorvc	r0, r5, #0
    4278:	05000012 	streq	r0, [r0, #-18]
    427c:	00199ee8 	andseq	r9, r9, r8, ror #29
    4280:	003a2300 	eorseq	r2, sl, r0, lsl #6
    4284:	c4230000 	strtgt	r0, [r3], #-0
    4288:	00000000 	andeq	r0, r0, r0
    428c:	00158122 	andseq	r8, r5, r2, lsr #2
    4290:	010f0600 	tsteq	pc, r0, lsl #12
    4294:	000019b5 			; <UNDEFINED> instruction: 0x000019b5
    4298:	00003a23 	andeq	r3, r0, r3, lsr #20
    429c:	003a2300 	eorseq	r2, sl, r0, lsl #6
    42a0:	25000000 	strcs	r0, [r0, #-0]
    42a4:	000019ef 	andeq	r1, r0, pc, ror #19
    42a8:	19c6ff06 	stmibne	r6, {r1, r2, r8, r9, sl, fp, ip, sp, lr, pc}^
    42ac:	3a230000 	bcc	8c42b4 <__Stack_Size+0x8c3eb4>
    42b0:	00000000 	andeq	r0, r0, r0
    42b4:	00172722 	andseq	r2, r7, r2, lsr #14
    42b8:	01000600 	tsteq	r0, r0, lsl #12
    42bc:	000019d8 	ldrdeq	r1, [r0], -r8
    42c0:	0019d823 	andseq	sp, r9, r3, lsr #16
    42c4:	04240000 	strteq	r0, [r4], #-0
    42c8:	00000786 	andeq	r0, r0, r6, lsl #15
    42cc:	00173126 	andseq	r3, r7, r6, lsr #2
    42d0:	26290e00 	strtcs	r0, [r9], -r0, lsl #28
    42d4:	0000148e 	andeq	r1, r0, lr, lsl #9
    42d8:	432ab80d 			; <UNDEFINED> instruction: 0x432ab80d
    42dc:	0f00000a 	svceq	0x0000000a
    42e0:	0014f60b 	andseq	pc, r4, fp, lsl #12
    42e4:	001a0100 	andseq	r0, sl, r0, lsl #2
    42e8:	14f62300 	ldrbtne	r2, [r6], #768	; 0x300
    42ec:	25000000 	strcs	r0, [r0, #-0]
    42f0:	00000afe 	strdeq	r0, [r0], -lr
    42f4:	1a17e205 	bne	5fcb10 <__Stack_Size+0x5fc710>
    42f8:	1b230000 	blne	8c4300 <__Stack_Size+0x8c3f00>
    42fc:	23000019 	movwcs	r0, #25
    4300:	0000004c 	andeq	r0, r0, ip, asr #32
    4304:	1a972600 	bne	fe5cdb0c <SCS_BASE+0x1e5bfb0c>
    4308:	280e0000 	stmdacs	lr, {}	; <UNPREDICTABLE>
    430c:	0015b91d 	andseq	fp, r5, sp, lsl r9
    4310:	f6610100 			; <UNDEFINED> instruction: 0xf6610100
    4314:	2f000014 	svccs	0x00000014
    4318:	1e00001a 	mcrne	0, 0, r0, cr0, cr10, {0}
    431c:	13a52b00 			; <UNDEFINED> instruction: 0x13a52b00
    4320:	62010000 	andvs	r0, r1, #0
    4324:	000014f6 	strdeq	r1, [r0], -r6
    4328:	6b00001e 	blvs	43a8 <__Stack_Size+0x3fa8>
    432c:	04000006 	streq	r0, [r0], #-6
    4330:	000f7000 	andeq	r7, pc, r0
    4334:	b2010400 	andlt	r0, r1, #0, 8
    4338:	01000004 	tsteq	r0, r4
    433c:	00001b34 	andeq	r1, r0, r4, lsr fp
    4340:	00000660 	andeq	r0, r0, r0, ror #12
    4344:	080016c4 	stmdaeq	r0, {r2, r6, r7, r9, sl, ip}
    4348:	000001cc 	andeq	r0, r0, ip, asr #3
    434c:	00000ecf 	andeq	r0, r0, pc, asr #29
    4350:	c1050402 	tstgt	r5, r2, lsl #8
    4354:	02000005 	andeq	r0, r0, #5
    4358:	05920502 	ldreq	r0, [r2, #1282]	; 0x502
    435c:	01020000 	mrseq	r0, (UNDEF: 2)
    4360:	0006f806 	andeq	pc, r6, r6, lsl #16
    4364:	33750300 	cmncc	r5, #0, 6
    4368:	27020032 	smladxcs	r2, r2, r0, r0
    436c:	00000045 	andeq	r0, r0, r5, asr #32
    4370:	23070402 	movwcs	r0, #29698	; 0x7402
    4374:	03000006 	movweq	r0, #6
    4378:	00363175 	eorseq	r3, r6, r5, ror r1
    437c:	00572802 	subseq	r2, r7, r2, lsl #16
    4380:	02020000 	andeq	r0, r2, #0
    4384:	0007da07 	andeq	sp, r7, r7, lsl #20
    4388:	38750300 	ldmdacc	r5!, {r8, r9}^
    438c:	68290200 	stmdavs	r9!, {r9}
    4390:	02000000 	andeq	r0, r0, #0
    4394:	06f60801 	ldrbteq	r0, [r6], r1, lsl #16
    4398:	7a040000 	bvc	1043a0 <__Stack_Size+0x103fa0>
    439c:	0200000a 	andeq	r0, r0, #10
    43a0:	00007a2f 	andeq	r7, r0, pc, lsr #20
    43a4:	00450500 	subeq	r0, r5, r0, lsl #10
    43a8:	01060000 	mrseq	r0, (UNDEF: 6)
    43ac:	00943902 	addseq	r3, r4, r2, lsl #18
    43b0:	33070000 	movwcc	r0, #28672	; 0x7000
    43b4:	0000000c 	andeq	r0, r0, ip
    43b8:	54455308 	strbpl	r5, [r5], #-776	; 0x308
    43bc:	04000100 	streq	r0, [r0], #-256	; 0x100
    43c0:	000017d1 	ldrdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    43c4:	007f3902 	rsbseq	r3, pc, r2, lsl #18
    43c8:	04020000 	streq	r0, [r2], #-0
    43cc:	00061a07 	andeq	r1, r6, r7, lsl #20
    43d0:	031c0900 	tsteq	ip, #0, 18
    43d4:	010b014e 	tsteq	fp, lr, asr #2
    43d8:	430a0000 	movwmi	r0, #40960	; 0xa000
    43dc:	03004c52 	movweq	r4, #3154	; 0xc52
    43e0:	006f0150 	rsbeq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    43e4:	0a000000 	beq	43ec <__Stack_Size+0x3fec>
    43e8:	00485243 	subeq	r5, r8, r3, asr #4
    43ec:	6f015103 	svcvs	0x00015103
    43f0:	04000000 	streq	r0, [r0], #-0
    43f4:	5244490a 	subpl	r4, r4, #163840	; 0x28000
    43f8:	01520300 	cmpeq	r2, r0, lsl #6
    43fc:	0000006f 	andeq	r0, r0, pc, rrx
    4400:	444f0a08 	strbmi	r0, [pc], #-2568	; 4408 <__Stack_Size+0x4008>
    4404:	53030052 	movwpl	r0, #12370	; 0x3052
    4408:	00006f01 	andeq	r6, r0, r1, lsl #30
    440c:	660b0c00 	strvs	r0, [fp], -r0, lsl #24
    4410:	0300000a 	movweq	r0, #10
    4414:	006f0154 	rsbeq	r0, pc, r4, asr r1	; <UNPREDICTABLE>
    4418:	0a100000 	beq	404420 <__Stack_Size+0x404020>
    441c:	00525242 	subseq	r5, r2, r2, asr #4
    4420:	6f015503 	svcvs	0x00015503
    4424:	14000000 	strne	r0, [r0], #-0
    4428:	000a230b 	andeq	r2, sl, fp, lsl #6
    442c:	01560300 	cmpeq	r6, r0, lsl #6
    4430:	0000006f 	andeq	r0, r0, pc, rrx
    4434:	9e0c0018 	mcrls	0, 0, r0, cr12, cr8, {0}
    4438:	0300000a 	movweq	r0, #10
    443c:	00a60157 	adceq	r0, r6, r7, asr r1
    4440:	01060000 	mrseq	r0, (UNDEF: 6)
    4444:	013e1c04 	teqeq	lr, r4, lsl #24
    4448:	bf070000 	svclt	0x00070000
    444c:	0100001b 	tsteq	r0, fp, lsl r0
    4450:	001b7707 	andseq	r7, fp, r7, lsl #14
    4454:	00070200 	andeq	r0, r7, r0, lsl #4
    4458:	0300001b 	movweq	r0, #27
    445c:	001bb007 	andseq	fp, fp, r7
    4460:	ca070400 	bgt	1c5468 <__Stack_Size+0x1c5068>
    4464:	0500001b 	streq	r0, [r0, #-27]
    4468:	1b5e0400 	blne	1785470 <__Stack_Size+0x1785070>
    446c:	22040000 	andcs	r0, r4, #0
    4470:	00000117 	andeq	r0, r0, r7, lsl r1
    4474:	17050106 	strne	r0, [r5, -r6, lsl #2]
    4478:	0000015d 	andeq	r0, r0, sp, asr r1
    447c:	46464f08 	strbmi	r4, [r6], -r8, lsl #30
    4480:	4f080000 	svcmi	0x00080000
    4484:	0001004e 	andeq	r0, r1, lr, asr #32
    4488:	00078b04 	andeq	r8, r7, r4, lsl #22
    448c:	49170500 	ldmdbmi	r7, {r8, sl}
    4490:	0d000001 	stceq	0, cr0, [r0, #-4]
    4494:	00001b2e 	andeq	r1, r0, lr, lsr #22
    4498:	3a015901 	bcc	5a8a4 <__Stack_Size+0x5a4a4>
    449c:	01000000 	mrseq	r0, (UNDEF: 0)
    44a0:	00000186 	andeq	r0, r0, r6, lsl #3
    44a4:	706d740e 	rsbvc	r7, sp, lr, lsl #8
    44a8:	01590100 	cmpeq	r9, r0, lsl #2
    44ac:	0000003a 	andeq	r0, r0, sl, lsr r0
    44b0:	1b6b0d00 	blne	1ac78b8 <__Stack_Size+0x1ac74b8>
    44b4:	82010000 	andhi	r0, r1, #0
    44b8:	00004c01 	andeq	r4, r0, r1, lsl #24
    44bc:	01b00100 	lslseq	r0, r0, #2
    44c0:	5c0f0000 	stcpl	0, cr0, [pc], {-0}
    44c4:	01000023 	tsteq	r0, r3, lsr #32
    44c8:	003a0182 	eorseq	r0, sl, r2, lsl #3
    44cc:	41100000 	tstmi	r0, r0
    44d0:	01007264 	tsteq	r0, r4, ror #4
    44d4:	01b00184 	lslseq	r0, r4, #3
    44d8:	11000000 	mrsne	r0, (UNDEF: 0)
    44dc:	00004c04 	andeq	r4, r0, r4, lsl #24
    44e0:	1b4f1200 	blne	13c8ce8 <__Stack_Size+0x13c88e8>
    44e4:	2a010000 	bcs	444ec <__Stack_Size+0x440ec>
    44e8:	00005e01 	andeq	r5, r0, r1, lsl #28
    44ec:	0016c400 	andseq	ip, r6, r0, lsl #8
    44f0:	00005e08 	andeq	r5, r0, r8, lsl #28
    44f4:	629c0100 	addsvs	r0, ip, #0, 2
    44f8:	13000002 	movwne	r0, #2
    44fc:	000010a6 	andeq	r1, r0, r6, lsr #1
    4500:	5e012b01 	vmlapl.f64	d2, d1, d1
    4504:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    4508:	14000009 	strne	r0, [r0], #-9
    450c:	080016cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, ip}
    4510:	000005aa 	andeq	r0, r0, sl, lsr #11
    4514:	000001f4 	strdeq	r0, [r0], -r4
    4518:	02500115 	subseq	r0, r0, #1073741829	; 0x40000005
    451c:	14007b08 	strne	r7, [r0], #-2824	; 0xb08
    4520:	080016d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, sl, ip}
    4524:	000005aa 	andeq	r0, r0, sl, lsr #11
    4528:	00000208 	andeq	r0, r0, r8, lsl #4
    452c:	02500115 	subseq	r0, r0, #1073741829	; 0x40000005
    4530:	14007a08 	strne	r7, [r0], #-2568	; 0xa08
    4534:	080016e0 	stmdaeq	r0, {r5, r6, r7, r9, sl, ip}
    4538:	000005aa 	andeq	r0, r0, sl, lsr #11
    453c:	0000021c 	andeq	r0, r0, ip, lsl r2
    4540:	02500115 	subseq	r0, r0, #1073741829	; 0x40000005
    4544:	14007c08 	strne	r7, [r0], #-3080	; 0xc08
    4548:	080016ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9, sl, ip}
    454c:	000005aa 	andeq	r0, r0, sl, lsr #11
    4550:	00000230 	andeq	r0, r0, r0, lsr r2
    4554:	02500115 	subseq	r0, r0, #1073741829	; 0x40000005
    4558:	14007d08 	strne	r7, [r0], #-3336	; 0xd08
    455c:	080016f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, sl, ip}
    4560:	000005aa 	andeq	r0, r0, sl, lsr #11
    4564:	00000244 	andeq	r0, r0, r4, asr #4
    4568:	02500115 	subseq	r0, r0, #1073741829	; 0x40000005
    456c:	14007e08 	strne	r7, [r0], #-3592	; 0xe08
    4570:	080016fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, sl, ip}
    4574:	000005aa 	andeq	r0, r0, sl, lsr #11
    4578:	00000258 	andeq	r0, r0, r8, asr r2
    457c:	02500115 	subseq	r0, r0, #1073741829	; 0x40000005
    4580:	16007f08 	strne	r7, [r0], -r8, lsl #30
    4584:	0800171e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, sl, ip}
    4588:	000005c0 	andeq	r0, r0, r0, asr #11
    458c:	08711700 	ldmdaeq	r1!, {r8, r9, sl, ip}^
    4590:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    4594:	00172201 	andseq	r2, r7, r1, lsl #4
    4598:	00002a08 	andeq	r2, r0, r8, lsl #20
    459c:	b99c0100 	ldmiblt	ip, {r8}
    45a0:	18000002 	stmdane	r0, {r1}
    45a4:	00001c0f 	andeq	r1, r0, pc, lsl #24
    45a8:	3a014801 	bcc	565b4 <__Stack_Size+0x561b4>
    45ac:	d7000000 	strle	r0, [r0, -r0]
    45b0:	14000009 	strne	r0, [r0], #-9
    45b4:	0800172c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, ip}
    45b8:	000005c8 	andeq	r0, r0, r8, asr #11
    45bc:	0000029b 	muleq	r0, fp, r2
    45c0:	01500115 	cmpeq	r0, r5, lsl r1
    45c4:	3e140031 	mrccc	0, 0, r0, cr4, cr1, {1}
    45c8:	c8080017 	stmdagt	r8, {r0, r1, r2, r4}
    45cc:	af000005 	svcge	0x00000005
    45d0:	15000002 	strne	r0, [r0, #-2]
    45d4:	09025001 	stmdbeq	r2, {r0, ip, lr}
    45d8:	481900fe 	ldmdami	r9, {r1, r2, r3, r4, r5, r6, r7}
    45dc:	c8080017 	stmdagt	r8, {r0, r1, r2, r4}
    45e0:	00000005 	andeq	r0, r0, r5
    45e4:	0001681a 	andeq	r6, r1, sl, lsl r8
    45e8:	00174c00 	andseq	r4, r7, r0, lsl #24
    45ec:	00000208 	andeq	r0, r0, r8, lsl #4
    45f0:	d49c0100 	ldrle	r0, [ip], #256	; 0x100
    45f4:	1b000002 	blne	4604 <__Stack_Size+0x4204>
    45f8:	00000179 	andeq	r0, r0, r9, ror r1
    45fc:	17005001 	strne	r5, [r0, -r1]
    4600:	00000cf4 	strdeq	r0, [r0], -r4
    4604:	4e015e01 	cdpmi	14, 0, cr5, cr1, cr1, {0}
    4608:	26080017 			; <UNDEFINED> instruction: 0x26080017
    460c:	01000000 	mrseq	r0, (UNDEF: 0)
    4610:	00032b9c 	muleq	r3, ip, fp
    4614:	1bf31c00 	blne	ffccb61c <SCS_BASE+0x1fcbd61c>
    4618:	5e010000 	cdppl	0, 0, cr0, cr1, cr0, {0}
    461c:	00003a01 	andeq	r3, r0, r1, lsl #20
    4620:	1d500100 	ldfnee	f0, [r0, #-0]
    4624:	00746e63 	rsbseq	r6, r4, r3, ror #28
    4628:	3a015f01 	bcc	5c234 <__Stack_Size+0x5be34>
    462c:	12000000 	andne	r0, r0, #0
    4630:	1d00000a 	stcne	0, cr0, [r0, #-40]	; 0xffffffd8
    4634:	0078616d 	rsbseq	r6, r8, sp, ror #2
    4638:	3a015f01 	bcc	5c244 <__Stack_Size+0x5be44>
    463c:	25000000 	strcs	r0, [r0, #-0]
    4640:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    4644:	00706d74 	rsbseq	r6, r0, r4, ror sp
    4648:	3a016001 	bcc	5c654 <__Stack_Size+0x5c254>
    464c:	05000000 	streq	r0, [r0, #-0]
    4650:	000b9003 	andeq	r9, fp, r3
    4654:	ee1f0020 	cdp	0, 1, cr0, cr15, cr0, {1}
    4658:	01000002 	tsteq	r0, r2
    465c:	1774016c 	ldrbne	r0, [r4, -ip, ror #2]!
    4660:	00140800 	andseq	r0, r4, r0, lsl #16
    4664:	9c010000 	stcls	0, cr0, [r1], {-0}
    4668:	00087817 	andeq	r7, r8, r7, lsl r8
    466c:	01750100 	cmneq	r5, r0, lsl #2
    4670:	08001788 	stmdaeq	r0, {r3, r7, r8, r9, sl, ip}
    4674:	00000018 	andeq	r0, r0, r8, lsl r0
    4678:	038b9c01 	orreq	r9, fp, #256	; 0x100
    467c:	ab180000 	blge	604684 <__Stack_Size+0x604284>
    4680:	0100000a 	tsteq	r0, sl
    4684:	015d0175 	cmpeq	sp, r5, ror r1
    4688:	0a440000 	beq	1104690 <__Stack_Size+0x1104290>
    468c:	96200000 	strtls	r0, [r0], -r0
    4690:	d9080017 	stmdble	r8, {r0, r1, r2, r4}
    4694:	81000005 	tsthi	r0, r5
    4698:	15000003 	strne	r0, [r0, #-3]
    469c:	0a035101 	beq	d8aa8 <__Stack_Size+0xd86a8>
    46a0:	01150100 	tsteq	r5, r0, lsl #2
    46a4:	000c0550 	andeq	r0, ip, r0, asr r5
    46a8:	0040010c 	subeq	r0, r0, ip, lsl #2
    46ac:	00179a19 	andseq	r9, r7, r9, lsl sl
    46b0:	0005f508 	andeq	pc, r5, r8, lsl #10
    46b4:	d4120000 	ldrle	r0, [r2], #-0
    46b8:	01000009 	tsteq	r0, r9
    46bc:	005e017c 	subseq	r0, lr, ip, ror r1
    46c0:	17a00000 	strne	r0, [r0, r0]!
    46c4:	00180800 	andseq	r0, r8, r0, lsl #16
    46c8:	9c010000 	stcls	0, cr0, [r1], {-0}
    46cc:	000003b5 			; <UNDEFINED> instruction: 0x000003b5
    46d0:	0017a821 	andseq	sl, r7, r1, lsr #16
    46d4:	00060b08 	andeq	r0, r6, r8, lsl #22
    46d8:	50011500 	andpl	r1, r1, r0, lsl #10
    46dc:	00003001 	andeq	r3, r0, r1
    46e0:	0001861a 	andeq	r8, r1, sl, lsl r6
    46e4:	0017b800 	andseq	fp, r7, r0, lsl #16
    46e8:	00000e08 	andeq	r0, r0, r8, lsl #28
    46ec:	db9c0100 	blle	fe704af4 <SCS_BASE+0x1e6f6af4>
    46f0:	22000003 	andcs	r0, r0, #3
    46f4:	00000197 	muleq	r0, r7, r1
    46f8:	00000a65 	andeq	r0, r0, r5, ror #20
    46fc:	0001a323 	andeq	sl, r1, r3, lsr #6
    4700:	000a8600 	andeq	r8, sl, r0, lsl #12
    4704:	f3170000 	vhadd.u16	d0, d7, d0
    4708:	0100001a 	tsteq	r0, sl, lsl r0
    470c:	17c60189 	strbne	r0, [r6, r9, lsl #3]
    4710:	00a60800 	adceq	r0, r6, r0, lsl #16
    4714:	9c010000 	stcls	0, cr0, [r1], {-0}
    4718:	000004ee 	andeq	r0, r0, lr, ror #9
    471c:	00235c18 	eoreq	r5, r3, r8, lsl ip
    4720:	01890100 	orreq	r0, r9, r0, lsl #2
    4724:	0000003a 	andeq	r0, r0, sl, lsr r0
    4728:	00000ab7 			; <UNDEFINED> instruction: 0x00000ab7
    472c:	000a5518 	andeq	r5, sl, r8, lsl r5
    4730:	01890100 	orreq	r0, r9, r0, lsl #2
    4734:	0000004c 	andeq	r0, r0, ip, asr #32
    4738:	00000ad8 	ldrdeq	r0, [r0], -r8
    473c:	001c1524 	andseq	r1, ip, r4, lsr #10
    4740:	018b0100 	orreq	r0, fp, r0, lsl #2
    4744:	000004ee 	andeq	r0, r0, lr, ror #9
    4748:	77ef9103 	strbvc	r9, [pc, r3, lsl #2]!
    474c:	7264411d 	rsbvc	r4, r4, #1073741831	; 0x40000007
    4750:	018c0100 	orreq	r0, ip, r0, lsl #2
    4754:	0000003a 	andeq	r0, r0, sl, lsr r0
    4758:	00000af9 	strdeq	r0, [r0], -r9
    475c:	746e631d 	strbtvc	r6, [lr], #-797	; 0x31d
    4760:	018d0100 	orreq	r0, sp, r0, lsl #2
    4764:	0000004c 	andeq	r0, r0, ip, asr #32
    4768:	00000b2c 	andeq	r0, r0, ip, lsr #22
    476c:	000fda24 	andeq	sp, pc, r4, lsr #20
    4770:	018e0100 	orreq	r0, lr, r0, lsl #2
    4774:	000004f3 	strdeq	r0, [r0], -r3
    4778:	77f09103 	ldrbvc	r9, [r0, r3, lsl #2]!
    477c:	00018625 	andeq	r8, r1, r5, lsr #12
    4780:	0017e600 	andseq	lr, r7, r0, lsl #12
    4784:	00000a08 	andeq	r0, r0, r8, lsl #20
    4788:	01960100 	orrseq	r0, r6, r0, lsl #2
    478c:	00000482 	andeq	r0, r0, r2, lsl #9
    4790:	00019722 	andeq	r9, r1, r2, lsr #14
    4794:	000b4c00 	andeq	r4, fp, r0, lsl #24
    4798:	17e62600 	strbne	r2, [r6, r0, lsl #12]!
    479c:	000a0800 	andeq	r0, sl, r0, lsl #16
    47a0:	a3230000 			; <UNDEFINED> instruction: 0xa3230000
    47a4:	6c000001 	stcvs	0, cr0, [r0], {1}
    47a8:	0000000b 	andeq	r0, r0, fp
    47ac:	18081600 	stmdane	r8, {r9, sl, ip}
    47b0:	06200800 	strteq	r0, [r0], -r0, lsl #16
    47b4:	0e140000 	cdpeq	0, 1, cr0, cr4, cr0, {0}
    47b8:	27080018 	smladcs	r8, r8, r0, r0
    47bc:	9f000006 	svcls	0x00000006
    47c0:	15000004 	strne	r0, [r0, #-4]
    47c4:	08025001 	stmdaeq	r2, {r0, ip, lr}
    47c8:	22140035 	andscs	r0, r4, #53	; 0x35
    47cc:	38080018 	stmdacc	r8, {r3, r4}
    47d0:	b9000006 	stmdblt	r0, {r1, r2}
    47d4:	15000004 	strne	r0, [r0, #-4]
    47d8:	75025101 	strvc	r5, [r2, #-257]	; 0x101
    47dc:	50011500 	andpl	r1, r1, r0, lsl #10
    47e0:	00007402 	andeq	r7, r0, r2, lsl #8
    47e4:	00182e14 	andseq	r2, r8, r4, lsl lr
    47e8:	00065208 	andeq	r5, r6, r8, lsl #4
    47ec:	0004d000 	andeq	sp, r4, r0
    47f0:	50011500 	andpl	r1, r1, r0, lsl #10
    47f4:	f0000c05 			; <UNDEFINED> instruction: 0xf0000c05
    47f8:	14000807 	strne	r0, [r0], #-2055	; 0x807
    47fc:	0800184c 	stmdaeq	r0, {r2, r3, r6, fp, ip}
    4800:	00000638 	andeq	r0, r0, r8, lsr r6
    4804:	000004e4 	andeq	r0, r0, r4, ror #9
    4808:	02500115 	subseq	r0, r0, #1073741829	; 0x40000005
    480c:	16000074 			; <UNDEFINED> instruction: 0x16000074
    4810:	0800185c 	stmdaeq	r0, {r2, r3, r4, r6, fp, ip}
    4814:	00000667 	andeq	r0, r0, r7, ror #12
    4818:	013e0500 	teqeq	lr, r0, lsl #10
    481c:	4c270000 	stcmi	0, cr0, [r7], #-0
    4820:	04000000 	streq	r0, [r0], #-0
    4824:	28000005 	stmdacs	r0, {r0, r2}
    4828:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    482c:	170001ff 			; <UNDEFINED> instruction: 0x170001ff
    4830:	00001be6 	andeq	r1, r0, r6, ror #23
    4834:	6c01b401 	cfstrsvs	mvf11, [r1], {1}
    4838:	24080018 	strcs	r0, [r8], #-24
    483c:	01000000 	mrseq	r0, (UNDEF: 0)
    4840:	0005679c 	muleq	r5, ip, r7
    4844:	1c152400 	cfldrsne	mvf2, [r5], {-0}
    4848:	b6010000 	strlt	r0, [r1], -r0
    484c:	0004ee01 	andeq	lr, r4, r1, lsl #28
    4850:	77910200 	ldrvc	r0, [r1, r0, lsl #4]
    4854:	00187216 	andseq	r7, r8, r6, lsl r2
    4858:	00062008 	andeq	r2, r6, r8
    485c:	18781400 	ldmdane	r8!, {sl, ip}^
    4860:	06270800 	strteq	r0, [r7], -r0, lsl #16
    4864:	05460000 	strbeq	r0, [r6, #-0]
    4868:	01150000 	tsteq	r5, r0
    486c:	35080250 	strcc	r0, [r8, #-592]	; 0x250
    4870:	187e1400 	ldmdane	lr!, {sl, ip}^
    4874:	06520800 	ldrbeq	r0, [r2], -r0, lsl #16
    4878:	055d0000 	ldrbeq	r0, [sp, #-0]
    487c:	01150000 	tsteq	r5, r0
    4880:	000c0550 	andeq	r0, ip, r0, asr r5
    4884:	000807f0 	strdeq	r0, [r8], -r0	; <UNPREDICTABLE>
    4888:	00188616 	andseq	r8, r8, r6, lsl r6
    488c:	00066708 	andeq	r6, r6, r8, lsl #14
    4890:	d9290000 	stmdble	r9!, {}	; <UNPREDICTABLE>
    4894:	0100001a 	tsteq	r0, sl, lsl r0
    4898:	00003a18 	andeq	r3, r0, r8, lsl sl
    489c:	94030500 	strls	r0, [r3], #-1280	; 0x500
    48a0:	2920000b 	stmdbcs	r0!, {r0, r1, r3}
    48a4:	00001b20 	andeq	r1, r0, r0, lsr #22
    48a8:	006f1901 	rsbeq	r1, pc, r1, lsl #18
    48ac:	03050000 	movweq	r0, #20480	; 0x5000
    48b0:	20000b8c 	andcs	r0, r0, ip, lsl #23
    48b4:	00005e27 	andeq	r5, r0, r7, lsr #28
    48b8:	00059900 	andeq	r9, r5, r0, lsl #18
    48bc:	009f2a00 	addseq	r2, pc, r0, lsl #20
    48c0:	00ff0000 	rscseq	r0, pc, r0
    48c4:	001b9129 	andseq	r9, fp, r9, lsr #2
    48c8:	891d0100 	ldmdbhi	sp, {r8}
    48cc:	05000005 	streq	r0, [r0, #-5]
    48d0:	00013e03 	andeq	r3, r1, r3, lsl #28
    48d4:	17ca2b20 	strbne	r2, [sl, r0, lsr #22]
    48d8:	19060000 	stmdbne	r6, {}	; <UNPREDICTABLE>
    48dc:	00009401 	andeq	r9, r0, r1, lsl #8
    48e0:	0005c000 	andeq	ip, r5, r0
    48e4:	005e2c00 	subseq	r2, lr, r0, lsl #24
    48e8:	2d000000 	stccs	0, cr0, [r0, #-0]
    48ec:	00001bd8 	ldrdeq	r1, [r0], -r8
    48f0:	2e011a06 	vmlacs.f32	s2, s2, s12
    48f4:	00001ae0 	andeq	r1, r0, r0, ror #21
    48f8:	05d93907 	ldrbeq	r3, [r9, #2311]	; 0x907
    48fc:	3a2c0000 	bcc	b04904 <__Stack_Size+0xb04504>
    4900:	00000000 	andeq	r0, r0, r0
    4904:	000b182e 	andeq	r1, fp, lr, lsr #16
    4908:	efe10800 	svc	0x00e10800
    490c:	2c000005 	stccs	0, cr0, [r0], {5}
    4910:	000005ef 	andeq	r0, r0, pc, ror #11
    4914:	00004c2c 	andeq	r4, r0, ip, lsr #24
    4918:	04110000 	ldreq	r0, [r1], #-0
    491c:	0000010b 	andeq	r0, r0, fp, lsl #2
    4920:	000afe2e 	andeq	pc, sl, lr, lsr #28
    4924:	0be20800 	bleq	ff88692c <SCS_BASE+0x1f87892c>
    4928:	2c000006 	stccs	0, cr0, [r0], {6}
    492c:	000005ef 	andeq	r0, r0, pc, ror #11
    4930:	00004c2c 	andeq	r4, r0, ip, lsr #24
    4934:	212f0000 			; <UNDEFINED> instruction: 0x212f0000
    4938:	0900001c 	stmdbeq	r0, {r2, r3, r4}
    493c:	00004c37 	andeq	r4, r0, r7, lsr ip
    4940:	00062000 	andeq	r2, r6, r0
    4944:	005e2c00 	subseq	r2, lr, r0, lsl #24
    4948:	30000000 	andcc	r0, r0, r0
    494c:	0000148e 	andeq	r1, r0, lr, lsl #9
    4950:	a02eb804 	eorge	fp, lr, r4, lsl #16
    4954:	0400001b 	streq	r0, [r0], #-27
    4958:	000638c9 	andeq	r3, r6, r9, asr #17
    495c:	004c2c00 	subeq	r2, ip, r0, lsl #24
    4960:	2f000000 	svccs	0x00000000
    4964:	00001bf9 	strdeq	r1, [r0], -r9
    4968:	013ebe04 	teqeq	lr, r4, lsl #28
    496c:	06520000 	ldrbeq	r0, [r2], -r0
    4970:	3a2c0000 	bcc	b04978 <__Stack_Size+0xb04578>
    4974:	2c000000 	stccs	0, cr0, [r0], {-0}
    4978:	0000004c 	andeq	r0, r0, ip, asr #32
    497c:	1b102f00 	blne	410584 <__Stack_Size+0x410184>
    4980:	ba040000 	blt	104988 <__Stack_Size+0x104588>
    4984:	0000013e 	andeq	r0, r0, lr, lsr r1
    4988:	00000667 	andeq	r0, r0, r7, ror #12
    498c:	00003a2c 	andeq	r3, r0, ip, lsr #20
    4990:	86300000 	ldrthi	r0, [r0], -r0
    4994:	0400001b 	streq	r0, [r0], #-27
    4998:	034400b9 	movteq	r0, #16569	; 0x40b9
    499c:	00040000 	andeq	r0, r4, r0
    49a0:	0000121a 	andeq	r1, r0, sl, lsl r2
    49a4:	04b20104 	ldrteq	r0, [r2], #260	; 0x104
    49a8:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    49ac:	6000001c 	andvs	r0, r0, ip, lsl r0
    49b0:	90000006 	andls	r0, r0, r6
    49b4:	ac080018 	stcge	0, cr0, [r8], {24}
    49b8:	81000000 	mrshi	r0, (UNDEF: 0)
    49bc:	02000010 	andeq	r0, r0, #16
    49c0:	05c10504 	strbeq	r0, [r1, #1284]	; 0x504
    49c4:	02020000 	andeq	r0, r2, #0
    49c8:	00059205 	andeq	r9, r5, r5, lsl #4
    49cc:	06010200 	streq	r0, [r1], -r0, lsl #4
    49d0:	000006f8 	strdeq	r0, [r0], -r8
    49d4:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    49d8:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    49dc:	02000000 	andeq	r0, r0, #0
    49e0:	06230704 	strteq	r0, [r3], -r4, lsl #14
    49e4:	75030000 	strvc	r0, [r3, #-0]
    49e8:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    49ec:	00005728 	andeq	r5, r0, r8, lsr #14
    49f0:	07020200 	streq	r0, [r2, -r0, lsl #4]
    49f4:	000007da 	ldrdeq	r0, [r0], -sl
    49f8:	00387503 	eorseq	r7, r8, r3, lsl #10
    49fc:	00682902 	rsbeq	r2, r8, r2, lsl #18
    4a00:	01020000 	mrseq	r0, (UNDEF: 2)
    4a04:	0006f608 	andeq	pc, r6, r8, lsl #12
    4a08:	0a7a0400 	beq	1e85a10 <__Stack_Size+0x1e85610>
    4a0c:	2f020000 	svccs	0x00020000
    4a10:	0000007a 	andeq	r0, r0, sl, ror r0
    4a14:	00004505 	andeq	r4, r0, r5, lsl #10
    4a18:	01ae0400 			; <UNDEFINED> instruction: 0x01ae0400
    4a1c:	30020000 	andcc	r0, r2, r0
    4a20:	0000008a 	andeq	r0, r0, sl, lsl #1
    4a24:	00005705 	andeq	r5, r0, r5, lsl #14
    4a28:	75760300 	ldrbvc	r0, [r6, #-768]!	; 0x300
    4a2c:	31020038 	tstcc	r2, r8, lsr r0
    4a30:	0000009a 	muleq	r0, sl, r0
    4a34:	00006805 	andeq	r6, r0, r5, lsl #16
    4a38:	03500600 	cmpeq	r0, #0, 12
    4a3c:	00019624 	andeq	r9, r1, r4, lsr #12
    4a40:	52530700 	subspl	r0, r3, #0, 14
    4a44:	6f260300 	svcvs	0x00260300
    4a48:	00000000 	andeq	r0, r0, r0
    4a4c:	31524307 	cmpcc	r2, r7, lsl #6
    4a50:	6f270300 	svcvs	0x00270300
    4a54:	04000000 	streq	r0, [r0], #-0
    4a58:	32524307 	subscc	r4, r2, #469762048	; 0x1c000000
    4a5c:	6f280300 	svcvs	0x00280300
    4a60:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4a64:	00177408 	andseq	r7, r7, r8, lsl #8
    4a68:	6f290300 	svcvs	0x00290300
    4a6c:	0c000000 	stceq	0, cr0, [r0], {-0}
    4a70:	00177a08 	andseq	r7, r7, r8, lsl #20
    4a74:	6f2a0300 	svcvs	0x002a0300
    4a78:	10000000 	andne	r0, r0, r0
    4a7c:	001a2608 	andseq	r2, sl, r8, lsl #12
    4a80:	6f2b0300 	svcvs	0x002b0300
    4a84:	14000000 	strne	r0, [r0], #-0
    4a88:	001a2c08 	andseq	r2, sl, r8, lsl #24
    4a8c:	6f2c0300 	svcvs	0x002c0300
    4a90:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4a94:	001a3208 	andseq	r3, sl, r8, lsl #4
    4a98:	6f2d0300 	svcvs	0x002d0300
    4a9c:	1c000000 	stcne	0, cr0, [r0], {-0}
    4aa0:	001a3808 	andseq	r3, sl, r8, lsl #16
    4aa4:	6f2e0300 	svcvs	0x002e0300
    4aa8:	20000000 	andcs	r0, r0, r0
    4aac:	52544807 	subspl	r4, r4, #458752	; 0x70000
    4ab0:	6f2f0300 	svcvs	0x002f0300
    4ab4:	24000000 	strcs	r0, [r0], #-0
    4ab8:	52544c07 	subspl	r4, r4, #1792	; 0x700
    4abc:	6f300300 	svcvs	0x00300300
    4ac0:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    4ac4:	00115508 	andseq	r5, r1, r8, lsl #10
    4ac8:	6f310300 	svcvs	0x00310300
    4acc:	2c000000 	stccs	0, cr0, [r0], {-0}
    4ad0:	00115a08 	andseq	r5, r1, r8, lsl #20
    4ad4:	6f320300 	svcvs	0x00320300
    4ad8:	30000000 	andcc	r0, r0, r0
    4adc:	00115f08 	andseq	r5, r1, r8, lsl #30
    4ae0:	6f330300 	svcvs	0x00330300
    4ae4:	34000000 	strcc	r0, [r0], #-0
    4ae8:	0016c508 	andseq	ip, r6, r8, lsl #10
    4aec:	6f340300 	svcvs	0x00340300
    4af0:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    4af4:	00180708 	andseq	r0, r8, r8, lsl #14
    4af8:	6f350300 	svcvs	0x00350300
    4afc:	3c000000 	stccc	0, cr0, [r0], {-0}
    4b00:	00180c08 	andseq	r0, r8, r8, lsl #24
    4b04:	6f360300 	svcvs	0x00360300
    4b08:	40000000 	andmi	r0, r0, r0
    4b0c:	00181108 	andseq	r1, r8, r8, lsl #2
    4b10:	6f370300 	svcvs	0x00370300
    4b14:	44000000 	strmi	r0, [r0], #-0
    4b18:	00181608 	andseq	r1, r8, r8, lsl #12
    4b1c:	6f380300 	svcvs	0x00380300
    4b20:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    4b24:	00524407 	subseq	r4, r2, r7, lsl #8
    4b28:	006f3903 	rsbeq	r3, pc, r3, lsl #18
    4b2c:	004c0000 	subeq	r0, ip, r0
    4b30:	00160604 	andseq	r0, r6, r4, lsl #12
    4b34:	9f3a0300 	svcls	0x003a0300
    4b38:	02000000 	andeq	r0, r0, #0
    4b3c:	061a0704 	ldreq	r0, [sl], -r4, lsl #14
    4b40:	21090000 	mrscs	r0, (UNDEF: 9)
    4b44:	0100001c 	tsteq	r0, ip, lsl r0
    4b48:	00004c32 	andeq	r4, r0, r2, lsr ip
    4b4c:	01c40100 	biceq	r0, r4, r0, lsl #2
    4b50:	280a0000 	stmdacs	sl, {}	; <UNPREDICTABLE>
    4b54:	0100001c 	tsteq	r0, ip, lsl r0
    4b58:	00005e32 	andeq	r5, r0, r2, lsr lr
    4b5c:	a80b0000 	stmdage	fp, {}	; <UNPREDICTABLE>
    4b60:	90000001 	andls	r0, r0, r1
    4b64:	10080018 	andne	r0, r8, r8, lsl r0
    4b68:	01000000 	mrseq	r0, (UNDEF: 0)
    4b6c:	0001e19c 	muleq	r1, ip, r1
    4b70:	01b80c00 			; <UNDEFINED> instruction: 0x01b80c00
    4b74:	0b9c0000 	bleq	fe704b7c <SCS_BASE+0x1e6f6b7c>
    4b78:	0d000000 	stceq	0, cr0, [r0, #-0]
    4b7c:	000009c0 	andeq	r0, r0, r0, asr #19
    4b80:	18a03901 	stmiane	r0!, {r0, r8, fp, ip, sp}
    4b84:	009c0800 	addseq	r0, ip, r0, lsl #16
    4b88:	9c010000 	stcls	0, cr0, [r1], {-0}
    4b8c:	00000295 	muleq	r0, r5, r2
    4b90:	00190a0e 	andseq	r0, r9, lr, lsl #20
    4b94:	00003208 	andeq	r3, r0, r8, lsl #4
    4b98:	00022800 	andeq	r2, r2, r0, lsl #16
    4b9c:	08860f00 	stmeq	r6, {r8, r9, sl, fp}
    4ba0:	43010000 	movwmi	r0, #4096	; 0x1000
    4ba4:	0000005e 	andeq	r0, r0, lr, asr r0
    4ba8:	00000bbd 			; <UNDEFINED> instruction: 0x00000bbd
    4bac:	0001a810 	andeq	sl, r1, r0, lsl r8
    4bb0:	00191400 	andseq	r1, r9, r0, lsl #8
    4bb4:	00000408 	andeq	r0, r0, r8, lsl #8
    4bb8:	11470100 	mrsne	r0, (UNDEF: 87)
    4bbc:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
    4bc0:	ae120000 	cdpge	0, 1, cr0, cr2, cr0, {0}
    4bc4:	0e080018 	mcreq	0, 0, r0, cr8, cr8, {0}
    4bc8:	3f000003 	svccc	0x00000003
    4bcc:	13000002 	movwne	r0, #2
    4bd0:	0c055001 	stceq	0, cr5, [r5], {1}
    4bd4:	40012400 	andmi	r2, r1, r0, lsl #8
    4bd8:	18be1200 	ldmne	lr!, {r9, ip}
    4bdc:	030e0800 	movweq	r0, #59392	; 0xe800
    4be0:	02560000 	subseq	r0, r6, #0
    4be4:	01130000 	tsteq	r3, r0
    4be8:	000c0550 	andeq	r0, ip, r0, asr r5
    4bec:	00400128 	subeq	r0, r0, r8, lsr #2
    4bf0:	0018f012 	andseq	pc, r8, r2, lsl r0	; <UNPREDICTABLE>
    4bf4:	00032a08 	andeq	r2, r3, r8, lsl #20
    4bf8:	00027700 	andeq	r7, r2, r0, lsl #14
    4bfc:	53011300 	movwpl	r1, #4864	; 0x1300
    4c00:	01133701 	tsteq	r3, r1, lsl #14
    4c04:	13310152 	teqne	r1, #-2147483628	; 0x80000014
    4c08:	0c055001 	stceq	0, cr5, [r5], {1}
    4c0c:	40012400 	andmi	r2, r1, r0, lsl #8
    4c10:	190a1400 	stmdbne	sl, {sl, ip}
    4c14:	032a0800 			; <UNDEFINED> instruction: 0x032a0800
    4c18:	01130000 	tsteq	r3, r0
    4c1c:	13370153 	teqne	r7, #-1073741804	; 0xc0000014
    4c20:	31015201 	tstcc	r1, r1, lsl #4
    4c24:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    4c28:	0128000c 			; <UNDEFINED> instruction: 0x0128000c
    4c2c:	15000040 	strne	r0, [r0, #-64]	; 0x40
    4c30:	0000005e 	andeq	r0, r0, lr, asr r0
    4c34:	000002a0 	andeq	r0, r0, r0, lsr #5
    4c38:	a2170016 	andsge	r0, r7, #22
    4c3c:	04000004 	streq	r0, [r0], #-4
    4c40:	02ac0112 	adceq	r0, ip, #-2147483644	; 0x80000004
    4c44:	95050000 	strls	r0, [r5, #-0]
    4c48:	18000002 	stmdane	r0, {r1}
    4c4c:	00001c71 	andeq	r1, r0, r1, ror ip
    4c50:	008f1601 	addeq	r1, pc, r1, lsl #12
    4c54:	03050000 	movweq	r0, #20480	; 0x5000
    4c58:	20000bb8 			; <UNDEFINED> instruction: 0x20000bb8
    4c5c:	00007f15 	andeq	r7, r0, r5, lsl pc
    4c60:	0002d200 	andeq	sp, r2, r0, lsl #4
    4c64:	01a11900 			; <UNDEFINED> instruction: 0x01a11900
    4c68:	000f0000 	andeq	r0, pc, r0
    4c6c:	001c5b18 	andseq	r5, ip, r8, lsl fp
    4c70:	e3170100 	tst	r7, #0, 2
    4c74:	05000002 	streq	r0, [r0, #-2]
    4c78:	000b9803 	andeq	r9, fp, r3, lsl #16
    4c7c:	02c20520 	sbceq	r0, r2, #32, 10	; 0x8000000
    4c80:	6f150000 	svcvs	0x00150000
    4c84:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    4c88:	19000002 	stmdbne	r0, {r1}
    4c8c:	000001a1 	andeq	r0, r0, r1, lsr #3
    4c90:	6518000f 	ldrvs	r0, [r8, #-15]
    4c94:	0100001c 	tsteq	r0, ip, lsl r0
    4c98:	00030918 	andeq	r0, r3, r8, lsl r9
    4c9c:	40030500 	andmi	r0, r3, r0, lsl #10
    4ca0:	05200002 	streq	r0, [r0, #-2]!
    4ca4:	000002e8 	andeq	r0, r0, r8, ror #5
    4ca8:	001c311a 	andseq	r3, ip, sl, lsl r1
    4cac:	01150500 	tsteq	r5, r0, lsl #10
    4cb0:	0000004c 	andeq	r0, r0, ip, asr #32
    4cb4:	00000324 	andeq	r0, r0, r4, lsr #6
    4cb8:	0003241b 	andeq	r2, r3, fp, lsl r4
    4cbc:	041c0000 	ldreq	r0, [ip], #-0
    4cc0:	00000196 	muleq	r0, r6, r1
    4cc4:	001ac01d 	andseq	ip, sl, sp, lsl r0
    4cc8:	01130500 	tsteq	r3, r0, lsl #10
    4ccc:	0003241b 	andeq	r2, r3, fp, lsl r4
    4cd0:	005e1b00 	subseq	r1, lr, r0, lsl #22
    4cd4:	5e1b0000 	cdppl	0, 1, cr0, cr11, cr0, {0}
    4cd8:	1b000000 	blne	4ce0 <__Stack_Size+0x48e0>
    4cdc:	0000005e 	andeq	r0, r0, lr, asr r0
    4ce0:	08e60000 	stmiaeq	r6!, {}^	; <UNPREDICTABLE>
    4ce4:	00040000 	andeq	r0, r4, r0
    4ce8:	000013a2 	andeq	r1, r0, r2, lsr #7
    4cec:	04b20104 	ldrteq	r0, [r2], #260	; 0x104
    4cf0:	83010000 	movwhi	r0, #4096	; 0x1000
    4cf4:	6000001c 	andvs	r0, r0, ip, lsl r0
    4cf8:	3c000006 	stccc	0, cr0, [r0], {6}
    4cfc:	8c080019 	stchi	0, cr0, [r8], {25}
    4d00:	5f000004 	svcpl	0x00000004
    4d04:	02000011 	andeq	r0, r0, #17
    4d08:	05c10504 	strbeq	r0, [r1, #1284]	; 0x504
    4d0c:	02020000 	andeq	r0, r2, #0
    4d10:	00059205 	andeq	r9, r5, r5, lsl #4
    4d14:	06010200 	streq	r0, [r1], -r0, lsl #4
    4d18:	000006f8 	strdeq	r0, [r0], -r8
    4d1c:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    4d20:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    4d24:	02000000 	andeq	r0, r0, #0
    4d28:	06230704 	strteq	r0, [r3], -r4, lsl #14
    4d2c:	75030000 	strvc	r0, [r3, #-0]
    4d30:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    4d34:	00005728 	andeq	r5, r0, r8, lsr #14
    4d38:	07020200 	streq	r0, [r2, -r0, lsl #4]
    4d3c:	000007da 	ldrdeq	r0, [r0], -sl
    4d40:	00387503 	eorseq	r7, r8, r3, lsl #10
    4d44:	00682902 	rsbeq	r2, r8, r2, lsl #18
    4d48:	01020000 	mrseq	r0, (UNDEF: 2)
    4d4c:	0006f608 	andeq	pc, r6, r8, lsl #12
    4d50:	0a7a0400 	beq	1e85d58 <__Stack_Size+0x1e85958>
    4d54:	2f020000 	svccs	0x00020000
    4d58:	0000007a 	andeq	r0, r0, sl, ror r0
    4d5c:	00004505 	andeq	r4, r0, r5, lsl #10
    4d60:	01ae0400 			; <UNDEFINED> instruction: 0x01ae0400
    4d64:	30020000 	andcc	r0, r2, r0
    4d68:	0000008a 	andeq	r0, r0, sl, lsl #1
    4d6c:	00005705 	andeq	r5, r0, r5, lsl #14
    4d70:	02010600 	andeq	r0, r1, #0, 12
    4d74:	0000a439 	andeq	sl, r0, r9, lsr r4
    4d78:	0c330700 	ldceq	7, cr0, [r3], #-0
    4d7c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4d80:	00544553 	subseq	r4, r4, r3, asr r5
    4d84:	d1040001 	tstle	r4, r1
    4d88:	02000017 	andeq	r0, r0, #23
    4d8c:	00008f39 	andeq	r8, r0, r9, lsr pc
    4d90:	324d0400 	subcc	r0, sp, #0, 8
    4d94:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    4d98:	0000008f 	andeq	r0, r0, pc, lsl #1
    4d9c:	3b020106 	blcc	851bc <__Stack_Size+0x84dbc>
    4da0:	000000cf 	andeq	r0, r0, pc, asr #1
    4da4:	000e1207 	andeq	r1, lr, r7, lsl #4
    4da8:	48070000 	stmdami	r7, {}	; <UNPREDICTABLE>
    4dac:	01000020 	tsteq	r0, r0, lsr #32
    4db0:	0c390400 	cfldrseq	mvf0, [r9], #-0
    4db4:	3b020000 	blcc	84dbc <__Stack_Size+0x849bc>
    4db8:	000000ba 	strheq	r0, [r0], -sl
    4dbc:	1a070402 	bne	1c5dcc <__Stack_Size+0x1c59cc>
    4dc0:	09000006 	stmdbeq	r0, {r1, r2}
    4dc4:	014e031c 	cmpeq	lr, ip, lsl r3
    4dc8:	00000146 	andeq	r0, r0, r6, asr #2
    4dcc:	4c52430a 	mrrcmi	3, 0, r4, r2, cr10
    4dd0:	01500300 	cmpeq	r0, r0, lsl #6
    4dd4:	0000006f 	andeq	r0, r0, pc, rrx
    4dd8:	52430a00 	subpl	r0, r3, #0, 20
    4ddc:	51030048 	tstpl	r3, r8, asr #32
    4de0:	00006f01 	andeq	r6, r0, r1, lsl #30
    4de4:	490a0400 	stmdbmi	sl, {sl}
    4de8:	03005244 	movweq	r5, #580	; 0x244
    4dec:	006f0152 	rsbeq	r0, pc, r2, asr r1	; <UNPREDICTABLE>
    4df0:	0a080000 	beq	204df8 <__Stack_Size+0x2049f8>
    4df4:	0052444f 	subseq	r4, r2, pc, asr #8
    4df8:	6f015303 	svcvs	0x00015303
    4dfc:	0c000000 	stceq	0, cr0, [r0], {-0}
    4e00:	000a660b 	andeq	r6, sl, fp, lsl #12
    4e04:	01540300 	cmpeq	r4, r0, lsl #6
    4e08:	0000006f 	andeq	r0, r0, pc, rrx
    4e0c:	52420a10 	subpl	r0, r2, #16, 20	; 0x10000
    4e10:	55030052 	strpl	r0, [r3, #-82]	; 0x52
    4e14:	00006f01 	andeq	r6, r0, r1, lsl #30
    4e18:	230b1400 	movwcs	r1, #46080	; 0xb400
    4e1c:	0300000a 	movweq	r0, #10
    4e20:	006f0156 	rsbeq	r0, pc, r6, asr r1	; <UNPREDICTABLE>
    4e24:	00180000 	andseq	r0, r8, r0
    4e28:	000a9e0c 	andeq	r9, sl, ip, lsl #28
    4e2c:	01570300 	cmpeq	r7, r0, lsl #6
    4e30:	000000e1 	andeq	r0, r0, r1, ror #1
    4e34:	38031c09 	stmdacc	r3, {r0, r3, sl, fp, ip}
    4e38:	00021002 	andeq	r1, r2, r2
    4e3c:	52530a00 	subspl	r0, r3, #0, 20
    4e40:	023a0300 	eorseq	r0, sl, #0, 6
    4e44:	0000007f 	andeq	r0, r0, pc, ror r0
    4e48:	054c0b00 	strbeq	r0, [ip, #-2816]	; 0xb00
    4e4c:	3b030000 	blcc	c4e54 <__Stack_Size+0xc4a54>
    4e50:	00004c02 	andeq	r4, r0, r2, lsl #24
    4e54:	440a0200 	strmi	r0, [sl], #-512	; 0x200
    4e58:	3c030052 	stccc	0, cr0, [r3], {82}	; 0x52
    4e5c:	00007f02 	andeq	r7, r0, r2, lsl #30
    4e60:	560b0400 	strpl	r0, [fp], -r0, lsl #8
    4e64:	03000005 	movweq	r0, #5
    4e68:	004c023d 	subeq	r0, ip, sp, lsr r2
    4e6c:	0a060000 	beq	184e74 <__Stack_Size+0x184a74>
    4e70:	00525242 	subseq	r5, r2, r2, asr #4
    4e74:	7f023e03 	svcvc	0x00023e03
    4e78:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4e7c:	0005600b 	andeq	r6, r5, fp
    4e80:	023f0300 	eorseq	r0, pc, #0, 6
    4e84:	0000004c 	andeq	r0, r0, ip, asr #32
    4e88:	52430a0a 	subpl	r0, r3, #40960	; 0xa000
    4e8c:	40030031 	andmi	r0, r3, r1, lsr r0
    4e90:	00007f02 	andeq	r7, r0, r2, lsl #30
    4e94:	6a0b0c00 	bvs	2c7e9c <__Stack_Size+0x2c7a9c>
    4e98:	03000005 	movweq	r0, #5
    4e9c:	004c0241 	subeq	r0, ip, r1, asr #4
    4ea0:	0a0e0000 	beq	384ea8 <__Stack_Size+0x384aa8>
    4ea4:	00325243 	eorseq	r5, r2, r3, asr #4
    4ea8:	7f024203 	svcvc	0x00024203
    4eac:	10000000 	andne	r0, r0, r0
    4eb0:	0005740b 	andeq	r7, r5, fp, lsl #8
    4eb4:	02430300 	subeq	r0, r3, #0, 6
    4eb8:	0000004c 	andeq	r0, r0, ip, asr #32
    4ebc:	52430a12 	subpl	r0, r3, #73728	; 0x12000
    4ec0:	44030033 	strmi	r0, [r3], #-51	; 0x33
    4ec4:	00007f02 	andeq	r7, r0, r2, lsl #30
    4ec8:	7e0b1400 	cfcpysvc	mvf1, mvf11
    4ecc:	03000005 	movweq	r0, #5
    4ed0:	004c0245 	subeq	r0, ip, r5, asr #4
    4ed4:	0b160000 	bleq	584edc <__Stack_Size+0x584adc>
    4ed8:	00000ce5 	andeq	r0, r0, r5, ror #25
    4edc:	7f024603 	svcvc	0x00024603
    4ee0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4ee4:	0005880b 	andeq	r8, r5, fp, lsl #16
    4ee8:	02470300 	subeq	r0, r7, #0, 6
    4eec:	0000004c 	andeq	r0, r0, ip, asr #32
    4ef0:	de0c001a 	mcrle	0, 0, r0, cr12, cr10, {0}
    4ef4:	0300000d 	movweq	r0, #13
    4ef8:	01520248 	cmpeq	r2, r8, asr #4
    4efc:	01060000 	mrseq	r0, (UNDEF: 6)
    4f00:	02314704 	eorseq	r4, r1, #4, 14	; 0x100000
    4f04:	2f070000 	svccs	0x00070000
    4f08:	0000000c 	andeq	r0, r0, ip
    4f0c:	000f7507 	andeq	r7, pc, r7, lsl #10
    4f10:	0d000100 	stfeqs	f0, [r0, #-0]
    4f14:	0000090e 	andeq	r0, r0, lr, lsl #18
    4f18:	193c2f01 	ldmdbne	ip!, {r0, r8, r9, sl, fp, sp}
    4f1c:	00140800 	andseq	r0, r4, r0, lsl #16
    4f20:	9c010000 	stcls	0, cr0, [r1], {-0}
    4f24:	00000254 	andeq	r0, r0, r4, asr r2
    4f28:	001c2c0e 	andseq	r2, ip, lr, lsl #24
    4f2c:	5e2f0100 	sufple	f0, f7, f0
    4f30:	01000000 	mrseq	r0, (UNDEF: 0)
    4f34:	700f0050 	andvc	r0, pc, r0, asr r0	; <UNPREDICTABLE>
    4f38:	0100000b 	tsteq	r0, fp
    4f3c:	00005e38 	andeq	r5, r0, r8, lsr lr
    4f40:	00195000 	andseq	r5, r9, r0
    4f44:	00002008 	andeq	r2, r0, r8
    4f48:	7d9c0100 	ldfvcs	f0, [ip]
    4f4c:	10000002 	andne	r0, r0, r2
    4f50:	00001c2c 	andeq	r1, r0, ip, lsr #24
    4f54:	005e3801 	subseq	r3, lr, r1, lsl #16
    4f58:	0bdc0000 	bleq	ff704f60 <SCS_BASE+0x1f6f6f60>
    4f5c:	0f000000 	svceq	0x00000000
    4f60:	00000af4 	strdeq	r0, [r0], -r4
    4f64:	005e4201 	subseq	r4, lr, r1, lsl #4
    4f68:	19700000 	ldmdbne	r0!, {}^	; <UNPREDICTABLE>
    4f6c:	00280800 	eoreq	r0, r8, r0, lsl #16
    4f70:	9c010000 	stcls	0, cr0, [r1], {-0}
    4f74:	000002a6 	andeq	r0, r0, r6, lsr #5
    4f78:	001c2c10 	andseq	r2, ip, r0, lsl ip
    4f7c:	5e420100 	dvfpls	f0, f2, f0
    4f80:	16000000 	strne	r0, [r0], -r0
    4f84:	0000000c 	andeq	r0, r0, ip
    4f88:	000a520d 	andeq	r5, sl, sp, lsl #4
    4f8c:	984e0100 	stmdals	lr, {r8}^
    4f90:	88080019 	stmdahi	r8, {r0, r3, r4}
    4f94:	01000000 	mrseq	r0, (UNDEF: 0)
    4f98:	0003d79c 	muleq	r3, ip, r7
    4f9c:	1c2c1000 	stcne	0, cr1, [ip], #-0
    4fa0:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    4fa4:	0000005e 	andeq	r0, r0, lr, asr r0
    4fa8:	00000c37 	andeq	r0, r0, r7, lsr ip
    4fac:	74616411 	strbtvc	r6, [r1], #-1041	; 0x411
    4fb0:	5e4e0100 	dvfple	f0, f6, f0
    4fb4:	8a000000 	bhi	4fbc <__Stack_Size+0x4bbc>
    4fb8:	1200000c 	andne	r0, r0, #12
    4fbc:	080019a6 	stmdaeq	r0, {r1, r2, r5, r7, r8, fp, ip}
    4fc0:	00000827 	andeq	r0, r0, r7, lsr #16
    4fc4:	000002f6 	strdeq	r0, [r0], -r6
    4fc8:	02510113 	subseq	r0, r1, #-1073741820	; 0xc0000004
    4fcc:	01132008 	tsteq	r3, r8
    4fd0:	000c0550 	andeq	r0, ip, r0, asr r5
    4fd4:	0040010c 	subeq	r0, r0, ip, lsl #2
    4fd8:	0019b012 	andseq	fp, r9, r2, lsl r0
    4fdc:	00084308 	andeq	r4, r8, r8, lsl #6
    4fe0:	00031400 	andeq	r1, r3, r0, lsl #8
    4fe4:	51011300 	mrspl	r1, SP_irq
    4fe8:	02000a03 	andeq	r0, r0, #12288	; 0x3000
    4fec:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    4ff0:	0110000c 	tsteq	r0, ip
    4ff4:	b8120040 	ldmdalt	r2, {r6}
    4ff8:	59080019 	stmdbpl	r8, {r0, r3, r4}
    4ffc:	31000008 	tstcc	r0, r8
    5000:	13000003 	movwne	r0, #3
    5004:	75025101 	strvc	r5, [r2, #-257]	; 0x101
    5008:	50011300 	andpl	r1, r1, r0, lsl #6
    500c:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    5010:	12004001 	andne	r4, r0, #1
    5014:	080019c0 	stmdaeq	r0, {r6, r7, r8, fp, ip}
    5018:	0000086f 	andeq	r0, r0, pc, ror #16
    501c:	0000034e 	andeq	r0, r0, lr, asr #6
    5020:	02510113 	subseq	r0, r1, #-1073741820	; 0xc0000004
    5024:	01134008 	tsteq	r3, r8
    5028:	000c0550 	andeq	r0, ip, r0, asr r5
    502c:	00400138 	subeq	r0, r0, r8, lsr r1
    5030:	0019ce12 	andseq	ip, r9, r2, lsl lr
    5034:	00082708 	andeq	r2, r8, r8, lsl #14
    5038:	00036c00 	andeq	r6, r3, r0, lsl #24
    503c:	51011300 	mrspl	r1, SP_irq
    5040:	02000a03 	andeq	r0, r0, #12288	; 0x3000
    5044:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    5048:	0110000c 	tsteq	r0, ip
    504c:	da140040 	ble	505154 <__Stack_Size+0x504d54>
    5050:	43080019 	movwmi	r0, #32793	; 0x8019
    5054:	89000008 	stmdbhi	r0, {r3}
    5058:	13000003 	movwne	r0, #3
    505c:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    5060:	50011320 	andpl	r1, r1, r0, lsr #6
    5064:	0c000c05 	stceq	12, cr0, [r0], {5}
    5068:	12004001 	andne	r4, r0, #1
    506c:	080019e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, fp, ip}
    5070:	00000859 	andeq	r0, r0, r9, asr r8
    5074:	000003a0 	andeq	r0, r0, r0, lsr #7
    5078:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    507c:	0050000c 	subseq	r0, r0, ip
    5080:	ec120040 	ldc	0, cr0, [r2], {64}	; 0x40
    5084:	6f080019 	svcvs	0x00080019
    5088:	bd000008 	stclt	0, cr0, [r0, #-32]	; 0xffffffe0
    508c:	13000003 	movwne	r0, #3
    5090:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    5094:	50011340 	andpl	r1, r1, r0, asr #6
    5098:	50000c05 	andpl	r0, r0, r5, lsl #24
    509c:	15004000 	strne	r4, [r0, #-0]
    50a0:	080019fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, fp, ip}
    50a4:	00000859 	andeq	r0, r0, r9, asr r8
    50a8:	001a0616 	andseq	r0, sl, r6, lsl r6
    50ac:	00086f08 	andeq	r6, r8, r8, lsl #30
    50b0:	51011300 	mrspl	r1, SP_irq
    50b4:	00400802 	subeq	r0, r0, r2, lsl #16
    50b8:	0d1d0d00 	ldceq	13, cr0, [sp, #-0]
    50bc:	67010000 	strvs	r0, [r1, -r0]
    50c0:	08001a20 	stmdaeq	r0, {r5, r9, fp, ip}
    50c4:	00000048 	andeq	r0, r0, r8, asr #32
    50c8:	040c9c01 	streq	r9, [ip], #-3073	; 0xc01
    50cc:	44150000 	ldrmi	r0, [r5], #-0
    50d0:	5908001a 	stmdbpl	r8, {r1, r3, r4}
    50d4:	17000008 	strne	r0, [r0, -r8]
    50d8:	08001a54 	stmdaeq	r0, {r2, r4, r6, r9, fp, ip}
    50dc:	00000889 	andeq	r0, r0, r9, lsl #17
    50e0:	01520113 	cmpeq	r2, r3, lsl r1
    50e4:	51011331 	tstpl	r1, r1, lsr r3
    50e8:	06260a03 	strteq	r0, [r6], -r3, lsl #20
    50ec:	ef0d0000 	svc	0x000d0000
    50f0:	01000009 	tsteq	r0, r9
    50f4:	001a6872 	andseq	r6, sl, r2, ror r8
    50f8:	00012808 	andeq	r2, r1, r8, lsl #16
    50fc:	059c0100 	ldreq	r0, [ip, #256]	; 0x100
    5100:	18000005 	stmdane	r0, {r0, r2}
    5104:	00001cbf 			; <UNDEFINED> instruction: 0x00001cbf
    5108:	004c7501 	subeq	r7, ip, r1, lsl #10
    510c:	0cdd0000 	ldcleq	0, cr0, [sp], {0}
    5110:	76120000 	ldrvc	r0, [r2], -r0
    5114:	a408001a 	strge	r0, [r8], #-26
    5118:	4b000008 	blmi	5140 <__Stack_Size+0x4d40>
    511c:	13000004 	movwne	r0, #4
    5120:	0a035101 	beq	d952c <__Stack_Size+0xd912c>
    5124:	01130525 	tsteq	r3, r5, lsr #10
    5128:	00740250 	rsbseq	r0, r4, r0, asr r2
    512c:	1a821200 	bne	fe089934 <SCS_BASE+0x1e07b934>
    5130:	08be0800 	ldmeq	lr!, {fp}
    5134:	045f0000 	ldrbeq	r0, [pc], #-0	; 513c <__Stack_Size+0x4d3c>
    5138:	01130000 	tsteq	r3, r0
    513c:	00740250 	rsbseq	r0, r4, r0, asr r2
    5140:	1ad21200 	bne	ff489948 <SCS_BASE+0x1f47b948>
    5144:	08d30800 	ldmeq	r3, {fp}^
    5148:	047d0000 	ldrbteq	r0, [sp], #-0
    514c:	01130000 	tsteq	r3, r0
    5150:	000a0351 	andeq	r0, sl, r1, asr r3
    5154:	50011302 	andpl	r1, r1, r2, lsl #6
    5158:	10000c05 	andne	r0, r0, r5, lsl #24
    515c:	12004001 	andne	r4, r0, #1
    5160:	08001ade 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, fp, ip}
    5164:	00000827 	andeq	r0, r0, r7, lsr #16
    5168:	0000049a 	muleq	r0, sl, r4
    516c:	02510113 	subseq	r0, r1, #-1073741820	; 0xc0000004
    5170:	01132008 	tsteq	r3, r8
    5174:	000c0550 	andeq	r0, ip, r0, asr r5
    5178:	0040010c 	subeq	r0, r0, ip, lsl #2
    517c:	001ae812 	andseq	lr, sl, r2, lsl r8
    5180:	00084308 	andeq	r4, r8, r8, lsl #6
    5184:	0004b800 	andeq	fp, r4, r0, lsl #16
    5188:	51011300 	mrspl	r1, SP_irq
    518c:	02000a03 	andeq	r0, r0, #12288	; 0x3000
    5190:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    5194:	0110000c 	tsteq	r0, ip
    5198:	fc120040 	ldc2	0, cr0, [r2], {64}	; 0x40
    519c:	5908001a 	stmdbpl	r8, {r1, r3, r4}
    51a0:	cf000008 	svcgt	0x00000008
    51a4:	13000004 	movwne	r0, #4
    51a8:	0c055001 	stceq	0, cr5, [r5], {1}
    51ac:	40013800 	andmi	r3, r1, r0, lsl #16
    51b0:	1b0e1200 	blne	3899b8 <__Stack_Size+0x3895b8>
    51b4:	08a40800 	stmiaeq	r4!, {fp}
    51b8:	04e40000 	strbteq	r0, [r4], #0
    51bc:	01130000 	tsteq	r3, r0
    51c0:	260a0351 			; <UNDEFINED> instruction: 0x260a0351
    51c4:	34140006 	ldrcc	r0, [r4], #-6
    51c8:	5908001b 	stmdbpl	r8, {r0, r1, r3, r4}
    51cc:	fb000008 	blx	51f6 <__Stack_Size+0x4df6>
    51d0:	13000004 	movwne	r0, #4
    51d4:	0c055001 	stceq	0, cr5, [r5], {1}
    51d8:	40005000 	andmi	r5, r0, r0
    51dc:	1b481900 	blne	120b5e4 <__Stack_Size+0x120b1e4>
    51e0:	08890800 	stmeq	r9, {fp}
    51e4:	0d000000 	stceq	0, cr0, [r0, #-0]
    51e8:	00000a02 	andeq	r0, r0, r2, lsl #20
    51ec:	1b90b301 	blne	fe431df8 <SCS_BASE+0x1e423df8>
    51f0:	01280800 			; <UNDEFINED> instruction: 0x01280800
    51f4:	9c010000 	stcls	0, cr0, [r1], {-0}
    51f8:	000005fe 	strdeq	r0, [r0], -lr
    51fc:	001cbf18 	andseq	fp, ip, r8, lsl pc
    5200:	4cb50100 	ldfmis	f0, [r5]
    5204:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    5208:	1200000c 	andne	r0, r0, #12
    520c:	08001b9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, r9, fp, ip}
    5210:	000008a4 	andeq	r0, r0, r4, lsr #17
    5214:	00000544 	andeq	r0, r0, r4, asr #10
    5218:	03510113 	cmpeq	r1, #-1073741820	; 0xc0000004
    521c:	1305250a 	movwne	r2, #21770	; 0x550a
    5220:	74025001 	strvc	r5, [r2], #-1
    5224:	aa120000 	bge	48522c <__Stack_Size+0x484e2c>
    5228:	be08001b 	mcrlt	0, 0, r0, cr8, cr11, {0}
    522c:	58000008 	stmdapl	r0, {r3}
    5230:	13000005 	movwne	r0, #5
    5234:	74025001 	strvc	r5, [r2], #-1
    5238:	fa120000 	blx	485240 <__Stack_Size+0x484e40>
    523c:	d308001b 	movwle	r0, #32795	; 0x801b
    5240:	76000008 	strvc	r0, [r0], -r8
    5244:	13000005 	movwne	r0, #5
    5248:	0a035101 	beq	d9654 <__Stack_Size+0xd9254>
    524c:	01130200 	tsteq	r3, r0, lsl #4
    5250:	000c0550 	andeq	r0, ip, r0, asr r5
    5254:	00400110 	subeq	r0, r0, r0, lsl r1
    5258:	001c0612 	andseq	r0, ip, r2, lsl r6
    525c:	00082708 	andeq	r2, r8, r8, lsl #14
    5260:	00059300 	andeq	r9, r5, r0, lsl #6
    5264:	51011300 	mrspl	r1, SP_irq
    5268:	13200802 			; <UNDEFINED> instruction: 0x13200802
    526c:	0c055001 	stceq	0, cr5, [r5], {1}
    5270:	40010c00 	andmi	r0, r1, r0, lsl #24
    5274:	1c101200 	lfmne	f1, 4, [r0], {-0}
    5278:	08430800 	stmdaeq	r3, {fp}^
    527c:	05b10000 	ldreq	r0, [r1, #0]!
    5280:	01130000 	tsteq	r3, r0
    5284:	000a0351 	andeq	r0, sl, r1, asr r3
    5288:	50011302 	andpl	r1, r1, r2, lsl #6
    528c:	10000c05 	andne	r0, r0, r5, lsl #24
    5290:	12004001 	andne	r4, r0, #1
    5294:	08001c24 	stmdaeq	r0, {r2, r5, sl, fp, ip}
    5298:	00000859 	andeq	r0, r0, r9, asr r8
    529c:	000005c8 	andeq	r0, r0, r8, asr #11
    52a0:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    52a4:	0138000c 	teqeq	r8, ip
    52a8:	36120040 	ldrcc	r0, [r2], -r0, asr #32
    52ac:	a408001c 	strge	r0, [r8], #-28
    52b0:	dd000008 	stcle	0, cr0, [r0, #-32]	; 0xffffffe0
    52b4:	13000005 	movwne	r0, #5
    52b8:	0a035101 	beq	d96c4 <__Stack_Size+0xd92c4>
    52bc:	14000626 	strne	r0, [r0], #-1574	; 0x626
    52c0:	08001c5c 	stmdaeq	r0, {r2, r3, r4, r6, sl, fp, ip}
    52c4:	00000859 	andeq	r0, r0, r9, asr r8
    52c8:	000005f4 	strdeq	r0, [r0], -r4
    52cc:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    52d0:	0048000c 	subeq	r0, r8, ip
    52d4:	70190040 	andsvc	r0, r9, r0, asr #32
    52d8:	8908001c 	stmdbhi	r8, {r2, r3, r4}
    52dc:	00000008 	andeq	r0, r0, r8
    52e0:	0009df0d 	andeq	sp, r9, sp, lsl #30
    52e4:	b8e60100 	stmialt	r6!, {r8}^
    52e8:	0008001c 	andeq	r0, r8, ip, lsl r0
    52ec:	01000001 	tsteq	r0, r1
    52f0:	0006d19c 	muleq	r6, ip, r1
    52f4:	1cbf1800 	ldcne	8, cr1, [pc]	; 52fc <__Stack_Size+0x4efc>
    52f8:	ea010000 	b	45300 <__Stack_Size+0x44f00>
    52fc:	0000004c 	andeq	r0, r0, ip, asr #32
    5300:	00000d03 	andeq	r0, r0, r3, lsl #26
    5304:	001cc412 	andseq	ip, ip, r2, lsl r4
    5308:	0008a408 	andeq	sl, r8, r8, lsl #8
    530c:	00064000 	andeq	r4, r6, r0
    5310:	51011300 	mrspl	r1, SP_irq
    5314:	05250a03 	streq	r0, [r5, #-2563]!	; 0xa03
    5318:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    531c:	0138000c 	teqeq	r8, ip
    5320:	d0120040 	andsle	r0, r2, r0, asr #32
    5324:	be08001c 	mcrlt	0, 0, r0, cr8, cr12, {0}
    5328:	57000008 	strpl	r0, [r0, -r8]
    532c:	13000006 	movwne	r0, #6
    5330:	0c055001 	stceq	0, cr5, [r5], {1}
    5334:	40013800 	andmi	r3, r1, r0, lsl #16
    5338:	1d1a1500 	cfldr32ne	mvfx1, [sl, #-0]
    533c:	08590800 	ldmdaeq	r9, {fp}^
    5340:	34120000 	ldrcc	r0, [r2], #-0
    5344:	a408001d 	strge	r0, [r8], #-29
    5348:	75000008 	strvc	r0, [r0, #-8]
    534c:	13000006 	movwne	r0, #6
    5350:	0a035101 	beq	d975c <__Stack_Size+0xd935c>
    5354:	14000626 	strne	r0, [r0], #-1574	; 0x626
    5358:	08001d5a 	stmdaeq	r0, {r1, r3, r4, r6, r8, sl, fp, ip}
    535c:	00000859 	andeq	r0, r0, r9, asr r8
    5360:	0000068c 	andeq	r0, r0, ip, lsl #13
    5364:	05500113 	ldrbeq	r0, [r0, #-275]	; 0x113
    5368:	0138000c 	teqeq	r8, ip
    536c:	64120040 	ldrvs	r0, [r2], #-64	; 0x40
    5370:	2708001d 	smladcs	r8, sp, r0, r0
    5374:	aa000008 	bge	539c <__Stack_Size+0x4f9c>
    5378:	13000006 	movwne	r0, #6
    537c:	0a035101 	beq	d9788 <__Stack_Size+0xd9388>
    5380:	01130200 	tsteq	r3, r0, lsl #4
    5384:	000c0550 	andeq	r0, ip, r0, asr r5
    5388:	00400110 	subeq	r0, r0, r0, lsl r1
    538c:	001d6c12 	andseq	r6, sp, r2, lsl ip
    5390:	00084308 	andeq	r4, r8, r8, lsl #6
    5394:	0006c700 	andeq	ip, r6, r0, lsl #14
    5398:	51011300 	mrspl	r1, SP_irq
    539c:	13200802 			; <UNDEFINED> instruction: 0x13200802
    53a0:	0c055001 	stceq	0, cr5, [r5], {1}
    53a4:	40010c00 	andmi	r0, r1, r0, lsl #24
    53a8:	1d7c1900 	ldclne	9, cr1, [ip, #-0]
    53ac:	08890800 	stmeq	r9, {fp}
    53b0:	1a000000 	bne	53b8 <__Stack_Size+0x4fb8>
    53b4:	00000f2f 	andeq	r0, r0, pc, lsr #30
    53b8:	b8013201 	stmdalt	r1, {r0, r9, ip, sp}
    53bc:	1008001d 	andne	r0, r8, sp, lsl r0
    53c0:	01000000 	mrseq	r0, (UNDEF: 0)
    53c4:	005e1b9c 			; <UNDEFINED> instruction: 0x005e1b9c
    53c8:	06ee0000 	strbteq	r0, [lr], r0
    53cc:	001c0000 	andseq	r0, ip, r0
    53d0:	000ea01d 	andeq	sl, lr, sp, lsl r0
    53d4:	f9fc0500 			; <UNDEFINED> instruction: 0xf9fc0500
    53d8:	05000006 	streq	r0, [r0, #-6]
    53dc:	000006e3 	andeq	r0, r0, r3, ror #13
    53e0:	000e1a1d 	andeq	r1, lr, sp, lsl sl
    53e4:	09fe0500 	ldmibeq	lr!, {r8, sl}^
    53e8:	05000007 	streq	r0, [r0, #-7]
    53ec:	0000005e 	andeq	r0, r0, lr, asr r0
    53f0:	000fd31e 	andeq	sp, pc, lr, lsl r3	; <UNPREDICTABLE>
    53f4:	01020500 	tsteq	r2, r0, lsl #10
    53f8:	0000071a 	andeq	r0, r0, sl, lsl r7
    53fc:	0006e305 	andeq	lr, r6, r5, lsl #6
    5400:	0d771e00 	ldcleq	14, cr1, [r7, #-0]
    5404:	03050000 	movweq	r0, #20480	; 0x5000
    5408:	00072b01 	andeq	r2, r7, r1, lsl #22
    540c:	06e30500 	strbteq	r0, [r3], r0, lsl #10
    5410:	611e0000 	tstvs	lr, r0
    5414:	0500000c 	streq	r0, [r0, #-12]
    5418:	07090104 	streq	r0, [r9, -r4, lsl #2]
    541c:	e91e0000 	ldmdb	lr, {}	; <UNPREDICTABLE>
    5420:	0500000b 	streq	r0, [r0, #-11]
    5424:	07090106 	streq	r0, [r9, -r6, lsl #2]
    5428:	051e0000 	ldreq	r0, [lr, #-0]
    542c:	0500000d 	streq	r0, [r0, #-13]
    5430:	07090107 	streq	r0, [r9, -r7, lsl #2]
    5434:	f91e0000 			; <UNDEFINED> instruction: 0xf91e0000
    5438:	0500000d 	streq	r0, [r0, #-13]
    543c:	07600108 	strbeq	r0, [r0, -r8, lsl #2]!
    5440:	e3050000 	movw	r0, #20480	; 0x5000
    5444:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    5448:	00000ffc 	strdeq	r0, [r0], -ip
    544c:	71010905 	tstvc	r1, r5, lsl #18
    5450:	05000007 	streq	r0, [r0, #-7]
    5454:	000006e3 	andeq	r0, r0, r3, ror #13
    5458:	0010751e 	andseq	r7, r0, lr, lsl r5
    545c:	010a0500 	tsteq	sl, r0, lsl #10
    5460:	00000709 	andeq	r0, r0, r9, lsl #14
    5464:	0010221e 	andseq	r2, r0, lr, lsl r2
    5468:	010c0500 	tsteq	ip, r0, lsl #10
    546c:	00000709 	andeq	r0, r0, r9, lsl #14
    5470:	000c021e 	andeq	r0, ip, lr, lsl r2
    5474:	010d0500 	tsteq	sp, r0, lsl #10
    5478:	00000709 	andeq	r0, r0, r9, lsl #14
    547c:	000bd61e 	andeq	sp, fp, lr, lsl r6
    5480:	010f0500 	tsteq	pc, r0, lsl #10
    5484:	00000709 	andeq	r0, r0, r9, lsl #14
    5488:	001caf1f 	andseq	sl, ip, pc, lsl pc
    548c:	09170100 	ldmdbeq	r7, {r8}
    5490:	05000007 	streq	r0, [r0, #-7]
    5494:	0013be03 	andseq	fp, r3, r3, lsl #28
    5498:	1d331f20 	ldcne	15, cr1, [r3, #-128]!	; 0xffffff80
    549c:	1a010000 	bne	454a4 <__Stack_Size+0x450a4>
    54a0:	000007c8 	andeq	r0, r0, r8, asr #15
    54a4:	02800305 	addeq	r0, r0, #335544320	; 0x14000000
    54a8:	04202000 	strteq	r2, [r0], #-0
    54ac:	00000210 	andeq	r0, r0, r0, lsl r2
    54b0:	00004c1b 	andeq	r4, r0, fp, lsl ip
    54b4:	0007df00 	andeq	sp, r7, r0, lsl #30
    54b8:	00da2100 	sbcseq	r2, sl, r0, lsl #2
    54bc:	03ff0000 	mvnseq	r0, #0
    54c0:	1ccc1f00 	stclne	15, cr1, [ip], {0}
    54c4:	21010000 	mrscs	r0, (UNDEF: 1)
    54c8:	000007f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    54cc:	0bbe0305 	bleq	fef860e8 <SCS_BASE+0x1ef780e8>
    54d0:	ce052000 	cdpgt	0, 0, cr2, cr5, cr0, {0}
    54d4:	1f000007 	svcne	0x00000007
    54d8:	00001c98 	muleq	r0, r8, ip
    54dc:	08062201 	stmdaeq	r6, {r0, r9, sp}
    54e0:	03050000 	movweq	r0, #20480	; 0x5000
    54e4:	20000bbc 			; <UNDEFINED> instruction: 0x20000bbc
    54e8:	00004c05 	andeq	r4, r0, r5, lsl #24
    54ec:	1cf51f00 	ldclne	15, cr1, [r5]
    54f0:	22010000 	andcs	r0, r1, #0
    54f4:	00000806 	andeq	r0, r0, r6, lsl #16
    54f8:	0bba0305 	bleq	fee86114 <SCS_BASE+0x1ee78114>
    54fc:	bb1d2000 	bllt	74d504 <__Stack_Size+0x74d104>
    5500:	0100000f 	tsteq	r0, pc
    5504:	00005e28 	andeq	r5, r0, r8, lsr #28
    5508:	0afe2200 	beq	fff8dd10 <SCS_BASE+0x1ff7fd10>
    550c:	e2040000 	and	r0, r4, #0
    5510:	0000083d 	andeq	r0, r0, sp, lsr r8
    5514:	00083d23 	andeq	r3, r8, r3, lsr #26
    5518:	004c2300 	subeq	r2, ip, r0, lsl #6
    551c:	20000000 	andcs	r0, r0, r0
    5520:	00014604 	andeq	r4, r1, r4, lsl #12
    5524:	0b182200 	bleq	60dd2c <__Stack_Size+0x60d92c>
    5528:	e1040000 	mrs	r0, (UNDEF: 4)
    552c:	00000859 	andeq	r0, r0, r9, asr r8
    5530:	00083d23 	andeq	r3, r8, r3, lsr #26
    5534:	004c2300 	subeq	r2, ip, r0, lsl #6
    5538:	22000000 	andcs	r0, r0, #0
    553c:	00000d68 	andeq	r0, r0, r8, ror #26
    5540:	086fec06 	stmdaeq	pc!, {r1, r2, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    5544:	c8230000 	stmdagt	r3!, {}	; <UNPREDICTABLE>
    5548:	23000007 	movwcs	r0, #7
    554c:	0000004c 	andeq	r0, r0, ip, asr #32
    5550:	1d0d2400 	cfstrsne	mvf2, [sp, #-0]
    5554:	f6060000 			; <UNDEFINED> instruction: 0xf6060000
    5558:	000000a4 	andeq	r0, r0, r4, lsr #1
    555c:	00000889 	andeq	r0, r0, r9, lsl #17
    5560:	0007c823 	andeq	ip, r7, r3, lsr #16
    5564:	004c2300 	subeq	r2, ip, r0, lsl #6
    5568:	22000000 	andcs	r0, r0, #0
    556c:	00000fc4 	andeq	r0, r0, r4, asr #31
    5570:	08a4e506 	stmiaeq	r4!, {r1, r2, r8, sl, sp, lr, pc}
    5574:	c8230000 	stmdagt	r3!, {}	; <UNPREDICTABLE>
    5578:	23000007 	movwcs	r0, #7
    557c:	0000004c 	andeq	r0, r0, ip, asr #32
    5580:	0000cf23 	andeq	ip, r0, r3, lsr #30
    5584:	e3240000 			; <UNDEFINED> instruction: 0xe3240000
    5588:	0600001c 			; <UNDEFINED> instruction: 0x0600001c
    558c:	0000aff8 	strdeq	sl, [r0], -r8
    5590:	0008be00 	andeq	fp, r8, r0, lsl #28
    5594:	07c82300 	strbeq	r2, [r8, r0, lsl #6]
    5598:	4c230000 	stcmi	0, cr0, [r3], #-0
    559c:	00000000 	andeq	r0, r0, r0
    55a0:	001d2124 	andseq	r2, sp, r4, lsr #2
    55a4:	4ced0600 	stclmi	6, cr0, [sp]
    55a8:	d3000000 	movwle	r0, #0
    55ac:	23000008 	movwcs	r0, #8
    55b0:	000007c8 	andeq	r0, r0, r8, asr #15
    55b4:	0f0b2500 	svceq	0x000b2500
    55b8:	df040000 	svcle	0x00040000
    55bc:	0000005e 	andeq	r0, r0, lr, asr r0
    55c0:	00083d23 	andeq	r3, r8, r3, lsr #26
    55c4:	004c2300 	subeq	r2, ip, r0, lsl #6
    55c8:	00000000 	andeq	r0, r0, r0
    55cc:	000009e4 	andeq	r0, r0, r4, ror #19
    55d0:	15b30004 	ldrne	r0, [r3, #4]!
    55d4:	01040000 	mrseq	r0, (UNDEF: 4)
    55d8:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
    55dc:	001ff701 	andseq	pc, pc, r1, lsl #14
    55e0:	00066000 	andeq	r6, r6, r0
    55e4:	001dc800 	andseq	ip, sp, r0, lsl #16
    55e8:	0001d808 	andeq	sp, r1, r8, lsl #16
    55ec:	0012c900 	andseq	ip, r2, r0, lsl #18
    55f0:	05040200 	streq	r0, [r4, #-512]	; 0x200
    55f4:	000005c1 	andeq	r0, r0, r1, asr #11
    55f8:	36317303 	ldrtcc	r7, [r1], -r3, lsl #6
    55fc:	37180200 	ldrcc	r0, [r8, -r0, lsl #4]
    5600:	02000000 	andeq	r0, r0, #0
    5604:	05920502 	ldreq	r0, [r2, #1282]	; 0x502
    5608:	01020000 	mrseq	r0, (UNDEF: 2)
    560c:	0006f806 	andeq	pc, r6, r6, lsl #16
    5610:	33750300 	cmncc	r5, #0, 6
    5614:	27020032 	smladxcs	r2, r2, r0, r0
    5618:	00000050 	andeq	r0, r0, r0, asr r0
    561c:	23070402 	movwcs	r0, #29698	; 0x7402
    5620:	03000006 	movweq	r0, #6
    5624:	00363175 	eorseq	r3, r6, r5, ror r1
    5628:	00622802 	rsbeq	r2, r2, r2, lsl #16
    562c:	02020000 	andeq	r0, r2, #0
    5630:	0007da07 	andeq	sp, r7, r7, lsl #20
    5634:	38750300 	ldmdacc	r5!, {r8, r9}^
    5638:	73290200 			; <UNDEFINED> instruction: 0x73290200
    563c:	02000000 	andeq	r0, r0, #0
    5640:	06f60801 	ldrbteq	r0, [r6], r1, lsl #16
    5644:	ae040000 	cdpge	0, 0, cr0, cr4, cr0, {0}
    5648:	02000001 	andeq	r0, r0, #1
    564c:	00008530 	andeq	r8, r0, r0, lsr r5
    5650:	00620500 	rsbeq	r0, r2, r0, lsl #10
    5654:	57060000 	strpl	r0, [r6, -r0]
    5658:	9a000000 	bls	5660 <__Stack_Size+0x5260>
    565c:	07000000 	streq	r0, [r0, -r0]
    5660:	0000009a 	muleq	r0, sl, r0
    5664:	04020004 	streq	r0, [r2], #-4
    5668:	00061a07 	andeq	r1, r6, r7, lsl #20
    566c:	03500800 	cmpeq	r0, #0, 16
    5670:	02b2020b 	adcseq	r0, r2, #-1342177280	; 0xb0000000
    5674:	43090000 	movwmi	r0, #36864	; 0x9000
    5678:	03003152 	movweq	r3, #338	; 0x152
    567c:	007a020d 	rsbseq	r0, sl, sp, lsl #4
    5680:	0a000000 	beq	5688 <__Stack_Size+0x5288>
    5684:	0000054c 	andeq	r0, r0, ip, asr #10
    5688:	57020e03 	strpl	r0, [r2, -r3, lsl #28]
    568c:	02000000 	andeq	r0, r0, #0
    5690:	32524309 	subscc	r4, r2, #603979776	; 0x24000000
    5694:	020f0300 	andeq	r0, pc, #0, 6
    5698:	0000007a 	andeq	r0, r0, sl, ror r0
    569c:	05560a04 	ldrbeq	r0, [r6, #-2564]	; 0xa04
    56a0:	10030000 	andne	r0, r3, r0
    56a4:	00005702 	andeq	r5, r0, r2, lsl #14
    56a8:	170a0600 	strne	r0, [sl, -r0, lsl #12]
    56ac:	03000003 	movweq	r0, #3
    56b0:	007a0211 	rsbseq	r0, sl, r1, lsl r2
    56b4:	0a080000 	beq	2056bc <__Stack_Size+0x2052bc>
    56b8:	00000560 	andeq	r0, r0, r0, ror #10
    56bc:	57021203 	strpl	r1, [r2, -r3, lsl #4]
    56c0:	0a000000 	beq	56c8 <__Stack_Size+0x52c8>
    56c4:	0002b20a 	andeq	fp, r2, sl, lsl #4
    56c8:	02130300 	andseq	r0, r3, #0, 6
    56cc:	0000007a 	andeq	r0, r0, sl, ror r0
    56d0:	056a0a0c 	strbeq	r0, [sl, #-2572]!	; 0xa0c
    56d4:	14030000 	strne	r0, [r3], #-0
    56d8:	00005702 	andeq	r5, r0, r2, lsl #14
    56dc:	53090e00 	movwpl	r0, #40448	; 0x9e00
    56e0:	15030052 	strne	r0, [r3, #-82]	; 0x52
    56e4:	00007a02 	andeq	r7, r0, r2, lsl #20
    56e8:	740a1000 	strvc	r1, [sl], #-0
    56ec:	03000005 	movweq	r0, #5
    56f0:	00570216 	subseq	r0, r7, r6, lsl r2
    56f4:	09120000 	ldmdbeq	r2, {}	; <UNPREDICTABLE>
    56f8:	00524745 	subseq	r4, r2, r5, asr #14
    56fc:	7a021703 	bvc	8b310 <__Stack_Size+0x8af10>
    5700:	14000000 	strne	r0, [r0], #-0
    5704:	00057e0a 	andeq	r7, r5, sl, lsl #28
    5708:	02180300 	andseq	r0, r8, #0, 6
    570c:	00000057 	andeq	r0, r0, r7, asr r0
    5710:	01dd0a16 	bicseq	r0, sp, r6, lsl sl
    5714:	19030000 	stmdbne	r3, {}	; <UNPREDICTABLE>
    5718:	00007a02 	andeq	r7, r0, r2, lsl #20
    571c:	880a1800 	stmdahi	sl, {fp, ip}
    5720:	03000005 	movweq	r0, #5
    5724:	0057021a 	subseq	r0, r7, sl, lsl r2
    5728:	0a1a0000 	beq	685730 <__Stack_Size+0x685330>
    572c:	000001e3 	andeq	r0, r0, r3, ror #3
    5730:	7a021b03 	bvc	8c344 <__Stack_Size+0x8bf44>
    5734:	1c000000 	stcne	0, cr0, [r0], {-0}
    5738:	0008480a 	andeq	r4, r8, sl, lsl #16
    573c:	021c0300 	andseq	r0, ip, #0, 6
    5740:	00000057 	andeq	r0, r0, r7, asr r0
    5744:	02c60a1e 	sbceq	r0, r6, #122880	; 0x1e000
    5748:	1d030000 	stcne	0, cr0, [r3, #-0]
    574c:	00007a02 	andeq	r7, r0, r2, lsl #20
    5750:	9c0a2000 	stcls	0, cr2, [sl], {-0}
    5754:	03000005 	movweq	r0, #5
    5758:	0057021e 	subseq	r0, r7, lr, lsl r2
    575c:	09220000 	stmdbeq	r2!, {}	; <UNPREDICTABLE>
    5760:	00544e43 	subseq	r4, r4, r3, asr #28
    5764:	7a021f03 	bvc	8d378 <__Stack_Size+0x8cf78>
    5768:	24000000 	strcs	r0, [r0], #-0
    576c:	0005a60a 	andeq	sl, r5, sl, lsl #12
    5770:	02200300 	eoreq	r0, r0, #0, 6
    5774:	00000057 	andeq	r0, r0, r7, asr r0
    5778:	53500926 	cmppl	r0, #622592	; 0x98000
    577c:	21030043 	tstcs	r3, r3, asr #32
    5780:	00007a02 	andeq	r7, r0, r2, lsl #20
    5784:	1d0a2800 	stcne	8, cr2, [sl, #-0]
    5788:	03000007 	movweq	r0, #7
    578c:	00570222 	subseq	r0, r7, r2, lsr #4
    5790:	092a0000 	stmdbeq	sl!, {}	; <UNPREDICTABLE>
    5794:	00525241 	subseq	r5, r2, r1, asr #4
    5798:	7a022303 	bvc	8e3ac <__Stack_Size+0x8dfac>
    579c:	2c000000 	stccs	0, cr0, [r0], {-0}
    57a0:	0007280a 	andeq	r2, r7, sl, lsl #16
    57a4:	02240300 	eoreq	r0, r4, #0, 6
    57a8:	00000057 	andeq	r0, r0, r7, asr r0
    57ac:	4352092e 	cmpmi	r2, #753664	; 0xb8000
    57b0:	25030052 	strcs	r0, [r3, #-82]	; 0x52
    57b4:	00007a02 	andeq	r7, r0, r2, lsl #20
    57b8:	330a3000 	movwcc	r3, #40960	; 0xa000
    57bc:	03000007 	movweq	r0, #7
    57c0:	00570226 	subseq	r0, r7, r6, lsr #4
    57c4:	0a320000 	beq	c857cc <__Stack_Size+0xc853cc>
    57c8:	000001c9 	andeq	r0, r0, r9, asr #3
    57cc:	7a022703 	bvc	8f3e0 <__Stack_Size+0x8efe0>
    57d0:	34000000 	strcc	r0, [r0], #-0
    57d4:	00073e0a 	andeq	r3, r7, sl, lsl #28
    57d8:	02280300 	eoreq	r0, r8, #0, 6
    57dc:	00000057 	andeq	r0, r0, r7, asr r0
    57e0:	01ce0a36 	biceq	r0, lr, r6, lsr sl
    57e4:	29030000 	stmdbcs	r3, {}	; <UNPREDICTABLE>
    57e8:	00007a02 	andeq	r7, r0, r2, lsl #20
    57ec:	490a3800 	stmdbmi	sl, {fp, ip, sp}
    57f0:	03000007 	movweq	r0, #7
    57f4:	0057022a 	subseq	r0, r7, sl, lsr #4
    57f8:	0a3a0000 	beq	e85800 <__Stack_Size+0xe85400>
    57fc:	000001d3 	ldrdeq	r0, [r0], -r3
    5800:	7a022b03 	bvc	90414 <__Stack_Size+0x90014>
    5804:	3c000000 	stccc	0, cr0, [r0], {-0}
    5808:	0007540a 	andeq	r5, r7, sl, lsl #8
    580c:	022c0300 	eoreq	r0, ip, #0, 6
    5810:	00000057 	andeq	r0, r0, r7, asr r0
    5814:	01d80a3e 	bicseq	r0, r8, lr, lsr sl
    5818:	2d030000 	stccs	0, cr0, [r3, #-0]
    581c:	00007a02 	andeq	r7, r0, r2, lsl #20
    5820:	5f0a4000 	svcpl	0x000a4000
    5824:	03000007 	movweq	r0, #7
    5828:	0057022e 	subseq	r0, r7, lr, lsr #4
    582c:	0a420000 	beq	1085834 <__Stack_Size+0x1085434>
    5830:	00000188 	andeq	r0, r0, r8, lsl #3
    5834:	7a022f03 	bvc	91448 <__Stack_Size+0x91048>
    5838:	44000000 	strmi	r0, [r0], #-0
    583c:	00076a0a 	andeq	r6, r7, sl, lsl #20
    5840:	02300300 	eorseq	r0, r0, #0, 6
    5844:	00000057 	andeq	r0, r0, r7, asr r0
    5848:	43440946 	movtmi	r0, #18758	; 0x4946
    584c:	31030052 	qaddcc	r0, r2, r3
    5850:	00007a02 	andeq	r7, r0, r2, lsl #20
    5854:	750a4800 	strvc	r4, [sl, #-2048]	; 0x800
    5858:	03000007 	movweq	r0, #7
    585c:	00570232 	subseq	r0, r7, r2, lsr r2
    5860:	0a4a0000 	beq	1285868 <__Stack_Size+0x1285468>
    5864:	000005ca 	andeq	r0, r0, sl, asr #11
    5868:	7a023303 	bvc	9247c <__Stack_Size+0x9207c>
    586c:	4c000000 	stcmi	0, cr0, [r0], {-0}
    5870:	0007800a 	andeq	r8, r7, sl
    5874:	02340300 	eorseq	r0, r4, #0, 6
    5878:	00000057 	andeq	r0, r0, r7, asr r0
    587c:	6f0b004e 	svcvs	0x000b004e
    5880:	03000001 	movweq	r0, #1
    5884:	00a10235 	adceq	r0, r1, r5, lsr r2
    5888:	010c0000 	mrseq	r0, (UNDEF: 12)
    588c:	036f3401 	cmneq	pc, #16777216	; 0x1000000
    5890:	4b0d0000 	blmi	345898 <__Stack_Size+0x345498>
    5894:	0100001d 	tsteq	r0, sp, lsl r0
    5898:	001eb50d 	andseq	fp, lr, sp, lsl #10
    589c:	730e0200 	movwvc	r0, #57856	; 0xe200
    58a0:	03003069 	movweq	r3, #105	; 0x69
    58a4:	316f640e 	cmncc	pc, lr, lsl #8
    58a8:	ba0d0400 	blt	3468b0 <__Stack_Size+0x3464b0>
    58ac:	0500001e 	streq	r0, [r0, #-30]
    58b0:	31656c0e 	cmncc	r5, lr, lsl #24
    58b4:	cc0d0600 	stcgt	6, cr0, [sp], {-0}
    58b8:	0700001d 	smladeq	r0, sp, r0, r0
    58bc:	31696d0e 	cmncc	r9, lr, lsl #26
    58c0:	660e0800 	strvs	r0, [lr], -r0, lsl #16
    58c4:	09003161 	stmdbeq	r0, {r0, r5, r6, r8, ip, sp}
    58c8:	001da30d 	andseq	sl, sp, sp, lsl #6
    58cc:	0c0d0a00 	stceq	10, cr0, [sp], {-0}
    58d0:	0b000020 	bleq	5958 <__Stack_Size+0x5558>
    58d4:	001ff10d 	andseq	pc, pc, sp, lsl #2
    58d8:	6c0e0c00 	stcvs	12, cr0, [lr], {-0}
    58dc:	0d003161 	stfeqs	f3, [r0, #-388]	; 0xfffffe7c
    58e0:	001f100d 	andseq	r1, pc, sp
    58e4:	730e0e00 	movwvc	r0, #60928	; 0xee00
    58e8:	0f003169 	svceq	0x00003169
    58ec:	326f640e 	rsbcc	r6, pc, #234881024	; 0xe000000
    58f0:	150d1000 	strne	r1, [sp, #-0]
    58f4:	1100001f 	tstne	r0, pc, lsl r0
    58f8:	32656c0e 	rsbcc	r6, r5, #3584	; 0xe00
    58fc:	f20d1200 	vhsub.s8	d1, d13, d0
    5900:	1300001d 	movwne	r0, #29
    5904:	32696d0e 	rsbcc	r6, r9, #896	; 0x380
    5908:	660e1400 	strvs	r1, [lr], -r0, lsl #8
    590c:	15003261 	strne	r3, [r0, #-609]	; 0x261
    5910:	001ded0d 	andseq	lr, sp, sp, lsl #26
    5914:	110d1600 	tstne	sp, r0, lsl #12
    5918:	17000020 	strne	r0, [r0, -r0, lsr #32]
    591c:	001d510d 	andseq	r5, sp, sp, lsl #2
    5920:	6c0e1800 	stcvs	8, cr1, [lr], {-0}
    5924:	19003261 	stmdbne	r0, {r0, r5, r6, r9, ip, sp}
    5928:	001d6c0d 	andseq	r6, sp, sp, lsl #24
    592c:	420d1a00 	andmi	r1, sp, #0, 20
    5930:	1b00001f 	blne	59b4 <__Stack_Size+0x55b4>
    5934:	001f470d 	andseq	r4, pc, sp, lsl #14
    5938:	0f001c00 	svceq	0x00001c00
    593c:	00001fa7 	andeq	r1, r0, r7, lsr #31
    5940:	01024d01 	tsteq	r2, r1, lsl #26
    5944:	00000389 	andeq	r0, r0, r9, lsl #7
    5948:	001df710 	andseq	pc, sp, r0, lsl r7	; <UNPREDICTABLE>
    594c:	024d0100 	subeq	r0, sp, #0, 2
    5950:	00000069 	andeq	r0, r0, r9, rrx
    5954:	09ac1100 	stmibeq	ip!, {r8, ip}
    5958:	ac010000 	stcge	0, cr0, [r1], {-0}
    595c:	001dc801 	andseq	ip, sp, r1, lsl #16
    5960:	00000c08 	andeq	r0, r0, r8, lsl #24
    5964:	ae9c0100 	fmlgee	f0, f4, f0
    5968:	12000003 	andne	r0, r0, #3
    596c:	0000352f 	andeq	r3, r0, pc, lsr #10
    5970:	6901ac01 	stmdbvs	r1, {r0, sl, fp, sp, pc}
    5974:	01000000 	mrseq	r0, (UNDEF: 0)
    5978:	a1130050 	tstge	r3, r0, asr r0
    597c:	0100001e 	tsteq	r0, lr, lsl r0
    5980:	006901b1 	strhteq	r0, [r9], #-17	; 0xffffffef
    5984:	1dd40000 	ldclne	0, cr0, [r4]
    5988:	000c0800 	andeq	r0, ip, r0, lsl #16
    598c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5990:	00092911 	andeq	r2, r9, r1, lsl r9
    5994:	01b60100 			; <UNDEFINED> instruction: 0x01b60100
    5998:	08001de0 	stmdaeq	r0, {r5, r6, r7, r8, sl, fp, ip}
    599c:	0000000c 	andeq	r0, r0, ip
    59a0:	03e99c01 	mvneq	r9, #256	; 0x100
    59a4:	99120000 	ldmdbls	r2, {}	; <UNPREDICTABLE>
    59a8:	0100000a 	tsteq	r0, sl
    59ac:	006901b6 	strhteq	r0, [r9], #-22	; 0xffffffea
    59b0:	50010000 	andpl	r0, r1, r0
    59b4:	1d3d1300 	ldcne	3, cr1, [sp, #-0]
    59b8:	bb010000 	bllt	459c0 <__Stack_Size+0x455c0>
    59bc:	00006901 	andeq	r6, r0, r1, lsl #18
    59c0:	001dec00 	andseq	lr, sp, r0, lsl #24
    59c4:	00000c08 	andeq	r0, r0, r8, lsl #24
    59c8:	139c0100 	orrsne	r0, ip, #0, 2
    59cc:	0000091a 	andeq	r0, r0, sl, lsl r9
    59d0:	6901c001 	stmdbvs	r1, {r0, lr, pc}
    59d4:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    59d8:	1808001d 	stmdane	r8, {r0, r2, r3, r4}
    59dc:	01000000 	mrseq	r0, (UNDEF: 0)
    59e0:	1e4b119c 	mcrne	1, 2, r1, cr11, cr12, {4}
    59e4:	3d010000 	stccc	0, cr0, [r1, #-0]
    59e8:	001e1002 	andseq	r1, lr, r2
    59ec:	00002c08 	andeq	r2, r0, r8, lsl #24
    59f0:	4c9c0100 	ldfmis	f0, [ip], {0}
    59f4:	14000004 	strne	r0, [r0], #-4
    59f8:	00001d8e 	andeq	r1, r0, lr, lsl #27
    59fc:	57023d01 	strpl	r3, [r2, -r1, lsl #26]
    5a00:	16000000 	strne	r0, [r0], -r0
    5a04:	1400000d 	strne	r0, [r0], #-13
    5a08:	00001de4 	andeq	r1, r0, r4, ror #27
    5a0c:	57023d01 	strpl	r3, [r2, -r1, lsl #26]
    5a10:	34000000 	strcc	r0, [r0], #-0
    5a14:	0000000d 	andeq	r0, r0, sp
    5a18:	00036f15 	andeq	r6, r3, r5, lsl pc
    5a1c:	001e3c00 	andseq	r3, lr, r0, lsl #24
    5a20:	00001808 	andeq	r1, r0, r8, lsl #16
    5a24:	7a9c0100 	bvc	fe705e2c <SCS_BASE+0x1e6f7e2c>
    5a28:	16000004 	strne	r0, [r0], -r4
    5a2c:	0000037c 	andeq	r0, r0, ip, ror r3
    5a30:	42175001 	andsmi	r5, r7, #1
    5a34:	1208001e 	andne	r0, r8, #30
    5a38:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    5a3c:	0000037c 	andeq	r0, r0, ip, ror r3
    5a40:	00000d60 	andeq	r0, r0, r0, ror #26
    5a44:	64110000 	ldrvs	r0, [r1], #-0
    5a48:	01000009 	tsteq	r0, r9
    5a4c:	1e5401c5 	rdfnedm	f0, f4, f5
    5a50:	00180800 	andseq	r0, r8, r0, lsl #16
    5a54:	9c010000 	stcls	0, cr0, [r1], {-0}
    5a58:	000004a3 	andeq	r0, r0, r3, lsr #9
    5a5c:	001e6219 	andseq	r6, lr, r9, lsl r2
    5a60:	00036f08 	andeq	r6, r3, r8, lsl #30
    5a64:	1e661900 	cdpne	9, 6, cr1, cr6, cr0, {0}
    5a68:	04150800 	ldreq	r0, [r5], #-2048	; 0x800
    5a6c:	11000000 	mrsne	r0, (UNDEF: 0)
    5a70:	00001f9d 	muleq	r0, sp, pc	; <UNPREDICTABLE>
    5a74:	6c025a01 	stcvs	10, cr5, [r2], {1}
    5a78:	2008001e 	andcs	r0, r8, lr, lsl r0
    5a7c:	01000000 	mrseq	r0, (UNDEF: 0)
    5a80:	0004f79c 	muleq	r4, ip, r7
    5a84:	1dc31400 	cfstrdne	mvd1, [r3]
    5a88:	5a010000 	bpl	45a90 <__Stack_Size+0x45690>
    5a8c:	00005702 	andeq	r5, r0, r2, lsl #14
    5a90:	000d7300 	andeq	r7, sp, r0, lsl #6
    5a94:	1e7a1a00 	vaddne.f32	s3, s20, s0
    5a98:	09b70800 	ldmibeq	r7!, {fp}
    5a9c:	04e30000 	strbteq	r0, [r3], #0
    5aa0:	011b0000 	tsteq	fp, r0
    5aa4:	00740251 	rsbseq	r0, r4, r1, asr r2
    5aa8:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    5aac:	1c000075 	stcne	0, cr0, [r0], {117}	; 0x75
    5ab0:	08001e86 	stmdaeq	r0, {r1, r2, r7, r9, sl, fp, ip}
    5ab4:	000009d4 	ldrdeq	r0, [r0], -r4
    5ab8:	0550011b 	ldrbeq	r0, [r0, #-283]	; 0x11b
    5abc:	0008000c 	andeq	r0, r8, ip
    5ac0:	11000040 	tstne	r0, r0, asr #32
    5ac4:	0000088d 	andeq	r0, r0, sp, lsl #17
    5ac8:	8c01d101 	stfhid	f5, [r1], {1}
    5acc:	1008001e 	andne	r0, r8, lr, lsl r0
    5ad0:	01000000 	mrseq	r0, (UNDEF: 0)
    5ad4:	00051d9c 	muleq	r5, ip, sp
    5ad8:	1e981c00 	cdpne	12, 9, cr1, cr8, cr0, {0}
    5adc:	04a30800 	strteq	r0, [r3], #2048	; 0x800
    5ae0:	011b0000 	tsteq	fp, r0
    5ae4:	00300150 	eorseq	r0, r0, r0, asr r1
    5ae8:	05261100 	streq	r1, [r6, #-256]!	; 0x100
    5aec:	d7010000 	strle	r0, [r1, -r0]
    5af0:	001e9c01 	andseq	r9, lr, r1, lsl #24
    5af4:	00010408 	andeq	r0, r1, r8, lsl #8
    5af8:	469c0100 	ldrmi	r0, [ip], r0, lsl #2
    5afc:	1d000005 	stcne	0, cr0, [r0, #-20]	; 0xffffffec
    5b00:	08001f5a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9, sl, fp, ip}
    5b04:	000004a3 	andeq	r0, r0, r3, lsr #9
    5b08:	001f9019 	andseq	r9, pc, r9, lsl r0	; <UNPREDICTABLE>
    5b0c:	0004a308 	andeq	sl, r4, r8, lsl #6
    5b10:	57060000 	strpl	r0, [r6, -r0]
    5b14:	56000000 	strpl	r0, [r0], -r0
    5b18:	07000005 	streq	r0, [r0, -r5]
    5b1c:	0000009a 	muleq	r0, sl, r0
    5b20:	cd1e0033 	ldcgt	0, cr0, [lr, #-204]	; 0xffffff34
    5b24:	0100001f 	tsteq	r0, pc, lsl r0
    5b28:	00056710 	andeq	r6, r5, r0, lsl r7
    5b2c:	3c030500 	cfstr32cc	mvfx0, [r3], {-0}
    5b30:	1f080048 	svcne	0x00080048
    5b34:	00000546 	andeq	r0, r0, r6, asr #10
    5b38:	00005706 	andeq	r5, r0, r6, lsl #14
    5b3c:	00057c00 	andeq	r7, r5, r0, lsl #24
    5b40:	009a0700 	addseq	r0, sl, r0, lsl #14
    5b44:	001c0000 	andseq	r0, ip, r0
    5b48:	001fd91e 	andseq	sp, pc, lr, lsl r9	; <UNPREDICTABLE>
    5b4c:	8d200100 	stfhis	f0, [r0, #-0]
    5b50:	05000005 	streq	r0, [r0, #-5]
    5b54:	0048a403 	subeq	sl, r8, r3, lsl #8
    5b58:	056c1f08 	strbeq	r1, [ip, #-3848]!	; 0xf08
    5b5c:	57060000 	strpl	r0, [r6, -r0]
    5b60:	a2000000 	andge	r0, r0, #0
    5b64:	07000005 	streq	r0, [r0, -r5]
    5b68:	0000009a 	muleq	r0, sl, r0
    5b6c:	b11e0009 	tstlt	lr, r9
    5b70:	0100001f 	tsteq	r0, pc, lsl r0
    5b74:	0005b342 	andeq	fp, r5, r2, asr #6
    5b78:	a8030500 	stmdage	r3, {r8, sl}
    5b7c:	1f08004a 	svcne	0x0008004a
    5b80:	00000592 	muleq	r0, r2, r5
    5b84:	001fb81e 	andseq	fp, pc, lr, lsl r8	; <UNPREDICTABLE>
    5b88:	c9500100 	ldmdbgt	r0, {r8}^
    5b8c:	05000005 	streq	r0, [r0, #-5]
    5b90:	004a9403 	subeq	r9, sl, r3, lsl #8
    5b94:	05921f08 	ldreq	r1, [r2, #3848]	; 0xf08
    5b98:	57060000 	strpl	r0, [r6, -r0]
    5b9c:	de000000 	cdple	0, 0, cr0, cr0, cr0, {0}
    5ba0:	07000005 	streq	r0, [r0, -r5]
    5ba4:	0000009a 	muleq	r0, sl, r0
    5ba8:	bf1e0013 	svclt	0x001e0013
    5bac:	0100001f 	tsteq	r0, pc, lsl r0
    5bb0:	0005ef5e 	andeq	lr, r5, lr, asr pc
    5bb4:	6c030500 	cfstr32vs	mvfx0, [r3], {-0}
    5bb8:	1f08004a 	svcne	0x0008004a
    5bbc:	000005ce 	andeq	r0, r0, lr, asr #11
    5bc0:	00005706 	andeq	r5, r0, r6, lsl #14
    5bc4:	00060400 	andeq	r0, r6, r0, lsl #8
    5bc8:	009a0700 	addseq	r0, sl, r0, lsl #14
    5bcc:	000d0000 	andeq	r0, sp, r0
    5bd0:	001fc61e 	andseq	ip, pc, lr, lsl r6	; <UNPREDICTABLE>
    5bd4:	157a0100 	ldrbne	r0, [sl, #-256]!	; 0x100
    5bd8:	05000006 	streq	r0, [r0, #-6]
    5bdc:	004a5003 	subeq	r5, sl, r3
    5be0:	05f41f08 	ldrbeq	r1, [r4, #3848]!	; 0xf08
    5be4:	57060000 	strpl	r0, [r6, -r0]
    5be8:	2a000000 	bcs	5bf0 <__Stack_Size+0x57f0>
    5bec:	07000006 	streq	r0, [r0, -r6]
    5bf0:	0000009a 	muleq	r0, sl, r0
    5bf4:	5e1e0008 	cdppl	0, 1, cr0, cr14, cr8, {0}
    5bf8:	0100001f 	tsteq	r0, pc, lsl r0
    5bfc:	00063b8b 	andeq	r3, r6, fp, lsl #23
    5c00:	3e030500 	cfsh32cc	mvfx0, mvfx3, #0
    5c04:	1f08004a 	svcne	0x0008004a
    5c08:	0000061a 	andeq	r0, r0, sl, lsl r6
    5c0c:	00005706 	andeq	r5, r0, r6, lsl #14
    5c10:	00065000 	andeq	r5, r6, r0
    5c14:	009a0700 	addseq	r0, sl, r0, lsl #14
    5c18:	00070000 	andeq	r0, r7, r0
    5c1c:	001f651e 	andseq	r6, pc, lr, lsl r5	; <UNPREDICTABLE>
    5c20:	61980100 	orrsvs	r0, r8, r0, lsl #2
    5c24:	05000006 	streq	r0, [r0, #-6]
    5c28:	004a2e03 	subeq	r2, sl, r3, lsl #28
    5c2c:	06401f08 	strbeq	r1, [r0], -r8, lsl #30
    5c30:	6c1e0000 	ldcvs	0, cr0, [lr], {-0}
    5c34:	0100001f 	tsteq	r0, pc, lsl r0
    5c38:	000677a3 	andeq	r7, r6, r3, lsr #15
    5c3c:	1c030500 	cfstr32ne	mvfx0, [r3], {-0}
    5c40:	1f08004a 	svcne	0x0008004a
    5c44:	0000061a 	andeq	r0, r0, sl, lsl r6
    5c48:	00005706 	andeq	r5, r0, r6, lsl #14
    5c4c:	00068c00 	andeq	r8, r6, r0, lsl #24
    5c50:	009a0700 	addseq	r0, sl, r0, lsl #14
    5c54:	00050000 	andeq	r0, r5, r0
    5c58:	001f731e 	andseq	r7, pc, lr, lsl r3	; <UNPREDICTABLE>
    5c5c:	9daf0100 	stflss	f0, [pc]	; 5c64 <__Stack_Size+0x5864>
    5c60:	05000006 	streq	r0, [r0, #-6]
    5c64:	004a1003 	subeq	r1, sl, r3
    5c68:	067c1f08 	ldrbteq	r1, [ip], -r8, lsl #30
    5c6c:	7a1e0000 	bvc	785c74 <__Stack_Size+0x785874>
    5c70:	0100001f 	tsteq	r0, pc, lsl r0
    5c74:	0006b3b8 			; <UNDEFINED> instruction: 0x0006b3b8
    5c78:	04030500 	streq	r0, [r3], #-1280	; 0x500
    5c7c:	1f08004a 	svcne	0x0008004a
    5c80:	0000067c 	andeq	r0, r0, ip, ror r6
    5c84:	001f811e 	andseq	r8, pc, lr, lsl r1	; <UNPREDICTABLE>
    5c88:	c9c10100 	stmibgt	r1, {r8}^
    5c8c:	05000006 	streq	r0, [r0, #-6]
    5c90:	0049f403 	subeq	pc, r9, r3, lsl #8
    5c94:	06401f08 	strbeq	r1, [r0], -r8, lsl #30
    5c98:	881e0000 	ldmdahi	lr, {}	; <UNPREDICTABLE>
    5c9c:	0100001f 	tsteq	r0, pc, lsl r0
    5ca0:	0006dfcc 	andeq	sp, r6, ip, asr #31
    5ca4:	ea030500 	b	c70ac <__Stack_Size+0xc6cac>
    5ca8:	1f080049 	svcne	0x00080049
    5cac:	0000008a 	andeq	r0, r0, sl, lsl #1
    5cb0:	001f8f1e 	andseq	r8, pc, lr, lsl pc	; <UNPREDICTABLE>
    5cb4:	f5d40100 			; <UNDEFINED> instruction: 0xf5d40100
    5cb8:	05000006 	streq	r0, [r0, #-6]
    5cbc:	0049de03 	subeq	sp, r9, r3, lsl #28
    5cc0:	067c1f08 	ldrbteq	r1, [ip], -r8, lsl #30
    5cc4:	961e0000 	ldrls	r0, [lr], -r0
    5cc8:	0100001f 	tsteq	r0, pc, lsl r0
    5ccc:	00070bdd 	ldrdeq	r0, [r7], -sp
    5cd0:	ce030500 	cfsh32gt	mvfx0, mvfx3, #0
    5cd4:	1f080049 	svcne	0x00080049
    5cd8:	00000640 	andeq	r0, r0, r0, asr #12
    5cdc:	001e791e 	andseq	r7, lr, lr, lsl r9
    5ce0:	21e80100 	mvncs	r0, r0, lsl #2
    5ce4:	05000007 	streq	r0, [r0, #-7]
    5ce8:	0049c403 	subeq	ip, r9, r3, lsl #8
    5cec:	008a1f08 	addeq	r1, sl, r8, lsl #30
    5cf0:	811e0000 	tsthi	lr, r0
    5cf4:	0100001e 	tsteq	r0, lr, lsl r0
    5cf8:	000737f0 	strdeq	r3, [r7], -r0
    5cfc:	b8030500 	stmdalt	r3, {r8, sl}
    5d00:	1f080049 	svcne	0x00080049
    5d04:	0000067c 	andeq	r0, r0, ip, ror r6
    5d08:	001e891e 	andseq	r8, lr, lr, lsl r9
    5d0c:	4df90100 	ldfmie	f0, [r9]
    5d10:	05000007 	streq	r0, [r0, #-7]
    5d14:	0049a603 	subeq	sl, r9, r3, lsl #12
    5d18:	061a1f08 	ldreq	r1, [sl], -r8, lsl #30
    5d1c:	91200000 			; <UNDEFINED> instruction: 0x91200000
    5d20:	0100001e 	tsteq	r0, lr, lsl r0
    5d24:	07640105 	strbeq	r0, [r4, -r5, lsl #2]!
    5d28:	03050000 	movweq	r0, #20480	; 0x5000
    5d2c:	08004992 	stmdaeq	r0, {r1, r4, r7, r8, fp, lr}
    5d30:	0005921f 	andeq	r9, r5, pc, lsl r2
    5d34:	1e992000 	cdpne	0, 9, cr2, cr9, cr0, {0}
    5d38:	12010000 	andne	r0, r1, #0
    5d3c:	00077b01 	andeq	r7, r7, r1, lsl #22
    5d40:	80030500 	andhi	r0, r3, r0, lsl #10
    5d44:	1f080049 	svcne	0x00080049
    5d48:	0000061a 	andeq	r0, r0, sl, lsl r6
    5d4c:	001ee020 	andseq	lr, lr, r0, lsr #32
    5d50:	011f0100 	tsteq	pc, r0, lsl #2
    5d54:	00000792 	muleq	r0, r2, r7
    5d58:	49760305 	ldmdbmi	r6!, {r0, r2, r8, r9}^
    5d5c:	8a1f0800 	bhi	7c7d64 <__Stack_Size+0x7c7964>
    5d60:	20000000 	andcs	r0, r0, r0
    5d64:	00001ee8 	andeq	r1, r0, r8, ror #29
    5d68:	a9012701 	stmdbge	r1, {r0, r8, r9, sl, sp}
    5d6c:	05000007 	streq	r0, [r0, #-7]
    5d70:	00496603 	subeq	r6, r9, r3, lsl #12
    5d74:	06401f08 	strbeq	r1, [r0], -r8, lsl #30
    5d78:	f0200000 			; <UNDEFINED> instruction: 0xf0200000
    5d7c:	0100001e 	tsteq	r0, lr, lsl r0
    5d80:	07c00132 			; <UNDEFINED> instruction: 0x07c00132
    5d84:	03050000 	movweq	r0, #20480	; 0x5000
    5d88:	0800493e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, fp, lr}
    5d8c:	0005ce1f 	andeq	ip, r5, pc, lsl lr
    5d90:	1ef82000 	cdpne	0, 15, cr2, cr8, cr0, {0}
    5d94:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    5d98:	0007d701 	andeq	sp, r7, r1, lsl #14
    5d9c:	32030500 	andcc	r0, r3, #0, 10
    5da0:	1f080049 	svcne	0x00080049
    5da4:	0000067c 	andeq	r0, r0, ip, ror r6
    5da8:	001f0020 	andseq	r0, pc, r0, lsr #32
    5dac:	01520100 	cmpeq	r2, r0, lsl #2
    5db0:	000007ee 	andeq	r0, r0, lr, ror #15
    5db4:	491e0305 	ldmdbmi	lr, {r0, r2, r8, r9}
    5db8:	921f0800 	andsls	r0, pc, #0, 16
    5dbc:	06000005 	streq	r0, [r0], -r5
    5dc0:	00000057 	andeq	r0, r0, r7, asr r0
    5dc4:	00000803 	andeq	r0, r0, r3, lsl #16
    5dc8:	00009a07 	andeq	r9, r0, r7, lsl #20
    5dcc:	20000600 	andcs	r0, r0, r0, lsl #12
    5dd0:	00001f08 	andeq	r1, r0, r8, lsl #30
    5dd4:	15015f01 	strne	r5, [r1, #-3841]	; 0xf01
    5dd8:	05000008 	streq	r0, [r0, #-8]
    5ddc:	00491003 	subeq	r1, r9, r3
    5de0:	07f31f08 	ldrbeq	r1, [r3, r8, lsl #30]!
    5de4:	25200000 	strcs	r0, [r0, #-0]!
    5de8:	0100001f 	tsteq	r0, pc, lsl r0
    5dec:	082c016a 	stmdaeq	ip!, {r1, r3, r5, r6, r8}
    5df0:	03050000 	movweq	r0, #20480	; 0x5000
    5df4:	08004900 	stmdaeq	r0, {r8, fp, lr}
    5df8:	0006401f 	andeq	r4, r6, pc, lsl r0
    5dfc:	00570600 	subseq	r0, r7, r0, lsl #12
    5e00:	08410000 	stmdaeq	r1, {}^	; <UNPREDICTABLE>
    5e04:	9a070000 	bls	1c5e0c <__Stack_Size+0x1c5a0c>
    5e08:	10000000 	andne	r0, r0, r0
    5e0c:	1f2d2000 	svcne	0x002d2000
    5e10:	75010000 	strvc	r0, [r1, #-0]
    5e14:	00085301 	andeq	r5, r8, r1, lsl #6
    5e18:	de030500 	cfsh32le	mvfx0, mvfx3, #0
    5e1c:	1f080048 	svcne	0x00080048
    5e20:	00000831 	andeq	r0, r0, r1, lsr r8
    5e24:	00086806 	andeq	r6, r8, r6, lsl #16
    5e28:	00086800 	andeq	r6, r8, r0, lsl #16
    5e2c:	009a0700 	addseq	r0, sl, r0, lsl #14
    5e30:	00190000 	andseq	r0, r9, r0
    5e34:	086e0421 	stmdaeq	lr!, {r0, r5, sl}^
    5e38:	571f0000 	ldrpl	r0, [pc, -r0]
    5e3c:	20000000 	andcs	r0, r0, r0
    5e40:	00001d72 	andeq	r1, r0, r2, ror sp
    5e44:	58018a01 	stmdapl	r1, {r0, r9, fp, pc}
    5e48:	05000008 	streq	r0, [r0, #-8]
    5e4c:	00028403 	andeq	r8, r2, r3, lsl #8
    5e50:	1d7d2020 	ldclne	0, cr2, [sp, #-128]!	; 0xffffff80
    5e54:	93010000 	movwls	r0, #4096	; 0x1000
    5e58:	00005701 	andeq	r5, r0, r1, lsl #14
    5e5c:	ca030500 	bgt	c7264 <__Stack_Size+0xc6e64>
    5e60:	20200013 	eorcs	r0, r0, r3, lsl r0
    5e64:	00001d57 	andeq	r1, r0, r7, asr sp
    5e68:	57019501 	strpl	r9, [r1, -r1, lsl #10]
    5e6c:	05000000 	streq	r0, [r0, #-0]
    5e70:	0002ec03 	andeq	lr, r2, r3, lsl #24
    5e74:	1e022020 	cdpne	0, 0, cr2, cr2, cr0, {1}
    5e78:	96010000 	strls	r0, [r1], -r0
    5e7c:	00005701 	andeq	r5, r0, r1, lsl #14
    5e80:	ce030500 	cfsh32gt	mvfx0, mvfx3, #0
    5e84:	20200013 	eorcs	r0, r0, r3, lsl r0
    5e88:	00001ed0 	ldrdeq	r1, [r0], -r0
    5e8c:	57019701 	strpl	r9, [r1, -r1, lsl #14]
    5e90:	05000000 	streq	r0, [r0, #-0]
    5e94:	0013cc03 	andseq	ip, r3, r3, lsl #24
    5e98:	1f1a2020 	svcne	0x001a2020
    5e9c:	98010000 	stmdals	r1, {}	; <UNPREDICTABLE>
    5ea0:	00005701 	andeq	r5, r0, r1, lsl #14
    5ea4:	c2030500 	andgt	r0, r3, #0, 10
    5ea8:	20200013 	eorcs	r0, r0, r3, lsl r0
    5eac:	00001e22 	andeq	r1, r0, r2, lsr #28
    5eb0:	57019901 	strpl	r9, [r1, -r1, lsl #18]
    5eb4:	05000000 	streq	r0, [r0, #-0]
    5eb8:	0013d003 	andseq	sp, r3, r3
    5ebc:	1e662020 	cdpne	0, 6, cr2, cr6, cr0, {1}
    5ec0:	9a010000 	bls	45ec8 <__Stack_Size+0x45ac8>
    5ec4:	00005701 	andeq	r5, r0, r1, lsl #14
    5ec8:	d4030500 	strle	r0, [r3], #-1280	; 0x500
    5ecc:	20200013 	eorcs	r0, r0, r3, lsl r0
    5ed0:	00001ebf 			; <UNDEFINED> instruction: 0x00001ebf
    5ed4:	57019b01 	strpl	r9, [r1, -r1, lsl #22]
    5ed8:	05000000 	streq	r0, [r0, #-0]
    5edc:	0013d203 	andseq	sp, r3, r3, lsl #4
    5ee0:	1da82020 	stcne	0, cr2, [r8, #128]!	; 0x80
    5ee4:	9d010000 	stcls	0, cr0, [r1, #-0]
    5ee8:	00005701 	andeq	r5, r0, r1, lsl #14
    5eec:	d6030500 	strle	r0, [r3], -r0, lsl #10
    5ef0:	20200013 	eorcs	r0, r0, r3, lsl r0
    5ef4:	00001e11 	andeq	r1, r0, r1, lsl lr
    5ef8:	57019e01 	strpl	r9, [r1, -r1, lsl #28]
    5efc:	05000000 	streq	r0, [r0, #-0]
    5f00:	0013dc03 	andseq	sp, r3, r3, lsl #24
    5f04:	1d942020 	ldcne	0, cr2, [r4, #128]	; 0x80
    5f08:	9f010000 	svcls	0x00010000
    5f0c:	00002c01 	andeq	r2, r0, r1, lsl #24
    5f10:	d8030500 	stmdale	r3, {r8, sl}
    5f14:	20200013 	eorcs	r0, r0, r3, lsl r0
    5f18:	00001e36 	andeq	r1, r0, r6, lsr lr
    5f1c:	5701a101 	strpl	sl, [r1, -r1, lsl #2]
    5f20:	05000000 	streq	r0, [r0, #-0]
    5f24:	0013da03 	andseq	sp, r3, r3, lsl #20
    5f28:	1db72020 	ldcne	0, cr2, [r7, #128]!	; 0x80
    5f2c:	a3010000 	movwge	r0, #4096	; 0x1000
    5f30:	00005701 	andeq	r5, r0, r1, lsl #14
    5f34:	c4030500 	strgt	r0, [r3], #-1280	; 0x500
    5f38:	20200013 	eorcs	r0, r0, r3, lsl r0
    5f3c:	00001fe4 	andeq	r1, r0, r4, ror #31
    5f40:	5701a401 	strpl	sl, [r1, -r1, lsl #8]
    5f44:	05000000 	streq	r0, [r0, #-0]
    5f48:	0013c603 	andseq	ip, r3, r3, lsl #12
    5f4c:	1e562020 	cdpne	0, 5, cr2, cr6, cr0, {1}
    5f50:	a5010000 	strge	r0, [r1, #-0]
    5f54:	00005701 	andeq	r5, r0, r1, lsl #14
    5f58:	c8030500 	stmdagt	r3, {r8, sl}
    5f5c:	20200013 	eorcs	r0, r0, r3, lsl r0
    5f60:	00001dd1 	ldrdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    5f64:	6901a701 	stmdbvs	r1, {r0, r8, r9, sl, sp, pc}
    5f68:	05000000 	streq	r0, [r0, #-0]
    5f6c:	0013c003 	andseq	ip, r3, r3
    5f70:	1f352020 	svcne	0x00352020
    5f74:	a8010000 	stmdage	r1, {}	; <UNPREDICTABLE>
    5f78:	00006901 	andeq	r6, r0, r1, lsl #18
    5f7c:	c1030500 	tstgt	r3, r0, lsl #10
    5f80:	22200013 	eorcs	r0, r0, #19
    5f84:	00001f4c 	andeq	r1, r0, ip, asr #30
    5f88:	ce02eb04 	vmlagt.f64	d14, d2, d4
    5f8c:	23000009 	movwcs	r0, #9
    5f90:	000009ce 	andeq	r0, r0, lr, asr #19
    5f94:	00005723 	andeq	r5, r0, r3, lsr #14
    5f98:	04210000 	strteq	r0, [r1], #-0
    5f9c:	000002b2 			; <UNDEFINED> instruction: 0x000002b2
    5fa0:	00001324 	andeq	r1, r0, r4, lsr #6
    5fa4:	02ef0400 	rsceq	r0, pc, #0, 8
    5fa8:	0009ce23 	andeq	ip, r9, r3, lsr #28
    5fac:	00572300 	subseq	r2, r7, r0, lsl #6
    5fb0:	00000000 	andeq	r0, r0, r0
    5fb4:	00000cbb 			; <UNDEFINED> instruction: 0x00000cbb
    5fb8:	17980004 	ldrne	r0, [r8, r4]
    5fbc:	01040000 	mrseq	r0, (UNDEF: 4)
    5fc0:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
    5fc4:	0020e801 	eoreq	lr, r0, r1, lsl #16
    5fc8:	00066000 	andeq	r6, r6, r0
    5fcc:	001fa000 	andseq	sl, pc, r0
    5fd0:	0004b408 	andeq	fp, r4, r8, lsl #8
    5fd4:	0013de00 	andseq	sp, r3, r0, lsl #28
    5fd8:	33730200 	cmncc	r3, #0, 4
    5fdc:	17020032 	smladxne	r2, r2, r0, r0
    5fe0:	00000030 	andeq	r0, r0, r0, lsr r0
    5fe4:	c1050403 	tstgt	r5, r3, lsl #8
    5fe8:	02000005 	andeq	r0, r0, #5
    5fec:	00363173 	eorseq	r3, r6, r3, ror r1
    5ff0:	00421802 	subeq	r1, r2, r2, lsl #16
    5ff4:	02030000 	andeq	r0, r3, #0
    5ff8:	00059205 	andeq	r9, r5, r5, lsl #4
    5ffc:	06010300 	streq	r0, [r1], -r0, lsl #6
    6000:	000006f8 	strdeq	r0, [r0], -r8
    6004:	32337502 	eorscc	r7, r3, #8388608	; 0x800000
    6008:	5b270200 	blpl	9c6810 <__Stack_Size+0x9c6410>
    600c:	03000000 	movweq	r0, #0
    6010:	06230704 	strteq	r0, [r3], -r4, lsl #14
    6014:	75020000 	strvc	r0, [r2, #-0]
    6018:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    601c:	00006d28 	andeq	r6, r0, r8, lsr #26
    6020:	07020300 	streq	r0, [r2, -r0, lsl #6]
    6024:	000007da 	ldrdeq	r0, [r0], -sl
    6028:	00387502 	eorseq	r7, r8, r2, lsl #10
    602c:	007e2902 	rsbseq	r2, lr, r2, lsl #18
    6030:	01030000 	mrseq	r0, (UNDEF: 3)
    6034:	0006f608 	andeq	pc, r6, r8, lsl #12
    6038:	0a7a0400 	beq	1e87040 <__Stack_Size+0x1e86c40>
    603c:	2f020000 	svccs	0x00020000
    6040:	00000090 	muleq	r0, r0, r0
    6044:	00005b05 	andeq	r5, r0, r5, lsl #22
    6048:	01ae0400 			; <UNDEFINED> instruction: 0x01ae0400
    604c:	30020000 	andcc	r0, r2, r0
    6050:	000000a0 	andeq	r0, r0, r0, lsr #1
    6054:	00006d05 	andeq	r6, r0, r5, lsl #26
    6058:	75760200 	ldrbvc	r0, [r6, #-512]!	; 0x200
    605c:	31020038 	tstcc	r2, r8, lsr r0
    6060:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    6064:	00007e05 	andeq	r7, r0, r5, lsl #28
    6068:	02010600 	andeq	r0, r1, #0, 12
    606c:	0000ca37 	andeq	ip, r0, r7, lsr sl
    6070:	204f0700 	subcs	r0, pc, r0, lsl #14
    6074:	07000000 	streq	r0, [r0, -r0]
    6078:	00002199 	muleq	r0, r9, r1
    607c:	01060001 	tsteq	r6, r1
    6080:	00df3902 	sbcseq	r3, pc, r2, lsl #18
    6084:	33070000 	movwcc	r0, #28672	; 0x7000
    6088:	0000000c 	andeq	r0, r0, ip
    608c:	54455308 	strbpl	r5, [r5], #-776	; 0x308
    6090:	04000100 	streq	r0, [r0], #-256	; 0x100
    6094:	000017d1 	ldrdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    6098:	00ca3902 	sbceq	r3, sl, r2, lsl #18
    609c:	04030000 	streq	r0, [r3], #-0
    60a0:	00061a07 	andeq	r1, r6, r7, lsl #20
    60a4:	031c0900 	tsteq	ip, #0, 18
    60a8:	0156014e 	cmpeq	r6, lr, asr #2
    60ac:	430a0000 	movwmi	r0, #40960	; 0xa000
    60b0:	03004c52 	movweq	r4, #3154	; 0xc52
    60b4:	00850150 	addeq	r0, r5, r0, asr r1
    60b8:	0a000000 	beq	60c0 <__Stack_Size+0x5cc0>
    60bc:	00485243 	subeq	r5, r8, r3, asr #4
    60c0:	85015103 	strhi	r5, [r1, #-259]	; 0x103
    60c4:	04000000 	streq	r0, [r0], #-0
    60c8:	5244490a 	subpl	r4, r4, #163840	; 0x28000
    60cc:	01520300 	cmpeq	r2, r0, lsl #6
    60d0:	00000085 	andeq	r0, r0, r5, lsl #1
    60d4:	444f0a08 	strbmi	r0, [pc], #-2568	; 60dc <__Stack_Size+0x5cdc>
    60d8:	53030052 	movwpl	r0, #12370	; 0x3052
    60dc:	00008501 	andeq	r8, r0, r1, lsl #10
    60e0:	660b0c00 	strvs	r0, [fp], -r0, lsl #24
    60e4:	0300000a 	movweq	r0, #10
    60e8:	00850154 	addeq	r0, r5, r4, asr r1
    60ec:	0a100000 	beq	4060f4 <__Stack_Size+0x405cf4>
    60f0:	00525242 	subseq	r5, r2, r2, asr #4
    60f4:	85015503 	strhi	r5, [r1, #-1283]	; 0x503
    60f8:	14000000 	strne	r0, [r0], #-0
    60fc:	000a230b 	andeq	r2, sl, fp, lsl #6
    6100:	01560300 	cmpeq	r6, r0, lsl #6
    6104:	00000085 	andeq	r0, r0, r5, lsl #1
    6108:	9e0c0018 	mcrls	0, 0, r0, cr12, cr8, {0}
    610c:	0300000a 	movweq	r0, #10
    6110:	00f10157 	rscseq	r0, r1, r7, asr r1
    6114:	24090000 	strcs	r0, [r9], #-0
    6118:	5401eb03 	strpl	lr, [r1], #-2819	; 0xb03
    611c:	0a000002 	beq	612c <__Stack_Size+0x5d2c>
    6120:	00315243 	eorseq	r5, r1, r3, asr #4
    6124:	9501ed03 	strls	lr, [r1, #-3331]	; 0xd03
    6128:	00000000 	andeq	r0, r0, r0
    612c:	00054c0b 	andeq	r4, r5, fp, lsl #24
    6130:	01ee0300 	mvneq	r0, r0, lsl #6
    6134:	00000062 	andeq	r0, r0, r2, rrx
    6138:	52430a02 	subpl	r0, r3, #8192	; 0x2000
    613c:	ef030032 	svc	0x00030032
    6140:	00009501 	andeq	r9, r0, r1, lsl #10
    6144:	560b0400 	strpl	r0, [fp], -r0, lsl #8
    6148:	03000005 	movweq	r0, #5
    614c:	006201f0 	strdeq	r0, [r2], #-16	; <UNPREDICTABLE>
    6150:	0a060000 	beq	186158 <__Stack_Size+0x185d58>
    6154:	03005253 	movweq	r5, #595	; 0x253
    6158:	009501f1 			; <UNDEFINED> instruction: 0x009501f1
    615c:	0b080000 	bleq	206164 <__Stack_Size+0x205d64>
    6160:	00000560 	andeq	r0, r0, r0, ror #10
    6164:	6201f203 	andvs	pc, r1, #805306368	; 0x30000000
    6168:	0a000000 	beq	6170 <__Stack_Size+0x5d70>
    616c:	0052440a 	subseq	r4, r2, sl, lsl #8
    6170:	9501f303 	strls	pc, [r1, #-771]	; 0x303
    6174:	0c000000 	stceq	0, cr0, [r0], {-0}
    6178:	00056a0b 	andeq	r6, r5, fp, lsl #20
    617c:	01f40300 	mvnseq	r0, r0, lsl #6
    6180:	00000062 	andeq	r0, r0, r2, rrx
    6184:	18d70b0e 	ldmne	r7, {r1, r2, r3, r8, r9, fp}^
    6188:	f5030000 			; <UNDEFINED> instruction: 0xf5030000
    618c:	00009501 	andeq	r9, r0, r1, lsl #10
    6190:	740b1000 	strvc	r1, [fp], #-0
    6194:	03000005 	movweq	r0, #5
    6198:	006201f6 	strdeq	r0, [r2], #-22	; 0xffffffea	; <UNPREDICTABLE>
    619c:	0b120000 	bleq	4861a4 <__Stack_Size+0x485da4>
    61a0:	0000123a 	andeq	r1, r0, sl, lsr r2
    61a4:	9501f703 	strls	pc, [r1, #-1795]	; 0x703
    61a8:	14000000 	strne	r0, [r0], #-0
    61ac:	00057e0b 	andeq	r7, r5, fp, lsl #28
    61b0:	01f80300 	mvnseq	r0, r0, lsl #6
    61b4:	00000062 	andeq	r0, r0, r2, rrx
    61b8:	149b0b16 	ldrne	r0, [fp], #2838	; 0xb16
    61bc:	f9030000 			; <UNDEFINED> instruction: 0xf9030000
    61c0:	00009501 	andeq	r9, r0, r1, lsl #10
    61c4:	880b1800 	stmdahi	fp, {fp, ip}
    61c8:	03000005 	movweq	r0, #5
    61cc:	006201fa 	strdeq	r0, [r2], #-26	; 0xffffffe6	; <UNPREDICTABLE>
    61d0:	0b1a0000 	bleq	6861d8 <__Stack_Size+0x685dd8>
    61d4:	00001964 	andeq	r1, r0, r4, ror #18
    61d8:	9501fb03 	strls	pc, [r1, #-2819]	; 0xb03
    61dc:	1c000000 	stcne	0, cr0, [r0], {-0}
    61e0:	0008480b 	andeq	r4, r8, fp, lsl #16
    61e4:	01fc0300 	mvnseq	r0, r0, lsl #6
    61e8:	00000062 	andeq	r0, r0, r2, rrx
    61ec:	17800b1e 	usada8ne	r0, lr, fp, r0
    61f0:	fd030000 	stc2	0, cr0, [r3, #-0]
    61f4:	00009501 	andeq	r9, r0, r1, lsl #10
    61f8:	9c0b2000 	stcls	0, cr2, [fp], {-0}
    61fc:	03000005 	movweq	r0, #5
    6200:	006201fe 	strdeq	r0, [r2], #-30	; 0xffffffe2	; <UNPREDICTABLE>
    6204:	00220000 	eoreq	r0, r2, r0
    6208:	00196c0c 	andseq	r6, r9, ip, lsl #24
    620c:	01ff0300 	mvnseq	r0, r0, lsl #6
    6210:	00000162 	andeq	r0, r0, r2, ror #2
    6214:	00219e0d 	eoreq	r9, r1, sp, lsl #28
    6218:	013d0100 	teqeq	sp, r0, lsl #2
    621c:	0020c00e 	eoreq	ip, r0, lr
    6220:	a0380100 	eorsge	r0, r8, r0, lsl #2
    6224:	1808001f 	stmdane	r8, {r0, r1, r2, r3, r4}
    6228:	01000000 	mrseq	r0, (UNDEF: 0)
    622c:	00028d9c 	muleq	r2, ip, sp
    6230:	61640f00 	cmnvs	r4, r0, lsl #30
    6234:	38010074 	stmdacc	r1, {r2, r4, r5, r6}
    6238:	00000062 	andeq	r0, r0, r2, rrx
    623c:	00000d94 	muleq	r0, r4, sp
    6240:	02601000 	rsbeq	r1, r0, #0
    6244:	1fb80000 	svcne	0x00b80000
    6248:	000c0800 	andeq	r0, ip, r0, lsl #16
    624c:	9c010000 	stcls	0, cr0, [r1], {-0}
    6250:	00206c0e 	eoreq	r6, r0, lr, lsl #24
    6254:	c4420100 	strbgt	r0, [r2], #-256	; 0x100
    6258:	2008001f 	andcs	r0, r8, pc, lsl r0
    625c:	01000001 	tsteq	r0, r1
    6260:	0002c19c 	muleq	r2, ip, r1
    6264:	20551100 	subscs	r1, r5, r0, lsl #2
    6268:	44010000 	strmi	r0, [r1], #-0
    626c:	00000025 	andeq	r0, r0, r5, lsr #32
    6270:	00000db5 			; <UNDEFINED> instruction: 0x00000db5
    6274:	20ac1200 	adccs	r1, ip, r0, lsl #4
    6278:	b2010000 	andlt	r0, r1, #0
    627c:	00000062 	andeq	r0, r0, r2, rrx
    6280:	080020e4 	stmdaeq	r0, {r2, r5, r6, r7, sp}
    6284:	0000000c 	andeq	r0, r0, ip
    6288:	5a129c01 	bpl	4ad294 <__Stack_Size+0x4ace94>
    628c:	01000020 	tsteq	r0, r0, lsr #32
    6290:	000062b6 			; <UNDEFINED> instruction: 0x000062b6
    6294:	0020f000 	eoreq	pc, r0, r0
    6298:	00000c08 	andeq	r0, r0, r8, lsl #24
    629c:	129c0100 	addsne	r0, ip, #0, 2
    62a0:	00002063 	andeq	r2, r0, r3, rrx
    62a4:	0062ba01 	rsbeq	fp, r2, r1, lsl #20
    62a8:	20fc0000 	rscscs	r0, ip, r0
    62ac:	000c0800 	andeq	r0, ip, r0, lsl #16
    62b0:	9c010000 	stcls	0, cr0, [r1], {-0}
    62b4:	00207712 	eoreq	r7, r0, r2, lsl r7
    62b8:	62bf0100 	adcsvs	r0, pc, #0, 2
    62bc:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    62c0:	0c080021 	stceq	0, cr0, [r8], {33}	; 0x21
    62c4:	01000000 	mrseq	r0, (UNDEF: 0)
    62c8:	2080129c 	umullcs	r1, r0, ip, r2
    62cc:	c4010000 	strgt	r0, [r1], #-0
    62d0:	00000062 	andeq	r0, r0, r2, rrx
    62d4:	08002114 	stmdaeq	r0, {r2, r4, r8, sp}
    62d8:	0000000c 	andeq	r0, r0, ip
    62dc:	89129c01 	ldmdbhi	r2, {r0, sl, fp, ip, pc}
    62e0:	01000020 	tsteq	r0, r0, lsr #32
    62e4:	000062c8 	andeq	r6, r0, r8, asr #5
    62e8:	00212000 	eoreq	r2, r1, r0
    62ec:	00000c08 	andeq	r0, r0, r8, lsl #24
    62f0:	129c0100 	addsne	r0, ip, #0, 2
    62f4:	00002032 	andeq	r2, r0, r2, lsr r0
    62f8:	0037d001 	eorseq	sp, r7, r1
    62fc:	212c0000 			; <UNDEFINED> instruction: 0x212c0000
    6300:	000c0800 	andeq	r0, ip, r0, lsl #16
    6304:	9c010000 	stcls	0, cr0, [r1], {-0}
    6308:	00215e12 	eoreq	r5, r1, r2, lsl lr
    630c:	37d40100 	ldrbcc	r0, [r4, r0, lsl #2]
    6310:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    6314:	0c080021 	stceq	0, cr0, [r8], {33}	; 0x21
    6318:	01000000 	mrseq	r0, (UNDEF: 0)
    631c:	2151129c 			; <UNDEFINED> instruction: 0x2151129c
    6320:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
    6324:	00000037 	andeq	r0, r0, r7, lsr r0
    6328:	08002144 	stmdaeq	r0, {r2, r6, r8, sp}
    632c:	0000000c 	andeq	r0, r0, ip
    6330:	8c129c01 	ldchi	12, cr9, [r2], {1}
    6334:	01000021 	tsteq	r0, r1, lsr #32
    6338:	000037dd 	ldrdeq	r3, [r0], -sp
    633c:	00215000 	eoreq	r5, r1, r0
    6340:	00000c08 	andeq	r0, r0, r8, lsl #24
    6344:	129c0100 	addsne	r0, ip, #0, 2
    6348:	0000209f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    634c:	0037e201 	eorseq	lr, r7, r1, lsl #4
    6350:	215c0000 	cmpcs	ip, r0
    6354:	000c0800 	andeq	r0, ip, r0, lsl #16
    6358:	9c010000 	stcls	0, cr0, [r1], {-0}
    635c:	0020ce12 	eoreq	ip, r0, r2, lsl lr
    6360:	37e60100 	strbcc	r0, [r6, r0, lsl #2]!
    6364:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    6368:	0c080021 	stceq	0, cr0, [r8], {33}	; 0x21
    636c:	01000000 	mrseq	r0, (UNDEF: 0)
    6370:	15b90e9c 	ldrne	r0, [r9, #3740]!	; 0xe9c
    6374:	ec010000 	stc	0, cr0, [r1], {-0}
    6378:	08002174 	stmdaeq	r0, {r2, r4, r5, r6, r8, sp}
    637c:	00000100 	andeq	r0, r0, r0, lsl #2
    6380:	06629c01 	strbteq	r9, [r2], -r1, lsl #24
    6384:	60130000 	andsvs	r0, r3, r0
    6388:	5e000002 	cdppl	0, 0, cr0, cr0, cr2, {0}
    638c:	16080022 	strne	r0, [r8], -r2, lsr #32
    6390:	01000000 	mrseq	r0, (UNDEF: 0)
    6394:	7e140111 	mrcvc	1, 0, r0, cr4, cr1, {0}
    6398:	42080021 	andmi	r0, r8, #33	; 0x21
    639c:	fe00000c 	cdp2	0, 0, cr0, cr0, cr12, {0}
    63a0:	15000003 	strne	r0, [r0, #-3]
    63a4:	32015101 	andcc	r5, r1, #1073741824	; 0x40000000
    63a8:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    63ac:	0038000c 	eorseq	r0, r8, ip
    63b0:	8c140040 	ldchi	0, cr0, [r4], {64}	; 0x40
    63b4:	63080021 	movwvs	r0, #32801	; 0x8021
    63b8:	1c00000c 	stcne	0, cr0, [r0], {12}
    63bc:	15000004 	strne	r0, [r0, #-4]
    63c0:	0a035101 	beq	da7cc <__Stack_Size+0xda3cc>
    63c4:	01150800 	tsteq	r5, r0, lsl #16
    63c8:	000c0550 	andeq	r0, ip, r0, asr r5
    63cc:	00400110 	subeq	r0, r0, r0, lsl r1
    63d0:	00219414 	eoreq	r9, r1, r4, lsl r4
    63d4:	000c7f08 	andeq	r7, ip, r8, lsl #30
    63d8:	00043900 	andeq	r3, r4, r0, lsl #18
    63dc:	51011500 	tstpl	r1, r0, lsl #10
    63e0:	15200802 	strne	r0, [r0, #-2050]!	; 0x802
    63e4:	0c055001 	stceq	0, cr5, [r5], {1}
    63e8:	40003800 	andmi	r3, r0, r0, lsl #16
    63ec:	219c1400 	orrscs	r1, ip, r0, lsl #8
    63f0:	0c420800 	mcrreq	8, 0, r0, r2, cr0
    63f4:	04550000 	ldrbeq	r0, [r5], #-0
    63f8:	01150000 	tsteq	r5, r0
    63fc:	15320151 	ldrne	r0, [r2, #-337]!	; 0x151
    6400:	0c055001 	stceq	0, cr5, [r5], {1}
    6404:	40003800 	andmi	r3, r0, r0, lsl #16
    6408:	21a81400 			; <UNDEFINED> instruction: 0x21a81400
    640c:	0c420800 	mcrreq	8, 0, r0, r2, cr0
    6410:	04710000 	ldrbteq	r0, [r1], #-0
    6414:	01150000 	tsteq	r5, r0
    6418:	15310151 	ldrne	r0, [r1, #-337]!	; 0x151
    641c:	0c055001 	stceq	0, cr5, [r5], {1}
    6420:	40003800 	andmi	r3, r0, r0, lsl #16
    6424:	21b21400 			; <UNDEFINED> instruction: 0x21b21400
    6428:	0c960800 	ldceq	8, cr0, [r6], {0}
    642c:	04880000 	streq	r0, [r8], #0
    6430:	01150000 	tsteq	r5, r0
    6434:	000c0550 	andeq	r0, ip, r0, asr r5
    6438:	00400038 	subeq	r0, r0, r8, lsr r0
    643c:	0021b616 	eoreq	fp, r1, r6, lsl r6
    6440:	00026808 	andeq	r6, r2, r8, lsl #16
    6444:	21be1400 			; <UNDEFINED> instruction: 0x21be1400
    6448:	0c7f0800 	ldcleq	8, cr0, [pc], #-0	; 6450 <__Stack_Size+0x6050>
    644c:	04ae0000 	strteq	r0, [lr], #0
    6450:	01150000 	tsteq	r5, r0
    6454:	ff080251 			; <UNDEFINED> instruction: 0xff080251
    6458:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    645c:	0038000c 	eorseq	r0, r8, ip
    6460:	c6140040 	ldrgt	r0, [r4], -r0, asr #32
    6464:	42080021 	andmi	r0, r8, #33	; 0x21
    6468:	ca00000c 	bgt	64a0 <__Stack_Size+0x60a0>
    646c:	15000004 	strne	r0, [r0, #-4]
    6470:	32015101 	andcc	r5, r1, #1073741824	; 0x40000000
    6474:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    6478:	0038000c 	eorseq	r0, r8, ip
    647c:	d2140040 	andsle	r0, r4, #64	; 0x40
    6480:	42080021 	andmi	r0, r8, #33	; 0x21
    6484:	e600000c 	str	r0, [r0], -ip
    6488:	15000004 	strne	r0, [r0, #-4]
    648c:	31015101 	tstcc	r1, r1, lsl #2
    6490:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    6494:	0038000c 	eorseq	r0, r8, ip
    6498:	dc140040 	ldcle	0, cr0, [r4], {64}	; 0x40
    649c:	96080021 	strls	r0, [r8], -r1, lsr #32
    64a0:	fd00000c 	stc2	0, cr0, [r0, #-48]	; 0xffffffd0
    64a4:	15000004 	strne	r0, [r0, #-4]
    64a8:	0c055001 	stceq	0, cr5, [r5], {1}
    64ac:	40003800 	andmi	r3, r0, r0, lsl #16
    64b0:	21e01600 	mvncs	r1, r0, lsl #12
    64b4:	02680800 	rsbeq	r0, r8, #0, 16
    64b8:	ea140000 	b	5064c0 <__Stack_Size+0x5060c0>
    64bc:	ac080021 	stcge	0, cr0, [r8], {33}	; 0x21
    64c0:	2400000c 	strcs	r0, [r0], #-12
    64c4:	15000005 	strne	r0, [r0, #-5]
    64c8:	0a035101 	beq	da8d4 <__Stack_Size+0xda4d4>
    64cc:	01150800 	tsteq	r5, r0, lsl #16
    64d0:	000c0550 	andeq	r0, ip, r0, asr r5
    64d4:	00400110 	subeq	r0, r0, r0, lsl r1
    64d8:	0021f214 	eoreq	pc, r1, r4, lsl r2	; <UNPREDICTABLE>
    64dc:	000c4208 	andeq	r4, ip, r8, lsl #4
    64e0:	00054000 	andeq	r4, r5, r0
    64e4:	51011500 	tstpl	r1, r0, lsl #10
    64e8:	01153201 	tsteq	r5, r1, lsl #4
    64ec:	000c0550 	andeq	r0, ip, r0, asr r5
    64f0:	00400038 	subeq	r0, r0, r8, lsr r0
    64f4:	00220014 	eoreq	r0, r2, r4, lsl r0
    64f8:	000c6308 	andeq	r6, ip, r8, lsl #6
    64fc:	00055e00 	andeq	r5, r5, r0, lsl #28
    6500:	51011500 	tstpl	r1, r0, lsl #10
    6504:	08000a03 	stmdaeq	r0, {r0, r1, r9, fp}
    6508:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    650c:	0110000c 	tsteq	r0, ip
    6510:	08140040 	ldmdaeq	r4, {r6}
    6514:	7f080022 	svcvc	0x00080022
    6518:	7b00000c 	blvc	6550 <__Stack_Size+0x6150>
    651c:	15000005 	strne	r0, [r0, #-5]
    6520:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    6524:	50011523 	andpl	r1, r1, r3, lsr #10
    6528:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    652c:	14004000 	strne	r4, [r0], #-0
    6530:	08002210 	stmdaeq	r0, {r4, r9, sp}
    6534:	00000c42 	andeq	r0, r0, r2, asr #24
    6538:	00000597 	muleq	r0, r7, r5
    653c:	01510115 	cmpeq	r1, r5, lsl r1
    6540:	50011532 	andpl	r1, r1, r2, lsr r5
    6544:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    6548:	14004000 	strne	r4, [r0], #-0
    654c:	0800221c 	stmdaeq	r0, {r2, r3, r4, r9, sp}
    6550:	00000c42 	andeq	r0, r0, r2, asr #24
    6554:	000005b3 			; <UNDEFINED> instruction: 0x000005b3
    6558:	01510115 	cmpeq	r1, r5, lsl r1
    655c:	50011531 	andpl	r1, r1, r1, lsr r5
    6560:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    6564:	14004000 	strne	r4, [r0], #-0
    6568:	08002226 	stmdaeq	r0, {r1, r2, r5, r9, sp}
    656c:	00000c96 	muleq	r0, r6, ip
    6570:	000005ca 	andeq	r0, r0, sl, asr #11
    6574:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    6578:	0038000c 	eorseq	r0, r8, ip
    657c:	2a160040 	bcs	586684 <__Stack_Size+0x586284>
    6580:	68080022 	stmdavs	r8, {r1, r5}
    6584:	14000002 	strne	r0, [r0], #-2
    6588:	08002232 	stmdaeq	r0, {r1, r4, r5, r9, sp}
    658c:	00000c7f 	andeq	r0, r0, pc, ror ip
    6590:	000005ef 	andeq	r0, r0, pc, ror #11
    6594:	01510115 	cmpeq	r1, r5, lsl r1
    6598:	50011530 	andpl	r1, r1, r0, lsr r5
    659c:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    65a0:	14004000 	strne	r4, [r0], #-0
    65a4:	0800223a 	stmdaeq	r0, {r1, r3, r4, r5, r9, sp}
    65a8:	00000c42 	andeq	r0, r0, r2, asr #24
    65ac:	0000060b 	andeq	r0, r0, fp, lsl #12
    65b0:	01510115 	cmpeq	r1, r5, lsl r1
    65b4:	50011532 	andpl	r1, r1, r2, lsr r5
    65b8:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    65bc:	14004000 	strne	r4, [r0], #-0
    65c0:	08002246 	stmdaeq	r0, {r1, r2, r6, r9, sp}
    65c4:	00000c42 	andeq	r0, r0, r2, asr #24
    65c8:	00000627 	andeq	r0, r0, r7, lsr #12
    65cc:	01510115 	cmpeq	r1, r5, lsl r1
    65d0:	50011531 	andpl	r1, r1, r1, lsr r5
    65d4:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    65d8:	14004000 	strne	r4, [r0], #-0
    65dc:	08002250 	stmdaeq	r0, {r4, r6, r9, sp}
    65e0:	00000c96 	muleq	r0, r6, ip
    65e4:	0000063e 	andeq	r0, r0, lr, lsr r6
    65e8:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    65ec:	0038000c 	eorseq	r0, r8, ip
    65f0:	54160040 	ldrpl	r0, [r6], #-64	; 0x40
    65f4:	68080022 	stmdavs	r8, {r1, r5}
    65f8:	17000002 	strne	r0, [r0, -r2]
    65fc:	0800225e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9, sp}
    6600:	00000cac 	andeq	r0, r0, ip, lsr #25
    6604:	03510115 	cmpeq	r1, #1073741829	; 0x40000005
    6608:	1508000a 	strne	r0, [r8, #-10]
    660c:	0c055001 	stceq	0, cr5, [r5], {1}
    6610:	40011000 	andmi	r1, r1, r0
    6614:	a5180000 	ldrge	r0, [r8, #-0]
    6618:	01000013 	tsteq	r0, r3, lsl r0
    661c:	22740116 	rsbscs	r0, r4, #-2147483643	; 0x80000005
    6620:	01000800 	tsteq	r0, r0, lsl #16
    6624:	9c010000 	stcls	0, cr0, [r1], {-0}
    6628:	00000908 	andeq	r0, r0, r8, lsl #18
    662c:	00026013 	andeq	r6, r2, r3, lsl r0
    6630:	00235e00 	eoreq	r5, r3, r0, lsl #28
    6634:	00001608 	andeq	r1, r0, r8, lsl #12
    6638:	013c0100 	teqeq	ip, r0, lsl #2
    663c:	00227e14 	eoreq	r7, r2, r4, lsl lr
    6640:	000c4208 	andeq	r4, ip, r8, lsl #4
    6644:	0006a400 	andeq	sl, r6, r0, lsl #8
    6648:	51011500 	tstpl	r1, r0, lsl #10
    664c:	01153201 	tsteq	r5, r1, lsl #4
    6650:	000c0550 	andeq	r0, ip, r0, asr r5
    6654:	00400038 	subeq	r0, r0, r8, lsr r0
    6658:	00228c14 	eoreq	r8, r2, r4, lsl ip
    665c:	000c6308 	andeq	r6, ip, r8, lsl #6
    6660:	0006c200 	andeq	ip, r6, r0, lsl #4
    6664:	51011500 	tstpl	r1, r0, lsl #10
    6668:	04000a03 	streq	r0, [r0], #-2563	; 0xa03
    666c:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    6670:	0110000c 	tsteq	r0, ip
    6674:	94140040 	ldrls	r0, [r4], #-64	; 0x40
    6678:	7f080022 	svcvc	0x00080022
    667c:	df00000c 	svcle	0x0000000c
    6680:	15000006 	strne	r0, [r0, #-6]
    6684:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    6688:	50011520 	andpl	r1, r1, r0, lsr #10
    668c:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    6690:	14004000 	strne	r4, [r0], #-0
    6694:	0800229c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sp}
    6698:	00000c42 	andeq	r0, r0, r2, asr #24
    669c:	000006fb 	strdeq	r0, [r0], -fp
    66a0:	01510115 	cmpeq	r1, r5, lsl r1
    66a4:	50011532 	andpl	r1, r1, r2, lsr r5
    66a8:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    66ac:	14004000 	strne	r4, [r0], #-0
    66b0:	080022a8 	stmdaeq	r0, {r3, r5, r7, r9, sp}
    66b4:	00000c42 	andeq	r0, r0, r2, asr #24
    66b8:	00000717 	andeq	r0, r0, r7, lsl r7
    66bc:	01510115 	cmpeq	r1, r5, lsl r1
    66c0:	50011531 	andpl	r1, r1, r1, lsr r5
    66c4:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    66c8:	14004000 	strne	r4, [r0], #-0
    66cc:	080022b2 	stmdaeq	r0, {r1, r4, r5, r7, r9, sp}
    66d0:	00000c96 	muleq	r0, r6, ip
    66d4:	0000072e 	andeq	r0, r0, lr, lsr #14
    66d8:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    66dc:	0038000c 	eorseq	r0, r8, ip
    66e0:	b6160040 	ldrlt	r0, [r6], -r0, asr #32
    66e4:	68080022 	stmdavs	r8, {r1, r5}
    66e8:	14000002 	strne	r0, [r0], #-2
    66ec:	080022be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, sp}
    66f0:	00000c7f 	andeq	r0, r0, pc, ror ip
    66f4:	00000754 	andeq	r0, r0, r4, asr r7
    66f8:	02510115 	subseq	r0, r1, #1073741829	; 0x40000005
    66fc:	01153f08 	tsteq	r5, r8, lsl #30
    6700:	000c0550 	andeq	r0, ip, r0, asr r5
    6704:	00400038 	subeq	r0, r0, r8, lsr r0
    6708:	0022c614 	eoreq	ip, r2, r4, lsl r6
    670c:	000c4208 	andeq	r4, ip, r8, lsl #4
    6710:	00077000 	andeq	r7, r7, r0
    6714:	51011500 	tstpl	r1, r0, lsl #10
    6718:	01153201 	tsteq	r5, r1, lsl #4
    671c:	000c0550 	andeq	r0, ip, r0, asr r5
    6720:	00400038 	subeq	r0, r0, r8, lsr r0
    6724:	0022d214 	eoreq	sp, r2, r4, lsl r2
    6728:	000c4208 	andeq	r4, ip, r8, lsl #4
    672c:	00078c00 	andeq	r8, r7, r0, lsl #24
    6730:	51011500 	tstpl	r1, r0, lsl #10
    6734:	01153101 	tsteq	r5, r1, lsl #2
    6738:	000c0550 	andeq	r0, ip, r0, asr r5
    673c:	00400038 	subeq	r0, r0, r8, lsr r0
    6740:	0022dc14 	eoreq	sp, r2, r4, lsl ip
    6744:	000c9608 	andeq	r9, ip, r8, lsl #12
    6748:	0007a300 	andeq	sl, r7, r0, lsl #6
    674c:	50011500 	andpl	r1, r1, r0, lsl #10
    6750:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    6754:	16004000 	strne	r4, [r0], -r0
    6758:	080022e0 	stmdaeq	r0, {r5, r6, r7, r9, sp}
    675c:	00000268 	andeq	r0, r0, r8, ror #4
    6760:	0022ea14 	eoreq	lr, r2, r4, lsl sl
    6764:	000cac08 	andeq	sl, ip, r8, lsl #24
    6768:	0007ca00 	andeq	ip, r7, r0, lsl #20
    676c:	51011500 	tstpl	r1, r0, lsl #10
    6770:	04000a03 	streq	r0, [r0], #-2563	; 0xa03
    6774:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    6778:	0110000c 	tsteq	r0, ip
    677c:	f2140040 	vhadd.s16	q0, q2, q0
    6780:	42080022 	andmi	r0, r8, #34	; 0x22
    6784:	e600000c 	str	r0, [r0], -ip
    6788:	15000007 	strne	r0, [r0, #-7]
    678c:	32015101 	andcc	r5, r1, #1073741824	; 0x40000000
    6790:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    6794:	0038000c 	eorseq	r0, r8, ip
    6798:	00140040 	andseq	r0, r4, r0, asr #32
    679c:	63080023 	movwvs	r0, #32803	; 0x8023
    67a0:	0400000c 	streq	r0, [r0], #-12
    67a4:	15000008 	strne	r0, [r0, #-8]
    67a8:	0a035101 	beq	dabb4 <__Stack_Size+0xda7b4>
    67ac:	01150400 	tsteq	r5, r0, lsl #8
    67b0:	000c0550 	andeq	r0, ip, r0, asr r5
    67b4:	00400110 	subeq	r0, r0, r0, lsl r1
    67b8:	00230814 	eoreq	r0, r3, r4, lsl r8
    67bc:	000c7f08 	andeq	r7, ip, r8, lsl #30
    67c0:	00082100 	andeq	r2, r8, r0, lsl #2
    67c4:	51011500 	tstpl	r1, r0, lsl #10
    67c8:	15230802 	strne	r0, [r3, #-2050]!	; 0x802
    67cc:	0c055001 	stceq	0, cr5, [r5], {1}
    67d0:	40003800 	andmi	r3, r0, r0, lsl #16
    67d4:	23101400 	tstcs	r0, #0, 8
    67d8:	0c420800 	mcrreq	8, 0, r0, r2, cr0
    67dc:	083d0000 	ldmdaeq	sp!, {}	; <UNPREDICTABLE>
    67e0:	01150000 	tsteq	r5, r0
    67e4:	15320151 	ldrne	r0, [r2, #-337]!	; 0x151
    67e8:	0c055001 	stceq	0, cr5, [r5], {1}
    67ec:	40003800 	andmi	r3, r0, r0, lsl #16
    67f0:	231c1400 	tstcs	ip, #0, 8
    67f4:	0c420800 	mcrreq	8, 0, r0, r2, cr0
    67f8:	08590000 	ldmdaeq	r9, {}^	; <UNPREDICTABLE>
    67fc:	01150000 	tsteq	r5, r0
    6800:	15310151 	ldrne	r0, [r1, #-337]!	; 0x151
    6804:	0c055001 	stceq	0, cr5, [r5], {1}
    6808:	40003800 	andmi	r3, r0, r0, lsl #16
    680c:	23261400 			; <UNDEFINED> instruction: 0x23261400
    6810:	0c960800 	ldceq	8, cr0, [r6], {0}
    6814:	08700000 	ldmdaeq	r0!, {}^	; <UNPREDICTABLE>
    6818:	01150000 	tsteq	r5, r0
    681c:	000c0550 	andeq	r0, ip, r0, asr r5
    6820:	00400038 	subeq	r0, r0, r8, lsr r0
    6824:	00232a16 	eoreq	r2, r3, r6, lsl sl
    6828:	00026808 	andeq	r6, r2, r8, lsl #16
    682c:	23321400 	teqcs	r2, #0, 8
    6830:	0c7f0800 	ldcleq	8, cr0, [pc], #-0	; 6838 <__Stack_Size+0x6438>
    6834:	08950000 	ldmeq	r5, {}	; <UNPREDICTABLE>
    6838:	01150000 	tsteq	r5, r0
    683c:	15400151 	strbne	r0, [r0, #-337]	; 0x151
    6840:	0c055001 	stceq	0, cr5, [r5], {1}
    6844:	40003800 	andmi	r3, r0, r0, lsl #16
    6848:	233a1400 	teqcs	sl, #0, 8
    684c:	0c420800 	mcrreq	8, 0, r0, r2, cr0
    6850:	08b10000 	ldmeq	r1!, {}	; <UNPREDICTABLE>
    6854:	01150000 	tsteq	r5, r0
    6858:	15320151 	ldrne	r0, [r2, #-337]!	; 0x151
    685c:	0c055001 	stceq	0, cr5, [r5], {1}
    6860:	40003800 	andmi	r3, r0, r0, lsl #16
    6864:	23461400 	movtcs	r1, #25600	; 0x6400
    6868:	0c420800 	mcrreq	8, 0, r0, r2, cr0
    686c:	08cd0000 	stmiaeq	sp, {}^	; <UNPREDICTABLE>
    6870:	01150000 	tsteq	r5, r0
    6874:	15310151 	ldrne	r0, [r1, #-337]!	; 0x151
    6878:	0c055001 	stceq	0, cr5, [r5], {1}
    687c:	40003800 	andmi	r3, r0, r0, lsl #16
    6880:	23501400 	cmpcs	r0, #0, 8
    6884:	0c960800 	ldceq	8, cr0, [r6], {0}
    6888:	08e40000 	stmiaeq	r4!, {}^	; <UNPREDICTABLE>
    688c:	01150000 	tsteq	r5, r0
    6890:	000c0550 	andeq	r0, ip, r0, asr r5
    6894:	00400038 	subeq	r0, r0, r8, lsr r0
    6898:	00235416 	eoreq	r5, r3, r6, lsl r4
    689c:	00026808 	andeq	r6, r2, r8, lsl #16
    68a0:	235e1700 	cmpcs	lr, #0, 14
    68a4:	0cac0800 	stceq	8, cr0, [ip]
    68a8:	01150000 	tsteq	r5, r0
    68ac:	000a0351 	andeq	r0, sl, r1, asr r3
    68b0:	50011504 	andpl	r1, r1, r4, lsl #10
    68b4:	10000c05 	andne	r0, r0, r5, lsl #24
    68b8:	00004001 	andeq	r4, r0, r1
    68bc:	00094218 	andeq	r4, r9, r8, lsl r2
    68c0:	01420100 	mrseq	r0, (UNDEF: 82)
    68c4:	08002374 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sp}
    68c8:	000000e0 	andeq	r0, r0, r0, ror #1
    68cc:	0ad49c01 	beq	ff52d8d8 <SCS_BASE+0x1f51f8d8>
    68d0:	69190000 	ldmdbvs	r9, {}	; <UNPREDICTABLE>
    68d4:	01450100 	mrseq	r0, (UNDEF: 85)
    68d8:	00000ad4 	ldrdeq	r0, [r0], -r4
    68dc:	00000e4a 	andeq	r0, r0, sl, asr #28
    68e0:	00026013 	andeq	r6, r2, r3, lsl r0
    68e4:	00243c00 	eoreq	r3, r4, r0, lsl #24
    68e8:	00001808 	andeq	r1, r0, r8, lsl #16
    68ec:	01670100 	cmneq	r7, r0, lsl #2
    68f0:	00238014 	eoreq	r8, r3, r4, lsl r0
    68f4:	000c4208 	andeq	r4, ip, r8, lsl #4
    68f8:	00095800 	andeq	r5, r9, r0, lsl #16
    68fc:	51011500 	tstpl	r1, r0, lsl #10
    6900:	01153201 	tsteq	r5, r1, lsl #4
    6904:	000c0550 	andeq	r0, ip, r0, asr r5
    6908:	00400038 	subeq	r0, r0, r8, lsr r0
    690c:	00239014 	eoreq	r9, r3, r4, lsl r0
    6910:	000c6308 	andeq	r6, ip, r8, lsl #6
    6914:	00097600 	andeq	r7, r9, r0, lsl #12
    6918:	51011500 	tstpl	r1, r0, lsl #10
    691c:	08000a03 	stmdaeq	r0, {r0, r1, r9, fp}
    6920:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    6924:	0110000c 	tsteq	r0, ip
    6928:	98140040 	ldmdals	r4, {r6}
    692c:	7f080023 	svcvc	0x00080023
    6930:	8d00000c 	stchi	0, cr0, [r0, #-48]	; 0xffffffd0
    6934:	15000009 	strne	r0, [r0, #-9]
    6938:	0c055001 	stceq	0, cr5, [r5], {1}
    693c:	40003800 	andmi	r3, r0, r0, lsl #16
    6940:	23a01400 	movcs	r1, #0, 8
    6944:	0c420800 	mcrreq	8, 0, r0, r2, cr0
    6948:	09a90000 	stmibeq	r9!, {}	; <UNPREDICTABLE>
    694c:	01150000 	tsteq	r5, r0
    6950:	15320151 	ldrne	r0, [r2, #-337]!	; 0x151
    6954:	0c055001 	stceq	0, cr5, [r5], {1}
    6958:	40003800 	andmi	r3, r0, r0, lsl #16
    695c:	23ac1400 			; <UNDEFINED> instruction: 0x23ac1400
    6960:	0c420800 	mcrreq	8, 0, r0, r2, cr0
    6964:	09c50000 	stmibeq	r5, {}^	; <UNPREDICTABLE>
    6968:	01150000 	tsteq	r5, r0
    696c:	15310151 	ldrne	r0, [r1, #-337]!	; 0x151
    6970:	0c055001 	stceq	0, cr5, [r5], {1}
    6974:	40003800 	andmi	r3, r0, r0, lsl #16
    6978:	23b61400 			; <UNDEFINED> instruction: 0x23b61400
    697c:	0c960800 	ldceq	8, cr0, [r6], {0}
    6980:	09dc0000 	ldmibeq	ip, {}^	; <UNPREDICTABLE>
    6984:	01150000 	tsteq	r5, r0
    6988:	000c0550 	andeq	r0, ip, r0, asr r5
    698c:	00400038 	subeq	r0, r0, r8, lsr r0
    6990:	0023ba16 	eoreq	fp, r3, r6, lsl sl
    6994:	00026808 	andeq	r6, r2, r8, lsl #16
    6998:	23d41400 	bicscs	r1, r4, #0, 8
    699c:	0cac0800 	stceq	8, cr0, [ip]
    69a0:	0a030000 	beq	c69a8 <__Stack_Size+0xc65a8>
    69a4:	01150000 	tsteq	r5, r0
    69a8:	000a0351 	andeq	r0, sl, r1, asr r3
    69ac:	50011508 	andpl	r1, r1, r8, lsl #10
    69b0:	10000c05 	andne	r0, r0, r5, lsl #24
    69b4:	14004001 	strne	r4, [r0], #-1
    69b8:	080023e2 	stmdaeq	r0, {r1, r5, r6, r7, r8, r9, sp}
    69bc:	00000c42 	andeq	r0, r0, r2, asr #24
    69c0:	00000a1f 	andeq	r0, r0, pc, lsl sl
    69c4:	01510115 	cmpeq	r1, r5, lsl r1
    69c8:	50011532 	andpl	r1, r1, r2, lsr r5
    69cc:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    69d0:	14004000 	strne	r4, [r0], #-0
    69d4:	080023f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, sp}
    69d8:	00000c63 	andeq	r0, r0, r3, ror #24
    69dc:	00000a3d 	andeq	r0, r0, sp, lsr sl
    69e0:	03510115 	cmpeq	r1, #1073741829	; 0x40000005
    69e4:	1504000a 	strne	r0, [r4, #-10]
    69e8:	0c055001 	stceq	0, cr5, [r5], {1}
    69ec:	40011000 	andmi	r1, r1, r0
    69f0:	23f81400 	mvnscs	r1, #0, 8
    69f4:	0c7f0800 	ldcleq	8, cr0, [pc], #-0	; 69fc <__Stack_Size+0x65fc>
    69f8:	0a540000 	beq	1506a00 <__Stack_Size+0x1506600>
    69fc:	01150000 	tsteq	r5, r0
    6a00:	000c0550 	andeq	r0, ip, r0, asr r5
    6a04:	00400038 	subeq	r0, r0, r8, lsr r0
    6a08:	00240014 	eoreq	r0, r4, r4, lsl r0
    6a0c:	000c4208 	andeq	r4, ip, r8, lsl #4
    6a10:	000a7000 	andeq	r7, sl, r0
    6a14:	51011500 	tstpl	r1, r0, lsl #10
    6a18:	01153201 	tsteq	r5, r1, lsl #4
    6a1c:	000c0550 	andeq	r0, ip, r0, asr r5
    6a20:	00400038 	subeq	r0, r0, r8, lsr r0
    6a24:	00240c14 	eoreq	r0, r4, r4, lsl ip
    6a28:	000c4208 	andeq	r4, ip, r8, lsl #4
    6a2c:	000a8c00 	andeq	r8, sl, r0, lsl #24
    6a30:	51011500 	tstpl	r1, r0, lsl #10
    6a34:	01153101 	tsteq	r5, r1, lsl #2
    6a38:	000c0550 	andeq	r0, ip, r0, asr r5
    6a3c:	00400038 	subeq	r0, r0, r8, lsr r0
    6a40:	00241614 	eoreq	r1, r4, r4, lsl r6
    6a44:	000c9608 	andeq	r9, ip, r8, lsl #12
    6a48:	000aa300 	andeq	sl, sl, r0, lsl #6
    6a4c:	50011500 	andpl	r1, r1, r0, lsl #10
    6a50:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    6a54:	16004000 	strne	r4, [r0], -r0
    6a58:	0800241a 	stmdaeq	r0, {r1, r3, r4, sl, sp}
    6a5c:	00000268 	andeq	r0, r0, r8, ror #4
    6a60:	00243414 	eoreq	r3, r4, r4, lsl r4
    6a64:	000cac08 	andeq	sl, ip, r8, lsl #24
    6a68:	000aca00 	andeq	ip, sl, r0, lsl #20
    6a6c:	51011500 	tstpl	r1, r0, lsl #10
    6a70:	04000a03 	streq	r0, [r0], #-2563	; 0xa03
    6a74:	05500115 	ldrbeq	r0, [r0, #-277]	; 0x115
    6a78:	0110000c 	tsteq	r0, ip
    6a7c:	3c160040 	ldccc	0, cr0, [r6], {64}	; 0x40
    6a80:	9c080024 	stcls	0, cr0, [r8], {36}	; 0x24
    6a84:	00000002 	andeq	r0, r0, r2
    6a88:	6905041a 	stmdbvs	r5, {r1, r3, r4, sl}
    6a8c:	1b00746e 	blne	23c4c <__Stack_Size+0x2384c>
    6a90:	00000074 	andeq	r0, r0, r4, ror r0
    6a94:	00000ae6 	andeq	r0, r0, r6, ror #21
    6a98:	a21d001c 	andsge	r0, sp, #28
    6a9c:	04000004 	streq	r0, [r0], #-4
    6aa0:	0af20112 	beq	ffc86ef0 <SCS_BASE+0x1fc78ef0>
    6aa4:	db050000 	blle	146aac <__Stack_Size+0x1466ac>
    6aa8:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    6aac:	000020b5 	strheq	r2, [r0], -r5
    6ab0:	00371801 	eorseq	r1, r7, r1, lsl #16
    6ab4:	03050000 	movweq	r0, #20480	; 0x5000
    6ab8:	200013f2 	strdcs	r1, [r0], -r2
    6abc:	00216b1e 	eoreq	r6, r1, lr, lsl fp
    6ac0:	37190100 	ldrcc	r0, [r9, -r0, lsl #2]
    6ac4:	05000000 	streq	r0, [r0, #-0]
    6ac8:	0013f403 	andseq	pc, r3, r3, lsl #8
    6acc:	20271e20 	eorcs	r1, r7, r0, lsr #28
    6ad0:	1a010000 	bne	46ad8 <__Stack_Size+0x466d8>
    6ad4:	00000037 	andeq	r0, r0, r7, lsr r0
    6ad8:	13f60305 	mvnsne	r0, #335544320	; 0x14000000
    6adc:	8f1e2000 	svchi	0x001e2000
    6ae0:	01000021 	tsteq	r0, r1, lsr #32
    6ae4:	0000371b 	andeq	r3, r0, fp, lsl r7
    6ae8:	f8030500 			; <UNDEFINED> instruction: 0xf8030500
    6aec:	1e200013 	miane	acc0, r3, r0
    6af0:	000020a2 	andeq	r2, r0, r2, lsr #1
    6af4:	00371c01 	eorseq	r1, r7, r1, lsl #24
    6af8:	03050000 	movweq	r0, #20480	; 0x5000
    6afc:	200013fa 	strdcs	r1, [r0], -sl
    6b00:	0020d11e 	eoreq	sp, r0, lr, lsl r1
    6b04:	371d0100 	ldrcc	r0, [sp, -r0, lsl #2]
    6b08:	05000000 	streq	r0, [r0, #-0]
    6b0c:	0013fc03 	andseq	pc, r3, r3, lsl #24
    6b10:	21001e20 	tstcs	r0, r0, lsr #28
    6b14:	21010000 	mrscs	r0, (UNDEF: 1)
    6b18:	00000062 	andeq	r0, r0, r2, rrx
    6b1c:	13fe0305 	mvnsne	r0, #335544320	; 0x14000000
    6b20:	071e2000 	ldreq	r2, [lr, -r0]
    6b24:	01000021 	tsteq	r0, r1, lsr #32
    6b28:	00006222 	andeq	r6, r0, r2, lsr #4
    6b2c:	00030500 	andeq	r0, r3, r0, lsl #10
    6b30:	1e200014 	miane	acc0, r4, r0
    6b34:	0000210e 	andeq	r2, r0, lr, lsl #2
    6b38:	00622301 	rsbeq	r2, r2, r1, lsl #6
    6b3c:	03050000 	movweq	r0, #20480	; 0x5000
    6b40:	20001402 	andcs	r1, r0, r2, lsl #8
    6b44:	00207a1e 	eoreq	r7, r0, lr, lsl sl
    6b48:	62240100 	eorvs	r0, r4, #0, 2
    6b4c:	05000000 	streq	r0, [r0, #-0]
    6b50:	00140403 	andseq	r0, r4, r3, lsl #8
    6b54:	20831e20 	addcs	r1, r3, r0, lsr #28
    6b58:	25010000 	strcs	r0, [r1, #-0]
    6b5c:	00000062 	andeq	r0, r0, r2, rrx
    6b60:	14060305 	strne	r0, [r6], #-773	; 0x305
    6b64:	8c1e2000 	ldchi	0, cr2, [lr], {-0}
    6b68:	01000020 	tsteq	r0, r0, lsr #32
    6b6c:	00006226 	andeq	r6, r0, r6, lsr #4
    6b70:	08030500 	stmdaeq	r3, {r8, sl}
    6b74:	1b200014 	blne	806bcc <__Stack_Size+0x8067cc>
    6b78:	000000a5 	andeq	r0, r0, r5, lsr #1
    6b7c:	00000bd3 	ldrdeq	r0, [r0], -r3
    6b80:	0000ea1f 	andeq	lr, r0, pc, lsl sl
    6b84:	1e000800 	cdpne	8, 0, cr0, cr0, cr0, {0}
    6b88:	00002092 	muleq	r0, r2, r0
    6b8c:	0be42901 	bleq	ff910f98 <SCS_BASE+0x1f902f98>
    6b90:	03050000 	movweq	r0, #20480	; 0x5000
    6b94:	200002ee 	andcs	r0, r0, lr, ror #5
    6b98:	000bc305 	andeq	ip, fp, r5, lsl #6
    6b9c:	00a51b00 	adceq	r1, r5, r0, lsl #22
    6ba0:	0bf90000 	bleq	ffe46ba8 <SCS_BASE+0x1fe38ba8>
    6ba4:	ea1f0000 	b	7c6bac <__Stack_Size+0x7c67ac>
    6ba8:	11000000 	mrsne	r0, (UNDEF: 0)
    6bac:	20db1e00 	sbcscs	r1, fp, r0, lsl #28
    6bb0:	2d010000 	stccs	0, cr0, [r1, #-0]
    6bb4:	00000c0a 	andeq	r0, r0, sl, lsl #24
    6bb8:	13df0305 	bicsne	r0, pc, #335544320	; 0x14000000
    6bbc:	e9052000 	stmdb	r5, {sp}
    6bc0:	1e00000b 	cdpne	0, 0, cr0, cr0, cr11, {0}
    6bc4:	00002115 	andeq	r2, r0, r5, lsl r1
    6bc8:	00a52f01 	adceq	r2, r5, r1, lsl #30
    6bcc:	03050000 	movweq	r0, #20480	; 0x5000
    6bd0:	200013de 	ldrdcs	r1, [r0], -lr
    6bd4:	0021291e 	eoreq	r2, r1, lr, lsl r9
    6bd8:	a5300100 	ldrge	r0, [r0, #-256]!	; 0x100
    6bdc:	05000000 	streq	r0, [r0, #-0]
    6be0:	00140b03 	andseq	r0, r4, r3, lsl #22
    6be4:	203f1e20 	eorscs	r1, pc, r0, lsr #28
    6be8:	32010000 	andcc	r0, r1, #0
    6bec:	000000a5 	andeq	r0, r0, r5, lsr #1
    6bf0:	140a0305 	strne	r0, [sl], #-773	; 0x305
    6bf4:	76202000 	strtvc	r2, [r0], -r0
    6bf8:	06000021 	streq	r0, [r0], -r1, lsr #32
    6bfc:	00df011a 	sbcseq	r0, pc, sl, lsl r1	; <UNPREDICTABLE>
    6c00:	0c5d0000 	mraeq	r0, sp, acc0
    6c04:	5d210000 	stcpl	0, cr0, [r1, #-0]
    6c08:	2100000c 	tstcs	r0, ip
    6c0c:	00000062 	andeq	r0, r0, r2, rrx
    6c10:	54042200 	strpl	r2, [r4], #-512	; 0x200
    6c14:	23000002 	movwcs	r0, #2
    6c18:	00000afe 	strdeq	r0, [r0], -lr
    6c1c:	0c79e205 	lfmeq	f6, 3, [r9], #-20	; 0xffffffec
    6c20:	79210000 	stmdbvc	r1!, {}	; <UNPREDICTABLE>
    6c24:	2100000c 	tstcs	r0, ip
    6c28:	00000062 	andeq	r0, r0, r2, rrx
    6c2c:	56042200 	strpl	r2, [r4], -r0, lsl #4
    6c30:	24000001 	strcs	r0, [r0], #-1
    6c34:	00002016 	andeq	r2, r0, r6, lsl r0
    6c38:	96011006 	strls	r1, [r1], -r6
    6c3c:	2100000c 	tstcs	r0, ip
    6c40:	00000c5d 	andeq	r0, r0, sp, asr ip
    6c44:	00006221 	andeq	r6, r0, r1, lsr #4
    6c48:	3d200000 	stccc	0, cr0, [r0, #-0]
    6c4c:	06000021 	streq	r0, [r0], -r1, lsr #32
    6c50:	00620111 	rsbeq	r0, r2, r1, lsl r1
    6c54:	0cac0000 	stceq	0, cr0, [ip]
    6c58:	5d210000 	stcpl	0, cr0, [r1, #-0]
    6c5c:	0000000c 	andeq	r0, r0, ip
    6c60:	000b1825 	andeq	r1, fp, r5, lsr #16
    6c64:	21e10500 	mvncs	r0, r0, lsl #10
    6c68:	00000c79 	andeq	r0, r0, r9, ror ip
    6c6c:	00006221 	andeq	r6, r0, r1, lsr #4
    6c70:	56000000 	strpl	r0, [r0], -r0
    6c74:	0400000b 	streq	r0, [r0], #-11
    6c78:	0019a900 	andseq	sl, r9, r0, lsl #18
    6c7c:	b2010400 	andlt	r0, r1, #0, 8
    6c80:	01000004 	tsteq	r0, r4
    6c84:	00002218 	andeq	r2, r0, r8, lsl r2
    6c88:	00000660 	andeq	r0, r0, r0, ror #12
    6c8c:	08002454 	stmdaeq	r0, {r2, r4, r6, sl, sp}
    6c90:	00000328 	andeq	r0, r0, r8, lsr #6
    6c94:	00001606 	andeq	r1, r0, r6, lsl #12
    6c98:	c1050402 	tstgt	r5, r2, lsl #8
    6c9c:	02000005 	andeq	r0, r0, #5
    6ca0:	05920502 	ldreq	r0, [r2, #1282]	; 0x502
    6ca4:	01020000 	mrseq	r0, (UNDEF: 2)
    6ca8:	0006f806 	andeq	pc, r6, r6, lsl #16
    6cac:	33750300 	cmncc	r5, #0, 6
    6cb0:	27020032 	smladxcs	r2, r2, r0, r0
    6cb4:	00000045 	andeq	r0, r0, r5, asr #32
    6cb8:	23070402 	movwcs	r0, #29698	; 0x7402
    6cbc:	03000006 	movweq	r0, #6
    6cc0:	00363175 	eorseq	r3, r6, r5, ror r1
    6cc4:	00572802 	subseq	r2, r7, r2, lsl #16
    6cc8:	02020000 	andeq	r0, r2, #0
    6ccc:	0007da07 	andeq	sp, r7, r7, lsl #20
    6cd0:	38750300 	ldmdacc	r5!, {r8, r9}^
    6cd4:	68290200 	stmdavs	r9!, {r9}
    6cd8:	02000000 	andeq	r0, r0, #0
    6cdc:	06f60801 	ldrbteq	r0, [r6], r1, lsl #16
    6ce0:	7a040000 	bvc	106ce8 <__Stack_Size+0x1068e8>
    6ce4:	0200000a 	andeq	r0, r0, #10
    6ce8:	00007a2f 	andeq	r7, r0, pc, lsr #20
    6cec:	00450500 	subeq	r0, r5, r0, lsl #10
    6cf0:	01060000 	mrseq	r0, (UNDEF: 6)
    6cf4:	00943902 	addseq	r3, r4, r2, lsl #18
    6cf8:	33070000 	movwcc	r0, #28672	; 0x7000
    6cfc:	0000000c 	andeq	r0, r0, ip
    6d00:	54455308 	strbpl	r5, [r5], #-776	; 0x308
    6d04:	04000100 	streq	r0, [r0], #-256	; 0x100
    6d08:	000017d1 	ldrdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    6d0c:	007f3902 	rsbseq	r3, pc, r2, lsl #18
    6d10:	4d040000 	stcmi	0, cr0, [r4, #-0]
    6d14:	02000032 	andeq	r0, r0, #50	; 0x32
    6d18:	00007f39 	andeq	r7, r0, r9, lsr pc
    6d1c:	02010600 	andeq	r0, r1, #0, 12
    6d20:	0000bf3b 	andeq	fp, r0, fp, lsr pc
    6d24:	0e120700 	cdpeq	7, 1, cr0, cr2, cr0, {0}
    6d28:	07000000 	streq	r0, [r0, -r0]
    6d2c:	00002048 	andeq	r2, r0, r8, asr #32
    6d30:	39040001 	stmdbcc	r4, {r0}
    6d34:	0200000c 	andeq	r0, r0, #12
    6d38:	0000aa3b 	andeq	sl, r0, fp, lsr sl
    6d3c:	03500900 	cmpeq	r0, #0, 18
    6d40:	0001c124 	andeq	ip, r1, r4, lsr #2
    6d44:	52530a00 	subspl	r0, r3, #0, 20
    6d48:	6f260300 	svcvs	0x00260300
    6d4c:	00000000 	andeq	r0, r0, r0
    6d50:	3152430a 	cmpcc	r2, sl, lsl #6
    6d54:	6f270300 	svcvs	0x00270300
    6d58:	04000000 	streq	r0, [r0], #-0
    6d5c:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
    6d60:	6f280300 	svcvs	0x00280300
    6d64:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    6d68:	0017740b 	andseq	r7, r7, fp, lsl #8
    6d6c:	6f290300 	svcvs	0x00290300
    6d70:	0c000000 	stceq	0, cr0, [r0], {-0}
    6d74:	00177a0b 	andseq	r7, r7, fp, lsl #20
    6d78:	6f2a0300 	svcvs	0x002a0300
    6d7c:	10000000 	andne	r0, r0, r0
    6d80:	001a260b 	andseq	r2, sl, fp, lsl #12
    6d84:	6f2b0300 	svcvs	0x002b0300
    6d88:	14000000 	strne	r0, [r0], #-0
    6d8c:	001a2c0b 	andseq	r2, sl, fp, lsl #24
    6d90:	6f2c0300 	svcvs	0x002c0300
    6d94:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    6d98:	001a320b 	andseq	r3, sl, fp, lsl #4
    6d9c:	6f2d0300 	svcvs	0x002d0300
    6da0:	1c000000 	stcne	0, cr0, [r0], {-0}
    6da4:	001a380b 	andseq	r3, sl, fp, lsl #16
    6da8:	6f2e0300 	svcvs	0x002e0300
    6dac:	20000000 	andcs	r0, r0, r0
    6db0:	5254480a 	subspl	r4, r4, #655360	; 0xa0000
    6db4:	6f2f0300 	svcvs	0x002f0300
    6db8:	24000000 	strcs	r0, [r0], #-0
    6dbc:	52544c0a 	subspl	r4, r4, #2560	; 0xa00
    6dc0:	6f300300 	svcvs	0x00300300
    6dc4:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    6dc8:	0011550b 	andseq	r5, r1, fp, lsl #10
    6dcc:	6f310300 	svcvs	0x00310300
    6dd0:	2c000000 	stccs	0, cr0, [r0], {-0}
    6dd4:	00115a0b 	andseq	r5, r1, fp, lsl #20
    6dd8:	6f320300 	svcvs	0x00320300
    6ddc:	30000000 	andcc	r0, r0, r0
    6de0:	00115f0b 	andseq	r5, r1, fp, lsl #30
    6de4:	6f330300 	svcvs	0x00330300
    6de8:	34000000 	strcc	r0, [r0], #-0
    6dec:	0016c50b 	andseq	ip, r6, fp, lsl #10
    6df0:	6f340300 	svcvs	0x00340300
    6df4:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    6df8:	0018070b 	andseq	r0, r8, fp, lsl #14
    6dfc:	6f350300 	svcvs	0x00350300
    6e00:	3c000000 	stccc	0, cr0, [r0], {-0}
    6e04:	00180c0b 	andseq	r0, r8, fp, lsl #24
    6e08:	6f360300 	svcvs	0x00360300
    6e0c:	40000000 	andmi	r0, r0, r0
    6e10:	0018110b 	andseq	r1, r8, fp, lsl #2
    6e14:	6f370300 	svcvs	0x00370300
    6e18:	44000000 	strmi	r0, [r0], #-0
    6e1c:	0018160b 	andseq	r1, r8, fp, lsl #12
    6e20:	6f380300 	svcvs	0x00380300
    6e24:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    6e28:	0052440a 	subseq	r4, r2, sl, lsl #8
    6e2c:	006f3903 	rsbeq	r3, pc, r3, lsl #18
    6e30:	004c0000 	subeq	r0, ip, r0
    6e34:	00160604 	andseq	r0, r6, r4, lsl #12
    6e38:	ca3a0300 	bgt	e87a40 <__Stack_Size+0xe87640>
    6e3c:	02000000 	andeq	r0, r0, #0
    6e40:	061a0704 	ldreq	r0, [sl], -r4, lsl #14
    6e44:	14090000 	strne	r0, [r9], #-0
    6e48:	02241a04 	eoreq	r1, r4, #4, 20	; 0x4000
    6e4c:	860b0000 	strhi	r0, [fp], -r0
    6e50:	04000017 	streq	r0, [r0], #-23
    6e54:	00003a1c 	andeq	r3, r0, ip, lsl sl
    6e58:	f60b0000 			; <UNDEFINED> instruction: 0xf60b0000
    6e5c:	04000013 	streq	r0, [r0], #-19
    6e60:	0000bf1d 	andeq	fp, r0, sp, lsl pc
    6e64:	270b0400 	strcs	r0, [fp, -r0, lsl #8]
    6e68:	04000015 	streq	r0, [r0], #-21
    6e6c:	0000bf1e 	andeq	fp, r0, lr, lsl pc
    6e70:	b70b0500 	strlt	r0, [fp, -r0, lsl #10]
    6e74:	04000019 	streq	r0, [r0], #-25
    6e78:	00003a1f 	andeq	r3, r0, pc, lsl sl
    6e7c:	360b0800 	strcc	r0, [fp], -r0, lsl #16
    6e80:	04000018 	streq	r0, [r0], #-24
    6e84:	00003a20 	andeq	r3, r0, r0, lsr #20
    6e88:	700b0c00 	andvc	r0, fp, r0, lsl #24
    6e8c:	04000015 	streq	r0, [r0], #-21
    6e90:	00005e21 	andeq	r5, r0, r1, lsr #28
    6e94:	04001000 	streq	r1, [r0], #-0
    6e98:	00001331 	andeq	r1, r0, r1, lsr r3
    6e9c:	01d32204 	bicseq	r2, r3, r4, lsl #4
    6ea0:	630c0000 	movwvs	r0, #49152	; 0xc000
    6ea4:	01000023 	tsteq	r0, r3, lsr #32
    6ea8:	00245482 	eoreq	r5, r4, r2, lsl #9
    6eac:	00005808 	andeq	r5, r0, r8, lsl #16
    6eb0:	b19c0100 	orrslt	r0, ip, r0, lsl #2
    6eb4:	0d000002 	stceq	0, cr0, [r0, #-8]
    6eb8:	000021ad 	andeq	r2, r0, sp, lsr #3
    6ebc:	02b18201 	adcseq	r8, r1, #268435456	; 0x10000000
    6ec0:	0e740000 	cdpeq	0, 7, cr0, cr4, cr0, {0}
    6ec4:	760e0000 	strvc	r0, [lr], -r0
    6ec8:	46080024 	strmi	r0, [r8], -r4, lsr #32
    6ecc:	6d00000b 	stcvs	0, cr0, [r0, #-44]	; 0xffffffd4
    6ed0:	0f000002 	svceq	0x00000002
    6ed4:	31015101 	tstcc	r1, r1, lsl #2
    6ed8:	0350010f 	cmpeq	r0, #-1073741821	; 0xc0000003
    6edc:	0002000a 	andeq	r0, r2, sl
    6ee0:	0024860e 	eoreq	r8, r4, lr, lsl #12
    6ee4:	000b4608 	andeq	r4, fp, r8, lsl #12
    6ee8:	00028700 	andeq	r8, r2, r0, lsl #14
    6eec:	51010f00 	tstpl	r1, r0, lsl #30
    6ef0:	010f3101 	tsteq	pc, r1, lsl #2
    6ef4:	000a0350 	andeq	r0, sl, r0, asr r3
    6ef8:	960e0004 	strls	r0, [lr], -r4
    6efc:	46080024 	strmi	r0, [r8], -r4, lsr #32
    6f00:	a100000b 	tstge	r0, fp
    6f04:	0f000002 	svceq	0x00000002
    6f08:	31015101 	tstcc	r1, r1, lsl #2
    6f0c:	0350010f 	cmpeq	r0, #-1073741821	; 0xc0000003
    6f10:	0080000a 	addeq	r0, r0, sl
    6f14:	0024a410 	eoreq	sl, r4, r0, lsl r4
    6f18:	000b4608 	andeq	r4, fp, r8, lsl #12
    6f1c:	51010f00 	tstpl	r1, r0, lsl #30
    6f20:	00003001 	andeq	r3, r0, r1
    6f24:	01c10411 	biceq	r0, r1, r1, lsl r4
    6f28:	070c0000 	streq	r0, [ip, -r0]
    6f2c:	01000014 	tsteq	r0, r4, lsl r0
    6f30:	0024acae 	eoreq	sl, r4, lr, lsr #25
    6f34:	00004808 	andeq	r4, r0, r8, lsl #16
    6f38:	059c0100 	ldreq	r0, [ip, #256]	; 0x100
    6f3c:	12000003 	andne	r0, r0, #3
    6f40:	000021ad 	andeq	r2, r0, sp, lsr #3
    6f44:	02b1ae01 	adcseq	sl, r1, #1, 28
    6f48:	50010000 	andpl	r0, r1, r0
    6f4c:	00224112 	eoreq	r4, r2, r2, lsl r1
    6f50:	05ae0100 	streq	r0, [lr, #256]!	; 0x100
    6f54:	01000003 	tsteq	r0, r3
    6f58:	21b21351 			; <UNDEFINED> instruction: 0x21b21351
    6f5c:	b0010000 	andlt	r0, r1, r0
    6f60:	0000003a 	andeq	r0, r0, sl, lsr r0
    6f64:	00000ed2 	ldrdeq	r0, [r0], -r2
    6f68:	00240c13 	eoreq	r0, r4, r3, lsl ip
    6f6c:	5eb10100 	frdpls	f0, f1, f0
    6f70:	5f000000 	svcpl	0x00000000
    6f74:	0000000f 	andeq	r0, r0, pc
    6f78:	02240411 	eoreq	r0, r4, #285212672	; 0x11000000
    6f7c:	a30c0000 	movwge	r0, #49152	; 0xc000
    6f80:	01000016 	tsteq	r0, r6, lsl r0
    6f84:	0024f4eb 	eoreq	pc, r4, fp, ror #9
    6f88:	00001208 	andeq	r1, r0, r8, lsl #4
    6f8c:	2e9c0100 	fmlcse	f0, f4, f0
    6f90:	12000003 	andne	r0, r0, #3
    6f94:	00002241 	andeq	r2, r0, r1, asr #4
    6f98:	0305eb01 	movweq	lr, #23297	; 0x5b01
    6f9c:	50010000 	andpl	r0, r1, r0
    6fa0:	13c81400 	bicne	r1, r8, #0, 8
    6fa4:	0a010000 	beq	46fac <__Stack_Size+0x46bac>
    6fa8:	00250601 	eoreq	r0, r5, r1, lsl #12
    6fac:	00001208 	andeq	r1, r0, r8, lsl #4
    6fb0:	619c0100 	orrsvs	r0, ip, r0, lsl #2
    6fb4:	15000003 	strne	r0, [r0, #-3]
    6fb8:	000021ad 	andeq	r2, r0, sp, lsr #3
    6fbc:	b1010a01 	tstlt	r1, r1, lsl #20
    6fc0:	01000002 	tsteq	r0, r2
    6fc4:	11241550 			; <UNDEFINED> instruction: 0x11241550
    6fc8:	0a010000 	beq	46fd0 <__Stack_Size+0x46bd0>
    6fcc:	0000bf01 	andeq	fp, r0, r1, lsl #30
    6fd0:	00510100 	subseq	r0, r1, r0, lsl #2
    6fd4:	00251c14 	eoreq	r1, r5, r4, lsl ip
    6fd8:	01260100 			; <UNDEFINED> instruction: 0x01260100
    6fdc:	08002518 	stmdaeq	r0, {r3, r4, r8, sl, sp}
    6fe0:	00000012 	andeq	r0, r0, r2, lsl r0
    6fe4:	03949c01 	orrseq	r9, r4, #256	; 0x100
    6fe8:	ad150000 	ldcge	0, cr0, [r5, #-0]
    6fec:	01000021 	tsteq	r0, r1, lsr #32
    6ff0:	02b10126 	adcseq	r0, r1, #-2147483639	; 0x80000009
    6ff4:	50010000 	andpl	r0, r1, r0
    6ff8:	00112415 	andseq	r2, r1, r5, lsl r4
    6ffc:	01260100 			; <UNDEFINED> instruction: 0x01260100
    7000:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    7004:	14005101 	strne	r5, [r0], #-257	; 0x101
    7008:	0000170a 	andeq	r1, r0, sl, lsl #14
    700c:	2a014701 	bcs	58c18 <__Stack_Size+0x58818>
    7010:	12080025 	andne	r0, r8, #37	; 0x25
    7014:	01000000 	mrseq	r0, (UNDEF: 0)
    7018:	0003e79c 	muleq	r3, ip, r7
    701c:	21ad1500 			; <UNDEFINED> instruction: 0x21ad1500
    7020:	47010000 	strmi	r0, [r1, -r0]
    7024:	0002b101 	andeq	fp, r2, r1, lsl #2
    7028:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    702c:	000024f4 	strdeq	r2, [r0], -r4
    7030:	4c014701 	stcmi	7, cr4, [r1], {1}
    7034:	84000000 	strhi	r0, [r0], #-0
    7038:	1500000f 	strne	r0, [r0, #-15]
    703c:	00001124 	andeq	r1, r0, r4, lsr #2
    7040:	bf014701 	svclt	0x00014701
    7044:	01000000 	mrseq	r0, (UNDEF: 0)
    7048:	24fb1752 	ldrbtcs	r1, [fp], #1874	; 0x752
    704c:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    7050:	00005e01 	andeq	r5, r0, r1, lsl #28
    7054:	000fa500 	andeq	sl, pc, r0, lsl #10
    7058:	dc140000 	ldcle	0, cr0, [r4], {-0}
    705c:	01000015 	tsteq	r0, r5, lsl r0
    7060:	253c0166 	ldrcs	r0, [ip, #-358]!	; 0x166
    7064:	000a0800 	andeq	r0, sl, r0, lsl #16
    7068:	9c010000 	stcls	0, cr0, [r1], {-0}
    706c:	0000040c 	andeq	r0, r0, ip, lsl #8
    7070:	0021ad15 	eoreq	sl, r1, r5, lsl sp
    7074:	01660100 	cmneq	r6, r0, lsl #2
    7078:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    707c:	18005001 	stmdane	r0, {r0, ip, lr}
    7080:	00001902 	andeq	r1, r0, r2, lsl #18
    7084:	94017601 	strls	r7, [r1], #-1537	; 0x601
    7088:	46000000 	strmi	r0, [r0], -r0
    708c:	08080025 	stmdaeq	r8, {r0, r2, r5}
    7090:	01000000 	mrseq	r0, (UNDEF: 0)
    7094:	0004479c 	muleq	r4, ip, r7
    7098:	21ad1600 			; <UNDEFINED> instruction: 0x21ad1600
    709c:	76010000 	strvc	r0, [r1], -r0
    70a0:	0002b101 	andeq	fp, r2, r1, lsl #2
    70a4:	000feb00 	andeq	lr, pc, r0, lsl #22
    70a8:	241c1700 	ldrcs	r1, [ip], #-1792	; 0x700
    70ac:	78010000 	stmdavc	r1, {}	; <UNPREDICTABLE>
    70b0:	00009401 	andeq	r9, r0, r1, lsl #8
    70b4:	00100c00 	andseq	r0, r0, r0, lsl #24
    70b8:	80140000 	andshi	r0, r4, r0
    70bc:	01000016 	tsteq	r0, r6, lsl r0
    70c0:	254e0194 	strbcs	r0, [lr, #-404]	; 0x194
    70c4:	000a0800 	andeq	r0, sl, r0, lsl #16
    70c8:	9c010000 	stcls	0, cr0, [r1], {-0}
    70cc:	0000046c 	andeq	r0, r0, ip, ror #8
    70d0:	0021ad15 	eoreq	sl, r1, r5, lsl sp
    70d4:	01940100 	orrseq	r0, r4, r0, lsl #2
    70d8:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    70dc:	18005001 	stmdane	r0, {r0, ip, lr}
    70e0:	000017a0 	andeq	r1, r0, r0, lsr #15
    70e4:	9401a401 	strls	sl, [r1], #-1025	; 0x401
    70e8:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    70ec:	08080025 	stmdaeq	r8, {r0, r2, r5}
    70f0:	01000000 	mrseq	r0, (UNDEF: 0)
    70f4:	0004a79c 	muleq	r4, ip, r7
    70f8:	21ad1600 			; <UNDEFINED> instruction: 0x21ad1600
    70fc:	a4010000 	strge	r0, [r1], #-0
    7100:	0002b101 	andeq	fp, r2, r1, lsl #2
    7104:	00103100 	andseq	r3, r0, r0, lsl #2
    7108:	241c1700 	ldrcs	r1, [ip], #-1792	; 0x700
    710c:	a6010000 	strge	r0, [r1], -r0
    7110:	00009401 	andeq	r9, r0, r1, lsl #8
    7114:	00105200 	andseq	r5, r0, r0, lsl #4
    7118:	10140000 	andsne	r0, r4, r0
    711c:	01000014 	tsteq	r0, r4, lsl r0
    7120:	256001c4 	strbcs	r0, [r0, #-452]!	; 0x1c4
    7124:	00120800 	andseq	r0, r2, r0, lsl #16
    7128:	9c010000 	stcls	0, cr0, [r1], {-0}
    712c:	000004da 	ldrdeq	r0, [r0], -sl
    7130:	0021ad15 	eoreq	sl, r1, r5, lsl sp
    7134:	01c40100 	biceq	r0, r4, r0, lsl #2
    7138:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    713c:	24155001 	ldrcs	r5, [r5], #-1
    7140:	01000011 	tsteq	r0, r1, lsl r0
    7144:	00bf01c4 	adcseq	r0, pc, r4, asr #3
    7148:	51010000 	mrspl	r0, (UNDEF: 1)
    714c:	22921800 	addscs	r1, r2, #0, 16
    7150:	df010000 	svcle	0x00010000
    7154:	00009401 	andeq	r9, r0, r1, lsl #8
    7158:	00257200 	eoreq	r7, r5, r0, lsl #4
    715c:	00000808 	andeq	r0, r0, r8, lsl #16
    7160:	159c0100 	ldrne	r0, [ip, #256]	; 0x100
    7164:	16000005 	strne	r0, [r0], -r5
    7168:	000021ad 	andeq	r2, r0, sp, lsr #3
    716c:	b101df01 	tstlt	r1, r1, lsl #30
    7170:	77000002 	strvc	r0, [r0, -r2]
    7174:	17000010 	smladne	r0, r0, r0, r0
    7178:	0000241c 	andeq	r2, r0, ip, lsl r4
    717c:	9401e101 	strls	lr, [r1], #-257	; 0x101
    7180:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    7184:	00000010 	andeq	r0, r0, r0, lsl r0
    7188:	0022f214 	eoreq	pc, r2, r4, lsl r2	; <UNPREDICTABLE>
    718c:	02000100 	andeq	r0, r0, #0, 2
    7190:	0800257a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, sl, sp}
    7194:	00000010 	andeq	r0, r0, r0, lsl r0
    7198:	056a9c01 	strbeq	r9, [sl, #-3073]!	; 0xc01
    719c:	ad150000 	ldcge	0, cr0, [r5, #-0]
    71a0:	01000021 	tsteq	r0, r1, lsr #32
    71a4:	02b10200 	adcseq	r0, r1, #0, 4
    71a8:	50010000 	andpl	r0, r1, r0
    71ac:	00223a16 	eoreq	r3, r2, r6, lsl sl
    71b0:	02000100 	andeq	r0, r0, #0, 2
    71b4:	0000005e 	andeq	r0, r0, lr, asr r0
    71b8:	000010bf 	strheq	r1, [r0], -pc	; <UNPREDICTABLE>
    71bc:	0021b217 	eoreq	fp, r1, r7, lsl r2
    71c0:	02020100 	andeq	r0, r2, #0, 2
    71c4:	0000003a 	andeq	r0, r0, sl, lsr r0
    71c8:	000010e0 	andeq	r1, r0, r0, ror #1
    71cc:	00240c17 	eoreq	r0, r4, r7, lsl ip
    71d0:	02030100 	andeq	r0, r3, #0, 2
    71d4:	0000003a 	andeq	r0, r0, sl, lsr r0
    71d8:	000010ff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    71dc:	24e41400 	strbtcs	r1, [r4], #1024	; 0x400
    71e0:	1f010000 	svcne	0x00010000
    71e4:	00258a02 	eoreq	r8, r5, r2, lsl #20
    71e8:	00001208 	andeq	r1, r0, r8, lsl #4
    71ec:	9d9c0100 	ldflss	f0, [ip]
    71f0:	15000005 	strne	r0, [r0, #-5]
    71f4:	000021ad 	andeq	r2, r0, sp, lsr #3
    71f8:	b1021f01 	tstlt	r2, r1, lsl #30
    71fc:	01000002 	tsteq	r0, r2
    7200:	11241550 			; <UNDEFINED> instruction: 0x11241550
    7204:	1f010000 	svcne	0x00010000
    7208:	0000bf02 	andeq	fp, r0, r2, lsl #30
    720c:	00510100 	subseq	r0, r1, r0, lsl #2
    7210:	001ac014 	andseq	ip, sl, r4, lsl r0
    7214:	025a0100 	subseq	r0, sl, #0, 2
    7218:	0800259c 	stmdaeq	r0, {r2, r3, r4, r7, r8, sl, sp}
    721c:	00000084 	andeq	r0, r0, r4, lsl #1
    7220:	06129c01 	ldreq	r9, [r2], -r1, lsl #24
    7224:	ad150000 	ldcge	0, cr0, [r5, #-0]
    7228:	01000021 	tsteq	r0, r1, lsr #32
    722c:	02b1025a 	adcseq	r0, r1, #-1610612731	; 0xa0000005
    7230:	50010000 	andpl	r0, r1, r0
    7234:	001c6516 	andseq	r6, ip, r6, lsl r5
    7238:	025a0100 	subseq	r0, sl, #0, 2
    723c:	0000005e 	andeq	r0, r0, lr, asr r0
    7240:	00001113 	andeq	r1, r0, r3, lsl r1
    7244:	00231816 	eoreq	r1, r3, r6, lsl r8
    7248:	025a0100 	subseq	r0, sl, #0, 2
    724c:	0000005e 	andeq	r0, r0, lr, asr r0
    7250:	00001166 	andeq	r1, r0, r6, ror #2
    7254:	00247516 	eoreq	r7, r4, r6, lsl r5
    7258:	025a0100 	subseq	r0, sl, #0, 2
    725c:	0000005e 	andeq	r0, r0, lr, asr r0
    7260:	000011b9 			; <UNDEFINED> instruction: 0x000011b9
    7264:	0021b217 	eoreq	fp, r1, r7, lsl r2
    7268:	025c0100 	subseq	r0, ip, #0, 2
    726c:	0000003a 	andeq	r0, r0, sl, lsr r0
    7270:	000011f3 	strdeq	r1, [r0], -r3
    7274:	00240c17 	eoreq	r0, r4, r7, lsl ip
    7278:	025c0100 	subseq	r0, ip, #0, 2
    727c:	0000003a 	andeq	r0, r0, sl, lsr r0
    7280:	000012ce 	andeq	r1, r0, lr, asr #5
    7284:	23351400 	teqcs	r5, #0, 8
    7288:	bf010000 	svclt	0x00010000
    728c:	00262002 	eoreq	r2, r6, r2
    7290:	00001208 	andeq	r1, r0, r8, lsl #4
    7294:	459c0100 	ldrmi	r0, [ip, #256]	; 0x100
    7298:	15000006 	strne	r0, [r0, #-6]
    729c:	000021ad 	andeq	r2, r0, sp, lsr #3
    72a0:	b102bf01 	tstlt	r2, r1, lsl #30
    72a4:	01000002 	tsteq	r0, r2
    72a8:	11241550 			; <UNDEFINED> instruction: 0x11241550
    72ac:	bf010000 	svclt	0x00010000
    72b0:	0000bf02 	andeq	fp, r0, r2, lsl #30
    72b4:	00510100 	subseq	r0, r1, r0, lsl #2
    72b8:	001c3118 	andseq	r3, ip, r8, lsl r1
    72bc:	02d80100 	sbcseq	r0, r8, #0, 2
    72c0:	0000004c 	andeq	r0, r0, ip, asr #32
    72c4:	08002632 	stmdaeq	r0, {r1, r4, r5, r9, sl, sp}
    72c8:	00000006 	andeq	r0, r0, r6
    72cc:	06709c01 	ldrbteq	r9, [r0], -r1, lsl #24
    72d0:	ad160000 	ldcge	0, cr0, [r6, #-0]
    72d4:	01000021 	tsteq	r0, r1, lsr #32
    72d8:	02b102d8 	adcseq	r0, r1, #216, 4	; 0x8000000d
    72dc:	14330000 	ldrtne	r0, [r3], #-0
    72e0:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    72e4:	00002527 	andeq	r2, r0, r7, lsr #10
    72e8:	3a02e701 	bcc	c0ef4 <__Stack_Size+0xc0af4>
    72ec:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    72f0:	0c080026 	stceq	0, cr0, [r8], {38}	; 0x26
    72f4:	01000000 	mrseq	r0, (UNDEF: 0)
    72f8:	231d149c 	tstcs	sp, #156, 8	; 0x9c000000
    72fc:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    7300:	00264402 	eoreq	r4, r6, r2, lsl #8
    7304:	00001208 	andeq	r1, r0, r8, lsl #4
    7308:	b99c0100 	ldmiblt	ip, {r8}
    730c:	15000006 	strne	r0, [r0, #-6]
    7310:	000021ad 	andeq	r2, r0, sp, lsr #3
    7314:	b102f801 	tstlt	r2, r1, lsl #16	; <UNPREDICTABLE>
    7318:	01000002 	tsteq	r0, r2
    731c:	11241550 			; <UNDEFINED> instruction: 0x11241550
    7320:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    7324:	0000bf02 	andeq	fp, r0, r2, lsl #30
    7328:	00510100 	subseq	r0, r1, r0, lsl #2
    732c:	00238e14 	eoreq	r8, r3, r4, lsl lr
    7330:	03150100 	tsteq	r5, #0, 2
    7334:	08002656 	stmdaeq	r0, {r1, r2, r4, r6, r9, sl, sp}
    7338:	00000012 	andeq	r0, r0, r2, lsl r0
    733c:	06ec9c01 	strbteq	r9, [ip], r1, lsl #24
    7340:	ad150000 	ldcge	0, cr0, [r5, #-0]
    7344:	01000021 	tsteq	r0, r1, lsr #32
    7348:	02b10315 	adcseq	r0, r1, #1409286144	; 0x54000000
    734c:	50010000 	andpl	r0, r1, r0
    7350:	00112415 	andseq	r2, r1, r5, lsl r4
    7354:	03150100 	tsteq	r5, #0, 2
    7358:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    735c:	14005101 	strne	r5, [r0], #-257	; 0x101
    7360:	000023a6 	andeq	r2, r0, r6, lsr #7
    7364:	68034d01 	stmdavs	r3, {r0, r8, sl, fp, lr}
    7368:	0c080026 	stceq	0, cr0, [r8], {38}	; 0x26
    736c:	01000000 	mrseq	r0, (UNDEF: 0)
    7370:	0007319c 	muleq	r7, ip, r1
    7374:	21ad1500 			; <UNDEFINED> instruction: 0x21ad1500
    7378:	4d010000 	stcmi	0, cr0, [r1, #-0]
    737c:	0002b103 	andeq	fp, r2, r3, lsl #2
    7380:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    7384:	00002502 	andeq	r2, r0, r2, lsl #10
    7388:	3a034d01 	bcc	da794 <__Stack_Size+0xda394>
    738c:	54000000 	strpl	r0, [r0], #-0
    7390:	17000014 	smladne	r0, r4, r0, r0
    7394:	00002311 	andeq	r2, r0, r1, lsl r3
    7398:	3a034f01 	bcc	dafa4 <__Stack_Size+0xdaba4>
    739c:	75000000 	strvc	r0, [r0, #-0]
    73a0:	00000014 	andeq	r0, r0, r4, lsl r0
    73a4:	00236e14 	eoreq	r6, r3, r4, lsl lr
    73a8:	036a0100 	cmneq	sl, #0, 2
    73ac:	08002674 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, sp}
    73b0:	00000012 	andeq	r0, r0, r2, lsl r0
    73b4:	07649c01 	strbeq	r9, [r4, -r1, lsl #24]!
    73b8:	ad150000 	ldcge	0, cr0, [r5, #-0]
    73bc:	01000021 	tsteq	r0, r1, lsr #32
    73c0:	02b1036a 	adcseq	r0, r1, #-1476395007	; 0xa8000001
    73c4:	50010000 	andpl	r0, r1, r0
    73c8:	00112415 	andseq	r2, r1, r5, lsl r4
    73cc:	036a0100 	cmneq	sl, #0, 2
    73d0:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    73d4:	14005101 	strne	r5, [r0], #-257	; 0x101
    73d8:	00002484 	andeq	r2, r0, r4, lsl #9
    73dc:	86038701 	strhi	r8, [r3], -r1, lsl #14
    73e0:	12080026 	andne	r0, r8, #38	; 0x26
    73e4:	01000000 	mrseq	r0, (UNDEF: 0)
    73e8:	0007979c 	muleq	r7, ip, r7
    73ec:	21ad1500 			; <UNDEFINED> instruction: 0x21ad1500
    73f0:	87010000 	strhi	r0, [r1, -r0]
    73f4:	0002b103 	andeq	fp, r2, r3, lsl #2
    73f8:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    73fc:	00001124 	andeq	r1, r0, r4, lsr #2
    7400:	bf038701 	svclt	0x00038701
    7404:	01000000 	mrseq	r0, (UNDEF: 0)
    7408:	d0180051 	andsle	r0, r8, r1, asr r0
    740c:	01000021 	tsteq	r0, r1, lsr #32
    7410:	009403a2 	addseq	r0, r4, r2, lsr #7
    7414:	26980000 	ldrcs	r0, [r8], r0
    7418:	00080800 	andeq	r0, r8, r0, lsl #16
    741c:	9c010000 	stcls	0, cr0, [r1], {-0}
    7420:	000007d2 	ldrdeq	r0, [r0], -r2
    7424:	0021ad16 	eoreq	sl, r1, r6, lsl sp
    7428:	03a20100 			; <UNDEFINED> instruction: 0x03a20100
    742c:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    7430:	0000149f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    7434:	00241c17 	eoreq	r1, r4, r7, lsl ip
    7438:	03a40100 			; <UNDEFINED> instruction: 0x03a40100
    743c:	00000094 	muleq	r0, r4, r0
    7440:	000014c0 	andeq	r1, r0, r0, asr #9
    7444:	245b1400 	ldrbcs	r1, [fp], #-1024	; 0x400
    7448:	e2010000 	and	r0, r1, #0
    744c:	0026a003 	eoreq	sl, r6, r3
    7450:	00005408 	andeq	r5, r0, r8, lsl #8
    7454:	579c0100 	ldrpl	r0, [ip, r0, lsl #2]
    7458:	15000008 	strne	r0, [r0, #-8]
    745c:	000021ad 	andeq	r2, r0, sp, lsr #3
    7460:	b103e201 	tstlt	r3, r1, lsl #4
    7464:	01000002 	tsteq	r0, r2
    7468:	1c651650 	stclne	6, cr1, [r5], #-320	; 0xfffffec0
    746c:	e2010000 	and	r0, r1, #0
    7470:	00005e03 	andeq	r5, r0, r3, lsl #28
    7474:	0014e700 	andseq	lr, r4, r0, lsl #14
    7478:	23181600 	tstcs	r8, #0, 12
    747c:	e2010000 	and	r0, r1, #0
    7480:	00005e03 	andeq	r5, r0, r3, lsl #28
    7484:	00150800 	andseq	r0, r5, r0, lsl #16
    7488:	24751600 	ldrbtcs	r1, [r5], #-1536	; 0x600
    748c:	e2010000 	and	r0, r1, #0
    7490:	00005e03 	andeq	r5, r0, r3, lsl #28
    7494:	00152900 	andseq	r2, r5, r0, lsl #18
    7498:	21b21700 			; <UNDEFINED> instruction: 0x21b21700
    749c:	e4010000 	str	r0, [r1], #-0
    74a0:	00003a03 	andeq	r3, r0, r3, lsl #20
    74a4:	00156300 	andseq	r6, r5, r0, lsl #6
    74a8:	240c1700 	strcs	r1, [ip], #-1792	; 0x700
    74ac:	e4010000 	str	r0, [r1], #-0
    74b0:	00003a03 	andeq	r3, r0, r3, lsl #20
    74b4:	0015d000 	andseq	sp, r5, r0
    74b8:	24141700 	ldrcs	r1, [r4], #-1792	; 0x700
    74bc:	e4010000 	str	r0, [r1], #-0
    74c0:	00003a03 	andeq	r3, r0, r3, lsl #20
    74c4:	0016b300 	andseq	fp, r6, r0, lsl #6
    74c8:	26140000 	ldrcs	r0, [r4], -r0
    74cc:	01000024 	tsteq	r0, r4, lsr #32
    74d0:	26f40426 	ldrbtcs	r0, [r4], r6, lsr #8
    74d4:	00100800 	andseq	r0, r0, r0, lsl #16
    74d8:	9c010000 	stcls	0, cr0, [r1], {-0}
    74dc:	000008ac 	andeq	r0, r0, ip, lsr #17
    74e0:	0021ad15 	eoreq	sl, r1, r5, lsl sp
    74e4:	04260100 	strteq	r0, [r6], #-256	; 0x100
    74e8:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    74ec:	8f165001 	svchi	0x00165001
    74f0:	01000010 	tsteq	r0, r0, lsl r0
    74f4:	005e0426 	subseq	r0, lr, r6, lsr #8
    74f8:	16da0000 	ldrbne	r0, [sl], r0
    74fc:	b2170000 	andslt	r0, r7, #0
    7500:	01000021 	tsteq	r0, r1, lsr #32
    7504:	003a0428 	eorseq	r0, sl, r8, lsr #8
    7508:	16fb0000 	ldrbtne	r0, [fp], r0
    750c:	0c170000 	ldceq	0, cr0, [r7], {-0}
    7510:	01000024 	tsteq	r0, r4, lsr #32
    7514:	003a0429 	eorseq	r0, sl, r9, lsr #8
    7518:	171a0000 	ldrne	r0, [sl, -r0]
    751c:	14000000 	strne	r0, [r0], #-0
    7520:	0000234d 	andeq	r2, r0, sp, asr #6
    7524:	04044a01 	streq	r4, [r4], #-2561	; 0xa01
    7528:	04080027 	streq	r0, [r8], #-39	; 0x27
    752c:	01000000 	mrseq	r0, (UNDEF: 0)
    7530:	0008ed9c 	muleq	r8, ip, sp
    7534:	21ad1500 			; <UNDEFINED> instruction: 0x21ad1500
    7538:	4a010000 	bmi	47540 <__Stack_Size+0x47140>
    753c:	0002b104 	andeq	fp, r2, r4, lsl #2
    7540:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7544:	000024a5 	andeq	r2, r0, r5, lsr #9
    7548:	5e044a01 	vmlapl.f32	s8, s8, s2
    754c:	01000000 	mrseq	r0, (UNDEF: 0)
    7550:	235c1551 	cmpcs	ip, #339738624	; 0x14400000
    7554:	4a010000 	bmi	4755c <__Stack_Size+0x4715c>
    7558:	00004c04 	andeq	r4, r0, r4, lsl #24
    755c:	00520100 	subseq	r0, r2, r0, lsl #2
    7560:	0023d618 	eoreq	sp, r3, r8, lsl r6
    7564:	04620100 	strbteq	r0, [r2], #-256	; 0x100
    7568:	0000004c 	andeq	r0, r0, ip, asr #32
    756c:	08002708 	stmdaeq	r0, {r3, r8, r9, sl, sp}
    7570:	00000008 	andeq	r0, r0, r8
    7574:	09289c01 	stmdbeq	r8!, {r0, sl, fp, ip, pc}
    7578:	ad160000 	ldcge	0, cr0, [r6, #-0]
    757c:	01000021 	tsteq	r0, r1, lsr #32
    7580:	02b10462 	adcseq	r0, r1, #1644167168	; 0x62000000
    7584:	172e0000 	strne	r0, [lr, -r0]!
    7588:	a5160000 	ldrge	r0, [r6, #-0]
    758c:	01000024 	tsteq	r0, r4, lsr #32
    7590:	005e0462 	subseq	r0, lr, r2, ror #8
    7594:	174f0000 	strbne	r0, [pc, -r0]
    7598:	14000000 	strne	r0, [r0], #-0
    759c:	000021ba 			; <UNDEFINED> instruction: 0x000021ba
    75a0:	10048401 	andne	r8, r4, r1, lsl #8
    75a4:	10080027 	andne	r0, r8, r7, lsr #32
    75a8:	01000000 	mrseq	r0, (UNDEF: 0)
    75ac:	00096d9c 	muleq	r9, ip, sp
    75b0:	21ad1500 			; <UNDEFINED> instruction: 0x21ad1500
    75b4:	84010000 	strhi	r0, [r1], #-0
    75b8:	0002b104 	andeq	fp, r2, r4, lsl #2
    75bc:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    75c0:	00002448 	andeq	r2, r0, r8, asr #8
    75c4:	3a048401 	bcc	1285d0 <__Stack_Size+0x1281d0>
    75c8:	70000000 	andvc	r0, r0, r0
    75cc:	17000017 	smladne	r0, r7, r0, r0
    75d0:	00002311 	andeq	r2, r0, r1, lsl r3
    75d4:	3a048601 	bcc	128de0 <__Stack_Size+0x1289e0>
    75d8:	91000000 	mrsls	r0, (UNDEF: 0)
    75dc:	00000017 	andeq	r0, r0, r7, lsl r0
    75e0:	00225014 	eoreq	r5, r2, r4, lsl r0
    75e4:	04a10100 	strteq	r0, [r1], #256	; 0x100
    75e8:	08002720 	stmdaeq	r0, {r5, r8, r9, sl, sp}
    75ec:	00000006 	andeq	r0, r0, r6
    75f0:	09ae9c01 	stmibeq	lr!, {r0, sl, fp, ip, pc}
    75f4:	ad150000 	ldcge	0, cr0, [r5, #-0]
    75f8:	01000021 	tsteq	r0, r1, lsr #32
    75fc:	02b104a1 	adcseq	r0, r1, #-1593835520	; 0xa1000000
    7600:	50010000 	andpl	r0, r1, r0
    7604:	0022e415 	eoreq	lr, r2, r5, lsl r4
    7608:	04a10100 	strteq	r0, [r1], #256	; 0x100
    760c:	0000004c 	andeq	r0, r0, ip, asr #32
    7610:	c9155101 	ldmdbgt	r5, {r0, r8, ip, lr}
    7614:	01000023 	tsteq	r0, r3, lsr #32
    7618:	004c04a2 	subeq	r0, ip, r2, lsr #9
    761c:	52010000 	andpl	r0, r1, #0
    7620:	22b11400 	adcscs	r1, r1, #0, 8
    7624:	cb010000 	blgt	4762c <__Stack_Size+0x4722c>
    7628:	00272604 	eoreq	r2, r7, r4, lsl #12
    762c:	00000c08 	andeq	r0, r0, r8, lsl #24
    7630:	f39c0100 	vaddw.u16	q0, q6, d0
    7634:	15000009 	strne	r0, [r0, #-9]
    7638:	000021ad 	andeq	r2, r0, sp, lsr #3
    763c:	b104cb01 	tstlt	r4, r1, lsl #22
    7640:	01000002 	tsteq	r0, r2
    7644:	1c651650 	stclne	6, cr1, [r5], #-320	; 0xfffffec0
    7648:	cb010000 	blgt	47650 <__Stack_Size+0x47250>
    764c:	00005e04 	andeq	r5, r0, r4, lsl #28
    7650:	0017c600 	andseq	ip, r7, r0, lsl #12
    7654:	23111700 	tstcs	r1, #0, 14
    7658:	cd010000 	stcgt	0, cr0, [r1, #-0]
    765c:	00003a04 	andeq	r3, r0, r4, lsl #20
    7660:	0017e700 	andseq	lr, r7, r0, lsl #14
    7664:	cb140000 	blgt	50766c <__Stack_Size+0x50726c>
    7668:	01000024 	tsteq	r0, r4, lsr #32
    766c:	273204e5 	ldrcs	r0, [r2, -r5, ror #9]!
    7670:	001a0800 	andseq	r0, sl, r0, lsl #16
    7674:	9c010000 	stcls	0, cr0, [r1], {-0}
    7678:	00000a18 	andeq	r0, r0, r8, lsl sl
    767c:	00112415 	andseq	r2, r1, r5, lsl r4
    7680:	04e50100 	strbteq	r0, [r5], #256	; 0x100
    7684:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    7688:	18005001 	stmdane	r0, {r0, ip, lr}
    768c:	000024b9 			; <UNDEFINED> instruction: 0x000024b9
    7690:	94050401 	strls	r0, [r5], #-1025	; 0x401
    7694:	4c000000 	stcmi	0, cr0, [r0], {-0}
    7698:	0c080027 	stceq	0, cr0, [r8], {39}	; 0x27
    769c:	01000000 	mrseq	r0, (UNDEF: 0)
    76a0:	000a619c 	muleq	sl, ip, r1
    76a4:	21ad1600 			; <UNDEFINED> instruction: 0x21ad1600
    76a8:	04010000 	streq	r0, [r1], #-0
    76ac:	0002b105 	andeq	fp, r2, r5, lsl #2
    76b0:	00181100 	andseq	r1, r8, r0, lsl #2
    76b4:	22891500 	addcs	r1, r9, #0, 10
    76b8:	04010000 	streq	r0, [r1], #-0
    76bc:	00005e05 	andeq	r5, r0, r5, lsl #28
    76c0:	17510100 	ldrbne	r0, [r1, -r0, lsl #2]
    76c4:	0000241c 	andeq	r2, r0, ip, lsl r4
    76c8:	94050601 	strls	r0, [r5], #-1537	; 0x601
    76cc:	32000000 	andcc	r0, r0, #0
    76d0:	00000018 	andeq	r0, r0, r8, lsl r0
    76d4:	0021fa14 	eoreq	pc, r1, r4, lsl sl	; <UNPREDICTABLE>
    76d8:	052a0100 	streq	r0, [sl, #-256]!	; 0x100
    76dc:	08002758 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, sp}
    76e0:	00000006 	andeq	r0, r0, r6
    76e4:	0a969c01 	beq	fe5ae6f0 <SCS_BASE+0x1e5a06f0>
    76e8:	ad150000 	ldcge	0, cr0, [r5, #-0]
    76ec:	01000021 	tsteq	r0, r1, lsr #32
    76f0:	02b1052a 	adcseq	r0, r1, #176160768	; 0xa800000
    76f4:	50010000 	andpl	r0, r1, r0
    76f8:	00228916 	eoreq	r8, r2, r6, lsl r9
    76fc:	052a0100 	streq	r0, [sl, #-256]!	; 0x100
    7700:	0000005e 	andeq	r0, r0, lr, asr r0
    7704:	0000185b 	andeq	r1, r0, fp, asr r8
    7708:	22081800 	andcs	r1, r8, #0, 16
    770c:	40010000 	andmi	r0, r1, r0
    7710:	00009f05 	andeq	r9, r0, r5, lsl #30
    7714:	00275e00 	eoreq	r5, r7, r0, lsl #28
    7718:	00001608 	andeq	r1, r0, r8, lsl #12
    771c:	019c0100 	orrseq	r0, ip, r0, lsl #2
    7720:	1600000b 	strne	r0, [r0], -fp
    7724:	000021ad 	andeq	r2, r0, sp, lsr #3
    7728:	b1054001 	tstlt	r5, r1
    772c:	7c000002 	stcvc	0, cr0, [r0], {2}
    7730:	16000018 			; <UNDEFINED> instruction: 0x16000018
    7734:	000024f4 	strdeq	r2, [r0], -r4
    7738:	4c054001 	stcmi	0, cr4, [r5], {1}
    773c:	9d000000 	stcls	0, cr0, [r0, #-0]
    7740:	17000018 	smladne	r0, r8, r0, r0
    7744:	0000241c 	andeq	r2, r0, ip, lsl r4
    7748:	9f054201 	svcls	0x00054201
    774c:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
    7750:	17000018 	smladne	r0, r8, r0, r0
    7754:	000024fb 	strdeq	r2, [r0], -fp
    7758:	3a054301 	bcc	158364 <__Stack_Size+0x157f64>
    775c:	dd000000 	stcle	0, cr0, [r0, #-0]
    7760:	17000018 	smladne	r0, r8, r0, r0
    7764:	000022d7 	ldrdeq	r2, [r0], -r7
    7768:	3a054301 	bcc	158374 <__Stack_Size+0x157f74>
    776c:	0c000000 	stceq	0, cr0, [r0], {-0}
    7770:	00000019 	andeq	r0, r0, r9, lsl r0
    7774:	00227314 	eoreq	r7, r2, r4, lsl r3
    7778:	056b0100 	strbeq	r0, [fp, #-256]!	; 0x100
    777c:	08002774 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sl, sp}
    7780:	00000008 	andeq	r0, r0, r8
    7784:	0b469c01 	bleq	11ae790 <__Stack_Size+0x11ae390>
    7788:	ad150000 	ldcge	0, cr0, [r5, #-0]
    778c:	01000021 	tsteq	r0, r1, lsr #32
    7790:	02b1056b 	adcseq	r0, r1, #448790528	; 0x1ac00000
    7794:	50010000 	andpl	r0, r1, r0
    7798:	0024f416 	eoreq	pc, r4, r6, lsl r4	; <UNPREDICTABLE>
    779c:	056b0100 	strbeq	r0, [fp, #-256]!	; 0x100
    77a0:	0000004c 	andeq	r0, r0, ip, asr #32
    77a4:	00001947 	andeq	r1, r0, r7, asr #18
    77a8:	0024fb17 	eoreq	pc, r4, r7, lsl fp	; <UNPREDICTABLE>
    77ac:	056d0100 	strbeq	r0, [sp, #-256]!	; 0x100
    77b0:	0000005e 	andeq	r0, r0, lr, asr r0
    77b4:	00001968 	andeq	r1, r0, r8, ror #18
    77b8:	23f51a00 	mvnscs	r1, #0, 20
    77bc:	14050000 	strne	r0, [r5], #-0
    77c0:	003a1b01 	eorseq	r1, sl, r1, lsl #22
    77c4:	bf1b0000 	svclt	0x001b0000
    77c8:	00000000 	andeq	r0, r0, r0
    77cc:	00070400 	andeq	r0, r7, r0, lsl #8
    77d0:	3f000400 	svccc	0x00000400
    77d4:	0400001b 	streq	r0, [r0], #-27
    77d8:	0004b201 	andeq	fp, r4, r1, lsl #4
    77dc:	274e0100 	strbcs	r0, [lr, -r0, lsl #2]
    77e0:	06600000 	strbteq	r0, [r0], -r0
    77e4:	277c0000 	ldrbcs	r0, [ip, -r0]!
    77e8:	00c00800 	sbceq	r0, r0, r0, lsl #16
    77ec:	18160000 	ldmdane	r6, {}	; <UNPREDICTABLE>
    77f0:	04020000 	streq	r0, [r2], #-0
    77f4:	0005c105 	andeq	ip, r5, r5, lsl #2
    77f8:	05020200 	streq	r0, [r2, #-512]	; 0x200
    77fc:	00000592 	muleq	r0, r2, r5
    7800:	f8060102 			; <UNDEFINED> instruction: 0xf8060102
    7804:	03000006 	movweq	r0, #6
    7808:	00323375 	eorseq	r3, r2, r5, ror r3
    780c:	00452702 	subeq	r2, r5, r2, lsl #14
    7810:	04020000 	streq	r0, [r2], #-0
    7814:	00062307 	andeq	r2, r6, r7, lsl #6
    7818:	31750300 	cmncc	r5, r0, lsl #6
    781c:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    7820:	00000057 	andeq	r0, r0, r7, asr r0
    7824:	da070202 	ble	1c8034 <__Stack_Size+0x1c7c34>
    7828:	03000007 	movweq	r0, #7
    782c:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    7830:	00006829 	andeq	r6, r0, r9, lsr #16
    7834:	08010200 	stmdaeq	r1, {r9}
    7838:	000006f6 	strdeq	r0, [r0], -r6
    783c:	000a7a04 	andeq	r7, sl, r4, lsl #20
    7840:	7a2f0200 	bvc	bc8048 <__Stack_Size+0xbc7c48>
    7844:	05000000 	streq	r0, [r0, #-0]
    7848:	00000045 	andeq	r0, r0, r5, asr #32
    784c:	0001ae04 	andeq	sl, r1, r4, lsl #28
    7850:	8a300200 	bhi	c08058 <__Stack_Size+0xc07c58>
    7854:	05000000 	streq	r0, [r0, #-0]
    7858:	00000057 	andeq	r0, r0, r7, asr r0
    785c:	39020106 	stmdbcc	r2, {r1, r2, r8}
    7860:	000000a4 	andeq	r0, r0, r4, lsr #1
    7864:	000c3307 	andeq	r3, ip, r7, lsl #6
    7868:	53080000 	movwpl	r0, #32768	; 0x8000
    786c:	01005445 	tsteq	r0, r5, asr #8
    7870:	17d10400 	ldrbne	r0, [r1, r0, lsl #8]
    7874:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    7878:	0000008f 	andeq	r0, r0, pc, lsl #1
    787c:	00324d04 	eorseq	r4, r2, r4, lsl #26
    7880:	8f390200 	svchi	0x00390200
    7884:	06000000 	streq	r0, [r0], -r0
    7888:	cf3b0201 	svcgt	0x003b0201
    788c:	07000000 	streq	r0, [r0, -r0]
    7890:	00000e12 	andeq	r0, r0, r2, lsl lr
    7894:	20480700 	subcs	r0, r8, r0, lsl #14
    7898:	00010000 	andeq	r0, r1, r0
    789c:	000c3904 	andeq	r3, ip, r4, lsl #18
    78a0:	ba3b0200 	blt	ec80a8 <__Stack_Size+0xec7ca8>
    78a4:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    78a8:	263d03c0 	ldrtcs	r0, [sp], -r0, asr #7
    78ac:	0a000005 	beq	78c8 <__Stack_Size+0x74c8>
    78b0:	0000054c 	andeq	r0, r0, ip, asr #10
    78b4:	003a3f03 	eorseq	r3, sl, r3, lsl #30
    78b8:	0b000000 	bleq	78c0 <__Stack_Size+0x74c0>
    78bc:	00315244 	eorseq	r5, r1, r4, asr #4
    78c0:	007f4003 	rsbseq	r4, pc, r3
    78c4:	0a040000 	beq	1078cc <__Stack_Size+0x1074cc>
    78c8:	00000556 	andeq	r0, r0, r6, asr r5
    78cc:	004c4103 	subeq	r4, ip, r3, lsl #2
    78d0:	0b060000 	bleq	1878d8 <__Stack_Size+0x1874d8>
    78d4:	00325244 	eorseq	r5, r2, r4, asr #4
    78d8:	007f4203 	rsbseq	r4, pc, r3, lsl #4
    78dc:	0a080000 	beq	2078e4 <__Stack_Size+0x2074e4>
    78e0:	00000560 	andeq	r0, r0, r0, ror #10
    78e4:	004c4303 	subeq	r4, ip, r3, lsl #6
    78e8:	0b0a0000 	bleq	2878f0 <__Stack_Size+0x2874f0>
    78ec:	00335244 	eorseq	r5, r3, r4, asr #4
    78f0:	007f4403 	rsbseq	r4, pc, r3, lsl #8
    78f4:	0a0c0000 	beq	3078fc <__Stack_Size+0x3074fc>
    78f8:	0000056a 	andeq	r0, r0, sl, ror #10
    78fc:	004c4503 	subeq	r4, ip, r3, lsl #10
    7900:	0b0e0000 	bleq	387908 <__Stack_Size+0x387508>
    7904:	00345244 	eorseq	r5, r4, r4, asr #4
    7908:	007f4603 	rsbseq	r4, pc, r3, lsl #12
    790c:	0a100000 	beq	407914 <__Stack_Size+0x407514>
    7910:	00000574 	andeq	r0, r0, r4, ror r5
    7914:	004c4703 	subeq	r4, ip, r3, lsl #14
    7918:	0b120000 	bleq	487920 <__Stack_Size+0x487520>
    791c:	00355244 	eorseq	r5, r5, r4, asr #4
    7920:	007f4803 	rsbseq	r4, pc, r3, lsl #16
    7924:	0a140000 	beq	50792c <__Stack_Size+0x50752c>
    7928:	0000057e 	andeq	r0, r0, lr, ror r5
    792c:	004c4903 	subeq	r4, ip, r3, lsl #18
    7930:	0b160000 	bleq	587938 <__Stack_Size+0x587538>
    7934:	00365244 	eorseq	r5, r6, r4, asr #4
    7938:	007f4a03 	rsbseq	r4, pc, r3, lsl #20
    793c:	0a180000 	beq	607944 <__Stack_Size+0x607544>
    7940:	00000588 	andeq	r0, r0, r8, lsl #11
    7944:	004c4b03 	subeq	r4, ip, r3, lsl #22
    7948:	0b1a0000 	bleq	687950 <__Stack_Size+0x687550>
    794c:	00375244 	eorseq	r5, r7, r4, asr #4
    7950:	007f4c03 	rsbseq	r4, pc, r3, lsl #24
    7954:	0a1c0000 	beq	70795c <__Stack_Size+0x70755c>
    7958:	00000848 	andeq	r0, r0, r8, asr #16
    795c:	004c4d03 	subeq	r4, ip, r3, lsl #26
    7960:	0b1e0000 	bleq	787968 <__Stack_Size+0x787568>
    7964:	00385244 	eorseq	r5, r8, r4, asr #4
    7968:	007f4e03 	rsbseq	r4, pc, r3, lsl #28
    796c:	0a200000 	beq	807974 <__Stack_Size+0x807574>
    7970:	0000059c 	muleq	r0, ip, r5
    7974:	004c4f03 	subeq	r4, ip, r3, lsl #30
    7978:	0b220000 	bleq	887980 <__Stack_Size+0x887580>
    797c:	00395244 	eorseq	r5, r9, r4, asr #4
    7980:	007f5003 	rsbseq	r5, pc, r3
    7984:	0a240000 	beq	90798c <__Stack_Size+0x90758c>
    7988:	000005a6 	andeq	r0, r0, r6, lsr #11
    798c:	004c5103 	subeq	r5, ip, r3, lsl #2
    7990:	0a260000 	beq	987998 <__Stack_Size+0x987598>
    7994:	00002651 	andeq	r2, r0, r1, asr r6
    7998:	007f5203 	rsbseq	r5, pc, r3, lsl #4
    799c:	0a280000 	beq	a079a4 <__Stack_Size+0xa075a4>
    79a0:	0000071d 	andeq	r0, r0, sp, lsl r7
    79a4:	004c5303 	subeq	r5, ip, r3, lsl #6
    79a8:	0a2a0000 	beq	a879b0 <__Stack_Size+0xa875b0>
    79ac:	00002748 	andeq	r2, r0, r8, asr #14
    79b0:	007f5403 	rsbseq	r5, pc, r3, lsl #8
    79b4:	0a2c0000 	beq	b079bc <__Stack_Size+0xb075bc>
    79b8:	00000728 	andeq	r0, r0, r8, lsr #14
    79bc:	004c5503 	subeq	r5, ip, r3, lsl #10
    79c0:	0b2e0000 	bleq	b879c8 <__Stack_Size+0xb875c8>
    79c4:	03005243 	movweq	r5, #579	; 0x243
    79c8:	00007f56 	andeq	r7, r0, r6, asr pc
    79cc:	330a3000 	movwcc	r3, #40960	; 0xa000
    79d0:	03000007 	movweq	r0, #7
    79d4:	00004c57 	andeq	r4, r0, r7, asr ip
    79d8:	430b3200 	movwmi	r3, #45568	; 0xb200
    79dc:	03005253 	movweq	r5, #595	; 0x253
    79e0:	00007f58 	andeq	r7, r0, r8, asr pc
    79e4:	3e0a3400 	cfcpyscc	mvf3, mvf10
    79e8:	03000007 	movweq	r0, #7
    79ec:	00052659 	andeq	r2, r5, r9, asr r6
    79f0:	560a3600 	strpl	r3, [sl], -r0, lsl #12
    79f4:	03000026 	movweq	r0, #38	; 0x26
    79f8:	00007f5a 	andeq	r7, r0, sl, asr pc
    79fc:	490a4000 	stmdbmi	sl, {lr}
    7a00:	03000007 	movweq	r0, #7
    7a04:	00004c5b 	andeq	r4, r0, fp, asr ip
    7a08:	5b0a4200 	blpl	298210 <__Stack_Size+0x297e10>
    7a0c:	03000026 	movweq	r0, #38	; 0x26
    7a10:	00007f5c 	andeq	r7, r0, ip, asr pc
    7a14:	540a4400 	strpl	r4, [sl], #-1024	; 0x400
    7a18:	03000007 	movweq	r0, #7
    7a1c:	00004c5d 	andeq	r4, r0, sp, asr ip
    7a20:	600a4600 	andvs	r4, sl, r0, lsl #12
    7a24:	03000026 	movweq	r0, #38	; 0x26
    7a28:	00007f5e 	andeq	r7, r0, lr, asr pc
    7a2c:	5f0a4800 	svcpl	0x000a4800
    7a30:	03000007 	movweq	r0, #7
    7a34:	00004c5f 	andeq	r4, r0, pc, asr ip
    7a38:	650a4a00 	strvs	r4, [sl, #-2560]	; 0xa00
    7a3c:	03000026 	movweq	r0, #38	; 0x26
    7a40:	00007f60 	andeq	r7, r0, r0, ror #30
    7a44:	6a0a4c00 	bvs	29aa4c <__Stack_Size+0x29a64c>
    7a48:	03000007 	movweq	r0, #7
    7a4c:	00004c61 	andeq	r4, r0, r1, ror #24
    7a50:	6a0a4e00 	bvs	29b258 <__Stack_Size+0x29ae58>
    7a54:	03000026 	movweq	r0, #38	; 0x26
    7a58:	00007f62 	andeq	r7, r0, r2, ror #30
    7a5c:	750a5000 	strvc	r5, [sl, #-0]
    7a60:	03000007 	movweq	r0, #7
    7a64:	00004c63 	andeq	r4, r0, r3, ror #24
    7a68:	6f0a5200 	svcvs	0x000a5200
    7a6c:	03000026 	movweq	r0, #38	; 0x26
    7a70:	00007f64 	andeq	r7, r0, r4, ror #30
    7a74:	800a5400 	andhi	r5, sl, r0, lsl #8
    7a78:	03000007 	movweq	r0, #7
    7a7c:	00004c65 	andeq	r4, r0, r5, ror #24
    7a80:	740a5600 	strvc	r5, [sl], #-1536	; 0x600
    7a84:	03000026 	movweq	r0, #38	; 0x26
    7a88:	00007f66 	andeq	r7, r0, r6, ror #30
    7a8c:	700a5800 	andvc	r5, sl, r0, lsl #16
    7a90:	03000027 	movweq	r0, #39	; 0x27
    7a94:	00004c67 	andeq	r4, r0, r7, ror #24
    7a98:	790a5a00 	stmdbvc	sl, {r9, fp, ip, lr}
    7a9c:	03000026 	movweq	r0, #38	; 0x26
    7aa0:	00007f68 	andeq	r7, r0, r8, ror #30
    7aa4:	7b0a5c00 	blvc	29eaac <__Stack_Size+0x29e6ac>
    7aa8:	03000027 	movweq	r0, #39	; 0x27
    7aac:	00004c69 	andeq	r4, r0, r9, ror #24
    7ab0:	7e0a5e00 	cdpvc	14, 0, cr5, cr10, cr0, {0}
    7ab4:	03000026 	movweq	r0, #38	; 0x26
    7ab8:	00007f6a 	andeq	r7, r0, sl, ror #30
    7abc:	860a6000 	strhi	r6, [sl], -r0
    7ac0:	03000027 	movweq	r0, #39	; 0x27
    7ac4:	00004c6b 	andeq	r4, r0, fp, ror #24
    7ac8:	940a6200 	strls	r6, [sl], #-512	; 0x200
    7acc:	03000026 	movweq	r0, #38	; 0x26
    7ad0:	00007f6c 	andeq	r7, r0, ip, ror #30
    7ad4:	910a6400 	tstls	sl, r0, lsl #8
    7ad8:	03000027 	movweq	r0, #39	; 0x27
    7adc:	00004c6d 	andeq	r4, r0, sp, ror #24
    7ae0:	990a6600 	stmdbls	sl, {r9, sl, sp, lr}
    7ae4:	03000026 	movweq	r0, #38	; 0x26
    7ae8:	00007f6e 	andeq	r7, r0, lr, ror #30
    7aec:	9c0a6800 	stcls	8, cr6, [sl], {-0}
    7af0:	03000027 	movweq	r0, #39	; 0x27
    7af4:	00004c6f 	andeq	r4, r0, pc, ror #24
    7af8:	9e0a6a00 	vmlals.f32	s12, s20, s0
    7afc:	03000026 	movweq	r0, #38	; 0x26
    7b00:	00007f70 	andeq	r7, r0, r0, ror pc
    7b04:	a70a6c00 	strge	r6, [sl, -r0, lsl #24]
    7b08:	03000027 	movweq	r0, #39	; 0x27
    7b0c:	00004c71 	andeq	r4, r0, r1, ror ip
    7b10:	a30a6e00 	movwge	r6, #44544	; 0xae00
    7b14:	03000026 	movweq	r0, #38	; 0x26
    7b18:	00007f72 	andeq	r7, r0, r2, ror pc
    7b1c:	b20a7000 	andlt	r7, sl, #0
    7b20:	03000027 	movweq	r0, #39	; 0x27
    7b24:	00004c73 	andeq	r4, r0, r3, ror ip
    7b28:	a80a7200 	stmdage	sl, {r9, ip, sp, lr}
    7b2c:	03000026 	movweq	r0, #38	; 0x26
    7b30:	00007f74 	andeq	r7, r0, r4, ror pc
    7b34:	bd0a7400 	cfstrslt	mvf7, [sl, #-0]
    7b38:	03000027 	movweq	r0, #39	; 0x27
    7b3c:	00004c75 	andeq	r4, r0, r5, ror ip
    7b40:	ad0a7600 	stcge	6, cr7, [sl, #-0]
    7b44:	03000026 	movweq	r0, #38	; 0x26
    7b48:	00007f76 	andeq	r7, r0, r6, ror pc
    7b4c:	c80a7800 	stmdagt	sl, {fp, ip, sp, lr}
    7b50:	03000027 	movweq	r0, #39	; 0x27
    7b54:	00004c77 	andeq	r4, r0, r7, ror ip
    7b58:	b20a7a00 	andlt	r7, sl, #0, 20
    7b5c:	03000026 	movweq	r0, #38	; 0x26
    7b60:	00007f78 	andeq	r7, r0, r8, ror pc
    7b64:	d30a7c00 	movwle	r7, #44032	; 0xac00
    7b68:	03000027 	movweq	r0, #39	; 0x27
    7b6c:	00004c79 	andeq	r4, r0, r9, ror ip
    7b70:	b70a7e00 	strlt	r7, [sl, -r0, lsl #28]
    7b74:	03000026 	movweq	r0, #38	; 0x26
    7b78:	00007f7a 	andeq	r7, r0, sl, ror pc
    7b7c:	de0a8000 	cdple	0, 0, cr8, cr10, cr0, {0}
    7b80:	03000027 	movweq	r0, #39	; 0x27
    7b84:	00004c7b 	andeq	r4, r0, fp, ror ip
    7b88:	bc0a8200 	sfmlt	f0, 1, [sl], {-0}
    7b8c:	03000026 	movweq	r0, #38	; 0x26
    7b90:	00007f7c 	andeq	r7, r0, ip, ror pc
    7b94:	e90a8400 	stmdb	sl, {sl, pc}
    7b98:	03000027 	movweq	r0, #39	; 0x27
    7b9c:	00004c7d 	andeq	r4, r0, sp, ror ip
    7ba0:	c10a8600 	tstgt	sl, r0, lsl #12
    7ba4:	03000026 	movweq	r0, #38	; 0x26
    7ba8:	00007f7e 	andeq	r7, r0, lr, ror pc
    7bac:	f40a8800 	vst2.8	{d8-d9}, [sl], r0
    7bb0:	03000027 	movweq	r0, #39	; 0x27
    7bb4:	00004c7f 	andeq	r4, r0, pc, ror ip
    7bb8:	d10a8a00 	tstle	sl, r0, lsl #20
    7bbc:	03000026 	movweq	r0, #38	; 0x26
    7bc0:	00007f80 	andeq	r7, r0, r0, lsl #31
    7bc4:	ff0a8c00 			; <UNDEFINED> instruction: 0xff0a8c00
    7bc8:	03000027 	movweq	r0, #39	; 0x27
    7bcc:	00004c81 	andeq	r4, r0, r1, lsl #25
    7bd0:	d60a8e00 	strle	r8, [sl], -r0, lsl #28
    7bd4:	03000026 	movweq	r0, #38	; 0x26
    7bd8:	00007f82 	andeq	r7, r0, r2, lsl #31
    7bdc:	0a0a9000 	beq	2abbe4 <__Stack_Size+0x2ab7e4>
    7be0:	03000028 	movweq	r0, #40	; 0x28
    7be4:	00004c83 	andeq	r4, r0, r3, lsl #25
    7be8:	db0a9200 	blle	2ac3f0 <__Stack_Size+0x2abff0>
    7bec:	03000026 	movweq	r0, #38	; 0x26
    7bf0:	00007f84 	andeq	r7, r0, r4, lsl #31
    7bf4:	150a9400 	strne	r9, [sl, #-1024]	; 0x400
    7bf8:	03000028 	movweq	r0, #40	; 0x28
    7bfc:	00004c85 	andeq	r4, r0, r5, lsl #25
    7c00:	e00a9600 	and	r9, sl, r0, lsl #12
    7c04:	03000026 	movweq	r0, #38	; 0x26
    7c08:	00007f86 	andeq	r7, r0, r6, lsl #31
    7c0c:	200a9800 	andcs	r9, sl, r0, lsl #16
    7c10:	03000028 	movweq	r0, #40	; 0x28
    7c14:	00004c87 	andeq	r4, r0, r7, lsl #25
    7c18:	e50a9a00 	str	r9, [sl, #-2560]	; 0xa00
    7c1c:	03000026 	movweq	r0, #38	; 0x26
    7c20:	00007f88 	andeq	r7, r0, r8, lsl #31
    7c24:	2b0a9c00 	blcs	2aec2c <__Stack_Size+0x2ae82c>
    7c28:	03000028 	movweq	r0, #40	; 0x28
    7c2c:	00004c89 	andeq	r4, r0, r9, lsl #25
    7c30:	ea0a9e00 	b	2af438 <__Stack_Size+0x2af038>
    7c34:	03000026 	movweq	r0, #38	; 0x26
    7c38:	00007f8a 	andeq	r7, r0, sl, lsl #31
    7c3c:	360aa000 	strcc	sl, [sl], -r0
    7c40:	03000028 	movweq	r0, #40	; 0x28
    7c44:	00004c8b 	andeq	r4, r0, fp, lsl #25
    7c48:	ef0aa200 	svc	0x000aa200
    7c4c:	03000026 	movweq	r0, #38	; 0x26
    7c50:	00007f8c 	andeq	r7, r0, ip, lsl #31
    7c54:	410aa400 	tstmi	sl, r0, lsl #8
    7c58:	03000028 	movweq	r0, #40	; 0x28
    7c5c:	00004c8d 	andeq	r4, r0, sp, lsl #25
    7c60:	f40aa600 	vst1.8	{d10-d12}, [sl], r0
    7c64:	03000026 	movweq	r0, #38	; 0x26
    7c68:	00007f8e 	andeq	r7, r0, lr, lsl #31
    7c6c:	520aa800 	andpl	sl, sl, #0, 16
    7c70:	03000025 	movweq	r0, #37	; 0x25
    7c74:	00004c8f 	andeq	r4, r0, pc, lsl #25
    7c78:	f90aaa00 			; <UNDEFINED> instruction: 0xf90aaa00
    7c7c:	03000026 	movweq	r0, #38	; 0x26
    7c80:	00007f90 	muleq	r0, r0, pc	; <UNPREDICTABLE>
    7c84:	5d0aac00 	stcpl	12, cr10, [sl, #-0]
    7c88:	03000025 	movweq	r0, #37	; 0x25
    7c8c:	00004c91 	muleq	r0, r1, ip
    7c90:	fe0aae00 	cdp2	14, 0, cr10, cr10, cr0, {0}
    7c94:	03000026 	movweq	r0, #38	; 0x26
    7c98:	00007f92 	muleq	r0, r2, pc	; <UNPREDICTABLE>
    7c9c:	680ab000 	stmdavs	sl, {ip, sp, pc}
    7ca0:	03000025 	movweq	r0, #37	; 0x25
    7ca4:	00004c93 	muleq	r0, r3, ip
    7ca8:	260ab200 	strcs	fp, [sl], -r0, lsl #4
    7cac:	03000027 	movweq	r0, #39	; 0x27
    7cb0:	00007f94 	muleq	r0, r4, pc	; <UNPREDICTABLE>
    7cb4:	730ab400 	movwvc	fp, #41984	; 0xa400
    7cb8:	03000025 	movweq	r0, #37	; 0x25
    7cbc:	00004c95 	muleq	r0, r5, ip
    7cc0:	2b0ab600 	blcs	2b54c8 <__Stack_Size+0x2b50c8>
    7cc4:	03000027 	movweq	r0, #39	; 0x27
    7cc8:	00007f96 	muleq	r0, r6, pc	; <UNPREDICTABLE>
    7ccc:	7e0ab800 	cdpvc	8, 0, cr11, cr10, cr0, {0}
    7cd0:	03000025 	movweq	r0, #37	; 0x25
    7cd4:	00004c97 	muleq	r0, r7, ip
    7cd8:	300aba00 	andcc	fp, sl, r0, lsl #20
    7cdc:	03000027 	movweq	r0, #39	; 0x27
    7ce0:	00007f98 	muleq	r0, r8, pc	; <UNPREDICTABLE>
    7ce4:	c60abc00 	strgt	fp, [sl], -r0, lsl #24
    7ce8:	03000026 	movweq	r0, #38	; 0x26
    7cec:	00004c99 	muleq	r0, r9, ip
    7cf0:	0c00be00 	stceq	14, cr11, [r0], {-0}
    7cf4:	0000004c 	andeq	r0, r0, ip, asr #32
    7cf8:	00000536 	andeq	r0, r0, r6, lsr r5
    7cfc:	0005360d 	andeq	r3, r5, sp, lsl #12
    7d00:	02000400 	andeq	r0, r0, #0, 8
    7d04:	061a0704 	ldreq	r0, [sl], -r4, lsl #14
    7d08:	46040000 	strmi	r0, [r4], -r0
    7d0c:	03000025 	movweq	r0, #37	; 0x25
    7d10:	0000da9a 	muleq	r0, sl, sl
    7d14:	25900e00 	ldrcs	r0, [r0, #3584]	; 0xe00
    7d18:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    7d1c:	0800277c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, sp}
    7d20:	00000012 	andeq	r0, r0, r2, lsl r0
    7d24:	05809c01 	streq	r9, [r0, #3073]	; 0xc01
    7d28:	840f0000 	strhi	r0, [pc], #-0	; 7d30 <__Stack_Size+0x7930>
    7d2c:	f9080027 			; <UNDEFINED> instruction: 0xf9080027
    7d30:	70000006 	andvc	r0, r0, r6
    7d34:	10000005 	andne	r0, r0, r5
    7d38:	31015001 	tstcc	r1, r1
    7d3c:	278e1100 	strcs	r1, [lr, r0, lsl #2]
    7d40:	06f90800 	ldrbteq	r0, [r9], r0, lsl #16
    7d44:	01100000 	tsteq	r0, r0
    7d48:	00300150 	eorseq	r0, r0, r0, asr r1
    7d4c:	25f60e00 	ldrbcs	r0, [r6, #3584]!	; 0xe00
    7d50:	58010000 	stmdapl	r1, {}	; <UNPREDICTABLE>
    7d54:	0800278e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, sl, sp}
    7d58:	0000000a 	andeq	r0, r0, sl
    7d5c:	05a39c01 	streq	r9, [r3, #3073]!	; 0xc01
    7d60:	3e120000 	cdpcc	0, 1, cr0, cr2, cr0, {0}
    7d64:	01000026 	tsteq	r0, r6, lsr #32
    7d68:	00004c58 	andeq	r4, r0, r8, asr ip
    7d6c:	00500100 	subseq	r0, r0, r0, lsl #2
    7d70:	0026830e 	eoreq	r8, r6, lr, lsl #6
    7d74:	98680100 	stmdals	r8!, {r8}^
    7d78:	0c080027 	stceq	0, cr0, [r8], {39}	; 0x27
    7d7c:	01000000 	mrseq	r0, (UNDEF: 0)
    7d80:	0005c69c 	muleq	r5, ip, r6
    7d84:	11241200 			; <UNDEFINED> instruction: 0x11241200
    7d88:	68010000 	stmdavs	r1, {}	; <UNPREDICTABLE>
    7d8c:	000000cf 	andeq	r0, r0, pc, asr #1
    7d90:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
    7d94:	00002719 	andeq	r2, r0, r9, lsl r7
    7d98:	27a47801 	strcs	r7, [r4, r1, lsl #16]!
    7d9c:	000c0800 	andeq	r0, ip, r0, lsl #16
    7da0:	9c010000 	stcls	0, cr0, [r1], {-0}
    7da4:	000005e9 	andeq	r0, r0, r9, ror #11
    7da8:	00112412 	andseq	r2, r1, r2, lsl r4
    7dac:	cf780100 	svcgt	0x00780100
    7db0:	01000000 	mrseq	r0, (UNDEF: 0)
    7db4:	c40e0050 	strgt	r0, [lr], #-80	; 0x50
    7db8:	01000025 	tsteq	r0, r5, lsr #32
    7dbc:	0027b08f 	eoreq	fp, r7, pc, lsl #1
    7dc0:	00001808 	andeq	r1, r0, r8, lsl #16
    7dc4:	1d9c0100 	ldfnes	f0, [ip]
    7dc8:	13000006 	movwne	r0, #6
    7dcc:	0000260f 	andeq	r2, r0, pc, lsl #12
    7dd0:	004c8f01 	subeq	r8, ip, r1, lsl #30
    7dd4:	198f0000 	stmibne	pc, {}	; <UNPREDICTABLE>
    7dd8:	11140000 	tstne	r4, r0
    7ddc:	01000023 	tsteq	r0, r3, lsr #32
    7de0:	00004c91 	muleq	r0, r1, ip
    7de4:	0019b000 	andseq	fp, r9, r0
    7de8:	230e0000 	movwcs	r0, #57344	; 0xe000
    7dec:	01000026 	tsteq	r0, r6, lsr #32
    7df0:	0027c8aa 	eoreq	ip, r7, sl, lsr #17
    7df4:	00001808 	andeq	r1, r0, r8, lsl #16
    7df8:	519c0100 	orrspl	r0, ip, r0, lsl #2
    7dfc:	13000006 	movwne	r0, #6
    7e00:	0000262d 	andeq	r2, r0, sp, lsr #12
    7e04:	005eaa01 	subseq	sl, lr, r1, lsl #20
    7e08:	19e50000 	stmibne	r5!, {}^	; <UNPREDICTABLE>
    7e0c:	11140000 	tstne	r4, r0
    7e10:	01000023 	tsteq	r0, r3, lsr #32
    7e14:	00004cac 	andeq	r4, r0, ip, lsr #25
    7e18:	001a0600 	andseq	r0, sl, r0, lsl #12
    7e1c:	0a0e0000 	beq	387e24 <__Stack_Size+0x387a24>
    7e20:	01000010 	tsteq	r0, r0, lsl r0
    7e24:	0027e0c6 	eoreq	lr, r7, r6, asr #1
    7e28:	00000c08 	andeq	r0, r0, r8, lsl #24
    7e2c:	839c0100 	orrshi	r0, ip, #0, 2
    7e30:	13000006 	movwne	r0, #6
    7e34:	00002589 	andeq	r2, r0, r9, lsl #11
    7e38:	004cc601 	subeq	ip, ip, r1, lsl #12
    7e3c:	1a3b0000 	bne	ec7e44 <__Stack_Size+0xec7a44>
    7e40:	55120000 	ldrpl	r0, [r2, #-0]
    7e44:	0100000a 	tsteq	r0, sl
    7e48:	00004cc6 	andeq	r4, r0, r6, asr #25
    7e4c:	00510100 	subseq	r0, r1, r0, lsl #2
    7e50:	00259b15 	eoreq	r9, r5, r5, lsl fp
    7e54:	4cd60100 	ldfmie	f0, [r6], {0}
    7e58:	ec000000 	stc	0, cr0, [r0], {-0}
    7e5c:	0e080027 	cdpeq	0, 0, cr0, cr8, cr7, {1}
    7e60:	01000000 	mrseq	r0, (UNDEF: 0)
    7e64:	0006ac9c 	muleq	r6, ip, ip
    7e68:	25891300 	strcs	r1, [r9, #768]	; 0x300
    7e6c:	d6010000 	strle	r0, [r1], -r0
    7e70:	0000004c 	andeq	r0, r0, ip, asr #32
    7e74:	00001a5c 	andeq	r1, r0, ip, asr sl
    7e78:	25b21600 	ldrcs	r1, [r2, #1536]!	; 0x600
    7e7c:	e5010000 	str	r0, [r1, #-0]
    7e80:	000000a4 	andeq	r0, r0, r4, lsr #1
    7e84:	080027fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, sp}
    7e88:	0000000e 	andeq	r0, r0, lr
    7e8c:	e8179c01 	ldmda	r7, {r0, sl, fp, ip, pc}
    7e90:	01000025 	tsteq	r0, r5, lsr #32
    7e94:	002808f1 	strdeq	r0, [r8], -r1	; <UNPREDICTABLE>
    7e98:	00001408 	andeq	r1, r0, r8, lsl #8
    7e9c:	169c0100 	ldrne	r0, [ip], r0, lsl #2
    7ea0:	000025d8 	ldrdeq	r2, [r0], -r8
    7ea4:	00affe01 	adceq	pc, pc, r1, lsl #28
    7ea8:	281c0000 	ldmdacs	ip, {}	; <UNPREDICTABLE>
    7eac:	000c0800 	andeq	r0, ip, r0, lsl #16
    7eb0:	9c010000 	stcls	0, cr0, [r1], {-0}
    7eb4:	00270318 	eoreq	r0, r7, r8, lsl r3
    7eb8:	010a0100 	mrseq	r0, (UNDEF: 26)
    7ebc:	08002828 	stmdaeq	r0, {r3, r5, fp, sp}
    7ec0:	00000014 	andeq	r0, r0, r4, lsl r0
    7ec4:	35199c01 	ldrcc	r9, [r9, #-3073]	; 0xc01
    7ec8:	04000027 	streq	r0, [r0], #-39	; 0x27
    7ecc:	cf1a0116 	svcgt	0x001a0116
    7ed0:	00000000 	andeq	r0, r0, r0
    7ed4:	0008b700 	andeq	fp, r8, r0, lsl #14
    7ed8:	c7000400 	strgt	r0, [r0, -r0, lsl #8]
    7edc:	0400001c 	streq	r0, [r0], #-28
    7ee0:	0004b201 	andeq	fp, r4, r1, lsl #4
    7ee4:	297a0100 	ldmdbcs	sl!, {r8}^
    7ee8:	06600000 	strbteq	r0, [r0], -r0
    7eec:	283c0000 	ldmdacs	ip!, {}	; <UNPREDICTABLE>
    7ef0:	04800800 	streq	r0, [r0], #2048	; 0x800
    7ef4:	18ec0000 	stmiane	ip!, {}^	; <UNPREDICTABLE>
    7ef8:	04020000 	streq	r0, [r2], #-0
    7efc:	0005c105 	andeq	ip, r5, r5, lsl #2
    7f00:	05020200 	streq	r0, [r2, #-512]	; 0x200
    7f04:	00000592 	muleq	r0, r2, r5
    7f08:	f8060102 			; <UNDEFINED> instruction: 0xf8060102
    7f0c:	03000006 	movweq	r0, #6
    7f10:	00323375 	eorseq	r3, r2, r5, ror r3
    7f14:	00452702 	subeq	r2, r5, r2, lsl #14
    7f18:	04020000 	streq	r0, [r2], #-0
    7f1c:	00062307 	andeq	r2, r6, r7, lsl #6
    7f20:	31750300 	cmncc	r5, r0, lsl #6
    7f24:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    7f28:	00000057 	andeq	r0, r0, r7, asr r0
    7f2c:	da070202 	ble	1c873c <__Stack_Size+0x1c833c>
    7f30:	03000007 	movweq	r0, #7
    7f34:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    7f38:	00006829 	andeq	r6, r0, r9, lsr #16
    7f3c:	08010200 	stmdaeq	r1, {r9}
    7f40:	000006f6 	strdeq	r0, [r0], -r6
    7f44:	000a7a04 	andeq	r7, sl, r4, lsl #20
    7f48:	7a2f0200 	bvc	bc8750 <__Stack_Size+0xbc8350>
    7f4c:	05000000 	streq	r0, [r0, #-0]
    7f50:	00000045 	andeq	r0, r0, r5, asr #32
    7f54:	0001ae04 	andeq	sl, r1, r4, lsl #28
    7f58:	8a300200 	bhi	c08760 <__Stack_Size+0xc08360>
    7f5c:	05000000 	streq	r0, [r0, #-0]
    7f60:	00000057 	andeq	r0, r0, r7, asr r0
    7f64:	39020106 	stmdbcc	r2, {r1, r2, r8}
    7f68:	000000a4 	andeq	r0, r0, r4, lsr #1
    7f6c:	000c3307 	andeq	r3, ip, r7, lsl #6
    7f70:	53080000 	movwpl	r0, #32768	; 0x8000
    7f74:	01005445 	tsteq	r0, r5, asr #8
    7f78:	17d10400 	ldrbne	r0, [r1, r0, lsl #8]
    7f7c:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    7f80:	0000008f 	andeq	r0, r0, pc, lsl #1
    7f84:	3b020106 	blcc	883a4 <__Stack_Size+0x87fa4>
    7f88:	000000c4 	andeq	r0, r0, r4, asr #1
    7f8c:	000e1207 	andeq	r1, lr, r7, lsl #4
    7f90:	48070000 	stmdami	r7, {}	; <UNPREDICTABLE>
    7f94:	01000020 	tsteq	r0, r0, lsr #32
    7f98:	0c390400 	cfldrseq	mvf0, [r9], #-0
    7f9c:	3b020000 	blcc	87fa4 <__Stack_Size+0x87ba4>
    7fa0:	000000af 	andeq	r0, r0, pc, lsr #1
    7fa4:	1a070402 	bne	1c8fb4 <__Stack_Size+0x1c8bb4>
    7fa8:	09000006 	stmdbeq	r0, {r1, r2}
    7fac:	010c0324 	tsteq	ip, r4, lsr #6
    7fb0:	00000152 	andeq	r0, r0, r2, asr r1
    7fb4:	5243410a 	subpl	r4, r3, #-2147483646	; 0x80000002
    7fb8:	010e0300 	mrseq	r0, ELR_hyp
    7fbc:	0000006f 	andeq	r0, r0, pc, rrx
    7fc0:	29170b00 	ldmdbcs	r7, {r8, r9, fp}
    7fc4:	0f030000 	svceq	0x00030000
    7fc8:	00006f01 	andeq	r6, r0, r1, lsl #30
    7fcc:	140b0400 	strne	r0, [fp], #-1024	; 0x400
    7fd0:	03000029 	movweq	r0, #41	; 0x29
    7fd4:	006f0110 	rsbeq	r0, pc, r0, lsl r1	; <UNPREDICTABLE>
    7fd8:	0a080000 	beq	207fe0 <__Stack_Size+0x207be0>
    7fdc:	03005253 	movweq	r5, #595	; 0x253
    7fe0:	006f0111 	rsbeq	r0, pc, r1, lsl r1	; <UNPREDICTABLE>
    7fe4:	0a0c0000 	beq	307fec <__Stack_Size+0x307bec>
    7fe8:	03005243 	movweq	r5, #579	; 0x243
    7fec:	006f0112 	rsbeq	r0, pc, r2, lsl r1	; <UNPREDICTABLE>
    7ff0:	0a100000 	beq	407ff8 <__Stack_Size+0x407bf8>
    7ff4:	03005241 	movweq	r5, #577	; 0x241
    7ff8:	006f0113 	rsbeq	r0, pc, r3, lsl r1	; <UNPREDICTABLE>
    7ffc:	0b140000 	bleq	508004 <__Stack_Size+0x507c04>
    8000:	00002ad5 	ldrdeq	r2, [r0], -r5
    8004:	6f011403 	svcvs	0x00011403
    8008:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    800c:	52424f0a 	subpl	r4, r2, #10, 30	; 0x28
    8010:	01150300 	tsteq	r5, r0, lsl #6
    8014:	0000006f 	andeq	r0, r0, pc, rrx
    8018:	28c40b1c 	stmiacs	r4, {r2, r3, r4, r8, r9, fp}^
    801c:	16030000 	strne	r0, [r3], -r0
    8020:	00006f01 	andeq	r6, r0, r1, lsl #30
    8024:	0c002000 	stceq	0, cr2, [r0], {-0}
    8028:	00002ade 	ldrdeq	r2, [r0], -lr
    802c:	d6011703 	strle	r1, [r1], -r3, lsl #14
    8030:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    8034:	01190310 	tsteq	r9, r0, lsl r3
    8038:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    803c:	5044520a 	subpl	r5, r4, sl, lsl #4
    8040:	011b0300 	tsteq	fp, r0, lsl #6
    8044:	0000007f 	andeq	r0, r0, pc, ror r0
    8048:	2a9d0b00 	bcs	fe74ac50 <SCS_BASE+0x1e73cc50>
    804c:	1c030000 	stcne	0, cr0, [r3], {-0}
    8050:	00007f01 	andeq	r7, r0, r1, lsl #30
    8054:	a20b0200 	andge	r0, fp, #0, 4
    8058:	0300002a 	movweq	r0, #42	; 0x2a
    805c:	007f011d 	rsbseq	r0, pc, sp, lsl r1	; <UNPREDICTABLE>
    8060:	0b040000 	bleq	108068 <__Stack_Size+0x107c68>
    8064:	00002aa8 	andeq	r2, r0, r8, lsr #21
    8068:	7f011e03 	svcvc	0x00011e03
    806c:	06000000 	streq	r0, [r0], -r0
    8070:	0028dd0b 	eoreq	sp, r8, fp, lsl #26
    8074:	011f0300 	tsteq	pc, r0, lsl #6
    8078:	0000007f 	andeq	r0, r0, pc, ror r0
    807c:	28e20b08 	stmiacs	r2!, {r3, r8, r9, fp}^
    8080:	20030000 	andcs	r0, r3, r0
    8084:	00007f01 	andeq	r7, r0, r1, lsl #30
    8088:	e70b0a00 	str	r0, [fp, -r0, lsl #20]
    808c:	03000028 	movweq	r0, #40	; 0x28
    8090:	007f0121 	rsbseq	r0, pc, r1, lsr #2
    8094:	0b0c0000 	bleq	30809c <__Stack_Size+0x307c9c>
    8098:	000028ec 	andeq	r2, r0, ip, ror #17
    809c:	7f012203 	svcvc	0x00012203
    80a0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    80a4:	2a1e0c00 	bcs	78b0ac <__Stack_Size+0x78acac>
    80a8:	23030000 	movwcs	r0, #12288	; 0x3000
    80ac:	00015e01 	andeq	r5, r1, r1, lsl #28
    80b0:	04010600 	streq	r0, [r1], #-1536	; 0x600
    80b4:	0002031c 	andeq	r0, r2, ip, lsl r3
    80b8:	1bbf0700 	blne	fefc9cc0 <SCS_BASE+0x1efbbcc0>
    80bc:	07010000 	streq	r0, [r1, -r0]
    80c0:	00001b77 	andeq	r1, r0, r7, ror fp
    80c4:	1b000702 	blne	9cd4 <__Stack_Size+0x98d4>
    80c8:	07030000 	streq	r0, [r3, -r0]
    80cc:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    80d0:	1bca0704 	blne	ff289ce8 <SCS_BASE+0x1f27bce8>
    80d4:	00050000 	andeq	r0, r5, r0
    80d8:	001b5e04 	andseq	r5, fp, r4, lsl #28
    80dc:	dc220400 	cfstrsle	mvf0, [r2], #-0
    80e0:	0d000001 	stceq	0, cr0, [r0, #-4]
    80e4:	00002a0e 	andeq	r2, r0, lr, lsl #20
    80e8:	03033f01 	movweq	r3, #16129	; 0x3f01
    80ec:	01000002 	tsteq	r0, r2
    80f0:	0000022c 	andeq	r0, r0, ip, lsr #4
    80f4:	0029570e 	eoreq	r5, r9, lr, lsl #14
    80f8:	03410100 	movteq	r0, #4352	; 0x1100
    80fc:	00000203 	andeq	r0, r0, r3, lsl #4
    8100:	178f0f00 	strne	r0, [pc, r0, lsl #30]
    8104:	56010000 	strpl	r0, [r1], -r0
    8108:	0800283c 	stmdaeq	r0, {r2, r3, r4, r5, fp, sp}
    810c:	00000018 	andeq	r0, r0, r8, lsl r0
    8110:	02519c01 	subseq	r9, r1, #256	; 0x100
    8114:	92100000 	andsls	r0, r0, #0
    8118:	01000028 	tsteq	r0, r8, lsr #32
    811c:	00003a56 	andeq	r3, r0, r6, asr sl
    8120:	001a7d00 	andseq	r7, sl, r0, lsl #26
    8124:	290f0000 	stmdbcs	pc, {}	; <UNPREDICTABLE>
    8128:	0100002a 	tsteq	r0, sl, lsr #32
    812c:	0028546a 	eoreq	r5, r8, sl, ror #8
    8130:	00001808 	andeq	r1, r0, r8, lsl #16
    8134:	769c0100 	ldrvc	r0, [ip], r0, lsl #2
    8138:	10000002 	andne	r0, r0, r2
    813c:	000029f8 	strdeq	r2, [r0], -r8
    8140:	003a6a01 	eorseq	r6, sl, r1, lsl #20
    8144:	1a9e0000 	bne	fe78814c <SCS_BASE+0x1e77a14c>
    8148:	0f000000 	svceq	0x00000000
    814c:	000012a2 	andeq	r1, r0, r2, lsr #5
    8150:	286c7e01 	stmdacs	ip!, {r0, r9, sl, fp, ip, sp, lr}^
    8154:	00180800 	andseq	r0, r8, r0, lsl #16
    8158:	9c010000 	stcls	0, cr0, [r1], {-0}
    815c:	0000029b 	muleq	r0, fp, r2
    8160:	002b0710 	eoreq	r0, fp, r0, lsl r7
    8164:	3a7e0100 	bcc	1f8856c <__Stack_Size+0x1f8816c>
    8168:	bf000000 	svclt	0x00000000
    816c:	0000001a 	andeq	r0, r0, sl, lsl r0
    8170:	00148e11 	andseq	r8, r4, r1, lsl lr
    8174:	84900100 	ldrhi	r0, [r0], #256	; 0x100
    8178:	18080028 	stmdane	r8, {r3, r5}
    817c:	01000000 	mrseq	r0, (UNDEF: 0)
    8180:	1b86119c 	blne	fe18c7f8 <SCS_BASE+0x1e17e7f8>
    8184:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    8188:	0800289c 	stmdaeq	r0, {r2, r3, r4, r7, fp, sp}
    818c:	00000010 	andeq	r0, r0, r0, lsl r0
    8190:	5e129c01 	cdppl	12, 1, cr9, cr2, cr1, {0}
    8194:	0100002a 	tsteq	r0, sl, lsr #32
    8198:	003a0296 	mlaseq	sl, r6, r2, r0
    819c:	28ac0000 	stmiacs	ip!, {}	; <UNPREDICTABLE>
    81a0:	000c0800 	andeq	r0, ip, r0, lsl #16
    81a4:	9c010000 	stcls	0, cr0, [r1], {-0}
    81a8:	0028f112 	eoreq	pc, r8, r2, lsl r1	; <UNPREDICTABLE>
    81ac:	02a30100 	adceq	r0, r3, #0, 2
    81b0:	0000003a 	andeq	r0, r0, sl, lsr r0
    81b4:	080028b8 	stmdaeq	r0, {r3, r4, r5, r7, fp, sp}
    81b8:	0000000c 	andeq	r0, r0, ip
    81bc:	c4139c01 	ldrgt	r9, [r3], #-3073	; 0xc01
    81c0:	01000029 	tsteq	r0, r9, lsr #32
    81c4:	00a402b1 	strhteq	r0, [r4], r1
    81c8:	28c40000 	stmiacs	r4, {}^	; <UNPREDICTABLE>
    81cc:	00100800 	andseq	r0, r0, r0, lsl #16
    81d0:	9c010000 	stcls	0, cr0, [r1], {-0}
    81d4:	00000314 	andeq	r0, r0, r4, lsl r3
    81d8:	00288414 	eoreq	r8, r8, r4, lsl r4
    81dc:	02b30100 	adcseq	r0, r3, #0, 2
    81e0:	000000a4 	andeq	r0, r0, r4, lsr #1
    81e4:	00001ae0 	andeq	r1, r0, r0, ror #21
    81e8:	28a01300 	stmiacs	r0!, {r8, r9, ip}
    81ec:	c7010000 	strgt	r0, [r1, -r0]
    81f0:	0000a402 	andeq	sl, r0, r2, lsl #8
    81f4:	0028d400 	eoreq	sp, r8, r0, lsl #8
    81f8:	00001008 	andeq	r1, r0, r8
    81fc:	3f9c0100 	svccc	0x009c0100
    8200:	14000003 	strne	r0, [r0], #-3
    8204:	0000241c 	andeq	r2, r0, ip, lsl r4
    8208:	a402c901 	strge	ip, [r2], #-2305	; 0x901
    820c:	05000000 	streq	r0, [r0, #-0]
    8210:	0000001b 	andeq	r0, r0, fp, lsl r0
    8214:	00284c15 	eoreq	r4, r8, r5, lsl ip
    8218:	02e20100 	rsceq	r0, r2, #0, 2
    821c:	080028e4 	stmdaeq	r0, {r2, r5, r6, r7, fp, sp}
    8220:	00000018 	andeq	r0, r0, r8, lsl r0
    8224:	03749c01 	cmneq	r4, #256	; 0x100
    8228:	ba160000 	blt	588230 <__Stack_Size+0x587e30>
    822c:	0100002a 	tsteq	r0, sl, lsr #32
    8230:	004c02e2 	subeq	r0, ip, r2, ror #5
    8234:	1b2b0000 	blne	ac823c <__Stack_Size+0xac7e3c>
    8238:	24170000 	ldrcs	r0, [r7], #-0
    823c:	01000011 	tsteq	r0, r1, lsl r0
    8240:	00c402e2 	sbceq	r0, r4, r2, ror #5
    8244:	51010000 	mrspl	r0, (UNDEF: 1)
    8248:	299e1300 	ldmibcs	lr, {r8, r9, ip}
    824c:	01010000 	mrseq	r0, (UNDEF: 1)
    8250:	0000a403 	andeq	sl, r0, r3, lsl #8
    8254:	0028fc00 	eoreq	pc, r8, r0, lsl #24
    8258:	00002008 	andeq	r2, r0, r8
    825c:	af9c0100 	svcge	0x009c0100
    8260:	16000003 	strne	r0, [r0], -r3
    8264:	00002a76 	andeq	r2, r0, r6, ror sl
    8268:	4c030101 	stfmis	f0, [r3], {1}
    826c:	65000000 	strvs	r0, [r0, #-0]
    8270:	1400001b 	strne	r0, [r0], #-27
    8274:	0000241c 	andeq	r2, r0, ip, lsl r4
    8278:	a4030301 	strge	r0, [r3], #-769	; 0x301
    827c:	9f000000 	svcls	0x00000000
    8280:	0000001b 	andeq	r0, r0, fp, lsl r0
    8284:	001ba015 	andseq	sl, fp, r5, lsl r0
    8288:	032e0100 			; <UNDEFINED> instruction: 0x032e0100
    828c:	0800291c 	stmdaeq	r0, {r2, r3, r4, r8, fp, sp}
    8290:	0000000c 	andeq	r0, r0, ip
    8294:	03d49c01 	bicseq	r9, r4, #256	; 0x100
    8298:	76170000 	ldrvc	r0, [r7], -r0
    829c:	0100002a 	tsteq	r0, sl, lsr #32
    82a0:	004c032e 	subeq	r0, ip, lr, lsr #6
    82a4:	50010000 	andpl	r0, r1, r0
    82a8:	020e1800 	andeq	r1, lr, #0, 16
    82ac:	29280000 	stmdbcs	r8!, {}	; <UNPREDICTABLE>
    82b0:	00280800 	eoreq	r0, r8, r0, lsl #16
    82b4:	9c010000 	stcls	0, cr0, [r1], {-0}
    82b8:	00000400 	andeq	r0, r0, r0, lsl #8
    82bc:	00021f19 	andeq	r1, r2, r9, lsl pc
    82c0:	001bbe00 	andseq	fp, fp, r0, lsl #28
    82c4:	29361a00 	ldmdbcs	r6!, {r9, fp, ip}
    82c8:	000e0800 	andeq	r0, lr, r0, lsl #16
    82cc:	1f1b0000 	svcne	0x001b0000
    82d0:	00000002 	andeq	r0, r0, r2
    82d4:	28be1c00 	ldmcs	lr!, {sl, fp, ip}
    82d8:	85010000 	strhi	r0, [r1, #-0]
    82dc:	04180103 	ldreq	r0, [r8], #-259	; 0x103
    82e0:	691d0000 	ldmdbvs	sp, {}	; <UNPREDICTABLE>
    82e4:	03870100 	orreq	r0, r7, #0, 2
    82e8:	0000006f 	andeq	r0, r0, pc, rrx
    82ec:	2aec1300 	bcs	ffb0cef4 <SCS_BASE+0x1fafeef4>
    82f0:	66010000 	strvs	r0, [r1], -r0
    82f4:	00020303 	andeq	r0, r2, r3, lsl #6
    82f8:	00295000 	eoreq	r5, r9, r0
    82fc:	00003608 	andeq	r3, r0, r8, lsl #12
    8300:	8c9c0100 	ldfhis	f0, [ip], {0}
    8304:	16000004 	strne	r0, [r0], -r4
    8308:	000029bc 			; <UNDEFINED> instruction: 0x000029bc
    830c:	3a036601 	bcc	e1b18 <__Stack_Size+0xe1718>
    8310:	dd000000 	stcle	0, cr0, [r0, #-0]
    8314:	1400001b 	strne	r0, [r0], #-27
    8318:	000022dd 	ldrdeq	r2, [r0], -sp
    831c:	03036801 	movweq	r6, #14337	; 0x3801
    8320:	fb000002 	blx	8332 <__Stack_Size+0x7f32>
    8324:	1e00001b 	mcrne	0, 0, r0, cr0, cr11, {0}
    8328:	00000400 	andeq	r0, r0, r0, lsl #8
    832c:	0800295e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, fp, sp}
    8330:	00000012 	andeq	r0, r0, r2, lsl r0
    8334:	79037001 	stmdbvc	r3, {r0, ip, sp, lr}
    8338:	1a000004 	bne	8350 <__Stack_Size+0x7f50>
    833c:	0800295e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, fp, sp}
    8340:	00000012 	andeq	r0, r0, r2, lsl r0
    8344:	00040d1f 	andeq	r0, r4, pc, lsl sp
    8348:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    834c:	58200000 	stmdapl	r0!, {}	; <UNPREDICTABLE>
    8350:	0e080029 	cdpeq	0, 0, cr0, cr8, cr9, {1}
    8354:	20000002 	andcs	r0, r0, r2
    8358:	08002974 	stmdaeq	r0, {r2, r4, r5, r6, r8, fp, sp}
    835c:	0000020e 	andeq	r0, r0, lr, lsl #4
    8360:	1b102100 	blne	410768 <__Stack_Size+0x410368>
    8364:	ad010000 	stcge	0, cr0, [r1, #-0]
    8368:	00000203 	andeq	r0, r0, r3, lsl #4
    836c:	08002986 	stmdaeq	r0, {r1, r2, r7, r8, fp, sp}
    8370:	00000042 	andeq	r0, r0, r2, asr #32
    8374:	04ea9c01 	strbteq	r9, [sl], #3073	; 0xc01
    8378:	63100000 	tstvs	r0, #0
    837c:	01000029 	tsteq	r0, r9, lsr #32
    8380:	00003aad 	andeq	r3, r0, sp, lsr #21
    8384:	001c3000 	andseq	r3, ip, r0
    8388:	22dd2200 	sbcscs	r2, sp, #0, 4
    838c:	af010000 	svcge	0x00010000
    8390:	00000203 	andeq	r0, r0, r3, lsl #4
    8394:	00001c5c 	andeq	r1, r0, ip, asr ip
    8398:	00299223 	eoreq	r9, r9, r3, lsr #4
    839c:	00041808 	andeq	r1, r4, r8, lsl #16
    83a0:	0004d800 	andeq	sp, r4, r0, lsl #16
    83a4:	50012400 	andpl	r2, r1, r0, lsl #8
    83a8:	0fff0a03 	svceq	0x00ff0a03
    83ac:	29b22500 	ldmibcs	r2!, {r8, sl, sp}
    83b0:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    83b4:	01240000 			; <UNDEFINED> instruction: 0x01240000
    83b8:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    83bc:	2100000f 	tstcs	r0, pc
    83c0:	000028c9 	andeq	r2, r0, r9, asr #17
    83c4:	0203d401 	andeq	sp, r3, #16777216	; 0x1000000
    83c8:	29c80000 	stmibcs	r8, {}^	; <UNPREDICTABLE>
    83cc:	003c0800 	eorseq	r0, ip, r0, lsl #16
    83d0:	9c010000 	stcls	0, cr0, [r1], {-0}
    83d4:	00000539 	andeq	r0, r0, r9, lsr r5
    83d8:	0022dd22 	eoreq	sp, r2, r2, lsr #26
    83dc:	03d60100 	bicseq	r0, r6, #0, 2
    83e0:	86000002 	strhi	r0, [r0], -r2
    83e4:	2300001c 	movwcs	r0, #28
    83e8:	080029d2 	stmdaeq	r0, {r1, r4, r6, r7, r8, fp, sp}
    83ec:	00000418 	andeq	r0, r0, r8, lsl r4
    83f0:	00000527 	andeq	r0, r0, r7, lsr #10
    83f4:	03500124 	cmpeq	r0, #36, 2
    83f8:	000fff0a 	andeq	pc, pc, sl, lsl #30
    83fc:	0029f025 	eoreq	pc, r9, r5, lsr #32
    8400:	00041808 	andeq	r1, r4, r8, lsl #16
    8404:	50012400 	andpl	r2, r1, r0, lsl #8
    8408:	0fff0a03 	svceq	0x00ff0a03
    840c:	6d210000 	stcvs	0, cr0, [r1, #-0]
    8410:	01000028 	tsteq	r0, r8, lsr #32
    8414:	000203f7 	strdeq	r0, [r2], -r7
    8418:	002a0400 	eoreq	r0, sl, r0, lsl #8
    841c:	00007008 	andeq	r7, r0, r8
    8420:	9b9c0100 	blls	fe708828 <SCS_BASE+0x1e6fa828>
    8424:	22000005 	andcs	r0, r0, #5
    8428:	000022dd 	ldrdeq	r2, [r0], -sp
    842c:	0203f901 	andeq	pc, r3, #16384	; 0x4000
    8430:	1cb00000 	ldcne	0, cr0, [r0]
    8434:	0e230000 	cdpeq	0, 2, cr0, cr3, cr0, {0}
    8438:	1808002a 	stmdane	r8, {r1, r3, r5}
    843c:	76000004 	strvc	r0, [r0], -r4
    8440:	24000005 	strcs	r0, [r0], #-5
    8444:	0a035001 	beq	dc450 <__Stack_Size+0xdc050>
    8448:	23000fff 	movwcs	r0, #4095	; 0xfff
    844c:	08002a36 	stmdaeq	r0, {r1, r2, r4, r5, r9, fp, sp}
    8450:	00000418 	andeq	r0, r0, r8, lsl r4
    8454:	0000058b 	andeq	r0, r0, fp, lsl #11
    8458:	03500124 	cmpeq	r0, #36, 2
    845c:	000fff0a 	andeq	pc, pc, sl, lsl #30
    8460:	002a5825 	eoreq	r5, sl, r5, lsr #16
    8464:	00041808 	andeq	r1, r4, r8, lsl #16
    8468:	50012400 	andpl	r2, r1, r0, lsl #8
    846c:	00003f01 	andeq	r3, r0, r1, lsl #30
    8470:	002ac313 	eoreq	ip, sl, r3, lsl r3
    8474:	01360100 	teqeq	r6, r0, lsl #2
    8478:	00000203 	andeq	r0, r0, r3, lsl #4
    847c:	08002a74 	stmdaeq	r0, {r2, r4, r5, r6, r9, fp, sp}
    8480:	00000048 	andeq	r0, r0, r8, asr #32
    8484:	061b9c01 	ldreq	r9, [fp], -r1, lsl #24
    8488:	42160000 	andsmi	r0, r6, #0
    848c:	01000042 	tsteq	r0, r2, asr #32
    8490:	003a0136 	eorseq	r0, sl, r6, lsr r1
    8494:	1ce50000 	stclne	0, cr0, [r5]
    8498:	55160000 	ldrpl	r0, [r6, #-0]
    849c:	0100000a 	tsteq	r0, sl
    84a0:	003a0136 	eorseq	r0, sl, r6, lsr r1
    84a4:	1d110000 	ldcne	0, cr0, [r1, #-0]
    84a8:	dd140000 	ldcle	0, cr0, [r4, #-0]
    84ac:	01000022 	tsteq	r0, r2, lsr #32
    84b0:	02030138 	andeq	r0, r3, #56, 2
    84b4:	1d3d0000 	ldcne	0, cr0, [sp, #-0]
    84b8:	80230000 	eorhi	r0, r3, r0
    84bc:	1808002a 	stmdane	r8, {r1, r3, r5}
    84c0:	f8000004 			; <UNDEFINED> instruction: 0xf8000004
    84c4:	24000005 	strcs	r0, [r0], #-5
    84c8:	3f015001 	svccc	0x00015001
    84cc:	2a982300 	bcs	fe6110d4 <SCS_BASE+0x1e6030d4>
    84d0:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    84d4:	060b0000 	streq	r0, [fp], -r0
    84d8:	01240000 			; <UNDEFINED> instruction: 0x01240000
    84dc:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    84e0:	002aa625 	eoreq	sl, sl, r5, lsr #12
    84e4:	00041808 	andeq	r1, r4, r8, lsl #16
    84e8:	50012400 	andpl	r2, r1, r0, lsl #8
    84ec:	00003f01 	andeq	r3, r0, r1, lsl #30
    84f0:	001bf913 	andseq	pc, fp, r3, lsl r9	; <UNPREDICTABLE>
    84f4:	01710100 	cmneq	r1, r0, lsl #2
    84f8:	00000203 	andeq	r0, r0, r3, lsl #4
    84fc:	08002abc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, fp, sp}
    8500:	00000038 	andeq	r0, r0, r8, lsr r0
    8504:	06889c01 	streq	r9, [r8], r1, lsl #24
    8508:	42160000 	andsmi	r0, r6, #0
    850c:	01000042 	tsteq	r0, r2, asr #32
    8510:	003a0171 	eorseq	r0, sl, r1, ror r1
    8514:	1d720000 	ldclne	0, cr0, [r2, #-0]
    8518:	55160000 	ldrpl	r0, [r6, #-0]
    851c:	0100000a 	tsteq	r0, sl
    8520:	004c0171 	subeq	r0, ip, r1, ror r1
    8524:	1d9e0000 	ldcne	0, cr0, [lr]
    8528:	dd140000 	ldcle	0, cr0, [r4, #-0]
    852c:	01000022 	tsteq	r0, r2, lsr #32
    8530:	02030173 	andeq	r0, r3, #-1073741796	; 0xc000001c
    8534:	1dbf0000 	ldcne	0, cr0, [pc]	; 853c <__Stack_Size+0x813c>
    8538:	c8230000 	stmdagt	r3!, {}	; <UNPREDICTABLE>
    853c:	1808002a 	stmdane	r8, {r1, r3, r5}
    8540:	78000004 	stmdavc	r0, {r2}
    8544:	24000006 	strcs	r0, [r0], #-6
    8548:	3f015001 	svccc	0x00015001
    854c:	2ade2500 	bcs	ff791954 <SCS_BASE+0x1f783954>
    8550:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    8554:	01240000 			; <UNDEFINED> instruction: 0x01240000
    8558:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    855c:	2a421300 	bcs	108d164 <__Stack_Size+0x108cd64>
    8560:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
    8564:	00020301 	andeq	r0, r2, r1, lsl #6
    8568:	002af400 	eoreq	pc, sl, r0, lsl #8
    856c:	00004808 	andeq	r4, r0, r8, lsl #16
    8570:	f59c0100 			; <UNDEFINED> instruction: 0xf59c0100
    8574:	16000006 	strne	r0, [r0], -r6
    8578:	00004242 	andeq	r4, r0, r2, asr #4
    857c:	3a019901 	bcc	6e988 <__Stack_Size+0x6e588>
    8580:	e9000000 	stmdb	r0, {}	; <UNPREDICTABLE>
    8584:	1600001d 			; <UNDEFINED> instruction: 0x1600001d
    8588:	00000a55 	andeq	r0, r0, r5, asr sl
    858c:	5e019901 	cdppl	9, 0, cr9, cr1, cr1, {0}
    8590:	15000000 	strne	r0, [r0, #-0]
    8594:	1400001e 	strne	r0, [r0], #-30
    8598:	000022dd 	ldrdeq	r2, [r0], -sp
    859c:	03019b01 	movweq	r9, #6913	; 0x1b01
    85a0:	36000002 	strcc	r0, [r0], -r2
    85a4:	2300001e 	movwcs	r0, #30
    85a8:	08002b00 	stmdaeq	r0, {r8, r9, fp, sp}
    85ac:	00000418 	andeq	r0, r0, r8, lsl r4
    85b0:	000006e5 	andeq	r0, r0, r5, ror #13
    85b4:	01500124 	cmpeq	r0, r4, lsr #2
    85b8:	2225003f 	eorcs	r0, r5, #63	; 0x3f
    85bc:	1808002b 	stmdane	r8, {r0, r1, r3, r5}
    85c0:	24000004 	strcs	r0, [r0], #-4
    85c4:	3f015001 	svccc	0x00015001
    85c8:	81130000 	tsthi	r3, r0
    85cc:	0100002a 	tsteq	r0, sl, lsr #32
    85d0:	020301ca 	andeq	r0, r3, #-2147483598	; 0x80000032
    85d4:	2b3c0000 	blcs	f085dc <__Stack_Size+0xf081dc>
    85d8:	00a00800 	adceq	r0, r0, r0, lsl #16
    85dc:	9c010000 	stcls	0, cr0, [r1], {-0}
    85e0:	000007cb 	andeq	r0, r0, fp, asr #15
    85e4:	002aae16 	eoreq	sl, sl, r6, lsl lr
    85e8:	01ca0100 	biceq	r0, sl, r0, lsl #2
    85ec:	0000003a 	andeq	r0, r0, sl, lsr r0
    85f0:	00001e60 	andeq	r1, r0, r0, ror #28
    85f4:	0029ee14 	eoreq	lr, r9, r4, lsl lr
    85f8:	01cc0100 	biceq	r0, ip, r0, lsl #2
    85fc:	0000004c 	andeq	r0, r0, ip, asr #32
    8600:	00001ea9 	andeq	r1, r0, r9, lsr #29
    8604:	0029b214 	eoreq	fp, r9, r4, lsl r2
    8608:	01cc0100 	biceq	r0, ip, r0, lsl #2
    860c:	0000004c 	andeq	r0, r0, ip, asr #32
    8610:	00001ef5 	strdeq	r1, [r0], -r5
    8614:	00285b14 	eoreq	r5, r8, r4, lsl fp
    8618:	01cc0100 	biceq	r0, ip, r0, lsl #2
    861c:	0000004c 	andeq	r0, r0, ip, asr #32
    8620:	00001f4d 	andeq	r1, r0, sp, asr #30
    8624:	00297014 	eoreq	r7, r9, r4, lsl r0
    8628:	01cc0100 	biceq	r0, ip, r0, lsl #2
    862c:	0000004c 	andeq	r0, r0, ip, asr #32
    8630:	00001fa9 	andeq	r1, r0, r9, lsr #31
    8634:	0022dd14 	eoreq	sp, r2, r4, lsl sp
    8638:	01ce0100 	biceq	r0, lr, r0, lsl #2
    863c:	00000203 	andeq	r0, r0, r3, lsl #4
    8640:	00001ff1 	strdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    8644:	002b4623 	eoreq	r4, fp, r3, lsr #12
    8648:	00041808 	andeq	r1, r4, r8, lsl #16
    864c:	00078200 	andeq	r8, r7, r0, lsl #4
    8650:	50012400 	andpl	r2, r1, r0, lsl #8
    8654:	23003f01 	movwcs	r3, #3841	; 0xf01
    8658:	08002b7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, r9, fp, sp}
    865c:	00000418 	andeq	r0, r0, r8, lsl r4
    8660:	00000795 	muleq	r0, r5, r7
    8664:	01500124 	cmpeq	r0, r4, lsr #2
    8668:	8c23003f 	stchi	0, cr0, [r3], #-252	; 0xffffff04
    866c:	1808002b 	stmdane	r8, {r0, r1, r3, r5}
    8670:	a8000004 	stmdage	r0, {r2}
    8674:	24000007 	strcs	r0, [r0], #-7
    8678:	3f015001 	svccc	0x00015001
    867c:	2ba42300 	blcs	fe911284 <SCS_BASE+0x1e903284>
    8680:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    8684:	07bb0000 	ldreq	r0, [fp, r0]!
    8688:	01240000 			; <UNDEFINED> instruction: 0x01240000
    868c:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    8690:	002bbe25 	eoreq	fp, fp, r5, lsr #28
    8694:	00041808 	andeq	r1, r4, r8, lsl #16
    8698:	50012400 	andpl	r2, r1, r0, lsl #8
    869c:	00003f01 	andeq	r3, r0, r1, lsl #30
    86a0:	00293f13 	eoreq	r3, r9, r3, lsl pc
    86a4:	02190100 	andseq	r0, r9, #0, 2
    86a8:	00000203 	andeq	r0, r0, r3, lsl #4
    86ac:	08002bdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, fp, sp}
    86b0:	0000008c 	andeq	r0, r0, ip, lsl #1
    86b4:	08419c01 	stmdaeq	r1, {r0, sl, fp, ip, pc}^
    86b8:	24160000 	ldrcs	r0, [r6], #-0
    86bc:	01000011 	tsteq	r0, r1, lsl r0
    86c0:	00c40219 	sbceq	r0, r4, r9, lsl r2
    86c4:	20470000 	subcs	r0, r7, r0
    86c8:	dd140000 	ldcle	0, cr0, [r4, #-0]
    86cc:	01000022 	tsteq	r0, r2, lsr #32
    86d0:	0203021b 	andeq	r0, r3, #-1342177279	; 0xb0000001
    86d4:	20680000 	rsbcs	r0, r8, r0
    86d8:	e8230000 	stmda	r3!, {}	; <UNPREDICTABLE>
    86dc:	1808002b 	stmdane	r8, {r0, r1, r3, r5}
    86e0:	1a000004 	bne	86f8 <__Stack_Size+0x82f8>
    86e4:	24000008 	strcs	r0, [r0], #-8
    86e8:	0a035001 	beq	dc6f4 <__Stack_Size+0xdc2f4>
    86ec:	23000fff 	movwcs	r0, #4095	; 0xfff
    86f0:	08002c10 	stmdaeq	r0, {r4, sl, fp, sp}
    86f4:	00000418 	andeq	r0, r0, r8, lsl r4
    86f8:	0000082f 	andeq	r0, r0, pc, lsr #16
    86fc:	03500124 	cmpeq	r0, #36, 2
    8700:	000fff0a 	andeq	pc, pc, sl, lsl #30
    8704:	002c3a25 	eoreq	r3, ip, r5, lsr #20
    8708:	00041808 	andeq	r1, r4, r8, lsl #16
    870c:	50012400 	andpl	r2, r1, r0, lsl #8
    8710:	0fff0a03 	svceq	0x00ff0a03
    8714:	1c260000 	stcne	0, cr0, [r6], #-0
    8718:	01000029 	tsteq	r0, r9, lsr #32
    871c:	0203026a 	andeq	r0, r3, #-1610612730	; 0xa0000006
    8720:	2c680000 	stclcs	0, cr0, [r8], #-0
    8724:	00540800 	subseq	r0, r4, r0, lsl #16
    8728:	9c010000 	stcls	0, cr0, [r1], {-0}
    872c:	00293716 	eoreq	r3, r9, r6, lsl r7
    8730:	026a0100 	rsbeq	r0, sl, #0, 2
    8734:	0000004c 	andeq	r0, r0, ip, asr #32
    8738:	0000209d 	muleq	r0, sp, r0
    873c:	00286516 	eoreq	r6, r8, r6, lsl r5
    8740:	026a0100 	rsbeq	r0, sl, #0, 2
    8744:	0000004c 	andeq	r0, r0, ip, asr #32
    8748:	000020be 	strheq	r2, [r0], -lr
    874c:	0029e516 	eoreq	lr, r9, r6, lsl r5
    8750:	026a0100 	rsbeq	r0, sl, #0, 2
    8754:	0000004c 	andeq	r0, r0, ip, asr #32
    8758:	000020df 	ldrdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    875c:	0022dd14 	eoreq	sp, r2, r4, lsl sp
    8760:	026c0100 	rsbeq	r0, ip, #0, 2
    8764:	00000203 	andeq	r0, r0, r3, lsl #4
    8768:	00002100 	andeq	r2, r0, r0, lsl #2
    876c:	002c8223 	eoreq	r8, ip, r3, lsr #4
    8770:	00041808 	andeq	r1, r4, r8, lsl #16
    8774:	0008aa00 	andeq	sl, r8, r0, lsl #20
    8778:	50012400 	andpl	r2, r1, r0, lsl #8
    877c:	25003f01 	strcs	r3, [r0, #-3841]	; 0xf01
    8780:	08002ca0 	stmdaeq	r0, {r5, r7, sl, fp, sp}
    8784:	00000418 	andeq	r0, r0, r8, lsl r4
    8788:	01500124 	cmpeq	r0, r4, lsr #2
    878c:	0000003f 	andeq	r0, r0, pc, lsr r0
    8790:	00000743 	andeq	r0, r0, r3, asr #14
    8794:	1f150004 	svcne	0x00150004
    8798:	01040000 	mrseq	r0, (UNDEF: 4)
    879c:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
    87a0:	002b6701 	eoreq	r6, fp, r1, lsl #14
    87a4:	00066000 	andeq	r6, r6, r0
    87a8:	002cbc00 	eoreq	fp, ip, r0, lsl #24
    87ac:	00025608 	andeq	r5, r2, r8, lsl #12
    87b0:	001af600 	andseq	pc, sl, r0, lsl #12
    87b4:	05040200 	streq	r0, [r4, #-512]	; 0x200
    87b8:	000005c1 	andeq	r0, r0, r1, asr #11
    87bc:	92050202 	andls	r0, r5, #536870912	; 0x20000000
    87c0:	02000005 	andeq	r0, r0, #5
    87c4:	06f80601 	ldrbteq	r0, [r8], r1, lsl #12
    87c8:	75030000 	strvc	r0, [r3, #-0]
    87cc:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    87d0:	00004527 	andeq	r4, r0, r7, lsr #10
    87d4:	07040200 	streq	r0, [r4, -r0, lsl #4]
    87d8:	00000623 	andeq	r0, r0, r3, lsr #12
    87dc:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    87e0:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    87e4:	02000000 	andeq	r0, r0, #0
    87e8:	07da0702 	ldrbeq	r0, [sl, r2, lsl #14]
    87ec:	75030000 	strvc	r0, [r3, #-0]
    87f0:	29020038 	stmdbcs	r2, {r3, r4, r5}
    87f4:	00000068 	andeq	r0, r0, r8, rrx
    87f8:	f6080102 			; <UNDEFINED> instruction: 0xf6080102
    87fc:	04000006 	streq	r0, [r0], #-6
    8800:	00000a7a 	andeq	r0, r0, sl, ror sl
    8804:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    8808:	45050000 	strmi	r0, [r5, #-0]
    880c:	06000000 	streq	r0, [r0], -r0
    8810:	943b0201 	ldrtls	r0, [fp], #-513	; 0x201
    8814:	07000000 	streq	r0, [r0, -r0]
    8818:	00000e12 	andeq	r0, r0, r2, lsl lr
    881c:	20480700 	subcs	r0, r8, r0, lsl #14
    8820:	00010000 	andeq	r0, r1, r0
    8824:	000c3904 	andeq	r3, ip, r4, lsl #18
    8828:	7f3b0200 	svcvc	0x003b0200
    882c:	02000000 	andeq	r0, r0, #0
    8830:	061a0704 	ldreq	r0, [sl], -r4, lsl #14
    8834:	1c080000 	stcne	0, cr0, [r8], {-0}
    8838:	0b014e03 	bleq	5c04c <__Stack_Size+0x5bc4c>
    883c:	09000001 	stmdbeq	r0, {r0}
    8840:	004c5243 	subeq	r5, ip, r3, asr #4
    8844:	6f015003 	svcvs	0x00015003
    8848:	00000000 	andeq	r0, r0, r0
    884c:	48524309 	ldmdami	r2, {r0, r3, r8, r9, lr}^
    8850:	01510300 	cmpeq	r1, r0, lsl #6
    8854:	0000006f 	andeq	r0, r0, pc, rrx
    8858:	44490904 	strbmi	r0, [r9], #-2308	; 0x904
    885c:	52030052 	andpl	r0, r3, #82	; 0x52
    8860:	00006f01 	andeq	r6, r0, r1, lsl #30
    8864:	4f090800 	svcmi	0x00090800
    8868:	03005244 	movweq	r5, #580	; 0x244
    886c:	006f0153 	rsbeq	r0, pc, r3, asr r1	; <UNPREDICTABLE>
    8870:	0a0c0000 	beq	308878 <__Stack_Size+0x308478>
    8874:	00000a66 	andeq	r0, r0, r6, ror #20
    8878:	6f015403 	svcvs	0x00015403
    887c:	10000000 	andne	r0, r0, r0
    8880:	52524209 	subspl	r4, r2, #-1879048192	; 0x90000000
    8884:	01550300 	cmpeq	r5, r0, lsl #6
    8888:	0000006f 	andeq	r0, r0, pc, rrx
    888c:	0a230a14 	beq	8cb0e4 <__Stack_Size+0x8cace4>
    8890:	56030000 	strpl	r0, [r3], -r0
    8894:	00006f01 	andeq	r6, r0, r1, lsl #30
    8898:	0b001800 	bleq	e8a0 <__Stack_Size+0xe4a0>
    889c:	00000a9e 	muleq	r0, lr, sl
    88a0:	a6015703 	strge	r5, [r1], -r3, lsl #14
    88a4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    88a8:	01590318 	cmpeq	r9, r8, lsl r3
    88ac:	00000148 	andeq	r0, r0, r8, asr #2
    88b0:	002c820a 	eoreq	r8, ip, sl, lsl #4
    88b4:	015b0300 	cmpeq	fp, r0, lsl #6
    88b8:	0000006f 	andeq	r0, r0, pc, rrx
    88bc:	2c670a00 	stclcs	10, cr0, [r7], #-0
    88c0:	5c030000 	stcpl	0, cr0, [r3], {-0}
    88c4:	00006f01 	andeq	r6, r0, r1, lsl #30
    88c8:	600a0400 	andvs	r0, sl, r0, lsl #8
    88cc:	0300002b 	movweq	r0, #43	; 0x2b
    88d0:	0158015d 	cmpeq	r8, sp, asr r1
    88d4:	00080000 	andeq	r0, r8, r0
    88d8:	00006f0c 	andeq	r6, r0, ip, lsl #30
    88dc:	00015800 	andeq	r5, r1, r0, lsl #16
    88e0:	009f0d00 	addseq	r0, pc, r0, lsl #26
    88e4:	00030000 	andeq	r0, r3, r0
    88e8:	00014805 	andeq	r4, r1, r5, lsl #16
    88ec:	2c500b00 	mrrccs	11, 0, r0, r0, cr0	; <UNPREDICTABLE>
    88f0:	5e030000 	cdppl	0, 0, cr0, cr3, cr0, {0}
    88f4:	00011701 	andeq	r1, r1, r1, lsl #14
    88f8:	04010600 	streq	r0, [r1], #-1536	; 0x600
    88fc:	00018423 	andeq	r8, r1, r3, lsr #8
    8900:	13d00700 	bicsne	r0, r0, #0, 14
    8904:	07010000 	streq	r0, [r1, -r0]
    8908:	00001321 	andeq	r1, r0, r1, lsr #6
    890c:	19200702 	stmdbne	r0!, {r1, r8, r9, sl}
    8910:	00030000 	andeq	r0, r3, r0
    8914:	0017dc04 	andseq	sp, r7, r4, lsl #24
    8918:	69270400 	stmdbvs	r7!, {sl}
    891c:	06000001 	streq	r0, [r0], -r1
    8920:	c92e0401 	stmdbgt	lr!, {r0, sl}
    8924:	07000001 	streq	r0, [r0, -r1]
    8928:	000017f9 	strdeq	r1, [r0], -r9
    892c:	1a6d0700 	bne	1b4a534 <__Stack_Size+0x1b4a134>
    8930:	07040000 	streq	r0, [r4, -r0]
    8934:	0000143d 	andeq	r1, r0, sp, lsr r4
    8938:	144b0728 	strbne	r0, [fp], #-1832	; 0x728
    893c:	00c80000 	sbceq	r0, r8, r0
    8940:	00146a07 	andseq	r6, r4, r7, lsl #20
    8944:	2d071400 	cfstrscs	mvf1, [r7, #-0]
    8948:	10000011 	andne	r0, r0, r1, lsl r0
    894c:	00175007 	andseq	r5, r7, r7
    8950:	1b071c00 	blne	1cf958 <__Stack_Size+0x1cf558>
    8954:	18000018 	stmdane	r0, {r3, r4}
    8958:	18640400 	stmdane	r4!, {sl}^
    895c:	36040000 	strcc	r0, [r4], -r0
    8960:	0000018f 	andeq	r0, r0, pc, lsl #3
    8964:	3e04040e 	cdpcc	4, 0, cr0, cr4, cr14, {0}
    8968:	00000201 	andeq	r0, r0, r1, lsl #4
    896c:	0011d80f 	andseq	sp, r1, pc, lsl #16
    8970:	4c400400 	cfstrdmi	mvd0, [r0], {-0}
    8974:	00000000 	andeq	r0, r0, r0
    8978:	00182b0f 	andseq	r2, r8, pc, lsl #22
    897c:	84410400 	strbhi	r0, [r1], #-1024	; 0x400
    8980:	02000001 	andeq	r0, r0, #1
    8984:	0011bf0f 	andseq	fp, r1, pc, lsl #30
    8988:	c9420400 	stmdbgt	r2, {sl}^
    898c:	03000001 	movweq	r0, #1
    8990:	18e60400 	stmiane	r6!, {sl}^
    8994:	43040000 	movwmi	r0, #16384	; 0x4000
    8998:	000001d4 	ldrdeq	r0, [r0], -r4
    899c:	47040106 	strmi	r0, [r4, -r6, lsl #2]
    89a0:	00000221 	andeq	r0, r0, r1, lsr #4
    89a4:	000c2f07 	andeq	r2, ip, r7, lsl #30
    89a8:	75070000 	strvc	r0, [r7, #-0]
    89ac:	0100000f 	tsteq	r0, pc
    89b0:	2c5d0400 	cfldrdcs	mvd0, [sp], {-0}
    89b4:	49040000 	stmdbmi	r4, {}	; <UNPREDICTABLE>
    89b8:	0000020c 	andeq	r0, r0, ip, lsl #4
    89bc:	002ba210 	eoreq	sl, fp, r0, lsl r2
    89c0:	bc330100 	ldflts	f0, [r3], #-0
    89c4:	a408002c 	strge	r0, [r8], #-44	; 0x2c
    89c8:	01000000 	mrseq	r0, (UNDEF: 0)
    89cc:	00030d9c 	muleq	r3, ip, sp
    89d0:	2c6c1100 	stfcse	f1, [ip], #-0
    89d4:	33010000 	movwcc	r0, #4096	; 0x1000
    89d8:	0000030d 	andeq	r0, r0, sp, lsl #6
    89dc:	0000212a 	andeq	r2, r0, sl, lsr #2
    89e0:	002ce612 	eoreq	lr, ip, r2, lsl r6
    89e4:	00073308 	andeq	r3, r7, r8, lsl #6
    89e8:	00026800 	andeq	r6, r2, r0, lsl #16
    89ec:	51011300 	mrspl	r1, SP_irq
    89f0:	01133101 	tsteq	r3, r1, lsl #2
    89f4:	00340150 	eorseq	r0, r4, r0, asr r1
    89f8:	002d0812 	eoreq	r0, sp, r2, lsl r8
    89fc:	00073308 	andeq	r3, r7, r8, lsl #6
    8a00:	00028100 	andeq	r8, r2, r0, lsl #2
    8a04:	51011300 	mrspl	r1, SP_irq
    8a08:	01133101 	tsteq	r3, r1, lsl #2
    8a0c:	40080250 	andmi	r0, r8, r0, asr r2
    8a10:	2d141200 	lfmcs	f1, 4, [r4, #-0]
    8a14:	07330800 	ldreq	r0, [r3, -r0, lsl #16]!
    8a18:	02990000 	addseq	r0, r9, #0
    8a1c:	01130000 	tsteq	r3, r0
    8a20:	13310151 	teqne	r1, #1073741844	; 0x40000014
    8a24:	38015001 	stmdacc	r1, {r0, ip, lr}
    8a28:	2d201200 	sfmcs	f1, 4, [r0, #-0]
    8a2c:	07330800 	ldreq	r0, [r3, -r0, lsl #16]!
    8a30:	02b10000 	adcseq	r0, r1, #0
    8a34:	01130000 	tsteq	r3, r0
    8a38:	13310151 	teqne	r1, #1073741844	; 0x40000014
    8a3c:	40015001 	andmi	r5, r1, r1
    8a40:	2d2c1200 	sfmcs	f1, 4, [ip, #-0]
    8a44:	07330800 	ldreq	r0, [r3, -r0, lsl #16]!
    8a48:	02ca0000 	sbceq	r0, sl, #0
    8a4c:	01130000 	tsteq	r3, r0
    8a50:	13310151 	teqne	r1, #1073741844	; 0x40000014
    8a54:	08025001 	stmdaeq	r2, {r0, ip, lr}
    8a58:	38120020 	ldmdacc	r2, {r5}
    8a5c:	3308002d 	movwcc	r0, #32813	; 0x802d
    8a60:	e3000007 	movw	r0, #7
    8a64:	13000002 	movwne	r0, #2
    8a68:	31015101 	tstcc	r1, r1, lsl #2
    8a6c:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    8a70:	12008008 	andne	r8, r0, #8
    8a74:	08002d46 	stmdaeq	r0, {r1, r2, r6, r8, sl, fp, sp}
    8a78:	00000733 	andeq	r0, r0, r3, lsr r7
    8a7c:	000002fd 	strdeq	r0, [r0], -sp
    8a80:	01510113 	cmpeq	r1, r3, lsl r1
    8a84:	50011331 	andpl	r1, r1, r1, lsr r3
    8a88:	01000a03 	tsteq	r0, r3, lsl #20
    8a8c:	2d541400 	cfldrdcs	mvd1, [r4, #-0]
    8a90:	07330800 	ldreq	r0, [r3, -r0, lsl #16]!
    8a94:	01130000 	tsteq	r3, r0
    8a98:	00300151 	eorseq	r0, r0, r1, asr r1
    8a9c:	0b041500 	bleq	10dea4 <__Stack_Size+0x10daa4>
    8aa0:	10000001 	andne	r0, r0, r1
    8aa4:	00002c87 	andeq	r2, r0, r7, lsl #25
    8aa8:	2d606b01 	fstmdbxcs	r0!, {d22-d21}	;@ Deprecated
    8aac:	00160800 	andseq	r0, r6, r0, lsl #16
    8ab0:	9c010000 	stcls	0, cr0, [r1], {-0}
    8ab4:	00000355 	andeq	r0, r0, r5, asr r3
    8ab8:	002d6a12 	eoreq	r6, sp, r2, lsl sl
    8abc:	00073308 	andeq	r3, r7, r8, lsl #6
    8ac0:	00034000 	andeq	r4, r3, r0
    8ac4:	51011300 	mrspl	r1, SP_irq
    8ac8:	01133101 	tsteq	r3, r1, lsl #2
    8acc:	00310150 	eorseq	r0, r1, r0, asr r1
    8ad0:	002d7614 	eoreq	r7, sp, r4, lsl r6
    8ad4:	00073308 	andeq	r3, r7, r8, lsl #6
    8ad8:	51011300 	mrspl	r1, SP_irq
    8adc:	01133001 	tsteq	r3, r1
    8ae0:	00310150 	eorseq	r0, r1, r0, asr r1
    8ae4:	12ec1000 	rscne	r1, ip, #0
    8ae8:	7c010000 	stcvc	0, cr0, [r1], {-0}
    8aec:	08002d76 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, sl, fp, sp}
    8af0:	0000009c 	muleq	r0, ip, r0
    8af4:	03e19c01 	mvneq	r9, #256	; 0x100
    8af8:	6c160000 	ldcvs	0, cr0, [r6], {-0}
    8afc:	0100002c 	tsteq	r0, ip, lsr #32
    8b00:	00030d7c 	andeq	r0, r3, ip, ror sp
    8b04:	11500100 	cmpne	r0, r0, lsl #2
    8b08:	00002c72 	andeq	r2, r0, r2, ror ip
    8b0c:	03e17c01 	mvneq	r7, #256	; 0x100
    8b10:	21ec0000 	mvncs	r0, r0
    8b14:	d8170000 	ldmdale	r7, {}	; <UNPREDICTABLE>
    8b18:	0100002b 	tsteq	r0, fp, lsr #32
    8b1c:	00003a7e 	andeq	r3, r0, lr, ror sl
    8b20:	00220d00 	eoreq	r0, r2, r0, lsl #26
    8b24:	2c211700 	stccs	7, cr1, [r1], #-0
    8b28:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    8b2c:	0000003a 	andeq	r0, r0, sl, lsr r0
    8b30:	0000223c 	andeq	r2, r0, ip, lsr r2
    8b34:	002b1c17 	eoreq	r1, fp, r7, lsl ip
    8b38:	3a7e0100 	bcc	1f88f40 <__Stack_Size+0x1f88b40>
    8b3c:	66000000 	strvs	r0, [r0], -r0
    8b40:	18000022 	stmdane	r0, {r1, r5}
    8b44:	00736f70 	rsbseq	r6, r3, r0, ror pc
    8b48:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    8b4c:	229c0000 	addscs	r0, ip, #0
    8b50:	11170000 	tstne	r7, r0
    8b54:	01000023 	tsteq	r0, r3, lsr #32
    8b58:	00003a7f 	andeq	r3, r0, pc, ror sl
    8b5c:	0022fa00 	eoreq	pc, r2, r0, lsl #20
    8b60:	2b8a1700 	blcs	fe28e768 <SCS_BASE+0x1e280768>
    8b64:	7f010000 	svcvc	0x00010000
    8b68:	0000003a 	andeq	r0, r0, sl, lsr r0
    8b6c:	00002324 	andeq	r2, r0, r4, lsr #6
    8b70:	01041500 	tsteq	r4, r0, lsl #10
    8b74:	10000002 	andne	r0, r0, r2
    8b78:	000015cc 	andeq	r1, r0, ip, asr #11
    8b7c:	2e12e501 	cfmul32cs	mvfx14, mvfx2, mvfx1
    8b80:	00100800 	andseq	r0, r0, r0, lsl #16
    8b84:	9c010000 	stcls	0, cr0, [r1], {-0}
    8b88:	0000040a 	andeq	r0, r0, sl, lsl #8
    8b8c:	002c7216 	eoreq	r7, ip, r6, lsl r2
    8b90:	e1e50100 	mvn	r0, r0, lsl #2
    8b94:	01000003 	tsteq	r0, r3
    8b98:	c3190050 	tstgt	r9, #80	; 0x50
    8b9c:	01000010 	tsteq	r0, r0, lsl r0
    8ba0:	00005ef6 	strdeq	r5, [r0], -r6
    8ba4:	002e2200 	eoreq	r2, lr, r0, lsl #4
    8ba8:	00000c08 	andeq	r0, r0, r8, lsl #24
    8bac:	4f9c0100 	svcmi	0x009c0100
    8bb0:	11000004 	tstne	r0, r4
    8bb4:	00002c6c 	andeq	r2, r0, ip, ror #24
    8bb8:	030df601 	movweq	pc, #54785	; 0xd601	; <UNPREDICTABLE>
    8bbc:	238a0000 	orrcs	r0, sl, #0
    8bc0:	d8160000 	ldmdale	r6, {}	; <UNPREDICTABLE>
    8bc4:	01000011 	tsteq	r0, r1, lsl r0
    8bc8:	00004cf6 	strdeq	r4, [r0], -r6
    8bcc:	17510100 	ldrbne	r0, [r1, -r0, lsl #2]
    8bd0:	0000241c 	andeq	r2, r0, ip, lsl r4
    8bd4:	005ef801 	subseq	pc, lr, r1, lsl #16
    8bd8:	23ab0000 			; <UNDEFINED> instruction: 0x23ab0000
    8bdc:	1a000000 	bne	8be4 <__Stack_Size+0x87e4>
    8be0:	00002bf3 	strdeq	r2, [r0], -r3
    8be4:	4c011001 	stcmi	0, cr1, [r1], {1}
    8be8:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    8bec:	0608002e 	streq	r0, [r8], -lr, lsr #32
    8bf0:	01000000 	mrseq	r0, (UNDEF: 0)
    8bf4:	00047a9c 	muleq	r4, ip, sl
    8bf8:	2c6c1b00 	stclcs	11, cr1, [ip], #-0
    8bfc:	10010000 	andne	r0, r1, r0
    8c00:	00030d01 	andeq	r0, r3, r1, lsl #26
    8c04:	0023d500 	eoreq	sp, r3, r0, lsl #10
    8c08:	0b1a0000 	bleq	688c10 <__Stack_Size+0x688810>
    8c0c:	0100000f 	tsteq	r0, pc
    8c10:	005e0121 	subseq	r0, lr, r1, lsr #2
    8c14:	2e340000 	cdpcs	0, 3, cr0, cr4, cr0, {0}
    8c18:	000c0800 	andeq	r0, ip, r0, lsl #16
    8c1c:	9c010000 	stcls	0, cr0, [r1], {-0}
    8c20:	000004c3 	andeq	r0, r0, r3, asr #9
    8c24:	002c6c1b 	eoreq	r6, ip, fp, lsl ip
    8c28:	01210100 			; <UNDEFINED> instruction: 0x01210100
    8c2c:	0000030d 	andeq	r0, r0, sp, lsl #6
    8c30:	000023f6 	strdeq	r2, [r0], -r6
    8c34:	0011d81c 	andseq	sp, r1, ip, lsl r8
    8c38:	01210100 			; <UNDEFINED> instruction: 0x01210100
    8c3c:	0000004c 	andeq	r0, r0, ip, asr #32
    8c40:	1c1d5101 	ldfnes	f5, [sp], {1}
    8c44:	01000024 	tsteq	r0, r4, lsr #32
    8c48:	005e0123 	subseq	r0, lr, r3, lsr #2
    8c4c:	24170000 	ldrcs	r0, [r7], #-0
    8c50:	1a000000 	bne	8c58 <__Stack_Size+0x8858>
    8c54:	00002b23 	andeq	r2, r0, r3, lsr #22
    8c58:	4c013b01 	stcmi	11, cr3, [r1], {1}
    8c5c:	40000000 	andmi	r0, r0, r0
    8c60:	0608002e 	streq	r0, [r8], -lr, lsr #32
    8c64:	01000000 	mrseq	r0, (UNDEF: 0)
    8c68:	0004ee9c 	muleq	r4, ip, lr
    8c6c:	2c6c1b00 	stclcs	11, cr1, [ip], #-0
    8c70:	3b010000 	blcc	48c78 <__Stack_Size+0x48878>
    8c74:	00030d01 	andeq	r0, r3, r1, lsl #26
    8c78:	00244100 	eoreq	r4, r4, r0, lsl #2
    8c7c:	181e0000 	ldmdane	lr, {}	; <UNPREDICTABLE>
    8c80:	0100000b 	tsteq	r0, fp
    8c84:	2e46014d 	dvfcssm	f0, f6, #5.0
    8c88:	00040800 	andeq	r0, r4, r0, lsl #16
    8c8c:	9c010000 	stcls	0, cr0, [r1], {-0}
    8c90:	00000521 	andeq	r0, r0, r1, lsr #10
    8c94:	002c6c1c 	eoreq	r6, ip, ip, lsl ip
    8c98:	014d0100 	mrseq	r0, (UNDEF: 93)
    8c9c:	0000030d 	andeq	r0, r0, sp, lsl #6
    8ca0:	d81c5001 	ldmdale	ip, {r0, ip, lr}
    8ca4:	01000011 	tsteq	r0, r1, lsl r0
    8ca8:	004c014d 	subeq	r0, ip, sp, asr #2
    8cac:	51010000 	mrspl	r0, (UNDEF: 1)
    8cb0:	0afe1e00 	beq	fff904b8 <SCS_BASE+0x1ff824b8>
    8cb4:	60010000 	andvs	r0, r1, r0
    8cb8:	002e4a01 	eoreq	r4, lr, r1, lsl #20
    8cbc:	00000408 	andeq	r0, r0, r8, lsl #8
    8cc0:	549c0100 	ldrpl	r0, [ip], #256	; 0x100
    8cc4:	1c000005 	stcne	0, cr0, [r0], {5}
    8cc8:	00002c6c 	andeq	r2, r0, ip, ror #24
    8ccc:	0d016001 	stceq	0, cr6, [r1, #-4]
    8cd0:	01000003 	tsteq	r0, r3
    8cd4:	11d81c50 	bicsne	r1, r8, r0, asr ip
    8cd8:	60010000 	andvs	r0, r1, r0
    8cdc:	00004c01 	andeq	r4, r0, r1, lsl #24
    8ce0:	00510100 	subseq	r0, r1, r0, lsl #2
    8ce4:	002b521e 	eoreq	r5, fp, lr, lsl r2
    8ce8:	01760100 	cmneq	r6, r0, lsl #2
    8cec:	08002e4e 	stmdaeq	r0, {r1, r2, r3, r6, r9, sl, fp, sp}
    8cf0:	0000000a 	andeq	r0, r0, sl
    8cf4:	05959c01 	ldreq	r9, [r5, #3073]	; 0xc01
    8cf8:	6c1c0000 	ldcvs	0, cr0, [ip], {-0}
    8cfc:	0100002c 	tsteq	r0, ip, lsr #32
    8d00:	030d0176 	movweq	r0, #53622	; 0xd176
    8d04:	50010000 	andpl	r0, r1, r0
    8d08:	0011d81c 	andseq	sp, r1, ip, lsl r8
    8d0c:	01760100 	cmneq	r6, r0, lsl #2
    8d10:	0000004c 	andeq	r0, r0, ip, asr #32
    8d14:	4b1c5101 	blmi	71d120 <__Stack_Size+0x71cd20>
    8d18:	0100002b 	tsteq	r0, fp, lsr #32
    8d1c:	02210176 	eoreq	r0, r1, #-2147483619	; 0x8000001d
    8d20:	52010000 	andpl	r0, r1, #0
    8d24:	2c2c1e00 	stccs	14, cr1, [ip], #-0
    8d28:	90010000 	andls	r0, r1, r0
    8d2c:	002e5801 	eoreq	r5, lr, r1, lsl #16
    8d30:	00000408 	andeq	r0, r0, r8, lsl #8
    8d34:	c89c0100 	ldmgt	ip, {r8}
    8d38:	1c000005 	stcne	0, cr0, [r0], {5}
    8d3c:	00002c6c 	andeq	r2, r0, ip, ror #24
    8d40:	0d019001 	stceq	0, cr9, [r1, #-4]
    8d44:	01000003 	tsteq	r0, r3
    8d48:	2bd01c50 	blcs	ff40fe90 <SCS_BASE+0x1f401e90>
    8d4c:	90010000 	andls	r0, r1, r0
    8d50:	00004c01 	andeq	r4, r0, r1, lsl #24
    8d54:	00510100 	subseq	r0, r1, r0, lsl #2
    8d58:	002c0e1e 	eoreq	r0, ip, lr, lsl lr
    8d5c:	01a20100 			; <UNDEFINED> instruction: 0x01a20100
    8d60:	08002e5c 	stmdaeq	r0, {r2, r3, r4, r6, r9, sl, fp, sp}
    8d64:	00000010 	andeq	r0, r0, r0, lsl r0
    8d68:	060b9c01 	streq	r9, [fp], -r1, lsl #24
    8d6c:	6c1c0000 	ldcvs	0, cr0, [ip], {-0}
    8d70:	0100002c 	tsteq	r0, ip, lsr #32
    8d74:	030d01a2 	movweq	r0, #53666	; 0xd1a2
    8d78:	50010000 	andpl	r0, r1, r0
    8d7c:	0011d81c 	andseq	sp, r1, ip, lsl r8
    8d80:	01a20100 			; <UNDEFINED> instruction: 0x01a20100
    8d84:	0000004c 	andeq	r0, r0, ip, asr #32
    8d88:	741f5101 	ldrvc	r5, [pc], #-257	; 8d90 <__Stack_Size+0x8990>
    8d8c:	0100706d 	tsteq	r0, sp, rrx
    8d90:	003a01a4 	eorseq	r0, sl, r4, lsr #3
    8d94:	24620000 	strbtcs	r0, [r2], #-0
    8d98:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    8d9c:	00002bae 	andeq	r2, r0, lr, lsr #23
    8da0:	6c01c301 	stcvs	3, cr12, [r1], {1}
    8da4:	1c08002e 	stcne	0, cr0, [r8], {46}	; 0x2e
    8da8:	01000000 	mrseq	r0, (UNDEF: 0)
    8dac:	0006529c 	muleq	r6, ip, r2
    8db0:	2b921b00 	blcs	fe48f9b8 <SCS_BASE+0x1e4819b8>
    8db4:	c3010000 	movwgt	r0, #4096	; 0x1000
    8db8:	00005e01 	andeq	r5, r0, r1, lsl #28
    8dbc:	00248300 	eoreq	r8, r4, r0, lsl #6
    8dc0:	2be41b00 	blcs	ff90f9c8 <SCS_BASE+0x1f9019c8>
    8dc4:	c3010000 	movwgt	r0, #4096	; 0x1000
    8dc8:	00005e01 	andeq	r5, r0, r1, lsl #28
    8dcc:	0024a400 	eoreq	sl, r4, r0, lsl #8
    8dd0:	23111d00 	tstcs	r1, #0, 26
    8dd4:	c5010000 	strgt	r0, [r1, #-0]
    8dd8:	00003a01 	andeq	r3, r0, r1, lsl #20
    8ddc:	0024c500 	eoreq	ip, r4, r0, lsl #10
    8de0:	371e0000 	ldrcc	r0, [lr, -r0]
    8de4:	0100002b 	tsteq	r0, fp, lsr #32
    8de8:	2e8801dc 	mcrcs	1, 4, r0, cr8, cr12, {6}
    8dec:	000c0800 	andeq	r0, ip, r0, lsl #16
    8df0:	9c010000 	stcls	0, cr0, [r1], {-0}
    8df4:	00000677 	andeq	r0, r0, r7, ror r6
    8df8:	0011241c 	andseq	r2, r1, ip, lsl r4
    8dfc:	01dc0100 	bicseq	r0, ip, r0, lsl #2
    8e00:	00000094 	muleq	r0, r4, r0
    8e04:	1e005001 	cdpne	0, 0, cr5, cr0, cr1, {0}
    8e08:	00001272 	andeq	r1, r0, r2, ror r2
    8e0c:	94020701 	strls	r0, [r2], #-1793	; 0x701
    8e10:	5408002e 	strpl	r0, [r8], #-46	; 0x2e
    8e14:	01000000 	mrseq	r0, (UNDEF: 0)
    8e18:	0006ec9c 	muleq	r6, ip, ip
    8e1c:	2bc51b00 	blcs	ff14fa24 <SCS_BASE+0x1f141a24>
    8e20:	07010000 	streq	r0, [r1, -r0]
    8e24:	00003a02 	andeq	r3, r0, r2, lsl #20
    8e28:	0024fd00 	eoreq	pc, r4, r0, lsl #26
    8e2c:	11241c00 			; <UNDEFINED> instruction: 0x11241c00
    8e30:	07010000 	streq	r0, [r1, -r0]
    8e34:	00009402 	andeq	r9, r0, r2, lsl #8
    8e38:	1f510100 	svcne	0x00510100
    8e3c:	00706d74 	rsbseq	r6, r0, r4, ror sp
    8e40:	3a020901 	bcc	8b24c <__Stack_Size+0x8ae4c>
    8e44:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    8e48:	1d000025 	stcne	0, cr0, [r0, #-148]	; 0xffffff6c
    8e4c:	00002c37 	andeq	r2, r0, r7, lsr ip
    8e50:	3a020901 	bcc	8b25c <__Stack_Size+0x8ae5c>
    8e54:	4f000000 	svcmi	0x00000000
    8e58:	1d000025 	stcne	0, cr0, [r0, #-148]	; 0xffffff6c
    8e5c:	00002311 	andeq	r2, r0, r1, lsl r3
    8e60:	3a020901 	bcc	8b26c <__Stack_Size+0x8ae6c>
    8e64:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    8e68:	1d000025 	stcne	0, cr0, [r0, #-148]	; 0xffffff6c
    8e6c:	00002c06 	andeq	r2, r0, r6, lsl #24
    8e70:	3a020901 	bcc	8b27c <__Stack_Size+0x8ae7c>
    8e74:	97000000 	strls	r0, [r0, -r0]
    8e78:	00000025 	andeq	r0, r0, r5, lsr #32
    8e7c:	002c3c1e 	eoreq	r3, ip, lr, lsl ip
    8e80:	02390100 	eorseq	r0, r9, #0, 2
    8e84:	08002ee8 	stmdaeq	r0, {r3, r5, r6, r7, r9, sl, fp, sp}
    8e88:	0000002a 	andeq	r0, r0, sl, lsr #32
    8e8c:	07339c01 	ldreq	r9, [r3, -r1, lsl #24]!
    8e90:	921b0000 	andsls	r0, fp, #0
    8e94:	0100002b 	tsteq	r0, fp, lsr #32
    8e98:	005e0239 	subseq	r0, lr, r9, lsr r2
    8e9c:	25d20000 	ldrbcs	r0, [r2]
    8ea0:	e41b0000 	ldr	r0, [fp], #-0
    8ea4:	0100002b 	tsteq	r0, fp, lsr #32
    8ea8:	005e0239 	subseq	r0, lr, r9, lsr r2
    8eac:	25f30000 	ldrbcs	r0, [r3, #0]!
    8eb0:	741f0000 	ldrvc	r0, [pc], #-0	; 8eb8 <__Stack_Size+0x8ab8>
    8eb4:	0100706d 	tsteq	r0, sp, rrx
    8eb8:	003a023b 	eorseq	r0, sl, fp, lsr r2
    8ebc:	26140000 	ldrcs	r0, [r4], -r0
    8ec0:	20000000 	andcs	r0, r0, r0
    8ec4:	000023f5 	strdeq	r2, [r0], -r5
    8ec8:	21011405 	tstcs	r1, r5, lsl #8
    8ecc:	0000003a 	andeq	r0, r0, sl, lsr r0
    8ed0:	00009421 	andeq	r9, r0, r1, lsr #8
    8ed4:	64000000 	strvs	r0, [r0], #-0
    8ed8:	04000009 	streq	r0, [r0], #-9
    8edc:	0020fd00 	eoreq	pc, r0, r0, lsl #26
    8ee0:	b2010400 	andlt	r0, r1, #0, 8
    8ee4:	01000004 	tsteq	r0, r4
    8ee8:	00002d7e 	andeq	r2, r0, lr, ror sp
    8eec:	00000660 	andeq	r0, r0, r0, ror #12
    8ef0:	08002f14 	stmdaeq	r0, {r2, r4, r8, r9, sl, fp, sp}
    8ef4:	00000314 	andeq	r0, r0, r4, lsl r3
    8ef8:	00001c78 	andeq	r1, r0, r8, ror ip
    8efc:	c1050402 	tstgt	r5, r2, lsl #8
    8f00:	02000005 	andeq	r0, r0, #5
    8f04:	05920502 	ldreq	r0, [r2, #1282]	; 0x502
    8f08:	01020000 	mrseq	r0, (UNDEF: 2)
    8f0c:	0006f806 	andeq	pc, r6, r6, lsl #16
    8f10:	33750300 	cmncc	r5, #0, 6
    8f14:	27020032 	smladxcs	r2, r2, r0, r0
    8f18:	00000045 	andeq	r0, r0, r5, asr #32
    8f1c:	23070402 	movwcs	r0, #29698	; 0x7402
    8f20:	03000006 	movweq	r0, #6
    8f24:	00363175 	eorseq	r3, r6, r5, ror r1
    8f28:	00572802 	subseq	r2, r7, r2, lsl #16
    8f2c:	02020000 	andeq	r0, r2, #0
    8f30:	0007da07 	andeq	sp, r7, r7, lsl #20
    8f34:	38750300 	ldmdacc	r5!, {r8, r9}^
    8f38:	68290200 	stmdavs	r9!, {r9}
    8f3c:	02000000 	andeq	r0, r0, #0
    8f40:	06f60801 	ldrbteq	r0, [r6], r1, lsl #16
    8f44:	7a040000 	bvc	108f4c <__Stack_Size+0x108b4c>
    8f48:	0200000a 	andeq	r0, r0, #10
    8f4c:	00007a2f 	andeq	r7, r0, pc, lsr #20
    8f50:	00450500 	subeq	r0, r5, r0, lsl #10
    8f54:	0f040000 	svceq	0x00040000
    8f58:	02000030 	andeq	r0, r0, #48	; 0x30
    8f5c:	00008a33 	andeq	r8, r0, r3, lsr sl
    8f60:	007a0600 	rsbseq	r0, sl, r0, lsl #12
    8f64:	01070000 	mrseq	r0, (UNDEF: 7)
    8f68:	00a43902 	adceq	r3, r4, r2, lsl #18
    8f6c:	33080000 	movwcc	r0, #32768	; 0x8000
    8f70:	0000000c 	andeq	r0, r0, ip
    8f74:	54455309 	strbpl	r5, [r5], #-777	; 0x309
    8f78:	04000100 	streq	r0, [r0], #-256	; 0x100
    8f7c:	0000324d 	andeq	r3, r0, sp, asr #4
    8f80:	008f3902 	addeq	r3, pc, r2, lsl #18
    8f84:	01070000 	mrseq	r0, (UNDEF: 7)
    8f88:	00c43b02 	sbceq	r3, r4, r2, lsl #22
    8f8c:	12080000 	andne	r0, r8, #0
    8f90:	0000000e 	andeq	r0, r0, lr
    8f94:	00204808 	eoreq	r4, r0, r8, lsl #16
    8f98:	04000100 	streq	r0, [r0], #-256	; 0x100
    8f9c:	00000c39 	andeq	r0, r0, r9, lsr ip
    8fa0:	00af3b02 	adceq	r3, pc, r2, lsl #22
    8fa4:	04020000 	streq	r0, [r2], #-0
    8fa8:	00061a07 	andeq	r1, r6, r7, lsl #20
    8fac:	033c0a00 	teqeq	ip, #0, 20
    8fb0:	77018103 	strvc	r8, [r1, -r3, lsl #2]
    8fb4:	0b000001 	bleq	8fc0 <__Stack_Size+0x8bc0>
    8fb8:	00002f95 	muleq	r0, r5, pc	; <UNPREDICTABLE>
    8fbc:	87018303 	strhi	r8, [r1, -r3, lsl #6]
    8fc0:	00000001 	andeq	r0, r0, r1
    8fc4:	00054c0b 	andeq	r4, r5, fp, lsl #24
    8fc8:	01840300 	orreq	r0, r4, r0, lsl #6
    8fcc:	0000018c 	andeq	r0, r0, ip, lsl #3
    8fd0:	2f590b08 	svccs	0x00590b08
    8fd4:	85030000 	strhi	r0, [r3, #-0]
    8fd8:	00019c01 	andeq	r9, r1, r1, lsl #24
    8fdc:	060b8000 	streq	r8, [fp], -r0
    8fe0:	0300002e 	movweq	r0, #46	; 0x2e
    8fe4:	018c0186 	orreq	r0, ip, r6, lsl #3
    8fe8:	0c880000 	stceq	0, cr0, [r8], {0}
    8fec:	00002f6f 	andeq	r2, r0, pc, ror #30
    8ff0:	a1018703 	tstge	r1, r3, lsl #14
    8ff4:	00000001 	andeq	r0, r0, r1
    8ff8:	05600c01 	strbeq	r0, [r0, #-3073]!	; 0xc01
    8ffc:	88030000 	stmdahi	r3, {}	; <UNPREDICTABLE>
    9000:	00018c01 	andeq	r8, r1, r1, lsl #24
    9004:	0c010800 	stceq	8, cr0, [r1], {-0}
    9008:	00002ec1 	andeq	r2, r0, r1, asr #29
    900c:	a6018903 	strge	r8, [r1], -r3, lsl #18
    9010:	80000001 	andhi	r0, r0, r1
    9014:	056a0c01 	strbeq	r0, [sl, #-3073]!	; 0xc01
    9018:	8a030000 	bhi	c9020 <__Stack_Size+0xc8c20>
    901c:	00018c01 	andeq	r8, r1, r1, lsl #24
    9020:	0c018800 	stceq	8, cr8, [r1], {-0}
    9024:	00002c97 	muleq	r0, r7, ip
    9028:	ab018b03 	blge	6bc3c <__Stack_Size+0x6b83c>
    902c:	00000001 	andeq	r0, r0, r1
    9030:	05740c02 	ldrbeq	r0, [r4, #-3074]!	; 0xc02
    9034:	8c030000 	stchi	0, cr0, [r3], {-0}
    9038:	0001b001 	andeq	fp, r1, r1
    903c:	0d020800 	stceq	8, cr0, [r2, #-0]
    9040:	00525049 	subseq	r5, r2, r9, asr #32
    9044:	d0018d03 	andle	r8, r1, r3, lsl #26
    9048:	00000001 	andeq	r0, r0, r1
    904c:	6f0e0003 	svcvs	0x000e0003
    9050:	87000000 	strhi	r0, [r0, -r0]
    9054:	0f000001 	svceq	0x00000001
    9058:	000000cf 	andeq	r0, r0, pc, asr #1
    905c:	77050001 	strvc	r0, [r5, -r1]
    9060:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    9064:	0000003a 	andeq	r0, r0, sl, lsr r0
    9068:	0000019c 	muleq	r0, ip, r1
    906c:	0000cf0f 	andeq	ip, r0, pc, lsl #30
    9070:	05001d00 	streq	r1, [r0, #-3328]	; 0xd00
    9074:	00000177 	andeq	r0, r0, r7, ror r1
    9078:	00017705 	andeq	r7, r1, r5, lsl #14
    907c:	01770500 	cmneq	r7, r0, lsl #10
    9080:	77050000 	strvc	r0, [r5, -r0]
    9084:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    9088:	0000003a 	andeq	r0, r0, sl, lsr r0
    908c:	000001c0 	andeq	r0, r0, r0, asr #3
    9090:	0000cf0f 	andeq	ip, r0, pc, lsl #30
    9094:	0e003d00 	cdpeq	13, 0, cr3, cr0, cr0, {0}
    9098:	0000006f 	andeq	r0, r0, pc, rrx
    909c:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    90a0:	0000cf0f 	andeq	ip, r0, pc, lsl #30
    90a4:	05000e00 	streq	r0, [r0, #-3584]	; 0xe00
    90a8:	000001c0 	andeq	r0, r0, r0, asr #3
    90ac:	002ee110 	eoreq	lr, lr, r0, lsl r1
    90b0:	018e0300 	orreq	r0, lr, r0, lsl #6
    90b4:	000000d6 	ldrdeq	r0, [r0], -r6
    90b8:	90034011 	andls	r4, r3, r1, lsl r0
    90bc:	0002a101 	andeq	sl, r2, r1, lsl #2
    90c0:	2da90b00 	stccs	11, cr0, [r9]
    90c4:	92030000 	andls	r0, r3, #0
    90c8:	00007f01 	andeq	r7, r0, r1, lsl #30
    90cc:	010b0000 	mrseq	r0, (UNDEF: 11)
    90d0:	0300002e 	movweq	r0, #46	; 0x2e
    90d4:	006f0193 	mlseq	pc, r3, r1, r0	; <UNPREDICTABLE>
    90d8:	0b040000 	bleq	1090e0 <__Stack_Size+0x108ce0>
    90dc:	00002f6a 	andeq	r2, r0, sl, ror #30
    90e0:	6f019403 	svcvs	0x00019403
    90e4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    90e8:	002ebb0b 	eoreq	fp, lr, fp, lsl #22
    90ec:	01950300 	orrseq	r0, r5, r0, lsl #6
    90f0:	0000006f 	andeq	r0, r0, pc, rrx
    90f4:	4353120c 	cmpmi	r3, #12, 4	; 0xc0000000
    90f8:	96030052 			; <UNDEFINED> instruction: 0x96030052
    90fc:	00006f01 	andeq	r6, r0, r1, lsl #30
    9100:	43121000 	tstmi	r2, #0
    9104:	03005243 	movweq	r5, #579	; 0x243
    9108:	006f0197 	mlseq	pc, r7, r1, r0	; <UNPREDICTABLE>
    910c:	0b140000 	bleq	509114 <__Stack_Size+0x508d14>
    9110:	00002ed6 	ldrdeq	r2, [r0], -r6
    9114:	b1019803 	tstlt	r1, r3, lsl #16
    9118:	18000002 	stmdane	r0, {r1}
    911c:	002edb0b 	eoreq	sp, lr, fp, lsl #22
    9120:	01990300 	orrseq	r0, r9, r0, lsl #6
    9124:	0000006f 	andeq	r0, r0, pc, rrx
    9128:	2e960b24 	vfnmscs.f64	d0, d6, d20
    912c:	9a030000 	bls	c9134 <__Stack_Size+0xc8d34>
    9130:	00006f01 	andeq	r6, r0, r1, lsl #30
    9134:	790b2800 	stmdbvc	fp, {fp, sp}
    9138:	0300002f 	movweq	r0, #47	; 0x2f
    913c:	006f019b 	mlseq	pc, fp, r1, r0	; <UNPREDICTABLE>
    9140:	0b2c0000 	bleq	b09148 <__Stack_Size+0xb08d48>
    9144:	00002f74 	andeq	r2, r0, r4, ror pc
    9148:	6f019c03 	svcvs	0x00019c03
    914c:	30000000 	andcc	r0, r0, r0
    9150:	002f0f0b 	eoreq	r0, pc, fp, lsl #30
    9154:	019d0300 	orrseq	r0, sp, r0, lsl #6
    9158:	0000006f 	andeq	r0, r0, pc, rrx
    915c:	2e6d0b34 	vmovcs.8	d13[5], r0
    9160:	9e030000 	cdpls	0, 0, cr0, cr3, cr0, {0}
    9164:	00006f01 	andeq	r6, r0, r1, lsl #30
    9168:	900b3800 	andls	r3, fp, r0, lsl #16
    916c:	0300002f 	movweq	r0, #47	; 0x2f
    9170:	006f019f 	mlseq	pc, pc, r1, r0	; <UNPREDICTABLE>
    9174:	003c0000 	eorseq	r0, ip, r0
    9178:	00006f0e 	andeq	r6, r0, lr, lsl #30
    917c:	0002b100 	andeq	fp, r2, r0, lsl #2
    9180:	00cf0f00 	sbceq	r0, pc, r0, lsl #30
    9184:	00020000 	andeq	r0, r2, r0
    9188:	0002a105 	andeq	sl, r2, r5, lsl #2
    918c:	2fb61000 	svccs	0x00b61000
    9190:	a0030000 	andge	r0, r3, r0
    9194:	0001e101 	andeq	lr, r1, r1, lsl #2
    9198:	04041300 	streq	r1, [r4], #-768	; 0x300
    919c:	0002fb1a 	andeq	pc, r2, sl, lsl fp	; <UNPREDICTABLE>
    91a0:	16ef1400 	strbtne	r1, [pc], r0, lsl #8
    91a4:	1c040000 	stcne	0, cr0, [r4], {-0}
    91a8:	0000005e 	andeq	r0, r0, lr, asr r0
    91ac:	1a3e1400 	bne	f8e1b4 <__Stack_Size+0xf8ddb4>
    91b0:	1d040000 	stcne	0, cr0, [r4, #-0]
    91b4:	0000005e 	andeq	r0, r0, lr, asr r0
    91b8:	19781401 	ldmdbne	r8!, {r0, sl, ip}^
    91bc:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    91c0:	0000005e 	andeq	r0, r0, lr, asr r0
    91c4:	147b1402 	ldrbtne	r1, [fp], #-1026	; 0x402
    91c8:	1f040000 	svcne	0x00040000
    91cc:	000000c4 	andeq	r0, r0, r4, asr #1
    91d0:	b7040003 	strlt	r0, [r4, -r3]
    91d4:	04000013 	streq	r0, [r0], #-19
    91d8:	0002c220 	andeq	ip, r2, r0, lsr #4
    91dc:	30d81500 	sbcscc	r1, r8, r0, lsl #10
    91e0:	24010000 	strcs	r0, [r1], #-0
    91e4:	08002f14 	stmdaeq	r0, {r2, r4, r8, r9, sl, fp, sp}
    91e8:	00000034 	andeq	r0, r0, r4, lsr r0
    91ec:	032b9c01 			; <UNDEFINED> instruction: 0x032b9c01
    91f0:	8e160000 	cdphi	0, 1, cr0, cr6, cr0, {0}
    91f4:	0100001d 	tsteq	r0, sp, lsl r0
    91f8:	00003a26 	andeq	r3, r0, r6, lsr #20
    91fc:	00265100 	eoreq	r5, r6, r0, lsl #2
    9200:	65150000 	ldrvs	r0, [r5, #-0]
    9204:	01000030 	tsteq	r0, r0, lsr r0
    9208:	002f483b 	eoreq	r4, pc, fp, lsr r8	; <UNPREDICTABLE>
    920c:	00003008 	andeq	r3, r0, r8
    9210:	509c0100 	addspl	r0, ip, r0, lsl #2
    9214:	16000003 	strne	r0, [r0], -r3
    9218:	00001d8e 	andeq	r1, r0, lr, lsl #27
    921c:	003a3d01 	eorseq	r3, sl, r1, lsl #26
    9220:	26700000 	ldrbtcs	r0, [r0], -r0
    9224:	15000000 	strne	r0, [r0, #-0]
    9228:	000019ef 	andeq	r1, r0, pc, ror #19
    922c:	2f786101 	svccs	0x00786101
    9230:	00140800 	andseq	r0, r4, r0, lsl #16
    9234:	9c010000 	stcls	0, cr0, [r1], {-0}
    9238:	00000375 	andeq	r0, r0, r5, ror r3
    923c:	002daf17 	eoreq	sl, sp, r7, lsl pc
    9240:	3a610100 	bcc	1849648 <__Stack_Size+0x1849248>
    9244:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    9248:	00000026 	andeq	r0, r0, r6, lsr #32
    924c:	00172715 	andseq	r2, r7, r5, lsl r7
    9250:	8c740100 	ldfhie	f0, [r4], #-0
    9254:	8408002f 	strhi	r0, [r8], #-47	; 0x2f
    9258:	01000000 	mrseq	r0, (UNDEF: 0)
    925c:	0003e39c 	muleq	r3, ip, r3
    9260:	2cbb1800 	ldccs	8, cr1, [fp]
    9264:	74010000 	strvc	r0, [r1], #-0
    9268:	000003e3 	andeq	r0, r0, r3, ror #7
    926c:	5e165001 	cdppl	0, 1, cr5, cr6, cr1, {0}
    9270:	0100002f 	tsteq	r0, pc, lsr #32
    9274:	00003a76 	andeq	r3, r0, r6, ror sl
    9278:	0026c900 	eoreq	ip, r6, r0, lsl #18
    927c:	23111600 	tstcs	r1, #0, 12
    9280:	76010000 	strvc	r0, [r1], -r0
    9284:	0000003a 	andeq	r0, r0, sl, lsr r0
    9288:	00002725 	andeq	r2, r0, r5, lsr #14
    928c:	002c0616 	eoreq	r0, ip, r6, lsl r6
    9290:	3a760100 	bcc	1d89698 <__Stack_Size+0x1d89298>
    9294:	5b000000 	blpl	929c <__Stack_Size+0x8e9c>
    9298:	16000027 	strne	r0, [r0], -r7, lsr #32
    929c:	00002d2a 	andeq	r2, r0, sl, lsr #26
    92a0:	003a7701 	eorseq	r7, sl, r1, lsl #14
    92a4:	27960000 	ldrcs	r0, [r6, r0]
    92a8:	15160000 	ldrne	r0, [r6, #-0]
    92ac:	0100002f 	tsteq	r0, pc, lsr #32
    92b0:	00003a77 	andeq	r3, r0, r7, ror sl
    92b4:	0027df00 	eoreq	sp, r7, r0, lsl #30
    92b8:	04190000 	ldreq	r0, [r9], #-0
    92bc:	000002fb 	strdeq	r0, [r0], -fp
    92c0:	002f4915 	eoreq	r4, pc, r5, lsl r9	; <UNPREDICTABLE>
    92c4:	10a80100 	adcne	r0, r8, r0, lsl #2
    92c8:	0c080030 	stceq	0, cr0, [r8], {48}	; 0x30
    92cc:	01000000 	mrseq	r0, (UNDEF: 0)
    92d0:	00040c9c 	muleq	r4, ip, ip
    92d4:	2cbb1800 	ldccs	8, cr1, [fp]
    92d8:	a8010000 	stmdage	r1, {}	; <UNPREDICTABLE>
    92dc:	000003e3 	andeq	r0, r0, r3, ror #7
    92e0:	15005001 	strne	r5, [r0, #-1]
    92e4:	00002d1a 	andeq	r2, r0, sl, lsl sp
    92e8:	301cb801 	andscc	fp, ip, r1, lsl #16
    92ec:	00040800 	andeq	r0, r4, r0, lsl #16
    92f0:	9c010000 	stcls	0, cr0, [r1], {-0}
    92f4:	0000042b 	andeq	r0, r0, fp, lsr #8
    92f8:	0030201a 	eorseq	r2, r0, sl, lsl r0
    92fc:	00092f08 	andeq	r2, r9, r8, lsl #30
    9300:	31150000 	tstcc	r5, r0
    9304:	0100002d 	tsteq	r0, sp, lsr #32
    9308:	003020c4 	eorseq	r2, r0, r4, asr #1
    930c:	00000408 	andeq	r0, r0, r8, lsl #8
    9310:	4a9c0100 	bmi	fe709718 <SCS_BASE+0x1e6fb718>
    9314:	1a000004 	bne	932c <__Stack_Size+0x8f2c>
    9318:	08003024 	stmdaeq	r0, {r2, r5, ip, sp}
    931c:	00000936 	andeq	r0, r0, r6, lsr r9
    9320:	2f7e1500 	svccs	0x007e1500
    9324:	d0010000 	andle	r0, r1, r0
    9328:	08003024 	stmdaeq	r0, {r2, r5, ip, sp}
    932c:	00000004 	andeq	r0, r0, r4
    9330:	04699c01 	strbteq	r9, [r9], #-3073	; 0xc01
    9334:	281a0000 	ldmdacs	sl, {}	; <UNPREDICTABLE>
    9338:	3d080030 	stccc	0, cr0, [r8, #-192]	; 0xffffff40
    933c:	00000009 	andeq	r0, r0, r9
    9340:	002dc215 	eoreq	ip, sp, r5, lsl r2
    9344:	28dc0100 	ldmcs	ip, {r8}^
    9348:	04080030 	streq	r0, [r8], #-48	; 0x30
    934c:	01000000 	mrseq	r0, (UNDEF: 0)
    9350:	0004889c 	muleq	r4, ip, r8
    9354:	302c1a00 	eorcc	r1, ip, r0, lsl #20
    9358:	09440800 	stmdbeq	r4, {fp}^
    935c:	15000000 	strne	r0, [r0, #-0]
    9360:	00002e5a 	andeq	r2, r0, sl, asr lr
    9364:	302cea01 	eorcc	lr, ip, r1, lsl #20
    9368:	00060800 	andeq	r0, r6, r0, lsl #16
    936c:	9c010000 	stcls	0, cr0, [r1], {-0}
    9370:	000004c0 	andeq	r0, r0, r0, asr #9
    9374:	00307417 	eorseq	r7, r0, r7, lsl r4
    9378:	3aea0100 	bcc	ffa89780 <SCS_BASE+0x1fa7b780>
    937c:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    9380:	1b000028 	blne	9428 <__Stack_Size+0x9028>
    9384:	08003032 	stmdaeq	r0, {r1, r4, r5, ip, sp}
    9388:	0000094b 	andeq	r0, r0, fp, asr #18
    938c:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    9390:	345001f3 	ldrbcc	r0, [r0], #-499	; 0x1f3
    9394:	1d000024 	stcne	0, cr0, [r0, #-144]	; 0xffffff70
    9398:	00002eee 	andeq	r2, r0, lr, ror #29
    939c:	003af901 	eorseq	pc, sl, r1, lsl #18
    93a0:	30320000 	eorscc	r0, r2, r0
    93a4:	00040800 	andeq	r0, r4, r0, lsl #16
    93a8:	9c010000 	stcls	0, cr0, [r1], {-0}
    93ac:	000004e3 	andeq	r0, r0, r3, ror #9
    93b0:	0030361a 	eorseq	r3, r0, sl, lsl r6
    93b4:	00095c08 	andeq	r5, r9, r8, lsl #24
    93b8:	cb1e0000 	blgt	7893c0 <__Stack_Size+0x788fc0>
    93bc:	0100002c 	tsteq	r0, ip, lsr #32
    93c0:	004c0105 	subeq	r0, ip, r5, lsl #2
    93c4:	30360000 	eorscc	r0, r6, r0
    93c8:	000e0800 	andeq	r0, lr, r0, lsl #16
    93cc:	9c010000 	stcls	0, cr0, [r1], {-0}
    93d0:	0030421f 	eorseq	r4, r0, pc, lsl r2
    93d4:	01120100 	tsteq	r2, r0, lsl #2
    93d8:	000000a4 	andeq	r0, r0, r4, lsr #1
    93dc:	08003044 	stmdaeq	r0, {r2, r6, ip, sp}
    93e0:	00000020 	andeq	r0, r0, r0, lsr #32
    93e4:	05449c01 	strbeq	r9, [r4, #-3073]	; 0xc01
    93e8:	ef200000 	svc	0x00200000
    93ec:	01000016 	tsteq	r0, r6, lsl r0
    93f0:	005e0112 	subseq	r0, lr, r2, lsl r1
    93f4:	283a0000 	ldmdacs	sl!, {}	; <UNPREDICTABLE>
    93f8:	e4210000 	strt	r0, [r1], #-0
    93fc:	01000030 	tsteq	r0, r0, lsr r0
    9400:	00a40114 	adceq	r0, r4, r4, lsl r1
    9404:	285b0000 	ldmdacs	fp, {}^	; <UNPREDICTABLE>
    9408:	74220000 	strtvc	r0, [r2], #-0
    940c:	0100706d 	tsteq	r0, sp, rrx
    9410:	003a0115 	eorseq	r0, sl, r5, lsl r1
    9414:	28820000 	stmcs	r2, {}	; <UNPREDICTABLE>
    9418:	23000000 	movwcs	r0, #0
    941c:	00002e72 	andeq	r2, r0, r2, ror lr
    9420:	64012e01 	strvs	r2, [r1], #-3585	; 0xe01
    9424:	0c080030 	stceq	0, cr0, [r8], {48}	; 0x30
    9428:	01000000 	mrseq	r0, (UNDEF: 0)
    942c:	0005699c 	muleq	r5, ip, r9
    9430:	16ef2400 	strbtne	r2, [pc], r0, lsl #8
    9434:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    9438:	00005e01 	andeq	r5, r0, r1, lsl #28
    943c:	00500100 	subseq	r0, r0, r0, lsl #2
    9440:	002c9c23 	eoreq	r9, ip, r3, lsr #24
    9444:	013d0100 	teqeq	sp, r0, lsl #2
    9448:	08003070 	stmdaeq	r0, {r4, r5, r6, ip, sp}
    944c:	00000018 	andeq	r0, r0, r8, lsl r0
    9450:	05909c01 	ldreq	r9, [r0, #3073]	; 0xc01
    9454:	ef200000 	svc	0x00200000
    9458:	01000016 	tsteq	r0, r6, lsl r0
    945c:	005e013d 	subseq	r0, lr, sp, lsr r1
    9460:	28a10000 	stmiacs	r1!, {}	; <UNPREDICTABLE>
    9464:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    9468:	00002dd6 	ldrdeq	r2, [r0], -r6
    946c:	4c014d01 	stcmi	13, cr4, [r1], {1}
    9470:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    9474:	10080030 	andne	r0, r8, r0, lsr r0
    9478:	01000000 	mrseq	r0, (UNDEF: 0)
    947c:	30b61f9c 	umlalscc	r1, r6, ip, pc	; <UNPREDICTABLE>
    9480:	5a010000 	bpl	49488 <__Stack_Size+0x49088>
    9484:	0000a401 	andeq	sl, r0, r1, lsl #8
    9488:	00309800 	eorseq	r9, r0, r0, lsl #16
    948c:	00002008 	andeq	r2, r0, r8
    9490:	f19c0100 			; <UNDEFINED> instruction: 0xf19c0100
    9494:	20000005 	andcs	r0, r0, r5
    9498:	000016ef 	andeq	r1, r0, pc, ror #13
    949c:	5e015a01 	vmlapl.f32	s10, s2, s2
    94a0:	c2000000 	andgt	r0, r0, #0
    94a4:	21000028 	tstcs	r0, r8, lsr #32
    94a8:	0000308d 	andeq	r3, r0, sp, lsl #1
    94ac:	a4015c01 	strge	r5, [r1], #-3073	; 0xc01
    94b0:	e3000000 	movw	r0, #0
    94b4:	22000028 	andcs	r0, r0, #40	; 0x28
    94b8:	00706d74 	rsbseq	r6, r0, r4, ror sp
    94bc:	3a015d01 	bcc	608c8 <__Stack_Size+0x604c8>
    94c0:	0a000000 	beq	94c8 <__Stack_Size+0x90c8>
    94c4:	00000029 	andeq	r0, r0, r9, lsr #32
    94c8:	002da11e 	eoreq	sl, sp, lr, lsl r1
    94cc:	01770100 	cmneq	r7, r0, lsl #2
    94d0:	0000003a 	andeq	r0, r0, sl, lsr r0
    94d4:	080030b8 	stmdaeq	r0, {r3, r4, r5, r7, ip, sp}
    94d8:	0000000c 	andeq	r0, r0, ip
    94dc:	81239c01 			; <UNDEFINED> instruction: 0x81239c01
    94e0:	01000015 	tsteq	r0, r5, lsl r0
    94e4:	30c40189 	sbccc	r0, r4, r9, lsl #3
    94e8:	00140800 	andseq	r0, r4, r0, lsl #16
    94ec:	9c010000 	stcls	0, cr0, [r1], {-0}
    94f0:	0000063e 	andeq	r0, r0, lr, lsr r6
    94f4:	00308020 	eorseq	r8, r0, r0, lsr #32
    94f8:	01890100 	orreq	r0, r9, r0, lsl #2
    94fc:	0000003a 	andeq	r0, r0, sl, lsr r0
    9500:	00002929 	andeq	r2, r0, r9, lsr #18
    9504:	00235c20 	eoreq	r5, r3, r0, lsr #24
    9508:	01890100 	orreq	r0, r9, r0, lsl #2
    950c:	0000003a 	andeq	r0, r0, sl, lsr r0
    9510:	0000294a 	andeq	r2, r0, sl, asr #18
    9514:	0c882500 	cfstr32eq	mvfx2, [r8], {0}
    9518:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
    951c:	0030d801 	eorseq	sp, r0, r1, lsl #16
    9520:	00001008 	andeq	r1, r0, r8
    9524:	259c0100 	ldrcs	r0, [ip, #256]	; 0x100
    9528:	00002e1e 	andeq	r2, r0, lr, lsl lr
    952c:	e801a501 	stmda	r1, {r0, r8, sl, sp, pc}
    9530:	10080030 	andne	r0, r8, r0, lsr r0
    9534:	01000000 	mrseq	r0, (UNDEF: 0)
    9538:	2f35239c 	svccs	0x0035239c
    953c:	b8010000 	stmdalt	r1, {}	; <UNPREDICTABLE>
    9540:	0030f801 	eorseq	pc, r0, r1, lsl #16
    9544:	00001808 	andeq	r1, r0, r8, lsl #16
    9548:	979c0100 	ldrls	r0, [ip, r0, lsl #2]
    954c:	20000006 	andcs	r0, r0, r6
    9550:	000030a9 	andeq	r3, r0, r9, lsr #1
    9554:	5e01b801 	cdppl	8, 0, cr11, cr1, cr1, {0}
    9558:	6b000000 	blvs	9560 <__Stack_Size+0x9160>
    955c:	24000029 	strcs	r0, [r0], #-41	; 0x29
    9560:	00001124 	andeq	r1, r0, r4, lsr #2
    9564:	c401b801 	strgt	fp, [r1], #-2049	; 0x801
    9568:	01000000 	mrseq	r0, (UNDEF: 0)
    956c:	1c230051 	stcne	0, cr0, [r3], #-324	; 0xfffffebc
    9570:	0100002f 	tsteq	r0, pc, lsr #32
    9574:	311001d6 			; <UNDEFINED> instruction: 0x311001d6
    9578:	00200800 	eoreq	r0, r0, r0, lsl #16
    957c:	9c010000 	stcls	0, cr0, [r1], {-0}
    9580:	000006de 	ldrdeq	r0, [r0], -lr
    9584:	002df320 	eoreq	pc, sp, r0, lsr #6
    9588:	01d60100 	bicseq	r0, r6, r0, lsl #2
    958c:	0000003a 	andeq	r0, r0, sl, lsr r0
    9590:	000029a5 	andeq	r2, r0, r5, lsr #19
    9594:	00112420 	andseq	r2, r1, r0, lsr #8
    9598:	01d60100 	bicseq	r0, r6, r0, lsl #2
    959c:	000000c4 	andeq	r0, r0, r4, asr #1
    95a0:	000029c6 	andeq	r2, r0, r6, asr #19
    95a4:	00231121 	eoreq	r1, r3, r1, lsr #2
    95a8:	01d80100 	bicseq	r0, r8, r0, lsl #2
    95ac:	0000003a 	andeq	r0, r0, sl, lsr r0
    95b0:	00002a00 	andeq	r2, r0, r0, lsl #20
    95b4:	2d502300 	ldclcs	3, cr2, [r0, #-0]
    95b8:	fe010000 	cdp2	0, 0, cr0, cr1, cr0, {0}
    95bc:	00313001 	eorseq	r3, r1, r1
    95c0:	00004c08 	andeq	r4, r0, r8, lsl #24
    95c4:	659c0100 	ldrvs	r0, [ip, #256]	; 0x100
    95c8:	20000007 	andcs	r0, r0, r7
    95cc:	00002df3 	strdeq	r2, [r0], -r3
    95d0:	3a01fe01 	bcc	88ddc <__Stack_Size+0x889dc>
    95d4:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    95d8:	2000002a 	andcs	r0, r0, sl, lsr #32
    95dc:	00003022 	andeq	r3, r0, r2, lsr #32
    95e0:	5e01fe01 	cdppl	14, 0, cr15, cr1, cr1, {0}
    95e4:	69000000 	stmdbvs	r0, {}	; <UNPREDICTABLE>
    95e8:	2000002a 	andcs	r0, r0, sl, lsr #32
    95ec:	00002d01 	andeq	r2, r0, r1, lsl #26
    95f0:	5e01ff01 	cdppl	15, 0, cr15, cr1, cr1, {0}
    95f4:	8a000000 	bhi	95fc <__Stack_Size+0x91fc>
    95f8:	2100002a 	tstcs	r0, sl, lsr #32
    95fc:	00002c37 	andeq	r2, r0, r7, lsr ip
    9600:	3a020101 	bcc	89a0c <__Stack_Size+0x8960c>
    9604:	ab000000 	blge	960c <__Stack_Size+0x920c>
    9608:	2100002a 	tstcs	r0, sl, lsr #32
    960c:	00002fc2 	andeq	r2, r0, r2, asr #31
    9610:	3a020101 	bcc	89a1c <__Stack_Size+0x8961c>
    9614:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    9618:	2100002a 	tstcs	r0, sl, lsr #32
    961c:	0000309d 	muleq	r0, sp, r0
    9620:	3a020101 	bcc	89a2c <__Stack_Size+0x8962c>
    9624:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    9628:	2100002b 	tstcs	r0, fp, lsr #32
    962c:	00002f5e 	andeq	r2, r0, lr, asr pc
    9630:	3a020201 	bcc	89e3c <__Stack_Size+0x89a3c>
    9634:	3c000000 	stccc	0, cr0, [r0], {-0}
    9638:	0000002b 	andeq	r0, r0, fp, lsr #32
    963c:	002fc71f 	eoreq	ip, pc, pc, lsl r7	; <UNPREDICTABLE>
    9640:	02280100 	eoreq	r0, r8, #0, 2
    9644:	000000a4 	andeq	r0, r0, r4, lsr #1
    9648:	0800317c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, ip, sp}
    964c:	0000001c 	andeq	r0, r0, ip, lsl r0
    9650:	07c09c01 	strbeq	r9, [r0, r1, lsl #24]
    9654:	f3200000 	vhadd.u32	d0, d0, d0
    9658:	0100002d 	tsteq	r0, sp, lsr #32
    965c:	003a0228 	eorseq	r0, sl, r8, lsr #4
    9660:	2b810000 	blcs	fe049668 <SCS_BASE+0x1e03b668>
    9664:	1c210000 	stcne	0, cr0, [r1], #-0
    9668:	01000024 	tsteq	r0, r4, lsr #32
    966c:	00a4022a 	adceq	r0, r4, sl, lsr #4
    9670:	2ba20000 	blcs	fe889678 <SCS_BASE+0x1e87b678>
    9674:	74220000 	strtvc	r0, [r2], #-0
    9678:	0100706d 	tsteq	r0, sp, rrx
    967c:	003a022b 	eorseq	r0, sl, fp, lsr #4
    9680:	2bc90000 	blcs	ff249688 <SCS_BASE+0x1f23b688>
    9684:	8f210000 	svchi	0x00210000
    9688:	0100002e 	tsteq	r0, lr, lsr #32
    968c:	003a022b 	eorseq	r0, sl, fp, lsr #4
    9690:	2bf80000 	blcs	ffe09698 <SCS_BASE+0x1fdfb698>
    9694:	23000000 	movwcs	r0, #0
    9698:	00002e9b 	muleq	r0, fp, lr
    969c:	98024e01 	stmdals	r2, {r0, r9, sl, fp, lr}
    96a0:	18080031 	stmdane	r8, {r0, r4, r5}
    96a4:	01000000 	mrseq	r0, (UNDEF: 0)
    96a8:	0007f79c 	muleq	r7, ip, r7
    96ac:	2df32000 	ldclcs	0, cr2, [r3]
    96b0:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    96b4:	00003a02 	andeq	r3, r0, r2, lsl #20
    96b8:	002c4100 	eoreq	r4, ip, r0, lsl #2
    96bc:	6d742200 	lfmvs	f2, 2, [r4, #-0]
    96c0:	50010070 	andpl	r0, r1, r0, ror r0
    96c4:	00003a02 	andeq	r3, r0, r2, lsl #20
    96c8:	002c6200 	eoreq	r6, ip, r0, lsl #4
    96cc:	ed230000 	stc	0, cr0, [r3, #-0]
    96d0:	0100002f 	tsteq	r0, pc, lsr #32
    96d4:	31b00266 	rorscc	r0, r6, #4
    96d8:	00180800 	andseq	r0, r8, r0, lsl #16
    96dc:	9c010000 	stcls	0, cr0, [r1], {-0}
    96e0:	0000082e 	andeq	r0, r0, lr, lsr #16
    96e4:	002df320 	eoreq	pc, sp, r0, lsr #6
    96e8:	02660100 	rsbeq	r0, r6, #0, 2
    96ec:	0000003a 	andeq	r0, r0, sl, lsr r0
    96f0:	00002c84 	andeq	r2, r0, r4, lsl #25
    96f4:	706d7422 	rsbvc	r7, sp, r2, lsr #8
    96f8:	02680100 	rsbeq	r0, r8, #0, 2
    96fc:	0000003a 	andeq	r0, r0, sl, lsr r0
    9700:	00002ca5 	andeq	r2, r0, r5, lsr #25
    9704:	2e351f00 	cdpcs	15, 3, cr1, cr5, cr0, {0}
    9708:	84010000 	strhi	r0, [r1], #-0
    970c:	0000a402 	andeq	sl, r0, r2, lsl #8
    9710:	0031c800 	eorseq	ip, r1, r0, lsl #16
    9714:	00001c08 	andeq	r1, r0, r8, lsl #24
    9718:	899c0100 	ldmibhi	ip, {r8}
    971c:	20000008 	andcs	r0, r0, r8
    9720:	00002df3 	strdeq	r2, [r0], -r3
    9724:	3a028401 	bcc	aa730 <__Stack_Size+0xaa330>
    9728:	d4000000 	strle	r0, [r0], #-0
    972c:	2100002c 	tstcs	r0, ip, lsr #32
    9730:	0000241c 	andeq	r2, r0, ip, lsl r4
    9734:	a4028601 	strge	r8, [r2], #-1537	; 0x601
    9738:	f5000000 			; <UNDEFINED> instruction: 0xf5000000
    973c:	2200002c 	andcs	r0, r0, #44	; 0x2c
    9740:	00706d74 	rsbseq	r6, r0, r4, ror sp
    9744:	3a028801 	bcc	ab750 <__Stack_Size+0xab350>
    9748:	1c000000 	stcne	0, cr0, [r0], {-0}
    974c:	2100002d 	tstcs	r0, sp, lsr #32
    9750:	00002e8f 	andeq	r2, r0, pc, lsl #29
    9754:	3a028801 	bcc	ab760 <__Stack_Size+0xab360>
    9758:	4b000000 	blmi	9760 <__Stack_Size+0x9360>
    975c:	0000002d 	andeq	r0, r0, sp, lsr #32
    9760:	002f9a1f 	eoreq	r9, pc, pc, lsl sl	; <UNPREDICTABLE>
    9764:	02ac0100 	adceq	r0, ip, #0, 2
    9768:	0000003a 	andeq	r0, r0, sl, lsr r0
    976c:	080031e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, ip, sp}
    9770:	00000030 	andeq	r0, r0, r0, lsr r0
    9774:	08e49c01 	stmiaeq	r4!, {r0, sl, fp, ip, pc}^
    9778:	f3200000 	vhadd.u32	d0, d0, d0
    977c:	0100002d 	tsteq	r0, sp, lsr #32
    9780:	003a02ac 	eorseq	r0, sl, ip, lsr #5
    9784:	2d940000 	ldccs	0, cr0, [r4]
    9788:	15210000 	strne	r0, [r1, #-0]!
    978c:	01000030 	tsteq	r0, r0, lsr r0
    9790:	003a02ae 	eorseq	r0, sl, lr, lsr #5
    9794:	2de70000 	stclcs	0, cr0, [r7]
    9798:	11210000 			; <UNDEFINED> instruction: 0x11210000
    979c:	01000023 	tsteq	r0, r3, lsr #32
    97a0:	003a02af 	eorseq	r0, sl, pc, lsr #5
    97a4:	2e340000 	cdpcs	0, 3, cr0, cr4, cr0, {0}
    97a8:	8f210000 	svchi	0x00210000
    97ac:	0100002e 	tsteq	r0, lr, lsr #32
    97b0:	003a02af 	eorseq	r0, sl, pc, lsr #5
    97b4:	2e830000 	cdpcs	0, 8, cr0, cr3, cr0, {0}
    97b8:	1f000000 	svcne	0x00000000
    97bc:	00002cec 	andeq	r2, r0, ip, ror #25
    97c0:	3a02da01 	bcc	bffcc <__Stack_Size+0xbfbcc>
    97c4:	14000000 	strne	r0, [r0], #-0
    97c8:	14080032 	strne	r0, [r8], #-50	; 0x32
    97cc:	01000000 	mrseq	r0, (UNDEF: 0)
    97d0:	00092f9c 	muleq	r9, ip, pc	; <UNPREDICTABLE>
    97d4:	2df32000 	ldclcs	0, cr2, [r3]
    97d8:	da010000 	ble	497e0 <__Stack_Size+0x493e0>
    97dc:	00003a02 	andeq	r3, r0, r2, lsl #20
    97e0:	002f0000 	eoreq	r0, pc, r0
    97e4:	2d432100 	stfcse	f2, [r3, #-0]
    97e8:	dc010000 	stcle	0, cr0, [r1], {-0}
    97ec:	00003a02 	andeq	r3, r0, r2, lsl #20
    97f0:	002f2100 	eoreq	r2, pc, r0, lsl #2
    97f4:	6d742200 	lfmvs	f2, 2, [r4, #-0]
    97f8:	dd010070 	stcle	0, cr0, [r1, #-448]	; 0xfffffe40
    97fc:	00003a02 	andeq	r3, r0, r2, lsl #20
    9800:	002f4000 	eoreq	r4, pc, r0
    9804:	31260000 			; <UNDEFINED> instruction: 0x31260000
    9808:	05000017 	streq	r0, [r0, #-23]
    980c:	1a972629 	bne	fe5d30b8 <SCS_BASE+0x1e5c50b8>
    9810:	28050000 	stmdacs	r5, {}	; <UNPREDICTABLE>
    9814:	002e0f26 	eoreq	r0, lr, r6, lsr #30
    9818:	262c0500 	strtcs	r0, [ip], -r0, lsl #10
    981c:	00002efe 	strdeq	r2, [r0], -lr
    9820:	c6272b05 	strtgt	r2, [r7], -r5, lsl #22
    9824:	0500002e 	streq	r0, [r0, #-46]	; 0x2e
    9828:	00095c2e 	andeq	r5, r9, lr, lsr #24
    982c:	003a2800 	eorseq	r2, sl, r0, lsl #16
    9830:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    9834:	00002d71 	andeq	r2, r0, r1, ror sp
    9838:	003a2f05 	eorseq	r2, sl, r5, lsl #30
    983c:	c2000000 	andgt	r0, r0, #0
    9840:	04000002 	streq	r0, [r0], #-2
    9844:	00236a00 	eoreq	r6, r3, r0, lsl #20
    9848:	b2010400 	andlt	r0, r1, #0, 8
    984c:	01000004 	tsteq	r0, r4
    9850:	0000315e 	andeq	r3, r0, lr, asr r1
    9854:	00000660 	andeq	r0, r0, r0, ror #12
    9858:	08003228 	stmdaeq	r0, {r3, r5, r9, ip, sp}
    985c:	000000c8 	andeq	r0, r0, r8, asr #1
    9860:	00001e4a 	andeq	r1, r0, sl, asr #28
    9864:	c1050402 	tstgt	r5, r2, lsl #8
    9868:	02000005 	andeq	r0, r0, #5
    986c:	05920502 	ldreq	r0, [r2, #1282]	; 0x502
    9870:	01020000 	mrseq	r0, (UNDEF: 2)
    9874:	0006f806 	andeq	pc, r6, r6, lsl #16
    9878:	33750300 	cmncc	r5, #0, 6
    987c:	27020032 	smladxcs	r2, r2, r0, r0
    9880:	00000045 	andeq	r0, r0, r5, asr #32
    9884:	23070402 	movwcs	r0, #29698	; 0x7402
    9888:	02000006 	andeq	r0, r0, #6
    988c:	07da0702 	ldrbeq	r0, [sl, r2, lsl #14]
    9890:	75030000 	strvc	r0, [r3, #-0]
    9894:	29020038 	stmdbcs	r2, {r3, r4, r5}
    9898:	0000005d 	andeq	r0, r0, sp, asr r0
    989c:	f6080102 			; <UNDEFINED> instruction: 0xf6080102
    98a0:	04000006 	streq	r0, [r0], #-6
    98a4:	00000a7a 	andeq	r0, r0, sl, ror sl
    98a8:	006f2f02 	rsbeq	r2, pc, r2, lsl #30
    98ac:	45050000 	strmi	r0, [r5, #-0]
    98b0:	06000000 	streq	r0, [r0], -r0
    98b4:	89390201 	ldmdbhi	r9!, {r0, r9}
    98b8:	07000000 	streq	r0, [r0, -r0]
    98bc:	00000c33 	andeq	r0, r0, r3, lsr ip
    98c0:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0x800
    98c4:	00010054 	andeq	r0, r1, r4, asr r0
    98c8:	0017d104 	andseq	sp, r7, r4, lsl #2
    98cc:	74390200 	ldrtvc	r0, [r9], #-512	; 0x200
    98d0:	06000000 	streq	r0, [r0], -r0
    98d4:	a93b0201 	ldmdbge	fp!, {r0, r9}
    98d8:	07000000 	streq	r0, [r0, -r0]
    98dc:	00000e12 	andeq	r0, r0, r2, lsl lr
    98e0:	20480700 	subcs	r0, r8, r0, lsl #14
    98e4:	00010000 	andeq	r0, r1, r0
    98e8:	000c3904 	andeq	r3, ip, r4, lsl #18
    98ec:	943b0200 	ldrtls	r0, [fp], #-512	; 0x200
    98f0:	02000000 	andeq	r0, r0, #0
    98f4:	061a0704 	ldreq	r0, [sl], -r4, lsl #14
    98f8:	08090000 	stmdaeq	r9, {}	; <UNPREDICTABLE>
    98fc:	de01a303 	cdple	3, 0, cr10, cr1, cr3, {0}
    9900:	0a000000 	beq	9908 <__Stack_Size+0x9508>
    9904:	03005243 	movweq	r5, #579	; 0x243
    9908:	006401a5 	rsbeq	r0, r4, r5, lsr #3
    990c:	0a000000 	beq	9914 <__Stack_Size+0x9514>
    9910:	00525343 	subseq	r5, r2, r3, asr #6
    9914:	6401a603 	strvs	sl, [r1], #-1539	; 0x603
    9918:	04000000 	streq	r0, [r0], #-0
    991c:	31470b00 	cmpcc	r7, r0, lsl #22
    9920:	a7030000 	strge	r0, [r3, -r0]
    9924:	0000bb01 	andeq	fp, r0, r1, lsl #22
    9928:	31180c00 	tstcc	r8, r0, lsl #24
    992c:	43010000 	movwmi	r0, #4096	; 0x1000
    9930:	08003228 	stmdaeq	r0, {r3, r5, r9, ip, sp}
    9934:	0000001a 	andeq	r0, r0, sl, lsl r0
    9938:	01309c01 	teqeq	r0, r1, lsl #24
    993c:	340d0000 	strcc	r0, [sp], #-0
    9940:	a0080032 	andge	r0, r8, r2, lsr r0
    9944:	19000002 	stmdbne	r0, {r1}
    9948:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    994c:	31015101 	tstcc	r1, r1, lsl #2
    9950:	0350010e 	cmpeq	r0, #-2147483645	; 0x80000003
    9954:	00244840 	eoreq	r4, r4, r0, asr #16
    9958:	0032420f 	eorseq	r4, r2, pc, lsl #4
    995c:	0002a008 	andeq	sl, r2, r8
    9960:	51010e00 	tstpl	r1, r0, lsl #28
    9964:	010e3001 	tsteq	lr, r1
    9968:	48400350 	stmdami	r0, {r4, r6, r8, r9}^
    996c:	0c000024 	stceq	0, cr0, [r0], {36}	; 0x24
    9970:	00001429 	andeq	r1, r0, r9, lsr #8
    9974:	32425101 	subcc	r5, r2, #1073741824	; 0x40000000
    9978:	000a0800 	andeq	r0, sl, r0, lsl #16
    997c:	9c010000 	stcls	0, cr0, [r1], {-0}
    9980:	00000153 	andeq	r0, r0, r3, asr r1
    9984:	00112410 	andseq	r2, r1, r0, lsl r4
    9988:	a9510100 	ldmdbge	r1, {r8}^
    998c:	01000000 	mrseq	r0, (UNDEF: 0)
    9990:	530c0050 	movwpl	r0, #49232	; 0xc050
    9994:	01000031 	tsteq	r0, r1, lsr r0
    9998:	00324c61 	eorseq	r4, r2, r1, ror #24
    999c:	00000c08 	andeq	r0, r0, r8, lsl #24
    99a0:	769c0100 	ldrvc	r0, [ip], r0, lsl #2
    99a4:	10000001 	andne	r0, r0, r1
    99a8:	00001124 	andeq	r1, r0, r4, lsr #2
    99ac:	00a96101 	adceq	r6, r9, r1, lsl #2
    99b0:	50010000 	andpl	r0, r1, r0
    99b4:	31800c00 	orrcc	r0, r0, r0, lsl #24
    99b8:	7a010000 	bvc	499c0 <__Stack_Size+0x495c0>
    99bc:	08003258 	stmdaeq	r0, {r3, r4, r6, r9, ip, sp}
    99c0:	00000014 	andeq	r0, r0, r4, lsl r0
    99c4:	01aa9c01 			; <UNDEFINED> instruction: 0x01aa9c01
    99c8:	31110000 	tstcc	r1, r0
    99cc:	01000031 	tsteq	r0, r1, lsr r0
    99d0:	00003a7a 	andeq	r3, r0, sl, ror sl
    99d4:	002f6b00 	eoreq	r6, pc, r0, lsl #22
    99d8:	23111200 	tstcs	r1, #0, 4
    99dc:	7c010000 	stcvc	0, cr0, [r1], {-0}
    99e0:	0000003a 	andeq	r0, r0, sl, lsr r0
    99e4:	00002f8c 	andeq	r2, r0, ip, lsl #31
    99e8:	31e80c00 	mvncc	r0, r0, lsl #24
    99ec:	95010000 	strls	r0, [r1, #-0]
    99f0:	0800326c 	stmdaeq	r0, {r2, r3, r5, r6, r9, ip, sp}
    99f4:	0000000c 	andeq	r0, r0, ip
    99f8:	01cd9c01 	biceq	r9, sp, r1, lsl #24
    99fc:	24100000 	ldrcs	r0, [r0], #-0
    9a00:	01000011 	tsteq	r0, r1, lsl r0
    9a04:	0000a995 	muleq	r0, r5, r9
    9a08:	00500100 	subseq	r0, r0, r0, lsl #2
    9a0c:	0031b10c 	eorseq	fp, r1, ip, lsl #2
    9a10:	78ad0100 	stmiavc	sp!, {r8}
    9a14:	2c080032 	stccs	0, cr0, [r8], {50}	; 0x32
    9a18:	01000000 	mrseq	r0, (UNDEF: 0)
    9a1c:	0002229c 	muleq	r2, ip, r2
    9a20:	31231100 			; <UNDEFINED> instruction: 0x31231100
    9a24:	ad010000 	stcge	0, cr0, [r1, #-0]
    9a28:	0000003a 	andeq	r0, r0, sl, lsr r0
    9a2c:	00002fb6 			; <UNDEFINED> instruction: 0x00002fb6
    9a30:	0031da11 	eorseq	sp, r1, r1, lsl sl
    9a34:	53ad0100 			; <UNDEFINED> instruction: 0x53ad0100
    9a38:	d7000000 	strle	r0, [r0, -r0]
    9a3c:	1200002f 	andne	r0, r0, #47	; 0x2f
    9a40:	00002311 	andeq	r2, r0, r1, lsl r3
    9a44:	003aaf01 	eorseq	sl, sl, r1, lsl #30
    9a48:	30110000 	andscc	r0, r1, r0
    9a4c:	98130000 	ldmdals	r3, {}	; <UNPREDICTABLE>
    9a50:	b7080032 	smladxlt	r8, r2, r0, r0
    9a54:	13000002 	movwne	r0, #2
    9a58:	0800329c 	stmdaeq	r0, {r2, r3, r4, r7, r9, ip, sp}
    9a5c:	000002be 			; <UNDEFINED> instruction: 0x000002be
    9a60:	30f50c00 	rscscc	r0, r5, r0, lsl #24
    9a64:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
    9a68:	080032a4 	stmdaeq	r0, {r2, r5, r7, r9, ip, sp}
    9a6c:	00000028 	andeq	r0, r0, r8, lsr #32
    9a70:	02419c01 	subeq	r9, r1, #256	; 0x100
    9a74:	c4130000 	ldrgt	r0, [r3], #-0
    9a78:	b7080032 	smladxlt	r8, r2, r0, r0
    9a7c:	00000002 	andeq	r0, r0, r2
    9a80:	00319314 	eorseq	r9, r1, r4, lsl r3
    9a84:	89f20100 	ldmibhi	r2!, {r8}^
    9a88:	cc000000 	stcgt	0, cr0, [r0], {-0}
    9a8c:	14080032 	strne	r0, [r8], #-50	; 0x32
    9a90:	01000000 	mrseq	r0, (UNDEF: 0)
    9a94:	0002799c 	muleq	r2, ip, r9
    9a98:	313e1100 	teqcc	lr, r0, lsl #2
    9a9c:	f2010000 	vhadd.s8	d0, d1, d0
    9aa0:	0000003a 	andeq	r0, r0, sl, lsr r0
    9aa4:	00003046 	andeq	r3, r0, r6, asr #32
    9aa8:	00241c12 	eoreq	r1, r4, r2, lsl ip
    9aac:	89f40100 	ldmibhi	r4!, {r8}^
    9ab0:	67000000 	strvs	r0, [r0, -r0]
    9ab4:	00000030 	andeq	r0, r0, r0, lsr r0
    9ab8:	00310a15 	eorseq	r0, r1, r5, lsl sl
    9abc:	01100100 	tsteq	r0, r0, lsl #2
    9ac0:	080032e0 	stmdaeq	r0, {r5, r6, r7, r9, ip, sp}
    9ac4:	00000010 	andeq	r0, r0, r0, lsl r0
    9ac8:	02a09c01 	adceq	r9, r0, #256	; 0x100
    9acc:	3e160000 	cdpcc	0, 1, cr0, cr6, cr0, {0}
    9ad0:	01000031 	tsteq	r0, r1, lsr r0
    9ad4:	003a0110 	eorseq	r0, sl, r0, lsl r1
    9ad8:	30a00000 	adccc	r0, r0, r0
    9adc:	17000000 	strne	r0, [r0, -r0]
    9ae0:	000031c3 	andeq	r3, r0, r3, asr #3
    9ae4:	b7011505 	strlt	r1, [r1, -r5, lsl #10]
    9ae8:	18000002 	stmdane	r0, {r1}
    9aec:	0000003a 	andeq	r0, r0, sl, lsr r0
    9af0:	0000a918 	andeq	sl, r0, r8, lsl r9
    9af4:	ab190000 	blge	649afc <__Stack_Size+0x6496fc>
    9af8:	04000031 	streq	r0, [r0], #-49	; 0x31
    9afc:	31a5191b 			; <UNDEFINED> instruction: 0x31a5191b
    9b00:	1c040000 	stcne	0, cr0, [r4], {-0}
    9b04:	00086d00 	andeq	r6, r8, r0, lsl #26
    9b08:	de000400 	cfcpysle	mvf0, mvf0
    9b0c:	04000024 	streq	r0, [r0], #-36	; 0x24
    9b10:	0004b201 	andeq	fp, r4, r1, lsl #4
    9b14:	34530100 	ldrbcc	r0, [r3], #-256	; 0x100
    9b18:	06600000 	strbteq	r0, [r0], -r0
    9b1c:	32f00000 	rscscc	r0, r0, #0
    9b20:	033c0800 	teqeq	ip, #0, 16
    9b24:	1f350000 	svcne	0x00350000
    9b28:	04020000 	streq	r0, [r2], #-0
    9b2c:	0005c105 	andeq	ip, r5, r5, lsl #2
    9b30:	05020200 	streq	r0, [r2, #-512]	; 0x200
    9b34:	00000592 	muleq	r0, r2, r5
    9b38:	f8060102 			; <UNDEFINED> instruction: 0xf8060102
    9b3c:	03000006 	movweq	r0, #6
    9b40:	00323375 	eorseq	r3, r2, r5, ror r3
    9b44:	00452702 	subeq	r2, r5, r2, lsl #14
    9b48:	04020000 	streq	r0, [r2], #-0
    9b4c:	00062307 	andeq	r2, r6, r7, lsl #6
    9b50:	31750300 	cmncc	r5, r0, lsl #6
    9b54:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    9b58:	00000057 	andeq	r0, r0, r7, asr r0
    9b5c:	da070202 	ble	1ca36c <__Stack_Size+0x1c9f6c>
    9b60:	03000007 	movweq	r0, #7
    9b64:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    9b68:	00006829 	andeq	r6, r0, r9, lsr #16
    9b6c:	08010200 	stmdaeq	r1, {r9}
    9b70:	000006f6 	strdeq	r0, [r0], -r6
    9b74:	38637503 	stmdacc	r3!, {r0, r1, r8, sl, ip, sp, lr}^
    9b78:	7a2d0200 	bvc	b4a380 <__Stack_Size+0xb49f80>
    9b7c:	04000000 	streq	r0, [r0], #-0
    9b80:	00000068 	andeq	r0, r0, r8, rrx
    9b84:	000a7a05 	andeq	r7, sl, r5, lsl #20
    9b88:	8a2f0200 	bhi	bca390 <__Stack_Size+0xbc9f90>
    9b8c:	06000000 	streq	r0, [r0], -r0
    9b90:	00000045 	andeq	r0, r0, r5, asr #32
    9b94:	38757603 	ldmdacc	r5!, {r0, r1, r9, sl, ip, sp, lr}^
    9b98:	9a310200 	bls	c4a3a0 <__Stack_Size+0xc49fa0>
    9b9c:	06000000 	streq	r0, [r0], -r0
    9ba0:	00000068 	andeq	r0, r0, r8, rrx
    9ba4:	39020107 	stmdbcc	r2, {r0, r1, r2, r8}
    9ba8:	000000b4 	strheq	r0, [r0], -r4
    9bac:	000c3308 	andeq	r3, ip, r8, lsl #6
    9bb0:	53090000 	movwpl	r0, #36864	; 0x9000
    9bb4:	01005445 	tsteq	r0, r5, asr #8
    9bb8:	17d10500 	ldrbne	r0, [r1, r0, lsl #10]
    9bbc:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    9bc0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    9bc4:	00324d05 	eorseq	r4, r2, r5, lsl #26
    9bc8:	9f390200 	svcls	0x00390200
    9bcc:	07000000 	streq	r0, [r0, -r0]
    9bd0:	df3b0201 	svcle	0x003b0201
    9bd4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    9bd8:	00000e12 	andeq	r0, r0, r2, lsl lr
    9bdc:	20480800 	subcs	r0, r8, r0, lsl #16
    9be0:	00010000 	andeq	r0, r1, r0
    9be4:	000c3905 	andeq	r3, ip, r5, lsl #18
    9be8:	ca3b0200 	bgt	eca3f0 <__Stack_Size+0xec9ff0>
    9bec:	07000000 	streq	r0, [r0, -r0]
    9bf0:	ff3e0201 			; <UNDEFINED> instruction: 0xff3e0201
    9bf4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    9bf8:	0000113e 	andeq	r1, r0, lr, lsr r1
    9bfc:	151f0800 	ldrne	r0, [pc, #-2048]	; 9404 <__Stack_Size+0x9004>
    9c00:	00010000 	andeq	r0, r1, r0
    9c04:	00122e05 	andseq	r2, r2, r5, lsl #28
    9c08:	ea3e0200 	b	f8a410 <__Stack_Size+0xf8a010>
    9c0c:	02000000 	andeq	r0, r0, #0
    9c10:	061a0704 	ldreq	r0, [sl], -r4, lsl #14
    9c14:	280a0000 	stmdacs	sl, {}	; <UNPREDICTABLE>
    9c18:	9c01aa03 	stcls	10, cr10, [r1], {3}
    9c1c:	0b000001 	bleq	9c28 <__Stack_Size+0x9828>
    9c20:	03005243 	movweq	r5, #579	; 0x243
    9c24:	007f01ac 	rsbseq	r0, pc, ip, lsr #3
    9c28:	0c000000 	stceq	0, cr0, [r0], {-0}
    9c2c:	00001967 	andeq	r1, r0, r7, ror #18
    9c30:	7f01ad03 	svcvc	0x0001ad03
    9c34:	04000000 	streq	r0, [r0], #-0
    9c38:	5249430b 	subpl	r4, r9, #738197504	; 0x2c000000
    9c3c:	01ae0300 			; <UNDEFINED> instruction: 0x01ae0300
    9c40:	0000007f 	andeq	r0, r0, pc, ror r0
    9c44:	33010c08 	movwcc	r0, #7176	; 0x1c08
    9c48:	af030000 	svcge	0x00030000
    9c4c:	00007f01 	andeq	r7, r0, r1, lsl #30
    9c50:	050c0c00 	streq	r0, [ip, #-3072]	; 0xc00
    9c54:	03000032 	movweq	r0, #50	; 0x32
    9c58:	007f01b0 	ldrhteq	r0, [pc], #-16
    9c5c:	0c100000 	ldceq	0, cr0, [r0], {-0}
    9c60:	00003323 	andeq	r3, r0, r3, lsr #6
    9c64:	7f01b103 	svcvc	0x0001b103
    9c68:	14000000 	strne	r0, [r0], #-0
    9c6c:	0033340c 	eorseq	r3, r3, ip, lsl #8
    9c70:	01b20300 			; <UNDEFINED> instruction: 0x01b20300
    9c74:	0000007f 	andeq	r0, r0, pc, ror r0
    9c78:	32b60c18 	adcscc	r0, r6, #24, 24	; 0x1800
    9c7c:	b3030000 	movwlt	r0, #12288	; 0x3000
    9c80:	00007f01 	andeq	r7, r0, r1, lsl #30
    9c84:	560c1c00 	strpl	r1, [ip], -r0, lsl #24
    9c88:	03000032 	movweq	r0, #50	; 0x32
    9c8c:	007f01b4 	ldrhteq	r0, [pc], #-20
    9c90:	0b200000 	bleq	809c98 <__Stack_Size+0x809898>
    9c94:	00525343 	subseq	r5, r2, r3, asr #6
    9c98:	7f01b503 	svcvc	0x0001b503
    9c9c:	24000000 	strcs	r0, [r0], #-0
    9ca0:	31f90d00 	mvnscc	r0, r0, lsl #26
    9ca4:	b6030000 	strlt	r0, [r3], -r0
    9ca8:	00011101 	andeq	r1, r1, r1, lsl #2
    9cac:	04140e00 	ldreq	r0, [r4], #-3584	; 0xe00
    9cb0:	0001ed19 	andeq	lr, r1, r9, lsl sp
    9cb4:	33c80f00 	biccc	r0, r8, #0, 30
    9cb8:	1b040000 	blne	109cc0 <__Stack_Size+0x1098c0>
    9cbc:	0000003a 	andeq	r0, r0, sl, lsr r0
    9cc0:	32a70f00 	adccc	r0, r7, #0, 30
    9cc4:	1c040000 	stcne	0, cr0, [r4], {-0}
    9cc8:	0000003a 	andeq	r0, r0, sl, lsr r0
    9ccc:	34200f04 	strtcc	r0, [r0], #-3844	; 0xf04
    9cd0:	1d040000 	stcne	0, cr0, [r4, #-0]
    9cd4:	0000003a 	andeq	r0, r0, sl, lsr r0
    9cd8:	33e40f08 	mvncc	r0, #8, 30
    9cdc:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    9ce0:	0000003a 	andeq	r0, r0, sl, lsr r0
    9ce4:	33690f0c 	cmncc	r9, #12, 30	; 0x30
    9ce8:	1f040000 	svcne	0x00040000
    9cec:	0000003a 	andeq	r0, r0, sl, lsr r0
    9cf0:	74050010 	strvc	r0, [r5], #-16
    9cf4:	04000032 	streq	r0, [r0], #-50	; 0x32
    9cf8:	0001a820 	andeq	sl, r1, r0, lsr #16
    9cfc:	116e1000 	cmnne	lr, r0
    9d00:	7c010000 	stcvc	0, cr0, [r1], {-0}
    9d04:	080032f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, ip, sp}
    9d08:	0000003c 	andeq	r0, r0, ip, lsr r0
    9d0c:	95119c01 	ldrls	r9, [r1, #-3073]	; 0xc01
    9d10:	01000016 	tsteq	r0, r6, lsl r0
    9d14:	00332c9f 	mlaseq	r3, pc, ip, r2	; <UNPREDICTABLE>
    9d18:	00003808 	andeq	r3, r0, r8, lsl #16
    9d1c:	2c9c0100 	ldfcss	f0, [ip], {0}
    9d20:	12000002 	andne	r0, r0, #2
    9d24:	00003407 	andeq	r3, r0, r7, lsl #8
    9d28:	003a9f01 	eorseq	r9, sl, r1, lsl #30
    9d2c:	50010000 	andpl	r0, r1, r0
    9d30:	334b1100 	movtcc	r1, #45312	; 0xb100
    9d34:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    9d38:	08003364 	stmdaeq	r0, {r2, r5, r6, r8, r9, ip, sp}
    9d3c:	00000014 	andeq	r0, r0, r4, lsl r0
    9d40:	02609c01 	rsbeq	r9, r0, #256	; 0x100
    9d44:	55130000 	ldrpl	r0, [r3, #-0]
    9d48:	01000033 	tsteq	r0, r3, lsr r0
    9d4c:	00005ee9 	andeq	r5, r0, r9, ror #29
    9d50:	0030c100 	eorseq	ip, r0, r0, lsl #2
    9d54:	23111400 	tstcs	r1, #0, 8
    9d58:	eb010000 	bl	49d60 <__Stack_Size+0x49960>
    9d5c:	0000003a 	andeq	r0, r0, sl, lsr r0
    9d60:	000030e2 	andeq	r3, r0, r2, ror #1
    9d64:	34ac1500 	strtcc	r1, [ip], #1280	; 0x500
    9d68:	06010000 	streq	r0, [r1], -r0
    9d6c:	00337801 	eorseq	r7, r3, r1, lsl #16
    9d70:	00000c08 	andeq	r0, r0, r8, lsl #24
    9d74:	859c0100 	ldrhi	r0, [ip, #256]	; 0x100
    9d78:	16000002 	strne	r0, [r0], -r2
    9d7c:	00001124 	andeq	r1, r0, r4, lsr #2
    9d80:	df010601 	svcle	0x00010601
    9d84:	01000000 	mrseq	r0, (UNDEF: 0)
    9d88:	53150050 	tstpl	r5, #80	; 0x50
    9d8c:	01000012 	tsteq	r0, r2, lsl r0
    9d90:	3384011f 	orrcc	r0, r4, #-1073741817	; 0xc0000007
    9d94:	00140800 	andseq	r0, r4, r0, lsl #16
    9d98:	9c010000 	stcls	0, cr0, [r1], {-0}
    9d9c:	000002cc 	andeq	r0, r0, ip, asr #5
    9da0:	00338317 	eorseq	r8, r3, r7, lsl r3
    9da4:	011f0100 	tsteq	pc, r0, lsl #2
    9da8:	0000003a 	andeq	r0, r0, sl, lsr r0
    9dac:	0000310c 	andeq	r3, r0, ip, lsl #2
    9db0:	00328617 	eorseq	r8, r2, r7, lsl r6
    9db4:	011f0100 	tsteq	pc, r0, lsl #2
    9db8:	0000003a 	andeq	r0, r0, sl, lsr r0
    9dbc:	0000312d 	andeq	r3, r0, sp, lsr #2
    9dc0:	00231118 	eoreq	r1, r3, r8, lsl r1
    9dc4:	01210100 			; <UNDEFINED> instruction: 0x01210100
    9dc8:	0000003a 	andeq	r0, r0, sl, lsr r0
    9dcc:	0000314e 	andeq	r3, r0, lr, asr #2
    9dd0:	19cc1500 	stmibne	ip, {r8, sl, ip}^
    9dd4:	3c010000 	stccc	0, cr0, [r1], {-0}
    9dd8:	00339801 	eorseq	r9, r3, r1, lsl #16
    9ddc:	00000c08 	andeq	r0, r0, r8, lsl #24
    9de0:	f19c0100 			; <UNDEFINED> instruction: 0xf19c0100
    9de4:	16000002 	strne	r0, [r0], -r2
    9de8:	00001124 	andeq	r1, r0, r4, lsr #2
    9dec:	df013c01 	svcle	0x00013c01
    9df0:	01000000 	mrseq	r0, (UNDEF: 0)
    9df4:	44150050 	ldrmi	r0, [r5], #-80	; 0x50
    9df8:	01000011 	tsteq	r0, r1, lsl r0
    9dfc:	33a4014f 			; <UNDEFINED> instruction: 0x33a4014f
    9e00:	00140800 	andseq	r0, r4, r0, lsl #16
    9e04:	9c010000 	stcls	0, cr0, [r1], {-0}
    9e08:	00000328 	andeq	r0, r0, r8, lsr #6
    9e0c:	00340f17 	eorseq	r0, r4, r7, lsl pc
    9e10:	014f0100 	mrseq	r0, (UNDEF: 95)
    9e14:	0000003a 	andeq	r0, r0, sl, lsr r0
    9e18:	0000318b 	andeq	r3, r0, fp, lsl #3
    9e1c:	00231118 	eoreq	r1, r3, r8, lsl r1
    9e20:	01510100 	cmpeq	r1, r0, lsl #2
    9e24:	0000003a 	andeq	r0, r0, sl, lsr r0
    9e28:	000031ac 	andeq	r3, r0, ip, lsr #3
    9e2c:	18961900 	ldmne	r6, {r8, fp, ip}
    9e30:	6d010000 	stcvs	0, cr0, [r1, #-0]
    9e34:	00005e01 	andeq	r5, r0, r1, lsl #28
    9e38:	0033b800 	eorseq	fp, r3, r0, lsl #16
    9e3c:	00001008 	andeq	r1, r0, r8
    9e40:	159c0100 	ldrne	r0, [ip, #256]	; 0x100
    9e44:	000016ca 	andeq	r1, r0, sl, asr #13
    9e48:	c8018401 	stmdagt	r1, {r0, sl, pc}
    9e4c:	14080033 	strne	r0, [r8], #-51	; 0x33
    9e50:	01000000 	mrseq	r0, (UNDEF: 0)
    9e54:	0003759c 	muleq	r3, ip, r5
    9e58:	33b31700 			; <UNDEFINED> instruction: 0x33b31700
    9e5c:	84010000 	strhi	r0, [r1], #-0
    9e60:	00003a01 	andeq	r3, r0, r1, lsl #20
    9e64:	0031d600 	eorseq	sp, r1, r0, lsl #12
    9e68:	23111800 	tstcs	r1, #0, 16
    9e6c:	86010000 	strhi	r0, [r1], -r0
    9e70:	00003a01 	andeq	r3, r0, r1, lsl #20
    9e74:	0031f700 	eorseq	pc, r1, r0, lsl #14
    9e78:	17150000 	ldrne	r0, [r5, -r0]
    9e7c:	01000017 	tsteq	r0, r7, lsl r0
    9e80:	33dc01a5 	bicscc	r0, ip, #1073741865	; 0x40000029
    9e84:	00140800 	andseq	r0, r4, r0, lsl #16
    9e88:	9c010000 	stcls	0, cr0, [r1], {-0}
    9e8c:	000003ac 	andeq	r0, r0, ip, lsr #7
    9e90:	00320e17 	eorseq	r0, r2, r7, lsl lr
    9e94:	01a50100 			; <UNDEFINED> instruction: 0x01a50100
    9e98:	0000003a 	andeq	r0, r0, sl, lsr r0
    9e9c:	00003221 	andeq	r3, r0, r1, lsr #4
    9ea0:	00231118 	eoreq	r1, r3, r8, lsl r1
    9ea4:	01a70100 			; <UNDEFINED> instruction: 0x01a70100
    9ea8:	0000003a 	andeq	r0, r0, sl, lsr r0
    9eac:	00003242 	andeq	r3, r0, r2, asr #4
    9eb0:	12f61500 	rscsne	r1, r6, #0, 10
    9eb4:	c6010000 	strgt	r0, [r1], -r0
    9eb8:	0033f001 	eorseq	pc, r3, r1
    9ebc:	00001408 	andeq	r1, r0, r8, lsl #8
    9ec0:	e39c0100 	orrs	r0, ip, #0, 2
    9ec4:	17000003 	strne	r0, [r0, -r3]
    9ec8:	0000320e 	andeq	r3, r0, lr, lsl #4
    9ecc:	3a01c601 	bcc	7b6d8 <__Stack_Size+0x7b2d8>
    9ed0:	6c000000 	stcvs	0, cr0, [r0], {-0}
    9ed4:	18000032 	stmdane	r0, {r1, r4, r5}
    9ed8:	00002311 	andeq	r2, r0, r1, lsl r3
    9edc:	3a01c801 	bcc	7bee8 <__Stack_Size+0x7bae8>
    9ee0:	8d000000 	stchi	0, cr0, [r0, #-0]
    9ee4:	00000032 	andeq	r0, r0, r2, lsr r0
    9ee8:	0033f415 	eorseq	pc, r3, r5, lsl r4	; <UNPREDICTABLE>
    9eec:	01e90100 	mvneq	r0, r0, lsl #2
    9ef0:	08003404 	stmdaeq	r0, {r2, sl, ip, sp}
    9ef4:	00000018 	andeq	r0, r0, r8, lsl r0
    9ef8:	04189c01 	ldreq	r9, [r8], #-3073	; 0xc01
    9efc:	bf170000 	svclt	0x00170000
    9f00:	01000034 	tsteq	r0, r4, lsr r0
    9f04:	005e01e9 	subseq	r0, lr, r9, ror #3
    9f08:	32b70000 	adcscc	r0, r7, #0
    9f0c:	24160000 	ldrcs	r0, [r6], #-0
    9f10:	01000011 	tsteq	r0, r1, lsl r0
    9f14:	00df01e9 	sbcseq	r0, pc, r9, ror #3
    9f18:	51010000 	mrspl	r0, (UNDEF: 1)
    9f1c:	32e51500 	rsccc	r1, r5, #0, 10
    9f20:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
    9f24:	00341c02 	eorseq	r1, r4, r2, lsl #24
    9f28:	00000c08 	andeq	r0, r0, r8, lsl #24
    9f2c:	3d9c0100 	ldfccs	f0, [ip]
    9f30:	16000004 	strne	r0, [r0], -r4
    9f34:	000033a2 	andeq	r3, r0, r2, lsr #7
    9f38:	3a020801 	bcc	8bf44 <__Stack_Size+0x8bb44>
    9f3c:	01000000 	mrseq	r0, (UNDEF: 0)
    9f40:	17150050 			; <UNDEFINED> instruction: 0x17150050
    9f44:	01000032 	tsteq	r0, r2, lsr r0
    9f48:	3428021d 	strtcc	r0, [r8], #-541	; 0x21d
    9f4c:	00140800 	andseq	r0, r4, r0, lsl #16
    9f50:	9c010000 	stcls	0, cr0, [r1], {-0}
    9f54:	00000474 	andeq	r0, r0, r4, ror r4
    9f58:	00326a17 	eorseq	r6, r2, r7, lsl sl
    9f5c:	021d0100 	andseq	r0, sp, #0, 2
    9f60:	0000003a 	andeq	r0, r0, sl, lsr r0
    9f64:	000032f1 	strdeq	r3, [r0], -r1
    9f68:	00231118 	eoreq	r1, r3, r8, lsl r1
    9f6c:	021f0100 	andseq	r0, pc, #0, 2
    9f70:	0000003a 	andeq	r0, r0, sl, lsr r0
    9f74:	00003312 	andeq	r3, r0, r2, lsl r3
    9f78:	34751500 	ldrbtcc	r1, [r5], #-1280	; 0x500
    9f7c:	3c010000 	stccc	0, cr0, [r1], {-0}
    9f80:	00343c02 	eorseq	r3, r4, r2, lsl #24
    9f84:	00002008 	andeq	r2, r0, r8
    9f88:	999c0100 	ldmibls	ip, {r8}
    9f8c:	16000004 	strne	r0, [r0], -r4
    9f90:	0000323e 	andeq	r3, r0, lr, lsr r2
    9f94:	5e023c01 	cdppl	12, 0, cr3, cr2, cr1, {0}
    9f98:	01000000 	mrseq	r0, (UNDEF: 0)
    9f9c:	f6150050 			; <UNDEFINED> instruction: 0xf6150050
    9fa0:	01000032 	tsteq	r0, r2, lsr r0
    9fa4:	345c0263 	ldrbcc	r0, [ip], #-611	; 0x263
    9fa8:	000c0800 	andeq	r0, ip, r0, lsl #16
    9fac:	9c010000 	stcls	0, cr0, [r1], {-0}
    9fb0:	000004be 			; <UNDEFINED> instruction: 0x000004be
    9fb4:	00112416 	andseq	r2, r1, r6, lsl r4
    9fb8:	02630100 	rsbeq	r0, r3, #0, 2
    9fbc:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    9fc0:	15005001 	strne	r5, [r0, #-1]
    9fc4:	00003391 	muleq	r0, r1, r3
    9fc8:	68027901 	stmdavs	r2, {r0, r8, fp, ip, sp, lr}
    9fcc:	10080034 	andne	r0, r8, r4, lsr r0
    9fd0:	01000000 	mrseq	r0, (UNDEF: 0)
    9fd4:	0004e59c 	muleq	r4, ip, r5
    9fd8:	32cc1700 	sbccc	r1, ip, #0, 14
    9fdc:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    9fe0:	00003a02 	andeq	r3, r0, r2, lsl #20
    9fe4:	00333c00 	eorseq	r3, r3, r0, lsl #24
    9fe8:	83150000 	tsthi	r5, #0
    9fec:	01000034 	tsteq	r0, r4, lsr r0
    9ff0:	3478028c 	ldrbtcc	r0, [r8], #-652	; 0x28c
    9ff4:	000c0800 	andeq	r0, ip, r0, lsl #16
    9ff8:	9c010000 	stcls	0, cr0, [r1], {-0}
    9ffc:	0000050a 	andeq	r0, r0, sl, lsl #10
    a000:	00112416 	andseq	r2, r1, r6, lsl r4
    a004:	028c0100 	addeq	r0, ip, #0, 2
    a008:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    a00c:	15005001 	strne	r5, [r0, #-1]
    a010:	00003441 	andeq	r3, r0, r1, asr #8
    a014:	84029c01 	strhi	r9, [r2], #-3073	; 0xc01
    a018:	84080034 	strhi	r0, [r8], #-52	; 0x34
    a01c:	01000000 	mrseq	r0, (UNDEF: 0)
    a020:	00056f9c 	muleq	r5, ip, pc	; <UNPREDICTABLE>
    a024:	33d91600 	bicscc	r1, r9, #0, 12
    a028:	9c010000 	stcls	0, cr0, [r1], {-0}
    a02c:	00056f02 	andeq	r6, r5, r2, lsl #30
    a030:	1a500100 	bne	140a438 <__Stack_Size+0x140a038>
    a034:	00706d74 	rsbseq	r6, r0, r4, ror sp
    a038:	3a029e01 	bcc	b1844 <__Stack_Size+0xb1444>
    a03c:	5d000000 	stcpl	0, cr0, [r0, #-0]
    a040:	18000033 	stmdane	r0, {r0, r1, r4, r5}
    a044:	000032dd 	ldrdeq	r3, [r0], -sp
    a048:	3a029e01 	bcc	b1854 <__Stack_Size+0xb1454>
    a04c:	e1000000 	mrs	r0, (UNDEF: 0)
    a050:	18000033 	stmdane	r0, {r0, r1, r4, r5}
    a054:	00003319 	andeq	r3, r0, r9, lsl r3
    a058:	3a029e01 	bcc	b1864 <__Stack_Size+0xb1464>
    a05c:	11000000 	mrsne	r0, (UNDEF: 0)
    a060:	18000034 	stmdane	r0, {r2, r4, r5}
    a064:	00003401 	andeq	r3, r0, r1, lsl #8
    a068:	3a029e01 	bcc	b1874 <__Stack_Size+0xb1474>
    a06c:	36000000 	strcc	r0, [r0], -r0
    a070:	00000034 	andeq	r0, r0, r4, lsr r0
    a074:	01ed041b 	mvneq	r0, fp, lsl r4
    a078:	91150000 	tstls	r5, r0
    a07c:	01000032 	tsteq	r0, r2, lsr r0
    a080:	35080300 	strcc	r0, [r8, #-768]	; 0x300
    a084:	00180800 	andseq	r0, r8, r0, lsl #16
    a088:	9c010000 	stcls	0, cr0, [r1], {-0}
    a08c:	000005aa 	andeq	r0, r0, sl, lsr #11
    a090:	0034c617 	eorseq	ip, r4, r7, lsl r6
    a094:	03000100 	movweq	r0, #256	; 0x100
    a098:	0000003a 	andeq	r0, r0, sl, lsr r0
    a09c:	000034c1 	andeq	r3, r0, r1, asr #9
    a0a0:	00112416 	andseq	r2, r1, r6, lsl r4
    a0a4:	03000100 	movweq	r0, #256	; 0x100
    a0a8:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    a0ac:	15005101 	strne	r5, [r0, #-257]	; 0x101
    a0b0:	000019a0 	andeq	r1, r0, r0, lsr #19
    a0b4:	20032101 	andcs	r2, r3, r1, lsl #2
    a0b8:	18080035 	stmdane	r8, {r0, r2, r4, r5}
    a0bc:	01000000 	mrseq	r0, (UNDEF: 0)
    a0c0:	0005df9c 	muleq	r5, ip, pc	; <UNPREDICTABLE>
    a0c4:	325b1700 	subscc	r1, fp, #0, 14
    a0c8:	21010000 	mrscs	r0, (UNDEF: 1)
    a0cc:	00003a03 	andeq	r3, r0, r3, lsl #20
    a0d0:	0034fb00 	eorseq	pc, r4, r0, lsl #22
    a0d4:	11241600 			; <UNDEFINED> instruction: 0x11241600
    a0d8:	21010000 	mrscs	r0, (UNDEF: 1)
    a0dc:	0000df03 	andeq	sp, r0, r3, lsl #30
    a0e0:	00510100 	subseq	r0, r1, r0, lsl #2
    a0e4:	00155915 	andseq	r5, r5, r5, lsl r9
    a0e8:	03430100 	movteq	r0, #12544	; 0x3100
    a0ec:	08003538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip, sp}
    a0f0:	00000018 	andeq	r0, r0, r8, lsl r0
    a0f4:	06149c01 	ldreq	r9, [r4], -r1, lsl #24
    a0f8:	0a170000 	beq	5ca100 <__Stack_Size+0x5c9d00>
    a0fc:	01000033 	tsteq	r0, r3, lsr r0
    a100:	003a0343 	eorseq	r0, sl, r3, asr #6
    a104:	35350000 	ldrcc	r0, [r5, #-0]!
    a108:	24160000 	ldrcs	r0, [r6], #-0
    a10c:	01000011 	tsteq	r0, r1, lsl r0
    a110:	00df0343 	sbcseq	r0, pc, r3, asr #6
    a114:	51010000 	mrspl	r0, (UNDEF: 1)
    a118:	23f51500 	mvnscs	r1, #0, 10
    a11c:	63010000 	movwvs	r0, #4096	; 0x1000
    a120:	00355003 	eorseq	r5, r5, r3
    a124:	00001808 	andeq	r1, r0, r8, lsl #16
    a128:	499c0100 	ldmibmi	ip, {r8}
    a12c:	17000006 	strne	r0, [r0, -r6]
    a130:	0000325b 	andeq	r3, r0, fp, asr r2
    a134:	3a036301 	bcc	e2d40 <__Stack_Size+0xe2940>
    a138:	6f000000 	svcvs	0x00000000
    a13c:	16000035 			; <UNDEFINED> instruction: 0x16000035
    a140:	00001124 	andeq	r1, r0, r4, lsr #2
    a144:	df036301 	svcle	0x00036301
    a148:	01000000 	mrseq	r0, (UNDEF: 0)
    a14c:	c3150051 	tstgt	r5, #81	; 0x51
    a150:	01000031 	tsteq	r0, r1, lsr r0
    a154:	35680384 	strbcc	r0, [r8, #-900]!	; 0x384
    a158:	00180800 	andseq	r0, r8, r0, lsl #16
    a15c:	9c010000 	stcls	0, cr0, [r1], {-0}
    a160:	0000067e 	andeq	r0, r0, lr, ror r6
    a164:	00330a17 	eorseq	r0, r3, r7, lsl sl
    a168:	03840100 	orreq	r0, r4, #0, 2
    a16c:	0000003a 	andeq	r0, r0, sl, lsr r0
    a170:	000035a9 	andeq	r3, r0, r9, lsr #11
    a174:	00112416 	andseq	r2, r1, r6, lsl r4
    a178:	03840100 	orreq	r0, r4, #0, 2
    a17c:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    a180:	15005101 	strne	r5, [r0, #-257]	; 0x101
    a184:	00002735 	andeq	r2, r0, r5, lsr r7
    a188:	80039c01 	andhi	r9, r3, r1, lsl #24
    a18c:	0c080035 	stceq	0, cr0, [r8], {53}	; 0x35
    a190:	01000000 	mrseq	r0, (UNDEF: 0)
    a194:	0006a39c 	muleq	r6, ip, r3
    a198:	11241600 			; <UNDEFINED> instruction: 0x11241600
    a19c:	9c010000 	stcls	0, cr0, [r1], {-0}
    a1a0:	0000df03 	andeq	sp, r0, r3, lsl #30
    a1a4:	00500100 	subseq	r0, r0, r0, lsl #2
    a1a8:	00349115 	eorseq	r9, r4, r5, lsl r1
    a1ac:	03ac0100 			; <UNDEFINED> instruction: 0x03ac0100
    a1b0:	0800358c 	stmdaeq	r0, {r2, r3, r7, r8, sl, ip, sp}
    a1b4:	0000000c 	andeq	r0, r0, ip
    a1b8:	06c89c01 	strbeq	r9, [r8], r1, lsl #24
    a1bc:	24160000 	ldrcs	r0, [r6], #-0
    a1c0:	01000011 	tsteq	r0, r1, lsl r0
    a1c4:	00df03ac 	sbcseq	r0, pc, ip, lsr #7
    a1c8:	50010000 	andpl	r0, r1, r0
    a1cc:	32be1500 	adcscc	r1, lr, #0, 10
    a1d0:	c1010000 	mrsgt	r0, (UNDEF: 1)
    a1d4:	00359803 	eorseq	r9, r5, r3, lsl #16
    a1d8:	00000c08 	andeq	r0, r0, r8, lsl #24
    a1dc:	ed9c0100 	ldfs	f0, [ip]
    a1e0:	16000006 	strne	r0, [r0], -r6
    a1e4:	000034b7 			; <UNDEFINED> instruction: 0x000034b7
    a1e8:	5e03c101 	mvfpls	f4, f1
    a1ec:	01000000 	mrseq	r0, (UNDEF: 0)
    a1f0:	ca1c0050 	bgt	70a338 <__Stack_Size+0x709f38>
    a1f4:	01000017 	tsteq	r0, r7, lsl r0
    a1f8:	00b403dd 	ldrsbteq	r0, [r4], sp
    a1fc:	35a40000 	strcc	r0, [r4, #0]!
    a200:	00280800 	eoreq	r0, r8, r0, lsl #16
    a204:	9c010000 	stcls	0, cr0, [r1], {-0}
    a208:	00000748 	andeq	r0, r0, r8, asr #14
    a20c:	00337a17 	eorseq	r7, r3, r7, lsl sl
    a210:	03dd0100 	bicseq	r0, sp, #0, 2
    a214:	0000005e 	andeq	r0, r0, lr, asr r0
    a218:	000035e3 	andeq	r3, r0, r3, ror #11
    a21c:	706d741a 	rsbvc	r7, sp, sl, lsl r4
    a220:	03df0100 	bicseq	r0, pc, #0, 2
    a224:	0000003a 	andeq	r0, r0, sl, lsr r0
    a228:	00003604 	andeq	r3, r0, r4, lsl #12
    a22c:	00332a18 	eorseq	r2, r3, r8, lsl sl
    a230:	03e00100 	mvneq	r0, #0, 2
    a234:	0000003a 	andeq	r0, r0, sl, lsr r0
    a238:	0000364d 	andeq	r3, r0, sp, asr #12
    a23c:	00241c18 	eoreq	r1, r4, r8, lsl ip
    a240:	03e10100 	mvneq	r0, #0, 2
    a244:	000000b4 	strheq	r0, [r0], -r4
    a248:	00003683 	andeq	r3, r0, r3, lsl #13
    a24c:	1a081d00 	bne	211654 <__Stack_Size+0x211254>
    a250:	c6010000 	strgt	r0, [r1], -r0
    a254:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    a258:	080035cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sl, ip, sp}
    a25c:	0000002e 	andeq	r0, r0, lr, lsr #32
    a260:	07b29c01 	ldreq	r9, [r2, r1, lsl #24]!
    a264:	3c1e0000 	ldccc	0, cr0, [lr], {-0}
    a268:	01000033 	tsteq	r0, r3, lsr r0
    a26c:	00007fc8 	andeq	r7, r0, r8, asr #31
    a270:	74910200 	ldrvc	r0, [r1], #512	; 0x200
    a274:	0022dd14 	eoreq	sp, r2, r4, lsl sp
    a278:	ffc90100 			; <UNDEFINED> instruction: 0xffc90100
    a27c:	c6000000 	strgt	r0, [r0], -r0
    a280:	14000036 	strne	r0, [r0], #-54	; 0x36
    a284:	000033be 			; <UNDEFINED> instruction: 0x000033be
    a288:	00b4ca01 	adcseq	ip, r4, r1, lsl #20
    a28c:	36eb0000 	strbtcc	r0, [fp], r0
    a290:	d81f0000 	ldmdale	pc, {}	; <UNPREDICTABLE>
    a294:	ed080035 	stc	0, cr0, [r8, #-212]	; 0xffffff2c
    a298:	a1000006 	tstge	r0, r6
    a29c:	20000007 	andcs	r0, r0, r7
    a2a0:	08025001 	stmdaeq	r2, {r0, ip, lr}
    a2a4:	ee210031 	mcr	0, 1, r0, cr1, cr1, {1}
    a2a8:	ed080035 	stc	0, cr0, [r8, #-212]	; 0xffffff2c
    a2ac:	20000006 	andcs	r0, r0, r6
    a2b0:	08025001 	stmdaeq	r2, {r0, ip, lr}
    a2b4:	22000031 	andcs	r0, r0, #49	; 0x31
    a2b8:	00001bd8 	ldrdeq	r1, [r0], -r8
    a2bc:	fa041001 	blx	10e2c8 <__Stack_Size+0x10dec8>
    a2c0:	12080035 	andne	r0, r8, #53	; 0x35
    a2c4:	01000000 	mrseq	r0, (UNDEF: 0)
    a2c8:	32461c9c 	subcc	r1, r6, #156, 24	; 0x9c00
    a2cc:	24010000 	strcs	r0, [r1], #-0
    a2d0:	0000bf04 	andeq	fp, r0, r4, lsl #30
    a2d4:	00360c00 	eorseq	r0, r6, r0, lsl #24
    a2d8:	00001408 	andeq	r1, r0, r8, lsl #8
    a2dc:	ff9c0100 			; <UNDEFINED> instruction: 0xff9c0100
    a2e0:	17000007 	strne	r0, [r0, -r7]
    a2e4:	000034bf 			; <UNDEFINED> instruction: 0x000034bf
    a2e8:	5e042401 	cdppl	4, 0, cr2, cr4, cr1, {0}
    a2ec:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
    a2f0:	18000036 	stmdane	r0, {r1, r2, r4, r5}
    a2f4:	0000241c 	andeq	r2, r0, ip, lsl r4
    a2f8:	bf042601 	svclt	0x00042601
    a2fc:	1f000000 	svcne	0x00000000
    a300:	00000037 	andeq	r0, r0, r7, lsr r0
    a304:	00322815 	eorseq	r2, r2, r5, lsl r8
    a308:	04470100 	strbeq	r0, [r7], #-256	; 0x100
    a30c:	08003620 	stmdaeq	r0, {r5, r9, sl, ip, sp}
    a310:	0000000c 	andeq	r0, r0, ip
    a314:	08249c01 	stmdaeq	r4!, {r0, sl, fp, ip, pc}
    a318:	bf160000 	svclt	0x00160000
    a31c:	01000034 	tsteq	r0, r4, lsr r0
    a320:	005e0447 	subseq	r0, lr, r7, asr #8
    a324:	50010000 	andpl	r0, r1, r0
    a328:	006f2300 	rsbeq	r2, pc, r0, lsl #6
    a32c:	08340000 	ldmdaeq	r4!, {}	; <UNPREDICTABLE>
    a330:	0a240000 	beq	90a338 <__Stack_Size+0x909f38>
    a334:	0f000001 	svceq	0x00000001
    a338:	34301e00 	ldrtcc	r1, [r0], #-3584	; 0xe00
    a33c:	6f010000 	svcvs	0x00010000
    a340:	00000845 	andeq	r0, r0, r5, asr #16
    a344:	4abc0305 	bmi	fef0af60 <SCS_BASE+0x1eefcf60>
    a348:	24040800 	strcs	r0, [r4], #-2048	; 0x800
    a34c:	23000008 	movwcs	r0, #8
    a350:	0000006f 	andeq	r0, r0, pc, rrx
    a354:	0000085a 	andeq	r0, r0, sl, asr r8
    a358:	00010a24 	andeq	r0, r1, r4, lsr #20
    a35c:	1e000300 	cdpne	3, 0, cr0, cr0, cr0, {0}
    a360:	000034d4 	ldrdeq	r3, [r0], -r4
    a364:	086b7001 	stmdaeq	fp!, {r0, ip, sp, lr}^
    a368:	03050000 	movweq	r0, #20480	; 0x5000
    a36c:	08004acc 	stmdaeq	r0, {r2, r3, r6, r7, r9, fp, lr}
    a370:	00084a04 	andeq	r4, r8, r4, lsl #20
    a374:	09550000 	ldmdbeq	r5, {}^	; <UNPREDICTABLE>
    a378:	00040000 	andeq	r0, r4, r0
    a37c:	00002705 	andeq	r2, r0, r5, lsl #14
    a380:	04b20104 	ldrteq	r0, [r2], #260	; 0x104
    a384:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    a388:	60000036 	andvs	r0, r0, r6, lsr r0
    a38c:	2c000006 	stccs	0, cr0, [r0], {6}
    a390:	ba080036 	blt	20a470 <__Stack_Size+0x20a070>
    a394:	d5000002 	strle	r0, [r0, #-2]
    a398:	02000020 	andeq	r0, r0, #32
    a39c:	05c10504 	strbeq	r0, [r1, #1284]	; 0x504
    a3a0:	02020000 	andeq	r0, r2, #0
    a3a4:	00059205 	andeq	r9, r5, r5, lsl #4
    a3a8:	06010200 	streq	r0, [r1], -r0, lsl #4
    a3ac:	000006f8 	strdeq	r0, [r0], -r8
    a3b0:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    a3b4:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    a3b8:	02000000 	andeq	r0, r0, #0
    a3bc:	06230704 	strteq	r0, [r3], -r4, lsl #14
    a3c0:	75030000 	strvc	r0, [r3, #-0]
    a3c4:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    a3c8:	00005728 	andeq	r5, r0, r8, lsr #14
    a3cc:	07020200 	streq	r0, [r2, -r0, lsl #4]
    a3d0:	000007da 	ldrdeq	r0, [r0], -sl
    a3d4:	00387503 	eorseq	r7, r8, r3, lsl #10
    a3d8:	00682902 	rsbeq	r2, r8, r2, lsl #18
    a3dc:	01020000 	mrseq	r0, (UNDEF: 2)
    a3e0:	0006f608 	andeq	pc, r6, r8, lsl #12
    a3e4:	01ae0400 			; <UNDEFINED> instruction: 0x01ae0400
    a3e8:	30020000 	andcc	r0, r2, r0
    a3ec:	0000007a 	andeq	r0, r0, sl, ror r0
    a3f0:	00005705 	andeq	r5, r0, r5, lsl #14
    a3f4:	02010600 	andeq	r0, r1, #0, 12
    a3f8:	00009439 	andeq	r9, r0, r9, lsr r4
    a3fc:	0c330700 	ldceq	7, cr0, [r3], #-0
    a400:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    a404:	00544553 	subseq	r4, r4, r3, asr r5
    a408:	d1040001 	tstle	r4, r1
    a40c:	02000017 	andeq	r0, r0, #23
    a410:	00007f39 	andeq	r7, r0, r9, lsr pc
    a414:	324d0400 	subcc	r0, sp, #0, 8
    a418:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    a41c:	0000007f 	andeq	r0, r0, pc, ror r0
    a420:	3b020106 	blcc	8a840 <__Stack_Size+0x8a440>
    a424:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    a428:	000e1207 	andeq	r1, lr, r7, lsl #4
    a42c:	48070000 	stmdami	r7, {}	; <UNPREDICTABLE>
    a430:	01000020 	tsteq	r0, r0, lsr #32
    a434:	0c390400 	cfldrseq	mvf0, [r9], #-0
    a438:	3b020000 	blcc	8a440 <__Stack_Size+0x8a040>
    a43c:	000000aa 	andeq	r0, r0, sl, lsr #1
    a440:	1a070402 	bne	1cb450 <__Stack_Size+0x1cb050>
    a444:	09000006 	stmdbeq	r0, {r1, r2}
    a448:	01eb0324 	mvneq	r0, r4, lsr #6
    a44c:	000001c3 	andeq	r0, r0, r3, asr #3
    a450:	3152430a 	cmpcc	r2, sl, lsl #6
    a454:	01ed0300 	mvneq	r0, r0, lsl #6
    a458:	0000006f 	andeq	r0, r0, pc, rrx
    a45c:	054c0b00 	strbeq	r0, [ip, #-2816]	; 0xb00
    a460:	ee030000 	cdp	0, 0, cr0, cr3, cr0, {0}
    a464:	00004c01 	andeq	r4, r0, r1, lsl #24
    a468:	430a0200 	movwmi	r0, #41472	; 0xa200
    a46c:	03003252 	movweq	r3, #594	; 0x252
    a470:	006f01ef 	rsbeq	r0, pc, pc, ror #3
    a474:	0b040000 	bleq	10a47c <__Stack_Size+0x10a07c>
    a478:	00000556 	andeq	r0, r0, r6, asr r5
    a47c:	4c01f003 	stcmi	0, cr15, [r1], {3}
    a480:	06000000 	streq	r0, [r0], -r0
    a484:	0052530a 	subseq	r5, r2, sl, lsl #6
    a488:	6f01f103 	svcvs	0x0001f103
    a48c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    a490:	0005600b 	andeq	r6, r5, fp
    a494:	01f20300 	mvnseq	r0, r0, lsl #6
    a498:	0000004c 	andeq	r0, r0, ip, asr #32
    a49c:	52440a0a 	subpl	r0, r4, #40960	; 0xa000
    a4a0:	01f30300 	mvnseq	r0, r0, lsl #6
    a4a4:	0000006f 	andeq	r0, r0, pc, rrx
    a4a8:	056a0b0c 	strbeq	r0, [sl, #-2828]!	; 0xb0c
    a4ac:	f4030000 	vst4.8	{d0-d3}, [r3], r0
    a4b0:	00004c01 	andeq	r4, r0, r1, lsl #24
    a4b4:	d70b0e00 	strle	r0, [fp, -r0, lsl #28]
    a4b8:	03000018 	movweq	r0, #24
    a4bc:	006f01f5 	strdeq	r0, [pc], #-21	; <UNPREDICTABLE>
    a4c0:	0b100000 	bleq	40a4c8 <__Stack_Size+0x40a0c8>
    a4c4:	00000574 	andeq	r0, r0, r4, ror r5
    a4c8:	4c01f603 	stcmi	6, cr15, [r1], {3}
    a4cc:	12000000 	andne	r0, r0, #0
    a4d0:	00123a0b 	andseq	r3, r2, fp, lsl #20
    a4d4:	01f70300 	mvnseq	r0, r0, lsl #6
    a4d8:	0000006f 	andeq	r0, r0, pc, rrx
    a4dc:	057e0b14 	ldrbeq	r0, [lr, #-2836]!	; 0xb14
    a4e0:	f8030000 			; <UNDEFINED> instruction: 0xf8030000
    a4e4:	00004c01 	andeq	r4, r0, r1, lsl #24
    a4e8:	9b0b1600 	blls	2cfcf0 <__Stack_Size+0x2cf8f0>
    a4ec:	03000014 	movweq	r0, #20
    a4f0:	006f01f9 	strdeq	r0, [pc], #-25	; <UNPREDICTABLE>
    a4f4:	0b180000 	bleq	60a4fc <__Stack_Size+0x60a0fc>
    a4f8:	00000588 	andeq	r0, r0, r8, lsl #11
    a4fc:	4c01fa03 	stcmi	10, cr15, [r1], {3}
    a500:	1a000000 	bne	a508 <__Stack_Size+0xa108>
    a504:	0019640b 	andseq	r6, r9, fp, lsl #8
    a508:	01fb0300 	mvnseq	r0, r0, lsl #6
    a50c:	0000006f 	andeq	r0, r0, pc, rrx
    a510:	08480b1c 	stmdaeq	r8, {r2, r3, r4, r8, r9, fp}^
    a514:	fc030000 	stc2	0, cr0, [r3], {-0}
    a518:	00004c01 	andeq	r4, r0, r1, lsl #24
    a51c:	800b1e00 	andhi	r1, fp, r0, lsl #28
    a520:	03000017 	movweq	r0, #23
    a524:	006f01fd 	strdeq	r0, [pc], #-29	; <UNPREDICTABLE>
    a528:	0b200000 	bleq	80a530 <__Stack_Size+0x80a130>
    a52c:	0000059c 	muleq	r0, ip, r5
    a530:	4c01fe03 	stcmi	14, cr15, [r1], {3}
    a534:	22000000 	andcs	r0, r0, #0
    a538:	196c0c00 	stmdbne	ip!, {sl, fp}^
    a53c:	ff030000 			; <UNDEFINED> instruction: 0xff030000
    a540:	0000d101 	andeq	sp, r0, r1, lsl #2
    a544:	04120d00 	ldreq	r0, [r2], #-3328	; 0xd00
    a548:	0002441a 	andeq	r4, r2, sl, lsl r4
    a54c:	13870e00 	orrne	r0, r7, #0, 28
    a550:	1c040000 	stcne	0, cr0, [r4], {-0}
    a554:	0000004c 	andeq	r0, r0, ip, asr #32
    a558:	15950e00 	ldrne	r0, [r5, #3584]	; 0xe00
    a55c:	1d040000 	stcne	0, cr0, [r4, #-0]
    a560:	0000004c 	andeq	r0, r0, ip, asr #32
    a564:	1a600e02 	bne	180dd74 <__Stack_Size+0x180d974>
    a568:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    a56c:	0000004c 	andeq	r0, r0, ip, asr #32
    a570:	1aa60e04 	bne	fe98dd88 <SCS_BASE+0x1e97fd88>
    a574:	1f040000 	svcne	0x00040000
    a578:	0000004c 	andeq	r0, r0, ip, asr #32
    a57c:	163e0e06 	ldrtne	r0, [lr], -r6, lsl #28
    a580:	20040000 	andcs	r0, r4, r0
    a584:	0000004c 	andeq	r0, r0, ip, asr #32
    a588:	11e10e08 	mvnne	r0, r8, lsl #28
    a58c:	21040000 	mrscs	r0, (UNDEF: 4)
    a590:	0000004c 	andeq	r0, r0, ip, asr #32
    a594:	16d90e0a 	ldrbne	r0, [r9], sl, lsl #28
    a598:	22040000 	andcs	r0, r4, #0
    a59c:	0000004c 	andeq	r0, r0, ip, asr #32
    a5a0:	12950e0c 	addsne	r0, r5, #12, 28	; 0xc0
    a5a4:	23040000 	movwcs	r0, #16384	; 0x4000
    a5a8:	0000004c 	andeq	r0, r0, ip, asr #32
    a5ac:	12410e0e 	subne	r0, r1, #14, 28	; 0xe0
    a5b0:	24040000 	strcs	r0, [r4], #-0
    a5b4:	0000004c 	andeq	r0, r0, ip, asr #32
    a5b8:	75040010 	strvc	r0, [r4, #-16]
    a5bc:	04000018 	streq	r0, [r0], #-24
    a5c0:	0001cf25 	andeq	ip, r1, r5, lsr #30
    a5c4:	040c0d00 	streq	r0, [ip], #-3328	; 0xd00
    a5c8:	0002a028 	andeq	sl, r2, r8, lsr #32
    a5cc:	36a50e00 	strtcc	r0, [r5], r0, lsl #28
    a5d0:	2a040000 	bcs	10a5d8 <__Stack_Size+0x10a1d8>
    a5d4:	0000004c 	andeq	r0, r0, ip, asr #32
    a5d8:	35130e00 	ldrcc	r0, [r3, #-3584]	; 0xe00
    a5dc:	2b040000 	blcs	10a5e4 <__Stack_Size+0x10a1e4>
    a5e0:	0000004c 	andeq	r0, r0, ip, asr #32
    a5e4:	35fe0e02 	ldrbcc	r0, [lr, #3586]!	; 0xe02
    a5e8:	2c040000 	stccs	0, cr0, [r4], {-0}
    a5ec:	0000004c 	andeq	r0, r0, ip, asr #32
    a5f0:	35a20e04 	strcc	r0, [r2, #3588]!	; 0xe04
    a5f4:	2d040000 	stccs	0, cr0, [r4, #-0]
    a5f8:	0000004c 	andeq	r0, r0, ip, asr #32
    a5fc:	35940e06 	ldrcc	r0, [r4, #3590]	; 0xe06
    a600:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
    a604:	0000004c 	andeq	r0, r0, ip, asr #32
    a608:	35200e08 	strcc	r0, [r0, #-3592]!	; 0xe08
    a60c:	2f040000 	svccs	0x00040000
    a610:	0000004c 	andeq	r0, r0, ip, asr #32
    a614:	5404000a 	strpl	r0, [r4], #-10
    a618:	04000035 	streq	r0, [r0], #-53	; 0x35
    a61c:	00024f30 	andeq	r4, r2, r0, lsr pc
    a620:	05140d00 	ldreq	r0, [r4, #-3328]	; 0xd00
    a624:	0002f019 	andeq	pc, r2, r9, lsl r0	; <UNPREDICTABLE>
    a628:	33c80e00 	biccc	r0, r8, #0, 28
    a62c:	1b050000 	blne	14a634 <__Stack_Size+0x14a234>
    a630:	0000003a 	andeq	r0, r0, sl, lsr r0
    a634:	32a70e00 	adccc	r0, r7, #0, 28
    a638:	1c050000 	stcne	0, cr0, [r5], {-0}
    a63c:	0000003a 	andeq	r0, r0, sl, lsr r0
    a640:	34200e04 	strtcc	r0, [r0], #-3588	; 0xe04
    a644:	1d050000 	stcne	0, cr0, [r5, #-0]
    a648:	0000003a 	andeq	r0, r0, sl, lsr r0
    a64c:	33e40e08 	mvncc	r0, #8, 28	; 0x80
    a650:	1e050000 	cdpne	0, 0, cr0, cr5, cr0, {0}
    a654:	0000003a 	andeq	r0, r0, sl, lsr r0
    a658:	33690e0c 	cmncc	r9, #12, 28	; 0xc0
    a65c:	1f050000 	svcne	0x00050000
    a660:	0000003a 	andeq	r0, r0, sl, lsr r0
    a664:	74040010 	strvc	r0, [r4], #-16
    a668:	05000032 	streq	r0, [r0, #-50]	; 0x32
    a66c:	0002ab20 	andeq	sl, r2, r0, lsr #22
    a670:	360d0f00 	strcc	r0, [sp], -r0, lsl #30
    a674:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
    a678:	0800362c 	stmdaeq	r0, {r2, r3, r5, r9, sl, ip, sp}
    a67c:	00000060 	andeq	r0, r0, r0, rrx
    a680:	03979c01 	orrseq	r9, r7, #256	; 0x100
    a684:	d0100000 	andsle	r0, r0, r0
    a688:	01000036 	tsteq	r0, r6, lsr r0
    a68c:	0003973e 	andeq	r9, r3, lr, lsr r7
    a690:	00375e00 	eorseq	r5, r7, r0, lsl #28
    a694:	364e1100 	strbcc	r1, [lr], -r0, lsl #2
    a698:	09120800 	ldmdbeq	r2, {fp}
    a69c:	03390000 	teqeq	r9, #0
    a6a0:	01120000 	tsteq	r2, r0
    a6a4:	12310151 	eorsne	r0, r1, #1073741844	; 0x40000014
    a6a8:	0a035001 	beq	de6b4 <__Stack_Size+0xde2b4>
    a6ac:	11004000 	mrsne	r4, (UNDEF: 0)
    a6b0:	0800365e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9, sl, ip, sp}
    a6b4:	00000929 	andeq	r0, r0, r9, lsr #18
    a6b8:	00000353 	andeq	r0, r0, r3, asr r3
    a6bc:	01510112 	cmpeq	r1, r2, lsl r1
    a6c0:	50011231 	andpl	r1, r1, r1, lsr r2
    a6c4:	10000a03 	andne	r0, r0, r3, lsl #20
    a6c8:	366c1300 	strbtcc	r1, [ip], -r0, lsl #6
    a6cc:	09290800 	stmdbeq	r9!, {fp}
    a6d0:	036d0000 	cmneq	sp, #0
    a6d4:	01120000 	tsteq	r2, r0
    a6d8:	12300151 	eorsne	r0, r0, #1073741844	; 0x40000014
    a6dc:	0a035001 	beq	de6e8 <__Stack_Size+0xde2e8>
    a6e0:	11001000 	mrsne	r1, (UNDEF: 0)
    a6e4:	08003676 	stmdaeq	r0, {r1, r2, r4, r5, r6, r9, sl, ip, sp}
    a6e8:	00000912 	andeq	r0, r0, r2, lsl r9
    a6ec:	00000387 	andeq	r0, r0, r7, lsl #7
    a6f0:	01510112 	cmpeq	r1, r2, lsl r1
    a6f4:	50011231 	andpl	r1, r1, r1, lsr r2
    a6f8:	80000a03 	andhi	r0, r0, r3, lsl #20
    a6fc:	36841400 	strcc	r1, [r4], r0, lsl #8
    a700:	09120800 	ldmdbeq	r2, {fp}
    a704:	01120000 	tsteq	r2, r0
    a708:	00300151 	eorseq	r0, r0, r1, asr r1
    a70c:	c3041500 	movwgt	r1, #17664	; 0x4500
    a710:	0f000001 	svceq	0x00000001
    a714:	00001208 	andeq	r1, r0, r8, lsl #4
    a718:	368c6a01 	strcc	r6, [ip], r1, lsl #20
    a71c:	003e0800 	eorseq	r0, lr, r0, lsl #16
    a720:	9c010000 	stcls	0, cr0, [r1], {-0}
    a724:	000003dc 	ldrdeq	r0, [r0], -ip
    a728:	0036d016 	eorseq	sp, r6, r6, lsl r0
    a72c:	976a0100 	strbls	r0, [sl, -r0, lsl #2]!
    a730:	01000003 	tsteq	r0, r3
    a734:	37141650 			; <UNDEFINED> instruction: 0x37141650
    a738:	6a010000 	bvs	4a740 <__Stack_Size+0x4a340>
    a73c:	000003dc 	ldrdeq	r0, [r0], -ip
    a740:	11175101 	tstne	r7, r1, lsl #2
    a744:	01000023 	tsteq	r0, r3, lsr #32
    a748:	00004c6c 	andeq	r4, r0, ip, ror #24
    a74c:	0037bc00 	eorseq	fp, r7, r0, lsl #24
    a750:	04150000 	ldreq	r0, [r5], #-0
    a754:	00000244 	andeq	r0, r0, r4, asr #4
    a758:	0035640f 	eorseq	r6, r5, pc, lsl #8
    a75c:	caa40100 	bgt	fe90ab64 <SCS_BASE+0x1e8fcb64>
    a760:	a0080036 	andge	r0, r8, r6, lsr r0
    a764:	01000000 	mrseq	r0, (UNDEF: 0)
    a768:	00047f9c 	muleq	r4, ip, pc	; <UNPREDICTABLE>
    a76c:	36d01000 	ldrbcc	r1, [r0], r0
    a770:	a4010000 	strge	r0, [r1], #-0
    a774:	00000397 	muleq	r0, r7, r3
    a778:	0000384c 	andeq	r3, r0, ip, asr #16
    a77c:	00354510 	eorseq	r4, r5, r0, lsl r5
    a780:	7fa40100 	svcvc	0x00a40100
    a784:	80000004 	andhi	r0, r0, r4
    a788:	17000038 	smladxne	r0, r8, r0, r0
    a78c:	00002311 	andeq	r2, r0, r1, lsl r3
    a790:	004ca601 	subeq	sl, ip, r1, lsl #12
    a794:	38b40000 	ldmcc	r4!, {}	; <UNPREDICTABLE>
    a798:	7c170000 	ldcvc	0, cr0, [r7], {-0}
    a79c:	01000035 	tsteq	r0, r5, lsr r0
    a7a0:	00004ca6 	andeq	r4, r0, r6, lsr #25
    a7a4:	0038de00 	eorseq	sp, r8, r0, lsl #28
    a7a8:	36e51700 	strbtcc	r1, [r5], r0, lsl #14
    a7ac:	a6010000 	strge	r0, [r1], -r0
    a7b0:	0000004c 	andeq	r0, r0, ip, asr #32
    a7b4:	00003914 	andeq	r3, r0, r4, lsl r9
    a7b8:	00352917 	eorseq	r2, r5, r7, lsl r9
    a7bc:	4ca60100 	stfmis	f0, [r6]
    a7c0:	64000000 	strvs	r0, [r0], #-0
    a7c4:	18000039 	stmdane	r0, {r0, r3, r4, r5}
    a7c8:	00706d74 	rsbseq	r6, r0, r4, ror sp
    a7cc:	003aa701 	eorseq	sl, sl, r1, lsl #14
    a7d0:	398f0000 	stmibcc	pc, {}	; <UNPREDICTABLE>
    a7d4:	d9190000 	ldmdble	r9, {}	; <UNPREDICTABLE>
    a7d8:	01000033 	tsteq	r0, r3, lsr r0
    a7dc:	0002f0a8 	andeq	pc, r2, r8, lsr #1
    a7e0:	54910200 	ldrpl	r0, [r1], #512	; 0x200
    a7e4:	0037001a 	eorseq	r0, r7, sl, lsl r0
    a7e8:	00094008 	andeq	r4, r9, r8
    a7ec:	50011200 	andpl	r1, r1, r0, lsl #4
    a7f0:	00549102 	subseq	r9, r4, r2, lsl #2
    a7f4:	a0041500 	andge	r1, r4, r0, lsl #10
    a7f8:	02000002 	andeq	r0, r0, #2
    a7fc:	06280704 	strteq	r0, [r8], -r4, lsl #14
    a800:	7c1b0000 	ldcvc	0, cr0, [fp], {-0}
    a804:	01000036 	tsteq	r0, r6, lsr r0
    a808:	376a0108 	strbcc	r0, [sl, -r8, lsl #2]!
    a80c:	00180800 	andseq	r0, r8, r0, lsl #16
    a810:	9c010000 	stcls	0, cr0, [r1], {-0}
    a814:	000004b1 			; <UNDEFINED> instruction: 0x000004b1
    a818:	0037141c 	eorseq	r1, r7, ip, lsl r4
    a81c:	01080100 	mrseq	r0, (UNDEF: 24)
    a820:	000003dc 	ldrdeq	r0, [r0], -ip
    a824:	1b005001 	blne	1e830 <__Stack_Size+0x1e430>
    a828:	0000356d 	andeq	r3, r0, sp, ror #10
    a82c:	82012f01 	andhi	r2, r1, #1, 30
    a830:	12080037 	andne	r0, r8, #55	; 0x37
    a834:	01000000 	mrseq	r0, (UNDEF: 0)
    a838:	0004d69c 	muleq	r4, ip, r6
    a83c:	35451c00 	strbcc	r1, [r5, #-3072]	; 0xc00
    a840:	2f010000 	svccs	0x00010000
    a844:	00047f01 	andeq	r7, r4, r1, lsl #30
    a848:	00500100 	subseq	r0, r0, r0, lsl #2
    a84c:	0015511b 	andseq	r5, r5, fp, lsl r1
    a850:	014e0100 	mrseq	r0, (UNDEF: 94)
    a854:	08003794 	stmdaeq	r0, {r2, r4, r7, r8, r9, sl, ip, sp}
    a858:	00000018 	andeq	r0, r0, r8, lsl r0
    a85c:	05099c01 	streq	r9, [r9, #-3073]	; 0xc01
    a860:	d01c0000 	andsle	r0, ip, r0
    a864:	01000036 	tsteq	r0, r6, lsr r0
    a868:	0397014e 	orrseq	r0, r7, #-2147483629	; 0x80000013
    a86c:	50010000 	andpl	r0, r1, r0
    a870:	0011241c 	andseq	r2, r1, ip, lsl r4
    a874:	014e0100 	mrseq	r0, (UNDEF: 94)
    a878:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    a87c:	1b005101 	blne	1ec88 <__Stack_Size+0x1e888>
    a880:	00003674 	andeq	r3, r0, r4, ror r6
    a884:	ac016901 	stcge	9, cr6, [r1], {1}
    a888:	18080037 	stmdane	r8, {r0, r1, r2, r4, r5}
    a88c:	01000000 	mrseq	r0, (UNDEF: 0)
    a890:	00053c9c 	muleq	r5, ip, ip
    a894:	36d01c00 	ldrbcc	r1, [r0], r0, lsl #24
    a898:	69010000 	stmdbvs	r1, {}	; <UNPREDICTABLE>
    a89c:	00039701 	andeq	r9, r3, r1, lsl #14
    a8a0:	1c500100 	ldfnee	f0, [r0], {-0}
    a8a4:	00001124 	andeq	r1, r0, r4, lsr #2
    a8a8:	bf016901 	svclt	0x00016901
    a8ac:	01000000 	mrseq	r0, (UNDEF: 0)
    a8b0:	831b0051 	tsthi	fp, #81	; 0x51
    a8b4:	01000035 	tsteq	r0, r5, lsr r0
    a8b8:	37c4018c 	strbcc	r0, [r4, ip, lsl #3]
    a8bc:	001e0800 	andseq	r0, lr, r0, lsl #16
    a8c0:	9c010000 	stcls	0, cr0, [r1], {-0}
    a8c4:	000005a1 	andeq	r0, r0, r1, lsr #11
    a8c8:	0036d01c 	eorseq	sp, r6, ip, lsl r0
    a8cc:	018c0100 	orreq	r0, ip, r0, lsl #2
    a8d0:	00000397 	muleq	r0, r7, r3
    a8d4:	d51d5001 	ldrle	r5, [sp, #-1]
    a8d8:	01000035 	tsteq	r0, r5, lsr r0
    a8dc:	005e018c 	subseq	r0, lr, ip, lsl #3
    a8e0:	39ba0000 	ldmibcc	sl!, {}	; <UNPREDICTABLE>
    a8e4:	241d0000 	ldrcs	r0, [sp], #-0
    a8e8:	01000011 	tsteq	r0, r1, lsl r0
    a8ec:	00bf018c 	adcseq	r0, pc, ip, lsl #3
    a8f0:	39db0000 	ldmibcc	fp, {}^	; <UNPREDICTABLE>
    a8f4:	4b1e0000 	blmi	78a8fc <__Stack_Size+0x78a4fc>
    a8f8:	01000042 	tsteq	r0, r2, asr #32
    a8fc:	004c018e 	subeq	r0, ip, lr, lsl #3
    a900:	3a150000 	bcc	54a908 <__Stack_Size+0x54a508>
    a904:	fb1e0000 	blx	78a90e <__Stack_Size+0x78a50e>
    a908:	01000024 	tsteq	r0, r4, lsr #32
    a90c:	004c018e 	subeq	r0, ip, lr, lsl #3
    a910:	3a420000 	bcc	108a918 <__Stack_Size+0x108a518>
    a914:	1b000000 	blne	a91c <__Stack_Size+0xa51c>
    a918:	000034e2 	andeq	r3, r0, r2, ror #9
    a91c:	e201b701 	and	fp, r1, #262144	; 0x40000
    a920:	12080037 	andne	r0, r8, #55	; 0x37
    a924:	01000000 	mrseq	r0, (UNDEF: 0)
    a928:	0005e49c 	muleq	r5, ip, r4
    a92c:	36d01c00 	ldrbcc	r1, [r0], r0, lsl #24
    a930:	b7010000 	strlt	r0, [r1, -r0]
    a934:	00039701 	andeq	r9, r3, r1, lsl #14
    a938:	1d500100 	ldfnee	f0, [r0, #-0]
    a93c:	00003536 	andeq	r3, r0, r6, lsr r5
    a940:	4c01b701 	stcmi	7, cr11, [r1], {1}
    a944:	8a000000 	bhi	a94c <__Stack_Size+0xa54c>
    a948:	1c00003a 	stcne	0, cr0, [r0], {58}	; 0x3a
    a94c:	00001124 	andeq	r1, r0, r4, lsr #2
    a950:	bf01b701 	svclt	0x0001b701
    a954:	01000000 	mrseq	r0, (UNDEF: 0)
    a958:	161b0052 			; <UNDEFINED> instruction: 0x161b0052
    a95c:	01000020 	tsteq	r0, r0, lsr #32
    a960:	37f401d4 	ubfxcc	r0, r4, #3, #21
    a964:	00040800 	andeq	r0, r4, r0, lsl #16
    a968:	9c010000 	stcls	0, cr0, [r1], {-0}
    a96c:	00000617 	andeq	r0, r0, r7, lsl r6
    a970:	0036d01c 	eorseq	sp, r6, ip, lsl r0
    a974:	01d40100 	bicseq	r0, r4, r0, lsl #2
    a978:	00000397 	muleq	r0, r7, r3
    a97c:	551c5001 	ldrpl	r5, [ip, #-1]
    a980:	0100000a 	tsteq	r0, sl
    a984:	004c01d4 	ldrdeq	r0, [ip], #-20	; 0xffffffec
    a988:	51010000 	mrspl	r0, (UNDEF: 1)
    a98c:	213d1f00 	teqcs	sp, r0, lsl #30
    a990:	e6010000 	str	r0, [r1], -r0
    a994:	00004c01 	andeq	r4, r0, r1, lsl #24
    a998:	0037f800 	eorseq	pc, r7, r0, lsl #16
    a99c:	00000608 	andeq	r0, r0, r8, lsl #12
    a9a0:	429c0100 	addsmi	r0, ip, #0, 2
    a9a4:	1d000006 	stcne	0, cr0, [r0, #-24]	; 0xffffffe8
    a9a8:	000036d0 	ldrdeq	r3, [r0], -r0
    a9ac:	9701e601 	strls	lr, [r1, -r1, lsl #12]
    a9b0:	c4000003 	strgt	r0, [r0], #-3
    a9b4:	0000003a 	andeq	r0, r0, sl, lsr r0
    a9b8:	00361c1b 	eorseq	r1, r6, fp, lsl ip
    a9bc:	01fb0100 	mvnseq	r0, r0, lsl #2
    a9c0:	080037fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}
    a9c4:	0000001e 	andeq	r0, r0, lr, lsl r0
    a9c8:	06759c01 	ldrbteq	r9, [r5], -r1, lsl #24
    a9cc:	d01c0000 	andsle	r0, ip, r0
    a9d0:	01000036 	tsteq	r0, r6, lsr r0
    a9d4:	039701fb 	orrseq	r0, r7, #-1073741762	; 0xc000003e
    a9d8:	50010000 	andpl	r0, r1, r0
    a9dc:	00364e1c 	eorseq	r4, r6, ip, lsl lr
    a9e0:	01fb0100 	mvnseq	r0, r0, lsl #2
    a9e4:	0000004c 	andeq	r0, r0, ip, asr #32
    a9e8:	1b005101 	blne	1edf4 <__Stack_Size+0x1e9f4>
    a9ec:	000036d5 	ldrdeq	r3, [r0], -r5
    a9f0:	1c021601 	stcne	6, cr1, [r2], {1}
    a9f4:	18080038 	stmdane	r8, {r3, r4, r5}
    a9f8:	01000000 	mrseq	r0, (UNDEF: 0)
    a9fc:	0006a89c 	muleq	r6, ip, r8
    aa00:	36d01c00 	ldrbcc	r1, [r0], r0, lsl #24
    aa04:	16010000 	strne	r0, [r1], -r0
    aa08:	00039702 	andeq	r9, r3, r2, lsl #14
    aa0c:	1c500100 	ldfnee	f0, [r0], {-0}
    aa10:	00001124 	andeq	r1, r0, r4, lsr #2
    aa14:	bf021601 	svclt	0x00021601
    aa18:	01000000 	mrseq	r0, (UNDEF: 0)
    aa1c:	eb1b0051 	bl	6cab68 <__Stack_Size+0x6ca768>
    aa20:	01000035 	tsteq	r0, r5, lsr r0
    aa24:	38340233 	ldmdacc	r4!, {r0, r1, r4, r5, r9}
    aa28:	00160800 	andseq	r0, r6, r0, lsl #16
    aa2c:	9c010000 	stcls	0, cr0, [r1], {-0}
    aa30:	000006dd 	ldrdeq	r0, [r0], -sp
    aa34:	0036d01c 	eorseq	sp, r6, ip, lsl r0
    aa38:	02330100 	eorseq	r0, r3, #0, 2
    aa3c:	00000397 	muleq	r0, r7, r3
    aa40:	601d5001 	andsvs	r5, sp, r1
    aa44:	0100001a 	tsteq	r0, sl, lsl r0
    aa48:	004c0233 	subeq	r0, ip, r3, lsr r2
    aa4c:	3ae50000 	bcc	ff94aa54 <SCS_BASE+0x1f93ca54>
    aa50:	1b000000 	blne	aa58 <__Stack_Size+0xa658>
    aa54:	000036ec 	andeq	r3, r0, ip, ror #13
    aa58:	4a024601 	bmi	9c264 <__Stack_Size+0x9be64>
    aa5c:	0c080038 	stceq	0, cr0, [r8], {56}	; 0x38
    aa60:	01000000 	mrseq	r0, (UNDEF: 0)
    aa64:	0007029c 	muleq	r7, ip, r2
    aa68:	36d01c00 	ldrbcc	r1, [r0], r0, lsl #24
    aa6c:	46010000 	strmi	r0, [r1], -r0
    aa70:	00039702 	andeq	r9, r3, r2, lsl #14
    aa74:	00500100 	subseq	r0, r0, r0, lsl #2
    aa78:	0036fc1b 	eorseq	pc, r6, fp, lsl ip	; <UNPREDICTABLE>
    aa7c:	02590100 	subseq	r0, r9, #0, 2
    aa80:	08003856 	stmdaeq	r0, {r1, r2, r4, r6, fp, ip, sp}
    aa84:	00000018 	andeq	r0, r0, r8, lsl r0
    aa88:	07359c01 	ldreq	r9, [r5, -r1, lsl #24]!
    aa8c:	d01c0000 	andsle	r0, ip, r0
    aa90:	01000036 	tsteq	r0, r6, lsr r0
    aa94:	03970259 	orrseq	r0, r7, #-1879048187	; 0x90000005
    aa98:	50010000 	andpl	r0, r1, r0
    aa9c:	0011241c 	andseq	r2, r1, ip, lsl r4
    aaa0:	02590100 	subseq	r0, r9, #0, 2
    aaa4:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    aaa8:	1f005101 	svcne	0x00005101
    aaac:	000035e0 	andeq	r3, r0, r0, ror #11
    aab0:	4c027701 	stcmi	7, cr7, [r2], {1}
    aab4:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
    aab8:	0c080038 	stceq	0, cr0, [r8], {56}	; 0x38
    aabc:	01000000 	mrseq	r0, (UNDEF: 0)
    aac0:	00077e9c 	muleq	r7, ip, lr
    aac4:	36d01d00 	ldrbcc	r1, [r0], r0, lsl #26
    aac8:	77010000 	strvc	r0, [r1, -r0]
    aacc:	00039702 	andeq	r9, r3, r2, lsl #14
    aad0:	003b0600 	eorseq	r0, fp, r0, lsl #12
    aad4:	35b11c00 	ldrcc	r1, [r1, #3072]!	; 0xc00
    aad8:	77010000 	strvc	r0, [r1, -r0]
    aadc:	00005e02 	andeq	r5, r0, r2, lsl #28
    aae0:	1e510100 	rdfnes	f0, f1, f0
    aae4:	0000370d 	andeq	r3, r0, sp, lsl #14
    aae8:	4c027901 	stcmi	9, cr7, [r2], {1}
    aaec:	27000000 	strcs	r0, [r0, -r0]
    aaf0:	0000003b 	andeq	r0, r0, fp, lsr r0
    aaf4:	0034f11f 	eorseq	pc, r4, pc, lsl r1	; <UNPREDICTABLE>
    aaf8:	02950100 	addseq	r0, r5, #0, 2
    aafc:	0000004c 	andeq	r0, r0, ip, asr #32
    ab00:	0800387a 	stmdaeq	r0, {r1, r3, r4, r5, r6, fp, ip, sp}
    ab04:	00000006 	andeq	r0, r0, r6
    ab08:	07a99c01 	streq	r9, [r9, r1, lsl #24]!
    ab0c:	d01d0000 	andsle	r0, sp, r0
    ab10:	01000036 	tsteq	r0, r6, lsr r0
    ab14:	03970295 	orrseq	r0, r7, #1342177289	; 0x50000009
    ab18:	3b460000 	blcc	118ab20 <__Stack_Size+0x118a720>
    ab1c:	1b000000 	blne	ab24 <__Stack_Size+0xa724>
    ab20:	000035b9 			; <UNDEFINED> instruction: 0x000035b9
    ab24:	8002ab01 	andhi	sl, r2, r1, lsl #22
    ab28:	1c080038 	stcne	0, cr0, [r8], {56}	; 0x38
    ab2c:	01000000 	mrseq	r0, (UNDEF: 0)
    ab30:	0007dc9c 	muleq	r7, ip, ip
    ab34:	36d01c00 	ldrbcc	r1, [r0], r0, lsl #24
    ab38:	ab010000 	blge	4ab40 <__Stack_Size+0x4a740>
    ab3c:	00039702 	andeq	r9, r3, r2, lsl #14
    ab40:	1c500100 	ldfnee	f0, [r0], {-0}
    ab44:	00001387 	andeq	r1, r0, r7, lsl #7
    ab48:	4c02ab01 	stcmi	11, cr10, [r2], {1}
    ab4c:	01000000 	mrseq	r0, (UNDEF: 0)
    ab50:	761f0051 			; <UNDEFINED> instruction: 0x761f0051
    ab54:	01000021 	tsteq	r0, r1, lsr #32
    ab58:	009402d0 			; <UNDEFINED> instruction: 0x009402d0
    ab5c:	389c0000 	ldmcc	ip, {}	; <UNPREDICTABLE>
    ab60:	000c0800 	andeq	r0, ip, r0, lsl #16
    ab64:	9c010000 	stcls	0, cr0, [r1], {-0}
    ab68:	00000825 	andeq	r0, r0, r5, lsr #16
    ab6c:	0036d01d 	eorseq	sp, r6, sp, lsl r0
    ab70:	02d00100 	sbcseq	r0, r0, #0, 2
    ab74:	00000397 	muleq	r0, r7, r3
    ab78:	00003b67 	andeq	r3, r0, r7, ror #22
    ab7c:	0035061c 	eorseq	r0, r5, ip, lsl r6
    ab80:	02d00100 	sbcseq	r0, r0, #0, 2
    ab84:	0000004c 	andeq	r0, r0, ip, asr #32
    ab88:	1c1e5101 	ldfnes	f5, [lr], {1}
    ab8c:	01000024 	tsteq	r0, r4, lsr #32
    ab90:	009402d2 			; <UNDEFINED> instruction: 0x009402d2
    ab94:	3b880000 	blcc	fe20ab9c <SCS_BASE+0x1e1fcb9c>
    ab98:	1b000000 	blne	aba0 <__Stack_Size+0xa7a0>
    ab9c:	00003662 	andeq	r3, r0, r2, ror #12
    aba0:	a802fd01 	stmdage	r2, {r0, r8, sl, fp, ip, sp, lr, pc}
    aba4:	08080038 	stmdaeq	r8, {r3, r4, r5}
    aba8:	01000000 	mrseq	r0, (UNDEF: 0)
    abac:	00085a9c 	muleq	r8, ip, sl
    abb0:	36d01c00 	ldrbcc	r1, [r0], r0, lsl #24
    abb4:	fd010000 	stc2	0, cr0, [r1, #-0]
    abb8:	00039702 	andeq	r9, r3, r2, lsl #14
    abbc:	1d500100 	ldfnee	f0, [r0, #-0]
    abc0:	00003506 	andeq	r3, r0, r6, lsl #10
    abc4:	4c02fd01 	stcmi	13, cr15, [r2], {1}
    abc8:	b0000000 	andlt	r0, r0, r0
    abcc:	0000003b 	andeq	r0, r0, fp, lsr r0
    abd0:	00363a1f 	eorseq	r3, r6, pc, lsl sl
    abd4:	03180100 	tsteq	r8, #0, 2
    abd8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    abdc:	080038b0 	stmdaeq	r0, {r4, r5, r7, fp, ip, sp}
    abe0:	00000026 	andeq	r0, r0, r6, lsr #32
    abe4:	08d19c01 	ldmeq	r1, {r0, sl, fp, ip, pc}^
    abe8:	d01d0000 	andsle	r0, sp, r0
    abec:	01000036 	tsteq	r0, r6, lsr r0
    abf0:	03970318 	orrseq	r0, r7, #24, 6	; 0x60000000
    abf4:	3bd10000 	blcc	ff44abfc <SCS_BASE+0x1f43cbfc>
    abf8:	d51d0000 	ldrle	r0, [sp, #-0]
    abfc:	01000035 	tsteq	r0, r5, lsr r0
    ac00:	005e0318 	subseq	r0, lr, r8, lsl r3
    ac04:	3bf20000 	blcc	ffc8ac0c <SCS_BASE+0x1fc7cc0c>
    ac08:	1c1e0000 	ldcne	0, cr0, [lr], {-0}
    ac0c:	01000024 	tsteq	r0, r4, lsr #32
    ac10:	009f031a 	addseq	r0, pc, sl, lsl r3	; <UNPREDICTABLE>
    ac14:	3c130000 	ldccc	0, cr0, [r3], {-0}
    ac18:	4b200000 	blmi	80ac20 <__Stack_Size+0x80a820>
    ac1c:	01000042 	tsteq	r0, r2, asr #32
    ac20:	004c031b 	subeq	r0, ip, fp, lsl r3
    ac24:	fb1e0000 	blx	78ac2e <__Stack_Size+0x78a82e>
    ac28:	01000024 	tsteq	r0, r4, lsr #32
    ac2c:	004c031b 	subeq	r0, ip, fp, lsl r3
    ac30:	3c320000 	ldccc	0, cr0, [r2], #-0
    ac34:	d71e0000 	ldrle	r0, [lr, -r0]
    ac38:	01000022 	tsteq	r0, r2, lsr #32
    ac3c:	004c031b 	subeq	r0, ip, fp, lsl r3
    ac40:	3c630000 	stclcc	0, cr0, [r3], #-0
    ac44:	1b000000 	blne	ac4c <__Stack_Size+0xa84c>
    ac48:	0000368b 	andeq	r3, r0, fp, lsl #13
    ac4c:	d6035101 	strle	r5, [r3], -r1, lsl #2
    ac50:	10080038 	andne	r0, r8, r8, lsr r0
    ac54:	01000000 	mrseq	r0, (UNDEF: 0)
    ac58:	0009129c 	muleq	r9, ip, r2
    ac5c:	36d01c00 	ldrbcc	r1, [r0], r0, lsl #24
    ac60:	51010000 	mrspl	r0, (UNDEF: 1)
    ac64:	00039703 	andeq	r9, r3, r3, lsl #14
    ac68:	1d500100 	ldfnee	f0, [r0, #-0]
    ac6c:	000035d5 	ldrdeq	r3, [r0], -r5
    ac70:	5e035101 	adfpls	f5, f3, f1
    ac74:	a6000000 	strge	r0, [r0], -r0
    ac78:	2000003c 	andcs	r0, r0, ip, lsr r0
    ac7c:	0000424b 	andeq	r4, r0, fp, asr #4
    ac80:	4c035301 	stcmi	3, cr5, [r3], {1}
    ac84:	00000000 	andeq	r0, r0, r0
    ac88:	0031c321 	eorseq	ip, r1, r1, lsr #6
    ac8c:	01150500 	tsteq	r5, r0, lsl #10
    ac90:	00000929 	andeq	r0, r0, r9, lsr #18
    ac94:	00003a22 	andeq	r3, r0, r2, lsr #20
    ac98:	00bf2200 	adcseq	r2, pc, r0, lsl #4
    ac9c:	21000000 	mrscs	r0, (UNDEF: 0)
    aca0:	000023f5 	strdeq	r2, [r0], -r5
    aca4:	40011405 	andmi	r1, r1, r5, lsl #8
    aca8:	22000009 	andcs	r0, r0, #9
    acac:	0000003a 	andeq	r0, r0, sl, lsr r0
    acb0:	0000bf22 	andeq	fp, r0, r2, lsr #30
    acb4:	41210000 			; <UNDEFINED> instruction: 0x41210000
    acb8:	05000034 	streq	r0, [r0, #-52]	; 0x34
    acbc:	09520110 	ldmdbeq	r2, {r4, r8}^
    acc0:	52220000 	eorpl	r0, r2, #0
    acc4:	00000009 	andeq	r0, r0, r9
    acc8:	02f00415 	rscseq	r0, r0, #352321536	; 0x15000000
    accc:	07000000 	streq	r0, [r0, -r0]
    acd0:	04000002 	streq	r0, [r0], #-2
    acd4:	0028f200 	eoreq	pc, r8, r0, lsl #4
    acd8:	b2010400 	andlt	r0, r1, #0, 8
    acdc:	01000004 	tsteq	r0, r4
    ace0:	0000375f 	andeq	r3, r0, pc, asr r7
    ace4:	00000660 	andeq	r0, r0, r0, ror #12
    ace8:	080038e8 	stmdaeq	r0, {r3, r5, r6, r7, fp, ip, sp}
    acec:	0000008c 	andeq	r0, r0, ip, lsl #1
    acf0:	0000229c 	muleq	r0, ip, r2
    acf4:	c1050402 	tstgt	r5, r2, lsl #8
    acf8:	02000005 	andeq	r0, r0, #5
    acfc:	05920502 	ldreq	r0, [r2, #1282]	; 0x502
    ad00:	01020000 	mrseq	r0, (UNDEF: 2)
    ad04:	0006f806 	andeq	pc, r6, r6, lsl #16
    ad08:	33750300 	cmncc	r5, #0, 6
    ad0c:	27020032 	smladxcs	r2, r2, r0, r0
    ad10:	00000045 	andeq	r0, r0, r5, asr #32
    ad14:	23070402 	movwcs	r0, #29698	; 0x7402
    ad18:	02000006 	andeq	r0, r0, #6
    ad1c:	07da0702 	ldrbeq	r0, [sl, r2, lsl #14]
    ad20:	75030000 	strvc	r0, [r3, #-0]
    ad24:	29020038 	stmdbcs	r2, {r3, r4, r5}
    ad28:	0000005d 	andeq	r0, r0, sp, asr r0
    ad2c:	f6080102 			; <UNDEFINED> instruction: 0xf6080102
    ad30:	04000006 	streq	r0, [r0], #-6
    ad34:	00000a7a 	andeq	r0, r0, sl, ror sl
    ad38:	006f2f02 	rsbeq	r2, pc, r2, lsl #30
    ad3c:	45050000 	strmi	r0, [r5, #-0]
    ad40:	04000000 	streq	r0, [r0], #-0
    ad44:	0000300f 	andeq	r3, r0, pc
    ad48:	007f3302 	rsbseq	r3, pc, r2, lsl #6
    ad4c:	6f060000 	svcvs	0x00060000
    ad50:	07000000 	streq	r0, [r0, -r0]
    ad54:	99390201 	ldmdbls	r9!, {r0, r9}
    ad58:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    ad5c:	00000c33 	andeq	r0, r0, r3, lsr ip
    ad60:	45530900 	ldrbmi	r0, [r3, #-2304]	; 0x900
    ad64:	00010054 	andeq	r0, r1, r4, asr r0
    ad68:	0017d104 	andseq	sp, r7, r4, lsl #2
    ad6c:	84390200 	ldrthi	r0, [r9], #-512	; 0x200
    ad70:	07000000 	streq	r0, [r0, -r0]
    ad74:	b93b0201 	ldmdblt	fp!, {r0, r9}
    ad78:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    ad7c:	00000e12 	andeq	r0, r0, r2, lsl lr
    ad80:	20480800 	subcs	r0, r8, r0, lsl #16
    ad84:	00010000 	andeq	r0, r1, r0
    ad88:	000c3904 	andeq	r3, ip, r4, lsl #18
    ad8c:	a43b0200 	ldrtge	r0, [fp], #-512	; 0x200
    ad90:	02000000 	andeq	r0, r0, #0
    ad94:	061a0704 	ldreq	r0, [sl], -r4, lsl #14
    ad98:	100a0000 	andne	r0, sl, r0
    ad9c:	09020203 	stmdbeq	r2, {r0, r1, r9}
    ada0:	0b000001 	bleq	adac <__Stack_Size+0xa9ac>
    ada4:	00003785 	andeq	r3, r0, r5, lsl #15
    ada8:	64020403 	strvs	r0, [r2], #-1027	; 0x403
    adac:	00000000 	andeq	r0, r0, r0
    adb0:	0037b20b 	eorseq	fp, r7, fp, lsl #4
    adb4:	02050300 	andeq	r0, r5, #0, 6
    adb8:	00000064 	andeq	r0, r0, r4, rrx
    adbc:	41560c04 	cmpmi	r6, r4, lsl #24
    adc0:	0603004c 	streq	r0, [r3], -ip, asr #32
    adc4:	00006402 	andeq	r6, r0, r2, lsl #8
    adc8:	590b0800 	stmdbpl	fp, {fp}
    adcc:	03000037 	movweq	r0, #55	; 0x37
    add0:	00740207 	rsbseq	r0, r4, r7, lsl #4
    add4:	000c0000 	andeq	r0, ip, r0
    add8:	0037b70d 	eorseq	fp, r7, sp, lsl #14
    addc:	02080300 	andeq	r0, r8, #0, 6
    ade0:	000000cb 	andeq	r0, r0, fp, asr #1
    ade4:	00379a0e 	eorseq	r9, r7, lr, lsl #20
    ade8:	e82b0100 	stmda	fp!, {r8}
    adec:	18080038 	stmdane	r8, {r3, r4, r5}
    adf0:	01000000 	mrseq	r0, (UNDEF: 0)
    adf4:	0001389c 	muleq	r1, ip, r8
    adf8:	37c70f00 	strbcc	r0, [r7, r0, lsl #30]
    adfc:	2b010000 	blcs	4ae04 <__Stack_Size+0x4aa04>
    ae00:	0000003a 	andeq	r0, r0, sl, lsr r0
    ae04:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
    ae08:	000012da 	ldrdeq	r1, [r0], -sl
    ae0c:	39004201 	stmdbcc	r0, {r0, r9, lr}
    ae10:	000c0800 	andeq	r0, ip, r0, lsl #16
    ae14:	9c010000 	stcls	0, cr0, [r1], {-0}
    ae18:	0000015b 	andeq	r0, r0, fp, asr r1
    ae1c:	0012e50f 	andseq	lr, r2, pc, lsl #10
    ae20:	3a420100 	bcc	108b228 <__Stack_Size+0x108ae28>
    ae24:	01000000 	mrseq	r0, (UNDEF: 0)
    ae28:	e00e0050 	and	r0, lr, r0, asr r0
    ae2c:	0100001a 	tsteq	r0, sl, lsl r0
    ae30:	00390c55 	eorseq	r0, r9, r5, asr ip
    ae34:	00002808 	andeq	r2, r0, r8, lsl #16
    ae38:	809c0100 	addshi	r0, ip, r0, lsl #2
    ae3c:	10000001 	andne	r0, r0, r1
    ae40:	0000378a 	andeq	r3, r0, sl, lsl #15
    ae44:	003a5501 	eorseq	r5, sl, r1, lsl #10
    ae48:	3cc70000 	stclcc	0, cr0, [r7], {0}
    ae4c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    ae50:	000017b9 			; <UNDEFINED> instruction: 0x000017b9
    ae54:	39347001 	ldmdbcc	r4!, {r0, ip, sp, lr}
    ae58:	00180800 	andseq	r0, r8, r0, lsl #16
    ae5c:	9c010000 	stcls	0, cr0, [r1], {-0}
    ae60:	000001a3 	andeq	r0, r0, r3, lsr #3
    ae64:	0011240f 	andseq	r2, r1, pc, lsl #8
    ae68:	b9700100 	ldmdblt	r0!, {r8}^
    ae6c:	01000000 	mrseq	r0, (UNDEF: 0)
    ae70:	23110050 	tstcs	r1, #80	; 0x50
    ae74:	01000037 	tsteq	r0, r7, lsr r0
    ae78:	00003a86 	andeq	r3, r0, r6, lsl #21
    ae7c:	00394c00 	eorseq	r4, r9, r0, lsl #24
    ae80:	00000c08 	andeq	r0, r0, r8, lsl #24
    ae84:	129c0100 	addsne	r0, ip, #0, 2
    ae88:	00003736 	andeq	r3, r0, r6, lsr r7
    ae8c:	00999601 	addseq	r9, r9, r1, lsl #12
    ae90:	39580000 	ldmdbcc	r8, {}^	; <UNPREDICTABLE>
    ae94:	001c0800 	andseq	r0, ip, r0, lsl #16
    ae98:	9c010000 	stcls	0, cr0, [r1], {-0}
    ae9c:	00374c10 	eorseq	r4, r7, r0, lsl ip
    aea0:	53960100 	orrspl	r0, r6, #0, 2
    aea4:	02000000 	andeq	r0, r0, #0
    aea8:	1300003d 	movwne	r0, #61	; 0x3d
    aeac:	0000332a 	andeq	r3, r0, sl, lsr #6
    aeb0:	003a9801 	eorseq	r9, sl, r1, lsl #16
    aeb4:	3d230000 	stccc	0, cr0, [r3, #-0]
    aeb8:	74140000 	ldrvc	r0, [r4], #-0
    aebc:	0100706d 	tsteq	r0, sp, rrx
    aec0:	00003a98 	muleq	r0, r8, sl
    aec4:	003d4200 	eorseq	r4, sp, r0, lsl #4
    aec8:	241c1300 	ldrcs	r1, [ip], #-768	; 0x300
    aecc:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
    aed0:	00000099 	muleq	r0, r9, r0
    aed4:	00003d6f 	andeq	r3, r0, pc, ror #26
    aed8:	1f3e0000 	svcne	0x003e0000
    aedc:	00040000 	andeq	r0, r4, r0
    aee0:	00002a1a 	andeq	r2, r0, sl, lsl sl
    aee4:	04b20104 	ldrteq	r0, [r2], #260	; 0x104
    aee8:	dd010000 	stcle	0, cr0, [r1, #-0]
    aeec:	6000003a 	andvs	r0, r0, sl, lsr r0
    aef0:	74000006 	strvc	r0, [r0], #-6
    aef4:	44080039 	strmi	r0, [r8], #-57	; 0x39
    aef8:	5100000a 	tstpl	r0, sl
    aefc:	02000023 	andeq	r0, r0, #35	; 0x23
    af00:	05c10504 	strbeq	r0, [r1, #1284]	; 0x504
    af04:	02020000 	andeq	r0, r2, #0
    af08:	00059205 	andeq	r9, r5, r5, lsl #4
    af0c:	06010200 	streq	r0, [r1], -r0, lsl #4
    af10:	000006f8 	strdeq	r0, [r0], -r8
    af14:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    af18:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    af1c:	02000000 	andeq	r0, r0, #0
    af20:	06230704 	strteq	r0, [r3], -r4, lsl #14
    af24:	75030000 	strvc	r0, [r3, #-0]
    af28:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    af2c:	00005728 	andeq	r5, r0, r8, lsr #14
    af30:	07020200 	streq	r0, [r2, -r0, lsl #4]
    af34:	000007da 	ldrdeq	r0, [r0], -sl
    af38:	00387503 	eorseq	r7, r8, r3, lsl #10
    af3c:	00682902 	rsbeq	r2, r8, r2, lsl #18
    af40:	01020000 	mrseq	r0, (UNDEF: 2)
    af44:	0006f608 	andeq	pc, r6, r8, lsl #12
    af48:	0a7a0400 	beq	1e8bf50 <__Stack_Size+0x1e8bb50>
    af4c:	2f020000 	svccs	0x00020000
    af50:	0000007a 	andeq	r0, r0, sl, ror r0
    af54:	00004505 	andeq	r4, r0, r5, lsl #10
    af58:	01ae0400 			; <UNDEFINED> instruction: 0x01ae0400
    af5c:	30020000 	andcc	r0, r2, r0
    af60:	0000008a 	andeq	r0, r0, sl, lsl #1
    af64:	00005705 	andeq	r5, r0, r5, lsl #14
    af68:	02010600 	andeq	r0, r1, #0, 12
    af6c:	0000a439 	andeq	sl, r0, r9, lsr r4
    af70:	0c330700 	ldceq	7, cr0, [r3], #-0
    af74:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    af78:	00544553 	subseq	r4, r4, r3, asr r5
    af7c:	d1040001 	tstle	r4, r1
    af80:	02000017 	andeq	r0, r0, #23
    af84:	00008f39 	andeq	r8, r0, r9, lsr pc
    af88:	324d0400 	subcc	r0, sp, #0, 8
    af8c:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    af90:	0000008f 	andeq	r0, r0, pc, lsl #1
    af94:	3b020106 	blcc	8b3b4 <__Stack_Size+0x8afb4>
    af98:	000000cf 	andeq	r0, r0, pc, asr #1
    af9c:	000e1207 	andeq	r1, lr, r7, lsl #4
    afa0:	48070000 	stmdami	r7, {}	; <UNPREDICTABLE>
    afa4:	01000020 	tsteq	r0, r0, lsr #32
    afa8:	0c390400 	cfldrseq	mvf0, [r9], #-0
    afac:	3b020000 	blcc	8afb4 <__Stack_Size+0x8abb4>
    afb0:	000000ba 	strheq	r0, [r0], -sl
    afb4:	1a070402 	bne	1cbfc4 <__Stack_Size+0x1cbbc4>
    afb8:	09000006 	stmdbeq	r0, {r1, r2}
    afbc:	020b0350 	andeq	r0, fp, #80, 6	; 0x40000001
    afc0:	000002f2 	strdeq	r0, [r0], -r2
    afc4:	3152430a 	cmpcc	r2, sl, lsl #6
    afc8:	020d0300 	andeq	r0, sp, #0, 6
    afcc:	0000007f 	andeq	r0, r0, pc, ror r0
    afd0:	054c0b00 	strbeq	r0, [ip, #-2816]	; 0xb00
    afd4:	0e030000 	cdpeq	0, 0, cr0, cr3, cr0, {0}
    afd8:	00004c02 	andeq	r4, r0, r2, lsl #24
    afdc:	430a0200 	movwmi	r0, #41472	; 0xa200
    afe0:	03003252 	movweq	r3, #594	; 0x252
    afe4:	007f020f 	rsbseq	r0, pc, pc, lsl #4
    afe8:	0b040000 	bleq	10aff0 <__Stack_Size+0x10abf0>
    afec:	00000556 	andeq	r0, r0, r6, asr r5
    aff0:	4c021003 	stcmi	0, cr1, [r2], {3}
    aff4:	06000000 	streq	r0, [r0], -r0
    aff8:	0003170b 	andeq	r1, r3, fp, lsl #14
    affc:	02110300 	andseq	r0, r1, #0, 6
    b000:	0000007f 	andeq	r0, r0, pc, ror r0
    b004:	05600b08 	strbeq	r0, [r0, #-2824]!	; 0xb08
    b008:	12030000 	andne	r0, r3, #0
    b00c:	00004c02 	andeq	r4, r0, r2, lsl #24
    b010:	b20b0a00 	andlt	r0, fp, #0, 20
    b014:	03000002 	movweq	r0, #2
    b018:	007f0213 	rsbseq	r0, pc, r3, lsl r2	; <UNPREDICTABLE>
    b01c:	0b0c0000 	bleq	30b024 <__Stack_Size+0x30ac24>
    b020:	0000056a 	andeq	r0, r0, sl, ror #10
    b024:	4c021403 	cfstrsmi	mvf1, [r2], {3}
    b028:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    b02c:	0052530a 	subseq	r5, r2, sl, lsl #6
    b030:	7f021503 	svcvc	0x00021503
    b034:	10000000 	andne	r0, r0, r0
    b038:	0005740b 	andeq	r7, r5, fp, lsl #8
    b03c:	02160300 	andseq	r0, r6, #0, 6
    b040:	0000004c 	andeq	r0, r0, ip, asr #32
    b044:	47450a12 	smlaldmi	r0, r5, r2, sl
    b048:	17030052 	smlsdne	r3, r2, r0, r0
    b04c:	00007f02 	andeq	r7, r0, r2, lsl #30
    b050:	7e0b1400 	cfcpysvc	mvf1, mvf11
    b054:	03000005 	movweq	r0, #5
    b058:	004c0218 	subeq	r0, ip, r8, lsl r2
    b05c:	0b160000 	bleq	58b064 <__Stack_Size+0x58ac64>
    b060:	000001dd 	ldrdeq	r0, [r0], -sp
    b064:	7f021903 	svcvc	0x00021903
    b068:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    b06c:	0005880b 	andeq	r8, r5, fp, lsl #16
    b070:	021a0300 	andseq	r0, sl, #0, 6
    b074:	0000004c 	andeq	r0, r0, ip, asr #32
    b078:	01e30b1a 	mvneq	r0, sl, lsl fp
    b07c:	1b030000 	blne	cb084 <__Stack_Size+0xcac84>
    b080:	00007f02 	andeq	r7, r0, r2, lsl #30
    b084:	480b1c00 	stmdami	fp, {sl, fp, ip}
    b088:	03000008 	movweq	r0, #8
    b08c:	004c021c 	subeq	r0, ip, ip, lsl r2
    b090:	0b1e0000 	bleq	78b098 <__Stack_Size+0x78ac98>
    b094:	000002c6 	andeq	r0, r0, r6, asr #5
    b098:	7f021d03 	svcvc	0x00021d03
    b09c:	20000000 	andcs	r0, r0, r0
    b0a0:	00059c0b 	andeq	r9, r5, fp, lsl #24
    b0a4:	021e0300 	andseq	r0, lr, #0, 6
    b0a8:	0000004c 	andeq	r0, r0, ip, asr #32
    b0ac:	4e430a22 	vmlami.f32	s1, s6, s5
    b0b0:	1f030054 	svcne	0x00030054
    b0b4:	00007f02 	andeq	r7, r0, r2, lsl #30
    b0b8:	a60b2400 	strge	r2, [fp], -r0, lsl #8
    b0bc:	03000005 	movweq	r0, #5
    b0c0:	004c0220 	subeq	r0, ip, r0, lsr #4
    b0c4:	0a260000 	beq	98b0cc <__Stack_Size+0x98accc>
    b0c8:	00435350 	subeq	r5, r3, r0, asr r3
    b0cc:	7f022103 	svcvc	0x00022103
    b0d0:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    b0d4:	00071d0b 	andeq	r1, r7, fp, lsl #26
    b0d8:	02220300 	eoreq	r0, r2, #0, 6
    b0dc:	0000004c 	andeq	r0, r0, ip, asr #32
    b0e0:	52410a2a 	subpl	r0, r1, #172032	; 0x2a000
    b0e4:	23030052 	movwcs	r0, #12370	; 0x3052
    b0e8:	00007f02 	andeq	r7, r0, r2, lsl #30
    b0ec:	280b2c00 	stmdacs	fp, {sl, fp, sp}
    b0f0:	03000007 	movweq	r0, #7
    b0f4:	004c0224 	subeq	r0, ip, r4, lsr #4
    b0f8:	0a2e0000 	beq	b8b100 <__Stack_Size+0xb8ad00>
    b0fc:	00524352 	subseq	r4, r2, r2, asr r3
    b100:	7f022503 	svcvc	0x00022503
    b104:	30000000 	andcc	r0, r0, r0
    b108:	0007330b 	andeq	r3, r7, fp, lsl #6
    b10c:	02260300 	eoreq	r0, r6, #0, 6
    b110:	0000004c 	andeq	r0, r0, ip, asr #32
    b114:	01c90b32 	biceq	r0, r9, r2, lsr fp
    b118:	27030000 	strcs	r0, [r3, -r0]
    b11c:	00007f02 	andeq	r7, r0, r2, lsl #30
    b120:	3e0b3400 	cfcpyscc	mvf3, mvf11
    b124:	03000007 	movweq	r0, #7
    b128:	004c0228 	subeq	r0, ip, r8, lsr #4
    b12c:	0b360000 	bleq	d8b134 <__Stack_Size+0xd8ad34>
    b130:	000001ce 	andeq	r0, r0, lr, asr #3
    b134:	7f022903 	svcvc	0x00022903
    b138:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    b13c:	0007490b 	andeq	r4, r7, fp, lsl #18
    b140:	022a0300 	eoreq	r0, sl, #0, 6
    b144:	0000004c 	andeq	r0, r0, ip, asr #32
    b148:	01d30b3a 	bicseq	r0, r3, sl, lsr fp
    b14c:	2b030000 	blcs	cb154 <__Stack_Size+0xcad54>
    b150:	00007f02 	andeq	r7, r0, r2, lsl #30
    b154:	540b3c00 	strpl	r3, [fp], #-3072	; 0xc00
    b158:	03000007 	movweq	r0, #7
    b15c:	004c022c 	subeq	r0, ip, ip, lsr #4
    b160:	0b3e0000 	bleq	f8b168 <__Stack_Size+0xf8ad68>
    b164:	000001d8 	ldrdeq	r0, [r0], -r8
    b168:	7f022d03 	svcvc	0x00022d03
    b16c:	40000000 	andmi	r0, r0, r0
    b170:	00075f0b 	andeq	r5, r7, fp, lsl #30
    b174:	022e0300 	eoreq	r0, lr, #0, 6
    b178:	0000004c 	andeq	r0, r0, ip, asr #32
    b17c:	01880b42 	orreq	r0, r8, r2, asr #22
    b180:	2f030000 	svccs	0x00030000
    b184:	00007f02 	andeq	r7, r0, r2, lsl #30
    b188:	6a0b4400 	bvs	2dc190 <__Stack_Size+0x2dbd90>
    b18c:	03000007 	movweq	r0, #7
    b190:	004c0230 	subeq	r0, ip, r0, lsr r2
    b194:	0a460000 	beq	118b19c <__Stack_Size+0x118ad9c>
    b198:	00524344 	subseq	r4, r2, r4, asr #6
    b19c:	7f023103 	svcvc	0x00023103
    b1a0:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    b1a4:	0007750b 	andeq	r7, r7, fp, lsl #10
    b1a8:	02320300 	eorseq	r0, r2, #0, 6
    b1ac:	0000004c 	andeq	r0, r0, ip, asr #32
    b1b0:	05ca0b4a 	strbeq	r0, [sl, #2890]	; 0xb4a
    b1b4:	33030000 	movwcc	r0, #12288	; 0x3000
    b1b8:	00007f02 	andeq	r7, r0, r2, lsl #30
    b1bc:	800b4c00 	andhi	r4, fp, r0, lsl #24
    b1c0:	03000007 	movweq	r0, #7
    b1c4:	004c0234 	subeq	r0, ip, r4, lsr r2
    b1c8:	004e0000 	subeq	r0, lr, r0
    b1cc:	00016f0c 	andeq	r6, r1, ip, lsl #30
    b1d0:	02350300 	eorseq	r0, r5, #0, 6
    b1d4:	000000e1 	andeq	r0, r0, r1, ror #1
    b1d8:	1b040a0d 	blne	10da14 <__Stack_Size+0x10d614>
    b1dc:	00000343 	andeq	r0, r0, r3, asr #6
    b1e0:	00118e0e 	andseq	r8, r1, lr, lsl #28
    b1e4:	4c1d0400 	cfldrsmi	mvf0, [sp], {-0}
    b1e8:	00000000 	andeq	r0, r0, r0
    b1ec:	00159e0e 	andseq	r9, r5, lr, lsl #28
    b1f0:	4c1e0400 	cfldrsmi	mvf0, [lr], {-0}
    b1f4:	02000000 	andeq	r0, r0, #0
    b1f8:	0016ff0e 	andseq	pc, r6, lr, lsl #30
    b1fc:	4c1f0400 	cfldrsmi	mvf0, [pc], {-0}
    b200:	04000000 	streq	r0, [r0], #-0
    b204:	00135a0e 	andseq	r5, r3, lr, lsl #20
    b208:	4c200400 	cfstrsmi	mvf0, [r0], #-0
    b20c:	06000000 	streq	r0, [r0], -r0
    b210:	0014b60e 	andseq	fp, r4, lr, lsl #12
    b214:	5e210400 	cdppl	4, 2, cr0, cr1, cr0, {0}
    b218:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    b21c:	19d70400 	ldmibne	r7, {sl}^
    b220:	22040000 	andcs	r0, r4, #0
    b224:	000002fe 	strdeq	r0, [r0], -lr
    b228:	2504100d 	strcs	r1, [r4, #-13]
    b22c:	000003b7 			; <UNDEFINED> instruction: 0x000003b7
    b230:	0017ee0e 	andseq	lr, r7, lr, lsl #28
    b234:	4c270400 	cfstrsmi	mvf0, [r7], #-0
    b238:	00000000 	andeq	r0, r0, r0
    b23c:	0013950e 	andseq	r9, r3, lr, lsl #10
    b240:	4c280400 	cfstrsmi	mvf0, [r8], #-0
    b244:	02000000 	andeq	r0, r0, #0
    b248:	0018850e 	andseq	r8, r8, lr, lsl #10
    b24c:	4c290400 	cfstrsmi	mvf0, [r9], #-0
    b250:	04000000 	streq	r0, [r0], #-0
    b254:	0013410e 	andseq	r4, r3, lr, lsl #2
    b258:	4c2a0400 	cfstrsmi	mvf0, [sl], #-0
    b25c:	06000000 	streq	r0, [r0], -r0
    b260:	0011c90e 	andseq	ip, r1, lr, lsl #18
    b264:	4c2b0400 	cfstrsmi	mvf0, [fp], #-0
    b268:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    b26c:	0014de0e 	andseq	sp, r4, lr, lsl #28
    b270:	4c2c0400 	cfstrsmi	mvf0, [ip], #-0
    b274:	0a000000 	beq	b27c <__Stack_Size+0xae7c>
    b278:	0012ca0e 	andseq	ip, r2, lr, lsl #20
    b27c:	4c2d0400 	cfstrsmi	mvf0, [sp], #-0
    b280:	0c000000 	stceq	0, cr0, [r0], {-0}
    b284:	00166f0e 	andseq	r6, r6, lr, lsl #30
    b288:	4c2e0400 	cfstrsmi	mvf0, [lr], #-0
    b28c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    b290:	11ad0400 			; <UNDEFINED> instruction: 0x11ad0400
    b294:	2f040000 	svccs	0x00040000
    b298:	0000034e 	andeq	r0, r0, lr, asr #6
    b29c:	32040a0d 	andcc	r0, r4, #53248	; 0xd000
    b2a0:	00000407 	andeq	r0, r0, r7, lsl #8
    b2a4:	003de00e 	eorseq	lr, sp, lr
    b2a8:	4c340400 	cfldrsmi	mvf0, [r4], #-0
    b2ac:	00000000 	andeq	r0, r0, r0
    b2b0:	003ec70e 	eorseq	ip, lr, lr, lsl #14
    b2b4:	4c350400 	cfldrsmi	mvf0, [r5], #-0
    b2b8:	02000000 	andeq	r0, r0, #0
    b2bc:	003e6b0e 	eorseq	r6, lr, lr, lsl #22
    b2c0:	4c360400 	cfldrsmi	mvf0, [r6], #-0
    b2c4:	04000000 	streq	r0, [r0], #-0
    b2c8:	003bc10e 	eorseq	ip, fp, lr, lsl #2
    b2cc:	4c370400 	cfldrsmi	mvf0, [r7], #-0
    b2d0:	06000000 	streq	r0, [r0], -r0
    b2d4:	0040370e 	subeq	r3, r0, lr, lsl #14
    b2d8:	4c380400 	cfldrsmi	mvf0, [r8], #-0
    b2dc:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    b2e0:	389c0400 	ldmcc	ip, {sl}
    b2e4:	39040000 	stmdbcc	r4, {}	; <UNPREDICTABLE>
    b2e8:	000003c2 	andeq	r0, r0, r2, asr #7
    b2ec:	3c040e0d 	stccc	14, cr0, [r4], {13}
    b2f0:	0000046f 	andeq	r0, r0, pc, ror #8
    b2f4:	003eb90e 	eorseq	fp, lr, lr, lsl #18
    b2f8:	4c3e0400 	cfldrsmi	mvf0, [lr], #-0
    b2fc:	00000000 	andeq	r0, r0, r0
    b300:	0039ed0e 	eorseq	lr, r9, lr, lsl #26
    b304:	4c3f0400 	cfldrsmi	mvf0, [pc], #-0	; b30c <__Stack_Size+0xaf0c>
    b308:	02000000 	andeq	r0, r0, #0
    b30c:	003ba30e 	eorseq	sl, fp, lr, lsl #6
    b310:	4c400400 	cfstrdmi	mvd0, [r0], {-0}
    b314:	04000000 	streq	r0, [r0], #-0
    b318:	003f750e 	eorseq	r7, pc, lr, lsl #10
    b31c:	4c410400 	cfstrdmi	mvd0, [r1], {-0}
    b320:	06000000 	streq	r0, [r0], -r0
    b324:	003c8a0e 	eorseq	r8, ip, lr, lsl #20
    b328:	4c420400 	cfstrdmi	mvd0, [r2], {-0}
    b32c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    b330:	003b410e 	eorseq	r4, fp, lr, lsl #2
    b334:	4c430400 	cfstrdmi	mvd0, [r3], {-0}
    b338:	0a000000 	beq	b340 <__Stack_Size+0xaf40>
    b33c:	003f370e 	eorseq	r3, pc, lr, lsl #14
    b340:	4c440400 	cfstrdmi	mvd0, [r4], {-0}
    b344:	0c000000 	stceq	0, cr0, [r0], {-0}
    b348:	3c170400 	cfldrscc	mvf0, [r7], {-0}
    b34c:	45040000 	strmi	r0, [r4, #-0]
    b350:	00000412 	andeq	r0, r0, r2, lsl r4
    b354:	00406c0f 	subeq	r6, r0, pc, lsl #24
    b358:	05180100 	ldreq	r0, [r8, #-256]	; 0x100
    b35c:	0004ac01 	andeq	sl, r4, r1, lsl #24
    b360:	39a51000 	stmibcc	r5!, {ip}
    b364:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    b368:	0004ac05 	andeq	sl, r4, r5, lsl #24
    b36c:	38ae1000 	stmiacc	lr!, {ip}
    b370:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    b374:	00004c05 	andeq	r4, r0, r5, lsl #24
    b378:	398b1100 	stmibcc	fp, {r8, ip}
    b37c:	1a010000 	bne	4b384 <__Stack_Size+0x4af84>
    b380:	00004c05 	andeq	r4, r0, r5, lsl #24
    b384:	04120000 	ldreq	r0, [r2], #-0
    b388:	000002f2 	strdeq	r0, [r0], -r2
    b38c:	003a2613 	eorseq	r2, sl, r3, lsl r6
    b390:	0bed0100 	bleq	ffb4b798 <SCS_BASE+0x1fb3d798>
    b394:	08003974 	stmdaeq	r0, {r2, r4, r5, r6, r8, fp, ip, sp}
    b398:	00000032 	andeq	r0, r0, r2, lsr r0
    b39c:	05279c01 	streq	r9, [r7, #-3073]!	; 0xc01
    b3a0:	a5140000 	ldrge	r0, [r4, #-0]
    b3a4:	01000039 	tsteq	r0, r9, lsr r0
    b3a8:	04ac0bed 	strteq	r0, [ip], #3053	; 0xbed
    b3ac:	50010000 	andpl	r0, r1, r0
    b3b0:	003ec715 	eorseq	ip, lr, r5, lsl r7
    b3b4:	0bed0100 	bleq	ffb4b7bc <SCS_BASE+0x1fb3d7bc>
    b3b8:	0000004c 	andeq	r0, r0, ip, asr #32
    b3bc:	00003dae 	andeq	r3, r0, lr, lsr #27
    b3c0:	003e6b15 	eorseq	r6, lr, r5, lsl fp
    b3c4:	0bed0100 	bleq	ffb4b7cc <SCS_BASE+0x1fb3d7cc>
    b3c8:	0000004c 	andeq	r0, r0, ip, asr #32
    b3cc:	00003dcf 	andeq	r3, r0, pc, asr #27
    b3d0:	00403715 	subeq	r3, r0, r5, lsl r7
    b3d4:	0bee0100 	bleq	ffb8b7dc <SCS_BASE+0x1fb7d7dc>
    b3d8:	0000004c 	andeq	r0, r0, ip, asr #32
    b3dc:	00003df0 	strdeq	r3, [r0], -r0
    b3e0:	003dce16 	eorseq	ip, sp, r6, lsl lr
    b3e4:	0bf00100 	bleq	ffc0b7ec <SCS_BASE+0x1fbfd7ec>
    b3e8:	0000004c 	andeq	r0, r0, ip, asr #32
    b3ec:	00003e11 	andeq	r3, r0, r1, lsl lr
    b3f0:	003b1216 	eorseq	r1, fp, r6, lsl r2
    b3f4:	0bf00100 	bleq	ffc0b7fc <SCS_BASE+0x1fbfd7fc>
    b3f8:	0000004c 	andeq	r0, r0, ip, asr #32
    b3fc:	00003e4c 	andeq	r3, r0, ip, asr #28
    b400:	387e1300 	ldmdacc	lr!, {r8, r9, ip}^
    b404:	1b010000 	blne	4b40c <__Stack_Size+0x4b00c>
    b408:	0039a60c 	eorseq	sl, r9, ip, lsl #12
    b40c:	00003a08 	andeq	r3, r0, r8, lsl #20
    b410:	ac9c0100 	ldfges	f0, [ip], {0}
    b414:	14000005 	strne	r0, [r0], #-5
    b418:	000039a5 	andeq	r3, r0, r5, lsr #19
    b41c:	ac0c1b01 	stcge	11, cr1, [ip], {1}
    b420:	01000004 	tsteq	r0, r4
    b424:	3ec71550 	mcrcc	5, 6, r1, cr7, cr0, {2}
    b428:	1b010000 	blne	4b430 <__Stack_Size+0x4b030>
    b42c:	00004c0c 	andeq	r4, r0, ip, lsl #24
    b430:	003e7600 	eorseq	r7, lr, r0, lsl #12
    b434:	3e6b1500 	cdpcc	5, 6, cr1, cr11, cr0, {0}
    b438:	1b010000 	blne	4b440 <__Stack_Size+0x4b040>
    b43c:	00004c0c 	andeq	r4, r0, ip, lsl #24
    b440:	003e9700 	eorseq	r9, lr, r0, lsl #14
    b444:	40371500 	eorsmi	r1, r7, r0, lsl #10
    b448:	1c010000 	stcne	0, cr0, [r1], {-0}
    b44c:	00004c0c 	andeq	r4, r0, ip, lsl #24
    b450:	003eb800 	eorseq	fp, lr, r0, lsl #16
    b454:	3dce1600 	stclcc	6, cr1, [lr]
    b458:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    b45c:	00004c0c 	andeq	r4, r0, ip, lsl #24
    b460:	003ed900 	eorseq	sp, lr, r0, lsl #18
    b464:	3b121600 	blcc	490c6c <__Stack_Size+0x49086c>
    b468:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    b46c:	00004c0c 	andeq	r4, r0, ip, lsl #24
    b470:	003f0300 	eorseq	r0, pc, r0, lsl #6
    b474:	6d741700 	ldclvs	7, cr1, [r4, #-0]
    b478:	1e010070 	mcrne	0, 0, r0, cr1, cr0, {3}
    b47c:	00004c0c 	andeq	r4, r0, ip, lsl #24
    b480:	003f2d00 	eorseq	r2, pc, r0, lsl #26
    b484:	f7180000 			; <UNDEFINED> instruction: 0xf7180000
    b488:	01000018 	tsteq	r0, r8, lsl r0
    b48c:	0039e086 	eorseq	lr, r9, r6, lsl #1
    b490:	0000c808 	andeq	ip, r0, r8, lsl #16
    b494:	b89c0100 	ldmlt	ip, {r8}
    b498:	19000006 	stmdbne	r0, {r1, r2}
    b49c:	000039a5 	andeq	r3, r0, r5, lsr #19
    b4a0:	04ac8601 	strteq	r8, [ip], #1537	; 0x601
    b4a4:	3f600000 	svccc	0x00600000
    b4a8:	081a0000 	ldmdaeq	sl, {}	; <UNPREDICTABLE>
    b4ac:	1708003a 	smladxne	r8, sl, r0, r0
    b4b0:	e800001f 	stmda	r0, {r0, r1, r2, r3, r4}
    b4b4:	1b000005 	blne	b4d0 <__Stack_Size+0xb0d0>
    b4b8:	31015101 	tstcc	r1, r1, lsl #2
    b4bc:	0150011b 	cmpeq	r0, fp, lsl r1
    b4c0:	381a0031 	ldmdacc	sl, {r0, r4, r5}
    b4c4:	2e08003a 	mcrcs	0, 0, r0, cr8, cr10, {1}
    b4c8:	0200001f 	andeq	r0, r0, #31
    b4cc:	1b000006 	blne	b4ec <__Stack_Size+0xb0ec>
    b4d0:	31015101 	tstcc	r1, r1, lsl #2
    b4d4:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    b4d8:	0008000a 	andeq	r0, r8, sl
    b4dc:	003a461a 	eorseq	r4, sl, sl, lsl r6
    b4e0:	001f1708 	andseq	r1, pc, r8, lsl #14
    b4e4:	00061a00 	andeq	r1, r6, r0, lsl #20
    b4e8:	51011b00 	tstpl	r1, r0, lsl #22
    b4ec:	011b3101 	tsteq	fp, r1, lsl #2
    b4f0:	00320150 	eorseq	r0, r2, r0, asr r1
    b4f4:	003a521c 	eorseq	r5, sl, ip, lsl r2
    b4f8:	001f1708 	andseq	r1, pc, r8, lsl #14
    b4fc:	00062d00 	andeq	r2, r6, r0, lsl #26
    b500:	51011b00 	tstpl	r1, r0, lsl #22
    b504:	1a003001 	bne	17510 <__Stack_Size+0x17110>
    b508:	08003a5a 	stmdaeq	r0, {r1, r3, r4, r6, r9, fp, ip, sp}
    b50c:	00001f17 	andeq	r1, r0, r7, lsl pc
    b510:	00000645 	andeq	r0, r0, r5, asr #12
    b514:	0151011b 	cmpeq	r1, fp, lsl r1
    b518:	50011b31 	andpl	r1, r1, r1, lsr fp
    b51c:	1a003401 	bne	18528 <__Stack_Size+0x18128>
    b520:	08003a66 	stmdaeq	r0, {r1, r2, r5, r6, r9, fp, ip, sp}
    b524:	00001f17 	andeq	r1, r0, r7, lsl pc
    b528:	0000065d 	andeq	r0, r0, sp, asr r6
    b52c:	0151011b 	cmpeq	r1, fp, lsl r1
    b530:	50011b31 	andpl	r1, r1, r1, lsr fp
    b534:	1a003801 	bne	19540 <__Stack_Size+0x19140>
    b538:	08003a72 	stmdaeq	r0, {r1, r4, r5, r6, r9, fp, ip, sp}
    b53c:	00001f17 	andeq	r1, r0, r7, lsl pc
    b540:	00000675 	andeq	r0, r0, r5, ror r6
    b544:	0151011b 	cmpeq	r1, fp, lsl r1
    b548:	50011b31 	andpl	r1, r1, r1, lsr fp
    b54c:	1a004001 	bne	1b558 <__Stack_Size+0x1b158>
    b550:	08003a7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r9, fp, ip, sp}
    b554:	00001f17 	andeq	r1, r0, r7, lsl pc
    b558:	0000068e 	andeq	r0, r0, lr, lsl #13
    b55c:	0151011b 	cmpeq	r1, fp, lsl r1
    b560:	50011b31 	andpl	r1, r1, r1, lsr fp
    b564:	00200802 	eoreq	r0, r0, r2, lsl #16
    b568:	003a8c1a 	eorseq	r8, sl, sl, lsl ip
    b56c:	001f2e08 	andseq	r2, pc, r8, lsl #28
    b570:	0006a800 	andeq	sl, r6, r0, lsl #16
    b574:	51011b00 	tstpl	r1, r0, lsl #22
    b578:	011b3101 	tsteq	fp, r1, lsl #2
    b57c:	000a0350 	andeq	r0, sl, r0, asr r3
    b580:	9a1d0020 	bls	74b608 <__Stack_Size+0x74b208>
    b584:	2e08003a 	mcrcs	0, 0, r0, cr8, cr10, {1}
    b588:	1b00001f 	blne	b60c <__Stack_Size+0xb20c>
    b58c:	30015101 	andcc	r5, r1, r1, lsl #2
    b590:	02180000 	andseq	r0, r8, #0
    b594:	01000015 	tsteq	r0, r5, lsl r0
    b598:	003aa8c6 	eorseq	sl, sl, r6, asr #17
    b59c:	00003c08 	andeq	r3, r0, r8, lsl #24
    b5a0:	e89c0100 	ldm	ip, {r8}
    b5a4:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    b5a8:	000039a5 	andeq	r3, r0, r5, lsr #19
    b5ac:	04acc601 	strteq	ip, [ip], #1537	; 0x601
    b5b0:	50010000 	andpl	r0, r1, r0
    b5b4:	003b6b1e 	eorseq	r6, fp, lr, lsl fp
    b5b8:	e8c60100 	stmia	r6, {r8}^
    b5bc:	01000006 	tsteq	r0, r6
    b5c0:	04120051 	ldreq	r0, [r2], #-81	; 0x51
    b5c4:	00000343 	andeq	r0, r0, r3, asr #6
    b5c8:	00394a18 	eorseq	r4, r9, r8, lsl sl
    b5cc:	e4ed0100 	strbt	r0, [sp], #256	; 0x100
    b5d0:	7408003a 	strvc	r0, [r8], #-58	; 0x3a
    b5d4:	01000000 	mrseq	r0, (UNDEF: 0)
    b5d8:	00074b9c 	muleq	r7, ip, fp
    b5dc:	39a51e00 	stmibcc	r5!, {r9, sl, fp, ip}
    b5e0:	ed010000 	stc	0, cr0, [r1, #-0]
    b5e4:	000004ac 	andeq	r0, r0, ip, lsr #9
    b5e8:	4b1e5001 	blmi	79f5f4 <__Stack_Size+0x79f1f4>
    b5ec:	0100003d 	tsteq	r0, sp, lsr r0
    b5f0:	00074bed 	andeq	r4, r7, sp, ror #23
    b5f4:	1f510100 	svcne	0x00510100
    b5f8:	00003b91 	muleq	r0, r1, fp
    b5fc:	004cef01 	subeq	lr, ip, r1, lsl #30
    b600:	403b0000 	eorsmi	r0, fp, r0
    b604:	121f0000 	andsne	r0, pc, #0
    b608:	0100003b 	tsteq	r0, fp, lsr r0
    b60c:	00004cef 	andeq	r4, r0, pc, ror #25
    b610:	00405a00 	subeq	r5, r0, r0, lsl #20
    b614:	400a1f00 	andmi	r1, sl, r0, lsl #30
    b618:	ef010000 	svc	0x00010000
    b61c:	0000004c 	andeq	r0, r0, ip, asr #32
    b620:	00004084 	andeq	r4, r0, r4, lsl #1
    b624:	b7041200 	strlt	r1, [r4, -r0, lsl #4]
    b628:	20000003 	andcs	r0, r0, r3
    b62c:	00003a02 	andeq	r3, r0, r2, lsl #20
    b630:	58014801 	stmdapl	r1, {r0, fp, lr}
    b634:	8808003b 	stmdahi	r8, {r0, r1, r3, r4, r5}
    b638:	01000000 	mrseq	r0, (UNDEF: 0)
    b63c:	0007b49c 	muleq	r7, ip, r4
    b640:	39a51400 	stmibcc	r5!, {sl, ip}
    b644:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    b648:	0004ac01 	andeq	sl, r4, r1, lsl #24
    b64c:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    b650:	00003d4b 	andeq	r3, r0, fp, asr #26
    b654:	4b014801 	blmi	5d660 <__Stack_Size+0x5d260>
    b658:	01000007 	tsteq	r0, r7
    b65c:	3b911651 	blcc	fe450fa8 <SCS_BASE+0x1e442fa8>
    b660:	4a010000 	bmi	4b668 <__Stack_Size+0x4b268>
    b664:	00004c01 	andeq	r4, r0, r1, lsl #24
    b668:	0040c000 	subeq	ip, r0, r0
    b66c:	3b121600 	blcc	490e74 <__Stack_Size+0x490a74>
    b670:	4a010000 	bmi	4b678 <__Stack_Size+0x4b278>
    b674:	00004c01 	andeq	r4, r0, r1, lsl #24
    b678:	0040df00 	subeq	sp, r0, r0, lsl #30
    b67c:	400a1600 	andmi	r1, sl, r0, lsl #12
    b680:	4a010000 	bmi	4b688 <__Stack_Size+0x4b288>
    b684:	00004c01 	andeq	r4, r0, r1, lsl #24
    b688:	00414000 	subeq	r4, r1, r0
    b68c:	82200000 	eorhi	r0, r0, #0
    b690:	0100003a 	tsteq	r0, sl, lsr r0
    b694:	3be001a4 	blcc	ff80bd2c <SCS_BASE+0x1f7fdd2c>
    b698:	00840800 	addeq	r0, r4, r0, lsl #16
    b69c:	9c010000 	stcls	0, cr0, [r1], {-0}
    b6a0:	00000817 	andeq	r0, r0, r7, lsl r8
    b6a4:	0039a514 	eorseq	sl, r9, r4, lsl r5
    b6a8:	01a40100 			; <UNDEFINED> instruction: 0x01a40100
    b6ac:	000004ac 	andeq	r0, r0, ip, lsr #9
    b6b0:	4b145001 	blmi	51f6bc <__Stack_Size+0x51f2bc>
    b6b4:	0100003d 	tsteq	r0, sp, lsr r0
    b6b8:	074b01a4 	strbeq	r0, [fp, -r4, lsr #3]
    b6bc:	51010000 	mrspl	r0, (UNDEF: 1)
    b6c0:	003b9116 	eorseq	r9, fp, r6, lsl r1
    b6c4:	01a60100 			; <UNDEFINED> instruction: 0x01a60100
    b6c8:	0000004c 	andeq	r0, r0, ip, asr #32
    b6cc:	00004175 	andeq	r4, r0, r5, ror r1
    b6d0:	003b1216 	eorseq	r1, fp, r6, lsl r2
    b6d4:	01a60100 			; <UNDEFINED> instruction: 0x01a60100
    b6d8:	0000004c 	andeq	r0, r0, ip, asr #32
    b6dc:	00004194 	muleq	r0, r4, r1
    b6e0:	00400a16 	subeq	r0, r0, r6, lsl sl
    b6e4:	01a60100 			; <UNDEFINED> instruction: 0x01a60100
    b6e8:	0000004c 	andeq	r0, r0, ip, asr #32
    b6ec:	000041f5 	strdeq	r4, [r0], -r5
    b6f0:	15fa2000 	ldrbne	r2, [sl, #0]!
    b6f4:	00010000 	andeq	r0, r1, r0
    b6f8:	003c6402 	eorseq	r6, ip, r2, lsl #8
    b6fc:	00006808 	andeq	r6, r0, r8, lsl #16
    b700:	7c9c0100 	ldfvcs	f0, [ip], {0}
    b704:	14000008 	strne	r0, [r0], #-8
    b708:	000039a5 	andeq	r3, r0, r5, lsr #19
    b70c:	ac020001 	stcge	0, cr0, [r2], {1}
    b710:	01000004 	tsteq	r0, r4
    b714:	3d4b1550 	cfstr64cc	mvdx1, [fp, #-320]	; 0xfffffec0
    b718:	00010000 	andeq	r0, r1, r0
    b71c:	00074b02 	andeq	r4, r7, r2, lsl #22
    b720:	00422a00 	subeq	r2, r2, r0, lsl #20
    b724:	3b911600 	blcc	fe450f2c <SCS_BASE+0x1e442f2c>
    b728:	02010000 	andeq	r0, r1, #0
    b72c:	00004c02 	andeq	r4, r0, r2, lsl #24
    b730:	00424b00 	subeq	r4, r2, r0, lsl #22
    b734:	3b121600 	blcc	490f3c <__Stack_Size+0x490b3c>
    b738:	02010000 	andeq	r0, r1, #0
    b73c:	00004c02 	andeq	r4, r0, r2, lsl #24
    b740:	00426a00 	subeq	r6, r2, r0, lsl #20
    b744:	400a1600 	andmi	r1, sl, r0, lsl #12
    b748:	02010000 	andeq	r0, r1, #0
    b74c:	00004c02 	andeq	r4, r0, r2, lsl #24
    b750:	00429400 	subeq	r9, r2, r0, lsl #8
    b754:	e9200000 	stmdb	r0!, {}	; <UNPREDICTABLE>
    b758:	0100003e 	tsteq	r0, lr, lsr r0
    b75c:	3ccc02d1 	sfmcc	f0, 2, [ip], {209}	; 0xd1
    b760:	00220800 	eoreq	r0, r2, r0, lsl #16
    b764:	9c010000 	stcls	0, cr0, [r1], {-0}
    b768:	000008af 	andeq	r0, r0, pc, lsr #17
    b76c:	0039a514 	eorseq	sl, r9, r4, lsl r5
    b770:	02d10100 	sbcseq	r0, r1, #0, 2
    b774:	000004ac 	andeq	r0, r0, ip, lsr #9
    b778:	ff145001 			; <UNDEFINED> instruction: 0xff145001
    b77c:	0100003a 	tsteq	r0, sl, lsr r0
    b780:	08af02d1 	stmiaeq	pc!, {r0, r4, r6, r7, r9}	; <UNPREDICTABLE>
    b784:	51010000 	mrspl	r0, (UNDEF: 1)
    b788:	6f041200 	svcvs	0x00041200
    b78c:	20000004 	andcs	r0, r0, r4
    b790:	000018aa 	andeq	r1, r0, sl, lsr #17
    b794:	ee02ee01 	cdp	14, 0, cr14, cr2, cr1, {0}
    b798:	1208003c 	andne	r0, r8, #60	; 0x3c
    b79c:	01000000 	mrseq	r0, (UNDEF: 0)
    b7a0:	0008da9c 	muleq	r8, ip, sl
    b7a4:	3b6b1400 	blcc	1ad07ac <__Stack_Size+0x1ad03ac>
    b7a8:	ee010000 	cdp	0, 0, cr0, cr1, cr0, {0}
    b7ac:	0006e802 	andeq	lr, r6, r2, lsl #16
    b7b0:	00500100 	subseq	r0, r0, r0, lsl #2
    b7b4:	00119c20 	andseq	r9, r1, r0, lsr #24
    b7b8:	03000100 	movweq	r0, #256	; 0x100
    b7bc:	08003d00 	stmdaeq	r0, {r8, sl, fp, ip, sp}
    b7c0:	00000014 	andeq	r0, r0, r4, lsl r0
    b7c4:	08ff9c01 	ldmeq	pc!, {r0, sl, fp, ip, pc}^	; <UNPREDICTABLE>
    b7c8:	4b140000 	blmi	50b7d0 <__Stack_Size+0x50b3d0>
    b7cc:	0100003d 	tsteq	r0, sp, lsr r0
    b7d0:	074b0300 	strbeq	r0, [fp, -r0, lsl #6]
    b7d4:	50010000 	andpl	r0, r1, r0
    b7d8:	38012000 	stmdacc	r1, {sp}
    b7dc:	15010000 	strne	r0, [r1, #-0]
    b7e0:	003d1403 	eorseq	r1, sp, r3, lsl #8
    b7e4:	00001008 	andeq	r1, r0, r8
    b7e8:	249c0100 	ldrcs	r0, [ip], #256	; 0x100
    b7ec:	14000009 	strne	r0, [r0], #-9
    b7f0:	00003cd6 	ldrdeq	r3, [r0], -r6
    b7f4:	24031501 	strcs	r1, [r3], #-1281	; 0x501
    b7f8:	01000009 	tsteq	r0, r9
    b7fc:	04120050 	ldreq	r0, [r2], #-80	; 0x50
    b800:	00000407 	andeq	r0, r0, r7, lsl #8
    b804:	003faf20 	eorseq	sl, pc, r0, lsr #30
    b808:	03270100 			; <UNDEFINED> instruction: 0x03270100
    b80c:	08003d24 	stmdaeq	r0, {r2, r5, r8, sl, fp, ip, sp}
    b810:	00000012 	andeq	r0, r0, r2, lsl r0
    b814:	094f9c01 	stmdbeq	pc, {r0, sl, fp, ip, pc}^	; <UNPREDICTABLE>
    b818:	ff140000 			; <UNDEFINED> instruction: 0xff140000
    b81c:	0100003a 	tsteq	r0, sl, lsr r0
    b820:	08af0327 	stmiaeq	pc!, {r0, r1, r2, r5, r8, r9}	; <UNPREDICTABLE>
    b824:	50010000 	andpl	r0, r1, r0
    b828:	1a1e2000 	bne	793830 <__Stack_Size+0x793430>
    b82c:	3c010000 	stccc	0, cr0, [r1], {-0}
    b830:	003d3603 	eorseq	r3, sp, r3, lsl #12
    b834:	00001808 	andeq	r1, r0, r8, lsl #16
    b838:	829c0100 	addshi	r0, ip, #0, 2
    b83c:	14000009 	strne	r0, [r0], #-9
    b840:	000039a5 	andeq	r3, r0, r5, lsr #19
    b844:	ac033c01 	stcge	12, cr3, [r3], {1}
    b848:	01000004 	tsteq	r0, r4
    b84c:	11241450 			; <UNDEFINED> instruction: 0x11241450
    b850:	3c010000 	stccc	0, cr0, [r1], {-0}
    b854:	0000cf03 	andeq	ip, r0, r3, lsl #30
    b858:	00510100 	subseq	r0, r1, r0, lsl #2
    b85c:	00185120 	andseq	r5, r8, r0, lsr #2
    b860:	03570100 	cmpeq	r7, #0, 2
    b864:	08003d4e 	stmdaeq	r0, {r1, r2, r3, r6, r8, sl, fp, ip, sp}
    b868:	0000001c 	andeq	r0, r0, ip, lsl r0
    b86c:	09b59c01 	ldmibeq	r5!, {r0, sl, fp, ip, pc}
    b870:	a5140000 	ldrge	r0, [r4, #-0]
    b874:	01000039 	tsteq	r0, r9, lsr r0
    b878:	04ac0357 	strteq	r0, [ip], #855	; 0x357
    b87c:	50010000 	andpl	r0, r1, r0
    b880:	00112414 	andseq	r2, r1, r4, lsl r4
    b884:	03570100 	cmpeq	r7, #0, 2
    b888:	000000cf 	andeq	r0, r0, pc, asr #1
    b88c:	20005101 	andcs	r5, r0, r1, lsl #2
    b890:	00001844 	andeq	r1, r0, r4, asr #16
    b894:	6a037d01 	bvs	eaca0 <__Stack_Size+0xea8a0>
    b898:	1208003d 	andne	r0, r8, #61	; 0x3d
    b89c:	01000000 	mrseq	r0, (UNDEF: 0)
    b8a0:	0009f89c 	muleq	r9, ip, r8
    b8a4:	39a51400 	stmibcc	r5!, {sl, ip}
    b8a8:	7d010000 	stcvc	0, cr0, [r1, #-0]
    b8ac:	0004ac03 	andeq	sl, r4, r3, lsl #24
    b8b0:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    b8b4:	00004011 	andeq	r4, r0, r1, lsl r0
    b8b8:	4c037d01 	stcmi	13, cr7, [r3], {1}
    b8bc:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
    b8c0:	14000042 	strne	r0, [r0], #-66	; 0x42
    b8c4:	00001124 	andeq	r1, r0, r4, lsr #2
    b8c8:	cf037d01 	svcgt	0x00037d01
    b8cc:	01000000 	mrseq	r0, (UNDEF: 0)
    b8d0:	40200052 	eormi	r0, r0, r2, asr r0
    b8d4:	0100003c 	tsteq	r0, ip, lsr r0
    b8d8:	3d7c03a0 	ldclcc	3, cr0, [ip, #-640]!	; 0xfffffd80
    b8dc:	00040800 	andeq	r0, r4, r0, lsl #16
    b8e0:	9c010000 	stcls	0, cr0, [r1], {-0}
    b8e4:	00000a2b 	andeq	r0, r0, fp, lsr #20
    b8e8:	0039a514 	eorseq	sl, r9, r4, lsl r5
    b8ec:	03a00100 	moveq	r0, #0, 2
    b8f0:	000004ac 	andeq	r0, r0, ip, lsr #9
    b8f4:	be145001 	cdplt	0, 1, cr5, cr4, cr1, {0}
    b8f8:	0100003d 	tsteq	r0, sp, lsr r0
    b8fc:	004c03a0 	subeq	r0, ip, r0, lsr #7
    b900:	51010000 	mrspl	r0, (UNDEF: 1)
    b904:	3aba2000 	bcc	fee9390c <SCS_BASE+0x1ee8590c>
    b908:	bf010000 	svclt	0x00010000
    b90c:	003d8003 	eorseq	r8, sp, r3
    b910:	00000808 	andeq	r0, r0, r8, lsl #16
    b914:	6e9c0100 	fmlvse	f0, f4, f0
    b918:	1400000a 	strne	r0, [r0], #-10
    b91c:	000039a5 	andeq	r3, r0, r5, lsr #19
    b920:	ac03bf01 	stcge	15, cr11, [r3], {1}
    b924:	01000004 	tsteq	r0, r4
    b928:	3c0b1450 	cfstrscc	mvf1, [fp], {80}	; 0x50
    b92c:	bf010000 	svclt	0x00010000
    b930:	00004c03 	andeq	r4, r0, r3, lsl #24
    b934:	15510100 	ldrbne	r0, [r1, #-256]	; 0x100
    b938:	00003a61 	andeq	r3, r0, r1, ror #20
    b93c:	4c03bf01 	stcmi	15, cr11, [r3], {1}
    b940:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    b944:	00000042 	andeq	r0, r0, r2, asr #32
    b948:	003f4b20 	eorseq	r4, pc, r0, lsr #22
    b94c:	03dc0100 	bicseq	r0, ip, #0, 2
    b950:	08003d88 	stmdaeq	r0, {r3, r7, r8, sl, fp, ip, sp}
    b954:	00000012 	andeq	r0, r0, r2, lsl r0
    b958:	0ab19c01 	beq	fec72964 <SCS_BASE+0x1ec64964>
    b95c:	a5140000 	ldrge	r0, [r4, #-0]
    b960:	01000039 	tsteq	r0, r9, lsr r0
    b964:	04ac03dc 	strteq	r0, [ip], #988	; 0x3dc
    b968:	50010000 	andpl	r0, r1, r0
    b96c:	00404415 	subeq	r4, r0, r5, lsl r4
    b970:	03dc0100 	bicseq	r0, ip, #0, 2
    b974:	0000004c 	andeq	r0, r0, ip, asr #32
    b978:	00004319 	andeq	r4, r0, r9, lsl r3
    b97c:	00112414 	andseq	r2, r1, r4, lsl r4
    b980:	03dc0100 	bicseq	r0, ip, #0, 2
    b984:	000000cf 	andeq	r0, r0, pc, asr #1
    b988:	20005201 	andcs	r5, r0, r1, lsl #4
    b98c:	00003e23 	andeq	r3, r0, r3, lsr #28
    b990:	9a03f801 	bls	10999c <__Stack_Size+0x10959c>
    b994:	0e08003d 	mcreq	0, 0, r0, cr8, cr13, {1}
    b998:	01000000 	mrseq	r0, (UNDEF: 0)
    b99c:	000ad69c 	muleq	sl, ip, r6
    b9a0:	39a51400 	stmibcc	r5!, {sl, ip}
    b9a4:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    b9a8:	0004ac03 	andeq	sl, r4, r3, lsl #24
    b9ac:	00500100 	subseq	r0, r0, r0, lsl #2
    b9b0:	003a9e20 	eorseq	r9, sl, r0, lsr #28
    b9b4:	040e0100 	streq	r0, [lr], #-256	; 0x100
    b9b8:	08003da8 	stmdaeq	r0, {r3, r5, r7, r8, sl, fp, ip, sp}
    b9bc:	0000001a 	andeq	r0, r0, sl, lsl r0
    b9c0:	0b3f9c01 	bleq	ff29cc <__Stack_Size+0xff25cc>
    b9c4:	a5140000 	ldrge	r0, [r4, #-0]
    b9c8:	01000039 	tsteq	r0, r9, lsr r0
    b9cc:	04ac040e 	strteq	r0, [ip], #1038	; 0x40e
    b9d0:	50010000 	andpl	r0, r1, r0
    b9d4:	0038ae15 	eorseq	sl, r8, r5, lsl lr
    b9d8:	040e0100 	streq	r0, [lr], #-256	; 0x100
    b9dc:	0000004c 	andeq	r0, r0, ip, asr #32
    b9e0:	00004353 	andeq	r4, r0, r3, asr r3
    b9e4:	00047a21 	andeq	r7, r4, r1, lsr #20
    b9e8:	003da800 	eorseq	sl, sp, r0, lsl #16
    b9ec:	00000e08 	andeq	r0, r0, r8, lsl #28
    b9f0:	04150100 	ldreq	r0, [r5], #-256	; 0x100
    b9f4:	00049322 	andeq	r9, r4, r2, lsr #6
    b9f8:	00435300 	subeq	r5, r3, r0, lsl #6
    b9fc:	04872300 	streq	r2, [r7], #768	; 0x300
    ba00:	50010000 	andpl	r0, r1, r0
    ba04:	003da824 	eorseq	sl, sp, r4, lsr #16
    ba08:	00000e08 	andeq	r0, r0, r8, lsl #28
    ba0c:	049f2500 	ldreq	r2, [pc], #1280	; ba14 <__Stack_Size+0xb614>
    ba10:	43740000 	cmnmi	r4, #0
    ba14:	00000000 	andeq	r0, r0, r0
    ba18:	3f082000 	svccc	0x00082000
    ba1c:	2d010000 	stccs	0, cr0, [r1, #-0]
    ba20:	003dc204 	eorseq	ip, sp, r4, lsl #4
    ba24:	00003408 	andeq	r3, r0, r8, lsl #8
    ba28:	ee9c0100 	fmle	f0, f4, f0
    ba2c:	1500000b 	strne	r0, [r0, #-11]
    ba30:	000039a5 	andeq	r3, r0, r5, lsr #19
    ba34:	ac042d01 	stcge	13, cr2, [r4], {1}
    ba38:	a9000004 	stmdbge	r0, {r2}
    ba3c:	15000043 	strne	r0, [r0, #-67]	; 0x43
    ba40:	00003c94 	muleq	r0, r4, ip
    ba44:	4c042d01 	stcmi	13, cr2, [r4], {1}
    ba48:	dd000000 	stcle	0, cr0, [r0, #-0]
    ba4c:	15000043 	strne	r0, [r0, #-67]	; 0x43
    ba50:	00003ec7 	andeq	r3, r0, r7, asr #29
    ba54:	4c042e01 	stcmi	14, cr2, [r4], {1}
    ba58:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
    ba5c:	15000043 	strne	r0, [r0, #-67]	; 0x43
    ba60:	0000403b 	andeq	r4, r0, fp, lsr r0
    ba64:	4c042e01 	stcmi	14, cr2, [r4], {1}
    ba68:	1f000000 	svcne	0x00000000
    ba6c:	26000044 	strcs	r0, [r0], -r4, asr #32
    ba70:	0000047a 	andeq	r0, r0, sl, ror r4
    ba74:	08003ddc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, sl, fp, ip, sp}
    ba78:	0000000e 	andeq	r0, r0, lr
    ba7c:	cb044101 	blgt	11be88 <__Stack_Size+0x11ba88>
    ba80:	2300000b 	movwcs	r0, #11
    ba84:	00000493 	muleq	r0, r3, r4
    ba88:	87235501 	strhi	r5, [r3, -r1, lsl #10]!
    ba8c:	01000004 	tsteq	r0, r4
    ba90:	3ddc2454 	cfldrdcc	mvd2, [ip, #336]	; 0x150
    ba94:	000e0800 	andeq	r0, lr, r0, lsl #16
    ba98:	9f250000 	svcls	0x00250000
    ba9c:	59000004 	stmdbpl	r0, {r2}
    baa0:	00000044 	andeq	r0, r0, r4, asr #32
    baa4:	3dd61a00 	vldrcc	s3, [r6]
    baa8:	05270800 	streq	r0, [r7, #-2048]!	; 0x800
    baac:	0be40000 	bleq	ff90bab4 <SCS_BASE+0x1f8fdab4>
    bab0:	011b0000 	tsteq	fp, r0
    bab4:	1b310152 	blne	c4c004 <__Stack_Size+0xc4bc04>
    bab8:	74025001 	strvc	r5, [r2], #-1
    babc:	dc270000 	stcle	0, cr0, [r7], #-0
    bac0:	b208003d 	andlt	r0, r8, #61	; 0x3d
    bac4:	00000004 	andeq	r0, r0, r4
    bac8:	003d8f20 	eorseq	r8, sp, r0, lsr #30
    bacc:	04b10100 	ldrteq	r0, [r1], #256	; 0x100
    bad0:	08003df6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, sl, fp, ip, sp}
    bad4:	00000014 	andeq	r0, r0, r4, lsl r0
    bad8:	0c519c01 	mrrceq	12, 0, r9, r1, cr1
    badc:	a5140000 	ldrge	r0, [r4, #-0]
    bae0:	01000039 	tsteq	r0, r9, lsr r0
    bae4:	04ac04b1 	strteq	r0, [ip], #1201	; 0x4b1
    bae8:	50010000 	andpl	r0, r1, r0
    baec:	0038c515 	eorseq	ip, r8, r5, lsl r5
    baf0:	04b10100 	ldrteq	r0, [r1], #256	; 0x100
    baf4:	0000004c 	andeq	r0, r0, ip, asr #32
    baf8:	00004483 	andeq	r4, r0, r3, lsl #9
    bafc:	003fe814 	eorseq	lr, pc, r4, lsl r8	; <UNPREDICTABLE>
    bb00:	04b10100 	ldrteq	r0, [r1], #256	; 0x100
    bb04:	0000004c 	andeq	r0, r0, ip, asr #32
    bb08:	5c155201 	lfmpl	f5, 4, [r5], {1}
    bb0c:	0100003d 	tsteq	r0, sp, lsr r0
    bb10:	004c04b2 	strheq	r0, [ip], #-66	; 0xffffffbe
    bb14:	44a40000 	strtmi	r0, [r4], #0
    bb18:	8b160000 	blhi	58bb20 <__Stack_Size+0x58b720>
    bb1c:	01000039 	tsteq	r0, r9, lsr r0
    bb20:	004c04b4 	strheq	r0, [ip], #-68	; 0xffffffbc
    bb24:	44c50000 	strbmi	r0, [r5], #0
    bb28:	20000000 	andcs	r0, r0, r0
    bb2c:	00003e7b 	andeq	r3, r0, fp, ror lr
    bb30:	0a045b01 	beq	12273c <__Stack_Size+0x12233c>
    bb34:	1a08003e 	bne	20bc34 <__Stack_Size+0x20b834>
    bb38:	01000000 	mrseq	r0, (UNDEF: 0)
    bb3c:	000cc89c 	muleq	ip, ip, r8
    bb40:	39a51500 	stmibcc	r5!, {r8, sl, ip}
    bb44:	5b010000 	blpl	4bb4c <__Stack_Size+0x4b74c>
    bb48:	0004ac04 	andeq	sl, r4, r4, lsl #24
    bb4c:	0044f400 	subeq	pc, r4, r0, lsl #8
    bb50:	38c51500 	stmiacc	r5, {r8, sl, ip}^
    bb54:	5b010000 	blpl	4bb5c <__Stack_Size+0x4b75c>
    bb58:	00004c04 	andeq	r4, r0, r4, lsl #24
    bb5c:	00451200 	subeq	r1, r5, r0, lsl #4
    bb60:	3fe81500 	svccc	0x00e81500
    bb64:	5b010000 	blpl	4bb6c <__Stack_Size+0x4b76c>
    bb68:	00004c04 	andeq	r4, r0, r4, lsl #24
    bb6c:	00453300 	subeq	r3, r5, r0, lsl #6
    bb70:	3d5c1500 	cfldr64cc	mvdx1, [ip, #-0]
    bb74:	5c010000 	stcpl	0, cr0, [r1], {-0}
    bb78:	00004c04 	andeq	r4, r0, r4, lsl #24
    bb7c:	00455400 	subeq	r5, r5, r0, lsl #8
    bb80:	398b1600 	stmibcc	fp, {r9, sl, ip}
    bb84:	5e010000 	cdppl	0, 0, cr0, cr1, cr0, {0}
    bb88:	00004c04 	andeq	r4, r0, r4, lsl #24
    bb8c:	00457500 	subeq	r7, r5, r0, lsl #10
    bb90:	3e122800 	cdpcc	8, 1, cr2, cr2, cr0, {0}
    bb94:	0bee0800 	bleq	ffb8db9c <SCS_BASE+0x1fb7fb9c>
    bb98:	011b0000 	tsteq	fp, r0
    bb9c:	00740250 	rsbseq	r0, r4, r0, asr r2
    bba0:	0e200000 	cdpeq	0, 2, cr0, cr0, cr0, {0}
    bba4:	0100003a 	tsteq	r0, sl, lsr r0
    bba8:	3e24048d 	cdpcc	4, 2, cr0, cr4, cr13, {4}
    bbac:	00140800 	andseq	r0, r4, r0, lsl #16
    bbb0:	9c010000 	stcls	0, cr0, [r1], {-0}
    bbb4:	00000d2f 	andeq	r0, r0, pc, lsr #26
    bbb8:	0039a515 	eorseq	sl, r9, r5, lsl r5
    bbbc:	048d0100 	streq	r0, [sp], #256	; 0x100
    bbc0:	000004ac 	andeq	r0, r0, ip, lsr #9
    bbc4:	000045b2 			; <UNDEFINED> instruction: 0x000045b2
    bbc8:	0038c515 	eorseq	ip, r8, r5, lsl r5
    bbcc:	048d0100 	streq	r0, [sp], #256	; 0x100
    bbd0:	0000004c 	andeq	r0, r0, ip, asr #32
    bbd4:	000045d0 	ldrdeq	r4, [r0], -r0
    bbd8:	003fe815 	eorseq	lr, pc, r5, lsl r8	; <UNPREDICTABLE>
    bbdc:	048e0100 	streq	r0, [lr], #256	; 0x100
    bbe0:	0000004c 	andeq	r0, r0, ip, asr #32
    bbe4:	000045f1 	strdeq	r4, [r0], -r1
    bbe8:	003d5c15 	eorseq	r5, sp, r5, lsl ip
    bbec:	048e0100 	streq	r0, [lr], #256	; 0x100
    bbf0:	0000004c 	andeq	r0, r0, ip, asr #32
    bbf4:	00004612 	andeq	r4, r0, r2, lsl r6
    bbf8:	003e2c28 	eorseq	r2, lr, r8, lsr #24
    bbfc:	000bee08 	andeq	lr, fp, r8, lsl #28
    bc00:	50011b00 	andpl	r1, r1, r0, lsl #22
    bc04:	00007402 	andeq	r7, r0, r2, lsl #8
    bc08:	1a832000 	bne	fe0d3c10 <SCS_BASE+0x1e0c5c10>
    bc0c:	d6010000 	strle	r0, [r1], -r0
    bc10:	003e3804 	eorseq	r3, lr, r4, lsl #16
    bc14:	00000608 	andeq	r0, r0, r8, lsl #12
    bc18:	709c0100 	addsvc	r0, ip, r0, lsl #2
    bc1c:	1400000d 	strne	r0, [r0], #-13
    bc20:	000039a5 	andeq	r3, r0, r5, lsr #19
    bc24:	ac04d601 	stcge	6, cr13, [r4], {1}
    bc28:	01000004 	tsteq	r0, r4
    bc2c:	3e451450 	mcrcc	4, 2, r1, cr5, cr0, {2}
    bc30:	d6010000 	strle	r0, [r1], -r0
    bc34:	00004c04 	andeq	r4, r0, r4, lsl #24
    bc38:	14510100 	ldrbne	r0, [r1], #-256	; 0x100
    bc3c:	00003bdd 	ldrdeq	r3, [r0], -sp
    bc40:	4c04d601 	stcmi	6, cr13, [r4], {1}
    bc44:	01000000 	mrseq	r0, (UNDEF: 0)
    bc48:	f2200052 	vqadd.s32	q0, q0, q1
    bc4c:	0100003c 	tsteq	r0, ip, lsr r0
    bc50:	3e3e04f2 	mrccc	4, 1, r0, cr14, cr2, {7}
    bc54:	00100800 	andseq	r0, r0, r0, lsl #16
    bc58:	9c010000 	stcls	0, cr0, [r1], {-0}
    bc5c:	00000db5 			; <UNDEFINED> instruction: 0x00000db5
    bc60:	0039a514 	eorseq	sl, r9, r4, lsl r5
    bc64:	04f20100 	ldrbteq	r0, [r2], #256	; 0x100
    bc68:	000004ac 	andeq	r0, r0, ip, lsr #9
    bc6c:	9e155001 	cdpls	0, 1, cr5, cr5, cr1, {0}
    bc70:	01000015 	tsteq	r0, r5, lsl r0
    bc74:	004c04f2 	strdeq	r0, [ip], #-66	; 0xffffffbe
    bc78:	46330000 	ldrtmi	r0, [r3], -r0
    bc7c:	fb160000 	blx	58bc86 <__Stack_Size+0x58b886>
    bc80:	01000039 	tsteq	r0, r9, lsr r0
    bc84:	004c04f4 	strdeq	r0, [ip], #-68	; 0xffffffbc
    bc88:	46540000 	ldrbmi	r0, [r4], -r0
    bc8c:	29000000 	stmdbcs	r0, {}	; <UNPREDICTABLE>
    bc90:	0000047a 	andeq	r0, r0, sl, ror r4
    bc94:	08003e4e 	stmdaeq	r0, {r1, r2, r3, r6, r9, sl, fp, ip, sp}
    bc98:	00000010 	andeq	r0, r0, r0, lsl r0
    bc9c:	0de29c01 	stcleq	12, cr9, [r2, #4]!
    bca0:	87230000 	strhi	r0, [r3, -r0]!
    bca4:	01000004 	tsteq	r0, r4
    bca8:	04932250 	ldreq	r2, [r3], #592	; 0x250
    bcac:	46890000 	strmi	r0, [r9], r0
    bcb0:	9f250000 	svcls	0x00250000
    bcb4:	aa000004 	bge	bccc <__Stack_Size+0xb8cc>
    bcb8:	00000046 	andeq	r0, r0, r6, asr #32
    bcbc:	003c6620 	eorseq	r6, ip, r0, lsr #12
    bcc0:	05450100 	strbeq	r0, [r5, #-256]	; 0x100
    bcc4:	08003e5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9, sl, fp, ip, sp}
    bcc8:	0000003c 	andeq	r0, r0, ip, lsr r0
    bccc:	0e679c01 	cdpeq	12, 6, cr9, cr7, cr1, {0}
    bcd0:	a5140000 	ldrge	r0, [r4, #-0]
    bcd4:	01000039 	tsteq	r0, r9, lsr r0
    bcd8:	04ac0545 	strteq	r0, [ip], #1349	; 0x545
    bcdc:	50010000 	andpl	r0, r1, r0
    bce0:	003bb115 	eorseq	fp, fp, r5, lsl r1
    bce4:	05450100 	strbeq	r0, [r5, #-256]	; 0x100
    bce8:	0000004c 	andeq	r0, r0, ip, asr #32
    bcec:	000046df 	ldrdeq	r4, [r0], -pc	; <UNPREDICTABLE>
    bcf0:	00396b15 	eorseq	r6, r9, r5, lsl fp
    bcf4:	05460100 	strbeq	r0, [r6, #-256]	; 0x100
    bcf8:	0000004c 	andeq	r0, r0, ip, asr #32
    bcfc:	00004700 	andeq	r4, r0, r0, lsl #14
    bd00:	0039bb15 	eorseq	fp, r9, r5, lsl fp
    bd04:	05460100 	strbeq	r0, [r6, #-256]	; 0x100
    bd08:	0000004c 	andeq	r0, r0, ip, asr #32
    bd0c:	00004721 	andeq	r4, r0, r1, lsr #14
    bd10:	00398b16 	eorseq	r8, r9, r6, lsl fp
    bd14:	05480100 	strbeq	r0, [r8, #-256]	; 0x100
    bd18:	0000004c 	andeq	r0, r0, ip, asr #32
    bd1c:	00004742 	andeq	r4, r0, r2, asr #14
    bd20:	003dce16 	eorseq	ip, sp, r6, lsl lr
    bd24:	05490100 	strbeq	r0, [r9, #-256]	; 0x100
    bd28:	0000004c 	andeq	r0, r0, ip, asr #32
    bd2c:	00004777 	andeq	r4, r0, r7, ror r7
    bd30:	003b1216 	eorseq	r1, fp, r6, lsl r2
    bd34:	054a0100 	strbeq	r0, [sl, #-256]	; 0x100
    bd38:	0000004c 	andeq	r0, r0, ip, asr #32
    bd3c:	000047a1 	andeq	r4, r0, r1, lsr #15
    bd40:	3f562000 	svccc	0x00562000
    bd44:	7f010000 	svcvc	0x00010000
    bd48:	003e9a05 	eorseq	r9, lr, r5, lsl #20
    bd4c:	00001008 	andeq	r1, r0, r8
    bd50:	ac9c0100 	ldfges	f0, [ip], {0}
    bd54:	1400000e 	strne	r0, [r0], #-14
    bd58:	000039a5 	andeq	r3, r0, r5, lsr #19
    bd5c:	ac057f01 	stcge	15, cr7, [r5], {1}
    bd60:	01000004 	tsteq	r0, r4
    bd64:	39aa1550 	stmibcc	sl!, {r4, r6, r8, sl, ip}
    bd68:	7f010000 	svcvc	0x00010000
    bd6c:	00004c05 	andeq	r4, r0, r5, lsl #24
    bd70:	0047cb00 	subeq	ip, r7, r0, lsl #22
    bd74:	3dce1600 	stclcc	6, cr1, [lr]
    bd78:	81010000 	mrshi	r0, (UNDEF: 1)
    bd7c:	00004c05 	andeq	r4, r0, r5, lsl #24
    bd80:	0047ec00 	subeq	lr, r7, r0, lsl #24
    bd84:	03200000 	nopeq	{0}	; <UNPREDICTABLE>
    bd88:	01000039 	tsteq	r0, r9, lsr r0
    bd8c:	3eaa05a1 	cdpcc	5, 10, cr0, cr10, cr1, {5}
    bd90:	00140800 	andseq	r0, r4, r0, lsl #16
    bd94:	9c010000 	stcls	0, cr0, [r1], {-0}
    bd98:	00000ef1 	strdeq	r0, [r0], -r1
    bd9c:	0039a514 	eorseq	sl, r9, r4, lsl r5
    bda0:	05a10100 	streq	r0, [r1, #256]!	; 0x100
    bda4:	000004ac 	andeq	r0, r0, ip, lsr #9
    bda8:	aa155001 	bge	55fdb4 <__Stack_Size+0x55f9b4>
    bdac:	01000039 	tsteq	r0, r9, lsr r0
    bdb0:	004c05a1 	subeq	r0, ip, r1, lsr #11
    bdb4:	48210000 	stmdami	r1!, {}	; <UNPREDICTABLE>
    bdb8:	ce160000 	cdpgt	0, 1, cr0, cr6, cr0, {0}
    bdbc:	0100003d 	tsteq	r0, sp, lsr r0
    bdc0:	004c05a3 	subeq	r0, ip, r3, lsr #11
    bdc4:	48420000 	stmdami	r2, {}^	; <UNPREDICTABLE>
    bdc8:	20000000 	andcs	r0, r0, r0
    bdcc:	00004018 	andeq	r4, r0, r8, lsl r0
    bdd0:	be05c301 	cdplt	3, 0, cr12, cr5, cr1, {0}
    bdd4:	1008003e 	andne	r0, r8, lr, lsr r0
    bdd8:	01000000 	mrseq	r0, (UNDEF: 0)
    bddc:	000f369c 	muleq	pc, ip, r6	; <UNPREDICTABLE>
    bde0:	39a51400 	stmibcc	r5!, {sl, ip}
    bde4:	c3010000 	movwgt	r0, #4096	; 0x1000
    bde8:	0004ac05 	andeq	sl, r4, r5, lsl #24
    bdec:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    bdf0:	000039aa 	andeq	r3, r0, sl, lsr #19
    bdf4:	4c05c301 	stcmi	3, cr12, [r5], {1}
    bdf8:	77000000 	strvc	r0, [r0, -r0]
    bdfc:	16000048 	strne	r0, [r0], -r8, asr #32
    be00:	00003dd7 	ldrdeq	r3, [r0], -r7
    be04:	4c05c501 	cfstr32mi	mvfx12, [r5], {1}
    be08:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    be0c:	00000048 	andeq	r0, r0, r8, asr #32
    be10:	003d2820 	eorseq	r2, sp, r0, lsr #16
    be14:	05e50100 	strbeq	r0, [r5, #256]!	; 0x100
    be18:	08003ece 	stmdaeq	r0, {r1, r2, r3, r6, r7, r9, sl, fp, ip, sp}
    be1c:	00000014 	andeq	r0, r0, r4, lsl r0
    be20:	0f7b9c01 	svceq	0x007b9c01
    be24:	a5140000 	ldrge	r0, [r4, #-0]
    be28:	01000039 	tsteq	r0, r9, lsr r0
    be2c:	04ac05e5 	strteq	r0, [ip], #1509	; 0x5e5
    be30:	50010000 	andpl	r0, r1, r0
    be34:	0039aa15 	eorseq	sl, r9, r5, lsl sl
    be38:	05e50100 	strbeq	r0, [r5, #256]!	; 0x100
    be3c:	0000004c 	andeq	r0, r0, ip, asr #32
    be40:	000048cd 	andeq	r4, r0, sp, asr #17
    be44:	003dd716 	eorseq	sp, sp, r6, lsl r7
    be48:	05e70100 	strbeq	r0, [r7, #256]!	; 0x100
    be4c:	0000004c 	andeq	r0, r0, ip, asr #32
    be50:	000048ee 	andeq	r4, r0, lr, ror #17
    be54:	3ac82000 	bcc	ff213e5c <SCS_BASE+0x1f205e5c>
    be58:	02010000 	andeq	r0, r1, #0
    be5c:	003ee206 	eorseq	lr, lr, r6, lsl #4
    be60:	00001808 	andeq	r1, r0, r8, lsl #16
    be64:	ae9c0100 	fmlgee	f0, f4, f0
    be68:	1400000f 	strne	r0, [r0], #-15
    be6c:	000039a5 	andeq	r3, r0, r5, lsr #19
    be70:	ac060201 	sfmge	f0, 4, [r6], {1}
    be74:	01000004 	tsteq	r0, r4
    be78:	11241450 			; <UNDEFINED> instruction: 0x11241450
    be7c:	02010000 	andeq	r0, r1, #0
    be80:	0000cf06 	andeq	ip, r0, r6, lsl #30
    be84:	00510100 	subseq	r0, r1, r0, lsl #2
    be88:	003dec20 	eorseq	lr, sp, r0, lsr #24
    be8c:	061d0100 	ldreq	r0, [sp], -r0, lsl #2
    be90:	08003efa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp}
    be94:	00000018 	andeq	r0, r0, r8, lsl r0
    be98:	0fe19c01 	svceq	0x00e19c01
    be9c:	a5140000 	ldrge	r0, [r4, #-0]
    bea0:	01000039 	tsteq	r0, r9, lsr r0
    bea4:	04ac061d 	strteq	r0, [ip], #1565	; 0x61d
    bea8:	50010000 	andpl	r0, r1, r0
    beac:	00112414 	andseq	r2, r1, r4, lsl r4
    beb0:	061d0100 	ldreq	r0, [sp], -r0, lsl #2
    beb4:	000000cf 	andeq	r0, r0, pc, asr #1
    beb8:	20005101 	andcs	r5, r0, r1, lsl #2
    bebc:	0000392f 	andeq	r3, r0, pc, lsr #18
    bec0:	12063901 	andne	r3, r6, #16384	; 0x4000
    bec4:	1808003f 	stmdane	r8, {r0, r1, r2, r3, r4, r5}
    bec8:	01000000 	mrseq	r0, (UNDEF: 0)
    becc:	0010149c 	mulseq	r0, ip, r4
    bed0:	39a51400 	stmibcc	r5!, {sl, ip}
    bed4:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    bed8:	0004ac06 	andeq	sl, r4, r6, lsl #24
    bedc:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    bee0:	00001124 	andeq	r1, r0, r4, lsr #2
    bee4:	cf063901 	svcgt	0x00063901
    bee8:	01000000 	mrseq	r0, (UNDEF: 0)
    beec:	fa200051 	blx	80c038 <__Stack_Size+0x80bc38>
    bef0:	0100003d 	tsteq	r0, sp, lsr r0
    bef4:	3f2a0655 	svccc	0x002a0655
    bef8:	00180800 	andseq	r0, r8, r0, lsl #16
    befc:	9c010000 	stcls	0, cr0, [r1], {-0}
    bf00:	00001047 	andeq	r1, r0, r7, asr #32
    bf04:	0039a514 	eorseq	sl, r9, r4, lsl r5
    bf08:	06550100 	ldrbeq	r0, [r5], -r0, lsl #2
    bf0c:	000004ac 	andeq	r0, r0, ip, lsr #9
    bf10:	24145001 	ldrcs	r5, [r4], #-1
    bf14:	01000011 	tsteq	r0, r1, lsl r0
    bf18:	00cf0655 	sbceq	r0, pc, r5, asr r6	; <UNPREDICTABLE>
    bf1c:	51010000 	mrspl	r0, (UNDEF: 1)
    bf20:	39562000 	ldmdbcc	r6, {sp}^
    bf24:	74010000 	strvc	r0, [r1], #-0
    bf28:	003f4206 	eorseq	r4, pc, r6, lsl #4
    bf2c:	00001008 	andeq	r1, r0, r8
    bf30:	8c9c0100 	ldfhis	f0, [ip], {0}
    bf34:	14000010 	strne	r0, [r0], #-16
    bf38:	000039a5 	andeq	r3, r0, r5, lsr #19
    bf3c:	ac067401 	cfstrsge	mvf7, [r6], {1}
    bf40:	01000004 	tsteq	r0, r4
    bf44:	38491550 	stmdacc	r9, {r4, r6, r8, sl, ip}^
    bf48:	74010000 	strvc	r0, [r1], #-0
    bf4c:	00004c06 	andeq	r4, r0, r6, lsl #24
    bf50:	00492300 	subeq	r2, r9, r0, lsl #6
    bf54:	3dce1600 	stclcc	6, cr1, [lr]
    bf58:	76010000 	strvc	r0, [r1], -r0
    bf5c:	00004c06 	andeq	r4, r0, r6, lsl #24
    bf60:	00494400 	subeq	r4, r9, r0, lsl #8
    bf64:	ee200000 	cdp	0, 2, cr0, cr0, cr0, {0}
    bf68:	01000038 	tsteq	r0, r8, lsr r0
    bf6c:	3f520695 	svccc	0x00520695
    bf70:	00140800 	andseq	r0, r4, r0, lsl #16
    bf74:	9c010000 	stcls	0, cr0, [r1], {-0}
    bf78:	000010d1 	ldrdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    bf7c:	0039a514 	eorseq	sl, r9, r4, lsl r5
    bf80:	06950100 	ldreq	r0, [r5], r0, lsl #2
    bf84:	000004ac 	andeq	r0, r0, ip, lsr #9
    bf88:	49155001 	ldmdbmi	r5, {r0, ip, lr}
    bf8c:	01000038 	tsteq	r0, r8, lsr r0
    bf90:	004c0695 	umaaleq	r0, ip, r5, r6
    bf94:	49790000 	ldmdbmi	r9!, {}^	; <UNPREDICTABLE>
    bf98:	ce160000 	cdpgt	0, 1, cr0, cr6, cr0, {0}
    bf9c:	0100003d 	tsteq	r0, sp, lsr r0
    bfa0:	004c0697 	umaaleq	r0, ip, r7, r6
    bfa4:	499a0000 	ldmibmi	sl, {}	; <UNPREDICTABLE>
    bfa8:	20000000 	andcs	r0, r0, r0
    bfac:	00003857 	andeq	r3, r0, r7, asr r8
    bfb0:	6606b601 	strvs	fp, [r6], -r1, lsl #12
    bfb4:	1008003f 	andne	r0, r8, pc, lsr r0
    bfb8:	01000000 	mrseq	r0, (UNDEF: 0)
    bfbc:	0011169c 	mulseq	r1, ip, r6
    bfc0:	39a51400 	stmibcc	r5!, {sl, ip}
    bfc4:	b6010000 	strlt	r0, [r1], -r0
    bfc8:	0004ac06 	andeq	sl, r4, r6, lsl #24
    bfcc:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    bfd0:	00003849 	andeq	r3, r0, r9, asr #16
    bfd4:	4c06b601 	stcmi	6, cr11, [r6], {1}
    bfd8:	cf000000 	svcgt	0x00000000
    bfdc:	16000049 	strne	r0, [r0], -r9, asr #32
    bfe0:	00003dd7 	ldrdeq	r3, [r0], -r7
    bfe4:	4c06b801 	stcmi	8, cr11, [r6], {1}
    bfe8:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    bfec:	00000049 	andeq	r0, r0, r9, asr #32
    bff0:	00117920 	andseq	r7, r1, r0, lsr #18
    bff4:	06d70100 	ldrbeq	r0, [r7], r0, lsl #2
    bff8:	08003f76 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp}
    bffc:	00000014 	andeq	r0, r0, r4, lsl r0
    c000:	115b9c01 	cmpne	fp, r1, lsl #24
    c004:	a5140000 	ldrge	r0, [r4, #-0]
    c008:	01000039 	tsteq	r0, r9, lsr r0
    c00c:	04ac06d7 	strteq	r0, [ip], #1751	; 0x6d7
    c010:	50010000 	andpl	r0, r1, r0
    c014:	00384915 	eorseq	r4, r8, r5, lsl r9
    c018:	06d70100 	ldrbeq	r0, [r7], r0, lsl #2
    c01c:	0000004c 	andeq	r0, r0, ip, asr #32
    c020:	00004a25 	andeq	r4, r0, r5, lsr #20
    c024:	003dd716 	eorseq	sp, sp, r6, lsl r7
    c028:	06d90100 	ldrbeq	r0, [r9], r0, lsl #2
    c02c:	0000004c 	andeq	r0, r0, ip, asr #32
    c030:	00004a46 	andeq	r4, r0, r6, asr #20
    c034:	3d7d2000 	ldclcc	0, cr2, [sp, #-0]
    c038:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    c03c:	003f8a06 	eorseq	r8, pc, r6, lsl #20
    c040:	00001008 	andeq	r1, r0, r8
    c044:	a09c0100 	addsge	r0, ip, r0, lsl #2
    c048:	14000011 	strne	r0, [r0], #-17
    c04c:	000039a5 	andeq	r3, r0, r5, lsr #19
    c050:	ac06f701 	stcge	7, cr15, [r6], {1}
    c054:	01000004 	tsteq	r0, r4
    c058:	38891550 	stmcc	r9, {r4, r6, r8, sl, ip}
    c05c:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    c060:	00004c06 	andeq	r4, r0, r6, lsl #24
    c064:	004a7b00 	subeq	r7, sl, r0, lsl #22
    c068:	3dce1600 	stclcc	6, cr1, [lr]
    c06c:	f9010000 			; <UNDEFINED> instruction: 0xf9010000
    c070:	00004c06 	andeq	r4, r0, r6, lsl #24
    c074:	004a9c00 	subeq	r9, sl, r0, lsl #24
    c078:	2f200000 	svccs	0x00200000
    c07c:	0100003b 	tsteq	r0, fp, lsr r0
    c080:	3f9a0718 	svccc	0x009a0718
    c084:	00140800 	andseq	r0, r4, r0, lsl #16
    c088:	9c010000 	stcls	0, cr0, [r1], {-0}
    c08c:	000011e5 	andeq	r1, r0, r5, ror #3
    c090:	0039a514 	eorseq	sl, r9, r4, lsl r5
    c094:	07180100 	ldreq	r0, [r8, -r0, lsl #2]
    c098:	000004ac 	andeq	r0, r0, ip, lsr #9
    c09c:	89155001 	ldmdbhi	r5, {r0, ip, lr}
    c0a0:	01000038 	tsteq	r0, r8, lsr r0
    c0a4:	004c0718 	subeq	r0, ip, r8, lsl r7
    c0a8:	4ad10000 	bmi	ff44c0b0 <SCS_BASE+0x1f43e0b0>
    c0ac:	ce160000 	cdpgt	0, 1, cr0, cr6, cr0, {0}
    c0b0:	0100003d 	tsteq	r0, sp, lsr r0
    c0b4:	004c071a 	subeq	r0, ip, sl, lsl r7
    c0b8:	4af20000 	bmi	ffc8c0c0 <SCS_BASE+0x1fc7e0c0>
    c0bc:	20000000 	andcs	r0, r0, r0
    c0c0:	00003993 	muleq	r0, r3, r9
    c0c4:	ae073901 	cdpge	9, 0, cr3, cr7, cr1, {0}
    c0c8:	1008003f 	andne	r0, r8, pc, lsr r0
    c0cc:	01000000 	mrseq	r0, (UNDEF: 0)
    c0d0:	00122a9c 	mulseq	r2, ip, sl
    c0d4:	39a51400 	stmibcc	r5!, {sl, ip}
    c0d8:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    c0dc:	0004ac07 	andeq	sl, r4, r7, lsl #24
    c0e0:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    c0e4:	00003889 	andeq	r3, r0, r9, lsl #17
    c0e8:	4c073901 	stcmi	9, cr3, [r7], {1}
    c0ec:	27000000 	strcs	r0, [r0, -r0]
    c0f0:	1600004b 	strne	r0, [r0], -fp, asr #32
    c0f4:	00003dd7 	ldrdeq	r3, [r0], -r7
    c0f8:	4c073b01 	stcmi	11, cr3, [r7], {1}
    c0fc:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    c100:	0000004b 	andeq	r0, r0, fp, asr #32
    c104:	0037d920 	eorseq	sp, r7, r0, lsr #18
    c108:	075a0100 	ldrbeq	r0, [sl, -r0, lsl #2]
    c10c:	08003fbe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp}
    c110:	00000014 	andeq	r0, r0, r4, lsl r0
    c114:	126f9c01 	rsbne	r9, pc, #256	; 0x100
    c118:	a5140000 	ldrge	r0, [r4, #-0]
    c11c:	01000039 	tsteq	r0, r9, lsr r0
    c120:	04ac075a 	strteq	r0, [ip], #1882	; 0x75a
    c124:	50010000 	andpl	r0, r1, r0
    c128:	00388915 	eorseq	r8, r8, r5, lsl r9
    c12c:	075a0100 	ldrbeq	r0, [sl, -r0, lsl #2]
    c130:	0000004c 	andeq	r0, r0, ip, asr #32
    c134:	00004b7d 	andeq	r4, r0, sp, ror fp
    c138:	003dd716 	eorseq	sp, sp, r6, lsl r7
    c13c:	075c0100 	ldrbeq	r0, [ip, -r0, lsl #2]
    c140:	0000004c 	andeq	r0, r0, ip, asr #32
    c144:	00004b9e 	muleq	r0, lr, fp
    c148:	3fc22000 	svccc	0x00c22000
    c14c:	7b010000 	blvc	4c154 <__Stack_Size+0x4bd54>
    c150:	003fd207 	eorseq	sp, pc, r7, lsl #4
    c154:	00001008 	andeq	r1, r0, r8
    c158:	b49c0100 	ldrlt	r0, [ip], #256	; 0x100
    c15c:	14000012 	strne	r0, [r0], #-18
    c160:	000039a5 	andeq	r3, r0, r5, lsr #19
    c164:	ac077b01 	stcge	11, cr7, [r7], {1}
    c168:	01000004 	tsteq	r0, r4
    c16c:	3bd11550 	blcc	ff4516b4 <SCS_BASE+0x1f4436b4>
    c170:	7b010000 	blvc	4c178 <__Stack_Size+0x4bd78>
    c174:	00004c07 	andeq	r4, r0, r7, lsl #24
    c178:	004bd300 	subeq	sp, fp, r0, lsl #6
    c17c:	3dce1600 	stclcc	6, cr1, [lr]
    c180:	7d010000 	stcvc	0, cr0, [r1, #-0]
    c184:	00004c07 	andeq	r4, r0, r7, lsl #24
    c188:	004bf400 	subeq	pc, fp, r0, lsl #8
    c18c:	f8200000 			; <UNDEFINED> instruction: 0xf8200000
    c190:	0100003e 	tsteq	r0, lr, lsr r0
    c194:	3fe2079b 	svccc	0x00e2079b
    c198:	00100800 	andseq	r0, r0, r0, lsl #16
    c19c:	9c010000 	stcls	0, cr0, [r1], {-0}
    c1a0:	000012f9 	strdeq	r1, [r0], -r9
    c1a4:	0039a514 	eorseq	sl, r9, r4, lsl r5
    c1a8:	079b0100 	ldreq	r0, [fp, r0, lsl #2]
    c1ac:	000004ac 	andeq	r0, r0, ip, lsr #9
    c1b0:	d1155001 	tstle	r5, r1
    c1b4:	0100003b 	tsteq	r0, fp, lsr r0
    c1b8:	004c079b 	umaaleq	r0, ip, fp, r7
    c1bc:	4c290000 	stcmi	0, cr0, [r9], #-0
    c1c0:	ce160000 	cdpgt	0, 1, cr0, cr6, cr0, {0}
    c1c4:	0100003d 	tsteq	r0, sp, lsr r0
    c1c8:	004c079d 	umaaleq	r0, ip, sp, r7
    c1cc:	4c4a0000 	marmi	acc0, r0, sl
    c1d0:	20000000 	andcs	r0, r0, r0
    c1d4:	00003d18 	andeq	r3, r0, r8, lsl sp
    c1d8:	f207bb01 	vqdmulh.s<illegal width 8>	d11, d7, d1
    c1dc:	1008003f 	andne	r0, r8, pc, lsr r0
    c1e0:	01000000 	mrseq	r0, (UNDEF: 0)
    c1e4:	00133e9c 	mulseq	r3, ip, lr
    c1e8:	39a51400 	stmibcc	r5!, {sl, ip}
    c1ec:	bb010000 	bllt	4c1f4 <__Stack_Size+0x4bdf4>
    c1f0:	0004ac07 	andeq	sl, r4, r7, lsl #24
    c1f4:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    c1f8:	00003bd1 	ldrdeq	r3, [r0], -r1
    c1fc:	4c07bb01 	stcmi	11, cr11, [r7], {1}
    c200:	74000000 	strvc	r0, [r0], #-0
    c204:	1600004c 	strne	r0, [r0], -ip, asr #32
    c208:	00003dd7 	ldrdeq	r3, [r0], -r7
    c20c:	4c07bd01 	stcmi	13, cr11, [r7], {1}
    c210:	95000000 	strls	r0, [r0, #-0]
    c214:	0000004c 	andeq	r0, r0, ip, asr #32
    c218:	003a8e20 	eorseq	r8, sl, r0, lsr #28
    c21c:	07db0100 	ldrbeq	r0, [fp, r0, lsl #2]
    c220:	08004002 	stmdaeq	r0, {r1, lr}
    c224:	00000010 	andeq	r0, r0, r0, lsl r0
    c228:	13839c01 	orrne	r9, r3, #256	; 0x100
    c22c:	a5140000 	ldrge	r0, [r4, #-0]
    c230:	01000039 	tsteq	r0, r9, lsr r0
    c234:	04ac07db 	strteq	r0, [ip], #2011	; 0x7db
    c238:	50010000 	andpl	r0, r1, r0
    c23c:	003bd115 	eorseq	sp, fp, r5, lsl r1
    c240:	07db0100 	ldrbeq	r0, [fp, r0, lsl #2]
    c244:	0000004c 	andeq	r0, r0, ip, asr #32
    c248:	00004cca 	andeq	r4, r0, sl, asr #25
    c24c:	003dd716 	eorseq	sp, sp, r6, lsl r7
    c250:	07dd0100 	ldrbeq	r0, [sp, r0, lsl #2]
    c254:	0000004c 	andeq	r0, r0, ip, asr #32
    c258:	00004ceb 	andeq	r4, r0, fp, ror #25
    c25c:	37eb2000 	strbcc	r2, [fp, r0]!
    c260:	fb010000 	blx	4c26a <__Stack_Size+0x4be6a>
    c264:	00401207 	subeq	r1, r0, r7, lsl #4
    c268:	00001008 	andeq	r1, r0, r8
    c26c:	c89c0100 	ldmgt	ip, {r8}
    c270:	14000013 	strne	r0, [r0], #-19
    c274:	000039a5 	andeq	r3, r0, r5, lsr #19
    c278:	ac07fb01 	stcge	11, cr15, [r7], {1}
    c27c:	01000004 	tsteq	r0, r4
    c280:	11c91550 	bicne	r1, r9, r0, asr r5
    c284:	fb010000 	blx	4c28e <__Stack_Size+0x4be8e>
    c288:	00004c07 	andeq	r4, r0, r7, lsl #24
    c28c:	004d1500 	subeq	r1, sp, r0, lsl #10
    c290:	3b121600 	blcc	491a98 <__Stack_Size+0x491698>
    c294:	fd010000 	stc2	0, cr0, [r1, #-0]
    c298:	00004c07 	andeq	r4, r0, r7, lsl #24
    c29c:	004d3600 	subeq	r3, sp, r0, lsl #12
    c2a0:	9d200000 	stcls	0, cr0, [r0, #-0]
    c2a4:	0100003d 	tsteq	r0, sp, lsr r0
    c2a8:	40220818 	eormi	r0, r2, r8, lsl r8
    c2ac:	00100800 	andseq	r0, r0, r0, lsl #16
    c2b0:	9c010000 	stcls	0, cr0, [r1], {-0}
    c2b4:	0000140d 	andeq	r1, r0, sp, lsl #8
    c2b8:	0039a514 	eorseq	sl, r9, r4, lsl r5
    c2bc:	08180100 	ldmdaeq	r8, {r8}
    c2c0:	000004ac 	andeq	r0, r0, ip, lsr #9
    c2c4:	de155001 	cdple	0, 1, cr5, cr5, cr1, {0}
    c2c8:	01000014 	tsteq	r0, r4, lsl r0
    c2cc:	004c0818 	subeq	r0, ip, r8, lsl r8
    c2d0:	4d6b0000 	stclmi	0, cr0, [fp, #-0]
    c2d4:	12160000 	andsne	r0, r6, #0
    c2d8:	0100003b 	tsteq	r0, fp, lsr r0
    c2dc:	004c081a 	subeq	r0, ip, sl, lsl r8
    c2e0:	4d8c0000 	stcmi	0, cr0, [ip]
    c2e4:	20000000 	andcs	r0, r0, r0
    c2e8:	00004083 	andeq	r4, r0, r3, lsl #1
    c2ec:	32083601 	andcc	r3, r8, #1048576	; 0x100000
    c2f0:	14080040 	strne	r0, [r8], #-64	; 0x40
    c2f4:	01000000 	mrseq	r0, (UNDEF: 0)
    c2f8:	0014529c 	mulseq	r4, ip, r2
    c2fc:	39a51400 	stmibcc	r5!, {sl, ip}
    c300:	36010000 	strcc	r0, [r1], -r0
    c304:	0004ac08 	andeq	sl, r4, r8, lsl #24
    c308:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    c30c:	000011c9 	andeq	r1, r0, r9, asr #3
    c310:	4c083601 	stcmi	6, cr3, [r8], {1}
    c314:	c1000000 	mrsgt	r0, (UNDEF: 0)
    c318:	1600004d 	strne	r0, [r0], -sp, asr #32
    c31c:	00003b12 	andeq	r3, r0, r2, lsl fp
    c320:	4c083801 	stcmi	8, cr3, [r8], {1}
    c324:	e2000000 	and	r0, r0, #0
    c328:	0000004d 	andeq	r0, r0, sp, asr #32
    c32c:	003f8220 	eorseq	r8, pc, r0, lsr #4
    c330:	08530100 	ldmdaeq	r3, {r8}^
    c334:	08004046 	stmdaeq	r0, {r1, r2, r6, lr}
    c338:	00000014 	andeq	r0, r0, r4, lsl r0
    c33c:	14979c01 	ldrne	r9, [r7], #3073	; 0xc01
    c340:	a5140000 	ldrge	r0, [r4, #-0]
    c344:	01000039 	tsteq	r0, r9, lsr r0
    c348:	04ac0853 	strteq	r0, [ip], #2131	; 0x853
    c34c:	50010000 	andpl	r0, r1, r0
    c350:	0014de15 	andseq	sp, r4, r5, lsl lr
    c354:	08530100 	ldmdaeq	r3, {r8}^
    c358:	0000004c 	andeq	r0, r0, ip, asr #32
    c35c:	00004e17 	andeq	r4, r0, r7, lsl lr
    c360:	003b1216 	eorseq	r1, fp, r6, lsl r2
    c364:	08550100 	ldmdaeq	r5, {r8}^
    c368:	0000004c 	andeq	r0, r0, ip, asr #32
    c36c:	00004e38 	andeq	r4, r0, r8, lsr lr
    c370:	3fd22000 	svccc	0x00d22000
    c374:	71010000 	mrsvc	r0, (UNDEF: 1)
    c378:	00405a08 	subeq	r5, r0, r8, lsl #20
    c37c:	00001408 	andeq	r1, r0, r8, lsl #8
    c380:	dc9c0100 	ldfles	f0, [ip], {0}
    c384:	14000014 	strne	r0, [r0], #-20
    c388:	000039a5 	andeq	r3, r0, r5, lsr #19
    c38c:	ac087101 	stfges	f7, [r8], {1}
    c390:	01000004 	tsteq	r0, r4
    c394:	11c91550 	bicne	r1, r9, r0, asr r5
    c398:	71010000 	mrsvc	r0, (UNDEF: 1)
    c39c:	00004c08 	andeq	r4, r0, r8, lsl #24
    c3a0:	004e6d00 	subeq	r6, lr, r0, lsl #26
    c3a4:	3b121600 	blcc	491bac <__Stack_Size+0x4917ac>
    c3a8:	73010000 	movwvc	r0, #4096	; 0x1000
    c3ac:	00004c08 	andeq	r4, r0, r8, lsl #24
    c3b0:	004e8e00 	subeq	r8, lr, r0, lsl #28
    c3b4:	32200000 	eorcc	r0, r0, #0
    c3b8:	01000038 	tsteq	r0, r8, lsr r0
    c3bc:	406e088e 	rsbmi	r0, lr, lr, lsl #17
    c3c0:	00140800 	andseq	r0, r4, r0, lsl #16
    c3c4:	9c010000 	stcls	0, cr0, [r1], {-0}
    c3c8:	00001521 	andeq	r1, r0, r1, lsr #10
    c3cc:	0039a514 	eorseq	sl, r9, r4, lsl r5
    c3d0:	088e0100 	stmeq	lr, {r8}
    c3d4:	000004ac 	andeq	r0, r0, ip, lsr #9
    c3d8:	de155001 	cdple	0, 1, cr5, cr5, cr1, {0}
    c3dc:	01000014 	tsteq	r0, r4, lsl r0
    c3e0:	004c088e 	subeq	r0, ip, lr, lsl #17
    c3e4:	4ec30000 	cdpmi	0, 12, cr0, cr3, cr0, {0}
    c3e8:	12160000 	andsne	r0, r6, #0
    c3ec:	0100003b 	tsteq	r0, fp, lsr r0
    c3f0:	004c0890 	umaaleq	r0, ip, r0, r8
    c3f4:	4ee40000 	cdpmi	0, 14, cr0, cr4, cr0, {0}
    c3f8:	20000000 	andcs	r0, r0, r0
    c3fc:	00003f99 	muleq	r0, r9, pc	; <UNPREDICTABLE>
    c400:	8208ac01 	andhi	sl, r8, #256	; 0x100
    c404:	14080040 	strne	r0, [r8], #-64	; 0x40
    c408:	01000000 	mrseq	r0, (UNDEF: 0)
    c40c:	0015669c 	mulseq	r5, ip, r6
    c410:	39a51400 	stmibcc	r5!, {sl, ip}
    c414:	ac010000 	stcge	0, cr0, [r1], {-0}
    c418:	0004ac08 	andeq	sl, r4, r8, lsl #24
    c41c:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    c420:	000011c9 	andeq	r1, r0, r9, asr #3
    c424:	4c08ac01 	stcmi	12, cr10, [r8], {1}
    c428:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    c42c:	1600004f 	strne	r0, [r0], -pc, asr #32
    c430:	00003b12 	andeq	r3, r0, r2, lsl fp
    c434:	4c08ae01 	stcmi	14, cr10, [r8], {1}
    c438:	3a000000 	bcc	c440 <__Stack_Size+0xc040>
    c43c:	0000004f 	andeq	r0, r0, pc, asr #32
    c440:	003bef20 	eorseq	lr, fp, r0, lsr #30
    c444:	08ce0100 	stmiaeq	lr, {r8}^
    c448:	08004096 	stmdaeq	r0, {r1, r2, r4, r7, lr}
    c44c:	0000001c 	andeq	r0, r0, ip, lsl r0
    c450:	15a99c01 	strne	r9, [r9, #3073]!	; 0xc01
    c454:	a5140000 	ldrge	r0, [r4, #-0]
    c458:	01000039 	tsteq	r0, r9, lsr r0
    c45c:	04ac08ce 	strteq	r0, [ip], #2254	; 0x8ce
    c460:	50010000 	andpl	r0, r1, r0
    c464:	003de014 	eorseq	lr, sp, r4, lsl r0
    c468:	08ce0100 	stmiaeq	lr, {r8}^
    c46c:	0000004c 	andeq	r0, r0, ip, asr #32
    c470:	4f155101 	svcmi	0x00155101
    c474:	0100003e 	tsteq	r0, lr, lsr r0
    c478:	004c08ce 	subeq	r0, ip, lr, asr #17
    c47c:	4f6f0000 	svcmi	0x006f0000
    c480:	20000000 	andcs	r0, r0, r0
    c484:	000038d9 	ldrdeq	r3, [r0], -r9
    c488:	b208ea01 	andlt	lr, r8, #4096	; 0x1000
    c48c:	1c080040 	stcne	0, cr0, [r8], {64}	; 0x40
    c490:	01000000 	mrseq	r0, (UNDEF: 0)
    c494:	0015ec9c 	mulseq	r5, ip, ip
    c498:	39a51400 	stmibcc	r5!, {sl, ip}
    c49c:	ea010000 	b	4c4a4 <__Stack_Size+0x4c0a4>
    c4a0:	0004ac08 	andeq	sl, r4, r8, lsl #24
    c4a4:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    c4a8:	00003de0 	andeq	r3, r0, r0, ror #27
    c4ac:	4c08ea01 	stcmi	10, cr14, [r8], {1}
    c4b0:	01000000 	mrseq	r0, (UNDEF: 0)
    c4b4:	3c811551 	cfstr32cc	mvfx1, [r1], {81}	; 0x51
    c4b8:	ea010000 	b	4c4c0 <__Stack_Size+0x4c0c0>
    c4bc:	00004c08 	andeq	r4, r0, r8, lsl #24
    c4c0:	004f9000 	subeq	r9, pc, r0
    c4c4:	82200000 	eorhi	r0, r0, #0
    c4c8:	0100003b 	tsteq	r0, fp, lsr r0
    c4cc:	40ce0912 	sbcmi	r0, lr, r2, lsl r9
    c4d0:	00440800 	subeq	r0, r4, r0, lsl #16
    c4d4:	9c010000 	stcls	0, cr0, [r1], {-0}
    c4d8:	00001633 	andeq	r1, r0, r3, lsr r6
    c4dc:	0039a515 	eorseq	sl, r9, r5, lsl r5
    c4e0:	09120100 	ldmdbeq	r2, {r8}
    c4e4:	000004ac 	andeq	r0, r0, ip, lsr #9
    c4e8:	00004fb1 			; <UNDEFINED> instruction: 0x00004fb1
    c4ec:	003de015 	eorseq	lr, sp, r5, lsl r0
    c4f0:	09120100 	ldmdbeq	r2, {r8}
    c4f4:	0000004c 	andeq	r0, r0, ip, asr #32
    c4f8:	00004fd1 	ldrdeq	r4, [r0], -r1
    c4fc:	0017ee15 	andseq	lr, r7, r5, lsl lr
    c500:	09120100 	ldmdbeq	r2, {r8}
    c504:	0000004c 	andeq	r0, r0, ip, asr #32
    c508:	0000500b 	andeq	r5, r0, fp
    c50c:	3cad2000 	stccc	0, cr2, [sp]
    c510:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    c514:	00411209 	subeq	r1, r1, r9, lsl #4
    c518:	00001808 	andeq	r1, r0, r8, lsl #16
    c51c:	669c0100 	ldrvs	r0, [ip], r0, lsl #2
    c520:	14000016 	strne	r0, [r0], #-22
    c524:	000039a5 	andeq	r3, r0, r5, lsr #19
    c528:	ac093801 	stcge	8, cr3, [r9], {1}
    c52c:	01000004 	tsteq	r0, r4
    c530:	11241450 			; <UNDEFINED> instruction: 0x11241450
    c534:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    c538:	0000cf09 	andeq	ip, r0, r9, lsl #30
    c53c:	00510100 	subseq	r0, r1, r0, lsl #2
    c540:	00391720 	eorseq	r1, r9, r0, lsr #14
    c544:	09550100 	ldmdbeq	r5, {r8}^
    c548:	0800412a 	stmdaeq	r0, {r1, r3, r5, r8, lr}
    c54c:	00000018 	andeq	r0, r0, r8, lsl r0
    c550:	16999c01 	ldrne	r9, [r9], r1, lsl #24
    c554:	a5140000 	ldrge	r0, [r4, #-0]
    c558:	01000039 	tsteq	r0, r9, lsr r0
    c55c:	04ac0955 	strteq	r0, [ip], #2389	; 0x955
    c560:	50010000 	andpl	r0, r1, r0
    c564:	003cc514 	eorseq	ip, ip, r4, lsl r5
    c568:	09550100 	ldmdbeq	r5, {r8}^
    c56c:	0000004c 	andeq	r0, r0, ip, asr #32
    c570:	20005101 	andcs	r5, r0, r1, lsl #2
    c574:	00003c2b 	andeq	r3, r0, fp, lsr #24
    c578:	42097001 	andmi	r7, r9, #1
    c57c:	18080041 	stmdane	r8, {r0, r6}
    c580:	01000000 	mrseq	r0, (UNDEF: 0)
    c584:	0016cc9c 	mulseq	r6, ip, ip
    c588:	39a51400 	stmibcc	r5!, {sl, ip}
    c58c:	70010000 	andvc	r0, r1, r0
    c590:	0004ac09 	andeq	sl, r4, r9, lsl #24
    c594:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    c598:	00001124 	andeq	r1, r0, r4, lsr #2
    c59c:	cf097001 	svcgt	0x00097001
    c5a0:	01000000 	mrseq	r0, (UNDEF: 0)
    c5a4:	93200051 			; <UNDEFINED> instruction: 0x93200051
    c5a8:	0100003e 	tsteq	r0, lr, lsr r0
    c5ac:	415a098d 	cmpmi	sl, sp, lsl #19
    c5b0:	00160800 	andseq	r0, r6, r0, lsl #16
    c5b4:	9c010000 	stcls	0, cr0, [r1], {-0}
    c5b8:	00001701 	andeq	r1, r0, r1, lsl #14
    c5bc:	0039a514 	eorseq	sl, r9, r4, lsl r5
    c5c0:	098d0100 	stmibeq	sp, {r8}
    c5c4:	000004ac 	andeq	r0, r0, ip, lsr #9
    c5c8:	3f155001 	svccc	0x00155001
    c5cc:	01000039 	tsteq	r0, r9, lsr r0
    c5d0:	004c098d 	subeq	r0, ip, sp, lsl #19
    c5d4:	502c0000 	eorpl	r0, ip, r0
    c5d8:	20000000 	andcs	r0, r0, r0
    c5dc:	00003b53 	andeq	r3, r0, r3, asr fp
    c5e0:	7009ae01 	andvc	sl, r9, r1, lsl #28
    c5e4:	16080041 	strne	r0, [r8], -r1, asr #32
    c5e8:	01000000 	mrseq	r0, (UNDEF: 0)
    c5ec:	0017369c 	mulseq	r7, ip, r6
    c5f0:	39a51400 	stmibcc	r5!, {sl, ip}
    c5f4:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    c5f8:	0004ac09 	andeq	sl, r4, r9, lsl #24
    c5fc:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    c600:	00003eaa 	andeq	r3, r0, sl, lsr #29
    c604:	4c09ae01 	stcmi	14, cr10, [r9], {1}
    c608:	4d000000 	stcmi	0, cr0, [r0, #-0]
    c60c:	00000050 	andeq	r0, r0, r0, asr r0
    c610:	003d6920 	eorseq	r6, sp, r0, lsr #18
    c614:	09ca0100 	stmibeq	sl, {r8}^
    c618:	08004186 	stmdaeq	r0, {r1, r2, r7, r8, lr}
    c61c:	00000016 	andeq	r0, r0, r6, lsl r0
    c620:	176b9c01 	strbne	r9, [fp, -r1, lsl #24]!
    c624:	a5140000 	ldrge	r0, [r4, #-0]
    c628:	01000039 	tsteq	r0, r9, lsr r0
    c62c:	04ac09ca 	strteq	r0, [ip], #2506	; 0x9ca
    c630:	50010000 	andpl	r0, r1, r0
    c634:	0039df15 	eorseq	sp, r9, r5, lsl pc
    c638:	09ca0100 	stmibeq	sl, {r8}^
    c63c:	0000004c 	andeq	r0, r0, ip, asr #32
    c640:	0000506e 	andeq	r5, r0, lr, rrx
    c644:	40522000 	subsmi	r2, r2, r0
    c648:	e4010000 	str	r0, [r1], #-0
    c64c:	00419c09 	subeq	r9, r1, r9, lsl #24
    c650:	00001608 	andeq	r1, r0, r8, lsl #12
    c654:	a09c0100 	addsge	r0, ip, r0, lsl #2
    c658:	14000017 	strne	r0, [r0], #-23
    c65c:	000039a5 	andeq	r3, r0, r5, lsr #19
    c660:	ac09e401 	cfstrsge	mvf14, [r9], {1}
    c664:	01000004 	tsteq	r0, r4
    c668:	3f231550 	svccc	0x00231550
    c66c:	e4010000 	str	r0, [r1], #-0
    c670:	00004c09 	andeq	r4, r0, r9, lsl #24
    c674:	00508f00 	subseq	r8, r0, r0, lsl #30
    c678:	93200000 	nopls	{0}	; <UNPREDICTABLE>
    c67c:	01000002 	tsteq	r0, r2
    c680:	41b209f9 			; <UNDEFINED> instruction: 0x41b209f9
    c684:	00040800 	andeq	r0, r4, r0, lsl #16
    c688:	9c010000 	stcls	0, cr0, [r1], {-0}
    c68c:	000017d3 	ldrdeq	r1, [r0], -r3
    c690:	0039a514 	eorseq	sl, r9, r4, lsl r5
    c694:	09f90100 	ldmibeq	r9!, {r8}^
    c698:	000004ac 	andeq	r0, r0, ip, lsr #9
    c69c:	88145001 	ldmdahi	r4, {r0, ip, lr}
    c6a0:	01000009 	tsteq	r0, r9
    c6a4:	004c09f9 	strdeq	r0, [ip], #-153	; 0xffffff67
    c6a8:	51010000 	mrspl	r0, (UNDEF: 1)
    c6ac:	1f4c2000 	svcne	0x004c2000
    c6b0:	0a010000 	beq	4c6b8 <__Stack_Size+0x4c2b8>
    c6b4:	0041b60a 	subeq	fp, r1, sl, lsl #12
    c6b8:	00000408 	andeq	r0, r0, r8, lsl #8
    c6bc:	069c0100 	ldreq	r0, [ip], r0, lsl #2
    c6c0:	14000018 	strne	r0, [r0], #-24
    c6c4:	000039a5 	andeq	r3, r0, r5, lsr #19
    c6c8:	ac0a0a01 	stcge	10, cr0, [sl], {1}
    c6cc:	01000004 	tsteq	r0, r4
    c6d0:	1f531450 	svcne	0x00531450
    c6d4:	0a010000 	beq	4c6dc <__Stack_Size+0x4c2dc>
    c6d8:	00004c0a 	andeq	r4, r0, sl, lsl #24
    c6dc:	00510100 	subseq	r0, r1, r0, lsl #2
    c6e0:	00381220 	eorseq	r1, r8, r0, lsr #4
    c6e4:	0a1c0100 	beq	70caec <__Stack_Size+0x70c6ec>
    c6e8:	080041ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, lr}
    c6ec:	00000004 	andeq	r0, r0, r4
    c6f0:	18399c01 	ldmdane	r9!, {r0, sl, fp, ip, pc}
    c6f4:	a5140000 	ldrge	r0, [r4, #-0]
    c6f8:	01000039 	tsteq	r0, r9, lsr r0
    c6fc:	04ac0a1c 	strteq	r0, [ip], #2588	; 0xa1c
    c700:	50010000 	andpl	r0, r1, r0
    c704:	00381914 	eorseq	r1, r8, r4, lsl r9
    c708:	0a1c0100 	beq	70cb10 <__Stack_Size+0x70c710>
    c70c:	0000004c 	andeq	r0, r0, ip, asr #32
    c710:	20005101 	andcs	r5, r0, r1, lsl #2
    c714:	00003822 	andeq	r3, r0, r2, lsr #16
    c718:	be0a2e01 	cdplt	14, 0, cr2, cr10, cr1, {0}
    c71c:	04080041 	streq	r0, [r8], #-65	; 0x41
    c720:	01000000 	mrseq	r0, (UNDEF: 0)
    c724:	00186c9c 	mulseq	r8, ip, ip
    c728:	39a51400 	stmibcc	r5!, {sl, ip}
    c72c:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    c730:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    c734:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    c738:	00003829 	andeq	r3, r0, r9, lsr #16
    c73c:	4c0a2e01 	stcmi	14, cr2, [sl], {1}
    c740:	01000000 	mrseq	r0, (UNDEF: 0)
    c744:	08200051 	stmdaeq	r0!, {r0, r4, r6}
    c748:	0100003d 	tsteq	r0, sp, lsr r0
    c74c:	41c20a40 	bicmi	r0, r2, r0, asr #20
    c750:	00040800 	andeq	r0, r4, r0, lsl #16
    c754:	9c010000 	stcls	0, cr0, [r1], {-0}
    c758:	0000189f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    c75c:	0039a514 	eorseq	sl, r9, r4, lsl r5
    c760:	0a400100 	beq	100cb68 <__Stack_Size+0x100c768>
    c764:	000004ac 	andeq	r0, r0, ip, lsr #9
    c768:	0f145001 	svceq	0x00145001
    c76c:	0100003d 	tsteq	r0, sp, lsr r0
    c770:	004c0a40 	subeq	r0, ip, r0, asr #20
    c774:	51010000 	mrspl	r0, (UNDEF: 1)
    c778:	00132000 	andseq	r2, r3, r0
    c77c:	52010000 	andpl	r0, r1, #0
    c780:	0041c60a 	subeq	ip, r1, sl, lsl #12
    c784:	00000608 	andeq	r0, r0, r8, lsl #12
    c788:	d29c0100 	addsle	r0, ip, #0, 2
    c78c:	14000018 	strne	r0, [r0], #-24
    c790:	000039a5 	andeq	r3, r0, r5, lsr #19
    c794:	ac0a5201 	sfmge	f5, 4, [sl], {1}
    c798:	01000004 	tsteq	r0, r4
    c79c:	001a1450 	andseq	r1, sl, r0, asr r4
    c7a0:	52010000 	andpl	r0, r1, #0
    c7a4:	00004c0a 	andeq	r4, r0, sl, lsl #24
    c7a8:	00510100 	subseq	r0, r1, r0, lsl #2
    c7ac:	003e3b20 	eorseq	r3, lr, r0, lsr #22
    c7b0:	0a6a0100 	beq	1a8cbb8 <__Stack_Size+0x1a8c7b8>
    c7b4:	080041cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, lr}
    c7b8:	00000016 	andeq	r0, r0, r6, lsl r0
    c7bc:	19079c01 	stmdbne	r7, {r0, sl, fp, ip, pc}
    c7c0:	a5140000 	ldrge	r0, [r4, #-0]
    c7c4:	01000039 	tsteq	r0, r9, lsr r0
    c7c8:	04ac0a6a 	strteq	r0, [ip], #2666	; 0xa6a
    c7cc:	50010000 	andpl	r0, r1, r0
    c7d0:	003db415 	eorseq	fp, sp, r5, lsl r4
    c7d4:	0a6a0100 	beq	1a8cbdc <__Stack_Size+0x1a8c7dc>
    c7d8:	0000004c 	andeq	r0, r0, ip, asr #32
    c7dc:	000050b0 	strheq	r5, [r0], -r0
    c7e0:	3c522000 	mracc	r2, r2, acc0
    c7e4:	86010000 	strhi	r0, [r1], -r0
    c7e8:	0041e20a 	subeq	lr, r1, sl, lsl #4
    c7ec:	00001a08 	andeq	r1, r0, r8, lsl #20
    c7f0:	3c9c0100 	ldfccs	f0, [ip], {0}
    c7f4:	14000019 	strne	r0, [r0], #-25
    c7f8:	000039a5 	andeq	r3, r0, r5, lsr #19
    c7fc:	ac0a8601 	stcge	6, cr8, [sl], {1}
    c800:	01000004 	tsteq	r0, r4
    c804:	3db41550 	cfldr32cc	mvfx1, [r4, #320]!	; 0x140
    c808:	86010000 	strhi	r0, [r1], -r0
    c80c:	00004c0a 	andeq	r4, r0, sl, lsl #24
    c810:	0050d100 	subseq	sp, r0, r0, lsl #2
    c814:	fb200000 	blx	80c81e <__Stack_Size+0x80c41e>
    c818:	0100003f 	tsteq	r0, pc, lsr r0
    c81c:	41fc028a 	mvnsmi	r0, sl, lsl #5
    c820:	006e0800 	rsbeq	r0, lr, r0, lsl #16
    c824:	9c010000 	stcls	0, cr0, [r1], {-0}
    c828:	00001a3e 	andeq	r1, r0, lr, lsr sl
    c82c:	0039a515 	eorseq	sl, r9, r5, lsl r5
    c830:	028a0100 	addeq	r0, sl, #0, 2
    c834:	000004ac 	andeq	r0, r0, ip, lsr #9
    c838:	000050f2 	strdeq	r5, [r0], -r2
    c83c:	003cd615 	eorseq	sp, ip, r5, lsl r6
    c840:	028a0100 	addeq	r0, sl, #0, 2
    c844:	00000924 	andeq	r0, r0, r4, lsr #18
    c848:	00005158 	andeq	r5, r0, r8, asr r1
    c84c:	003ed616 	eorseq	sp, lr, r6, lsl r6
    c850:	028c0100 	addeq	r0, ip, #0, 2
    c854:	0000004c 	andeq	r0, r0, ip, asr #32
    c858:	0000519d 	muleq	r0, sp, r1
    c85c:	003e0f16 	eorseq	r0, lr, r6, lsl pc
    c860:	028d0100 	addeq	r0, sp, #0, 2
    c864:	0000004c 	andeq	r0, r0, ip, asr #32
    c868:	000051c7 	andeq	r5, r0, r7, asr #3
    c86c:	0042261a 	subeq	r2, r2, sl, lsl r6
    c870:	0004b208 	andeq	fp, r4, r8, lsl #4
    c874:	0019a600 	andseq	sl, r9, r0, lsl #12
    c878:	50011b00 	andpl	r1, r1, r0, lsl #22
    c87c:	00007502 	andeq	r7, r0, r2, lsl #10
    c880:	00422e1a 	subeq	r2, r2, sl, lsl lr
    c884:	0018d208 	andseq	sp, r8, r8, lsl #4
    c888:	0019ba00 	andseq	fp, r9, r0, lsl #20
    c88c:	50011b00 	andpl	r1, r1, r0, lsl #22
    c890:	00007502 	andeq	r7, r0, r2, lsl #10
    c894:	00423a1a 	subeq	r3, r2, sl, lsl sl
    c898:	00052708 	andeq	r2, r5, r8, lsl #14
    c89c:	0019da00 	andseq	sp, r9, r0, lsl #20
    c8a0:	52011b00 	andpl	r1, r1, #0, 22
    c8a4:	1b007602 	blne	2a0b4 <__Stack_Size+0x29cb4>
    c8a8:	77025101 	strvc	r5, [r2, -r1, lsl #2]
    c8ac:	50011b00 	andpl	r1, r1, r0, lsl #22
    c8b0:	00007502 	andeq	r7, r0, r2, lsl #10
    c8b4:	0042461c 	subeq	r4, r2, ip, lsl r6
    c8b8:	00190708 	andseq	r0, r9, r8, lsl #14
    c8bc:	0019ef00 	andseq	lr, r9, r0, lsl #30
    c8c0:	50011b00 	andpl	r1, r1, r0, lsl #22
    c8c4:	5001f303 	andpl	pc, r1, r3, lsl #6
    c8c8:	424a2700 	submi	r2, sl, #0, 14
    c8cc:	05270800 	streq	r0, [r7, #-2048]!	; 0x800
    c8d0:	521a0000 	andspl	r0, sl, #0
    c8d4:	07080042 	streq	r0, [r8, -r2, asr #32]
    c8d8:	0c000019 	stceq	0, cr0, [r0], {25}
    c8dc:	1b00001a 	blne	c94c <__Stack_Size+0xc54c>
    c8e0:	75025001 	strvc	r5, [r2, #-1]
    c8e4:	5e1a0000 	cdppl	0, 1, cr0, cr10, cr0, {0}
    c8e8:	b2080042 	andlt	r0, r8, #66	; 0x42
    c8ec:	2c000004 	stccs	0, cr0, [r0], {4}
    c8f0:	1b00001a 	blne	c960 <__Stack_Size+0xc560>
    c8f4:	76025201 	strvc	r5, [r2], -r1, lsl #4
    c8f8:	51011b00 	tstpl	r1, r0, lsl #22
    c8fc:	1b007702 	blne	2a50c <__Stack_Size+0x2a10c>
    c900:	75025001 	strvc	r5, [r2, #-1]
    c904:	6a1d0000 	bvs	74c90c <__Stack_Size+0x74c50c>
    c908:	d2080042 	andle	r0, r8, #66	; 0x42
    c90c:	1b000018 	blne	c974 <__Stack_Size+0xc574>
    c910:	f3035001 	vhadd.u8	d5, d3, d1
    c914:	00005001 	andeq	r5, r0, r1
    c918:	003e5720 	eorseq	r5, lr, r0, lsr #14
    c91c:	0aa20100 	beq	fe88cd24 <SCS_BASE+0x1e87ed24>
    c920:	0800426a 	stmdaeq	r0, {r1, r3, r5, r6, r9, lr}
    c924:	00000016 	andeq	r0, r0, r6, lsl r0
    c928:	1a739c01 	bne	1cf3934 <__Stack_Size+0x1cf3534>
    c92c:	a5140000 	ldrge	r0, [r4, #-0]
    c930:	01000039 	tsteq	r0, r9, lsr r0
    c934:	04ac0aa2 	strteq	r0, [ip], #2722	; 0xaa2
    c938:	50010000 	andpl	r0, r1, r0
    c93c:	003db415 	eorseq	fp, sp, r5, lsl r4
    c940:	0aa20100 	beq	fe88cd48 <SCS_BASE+0x1e87ed48>
    c944:	0000004c 	andeq	r0, r0, ip, asr #32
    c948:	000051f1 	strdeq	r5, [r0], -r1
    c94c:	39cb2000 	stmibcc	fp, {sp}^
    c950:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
    c954:	0042800a 	subeq	r8, r2, sl
    c958:	00001a08 	andeq	r1, r0, r8, lsl #20
    c95c:	a89c0100 	ldmge	ip, {r8}
    c960:	1400001a 	strne	r0, [r0], #-26
    c964:	000039a5 	andeq	r3, r0, r5, lsr #19
    c968:	ac0abe01 	stcge	14, cr11, [sl], {1}
    c96c:	01000004 	tsteq	r0, r4
    c970:	3db41550 	cfldr32cc	mvfx1, [r4, #320]!	; 0x140
    c974:	be010000 	cdplt	0, 0, cr0, cr1, cr0, {0}
    c978:	00004c0a 	andeq	r4, r0, sl, lsl #24
    c97c:	00521200 	subseq	r1, r2, r0, lsl #4
    c980:	e72a0000 	str	r0, [sl, -r0]!
    c984:	0100003c 	tsteq	r0, ip, lsr r0
    c988:	0a010c4b 	beq	4fabc <__Stack_Size+0x4f6bc>
    c98c:	1000001b 	andne	r0, r0, fp, lsl r0
    c990:	000039a5 	andeq	r3, r0, r5, lsr #19
    c994:	ac0c4b01 	stcge	11, cr4, [ip], {1}
    c998:	10000004 	andne	r0, r0, r4
    c99c:	00003ec7 	andeq	r3, r0, r7, asr #29
    c9a0:	4c0c4b01 	stcmi	11, cr4, [ip], {1}
    c9a4:	10000000 	andne	r0, r0, r0
    c9a8:	00003e6b 	andeq	r3, r0, fp, ror #28
    c9ac:	4c0c4b01 	stcmi	11, cr4, [ip], {1}
    c9b0:	10000000 	andne	r0, r0, r0
    c9b4:	00004037 	andeq	r4, r0, r7, lsr r0
    c9b8:	4c0c4c01 	stcmi	12, cr4, [ip], {1}
    c9bc:	11000000 	mrsne	r0, (UNDEF: 0)
    c9c0:	00003dd7 	ldrdeq	r3, [r0], -r7
    c9c4:	4c0c4e01 	stcmi	14, cr4, [ip], {1}
    c9c8:	11000000 	mrsne	r0, (UNDEF: 0)
    c9cc:	00003b12 	andeq	r3, r0, r2, lsl fp
    c9d0:	4c0c4e01 	stcmi	14, cr4, [ip], {1}
    c9d4:	2b000000 	blcs	c9dc <__Stack_Size+0xc5dc>
    c9d8:	00706d74 	rsbseq	r6, r0, r4, ror sp
    c9dc:	4c0c4e01 	stcmi	14, cr4, [ip], {1}
    c9e0:	00000000 	andeq	r0, r0, r0
    c9e4:	003f6a2a 	eorseq	r6, pc, sl, lsr #20
    c9e8:	0c7a0100 	ldfeqe	f0, [sl], #-0
    c9ec:	001b6c01 	andseq	r6, fp, r1, lsl #24
    c9f0:	39a51000 	stmibcc	r5!, {ip}
    c9f4:	7a010000 	bvc	4c9fc <__Stack_Size+0x4c5fc>
    c9f8:	0004ac0c 	andeq	sl, r4, ip, lsl #24
    c9fc:	3ec71000 	cdpcc	0, 12, cr1, cr7, cr0, {0}
    ca00:	7a010000 	bvc	4ca08 <__Stack_Size+0x4c608>
    ca04:	00004c0c 	andeq	r4, r0, ip, lsl #24
    ca08:	3e6b1000 	cdpcc	0, 6, cr1, cr11, cr0, {0}
    ca0c:	7a010000 	bvc	4ca14 <__Stack_Size+0x4c614>
    ca10:	00004c0c 	andeq	r4, r0, ip, lsl #24
    ca14:	40371000 	eorsmi	r1, r7, r0
    ca18:	7b010000 	blvc	4ca20 <__Stack_Size+0x4c620>
    ca1c:	00004c0c 	andeq	r4, r0, ip, lsl #24
    ca20:	3dd71100 	ldfcce	f1, [r7]
    ca24:	7d010000 	stcvc	0, cr0, [r1, #-0]
    ca28:	00004c0c 	andeq	r4, r0, ip, lsl #24
    ca2c:	3b121100 	blcc	490e34 <__Stack_Size+0x490a34>
    ca30:	7d010000 	stcvc	0, cr0, [r1, #-0]
    ca34:	00004c0c 	andeq	r4, r0, ip, lsl #24
    ca38:	6d742b00 	vldmdbvs	r4!, {d18-d17}
    ca3c:	7d010070 	stcvc	0, cr0, [r1, #-448]	; 0xfffffe40
    ca40:	00004c0c 	andeq	r4, r0, ip, lsl #24
    ca44:	2c200000 	stccs	0, cr0, [r0], #-0
    ca48:	01000040 	tsteq	r0, r0, asr #32
    ca4c:	429a0249 	addsmi	r0, sl, #-1879048188	; 0x90000004
    ca50:	00b60800 	adcseq	r0, r6, r0, lsl #16
    ca54:	9c010000 	stcls	0, cr0, [r1], {-0}
    ca58:	00001cc4 	andeq	r1, r0, r4, asr #25
    ca5c:	0039a515 	eorseq	sl, r9, r5, lsl r5
    ca60:	02490100 	subeq	r0, r9, #0, 2
    ca64:	000004ac 	andeq	r0, r0, ip, lsr #9
    ca68:	00005233 	andeq	r5, r0, r3, lsr r2
    ca6c:	003cd615 	eorseq	sp, ip, r5, lsl r6
    ca70:	02490100 	subeq	r0, r9, #0, 2
    ca74:	00000924 	andeq	r0, r0, r4, lsr #18
    ca78:	000052cb 	andeq	r5, r0, fp, asr #5
    ca7c:	001aa82c 	andseq	sl, sl, ip, lsr #16
    ca80:	0042d400 	subeq	sp, r2, r0, lsl #8
    ca84:	00007008 	andeq	r7, r0, r8
    ca88:	026a0100 	rsbeq	r0, sl, #0, 2
    ca8c:	00001bfc 	strdeq	r1, [r0], -ip
    ca90:	001ad922 	andseq	sp, sl, r2, lsr #18
    ca94:	00532900 	subseq	r2, r3, r0, lsl #18
    ca98:	1acd2200 	bne	ff3552a0 <SCS_BASE+0x1f3472a0>
    ca9c:	533c0000 	teqpl	ip, #0
    caa0:	c1220000 			; <UNDEFINED> instruction: 0xc1220000
    caa4:	4f00001a 	svcmi	0x0000001a
    caa8:	22000053 	andcs	r0, r0, #83	; 0x53
    caac:	00001ab5 			; <UNDEFINED> instruction: 0x00001ab5
    cab0:	00005362 	andeq	r5, r0, r2, ror #6
    cab4:	0000702d 	andeq	r7, r0, sp, lsr #32
    cab8:	1ae52500 	bne	ff955ec0 <SCS_BASE+0x1f947ec0>
    cabc:	53830000 	orrpl	r0, r3, #0
    cac0:	f1250000 			; <UNDEFINED> instruction: 0xf1250000
    cac4:	be00001a 	mcrlt	0, 0, r0, cr0, cr10, {0}
    cac8:	25000053 	strcs	r0, [r0, #-83]	; 0x53
    cacc:	00001afd 	strdeq	r1, [r0], -sp
    cad0:	000053f4 	strdeq	r5, [r0], -r4
    cad4:	0a2c0000 	beq	b0cadc <__Stack_Size+0xb0c6dc>
    cad8:	1200001b 	andne	r0, r0, #27
    cadc:	90080043 	andls	r0, r8, r3, asr #32
    cae0:	01000000 	mrseq	r0, (UNDEF: 0)
    cae4:	1c560274 	lfmne	f0, 2, [r6], {116}	; 0x74
    cae8:	3b220000 	blcc	88caf0 <__Stack_Size+0x88c6f0>
    caec:	1700001b 	smladne	r0, fp, r0, r0
    caf0:	22000054 	andcs	r0, r0, #84	; 0x54
    caf4:	00001b2f 	andeq	r1, r0, pc, lsr #22
    caf8:	0000542a 	andeq	r5, r0, sl, lsr #8
    cafc:	001b2322 	andseq	r2, fp, r2, lsr #6
    cb00:	00543d00 	subseq	r3, r4, r0, lsl #26
    cb04:	1b172200 	blne	5d530c <__Stack_Size+0x5d4f0c>
    cb08:	54500000 	ldrbpl	r0, [r0], #-0
    cb0c:	902d0000 	eorls	r0, sp, r0
    cb10:	25000000 	strcs	r0, [r0, #-0]
    cb14:	00001b47 	andeq	r1, r0, r7, asr #22
    cb18:	00005471 	andeq	r5, r0, r1, ror r4
    cb1c:	001b5325 	andseq	r5, fp, r5, lsr #6
    cb20:	0054b800 	subseq	fp, r4, r0, lsl #16
    cb24:	1b5f2500 	blne	17d5f2c <__Stack_Size+0x17d5b2c>
    cb28:	54f30000 	ldrbtpl	r0, [r3], #0
    cb2c:	00000000 	andeq	r0, r0, r0
    cb30:	0042ae1a 	subeq	sl, r2, sl, lsl lr
    cb34:	0004b208 	andeq	fp, r4, r8, lsl #4
    cb38:	001c6a00 	andseq	r6, ip, r0, lsl #20
    cb3c:	50011b00 	andpl	r1, r1, r0, lsl #22
    cb40:	00007402 	andeq	r7, r0, r2, lsl #8
    cb44:	0042ba1c 	subeq	fp, r2, ip, lsl sl
    cb48:	0018d208 	andseq	sp, r8, r8, lsl #4
    cb4c:	001c7f00 	andseq	r7, ip, r0, lsl #30
    cb50:	50011b00 	andpl	r1, r1, r0, lsl #22
    cb54:	5001f303 	andpl	pc, r1, r3, lsl #6
    cb58:	42c22700 	sbcmi	r2, r2, #0, 14
    cb5c:	05270800 	streq	r0, [r7, #-2048]!	; 0x800
    cb60:	ce1c0000 	cdpgt	0, 1, cr0, cr12, cr0, {0}
    cb64:	07080042 	streq	r0, [r8, -r2, asr #32]
    cb68:	9d000019 	stcls	0, cr0, [r0, #-100]	; 0xffffff9c
    cb6c:	1b00001c 	blne	cbe4 <__Stack_Size+0xc7e4>
    cb70:	f3035001 	vhadd.u8	d5, d3, d1
    cb74:	1c005001 	stcne	0, cr5, [r0], {1}
    cb78:	08004312 	stmdaeq	r0, {r1, r4, r8, r9, lr}
    cb7c:	00001a3e 	andeq	r1, r0, lr, lsr sl
    cb80:	00001cb2 			; <UNDEFINED> instruction: 0x00001cb2
    cb84:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    cb88:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    cb8c:	0043501d 	subeq	r5, r3, sp, lsl r0
    cb90:	001a7308 	andseq	r7, sl, r8, lsl #6
    cb94:	50011b00 	andpl	r1, r1, r0, lsl #22
    cb98:	5001f303 	andpl	pc, r1, r3, lsl #6
    cb9c:	1a200000 	bne	80cba4 <__Stack_Size+0x80c7a4>
    cba0:	0100003b 	tsteq	r0, fp, lsr r0
    cba4:	43500ad8 	cmpmi	r0, #216, 20	; 0xd8000
    cba8:	00100800 	andseq	r0, r0, r0, lsl #16
    cbac:	9c010000 	stcls	0, cr0, [r1], {-0}
    cbb0:	00001cf9 	strdeq	r1, [r0], -r9
    cbb4:	0039a514 	eorseq	sl, r9, r4, lsl r5
    cbb8:	0ad80100 	beq	ff60cfc0 <SCS_BASE+0x1f5fefc0>
    cbbc:	000004ac 	andeq	r0, r0, ip, lsr #9
    cbc0:	94155001 	ldrls	r5, [r5], #-1
    cbc4:	01000038 	tsteq	r0, r8, lsr r0
    cbc8:	004c0ad8 	ldrdeq	r0, [ip], #-168	; 0xffffff58
    cbcc:	55160000 	ldrpl	r0, [r6, #-0]
    cbd0:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    cbd4:	0000397b 	andeq	r3, r0, fp, ror r9
    cbd8:	4c0aec01 	stcmi	12, cr14, [sl], {1}
    cbdc:	60000000 	andvs	r0, r0, r0
    cbe0:	06080043 	streq	r0, [r8], -r3, asr #32
    cbe4:	01000000 	mrseq	r0, (UNDEF: 0)
    cbe8:	001d249c 	mulseq	sp, ip, r4
    cbec:	39a51500 	stmibcc	r5!, {r8, sl, ip}
    cbf0:	ec010000 	stc	0, cr0, [r1], {-0}
    cbf4:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    cbf8:	00553700 	subseq	r3, r5, r0, lsl #14
    cbfc:	312e0000 			; <UNDEFINED> instruction: 0x312e0000
    cc00:	0100003a 	tsteq	r0, sl, lsr r0
    cc04:	004c0afd 	strdeq	r0, [ip], #-173	; 0xffffff53
    cc08:	43660000 	cmnmi	r6, #0
    cc0c:	00060800 	andeq	r0, r6, r0, lsl #16
    cc10:	9c010000 	stcls	0, cr0, [r1], {-0}
    cc14:	00001d4f 	andeq	r1, r0, pc, asr #26
    cc18:	0039a515 	eorseq	sl, r9, r5, lsl r5
    cc1c:	0afd0100 	beq	fff4d024 <SCS_BASE+0x1ff3f024>
    cc20:	000004ac 	andeq	r0, r0, ip, lsr #9
    cc24:	00005558 	andeq	r5, r0, r8, asr r5
    cc28:	3a412e00 	bcc	1058430 <__Stack_Size+0x1058030>
    cc2c:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    cc30:	00004c0b 	andeq	r4, r0, fp, lsl #24
    cc34:	00436c00 	subeq	r6, r3, r0, lsl #24
    cc38:	00000608 	andeq	r0, r0, r8, lsl #12
    cc3c:	7a9c0100 	bvc	fe70d044 <SCS_BASE+0x1e6ff044>
    cc40:	1500001d 	strne	r0, [r0, #-29]
    cc44:	000039a5 	andeq	r3, r0, r5, lsr #19
    cc48:	ac0b0e01 	stcge	14, cr0, [fp], {1}
    cc4c:	79000004 	stmdbvc	r0, {r2}
    cc50:	00000055 	andeq	r0, r0, r5, asr r0
    cc54:	003a512e 	eorseq	r5, sl, lr, lsr #2
    cc58:	0b1f0100 	bleq	7cd060 <__Stack_Size+0x7ccc60>
    cc5c:	0000004c 	andeq	r0, r0, ip, asr #32
    cc60:	08004372 	stmdaeq	r0, {r1, r4, r5, r6, r8, r9, lr}
    cc64:	00000008 	andeq	r0, r0, r8
    cc68:	1da59c01 	stcne	12, cr9, [r5, #4]!
    cc6c:	a5150000 	ldrge	r0, [r5, #-0]
    cc70:	01000039 	tsteq	r0, r9, lsr r0
    cc74:	04ac0b1f 	strteq	r0, [ip], #2847	; 0xb1f
    cc78:	559a0000 	ldrpl	r0, [sl]
    cc7c:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    cc80:	00003d3c 	andeq	r3, r0, ip, lsr sp
    cc84:	4c0b2f01 	stcmi	15, cr2, [fp], {1}
    cc88:	7a000000 	bvc	cc90 <__Stack_Size+0xc890>
    cc8c:	06080043 	streq	r0, [r8], -r3, asr #32
    cc90:	01000000 	mrseq	r0, (UNDEF: 0)
    cc94:	001dd09c 	mulseq	sp, ip, r0
    cc98:	39a51500 	stmibcc	r5!, {r8, sl, ip}
    cc9c:	2f010000 	svccs	0x00010000
    cca0:	0004ac0b 	andeq	sl, r4, fp, lsl #24
    cca4:	0055bb00 	subseq	fp, r5, r0, lsl #22
    cca8:	fa2e0000 	blx	b8ccb0 <__Stack_Size+0xb8c8b0>
    ccac:	0100003b 	tsteq	r0, fp, lsr r0
    ccb0:	004c0b3f 	subeq	r0, ip, pc, lsr fp
    ccb4:	43800000 	orrmi	r0, r0, #0
    ccb8:	00060800 	andeq	r0, r6, r0, lsl #16
    ccbc:	9c010000 	stcls	0, cr0, [r1], {-0}
    ccc0:	00001dfb 	strdeq	r1, [r0], -fp
    ccc4:	0039a515 	eorseq	sl, r9, r5, lsl r5
    ccc8:	0b3f0100 	bleq	fcd0d0 <__Stack_Size+0xfcccd0>
    cccc:	000004ac 	andeq	r0, r0, ip, lsr #9
    ccd0:	000055dc 	ldrdeq	r5, [r0], -ip
    ccd4:	386c2e00 	stmdacc	ip!, {r9, sl, fp, sp}^
    ccd8:	5d010000 	stcpl	0, cr0, [r1, #-0]
    ccdc:	0000a40b 	andeq	sl, r0, fp, lsl #8
    cce0:	00438600 	subeq	r8, r3, r0, lsl #12
    cce4:	00000c08 	andeq	r0, r0, r8, lsl #24
    cce8:	449c0100 	ldrmi	r0, [ip], #256	; 0x100
    ccec:	1500001e 	strne	r0, [r0, #-30]
    ccf0:	000039a5 	andeq	r3, r0, r5, lsr #19
    ccf4:	ac0b5d01 	stcge	13, cr5, [fp], {1}
    ccf8:	fd000004 	stc2	0, cr0, [r0, #-16]
    ccfc:	14000055 	strne	r0, [r0], #-85	; 0x55
    cd00:	00003b9a 	muleq	r0, sl, fp
    cd04:	4c0b5d01 	stcmi	13, cr5, [fp], {1}
    cd08:	01000000 	mrseq	r0, (UNDEF: 0)
    cd0c:	241c1651 	ldrcs	r1, [ip], #-1617	; 0x651
    cd10:	5f010000 	svcpl	0x00010000
    cd14:	0000af0b 	andeq	sl, r0, fp, lsl #30
    cd18:	00561e00 	subseq	r1, r6, r0, lsl #28
    cd1c:	74200000 	strtvc	r0, [r0], #-0
    cd20:	0100003a 	tsteq	r0, sl, lsr r0
    cd24:	43920b86 	orrsmi	r0, r2, #137216	; 0x21800
    cd28:	00080800 	andeq	r0, r8, r0, lsl #16
    cd2c:	9c010000 	stcls	0, cr0, [r1], {-0}
    cd30:	00001e79 	andeq	r1, r0, r9, ror lr
    cd34:	0039a514 	eorseq	sl, r9, r4, lsl r5
    cd38:	0b860100 	bleq	fe18d140 <SCS_BASE+0x1e17f140>
    cd3c:	000004ac 	andeq	r0, r0, ip, lsr #9
    cd40:	9a155001 	bls	560d4c <__Stack_Size+0x56094c>
    cd44:	0100003b 	tsteq	r0, fp, lsr r0
    cd48:	004c0b86 	subeq	r0, ip, r6, lsl #23
    cd4c:	56460000 	strbpl	r0, [r6], -r0
    cd50:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    cd54:	000007ca 	andeq	r0, r0, sl, asr #15
    cd58:	af0ba201 	svcge	0x000ba201
    cd5c:	9a000000 	bls	cd64 <__Stack_Size+0xc964>
    cd60:	16080043 	strne	r0, [r8], -r3, asr #32
    cd64:	01000000 	mrseq	r0, (UNDEF: 0)
    cd68:	001ee29c 	mulseq	lr, ip, r2
    cd6c:	39a51500 	stmibcc	r5!, {r8, sl, ip}
    cd70:	a2010000 	andge	r0, r1, #0
    cd74:	0004ac0b 	andeq	sl, r4, fp, lsl #24
    cd78:	00566700 	subseq	r6, r6, r0, lsl #14
    cd7c:	40111400 	andsmi	r1, r1, r0, lsl #8
    cd80:	a2010000 	andge	r0, r1, #0
    cd84:	00004c0b 	andeq	r4, r0, fp, lsl #24
    cd88:	16510100 	ldrbne	r0, [r1], -r0, lsl #2
    cd8c:	0000241c 	andeq	r2, r0, ip, lsl r4
    cd90:	af0ba401 	svcge	0x000ba401
    cd94:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    cd98:	16000056 			; <UNDEFINED> instruction: 0x16000056
    cd9c:	0000241d 	andeq	r2, r0, sp, lsl r4
    cda0:	4c0ba501 	cfstr32mi	mvfx10, [fp], {1}
    cda4:	a7000000 	strge	r0, [r0, -r0]
    cda8:	16000056 			; <UNDEFINED> instruction: 0x16000056
    cdac:	000038e5 	andeq	r3, r0, r5, ror #17
    cdb0:	4c0ba501 	cfstr32mi	mvfx10, [fp], {1}
    cdb4:	cb000000 	blgt	cdbc <__Stack_Size+0xc9bc>
    cdb8:	00000056 	andeq	r0, r0, r6, asr r0
    cdbc:	0001b320 	andeq	fp, r1, r0, lsr #6
    cdc0:	0bcd0100 	bleq	ff34d1c8 <SCS_BASE+0x1f33f1c8>
    cdc4:	080043b0 	stmdaeq	r0, {r4, r5, r7, r8, r9, lr}
    cdc8:	00000008 	andeq	r0, r0, r8
    cdcc:	1f179c01 	svcne	0x00179c01
    cdd0:	a5140000 	ldrge	r0, [r4, #-0]
    cdd4:	01000039 	tsteq	r0, r9, lsr r0
    cdd8:	04ac0bcd 	strteq	r0, [ip], #3021	; 0xbcd
    cddc:	50010000 	andpl	r0, r1, r0
    cde0:	00401115 	subeq	r1, r0, r5, lsl r1
    cde4:	0bcd0100 	bleq	ff34d1ec <SCS_BASE+0x1f33f1ec>
    cde8:	0000004c 	andeq	r0, r0, ip, asr #32
    cdec:	000056ef 	andeq	r5, r0, pc, ror #13
    cdf0:	31c32f00 	biccc	r2, r3, r0, lsl #30
    cdf4:	15050000 	strne	r0, [r5, #-0]
    cdf8:	001f2e01 	andseq	r2, pc, r1, lsl #28
    cdfc:	003a3000 	eorseq	r3, sl, r0
    ce00:	cf300000 	svcgt	0x00300000
    ce04:	00000000 	andeq	r0, r0, r0
    ce08:	0023f531 	eoreq	pc, r3, r1, lsr r5	; <UNPREDICTABLE>
    ce0c:	01140500 	tsteq	r4, r0, lsl #10
    ce10:	00003a30 	andeq	r3, r0, r0, lsr sl
    ce14:	00cf3000 	sbceq	r3, pc, r0
    ce18:	00000000 	andeq	r0, r0, r0
    ce1c:	00000a28 	andeq	r0, r0, r8, lsr #20
    ce20:	2cd80004 	ldclcs	0, cr0, [r8], {4}
    ce24:	01040000 	mrseq	r0, (UNDEF: 4)
    ce28:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
    ce2c:	00433901 	subeq	r3, r3, r1, lsl #18
    ce30:	00066000 	andeq	r6, r6, r0
    ce34:	0043b800 	subeq	fp, r3, r0, lsl #16
    ce38:	00034208 	andeq	r4, r3, r8, lsl #4
    ce3c:	00282c00 	eoreq	r2, r8, r0, lsl #24
    ce40:	07040200 	streq	r0, [r4, -r0, lsl #4]
    ce44:	00000628 	andeq	r0, r0, r8, lsr #12
    ce48:	c1050402 	tstgt	r5, r2, lsl #8
    ce4c:	02000005 	andeq	r0, r0, #5
    ce50:	05920502 	ldreq	r0, [r2, #1282]	; 0x502
    ce54:	01020000 	mrseq	r0, (UNDEF: 2)
    ce58:	0006f806 	andeq	pc, r6, r6, lsl #16
    ce5c:	33750300 	cmncc	r5, #0, 6
    ce60:	27020032 	smladxcs	r2, r2, r0, r0
    ce64:	0000004c 	andeq	r0, r0, ip, asr #32
    ce68:	23070402 	movwcs	r0, #29698	; 0x7402
    ce6c:	03000006 	movweq	r0, #6
    ce70:	00363175 	eorseq	r3, r6, r5, ror r1
    ce74:	005e2802 	subseq	r2, lr, r2, lsl #16
    ce78:	02020000 	andeq	r0, r2, #0
    ce7c:	0007da07 	andeq	sp, r7, r7, lsl #20
    ce80:	38750300 	ldmdacc	r5!, {r8, r9}^
    ce84:	6f290200 	svcvs	0x00290200
    ce88:	02000000 	andeq	r0, r0, #0
    ce8c:	06f60801 	ldrbteq	r0, [r6], r1, lsl #16
    ce90:	7a040000 	bvc	10ce98 <__Stack_Size+0x10ca98>
    ce94:	0200000a 	andeq	r0, r0, #10
    ce98:	0000812f 	andeq	r8, r0, pc, lsr #2
    ce9c:	004c0500 	subeq	r0, ip, r0, lsl #10
    cea0:	ae040000 	cdpge	0, 0, cr0, cr4, cr0, {0}
    cea4:	02000001 	andeq	r0, r0, #1
    cea8:	00009130 	andeq	r9, r0, r0, lsr r1
    ceac:	005e0500 	subseq	r0, lr, r0, lsl #10
    ceb0:	01060000 	mrseq	r0, (UNDEF: 6)
    ceb4:	00ab3902 	adceq	r3, fp, r2, lsl #18
    ceb8:	33070000 	movwcc	r0, #28672	; 0x7000
    cebc:	0000000c 	andeq	r0, r0, ip
    cec0:	54455308 	strbpl	r5, [r5], #-776	; 0x308
    cec4:	04000100 	streq	r0, [r0], #-256	; 0x100
    cec8:	000017d1 	ldrdeq	r1, [r0], -r1	; <UNPREDICTABLE>
    cecc:	00963902 	addseq	r3, r6, r2, lsl #18
    ced0:	4d040000 	stcmi	0, cr0, [r4, #-0]
    ced4:	02000032 	andeq	r0, r0, #50	; 0x32
    ced8:	00009639 	andeq	r9, r0, r9, lsr r6
    cedc:	02010600 	andeq	r0, r1, #0, 12
    cee0:	0000d63b 	andeq	sp, r0, fp, lsr r6
    cee4:	0e120700 	cdpeq	7, 1, cr0, cr2, cr0, {0}
    cee8:	07000000 	streq	r0, [r0, -r0]
    ceec:	00002048 	andeq	r2, r0, r8, asr #32
    cef0:	39040001 	stmdbcc	r4, {r0}
    cef4:	0200000c 	andeq	r0, r0, #12
    cef8:	0000c13b 	andeq	ip, r0, fp, lsr r1
    cefc:	07040200 	streq	r0, [r4, -r0, lsl #4]
    cf00:	0000061a 	andeq	r0, r0, sl, lsl r6
    cf04:	38031c09 	stmdacc	r3, {r0, r3, sl, fp, ip}
    cf08:	0001a602 	andeq	sl, r1, r2, lsl #12
    cf0c:	52530a00 	subspl	r0, r3, #0, 20
    cf10:	023a0300 	eorseq	r0, sl, #0, 6
    cf14:	00000086 	andeq	r0, r0, r6, lsl #1
    cf18:	054c0b00 	strbeq	r0, [ip, #-2816]	; 0xb00
    cf1c:	3b030000 	blcc	ccf24 <__Stack_Size+0xccb24>
    cf20:	00005302 	andeq	r5, r0, r2, lsl #6
    cf24:	440a0200 	strmi	r0, [sl], #-512	; 0x200
    cf28:	3c030052 	stccc	0, cr0, [r3], {82}	; 0x52
    cf2c:	00008602 	andeq	r8, r0, r2, lsl #12
    cf30:	560b0400 	strpl	r0, [fp], -r0, lsl #8
    cf34:	03000005 	movweq	r0, #5
    cf38:	0053023d 	subseq	r0, r3, sp, lsr r2
    cf3c:	0a060000 	beq	18cf44 <__Stack_Size+0x18cb44>
    cf40:	00525242 	subseq	r5, r2, r2, asr #4
    cf44:	86023e03 	strhi	r3, [r2], -r3, lsl #28
    cf48:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    cf4c:	0005600b 	andeq	r6, r5, fp
    cf50:	023f0300 	eorseq	r0, pc, #0, 6
    cf54:	00000053 	andeq	r0, r0, r3, asr r0
    cf58:	52430a0a 	subpl	r0, r3, #40960	; 0xa000
    cf5c:	40030031 	andmi	r0, r3, r1, lsr r0
    cf60:	00008602 	andeq	r8, r0, r2, lsl #12
    cf64:	6a0b0c00 	bvs	2cff6c <__Stack_Size+0x2cfb6c>
    cf68:	03000005 	movweq	r0, #5
    cf6c:	00530241 	subseq	r0, r3, r1, asr #4
    cf70:	0a0e0000 	beq	38cf78 <__Stack_Size+0x38cb78>
    cf74:	00325243 	eorseq	r5, r2, r3, asr #4
    cf78:	86024203 	strhi	r4, [r2], -r3, lsl #4
    cf7c:	10000000 	andne	r0, r0, r0
    cf80:	0005740b 	andeq	r7, r5, fp, lsl #8
    cf84:	02430300 	subeq	r0, r3, #0, 6
    cf88:	00000053 	andeq	r0, r0, r3, asr r0
    cf8c:	52430a12 	subpl	r0, r3, #73728	; 0x12000
    cf90:	44030033 	strmi	r0, [r3], #-51	; 0x33
    cf94:	00008602 	andeq	r8, r0, r2, lsl #12
    cf98:	7e0b1400 	cfcpysvc	mvf1, mvf11
    cf9c:	03000005 	movweq	r0, #5
    cfa0:	00530245 	subseq	r0, r3, r5, asr #4
    cfa4:	0b160000 	bleq	58cfac <__Stack_Size+0x58cbac>
    cfa8:	00000ce5 	andeq	r0, r0, r5, ror #25
    cfac:	86024603 	strhi	r4, [r2], -r3, lsl #12
    cfb0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    cfb4:	0005880b 	andeq	r8, r5, fp, lsl #16
    cfb8:	02470300 	subeq	r0, r7, #0, 6
    cfbc:	00000053 	andeq	r0, r0, r3, asr r0
    cfc0:	de0c001a 	mcrle	0, 0, r0, cr12, cr10, {0}
    cfc4:	0300000d 	movweq	r0, #13
    cfc8:	00e80248 	rsceq	r0, r8, r8, asr #4
    cfcc:	100d0000 	andne	r0, sp, r0
    cfd0:	02031a04 	andeq	r1, r3, #4, 20	; 0x4000
    cfd4:	4b0e0000 	blmi	38cfdc <__Stack_Size+0x38cbdc>
    cfd8:	04000013 	streq	r0, [r0], #-19
    cfdc:	0000411c 	andeq	r4, r0, ip, lsl r1
    cfe0:	610e0000 	mrsvs	r0, (UNDEF: 14)
    cfe4:	04000012 	streq	r0, [r0], #-18
    cfe8:	0000531d 	andeq	r5, r0, sp, lsl r3
    cfec:	860e0400 	strhi	r0, [lr], -r0, lsl #8
    cff0:	04000012 	streq	r0, [r0], #-18
    cff4:	0000531e 	andeq	r5, r0, lr, lsl r3
    cff8:	930e0600 	movwls	r0, #58880	; 0xe600
    cffc:	04000019 	streq	r0, [r0], #-25
    d000:	0000531f 	andeq	r5, r0, pc, lsl r3
    d004:	ae0e0800 	cdpge	8, 0, cr0, cr14, cr0, {0}
    d008:	04000015 	streq	r0, [r0], #-21
    d00c:	00005320 	andeq	r5, r0, r0, lsr #6
    d010:	120e0a00 	andne	r0, lr, #0, 20
    d014:	04000016 	streq	r0, [r0], #-22
    d018:	00005321 	andeq	r5, r0, r1, lsr #6
    d01c:	04000c00 	streq	r0, [r0], #-3072	; 0xc00
    d020:	000014cc 	andeq	r1, r0, ip, asr #9
    d024:	01b22204 			; <UNDEFINED> instruction: 0x01b22204
    d028:	080d0000 	stmdaeq	sp, {}	; <UNPREDICTABLE>
    d02c:	02472504 	subeq	r2, r7, #4, 10	; 0x1000000
    d030:	720e0000 	andvc	r0, lr, #0
    d034:	04000042 	streq	r0, [r0], #-66	; 0x42
    d038:	00005327 	andeq	r5, r0, r7, lsr #6
    d03c:	200e0000 	andcs	r0, lr, r0
    d040:	04000043 	streq	r0, [r0], #-67	; 0x43
    d044:	00005328 	andeq	r5, r0, r8, lsr #6
    d048:	a80e0200 	stmdage	lr, {r9}
    d04c:	04000040 	streq	r0, [r0], #-64	; 0x40
    d050:	00005329 	andeq	r5, r0, r9, lsr #6
    d054:	2b0e0400 	blcs	38e05c <__Stack_Size+0x38dc5c>
    d058:	04000043 	streq	r0, [r0], #-67	; 0x43
    d05c:	0000532a 	andeq	r5, r0, sl, lsr #6
    d060:	04000600 	streq	r0, [r0], #-1536	; 0x600
    d064:	000040e1 	andeq	r4, r0, r1, ror #1
    d068:	020e2b04 	andeq	r2, lr, #4, 22	; 0x1000
    d06c:	140d0000 	strne	r0, [sp], #-0
    d070:	02971905 	addseq	r1, r7, #81920	; 0x14000
    d074:	c80e0000 	stmdagt	lr, {}	; <UNPREDICTABLE>
    d078:	05000033 	streq	r0, [r0, #-51]	; 0x33
    d07c:	0000411b 	andeq	r4, r0, fp, lsl r1
    d080:	a70e0000 	strge	r0, [lr, -r0]
    d084:	05000032 	streq	r0, [r0, #-50]	; 0x32
    d088:	0000411c 	andeq	r4, r0, ip, lsl r1
    d08c:	200e0400 	andcs	r0, lr, r0, lsl #8
    d090:	05000034 	streq	r0, [r0, #-52]	; 0x34
    d094:	0000411d 	andeq	r4, r0, sp, lsl r1
    d098:	e40e0800 	str	r0, [lr], #-2048	; 0x800
    d09c:	05000033 	streq	r0, [r0, #-51]	; 0x33
    d0a0:	0000411e 	andeq	r4, r0, lr, lsl r1
    d0a4:	690e0c00 	stmdbvs	lr, {sl, fp}
    d0a8:	05000033 	streq	r0, [r0, #-51]	; 0x33
    d0ac:	0000411f 	andeq	r4, r0, pc, lsl r1
    d0b0:	04001000 	streq	r1, [r0], #-0
    d0b4:	00003274 	andeq	r3, r0, r4, ror r2
    d0b8:	02522005 	subseq	r2, r2, #5
    d0bc:	310f0000 	mrscc	r0, CPSR
    d0c0:	01000019 	tsteq	r0, r9, lsl r0
    d0c4:	0043b85a 	subeq	fp, r3, sl, asr r8
    d0c8:	00009408 	andeq	r9, r0, r8, lsl #8
    d0cc:	729c0100 	addsvc	r0, ip, #0, 2
    d0d0:	10000003 	andne	r0, r0, r3
    d0d4:	00004224 	andeq	r4, r0, r4, lsr #4
    d0d8:	03725a01 	cmneq	r2, #4096	; 0x1000
    d0dc:	57100000 	ldrpl	r0, [r0, -r0]
    d0e0:	ec110000 	ldc	0, cr0, [r1], {-0}
    d0e4:	e5080043 	str	r0, [r8, #-67]	; 0x43
    d0e8:	e0000009 	and	r0, r0, r9
    d0ec:	12000002 	andne	r0, r0, #2
    d0f0:	31015101 	tstcc	r1, r1, lsl #2
    d0f4:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    d0f8:	0040000a 	subeq	r0, r0, sl
    d0fc:	0043fa13 	subeq	pc, r3, r3, lsl sl	; <UNPREDICTABLE>
    d100:	0009e508 	andeq	lr, r9, r8, lsl #10
    d104:	0002fa00 	andeq	pc, r2, r0, lsl #20
    d108:	51011200 	mrspl	r1, R9_usr
    d10c:	01123001 	tsteq	r2, r1
    d110:	000a0350 	andeq	r0, sl, r0, asr r3
    d114:	04110040 	ldreq	r0, [r1], #-64	; 0x40
    d118:	fc080044 	stc2	0, cr0, [r8], {68}	; 0x44
    d11c:	14000009 	strne	r0, [r0], #-9
    d120:	12000003 	andne	r0, r0, #3
    d124:	31015101 	tstcc	r1, r1, lsl #2
    d128:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    d12c:	00243d40 	eoreq	r3, r4, r0, asr #26
    d130:	00441411 	subeq	r1, r4, r1, lsl r4
    d134:	0009fc08 	andeq	pc, r9, r8, lsl #24
    d138:	00032e00 	andeq	r2, r3, r0, lsl #28
    d13c:	51011200 	mrspl	r1, R9_usr
    d140:	01123101 	tsteq	r2, r1, lsl #2
    d144:	3e400350 	mcrcc	3, 2, r0, cr0, cr0, {2}
    d148:	24110024 	ldrcs	r0, [r1], #-36	; 0x24
    d14c:	fc080044 	stc2	0, cr0, [r8], {68}	; 0x44
    d150:	48000009 	stmdami	r0, {r0, r3}
    d154:	12000003 	andne	r0, r0, #3
    d158:	31015101 	tstcc	r1, r1, lsl #2
    d15c:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    d160:	00243f40 	eoreq	r3, r4, r0, asr #30
    d164:	00443411 	subeq	r3, r4, r1, lsl r4
    d168:	0009fc08 	andeq	pc, r9, r8, lsl #24
    d16c:	00036200 	andeq	r6, r3, r0, lsl #4
    d170:	51011200 	mrspl	r1, R9_usr
    d174:	01123101 	tsteq	r2, r1, lsl #2
    d178:	40400350 	submi	r0, r0, r0, asr r3
    d17c:	42140024 	andsmi	r0, r4, #36	; 0x24
    d180:	fc080044 	stc2	0, cr0, [r8], {68}	; 0x44
    d184:	12000009 	andne	r0, r0, #9
    d188:	30015101 	andcc	r5, r1, r1, lsl #2
    d18c:	04150000 	ldreq	r0, [r5], #-0
    d190:	000001a6 	andeq	r0, r0, r6, lsr #3
    d194:	0012110f 	andseq	r1, r2, pc, lsl #2
    d198:	4c8c0100 	stfmis	f0, [ip], {0}
    d19c:	88080044 	stmdahi	r8, {r2, r6}
    d1a0:	01000000 	mrseq	r0, (UNDEF: 0)
    d1a4:	0004159c 	muleq	r4, ip, r5
    d1a8:	42241000 	eormi	r1, r4, #0
    d1ac:	8c010000 	stchi	0, cr0, [r1], {-0}
    d1b0:	00000372 	andeq	r0, r0, r2, ror r3
    d1b4:	000057a0 	andeq	r5, r0, r0, lsr #15
    d1b8:	00422b10 	subeq	r2, r2, r0, lsl fp
    d1bc:	158c0100 	strne	r0, [ip, #256]	; 0x100
    d1c0:	cc000004 	stcgt	0, cr0, [r0], {4}
    d1c4:	16000057 			; <UNDEFINED> instruction: 0x16000057
    d1c8:	00002311 	andeq	r2, r0, r1, lsl r3
    d1cc:	00418e01 	subeq	r8, r1, r1, lsl #28
    d1d0:	57f80000 	ldrbpl	r0, [r8, r0]!
    d1d4:	3e160000 	cdpcc	0, 1, cr0, cr6, cr0, {0}
    d1d8:	01000041 	tsteq	r0, r1, asr #32
    d1dc:	0000418e 	andeq	r4, r0, lr, lsl #3
    d1e0:	0058e500 	subseq	lr, r8, r0, lsl #10
    d1e4:	40991600 	addsmi	r1, r9, r0, lsl #12
    d1e8:	8f010000 	svchi	0x00010000
    d1ec:	00000041 	andeq	r0, r0, r1, asr #32
    d1f0:	0000595c 	andeq	r5, r0, ip, asr r9
    d1f4:	0042b116 	subeq	fp, r2, r6, lsl r1
    d1f8:	41900100 	orrsmi	r0, r0, r0, lsl #2
    d1fc:	d5000000 	strle	r0, [r0, #-0]
    d200:	16000059 			; <UNDEFINED> instruction: 0x16000059
    d204:	000041d4 	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    d208:	00419101 	subeq	r9, r1, r1, lsl #2
    d20c:	57a00000 	strpl	r0, [r0, r0]!
    d210:	df170000 	svcle	0x00170000
    d214:	01000041 	tsteq	r0, r1, asr #32
    d218:	00029792 	muleq	r2, r2, r7
    d21c:	5c910200 	lfmpl	f0, 4, [r1], {0}
    d220:	00449218 	subeq	r9, r4, r8, lsl r2
    d224:	000a1308 	andeq	r1, sl, r8, lsl #6
    d228:	50011200 	andpl	r1, r1, r0, lsl #4
    d22c:	005c9102 	subseq	r9, ip, r2, lsl #2
    d230:	03041500 	movweq	r1, #17664	; 0x4500
    d234:	0f000002 	svceq	0x00000002
    d238:	00001459 	andeq	r1, r0, r9, asr r4
    d23c:	44d4e801 	ldrbmi	lr, [r4], #2049	; 0x801
    d240:	00160800 	andseq	r0, r6, r0, lsl #16
    d244:	9c010000 	stcls	0, cr0, [r1], {-0}
    d248:	0000043e 	andeq	r0, r0, lr, lsr r4
    d24c:	00422b19 	subeq	r2, r2, r9, lsl fp
    d250:	15e80100 	strbne	r0, [r8, #256]!	; 0x100
    d254:	01000004 	tsteq	r0, r4
    d258:	ed0f0050 	stc	0, cr0, [pc, #-320]	; d120 <__Stack_Size+0xcd20>
    d25c:	01000042 	tsteq	r0, r2, asr #32
    d260:	0044eaff 	strdeq	lr, [r4], #-175	; 0xffffff51
    d264:	00002008 	andeq	r2, r0, r8
    d268:	809c0100 	addshi	r0, ip, r0, lsl #2
    d26c:	19000004 	stmdbne	r0, {r2}
    d270:	00004224 	andeq	r4, r0, r4, lsr #4
    d274:	0372ff01 	cmneq	r2, #1, 30	; <UNPREDICTABLE>
    d278:	50010000 	andpl	r0, r1, r0
    d27c:	00419b10 	subeq	r9, r1, r0, lsl fp
    d280:	80ff0100 	rscshi	r0, pc, r0, lsl #2
    d284:	73000004 	movwvc	r0, #4
    d288:	1a00005a 	bne	d3f8 <__Stack_Size+0xcff8>
    d28c:	00002311 	andeq	r2, r0, r1, lsl r3
    d290:	41010101 	tstmi	r1, r1, lsl #2
    d294:	94000000 	strls	r0, [r0], #-0
    d298:	0000005a 	andeq	r0, r0, sl, asr r0
    d29c:	02470415 	subeq	r0, r7, #352321536	; 0x15000000
    d2a0:	be1b0000 	cdplt	0, 1, cr0, cr11, cr0, {0}
    d2a4:	01000041 	tsteq	r0, r1, asr #32
    d2a8:	450a0123 	strmi	r0, [sl, #-291]	; 0x123
    d2ac:	000c0800 	andeq	r0, ip, r0, lsl #16
    d2b0:	9c010000 	stcls	0, cr0, [r1], {-0}
    d2b4:	000004ab 	andeq	r0, r0, fp, lsr #9
    d2b8:	00419b1c 	subeq	r9, r1, ip, lsl fp
    d2bc:	01230100 			; <UNDEFINED> instruction: 0x01230100
    d2c0:	00000480 	andeq	r0, r0, r0, lsl #9
    d2c4:	1b005001 	blne	212d0 <__Stack_Size+0x20ed0>
    d2c8:	00001164 	andeq	r1, r0, r4, ror #2
    d2cc:	16013701 	strne	r3, [r1], -r1, lsl #14
    d2d0:	18080045 	stmdane	r8, {r0, r2, r6}
    d2d4:	01000000 	mrseq	r0, (UNDEF: 0)
    d2d8:	0004de9c 	muleq	r4, ip, lr
    d2dc:	42241c00 	eormi	r1, r4, #0, 24
    d2e0:	37010000 	strcc	r0, [r1, -r0]
    d2e4:	00037201 	andeq	r7, r3, r1, lsl #4
    d2e8:	1c500100 	ldfnee	f0, [r0], {-0}
    d2ec:	00001124 	andeq	r1, r0, r4, lsr #2
    d2f0:	d6013701 	strle	r3, [r1], -r1, lsl #14
    d2f4:	01000000 	mrseq	r0, (UNDEF: 0)
    d2f8:	c41b0051 	ldrgt	r0, [fp], #-81	; 0x51
    d2fc:	0100000f 	tsteq	r0, pc
    d300:	452e0162 	strmi	r0, [lr, #-354]!	; 0x162
    d304:	00320800 	eorseq	r0, r2, r0, lsl #16
    d308:	9c010000 	stcls	0, cr0, [r1], {-0}
    d30c:	00000563 	andeq	r0, r0, r3, ror #10
    d310:	0042241d 	subeq	r2, r2, sp, lsl r4
    d314:	01620100 	cmneq	r2, r0, lsl #2
    d318:	00000372 	andeq	r0, r0, r2, ror r3
    d31c:	00005ace 	andeq	r5, r0, lr, asr #21
    d320:	0041261d 	subeq	r2, r1, sp, lsl r6
    d324:	01620100 	cmneq	r2, r0, lsl #2
    d328:	00000053 	andeq	r0, r0, r3, asr r0
    d32c:	00005b07 	andeq	r5, r0, r7, lsl #22
    d330:	0011241d 	andseq	r2, r1, sp, lsl r4
    d334:	01620100 	cmneq	r2, r0, lsl #2
    d338:	000000d6 	ldrdeq	r0, [r0], -r6
    d33c:	00005b28 	andeq	r5, r0, r8, lsr #22
    d340:	00435d1a 	subeq	r5, r3, sl, lsl sp
    d344:	01640100 	cmneq	r4, r0, lsl #2
    d348:	00000041 	andeq	r0, r0, r1, asr #32
    d34c:	00005b62 	andeq	r5, r0, r2, ror #22
    d350:	00424b1a 	subeq	r4, r2, sl, lsl fp
    d354:	01640100 	cmneq	r4, r0, lsl #2
    d358:	00000041 	andeq	r0, r0, r1, asr #32
    d35c:	00005b86 	andeq	r5, r0, r6, lsl #23
    d360:	0024fb1a 	eoreq	pc, r4, sl, lsl fp	; <UNPREDICTABLE>
    d364:	01640100 	cmneq	r4, r0, lsl #2
    d368:	00000041 	andeq	r0, r0, r1, asr #32
    d36c:	00005bc1 	andeq	r5, r0, r1, asr #23
    d370:	0041d41e 	subeq	sp, r1, lr, lsl r4
    d374:	01650100 	cmneq	r5, r0, lsl #2
    d378:	00000041 	andeq	r0, r0, r1, asr #32
    d37c:	1b005001 	blne	21388 <__Stack_Size+0x20f88>
    d380:	00004119 	andeq	r4, r0, r9, lsl r1
    d384:	60019d01 	andvs	r9, r1, r1, lsl #26
    d388:	12080045 	andne	r0, r8, #69	; 0x45
    d38c:	01000000 	mrseq	r0, (UNDEF: 0)
    d390:	0005a69c 	muleq	r5, ip, r6
    d394:	42241c00 	eormi	r1, r4, #0, 24
    d398:	9d010000 	stcls	0, cr0, [r1, #-0]
    d39c:	00037201 	andeq	r7, r3, r1, lsl #4
    d3a0:	1d500100 	ldfnee	f0, [r0, #-0]
    d3a4:	000041b1 			; <UNDEFINED> instruction: 0x000041b1
    d3a8:	53019d01 	movwpl	r9, #7425	; 0x1d01
    d3ac:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    d3b0:	1c00005c 	stcne	0, cr0, [r0], {92}	; 0x5c
    d3b4:	00001124 	andeq	r1, r0, r4, lsr #2
    d3b8:	d6019d01 	strle	r9, [r1], -r1, lsl #26
    d3bc:	01000000 	mrseq	r0, (UNDEF: 0)
    d3c0:	f01b0052 			; <UNDEFINED> instruction: 0xf01b0052
    d3c4:	01000041 	tsteq	r0, r1, asr #32
    d3c8:	457201bc 	ldrbmi	r0, [r2, #-444]!	; 0x1bc
    d3cc:	00160800 	andseq	r0, r6, r0, lsl #16
    d3d0:	9c010000 	stcls	0, cr0, [r1], {-0}
    d3d4:	000005db 	ldrdeq	r0, [r0], -fp
    d3d8:	0042241c 	subeq	r2, r2, ip, lsl r4
    d3dc:	01bc0100 			; <UNDEFINED> instruction: 0x01bc0100
    d3e0:	00000372 	andeq	r0, r0, r2, ror r3
    d3e4:	3c1d5001 	ldccc	0, cr5, [sp], {1}
    d3e8:	01000042 	tsteq	r0, r2, asr #32
    d3ec:	006501bc 	strhteq	r0, [r5], #-28	; 0xffffffe4
    d3f0:	5c430000 	marpl	acc0, r0, r3
    d3f4:	1b000000 	blne	d3fc <__Stack_Size+0xcffc>
    d3f8:	000042fd 	strdeq	r4, [r0], -sp
    d3fc:	8801d501 	stmdahi	r1, {r0, r8, sl, ip, lr, pc}
    d400:	16080045 	strne	r0, [r8], -r5, asr #32
    d404:	01000000 	mrseq	r0, (UNDEF: 0)
    d408:	0006109c 	muleq	r6, ip, r0
    d40c:	42241c00 	eormi	r1, r4, #0, 24
    d410:	d5010000 	strle	r0, [r1, #-0]
    d414:	00037201 	andeq	r7, r3, r1, lsl #4
    d418:	1d500100 	ldfnee	f0, [r0, #-0]
    d41c:	0000410c 	andeq	r4, r0, ip, lsl #2
    d420:	5301d501 	movwpl	sp, #5377	; 0x1501
    d424:	64000000 	strvs	r0, [r0], #-0
    d428:	0000005c 	andeq	r0, r0, ip, asr r0
    d42c:	00427e1b 	subeq	r7, r2, fp, lsl lr
    d430:	01ea0100 	mvneq	r0, r0, lsl #2
    d434:	0800459e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, sl, lr}
    d438:	00000018 	andeq	r0, r0, r8, lsl r0
    d43c:	06439c01 	strbeq	r9, [r3], -r1, lsl #24
    d440:	241c0000 	ldrcs	r0, [ip], #-0
    d444:	01000042 	tsteq	r0, r2, asr #32
    d448:	037201ea 	cmneq	r2, #-2147483590	; 0x8000003a
    d44c:	50010000 	andpl	r0, r1, r0
    d450:	0011241c 	andseq	r2, r1, ip, lsl r4
    d454:	01ea0100 	mvneq	r0, r0, lsl #2
    d458:	000000d6 	ldrdeq	r0, [r0], -r6
    d45c:	1b005101 	blne	21868 <__Stack_Size+0x21468>
    d460:	0000416f 	andeq	r4, r0, pc, ror #2
    d464:	b6020a01 	strlt	r0, [r2], -r1, lsl #20
    d468:	16080045 	strne	r0, [r8], -r5, asr #32
    d46c:	01000000 	mrseq	r0, (UNDEF: 0)
    d470:	0006789c 	muleq	r6, ip, r8
    d474:	42241c00 	eormi	r1, r4, #0, 24
    d478:	0a010000 	beq	4d480 <__Stack_Size+0x4d080>
    d47c:	00037202 	andeq	r7, r3, r2, lsl #4
    d480:	1d500100 	ldfnee	f0, [r0, #-0]
    d484:	000040c6 	andeq	r4, r0, r6, asr #1
    d488:	53020a01 	movwpl	r0, #10753	; 0x2a01
    d48c:	85000000 	strhi	r0, [r0, #-0]
    d490:	0000005c 	andeq	r0, r0, ip, asr r0
    d494:	0042a41b 	subeq	sl, r2, fp, lsl r4
    d498:	021f0100 	andseq	r0, pc, #0, 2
    d49c:	080045cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sl, lr}
    d4a0:	00000018 	andeq	r0, r0, r8, lsl r0
    d4a4:	06ab9c01 	strteq	r9, [fp], r1, lsl #24
    d4a8:	241c0000 	ldrcs	r0, [ip], #-0
    d4ac:	01000042 	tsteq	r0, r2, asr #32
    d4b0:	0372021f 	cmneq	r2, #-268435455	; 0xf0000001
    d4b4:	50010000 	andpl	r0, r1, r0
    d4b8:	0011241c 	andseq	r2, r1, ip, lsl r4
    d4bc:	021f0100 	andseq	r0, pc, #0, 2
    d4c0:	000000d6 	ldrdeq	r0, [r0], -r6
    d4c4:	1b005101 	blne	218d0 <__Stack_Size+0x214d0>
    d4c8:	00000d68 	andeq	r0, r0, r8, ror #26
    d4cc:	e4023b01 	str	r3, [r2], #-2817	; 0xb01
    d4d0:	08080045 	stmdaeq	r8, {r0, r2, r6}
    d4d4:	01000000 	mrseq	r0, (UNDEF: 0)
    d4d8:	0006e09c 	muleq	r6, ip, r0
    d4dc:	42241c00 	eormi	r1, r4, #0, 24
    d4e0:	3b010000 	blcc	4d4e8 <__Stack_Size+0x4d0e8>
    d4e4:	00037202 	andeq	r7, r3, r2, lsl #4
    d4e8:	1d500100 	ldfnee	f0, [r0, #-0]
    d4ec:	00000a55 	andeq	r0, r0, r5, asr sl
    d4f0:	53023b01 	movwpl	r3, #11009	; 0x2b01
    d4f4:	a6000000 	strge	r0, [r0], -r0
    d4f8:	0000005c 	andeq	r0, r0, ip, asr r0
    d4fc:	001d211f 	andseq	r2, sp, pc, lsl r1
    d500:	024e0100 	subeq	r0, lr, #0, 2
    d504:	00000053 	andeq	r0, r0, r3, asr r0
    d508:	080045ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, lr}
    d50c:	00000008 	andeq	r0, r0, r8
    d510:	070b9c01 	streq	r9, [fp, -r1, lsl #24]
    d514:	241d0000 	ldrcs	r0, [sp], #-0
    d518:	01000042 	tsteq	r0, r2, asr #32
    d51c:	0372024e 	cmneq	r2, #-536870908	; 0xe0000004
    d520:	5cc70000 	stclpl	0, cr0, [r7], {0}
    d524:	1b000000 	blne	d52c <__Stack_Size+0xd12c>
    d528:	00004214 	andeq	r4, r0, r4, lsl r2
    d52c:	f4026001 	vst4.8	{d6-d9}, [r2], r1
    d530:	0c080045 	stceq	0, cr0, [r8], {69}	; 0x45
    d534:	01000000 	mrseq	r0, (UNDEF: 0)
    d538:	0007309c 	muleq	r7, ip, r0
    d53c:	42241c00 	eormi	r1, r4, #0, 24
    d540:	60010000 	andvs	r0, r1, r0
    d544:	00037202 	andeq	r7, r3, r2, lsl #4
    d548:	00500100 	subseq	r0, r0, r0, lsl #2
    d54c:	0042011b 	subeq	r0, r2, fp, lsl r1
    d550:	02730100 	rsbseq	r0, r3, #0, 2
    d554:	08004600 	stmdaeq	r0, {r9, sl, lr}
    d558:	00000012 	andeq	r0, r0, r2, lsl r0
    d55c:	07659c01 	strbeq	r9, [r5, -r1, lsl #24]!
    d560:	241c0000 	ldrcs	r0, [ip], #-0
    d564:	01000042 	tsteq	r0, r2, asr #32
    d568:	03720273 	cmneq	r2, #805306375	; 0x30000007
    d56c:	50010000 	andpl	r0, r1, r0
    d570:	00415f1d 	subeq	r5, r1, sp, lsl pc
    d574:	02730100 	rsbseq	r0, r3, #0, 2
    d578:	00000065 	andeq	r0, r0, r5, rrx
    d57c:	00005ce8 	andeq	r5, r0, r8, ror #25
    d580:	40b31b00 	adcsmi	r1, r3, r0, lsl #22
    d584:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    d588:	00461202 	subeq	r1, r6, r2, lsl #4
    d58c:	00001208 	andeq	r1, r0, r8, lsl #4
    d590:	9a9c0100 	bls	fe70d998 <SCS_BASE+0x1e6ff998>
    d594:	1c000007 	stcne	0, cr0, [r0], {7}
    d598:	00004224 	andeq	r4, r0, r4, lsr #4
    d59c:	72028901 	andvc	r8, r2, #16384	; 0x4000
    d5a0:	01000003 	tsteq	r0, r3
    d5a4:	43101d50 	tstmi	r0, #80, 26	; 0x1400
    d5a8:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    d5ac:	00006502 	andeq	r6, r0, r2, lsl #10
    d5b0:	005d0900 	subseq	r0, sp, r0, lsl #18
    d5b4:	da1b0000 	ble	6cd5bc <__Stack_Size+0x6cd1bc>
    d5b8:	01000042 	tsteq	r0, r2, asr #32
    d5bc:	4624029f 			; <UNDEFINED> instruction: 0x4624029f
    d5c0:	00180800 	andseq	r0, r8, r0, lsl #16
    d5c4:	9c010000 	stcls	0, cr0, [r1], {-0}
    d5c8:	000007cd 	andeq	r0, r0, sp, asr #15
    d5cc:	0042241c 	subeq	r2, r2, ip, lsl r4
    d5d0:	029f0100 	addseq	r0, pc, #0, 2
    d5d4:	00000372 	andeq	r0, r0, r2, ror r3
    d5d8:	241c5001 	ldrcs	r5, [ip], #-1
    d5dc:	01000011 	tsteq	r0, r1, lsl r0
    d5e0:	00d6029f 	smullseq	r0, r6, pc, r2	; <UNPREDICTABLE>
    d5e4:	51010000 	mrspl	r0, (UNDEF: 1)
    d5e8:	42c31b00 	sbcmi	r1, r3, #0, 22
    d5ec:	bc010000 	stclt	0, cr0, [r1], {-0}
    d5f0:	00463c02 	subeq	r3, r6, r2, lsl #24
    d5f4:	00001808 	andeq	r1, r0, r8, lsl #16
    d5f8:	009c0100 	addseq	r0, ip, r0, lsl #2
    d5fc:	1c000008 	stcne	0, cr0, [r0], {8}
    d600:	00004224 	andeq	r4, r0, r4, lsr #4
    d604:	7202bc01 	andvc	fp, r2, #256	; 0x100
    d608:	01000003 	tsteq	r0, r3
    d60c:	11241c50 			; <UNDEFINED> instruction: 0x11241c50
    d610:	bc010000 	stclt	0, cr0, [r1], {-0}
    d614:	0000d602 	andeq	sp, r0, r2, lsl #12
    d618:	00510100 	subseq	r0, r1, r0, lsl #2
    d61c:	0040f81b 	subeq	pc, r0, fp, lsl r8	; <UNPREDICTABLE>
    d620:	02d90100 	sbcseq	r0, r9, #0, 2
    d624:	08004654 	stmdaeq	r0, {r2, r4, r6, r9, sl, lr}
    d628:	00000018 	andeq	r0, r0, r8, lsl r0
    d62c:	08339c01 	ldmdaeq	r3!, {r0, sl, fp, ip, pc}
    d630:	241c0000 	ldrcs	r0, [ip], #-0
    d634:	01000042 	tsteq	r0, r2, asr #32
    d638:	037202d9 	cmneq	r2, #-1879048179	; 0x9000000d
    d63c:	50010000 	andpl	r0, r1, r0
    d640:	0011241c 	andseq	r2, r1, ip, lsl r4
    d644:	02d90100 	sbcseq	r0, r9, #0, 2
    d648:	000000d6 	ldrdeq	r0, [r0], -r6
    d64c:	1b005101 	blne	21a58 <__Stack_Size+0x21658>
    d650:	00004261 	andeq	r4, r0, r1, ror #4
    d654:	6c02f801 	stcvs	8, cr15, [r2], {1}
    d658:	16080046 	strne	r0, [r8], -r6, asr #32
    d65c:	01000000 	mrseq	r0, (UNDEF: 0)
    d660:	0008689c 	muleq	r8, ip, r8
    d664:	42241c00 	eormi	r1, r4, #0, 24
    d668:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    d66c:	00037202 	andeq	r7, r3, r2, lsl #4
    d670:	1d500100 	ldfnee	f0, [r0, #-0]
    d674:	0000412f 	andeq	r4, r0, pc, lsr #2
    d678:	5302f801 	movwpl	pc, #10241	; 0x2801	; <UNPREDICTABLE>
    d67c:	2a000000 	bcs	d684 <__Stack_Size+0xd284>
    d680:	0000005d 	andeq	r0, r0, sp, asr r0
    d684:	0042961b 	subeq	r9, r2, fp, lsl r6
    d688:	030d0100 	movweq	r0, #53504	; 0xd100
    d68c:	08004682 	stmdaeq	r0, {r1, r7, r9, sl, lr}
    d690:	00000018 	andeq	r0, r0, r8, lsl r0
    d694:	089b9c01 	ldmeq	fp, {r0, sl, fp, ip, pc}
    d698:	241c0000 	ldrcs	r0, [ip], #-0
    d69c:	01000042 	tsteq	r0, r2, asr #32
    d6a0:	0372030d 	cmneq	r2, #872415232	; 0x34000000
    d6a4:	50010000 	andpl	r0, r1, r0
    d6a8:	0011241c 	andseq	r2, r1, ip, lsl r4
    d6ac:	030d0100 	movweq	r0, #53504	; 0xd100
    d6b0:	000000d6 	ldrdeq	r0, [r0], -r6
    d6b4:	1f005101 	svcne	0x00005101
    d6b8:	00001d0d 	andeq	r1, r0, sp, lsl #26
    d6bc:	ab033501 	blge	daac8 <__Stack_Size+0xda6c8>
    d6c0:	9a000000 	bls	d6c8 <__Stack_Size+0xd2c8>
    d6c4:	0c080046 	stceq	0, cr0, [r8], {70}	; 0x46
    d6c8:	01000000 	mrseq	r0, (UNDEF: 0)
    d6cc:	0008e49c 	muleq	r8, ip, r4
    d6d0:	42241d00 	eormi	r1, r4, #0, 26
    d6d4:	35010000 	strcc	r0, [r1, #-0]
    d6d8:	00037203 	andeq	r7, r3, r3, lsl #4
    d6dc:	005d4b00 	subseq	r4, sp, r0, lsl #22
    d6e0:	41901c00 	orrsmi	r1, r0, r0, lsl #24
    d6e4:	35010000 	strcc	r0, [r1, #-0]
    d6e8:	00005303 	andeq	r5, r0, r3, lsl #6
    d6ec:	1a510100 	bne	144daf4 <__Stack_Size+0x144d6f4>
    d6f0:	0000241c 	andeq	r2, r0, ip, lsl r4
    d6f4:	ab033701 	blge	db300 <__Stack_Size+0xdaf00>
    d6f8:	6c000000 	stcvs	0, cr0, [r0], {-0}
    d6fc:	0000005d 	andeq	r0, r0, sp, asr r0
    d700:	0042511b 	subeq	r5, r2, fp, lsl r1
    d704:	03690100 	cmneq	r9, #0, 2
    d708:	080046a6 	stmdaeq	r0, {r1, r2, r5, r7, r9, sl, lr}
    d70c:	00000008 	andeq	r0, r0, r8
    d710:	09199c01 	ldmdbeq	r9, {r0, sl, fp, ip, pc}
    d714:	241c0000 	ldrcs	r0, [ip], #-0
    d718:	01000042 	tsteq	r0, r2, asr #32
    d71c:	03720369 	cmneq	r2, #-1543503871	; 0xa4000001
    d720:	50010000 	andpl	r0, r1, r0
    d724:	0041901d 	subeq	r9, r1, sp, lsl r0
    d728:	03690100 	cmneq	r9, #0, 2
    d72c:	00000053 	andeq	r0, r0, r3, asr r0
    d730:	00005d94 	muleq	r0, r4, sp
    d734:	1ce31f00 	stclne	15, cr1, [r3]
    d738:	8a010000 	bhi	4d740 <__Stack_Size+0x4d340>
    d73c:	0000b603 	andeq	fp, r0, r3, lsl #12
    d740:	0046ae00 	subeq	sl, r6, r0, lsl #28
    d744:	00003e08 	andeq	r3, r0, r8, lsl #28
    d748:	949c0100 	ldrls	r0, [ip], #256	; 0x100
    d74c:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
    d750:	00004224 	andeq	r4, r0, r4, lsr #4
    d754:	72038a01 	andvc	r8, r3, #4096	; 0x1000
    d758:	b5000003 	strlt	r0, [r0, #-3]
    d75c:	1d00005d 	stcne	0, cr0, [r0, #-372]	; 0xfffffe8c
    d760:	00004126 	andeq	r4, r0, r6, lsr #2
    d764:	53038a01 	movwpl	r8, #14849	; 0x3a01
    d768:	ef000000 	svc	0x00000000
    d76c:	1a00005d 	bne	d8e8 <__Stack_Size+0xd4e8>
    d770:	0000424a 	andeq	r4, r0, sl, asr #4
    d774:	41038c01 	tstmi	r3, r1, lsl #24
    d778:	1b000000 	blne	d780 <__Stack_Size+0xd380>
    d77c:	1a00005e 	bne	d8fc <__Stack_Size+0xd4fc>
    d780:	000024fb 	strdeq	r2, [r0], -fp
    d784:	41038c01 	tstmi	r3, r1, lsl #24
    d788:	99000000 	stmdbls	r0, {}	; <UNPREDICTABLE>
    d78c:	1a00005e 	bne	d90c <__Stack_Size+0xd50c>
    d790:	0000435d 	andeq	r4, r0, sp, asr r3
    d794:	41038c01 	tstmi	r3, r1, lsl #24
    d798:	e1000000 	mrs	r0, (UNDEF: 0)
    d79c:	1a00005e 	bne	d91c <__Stack_Size+0xd51c>
    d7a0:	0000241c 	andeq	r2, r0, ip, lsl r4
    d7a4:	b6038d01 	strlt	r8, [r3], -r1, lsl #26
    d7a8:	05000000 	streq	r0, [r0, #-0]
    d7ac:	0000005f 	andeq	r0, r0, pc, asr r0
    d7b0:	0041471b 	subeq	r4, r1, fp, lsl r7
    d7b4:	03da0100 	bicseq	r0, sl, #0, 2
    d7b8:	080046ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, lr}
    d7bc:	0000000e 	andeq	r0, r0, lr
    d7c0:	09e59c01 	stmibeq	r5!, {r0, sl, fp, ip, pc}^
    d7c4:	241c0000 	ldrcs	r0, [ip], #-0
    d7c8:	01000042 	tsteq	r0, r2, asr #32
    d7cc:	037203da 	cmneq	r2, #1744830467	; 0x68000003
    d7d0:	50010000 	andpl	r0, r1, r0
    d7d4:	0041261d 	subeq	r2, r1, sp, lsl r6
    d7d8:	03da0100 	bicseq	r0, sl, #0, 2
    d7dc:	00000053 	andeq	r0, r0, r3, asr r0
    d7e0:	00005f24 	andeq	r5, r0, r4, lsr #30
    d7e4:	00424a1a 	subeq	r4, r2, sl, lsl sl
    d7e8:	03dc0100 	bicseq	r0, ip, #0, 2
    d7ec:	00000053 	andeq	r0, r0, r3, asr r0
    d7f0:	00005f45 	andeq	r5, r0, r5, asr #30
    d7f4:	0024fb20 	eoreq	pc, r4, r0, lsr #22
    d7f8:	03dc0100 	bicseq	r0, ip, #0, 2
    d7fc:	00000053 	andeq	r0, r0, r3, asr r0
    d800:	23f52100 	mvnscs	r2, #0, 2
    d804:	14050000 	strne	r0, [r5], #-0
    d808:	0009fc01 	andeq	pc, r9, r1, lsl #24
    d80c:	00412200 	subeq	r2, r1, r0, lsl #4
    d810:	d6220000 	strtle	r0, [r2], -r0
    d814:	00000000 	andeq	r0, r0, r0
    d818:	0031c321 	eorseq	ip, r1, r1, lsr #6
    d81c:	01150500 	tsteq	r5, r0, lsl #10
    d820:	00000a13 	andeq	r0, r0, r3, lsl sl
    d824:	00004122 	andeq	r4, r0, r2, lsr #2
    d828:	00d62200 	sbcseq	r2, r6, r0, lsl #4
    d82c:	21000000 	mrscs	r0, (UNDEF: 0)
    d830:	00003441 	andeq	r3, r0, r1, asr #8
    d834:	25011005 	strcs	r1, [r1, #-5]
    d838:	2200000a 	andcs	r0, r0, #10
    d83c:	00000a25 	andeq	r0, r0, r5, lsr #20
    d840:	97041500 	strls	r1, [r4, -r0, lsl #10]
    d844:	00000002 	andeq	r0, r0, r2
    d848:	000000b5 	strheq	r0, [r0], -r5
    d84c:	2ec50002 	cdpcs	0, 12, cr0, cr5, cr2, {0}
    d850:	01040000 	mrseq	r0, (UNDEF: 4)
    d854:	00002a06 	andeq	r2, r0, r6, lsl #20
    d858:	080046fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, lr}
    d85c:	0800476a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, sl, lr}
    d860:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    d864:	30316632 	eorscc	r6, r1, r2, lsr r6
    d868:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    d86c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    d870:	6f632f63 	svcvs	0x00632f63
    d874:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
    d878:	6d5f336d 	ldclvs	3, cr3, [pc, #-436]	; d6cc <__Stack_Size+0xd2cc>
    d87c:	6f726361 	svcvs	0x00726361
    d880:	2f00732e 	svccs	0x0000732e
    d884:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xf68
    d888:	7261702f 	rsbvc	r7, r1, #47	; 0x2f
    d88c:	656c6c61 	strbvs	r6, [ip, #-3169]!	; 0xc61
    d890:	442f736c 	strtmi	r7, [pc], #-876	; d898 <__Stack_Size+0xd498>
    d894:	746b7365 	strbtvc	r7, [fp], #-869	; 0x365
    d898:	502f706f 	eorpl	r7, pc, pc, rrx
    d89c:	6c617261 	sfmvs	f7, 2, [r1], #-388	; 0xfffffe7c
    d8a0:	736c656c 	cmnvc	ip, #108, 10	; 0x1b000000
    d8a4:	61685320 	cmnvs	r8, r0, lsr #6
    d8a8:	20646572 	rsbcs	r6, r4, r2, ror r5
    d8ac:	646c6f46 	strbtvs	r6, [ip], #-3910	; 0xf46
    d8b0:	2f737265 	svccs	0x00737265
    d8b4:	656d6f48 	strbvs	r6, [sp, #-3912]!	; 0xf48
    d8b8:	636f442f 	cmnvs	pc, #788529152	; 0x2f000000
    d8bc:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
    d8c0:	412f7374 			; <UNDEFINED> instruction: 0x412f7374
    d8c4:	746f6272 	strbtvc	r6, [pc], #-626	; d8cc <__Stack_Size+0xd4cc>
    d8c8:	72507869 	subsvc	r7, r0, #6881280	; 0x690000
    d8cc:	6f732f6f 	svcvs	0x00732f6f
    d8d0:	61777466 	cmnvs	r7, r6, ror #8
    d8d4:	612f6572 			; <UNDEFINED> instruction: 0x612f6572
    d8d8:	746f6272 	strbtvc	r6, [pc], #-626	; d8e0 <__Stack_Size+0xd4e0>
    d8dc:	72707869 	rsbsvc	r7, r0, #6881280	; 0x690000
    d8e0:	6d635f6f 	stclvs	15, cr5, [r3, #-444]!	; 0xfffffe44
    d8e4:	5f303337 	svcpl	0x00303337
    d8e8:	6d726966 	ldclvs	9, cr6, [r2, #-408]!	; 0xfffffe68
    d8ec:	65726177 	ldrbvs	r6, [r2, #-375]!	; 0x177
    d8f0:	554e4700 	strbpl	r4, [lr, #-1792]	; 0x700
    d8f4:	20534120 	subscs	r4, r3, r0, lsr #2
    d8f8:	34322e32 	ldrtcc	r2, [r2], #-3634	; 0xe32
    d8fc:	0100302e 	tsteq	r0, lr, lsr #32
    d900:	00010f80 	andeq	r0, r1, r0, lsl #31
    d904:	d9000400 	stmdble	r0, {sl}
    d908:	0400002e 	streq	r0, [r0], #-46	; 0x2e
    d90c:	0004b201 	andeq	fp, r4, r1, lsl #4
    d910:	43a00100 	movmi	r0, #0, 2
    d914:	06600000 	strbteq	r0, [r0], -r0
    d918:	476c0000 	strbmi	r0, [ip, -r0]!
    d91c:	00500800 	subseq	r0, r0, r0, lsl #16
    d920:	2aaa0000 	bcs	fea8d928 <SCS_BASE+0x1ea7f928>
    d924:	04020000 	streq	r0, [r2], #-0
    d928:	0005c105 	andeq	ip, r5, r5, lsl #2
    d92c:	05020200 	streq	r0, [r2, #-512]	; 0x200
    d930:	00000592 	muleq	r0, r2, r5
    d934:	f8060102 			; <UNDEFINED> instruction: 0xf8060102
    d938:	02000006 	andeq	r0, r0, #6
    d93c:	06230704 	strteq	r0, [r3], -r4, lsl #14
    d940:	02020000 	andeq	r0, r2, #0
    d944:	0007da07 	andeq	sp, r7, r7, lsl #20
    d948:	08010200 	stmdaeq	r1, {r9}
    d94c:	000006f6 	strdeq	r0, [r0], -r6
    d950:	1a070402 	bne	1ce960 <__Stack_Size+0x1ce560>
    d954:	03000006 	movweq	r0, #6
    d958:	00004375 	andeq	r4, r0, r5, ror r3
    d95c:	476c9101 	strbmi	r9, [ip, -r1, lsl #2]!
    d960:	00500800 	subseq	r0, r0, r0, lsl #16
    d964:	9c010000 	stcls	0, cr0, [r1], {-0}
    d968:	0000008f 	andeq	r0, r0, pc, lsl #1
    d96c:	0043d204 	subeq	sp, r3, r4, lsl #4
    d970:	8f930100 	svchi	0x00930100
    d974:	05000000 	streq	r0, [r0, #-0]
    d978:	00004383 	andeq	r4, r0, r3, lsl #7
    d97c:	008f9301 	addeq	r9, pc, r1, lsl #6
    d980:	5f6c0000 	svcpl	0x006c0000
    d984:	9e060000 	cdpls	0, 0, cr0, cr6, cr0, {0}
    d988:	00080047 	andeq	r0, r8, r7, asr #32
    d98c:	00000001 	andeq	r0, r0, r1
    d990:	003a0407 	eorseq	r0, sl, r7, lsl #8
    d994:	8b080000 	blhi	20d99c <__Stack_Size+0x20d59c>
    d998:	01000043 	tsteq	r0, r3, asr #32
    d99c:	00003a19 	andeq	r3, r0, r9, lsl sl
    d9a0:	436e0800 	cmnmi	lr, #0, 16
    d9a4:	1b010000 	blne	4d9ac <__Stack_Size+0x4d5ac>
    d9a8:	0000003a 	andeq	r0, r0, sl, lsr r0
    d9ac:	00439908 	subeq	r9, r3, r8, lsl #18
    d9b0:	3a1d0100 	bcc	74ddb8 <__Stack_Size+0x74d9b8>
    d9b4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    d9b8:	000043d9 	ldrdeq	r4, [r0], -r9
    d9bc:	003a2001 	eorseq	r2, sl, r1
    d9c0:	93080000 	movwls	r0, #32768	; 0x8000
    d9c4:	01000043 	tsteq	r0, r3, asr #32
    d9c8:	00003a22 	andeq	r3, r0, r2, lsr #20
    d9cc:	43660900 	cmnmi	r6, #0, 18
    d9d0:	25010000 	strcs	r0, [r1, #-0]
    d9d4:	0000e30a 	andeq	lr, r0, sl, lsl #6
    d9d8:	0000e300 	andeq	lr, r0, r0, lsl #6
    d9dc:	004f0b00 	subeq	r0, pc, r0, lsl #22
    d9e0:	004c0000 	subeq	r0, ip, r0
    d9e4:	00e90407 	rsceq	r0, r9, r7, lsl #8
    d9e8:	0d0c0000 	stceq	0, cr0, [ip, #-0]
    d9ec:	000043c5 	andeq	r4, r0, r5, asr #7
    d9f0:	00fb3901 	rscseq	r3, fp, r1, lsl #18
    d9f4:	03050000 	movweq	r0, #20480	; 0x5000
    d9f8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    d9fc:	0000d30e 	andeq	sp, r0, lr, lsl #6
    da00:	089a0f00 	ldmeq	sl, {r8, r9, sl, fp}
    da04:	2c010000 	stccs	0, cr0, [r1], {-0}
    da08:	0000010b 	andeq	r0, r0, fp, lsl #2
    da0c:	69050410 	stmdbvs	r5, {r4, sl}
    da10:	0000746e 	andeq	r7, r0, lr, ror #8

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	110e1b0e 	tstne	lr, lr, lsl #22
       c:	10061201 	andne	r1, r6, r1, lsl #4
      10:	02000017 	andeq	r0, r0, #23
      14:	0b0b0024 	bleq	2c00ac <__Stack_Size+0x2bfcac>
      18:	0e030b3e 	vmoveq.16	d3[0], r0
      1c:	16030000 	strne	r0, [r3], -r0
      20:	3a080300 	bcc	200c28 <__Stack_Size+0x200828>
      24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      28:	04000013 	streq	r0, [r0], #-19
      2c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
      30:	0b3b0b3a 	bleq	ec2d20 <__Stack_Size+0xec2920>
      34:	00001349 	andeq	r1, r0, r9, asr #6
      38:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
      3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
      40:	0b0b0104 	bleq	2c0458 <__Stack_Size+0x2c0058>
      44:	0b3b0b3a 	bleq	ec2d34 <__Stack_Size+0xec2934>
      48:	00001301 	andeq	r1, r0, r1, lsl #6
      4c:	03002807 	movweq	r2, #2055	; 0x807
      50:	000d1c0e 	andeq	r1, sp, lr, lsl #24
      54:	00280800 	eoreq	r0, r8, r0, lsl #16
      58:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
      5c:	13090000 	movwne	r0, #36864	; 0x9000
      60:	3a0b0b01 	bcc	2c2c6c <__Stack_Size+0x2c286c>
      64:	01053b0b 	tsteq	r5, fp, lsl #22
      68:	0a000013 	beq	bc <_Minimum_Stack_Size-0x44>
      6c:	0803000d 	stmdaeq	r3, {r0, r2, r3}
      70:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
      74:	0b381349 	bleq	e04da0 <__Stack_Size+0xe049a0>
      78:	0d0b0000 	stceq	0, cr0, [fp, #-0]
      7c:	3a0e0300 	bcc	380c84 <__Stack_Size+0x380884>
      80:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
      84:	000b3813 	andeq	r3, fp, r3, lsl r8
      88:	00160c00 	andseq	r0, r6, r0, lsl #24
      8c:	0b3a0e03 	bleq	e838a0 <__Stack_Size+0xe834a0>
      90:	1349053b 	movtne	r0, #38203	; 0x953b
      94:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
      98:	03193f00 	tsteq	r9, #0, 30
      9c:	3b0b3a0e 	blcc	2ce8dc <__Stack_Size+0x2ce4dc>
      a0:	1119270b 	tstne	r9, fp, lsl #14
      a4:	40061201 	andmi	r1, r6, r1, lsl #4
      a8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
      ac:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
      b0:	03193f01 	tsteq	r9, #1, 30
      b4:	3b0b3a0e 	blcc	2ce8f4 <__Stack_Size+0x2ce4f4>
      b8:	1119270b 	tstne	r9, fp, lsl #14
      bc:	40061201 	andmi	r1, r6, r1, lsl #4
      c0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
      c4:	00001301 	andeq	r1, r0, r1, lsl #6
      c8:	0182890f 	orreq	r8, r2, pc, lsl #18
      cc:	95011100 	strls	r1, [r1, #-256]	; 0x100
      d0:	13311942 	teqne	r1, #1081344	; 0x108000
      d4:	2e100000 	cdpcs	0, 1, cr0, cr0, cr0, {0}
      d8:	03193f00 	tsteq	r9, #0, 30
      dc:	3b0b3a0e 	blcc	2ce91c <__Stack_Size+0x2ce51c>
      e0:	11192705 	tstne	r9, r5, lsl #14
      e4:	40061201 	andmi	r1, r6, r1, lsl #4
      e8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
      ec:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
      f0:	03193f01 	tsteq	r9, #1, 30
      f4:	3b0b3a0e 	blcc	2ce934 <__Stack_Size+0x2ce534>
      f8:	11192705 	tstne	r9, r5, lsl #14
      fc:	40061201 	andmi	r1, r6, r1, lsl #4
     100:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     104:	00001301 	andeq	r1, r0, r1, lsl #6
     108:	03003412 	movweq	r3, #1042	; 0x412
     10c:	3b0b3a0e 	blcc	2ce94c <__Stack_Size+0x2ce54c>
     110:	02134905 	andseq	r4, r3, #81920	; 0x14000
     114:	13000018 	movwne	r0, #24
     118:	0111010b 	tsteq	r1, fp, lsl #2
     11c:	13010612 	movwne	r0, #5650	; 0x1612
     120:	2e140000 	cdpcs	0, 1, cr0, cr4, cr0, {0}
     124:	03193f01 	tsteq	r9, #1, 30
     128:	3b0b3a0e 	blcc	2ce968 <__Stack_Size+0x2ce568>
     12c:	3c134905 	ldccc	9, cr4, [r3], {5}
     130:	00130119 	andseq	r0, r3, r9, lsl r1
     134:	00181500 	andseq	r1, r8, r0, lsl #10
     138:	89160000 	ldmdbhi	r6, {}	; <UNPREDICTABLE>
     13c:	11000182 	smlabbne	r0, r2, r1, r0
     140:	00133101 	andseq	r3, r3, r1, lsl #2
     144:	82891700 	addhi	r1, r9, #0, 14
     148:	01110101 	tsteq	r1, r1, lsl #2
     14c:	13011331 	movwne	r1, #4913	; 0x1331
     150:	8a180000 	bhi	600158 <__Stack_Size+0x5ffd58>
     154:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     158:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     15c:	24190000 	ldrcs	r0, [r9], #-0
     160:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     164:	0008030b 	andeq	r0, r8, fp, lsl #6
     168:	01011a00 	tsteq	r1, r0, lsl #20
     16c:	13011349 	movwne	r1, #4937	; 0x1349
     170:	211b0000 	tstcs	fp, r0
     174:	1c000000 	stcne	0, cr0, [r0], {-0}
     178:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     17c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     180:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     184:	0000193c 	andeq	r1, r0, ip, lsr r9
     188:	0300341d 	movweq	r3, #1053	; 0x41d
     18c:	3b0b3a0e 	blcc	2ce9cc <__Stack_Size+0x2ce5cc>
     190:	3f13490b 	svccc	0x0013490b
     194:	00193c19 	andseq	r3, r9, r9, lsl ip
     198:	00341e00 	eorseq	r1, r4, r0, lsl #28
     19c:	0b3a0e03 	bleq	e839b0 <__Stack_Size+0xe835b0>
     1a0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     1a4:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     1a8:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
     1ac:	03193f00 	tsteq	r9, #0, 30
     1b0:	3b0b3a0e 	blcc	2ce9f0 <__Stack_Size+0x2ce5f0>
     1b4:	3c19270b 	ldccc	7, cr2, [r9], {11}
     1b8:	20000019 	andcs	r0, r0, r9, lsl r0
     1bc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     1c0:	0b3a0e03 	bleq	e839d4 <__Stack_Size+0xe835d4>
     1c4:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     1c8:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     1cc:	00001301 	andeq	r1, r0, r1, lsl #6
     1d0:	49000521 	stmdbmi	r0, {r0, r5, r8, sl}
     1d4:	22000013 	andcs	r0, r0, #19
     1d8:	0b0b000f 	bleq	2c021c <__Stack_Size+0x2bfe1c>
     1dc:	00001349 	andeq	r1, r0, r9, asr #6
     1e0:	3f012e23 	svccc	0x00012e23
     1e4:	3a0e0319 	bcc	380e50 <__Stack_Size+0x380a50>
     1e8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     1ec:	01193c19 	tsteq	r9, r9, lsl ip
     1f0:	24000013 	strcs	r0, [r0], #-19
     1f4:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     1f8:	0b3a0e03 	bleq	e83a0c <__Stack_Size+0xe8360c>
     1fc:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     200:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     204:	2e250000 	cdpcs	0, 2, cr0, cr5, cr0, {0}
     208:	03193f01 	tsteq	r9, #1, 30
     20c:	3b0b3a0e 	blcc	2cea4c <__Stack_Size+0x2ce64c>
     210:	3c19270b 	ldccc	7, cr2, [r9], {11}
     214:	00130119 	andseq	r0, r3, r9, lsl r1
     218:	11010000 	mrsne	r0, (UNDEF: 1)
     21c:	130e2501 	movwne	r2, #58625	; 0xe501
     220:	1b0e030b 	blne	380e54 <__Stack_Size+0x380a54>
     224:	1117550e 	tstne	r7, lr, lsl #10
     228:	00171001 	andseq	r1, r7, r1
     22c:	00240200 	eoreq	r0, r4, r0, lsl #4
     230:	0b3e0b0b 	bleq	f82e64 <__Stack_Size+0xf82a64>
     234:	00000e03 	andeq	r0, r0, r3, lsl #28
     238:	03001603 	movweq	r1, #1539	; 0x603
     23c:	3b0b3a08 	blcc	2cea64 <__Stack_Size+0x2ce664>
     240:	0013490b 	andseq	r4, r3, fp, lsl #18
     244:	01040400 	tsteq	r4, r0, lsl #8
     248:	0b3a0b0b 	bleq	e82e7c <__Stack_Size+0xe82a7c>
     24c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     250:	28050000 	stmdacs	r5, {}	; <UNPREDICTABLE>
     254:	1c080300 	stcne	3, cr0, [r8], {-0}
     258:	0600000d 	streq	r0, [r0], -sp
     25c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     260:	0b3b0b3a 	bleq	ec2f50 <__Stack_Size+0xec2b50>
     264:	00001349 	andeq	r1, r0, r9, asr #6
     268:	3f012e07 	svccc	0x00012e07
     26c:	3a0e0319 	bcc	380ed8 <__Stack_Size+0x380ad8>
     270:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     274:	11134919 	tstne	r3, r9, lsl r9
     278:	40061201 	andmi	r1, r6, r1, lsl #4
     27c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     280:	00001301 	andeq	r1, r0, r1, lsl #6
     284:	03003408 	movweq	r3, #1032	; 0x408
     288:	3b0b3a0e 	blcc	2ceac8 <__Stack_Size+0x2ce6c8>
     28c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     290:	09000017 	stmdbeq	r0, {r0, r1, r2, r4}
     294:	00018289 	andeq	r8, r1, r9, lsl #5
     298:	13310111 	teqne	r1, #1073741828	; 0x40000004
     29c:	890a0000 	stmdbhi	sl, {}	; <UNPREDICTABLE>
     2a0:	11010182 	smlabbne	r1, r2, r1, r0
     2a4:	01133101 	tsteq	r3, r1, lsl #2
     2a8:	0b000013 	bleq	2fc <_Minimum_Stack_Size+0x1fc>
     2ac:	0001828a 	andeq	r8, r1, sl, lsl #5
     2b0:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     2b4:	0c000018 	stceq	0, cr0, [r0], {24}
     2b8:	0b0b0024 	bleq	2c0350 <__Stack_Size+0x2bff50>
     2bc:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     2c0:	010d0000 	mrseq	r0, (UNDEF: 13)
     2c4:	01134901 	tsteq	r3, r1, lsl #18
     2c8:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     2cc:	00000021 	andeq	r0, r0, r1, lsr #32
     2d0:	0300340f 	movweq	r3, #1039	; 0x40f
     2d4:	3b0b3a0e 	blcc	2ceb14 <__Stack_Size+0x2ce714>
     2d8:	3f134905 	svccc	0x00134905
     2dc:	00193c19 	andseq	r3, r9, r9, lsl ip
     2e0:	00351000 	eorseq	r1, r5, r0
     2e4:	00001349 	andeq	r1, r0, r9, asr #6
     2e8:	3f002e11 	svccc	0x00002e11
     2ec:	3a0e0319 	bcc	380f58 <__Stack_Size+0x380b58>
     2f0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     2f4:	00193c19 	andseq	r3, r9, r9, lsl ip
     2f8:	012e1200 			; <UNDEFINED> instruction: 0x012e1200
     2fc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     300:	0b3b0b3a 	bleq	ec2ff0 <__Stack_Size+0xec2bf0>
     304:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     308:	00001301 	andeq	r1, r0, r1, lsl #6
     30c:	49000513 	stmdbmi	r0, {r0, r1, r4, r8, sl}
     310:	14000013 	strne	r0, [r0], #-19
     314:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     318:	0b3a0e03 	bleq	e83b2c <__Stack_Size+0xe8372c>
     31c:	193c053b 	ldmdbne	ip!, {r0, r1, r3, r4, r5, r8, sl}
     320:	00001301 	andeq	r1, r0, r1, lsl #6
     324:	00001815 	andeq	r1, r0, r5, lsl r8
     328:	002e1600 	eoreq	r1, lr, r0, lsl #12
     32c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     330:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     334:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     338:	01000000 	mrseq	r0, (UNDEF: 0)
     33c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     340:	0e030b13 	vmoveq.32	d3[0], r0
     344:	01110e1b 	tsteq	r1, fp, lsl lr
     348:	17100612 			; <UNDEFINED> instruction: 0x17100612
     34c:	24020000 	strcs	r0, [r2], #-0
     350:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     354:	000e030b 	andeq	r0, lr, fp, lsl #6
     358:	00160300 	andseq	r0, r6, r0, lsl #6
     35c:	0b3a0803 	bleq	e82370 <__Stack_Size+0xe81f70>
     360:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     364:	16040000 	strne	r0, [r4], -r0
     368:	3a0e0300 	bcc	380f70 <__Stack_Size+0x380b70>
     36c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     370:	05000013 	streq	r0, [r0, #-19]
     374:	13490035 	movtne	r0, #36917	; 0x9035
     378:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
     37c:	03193f01 	tsteq	r9, #1, 30
     380:	3b0b3a0e 	blcc	2cebc0 <__Stack_Size+0x2ce7c0>
     384:	1119270b 	tstne	r9, fp, lsl #14
     388:	40061201 	andmi	r1, r6, r1, lsl #4
     38c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     390:	00001301 	andeq	r1, r0, r1, lsl #6
     394:	03003407 	movweq	r3, #1031	; 0x407
     398:	3b0b3a0e 	blcc	2cebd8 <__Stack_Size+0x2ce7d8>
     39c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     3a0:	08000018 	stmdaeq	r0, {r3, r4}
     3a4:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
     3a8:	00001301 	andeq	r1, r0, r1, lsl #6
     3ac:	3f012e09 	svccc	0x00012e09
     3b0:	3a0e0319 	bcc	38101c <__Stack_Size+0x380c1c>
     3b4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     3b8:	01193c13 	tsteq	r9, r3, lsl ip
     3bc:	0a000013 	beq	410 <__Stack_Size+0x10>
     3c0:	00000018 	andeq	r0, r0, r8, lsl r0
     3c4:	11010b0b 	tstne	r1, fp, lsl #22
     3c8:	01061201 	tsteq	r6, r1, lsl #4
     3cc:	0c000013 	stceq	0, cr0, [r0], {19}
     3d0:	00018289 	andeq	r8, r1, r9, lsl #5
     3d4:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     3d8:	00133119 	andseq	r3, r3, r9, lsl r1
     3dc:	82890d00 	addhi	r0, r9, #0, 26
     3e0:	01110101 	tsteq	r1, r1, lsl #2
     3e4:	13011331 	movwne	r1, #4913	; 0x1331
     3e8:	8a0e0000 	bhi	3803f0 <__Stack_Size+0x37fff0>
     3ec:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     3f0:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     3f4:	890f0000 	stmdbhi	pc, {}	; <UNPREDICTABLE>
     3f8:	11000182 	smlabbne	r0, r2, r1, r0
     3fc:	00133101 	andseq	r3, r3, r1, lsl #2
     400:	00241000 	eoreq	r1, r4, r0
     404:	0b3e0b0b 	bleq	f83038 <__Stack_Size+0xf82c38>
     408:	00000803 	andeq	r0, r0, r3, lsl #16
     40c:	3f002e11 	svccc	0x00002e11
     410:	3a0e0319 	bcc	38107c <__Stack_Size+0x380c7c>
     414:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     418:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     41c:	97184006 	ldrls	r4, [r8, -r6]
     420:	00001942 	andeq	r1, r0, r2, asr #18
     424:	03003412 	movweq	r3, #1042	; 0x412
     428:	3b0b3a0e 	blcc	2cec68 <__Stack_Size+0x2ce868>
     42c:	3f134905 	svccc	0x00134905
     430:	00193c19 	andseq	r3, r9, r9, lsl ip
     434:	01011300 	mrseq	r1, SP_irq
     438:	13011349 	movwne	r1, #4937	; 0x1349
     43c:	21140000 	tstcs	r4, r0
     440:	15000000 	strne	r0, [r0, #-0]
     444:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     448:	0b3b0b3a 	bleq	ec3138 <__Stack_Size+0xec2d38>
     44c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     450:	00001802 	andeq	r1, r0, r2, lsl #16
     454:	3f002e16 	svccc	0x00002e16
     458:	3a0e0319 	bcc	3810c4 <__Stack_Size+0x380cc4>
     45c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     460:	3c134919 	ldccc	9, cr4, [r3], {25}
     464:	17000019 	smladne	r0, r9, r0, r0
     468:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     46c:	0b3a0e03 	bleq	e83c80 <__Stack_Size+0xe83880>
     470:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     474:	0000193c 	andeq	r1, r0, ip, lsr r9
     478:	01110100 	tsteq	r1, r0, lsl #2
     47c:	0b130e25 	bleq	4c3d18 <__Stack_Size+0x4c3918>
     480:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     484:	06120111 			; <UNDEFINED> instruction: 0x06120111
     488:	00001710 	andeq	r1, r0, r0, lsl r7
     48c:	0b002402 	bleq	949c <__Stack_Size+0x909c>
     490:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     494:	0300000e 	movweq	r0, #14
     498:	08030016 	stmdaeq	r3, {r1, r2, r4}
     49c:	0b3b0b3a 	bleq	ec318c <__Stack_Size+0xec2d8c>
     4a0:	00001349 	andeq	r1, r0, r9, asr #6
     4a4:	03001604 	movweq	r1, #1540	; 0x604
     4a8:	3b0b3a0e 	blcc	2cece8 <__Stack_Size+0x2ce8e8>
     4ac:	0013490b 	andseq	r4, r3, fp, lsl #18
     4b0:	00350500 	eorseq	r0, r5, r0, lsl #10
     4b4:	00001349 	andeq	r1, r0, r9, asr #6
     4b8:	0b010406 	bleq	414d8 <__Stack_Size+0x410d8>
     4bc:	3b0b3a0b 	blcc	2cecf0 <__Stack_Size+0x2ce8f0>
     4c0:	0013010b 	andseq	r0, r3, fp, lsl #2
     4c4:	00280700 	eoreq	r0, r8, r0, lsl #14
     4c8:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
     4cc:	13080000 	movwne	r0, #32768	; 0x8000
     4d0:	3a0b0b01 	bcc	2c30dc <__Stack_Size+0x2c2cdc>
     4d4:	01053b0b 	tsteq	r5, fp, lsl #22
     4d8:	09000013 	stmdbeq	r0, {r0, r1, r4}
     4dc:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     4e0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     4e4:	0b381349 	bleq	e05210 <__Stack_Size+0xe04e10>
     4e8:	0d0a0000 	stceq	0, cr0, [sl, #-0]
     4ec:	3a0e0300 	bcc	3810f4 <__Stack_Size+0x380cf4>
     4f0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     4f4:	000b3813 	andeq	r3, fp, r3, lsl r8
     4f8:	00160b00 	andseq	r0, r6, r0, lsl #22
     4fc:	0b3a0e03 	bleq	e83d10 <__Stack_Size+0xe83910>
     500:	1349053b 	movtne	r0, #38203	; 0x953b
     504:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
     508:	03193f01 	tsteq	r9, #1, 30
     50c:	3b0b3a0e 	blcc	2ced4c <__Stack_Size+0x2ce94c>
     510:	2019270b 	andscs	r2, r9, fp, lsl #14
     514:	0013010b 	andseq	r0, r3, fp, lsl #2
     518:	00050d00 	andeq	r0, r5, r0, lsl #26
     51c:	0b3a0e03 	bleq	e83d30 <__Stack_Size+0xe83930>
     520:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     524:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
     528:	03193f01 	tsteq	r9, #1, 30
     52c:	3b0b3a0e 	blcc	2ced6c <__Stack_Size+0x2ce96c>
     530:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     534:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     538:	97184006 	ldrls	r4, [r8, -r6]
     53c:	13011942 	movwne	r1, #6466	; 0x1942
     540:	050f0000 	streq	r0, [pc, #-0]	; 548 <__Stack_Size+0x148>
     544:	3a0e0300 	bcc	38114c <__Stack_Size+0x380d4c>
     548:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     54c:	00170213 	andseq	r0, r7, r3, lsl r2
     550:	82891000 	addhi	r1, r9, #0
     554:	01110101 	tsteq	r1, r1, lsl #2
     558:	00001331 	andeq	r1, r0, r1, lsr r3
     55c:	01828a11 	orreq	r8, r2, r1, lsl sl
     560:	91180200 	tstls	r8, r0, lsl #4
     564:	00001842 	andeq	r1, r0, r2, asr #16
     568:	0b002412 	bleq	95b8 <__Stack_Size+0x91b8>
     56c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     570:	13000008 	movwne	r0, #8
     574:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     578:	0b3a0e03 	bleq	e83d8c <__Stack_Size+0xe8398c>
     57c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     580:	06120111 			; <UNDEFINED> instruction: 0x06120111
     584:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     588:	00130119 	andseq	r0, r3, r9, lsl r1
     58c:	82891400 	addhi	r1, r9, #0, 8
     590:	01110001 	tsteq	r1, r1
     594:	31194295 			; <UNDEFINED> instruction: 0x31194295
     598:	15000013 	strne	r0, [r0, #-19]
     59c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     5a0:	0b3b0b3a 	bleq	ec3290 <__Stack_Size+0xec2e90>
     5a4:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     5a8:	34160000 	ldrcc	r0, [r6], #-0
     5ac:	3a080300 	bcc	2011b4 <__Stack_Size+0x200db4>
     5b0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     5b4:	00170213 	andseq	r0, r7, r3, lsl r2
     5b8:	00341700 	eorseq	r1, r4, r0, lsl #14
     5bc:	0b3a0e03 	bleq	e83dd0 <__Stack_Size+0xe839d0>
     5c0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     5c4:	00001702 	andeq	r1, r0, r2, lsl #14
     5c8:	49010118 	stmdbmi	r1, {r3, r4, r8}
     5cc:	00130113 	andseq	r0, r3, r3, lsl r1
     5d0:	00211900 	eoreq	r1, r1, r0, lsl #18
     5d4:	0b2f1349 	bleq	bc5300 <__Stack_Size+0xbc4f00>
     5d8:	891a0000 	ldmdbhi	sl, {}	; <UNPREDICTABLE>
     5dc:	11000182 	smlabbne	r0, r2, r1, r0
     5e0:	00133101 	andseq	r3, r3, r1, lsl #2
     5e4:	002e1b00 	eoreq	r1, lr, r0, lsl #22
     5e8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     5ec:	0b3b0b3a 	bleq	ec32dc <__Stack_Size+0xec2edc>
     5f0:	13491927 	movtne	r1, #39207	; 0x9927
     5f4:	06120111 			; <UNDEFINED> instruction: 0x06120111
     5f8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     5fc:	1c000019 	stcne	0, cr0, [r0], {25}
     600:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
     604:	06120111 			; <UNDEFINED> instruction: 0x06120111
     608:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     60c:	00130119 	andseq	r0, r3, r9, lsl r1
     610:	00051d00 	andeq	r1, r5, r0, lsl #26
     614:	17021331 	smladxne	r2, r1, r3, r1
     618:	0b1e0000 	bleq	780620 <__Stack_Size+0x780220>
     61c:	01175501 	tsteq	r7, r1, lsl #10
     620:	1f000013 	svcne	0x00000013
     624:	01018289 	smlabbeq	r1, r9, r2, r8
     628:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     62c:	00133119 	andseq	r3, r3, r9, lsl r1
     630:	012e2000 			; <UNDEFINED> instruction: 0x012e2000
     634:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     638:	0b3b0b3a 	bleq	ec3328 <__Stack_Size+0xec2f28>
     63c:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     640:	00001301 	andeq	r1, r0, r1, lsl #6
     644:	00001821 	andeq	r1, r0, r1, lsr #16
     648:	010b2200 	mrseq	r2, R11_fiq
     64c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     650:	00001301 	andeq	r1, r0, r1, lsl #6
     654:	31011d23 	tstcc	r1, r3, lsr #26
     658:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     65c:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     660:	0013010b 	andseq	r0, r3, fp, lsl #2
     664:	010b2400 	tsteq	fp, r0, lsl #8
     668:	06120111 			; <UNDEFINED> instruction: 0x06120111
     66c:	89250000 	stmdbhi	r5!, {}	; <UNPREDICTABLE>
     670:	11010182 	smlabbne	r1, r2, r1, r0
     674:	01133101 	tsteq	r3, r1, lsl #2
     678:	26000013 			; <UNDEFINED> instruction: 0x26000013
     67c:	13310005 	teqne	r1, #5
     680:	00000b1c 	andeq	r0, r0, ip, lsl fp
     684:	03003427 	movweq	r3, #1063	; 0x427
     688:	3b0b3a0e 	blcc	2ceec8 <__Stack_Size+0x2ceac8>
     68c:	3f13490b 	svccc	0x0013490b
     690:	00180219 	andseq	r0, r8, r9, lsl r2
     694:	012e2800 			; <UNDEFINED> instruction: 0x012e2800
     698:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     69c:	0b3b0b3a 	bleq	ec338c <__Stack_Size+0xec2f8c>
     6a0:	13491927 	movtne	r1, #39207	; 0x9927
     6a4:	1301193c 	movwne	r1, #6460	; 0x193c
     6a8:	05290000 	streq	r0, [r9, #-0]!
     6ac:	00134900 	andseq	r4, r3, r0, lsl #18
     6b0:	002e2a00 	eoreq	r2, lr, r0, lsl #20
     6b4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     6b8:	0b3b0b3a 	bleq	ec33a8 <__Stack_Size+0xec2fa8>
     6bc:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     6c0:	0f2b0000 	svceq	0x002b0000
     6c4:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     6c8:	2c000013 	stccs	0, cr0, [r0], {19}
     6cc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     6d0:	0b3a0e03 	bleq	e83ee4 <__Stack_Size+0xe83ae4>
     6d4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     6d8:	1301193c 	movwne	r1, #6460	; 0x193c
     6dc:	2e2d0000 	cdpcs	0, 2, cr0, cr13, cr0, {0}
     6e0:	03193f01 	tsteq	r9, #1, 30
     6e4:	3b0b3a0e 	blcc	2cef24 <__Stack_Size+0x2ceb24>
     6e8:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     6ec:	00193c13 	andseq	r3, r9, r3, lsl ip
     6f0:	11010000 	mrsne	r0, (UNDEF: 1)
     6f4:	130e2501 	movwne	r2, #58625	; 0xe501
     6f8:	1b0e030b 	blne	38132c <__Stack_Size+0x380f2c>
     6fc:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     700:	00171006 	andseq	r1, r7, r6
     704:	00240200 	eoreq	r0, r4, r0, lsl #4
     708:	0b3e0b0b 	bleq	f8333c <__Stack_Size+0xf82f3c>
     70c:	00000e03 	andeq	r0, r0, r3, lsl #28
     710:	03001603 	movweq	r1, #1539	; 0x603
     714:	3b0b3a08 	blcc	2cef3c <__Stack_Size+0x2ceb3c>
     718:	0013490b 	andseq	r4, r3, fp, lsl #18
     71c:	012e0400 			; <UNDEFINED> instruction: 0x012e0400
     720:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     724:	0b3b0b3a 	bleq	ec3414 <__Stack_Size+0xec3014>
     728:	13491927 	movtne	r1, #39207	; 0x9927
     72c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     730:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     734:	00130119 	andseq	r0, r3, r9, lsl r1
     738:	00050500 	andeq	r0, r5, r0, lsl #10
     73c:	0b3a0e03 	bleq	e83f50 <__Stack_Size+0xe83b50>
     740:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     744:	00001702 	andeq	r1, r0, r2, lsl #14
     748:	01828906 	orreq	r8, r2, r6, lsl #18
     74c:	31011101 	tstcc	r1, r1, lsl #2
     750:	07000013 	smladeq	r0, r3, r0, r0
     754:	0001828a 	andeq	r8, r1, sl, lsl #5
     758:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     75c:	08000018 	stmdaeq	r0, {r3, r4}
     760:	0b0b0024 	bleq	2c07f8 <__Stack_Size+0x2c03f8>
     764:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     768:	2e090000 	cdpcs	0, 0, cr0, cr9, cr0, {0}
     76c:	03193f00 	tsteq	r9, #0, 30
     770:	3b0b3a0e 	blcc	2cefb0 <__Stack_Size+0x2cebb0>
     774:	1119270b 	tstne	r9, fp, lsl #14
     778:	40061201 	andmi	r1, r6, r1, lsl #4
     77c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     780:	340a0000 	strcc	r0, [sl], #-0
     784:	3a080300 	bcc	20138c <__Stack_Size+0x200f8c>
     788:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     78c:	00170213 	andseq	r0, r7, r3, lsl r2
     790:	000f0b00 	andeq	r0, pc, r0, lsl #22
     794:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     798:	890c0000 	stmdbhi	ip, {}	; <UNPREDICTABLE>
     79c:	11010182 	smlabbne	r1, r2, r1, r0
     7a0:	01133101 	tsteq	r3, r1, lsl #2
     7a4:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     7a8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     7ac:	0b3a0e03 	bleq	e83fc0 <__Stack_Size+0xe83bc0>
     7b0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     7b4:	1301193c 	movwne	r1, #6460	; 0x193c
     7b8:	050e0000 	streq	r0, [lr, #-0]
     7bc:	00134900 	andseq	r4, r3, r0, lsl #18
     7c0:	012e0f00 			; <UNDEFINED> instruction: 0x012e0f00
     7c4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     7c8:	0b3b0b3a 	bleq	ec34b8 <__Stack_Size+0xec30b8>
     7cc:	13491927 	movtne	r1, #39207	; 0x9927
     7d0:	1301193c 	movwne	r1, #6460	; 0x193c
     7d4:	2e100000 	cdpcs	0, 1, cr0, cr0, cr0, {0}
     7d8:	03193f01 	tsteq	r9, #1, 30
     7dc:	3b0b3a0e 	blcc	2cf01c <__Stack_Size+0x2cec1c>
     7e0:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     7e4:	00193c13 	andseq	r3, r9, r3, lsl ip
     7e8:	11010000 	mrsne	r0, (UNDEF: 1)
     7ec:	130e2501 	movwne	r2, #58625	; 0xe501
     7f0:	1b0e030b 	blne	381424 <__Stack_Size+0x381024>
     7f4:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     7f8:	00171006 	andseq	r1, r7, r6
     7fc:	00240200 	eoreq	r0, r4, r0, lsl #4
     800:	0b3e0b0b 	bleq	f83434 <__Stack_Size+0xf83034>
     804:	00000e03 	andeq	r0, r0, r3, lsl #28
     808:	03001603 	movweq	r1, #1539	; 0x603
     80c:	3b0b3a08 	blcc	2cf034 <__Stack_Size+0x2cec34>
     810:	0013490b 	andseq	r4, r3, fp, lsl #18
     814:	00160400 	andseq	r0, r6, r0, lsl #8
     818:	0b3a0e03 	bleq	e8402c <__Stack_Size+0xe83c2c>
     81c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     820:	35050000 	strcc	r0, [r5, #-0]
     824:	00134900 	andseq	r4, r3, r0, lsl #18
     828:	01040600 	tsteq	r4, r0, lsl #12
     82c:	0b3a0b0b 	bleq	e83460 <__Stack_Size+0xe83060>
     830:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     834:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
     838:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     83c:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     840:	08030028 	stmdaeq	r3, {r3, r5}
     844:	00000d1c 	andeq	r0, r0, ip, lsl sp
     848:	0b011309 	bleq	45474 <__Stack_Size+0x45074>
     84c:	3b0b3a0b 	blcc	2cf080 <__Stack_Size+0x2cec80>
     850:	00130105 	andseq	r0, r3, r5, lsl #2
     854:	000d0a00 	andeq	r0, sp, r0, lsl #20
     858:	0b3a0803 	bleq	e8286c <__Stack_Size+0xe8246c>
     85c:	1349053b 	movtne	r0, #38203	; 0x953b
     860:	00000b38 	andeq	r0, r0, r8, lsr fp
     864:	03000d0b 	movweq	r0, #3339	; 0xd0b
     868:	3b0b3a0e 	blcc	2cf0a8 <__Stack_Size+0x2ceca8>
     86c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     870:	0c00000b 	stceq	0, cr0, [r0], {11}
     874:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     878:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     87c:	00001349 	andeq	r1, r0, r9, asr #6
     880:	3f012e0d 	svccc	0x00012e0d
     884:	3a0e0319 	bcc	3814f0 <__Stack_Size+0x3810f0>
     888:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     88c:	010b2019 	tsteq	fp, r9, lsl r0
     890:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     894:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     898:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     89c:	00001349 	andeq	r1, r0, r9, asr #6
     8a0:	0300340f 	movweq	r3, #1039	; 0x40f
     8a4:	3b0b3a0e 	blcc	2cf0e4 <__Stack_Size+0x2cece4>
     8a8:	00134905 	andseq	r4, r3, r5, lsl #18
     8ac:	012e1000 			; <UNDEFINED> instruction: 0x012e1000
     8b0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     8b4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     8b8:	01111927 	tsteq	r1, r7, lsr #18
     8bc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     8c0:	01194297 			; <UNDEFINED> instruction: 0x01194297
     8c4:	11000013 	tstne	r0, r3, lsl r0
     8c8:	01018289 	smlabbeq	r1, r9, r2, r8
     8cc:	13310111 	teqne	r1, #1073741828	; 0x40000004
     8d0:	00001301 	andeq	r1, r0, r1, lsl #6
     8d4:	01828a12 	orreq	r8, r2, r2, lsl sl
     8d8:	91180200 	tstls	r8, r0, lsl #4
     8dc:	00001842 	andeq	r1, r0, r2, asr #16
     8e0:	01828913 	orreq	r8, r2, r3, lsl r9
     8e4:	95011101 	strls	r1, [r1, #-257]	; 0x101
     8e8:	13311942 	teqne	r1, #1081344	; 0x108000
     8ec:	34140000 	ldrcc	r0, [r4], #-0
     8f0:	3a0e0300 	bcc	3814f8 <__Stack_Size+0x3810f8>
     8f4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     8f8:	00170213 	andseq	r0, r7, r3, lsl r2
     8fc:	82891500 	addhi	r1, r9, #0, 10
     900:	01110001 	tsteq	r1, r1
     904:	00001331 	andeq	r1, r0, r1, lsr r3
     908:	3f012e16 	svccc	0x00012e16
     90c:	3a0e0319 	bcc	381578 <__Stack_Size+0x381178>
     910:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     914:	11134919 	tstne	r3, r9, lsl r9
     918:	40061201 	andmi	r1, r6, r1, lsl #4
     91c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     920:	00001301 	andeq	r1, r0, r1, lsl #6
     924:	31012e17 	tstcc	r1, r7, lsl lr
     928:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     92c:	97184006 	ldrls	r4, [r8, -r6]
     930:	13011942 	movwne	r1, #6466	; 0x1942
     934:	05180000 	ldreq	r0, [r8, #-0]
     938:	02133100 	andseq	r3, r3, #0, 2
     93c:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
     940:	13310034 	teqne	r1, #52	; 0x34
     944:	0b1a0000 	bleq	68094c <__Stack_Size+0x68054c>
     948:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     94c:	1b000006 	blne	96c <__Stack_Size+0x56c>
     950:	13310034 	teqne	r1, #52	; 0x34
     954:	00001702 	andeq	r1, r0, r2, lsl #14
     958:	0300341c 	movweq	r3, #1052	; 0x41c
     95c:	3b0b3a0e 	blcc	2cf19c <__Stack_Size+0x2ced9c>
     960:	1c134905 	ldcne	9, cr4, [r3], {5}
     964:	1d00000b 	stcne	0, cr0, [r0, #-44]	; 0xffffffd4
     968:	0e03000a 	cdpeq	0, 0, cr0, cr3, cr10, {0}
     96c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     970:	0b1e0000 	bleq	780978 <__Stack_Size+0x780578>
     974:	01175501 	tsteq	r7, r1, lsl #10
     978:	1f000013 	svcne	0x00000013
     97c:	01018289 	smlabbeq	r1, r9, r2, r8
     980:	13310111 	teqne	r1, #1073741828	; 0x40000004
     984:	0b200000 	bleq	80098c <__Stack_Size+0x80058c>
     988:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     98c:	00130106 	andseq	r0, r3, r6, lsl #2
     990:	01012100 	mrseq	r2, (UNDEF: 17)
     994:	13011349 	movwne	r1, #4937	; 0x1349
     998:	21220000 			; <UNDEFINED> instruction: 0x21220000
     99c:	2f134900 	svccs	0x00134900
     9a0:	2300000b 	movwcs	r0, #11
     9a4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     9a8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     9ac:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     9b0:	00001802 	andeq	r1, r0, r2, lsl #16
     9b4:	03003424 	movweq	r3, #1060	; 0x424
     9b8:	3b0b3a0e 	blcc	2cf1f8 <__Stack_Size+0x2cedf8>
     9bc:	3f13490b 	svccc	0x0013490b
     9c0:	00180219 	andseq	r0, r8, r9, lsl r2
     9c4:	012e2500 			; <UNDEFINED> instruction: 0x012e2500
     9c8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     9cc:	0b3b0b3a 	bleq	ec36bc <__Stack_Size+0xec32bc>
     9d0:	13491927 	movtne	r1, #39207	; 0x9927
     9d4:	1301193c 	movwne	r1, #6460	; 0x193c
     9d8:	05260000 	streq	r0, [r6, #-0]!
     9dc:	00134900 	andseq	r4, r3, r0, lsl #18
     9e0:	000f2700 	andeq	r2, pc, r0, lsl #14
     9e4:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     9e8:	2e280000 	cdpcs	0, 2, cr0, cr8, cr0, {0}
     9ec:	03193f01 	tsteq	r9, #1, 30
     9f0:	3b0b3a0e 	blcc	2cf230 <__Stack_Size+0x2cee30>
     9f4:	3c19270b 	ldccc	7, cr2, [r9], {11}
     9f8:	00130119 	andseq	r0, r3, r9, lsl r1
     9fc:	002e2900 	eoreq	r2, lr, r0, lsl #18
     a00:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     a04:	0b3b0b3a 	bleq	ec36f4 <__Stack_Size+0xec32f4>
     a08:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     a0c:	242a0000 	strtcs	r0, [sl], #-0
     a10:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     a14:	0008030b 	andeq	r0, r8, fp, lsl #6
     a18:	012e2b00 			; <UNDEFINED> instruction: 0x012e2b00
     a1c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     a20:	0b3b0b3a 	bleq	ec3710 <__Stack_Size+0xec3310>
     a24:	1301193c 	movwne	r1, #6460	; 0x193c
     a28:	182c0000 	stmdane	ip!, {}	; <UNPREDICTABLE>
     a2c:	2d000000 	stccs	0, cr0, [r0, #-0]
     a30:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     a34:	0b3a0e03 	bleq	e84248 <__Stack_Size+0xe83e48>
     a38:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     a3c:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     a40:	2e2e0000 	cdpcs	0, 2, cr0, cr14, cr0, {0}
     a44:	03193f00 	tsteq	r9, #0, 30
     a48:	3b0b3a0e 	blcc	2cf288 <__Stack_Size+0x2cee88>
     a4c:	3c192705 	ldccc	7, cr2, [r9], {5}
     a50:	00000019 	andeq	r0, r0, r9, lsl r0
     a54:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     a58:	030b130e 	movweq	r1, #45838	; 0xb30e
     a5c:	110e1b0e 	tstne	lr, lr, lsl #22
     a60:	10061201 	andne	r1, r6, r1, lsl #4
     a64:	02000017 	andeq	r0, r0, #23
     a68:	0b0b0024 	bleq	2c0b00 <__Stack_Size+0x2c0700>
     a6c:	0e030b3e 	vmoveq.16	d3[0], r0
     a70:	16030000 	strne	r0, [r3], -r0
     a74:	3a080300 	bcc	20167c <__Stack_Size+0x20127c>
     a78:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     a7c:	04000013 	streq	r0, [r0], #-19
     a80:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     a84:	0b3b0b3a 	bleq	ec3774 <__Stack_Size+0xec3374>
     a88:	00001349 	andeq	r1, r0, r9, asr #6
     a8c:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
     a90:	06000013 			; <UNDEFINED> instruction: 0x06000013
     a94:	0b0b0104 	bleq	2c0eac <__Stack_Size+0x2c0aac>
     a98:	0b3b0b3a 	bleq	ec3788 <__Stack_Size+0xec3388>
     a9c:	00001301 	andeq	r1, r0, r1, lsl #6
     aa0:	03002807 	movweq	r2, #2055	; 0x807
     aa4:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     aa8:	00280800 	eoreq	r0, r8, r0, lsl #16
     aac:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
     ab0:	13090000 	movwne	r0, #36864	; 0x9000
     ab4:	3a0b0b01 	bcc	2c36c0 <__Stack_Size+0x2c32c0>
     ab8:	01053b0b 	tsteq	r5, fp, lsl #22
     abc:	0a000013 	beq	b10 <__Stack_Size+0x710>
     ac0:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     ac4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     ac8:	0b381349 	bleq	e057f4 <__Stack_Size+0xe053f4>
     acc:	0d0b0000 	stceq	0, cr0, [fp, #-0]
     ad0:	3a0e0300 	bcc	3816d8 <__Stack_Size+0x3812d8>
     ad4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     ad8:	000b3813 	andeq	r3, fp, r3, lsl r8
     adc:	00160c00 	andseq	r0, r6, r0, lsl #24
     ae0:	0b3a0e03 	bleq	e842f4 <__Stack_Size+0xe83ef4>
     ae4:	1349053b 	movtne	r0, #38203	; 0x953b
     ae8:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
     aec:	03193f01 	tsteq	r9, #1, 30
     af0:	3b0b3a0e 	blcc	2cf330 <__Stack_Size+0x2cef30>
     af4:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     af8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     afc:	97184006 	ldrls	r4, [r8, -r6]
     b00:	13011942 	movwne	r1, #6466	; 0x1942
     b04:	340e0000 	strcc	r0, [lr], #-0
     b08:	3a0e0300 	bcc	381710 <__Stack_Size+0x381310>
     b0c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     b10:	00170213 	andseq	r0, r7, r3, lsl r2
     b14:	82890f00 	addhi	r0, r9, #0, 30
     b18:	01110101 	tsteq	r1, r1, lsl #2
     b1c:	13011331 	movwne	r1, #4913	; 0x1331
     b20:	8a100000 	bhi	400b28 <__Stack_Size+0x400728>
     b24:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     b28:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     b2c:	89110000 	ldmdbhi	r1, {}	; <UNPREDICTABLE>
     b30:	11010182 	smlabbne	r1, r2, r1, r0
     b34:	00133101 	andseq	r3, r3, r1, lsl #2
     b38:	012e1200 			; <UNDEFINED> instruction: 0x012e1200
     b3c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     b40:	0b3b0b3a 	bleq	ec3830 <__Stack_Size+0xec3430>
     b44:	13491927 	movtne	r1, #39207	; 0x9927
     b48:	1301193c 	movwne	r1, #6460	; 0x193c
     b4c:	05130000 	ldreq	r0, [r3, #-0]
     b50:	00134900 	andseq	r4, r3, r0, lsl #18
     b54:	000f1400 	andeq	r1, pc, r0, lsl #8
     b58:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     b5c:	01000000 	mrseq	r0, (UNDEF: 0)
     b60:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     b64:	0e030b13 	vmoveq.32	d3[0], r0
     b68:	01110e1b 	tsteq	r1, fp, lsl lr
     b6c:	17100612 			; <UNDEFINED> instruction: 0x17100612
     b70:	24020000 	strcs	r0, [r2], #-0
     b74:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     b78:	000e030b 	andeq	r0, lr, fp, lsl #6
     b7c:	00160300 	andseq	r0, r6, r0, lsl #6
     b80:	0b3a0803 	bleq	e82b94 <__Stack_Size+0xe82794>
     b84:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     b88:	16040000 	strne	r0, [r4], -r0
     b8c:	3a0e0300 	bcc	381794 <__Stack_Size+0x381394>
     b90:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     b94:	05000013 	streq	r0, [r0, #-19]
     b98:	13490035 	movtne	r0, #36917	; 0x9035
     b9c:	04060000 	streq	r0, [r6], #-0
     ba0:	3a0b0b01 	bcc	2c37ac <__Stack_Size+0x2c33ac>
     ba4:	010b3b0b 	tsteq	fp, fp, lsl #22
     ba8:	07000013 	smladeq	r0, r3, r0, r0
     bac:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     bb0:	00000d1c 	andeq	r0, r0, ip, lsl sp
     bb4:	03002808 	movweq	r2, #2056	; 0x808
     bb8:	000d1c08 	andeq	r1, sp, r8, lsl #24
     bbc:	01130900 	tsteq	r3, r0, lsl #18
     bc0:	0b3a0b0b 	bleq	e837f4 <__Stack_Size+0xe833f4>
     bc4:	1301053b 	movwne	r0, #5435	; 0x153b
     bc8:	0d0a0000 	stceq	0, cr0, [sl, #-0]
     bcc:	3a080300 	bcc	2017d4 <__Stack_Size+0x2013d4>
     bd0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     bd4:	000b3813 	andeq	r3, fp, r3, lsl r8
     bd8:	000d0b00 	andeq	r0, sp, r0, lsl #22
     bdc:	0b3a0e03 	bleq	e843f0 <__Stack_Size+0xe83ff0>
     be0:	1349053b 	movtne	r0, #38203	; 0x953b
     be4:	00000b38 	andeq	r0, r0, r8, lsr fp
     be8:	0300160c 	movweq	r1, #1548	; 0x60c
     bec:	3b0b3a0e 	blcc	2cf42c <__Stack_Size+0x2cf02c>
     bf0:	00134905 	andseq	r4, r3, r5, lsl #18
     bf4:	012e0d00 			; <UNDEFINED> instruction: 0x012e0d00
     bf8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     bfc:	0b3b0b3a 	bleq	ec38ec <__Stack_Size+0xec34ec>
     c00:	01111927 	tsteq	r1, r7, lsr #18
     c04:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     c08:	01194297 			; <UNDEFINED> instruction: 0x01194297
     c0c:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     c10:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     c14:	0b3b0b3a 	bleq	ec3904 <__Stack_Size+0xec3504>
     c18:	17021349 	strne	r1, [r2, -r9, asr #6]
     c1c:	890f0000 	stmdbhi	pc, {}	; <UNPREDICTABLE>
     c20:	11010182 	smlabbne	r1, r2, r1, r0
     c24:	01133101 	tsteq	r3, r1, lsl #2
     c28:	10000013 	andne	r0, r0, r3, lsl r0
     c2c:	0001828a 	andeq	r8, r1, sl, lsl #5
     c30:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     c34:	11000018 	tstne	r0, r8, lsl r0
     c38:	01018289 	smlabbeq	r1, r9, r2, r8
     c3c:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     c40:	01133119 	tsteq	r3, r9, lsl r1
     c44:	12000013 	andne	r0, r0, #19
     c48:	01018289 	smlabbeq	r1, r9, r2, r8
     c4c:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     c50:	00133119 	andseq	r3, r3, r9, lsl r1
     c54:	012e1300 			; <UNDEFINED> instruction: 0x012e1300
     c58:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     c5c:	0b3b0b3a 	bleq	ec394c <__Stack_Size+0xec354c>
     c60:	13491927 	movtne	r1, #39207	; 0x9927
     c64:	06120111 			; <UNDEFINED> instruction: 0x06120111
     c68:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     c6c:	00130119 	andseq	r0, r3, r9, lsl r1
     c70:	82891400 	addhi	r1, r9, #0, 8
     c74:	01110001 	tsteq	r1, r1
     c78:	00001331 	andeq	r1, r0, r1, lsr r3
     c7c:	03000515 	movweq	r0, #1301	; 0x515
     c80:	3b0b3a08 	blcc	2cf4a8 <__Stack_Size+0x2cf0a8>
     c84:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     c88:	16000018 			; <UNDEFINED> instruction: 0x16000018
     c8c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     c90:	0b3a0e03 	bleq	e844a4 <__Stack_Size+0xe840a4>
     c94:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     c98:	06120111 			; <UNDEFINED> instruction: 0x06120111
     c9c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     ca0:	00130119 	andseq	r0, r3, r9, lsl r1
     ca4:	00341700 	eorseq	r1, r4, r0, lsl #14
     ca8:	0b3a0803 	bleq	e82cbc <__Stack_Size+0xe828bc>
     cac:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     cb0:	00000b1c 	andeq	r0, r0, ip, lsl fp
     cb4:	3f012e18 	svccc	0x00012e18
     cb8:	3a0e0319 	bcc	381924 <__Stack_Size+0x381524>
     cbc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     cc0:	01193c19 	tsteq	r9, r9, lsl ip
     cc4:	19000013 	stmdbne	r0, {r0, r1, r4}
     cc8:	13490005 	movtne	r0, #36869	; 0x9005
     ccc:	0f1a0000 	svceq	0x001a0000
     cd0:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     cd4:	1b000013 	blne	d28 <__Stack_Size+0x928>
     cd8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     cdc:	0b3a0e03 	bleq	e844f0 <__Stack_Size+0xe840f0>
     ce0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     ce4:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     ce8:	01000000 	mrseq	r0, (UNDEF: 0)
     cec:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     cf0:	0e030b13 	vmoveq.32	d3[0], r0
     cf4:	01110e1b 	tsteq	r1, fp, lsl lr
     cf8:	17100612 			; <UNDEFINED> instruction: 0x17100612
     cfc:	24020000 	strcs	r0, [r2], #-0
     d00:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     d04:	000e030b 	andeq	r0, lr, fp, lsl #6
     d08:	00160300 	andseq	r0, r6, r0, lsl #6
     d0c:	0b3a0803 	bleq	e82d20 <__Stack_Size+0xe82920>
     d10:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     d14:	16040000 	strne	r0, [r4], -r0
     d18:	3a0e0300 	bcc	381920 <__Stack_Size+0x381520>
     d1c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d20:	05000013 	streq	r0, [r0, #-19]
     d24:	13490035 	movtne	r0, #36917	; 0x9035
     d28:	04060000 	streq	r0, [r6], #-0
     d2c:	3a0b0b01 	bcc	2c3938 <__Stack_Size+0x2c3538>
     d30:	010b3b0b 	tsteq	fp, fp, lsl #22
     d34:	07000013 	smladeq	r0, r3, r0, r0
     d38:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     d3c:	00000d1c 	andeq	r0, r0, ip, lsl sp
     d40:	03002808 	movweq	r2, #2056	; 0x808
     d44:	000d1c08 	andeq	r1, sp, r8, lsl #24
     d48:	01130900 	tsteq	r3, r0, lsl #18
     d4c:	0b3a0b0b 	bleq	e83980 <__Stack_Size+0xe83580>
     d50:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     d54:	0d0a0000 	stceq	0, cr0, [sl, #-0]
     d58:	3a080300 	bcc	201960 <__Stack_Size+0x201560>
     d5c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d60:	000b3813 	andeq	r3, fp, r3, lsl r8
     d64:	000d0b00 	andeq	r0, sp, r0, lsl #22
     d68:	0b3a0e03 	bleq	e8457c <__Stack_Size+0xe8417c>
     d6c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     d70:	00000b38 	andeq	r0, r0, r8, lsr fp
     d74:	0b01130c 	bleq	459ac <__Stack_Size+0x455ac>
     d78:	3b0b3a0b 	blcc	2cf5ac <__Stack_Size+0x2cf1ac>
     d7c:	00130105 	andseq	r0, r3, r5, lsl #2
     d80:	000d0d00 	andeq	r0, sp, r0, lsl #26
     d84:	0b3a0803 	bleq	e82d98 <__Stack_Size+0xe82998>
     d88:	1349053b 	movtne	r0, #38203	; 0x953b
     d8c:	00000b38 	andeq	r0, r0, r8, lsr fp
     d90:	03000d0e 	movweq	r0, #3342	; 0xd0e
     d94:	3b0b3a0e 	blcc	2cf5d4 <__Stack_Size+0x2cf1d4>
     d98:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     d9c:	0f00000b 	svceq	0x0000000b
     da0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     da4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     da8:	00001349 	andeq	r1, r0, r9, asr #6
     dac:	3f012e10 	svccc	0x00012e10
     db0:	3a0e0319 	bcc	381a1c <__Stack_Size+0x38161c>
     db4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     db8:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     dbc:	97184006 	ldrls	r4, [r8, -r6]
     dc0:	13011942 	movwne	r1, #6466	; 0x1942
     dc4:	34110000 	ldrcc	r0, [r1], #-0
     dc8:	3a0e0300 	bcc	3819d0 <__Stack_Size+0x3815d0>
     dcc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     dd0:	00180213 	andseq	r0, r8, r3, lsl r2
     dd4:	82891200 	addhi	r1, r9, #0, 4
     dd8:	01110101 	tsteq	r1, r1, lsl #2
     ddc:	13011331 	movwne	r1, #4913	; 0x1331
     de0:	8a130000 	bhi	4c0de8 <__Stack_Size+0x4c09e8>
     de4:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     de8:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     dec:	89140000 	ldmdbhi	r4, {}	; <UNPREDICTABLE>
     df0:	11010182 	smlabbne	r1, r2, r1, r0
     df4:	00133101 	andseq	r3, r3, r1, lsl #2
     df8:	82891500 	addhi	r1, r9, #0, 10
     dfc:	01110101 	tsteq	r1, r1, lsl #2
     e00:	31194295 			; <UNDEFINED> instruction: 0x31194295
     e04:	16000013 			; <UNDEFINED> instruction: 0x16000013
     e08:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     e0c:	0b3b0b3a 	bleq	ec3afc <__Stack_Size+0xec36fc>
     e10:	17021349 	strne	r1, [r2, -r9, asr #6]
     e14:	89170000 	ldmdbhi	r7, {}	; <UNPREDICTABLE>
     e18:	11000182 	smlabbne	r0, r2, r1, r0
     e1c:	00133101 	andseq	r3, r3, r1, lsl #2
     e20:	82891800 	addhi	r1, r9, #0, 16
     e24:	01110101 	tsteq	r1, r1, lsl #2
     e28:	31194295 			; <UNDEFINED> instruction: 0x31194295
     e2c:	00130113 	andseq	r0, r3, r3, lsl r1
     e30:	012e1900 			; <UNDEFINED> instruction: 0x012e1900
     e34:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     e38:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     e3c:	01111927 	tsteq	r1, r7, lsr #18
     e40:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     e44:	01194297 			; <UNDEFINED> instruction: 0x01194297
     e48:	1a000013 	bne	e9c <__Stack_Size+0xa9c>
     e4c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     e50:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     e54:	17021349 	strne	r1, [r2, -r9, asr #6]
     e58:	341b0000 	ldrcc	r0, [fp], #-0
     e5c:	3a0e0300 	bcc	381a64 <__Stack_Size+0x381664>
     e60:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     e64:	00180213 	andseq	r0, r8, r3, lsl r2
     e68:	012e1c00 			; <UNDEFINED> instruction: 0x012e1c00
     e6c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     e70:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     e74:	13491927 	movtne	r1, #39207	; 0x9927
     e78:	06120111 			; <UNDEFINED> instruction: 0x06120111
     e7c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     e80:	00130119 	andseq	r0, r3, r9, lsl r1
     e84:	012e1d00 			; <UNDEFINED> instruction: 0x012e1d00
     e88:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     e8c:	0b3b0b3a 	bleq	ec3b7c <__Stack_Size+0xec377c>
     e90:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     e94:	00001301 	andeq	r1, r0, r1, lsl #6
     e98:	0000181e 	andeq	r1, r0, lr, lsl r8
     e9c:	82891f00 	addhi	r1, r9, #0, 30
     ea0:	01110001 	tsteq	r1, r1
     ea4:	31194295 			; <UNDEFINED> instruction: 0x31194295
     ea8:	20000013 	andcs	r0, r0, r3, lsl r0
     eac:	0b0b0024 	bleq	2c0f44 <__Stack_Size+0x2c0b44>
     eb0:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     eb4:	34210000 	strtcc	r0, [r1], #-0
     eb8:	3a0e0300 	bcc	381ac0 <__Stack_Size+0x3816c0>
     ebc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     ec0:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     ec4:	22000018 	andcs	r0, r0, #24
     ec8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     ecc:	0b3a0e03 	bleq	e846e0 <__Stack_Size+0xe842e0>
     ed0:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     ed4:	1301193c 	movwne	r1, #6460	; 0x193c
     ed8:	05230000 	streq	r0, [r3, #-0]!
     edc:	00134900 	andseq	r4, r3, r0, lsl #18
     ee0:	000f2400 	andeq	r2, pc, r0, lsl #8
     ee4:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     ee8:	2e250000 	cdpcs	0, 2, cr0, cr5, cr0, {0}
     eec:	03193f01 	tsteq	r9, #1, 30
     ef0:	3b0b3a0e 	blcc	2cf730 <__Stack_Size+0x2cf330>
     ef4:	3c19270b 	ldccc	7, cr2, [r9], {11}
     ef8:	00130119 	andseq	r0, r3, r9, lsl r1
     efc:	002e2600 	eoreq	r2, lr, r0, lsl #12
     f00:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     f04:	0b3b0b3a 	bleq	ec3bf4 <__Stack_Size+0xec37f4>
     f08:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     f0c:	2e270000 	cdpcs	0, 2, cr0, cr7, cr0, {0}
     f10:	03193f00 	tsteq	r9, #0, 30
     f14:	3b0b3a0e 	blcc	2cf754 <__Stack_Size+0x2cf354>
     f18:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     f1c:	00193c13 	andseq	r3, r9, r3, lsl ip
     f20:	012e2800 			; <UNDEFINED> instruction: 0x012e2800
     f24:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     f28:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     f2c:	13491927 	movtne	r1, #39207	; 0x9927
     f30:	1301193c 	movwne	r1, #6460	; 0x193c
     f34:	2e290000 	cdpcs	0, 2, cr0, cr9, cr0, {0}
     f38:	03193f00 	tsteq	r9, #0, 30
     f3c:	3b0b3a0e 	blcc	2cf77c <__Stack_Size+0x2cf37c>
     f40:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     f44:	00193c13 	andseq	r3, r9, r3, lsl ip
     f48:	012e2a00 			; <UNDEFINED> instruction: 0x012e2a00
     f4c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     f50:	0b3b0b3a 	bleq	ec3c40 <__Stack_Size+0xec3840>
     f54:	13491927 	movtne	r1, #39207	; 0x9927
     f58:	1301193c 	movwne	r1, #6460	; 0x193c
     f5c:	2e2b0000 	cdpcs	0, 2, cr0, cr11, cr0, {0}
     f60:	03193f01 	tsteq	r9, #1, 30
     f64:	3b0b3a0e 	blcc	2cf7a4 <__Stack_Size+0x2cf3a4>
     f68:	3c13490b 	ldccc	9, cr4, [r3], {11}
     f6c:	00000019 	andeq	r0, r0, r9, lsl r0
     f70:	25011101 	strcs	r1, [r1, #-257]	; 0x101
     f74:	030b130e 	movweq	r1, #45838	; 0xb30e
     f78:	110e1b0e 	tstne	lr, lr, lsl #22
     f7c:	10061201 	andne	r1, r6, r1, lsl #4
     f80:	02000017 	andeq	r0, r0, #23
     f84:	0b0b0024 	bleq	2c101c <__Stack_Size+0x2c0c1c>
     f88:	0e030b3e 	vmoveq.16	d3[0], r0
     f8c:	16030000 	strne	r0, [r3], -r0
     f90:	3a080300 	bcc	201b98 <__Stack_Size+0x201798>
     f94:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     f98:	04000013 	streq	r0, [r0], #-19
     f9c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     fa0:	0b3b0b3a 	bleq	ec3c90 <__Stack_Size+0xec3890>
     fa4:	00001349 	andeq	r1, r0, r9, asr #6
     fa8:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
     fac:	06000013 			; <UNDEFINED> instruction: 0x06000013
     fb0:	0b0b0104 	bleq	2c13c8 <__Stack_Size+0x2c0fc8>
     fb4:	0b3b0b3a 	bleq	ec3ca4 <__Stack_Size+0xec38a4>
     fb8:	00001301 	andeq	r1, r0, r1, lsl #6
     fbc:	03002807 	movweq	r2, #2055	; 0x807
     fc0:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     fc4:	00280800 	eoreq	r0, r8, r0, lsl #16
     fc8:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
     fcc:	13090000 	movwne	r0, #36864	; 0x9000
     fd0:	3a0b0b01 	bcc	2c3bdc <__Stack_Size+0x2c37dc>
     fd4:	01053b0b 	tsteq	r5, fp, lsl #22
     fd8:	0a000013 	beq	102c <__Stack_Size+0xc2c>
     fdc:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     fe0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     fe4:	0b381349 	bleq	e05d10 <__Stack_Size+0xe05910>
     fe8:	0d0b0000 	stceq	0, cr0, [fp, #-0]
     fec:	3a0e0300 	bcc	381bf4 <__Stack_Size+0x3817f4>
     ff0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     ff4:	000b3813 	andeq	r3, fp, r3, lsl r8
     ff8:	00160c00 	andseq	r0, r6, r0, lsl #24
     ffc:	0b3a0e03 	bleq	e84810 <__Stack_Size+0xe84410>
    1000:	1349053b 	movtne	r0, #38203	; 0x953b
    1004:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
    1008:	03193f01 	tsteq	r9, #1, 30
    100c:	3b0b3a0e 	blcc	2cf84c <__Stack_Size+0x2cf44c>
    1010:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    1014:	010b2013 	tsteq	fp, r3, lsl r0
    1018:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    101c:	08030005 	stmdaeq	r3, {r0, r2}
    1020:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1024:	00001349 	andeq	r1, r0, r9, asr #6
    1028:	0300050f 	movweq	r0, #1295	; 0x50f
    102c:	3b0b3a0e 	blcc	2cf86c <__Stack_Size+0x2cf46c>
    1030:	00134905 	andseq	r4, r3, r5, lsl #18
    1034:	00341000 	eorseq	r1, r4, r0
    1038:	0b3a0803 	bleq	e8304c <__Stack_Size+0xe82c4c>
    103c:	1349053b 	movtne	r0, #38203	; 0x953b
    1040:	0f110000 	svceq	0x00110000
    1044:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1048:	12000013 	andne	r0, r0, #19
    104c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1050:	0b3a0e03 	bleq	e84864 <__Stack_Size+0xe84464>
    1054:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1058:	01111349 	tsteq	r1, r9, asr #6
    105c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1060:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1064:	13000013 	movwne	r0, #19
    1068:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    106c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1070:	17021349 	strne	r1, [r2, -r9, asr #6]
    1074:	89140000 	ldmdbhi	r4, {}	; <UNPREDICTABLE>
    1078:	11010182 	smlabbne	r1, r2, r1, r0
    107c:	01133101 	tsteq	r3, r1, lsl #2
    1080:	15000013 	strne	r0, [r0, #-19]
    1084:	0001828a 	andeq	r8, r1, sl, lsl #5
    1088:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    108c:	16000018 			; <UNDEFINED> instruction: 0x16000018
    1090:	00018289 	andeq	r8, r1, r9, lsl #5
    1094:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1098:	2e170000 	cdpcs	0, 1, cr0, cr7, cr0, {0}
    109c:	03193f01 	tsteq	r9, #1, 30
    10a0:	3b0b3a0e 	blcc	2cf8e0 <__Stack_Size+0x2cf4e0>
    10a4:	11192705 	tstne	r9, r5, lsl #14
    10a8:	40061201 	andmi	r1, r6, r1, lsl #4
    10ac:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    10b0:	00001301 	andeq	r1, r0, r1, lsl #6
    10b4:	03000518 	movweq	r0, #1304	; 0x518
    10b8:	3b0b3a0e 	blcc	2cf8f8 <__Stack_Size+0x2cf4f8>
    10bc:	02134905 	andseq	r4, r3, #81920	; 0x14000
    10c0:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
    10c4:	00018289 	andeq	r8, r1, r9, lsl #5
    10c8:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    10cc:	00133119 	andseq	r3, r3, r9, lsl r1
    10d0:	012e1a00 			; <UNDEFINED> instruction: 0x012e1a00
    10d4:	01111331 	tsteq	r1, r1, lsr r3
    10d8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    10dc:	01194297 			; <UNDEFINED> instruction: 0x01194297
    10e0:	1b000013 	blne	1134 <__Stack_Size+0xd34>
    10e4:	13310005 	teqne	r1, #5
    10e8:	00001802 	andeq	r1, r0, r2, lsl #16
    10ec:	0300051c 	movweq	r0, #1308	; 0x51c
    10f0:	3b0b3a0e 	blcc	2cf930 <__Stack_Size+0x2cf530>
    10f4:	02134905 	andseq	r4, r3, #81920	; 0x14000
    10f8:	1d000018 	stcne	0, cr0, [r0, #-96]	; 0xffffffa0
    10fc:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1100:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1104:	17021349 	strne	r1, [r2, -r9, asr #6]
    1108:	341e0000 	ldrcc	r0, [lr], #-0
    110c:	3a080300 	bcc	201d14 <__Stack_Size+0x201914>
    1110:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1114:	00180213 	andseq	r0, r8, r3, lsl r2
    1118:	002e1f00 	eoreq	r1, lr, r0, lsl #30
    111c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1120:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1124:	01111927 	tsteq	r1, r7, lsr #18
    1128:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    112c:	00194297 	mulseq	r9, r7, r2
    1130:	82892000 	addhi	r2, r9, #0
    1134:	01110101 	tsteq	r1, r1, lsl #2
    1138:	31194295 			; <UNDEFINED> instruction: 0x31194295
    113c:	00130113 	andseq	r0, r3, r3, lsl r1
    1140:	82892100 	addhi	r2, r9, #0, 2
    1144:	01110101 	tsteq	r1, r1, lsl #2
    1148:	00001331 	andeq	r1, r0, r1, lsr r3
    114c:	31000522 	tstcc	r0, r2, lsr #10
    1150:	00170213 	andseq	r0, r7, r3, lsl r2
    1154:	00342300 	eorseq	r2, r4, r0, lsl #6
    1158:	17021331 	smladxne	r2, r1, r3, r1
    115c:	34240000 	strtcc	r0, [r4], #-0
    1160:	3a0e0300 	bcc	381d68 <__Stack_Size+0x381968>
    1164:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1168:	00180213 	andseq	r0, r8, r3, lsl r2
    116c:	011d2500 	tsteq	sp, r0, lsl #10
    1170:	01111331 	tsteq	r1, r1, lsr r3
    1174:	0b580612 	bleq	16029c4 <__Stack_Size+0x16025c4>
    1178:	13010559 	movwne	r0, #5465	; 0x1559
    117c:	0b260000 	bleq	981184 <__Stack_Size+0x980d84>
    1180:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
    1184:	27000006 	strcs	r0, [r0, -r6]
    1188:	13490101 	movtne	r0, #37121	; 0x9101
    118c:	00001301 	andeq	r1, r0, r1, lsl #6
    1190:	49002128 	stmdbmi	r0, {r3, r5, r8, sp}
    1194:	00052f13 	andeq	r2, r5, r3, lsl pc
    1198:	00342900 	eorseq	r2, r4, r0, lsl #18
    119c:	0b3a0e03 	bleq	e849b0 <__Stack_Size+0xe845b0>
    11a0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    11a4:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    11a8:	212a0000 			; <UNDEFINED> instruction: 0x212a0000
    11ac:	2f134900 	svccs	0x00134900
    11b0:	2b00000b 	blcs	11e4 <__Stack_Size+0xde4>
    11b4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    11b8:	0b3a0e03 	bleq	e849cc <__Stack_Size+0xe845cc>
    11bc:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    11c0:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
    11c4:	00001301 	andeq	r1, r0, r1, lsl #6
    11c8:	4900052c 	stmdbmi	r0, {r2, r3, r5, r8, sl}
    11cc:	2d000013 	stccs	0, cr0, [r0, #-76]	; 0xffffffb4
    11d0:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    11d4:	0b3a0e03 	bleq	e849e8 <__Stack_Size+0xe845e8>
    11d8:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    11dc:	0000193c 	andeq	r1, r0, ip, lsr r9
    11e0:	3f012e2e 	svccc	0x00012e2e
    11e4:	3a0e0319 	bcc	381e50 <__Stack_Size+0x381a50>
    11e8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    11ec:	01193c19 	tsteq	r9, r9, lsl ip
    11f0:	2f000013 	svccs	0x00000013
    11f4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    11f8:	0b3a0e03 	bleq	e84a0c <__Stack_Size+0xe8460c>
    11fc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1200:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
    1204:	00001301 	andeq	r1, r0, r1, lsl #6
    1208:	3f002e30 	svccc	0x00002e30
    120c:	3a0e0319 	bcc	381e78 <__Stack_Size+0x381a78>
    1210:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1214:	00193c19 	andseq	r3, r9, r9, lsl ip
    1218:	11010000 	mrsne	r0, (UNDEF: 1)
    121c:	130e2501 	movwne	r2, #58625	; 0xe501
    1220:	1b0e030b 	blne	381e54 <__Stack_Size+0x381a54>
    1224:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    1228:	00171006 	andseq	r1, r7, r6
    122c:	00240200 	eoreq	r0, r4, r0, lsl #4
    1230:	0b3e0b0b 	bleq	f83e64 <__Stack_Size+0xf83a64>
    1234:	00000e03 	andeq	r0, r0, r3, lsl #28
    1238:	03001603 	movweq	r1, #1539	; 0x603
    123c:	3b0b3a08 	blcc	2cfa64 <__Stack_Size+0x2cf664>
    1240:	0013490b 	andseq	r4, r3, fp, lsl #18
    1244:	00160400 	andseq	r0, r6, r0, lsl #8
    1248:	0b3a0e03 	bleq	e84a5c <__Stack_Size+0xe8465c>
    124c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1250:	35050000 	strcc	r0, [r5, #-0]
    1254:	00134900 	andseq	r4, r3, r0, lsl #18
    1258:	01130600 	tsteq	r3, r0, lsl #12
    125c:	0b3a0b0b 	bleq	e83e90 <__Stack_Size+0xe83a90>
    1260:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1264:	0d070000 	stceq	0, cr0, [r7, #-0]
    1268:	3a080300 	bcc	201e70 <__Stack_Size+0x201a70>
    126c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1270:	000b3813 	andeq	r3, fp, r3, lsl r8
    1274:	000d0800 	andeq	r0, sp, r0, lsl #16
    1278:	0b3a0e03 	bleq	e84a8c <__Stack_Size+0xe8468c>
    127c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1280:	00000b38 	andeq	r0, r0, r8, lsr fp
    1284:	3f012e09 	svccc	0x00012e09
    1288:	3a0e0319 	bcc	381ef4 <__Stack_Size+0x381af4>
    128c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1290:	20134919 	andscs	r4, r3, r9, lsl r9
    1294:	0013010b 	andseq	r0, r3, fp, lsl #2
    1298:	00050a00 	andeq	r0, r5, r0, lsl #20
    129c:	0b3a0e03 	bleq	e84ab0 <__Stack_Size+0xe846b0>
    12a0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    12a4:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
    12a8:	11133101 	tstne	r3, r1, lsl #2
    12ac:	40061201 	andmi	r1, r6, r1, lsl #4
    12b0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    12b4:	00001301 	andeq	r1, r0, r1, lsl #6
    12b8:	3100050c 	tstcc	r0, ip, lsl #10
    12bc:	00170213 	andseq	r0, r7, r3, lsl r2
    12c0:	012e0d00 			; <UNDEFINED> instruction: 0x012e0d00
    12c4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    12c8:	0b3b0b3a 	bleq	ec3fb8 <__Stack_Size+0xec3bb8>
    12cc:	01111927 	tsteq	r1, r7, lsr #18
    12d0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    12d4:	01194297 			; <UNDEFINED> instruction: 0x01194297
    12d8:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    12dc:	0111010b 	tsteq	r1, fp, lsl #2
    12e0:	13010612 	movwne	r0, #5650	; 0x1612
    12e4:	340f0000 	strcc	r0, [pc], #-0	; 12ec <__Stack_Size+0xeec>
    12e8:	3a0e0300 	bcc	381ef0 <__Stack_Size+0x381af0>
    12ec:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    12f0:	00170213 	andseq	r0, r7, r3, lsl r2
    12f4:	011d1000 	tsteq	sp, r0
    12f8:	01111331 	tsteq	r1, r1, lsr r3
    12fc:	0b580612 	bleq	1602b4c <__Stack_Size+0x160274c>
    1300:	00000b59 	andeq	r0, r0, r9, asr fp
    1304:	31000511 	tstcc	r0, r1, lsl r5
    1308:	12000013 	andne	r0, r0, #19
    130c:	01018289 	smlabbeq	r1, r9, r2, r8
    1310:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1314:	00001301 	andeq	r1, r0, r1, lsl #6
    1318:	01828a13 	orreq	r8, r2, r3, lsl sl
    131c:	91180200 	tstls	r8, r0, lsl #4
    1320:	00001842 	andeq	r1, r0, r2, asr #16
    1324:	01828914 	orreq	r8, r2, r4, lsl r9
    1328:	95011101 	strls	r1, [r1, #-257]	; 0x101
    132c:	13311942 	teqne	r1, #1081344	; 0x108000
    1330:	01150000 	tsteq	r5, r0
    1334:	01134901 	tsteq	r3, r1, lsl #18
    1338:	16000013 			; <UNDEFINED> instruction: 0x16000013
    133c:	00000021 	andeq	r0, r0, r1, lsr #32
    1340:	03003417 	movweq	r3, #1047	; 0x417
    1344:	3b0b3a0e 	blcc	2cfb84 <__Stack_Size+0x2cf784>
    1348:	3f134905 	svccc	0x00134905
    134c:	00193c19 	andseq	r3, r9, r9, lsl ip
    1350:	00341800 	eorseq	r1, r4, r0, lsl #16
    1354:	0b3a0e03 	bleq	e84b68 <__Stack_Size+0xe84768>
    1358:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    135c:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    1360:	21190000 	tstcs	r9, r0
    1364:	2f134900 	svccs	0x00134900
    1368:	1a00000b 	bne	139c <__Stack_Size+0xf9c>
    136c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1370:	0b3a0e03 	bleq	e84b84 <__Stack_Size+0xe84784>
    1374:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1378:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
    137c:	00001301 	andeq	r1, r0, r1, lsl #6
    1380:	4900051b 	stmdbmi	r0, {r0, r1, r3, r4, r8, sl}
    1384:	1c000013 	stcne	0, cr0, [r0], {19}
    1388:	0b0b000f 	bleq	2c13cc <__Stack_Size+0x2c0fcc>
    138c:	00001349 	andeq	r1, r0, r9, asr #6
    1390:	3f012e1d 	svccc	0x00012e1d
    1394:	3a0e0319 	bcc	382000 <__Stack_Size+0x381c00>
    1398:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    139c:	00193c19 	andseq	r3, r9, r9, lsl ip
    13a0:	11010000 	mrsne	r0, (UNDEF: 1)
    13a4:	130e2501 	movwne	r2, #58625	; 0xe501
    13a8:	1b0e030b 	blne	381fdc <__Stack_Size+0x381bdc>
    13ac:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    13b0:	00171006 	andseq	r1, r7, r6
    13b4:	00240200 	eoreq	r0, r4, r0, lsl #4
    13b8:	0b3e0b0b 	bleq	f83fec <__Stack_Size+0xf83bec>
    13bc:	00000e03 	andeq	r0, r0, r3, lsl #28
    13c0:	03001603 	movweq	r1, #1539	; 0x603
    13c4:	3b0b3a08 	blcc	2cfbec <__Stack_Size+0x2cf7ec>
    13c8:	0013490b 	andseq	r4, r3, fp, lsl #18
    13cc:	00160400 	andseq	r0, r6, r0, lsl #8
    13d0:	0b3a0e03 	bleq	e84be4 <__Stack_Size+0xe847e4>
    13d4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    13d8:	35050000 	strcc	r0, [r5, #-0]
    13dc:	00134900 	andseq	r4, r3, r0, lsl #18
    13e0:	01040600 	tsteq	r4, r0, lsl #12
    13e4:	0b3a0b0b 	bleq	e84018 <__Stack_Size+0xe83c18>
    13e8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    13ec:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
    13f0:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    13f4:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    13f8:	08030028 	stmdaeq	r3, {r3, r5}
    13fc:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1400:	0b011309 	bleq	4602c <__Stack_Size+0x45c2c>
    1404:	3b0b3a0b 	blcc	2cfc38 <__Stack_Size+0x2cf838>
    1408:	00130105 	andseq	r0, r3, r5, lsl #2
    140c:	000d0a00 	andeq	r0, sp, r0, lsl #20
    1410:	0b3a0803 	bleq	e83424 <__Stack_Size+0xe83024>
    1414:	1349053b 	movtne	r0, #38203	; 0x953b
    1418:	00000b38 	andeq	r0, r0, r8, lsr fp
    141c:	03000d0b 	movweq	r0, #3339	; 0xd0b
    1420:	3b0b3a0e 	blcc	2cfc60 <__Stack_Size+0x2cf860>
    1424:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1428:	0c00000b 	stceq	0, cr0, [r0], {11}
    142c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1430:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1434:	00001349 	andeq	r1, r0, r9, asr #6
    1438:	3f012e0d 	svccc	0x00012e0d
    143c:	3a0e0319 	bcc	3820a8 <__Stack_Size+0x381ca8>
    1440:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1444:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1448:	97184006 	ldrls	r4, [r8, -r6]
    144c:	13011942 	movwne	r1, #6466	; 0x1942
    1450:	050e0000 	streq	r0, [lr, #-0]
    1454:	3a0e0300 	bcc	38205c <__Stack_Size+0x381c5c>
    1458:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    145c:	00180213 	andseq	r0, r8, r3, lsl r2
    1460:	012e0f00 			; <UNDEFINED> instruction: 0x012e0f00
    1464:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1468:	0b3b0b3a 	bleq	ec4158 <__Stack_Size+0xec3d58>
    146c:	13491927 	movtne	r1, #39207	; 0x9927
    1470:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1474:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1478:	00130119 	andseq	r0, r3, r9, lsl r1
    147c:	00051000 	andeq	r1, r5, r0
    1480:	0b3a0e03 	bleq	e84c94 <__Stack_Size+0xe84894>
    1484:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1488:	00001702 	andeq	r1, r0, r2, lsl #14
    148c:	03000511 	movweq	r0, #1297	; 0x511
    1490:	3b0b3a08 	blcc	2cfcb8 <__Stack_Size+0x2cf8b8>
    1494:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1498:	12000017 	andne	r0, r0, #23
    149c:	01018289 	smlabbeq	r1, r9, r2, r8
    14a0:	13310111 	teqne	r1, #1073741828	; 0x40000004
    14a4:	00001301 	andeq	r1, r0, r1, lsl #6
    14a8:	01828a13 	orreq	r8, r2, r3, lsl sl
    14ac:	91180200 	tstls	r8, r0, lsl #4
    14b0:	00001842 	andeq	r1, r0, r2, asr #16
    14b4:	01828914 	orreq	r8, r2, r4, lsl r9
    14b8:	95011101 	strls	r1, [r1, #-257]	; 0x101
    14bc:	13311942 	teqne	r1, #1081344	; 0x108000
    14c0:	00001301 	andeq	r1, r0, r1, lsl #6
    14c4:	01828915 	orreq	r8, r2, r5, lsl r9
    14c8:	31011100 	mrscc	r1, (UNDEF: 17)
    14cc:	16000013 			; <UNDEFINED> instruction: 0x16000013
    14d0:	01018289 	smlabbeq	r1, r9, r2, r8
    14d4:	13310111 	teqne	r1, #1073741828	; 0x40000004
    14d8:	89170000 	ldmdbhi	r7, {}	; <UNPREDICTABLE>
    14dc:	11010182 	smlabbne	r1, r2, r1, r0
    14e0:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    14e4:	00001331 	andeq	r1, r0, r1, lsr r3
    14e8:	03003418 	movweq	r3, #1048	; 0x418
    14ec:	3b0b3a0e 	blcc	2cfd2c <__Stack_Size+0x2cf92c>
    14f0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    14f4:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
    14f8:	00018289 	andeq	r8, r1, r9, lsl #5
    14fc:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1500:	00133119 	andseq	r3, r3, r9, lsl r1
    1504:	002e1a00 	eoreq	r1, lr, r0, lsl #20
    1508:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    150c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1510:	01111927 	tsteq	r1, r7, lsr #18
    1514:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1518:	00194297 	mulseq	r9, r7, r2
    151c:	01011b00 	tsteq	r1, r0, lsl #22
    1520:	13011349 	movwne	r1, #4937	; 0x1349
    1524:	211c0000 	tstcs	ip, r0
    1528:	1d000000 	stcne	0, cr0, [r0, #-0]
    152c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1530:	0b3b0b3a 	bleq	ec4220 <__Stack_Size+0xec3e20>
    1534:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    1538:	0000193c 	andeq	r1, r0, ip, lsr r9
    153c:	0300341e 	movweq	r3, #1054	; 0x41e
    1540:	3b0b3a0e 	blcc	2cfd80 <__Stack_Size+0x2cf980>
    1544:	3f134905 	svccc	0x00134905
    1548:	00193c19 	andseq	r3, r9, r9, lsl ip
    154c:	00341f00 	eorseq	r1, r4, r0, lsl #30
    1550:	0b3a0e03 	bleq	e84d64 <__Stack_Size+0xe84964>
    1554:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1558:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    155c:	0f200000 	svceq	0x00200000
    1560:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1564:	21000013 	tstcs	r0, r3, lsl r0
    1568:	13490021 	movtne	r0, #36897	; 0x9021
    156c:	0000052f 	andeq	r0, r0, pc, lsr #10
    1570:	3f012e22 	svccc	0x00012e22
    1574:	3a0e0319 	bcc	3821e0 <__Stack_Size+0x381de0>
    1578:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    157c:	01193c19 	tsteq	r9, r9, lsl ip
    1580:	23000013 	movwcs	r0, #19
    1584:	13490005 	movtne	r0, #36869	; 0x9005
    1588:	2e240000 	cdpcs	0, 2, cr0, cr4, cr0, {0}
    158c:	03193f01 	tsteq	r9, #1, 30
    1590:	3b0b3a0e 	blcc	2cfdd0 <__Stack_Size+0x2cf9d0>
    1594:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    1598:	01193c13 	tsteq	r9, r3, lsl ip
    159c:	25000013 	strcs	r0, [r0, #-19]
    15a0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    15a4:	0b3a0e03 	bleq	e84db8 <__Stack_Size+0xe849b8>
    15a8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    15ac:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
    15b0:	01000000 	mrseq	r0, (UNDEF: 0)
    15b4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    15b8:	0e030b13 	vmoveq.32	d3[0], r0
    15bc:	01110e1b 	tsteq	r1, fp, lsl lr
    15c0:	17100612 			; <UNDEFINED> instruction: 0x17100612
    15c4:	24020000 	strcs	r0, [r2], #-0
    15c8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    15cc:	000e030b 	andeq	r0, lr, fp, lsl #6
    15d0:	00160300 	andseq	r0, r6, r0, lsl #6
    15d4:	0b3a0803 	bleq	e835e8 <__Stack_Size+0xe831e8>
    15d8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    15dc:	16040000 	strne	r0, [r4], -r0
    15e0:	3a0e0300 	bcc	3821e8 <__Stack_Size+0x381de8>
    15e4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    15e8:	05000013 	streq	r0, [r0, #-19]
    15ec:	13490035 	movtne	r0, #36917	; 0x9035
    15f0:	01060000 	mrseq	r0, (UNDEF: 6)
    15f4:	01134901 	tsteq	r3, r1, lsl #18
    15f8:	07000013 	smladeq	r0, r3, r0, r0
    15fc:	13490021 	movtne	r0, #36897	; 0x9021
    1600:	00000b2f 	andeq	r0, r0, pc, lsr #22
    1604:	0b011308 	bleq	4622c <__Stack_Size+0x45e2c>
    1608:	3b0b3a0b 	blcc	2cfe3c <__Stack_Size+0x2cfa3c>
    160c:	00130105 	andseq	r0, r3, r5, lsl #2
    1610:	000d0900 	andeq	r0, sp, r0, lsl #18
    1614:	0b3a0803 	bleq	e83628 <__Stack_Size+0xe83228>
    1618:	1349053b 	movtne	r0, #38203	; 0x953b
    161c:	00000b38 	andeq	r0, r0, r8, lsr fp
    1620:	03000d0a 	movweq	r0, #3338	; 0xd0a
    1624:	3b0b3a0e 	blcc	2cfe64 <__Stack_Size+0x2cfa64>
    1628:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    162c:	0b00000b 	bleq	1660 <__Stack_Size+0x1260>
    1630:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1634:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1638:	00001349 	andeq	r1, r0, r9, asr #6
    163c:	0b01040c 	bleq	42674 <__Stack_Size+0x42274>
    1640:	3b0b3a0b 	blcc	2cfe74 <__Stack_Size+0x2cfa74>
    1644:	0013010b 	andseq	r0, r3, fp, lsl #2
    1648:	00280d00 	eoreq	r0, r8, r0, lsl #26
    164c:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1650:	280e0000 	stmdacs	lr, {}	; <UNPREDICTABLE>
    1654:	1c080300 	stcne	3, cr0, [r8], {-0}
    1658:	0f00000d 	svceq	0x0000000d
    165c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1660:	0b3a0e03 	bleq	e84e74 <__Stack_Size+0xe84a74>
    1664:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1668:	13010b20 	movwne	r0, #6944	; 0x1b20
    166c:	05100000 	ldreq	r0, [r0, #-0]
    1670:	3a0e0300 	bcc	382278 <__Stack_Size+0x381e78>
    1674:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1678:	11000013 	tstne	r0, r3, lsl r0
    167c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1680:	0b3a0e03 	bleq	e84e94 <__Stack_Size+0xe84a94>
    1684:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1688:	06120111 			; <UNDEFINED> instruction: 0x06120111
    168c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1690:	00130119 	andseq	r0, r3, r9, lsl r1
    1694:	00051200 	andeq	r1, r5, r0, lsl #4
    1698:	0b3a0e03 	bleq	e84eac <__Stack_Size+0xe84aac>
    169c:	1349053b 	movtne	r0, #38203	; 0x953b
    16a0:	00001802 	andeq	r1, r0, r2, lsl #16
    16a4:	3f002e13 	svccc	0x00002e13
    16a8:	3a0e0319 	bcc	382314 <__Stack_Size+0x381f14>
    16ac:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    16b0:	11134919 	tstne	r3, r9, lsl r9
    16b4:	40061201 	andmi	r1, r6, r1, lsl #4
    16b8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    16bc:	05140000 	ldreq	r0, [r4, #-0]
    16c0:	3a0e0300 	bcc	3822c8 <__Stack_Size+0x381ec8>
    16c4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    16c8:	00170213 	andseq	r0, r7, r3, lsl r2
    16cc:	012e1500 			; <UNDEFINED> instruction: 0x012e1500
    16d0:	01111331 	tsteq	r1, r1, lsr r3
    16d4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    16d8:	01194297 			; <UNDEFINED> instruction: 0x01194297
    16dc:	16000013 			; <UNDEFINED> instruction: 0x16000013
    16e0:	13310005 	teqne	r1, #5
    16e4:	00001802 	andeq	r1, r0, r2, lsl #16
    16e8:	11010b17 	tstne	r1, r7, lsl fp
    16ec:	00061201 	andeq	r1, r6, r1, lsl #4
    16f0:	00051800 	andeq	r1, r5, r0, lsl #16
    16f4:	17021331 	smladxne	r2, r1, r3, r1
    16f8:	89190000 	ldmdbhi	r9, {}	; <UNPREDICTABLE>
    16fc:	11000182 	smlabbne	r0, r2, r1, r0
    1700:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    1704:	00001331 	andeq	r1, r0, r1, lsr r3
    1708:	0182891a 	orreq	r8, r2, sl, lsl r9
    170c:	31011101 	tstcc	r1, r1, lsl #2
    1710:	00130113 	andseq	r0, r3, r3, lsl r1
    1714:	828a1b00 	addhi	r1, sl, #0, 22
    1718:	18020001 	stmdane	r2, {r0}
    171c:	00184291 	mulseq	r8, r1, r2
    1720:	82891c00 	addhi	r1, r9, #0, 24
    1724:	01110101 	tsteq	r1, r1, lsl #2
    1728:	31194295 			; <UNDEFINED> instruction: 0x31194295
    172c:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
    1730:	00018289 	andeq	r8, r1, r9, lsl #5
    1734:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1738:	341e0000 	ldrcc	r0, [lr], #-0
    173c:	3a0e0300 	bcc	382344 <__Stack_Size+0x381f44>
    1740:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1744:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
    1748:	1f000018 	svcne	0x00000018
    174c:	13490026 	movtne	r0, #36902	; 0x9026
    1750:	34200000 	strtcc	r0, [r0], #-0
    1754:	3a0e0300 	bcc	38235c <__Stack_Size+0x381f5c>
    1758:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    175c:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
    1760:	21000018 	tstcs	r0, r8, lsl r0
    1764:	0b0b000f 	bleq	2c17a8 <__Stack_Size+0x2c13a8>
    1768:	00001349 	andeq	r1, r0, r9, asr #6
    176c:	3f012e22 	svccc	0x00012e22
    1770:	3a0e0319 	bcc	3823dc <__Stack_Size+0x381fdc>
    1774:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1778:	01193c19 	tsteq	r9, r9, lsl ip
    177c:	23000013 	movwcs	r0, #19
    1780:	13490005 	movtne	r0, #36869	; 0x9005
    1784:	2e240000 	cdpcs	0, 2, cr0, cr4, cr0, {0}
    1788:	03193f01 	tsteq	r9, #1, 30
    178c:	3b0b3a0e 	blcc	2cffcc <__Stack_Size+0x2cfbcc>
    1790:	3c192705 	ldccc	7, cr2, [r9], {5}
    1794:	00000019 	andeq	r0, r0, r9, lsl r0
    1798:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    179c:	030b130e 	movweq	r1, #45838	; 0xb30e
    17a0:	110e1b0e 	tstne	lr, lr, lsl #22
    17a4:	10061201 	andne	r1, r6, r1, lsl #4
    17a8:	02000017 	andeq	r0, r0, #23
    17ac:	08030016 	stmdaeq	r3, {r1, r2, r4}
    17b0:	0b3b0b3a 	bleq	ec44a0 <__Stack_Size+0xec40a0>
    17b4:	00001349 	andeq	r1, r0, r9, asr #6
    17b8:	0b002403 	bleq	a7cc <__Stack_Size+0xa3cc>
    17bc:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    17c0:	0400000e 	streq	r0, [r0], #-14
    17c4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    17c8:	0b3b0b3a 	bleq	ec44b8 <__Stack_Size+0xec40b8>
    17cc:	00001349 	andeq	r1, r0, r9, asr #6
    17d0:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
    17d4:	06000013 			; <UNDEFINED> instruction: 0x06000013
    17d8:	0b0b0104 	bleq	2c1bf0 <__Stack_Size+0x2c17f0>
    17dc:	0b3b0b3a 	bleq	ec44cc <__Stack_Size+0xec40cc>
    17e0:	00001301 	andeq	r1, r0, r1, lsl #6
    17e4:	03002807 	movweq	r2, #2055	; 0x807
    17e8:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    17ec:	00280800 	eoreq	r0, r8, r0, lsl #16
    17f0:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
    17f4:	13090000 	movwne	r0, #36864	; 0x9000
    17f8:	3a0b0b01 	bcc	2c4404 <__Stack_Size+0x2c4004>
    17fc:	01053b0b 	tsteq	r5, fp, lsl #22
    1800:	0a000013 	beq	1854 <__Stack_Size+0x1454>
    1804:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1808:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    180c:	0b381349 	bleq	e06538 <__Stack_Size+0xe06138>
    1810:	0d0b0000 	stceq	0, cr0, [fp, #-0]
    1814:	3a0e0300 	bcc	38241c <__Stack_Size+0x38201c>
    1818:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    181c:	000b3813 	andeq	r3, fp, r3, lsl r8
    1820:	00160c00 	andseq	r0, r6, r0, lsl #24
    1824:	0b3a0e03 	bleq	e85038 <__Stack_Size+0xe84c38>
    1828:	1349053b 	movtne	r0, #38203	; 0x953b
    182c:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
    1830:	03193f00 	tsteq	r9, #0, 30
    1834:	3b0b3a0e 	blcc	2d0074 <__Stack_Size+0x2cfc74>
    1838:	2019270b 	andscs	r2, r9, fp, lsl #14
    183c:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
    1840:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1844:	0b3a0e03 	bleq	e85058 <__Stack_Size+0xe84c58>
    1848:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    184c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1850:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1854:	00130119 	andseq	r0, r3, r9, lsl r1
    1858:	00050f00 	andeq	r0, r5, r0, lsl #30
    185c:	0b3a0803 	bleq	e83870 <__Stack_Size+0xe83470>
    1860:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1864:	00001702 	andeq	r1, r0, r2, lsl #14
    1868:	31002e10 	tstcc	r0, r0, lsl lr
    186c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1870:	97184006 	ldrls	r4, [r8, -r6]
    1874:	00001942 	andeq	r1, r0, r2, asr #18
    1878:	03003411 	movweq	r3, #1041	; 0x411
    187c:	3b0b3a0e 	blcc	2d00bc <__Stack_Size+0x2cfcbc>
    1880:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1884:	12000017 	andne	r0, r0, #23
    1888:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    188c:	0b3a0e03 	bleq	e850a0 <__Stack_Size+0xe84ca0>
    1890:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1894:	01111349 	tsteq	r1, r9, asr #6
    1898:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    189c:	00194297 	mulseq	r9, r7, r2
    18a0:	001d1300 	andseq	r1, sp, r0, lsl #6
    18a4:	01111331 	tsteq	r1, r1, lsr r3
    18a8:	0b580612 	bleq	16030f8 <__Stack_Size+0x1602cf8>
    18ac:	00000559 	andeq	r0, r0, r9, asr r5
    18b0:	01828914 	orreq	r8, r2, r4, lsl r9
    18b4:	31011101 	tstcc	r1, r1, lsl #2
    18b8:	00130113 	andseq	r0, r3, r3, lsl r1
    18bc:	828a1500 	addhi	r1, sl, #0, 10
    18c0:	18020001 	stmdane	r2, {r0}
    18c4:	00184291 	mulseq	r8, r1, r2
    18c8:	82891600 	addhi	r1, r9, #0, 12
    18cc:	01110001 	tsteq	r1, r1
    18d0:	00001331 	andeq	r1, r0, r1, lsr r3
    18d4:	01828917 	orreq	r8, r2, r7, lsl r9
    18d8:	31011101 	tstcc	r1, r1, lsl #2
    18dc:	18000013 	stmdane	r0, {r0, r1, r4}
    18e0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    18e4:	0b3a0e03 	bleq	e850f8 <__Stack_Size+0xe84cf8>
    18e8:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    18ec:	06120111 			; <UNDEFINED> instruction: 0x06120111
    18f0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    18f4:	00130119 	andseq	r0, r3, r9, lsl r1
    18f8:	00341900 	eorseq	r1, r4, r0, lsl #18
    18fc:	0b3a0803 	bleq	e83910 <__Stack_Size+0xe83510>
    1900:	1349053b 	movtne	r0, #38203	; 0x953b
    1904:	00001702 	andeq	r1, r0, r2, lsl #14
    1908:	0b00241a 	bleq	a978 <__Stack_Size+0xa578>
    190c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1910:	1b000008 	blne	1938 <__Stack_Size+0x1538>
    1914:	13490101 	movtne	r0, #37121	; 0x9101
    1918:	00001301 	andeq	r1, r0, r1, lsl #6
    191c:	0000211c 	andeq	r2, r0, ip, lsl r1
    1920:	00341d00 	eorseq	r1, r4, r0, lsl #26
    1924:	0b3a0e03 	bleq	e85138 <__Stack_Size+0xe84d38>
    1928:	1349053b 	movtne	r0, #38203	; 0x953b
    192c:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    1930:	341e0000 	ldrcc	r0, [lr], #-0
    1934:	3a0e0300 	bcc	38253c <__Stack_Size+0x38213c>
    1938:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    193c:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
    1940:	1f000018 	svcne	0x00000018
    1944:	13490021 	movtne	r0, #36897	; 0x9021
    1948:	00000b2f 	andeq	r0, r0, pc, lsr #22
    194c:	3f012e20 	svccc	0x00012e20
    1950:	3a0e0319 	bcc	3825bc <__Stack_Size+0x3821bc>
    1954:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1958:	3c134919 	ldccc	9, cr4, [r3], {25}
    195c:	00130119 	andseq	r0, r3, r9, lsl r1
    1960:	00052100 	andeq	r2, r5, r0, lsl #2
    1964:	00001349 	andeq	r1, r0, r9, asr #6
    1968:	0b000f22 	bleq	55f8 <__Stack_Size+0x51f8>
    196c:	0013490b 	andseq	r4, r3, fp, lsl #18
    1970:	012e2300 			; <UNDEFINED> instruction: 0x012e2300
    1974:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1978:	0b3b0b3a 	bleq	ec4668 <__Stack_Size+0xec4268>
    197c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1980:	00001301 	andeq	r1, r0, r1, lsl #6
    1984:	3f012e24 	svccc	0x00012e24
    1988:	3a0e0319 	bcc	3825f4 <__Stack_Size+0x3821f4>
    198c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1990:	01193c19 	tsteq	r9, r9, lsl ip
    1994:	25000013 	strcs	r0, [r0, #-19]
    1998:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    199c:	0b3a0e03 	bleq	e851b0 <__Stack_Size+0xe84db0>
    19a0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    19a4:	0000193c 	andeq	r1, r0, ip, lsr r9
    19a8:	01110100 	tsteq	r1, r0, lsl #2
    19ac:	0b130e25 	bleq	4c5248 <__Stack_Size+0x4c4e48>
    19b0:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    19b4:	06120111 			; <UNDEFINED> instruction: 0x06120111
    19b8:	00001710 	andeq	r1, r0, r0, lsl r7
    19bc:	0b002402 	bleq	a9cc <__Stack_Size+0xa5cc>
    19c0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    19c4:	0300000e 	movweq	r0, #14
    19c8:	08030016 	stmdaeq	r3, {r1, r2, r4}
    19cc:	0b3b0b3a 	bleq	ec46bc <__Stack_Size+0xec42bc>
    19d0:	00001349 	andeq	r1, r0, r9, asr #6
    19d4:	03001604 	movweq	r1, #1540	; 0x604
    19d8:	3b0b3a0e 	blcc	2d0218 <__Stack_Size+0x2cfe18>
    19dc:	0013490b 	andseq	r4, r3, fp, lsl #18
    19e0:	00350500 	eorseq	r0, r5, r0, lsl #10
    19e4:	00001349 	andeq	r1, r0, r9, asr #6
    19e8:	0b010406 	bleq	42a08 <__Stack_Size+0x42608>
    19ec:	3b0b3a0b 	blcc	2d0220 <__Stack_Size+0x2cfe20>
    19f0:	0013010b 	andseq	r0, r3, fp, lsl #2
    19f4:	00280700 	eoreq	r0, r8, r0, lsl #14
    19f8:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    19fc:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    1a00:	1c080300 	stcne	3, cr0, [r8], {-0}
    1a04:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    1a08:	0b0b0113 	bleq	2c1e5c <__Stack_Size+0x2c1a5c>
    1a0c:	0b3b0b3a 	bleq	ec46fc <__Stack_Size+0xec42fc>
    1a10:	00001301 	andeq	r1, r0, r1, lsl #6
    1a14:	03000d0a 	movweq	r0, #3338	; 0xd0a
    1a18:	3b0b3a08 	blcc	2d0240 <__Stack_Size+0x2cfe40>
    1a1c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1a20:	0b00000b 	bleq	1a54 <__Stack_Size+0x1654>
    1a24:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1a28:	0b3b0b3a 	bleq	ec4718 <__Stack_Size+0xec4318>
    1a2c:	0b381349 	bleq	e06758 <__Stack_Size+0xe06358>
    1a30:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
    1a34:	03193f01 	tsteq	r9, #1, 30
    1a38:	3b0b3a0e 	blcc	2d0278 <__Stack_Size+0x2cfe78>
    1a3c:	1119270b 	tstne	r9, fp, lsl #14
    1a40:	40061201 	andmi	r1, r6, r1, lsl #4
    1a44:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1a48:	00001301 	andeq	r1, r0, r1, lsl #6
    1a4c:	0300050d 	movweq	r0, #1293	; 0x50d
    1a50:	3b0b3a0e 	blcc	2d0290 <__Stack_Size+0x2cfe90>
    1a54:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1a58:	0e000017 	mcreq	0, 0, r0, cr0, cr7, {0}
    1a5c:	01018289 	smlabbeq	r1, r9, r2, r8
    1a60:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1a64:	00001301 	andeq	r1, r0, r1, lsl #6
    1a68:	01828a0f 	orreq	r8, r2, pc, lsl #20
    1a6c:	91180200 	tstls	r8, r0, lsl #4
    1a70:	00001842 	andeq	r1, r0, r2, asr #16
    1a74:	01828910 	orreq	r8, r2, r0, lsl r9
    1a78:	95011101 	strls	r1, [r1, #-257]	; 0x101
    1a7c:	13311942 	teqne	r1, #1081344	; 0x108000
    1a80:	0f110000 	svceq	0x00110000
    1a84:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1a88:	12000013 	andne	r0, r0, #19
    1a8c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1a90:	0b3b0b3a 	bleq	ec4780 <__Stack_Size+0xec4380>
    1a94:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1a98:	34130000 	ldrcc	r0, [r3], #-0
    1a9c:	3a0e0300 	bcc	3826a4 <__Stack_Size+0x3822a4>
    1aa0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1aa4:	00170213 	andseq	r0, r7, r3, lsl r2
    1aa8:	012e1400 			; <UNDEFINED> instruction: 0x012e1400
    1aac:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1ab0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1ab4:	01111927 	tsteq	r1, r7, lsr #18
    1ab8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1abc:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1ac0:	15000013 	strne	r0, [r0, #-19]
    1ac4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1ac8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1acc:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1ad0:	05160000 	ldreq	r0, [r6, #-0]
    1ad4:	3a0e0300 	bcc	3826dc <__Stack_Size+0x3822dc>
    1ad8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1adc:	00170213 	andseq	r0, r7, r3, lsl r2
    1ae0:	00341700 	eorseq	r1, r4, r0, lsl #14
    1ae4:	0b3a0e03 	bleq	e852f8 <__Stack_Size+0xe84ef8>
    1ae8:	1349053b 	movtne	r0, #38203	; 0x953b
    1aec:	00001702 	andeq	r1, r0, r2, lsl #14
    1af0:	3f012e18 	svccc	0x00012e18
    1af4:	3a0e0319 	bcc	382760 <__Stack_Size+0x382360>
    1af8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1afc:	11134919 	tstne	r3, r9, lsl r9
    1b00:	40061201 	andmi	r1, r6, r1, lsl #4
    1b04:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1b08:	00001301 	andeq	r1, r0, r1, lsl #6
    1b0c:	3f002e19 	svccc	0x00002e19
    1b10:	3a0e0319 	bcc	38277c <__Stack_Size+0x38237c>
    1b14:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1b18:	11134919 	tstne	r3, r9, lsl r9
    1b1c:	40061201 	andmi	r1, r6, r1, lsl #4
    1b20:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1b24:	2e1a0000 	cdpcs	0, 1, cr0, cr10, cr0, {0}
    1b28:	03193f01 	tsteq	r9, #1, 30
    1b2c:	3b0b3a0e 	blcc	2d036c <__Stack_Size+0x2cff6c>
    1b30:	3c192705 	ldccc	7, cr2, [r9], {5}
    1b34:	1b000019 	blne	1ba0 <__Stack_Size+0x17a0>
    1b38:	13490005 	movtne	r0, #36869	; 0x9005
    1b3c:	01000000 	mrseq	r0, (UNDEF: 0)
    1b40:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1b44:	0e030b13 	vmoveq.32	d3[0], r0
    1b48:	01110e1b 	tsteq	r1, fp, lsl lr
    1b4c:	17100612 			; <UNDEFINED> instruction: 0x17100612
    1b50:	24020000 	strcs	r0, [r2], #-0
    1b54:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1b58:	000e030b 	andeq	r0, lr, fp, lsl #6
    1b5c:	00160300 	andseq	r0, r6, r0, lsl #6
    1b60:	0b3a0803 	bleq	e83b74 <__Stack_Size+0xe83774>
    1b64:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1b68:	16040000 	strne	r0, [r4], -r0
    1b6c:	3a0e0300 	bcc	382774 <__Stack_Size+0x382374>
    1b70:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1b74:	05000013 	streq	r0, [r0, #-19]
    1b78:	13490035 	movtne	r0, #36917	; 0x9035
    1b7c:	04060000 	streq	r0, [r6], #-0
    1b80:	3a0b0b01 	bcc	2c478c <__Stack_Size+0x2c438c>
    1b84:	010b3b0b 	tsteq	fp, fp, lsl #22
    1b88:	07000013 	smladeq	r0, r3, r0, r0
    1b8c:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1b90:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1b94:	03002808 	movweq	r2, #2056	; 0x808
    1b98:	000d1c08 	andeq	r1, sp, r8, lsl #24
    1b9c:	01130900 	tsteq	r3, r0, lsl #18
    1ba0:	0b3a0b0b 	bleq	e847d4 <__Stack_Size+0xe843d4>
    1ba4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1ba8:	0d0a0000 	stceq	0, cr0, [sl, #-0]
    1bac:	3a0e0300 	bcc	3827b4 <__Stack_Size+0x3823b4>
    1bb0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1bb4:	000b3813 	andeq	r3, fp, r3, lsl r8
    1bb8:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1bbc:	0b3a0803 	bleq	e83bd0 <__Stack_Size+0xe837d0>
    1bc0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1bc4:	00000b38 	andeq	r0, r0, r8, lsr fp
    1bc8:	4901010c 	stmdbmi	r1, {r2, r3, r8}
    1bcc:	00130113 	andseq	r0, r3, r3, lsl r1
    1bd0:	00210d00 	eoreq	r0, r1, r0, lsl #26
    1bd4:	0b2f1349 	bleq	bc6900 <__Stack_Size+0xbc6500>
    1bd8:	2e0e0000 	cdpcs	0, 0, cr0, cr14, cr0, {0}
    1bdc:	03193f01 	tsteq	r9, #1, 30
    1be0:	3b0b3a0e 	blcc	2d0420 <__Stack_Size+0x2d0020>
    1be4:	1119270b 	tstne	r9, fp, lsl #14
    1be8:	40061201 	andmi	r1, r6, r1, lsl #4
    1bec:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1bf0:	00001301 	andeq	r1, r0, r1, lsl #6
    1bf4:	0182890f 	orreq	r8, r2, pc, lsl #18
    1bf8:	31011101 	tstcc	r1, r1, lsl #2
    1bfc:	00130113 	andseq	r0, r3, r3, lsl r1
    1c00:	828a1000 	addhi	r1, sl, #0
    1c04:	18020001 	stmdane	r2, {r0}
    1c08:	00184291 	mulseq	r8, r1, r2
    1c0c:	82891100 	addhi	r1, r9, #0, 2
    1c10:	01110101 	tsteq	r1, r1, lsl #2
    1c14:	31194295 			; <UNDEFINED> instruction: 0x31194295
    1c18:	12000013 	andne	r0, r0, #19
    1c1c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1c20:	0b3b0b3a 	bleq	ec4910 <__Stack_Size+0xec4510>
    1c24:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1c28:	05130000 	ldreq	r0, [r3, #-0]
    1c2c:	3a0e0300 	bcc	382834 <__Stack_Size+0x382434>
    1c30:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c34:	00170213 	andseq	r0, r7, r3, lsl r2
    1c38:	00341400 	eorseq	r1, r4, r0, lsl #8
    1c3c:	0b3a0e03 	bleq	e85450 <__Stack_Size+0xe85050>
    1c40:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1c44:	00001702 	andeq	r1, r0, r2, lsl #14
    1c48:	3f012e15 	svccc	0x00012e15
    1c4c:	3a0e0319 	bcc	3828b8 <__Stack_Size+0x3824b8>
    1c50:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1c54:	11134919 	tstne	r3, r9, lsl r9
    1c58:	40061201 	andmi	r1, r6, r1, lsl #4
    1c5c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1c60:	00001301 	andeq	r1, r0, r1, lsl #6
    1c64:	3f002e16 	svccc	0x00002e16
    1c68:	3a0e0319 	bcc	3828d4 <__Stack_Size+0x3824d4>
    1c6c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1c70:	11134919 	tstne	r3, r9, lsl r9
    1c74:	40061201 	andmi	r1, r6, r1, lsl #4
    1c78:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1c7c:	2e170000 	cdpcs	0, 1, cr0, cr7, cr0, {0}
    1c80:	03193f00 	tsteq	r9, #0, 30
    1c84:	3b0b3a0e 	blcc	2d04c4 <__Stack_Size+0x2d00c4>
    1c88:	1119270b 	tstne	r9, fp, lsl #14
    1c8c:	40061201 	andmi	r1, r6, r1, lsl #4
    1c90:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1c94:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
    1c98:	03193f00 	tsteq	r9, #0, 30
    1c9c:	3b0b3a0e 	blcc	2d04dc <__Stack_Size+0x2d00dc>
    1ca0:	11192705 	tstne	r9, r5, lsl #14
    1ca4:	40061201 	andmi	r1, r6, r1, lsl #4
    1ca8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1cac:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
    1cb0:	03193f01 	tsteq	r9, #1, 30
    1cb4:	3b0b3a0e 	blcc	2d04f4 <__Stack_Size+0x2d00f4>
    1cb8:	3c192705 	ldccc	7, cr2, [r9], {5}
    1cbc:	1a000019 	bne	1d28 <__Stack_Size+0x1928>
    1cc0:	13490005 	movtne	r0, #36869	; 0x9005
    1cc4:	01000000 	mrseq	r0, (UNDEF: 0)
    1cc8:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1ccc:	0e030b13 	vmoveq.32	d3[0], r0
    1cd0:	01110e1b 	tsteq	r1, fp, lsl lr
    1cd4:	17100612 			; <UNDEFINED> instruction: 0x17100612
    1cd8:	24020000 	strcs	r0, [r2], #-0
    1cdc:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1ce0:	000e030b 	andeq	r0, lr, fp, lsl #6
    1ce4:	00160300 	andseq	r0, r6, r0, lsl #6
    1ce8:	0b3a0803 	bleq	e83cfc <__Stack_Size+0xe838fc>
    1cec:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1cf0:	16040000 	strne	r0, [r4], -r0
    1cf4:	3a0e0300 	bcc	3828fc <__Stack_Size+0x3824fc>
    1cf8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1cfc:	05000013 	streq	r0, [r0, #-19]
    1d00:	13490035 	movtne	r0, #36917	; 0x9035
    1d04:	04060000 	streq	r0, [r6], #-0
    1d08:	3a0b0b01 	bcc	2c4914 <__Stack_Size+0x2c4514>
    1d0c:	010b3b0b 	tsteq	fp, fp, lsl #22
    1d10:	07000013 	smladeq	r0, r3, r0, r0
    1d14:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1d18:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1d1c:	03002808 	movweq	r2, #2056	; 0x808
    1d20:	000d1c08 	andeq	r1, sp, r8, lsl #24
    1d24:	01130900 	tsteq	r3, r0, lsl #18
    1d28:	0b3a0b0b 	bleq	e8495c <__Stack_Size+0xe8455c>
    1d2c:	1301053b 	movwne	r0, #5435	; 0x153b
    1d30:	0d0a0000 	stceq	0, cr0, [sl, #-0]
    1d34:	3a080300 	bcc	20293c <__Stack_Size+0x20253c>
    1d38:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1d3c:	000b3813 	andeq	r3, fp, r3, lsl r8
    1d40:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1d44:	0b3a0e03 	bleq	e85558 <__Stack_Size+0xe85158>
    1d48:	1349053b 	movtne	r0, #38203	; 0x953b
    1d4c:	00000b38 	andeq	r0, r0, r8, lsr fp
    1d50:	0300160c 	movweq	r1, #1548	; 0x60c
    1d54:	3b0b3a0e 	blcc	2d0594 <__Stack_Size+0x2d0194>
    1d58:	00134905 	andseq	r4, r3, r5, lsl #18
    1d5c:	012e0d00 			; <UNDEFINED> instruction: 0x012e0d00
    1d60:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1d64:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1d68:	13491927 	movtne	r1, #39207	; 0x9927
    1d6c:	13010b20 	movwne	r0, #6944	; 0x1b20
    1d70:	340e0000 	strcc	r0, [lr], #-0
    1d74:	3a0e0300 	bcc	38297c <__Stack_Size+0x38257c>
    1d78:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1d7c:	0f000013 	svceq	0x00000013
    1d80:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1d84:	0b3a0e03 	bleq	e85598 <__Stack_Size+0xe85198>
    1d88:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1d8c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1d90:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1d94:	00130119 	andseq	r0, r3, r9, lsl r1
    1d98:	00051000 	andeq	r1, r5, r0
    1d9c:	0b3a0e03 	bleq	e855b0 <__Stack_Size+0xe851b0>
    1da0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1da4:	00001702 	andeq	r1, r0, r2, lsl #14
    1da8:	3f002e11 	svccc	0x00002e11
    1dac:	3a0e0319 	bcc	382a18 <__Stack_Size+0x382618>
    1db0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1db4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1db8:	97184006 	ldrls	r4, [r8, -r6]
    1dbc:	00001942 	andeq	r1, r0, r2, asr #18
    1dc0:	3f002e12 	svccc	0x00002e12
    1dc4:	3a0e0319 	bcc	382a30 <__Stack_Size+0x382630>
    1dc8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1dcc:	11134919 	tstne	r3, r9, lsl r9
    1dd0:	40061201 	andmi	r1, r6, r1, lsl #4
    1dd4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1dd8:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
    1ddc:	03193f01 	tsteq	r9, #1, 30
    1de0:	3b0b3a0e 	blcc	2d0620 <__Stack_Size+0x2d0220>
    1de4:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    1de8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1dec:	97184006 	ldrls	r4, [r8, -r6]
    1df0:	13011942 	movwne	r1, #6466	; 0x1942
    1df4:	34140000 	ldrcc	r0, [r4], #-0
    1df8:	3a0e0300 	bcc	382a00 <__Stack_Size+0x382600>
    1dfc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1e00:	00170213 	andseq	r0, r7, r3, lsl r2
    1e04:	012e1500 			; <UNDEFINED> instruction: 0x012e1500
    1e08:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1e0c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1e10:	01111927 	tsteq	r1, r7, lsr #18
    1e14:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1e18:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1e1c:	16000013 			; <UNDEFINED> instruction: 0x16000013
    1e20:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1e24:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1e28:	17021349 	strne	r1, [r2, -r9, asr #6]
    1e2c:	05170000 	ldreq	r0, [r7, #-0]
    1e30:	3a0e0300 	bcc	382a38 <__Stack_Size+0x382638>
    1e34:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1e38:	00180213 	andseq	r0, r8, r3, lsl r2
    1e3c:	012e1800 			; <UNDEFINED> instruction: 0x012e1800
    1e40:	01111331 	tsteq	r1, r1, lsr r3
    1e44:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1e48:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1e4c:	19000013 	stmdbne	r0, {r0, r1, r4}
    1e50:	13310034 	teqne	r1, #52	; 0x34
    1e54:	00001702 	andeq	r1, r0, r2, lsl #14
    1e58:	11010b1a 	tstne	r1, sl, lsl fp
    1e5c:	00061201 	andeq	r1, r6, r1, lsl #4
    1e60:	00341b00 	eorseq	r1, r4, r0, lsl #22
    1e64:	00001331 	andeq	r1, r0, r1, lsr r3
    1e68:	03012e1c 	movweq	r2, #7708	; 0x1e1c
    1e6c:	3b0b3a0e 	blcc	2d06ac <__Stack_Size+0x2d02ac>
    1e70:	20192705 	andscs	r2, r9, r5, lsl #14
    1e74:	0013010b 	andseq	r0, r3, fp, lsl #2
    1e78:	00341d00 	eorseq	r1, r4, r0, lsl #26
    1e7c:	0b3a0803 	bleq	e83e90 <__Stack_Size+0xe83a90>
    1e80:	1349053b 	movtne	r0, #38203	; 0x953b
    1e84:	1d1e0000 	ldcne	0, cr0, [lr, #-0]
    1e88:	11133101 	tstne	r3, r1, lsl #2
    1e8c:	58061201 	stmdapl	r6, {r0, r9, ip}
    1e90:	0105590b 	tsteq	r5, fp, lsl #18
    1e94:	1f000013 	svcne	0x00000013
    1e98:	13310034 	teqne	r1, #52	; 0x34
    1e9c:	00001802 	andeq	r1, r0, r2, lsl #16
    1ea0:	01828920 	orreq	r8, r2, r0, lsr #18
    1ea4:	31011100 	mrscc	r1, (UNDEF: 17)
    1ea8:	21000013 	tstcs	r0, r3, lsl r0
    1eac:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1eb0:	0b3a0e03 	bleq	e856c4 <__Stack_Size+0xe852c4>
    1eb4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1eb8:	01111349 	tsteq	r1, r9, asr #6
    1ebc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1ec0:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1ec4:	22000013 	andcs	r0, r0, #19
    1ec8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1ecc:	0b3b0b3a 	bleq	ec4bbc <__Stack_Size+0xec47bc>
    1ed0:	17021349 	strne	r1, [r2, -r9, asr #6]
    1ed4:	89230000 	stmdbhi	r3!, {}	; <UNPREDICTABLE>
    1ed8:	11010182 	smlabbne	r1, r2, r1, r0
    1edc:	01133101 	tsteq	r3, r1, lsl #2
    1ee0:	24000013 	strcs	r0, [r0], #-19
    1ee4:	0001828a 	andeq	r8, r1, sl, lsl #5
    1ee8:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    1eec:	25000018 	strcs	r0, [r0, #-24]
    1ef0:	01018289 	smlabbeq	r1, r9, r2, r8
    1ef4:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1ef8:	2e260000 	cdpcs	0, 2, cr0, cr6, cr0, {0}
    1efc:	03193f01 	tsteq	r9, #1, 30
    1f00:	3b0b3a0e 	blcc	2d0740 <__Stack_Size+0x2d0340>
    1f04:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    1f08:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1f0c:	97184006 	ldrls	r4, [r8, -r6]
    1f10:	00001942 	andeq	r1, r0, r2, asr #18
    1f14:	01110100 	tsteq	r1, r0, lsl #2
    1f18:	0b130e25 	bleq	4c57b4 <__Stack_Size+0x4c53b4>
    1f1c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1f20:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1f24:	00001710 	andeq	r1, r0, r0, lsl r7
    1f28:	0b002402 	bleq	af38 <__Stack_Size+0xab38>
    1f2c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1f30:	0300000e 	movweq	r0, #14
    1f34:	08030016 	stmdaeq	r3, {r1, r2, r4}
    1f38:	0b3b0b3a 	bleq	ec4c28 <__Stack_Size+0xec4828>
    1f3c:	00001349 	andeq	r1, r0, r9, asr #6
    1f40:	03001604 	movweq	r1, #1540	; 0x604
    1f44:	3b0b3a0e 	blcc	2d0784 <__Stack_Size+0x2d0384>
    1f48:	0013490b 	andseq	r4, r3, fp, lsl #18
    1f4c:	00350500 	eorseq	r0, r5, r0, lsl #10
    1f50:	00001349 	andeq	r1, r0, r9, asr #6
    1f54:	0b010406 	bleq	42f74 <__Stack_Size+0x42b74>
    1f58:	3b0b3a0b 	blcc	2d078c <__Stack_Size+0x2d038c>
    1f5c:	0013010b 	andseq	r0, r3, fp, lsl #2
    1f60:	00280700 	eoreq	r0, r8, r0, lsl #14
    1f64:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1f68:	13080000 	movwne	r0, #32768	; 0x8000
    1f6c:	3a0b0b01 	bcc	2c4b78 <__Stack_Size+0x2c4778>
    1f70:	01053b0b 	tsteq	r5, fp, lsl #22
    1f74:	09000013 	stmdbeq	r0, {r0, r1, r4}
    1f78:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1f7c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1f80:	0b381349 	bleq	e06cac <__Stack_Size+0xe068ac>
    1f84:	0d0a0000 	stceq	0, cr0, [sl, #-0]
    1f88:	3a0e0300 	bcc	382b90 <__Stack_Size+0x382790>
    1f8c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1f90:	000b3813 	andeq	r3, fp, r3, lsl r8
    1f94:	00160b00 	andseq	r0, r6, r0, lsl #22
    1f98:	0b3a0e03 	bleq	e857ac <__Stack_Size+0xe853ac>
    1f9c:	1349053b 	movtne	r0, #38203	; 0x953b
    1fa0:	010c0000 	mrseq	r0, (UNDEF: 12)
    1fa4:	01134901 	tsteq	r3, r1, lsl #18
    1fa8:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
    1fac:	13490021 	movtne	r0, #36897	; 0x9021
    1fb0:	00000b2f 	andeq	r0, r0, pc, lsr #22
    1fb4:	0b01130e 	bleq	46bf4 <__Stack_Size+0x467f4>
    1fb8:	3b0b3a0b 	blcc	2d07ec <__Stack_Size+0x2d03ec>
    1fbc:	0013010b 	andseq	r0, r3, fp, lsl #2
    1fc0:	000d0f00 	andeq	r0, sp, r0, lsl #30
    1fc4:	0b3a0e03 	bleq	e857d8 <__Stack_Size+0xe853d8>
    1fc8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1fcc:	00000b38 	andeq	r0, r0, r8, lsr fp
    1fd0:	3f012e10 	svccc	0x00012e10
    1fd4:	3a0e0319 	bcc	382c40 <__Stack_Size+0x382840>
    1fd8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1fdc:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1fe0:	97184006 	ldrls	r4, [r8, -r6]
    1fe4:	13011942 	movwne	r1, #6466	; 0x1942
    1fe8:	05110000 	ldreq	r0, [r1, #-0]
    1fec:	3a0e0300 	bcc	382bf4 <__Stack_Size+0x3827f4>
    1ff0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1ff4:	00170213 	andseq	r0, r7, r3, lsl r2
    1ff8:	82891200 	addhi	r1, r9, #0, 4
    1ffc:	01110101 	tsteq	r1, r1, lsl #2
    2000:	13011331 	movwne	r1, #4913	; 0x1331
    2004:	8a130000 	bhi	4c200c <__Stack_Size+0x4c1c0c>
    2008:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
    200c:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
    2010:	89140000 	ldmdbhi	r4, {}	; <UNPREDICTABLE>
    2014:	11010182 	smlabbne	r1, r2, r1, r0
    2018:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    201c:	00001331 	andeq	r1, r0, r1, lsr r3
    2020:	0b000f15 	bleq	5c7c <__Stack_Size+0x587c>
    2024:	0013490b 	andseq	r4, r3, fp, lsl #18
    2028:	00051600 	andeq	r1, r5, r0, lsl #12
    202c:	0b3a0e03 	bleq	e85840 <__Stack_Size+0xe85440>
    2030:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2034:	00001802 	andeq	r1, r0, r2, lsl #16
    2038:	03003417 	movweq	r3, #1047	; 0x417
    203c:	3b0b3a0e 	blcc	2d087c <__Stack_Size+0x2d047c>
    2040:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2044:	18000017 	stmdane	r0, {r0, r1, r2, r4}
    2048:	08030034 	stmdaeq	r3, {r2, r4, r5}
    204c:	0b3b0b3a 	bleq	ec4d3c <__Stack_Size+0xec493c>
    2050:	17021349 	strne	r1, [r2, -r9, asr #6]
    2054:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
    2058:	03193f01 	tsteq	r9, #1, 30
    205c:	3b0b3a0e 	blcc	2d089c <__Stack_Size+0x2d049c>
    2060:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    2064:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    2068:	97184006 	ldrls	r4, [r8, -r6]
    206c:	13011942 	movwne	r1, #6466	; 0x1942
    2070:	2e1a0000 	cdpcs	0, 1, cr0, cr10, cr0, {0}
    2074:	03193f01 	tsteq	r9, #1, 30
    2078:	3b0b3a0e 	blcc	2d08b8 <__Stack_Size+0x2d04b8>
    207c:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    2080:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    2084:	97184006 	ldrls	r4, [r8, -r6]
    2088:	13011942 	movwne	r1, #6466	; 0x1942
    208c:	051b0000 	ldreq	r0, [fp, #-0]
    2090:	3a0e0300 	bcc	382c98 <__Stack_Size+0x382898>
    2094:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2098:	00170213 	andseq	r0, r7, r3, lsl r2
    209c:	00051c00 	andeq	r1, r5, r0, lsl #24
    20a0:	0b3a0e03 	bleq	e858b4 <__Stack_Size+0xe854b4>
    20a4:	1349053b 	movtne	r0, #38203	; 0x953b
    20a8:	00001802 	andeq	r1, r0, r2, lsl #16
    20ac:	0300341d 	movweq	r3, #1053	; 0x41d
    20b0:	3b0b3a0e 	blcc	2d08f0 <__Stack_Size+0x2d04f0>
    20b4:	02134905 	andseq	r4, r3, #81920	; 0x14000
    20b8:	1e000017 	mcrne	0, 0, r0, cr0, cr7, {0}
    20bc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    20c0:	0b3a0e03 	bleq	e858d4 <__Stack_Size+0xe854d4>
    20c4:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    20c8:	06120111 			; <UNDEFINED> instruction: 0x06120111
    20cc:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    20d0:	00130119 	andseq	r0, r3, r9, lsl r1
    20d4:	00341f00 	eorseq	r1, r4, r0, lsl #30
    20d8:	0b3a0803 	bleq	e840ec <__Stack_Size+0xe83cec>
    20dc:	1349053b 	movtne	r0, #38203	; 0x953b
    20e0:	00001702 	andeq	r1, r0, r2, lsl #14
    20e4:	3f012e20 	svccc	0x00012e20
    20e8:	3a0e0319 	bcc	382d54 <__Stack_Size+0x382954>
    20ec:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    20f0:	00193c19 	andseq	r3, r9, r9, lsl ip
    20f4:	00052100 	andeq	r2, r5, r0, lsl #2
    20f8:	00001349 	andeq	r1, r0, r9, asr #6
    20fc:	01110100 	tsteq	r1, r0, lsl #2
    2100:	0b130e25 	bleq	4c599c <__Stack_Size+0x4c559c>
    2104:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    2108:	06120111 			; <UNDEFINED> instruction: 0x06120111
    210c:	00001710 	andeq	r1, r0, r0, lsl r7
    2110:	0b002402 	bleq	b120 <__Stack_Size+0xad20>
    2114:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    2118:	0300000e 	movweq	r0, #14
    211c:	08030016 	stmdaeq	r3, {r1, r2, r4}
    2120:	0b3b0b3a 	bleq	ec4e10 <__Stack_Size+0xec4a10>
    2124:	00001349 	andeq	r1, r0, r9, asr #6
    2128:	03001604 	movweq	r1, #1540	; 0x604
    212c:	3b0b3a0e 	blcc	2d096c <__Stack_Size+0x2d056c>
    2130:	0013490b 	andseq	r4, r3, fp, lsl #18
    2134:	00350500 	eorseq	r0, r5, r0, lsl #10
    2138:	00001349 	andeq	r1, r0, r9, asr #6
    213c:	49002606 	stmdbmi	r0, {r1, r2, r9, sl, sp}
    2140:	07000013 	smladeq	r0, r3, r0, r0
    2144:	0b0b0104 	bleq	2c255c <__Stack_Size+0x2c215c>
    2148:	0b3b0b3a 	bleq	ec4e38 <__Stack_Size+0xec4a38>
    214c:	00001301 	andeq	r1, r0, r1, lsl #6
    2150:	03002808 	movweq	r2, #2056	; 0x808
    2154:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    2158:	00280900 	eoreq	r0, r8, r0, lsl #18
    215c:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
    2160:	130a0000 	movwne	r0, #40960	; 0xa000
    2164:	3a050b01 	bcc	144d70 <__Stack_Size+0x144970>
    2168:	01053b0b 	tsteq	r5, fp, lsl #22
    216c:	0b000013 	bleq	21c0 <__Stack_Size+0x1dc0>
    2170:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    2174:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2178:	0b381349 	bleq	e06ea4 <__Stack_Size+0xe06aa4>
    217c:	0d0c0000 	stceq	0, cr0, [ip, #-0]
    2180:	3a0e0300 	bcc	382d88 <__Stack_Size+0x382988>
    2184:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2188:	00053813 	andeq	r3, r5, r3, lsl r8
    218c:	000d0d00 	andeq	r0, sp, r0, lsl #26
    2190:	0b3a0803 	bleq	e841a4 <__Stack_Size+0xe83da4>
    2194:	1349053b 	movtne	r0, #38203	; 0x953b
    2198:	00000538 	andeq	r0, r0, r8, lsr r5
    219c:	4901010e 	stmdbmi	r1, {r1, r2, r3, r8}
    21a0:	00130113 	andseq	r0, r3, r3, lsl r1
    21a4:	00210f00 	eoreq	r0, r1, r0, lsl #30
    21a8:	0b2f1349 	bleq	bc6ed4 <__Stack_Size+0xbc6ad4>
    21ac:	16100000 	ldrne	r0, [r0], -r0
    21b0:	3a0e0300 	bcc	382db8 <__Stack_Size+0x3829b8>
    21b4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    21b8:	11000013 	tstne	r0, r3, lsl r0
    21bc:	0b0b0113 	bleq	2c2610 <__Stack_Size+0x2c2210>
    21c0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    21c4:	00001301 	andeq	r1, r0, r1, lsl #6
    21c8:	03000d12 	movweq	r0, #3346	; 0xd12
    21cc:	3b0b3a08 	blcc	2d09f4 <__Stack_Size+0x2d05f4>
    21d0:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    21d4:	1300000b 	movwne	r0, #11
    21d8:	0b0b0113 	bleq	2c262c <__Stack_Size+0x2c222c>
    21dc:	0b3b0b3a 	bleq	ec4ecc <__Stack_Size+0xec4acc>
    21e0:	00001301 	andeq	r1, r0, r1, lsl #6
    21e4:	03000d14 	movweq	r0, #3348	; 0xd14
    21e8:	3b0b3a0e 	blcc	2d0a28 <__Stack_Size+0x2d0628>
    21ec:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    21f0:	1500000b 	strne	r0, [r0, #-11]
    21f4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    21f8:	0b3a0e03 	bleq	e85a0c <__Stack_Size+0xe8560c>
    21fc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    2200:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2204:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    2208:	00130119 	andseq	r0, r3, r9, lsl r1
    220c:	00341600 	eorseq	r1, r4, r0, lsl #12
    2210:	0b3a0e03 	bleq	e85a24 <__Stack_Size+0xe85624>
    2214:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2218:	00001702 	andeq	r1, r0, r2, lsl #14
    221c:	03000517 	movweq	r0, #1303	; 0x517
    2220:	3b0b3a0e 	blcc	2d0a60 <__Stack_Size+0x2d0660>
    2224:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2228:	18000017 	stmdane	r0, {r0, r1, r2, r4}
    222c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    2230:	0b3b0b3a 	bleq	ec4f20 <__Stack_Size+0xec4b20>
    2234:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    2238:	0f190000 	svceq	0x00190000
    223c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    2240:	1a000013 	bne	2294 <__Stack_Size+0x1e94>
    2244:	00018289 	andeq	r8, r1, r9, lsl #5
    2248:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    224c:	00133119 	andseq	r3, r3, r9, lsl r1
    2250:	82891b00 	addhi	r1, r9, #0, 22
    2254:	01110101 	tsteq	r1, r1, lsl #2
    2258:	31194295 			; <UNDEFINED> instruction: 0x31194295
    225c:	1c000013 	stcne	0, cr0, [r0], {19}
    2260:	0001828a 	andeq	r8, r1, sl, lsl #5
    2264:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    2268:	1d000018 	stcne	0, cr0, [r0, #-96]	; 0xffffffa0
    226c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2270:	0b3a0e03 	bleq	e85a84 <__Stack_Size+0xe85684>
    2274:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    2278:	01111349 	tsteq	r1, r9, asr #6
    227c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    2280:	01194297 			; <UNDEFINED> instruction: 0x01194297
    2284:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
    2288:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    228c:	0b3a0e03 	bleq	e85aa0 <__Stack_Size+0xe856a0>
    2290:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    2294:	01111349 	tsteq	r1, r9, asr #6
    2298:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    229c:	00194297 	mulseq	r9, r7, r2
    22a0:	012e1f00 			; <UNDEFINED> instruction: 0x012e1f00
    22a4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    22a8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    22ac:	13491927 	movtne	r1, #39207	; 0x9927
    22b0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    22b4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    22b8:	00130119 	andseq	r0, r3, r9, lsl r1
    22bc:	00052000 	andeq	r2, r5, r0
    22c0:	0b3a0e03 	bleq	e85ad4 <__Stack_Size+0xe856d4>
    22c4:	1349053b 	movtne	r0, #38203	; 0x953b
    22c8:	00001702 	andeq	r1, r0, r2, lsl #14
    22cc:	03003421 	movweq	r3, #1057	; 0x421
    22d0:	3b0b3a0e 	blcc	2d0b10 <__Stack_Size+0x2d0710>
    22d4:	02134905 	andseq	r4, r3, #81920	; 0x14000
    22d8:	22000017 	andcs	r0, r0, #23
    22dc:	08030034 	stmdaeq	r3, {r2, r4, r5}
    22e0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    22e4:	17021349 	strne	r1, [r2, -r9, asr #6]
    22e8:	2e230000 	cdpcs	0, 2, cr0, cr3, cr0, {0}
    22ec:	03193f01 	tsteq	r9, #1, 30
    22f0:	3b0b3a0e 	blcc	2d0b30 <__Stack_Size+0x2d0730>
    22f4:	11192705 	tstne	r9, r5, lsl #14
    22f8:	40061201 	andmi	r1, r6, r1, lsl #4
    22fc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    2300:	00001301 	andeq	r1, r0, r1, lsl #6
    2304:	03000524 	movweq	r0, #1316	; 0x524
    2308:	3b0b3a0e 	blcc	2d0b48 <__Stack_Size+0x2d0748>
    230c:	02134905 	andseq	r4, r3, #81920	; 0x14000
    2310:	25000018 	strcs	r0, [r0, #-24]
    2314:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    2318:	0b3a0e03 	bleq	e85b2c <__Stack_Size+0xe8572c>
    231c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    2320:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2324:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    2328:	26000019 			; <UNDEFINED> instruction: 0x26000019
    232c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    2330:	0b3a0e03 	bleq	e85b44 <__Stack_Size+0xe85744>
    2334:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    2338:	0000193c 	andeq	r1, r0, ip, lsr r9
    233c:	3f012e27 	svccc	0x00012e27
    2340:	3a0e0319 	bcc	382fac <__Stack_Size+0x382bac>
    2344:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2348:	01193c19 	tsteq	r9, r9, lsl ip
    234c:	28000013 	stmdacs	r0, {r0, r1, r4}
    2350:	13490005 	movtne	r0, #36869	; 0x9005
    2354:	2e290000 	cdpcs	0, 2, cr0, cr9, cr0, {0}
    2358:	03193f00 	tsteq	r9, #0, 30
    235c:	3b0b3a0e 	blcc	2d0b9c <__Stack_Size+0x2d079c>
    2360:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    2364:	00193c13 	andseq	r3, r9, r3, lsl ip
    2368:	11010000 	mrsne	r0, (UNDEF: 1)
    236c:	130e2501 	movwne	r2, #58625	; 0xe501
    2370:	1b0e030b 	blne	382fa4 <__Stack_Size+0x382ba4>
    2374:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    2378:	00171006 	andseq	r1, r7, r6
    237c:	00240200 	eoreq	r0, r4, r0, lsl #4
    2380:	0b3e0b0b 	bleq	f84fb4 <__Stack_Size+0xf84bb4>
    2384:	00000e03 	andeq	r0, r0, r3, lsl #28
    2388:	03001603 	movweq	r1, #1539	; 0x603
    238c:	3b0b3a08 	blcc	2d0bb4 <__Stack_Size+0x2d07b4>
    2390:	0013490b 	andseq	r4, r3, fp, lsl #18
    2394:	00160400 	andseq	r0, r6, r0, lsl #8
    2398:	0b3a0e03 	bleq	e85bac <__Stack_Size+0xe857ac>
    239c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    23a0:	35050000 	strcc	r0, [r5, #-0]
    23a4:	00134900 	andseq	r4, r3, r0, lsl #18
    23a8:	01040600 	tsteq	r4, r0, lsl #12
    23ac:	0b3a0b0b 	bleq	e84fe0 <__Stack_Size+0xe84be0>
    23b0:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    23b4:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
    23b8:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    23bc:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    23c0:	08030028 	stmdaeq	r3, {r3, r5}
    23c4:	00000d1c 	andeq	r0, r0, ip, lsl sp
    23c8:	0b011309 	bleq	46ff4 <__Stack_Size+0x46bf4>
    23cc:	3b0b3a0b 	blcc	2d0c00 <__Stack_Size+0x2d0800>
    23d0:	00130105 	andseq	r0, r3, r5, lsl #2
    23d4:	000d0a00 	andeq	r0, sp, r0, lsl #20
    23d8:	0b3a0803 	bleq	e843ec <__Stack_Size+0xe83fec>
    23dc:	1349053b 	movtne	r0, #38203	; 0x953b
    23e0:	00000b38 	andeq	r0, r0, r8, lsr fp
    23e4:	0300160b 	movweq	r1, #1547	; 0x60b
    23e8:	3b0b3a0e 	blcc	2d0c28 <__Stack_Size+0x2d0828>
    23ec:	00134905 	andseq	r4, r3, r5, lsl #18
    23f0:	012e0c00 			; <UNDEFINED> instruction: 0x012e0c00
    23f4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    23f8:	0b3b0b3a 	bleq	ec50e8 <__Stack_Size+0xec4ce8>
    23fc:	01111927 	tsteq	r1, r7, lsr #18
    2400:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    2404:	01194297 			; <UNDEFINED> instruction: 0x01194297
    2408:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
    240c:	01018289 	smlabbeq	r1, r9, r2, r8
    2410:	13310111 	teqne	r1, #1073741828	; 0x40000004
    2414:	00001301 	andeq	r1, r0, r1, lsl #6
    2418:	01828a0e 	orreq	r8, r2, lr, lsl #20
    241c:	91180200 	tstls	r8, r0, lsl #4
    2420:	00001842 	andeq	r1, r0, r2, asr #16
    2424:	0182890f 	orreq	r8, r2, pc, lsl #18
    2428:	95011101 	strls	r1, [r1, #-257]	; 0x101
    242c:	13311942 	teqne	r1, #1081344	; 0x108000
    2430:	05100000 	ldreq	r0, [r0, #-0]
    2434:	3a0e0300 	bcc	38303c <__Stack_Size+0x382c3c>
    2438:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    243c:	00180213 	andseq	r0, r8, r3, lsl r2
    2440:	00051100 	andeq	r1, r5, r0, lsl #2
    2444:	0b3a0e03 	bleq	e85c58 <__Stack_Size+0xe85858>
    2448:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    244c:	00001702 	andeq	r1, r0, r2, lsl #14
    2450:	03003412 	movweq	r3, #1042	; 0x412
    2454:	3b0b3a0e 	blcc	2d0c94 <__Stack_Size+0x2d0894>
    2458:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    245c:	13000017 	movwne	r0, #23
    2460:	00018289 	andeq	r8, r1, r9, lsl #5
    2464:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    2468:	00133119 	andseq	r3, r3, r9, lsl r1
    246c:	012e1400 			; <UNDEFINED> instruction: 0x012e1400
    2470:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2474:	0b3b0b3a 	bleq	ec5164 <__Stack_Size+0xec4d64>
    2478:	13491927 	movtne	r1, #39207	; 0x9927
    247c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2480:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    2484:	00130119 	andseq	r0, r3, r9, lsl r1
    2488:	012e1500 			; <UNDEFINED> instruction: 0x012e1500
    248c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2490:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2494:	01111927 	tsteq	r1, r7, lsr #18
    2498:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    249c:	01194297 			; <UNDEFINED> instruction: 0x01194297
    24a0:	16000013 			; <UNDEFINED> instruction: 0x16000013
    24a4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    24a8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    24ac:	17021349 	strne	r1, [r2, -r9, asr #6]
    24b0:	2e170000 	cdpcs	0, 1, cr0, cr7, cr0, {0}
    24b4:	03193f01 	tsteq	r9, #1, 30
    24b8:	3b0b3a0e 	blcc	2d0cf8 <__Stack_Size+0x2d08f8>
    24bc:	3c192705 	ldccc	7, cr2, [r9], {5}
    24c0:	00130119 	andseq	r0, r3, r9, lsl r1
    24c4:	00051800 	andeq	r1, r5, r0, lsl #16
    24c8:	00001349 	andeq	r1, r0, r9, asr #6
    24cc:	3f002e19 	svccc	0x00002e19
    24d0:	3a0e0319 	bcc	38313c <__Stack_Size+0x382d3c>
    24d4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    24d8:	00193c19 	andseq	r3, r9, r9, lsl ip
    24dc:	11010000 	mrsne	r0, (UNDEF: 1)
    24e0:	130e2501 	movwne	r2, #58625	; 0xe501
    24e4:	1b0e030b 	blne	383118 <__Stack_Size+0x382d18>
    24e8:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    24ec:	00171006 	andseq	r1, r7, r6
    24f0:	00240200 	eoreq	r0, r4, r0, lsl #4
    24f4:	0b3e0b0b 	bleq	f85128 <__Stack_Size+0xf84d28>
    24f8:	00000e03 	andeq	r0, r0, r3, lsl #28
    24fc:	03001603 	movweq	r1, #1539	; 0x603
    2500:	3b0b3a08 	blcc	2d0d28 <__Stack_Size+0x2d0928>
    2504:	0013490b 	andseq	r4, r3, fp, lsl #18
    2508:	00260400 	eoreq	r0, r6, r0, lsl #8
    250c:	00001349 	andeq	r1, r0, r9, asr #6
    2510:	03001605 	movweq	r1, #1541	; 0x605
    2514:	3b0b3a0e 	blcc	2d0d54 <__Stack_Size+0x2d0954>
    2518:	0013490b 	andseq	r4, r3, fp, lsl #18
    251c:	00350600 	eorseq	r0, r5, r0, lsl #12
    2520:	00001349 	andeq	r1, r0, r9, asr #6
    2524:	0b010407 	bleq	43548 <__Stack_Size+0x43148>
    2528:	3b0b3a0b 	blcc	2d0d5c <__Stack_Size+0x2d095c>
    252c:	0013010b 	andseq	r0, r3, fp, lsl #2
    2530:	00280800 	eoreq	r0, r8, r0, lsl #16
    2534:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    2538:	28090000 	stmdacs	r9, {}	; <UNPREDICTABLE>
    253c:	1c080300 	stcne	3, cr0, [r8], {-0}
    2540:	0a00000d 	beq	257c <__Stack_Size+0x217c>
    2544:	0b0b0113 	bleq	2c2998 <__Stack_Size+0x2c2598>
    2548:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    254c:	00001301 	andeq	r1, r0, r1, lsl #6
    2550:	03000d0b 	movweq	r0, #3339	; 0xd0b
    2554:	3b0b3a08 	blcc	2d0d7c <__Stack_Size+0x2d097c>
    2558:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    255c:	0c00000b 	stceq	0, cr0, [r0], {11}
    2560:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    2564:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2568:	0b381349 	bleq	e07294 <__Stack_Size+0xe06e94>
    256c:	160d0000 	strne	r0, [sp], -r0
    2570:	3a0e0300 	bcc	383178 <__Stack_Size+0x382d78>
    2574:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2578:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    257c:	0b0b0113 	bleq	2c29d0 <__Stack_Size+0x2c25d0>
    2580:	0b3b0b3a 	bleq	ec5270 <__Stack_Size+0xec4e70>
    2584:	00001301 	andeq	r1, r0, r1, lsl #6
    2588:	03000d0f 	movweq	r0, #3343	; 0xd0f
    258c:	3b0b3a0e 	blcc	2d0dcc <__Stack_Size+0x2d09cc>
    2590:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    2594:	1000000b 	andne	r0, r0, fp
    2598:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    259c:	0b3a0e03 	bleq	e85db0 <__Stack_Size+0xe859b0>
    25a0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    25a4:	06120111 			; <UNDEFINED> instruction: 0x06120111
    25a8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    25ac:	11000019 	tstne	r0, r9, lsl r0
    25b0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    25b4:	0b3a0e03 	bleq	e85dc8 <__Stack_Size+0xe859c8>
    25b8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    25bc:	06120111 			; <UNDEFINED> instruction: 0x06120111
    25c0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    25c4:	00130119 	andseq	r0, r3, r9, lsl r1
    25c8:	00051200 	andeq	r1, r5, r0, lsl #4
    25cc:	0b3a0e03 	bleq	e85de0 <__Stack_Size+0xe859e0>
    25d0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    25d4:	00001802 	andeq	r1, r0, r2, lsl #16
    25d8:	03000513 	movweq	r0, #1299	; 0x513
    25dc:	3b0b3a0e 	blcc	2d0e1c <__Stack_Size+0x2d0a1c>
    25e0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    25e4:	14000017 	strne	r0, [r0], #-23
    25e8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    25ec:	0b3b0b3a 	bleq	ec52dc <__Stack_Size+0xec4edc>
    25f0:	17021349 	strne	r1, [r2, -r9, asr #6]
    25f4:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
    25f8:	03193f01 	tsteq	r9, #1, 30
    25fc:	3b0b3a0e 	blcc	2d0e3c <__Stack_Size+0x2d0a3c>
    2600:	11192705 	tstne	r9, r5, lsl #14
    2604:	40061201 	andmi	r1, r6, r1, lsl #4
    2608:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    260c:	00001301 	andeq	r1, r0, r1, lsl #6
    2610:	03000516 	movweq	r0, #1302	; 0x516
    2614:	3b0b3a0e 	blcc	2d0e54 <__Stack_Size+0x2d0a54>
    2618:	02134905 	andseq	r4, r3, #81920	; 0x14000
    261c:	17000018 	smladne	r0, r8, r0, r0
    2620:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    2624:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2628:	17021349 	strne	r1, [r2, -r9, asr #6]
    262c:	34180000 	ldrcc	r0, [r8], #-0
    2630:	3a0e0300 	bcc	383238 <__Stack_Size+0x382e38>
    2634:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2638:	00170213 	andseq	r0, r7, r3, lsl r2
    263c:	002e1900 	eoreq	r1, lr, r0, lsl #18
    2640:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2644:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2648:	13491927 	movtne	r1, #39207	; 0x9927
    264c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2650:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    2654:	1a000019 	bne	26c0 <__Stack_Size+0x22c0>
    2658:	08030034 	stmdaeq	r3, {r2, r4, r5}
    265c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2660:	17021349 	strne	r1, [r2, -r9, asr #6]
    2664:	0f1b0000 	svceq	0x001b0000
    2668:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    266c:	1c000013 	stcne	0, cr0, [r0], {19}
    2670:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2674:	0b3a0e03 	bleq	e85e88 <__Stack_Size+0xe85a88>
    2678:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    267c:	01111349 	tsteq	r1, r9, asr #6
    2680:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    2684:	01194297 			; <UNDEFINED> instruction: 0x01194297
    2688:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
    268c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2690:	0b3a0e03 	bleq	e85ea4 <__Stack_Size+0xe85aa4>
    2694:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    2698:	01111349 	tsteq	r1, r9, asr #6
    269c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    26a0:	01194297 			; <UNDEFINED> instruction: 0x01194297
    26a4:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
    26a8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    26ac:	0b3b0b3a 	bleq	ec539c <__Stack_Size+0xec4f9c>
    26b0:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    26b4:	891f0000 	ldmdbhi	pc, {}	; <UNPREDICTABLE>
    26b8:	11010182 	smlabbne	r1, r2, r1, r0
    26bc:	01133101 	tsteq	r3, r1, lsl #2
    26c0:	20000013 	andcs	r0, r0, r3, lsl r0
    26c4:	0001828a 	andeq	r8, r1, sl, lsl #5
    26c8:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    26cc:	21000018 	tstcs	r0, r8, lsl r0
    26d0:	01018289 	smlabbeq	r1, r9, r2, r8
    26d4:	13310111 	teqne	r1, #1073741828	; 0x40000004
    26d8:	2e220000 	cdpcs	0, 2, cr0, cr2, cr0, {0}
    26dc:	03193f00 	tsteq	r9, #0, 30
    26e0:	3b0b3a0e 	blcc	2d0f20 <__Stack_Size+0x2d0b20>
    26e4:	11192705 	tstne	r9, r5, lsl #14
    26e8:	40061201 	andmi	r1, r6, r1, lsl #4
    26ec:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    26f0:	01230000 			; <UNDEFINED> instruction: 0x01230000
    26f4:	01134901 	tsteq	r3, r1, lsl #18
    26f8:	24000013 	strcs	r0, [r0], #-19
    26fc:	13490021 	movtne	r0, #36897	; 0x9021
    2700:	00000b2f 	andeq	r0, r0, pc, lsr #22
    2704:	01110100 	tsteq	r1, r0, lsl #2
    2708:	0b130e25 	bleq	4c5fa4 <__Stack_Size+0x4c5ba4>
    270c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    2710:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2714:	00001710 	andeq	r1, r0, r0, lsl r7
    2718:	0b002402 	bleq	b728 <__Stack_Size+0xb328>
    271c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    2720:	0300000e 	movweq	r0, #14
    2724:	08030016 	stmdaeq	r3, {r1, r2, r4}
    2728:	0b3b0b3a 	bleq	ec5418 <__Stack_Size+0xec5018>
    272c:	00001349 	andeq	r1, r0, r9, asr #6
    2730:	03001604 	movweq	r1, #1540	; 0x604
    2734:	3b0b3a0e 	blcc	2d0f74 <__Stack_Size+0x2d0b74>
    2738:	0013490b 	andseq	r4, r3, fp, lsl #18
    273c:	00350500 	eorseq	r0, r5, r0, lsl #10
    2740:	00001349 	andeq	r1, r0, r9, asr #6
    2744:	0b010406 	bleq	43764 <__Stack_Size+0x43364>
    2748:	3b0b3a0b 	blcc	2d0f7c <__Stack_Size+0x2d0b7c>
    274c:	0013010b 	andseq	r0, r3, fp, lsl #2
    2750:	00280700 	eoreq	r0, r8, r0, lsl #14
    2754:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    2758:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    275c:	1c080300 	stcne	3, cr0, [r8], {-0}
    2760:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    2764:	0b0b0113 	bleq	2c2bb8 <__Stack_Size+0x2c27b8>
    2768:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    276c:	00001301 	andeq	r1, r0, r1, lsl #6
    2770:	03000d0a 	movweq	r0, #3338	; 0xd0a
    2774:	3b0b3a08 	blcc	2d0f9c <__Stack_Size+0x2d0b9c>
    2778:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    277c:	0b00000b 	bleq	27b0 <__Stack_Size+0x23b0>
    2780:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    2784:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2788:	0b381349 	bleq	e074b4 <__Stack_Size+0xe070b4>
    278c:	160c0000 	strne	r0, [ip], -r0
    2790:	3a0e0300 	bcc	383398 <__Stack_Size+0x382f98>
    2794:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2798:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
    279c:	0b0b0113 	bleq	2c2bf0 <__Stack_Size+0x2c27f0>
    27a0:	0b3b0b3a 	bleq	ec5490 <__Stack_Size+0xec5090>
    27a4:	00001301 	andeq	r1, r0, r1, lsl #6
    27a8:	03000d0e 	movweq	r0, #3342	; 0xd0e
    27ac:	3b0b3a0e 	blcc	2d0fec <__Stack_Size+0x2d0bec>
    27b0:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    27b4:	0f00000b 	svceq	0x0000000b
    27b8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    27bc:	0b3a0e03 	bleq	e85fd0 <__Stack_Size+0xe85bd0>
    27c0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    27c4:	06120111 			; <UNDEFINED> instruction: 0x06120111
    27c8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    27cc:	00130119 	andseq	r0, r3, r9, lsl r1
    27d0:	00051000 	andeq	r1, r5, r0
    27d4:	0b3a0e03 	bleq	e85fe8 <__Stack_Size+0xe85be8>
    27d8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    27dc:	00001702 	andeq	r1, r0, r2, lsl #14
    27e0:	01828911 	orreq	r8, r2, r1, lsl r9
    27e4:	31011101 	tstcc	r1, r1, lsl #2
    27e8:	00130113 	andseq	r0, r3, r3, lsl r1
    27ec:	828a1200 	addhi	r1, sl, #0, 4
    27f0:	18020001 	stmdane	r2, {r0}
    27f4:	00184291 	mulseq	r8, r1, r2
    27f8:	82891300 	addhi	r1, r9, #0, 6
    27fc:	01110101 	tsteq	r1, r1, lsl #2
    2800:	31194295 			; <UNDEFINED> instruction: 0x31194295
    2804:	00130113 	andseq	r0, r3, r3, lsl r1
    2808:	82891400 	addhi	r1, r9, #0, 8
    280c:	01110101 	tsteq	r1, r1, lsl #2
    2810:	31194295 			; <UNDEFINED> instruction: 0x31194295
    2814:	15000013 	strne	r0, [r0, #-19]
    2818:	0b0b000f 	bleq	2c285c <__Stack_Size+0x2c245c>
    281c:	00001349 	andeq	r1, r0, r9, asr #6
    2820:	03000516 	movweq	r0, #1302	; 0x516
    2824:	3b0b3a0e 	blcc	2d1064 <__Stack_Size+0x2d0c64>
    2828:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    282c:	17000018 	smladne	r0, r8, r0, r0
    2830:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2834:	0b3b0b3a 	bleq	ec5524 <__Stack_Size+0xec5124>
    2838:	17021349 	strne	r1, [r2, -r9, asr #6]
    283c:	34180000 	ldrcc	r0, [r8], #-0
    2840:	3a080300 	bcc	203448 <__Stack_Size+0x203048>
    2844:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2848:	00170213 	andseq	r0, r7, r3, lsl r2
    284c:	00341900 	eorseq	r1, r4, r0, lsl #18
    2850:	0b3a0e03 	bleq	e86064 <__Stack_Size+0xe85c64>
    2854:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2858:	00001802 	andeq	r1, r0, r2, lsl #16
    285c:	0182891a 	orreq	r8, r2, sl, lsl r9
    2860:	31011101 	tstcc	r1, r1, lsl #2
    2864:	1b000013 	blne	28b8 <__Stack_Size+0x24b8>
    2868:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    286c:	0b3a0e03 	bleq	e86080 <__Stack_Size+0xe85c80>
    2870:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    2874:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2878:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    287c:	00130119 	andseq	r0, r3, r9, lsl r1
    2880:	00051c00 	andeq	r1, r5, r0, lsl #24
    2884:	0b3a0e03 	bleq	e86098 <__Stack_Size+0xe85c98>
    2888:	1349053b 	movtne	r0, #38203	; 0x953b
    288c:	00001802 	andeq	r1, r0, r2, lsl #16
    2890:	0300051d 	movweq	r0, #1309	; 0x51d
    2894:	3b0b3a0e 	blcc	2d10d4 <__Stack_Size+0x2d0cd4>
    2898:	02134905 	andseq	r4, r3, #81920	; 0x14000
    289c:	1e000017 	mcrne	0, 0, r0, cr0, cr7, {0}
    28a0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    28a4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    28a8:	17021349 	strne	r1, [r2, -r9, asr #6]
    28ac:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
    28b0:	03193f01 	tsteq	r9, #1, 30
    28b4:	3b0b3a0e 	blcc	2d10f4 <__Stack_Size+0x2d0cf4>
    28b8:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    28bc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    28c0:	97184006 	ldrls	r4, [r8, -r6]
    28c4:	13011942 	movwne	r1, #6466	; 0x1942
    28c8:	34200000 	strtcc	r0, [r0], #-0
    28cc:	3a0e0300 	bcc	3834d4 <__Stack_Size+0x3830d4>
    28d0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    28d4:	21000013 	tstcs	r0, r3, lsl r0
    28d8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    28dc:	0b3a0e03 	bleq	e860f0 <__Stack_Size+0xe85cf0>
    28e0:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    28e4:	1301193c 	movwne	r1, #6460	; 0x193c
    28e8:	05220000 	streq	r0, [r2, #-0]!
    28ec:	00134900 	andseq	r4, r3, r0, lsl #18
    28f0:	11010000 	mrsne	r0, (UNDEF: 1)
    28f4:	130e2501 	movwne	r2, #58625	; 0xe501
    28f8:	1b0e030b 	blne	38352c <__Stack_Size+0x38312c>
    28fc:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    2900:	00171006 	andseq	r1, r7, r6
    2904:	00240200 	eoreq	r0, r4, r0, lsl #4
    2908:	0b3e0b0b 	bleq	f8553c <__Stack_Size+0xf8513c>
    290c:	00000e03 	andeq	r0, r0, r3, lsl #28
    2910:	03001603 	movweq	r1, #1539	; 0x603
    2914:	3b0b3a08 	blcc	2d113c <__Stack_Size+0x2d0d3c>
    2918:	0013490b 	andseq	r4, r3, fp, lsl #18
    291c:	00160400 	andseq	r0, r6, r0, lsl #8
    2920:	0b3a0e03 	bleq	e86134 <__Stack_Size+0xe85d34>
    2924:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2928:	35050000 	strcc	r0, [r5, #-0]
    292c:	00134900 	andseq	r4, r3, r0, lsl #18
    2930:	00260600 	eoreq	r0, r6, r0, lsl #12
    2934:	00001349 	andeq	r1, r0, r9, asr #6
    2938:	0b010407 	bleq	4395c <__Stack_Size+0x4355c>
    293c:	3b0b3a0b 	blcc	2d1170 <__Stack_Size+0x2d0d70>
    2940:	0013010b 	andseq	r0, r3, fp, lsl #2
    2944:	00280800 	eoreq	r0, r8, r0, lsl #16
    2948:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    294c:	28090000 	stmdacs	r9, {}	; <UNPREDICTABLE>
    2950:	1c080300 	stcne	3, cr0, [r8], {-0}
    2954:	0a00000d 	beq	2990 <__Stack_Size+0x2590>
    2958:	0b0b0113 	bleq	2c2dac <__Stack_Size+0x2c29ac>
    295c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2960:	00001301 	andeq	r1, r0, r1, lsl #6
    2964:	03000d0b 	movweq	r0, #3339	; 0xd0b
    2968:	3b0b3a0e 	blcc	2d11a8 <__Stack_Size+0x2d0da8>
    296c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    2970:	0c00000b 	stceq	0, cr0, [r0], {11}
    2974:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    2978:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    297c:	0b381349 	bleq	e076a8 <__Stack_Size+0xe072a8>
    2980:	160d0000 	strne	r0, [sp], -r0
    2984:	3a0e0300 	bcc	38358c <__Stack_Size+0x38318c>
    2988:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    298c:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    2990:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2994:	0b3a0e03 	bleq	e861a8 <__Stack_Size+0xe85da8>
    2998:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    299c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    29a0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    29a4:	00130119 	andseq	r0, r3, r9, lsl r1
    29a8:	00050f00 	andeq	r0, r5, r0, lsl #30
    29ac:	0b3a0e03 	bleq	e861c0 <__Stack_Size+0xe85dc0>
    29b0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    29b4:	00001802 	andeq	r1, r0, r2, lsl #16
    29b8:	03000510 	movweq	r0, #1296	; 0x510
    29bc:	3b0b3a0e 	blcc	2d11fc <__Stack_Size+0x2d0dfc>
    29c0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    29c4:	11000017 	tstne	r0, r7, lsl r0
    29c8:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    29cc:	0b3a0e03 	bleq	e861e0 <__Stack_Size+0xe85de0>
    29d0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    29d4:	01111349 	tsteq	r1, r9, asr #6
    29d8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    29dc:	00194297 	mulseq	r9, r7, r2
    29e0:	012e1200 			; <UNDEFINED> instruction: 0x012e1200
    29e4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    29e8:	0b3b0b3a 	bleq	ec56d8 <__Stack_Size+0xec52d8>
    29ec:	13491927 	movtne	r1, #39207	; 0x9927
    29f0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    29f4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    29f8:	13000019 	movwne	r0, #25
    29fc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2a00:	0b3b0b3a 	bleq	ec56f0 <__Stack_Size+0xec52f0>
    2a04:	17021349 	strne	r1, [r2, -r9, asr #6]
    2a08:	34140000 	ldrcc	r0, [r4], #-0
    2a0c:	3a080300 	bcc	203614 <__Stack_Size+0x203214>
    2a10:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2a14:	00170213 	andseq	r0, r7, r3, lsl r2
    2a18:	11010000 	mrsne	r0, (UNDEF: 1)
    2a1c:	130e2501 	movwne	r2, #58625	; 0xe501
    2a20:	1b0e030b 	blne	383654 <__Stack_Size+0x383254>
    2a24:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    2a28:	00171006 	andseq	r1, r7, r6
    2a2c:	00240200 	eoreq	r0, r4, r0, lsl #4
    2a30:	0b3e0b0b 	bleq	f85664 <__Stack_Size+0xf85264>
    2a34:	00000e03 	andeq	r0, r0, r3, lsl #28
    2a38:	03001603 	movweq	r1, #1539	; 0x603
    2a3c:	3b0b3a08 	blcc	2d1264 <__Stack_Size+0x2d0e64>
    2a40:	0013490b 	andseq	r4, r3, fp, lsl #18
    2a44:	00160400 	andseq	r0, r6, r0, lsl #8
    2a48:	0b3a0e03 	bleq	e8625c <__Stack_Size+0xe85e5c>
    2a4c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2a50:	35050000 	strcc	r0, [r5, #-0]
    2a54:	00134900 	andseq	r4, r3, r0, lsl #18
    2a58:	01040600 	tsteq	r4, r0, lsl #12
    2a5c:	0b3a0b0b 	bleq	e85690 <__Stack_Size+0xe85290>
    2a60:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    2a64:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
    2a68:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    2a6c:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    2a70:	08030028 	stmdaeq	r3, {r3, r5}
    2a74:	00000d1c 	andeq	r0, r0, ip, lsl sp
    2a78:	0b011309 	bleq	476a4 <__Stack_Size+0x472a4>
    2a7c:	3b0b3a0b 	blcc	2d12b0 <__Stack_Size+0x2d0eb0>
    2a80:	00130105 	andseq	r0, r3, r5, lsl #2
    2a84:	000d0a00 	andeq	r0, sp, r0, lsl #20
    2a88:	0b3a0803 	bleq	e84a9c <__Stack_Size+0xe8469c>
    2a8c:	1349053b 	movtne	r0, #38203	; 0x953b
    2a90:	00000b38 	andeq	r0, r0, r8, lsr fp
    2a94:	03000d0b 	movweq	r0, #3339	; 0xd0b
    2a98:	3b0b3a0e 	blcc	2d12d8 <__Stack_Size+0x2d0ed8>
    2a9c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    2aa0:	0c00000b 	stceq	0, cr0, [r0], {11}
    2aa4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    2aa8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2aac:	00001349 	andeq	r1, r0, r9, asr #6
    2ab0:	0b01130d 	bleq	476ec <__Stack_Size+0x472ec>
    2ab4:	3b0b3a0b 	blcc	2d12e8 <__Stack_Size+0x2d0ee8>
    2ab8:	0013010b 	andseq	r0, r3, fp, lsl #2
    2abc:	000d0e00 	andeq	r0, sp, r0, lsl #28
    2ac0:	0b3a0e03 	bleq	e862d4 <__Stack_Size+0xe85ed4>
    2ac4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2ac8:	00000b38 	andeq	r0, r0, r8, lsr fp
    2acc:	3f012e0f 	svccc	0x00012e0f
    2ad0:	3a0e0319 	bcc	38373c <__Stack_Size+0x38333c>
    2ad4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2ad8:	010b2019 	tsteq	fp, r9, lsl r0
    2adc:	10000013 	andne	r0, r0, r3, lsl r0
    2ae0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    2ae4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2ae8:	00001349 	andeq	r1, r0, r9, asr #6
    2aec:	03003411 	movweq	r3, #1041	; 0x411
    2af0:	3b0b3a0e 	blcc	2d1330 <__Stack_Size+0x2d0f30>
    2af4:	00134905 	andseq	r4, r3, r5, lsl #18
    2af8:	000f1200 	andeq	r1, pc, r0, lsl #4
    2afc:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    2b00:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
    2b04:	3a0e0301 	bcc	383710 <__Stack_Size+0x383310>
    2b08:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2b0c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    2b10:	97184006 	ldrls	r4, [r8, -r6]
    2b14:	13011942 	movwne	r1, #6466	; 0x1942
    2b18:	05140000 	ldreq	r0, [r4, #-0]
    2b1c:	3a0e0300 	bcc	383724 <__Stack_Size+0x383324>
    2b20:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2b24:	00180213 	andseq	r0, r8, r3, lsl r2
    2b28:	00051500 	andeq	r1, r5, r0, lsl #10
    2b2c:	0b3a0e03 	bleq	e86340 <__Stack_Size+0xe85f40>
    2b30:	1349053b 	movtne	r0, #38203	; 0x953b
    2b34:	00001702 	andeq	r1, r0, r2, lsl #14
    2b38:	03003416 	movweq	r3, #1046	; 0x416
    2b3c:	3b0b3a0e 	blcc	2d137c <__Stack_Size+0x2d0f7c>
    2b40:	02134905 	andseq	r4, r3, #81920	; 0x14000
    2b44:	17000017 	smladne	r0, r7, r0, r0
    2b48:	08030034 	stmdaeq	r3, {r2, r4, r5}
    2b4c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2b50:	17021349 	strne	r1, [r2, -r9, asr #6]
    2b54:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
    2b58:	03193f01 	tsteq	r9, #1, 30
    2b5c:	3b0b3a0e 	blcc	2d139c <__Stack_Size+0x2d0f9c>
    2b60:	1119270b 	tstne	r9, fp, lsl #14
    2b64:	40061201 	andmi	r1, r6, r1, lsl #4
    2b68:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    2b6c:	00001301 	andeq	r1, r0, r1, lsl #6
    2b70:	03000519 	movweq	r0, #1305	; 0x519
    2b74:	3b0b3a0e 	blcc	2d13b4 <__Stack_Size+0x2d0fb4>
    2b78:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2b7c:	1a000017 	bne	2be0 <__Stack_Size+0x27e0>
    2b80:	01018289 	smlabbeq	r1, r9, r2, r8
    2b84:	13310111 	teqne	r1, #1073741828	; 0x40000004
    2b88:	00001301 	andeq	r1, r0, r1, lsl #6
    2b8c:	01828a1b 	orreq	r8, r2, fp, lsl sl
    2b90:	91180200 	tstls	r8, r0, lsl #4
    2b94:	00001842 	andeq	r1, r0, r2, asr #16
    2b98:	0182891c 	orreq	r8, r2, ip, lsl r9
    2b9c:	95011101 	strls	r1, [r1, #-257]	; 0x101
    2ba0:	13311942 	teqne	r1, #1081344	; 0x108000
    2ba4:	00001301 	andeq	r1, r0, r1, lsl #6
    2ba8:	0182891d 	orreq	r8, r2, sp, lsl r9
    2bac:	95011101 	strls	r1, [r1, #-257]	; 0x101
    2bb0:	13311942 	teqne	r1, #1081344	; 0x108000
    2bb4:	051e0000 	ldreq	r0, [lr, #-0]
    2bb8:	3a0e0300 	bcc	3837c0 <__Stack_Size+0x3833c0>
    2bbc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2bc0:	00180213 	andseq	r0, r8, r3, lsl r2
    2bc4:	00341f00 	eorseq	r1, r4, r0, lsl #30
    2bc8:	0b3a0e03 	bleq	e863dc <__Stack_Size+0xe85fdc>
    2bcc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2bd0:	00001702 	andeq	r1, r0, r2, lsl #14
    2bd4:	3f012e20 	svccc	0x00012e20
    2bd8:	3a0e0319 	bcc	383844 <__Stack_Size+0x383444>
    2bdc:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2be0:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    2be4:	97184006 	ldrls	r4, [r8, -r6]
    2be8:	13011942 	movwne	r1, #6466	; 0x1942
    2bec:	1d210000 	stcne	0, cr0, [r1, #-0]
    2bf0:	11133101 	tstne	r3, r1, lsl #2
    2bf4:	58061201 	stmdapl	r6, {r0, r9, ip}
    2bf8:	0005590b 	andeq	r5, r5, fp, lsl #18
    2bfc:	00052200 	andeq	r2, r5, r0, lsl #4
    2c00:	17021331 	smladxne	r2, r1, r3, r1
    2c04:	05230000 	streq	r0, [r3, #-0]!
    2c08:	02133100 	andseq	r3, r3, #0, 2
    2c0c:	24000018 	strcs	r0, [r0], #-24
    2c10:	0111010b 	tsteq	r1, fp, lsl #2
    2c14:	00000612 	andeq	r0, r0, r2, lsl r6
    2c18:	31003425 	tstcc	r0, r5, lsr #8
    2c1c:	00170213 	andseq	r0, r7, r3, lsl r2
    2c20:	011d2600 	tsteq	sp, r0, lsl #12
    2c24:	01111331 	tsteq	r1, r1, lsr r3
    2c28:	0b580612 	bleq	1604478 <__Stack_Size+0x1604078>
    2c2c:	13010559 	movwne	r0, #5465	; 0x1559
    2c30:	89270000 	stmdbhi	r7!, {}	; <UNPREDICTABLE>
    2c34:	11000182 	smlabbne	r0, r2, r1, r0
    2c38:	00133101 	andseq	r3, r3, r1, lsl #2
    2c3c:	82892800 	addhi	r2, r9, #0, 16
    2c40:	01110101 	tsteq	r1, r1, lsl #2
    2c44:	00001331 	andeq	r1, r0, r1, lsr r3
    2c48:	31012e29 	tstcc	r1, r9, lsr #28
    2c4c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    2c50:	97184006 	ldrls	r4, [r8, -r6]
    2c54:	13011942 	movwne	r1, #6466	; 0x1942
    2c58:	2e2a0000 	cdpcs	0, 2, cr0, cr10, cr0, {0}
    2c5c:	3a0e0301 	bcc	383868 <__Stack_Size+0x383468>
    2c60:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2c64:	010b2019 	tsteq	fp, r9, lsl r0
    2c68:	2b000013 	blcs	2cbc <__Stack_Size+0x28bc>
    2c6c:	08030034 	stmdaeq	r3, {r2, r4, r5}
    2c70:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2c74:	00001349 	andeq	r1, r0, r9, asr #6
    2c78:	31011d2c 	tstcc	r1, ip, lsr #26
    2c7c:	55015213 	strpl	r5, [r1, #-531]	; 0x213
    2c80:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
    2c84:	00130105 	andseq	r0, r3, r5, lsl #2
    2c88:	010b2d00 	tsteq	fp, r0, lsl #26
    2c8c:	00001755 	andeq	r1, r0, r5, asr r7
    2c90:	3f012e2e 	svccc	0x00012e2e
    2c94:	3a0e0319 	bcc	383900 <__Stack_Size+0x383500>
    2c98:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2c9c:	11134919 	tstne	r3, r9, lsl r9
    2ca0:	40061201 	andmi	r1, r6, r1, lsl #4
    2ca4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    2ca8:	00001301 	andeq	r1, r0, r1, lsl #6
    2cac:	3f012e2f 	svccc	0x00012e2f
    2cb0:	3a0e0319 	bcc	38391c <__Stack_Size+0x38351c>
    2cb4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2cb8:	01193c19 	tsteq	r9, r9, lsl ip
    2cbc:	30000013 	andcc	r0, r0, r3, lsl r0
    2cc0:	13490005 	movtne	r0, #36869	; 0x9005
    2cc4:	2e310000 	cdpcs	0, 3, cr0, cr1, cr0, {0}
    2cc8:	03193f01 	tsteq	r9, #1, 30
    2ccc:	3b0b3a0e 	blcc	2d150c <__Stack_Size+0x2d110c>
    2cd0:	3c192705 	ldccc	7, cr2, [r9], {5}
    2cd4:	00000019 	andeq	r0, r0, r9, lsl r0
    2cd8:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    2cdc:	030b130e 	movweq	r1, #45838	; 0xb30e
    2ce0:	110e1b0e 	tstne	lr, lr, lsl #22
    2ce4:	10061201 	andne	r1, r6, r1, lsl #4
    2ce8:	02000017 	andeq	r0, r0, #23
    2cec:	0b0b0024 	bleq	2c2d84 <__Stack_Size+0x2c2984>
    2cf0:	0e030b3e 	vmoveq.16	d3[0], r0
    2cf4:	16030000 	strne	r0, [r3], -r0
    2cf8:	3a080300 	bcc	203900 <__Stack_Size+0x203500>
    2cfc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2d00:	04000013 	streq	r0, [r0], #-19
    2d04:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    2d08:	0b3b0b3a 	bleq	ec59f8 <__Stack_Size+0xec55f8>
    2d0c:	00001349 	andeq	r1, r0, r9, asr #6
    2d10:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
    2d14:	06000013 			; <UNDEFINED> instruction: 0x06000013
    2d18:	0b0b0104 	bleq	2c3130 <__Stack_Size+0x2c2d30>
    2d1c:	0b3b0b3a 	bleq	ec5a0c <__Stack_Size+0xec560c>
    2d20:	00001301 	andeq	r1, r0, r1, lsl #6
    2d24:	03002807 	movweq	r2, #2055	; 0x807
    2d28:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    2d2c:	00280800 	eoreq	r0, r8, r0, lsl #16
    2d30:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
    2d34:	13090000 	movwne	r0, #36864	; 0x9000
    2d38:	3a0b0b01 	bcc	2c5944 <__Stack_Size+0x2c5544>
    2d3c:	01053b0b 	tsteq	r5, fp, lsl #22
    2d40:	0a000013 	beq	2d94 <__Stack_Size+0x2994>
    2d44:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    2d48:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2d4c:	0b381349 	bleq	e07a78 <__Stack_Size+0xe07678>
    2d50:	0d0b0000 	stceq	0, cr0, [fp, #-0]
    2d54:	3a0e0300 	bcc	38395c <__Stack_Size+0x38355c>
    2d58:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2d5c:	000b3813 	andeq	r3, fp, r3, lsl r8
    2d60:	00160c00 	andseq	r0, r6, r0, lsl #24
    2d64:	0b3a0e03 	bleq	e86578 <__Stack_Size+0xe86178>
    2d68:	1349053b 	movtne	r0, #38203	; 0x953b
    2d6c:	130d0000 	movwne	r0, #53248	; 0xd000
    2d70:	3a0b0b01 	bcc	2c597c <__Stack_Size+0x2c557c>
    2d74:	010b3b0b 	tsteq	fp, fp, lsl #22
    2d78:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    2d7c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    2d80:	0b3b0b3a 	bleq	ec5a70 <__Stack_Size+0xec5670>
    2d84:	0b381349 	bleq	e07ab0 <__Stack_Size+0xe076b0>
    2d88:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
    2d8c:	03193f01 	tsteq	r9, #1, 30
    2d90:	3b0b3a0e 	blcc	2d15d0 <__Stack_Size+0x2d11d0>
    2d94:	1119270b 	tstne	r9, fp, lsl #14
    2d98:	40061201 	andmi	r1, r6, r1, lsl #4
    2d9c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    2da0:	00001301 	andeq	r1, r0, r1, lsl #6
    2da4:	03000510 	movweq	r0, #1296	; 0x510
    2da8:	3b0b3a0e 	blcc	2d15e8 <__Stack_Size+0x2d11e8>
    2dac:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2db0:	11000017 	tstne	r0, r7, lsl r0
    2db4:	01018289 	smlabbeq	r1, r9, r2, r8
    2db8:	13310111 	teqne	r1, #1073741828	; 0x40000004
    2dbc:	00001301 	andeq	r1, r0, r1, lsl #6
    2dc0:	01828a12 	orreq	r8, r2, r2, lsl sl
    2dc4:	91180200 	tstls	r8, r0, lsl #4
    2dc8:	00001842 	andeq	r1, r0, r2, asr #16
    2dcc:	01828913 	orreq	r8, r2, r3, lsl r9
    2dd0:	95011101 	strls	r1, [r1, #-257]	; 0x101
    2dd4:	13311942 	teqne	r1, #1081344	; 0x108000
    2dd8:	00001301 	andeq	r1, r0, r1, lsl #6
    2ddc:	01828914 	orreq	r8, r2, r4, lsl r9
    2de0:	95011101 	strls	r1, [r1, #-257]	; 0x101
    2de4:	13311942 	teqne	r1, #1081344	; 0x108000
    2de8:	0f150000 	svceq	0x00150000
    2dec:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    2df0:	16000013 			; <UNDEFINED> instruction: 0x16000013
    2df4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2df8:	0b3b0b3a 	bleq	ec5ae8 <__Stack_Size+0xec56e8>
    2dfc:	17021349 	strne	r1, [r2, -r9, asr #6]
    2e00:	34170000 	ldrcc	r0, [r7], #-0
    2e04:	3a0e0300 	bcc	383a0c <__Stack_Size+0x38360c>
    2e08:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2e0c:	00180213 	andseq	r0, r8, r3, lsl r2
    2e10:	82891800 	addhi	r1, r9, #0, 16
    2e14:	01110101 	tsteq	r1, r1, lsl #2
    2e18:	00001331 	andeq	r1, r0, r1, lsr r3
    2e1c:	03000519 	movweq	r0, #1305	; 0x519
    2e20:	3b0b3a0e 	blcc	2d1660 <__Stack_Size+0x2d1260>
    2e24:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2e28:	1a000018 	bne	2e90 <__Stack_Size+0x2a90>
    2e2c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2e30:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2e34:	17021349 	strne	r1, [r2, -r9, asr #6]
    2e38:	2e1b0000 	cdpcs	0, 1, cr0, cr11, cr0, {0}
    2e3c:	03193f01 	tsteq	r9, #1, 30
    2e40:	3b0b3a0e 	blcc	2d1680 <__Stack_Size+0x2d1280>
    2e44:	11192705 	tstne	r9, r5, lsl #14
    2e48:	40061201 	andmi	r1, r6, r1, lsl #4
    2e4c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    2e50:	00001301 	andeq	r1, r0, r1, lsl #6
    2e54:	0300051c 	movweq	r0, #1308	; 0x51c
    2e58:	3b0b3a0e 	blcc	2d1698 <__Stack_Size+0x2d1298>
    2e5c:	02134905 	andseq	r4, r3, #81920	; 0x14000
    2e60:	1d000018 	stcne	0, cr0, [r0, #-96]	; 0xffffffa0
    2e64:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    2e68:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2e6c:	17021349 	strne	r1, [r2, -r9, asr #6]
    2e70:	341e0000 	ldrcc	r0, [lr], #-0
    2e74:	3a0e0300 	bcc	383a7c <__Stack_Size+0x38367c>
    2e78:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2e7c:	00180213 	andseq	r0, r8, r3, lsl r2
    2e80:	012e1f00 			; <UNDEFINED> instruction: 0x012e1f00
    2e84:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2e88:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2e8c:	13491927 	movtne	r1, #39207	; 0x9927
    2e90:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2e94:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    2e98:	00130119 	andseq	r0, r3, r9, lsl r1
    2e9c:	00342000 	eorseq	r2, r4, r0
    2ea0:	0b3a0e03 	bleq	e866b4 <__Stack_Size+0xe862b4>
    2ea4:	1349053b 	movtne	r0, #38203	; 0x953b
    2ea8:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
    2eac:	03193f01 	tsteq	r9, #1, 30
    2eb0:	3b0b3a0e 	blcc	2d16f0 <__Stack_Size+0x2d12f0>
    2eb4:	3c192705 	ldccc	7, cr2, [r9], {5}
    2eb8:	00130119 	andseq	r0, r3, r9, lsl r1
    2ebc:	00052200 	andeq	r2, r5, r0, lsl #4
    2ec0:	00001349 	andeq	r1, r0, r9, asr #6
    2ec4:	00110100 	andseq	r0, r1, r0, lsl #2
    2ec8:	01110610 	tsteq	r1, r0, lsl r6
    2ecc:	08030112 	stmdaeq	r3, {r1, r4, r8}
    2ed0:	0825081b 	stmdaeq	r5!, {r0, r1, r3, r4, fp}
    2ed4:	00000513 	andeq	r0, r0, r3, lsl r5
    2ed8:	01110100 	tsteq	r1, r0, lsl #2
    2edc:	0b130e25 	bleq	4c6778 <__Stack_Size+0x4c6378>
    2ee0:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    2ee4:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2ee8:	00001710 	andeq	r1, r0, r0, lsl r7
    2eec:	0b002402 	bleq	befc <__Stack_Size+0xbafc>
    2ef0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    2ef4:	0300000e 	movweq	r0, #14
    2ef8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2efc:	0b3a0e03 	bleq	e86710 <__Stack_Size+0xe86310>
    2f00:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    2f04:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2f08:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    2f0c:	00130119 	andseq	r0, r3, r9, lsl r1
    2f10:	00340400 	eorseq	r0, r4, r0, lsl #8
    2f14:	0b3a0e03 	bleq	e86728 <__Stack_Size+0xe86328>
    2f18:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2f1c:	34050000 	strcc	r0, [r5], #-0
    2f20:	3a0e0300 	bcc	383b28 <__Stack_Size+0x383728>
    2f24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2f28:	00170213 	andseq	r0, r7, r3, lsl r2
    2f2c:	82890600 	addhi	r0, r9, #0, 12
    2f30:	01110001 	tsteq	r1, r1
    2f34:	00001331 	andeq	r1, r0, r1, lsr r3
    2f38:	0b000f07 	bleq	6b5c <__Stack_Size+0x675c>
    2f3c:	0013490b 	andseq	r4, r3, fp, lsl #18
    2f40:	00340800 	eorseq	r0, r4, r0, lsl #16
    2f44:	0b3a0e03 	bleq	e86758 <__Stack_Size+0xe86358>
    2f48:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2f4c:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    2f50:	34090000 	strcc	r0, [r9], #-0
    2f54:	3a0e0300 	bcc	383b5c <__Stack_Size+0x38375c>
    2f58:	3f0b3b0b 	svccc	0x000b3b0b
    2f5c:	00193c19 	andseq	r3, r9, r9, lsl ip
    2f60:	01010a00 	tsteq	r1, r0, lsl #20
    2f64:	13011349 	movwne	r1, #4937	; 0x1349
    2f68:	210b0000 	mrscs	r0, (UNDEF: 11)
    2f6c:	2f134900 	svccs	0x00134900
    2f70:	0c00000b 	stceq	0, cr0, [r0], {11}
    2f74:	19270015 	stmdbne	r7!, {r0, r2, r4}
    2f78:	340d0000 	strcc	r0, [sp], #-0
    2f7c:	3a0e0300 	bcc	383b84 <__Stack_Size+0x383784>
    2f80:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2f84:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
    2f88:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
    2f8c:	13490026 	movtne	r0, #36902	; 0x9026
    2f90:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
    2f94:	03193f00 	tsteq	r9, #0, 30
    2f98:	3b0b3a0e 	blcc	2d17d8 <__Stack_Size+0x2d13d8>
    2f9c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    2fa0:	00193c13 	andseq	r3, r9, r3, lsl ip
    2fa4:	00241000 	eoreq	r1, r4, r0
    2fa8:	0b3e0b0b 	bleq	f85bdc <__Stack_Size+0xf857dc>
    2fac:	00000803 	andeq	r0, r0, r3, lsl #16
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	000001fc 	strdeq	r0, [r0], -ip
       4:	00e90002 	rsceq	r0, r9, r2
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
      18:	43010000 	movwmi	r0, #4096	; 0x1000
      1c:	3033374d 	eorscc	r3, r3, sp, asr #14
      20:	5050415f 	subspl	r4, r0, pc, asr r1
      24:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
      28:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      2c:	31663233 	cmncc	r6, r3, lsr r2
      30:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
      34:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
      38:	4300636e 	movwmi	r6, #878	; 0x36e
      3c:	3033374d 	eorscc	r3, r3, sp, asr #14
      40:	5050415f 	subspl	r4, r0, pc, asr r1
      44:	636e692f 	cmnvs	lr, #770048	; 0xbc000
      48:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
      4c:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
      50:	6e692f57 	mcrvs	15, 3, r2, cr9, cr7, {2}
      54:	73000063 	movwvc	r0, #99	; 0x63
      58:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
      5c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
      60:	2e74695f 	mrccs	9, 3, r6, cr4, cr15, {2}
      64:	00010063 	andeq	r0, r1, r3, rrx
      68:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      6c:	31663233 	cmncc	r6, r3, lsr r2
      70:	745f7830 	ldrbvc	r7, [pc], #-2096	; 78 <_Minimum_Stack_Size-0x88>
      74:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
      78:	00020068 	andeq	r0, r2, r8, rrx
      7c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      80:	31663233 	cmncc	r6, r3, lsr r2
      84:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; ffffffcc <SCS_BASE+0x1fff1fcc>
      88:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
      8c:	00000200 	andeq	r0, r0, r0, lsl #4
      90:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
      94:	745f6e6f 	ldrbvc	r6, [pc], #-3695	; 9c <_Minimum_Stack_Size-0x64>
      98:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
      9c:	00030068 	andeq	r0, r3, r8, rrx
      a0:	5f4d4300 	svcpl	0x004d4300
      a4:	5f4c5844 	svcpl	0x004c5844
      a8:	2e4d4f43 	cdpcs	15, 4, cr4, cr13, cr3, {2}
      ac:	00030068 	andeq	r0, r3, r8, rrx
      b0:	73797300 	cmnvc	r9, #0, 6
      b4:	5f6d6574 	svcpl	0x006d6574
      b8:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
      bc:	0400682e 	streq	r6, [r0], #-2094	; 0x82e
      c0:	73690000 	cmnvc	r9, #0
      c4:	00682e72 	rsbeq	r2, r8, r2, ror lr
      c8:	73000003 	movwvc	r0, #3
      cc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
      d0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
      d4:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
      d8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
      dc:	6f730000 	svcvs	0x00730000
      e0:	2e646e75 	mcrcs	14, 3, r6, cr4, cr5, {3}
      e4:	00040068 	andeq	r0, r4, r8, rrx
      e8:	64656c00 	strbtvs	r6, [r5], #-3072	; 0xc00
      ec:	0400682e 	streq	r6, [r0], #-2094	; 0x82e
      f0:	00000000 	andeq	r0, r0, r0
      f4:	01340205 	teqeq	r4, r5, lsl #4
      f8:	39030800 	stmdbcc	r3, {fp}
      fc:	200b0301 	andcs	r0, fp, r1, lsl #6
     100:	01040200 	mrseq	r0, R12_usr
     104:	200b0316 	andcs	r0, fp, r6, lsl r3
     108:	01040200 	mrseq	r0, R12_usr
     10c:	200b0316 	andcs	r0, fp, r6, lsl r3
     110:	01040200 	mrseq	r0, R12_usr
     114:	200b0316 	andcs	r0, fp, r6, lsl r3
     118:	01040200 	mrseq	r0, R12_usr
     11c:	200b0316 	andcs	r0, fp, r6, lsl r3
     120:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     124:	0b03200b 	bleq	c8158 <__Stack_Size+0xc7d58>
     128:	0b031320 	bleq	c4db0 <__Stack_Size+0xc49b0>
     12c:	200b032e 	andcs	r0, fp, lr, lsr #6
     130:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     134:	0b03200b 	bleq	c8168 <__Stack_Size+0xc7d68>
     138:	200b0320 	andcs	r0, fp, r0, lsr #6
     13c:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     140:	0b03200b 	bleq	c8174 <__Stack_Size+0xc7d74>
     144:	200b0320 	andcs	r0, fp, r0, lsr #6
     148:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     14c:	0b03200d 	bleq	c8188 <__Stack_Size+0xc7d88>
     150:	200b0320 	andcs	r0, fp, r0, lsr #6
     154:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     158:	0b03200b 	bleq	c818c <__Stack_Size+0xc7d8c>
     15c:	200b0320 	andcs	r0, fp, r0, lsr #6
     160:	13200b03 			; <UNDEFINED> instruction: 0x13200b03
     164:	032e0c03 			; <UNDEFINED> instruction: 0x032e0c03
     168:	0b03200c 	bleq	c81a0 <__Stack_Size+0xc7da0>
     16c:	200b0320 	andcs	r0, fp, r0, lsr #6
     170:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     174:	0c03200b 	stceq	0, cr2, [r3], {11}
     178:	200c0320 	andcs	r0, ip, r0, lsr #6
     17c:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     180:	2301200d 	movwcs	r2, #4109	; 0x100d
     184:	592f5976 	stmdbpl	pc!, {r1, r2, r4, r5, r6, r8, fp, ip, lr}	; <UNPREDICTABLE>
     188:	3e691d23 	cdpcc	13, 6, cr1, cr9, cr3, {1}
     18c:	3e313e31 	mrccc	14, 1, r3, cr1, cr1, {1}
     190:	4c4d2f2f 	mcrrmi	15, 2, r2, sp, cr15
     194:	314c4c4b 	cmpcc	ip, fp, asr #24
     198:	033c0d03 	teqeq	ip, #3, 26	; 0xc0
     19c:	0b03ac0c 	bleq	eb1d4 <__Stack_Size+0xeadd4>
     1a0:	200b0320 	andcs	r0, fp, r0, lsr #6
     1a4:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     1a8:	0b03200b 	bleq	c81dc <__Stack_Size+0xc7ddc>
     1ac:	200b0320 	andcs	r0, fp, r0, lsr #6
     1b0:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     1b4:	03132019 	tsteq	r3, #25
     1b8:	0b032e0b 	bleq	cb9ec <__Stack_Size+0xcb5ec>
     1bc:	0b031320 	bleq	c4e44 <__Stack_Size+0xc4a44>
     1c0:	2014032e 	andscs	r0, r4, lr, lsr #6
     1c4:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     1c8:	0c03200b 	stceq	0, cr2, [r3], {11}
     1cc:	200c0320 	andcs	r0, ip, r0, lsr #6
     1d0:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     1d4:	0b03200b 	bleq	c8208 <__Stack_Size+0xc7e08>
     1d8:	200b0320 	andcs	r0, fp, r0, lsr #6
     1dc:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     1e0:	0b03200b 	bleq	c8214 <__Stack_Size+0xc7e14>
     1e4:	200b0320 	andcs	r0, fp, r0, lsr #6
     1e8:	2e0b0313 	mcrcs	3, 0, r0, cr11, cr3, {0}
     1ec:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
     1f0:	0b03200b 	bleq	c8224 <__Stack_Size+0xc7e24>
     1f4:	200b0320 	andcs	r0, fp, r0, lsr #6
     1f8:	02200c03 	eoreq	r0, r0, #768	; 0x300
     1fc:	01010001 	tsteq	r1, r1
     200:	0000011c 	andeq	r0, r0, ip, lsl r1
     204:	00ce0002 	sbceq	r0, lr, r2
     208:	01020000 	mrseq	r0, (UNDEF: 2)
     20c:	000d0efb 	strdeq	r0, [sp], -fp
     210:	01010101 	tsteq	r1, r1, lsl #2
     214:	01000000 	mrseq	r0, (UNDEF: 0)
     218:	43010000 	movwmi	r0, #4096	; 0x1000
     21c:	3033374d 	eorscc	r3, r3, sp, asr #14
     220:	5050415f 	subspl	r4, r0, pc, asr r1
     224:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     228:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     22c:	31663233 	cmncc	r6, r3, lsr r2
     230:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
     234:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     238:	4300636e 	movwmi	r6, #878	; 0x36e
     23c:	3033374d 	eorscc	r3, r3, sp, asr #14
     240:	5050415f 	subspl	r4, r0, pc, asr r1
     244:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     248:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
     24c:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
     250:	6e692f57 	mcrvs	15, 3, r2, cr9, cr7, {2}
     254:	6d000063 	stcvs	0, cr0, [r0, #-396]	; 0xfffffe74
     258:	2e6e6961 	cdpcs	9, 6, cr6, cr14, cr1, {3}
     25c:	00010063 	andeq	r0, r1, r3, rrx
     260:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     264:	31663233 	cmncc	r6, r3, lsr r2
     268:	745f7830 	ldrbvc	r7, [pc], #-2096	; 270 <_Minimum_Stack_Size+0x170>
     26c:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     270:	00020068 	andeq	r0, r2, r8, rrx
     274:	5f4d4300 	svcpl	0x004d4300
     278:	5f4c5844 	svcpl	0x004c5844
     27c:	2e4d4f43 	cdpcs	15, 4, cr4, cr13, cr3, {2}
     280:	00030068 	andeq	r0, r3, r8, rrx
     284:	73797300 	cmnvc	r9, #0, 6
     288:	5f6d6574 	svcpl	0x006d6574
     28c:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
     290:	0400682e 	streq	r6, [r0], #-2094	; 0x82e
     294:	73750000 	cmnvc	r5, #0
     298:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
     29c:	00040068 	andeq	r0, r4, r8, rrx
     2a0:	73797300 	cmnvc	r9, #0, 6
     2a4:	5f6d6574 	svcpl	0x006d6574
     2a8:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
     2ac:	0400682e 	streq	r6, [r0], #-2094	; 0x82e
     2b0:	6f730000 	svcvs	0x00730000
     2b4:	2e646e75 	mcrcs	14, 3, r6, cr4, cr5, {3}
     2b8:	00040068 	andeq	r0, r4, r8, rrx
     2bc:	64656c00 	strbtvs	r6, [r5], #-3072	; 0xc00
     2c0:	0400682e 	streq	r6, [r0], #-2094	; 0x82e
     2c4:	6f630000 	svcvs	0x00630000
     2c8:	6e6f6d6d 	cdpvs	13, 6, cr6, cr15, cr13, {3}
     2cc:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     2d0:	00682e65 	rsbeq	r2, r8, r5, ror #28
     2d4:	00000003 	andeq	r0, r0, r3
     2d8:	bc020500 	cfstr32lt	mvfx0, [r2], {-0}
     2dc:	03080047 	movweq	r0, #32839	; 0x8047
     2e0:	3025012b 	eorcc	r0, r5, fp, lsr #2
     2e4:	3d3d433d 	ldccc	3, cr4, [sp, #-244]!	; 0xffffff0c
     2e8:	0402003e 	streq	r0, [r2], #-62	; 0x3e
     2ec:	3c3d0303 	ldccc	3, cr0, [sp], #-12
     2f0:	03040200 	movweq	r0, #16896	; 0x4200
     2f4:	2e0d0356 	mcrcs	3, 0, r0, cr13, cr6, {2}
     2f8:	04020040 	streq	r0, [r2], #-64	; 0x40
     2fc:	02003f03 	andeq	r3, r0, #3, 30
     300:	004b0304 	subeq	r0, fp, r4, lsl #6
     304:	3d030402 	cfstrscc	mvf0, [r3, #-8]
     308:	03040200 	movweq	r0, #16896	; 0x4200
     30c:	04020059 	streq	r0, [r2], #-89	; 0x59
     310:	03423803 	movteq	r3, #10243	; 0x2803
     314:	02003c18 	andeq	r3, r0, #24, 24	; 0x1800
     318:	02300104 	eorseq	r0, r0, #4, 2
     31c:	01010007 	tsteq	r1, r7
     320:	000000e1 	andeq	r0, r0, r1, ror #1
     324:	00a00002 	adceq	r0, r0, r2
     328:	01020000 	mrseq	r0, (UNDEF: 2)
     32c:	000d0efb 	strdeq	r0, [sp], -fp
     330:	01010101 	tsteq	r1, r1, lsl #2
     334:	01000000 	mrseq	r0, (UNDEF: 0)
     338:	43010000 	movwmi	r0, #4096	; 0x1000
     33c:	3033374d 	eorscc	r3, r3, sp, asr #14
     340:	5050415f 	subspl	r4, r0, pc, asr r1
     344:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     348:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     34c:	31663233 	cmncc	r6, r3, lsr r2
     350:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
     354:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     358:	4300636e 	movwmi	r6, #878	; 0x36e
     35c:	3033374d 	eorscc	r3, r3, sp, asr #14
     360:	5050415f 	subspl	r4, r0, pc, asr r1
     364:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     368:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
     36c:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
     370:	6e692f57 	mcrvs	15, 3, r2, cr9, cr7, {2}
     374:	69000063 	stmdbvs	r0, {r0, r1, r5, r6}
     378:	632e7273 			; <UNDEFINED> instruction: 0x632e7273
     37c:	00000100 	andeq	r0, r0, r0, lsl #2
     380:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     384:	30316632 	eorscc	r6, r1, r2, lsr r6
     388:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     38c:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     390:	00000200 	andeq	r0, r0, r0, lsl #4
     394:	445f4d43 	ldrbmi	r4, [pc], #-3395	; 39c <_Minimum_Stack_Size+0x29c>
     398:	435f4c58 	cmpmi	pc, #88, 24	; 0x5800
     39c:	682e4d4f 	stmdavs	lr!, {r0, r1, r2, r3, r6, r8, sl, fp, lr}
     3a0:	00000300 	andeq	r0, r0, r0, lsl #6
     3a4:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
     3a8:	00682e74 	rsbeq	r2, r8, r4, ror lr
     3ac:	73000004 	movwvc	r0, #4
     3b0:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
     3b4:	75665f6d 	strbvc	r5, [r6, #-3949]!	; 0xf6d
     3b8:	682e636e 	stmdavs	lr!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}
     3bc:	00000400 	andeq	r0, r0, r0, lsl #8
     3c0:	2e636461 	cdpcs	4, 6, cr6, cr3, cr1, {3}
     3c4:	00040068 	andeq	r0, r4, r8, rrx
     3c8:	05000000 	streq	r0, [r0, #-0]
     3cc:	00026802 	andeq	r6, r2, r2, lsl #16
     3d0:	013f0308 	teqeq	pc, r8, lsl #6
     3d4:	02005b23 	andeq	r5, r0, #35840	; 0x8c00
     3d8:	58060104 	stmdapl	r6, {r2, r8}
     3dc:	02004b06 	andeq	r4, r0, #6144	; 0x1800
     3e0:	3c060104 	stfccs	f0, [r6], {4}
     3e4:	3e313106 	rsfccs	f3, f1, f6
     3e8:	2a433f3d 	bcs	10d00e4 <__Stack_Size+0x10cfce4>
     3ec:	13861389 	orrne	r1, r6, #603979778	; 0x24000002
     3f0:	13321332 	teqne	r2, #-939524096	; 0xc8000000
     3f4:	03341332 	teqeq	r4, #-939524096	; 0xc8000000
     3f8:	132000ee 			; <UNDEFINED> instruction: 0x132000ee
     3fc:	25321332 	ldrcs	r1, [r2, #-818]!	; 0x332
     400:	01000102 	tsteq	r0, r2, lsl #2
     404:	00016201 	andeq	r6, r1, r1, lsl #4
     408:	be000200 	cdplt	2, 0, cr0, cr0, cr0, {0}
     40c:	02000000 	andeq	r0, r0, #0
     410:	0d0efb01 	vstreq	d15, [lr, #-4]
     414:	01010100 	mrseq	r0, (UNDEF: 17)
     418:	00000001 	andeq	r0, r0, r1
     41c:	01000001 	tsteq	r0, r1
     420:	33374d43 	teqcc	r7, #4288	; 0x10c0
     424:	50415f30 	subpl	r5, r1, r0, lsr pc
     428:	72732f50 	rsbsvc	r2, r3, #80, 30	; 0x140
     42c:	74730063 	ldrbtvc	r0, [r3], #-99	; 0x63
     430:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     434:	5f783031 	svcpl	0x00783031
     438:	2f62696c 	svccs	0x0062696c
     43c:	00636e69 	rsbeq	r6, r3, r9, ror #28
     440:	33374d43 	teqcc	r7, #4288	; 0x10c0
     444:	50415f30 	subpl	r5, r1, r0, lsr pc
     448:	6e692f50 	mcrvs	15, 3, r2, cr9, cr0, {2}
     44c:	4d430063 	stclmi	0, cr0, [r3, #-396]	; 0xfffffe74
     450:	5f303337 	svcpl	0x00303337
     454:	692f5748 	stmdbvs	pc!, {r3, r6, r8, r9, sl, ip, lr}	; <UNPREDICTABLE>
     458:	0000636e 	andeq	r6, r0, lr, ror #6
     45c:	6267697a 	rsbvs	r6, r7, #1998848	; 0x1e8000
     460:	632e6565 			; <UNDEFINED> instruction: 0x632e6565
     464:	00000100 	andeq	r0, r0, r0, lsl #2
     468:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     46c:	30316632 	eorscc	r6, r1, r2, lsr r6
     470:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     474:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     478:	00000200 	andeq	r0, r0, r0, lsl #4
     47c:	6d6d6f63 	stclvs	15, cr6, [sp, #-396]!	; 0xfffffe74
     480:	745f6e6f 	ldrbvc	r6, [pc], #-3695	; 488 <__Stack_Size+0x88>
     484:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     488:	00030068 	andeq	r0, r3, r8, rrx
     48c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     490:	31663233 	cmncc	r6, r3, lsr r2
     494:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 3dc <_Minimum_Stack_Size+0x2dc>
     498:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     49c:	00000200 	andeq	r0, r0, r0, lsl #4
     4a0:	5f62677a 	svcpl	0x0062677a
     4a4:	2e6c6168 	powcsez	f6, f4, #0.0
     4a8:	00030068 	andeq	r0, r3, r8, rrx
     4ac:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     4b0:	31663233 	cmncc	r6, r3, lsr r2
     4b4:	675f7830 	smmlarvs	pc, r0, r8, r7	; <UNPREDICTABLE>
     4b8:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
     4bc:	00020068 	andeq	r0, r2, r8, rrx
     4c0:	61737500 	cmnvs	r3, r0, lsl #10
     4c4:	682e7472 	stmdavs	lr!, {r1, r4, r5, r6, sl, ip, sp, lr}
     4c8:	00000400 	andeq	r0, r0, r0, lsl #8
     4cc:	02050000 	andeq	r0, r5, #0
     4d0:	080002f0 	stmdaeq	r0, {r4, r5, r6, r7, r9}
     4d4:	21011003 	tstcs	r1, r3
     4d8:	21213d4d 			; <UNDEFINED> instruction: 0x21213d4d
     4dc:	32135b21 	andscc	r5, r3, #33792	; 0x8400
     4e0:	2f342123 	svccs	0x00342123
     4e4:	411d2f1d 	tstmi	sp, sp, lsl pc
     4e8:	2c2a262a 	stccs	6, cr2, [sl], #-168	; 0xffffff58
     4ec:	25693234 	strbcs	r3, [r9, #-564]!	; 0x234
     4f0:	21673e4e 	cmncs	r7, lr, asr #28
     4f4:	0402004e 	streq	r0, [r2], #-78	; 0x4e
     4f8:	4c306801 	ldcmi	8, cr6, [r0], #-4
     4fc:	0402003e 	streq	r0, [r2], #-62	; 0x3e
     500:	3c7a0302 	ldclcc	3, cr0, [sl], #-8
     504:	222e0c03 	eorcs	r0, lr, #768	; 0x300
     508:	00403d31 	subeq	r3, r0, r1, lsr sp
     50c:	06010402 	streq	r0, [r1], -r2, lsl #8
     510:	04020020 	streq	r0, [r2], #-32
     514:	00300603 	eorseq	r0, r0, r3, lsl #12
     518:	3a030402 	bcc	c1528 <__Stack_Size+0xc1128>
     51c:	004c3332 	subeq	r3, ip, r2, lsr r3
     520:	06010402 	streq	r0, [r1], -r2, lsl #8
     524:	213e063c 	teqcs	lr, ip, lsr r6
     528:	213e211f 	teqcs	lr, pc, lsl r1
     52c:	3d31211f 	ldfccs	f2, [r1, #-124]!	; 0xffffff84
     530:	2f25211f 	svccs	0x0025211f
     534:	135b2123 	cmpne	fp, #-1073741816	; 0xc0000008
     538:	75145b3e 	ldrvc	r5, [r4, #-2878]	; 0xb3e
     53c:	0200245d 	andeq	r2, r0, #1560281088	; 0x5d000000
     540:	304c0104 	subcc	r0, ip, r4, lsl #2
     544:	6f033e2f 	svcvs	0x00033e2f
     548:	5814033c 	ldmdapl	r4, {r2, r3, r4, r5, r8, r9}
     54c:	4d4b4b3d 	vstrmi	d20, [fp, #-244]	; 0xffffff0c
     550:	01040200 	mrseq	r0, R12_usr
     554:	035a5a4d 	cmpeq	sl, #315392	; 0x4d000
     558:	1c032e6b 	stcne	14, cr2, [r3], {107}	; 0x6b
     55c:	033d404a 	teqeq	sp, #74	; 0x4a
     560:	30033c53 	andcc	r3, r3, r3, asr ip
     564:	06022158 			; <UNDEFINED> instruction: 0x06022158
     568:	b7010100 	strlt	r0, [r1, -r0, lsl #2]
     56c:	02000000 	andeq	r0, r0, #0
     570:	00007d00 	andeq	r7, r0, r0, lsl #26
     574:	fb010200 	blx	40d7e <__Stack_Size+0x4097e>
     578:	01000d0e 	tsteq	r0, lr, lsl #26
     57c:	00010101 	andeq	r0, r1, r1, lsl #2
     580:	00010000 	andeq	r0, r1, r0
     584:	4d430100 	stfmie	f0, [r3, #-0]
     588:	5f303337 	svcpl	0x00303337
     58c:	2f505041 	svccs	0x00505041
     590:	00637273 	rsbeq	r7, r3, r3, ror r2
     594:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     598:	30316632 	eorscc	r6, r1, r2, lsr r6
     59c:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     5a0:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     5a4:	4d430063 	stclmi	0, cr0, [r3, #-396]	; 0xfffffe74
     5a8:	5f303337 	svcpl	0x00303337
     5ac:	692f5748 	stmdbvs	pc!, {r3, r6, r8, r9, sl, ip, lr}	; <UNPREDICTABLE>
     5b0:	0000636e 	andeq	r6, r0, lr, ror #6
     5b4:	5f62677a 	svcpl	0x0062677a
     5b8:	2e6c6168 	powcsez	f6, f4, #0.0
     5bc:	00010063 	andeq	r0, r1, r3, rrx
     5c0:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     5c4:	31663233 	cmncc	r6, r3, lsr r2
     5c8:	745f7830 	ldrbvc	r7, [pc], #-2096	; 5d0 <__Stack_Size+0x1d0>
     5cc:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     5d0:	00020068 	andeq	r0, r2, r8, rrx
     5d4:	73797300 	cmnvc	r9, #0, 6
     5d8:	5f6d6574 	svcpl	0x006d6574
     5dc:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
     5e0:	0300682e 	movweq	r6, #2094	; 0x82e
     5e4:	73750000 	cmnvc	r5, #0
     5e8:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
     5ec:	00030068 	andeq	r0, r3, r8, rrx
     5f0:	05000000 	streq	r0, [r0, #-0]
     5f4:	0004cc02 	andeq	ip, r4, r2, lsl #24
     5f8:	03261a08 			; <UNDEFINED> instruction: 0x03261a08
     5fc:	26315809 	ldrtcs	r5, [r1], -r9, lsl #16
     600:	00312001 	eorseq	r2, r1, r1
     604:	06010402 	streq	r0, [r1], -r2, lsl #8
     608:	0402002e 	streq	r0, [r2], #-46	; 0x2e
     60c:	032f0603 			; <UNDEFINED> instruction: 0x032f0603
     610:	20316609 	eorscs	r6, r1, r9, lsl #12
     614:	50251b25 	eorpl	r1, r5, r5, lsr #22
     618:	0334675a 	teqeq	r4, #23592960	; 0x1680000
     61c:	16035871 			; <UNDEFINED> instruction: 0x16035871
     620:	0001022e 	andeq	r0, r1, lr, lsr #4
     624:	03d10101 	bicseq	r0, r1, #1073741824	; 0x40000000
     628:	00020000 	andeq	r0, r2, r0
     62c:	00000133 	andeq	r0, r0, r3, lsr r1
     630:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     634:	0101000d 	tsteq	r1, sp
     638:	00000101 	andeq	r0, r0, r1, lsl #2
     63c:	00000100 	andeq	r0, r0, r0, lsl #2
     640:	374d4301 	strbcc	r4, [sp, -r1, lsl #6]
     644:	415f3033 	cmpmi	pc, r3, lsr r0	; <UNPREDICTABLE>
     648:	732f5050 			; <UNDEFINED> instruction: 0x732f5050
     64c:	73006372 	movwvc	r6, #882	; 0x372
     650:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     654:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     658:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     65c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     660:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
     664:	415f3033 	cmpmi	pc, r3, lsr r0	; <UNPREDICTABLE>
     668:	692f5050 	stmdbvs	pc!, {r4, r6, ip, lr}	; <UNPREDICTABLE>
     66c:	4300636e 	movwmi	r6, #878	; 0x36e
     670:	3033374d 	eorscc	r3, r3, sp, asr #14
     674:	2f57485f 	svccs	0x0057485f
     678:	00636e69 	rsbeq	r6, r3, r9, ror #28
     67c:	5f4d4300 	svcpl	0x004d4300
     680:	5f4c5844 	svcpl	0x004c5844
     684:	2e4d4f43 	cdpcs	15, 4, cr4, cr13, cr3, {2}
     688:	00010063 	andeq	r0, r1, r3, rrx
     68c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     690:	31663233 	cmncc	r6, r3, lsr r2
     694:	745f7830 	ldrbvc	r7, [pc], #-2096	; 69c <__Stack_Size+0x29c>
     698:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     69c:	00020068 	andeq	r0, r2, r8, rrx
     6a0:	6d6f6300 	stclvs	3, cr6, [pc, #-0]	; 6a8 <__Stack_Size+0x2a8>
     6a4:	5f6e6f6d 	svcpl	0x006e6f6d
     6a8:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
     6ac:	0300682e 	movweq	r6, #2094	; 0x82e
     6b0:	74730000 	ldrbtvc	r0, [r3], #-0
     6b4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     6b8:	5f783031 	svcpl	0x00783031
     6bc:	2e70616d 	rpwcssz	f6, f0, #5.0
     6c0:	00020068 	andeq	r0, r2, r8, rrx
     6c4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     6c8:	31663233 	cmncc	r6, r3, lsr r2
     6cc:	675f7830 	smmlarvs	pc, r0, r8, r7	; <UNPREDICTABLE>
     6d0:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
     6d4:	00020068 	andeq	r0, r2, r8, rrx
     6d8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     6dc:	31663233 	cmncc	r6, r3, lsr r2
     6e0:	755f7830 	ldrbvc	r7, [pc, #-2096]	; fffffeb8 <SCS_BASE+0x1fff1eb8>
     6e4:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
     6e8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     6ec:	74730000 	ldrbtvc	r0, [r3], #-0
     6f0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     6f4:	5f783031 	svcpl	0x00783031
     6f8:	2e706b62 	vsubcs.f64	d22, d0, d18
     6fc:	00020068 	andeq	r0, r2, r8, rrx
     700:	73797300 	cmnvc	r9, #0, 6
     704:	5f6d6574 	svcpl	0x006d6574
     708:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
     70c:	0400682e 	streq	r6, [r0], #-2094	; 0x82e
     710:	697a0000 	ldmdbvs	sl!, {}^	; <UNPREDICTABLE>
     714:	65656267 	strbvs	r6, [r5, #-615]!	; 0x267
     718:	0300682e 	movweq	r6, #2094	; 0x82e
     71c:	79730000 	ldmdbvc	r3!, {}^	; <UNPREDICTABLE>
     720:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
     724:	6e75665f 	mrcvs	6, 3, r6, cr5, cr15, {2}
     728:	00682e63 	rsbeq	r2, r8, r3, ror #28
     72c:	6c000004 	stcvs	0, cr0, [r0], {4}
     730:	682e6465 	stmdavs	lr!, {r0, r2, r5, r6, sl, sp, lr}
     734:	00000400 	andeq	r0, r0, r0, lsl #8
     738:	6e756f73 	mrcvs	15, 3, r6, cr5, cr3, {3}
     73c:	00682e64 	rsbeq	r2, r8, r4, ror #28
     740:	75000004 	strvc	r0, [r0, #-4]
     744:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
     748:	0400682e 	streq	r6, [r0], #-2094	; 0x82e
     74c:	74730000 	ldrbtvc	r0, [r3], #-0
     750:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     754:	5f783031 	svcpl	0x00783031
     758:	6369766e 	cmnvs	r9, #115343360	; 0x6e00000
     75c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     760:	00000000 	andeq	r0, r0, r0
     764:	05380205 	ldreq	r0, [r8, #-517]!	; 0x205
     768:	db030800 	blle	c2770 <__Stack_Size+0xc2370>
     76c:	4b210102 	blmi	840b7c <__Stack_Size+0x84077c>
     770:	03277583 			; <UNDEFINED> instruction: 0x03277583
     774:	83752079 	cmnhi	r5, #121	; 0x79
     778:	22758383 	rsbscs	r8, r5, #201326594	; 0xc000002
     77c:	4b3f762c 	blmi	fde034 <__Stack_Size+0xfddc34>
     780:	032ca15a 			; <UNDEFINED> instruction: 0x032ca15a
     784:	22f203dd 	rscscs	r0, r2, #1946157059	; 0x74000003
     788:	01040200 	mrseq	r0, R12_usr
     78c:	78062006 	stmdavc	r6, {r1, r2, sp}
     790:	593f2f2d 	ldmdbpl	pc!, {r0, r2, r3, r5, r8, r9, sl, fp, sp}	; <UNPREDICTABLE>
     794:	0200211f 	andeq	r2, r0, #-1073741817	; 0xc0000007
     798:	20060104 	andcs	r0, r6, r4, lsl #2
     79c:	0d034b06 	vstreq	d4, [r3, #-24]	; 0xffffffe8
     7a0:	2f1f593c 	svccs	0x001f593c
     7a4:	01040200 	mrseq	r0, R12_usr
     7a8:	02002006 	andeq	r2, r0, #6
     7ac:	03060204 	movweq	r0, #25092	; 0x6204
     7b0:	1a037469 	bne	dd95c <__Stack_Size+0xdd55c>
     7b4:	0023693c 	eoreq	r6, r3, ip, lsr r9
     7b8:	06020402 	streq	r0, [r2], -r2, lsl #8
     7bc:	04020066 	streq	r0, [r2], #-102	; 0x66
     7c0:	40920601 	addsmi	r0, r2, r1, lsl #12
     7c4:	01040200 	mrseq	r0, R12_usr
     7c8:	0402002f 	streq	r0, [r2], #-47	; 0x2f
     7cc:	02005701 	andeq	r5, r0, #262144	; 0x40000
     7d0:	002f0104 	eoreq	r0, pc, r4, lsl #2
     7d4:	1f010402 	svcne	0x00010402
     7d8:	03975730 	orrseq	r5, r7, #48, 14	; 0xc00000
     7dc:	0f032e72 	svceq	0x00032e72
     7e0:	00236a20 	eoreq	r6, r3, r0, lsr #20
     7e4:	06010402 	streq	r0, [r1], -r2, lsl #8
     7e8:	04020058 	streq	r0, [r2], #-88	; 0x58
     7ec:	4c064a02 	stcmi	10, cr4, [r6], {2}
     7f0:	31221b33 			; <UNDEFINED> instruction: 0x31221b33
     7f4:	83322aad 	teqhi	r2, #708608	; 0xad000
     7f8:	adad2529 	cfstr32ge	mvfx2, [sp, #164]!	; 0xa4
     7fc:	892fa19f 	stmdbhi	pc!, {r0, r1, r2, r3, r4, r7, r8, sp, pc}	; <UNPREDICTABLE>
     800:	04020026 	streq	r0, [r2], #-38	; 0x26
     804:	06200601 	strteq	r0, [r0], -r1, lsl #12
     808:	4b67b276 	blmi	19ed1e8 <__Stack_Size+0x19ecde8>
     80c:	2076034c 	rsbscs	r0, r6, ip, asr #6
     810:	67581f03 	ldrbvs	r1, [r8, -r3, lsl #30]
     814:	2f2f2d2f 	svccs	0x002f2d2f
     818:	03205e03 			; <UNDEFINED> instruction: 0x03205e03
     81c:	034d4a3d 	movteq	r4, #55869	; 0xda3d
     820:	4c4b204d 	mcrrmi	0, 4, r2, fp, cr13
     824:	59224b30 	stmdbpl	r2!, {r4, r5, r8, r9, fp, lr}
     828:	2f672275 	svccs	0x00672275
     82c:	032f2f2d 			; <UNDEFINED> instruction: 0x032f2f2d
     830:	424c200a 	submi	r2, ip, #10
     834:	3e414b4c 	vmlscc.f64	d20, d1, d12
     838:	034a3d03 	movteq	r3, #44291	; 0xad03
     83c:	25667adc 	strbcs	r7, [r6, #-2780]!	; 0xadc
     840:	2f235523 	svccs	0x00235523
     844:	032d321c 			; <UNDEFINED> instruction: 0x032d321c
     848:	031f2009 	tsteq	pc, #9
     84c:	2f362e79 	svccs	0x00362e79
     850:	302f2f30 	eorcc	r2, pc, r0, lsr pc	; <UNPREDICTABLE>
     854:	03662003 	cmneq	r6, #3
     858:	773e2072 			; <UNDEFINED> instruction: 0x773e2072
     85c:	04020079 	streq	r0, [r2], #-121	; 0x79
     860:	06c80601 	strbeq	r0, [r8], r1, lsl #12
     864:	0200333f 	andeq	r3, r0, #-67108864	; 0xfc000000
     868:	66060104 	strvs	r0, [r6], -r4, lsl #2
     86c:	773e3106 	ldrvc	r3, [lr, -r6, lsl #2]!
     870:	7803a65b 	stmdavc	r3, {r0, r1, r3, r4, r6, r9, sl, sp, pc}
     874:	30502220 	subscc	r2, r0, r0, lsr #4
     878:	30d75b77 	sbcscc	r5, r7, r7, ror fp
     87c:	01040200 	mrseq	r0, R12_usr
     880:	31063c06 	tstcc	r6, r6, lsl #24
     884:	0200773e 	andeq	r7, r0, #16252928	; 0xf80000
     888:	085b0204 	ldmdaeq	fp, {r2, r9}^
     88c:	001e3023 	andseq	r3, lr, r3, lsr #32
     890:	30010402 	andcc	r0, r1, r2, lsl #8
     894:	03040200 	movweq	r0, #16896	; 0x4200
     898:	2f4d4c85 	svccs	0x004d4c85
     89c:	33313d1f 	teqcc	r1, #1984	; 0x7c0
     8a0:	00215b3e 	eoreq	r5, r1, lr, lsr fp
     8a4:	06010402 	streq	r0, [r1], -r2, lsl #8
     8a8:	924c0620 	subls	r0, ip, #32, 12	; 0x2000000
     8ac:	20790335 	rsbscs	r0, r9, r5, lsr r3
     8b0:	2d2f4c2f 	stccs	12, cr4, [pc, #-188]!	; 7fc <__Stack_Size+0x3fc>
     8b4:	2d2f1f21 	stccs	15, cr1, [pc, #-132]!	; 838 <__Stack_Size+0x438>
     8b8:	0a033f2f 	beq	d057c <__Stack_Size+0xd017c>
     8bc:	763e252e 	ldrtvc	r2, [lr], -lr, lsr #10
     8c0:	0402005d 	streq	r0, [r2], #-93	; 0x5d
     8c4:	06c80601 	strbeq	r0, [r8], r1, lsl #12
     8c8:	2f305040 	svccs	0x00305040
     8cc:	1ba55b76 	blne	fe9576ac <SCS_BASE+0x1e9496ac>
     8d0:	5b762f33 	blpl	1d8c5a4 <__Stack_Size+0x1d8c1a4>
     8d4:	02001d31 	andeq	r1, r0, #3136	; 0xc40
     8d8:	5a930104 	bpl	fe4c0cf0 <SCS_BASE+0x1e4b2cf0>
     8dc:	0200762f 	andeq	r7, r0, #49283072	; 0x2f00000
     8e0:	005a0204 	subseq	r0, sl, r4, lsl #4
     8e4:	be010402 	cdplt	4, 0, cr0, cr1, cr2, {0}
     8e8:	03040200 	movweq	r0, #16896	; 0x4200
     8ec:	7fb40376 	svcvc	0x00b40376
     8f0:	0402004a 	streq	r0, [r2], #-74	; 0x4a
     8f4:	00dd0302 	sbcseq	r0, sp, r2, lsl #6
     8f8:	04020020 	streq	r0, [r2], #-32
     8fc:	7f9d0302 	svcvc	0x009d0302
     900:	0402003c 	streq	r0, [r2], #-60	; 0x3c
     904:	00e30302 	rsceq	r0, r3, r2, lsl #6
     908:	04020020 	streq	r0, [r2], #-32
     90c:	7f9d0302 	svcvc	0x009d0302
     910:	e1035e20 	tst	r3, r0, lsr #28
     914:	23772000 	cmncs	r7, #0
     918:	0402001d 	streq	r0, [r2], #-29
     91c:	773e3f01 	ldrvc	r3, [lr, -r1, lsl #30]!
     920:	01040200 	mrseq	r0, R12_usr
     924:	02002e06 	andeq	r2, r0, #6, 28	; 0x60
     928:	3e060304 	cdpcc	3, 0, cr0, cr6, cr4, {0}
     92c:	03040200 	movweq	r0, #16896	; 0x4200
     930:	04020056 	streq	r0, [r2], #-86	; 0x56
     934:	02002203 	andeq	r2, r0, #805306368	; 0x30000000
     938:	322c0304 	eorcc	r0, ip, #4, 6	; 0x10000000
     93c:	2f301e30 	svccs	0x00301e30
     940:	2f3d5a5d 	svccs	0x003d5a5d
     944:	3f3f2f3e 	svccc	0x003f2f3e
     948:	01040200 	mrseq	r0, R12_usr
     94c:	5c065806 	stcpl	8, cr5, [r6], {6}
     950:	2a312f2f 	bcs	c4c614 <__Stack_Size+0xc4c214>
     954:	2529bb24 	strcs	fp, [r9, #-2852]!	; 0xb24
     958:	d733299f 			; <UNDEFINED> instruction: 0xd733299f
     95c:	2e7703c9 	cdpcs	3, 7, cr0, cr7, cr9, {6}
     960:	a12e0903 			; <UNDEFINED> instruction: 0xa12e0903
     964:	03207603 			; <UNDEFINED> instruction: 0x03207603
     968:	039f200a 	orrseq	r2, pc, #10
     96c:	0d032073 	stceq	0, cr2, [r3, #-460]	; 0xfffffe34
     970:	72039f20 	andvc	r9, r3, #32, 30	; 0x80
     974:	200e0320 	andcs	r0, lr, r0, lsr #6
     978:	207103d7 	ldrsbtcs	r0, [r1], #-55	; 0xffffffc9
     97c:	91200f03 			; <UNDEFINED> instruction: 0x91200f03
     980:	03207203 			; <UNDEFINED> instruction: 0x03207203
     984:	0200200e 	andeq	r2, r0, #14
     988:	33690104 	cmncc	r9, #4, 2
     98c:	4d306830 	ldcmi	8, cr6, [r0, #-192]!	; 0xffffff40
     990:	01040200 	mrseq	r0, R12_usr
     994:	32064a06 	andcc	r4, r6, #24576	; 0x6000
     998:	221e222c 	andscs	r2, lr, #44, 4	; 0xc0000002
     99c:	2267211f 	rsbcs	r2, r7, #-1073741817	; 0xc0000007
     9a0:	1d31691e 	ldcne	9, cr6, [r1, #-120]!	; 0xffffff88
     9a4:	751e2283 	ldrvc	r2, [lr, #-643]	; 0x283
     9a8:	2d3d242f 	cfldrscs	mvf2, [sp, #-188]!	; 0xffffff44
     9ac:	00758321 	rsbseq	r8, r5, r1, lsr #6
     9b0:	03020402 	movweq	r0, #9218	; 0x2402
     9b4:	23032e60 	movwcs	r2, #15968	; 0x3e60
     9b8:	222c223c 	eorcs	r2, ip, #60, 4	; 0xc0000003
     9bc:	68211f83 	stmdavs	r1!, {r0, r1, r7, r8, r9, sl, fp, ip}
     9c0:	5a4b6930 	bpl	12dae88 <__Stack_Size+0x12daa88>
     9c4:	0402009f 	streq	r0, [r2], #-159	; 0x9f
     9c8:	cb036b01 	blgt	db5d4 <__Stack_Size+0xdb1d4>
     9cc:	00305800 	eorseq	r5, r0, r0, lsl #16
     9d0:	06010402 	streq	r0, [r1], -r2, lsl #8
     9d4:	04020058 	streq	r0, [r2], #-88	; 0x58
     9d8:	00590602 	subseq	r0, r9, r2, lsl #12
     9dc:	2d020402 	cfstrscs	mvf0, [r2, #-8]
     9e0:	0402003d 	streq	r0, [r2], #-61	; 0x3d
     9e4:	06580601 	ldrbeq	r0, [r8], -r1, lsl #12
     9e8:	0903595b 	stmdbeq	r3, {r0, r1, r3, r4, r6, r8, fp, ip, lr}
     9ec:	4c4d3074 	mcrrmi	0, 7, r3, sp, cr4
     9f0:	03403ed8 	movteq	r3, #3800	; 0xed8
     9f4:	04023c0c 	streq	r3, [r2], #-3084	; 0xc0c
     9f8:	95010100 	strls	r0, [r1, #-256]	; 0x100
     9fc:	02000000 	andeq	r0, r0, #0
     a00:	00007900 	andeq	r7, r0, r0, lsl #18
     a04:	fb010200 	blx	4120e <__Stack_Size+0x40e0e>
     a08:	01000d0e 	tsteq	r0, lr, lsl #26
     a0c:	00010101 	andeq	r0, r1, r1, lsl #2
     a10:	00010000 	andeq	r0, r1, r0
     a14:	4d430100 	stfmie	f0, [r3, #-0]
     a18:	5f303337 	svcpl	0x00303337
     a1c:	732f5748 			; <UNDEFINED> instruction: 0x732f5748
     a20:	73006372 	movwvc	r6, #882	; 0x372
     a24:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     a28:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     a2c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     a30:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     a34:	75620000 	strbvc	r0, [r2, #-0]!
     a38:	6e6f7474 	mcrvs	4, 3, r7, cr15, cr4, {3}
     a3c:	0100632e 	tsteq	r0, lr, lsr #6
     a40:	74730000 	ldrbtvc	r0, [r3], #-0
     a44:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     a48:	5f783031 	svcpl	0x00783031
     a4c:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
     a50:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     a54:	74730000 	ldrbtvc	r0, [r3], #-0
     a58:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     a5c:	5f783031 	svcpl	0x00783031
     a60:	2e70616d 	rpwcssz	f6, f0, #5.0
     a64:	00020068 	andeq	r0, r2, r8, rrx
     a68:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     a6c:	31663233 	cmncc	r6, r3, lsr r2
     a70:	675f7830 	smmlarvs	pc, r0, r8, r7	; <UNPREDICTABLE>
     a74:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
     a78:	00020068 	andeq	r0, r2, r8, rrx
     a7c:	05000000 	streq	r0, [r0, #-0]
     a80:	000f6c02 	andeq	r6, pc, r2, lsl #24
     a84:	01210308 			; <UNDEFINED> instruction: 0x01210308
     a88:	312b5923 			; <UNDEFINED> instruction: 0x312b5923
     a8c:	0277311d 	rsbseq	r3, r7, #1073741831	; 0x40000007
     a90:	01010004 	tsteq	r1, r4
     a94:	00000122 	andeq	r0, r0, r2, lsr #2
     a98:	00950002 	addseq	r0, r5, r2
     a9c:	01020000 	mrseq	r0, (UNDEF: 2)
     aa0:	000d0efb 	strdeq	r0, [sp], -fp
     aa4:	01010101 	tsteq	r1, r1, lsl #2
     aa8:	01000000 	mrseq	r0, (UNDEF: 0)
     aac:	43010000 	movwmi	r0, #4096	; 0x1000
     ab0:	3033374d 	eorscc	r3, r3, sp, asr #14
     ab4:	2f57485f 	svccs	0x0057485f
     ab8:	00637273 	rsbeq	r7, r3, r3, ror r2
     abc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     ac0:	30316632 	eorscc	r6, r1, r2, lsr r6
     ac4:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     ac8:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     acc:	4d430063 	stclmi	0, cr0, [r3, #-396]	; 0xfffffe74
     ad0:	5f303337 	svcpl	0x00303337
     ad4:	2f505041 	svccs	0x00505041
     ad8:	00636e69 	rsbeq	r6, r3, r9, ror #28
     adc:	64656c00 	strbtvs	r6, [r5], #-3072	; 0xc00
     ae0:	0100632e 	tsteq	r0, lr, lsr #6
     ae4:	74730000 	ldrbtvc	r0, [r3], #-0
     ae8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     aec:	5f783031 	svcpl	0x00783031
     af0:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
     af4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     af8:	74730000 	ldrbtvc	r0, [r3], #-0
     afc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     b00:	5f783031 	svcpl	0x00783031
     b04:	2e70616d 	rpwcssz	f6, f0, #5.0
     b08:	00020068 	andeq	r0, r2, r8, rrx
     b0c:	6d6f6300 	stclvs	3, cr6, [pc, #-0]	; b14 <__Stack_Size+0x714>
     b10:	5f6e6f6d 	svcpl	0x006e6f6d
     b14:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
     b18:	0300682e 	movweq	r6, #2094	; 0x82e
     b1c:	74730000 	ldrbtvc	r0, [r3], #-0
     b20:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     b24:	5f783031 	svcpl	0x00783031
     b28:	6f697067 	svcvs	0x00697067
     b2c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     b30:	00000000 	andeq	r0, r0, r0
     b34:	0f9c0205 	svceq	0x009c0205
     b38:	17030800 	strne	r0, [r3, -r0, lsl #16]
     b3c:	ad1f1301 	ldcge	3, cr1, [pc, #-4]	; b40 <__Stack_Size+0x740>
     b40:	04020022 	streq	r0, [r2], #-34	; 0x22
     b44:	06200601 	strteq	r0, [r0], -r1, lsl #12
     b48:	04020059 	streq	r0, [r2], #-89	; 0x59
     b4c:	06200601 	strteq	r0, [r0], -r1, lsl #12
     b50:	04020059 	streq	r0, [r2], #-89	; 0x59
     b54:	06200601 	strteq	r0, [r0], -r1, lsl #12
     b58:	0402004b 	streq	r0, [r2], #-75	; 0x4b
     b5c:	06200601 	strteq	r0, [r0], -r1, lsl #12
     b60:	04020059 	streq	r0, [r2], #-89	; 0x59
     b64:	200e0301 	andcs	r0, lr, r1, lsl #6
     b68:	01040200 	mrseq	r0, R12_usr
     b6c:	5e2e7203 	cdppl	2, 2, cr7, cr14, cr3, {0}
     b70:	01040200 	mrseq	r0, R12_usr
     b74:	59062006 	stmdbpl	r6, {r1, r2, sp}
     b78:	01040200 	mrseq	r0, R12_usr
     b7c:	59062006 	stmdbpl	r6, {r1, r2, sp}
     b80:	01040200 	mrseq	r0, R12_usr
     b84:	4b062006 	blmi	188ba4 <__Stack_Size+0x1887a4>
     b88:	01040200 	mrseq	r0, R12_usr
     b8c:	59062006 	stmdbpl	r6, {r1, r2, sp}
     b90:	01040200 	mrseq	r0, R12_usr
     b94:	04020024 	streq	r0, [r2], #-36	; 0x24
     b98:	13a52a01 			; <UNDEFINED> instruction: 0x13a52a01
     b9c:	4d22211f 	stfmis	f2, [r2, #-124]!	; 0xffffff84
     ba0:	3f304d30 	svccc	0x00304d30
     ba4:	03304d30 	teqeq	r0, #48, 26	; 0xc00
     ba8:	2803586c 	stmdacs	r3, {r2, r3, r5, r6, fp, ip, lr}
     bac:	035b2158 	cmpeq	fp, #88, 2
     bb0:	0903200e 	stmdbeq	r3, {r1, r2, r3, sp}
     bb4:	00020201 	andeq	r0, r2, r1, lsl #4
     bb8:	03110101 	tsteq	r1, #1073741824	; 0x40000000
     bbc:	00020000 	andeq	r0, r2, r0
     bc0:	00000160 	andeq	r0, r0, r0, ror #2
     bc4:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     bc8:	0101000d 	tsteq	r1, sp
     bcc:	00000101 	andeq	r0, r0, r1, lsl #2
     bd0:	00000100 	andeq	r0, r0, r0, lsl #2
     bd4:	374d4301 	strbcc	r4, [sp, -r1, lsl #6]
     bd8:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
     bdc:	72732f57 	rsbsvc	r2, r3, #348	; 0x15c
     be0:	74730063 	ldrbtvc	r0, [r3], #-99	; 0x63
     be4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     be8:	5f783031 	svcpl	0x00783031
     bec:	2f62696c 	svccs	0x0062696c
     bf0:	00636e69 	rsbeq	r6, r3, r9, ror #28
     bf4:	33374d43 	teqcc	r7, #4288	; 0x10c0
     bf8:	50415f30 	subpl	r5, r1, r0, lsr pc
     bfc:	6e692f50 	mcrvs	15, 3, r2, cr9, cr0, {2}
     c00:	73000063 	movwvc	r0, #99	; 0x63
     c04:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
     c08:	6e695f6d 	cdpvs	15, 6, cr5, cr9, cr13, {3}
     c0c:	632e7469 			; <UNDEFINED> instruction: 0x632e7469
     c10:	00000100 	andeq	r0, r0, r0, lsl #2
     c14:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     c18:	30316632 	eorscc	r6, r1, r2, lsr r6
     c1c:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     c20:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     c24:	00000200 	andeq	r0, r0, r0, lsl #4
     c28:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     c2c:	30316632 	eorscc	r6, r1, r2, lsr r6
     c30:	616d5f78 	smcvs	54776	; 0xd5f8
     c34:	00682e70 	rsbeq	r2, r8, r0, ror lr
     c38:	73000002 	movwvc	r0, #2
     c3c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     c40:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     c44:	6364615f 	cmnvs	r4, #-1073741801	; 0xc0000017
     c48:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     c4c:	74730000 	ldrbtvc	r0, [r3], #-0
     c50:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     c54:	5f783031 	svcpl	0x00783031
     c58:	6f697067 	svcvs	0x00697067
     c5c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     c60:	74730000 	ldrbtvc	r0, [r3], #-0
     c64:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     c68:	5f783031 	svcpl	0x00783031
     c6c:	6369766e 	cmnvs	r9, #115343360	; 0x6e00000
     c70:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     c74:	74730000 	ldrbtvc	r0, [r3], #-0
     c78:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     c7c:	5f783031 	svcpl	0x00783031
     c80:	2e697073 	mcrcs	0, 3, r7, cr9, cr3, {3}
     c84:	00020068 	andeq	r0, r2, r8, rrx
     c88:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     c8c:	31663233 	cmncc	r6, r3, lsr r2
     c90:	745f7830 	ldrbvc	r7, [pc], #-2096	; c98 <__Stack_Size+0x898>
     c94:	682e6d69 	stmdavs	lr!, {r0, r3, r5, r6, r8, sl, fp, sp, lr}
     c98:	00000200 	andeq	r0, r0, r0, lsl #4
     c9c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     ca0:	30316632 	eorscc	r6, r1, r2, lsr r6
     ca4:	73755f78 	cmnvc	r5, #120, 30	; 0x1e0
     ca8:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
     cac:	00020068 	andeq	r0, r2, r8, rrx
     cb0:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     cb4:	31663233 	cmncc	r6, r3, lsr r2
     cb8:	735f7830 	cmpvc	pc, #48, 16	; 0x300000
     cbc:	69747379 	ldmdbvs	r4!, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
     cc0:	682e6b63 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, fp, sp, lr}
     cc4:	00000200 	andeq	r0, r0, r0, lsl #4
     cc8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     ccc:	30316632 	eorscc	r6, r1, r2, lsr r6
     cd0:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
     cd4:	00682e63 	rsbeq	r2, r8, r3, ror #28
     cd8:	73000002 	movwvc	r0, #2
     cdc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     ce0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     ce4:	7277705f 	rsbsvc	r7, r7, #95	; 0x5f
     ce8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     cec:	74730000 	ldrbtvc	r0, [r3], #-0
     cf0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     cf4:	5f783031 	svcpl	0x00783031
     cf8:	73616c66 	cmnvc	r1, #26112	; 0x6600
     cfc:	00682e68 	rsbeq	r2, r8, r8, ror #28
     d00:	63000002 	movwvs	r0, #2
     d04:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0x26f
     d08:	5f336d78 	svcpl	0x00336d78
     d0c:	7263616d 	rsbvc	r6, r3, #1073741851	; 0x4000001b
     d10:	00682e6f 	rsbeq	r2, r8, pc, ror #28
     d14:	7a000002 	bvc	d24 <__Stack_Size+0x924>
     d18:	65626769 	strbvs	r6, [r2, #-1897]!	; 0x769
     d1c:	00682e65 	rsbeq	r2, r8, r5, ror #28
     d20:	00000003 	andeq	r0, r0, r3
     d24:	98020500 	stmdals	r2, {r8, sl}
     d28:	03080010 	movweq	r0, #32784	; 0x8010
     d2c:	030100ed 	movweq	r0, #4333	; 0x10ed
     d30:	79032e0a 	stmdbvc	r3, {r1, r3, r9, sl, fp, sp}
     d34:	3d403f20 	stclcc	15, cr3, [r0, #-128]	; 0xffffff80
     d38:	1d331f21 	ldcne	15, cr1, [r3, #-132]!	; 0xffffff7c
     d3c:	302d1d31 	eorcc	r1, sp, r1, lsr sp
     d40:	3f312f2f 	svccc	0x00312f2f
     d44:	1f3e222c 	svcne	0x003e222c
     d48:	2f2b1f21 	svccs	0x002b1f21
     d4c:	4b4b3031 	blmi	12cce18 <__Stack_Size+0x12cca18>
     d50:	3d324f4d 	ldccc	15, cr4, [r2, #-308]!	; 0xfffffecc
     d54:	242f4d3e 	strtcs	r4, [pc], #-3390	; d5c <__Stack_Size+0x95c>
     d58:	2f2f2f37 	svccs	0x002f2f37
     d5c:	19033130 	stmdbne	r3, {r4, r5, r8, ip, sp}
     d60:	211f2174 	tstcs	pc, r4, ror r1	; <UNPREDICTABLE>
     d64:	2e6a032d 	cdpcs	3, 6, cr0, cr10, cr13, {1}
     d68:	15032f2f 	strne	r2, [r3, #-3887]	; 0xf2f
     d6c:	695c2f2e 	ldmdbvs	ip, {r1, r2, r3, r5, r8, r9, sl, fp, sp}^
     d70:	4a0c0359 	bmi	301adc <__Stack_Size+0x3016dc>
     d74:	032d4e22 			; <UNDEFINED> instruction: 0x032d4e22
     d78:	31233c0e 			; <UNDEFINED> instruction: 0x31233c0e
     d7c:	221e304d 	andscs	r3, lr, #77	; 0x4d
     d80:	5c202903 	stcpl	9, cr2, [r0], #-12
     d84:	52032d4f 	andpl	r2, r3, #5056	; 0x13c0
     d88:	3f3f3f3c 	svccc	0x003f3f3c
     d8c:	00694d3f 	rsbeq	r4, r9, pc, lsr sp
     d90:	3f010402 	svccc	0x00010402
     d94:	0402005d 	streq	r0, [r2], #-93	; 0x5d
     d98:	17033f01 	strne	r3, [r3, -r1, lsl #30]
     d9c:	3d404d74 	stclcc	13, cr4, [r0, #-464]	; 0xfffffe30
     da0:	1b2f2f2f 	blne	bcca64 <__Stack_Size+0xbcc664>
     da4:	22223125 	eorcs	r3, r2, #1073741833	; 0x40000009
     da8:	4d30221e 	lfmmi	f2, 4, [r0, #-120]!	; 0xffffff88
     dac:	2230306a 	eorscs	r3, r0, #106	; 0x6a
     db0:	4e30221e 	mrcmi	2, 1, r2, cr0, cr14, {0}
     db4:	22303e69 	eorscs	r3, r0, #1680	; 0x690
     db8:	4d31221e 	lfmmi	f2, 4, [r1, #-120]!	; 0xffffff88
     dbc:	14ae4d6a 	strtne	r4, [lr], #3434	; 0xd6a
     dc0:	3e303e22 	cdpcc	14, 3, cr3, cr0, cr2, {1}
     dc4:	4d213f22 	stcmi	15, cr3, [r1, #-136]!	; 0xffffff78
     dc8:	231e4132 	tstcs	lr, #-2147483636	; 0x8000000c
     dcc:	211d2a32 	tstcs	sp, r2, lsr sl
     dd0:	3021302f 	eorcc	r3, r1, pc, lsr #32
     dd4:	69674d30 	stmdbvs	r7!, {r4, r5, r8, sl, fp, lr}^
     dd8:	4f4b6c67 	svcmi	0x004b6c67
     ddc:	01040200 	mrseq	r0, R12_usr
     de0:	02005b3d 	andeq	r5, r0, #62464	; 0xf400
     de4:	5e3d0104 	rsfple	f0, f5, f4
     de8:	01040200 	mrseq	r0, R12_usr
     dec:	02005a3d 	andeq	r5, r0, #249856	; 0x3d000
     df0:	5c3d0104 	ldfpls	f0, [sp], #-16
     df4:	266a4b4b 	strbtcs	r4, [sl], -fp, asr #22
     df8:	26207a03 	strtcs	r7, [r0], -r3, lsl #20
     dfc:	0a035b59 	beq	d7b68 <__Stack_Size+0xd7768>
     e00:	2078034a 	rsbscs	r0, r8, sl, asr #6
     e04:	2930231d 	ldmdbcs	r0!, {r0, r2, r3, r4, r8, r9, sp}
     e08:	30213030 	eorcc	r3, r1, r0, lsr r0
     e0c:	2923222d 	stmdbcs	r3!, {r0, r2, r3, r5, r9, sp}
     e10:	03352a30 	teqeq	r5, #48, 20	; 0x30000
     e14:	034d2e0b 	movteq	r2, #56843	; 0xde0b
     e18:	0f03740c 	svceq	0x0003740c
     e1c:	2074032e 	rsbscs	r0, r4, lr, lsr #6
     e20:	03201503 			; <UNDEFINED> instruction: 0x03201503
     e24:	0a03206b 	beq	c8fd8 <__Stack_Size+0xc8bd8>
     e28:	312c212e 			; <UNDEFINED> instruction: 0x312c212e
     e2c:	2f2f2f2b 	svccs	0x002f2f2b
     e30:	1b3f3036 	blne	fccf10 <__Stack_Size+0xfccb10>
     e34:	22302f2f 	eorscs	r2, r0, #47, 30	; 0xbc
     e38:	2e7a0340 	cdpcs	3, 7, cr0, cr10, cr0, {2}
     e3c:	31302f2f 	teqcc	r0, pc, lsr #30
     e40:	2f2f2f39 	svccs	0x002f2f39
     e44:	211f4c30 	tstcs	pc, r0, lsr ip	; <UNPREDICTABLE>
     e48:	0a032f2d 	beq	ccb04 <__Stack_Size+0xcc704>
     e4c:	2f55312e 	svccs	0x0055312e
     e50:	30312f2f 	eorscc	r2, r1, pc, lsr #30
     e54:	032f2f3a 			; <UNDEFINED> instruction: 0x032f2f3a
     e58:	39312e0e 	ldmdbcc	r1!, {r1, r2, r3, r9, sl, fp, sp}
     e5c:	332f2f2f 			; <UNDEFINED> instruction: 0x332f2f2f
     e60:	032f2f3a 			; <UNDEFINED> instruction: 0x032f2f3a
     e64:	55312e09 	ldrpl	r2, [r1, #-3593]!	; 0xe09
     e68:	312f2f2f 			; <UNDEFINED> instruction: 0x312f2f2f
     e6c:	2f2f3931 	svccs	0x002f3931
     e70:	3a22312f 	bcc	88d334 <__Stack_Size+0x88cf34>
     e74:	0b032f2f 	bleq	ccb38 <__Stack_Size+0xcc738>
     e78:	2f2f3a2e 	svccs	0x002f3a2e
     e7c:	0a034c31 	beq	d3f48 <__Stack_Size+0xd3b48>
     e80:	200d0382 	andcs	r0, sp, r2, lsl #7
     e84:	1f1f4f5d 	svcne	0x001f4f5d
     e88:	2f2f1c24 	svccs	0x002f1c24
     e8c:	40312f2f 	eorsmi	r2, r1, pc, lsr #30
     e90:	2f303b1e 	svccs	0x00303b1e
     e94:	3b1e4031 	blcc	790f60 <__Stack_Size+0x790b60>
     e98:	25332f30 	ldrcs	r2, [r3, #-3888]!	; 0xf30
     e9c:	2f2f2f1b 	svccs	0x002f2f1b
     ea0:	2e140330 	mrccs	3, 0, r0, cr4, cr0, {1}
     ea4:	2e7b8303 	cdpcs	3, 7, cr8, cr11, cr3, {0}
     ea8:	03201303 			; <UNDEFINED> instruction: 0x03201303
     eac:	3130206f 	teqcc	r0, pc, rrx
     eb0:	4c313332 	ldcmi	3, cr3, [r1], #-200	; 0xffffff38
     eb4:	20120341 	andscs	r0, r2, r1, asr #6
     eb8:	40206e03 	eormi	r6, r0, r3, lsl #28
     ebc:	30313032 	eorscc	r3, r1, r2, lsr r0
     ec0:	594b5931 	stmdbpl	fp, {r0, r4, r5, r8, fp, ip, lr}^
     ec4:	0336325a 	teqeq	r6, #-1610612731	; 0xa0000005
     ec8:	09022e79 	stmdbeq	r2, {r0, r3, r4, r5, r6, r9, sl, fp, sp}
     ecc:	ae010100 	adfges	f0, f1, f0
     ed0:	02000001 	andeq	r0, r0, #1
     ed4:	0000f200 	andeq	pc, r0, r0, lsl #4
     ed8:	fb010200 	blx	416e2 <__Stack_Size+0x412e2>
     edc:	01000d0e 	tsteq	r0, lr, lsl #26
     ee0:	00010101 	andeq	r0, r1, r1, lsl #2
     ee4:	00010000 	andeq	r0, r1, r0
     ee8:	4d430100 	stfmie	f0, [r3, #-0]
     eec:	5f303337 	svcpl	0x00303337
     ef0:	732f5748 			; <UNDEFINED> instruction: 0x732f5748
     ef4:	73006372 	movwvc	r6, #882	; 0x372
     ef8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     efc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     f00:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     f04:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     f08:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
     f0c:	415f3033 	cmpmi	pc, r3, lsr r0	; <UNPREDICTABLE>
     f10:	692f5050 	stmdbvs	pc!, {r4, r6, ip, lr}	; <UNPREDICTABLE>
     f14:	4300636e 	movwmi	r6, #878	; 0x36e
     f18:	3033374d 	eorscc	r3, r3, sp, asr #14
     f1c:	2f57485f 	svccs	0x0057485f
     f20:	00636e69 	rsbeq	r6, r3, r9, ror #28
     f24:	73797300 	cmnvc	r9, #0, 6
     f28:	5f6d6574 	svcpl	0x006d6574
     f2c:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
     f30:	0100632e 	tsteq	r0, lr, lsr #6
     f34:	74730000 	ldrbtvc	r0, [r3], #-0
     f38:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     f3c:	5f783031 	svcpl	0x00783031
     f40:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
     f44:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     f48:	74730000 	ldrbtvc	r0, [r3], #-0
     f4c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     f50:	5f783031 	svcpl	0x00783031
     f54:	2e70616d 	rpwcssz	f6, f0, #5.0
     f58:	00020068 	andeq	r0, r2, r8, rrx
     f5c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     f60:	31663233 	cmncc	r6, r3, lsr r2
     f64:	665f7830 			; <UNDEFINED> instruction: 0x665f7830
     f68:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
     f6c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     f70:	6f630000 	svcvs	0x00630000
     f74:	6e6f6d6d 	cdpvs	13, 6, cr6, cr15, cr13, {3}
     f78:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     f7c:	00682e65 	rsbeq	r2, r8, r5, ror #28
     f80:	73000003 	movwvc	r0, #3
     f84:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     f88:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     f8c:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
     f90:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     f94:	74730000 	ldrbtvc	r0, [r3], #-0
     f98:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     f9c:	5f783031 	svcpl	0x00783031
     fa0:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0x973
     fa4:	2e6b6369 	cdpcs	3, 6, cr6, cr11, cr9, {3}
     fa8:	00020068 	andeq	r0, r2, r8, rrx
     fac:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     fb0:	31663233 	cmncc	r6, r3, lsr r2
     fb4:	675f7830 	smmlarvs	pc, r0, r8, r7	; <UNPREDICTABLE>
     fb8:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
     fbc:	00020068 	andeq	r0, r2, r8, rrx
     fc0:	63646100 	cmnvs	r4, #0, 2
     fc4:	0400682e 	streq	r6, [r0], #-2094	; 0x82e
     fc8:	00000000 	andeq	r0, r0, r0
     fcc:	16c40205 	strbne	r0, [r4], r5, lsl #4
     fd0:	a9030800 	stmdbge	r3, {fp}
     fd4:	5a230102 	bpl	8c13e4 <__Stack_Size+0x8c0fe4>
     fd8:	5a5a5a5a 	bpl	1697948 <__Stack_Size+0x1697548>
     fdc:	4a76034b 	bmi	1d81d10 <__Stack_Size+0x1d81910>
     fe0:	30303030 	eorscc	r3, r0, r0, lsr r0
     fe4:	0c033124 	stfeqs	f3, [r3], {36}	; 0x24
     fe8:	3e23202e 	cdpcc	0, 2, cr2, cr3, cr14, {1}
     fec:	01040200 	mrseq	r0, R12_usr
     ff0:	224c3f30 	subcs	r3, ip, #48, 30	; 0xc0
     ff4:	22144f2c 	andscs	r4, r4, #44, 30	; 0xb0
     ff8:	04020040 	streq	r0, [r2], #-64	; 0x40
     ffc:	00200601 	eoreq	r0, r0, r1, lsl #12
    1000:	2e030402 	cdpcs	4, 0, cr0, cr3, cr2, {0}
    1004:	03040200 	movweq	r0, #16896	; 0x4200
    1008:	02002406 	andeq	r2, r0, #100663296	; 0x6000000
    100c:	001e0304 	andseq	r0, lr, r4, lsl #6
    1010:	3a020402 	bcc	82020 <__Stack_Size+0x81c20>
    1014:	3e135c43 	cdpcc	12, 1, cr5, cr3, cr3, {2}
    1018:	0200137a 	andeq	r1, r0, #-402653183	; 0xe8000001
    101c:	58060104 	stmdapl	r6, {r2, r8}
    1020:	215d2f06 	cmpcs	sp, r6, lsl #30
    1024:	5c2f1f3d 	stcpl	15, cr1, [pc], #-244	; f38 <__Stack_Size+0xb38>
    1028:	314b2114 	cmpcc	fp, r4, lsl r1
    102c:	78035a26 	stmdavc	r3, {r1, r2, r5, r9, fp, ip, lr}
    1030:	78033620 	stmdavc	r3, {r5, r9, sl, ip, sp}
    1034:	02002820 	andeq	r2, r0, #32, 16	; 0x200000
    1038:	20060104 	andcs	r0, r6, r4, lsl #2
    103c:	03040200 	movweq	r0, #16896	; 0x4200
    1040:	4a730306 	bmi	1cc1c60 <__Stack_Size+0x1cc1860>
    1044:	03040200 	movweq	r0, #16896	; 0x4200
    1048:	04020021 	streq	r0, [r2], #-33	; 0x21
    104c:	4a100303 	bmi	401c60 <__Stack_Size+0x401860>
    1050:	03040200 	movweq	r0, #16896	; 0x4200
    1054:	30304056 	eorscc	r4, r0, r6, asr r0
    1058:	3e79683e 	mrccc	8, 3, r6, cr9, cr14, {1}
    105c:	02006c1e 	andeq	r6, r0, #7680	; 0x1e00
    1060:	58060104 	stmdapl	r6, {r2, r8}
    1064:	02040200 	andeq	r0, r4, #0, 4
    1068:	02005606 	andeq	r5, r0, #6291456	; 0x600000
    106c:	00230204 	eoreq	r0, r3, r4, lsl #4
    1070:	1d020402 	cfstrsne	mvf0, [r2, #-8]
    1074:	23853035 	orrcs	r3, r5, #53	; 0x35
    1078:	2f593d2f 	svccs	0x00593d2f
    107c:	01000502 	tsteq	r0, r2, lsl #10
    1080:	0000da01 	andeq	sp, r0, r1, lsl #20
    1084:	93000200 	movwls	r0, #512	; 0x200
    1088:	02000000 	andeq	r0, r0, #0
    108c:	0d0efb01 	vstreq	d15, [lr, #-4]
    1090:	01010100 	mrseq	r0, (UNDEF: 17)
    1094:	00000001 	andeq	r0, r0, r1
    1098:	01000001 	tsteq	r0, r1
    109c:	33374d43 	teqcc	r7, #4288	; 0x10c0
    10a0:	57485f30 	smlaldxpl	r5, r8, r0, pc	; <UNPREDICTABLE>
    10a4:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    10a8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    10ac:	31663233 	cmncc	r6, r3, lsr r2
    10b0:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    10b4:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    10b8:	4300636e 	movwmi	r6, #878	; 0x36e
    10bc:	3033374d 	eorscc	r3, r3, sp, asr #14
    10c0:	5050415f 	subspl	r4, r0, pc, asr r1
    10c4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    10c8:	64610000 	strbtvs	r0, [r1], #-0
    10cc:	00632e63 	rsbeq	r2, r3, r3, ror #28
    10d0:	73000001 	movwvc	r0, #1
    10d4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    10d8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    10dc:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    10e0:	00682e65 	rsbeq	r2, r8, r5, ror #28
    10e4:	73000002 	movwvc	r0, #2
    10e8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    10ec:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    10f0:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    10f4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    10f8:	4d430000 	stclmi	0, cr0, [r3, #-0]
    10fc:	4c58445f 	cfldrdmi	mvd4, [r8], {95}	; 0x5f
    1100:	4d4f435f 	stclmi	3, cr4, [pc, #-380]	; f8c <__Stack_Size+0xb8c>
    1104:	0300682e 	movweq	r6, #2094	; 0x82e
    1108:	74730000 	ldrbtvc	r0, [r3], #-0
    110c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1110:	5f783031 	svcpl	0x00783031
    1114:	2e636461 	cdpcs	4, 6, cr6, cr3, cr1, {3}
    1118:	00020068 	andeq	r0, r2, r8, rrx
    111c:	05000000 	streq	r0, [r0, #-0]
    1120:	00189002 	andseq	r9, r8, r2
    1124:	01320308 	teqeq	r2, r8, lsl #6
    1128:	225d3d13 	subscs	r3, sp, #1216	; 0x4c0
    112c:	03688491 	cmneq	r8, #-1862270976	; 0x91000000
    1130:	91bb4a0b 			; <UNDEFINED> instruction: 0x91bb4a0b
    1134:	2e77032d 	cdpcs	3, 7, cr0, cr7, cr13, {1}
    1138:	03040200 	movweq	r0, #16896	; 0x4200
    113c:	0402003f 	streq	r0, [r2], #-63	; 0x3f
    1140:	2e6d0303 	cdpcs	3, 6, cr0, cr13, cr3, {0}
    1144:	03040200 	movweq	r0, #16896	; 0x4200
    1148:	002e1303 	eoreq	r1, lr, r3, lsl #6
    114c:	48030402 	stmdami	r3, {r1, sl}
    1150:	03040200 	movweq	r0, #16896	; 0x4200
    1154:	04020022 	streq	r0, [r2], #-34	; 0x22
    1158:	0c021e03 	stceq	14, cr1, [r2], {3}
    115c:	66010100 	strvs	r0, [r1], -r0, lsl #2
    1160:	02000001 	andeq	r0, r0, #1
    1164:	0000ab00 	andeq	sl, r0, r0, lsl #22
    1168:	fb010200 	blx	41972 <__Stack_Size+0x41572>
    116c:	01000d0e 	tsteq	r0, lr, lsl #26
    1170:	00010101 	andeq	r0, r1, r1, lsl #2
    1174:	00010000 	andeq	r0, r1, r0
    1178:	4d430100 	stfmie	f0, [r3, #-0]
    117c:	5f303337 	svcpl	0x00303337
    1180:	732f5748 			; <UNDEFINED> instruction: 0x732f5748
    1184:	73006372 	movwvc	r6, #882	; 0x372
    1188:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    118c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1190:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1194:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1198:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
    119c:	415f3033 	cmpmi	pc, r3, lsr r0	; <UNPREDICTABLE>
    11a0:	692f5050 	stmdbvs	pc!, {r4, r6, ip, lr}	; <UNPREDICTABLE>
    11a4:	0000636e 	andeq	r6, r0, lr, ror #6
    11a8:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    11ac:	00632e74 	rsbeq	r2, r3, r4, ror lr
    11b0:	73000001 	movwvc	r0, #1
    11b4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    11b8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    11bc:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    11c0:	00682e65 	rsbeq	r2, r8, r5, ror #28
    11c4:	73000002 	movwvc	r0, #2
    11c8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    11cc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    11d0:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    11d4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    11d8:	74730000 	ldrbtvc	r0, [r3], #-0
    11dc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    11e0:	5f783031 	svcpl	0x00783031
    11e4:	6f697067 	svcvs	0x00697067
    11e8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    11ec:	4d430000 	stclmi	0, cr0, [r3, #-0]
    11f0:	4c58445f 	cfldrdmi	mvd4, [r8], {95}	; 0x5f
    11f4:	4d4f435f 	stclmi	3, cr4, [pc, #-380]	; 1080 <__Stack_Size+0xc80>
    11f8:	0300682e 	movweq	r6, #2094	; 0x82e
    11fc:	74730000 	ldrbtvc	r0, [r3], #-0
    1200:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1204:	5f783031 	svcpl	0x00783031
    1208:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    120c:	00682e74 	rsbeq	r2, r8, r4, ror lr
    1210:	00000002 	andeq	r0, r0, r2
    1214:	3c020500 	cfstr32cc	mvfx0, [r2], {-0}
    1218:	03080019 	movweq	r0, #32793	; 0x8019
    121c:	2213012f 	andscs	r0, r3, #-1073741813	; 0xc000000b
    1220:	93301396 	teqls	r0, #1476395010	; 0x58000002
    1224:	22144d21 	andscs	r4, r4, #2112	; 0x840
    1228:	3f218575 	svccc	0x00218575
    122c:	4b222120 	blmi	8896b4 <__Stack_Size+0x8892b4>
    1230:	0402005a 	streq	r0, [r2], #-90	; 0x5a
    1234:	03684b01 	cmneq	r8, #1024	; 0x400
    1238:	7403580d 	strvc	r5, [r3], #-2061	; 0x80d
    123c:	00304c2e 	eorseq	r4, r0, lr, lsr #24
    1240:	3d010402 	cfstrscc	mvf0, [r1, #-8]
    1244:	02003076 	andeq	r3, r0, #118	; 0x76
    1248:	084b0104 	stmdaeq	fp, {r2, r8}^
    124c:	213d2117 	teqcs	sp, r7, lsl r1
    1250:	31ad211f 			; <UNDEFINED> instruction: 0x31ad211f
    1254:	7724dd2b 	strvc	sp, [r4, -fp, lsr #26]!
    1258:	3734311d 			; <UNDEFINED> instruction: 0x3734311d
    125c:	bb251b25 	bllt	947ef8 <__Stack_Size+0x947af8>
    1260:	5a504b4b 	bpl	1413f94 <__Stack_Size+0x1413b94>
    1264:	a05a4b76 	subsge	r4, sl, r6, ror fp
    1268:	03675a5d 	cmneq	r7, #380928	; 0x5d000
    126c:	6a038216 	bvs	e1acc <__Stack_Size+0xe16cc>
    1270:	0349342e 	movteq	r3, #37934	; 0x942e
    1274:	70032e11 	andvc	r2, r3, r1, lsl lr
    1278:	0214032e 	andseq	r0, r4, #-1207959552	; 0xb8000000
    127c:	77230126 	strvc	r0, [r3, -r6, lsr #2]!
    1280:	3833311d 	ldmdacc	r3!, {r0, r2, r3, r4, r8, ip, sp}
    1284:	bb241c24 	bllt	90831c <__Stack_Size+0x907f1c>
    1288:	5a504b4b 	bpl	1413fbc <__Stack_Size+0x1413bbc>
    128c:	a05a4b76 	subsge	r4, sl, r6, ror fp
    1290:	03675a5d 	cmneq	r7, #380928	; 0x5d000
    1294:	7603820a 	strvc	r8, [r3], -sl, lsl #4
    1298:	3349342e 	movtcc	r3, #37934	; 0x942e
    129c:	1a26022a 	bne	981b4c <__Stack_Size+0x98174c>
    12a0:	311d6928 	tstcc	sp, r8, lsr #18
    12a4:	034bad36 	movteq	sl, #48438	; 0xbd36
    12a8:	2f4b4a0c 	svccs	0x004b4a0c
    12ac:	1d236968 	stcne	9, cr6, [r3, #-416]!	; 0xfffffe60
    12b0:	4a0b033f 	bmi	2c1fb4 <__Stack_Size+0x2c1bb4>
    12b4:	1003675a 	andne	r6, r3, sl, asr r7
    12b8:	2e700374 	mrccs	3, 3, r0, cr0, cr4, {3}
    12bc:	4e4d5944 	cdpmi	9, 4, cr5, cr13, cr4, {2}
    12c0:	13eb082a 	mvnne	r0, #2752512	; 0x2a0000
    12c4:	01000802 	tsteq	r0, r2, lsl #16
    12c8:	00011101 	andeq	r1, r1, r1, lsl #2
    12cc:	77000200 	strvc	r0, [r0, -r0, lsl #4]
    12d0:	02000000 	andeq	r0, r0, #0
    12d4:	0d0efb01 	vstreq	d15, [lr, #-4]
    12d8:	01010100 	mrseq	r0, (UNDEF: 17)
    12dc:	00000001 	andeq	r0, r0, r1
    12e0:	01000001 	tsteq	r0, r1
    12e4:	33374d43 	teqcc	r7, #4288	; 0x10c0
    12e8:	57485f30 	smlaldxpl	r5, r8, r0, pc	; <UNPREDICTABLE>
    12ec:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    12f0:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    12f4:	31663233 	cmncc	r6, r3, lsr r2
    12f8:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    12fc:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    1300:	0000636e 	andeq	r6, r0, lr, ror #6
    1304:	6e756f73 	mrcvs	15, 3, r6, cr5, cr3, {3}
    1308:	00632e64 	rsbeq	r2, r3, r4, ror #28
    130c:	73000001 	movwvc	r0, #1
    1310:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1314:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1318:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    131c:	00682e65 	rsbeq	r2, r8, r5, ror #28
    1320:	73000002 	movwvc	r0, #2
    1324:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1328:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    132c:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    1330:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1334:	74730000 	ldrbtvc	r0, [r3], #-0
    1338:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    133c:	5f783031 	svcpl	0x00783031
    1340:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
    1344:	00020068 	andeq	r0, r2, r8, rrx
    1348:	05000000 	streq	r0, [r0, #-0]
    134c:	001dc802 	andseq	ip, sp, r2, lsl #16
    1350:	03ac0308 			; <UNDEFINED> instruction: 0x03ac0308
    1354:	146a1301 	strbtne	r1, [sl], #-769	; 0x301
    1358:	146a1369 	strbtne	r1, [sl], #-873	; 0x369
    135c:	02001369 	andeq	r1, r0, #-1543503871	; 0xa4000001
    1360:	3c060204 	sfmcc	f0, 4, [r6], {4}
    1364:	03210658 			; <UNDEFINED> instruction: 0x03210658
    1368:	403c00fb 	ldrshtmi	r0, [ip], -fp
    136c:	243a2130 	ldrtcs	r2, [sl], #-304	; 0x130
    1370:	211e4b21 	tstcs	lr, r1, lsr #22
    1374:	3f134f21 	svccc	0x00134f21
    1378:	221e2f23 	andscs	r2, lr, #35, 30	; 0x8c
    137c:	4a7ef003 	bmi	1fbd390 <__Stack_Size+0x1fbcf90>
    1380:	03325a13 	teqeq	r2, #77824	; 0x13000
    1384:	2058018e 	subscs	r0, r8, lr, lsl #3
    1388:	2c305922 	ldccs	9, cr5, [r0], #-136	; 0xffffff78
    138c:	587ef403 	ldmdapl	lr!, {r0, r1, sl, ip, sp, lr, pc}^
    1390:	214e4b13 	cmpcs	lr, r3, lsl fp
    1394:	03200903 			; <UNDEFINED> instruction: 0x03200903
    1398:	09032077 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, sp}
    139c:	3330222e 	teqcc	r0, #-536870910	; 0xe0000002
    13a0:	3f325e30 	svccc	0x00325e30
    13a4:	2f91843d 	svccs	0x0091843d
    13a8:	2321212c 			; <UNDEFINED> instruction: 0x2321212c
    13ac:	4d342122 	ldfmis	f2, [r4, #-136]!	; 0xffffff78
    13b0:	03223021 			; <UNDEFINED> instruction: 0x03223021
    13b4:	21262e7a 			; <UNDEFINED> instruction: 0x21262e7a
    13b8:	26207903 	strtcs	r7, [r0], -r3, lsl #18
    13bc:	1d262121 	stfnes	f2, [r6, #-132]!	; 0xffffff7c
    13c0:	1f2f2223 	svcne	0x002f2223
    13c4:	23221f21 			; <UNDEFINED> instruction: 0x23221f21
    13c8:	22222c40 	eorcs	r2, r2, #64, 24	; 0x4000
    13cc:	6767221e 			; <UNDEFINED> instruction: 0x6767221e
    13d0:	221e434d 	andscs	r4, lr, #872415233	; 0x34000001
    13d4:	5d22221e 	sfmpl	f2, 4, [r2, #-120]!	; 0xffffff88
    13d8:	000a022a 	andeq	r0, sl, sl, lsr #4
    13dc:	02240101 	eoreq	r0, r4, #1073741824	; 0x40000000
    13e0:	00020000 	andeq	r0, r2, r0
    13e4:	000000ac 	andeq	r0, r0, ip, lsr #1
    13e8:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    13ec:	0101000d 	tsteq	r1, sp
    13f0:	00000101 	andeq	r0, r0, r1, lsl #2
    13f4:	00000100 	andeq	r0, r0, r0, lsl #2
    13f8:	374d4301 	strbcc	r4, [sp, -r1, lsl #6]
    13fc:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
    1400:	72732f57 	rsbsvc	r2, r3, #348	; 0x15c
    1404:	74730063 	ldrbtvc	r0, [r3], #-99	; 0x63
    1408:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    140c:	5f783031 	svcpl	0x00783031
    1410:	2f62696c 	svccs	0x0062696c
    1414:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1418:	33374d43 	teqcc	r7, #4288	; 0x10c0
    141c:	50415f30 	subpl	r5, r1, r0, lsr pc
    1420:	6e692f50 	mcrvs	15, 3, r2, cr9, cr0, {2}
    1424:	67000063 	strvs	r0, [r0, -r3, rrx]
    1428:	5f6f7279 	svcpl	0x006f7279
    142c:	2e636361 	cdpcs	3, 6, cr6, cr3, cr1, {3}
    1430:	00010063 	andeq	r0, r1, r3, rrx
    1434:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1438:	31663233 	cmncc	r6, r3, lsr r2
    143c:	745f7830 	ldrbvc	r7, [pc], #-2096	; 1444 <__Stack_Size+0x1044>
    1440:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    1444:	00020068 	andeq	r0, r2, r8, rrx
    1448:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    144c:	31663233 	cmncc	r6, r3, lsr r2
    1450:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 1398 <__Stack_Size+0xf98>
    1454:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    1458:	00000200 	andeq	r0, r0, r0, lsl #4
    145c:	445f4d43 	ldrbmi	r4, [pc], #-3395	; 1464 <__Stack_Size+0x1064>
    1460:	435f4c58 	cmpmi	pc, #88, 24	; 0x5800
    1464:	682e4d4f 	stmdavs	lr!, {r0, r1, r2, r3, r6, r8, sl, fp, lr}
    1468:	00000300 	andeq	r0, r0, r0, lsl #6
    146c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1470:	30316632 	eorscc	r6, r1, r2, lsr r6
    1474:	70675f78 	rsbvc	r5, r7, r8, ror pc
    1478:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
    147c:	00000200 	andeq	r0, r0, r0, lsl #4
    1480:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1484:	30316632 	eorscc	r6, r1, r2, lsr r6
    1488:	70735f78 	rsbsvc	r5, r3, r8, ror pc
    148c:	00682e69 	rsbeq	r2, r8, r9, ror #28
    1490:	00000002 	andeq	r0, r0, r2
    1494:	a0020500 	andge	r0, r2, r0, lsl #10
    1498:	0308001f 	movweq	r0, #32799	; 0x801f
    149c:	be130138 	mrclt	1, 0, r0, cr3, cr8, {1}
    14a0:	3d236a13 	vstmdbcc	r3!, {s12-s30}
    14a4:	1f212f1f 	svcne	0x00212f1f
    14a8:	301e222f 	andscc	r2, lr, pc, lsr #4
    14ac:	212f1f21 			; <UNDEFINED> instruction: 0x212f1f21
    14b0:	7a032f1f 	bvc	cd134 <__Stack_Size+0xccd34>
    14b4:	4b353420 	blmi	d4e53c <__Stack_Size+0xd4e13c>
    14b8:	1f5a2f59 	svcne	0x005a2f59
    14bc:	206f033d 	rsbcs	r0, pc, sp, lsr r3	; <UNPREDICTABLE>
    14c0:	21212221 			; <UNDEFINED> instruction: 0x21212221
    14c4:	2122211b 			; <UNDEFINED> instruction: 0x2122211b
    14c8:	200c0321 	andcs	r0, ip, r1, lsr #6
    14cc:	3d231d23 	stccc	13, cr1, [r3, #-140]!	; 0xffffff74
    14d0:	2f592f59 	svccs	0x00592f59
    14d4:	3d231d31 	stccc	13, cr1, [r3, #-196]!	; 0xffffff3c
    14d8:	2f592f59 	svccs	0x00592f59
    14dc:	0d031c32 	stceq	12, cr1, [r3, #-200]	; 0xffffff38
    14e0:	20770320 	rsbscs	r0, r7, r0, lsr #6
    14e4:	033c0903 	teqeq	ip, #49152	; 0xc000
    14e8:	0f032e7a 	svceq	0x00032e7a
    14ec:	2070032e 	rsbscs	r0, r0, lr, lsr #6
    14f0:	352e0903 	strcc	r0, [lr, #-2307]!	; 0x903
    14f4:	032e7103 			; <UNDEFINED> instruction: 0x032e7103
    14f8:	03524a09 	cmpeq	r2, #36864	; 0x9000
    14fc:	09032e71 	stmdbeq	r3, {r0, r4, r5, r6, r9, sl, fp, sp}
    1500:	20090320 	andcs	r0, r9, r0, lsr #6
    1504:	03206e03 			; <UNDEFINED> instruction: 0x03206e03
    1508:	09032e09 	stmdbeq	r3, {r0, r3, r9, sl, fp, sp}
    150c:	8230032e 	eorshi	r0, r0, #-1207959552	; 0xb8000000
    1510:	68146814 	ldmdavs	r4, {r2, r4, fp, sp, lr}
    1514:	69146914 	ldmdbvs	r4, {r2, r4, r8, fp, sp, lr}
    1518:	6c146814 	ldcvs	8, cr6, [r4], {20}
    151c:	68146814 	ldmdavs	r4, {r2, r4, fp, sp, lr}
    1520:	69146914 	ldmdbvs	r4, {r2, r4, r8, fp, sp, lr}
    1524:	6a146814 	bvs	51b57c <__Stack_Size+0x51b17c>
    1528:	01040200 	mrseq	r0, R12_usr
    152c:	005a6724 	subseq	r6, sl, r4, lsr #14
    1530:	4b010402 	blmi	42540 <__Stack_Size+0x42140>
    1534:	01040200 	mrseq	r0, R12_usr
    1538:	005a6767 	subseq	r6, sl, r7, ror #14
    153c:	4b010402 	blmi	4254c <__Stack_Size+0x4214c>
    1540:	01040200 	mrseq	r0, R12_usr
    1544:	005a6767 	subseq	r6, sl, r7, ror #14
    1548:	5c010402 	cfstrspl	mvf0, [r1], {2}
    154c:	02005a67 	andeq	r5, r0, #421888	; 0x67000
    1550:	004b0104 	subeq	r0, fp, r4, lsl #2
    1554:	67010402 	strvs	r0, [r1, -r2, lsl #8]
    1558:	02005a67 	andeq	r5, r0, #421888	; 0x67000
    155c:	004b0104 	subeq	r0, fp, r4, lsl #2
    1560:	67010402 	strvs	r0, [r1, -r2, lsl #8]
    1564:	b0035a67 	andlt	r5, r3, r7, ror #20
    1568:	d803587e 	stmdale	r3, {r1, r2, r3, r4, r5, r6, fp, ip, lr}
    156c:	0200ac01 	andeq	sl, r0, #256	; 0x100
    1570:	67230104 	strvs	r0, [r3, -r4, lsl #2]!
    1574:	0402005a 	streq	r0, [r2], #-90	; 0x5a
    1578:	02004b01 	andeq	r4, r0, #1024	; 0x400
    157c:	67670104 	strbvs	r0, [r7, -r4, lsl #2]!
    1580:	0402005a 	streq	r0, [r2], #-90	; 0x5a
    1584:	02004b01 	andeq	r4, r0, #1024	; 0x400
    1588:	67670104 	strbvs	r0, [r7, -r4, lsl #2]!
    158c:	0402005a 	streq	r0, [r2], #-90	; 0x5a
    1590:	5a675e01 	bpl	19d8d9c <__Stack_Size+0x19d899c>
    1594:	01040200 	mrseq	r0, R12_usr
    1598:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    159c:	5a676701 	bpl	19db1a8 <__Stack_Size+0x19dada8>
    15a0:	01040200 	mrseq	r0, R12_usr
    15a4:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    15a8:	5a676701 	bpl	19db1b4 <__Stack_Size+0x19dadb4>
    15ac:	587e8503 	ldmdapl	lr!, {r0, r1, r8, sl, pc}^
    15b0:	ac028403 	cfstrsge	mvf8, [r2], {3}
    15b4:	04020025 	streq	r0, [r2], #-37	; 0x25
    15b8:	1e692201 	cdpne	2, 6, cr2, cr9, cr1, {0}
    15bc:	0402005a 	streq	r0, [r2], #-90	; 0x5a
    15c0:	02004b01 	andeq	r4, r0, #1024	; 0x400
    15c4:	67670104 	strbvs	r0, [r7, -r4, lsl #2]!
    15c8:	0402005a 	streq	r0, [r2], #-90	; 0x5a
    15cc:	00820601 	addeq	r0, r2, r1, lsl #12
    15d0:	06010402 	streq	r0, [r1], -r2, lsl #8
    15d4:	00587603 	subseq	r7, r8, r3, lsl #12
    15d8:	03010402 	movweq	r0, #5122	; 0x1402
    15dc:	5a673c12 	bpl	19d062c <__Stack_Size+0x19d022c>
    15e0:	01040200 	mrseq	r0, R12_usr
    15e4:	0402004b 	streq	r0, [r2], #-75	; 0x4b
    15e8:	5a676701 	bpl	19db1f4 <__Stack_Size+0x19dadf4>
    15ec:	01040200 	mrseq	r0, R12_usr
    15f0:	02008206 	andeq	r8, r0, #1610612736	; 0x60000000
    15f4:	03060104 	movweq	r0, #24836	; 0x6104
    15f8:	0e035876 	mcreq	8, 0, r5, cr3, cr6, {3}
    15fc:	7dd9032e 	ldclvc	3, cr0, [r9, #184]	; 0xb8
    1600:	000c022e 	andeq	r0, ip, lr, lsr #4
    1604:	020c0101 	andeq	r0, ip, #1073741824	; 0x40000000
    1608:	00020000 	andeq	r0, r2, r0
    160c:	00000097 	muleq	r0, r7, r0
    1610:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1614:	0101000d 	tsteq	r1, sp
    1618:	00000101 	andeq	r0, r0, r1, lsl #2
    161c:	00000100 	andeq	r0, r0, r0, lsl #2
    1620:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    1624:	31663233 	cmncc	r6, r3, lsr r2
    1628:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    162c:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
    1630:	73006372 	movwvc	r6, #882	; 0x372
    1634:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1638:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    163c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1640:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1644:	74730000 	ldrbtvc	r0, [r3], #-0
    1648:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    164c:	5f783031 	svcpl	0x00783031
    1650:	2e636461 	cdpcs	4, 6, cr6, cr3, cr1, {3}
    1654:	00010063 	andeq	r0, r1, r3, rrx
    1658:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    165c:	31663233 	cmncc	r6, r3, lsr r2
    1660:	745f7830 	ldrbvc	r7, [pc], #-2096	; 1668 <__Stack_Size+0x1268>
    1664:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    1668:	00020068 	andeq	r0, r2, r8, rrx
    166c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1670:	31663233 	cmncc	r6, r3, lsr r2
    1674:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 15bc <__Stack_Size+0x11bc>
    1678:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    167c:	00000200 	andeq	r0, r0, r0, lsl #4
    1680:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1684:	30316632 	eorscc	r6, r1, r2, lsr r6
    1688:	64615f78 	strbtvs	r5, [r1], #-3960	; 0xf78
    168c:	00682e63 	rsbeq	r2, r8, r3, ror #28
    1690:	73000002 	movwvc	r0, #2
    1694:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1698:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    169c:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
    16a0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    16a4:	00000000 	andeq	r0, r0, r0
    16a8:	24540205 	ldrbcs	r0, [r4], #-517	; 0x205
    16ac:	82030800 	andhi	r0, r3, #0, 16
    16b0:	b0240101 	eorlt	r0, r4, r1, lsl #2
    16b4:	415a415a 	cmpmi	sl, sl, asr r1
    16b8:	7a03425a 	bvc	d2028 <__Stack_Size+0xd1c28>
    16bc:	6614032e 	ldrvs	r0, [r4], -lr, lsr #6
    16c0:	03010f03 	movweq	r0, #7939	; 0x1f03
    16c4:	11032071 	tstne	r3, r1, ror r0
    16c8:	403e6a20 	eorsmi	r6, lr, r0, lsr #20
    16cc:	311f4230 	tstcc	pc, r0, lsr r2	; <UNPREDICTABLE>
    16d0:	2f312224 	svccs	0x00312224
    16d4:	580c033e 	stmdapl	ip, {r1, r2, r3, r4, r5, r8, r9}
    16d8:	23233115 			; <UNDEFINED> instruction: 0x23233115
    16dc:	0d032323 	stceq	3, cr2, [r3, #-140]	; 0xffffff74
    16e0:	231d1a3c 	tstcs	sp, #60, 20	; 0x3c000
    16e4:	4a0f0341 	bmi	3c23f0 <__Stack_Size+0x3c1ff0>
    16e8:	41231d1a 			; <UNDEFINED> instruction: 0x41231d1a
    16ec:	034a1403 	movteq	r1, #41987	; 0xa403
    16f0:	1d250109 	stfnes	f0, [r5, #-36]!	; 0xffffffdc
    16f4:	0c033323 	stceq	3, cr3, [r3], {35}	; 0x23
    16f8:	0b03174a 	bleq	c7428 <__Stack_Size+0xc7028>
    16fc:	0d031958 	stceq	9, cr1, [r3, #-352]	; 0xfffffea0
    1700:	3c0a0320 	stccc	3, cr0, [sl], {32}
    1704:	580b0317 	stmdapl	fp, {r0, r1, r2, r4, r8, r9}
    1708:	200d0319 	andcs	r0, sp, r9, lsl r3
    170c:	033c0c03 	teqeq	ip, #768	; 0x300
    1710:	241c0109 	ldrcs	r0, [ip], #-265	; 0x109
    1714:	4a0c0342 	bmi	302424 <__Stack_Size+0x302024>
    1718:	200d0319 	andcs	r0, sp, r9, lsl r3
    171c:	033c0d03 	teqeq	ip, #3, 26	; 0xc0
    1720:	1e240109 	sufnes	f0, f4, #1.0
    1724:	0f033031 	svceq	0x00033031
    1728:	231d1a2e 	tstcs	sp, #188416	; 0x2e000
    172c:	4a2e0341 	bmi	b82438 <__Stack_Size+0xb82038>
    1730:	03010a03 	movweq	r0, #6659	; 0x1a03
    1734:	0a032076 	beq	c9914 <__Stack_Size+0xc9514>
    1738:	222c2520 	eorcs	r2, ip, #32, 10	; 0x8000000
    173c:	2222304c 	eorcs	r3, r2, #76	; 0x4c
    1740:	304c2233 	subcc	r2, ip, r3, lsr r2
    1744:	33232222 			; <UNDEFINED> instruction: 0x33232222
    1748:	304c221e 	subcc	r2, ip, lr, lsl r2
    174c:	33312222 	teqcc	r1, #536870914	; 0x20000002
    1750:	304c221e 	subcc	r2, ip, lr, lsl r2
    1754:	1e362222 	cdpne	2, 3, cr2, cr6, cr2, {1}
    1758:	22304c22 	eorscs	r4, r0, #8704	; 0x2200
    175c:	2e0f0322 	cdpcs	3, 0, cr0, cr15, cr2, {1}
    1760:	41231d1a 			; <UNDEFINED> instruction: 0x41231d1a
    1764:	174a0c03 	strbne	r0, [sl, -r3, lsl #24]
    1768:	2e090321 	cdpcs	3, 0, cr0, cr9, cr1, {1}
    176c:	0e032f14 	mcreq	15, 0, r2, cr3, cr4, {0}
    1770:	231d1a4a 	tstcs	sp, #303104	; 0x4a000
    1774:	4a100341 	bmi	402480 <__Stack_Size+0x402080>
    1778:	41231d1a 			; <UNDEFINED> instruction: 0x41231d1a
    177c:	1a4a2b03 	bne	128c390 <__Stack_Size+0x128bf90>
    1780:	03223022 			; <UNDEFINED> instruction: 0x03223022
    1784:	1d1a2e0f 	ldcne	14, cr2, [sl, #-60]	; 0xffffffc4
    1788:	10034123 	andne	r4, r3, r3, lsr #2
    178c:	0109034a 	tsteq	r9, sl, asr #6
    1790:	0342241c 	movteq	r2, #9244	; 0x241c
    1794:	03194a0c 	tsteq	r9, #12, 20	; 0xc000
    1798:	2c03200d 	stccs	0, cr2, [r3], {13}
    179c:	010a033c 	tsteq	sl, ip, lsr r3
    17a0:	03207603 			; <UNDEFINED> instruction: 0x03207603
    17a4:	2c25200a 	stccs	0, cr2, [r5], #-40	; 0xffffffd8
    17a8:	22304c22 	eorscs	r4, r0, #8704	; 0x2200
    17ac:	4c223322 	stcmi	3, cr3, [r2], #-136	; 0xffffff78
    17b0:	25222230 	strcs	r2, [r2, #-560]!	; 0x230
    17b4:	30683030 	rsbcc	r3, r8, r0, lsr r0
    17b8:	0d032222 	sfmeq	f2, 4, [r3, #-136]	; 0xffffff78
    17bc:	0109032e 	tsteq	r9, lr, lsr #6
    17c0:	30311e24 	eorscc	r1, r1, r4, lsr #28
    17c4:	192e1403 	stmdbne	lr!, {r0, r1, sl, ip}
    17c8:	262e1103 	strtcs	r1, [lr], -r3, lsl #2
    17cc:	2e1b0321 	cdpcs	3, 1, cr0, cr11, cr1, {1}
    17d0:	224c221a 	subcs	r2, ip, #-1610612735	; 0xa0000001
    17d4:	192e1003 	stmdbne	lr!, {r0, r1, ip}
    17d8:	2e200322 	cdpcs	3, 2, cr0, cr0, cr2, {1}
    17dc:	2230221a 	eorscs	r2, r0, #-1610612735	; 0xa0000001
    17e0:	272e0c03 	strcs	r0, [lr, -r3, lsl #24]!
    17e4:	0341231d 	movteq	r2, #4893	; 0x131d
    17e8:	031a7413 	tsteq	sl, #318767104	; 0x13000000
    17ec:	11032e0d 	tstne	r3, sp, lsl #28
    17f0:	1003184a 	andne	r1, r3, sl, asr #16
    17f4:	010c033c 	tsteq	ip, ip, lsr r3
    17f8:	04020023 	streq	r0, [r2], #-35	; 0x23
    17fc:	02004701 	andeq	r4, r0, #262144	; 0x40000
    1800:	00230104 	eoreq	r0, r3, r4, lsl #2
    1804:	23010402 	movwcs	r0, #5122	; 0x1402
    1808:	033c0a03 	teqeq	ip, #12288	; 0x3000
    180c:	0b03200f 	bleq	c9850 <__Stack_Size+0xc9450>
    1810:	00040201 	andeq	r0, r4, r1, lsl #4
    1814:	00d20101 	sbcseq	r0, r2, r1, lsl #2
    1818:	00020000 	andeq	r0, r2, r0
    181c:	00000084 	andeq	r0, r0, r4, lsl #1
    1820:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1824:	0101000d 	tsteq	r1, sp
    1828:	00000101 	andeq	r0, r0, r1, lsl #2
    182c:	00000100 	andeq	r0, r0, r0, lsl #2
    1830:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    1834:	31663233 	cmncc	r6, r3, lsr r2
    1838:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    183c:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
    1840:	73006372 	movwvc	r6, #882	; 0x372
    1844:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1848:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    184c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1850:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1854:	74730000 	ldrbtvc	r0, [r3], #-0
    1858:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    185c:	5f783031 	svcpl	0x00783031
    1860:	2e706b62 	vsubcs.f64	d22, d0, d18
    1864:	00010063 	andeq	r0, r1, r3, rrx
    1868:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    186c:	31663233 	cmncc	r6, r3, lsr r2
    1870:	745f7830 	ldrbvc	r7, [pc], #-2096	; 1878 <__Stack_Size+0x1478>
    1874:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    1878:	00020068 	andeq	r0, r2, r8, rrx
    187c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1880:	31663233 	cmncc	r6, r3, lsr r2
    1884:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 17cc <__Stack_Size+0x13cc>
    1888:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    188c:	00000200 	andeq	r0, r0, r0, lsl #4
    1890:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1894:	30316632 	eorscc	r6, r1, r2, lsr r6
    1898:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
    189c:	00682e63 	rsbeq	r2, r8, r3, ror #28
    18a0:	00000002 	andeq	r0, r0, r2
    18a4:	7c020500 	cfstr32vc	mvfx0, [r2], {-0}
    18a8:	03080027 	movweq	r0, #32807	; 0x8027
    18ac:	210100c8 	smlabtcs	r1, r8, r0, r0
    18b0:	0e032d3e 	mcreq	13, 0, r2, cr3, cr14, {1}
    18b4:	0c03163c 	stceq	6, cr1, [r3], {60}	; 0x3c
    18b8:	0c031658 	stceq	6, cr1, [r3], {88}	; 0x58
    18bc:	13031666 	movwne	r1, #13926	; 0x3666
    18c0:	4d311866 	ldcmi	8, cr1, [r1, #-408]!	; 0xfffffe68
    18c4:	580c0323 	stmdapl	ip, {r0, r1, r5, r8, r9}
    18c8:	234d3118 	movtcs	r3, #53528	; 0xd118
    18cc:	16580d03 	ldrbne	r0, [r8], -r3, lsl #26
    18d0:	16660c03 	strbtne	r0, [r6], -r3, lsl #24
    18d4:	2e0a0359 	mcrcs	3, 0, r0, cr10, cr9, {2}
    18d8:	0a032f13 	beq	cd52c <__Stack_Size+0xcd12c>
    18dc:	0b031458 	bleq	c6a44 <__Stack_Size+0xc6644>
    18e0:	032f139e 			; <UNDEFINED> instruction: 0x032f139e
    18e4:	02144a0a 	andseq	r4, r4, #40960	; 0xa000
    18e8:	0101000a 	tsteq	r1, sl
    18ec:	00000206 	andeq	r0, r0, r6, lsl #4
    18f0:	00880002 	addeq	r0, r8, r2
    18f4:	01020000 	mrseq	r0, (UNDEF: 2)
    18f8:	000d0efb 	strdeq	r0, [sp], -fp
    18fc:	01010101 	tsteq	r1, r1, lsl #2
    1900:	01000000 	mrseq	r0, (UNDEF: 0)
    1904:	73010000 	movwvc	r0, #4096	; 0x1000
    1908:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    190c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1910:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1914:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1918:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    191c:	31663233 	cmncc	r6, r3, lsr r2
    1920:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    1924:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    1928:	0000636e 	andeq	r6, r0, lr, ror #6
    192c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1930:	30316632 	eorscc	r6, r1, r2, lsr r6
    1934:	6c665f78 	stclvs	15, cr5, [r6], #-480	; 0xfffffe20
    1938:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
    193c:	00010063 	andeq	r0, r1, r3, rrx
    1940:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1944:	31663233 	cmncc	r6, r3, lsr r2
    1948:	745f7830 	ldrbvc	r7, [pc], #-2096	; 1950 <__Stack_Size+0x1550>
    194c:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    1950:	00020068 	andeq	r0, r2, r8, rrx
    1954:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1958:	31663233 	cmncc	r6, r3, lsr r2
    195c:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 18a4 <__Stack_Size+0x14a4>
    1960:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    1964:	00000200 	andeq	r0, r0, r0, lsl #4
    1968:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    196c:	30316632 	eorscc	r6, r1, r2, lsr r6
    1970:	6c665f78 	stclvs	15, cr5, [r6], #-480	; 0xfffffe20
    1974:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
    1978:	00020068 	andeq	r0, r2, r8, rrx
    197c:	05000000 	streq	r0, [r0, #-0]
    1980:	00283c02 	eoreq	r3, r8, r2, lsl #24
    1984:	00d60308 	sbcseq	r0, r6, r8, lsl #6
    1988:	03591701 	cmpeq	r9, #262144	; 0x40000
    198c:	5917740e 	ldmdbpl	r7, {r1, r2, r3, sl, ip, sp, lr}
    1990:	17740e03 	ldrbne	r0, [r4, -r3, lsl #28]!
    1994:	740c0359 	strvc	r0, [ip], #-857	; 0x359
    1998:	0b033d14 	bleq	d0df0 <__Stack_Size+0xd09f0>
    199c:	f6031490 			; <UNDEFINED> instruction: 0xf6031490
    19a0:	2f148203 	svccs	0x00148203
    19a4:	144a0a03 	strbne	r0, [sl], #-2563	; 0xa03
    19a8:	4a0b032f 	bmi	2c266c <__Stack_Size+0x2c226c>
    19ac:	2e090315 	mcrcs	3, 0, r0, cr9, cr5, {0}
    19b0:	15660a03 	strbne	r0, [r6, #-2563]!	; 0xa03
    19b4:	032e0a03 			; <UNDEFINED> instruction: 0x032e0a03
    19b8:	1d28660e 	stcne	6, cr6, [r8, #-56]!	; 0xffffffc8
    19bc:	12033323 	andne	r3, r3, #-1946157056	; 0x8c000000
    19c0:	263e1874 			; <UNDEFINED> instruction: 0x263e1874
    19c4:	10032941 	andne	r2, r3, r1, asr #18
    19c8:	4a0f033c 	bmi	3c26c0 <__Stack_Size+0x3c22c0>
    19cc:	660c0317 			; <UNDEFINED> instruction: 0x660c0317
    19d0:	42425015 	submi	r5, r2, #21
    19d4:	344a7003 	strbcc	r7, [sl], #-3
    19d8:	03201003 			; <UNDEFINED> instruction: 0x03201003
    19dc:	24203c0c 	strtcs	r3, [r0], #-3084	; 0xc0c
    19e0:	04020031 	streq	r0, [r2], #-49	; 0x31
    19e4:	062e0601 	strteq	r0, [lr], -r1, lsl #12
    19e8:	30201903 	eorcc	r1, r0, r3, lsl #18
    19ec:	2f746803 	svccs	0x00746803
    19f0:	b2035d33 	andlt	r5, r3, #3264	; 0xcc0
    19f4:	27202e7a 			; <UNDEFINED> instruction: 0x27202e7a
    19f8:	2925314c 	stmdbcs	r5!, {r2, r3, r6, r8, ip, sp}
    19fc:	304d214b 	subcc	r2, sp, fp, asr #2
    1a00:	0c036b23 	stceq	11, cr6, [r3], {35}	; 0x23
    1a04:	314c244a 	cmpcc	ip, sl, asr #8
    1a08:	4d4b2a24 	vstrmi	s5, [fp, #-144]	; 0xffffff70
    1a0c:	036b2330 	cmneq	fp, #48, 6	; 0xc0000000
    1a10:	4c243c0c 	stcmi	12, cr3, [r4], #-48	; 0xffffffd0
    1a14:	78033631 	stmdavc	r3, {r0, r4, r5, r9, sl, ip, sp}
    1a18:	4b3f212e 	blmi	fc9ed8 <__Stack_Size+0xfc9ad8>
    1a1c:	0331304d 	teqeq	r1, #77	; 0x4d
    1a20:	77033c09 	strvc	r3, [r3, -r9, lsl #24]
    1a24:	1d233120 	stfnes	f3, [r3, #-128]!	; 0xffffff80
    1a28:	0a03313f 	beq	cdf2c <__Stack_Size+0xcdb2c>
    1a2c:	036c232e 	cmneq	ip, #-1207959552	; 0xb8000000
    1a30:	2720740d 	strcs	r7, [r0, -sp, lsl #8]!
    1a34:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
    1a38:	1b253230 	blne	94e300 <__Stack_Size+0x94df00>
    1a3c:	3230314c 	eorscc	r3, r0, #76, 2
    1a40:	3c0a0331 	stccc	3, cr0, [sl], {49}	; 0x31
    1a44:	0d036c23 	stceq	12, cr6, [r3, #-140]	; 0xffffff74
    1a48:	0327204a 			; <UNDEFINED> instruction: 0x0327204a
    1a4c:	30272079 	eorcc	r2, r7, r9, ror r0
    1a50:	4c1c2431 	cfldrsmi	mvf2, [ip], {49}	; 0x31
    1a54:	6b233022 	blvs	8cdae4 <__Stack_Size+0x8cd6e4>
    1a58:	204a0e03 	subcs	r0, sl, r3, lsl #28
    1a5c:	207a0326 	rsbscs	r0, sl, r6, lsr #6
    1a60:	33313026 	teqcc	r1, #38	; 0x26
    1a64:	243f211b 	ldrtcs	r2, [pc], #-283	; 1a6c <__Stack_Size+0x166c>
    1a68:	30233d1c 	eorcc	r3, r3, ip, lsl sp
    1a6c:	14036b23 	strne	r6, [r3], #-2851	; 0xb23
    1a70:	0f032066 	svceq	0x00032066
    1a74:	77033e20 	strvc	r3, [r3, -r0, lsr #28]
    1a78:	200c032e 	andcs	r0, ip, lr, lsr #6
    1a7c:	032e7503 			; <UNDEFINED> instruction: 0x032e7503
    1a80:	3d21200b 	stccc	0, cr2, [r1, #-44]!	; 0xffffffd4
    1a84:	033e1e22 	teqeq	lr, #544	; 0x220
    1a88:	15032072 	strne	r2, [r3, #-114]	; 0x72
    1a8c:	1d23372e 	stcne	7, cr3, [r3, #-184]!	; 0xffffff48
    1a90:	033e3023 	teqeq	lr, #35	; 0x23
    1a94:	17032069 	strne	r2, [r3, -r9, rrx]
    1a98:	033f2320 	teqeq	pc, #32, 6	; 0x80000000
    1a9c:	1c032e64 	stcne	14, cr2, [r3], {100}	; 0x64
    1aa0:	6203302e 	andvs	r3, r3, #46	; 0x2e
    1aa4:	201e0320 	andscs	r0, lr, r0, lsr #6
    1aa8:	5d033f23 	stcpl	15, cr3, [r3, #-140]	; 0xffffff74
    1aac:	2023032e 	eorcs	r0, r3, lr, lsr #6
    1ab0:	205b034c 	subscs	r0, fp, ip, asr #6
    1ab4:	23202503 			; <UNDEFINED> instruction: 0x23202503
    1ab8:	036b313f 	cmneq	fp, #-1073741809	; 0xc000000f
    1abc:	26207410 			; <UNDEFINED> instruction: 0x26207410
    1ac0:	0335314c 	teqeq	r5, #76, 2
    1ac4:	3e212e79 	mcrcc	14, 1, r2, cr1, cr9, {3}
    1ac8:	31304d4b 	teqcc	r0, fp, asr #26
    1acc:	32225a5b 	eorcc	r5, r2, #372736	; 0x5b000
    1ad0:	79314c32 	ldmdbvc	r1!, {r1, r4, r5, sl, fp, lr}
    1ad4:	18036c23 	stmdane	r3, {r0, r1, r5, sl, fp, sp, lr}
    1ad8:	20090374 	andcs	r0, r9, r4, ror r3
    1adc:	032e7703 			; <UNDEFINED> instruction: 0x032e7703
    1ae0:	3f212009 	svccc	0x00212009
    1ae4:	03207303 			; <UNDEFINED> instruction: 0x03207303
    1ae8:	31302e0d 	teqcc	r0, sp, lsl #28
    1aec:	233e3f76 	teqcs	lr, #472	; 0x1d8
    1af0:	0007026b 	andeq	r0, r7, fp, ror #4
    1af4:	017e0101 	cmneq	lr, r1, lsl #2
    1af8:	00020000 	andeq	r0, r2, r0
    1afc:	00000099 	muleq	r0, r9, r0
    1b00:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1b04:	0101000d 	tsteq	r1, sp
    1b08:	00000101 	andeq	r0, r0, r1, lsl #2
    1b0c:	00000100 	andeq	r0, r0, r0, lsl #2
    1b10:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    1b14:	31663233 	cmncc	r6, r3, lsr r2
    1b18:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    1b1c:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
    1b20:	73006372 	movwvc	r6, #882	; 0x372
    1b24:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1b28:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1b2c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1b30:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1b34:	74730000 	ldrbtvc	r0, [r3], #-0
    1b38:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1b3c:	5f783031 	svcpl	0x00783031
    1b40:	6f697067 	svcvs	0x00697067
    1b44:	0100632e 	tsteq	r0, lr, lsr #6
    1b48:	74730000 	ldrbtvc	r0, [r3], #-0
    1b4c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1b50:	5f783031 	svcpl	0x00783031
    1b54:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    1b58:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1b5c:	74730000 	ldrbtvc	r0, [r3], #-0
    1b60:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1b64:	5f783031 	svcpl	0x00783031
    1b68:	2e70616d 	rpwcssz	f6, f0, #5.0
    1b6c:	00020068 	andeq	r0, r2, r8, rrx
    1b70:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1b74:	31663233 	cmncc	r6, r3, lsr r2
    1b78:	675f7830 	smmlarvs	pc, r0, r8, r7	; <UNPREDICTABLE>
    1b7c:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
    1b80:	00020068 	andeq	r0, r2, r8, rrx
    1b84:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1b88:	31663233 	cmncc	r6, r3, lsr r2
    1b8c:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
    1b90:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
    1b94:	00000200 	andeq	r0, r0, r0, lsl #4
    1b98:	02050000 	andeq	r0, r5, #0
    1b9c:	08002cbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, fp, sp}
    1ba0:	24013303 	strcs	r3, [r1], #-771	; 0x303
    1ba4:	032a4bf5 			; <UNDEFINED> instruction: 0x032a4bf5
    1ba8:	034bac17 	movteq	sl, #48151	; 0xbc17
    1bac:	324b2e70 	subcc	r2, fp, #112, 28	; 0x700
    1bb0:	034b324b 	movteq	r3, #45643	; 0xb24b
    1bb4:	324b2e09 	subcc	r2, fp, #9, 28	; 0x90
    1bb8:	7a034259 	bvc	d2524 <__Stack_Size+0xd2124>
    1bbc:	8212032e 	andshi	r0, r2, #-1207959552	; 0xb8000000
    1bc0:	032d4c21 			; <UNDEFINED> instruction: 0x032d4c21
    1bc4:	0a034a0f 	beq	d4408 <__Stack_Size+0xd4008>
    1bc8:	20760301 	rsbscs	r0, r6, r1, lsl #6
    1bcc:	25200c03 	strcs	r0, [r0, #-3075]!	; 0xc03
    1bd0:	20740333 	rsbscs	r0, r4, r3, lsr r3
    1bd4:	223e3335 	eorscs	r3, lr, #-738197504	; 0xd4000000
    1bd8:	30303022 	eorscc	r3, r0, r2, lsr #32
    1bdc:	1d343d30 	ldcne	13, cr3, [r4, #-192]!	; 0xffffff40
    1be0:	2233224d 	eorscs	r2, r3, #-805306364	; 0xd0000004
    1be4:	02040200 	andeq	r0, r4, #0, 4
    1be8:	032e6603 			; <UNDEFINED> instruction: 0x032e6603
    1bec:	30253c1f 	eorcc	r3, r5, pc, lsl ip
    1bf0:	2f303e21 	svccs	0x00303e21
    1bf4:	343d3030 	ldrtcc	r3, [sp], #-48	; 0x30
    1bf8:	31224d1d 			; <UNDEFINED> instruction: 0x31224d1d
    1bfc:	04020022 	streq	r0, [r2], #-34	; 0x22
    1c00:	2e690302 	cdpcs	3, 6, cr0, cr9, cr2, {0}
    1c04:	033c1b03 	teqeq	ip, #3072	; 0xc00
    1c08:	3d142e0d 	ldccc	14, cr2, [r4, #-52]	; 0xffffffcc
    1c0c:	3c0d032f 	stccc	3, cr0, [sp], {47}	; 0x2f
    1c10:	2e090319 	mcrcs	3, 0, r0, cr9, cr9, {0}
    1c14:	164a0a03 	strbne	r0, [sl], -r3, lsl #20
    1c18:	2e0c0321 	cdpcs	3, 0, cr0, cr12, cr1, {1}
    1c1c:	2e090319 	mcrcs	3, 0, r0, cr9, cr9, {0}
    1c20:	164a0a03 	strbne	r0, [sl], -r3, lsl #20
    1c24:	2e0d0321 	cdpcs	3, 0, cr0, cr13, cr1, {1}
    1c28:	2e0e0317 	mcrcs	3, 0, r0, cr14, cr7, {0}
    1c2c:	2e110317 	mrccs	3, 0, r0, cr1, cr7, {0}
    1c30:	03322218 	teqeq	r2, #24, 4	; 0x80000001
    1c34:	03162e0e 	tsteq	r6, #14, 28	; 0xe0
    1c38:	30192e0e 	andscc	r2, r9, lr, lsl #28
    1c3c:	22222222 	eorcs	r2, r2, #536870914	; 0x20000002
    1c40:	192e1003 	stmdbne	lr!, {r0, r1, ip}
    1c44:	03305a30 	teqeq	r0, #48, 20	; 0x30000
    1c48:	0316580c 	tsteq	r6, #12, 16	; 0xc0000
    1c4c:	25276627 	strcs	r6, [r7, #-1575]!	; 0x627
    1c50:	23222345 			; <UNDEFINED> instruction: 0x23222345
    1c54:	284c2f1f 	stmdacs	ip, {r0, r1, r2, r3, r4, r8, r9, sl, fp, sp}^
    1c58:	262e7a03 	strtcs	r7, [lr], -r3, lsl #20
    1c5c:	03207003 			; <UNDEFINED> instruction: 0x03207003
    1c60:	4b342e0a 	blmi	d0d490 <__Stack_Size+0xd0d090>
    1c64:	034d2231 	movteq	r2, #53809	; 0xd231
    1c68:	03196610 	tsteq	r9, #16, 12	; 0x1000000
    1c6c:	22278279 	eorcs	r8, r7, #-1879048185	; 0x90000007
    1c70:	023d301e 	eorseq	r3, sp, #30
    1c74:	01010005 	tsteq	r1, r5
    1c78:	000001ce 	andeq	r0, r0, lr, asr #3
    1c7c:	009a0002 	addseq	r0, sl, r2
    1c80:	01020000 	mrseq	r0, (UNDEF: 2)
    1c84:	000d0efb 	strdeq	r0, [sp], -fp
    1c88:	01010101 	tsteq	r1, r1, lsl #2
    1c8c:	01000000 	mrseq	r0, (UNDEF: 0)
    1c90:	73010000 	movwvc	r0, #4096	; 0x1000
    1c94:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1c98:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1c9c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1ca0:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1ca4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1ca8:	31663233 	cmncc	r6, r3, lsr r2
    1cac:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    1cb0:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    1cb4:	0000636e 	andeq	r6, r0, lr, ror #6
    1cb8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1cbc:	30316632 	eorscc	r6, r1, r2, lsr r6
    1cc0:	766e5f78 	uqsub16vc	r5, lr, r8
    1cc4:	632e6369 			; <UNDEFINED> instruction: 0x632e6369
    1cc8:	00000100 	andeq	r0, r0, r0, lsl #2
    1ccc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1cd0:	30316632 	eorscc	r6, r1, r2, lsr r6
    1cd4:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1cd8:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    1cdc:	00000200 	andeq	r0, r0, r0, lsl #4
    1ce0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1ce4:	30316632 	eorscc	r6, r1, r2, lsr r6
    1ce8:	616d5f78 	smcvs	54776	; 0xd5f8
    1cec:	00682e70 	rsbeq	r2, r8, r0, ror lr
    1cf0:	73000002 	movwvc	r0, #2
    1cf4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1cf8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1cfc:	69766e5f 	ldmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
    1d00:	00682e63 	rsbeq	r2, r8, r3, ror #28
    1d04:	63000002 	movwvs	r0, #2
    1d08:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0x26f
    1d0c:	5f336d78 	svcpl	0x00336d78
    1d10:	7263616d 	rsbvc	r6, r3, #1073741851	; 0x4000001b
    1d14:	00682e6f 	rsbeq	r2, r8, pc, ror #28
    1d18:	00000002 	andeq	r0, r0, r2
    1d1c:	14020500 	strne	r0, [r2], #-1280	; 0x500
    1d20:	0308002f 	movweq	r0, #32815	; 0x802f
    1d24:	21150124 	tstcs	r5, r4, lsr #2
    1d28:	2f2f4b2d 	svccs	0x002f4b2d
    1d2c:	04020030 	streq	r0, [r2], #-48	; 0x30
    1d30:	02002203 	andeq	r2, r0, #805306368	; 0x30000000
    1d34:	002c0304 	eoreq	r0, ip, r4, lsl #6
    1d38:	22030402 	andcs	r0, r3, #33554432	; 0x2000000
    1d3c:	03040200 	movweq	r0, #16896	; 0x4200
    1d40:	0402001e 	streq	r0, [r2], #-30
    1d44:	02002203 	andeq	r2, r0, #805306368	; 0x30000000
    1d48:	242c0304 	strtcs	r0, [ip], #-772	; 0x304
    1d4c:	154a0b03 	strbne	r0, [sl, #-2819]	; 0xb03
    1d50:	2f211e3e 	svccs	0x00211e3e
    1d54:	3e232121 	sufccsp	f2, f3, f1
    1d58:	03213d21 			; <UNDEFINED> instruction: 0x03213d21
    1d5c:	03176617 	tsteq	r7, #24117248	; 0x1700000
    1d60:	0a039e0e 	beq	e95a0 <__Stack_Size+0xe91a0>
    1d64:	20760301 	rsbscs	r0, r6, r1, lsl #6
    1d68:	232e0a03 			; <UNDEFINED> instruction: 0x232e0a03
    1d6c:	2e780328 	cdpcs	3, 7, cr0, cr8, cr8, {1}
    1d70:	313d1c24 	teqcc	sp, r4, lsr #24
    1d74:	2c95312c 	ldfcss	f3, [r5], {44}	; 0x2c
    1d78:	242b241f 	strtcs	r2, [fp], #-1055	; 0x41f
    1d7c:	3122212f 			; <UNDEFINED> instruction: 0x3122212f
    1d80:	49211f21 	stmdbmi	r1!, {r0, r5, r8, r9, sl, fp, ip}
    1d84:	03492150 	movteq	r2, #37200	; 0x9150
    1d88:	2f149e0e 	svccs	0x00149e0e
    1d8c:	0b032121 	bleq	ca218 <__Stack_Size+0xc9e18>
    1d90:	0b03132e 	bleq	c6a50 <__Stack_Size+0xc6650>
    1d94:	0b03132e 	bleq	c6a54 <__Stack_Size+0xc6654>
    1d98:	0b03132e 	bleq	c6a58 <__Stack_Size+0xc6658>
    1d9c:	0d03132e 	stceq	3, cr1, [r3, #-184]	; 0xffffff48
    1da0:	0b03162e 	bleq	c7660 <__Stack_Size+0xc7260>
    1da4:	0b03133c 	bleq	c6a9c <__Stack_Size+0xc669c>
    1da8:	032f132e 			; <UNDEFINED> instruction: 0x032f132e
    1dac:	4c19580b 	ldcmi	8, cr5, [r9], {11}
    1db0:	03660903 	cmneq	r6, #49152	; 0xc000
    1db4:	0316660a 	tsteq	r6, #10485760	; 0xa00000
    1db8:	0316660b 	tsteq	r6, #11534336	; 0xb00000
    1dbc:	2f13ba0c 	svccs	0x0013ba0c
    1dc0:	19660b03 	stmdbne	r6!, {r0, r1, r8, r9, fp}^
    1dc4:	6609034c 	strvs	r0, [r9], -ip, asr #6
    1dc8:	13660b03 	cmnne	r6, #3072	; 0xc00
    1dcc:	4a10032f 	bmi	402a90 <__Stack_Size+0x402690>
    1dd0:	9e0b0317 	mcrls	3, 0, r0, cr11, cr7, {0}
    1dd4:	820b0313 	andhi	r0, fp, #1275068416	; 0x4c000000
    1dd8:	82120313 	andshi	r0, r2, #1275068416	; 0x4c000000
    1ddc:	32221e27 	eorcc	r1, r2, #624	; 0x270
    1de0:	19741303 	ldmdbne	r4!, {r0, r1, r8, r9, ip}^
    1de4:	0340225a 	movteq	r2, #602	; 0x25a
    1de8:	0903741a 	stmdbeq	r3, {r1, r3, r4, sl, ip, sp, lr}
    1dec:	20770301 	rsbscs	r0, r7, r1, lsl #6
    1df0:	4b200903 	blmi	804204 <__Stack_Size+0x803e04>
    1df4:	253f1e31 	ldrcs	r1, [pc, #-3633]!	; fcb <__Stack_Size+0xbcb>
    1df8:	2326702d 			; <UNDEFINED> instruction: 0x2326702d
    1dfc:	033d221e 	teqeq	sp, #-536870911	; 0xe0000001
    1e00:	24242078 	strtcs	r2, [r4], #-120	; 0x78
    1e04:	03661103 	cmneq	r6, #-1073741824	; 0xc0000000
    1e08:	301c010c 	andscc	r0, ip, ip, lsl #2
    1e0c:	2e0b0330 	mcrcs	3, 0, r0, cr11, cr0, {1}
    1e10:	03740f03 	cmneq	r4, #3, 30
    1e14:	301e0109 	andscc	r0, lr, r9, lsl #2
    1e18:	03900f03 	orrseq	r0, r0, #3, 30
    1e1c:	301e0109 	andscc	r0, lr, r9, lsl #2
    1e20:	03901503 	orrseq	r1, r0, #12582912	; 0xc00000
    1e24:	301c010c 	andscc	r0, ip, ip, lsl #2
    1e28:	2e0b0330 	mcrcs	3, 0, r0, cr11, cr0, {1}
    1e2c:	19741103 	ldmdbne	r4!, {r0, r1, r8, ip}^
    1e30:	0330223f 	teqeq	r0, #-268435453	; 0xf0000003
    1e34:	3d362e7a 	ldccc	14, cr2, [r6, #-488]!	; 0xfffffe18
    1e38:	23334022 	teqcs	r3, #34	; 0x22
    1e3c:	034a0f03 	movteq	r0, #44803	; 0xaf03
    1e40:	32302009 	eorscc	r2, r0, #9
    1e44:	00040223 	andeq	r0, r4, r3, lsr #4
    1e48:	00e70101 	rsceq	r0, r7, r1, lsl #2
    1e4c:	00020000 	andeq	r0, r2, r0
    1e50:	00000098 	muleq	r0, r8, r0
    1e54:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1e58:	0101000d 	tsteq	r1, sp
    1e5c:	00000101 	andeq	r0, r0, r1, lsl #2
    1e60:	00000100 	andeq	r0, r0, r0, lsl #2
    1e64:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    1e68:	31663233 	cmncc	r6, r3, lsr r2
    1e6c:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    1e70:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
    1e74:	73006372 	movwvc	r6, #882	; 0x372
    1e78:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1e7c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1e80:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1e84:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1e88:	74730000 	ldrbtvc	r0, [r3], #-0
    1e8c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1e90:	5f783031 	svcpl	0x00783031
    1e94:	2e727770 	mrccs	7, 3, r7, cr2, cr0, {3}
    1e98:	00010063 	andeq	r0, r1, r3, rrx
    1e9c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1ea0:	31663233 	cmncc	r6, r3, lsr r2
    1ea4:	745f7830 	ldrbvc	r7, [pc], #-2096	; 1eac <__Stack_Size+0x1aac>
    1ea8:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    1eac:	00020068 	andeq	r0, r2, r8, rrx
    1eb0:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1eb4:	31663233 	cmncc	r6, r3, lsr r2
    1eb8:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 1e00 <__Stack_Size+0x1a00>
    1ebc:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    1ec0:	00000200 	andeq	r0, r0, r0, lsl #4
    1ec4:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xf63
    1ec8:	336d7865 	cmncc	sp, #6619136	; 0x650000
    1ecc:	63616d5f 	cmnvs	r1, #6080	; 0x17c0
    1ed0:	682e6f72 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}
    1ed4:	00000200 	andeq	r0, r0, r0, lsl #4
    1ed8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1edc:	30316632 	eorscc	r6, r1, r2, lsr r6
    1ee0:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
    1ee4:	00682e63 	rsbeq	r2, r8, r3, ror #28
    1ee8:	00000002 	andeq	r0, r0, r2
    1eec:	28020500 	stmdacs	r2, {r8, sl}
    1ef0:	03080032 	movweq	r0, #32818	; 0x8032
    1ef4:	210100c3 	smlabtcs	r1, r3, r0, r0
    1ef8:	0c032d5a 	stceq	13, cr2, [r3], {90}	; 0x5a
    1efc:	0c031658 	stceq	6, cr1, [r3], {88}	; 0x58
    1f00:	15031658 	strne	r1, [r3, #-1624]	; 0x658
    1f04:	31311866 	teqcc	r1, r6, ror #16
    1f08:	580c0323 	stmdapl	ip, {r0, r1, r5, r8, r9}
    1f0c:	66140316 			; <UNDEFINED> instruction: 0x66140316
    1f10:	200f031a 	andcs	r0, pc, sl, lsl r3	; <UNPREDICTABLE>
    1f14:	23207103 			; <UNDEFINED> instruction: 0x23207103
    1f18:	5b233131 	blpl	8ce3e4 <__Stack_Size+0x8cdfe4>
    1f1c:	0c033323 	stceq	3, cr3, [r3], {35}	; 0x23
    1f20:	4d5b1466 	cfldrdmi	mvd1, [fp, #-408]	; 0xfffffe68
    1f24:	660f035b 			; <UNDEFINED> instruction: 0x660f035b
    1f28:	3c0b0318 	stccc	3, cr0, [fp], {24}
    1f2c:	16740d03 	ldrbtne	r0, [r4], -r3, lsl #26
    1f30:	01000802 	tsteq	r0, r2, lsl #16
    1f34:	00019c01 	andeq	r9, r1, r1, lsl #24
    1f38:	84000200 	strhi	r0, [r0], #-512	; 0x200
    1f3c:	02000000 	andeq	r0, r0, #0
    1f40:	0d0efb01 	vstreq	d15, [lr, #-4]
    1f44:	01010100 	mrseq	r0, (UNDEF: 17)
    1f48:	00000001 	andeq	r0, r0, r1
    1f4c:	01000001 	tsteq	r0, r1
    1f50:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1f54:	30316632 	eorscc	r6, r1, r2, lsr r6
    1f58:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1f5c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1f60:	74730063 	ldrbtvc	r0, [r3], #-99	; 0x63
    1f64:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1f68:	5f783031 	svcpl	0x00783031
    1f6c:	2f62696c 	svccs	0x0062696c
    1f70:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1f74:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1f78:	31663233 	cmncc	r6, r3, lsr r2
    1f7c:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
    1f80:	632e6363 			; <UNDEFINED> instruction: 0x632e6363
    1f84:	00000100 	andeq	r0, r0, r0, lsl #2
    1f88:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1f8c:	30316632 	eorscc	r6, r1, r2, lsr r6
    1f90:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1f94:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    1f98:	00000200 	andeq	r0, r0, r0, lsl #4
    1f9c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1fa0:	30316632 	eorscc	r6, r1, r2, lsr r6
    1fa4:	616d5f78 	smcvs	54776	; 0xd5f8
    1fa8:	00682e70 	rsbeq	r2, r8, r0, ror lr
    1fac:	73000002 	movwvc	r0, #2
    1fb0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1fb4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1fb8:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
    1fbc:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1fc0:	00000000 	andeq	r0, r0, r0
    1fc4:	32f00205 	rscscc	r0, r0, #1342177280	; 0x50000000
    1fc8:	fc030800 	stc2	8, cr0, [r3], {-0}
    1fcc:	5b140100 	blpl	5023d4 <__Stack_Size+0x501fd4>
    1fd0:	4d4d694d 	stclmi	9, cr6, [sp, #-308]	; 0xfffffecc
    1fd4:	18741203 	ldmdane	r4!, {r0, r1, r9, ip}^
    1fd8:	2e7a0326 	cdpcs	3, 7, cr0, cr10, cr6, {1}
    1fdc:	4f5c4d4d 	svcmi	0x005c4d4d
    1fe0:	18823503 	stmne	r2, {r0, r1, r8, sl, ip, sp}
    1fe4:	03313131 	teqeq	r1, #1073741836	; 0x4000000c
    1fe8:	03164a0e 	tsteq	r6, #57344	; 0xe000
    1fec:	31196615 	tstcc	r9, r5, lsl r6
    1ff0:	0d03233f 	stceq	3, cr2, [r3, #-252]	; 0xffffff04
    1ff4:	0f03164a 	svceq	0x0003164a
    1ff8:	31311866 	teqcc	r1, r6, ror #16
    1ffc:	580f0323 	stmdapl	pc, {r0, r1, r5, r8, r9}	; <UNPREDICTABLE>
    2000:	15032f13 	strne	r2, [r3, #-3859]	; 0xf13
    2004:	31311866 	teqcc	r1, r6, ror #16
    2008:	58120323 	ldmdapl	r2, {r0, r1, r5, r8, r9}
    200c:	23313118 	teqcs	r1, #24, 2
    2010:	18581203 	ldmdane	r8, {r0, r1, r9, ip}^
    2014:	03313131 	teqeq	r1, #1073741836	; 0x4000000c
    2018:	1d284a14 	vstmdbne	r8!, {s8-s27}
    201c:	12033323 	andne	r3, r3, #-1946157056	; 0x8c000000
    2020:	11031674 	tstne	r3, r4, ror r6
    2024:	31311866 	teqcc	r1, r6, ror #16
    2028:	58100323 	ldmdapl	r0, {r0, r1, r5, r8, r9}
    202c:	7a033418 	bvc	cf094 <__Stack_Size+0xcec94>
    2030:	4e232320 	cdpmi	3, 2, cr2, cr3, cr0, {1}
    2034:	12032421 	andne	r2, r3, #553648128	; 0x21000000
    2038:	12031658 	andne	r1, r3, #88, 12	; 0x5800000
    203c:	0e031766 	cdpeq	7, 0, cr1, cr3, cr6, {3}
    2040:	0c031682 	stceq	6, cr1, [r3], {130}	; 0x82
    2044:	241c1666 	ldrcs	r1, [ip], #-1638	; 0x666
    2048:	2333513e 	teqcs	r3, #-2147483633	; 0x8000000f
    204c:	321c321e 	andscc	r3, ip, #-536870911	; 0xe0000001
    2050:	03323f27 	teqeq	r2, #39, 30	; 0x9c
    2054:	1f223c0c 	svcne	0x00223c0c
    2058:	32214d32 	eorcc	r4, r1, #3200	; 0xc80
    205c:	3f32214d 	svccc	0x0032214d
    2060:	03312f21 	teqeq	r1, #33, 30	; 0x84
    2064:	1e27c816 	mcrne	8, 1, ip, cr7, cr6, {0}
    2068:	16033222 	strne	r3, [r3], -r2, lsr #4
    206c:	221e2774 	andscs	r2, lr, #116, 14	; 0x1d00000
    2070:	74170332 	ldrvc	r0, [r7], #-818	; 0x332
    2074:	32221e27 	eorcc	r1, r2, #624	; 0x270
    2078:	27741503 	ldrbcs	r1, [r4, -r3, lsl #10]!
    207c:	0332221e 	teqeq	r2, #-536870911	; 0xe0000001
    2080:	1e277416 	mcrne	4, 1, r7, cr7, cr6, {0}
    2084:	0d033222 	sfmeq	f3, 4, [r3, #-136]	; 0xffffff78
    2088:	0c031674 	stceq	6, cr1, [r3], {116}	; 0x74
    208c:	11031666 	tstne	r3, r6, ror #12
    2090:	17031766 	strne	r1, [r3, -r6, ror #14]
    2094:	01090366 	tsteq	r9, r6, ror #6
    2098:	22303e22 	eorscs	r3, r0, #544	; 0x220
    209c:	0b032632 	bleq	cb96c <__Stack_Size+0xcb56c>
    20a0:	79c3034a 	stmibvc	r3, {r1, r3, r6, r8, r9}^
    20a4:	02002166 	andeq	r2, r0, #-2147483623	; 0x80000019
    20a8:	00350204 	eorseq	r0, r5, r4, lsl #4
    20ac:	3d020402 	cfstrscc	mvf0, [r2, #-8]
    20b0:	02040200 	andeq	r0, r4, #0, 4
    20b4:	0402003d 	streq	r0, [r2], #-61	; 0x3d
    20b8:	06200601 	strteq	r0, [r0], -r1, lsl #12
    20bc:	3c0a034d 	stccc	3, cr0, [sl], {77}	; 0x4d
    20c0:	6606b303 	strvs	fp, [r6], -r3, lsl #6
    20c4:	90120314 	andsls	r0, r2, r4, lsl r3
    20c8:	3c0b0319 	stccc	3, cr0, [fp], {25}
    20cc:	18741103 	ldmdane	r4!, {r0, r1, r8, ip}^
    20d0:	01000602 	tsteq	r0, r2, lsl #12
    20d4:	0001c301 	andeq	ip, r1, r1, lsl #6
    20d8:	97000200 	strls	r0, [r0, -r0, lsl #4]
    20dc:	02000000 	andeq	r0, r0, #0
    20e0:	0d0efb01 	vstreq	d15, [lr, #-4]
    20e4:	01010100 	mrseq	r0, (UNDEF: 17)
    20e8:	00000001 	andeq	r0, r0, r1
    20ec:	01000001 	tsteq	r0, r1
    20f0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    20f4:	30316632 	eorscc	r6, r1, r2, lsr r6
    20f8:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    20fc:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2100:	74730063 	ldrbtvc	r0, [r3], #-99	; 0x63
    2104:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2108:	5f783031 	svcpl	0x00783031
    210c:	2f62696c 	svccs	0x0062696c
    2110:	00636e69 	rsbeq	r6, r3, r9, ror #28
    2114:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2118:	31663233 	cmncc	r6, r3, lsr r2
    211c:	735f7830 	cmpvc	pc, #48, 16	; 0x300000
    2120:	632e6970 			; <UNDEFINED> instruction: 0x632e6970
    2124:	00000100 	andeq	r0, r0, r0, lsl #2
    2128:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    212c:	30316632 	eorscc	r6, r1, r2, lsr r6
    2130:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2134:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    2138:	00000200 	andeq	r0, r0, r0, lsl #4
    213c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2140:	30316632 	eorscc	r6, r1, r2, lsr r6
    2144:	616d5f78 	smcvs	54776	; 0xd5f8
    2148:	00682e70 	rsbeq	r2, r8, r0, ror lr
    214c:	73000002 	movwvc	r0, #2
    2150:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2154:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2158:	6970735f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, ip, sp, lr}^
    215c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2160:	74730000 	ldrbtvc	r0, [r3], #-0
    2164:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2168:	5f783031 	svcpl	0x00783031
    216c:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    2170:	00020068 	andeq	r0, r2, r8, rrx
    2174:	05000000 	streq	r0, [r0, #-0]
    2178:	00362c02 	eorseq	r2, r6, r2, lsl #24
    217c:	013e0308 	teqeq	lr, r8, lsl #6
    2180:	ac0b0324 	stcge	3, cr0, [fp], {36}	; 0x24
    2184:	3c77035a 	ldclcc	3, cr0, [r7], #-360	; 0xfffffe98
    2188:	03581603 	cmpeq	r8, #3145728	; 0x300000
    218c:	0c032e6c 	stceq	14, cr2, [r3], {108}	; 0x6c
    2190:	03425a58 	movteq	r5, #10840	; 0x2a58
    2194:	14032e7a 	strne	r2, [r3], #-3706	; 0xe7a
    2198:	01130366 	tsteq	r3, r6, ror #6
    219c:	03200b03 			; <UNDEFINED> instruction: 0x03200b03
    21a0:	15032062 	strne	r2, [r3, #-98]	; 0x62
    21a4:	2e090320 	cdpcs	3, 0, cr0, cr9, cr0, {1}
    21a8:	036a23f7 	cmneq	sl, #-603979773	; 0xdc000003
    21ac:	11033c10 	tstne	r3, r0, lsl ip
    21b0:	206f0301 	rsbcs	r0, pc, r1, lsl #6
    21b4:	75201103 	strvc	r1, [r0, #-259]!	; 0x103
    21b8:	03231d34 			; <UNDEFINED> instruction: 0x03231d34
    21bc:	03202068 			; <UNDEFINED> instruction: 0x03202068
    21c0:	03232e15 			; <UNDEFINED> instruction: 0x03232e15
    21c4:	0b032009 	bleq	ca1f0 <__Stack_Size+0xc9df0>
    21c8:	20750320 	rsbscs	r0, r5, r0, lsr #6
    21cc:	77313f28 	ldrvc	r3, [r1, -r8, lsr #30]!
    21d0:	40253733 	eormi	r3, r5, r3, lsr r7
    21d4:	3134241c 	teqcc	r4, ip, lsl r4
    21d8:	5603311d 			; <UNDEFINED> instruction: 0x5603311d
    21dc:	202e032e 	eorcs	r0, lr, lr, lsr #6
    21e0:	41cb4e32 	bicmi	r4, fp, r2, lsr lr
    21e4:	2e0b0321 	cdpcs	3, 0, cr0, cr11, cr1, {1}
    21e8:	23233115 			; <UNDEFINED> instruction: 0x23233115
    21ec:	23232323 			; <UNDEFINED> instruction: 0x23232323
    21f0:	3c0c0323 	stccc	3, cr0, [ip], {35}	; 0x23
    21f4:	200c0315 	andcs	r0, ip, r5, lsl r3
    21f8:	23207403 			; <UNDEFINED> instruction: 0x23207403
    21fc:	23232323 			; <UNDEFINED> instruction: 0x23232323
    2200:	1a2e0d03 	bne	b85614 <__Stack_Size+0xb85214>
    2204:	034f231d 	movteq	r2, #62237	; 0xf31d
    2208:	1d1a660e 	ldcne	6, cr6, [sl, #-56]	; 0xffffffc8
    220c:	16034f23 	strne	r4, [r3], -r3, lsr #30
    2210:	010b0366 	tsteq	fp, r6, ror #6
    2214:	034f234c 	movteq	r2, #62284	; 0xf34c
    2218:	09036616 	stmdbeq	r3, {r1, r2, r4, r9, sl, sp, lr}
    221c:	33232b01 			; <UNDEFINED> instruction: 0x33232b01
    2220:	174a0f03 	strbne	r0, [sl, -r3, lsl #30]
    2224:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
    2228:	2e0f0321 	cdpcs	3, 0, cr0, cr15, cr1, {1}
    222c:	37253f17 			; <UNDEFINED> instruction: 0x37253f17
    2230:	03331b25 	teqeq	r3, #37888	; 0x9400
    2234:	1d1a4a0e 	vldrne	s8, [sl, #-56]	; 0xffffffc8
    2238:	10034f23 	andne	r4, r3, r3, lsr #30
    223c:	03681866 	cmneq	r8, #6684672	; 0x660000
    2240:	0317580b 	tsteq	r7, #720896	; 0xb0000
    2244:	1d1a660e 	ldcne	6, cr6, [sl, #-56]	; 0xffffffc8
    2248:	11034f23 	tstne	r3, r3, lsr #30
    224c:	33231966 			; <UNDEFINED> instruction: 0x33231966
    2250:	200a0333 	andcs	r0, sl, r3, lsr r3
    2254:	10032117 	andne	r2, r3, r7, lsl r1
    2258:	361d1a2e 	ldrcc	r1, [sp], -lr, lsr #20
    225c:	331b2537 	tstcc	fp, #230686720	; 0xdc00000
    2260:	1a4a1803 	bne	1288274 <__Stack_Size+0x1287e74>
    2264:	032e0c03 			; <UNDEFINED> instruction: 0x032e0c03
    2268:	03184a19 	tsteq	r8, #102400	; 0x19000
    226c:	10034a15 	andne	r4, r3, r5, lsl sl
    2270:	76032320 	strvc	r2, [r3], -r0, lsr #6
    2274:	3c0a0320 	stccc	3, cr0, [sl], {32}
    2278:	03207603 			; <UNDEFINED> instruction: 0x03207603
    227c:	231d2e0a 	tstcs	sp, #10, 28	; 0xa0
    2280:	01040200 	mrseq	r0, R12_usr
    2284:	0402001b 	streq	r0, [r2], #-27
    2288:	02003301 	andeq	r3, r0, #67108864	; 0x4000000
    228c:	03230104 			; <UNDEFINED> instruction: 0x03230104
    2290:	1a033c09 	bne	d12bc <__Stack_Size+0xd0ebc>
    2294:	024c1a20 	subeq	r1, ip, #32, 20	; 0x20000
    2298:	01010004 	tsteq	r1, r4
    229c:	000000b1 	strheq	r0, [r0], -r1
    22a0:	00750002 	rsbseq	r0, r5, r2
    22a4:	01020000 	mrseq	r0, (UNDEF: 2)
    22a8:	000d0efb 	strdeq	r0, [sp], -fp
    22ac:	01010101 	tsteq	r1, r1, lsl #2
    22b0:	01000000 	mrseq	r0, (UNDEF: 0)
    22b4:	73010000 	movwvc	r0, #4096	; 0x1000
    22b8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    22bc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    22c0:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    22c4:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    22c8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    22cc:	31663233 	cmncc	r6, r3, lsr r2
    22d0:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    22d4:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    22d8:	0000636e 	andeq	r6, r0, lr, ror #6
    22dc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    22e0:	30316632 	eorscc	r6, r1, r2, lsr r6
    22e4:	79735f78 	ldmdbvc	r3!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    22e8:	63697473 	cmnvs	r9, #1929379840	; 0x73000000
    22ec:	00632e6b 	rsbeq	r2, r3, fp, ror #28
    22f0:	73000001 	movwvc	r0, #1
    22f4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    22f8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    22fc:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    2300:	00682e65 	rsbeq	r2, r8, r5, ror #28
    2304:	73000002 	movwvc	r0, #2
    2308:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    230c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2310:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    2314:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2318:	00000000 	andeq	r0, r0, r0
    231c:	38e80205 	stmiacc	r8!, {r0, r2, r9}^
    2320:	2b030800 	blcs	c4328 <__Stack_Size+0xc3f28>
    2324:	4e222401 	cdpmi	4, 2, cr2, cr2, cr1, {0}
    2328:	16660d03 	strbtne	r0, [r6], -r3, lsl #26
    232c:	16660f03 	strbtne	r0, [r6], -r3, lsl #30
    2330:	5c304c3e 	ldcpl	12, cr4, [r0], #-248	; 0xffffff08
    2334:	26660d03 	strbtcs	r0, [r6], -r3, lsl #26
    2338:	0340221e 	movteq	r2, #542	; 0x21e
    233c:	2f13660c 	svccs	0x0013660c
    2340:	034a0e03 	movteq	r0, #44547	; 0xae03
    2344:	323e010a 	eorscc	r0, lr, #-2147483646	; 0x80000002
    2348:	2e090323 	cdpcs	3, 0, cr0, cr9, cr3, {1}
    234c:	01000602 	tsteq	r0, r2, lsl #12
    2350:	0004d701 	andeq	sp, r4, r1, lsl #14
    2354:	97000200 	strls	r0, [r0, -r0, lsl #4]
    2358:	02000000 	andeq	r0, r0, #0
    235c:	0d0efb01 	vstreq	d15, [lr, #-4]
    2360:	01010100 	mrseq	r0, (UNDEF: 17)
    2364:	00000001 	andeq	r0, r0, r1
    2368:	01000001 	tsteq	r0, r1
    236c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2370:	30316632 	eorscc	r6, r1, r2, lsr r6
    2374:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2378:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    237c:	74730063 	ldrbtvc	r0, [r3], #-99	; 0x63
    2380:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2384:	5f783031 	svcpl	0x00783031
    2388:	2f62696c 	svccs	0x0062696c
    238c:	00636e69 	rsbeq	r6, r3, r9, ror #28
    2390:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2394:	31663233 	cmncc	r6, r3, lsr r2
    2398:	745f7830 	ldrbvc	r7, [pc], #-2096	; 23a0 <__Stack_Size+0x1fa0>
    239c:	632e6d69 			; <UNDEFINED> instruction: 0x632e6d69
    23a0:	00000100 	andeq	r0, r0, r0, lsl #2
    23a4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    23a8:	30316632 	eorscc	r6, r1, r2, lsr r6
    23ac:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    23b0:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    23b4:	00000200 	andeq	r0, r0, r0, lsl #4
    23b8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    23bc:	30316632 	eorscc	r6, r1, r2, lsr r6
    23c0:	616d5f78 	smcvs	54776	; 0xd5f8
    23c4:	00682e70 	rsbeq	r2, r8, r0, ror lr
    23c8:	73000002 	movwvc	r0, #2
    23cc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    23d0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    23d4:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
    23d8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    23dc:	74730000 	ldrbtvc	r0, [r3], #-0
    23e0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    23e4:	5f783031 	svcpl	0x00783031
    23e8:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    23ec:	00020068 	andeq	r0, r2, r8, rrx
    23f0:	05000000 	streq	r0, [r0, #-0]
    23f4:	00397402 	eorseq	r7, r9, r2, lsl #8
    23f8:	17ee0308 	strbne	r0, [lr, r8, lsl #6]!
    23fc:	21682401 	cmncs	r8, r1, lsl #8
    2400:	4023211f 	eormi	r2, r3, pc, lsl r1
    2404:	21235c2b 			; <UNDEFINED> instruction: 0x21235c2b
    2408:	242e1b03 	strtcs	r1, [lr], #-2819	; 0xb03
    240c:	2a242168 	bcs	90a9b4 <__Stack_Size+0x90a5b4>
    2410:	32633324 	rsbcc	r3, r3, #36, 6	; 0x90000000
    2414:	2123242a 			; <UNDEFINED> instruction: 0x2123242a
    2418:	2e68d503 	cdpcs	5, 6, cr13, cr8, cr3, {0}
    241c:	034bec24 	movteq	lr, #48164	; 0xbc24
    2420:	15082e77 	strne	r2, [r8, #-3703]	; 0xe77
    2424:	3c090359 	stccc	3, cr0, [r9], {89}	; 0x59
    2428:	2e1f034b 	cdpcs	3, 1, cr0, cr15, cr11, {2}
    242c:	322e6103 	eorcc	r6, lr, #-1073741824	; 0xc0000000
    2430:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
    2434:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
    2438:	7a034259 	bvc	d2da4 <__Stack_Size+0xd29a4>
    243c:	9015032e 	andsls	r0, r5, lr, lsr #6
    2440:	31775919 	cmncc	r7, r9, lsl r9
    2444:	02003031 	andeq	r3, r0, #49	; 0x31
    2448:	3c060104 	stfccs	f0, [r6], {4}
    244c:	11034d06 	tstne	r3, r6, lsl #26
    2450:	010a0358 	tsteq	sl, r8, asr r3
    2454:	03207603 			; <UNDEFINED> instruction: 0x03207603
    2458:	235b200a 	cmpcs	fp, #10
    245c:	501d2623 	andspl	r2, sp, r3, lsr #12
    2460:	09033f2b 	stmdbeq	r3, {r0, r1, r3, r5, r8, r9, sl, fp, ip, sp}
    2464:	2077032e 	rsbscs	r0, r7, lr, lsr #6
    2468:	22200903 	eorcs	r0, r0, #49152	; 0xc000
    246c:	6903251b 	stmdbvs	r3, {r0, r1, r3, r4, r8, sl, sp}
    2470:	20120320 	andscs	r0, r2, r0, lsr #6
    2474:	04020025 	streq	r0, [r2], #-37	; 0x25
    2478:	06200601 	strteq	r0, [r0], -r1, lsl #12
    247c:	034a1503 	movteq	r1, #42243	; 0xa503
    2480:	311d2e76 	tstcc	sp, r6, ror lr
    2484:	1c351d26 	ldcne	13, cr1, [r5], #-152	; 0xffffff68
    2488:	314a0a03 	cmpcc	sl, r3, lsl #20
    248c:	10032323 	andne	r2, r3, r3, lsr #6
    2490:	010a0358 	tsteq	sl, r8, asr r3
    2494:	03207603 			; <UNDEFINED> instruction: 0x03207603
    2498:	235b200a 	cmpcs	fp, #10
    249c:	4d1d2623 	ldcmi	6, cr2, [sp, #-140]	; 0xffffff74
    24a0:	23232b31 			; <UNDEFINED> instruction: 0x23232b31
    24a4:	0331231d 	teqeq	r1, #1946157056	; 0x74000000
    24a8:	1203206e 	andne	r2, r3, #110	; 0x6e
    24ac:	231d3120 	tstcs	sp, #32, 2
    24b0:	04020022 	streq	r0, [r2], #-34	; 0x22
    24b4:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
    24b8:	231d3152 	tstcs	sp, #-2147483628	; 0x80000014
    24bc:	3f403f31 	svccc	0x00403f31
    24c0:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
    24c4:	23234e31 			; <UNDEFINED> instruction: 0x23234e31
    24c8:	034a1003 	movteq	r1, #40963	; 0xa003
    24cc:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    24d0:	200a0320 	andcs	r0, sl, r0, lsr #6
    24d4:	2623235b 			; <UNDEFINED> instruction: 0x2623235b
    24d8:	232b501d 			; <UNDEFINED> instruction: 0x232b501d
    24dc:	31231d23 			; <UNDEFINED> instruction: 0x31231d23
    24e0:	03206e03 			; <UNDEFINED> instruction: 0x03206e03
    24e4:	1d312012 	ldcne	0, cr2, [r1, #-72]!	; 0xffffffb8
    24e8:	02002223 	andeq	r2, r0, #805306370	; 0x30000002
    24ec:	3c060104 	stfccs	f0, [r6], {4}
    24f0:	03315206 	teqeq	r1, #1610612736	; 0x60000000
    24f4:	7303200a 	movwvc	r2, #12298	; 0x300a
    24f8:	3531232e 	ldrcc	r2, [r1, #-814]!	; 0x32e
    24fc:	20760323 	rsbscs	r0, r6, r3, lsr #6
    2500:	03200a03 			; <UNDEFINED> instruction: 0x03200a03
    2504:	0a032e79 	beq	cdef0 <__Stack_Size+0xcdaf0>
    2508:	20760320 	rsbscs	r0, r6, r0, lsr #6
    250c:	032e0a03 			; <UNDEFINED> instruction: 0x032e0a03
    2510:	0a032e76 	beq	cdef0 <__Stack_Size+0xcdaf0>
    2514:	23232420 			; <UNDEFINED> instruction: 0x23232420
    2518:	034a1003 	movteq	r1, #40963	; 0xa003
    251c:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    2520:	200a0320 	andcs	r0, sl, r0, lsr #6
    2524:	2623235b 			; <UNDEFINED> instruction: 0x2623235b
    2528:	312b501d 			; <UNDEFINED> instruction: 0x312b501d
    252c:	31231d23 			; <UNDEFINED> instruction: 0x31231d23
    2530:	03206e03 			; <UNDEFINED> instruction: 0x03206e03
    2534:	03312012 	teqeq	r1, #18
    2538:	0c032074 	stceq	0, cr2, [r3], {116}	; 0x74
    253c:	251b3020 	ldrcs	r3, [fp, #-32]
    2540:	01040200 	mrseq	r0, R12_usr
    2544:	52062e06 	andpl	r2, r6, #6, 28	; 0x60
    2548:	2340311d 	movtcs	r3, #285	; 0x11d
    254c:	01980323 	orrseq	r0, r8, r3, lsr #6
    2550:	010d034a 	tsteq	sp, sl, asr #6
    2554:	12081003 	andne	r1, r8, #3
    2558:	212f3d14 			; <UNDEFINED> instruction: 0x212f3d14
    255c:	2e0c0321 	cdpcs	3, 0, cr0, cr12, cr1, {1}
    2560:	21212f14 			; <UNDEFINED> instruction: 0x21212f14
    2564:	21212121 			; <UNDEFINED> instruction: 0x21212121
    2568:	142e0c03 	strtne	r0, [lr], #-3075	; 0xc03
    256c:	21211e22 			; <UNDEFINED> instruction: 0x21211e22
    2570:	0c032121 	stfeqs	f2, [r3], {33}	; 0x21
    2574:	212f142e 			; <UNDEFINED> instruction: 0x212f142e
    2578:	21212121 			; <UNDEFINED> instruction: 0x21212121
    257c:	1a2e0d03 	bne	b85990 <__Stack_Size+0xb85590>
    2580:	034f231d 	movteq	r2, #62237	; 0xf31d
    2584:	2b1a660e 	blcs	69bdc4 <__Stack_Size+0x69b9c4>
    2588:	19036b23 	stmdbne	r3, {r0, r1, r5, r8, r9, fp, sp, lr}
    258c:	010a0358 	tsteq	sl, r8, asr r3
    2590:	0333232b 	teqeq	r3, #-1409286144	; 0xac000000
    2594:	03194a14 	tsteq	r9, #20, 20	; 0x14000
    2598:	03192e18 	tsteq	r9, #24, 28	; 0x180
    259c:	0a034a16 	beq	d4dfc <__Stack_Size+0xd49fc>
    25a0:	33232b01 			; <UNDEFINED> instruction: 0x33232b01
    25a4:	174a0d03 	strbne	r0, [sl, -r3, lsl #26]
    25a8:	03741103 	cmneq	r4, #-1073741824	; 0xc0000000
    25ac:	23010292 	movwcs	r0, #4754	; 0x1292
    25b0:	ee03234d 	cdp	3, 0, cr2, cr3, cr13, {2}
    25b4:	1703207d 	smlsdxne	r3, sp, r0, r2
    25b8:	03282066 			; <UNDEFINED> instruction: 0x03282066
    25bc:	0a032078 	beq	ca7a4 <__Stack_Size+0xca3a4>
    25c0:	40222c2e 	eormi	r2, r2, lr, lsr #24
    25c4:	2e01e403 	cdpcs	4, 0, cr14, cr1, cr3, {0}
    25c8:	03234d23 			; <UNDEFINED> instruction: 0x03234d23
    25cc:	03207e9a 			; <UNDEFINED> instruction: 0x03207e9a
    25d0:	036600ef 	cmneq	r6, #239	; 0xef
    25d4:	3f3f2009 	svccc	0x003f2009
    25d8:	7f980323 	svcvc	0x00980323
    25dc:	0a03202e 	beq	ca69c <__Stack_Size+0xca29c>
    25e0:	4b283120 	blmi	a0ea68 <__Stack_Size+0xa0e668>
    25e4:	2e190331 	mrccs	3, 0, r0, cr9, cr1, {1}
    25e8:	03312820 	teqeq	r1, #32, 16	; 0x200000
    25ec:	2318663d 	tstcs	r8, #63963136	; 0x3d00000
    25f0:	192e1303 	stmdbne	lr!, {r0, r1, r8, r9, ip}
    25f4:	03234d23 			; <UNDEFINED> instruction: 0x03234d23
    25f8:	231a2e16 	tstcs	sl, #352	; 0x160
    25fc:	1d03234d 	stcne	3, cr2, [r3, #-308]	; 0xfffffecc
    2600:	200c032e 	andcs	r0, ip, lr, lsr #6
    2604:	03272323 			; <UNDEFINED> instruction: 0x03272323
    2608:	32272e79 	eorcc	r2, r7, #1936	; 0x790
    260c:	322e7803 	eorcc	r7, lr, #196608	; 0x30000
    2610:	251c242a 	ldrcs	r2, [ip, #-1066]	; 0x42a
    2614:	2e780332 	mrccs	3, 3, r0, cr8, cr2, {1}
    2618:	23233224 			; <UNDEFINED> instruction: 0x23233224
    261c:	2e120323 	cdpcs	3, 1, cr0, cr2, cr3, {1}
    2620:	234d2319 	movtcs	r2, #54041	; 0xd319
    2624:	192e1203 	stmdbne	lr!, {r0, r1, r9, ip}
    2628:	033f4d23 	teqeq	pc, #2240	; 0x8c0
    262c:	23192e12 	tstcs	r9, #288	; 0x120
    2630:	1203234d 	andne	r2, r3, #872415233	; 0x34000001
    2634:	4d23182e 	stcmi	8, cr1, [r3, #-184]!	; 0xffffff48
    2638:	2e0e033f 	mcrcs	3, 0, r0, cr14, cr15, {1}
    263c:	4f231d1a 	svcmi	0x00231d1a
    2640:	1a660e03 	bne	1985e54 <__Stack_Size+0x1985a54>
    2644:	034f231d 	movteq	r2, #62237	; 0xf31d
    2648:	1d1a660f 	ldcne	6, cr6, [sl, #-60]	; 0xffffffc4
    264c:	0f034f23 	svceq	0x00034f23
    2650:	231d1a66 	tstcs	sp, #417792	; 0x66000
    2654:	6612034f 	ldrvs	r0, [r2], -pc, asr #6
    2658:	234d2319 	movtcs	r2, #54041	; 0xd319
    265c:	192e1103 	stmdbne	lr!, {r0, r1, r8, ip}
    2660:	033f4d23 	teqeq	pc, #2240	; 0x8c0
    2664:	23192e11 	tstcs	r9, #272	; 0x110
    2668:	1103234d 	tstne	r3, sp, asr #6
    266c:	4d23192e 	stcmi	9, cr1, [r3, #-184]!	; 0xffffff48
    2670:	2e10033f 	mrccs	3, 0, r0, cr0, cr15, {1}
    2674:	234d231a 	movtcs	r2, #54042	; 0xd31a
    2678:	1a2e1003 	bne	b8668c <__Stack_Size+0xb8628c>
    267c:	033f4d23 	teqeq	pc, #2240	; 0x8c0
    2680:	231a2e10 	tstcs	sl, #16, 28	; 0x100
    2684:	1003234d 	andne	r2, r3, sp, asr #6
    2688:	4d231a2e 	vstmdbmi	r3!, {s2-s47}
    268c:	2e10033f 	mrccs	3, 0, r0, cr0, cr15, {1}
    2690:	234d2319 	movtcs	r2, #54041	; 0xd319
    2694:	192e1003 	stmdbne	lr!, {r0, r1, ip}
    2698:	033f3123 	teqeq	pc, #-1073741816	; 0xc0000008
    269c:	23192e10 	tstcs	r9, #16, 28	; 0x100
    26a0:	1003234d 	andne	r2, r3, sp, asr #6
    26a4:	3123192e 			; <UNDEFINED> instruction: 0x3123192e
    26a8:	2e10033f 	mrccs	3, 0, r0, cr0, cr15, {1}
    26ac:	234b2319 	movtcs	r2, #45849	; 0xb319
    26b0:	192e0f03 	stmdbne	lr!, {r0, r1, r8, r9, sl, fp}
    26b4:	03234b23 			; <UNDEFINED> instruction: 0x03234b23
    26b8:	23192e10 	tstcs	r9, #16, 28	; 0x100
    26bc:	0f033f4b 	svceq	0x00033f4b
    26c0:	4b23192e 	blmi	8c8b80 <__Stack_Size+0x8c8780>
    26c4:	2e10033f 	mrccs	3, 0, r0, cr0, cr15, {1}
    26c8:	3f4b2319 	svccc	0x004b2319
    26cc:	192e0f03 	stmdbne	lr!, {r0, r1, r8, r9, sl, fp}
    26d0:	033f4b23 	teqeq	pc, #35840	; 0x8c00
    26d4:	23192e10 	tstcs	r9, #16, 28	; 0x100
    26d8:	14033f4b 	strne	r3, [r3], #-3915	; 0xf4b
    26dc:	7903192e 	stmdbvc	r3, {r1, r2, r3, r5, r8, fp, ip}
    26e0:	03692720 	cmneq	r9, #32, 14	; 0x800000
    26e4:	03196612 	tsteq	r9, #18874368	; 0x1200000
    26e8:	69272079 	stmdbvs	r7!, {r0, r3, r4, r5, r6, sp}
    26ec:	19661e03 	stmdbne	r6!, {r0, r1, r9, sl, fp, ip}^
    26f0:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
    26f4:	34694d68 	strbtcc	r4, [r9], #-3432	; 0xd68
    26f8:	03311d69 	teqeq	r1, #6720	; 0x1a40
    26fc:	1d1a580e 	ldcne	8, cr5, [sl, #-56]	; 0xffffffc8
    2700:	10034f23 	andne	r4, r3, r3, lsr #30
    2704:	231d1a66 	tstcs	sp, #417792	; 0x66000
    2708:	660e034f 	strvs	r0, [lr], -pc, asr #6
    270c:	4f231d1a 	svcmi	0x00231d1a
    2710:	18661003 	stmdane	r6!, {r0, r1, ip}^
    2714:	58180369 	ldmdapl	r8, {r0, r3, r5, r6, r8, r9}
    2718:	12036919 	andne	r6, r3, #409600	; 0x64000
    271c:	03691858 	cmneq	r9, #88, 16	; 0x580000
    2720:	69185811 	ldmdbvs	r8, {r0, r4, fp, ip, lr}
    2724:	17580c03 	ldrbne	r0, [r8, -r3, lsl #24]
    2728:	172e0c03 	strne	r0, [lr, -r3, lsl #24]!
    272c:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
    2730:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
    2734:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
    2738:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
    273c:	183c1303 	ldmdane	ip!, {r0, r1, r8, r9, ip}
    2740:	58130369 	ldmdapl	r3, {r0, r3, r5, r6, r8, r9}
    2744:	fb036918 	blx	dcbae <__Stack_Size+0xdc7ae>
    2748:	2820746f 	stmdacs	r0!, {r0, r1, r2, r3, r5, r6, sl, ip, sp, lr}
    274c:	03200a03 			; <UNDEFINED> instruction: 0x03200a03
    2750:	13032076 	movwne	r2, #12406	; 0x3076
    2754:	2e730320 	cdpcs	3, 7, cr0, cr3, cr0, {1}
    2758:	206e0340 	rsbcs	r0, lr, r0, asr #6
    275c:	4d201803 	stcmi	8, cr1, [r0, #-12]!
    2760:	694d323f 	stmdbvs	sp, {r0, r1, r2, r3, r4, r5, r9, ip, sp}^
    2764:	032e1103 			; <UNDEFINED> instruction: 0x032e1103
    2768:	32332e6f 	eorscc	r2, r3, #1776	; 0x6f0
    276c:	2c30694d 	ldccs	9, cr6, [r0], #-308	; 0xfffffecc
    2770:	2e0fe103 	mvfcse	f6, f3
    2774:	13036918 	movwne	r6, #14616	; 0x3918
    2778:	03691858 	cmneq	r9, #88, 16	; 0x580000
    277c:	20746f82 	rsbscs	r6, r4, r2, lsl #31
    2780:	03200903 			; <UNDEFINED> instruction: 0x03200903
    2784:	09032077 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, sp}
    2788:	0333234a 	teqeq	r3, #671088641	; 0x28000001
    278c:	60032e20 	andvs	r2, r3, r0, lsr #28
    2790:	3331302e 	teqcc	r1, #46	; 0x2e
    2794:	032e1603 			; <UNDEFINED> instruction: 0x032e1603
    2798:	03302e6a 	teqeq	r0, #1696	; 0x6a0
    279c:	033c13ea 	teqeq	ip, #-1476395005	; 0xa8000003
    27a0:	03206c96 			; <UNDEFINED> instruction: 0x03206c96
    27a4:	5a2013ea 	bpl	807754 <__Stack_Size+0x807354>
    27a8:	24211f21 	strtcs	r1, [r1], #-3873	; 0xf21
    27ac:	24464b32 	strbcs	r4, [r6], #-2866	; 0xb32
    27b0:	6c8f0331 	stcvs	3, cr0, [pc], {49}	; 0x31
    27b4:	13f20320 	mvnsne	r0, #32, 6	; 0x80000000
    27b8:	6c9a0320 	ldcvs	3, cr0, [sl], {32}
    27bc:	2e740320 	cdpcs	3, 7, cr0, cr4, cr0, {1}
    27c0:	2e149103 	mnfcss	f1, f3
    27c4:	3824215a 	stmdacc	r4!, {r1, r3, r4, r6, r8, sp}
    27c8:	2a2f4024 	bcs	bd2860 <__Stack_Size+0xbd2460>
    27cc:	31241c32 			; <UNDEFINED> instruction: 0x31241c32
    27d0:	206bea03 	rsbcs	lr, fp, r3, lsl #20
    27d4:	14950322 	ldrne	r0, [r5], #802	; 0x322
    27d8:	6be9032e 	blvs	ffa43498 <SCS_BASE+0x1fa35498>
    27dc:	10e00320 	rscne	r0, r0, r0, lsr #6
    27e0:	033f182e 	teqeq	pc, #3014656	; 0x2e0000
    27e4:	2117580b 	tstcs	r7, fp, lsl #16
    27e8:	172e0b03 	strne	r0, [lr, -r3, lsl #22]!
    27ec:	2e0b0321 	cdpcs	3, 0, cr0, cr11, cr1, {1}
    27f0:	0b032117 	bleq	cac54 <__Stack_Size+0xca854>
    27f4:	032f172e 			; <UNDEFINED> instruction: 0x032f172e
    27f8:	21172e0a 	tstcs	r7, sl, lsl #28
    27fc:	172e0a03 	strne	r0, [lr, -r3, lsl #20]!
    2800:	2e180321 	cdpcs	3, 1, cr0, cr8, cr1, {1}
    2804:	2e09031a 	mcrcs	3, 0, r0, cr9, cr10, {0}
    2808:	184a1803 	stmdane	sl, {r0, r1, fp, ip}^
    280c:	034a1603 	movteq	r1, #42499	; 0xa603
    2810:	22220109 	eorcs	r0, r2, #1073741826	; 0x40000002
    2814:	0200222c 	andeq	r2, r0, #44, 4	; 0xc0000002
    2818:	20060104 	andcs	r0, r6, r4, lsl #2
    281c:	01040200 	mrseq	r0, R12_usr
    2820:	03432206 	movteq	r2, #12806	; 0x3206
    2824:	02182015 	andseq	r2, r8, #21
    2828:	01010004 	tsteq	r1, r4
    282c:	000001d6 	ldrdeq	r0, [r0], -r6
    2830:	009b0002 	addseq	r0, fp, r2
    2834:	01020000 	mrseq	r0, (UNDEF: 2)
    2838:	000d0efb 	strdeq	r0, [sp], -fp
    283c:	01010101 	tsteq	r1, r1, lsl #2
    2840:	01000000 	mrseq	r0, (UNDEF: 0)
    2844:	73010000 	movwvc	r0, #4096	; 0x1000
    2848:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    284c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2850:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    2854:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    2858:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    285c:	31663233 	cmncc	r6, r3, lsr r2
    2860:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    2864:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    2868:	0000636e 	andeq	r6, r0, lr, ror #6
    286c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2870:	30316632 	eorscc	r6, r1, r2, lsr r6
    2874:	73755f78 	cmnvc	r5, #120, 30	; 0x1e0
    2878:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    287c:	00010063 	andeq	r0, r1, r3, rrx
    2880:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2884:	31663233 	cmncc	r6, r3, lsr r2
    2888:	745f7830 	ldrbvc	r7, [pc], #-2096	; 2890 <__Stack_Size+0x2490>
    288c:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    2890:	00020068 	andeq	r0, r2, r8, rrx
    2894:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2898:	31663233 	cmncc	r6, r3, lsr r2
    289c:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 27e4 <__Stack_Size+0x23e4>
    28a0:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    28a4:	00000200 	andeq	r0, r0, r0, lsl #4
    28a8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    28ac:	30316632 	eorscc	r6, r1, r2, lsr r6
    28b0:	73755f78 	cmnvc	r5, #120, 30	; 0x1e0
    28b4:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    28b8:	00020068 	andeq	r0, r2, r8, rrx
    28bc:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    28c0:	31663233 	cmncc	r6, r3, lsr r2
    28c4:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
    28c8:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
    28cc:	00000200 	andeq	r0, r0, r0, lsl #4
    28d0:	02050000 	andeq	r0, r5, #0
    28d4:	080043b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, lr}
    28d8:	0100da03 	tsteq	r0, r3, lsl #20
    28dc:	033f0824 	teqeq	pc, #36, 16	; 0x240000
    28e0:	6603581b 			; <UNDEFINED> instruction: 0x6603581b
    28e4:	40595c2e 	subsmi	r5, r9, lr, lsr #24
    28e8:	40594059 	subsmi	r4, r9, r9, asr r0
    28ec:	7a034259 	bvc	d3258 <__Stack_Size+0xd2e58>
    28f0:	7416032e 	ldrvc	r0, [r6], #-814	; 0x32e
    28f4:	263c1503 	ldrtcs	r1, [ip], -r3, lsl #10
    28f8:	22207a03 	eorcs	r7, r0, #12288	; 0x3000
    28fc:	28232332 	stmdacs	r3!, {r1, r4, r5, r8, r9, sp}
    2900:	282e7803 	stmdacs	lr!, {r0, r1, fp, ip, sp, lr}
    2904:	342e7a03 	strtcc	r7, [lr], #-2563	; 0xa03
    2908:	34207a03 	strtcc	r7, [r0], #-2563	; 0xa03
    290c:	03262332 			; <UNDEFINED> instruction: 0x03262332
    2910:	0322207a 			; <UNDEFINED> instruction: 0x0322207a
    2914:	36032e4e 	strcc	r2, [r3], -lr, asr #28
    2918:	43242320 			; <UNDEFINED> instruction: 0x43242320
    291c:	674e241c 	smlaldvs	r2, lr, ip, r4
    2920:	2f773d4d 	svccs	0x00773d4d
    2924:	14580b03 	ldrbne	r0, [r8], #-2819	; 0xb03
    2928:	212f1d40 			; <UNDEFINED> instruction: 0x212f1d40
    292c:	10032121 	andne	r2, r3, r1, lsr #2
    2930:	0115032e 	tsteq	r5, lr, lsr #6
    2934:	03206b03 			; <UNDEFINED> instruction: 0x03206b03
    2938:	76032015 			; <UNDEFINED> instruction: 0x76032015
    293c:	200a0320 	andcs	r0, sl, r0, lsr #6
    2940:	033c7603 	teqeq	ip, #3145728	; 0x300000
    2944:	7803200a 	stmdavc	r3, {r1, r3, sp}
    2948:	0332352e 	teqeq	r2, #192937984	; 0xb800000
    294c:	2f142e0c 	svccs	0x00142e0c
    2950:	0f032121 	svceq	0x00032121
    2954:	231d1a2e 	tstcs	sp, #188416	; 0x2e000
    2958:	661e034f 	ldrvs	r0, [lr], -pc, asr #6
    295c:	33200d03 			; <UNDEFINED> instruction: 0x33200d03
    2960:	22301e3e 	eorscs	r1, r0, #992	; 0x3e0
    2964:	22322230 	eorscs	r2, r2, #48, 4
    2968:	15034022 	strne	r4, [r3, #-34]	; 0x22
    296c:	010a0358 	tsteq	sl, r8, asr r3
    2970:	0334242a 	teqeq	r4, #704643072	; 0x2a000000
    2974:	68184a0f 	ldmdavs	r8, {r0, r1, r2, r3, r9, fp, lr}
    2978:	17581103 	ldrbne	r1, [r8, -r3, lsl #2]
    297c:	580f0367 	stmdapl	pc, {r0, r1, r2, r5, r6, r8, r9}	; <UNPREDICTABLE>
    2980:	4f231d1a 	svcmi	0x00231d1a
    2984:	17661303 	strbne	r1, [r6, -r3, lsl #6]!
    2988:	580f0367 	stmdapl	pc, {r0, r1, r2, r5, r6, r8, r9}	; <UNPREDICTABLE>
    298c:	4f231d1a 	svcmi	0x00231d1a
    2990:	18660f03 	stmdane	r6!, {r0, r1, r8, r9, sl, fp}^
    2994:	174a0d03 	strbne	r0, [sl, -r3, lsl #26]
    2998:	3c0c0321 	stccc	3, cr0, [ip], {33}	; 0x21
    299c:	660e0317 			; <UNDEFINED> instruction: 0x660e0317
    29a0:	0f033e17 	svceq	0x00033e17
    29a4:	034c1766 	movteq	r1, #51046	; 0xc766
    29a8:	1d1a580f 	ldcne	8, cr5, [sl, #-60]	; 0xffffffc4
    29ac:	10034f23 	andne	r4, r3, r3, lsr #30
    29b0:	231d1a66 	tstcs	sp, #417792	; 0x66000
    29b4:	6610034f 	ldrvs	r0, [r0], -pc, asr #6
    29b8:	4f231d1a 	svcmi	0x00231d1a
    29bc:	17661203 	strbne	r1, [r6, -r3, lsl #4]!
    29c0:	580f0367 	stmdapl	pc, {r0, r1, r2, r5, r6, r8, r9}	; <UNPREDICTABLE>
    29c4:	4f231d1a 	svcmi	0x00231d1a
    29c8:	1a661b03 	bne	19895dc <__Stack_Size+0x19891dc>
    29cc:	032e0903 			; <UNDEFINED> instruction: 0x032e0903
    29d0:	03184a23 	tsteq	r8, #143360	; 0x23000
    29d4:	0f034a1b 	svceq	0x00034a1b
    29d8:	20710301 	rsbscs	r0, r1, r1, lsl #6
    29dc:	33200a03 			; <UNDEFINED> instruction: 0x33200a03
    29e0:	22301e30 	eorscs	r1, r0, #48, 28	; 0x300
    29e4:	42322230 	eorsmi	r2, r2, #48, 4
    29e8:	04020030 	streq	r0, [r2], #-48	; 0x30
    29ec:	02001d01 	andeq	r1, r0, #1, 26	; 0x40
    29f0:	003f0104 	eorseq	r0, pc, r4, lsl #2
    29f4:	22010402 	andcs	r0, r1, #33554432	; 0x2000000
    29f8:	2303244e 	movwcs	r2, #13390	; 0x344e
    29fc:	010a0320 	tsteq	sl, r0, lsr #6
    2a00:	0004023d 	andeq	r0, r4, sp, lsr r2
    2a04:	00a00101 	adceq	r0, r0, r1, lsl #2
    2a08:	00020000 	andeq	r0, r2, r0
    2a0c:	00000039 	andeq	r0, r0, r9, lsr r0
    2a10:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    2a14:	0101000d 	tsteq	r1, sp
    2a18:	00000101 	andeq	r0, r0, r1, lsl #2
    2a1c:	00000100 	andeq	r0, r0, r0, lsl #2
    2a20:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    2a24:	31663233 	cmncc	r6, r3, lsr r2
    2a28:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    2a2c:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
    2a30:	00006372 	andeq	r6, r0, r2, ror r3
    2a34:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xf63
    2a38:	336d7865 	cmncc	sp, #6619136	; 0x650000
    2a3c:	63616d5f 	cmnvs	r1, #6080	; 0x17c0
    2a40:	732e6f72 			; <UNDEFINED> instruction: 0x732e6f72
    2a44:	00000100 	andeq	r0, r0, r0, lsl #2
    2a48:	02050000 	andeq	r0, r5, #0
    2a4c:	080046fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, lr}
    2a50:	21013403 	tstcs	r1, r3, lsl #8
    2a54:	21200b03 			; <UNDEFINED> instruction: 0x21200b03
    2a58:	21200b03 			; <UNDEFINED> instruction: 0x21200b03
    2a5c:	2f200b03 	svccs	0x00200b03
    2a60:	2f200b03 	svccs	0x00200b03
    2a64:	2f200b03 	svccs	0x00200b03
    2a68:	21200b03 			; <UNDEFINED> instruction: 0x21200b03
    2a6c:	2f200b03 	svccs	0x00200b03
    2a70:	2f200b03 	svccs	0x00200b03
    2a74:	200a032f 	andcs	r0, sl, pc, lsr #6
    2a78:	200b032f 	andcs	r0, fp, pc, lsr #6
    2a7c:	200b032f 	andcs	r0, fp, pc, lsr #6
    2a80:	200b032f 	andcs	r0, fp, pc, lsr #6
    2a84:	200a032f 	andcs	r0, sl, pc, lsr #6
    2a88:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a8c:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a90:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a94:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a98:	200b032f 	andcs	r0, fp, pc, lsr #6
    2a9c:	200a032f 	andcs	r0, sl, pc, lsr #6
    2aa0:	200b0321 	andcs	r0, fp, r1, lsr #6
    2aa4:	00010221 	andeq	r0, r1, r1, lsr #4
    2aa8:	005f0101 	subseq	r0, pc, r1, lsl #2
    2aac:	00020000 	andeq	r0, r2, r0
    2ab0:	0000003b 	andeq	r0, r0, fp, lsr r0
    2ab4:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    2ab8:	0101000d 	tsteq	r1, sp
    2abc:	00000101 	andeq	r0, r0, r1, lsl #2
    2ac0:	00000100 	andeq	r0, r0, r0, lsl #2
    2ac4:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    2ac8:	31663233 	cmncc	r6, r3, lsr r2
    2acc:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    2ad0:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
    2ad4:	00006372 	andeq	r6, r0, r2, ror r3
    2ad8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2adc:	30316632 	eorscc	r6, r1, r2, lsr r6
    2ae0:	65765f78 	ldrbvs	r5, [r6, #-3960]!	; 0xf78
    2ae4:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    2ae8:	0100632e 	tsteq	r0, lr, lsr #6
    2aec:	00000000 	andeq	r0, r0, r0
    2af0:	476c0205 	strbmi	r0, [ip, -r5, lsl #4]!
    2af4:	91030800 	tstls	r3, r0, lsl #16
    2af8:	02000101 	andeq	r0, r0, #1073741824	; 0x40000000
    2afc:	3e7b0104 	rpwcce	f0, f3, f4
    2b00:	01040200 	mrseq	r0, R12_usr
    2b04:	2f503e6c 	svccs	0x00503e6c
    2b08:	01000f02 	tsteq	r0, r2, lsl #30
    2b0c:	Address 0x0000000000002b0c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
      18:	08000134 	stmdaeq	r0, {r2, r4, r5, r8}
      1c:	00000002 	andeq	r0, r0, r2
      20:	0000000c 	andeq	r0, r0, ip
      24:	00000000 	andeq	r0, r0, r0
      28:	08000136 	stmdaeq	r0, {r1, r2, r4, r5, r8}
      2c:	00000002 	andeq	r0, r0, r2
      30:	0000000c 	andeq	r0, r0, ip
      34:	00000000 	andeq	r0, r0, r0
      38:	08000138 	stmdaeq	r0, {r3, r4, r5, r8}
      3c:	00000002 	andeq	r0, r0, r2
      40:	0000000c 	andeq	r0, r0, ip
      44:	00000000 	andeq	r0, r0, r0
      48:	0800013a 	stmdaeq	r0, {r1, r3, r4, r5, r8}
      4c:	00000002 	andeq	r0, r0, r2
      50:	0000000c 	andeq	r0, r0, ip
      54:	00000000 	andeq	r0, r0, r0
      58:	0800013c 	stmdaeq	r0, {r2, r3, r4, r5, r8}
      5c:	00000002 	andeq	r0, r0, r2
      60:	0000000c 	andeq	r0, r0, ip
      64:	00000000 	andeq	r0, r0, r0
      68:	0800013e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8}
      6c:	00000002 	andeq	r0, r0, r2
      70:	0000000c 	andeq	r0, r0, ip
      74:	00000000 	andeq	r0, r0, r0
      78:	08000140 	stmdaeq	r0, {r6, r8}
      7c:	00000002 	andeq	r0, r0, r2
      80:	0000000c 	andeq	r0, r0, ip
      84:	00000000 	andeq	r0, r0, r0
      88:	08000142 	stmdaeq	r0, {r1, r6, r8}
      8c:	00000002 	andeq	r0, r0, r2
      90:	0000000c 	andeq	r0, r0, ip
      94:	00000000 	andeq	r0, r0, r0
      98:	08000144 	stmdaeq	r0, {r2, r6, r8}
      9c:	00000004 	andeq	r0, r0, r4
      a0:	0000000c 	andeq	r0, r0, ip
      a4:	00000000 	andeq	r0, r0, r0
      a8:	08000148 	stmdaeq	r0, {r3, r6, r8}
      ac:	00000002 	andeq	r0, r0, r2
      b0:	0000000c 	andeq	r0, r0, ip
      b4:	00000000 	andeq	r0, r0, r0
      b8:	0800014a 	stmdaeq	r0, {r1, r3, r6, r8}
      bc:	00000002 	andeq	r0, r0, r2
      c0:	0000000c 	andeq	r0, r0, ip
      c4:	00000000 	andeq	r0, r0, r0
      c8:	0800014c 	stmdaeq	r0, {r2, r3, r6, r8}
      cc:	00000002 	andeq	r0, r0, r2
      d0:	0000000c 	andeq	r0, r0, ip
      d4:	00000000 	andeq	r0, r0, r0
      d8:	0800014e 	stmdaeq	r0, {r1, r2, r3, r6, r8}
      dc:	00000002 	andeq	r0, r0, r2
      e0:	0000000c 	andeq	r0, r0, ip
      e4:	00000000 	andeq	r0, r0, r0
      e8:	08000150 	stmdaeq	r0, {r4, r6, r8}
      ec:	00000002 	andeq	r0, r0, r2
      f0:	0000000c 	andeq	r0, r0, ip
      f4:	00000000 	andeq	r0, r0, r0
      f8:	08000152 	stmdaeq	r0, {r1, r4, r6, r8}
      fc:	00000002 	andeq	r0, r0, r2
     100:	0000000c 	andeq	r0, r0, ip
     104:	00000000 	andeq	r0, r0, r0
     108:	08000154 	stmdaeq	r0, {r2, r4, r6, r8}
     10c:	00000002 	andeq	r0, r0, r2
     110:	0000000c 	andeq	r0, r0, ip
     114:	00000000 	andeq	r0, r0, r0
     118:	08000156 	stmdaeq	r0, {r1, r2, r4, r6, r8}
     11c:	00000002 	andeq	r0, r0, r2
     120:	0000000c 	andeq	r0, r0, ip
     124:	00000000 	andeq	r0, r0, r0
     128:	08000158 	stmdaeq	r0, {r3, r4, r6, r8}
     12c:	00000002 	andeq	r0, r0, r2
     130:	0000000c 	andeq	r0, r0, ip
     134:	00000000 	andeq	r0, r0, r0
     138:	0800015a 	stmdaeq	r0, {r1, r3, r4, r6, r8}
     13c:	00000002 	andeq	r0, r0, r2
     140:	0000000c 	andeq	r0, r0, ip
     144:	00000000 	andeq	r0, r0, r0
     148:	0800015c 	stmdaeq	r0, {r2, r3, r4, r6, r8}
     14c:	00000002 	andeq	r0, r0, r2
     150:	0000000c 	andeq	r0, r0, ip
     154:	00000000 	andeq	r0, r0, r0
     158:	0800015e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8}
     15c:	00000002 	andeq	r0, r0, r2
     160:	0000000c 	andeq	r0, r0, ip
     164:	00000000 	andeq	r0, r0, r0
     168:	08000160 	stmdaeq	r0, {r5, r6, r8}
     16c:	00000002 	andeq	r0, r0, r2
     170:	0000000c 	andeq	r0, r0, ip
     174:	00000000 	andeq	r0, r0, r0
     178:	08000162 	stmdaeq	r0, {r1, r5, r6, r8}
     17c:	00000002 	andeq	r0, r0, r2
     180:	0000000c 	andeq	r0, r0, ip
     184:	00000000 	andeq	r0, r0, r0
     188:	08000164 	stmdaeq	r0, {r2, r5, r6, r8}
     18c:	00000002 	andeq	r0, r0, r2
     190:	0000000c 	andeq	r0, r0, ip
     194:	00000000 	andeq	r0, r0, r0
     198:	08000166 	stmdaeq	r0, {r1, r2, r5, r6, r8}
     19c:	00000002 	andeq	r0, r0, r2
     1a0:	0000000c 	andeq	r0, r0, ip
     1a4:	00000000 	andeq	r0, r0, r0
     1a8:	08000168 	stmdaeq	r0, {r3, r5, r6, r8}
     1ac:	00000002 	andeq	r0, r0, r2
     1b0:	0000000c 	andeq	r0, r0, ip
     1b4:	00000000 	andeq	r0, r0, r0
     1b8:	0800016a 	stmdaeq	r0, {r1, r3, r5, r6, r8}
     1bc:	00000002 	andeq	r0, r0, r2
     1c0:	0000000c 	andeq	r0, r0, ip
     1c4:	00000000 	andeq	r0, r0, r0
     1c8:	0800016c 	stmdaeq	r0, {r2, r3, r5, r6, r8}
     1cc:	00000004 	andeq	r0, r0, r4
     1d0:	0000000c 	andeq	r0, r0, ip
     1d4:	00000000 	andeq	r0, r0, r0
     1d8:	08000170 	stmdaeq	r0, {r4, r5, r6, r8}
     1dc:	00000002 	andeq	r0, r0, r2
     1e0:	0000000c 	andeq	r0, r0, ip
     1e4:	00000000 	andeq	r0, r0, r0
     1e8:	08000172 	stmdaeq	r0, {r1, r4, r5, r6, r8}
     1ec:	00000002 	andeq	r0, r0, r2
     1f0:	0000000c 	andeq	r0, r0, ip
     1f4:	00000000 	andeq	r0, r0, r0
     1f8:	08000174 	stmdaeq	r0, {r2, r4, r5, r6, r8}
     1fc:	00000002 	andeq	r0, r0, r2
     200:	0000000c 	andeq	r0, r0, ip
     204:	00000000 	andeq	r0, r0, r0
     208:	08000176 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8}
     20c:	00000002 	andeq	r0, r0, r2
     210:	0000000c 	andeq	r0, r0, ip
     214:	00000000 	andeq	r0, r0, r0
     218:	08000178 	stmdaeq	r0, {r3, r4, r5, r6, r8}
     21c:	00000002 	andeq	r0, r0, r2
     220:	0000000c 	andeq	r0, r0, ip
     224:	00000000 	andeq	r0, r0, r0
     228:	0800017a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8}
     22c:	00000002 	andeq	r0, r0, r2
     230:	0000000c 	andeq	r0, r0, ip
     234:	00000000 	andeq	r0, r0, r0
     238:	0800017c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8}
     23c:	00000002 	andeq	r0, r0, r2
     240:	0000000c 	andeq	r0, r0, ip
     244:	00000000 	andeq	r0, r0, r0
     248:	0800017e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8}
     24c:	00000002 	andeq	r0, r0, r2
     250:	0000000c 	andeq	r0, r0, ip
     254:	00000000 	andeq	r0, r0, r0
     258:	08000180 	stmdaeq	r0, {r7, r8}
     25c:	00000002 	andeq	r0, r0, r2
     260:	00000018 	andeq	r0, r0, r8, lsl r0
     264:	00000000 	andeq	r0, r0, r0
     268:	08000182 	stmdaeq	r0, {r1, r7, r8}
     26c:	000000a2 	andeq	r0, r0, r2, lsr #1
     270:	83100e41 	tsthi	r0, #1040	; 0x410
     274:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     278:	00018e02 	andeq	r8, r1, r2, lsl #28
     27c:	0000000c 	andeq	r0, r0, ip
     280:	00000000 	andeq	r0, r0, r0
     284:	08000224 	stmdaeq	r0, {r2, r5, r9}
     288:	00000002 	andeq	r0, r0, r2
     28c:	0000000c 	andeq	r0, r0, ip
     290:	00000000 	andeq	r0, r0, r0
     294:	08000226 	stmdaeq	r0, {r1, r2, r5, r9}
     298:	00000002 	andeq	r0, r0, r2
     29c:	0000000c 	andeq	r0, r0, ip
     2a0:	00000000 	andeq	r0, r0, r0
     2a4:	08000228 	stmdaeq	r0, {r3, r5, r9}
     2a8:	00000002 	andeq	r0, r0, r2
     2ac:	0000000c 	andeq	r0, r0, ip
     2b0:	00000000 	andeq	r0, r0, r0
     2b4:	0800022a 	stmdaeq	r0, {r1, r3, r5, r9}
     2b8:	00000002 	andeq	r0, r0, r2
     2bc:	0000000c 	andeq	r0, r0, ip
     2c0:	00000000 	andeq	r0, r0, r0
     2c4:	0800022c 	stmdaeq	r0, {r2, r3, r5, r9}
     2c8:	00000002 	andeq	r0, r0, r2
     2cc:	0000000c 	andeq	r0, r0, ip
     2d0:	00000000 	andeq	r0, r0, r0
     2d4:	0800022e 	stmdaeq	r0, {r1, r2, r3, r5, r9}
     2d8:	00000002 	andeq	r0, r0, r2
     2dc:	0000000c 	andeq	r0, r0, ip
     2e0:	00000000 	andeq	r0, r0, r0
     2e4:	08000230 	stmdaeq	r0, {r4, r5, r9}
     2e8:	00000002 	andeq	r0, r0, r2
     2ec:	0000000c 	andeq	r0, r0, ip
     2f0:	00000000 	andeq	r0, r0, r0
     2f4:	08000232 	stmdaeq	r0, {r1, r4, r5, r9}
     2f8:	00000002 	andeq	r0, r0, r2
     2fc:	0000000c 	andeq	r0, r0, ip
     300:	00000000 	andeq	r0, r0, r0
     304:	08000234 	stmdaeq	r0, {r2, r4, r5, r9}
     308:	00000004 	andeq	r0, r0, r4
     30c:	0000000c 	andeq	r0, r0, ip
     310:	00000000 	andeq	r0, r0, r0
     314:	08000238 	stmdaeq	r0, {r3, r4, r5, r9}
     318:	00000002 	andeq	r0, r0, r2
     31c:	0000000c 	andeq	r0, r0, ip
     320:	00000000 	andeq	r0, r0, r0
     324:	0800023a 	stmdaeq	r0, {r1, r3, r4, r5, r9}
     328:	00000004 	andeq	r0, r0, r4
     32c:	0000000c 	andeq	r0, r0, ip
     330:	00000000 	andeq	r0, r0, r0
     334:	0800023e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r9}
     338:	00000002 	andeq	r0, r0, r2
     33c:	0000000c 	andeq	r0, r0, ip
     340:	00000000 	andeq	r0, r0, r0
     344:	08000240 	stmdaeq	r0, {r6, r9}
     348:	00000002 	andeq	r0, r0, r2
     34c:	0000000c 	andeq	r0, r0, ip
     350:	00000000 	andeq	r0, r0, r0
     354:	08000242 	stmdaeq	r0, {r1, r6, r9}
     358:	00000002 	andeq	r0, r0, r2
     35c:	0000000c 	andeq	r0, r0, ip
     360:	00000000 	andeq	r0, r0, r0
     364:	08000244 	stmdaeq	r0, {r2, r6, r9}
     368:	00000002 	andeq	r0, r0, r2
     36c:	0000000c 	andeq	r0, r0, ip
     370:	00000000 	andeq	r0, r0, r0
     374:	08000246 	stmdaeq	r0, {r1, r2, r6, r9}
     378:	00000002 	andeq	r0, r0, r2
     37c:	0000000c 	andeq	r0, r0, ip
     380:	00000000 	andeq	r0, r0, r0
     384:	08000248 	stmdaeq	r0, {r3, r6, r9}
     388:	00000002 	andeq	r0, r0, r2
     38c:	0000000c 	andeq	r0, r0, ip
     390:	00000000 	andeq	r0, r0, r0
     394:	0800024a 	stmdaeq	r0, {r1, r3, r6, r9}
     398:	00000002 	andeq	r0, r0, r2
     39c:	0000000c 	andeq	r0, r0, ip
     3a0:	00000000 	andeq	r0, r0, r0
     3a4:	0800024c 	stmdaeq	r0, {r2, r3, r6, r9}
     3a8:	00000002 	andeq	r0, r0, r2
     3ac:	0000000c 	andeq	r0, r0, ip
     3b0:	00000000 	andeq	r0, r0, r0
     3b4:	0800024e 	stmdaeq	r0, {r1, r2, r3, r6, r9}
     3b8:	00000002 	andeq	r0, r0, r2
     3bc:	0000000c 	andeq	r0, r0, ip
     3c0:	00000000 	andeq	r0, r0, r0
     3c4:	08000250 	stmdaeq	r0, {r4, r6, r9}
     3c8:	00000002 	andeq	r0, r0, r2
     3cc:	0000000c 	andeq	r0, r0, ip
     3d0:	00000000 	andeq	r0, r0, r0
     3d4:	08000252 	stmdaeq	r0, {r1, r4, r6, r9}
     3d8:	00000002 	andeq	r0, r0, r2
     3dc:	0000000c 	andeq	r0, r0, ip
     3e0:	00000000 	andeq	r0, r0, r0
     3e4:	08000254 	stmdaeq	r0, {r2, r4, r6, r9}
     3e8:	00000002 	andeq	r0, r0, r2
     3ec:	0000000c 	andeq	r0, r0, ip
     3f0:	00000000 	andeq	r0, r0, r0
     3f4:	08000256 	stmdaeq	r0, {r1, r2, r4, r6, r9}
     3f8:	00000002 	andeq	r0, r0, r2
     3fc:	0000000c 	andeq	r0, r0, ip
     400:	00000000 	andeq	r0, r0, r0
     404:	08000258 	stmdaeq	r0, {r3, r4, r6, r9}
     408:	00000004 	andeq	r0, r0, r4
     40c:	0000000c 	andeq	r0, r0, ip
     410:	00000000 	andeq	r0, r0, r0
     414:	0800025c 	stmdaeq	r0, {r2, r3, r4, r6, r9}
     418:	00000002 	andeq	r0, r0, r2
     41c:	0000000c 	andeq	r0, r0, ip
     420:	00000000 	andeq	r0, r0, r0
     424:	0800025e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9}
     428:	00000002 	andeq	r0, r0, r2
     42c:	0000000c 	andeq	r0, r0, ip
     430:	00000000 	andeq	r0, r0, r0
     434:	08000260 	stmdaeq	r0, {r5, r6, r9}
     438:	00000002 	andeq	r0, r0, r2
     43c:	0000000c 	andeq	r0, r0, ip
     440:	00000000 	andeq	r0, r0, r0
     444:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
     448:	00000002 	andeq	r0, r0, r2
     44c:	0000000c 	andeq	r0, r0, ip
     450:	00000000 	andeq	r0, r0, r0
     454:	08000264 	stmdaeq	r0, {r2, r5, r6, r9}
     458:	00000002 	andeq	r0, r0, r2
     45c:	0000000c 	andeq	r0, r0, ip
     460:	00000000 	andeq	r0, r0, r0
     464:	08000266 	stmdaeq	r0, {r1, r2, r5, r6, r9}
     468:	00000002 	andeq	r0, r0, r2
     46c:	0000000c 	andeq	r0, r0, ip
     470:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     474:	7c020001 	stcvc	0, cr0, [r2], {1}
     478:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     47c:	00000014 	andeq	r0, r0, r4, lsl r0
     480:	0000046c 	andeq	r0, r0, ip, ror #8
     484:	080047bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, sl, lr}
     488:	00000080 	andeq	r0, r0, r0, lsl #1
     48c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     490:	00018e02 	andeq	r8, r1, r2, lsl #28
     494:	0000000c 	andeq	r0, r0, ip
     498:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     49c:	7c020001 	stcvc	0, cr0, [r2], {1}
     4a0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     4a4:	0000001c 	andeq	r0, r0, ip, lsl r0
     4a8:	00000494 	muleq	r0, r4, r4
     4ac:	08000268 	stmdaeq	r0, {r3, r5, r6, r9}
     4b0:	00000058 	andeq	r0, r0, r8, asr r0
     4b4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     4b8:	63018e02 	movwvs	r8, #7682	; 0x1e02
     4bc:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
     4c0:	000b4200 	andeq	r4, fp, r0, lsl #4
     4c4:	0000000c 	andeq	r0, r0, ip
     4c8:	00000494 	muleq	r0, r4, r4
     4cc:	080002c0 	stmdaeq	r0, {r6, r7, r9}
     4d0:	00000010 	andeq	r0, r0, r0, lsl r0
     4d4:	0000000c 	andeq	r0, r0, ip
     4d8:	00000494 	muleq	r0, r4, r4
     4dc:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
     4e0:	00000004 	andeq	r0, r0, r4
     4e4:	0000000c 	andeq	r0, r0, ip
     4e8:	00000494 	muleq	r0, r4, r4
     4ec:	080002d4 	stmdaeq	r0, {r2, r4, r6, r7, r9}
     4f0:	00000004 	andeq	r0, r0, r4
     4f4:	0000000c 	andeq	r0, r0, ip
     4f8:	00000494 	muleq	r0, r4, r4
     4fc:	080002d8 	stmdaeq	r0, {r3, r4, r6, r7, r9}
     500:	00000004 	andeq	r0, r0, r4
     504:	0000000c 	andeq	r0, r0, ip
     508:	00000494 	muleq	r0, r4, r4
     50c:	080002dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9}
     510:	00000004 	andeq	r0, r0, r4
     514:	0000000c 	andeq	r0, r0, ip
     518:	00000494 	muleq	r0, r4, r4
     51c:	080002e0 	stmdaeq	r0, {r5, r6, r7, r9}
     520:	00000002 	andeq	r0, r0, r2
     524:	0000000c 	andeq	r0, r0, ip
     528:	00000494 	muleq	r0, r4, r4
     52c:	080002e2 	stmdaeq	r0, {r1, r5, r6, r7, r9}
     530:	00000004 	andeq	r0, r0, r4
     534:	0000000c 	andeq	r0, r0, ip
     538:	00000494 	muleq	r0, r4, r4
     53c:	080002e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9}
     540:	00000004 	andeq	r0, r0, r4
     544:	0000000c 	andeq	r0, r0, ip
     548:	00000494 	muleq	r0, r4, r4
     54c:	080002ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9}
     550:	00000002 	andeq	r0, r0, r2
     554:	0000000c 	andeq	r0, r0, ip
     558:	00000494 	muleq	r0, r4, r4
     55c:	080002ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9}
     560:	00000002 	andeq	r0, r0, r2
     564:	0000000c 	andeq	r0, r0, ip
     568:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     56c:	7c020001 	stcvc	0, cr0, [r2], {1}
     570:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     574:	00000014 	andeq	r0, r0, r4, lsl r0
     578:	00000564 	andeq	r0, r0, r4, ror #10
     57c:	080002f0 	stmdaeq	r0, {r4, r5, r6, r7, r9}
     580:	00000020 	andeq	r0, r0, r0, lsr #32
     584:	83080e41 	movwhi	r0, #36417	; 0x8e41
     588:	00018e02 	andeq	r8, r1, r2, lsl #28
     58c:	0000000c 	andeq	r0, r0, ip
     590:	00000564 	andeq	r0, r0, r4, ror #10
     594:	08000310 	stmdaeq	r0, {r4, r8, r9}
     598:	00000004 	andeq	r0, r0, r4
     59c:	00000014 	andeq	r0, r0, r4, lsl r0
     5a0:	00000564 	andeq	r0, r0, r4, ror #10
     5a4:	08000314 	stmdaeq	r0, {r2, r4, r8, r9}
     5a8:	0000003c 	andeq	r0, r0, ip, lsr r0
     5ac:	8e100e41 	cdphi	14, 1, cr0, cr0, cr1, {2}
     5b0:	040e5b01 	streq	r5, [lr], #-2817	; 0xb01
     5b4:	00000018 	andeq	r0, r0, r8, lsl r0
     5b8:	00000564 	andeq	r0, r0, r4, ror #10
     5bc:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
     5c0:	000000bc 	strheq	r0, [r0], -ip
     5c4:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     5c8:	86038504 	strhi	r8, [r3], -r4, lsl #10
     5cc:	00018e02 	andeq	r8, r1, r2, lsl #28
     5d0:	0000000c 	andeq	r0, r0, ip
     5d4:	00000564 	andeq	r0, r0, r4, ror #10
     5d8:	0800040c 	stmdaeq	r0, {r2, r3, sl}
     5dc:	00000010 	andeq	r0, r0, r0, lsl r0
     5e0:	0000000c 	andeq	r0, r0, ip
     5e4:	00000564 	andeq	r0, r0, r4, ror #10
     5e8:	0800041c 	stmdaeq	r0, {r2, r3, r4, sl}
     5ec:	00000018 	andeq	r0, r0, r8, lsl r0
     5f0:	00000018 	andeq	r0, r0, r8, lsl r0
     5f4:	00000564 	andeq	r0, r0, r4, ror #10
     5f8:	08000434 	stmdaeq	r0, {r2, r4, r5, sl}
     5fc:	00000098 	muleq	r0, r8, r0
     600:	83100e41 	tsthi	r0, #1040	; 0x410
     604:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     608:	00018e02 	andeq	r8, r1, r2, lsl #28
     60c:	0000000c 	andeq	r0, r0, ip
     610:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     614:	7c020001 	stcvc	0, cr0, [r2], {1}
     618:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     61c:	00000014 	andeq	r0, r0, r4, lsl r0
     620:	0000060c 	andeq	r0, r0, ip, lsl #12
     624:	080004cc 	stmdaeq	r0, {r2, r3, r6, r7, sl}
     628:	00000010 	andeq	r0, r0, r0, lsl r0
     62c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     630:	00018e02 	andeq	r8, r1, r2, lsl #28
     634:	0000000c 	andeq	r0, r0, ip
     638:	0000060c 	andeq	r0, r0, ip, lsl #12
     63c:	080004dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sl}
     640:	00000002 	andeq	r0, r0, r2
     644:	00000018 	andeq	r0, r0, r8, lsl r0
     648:	0000060c 	andeq	r0, r0, ip, lsl #12
     64c:	080004de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, sl}
     650:	0000001e 	andeq	r0, r0, lr, lsl r0
     654:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     658:	86038504 	strhi	r8, [r3], -r4, lsl #10
     65c:	00018e02 	andeq	r8, r1, r2, lsl #28
     660:	00000018 	andeq	r0, r0, r8, lsl r0
     664:	0000060c 	andeq	r0, r0, ip, lsl #12
     668:	080004fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl}
     66c:	0000003a 	andeq	r0, r0, sl, lsr r0
     670:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     674:	86038504 	strhi	r8, [r3], -r4, lsl #10
     678:	00018e02 	andeq	r8, r1, r2, lsl #28
     67c:	0000000c 	andeq	r0, r0, ip
     680:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     684:	7c020001 	stcvc	0, cr0, [r2], {1}
     688:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     68c:	0000001c 	andeq	r0, r0, ip, lsl r0
     690:	0000067c 	andeq	r0, r0, ip, ror r6
     694:	08000538 	stmdaeq	r0, {r3, r4, r5, r8, sl}
     698:	000000dc 	ldrdeq	r0, [r0], -ip
     69c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     6a0:	02018e02 	andeq	r8, r1, #2, 28
     6a4:	c4ce0a5d 	strbgt	r0, [lr], #2653	; 0xa5d
     6a8:	0b46000e 	bleq	11806e8 <__Stack_Size+0x11802e8>
     6ac:	00000014 	andeq	r0, r0, r4, lsl r0
     6b0:	0000067c 	andeq	r0, r0, ip, ror r6
     6b4:	08000614 	stmdaeq	r0, {r2, r4, r9, sl}
     6b8:	00000070 	andeq	r0, r0, r0, ror r0
     6bc:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     6c0:	00018e02 	andeq	r8, r1, r2, lsl #28
     6c4:	0000001c 	andeq	r0, r0, ip, lsl r0
     6c8:	0000067c 	andeq	r0, r0, ip, ror r6
     6cc:	08000684 	stmdaeq	r0, {r2, r7, r9, sl}
     6d0:	0000006c 	andeq	r0, r0, ip, rrx
     6d4:	84140e41 	ldrhi	r0, [r4], #-3649	; 0xe41
     6d8:	86048505 	strhi	r8, [r4], -r5, lsl #10
     6dc:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     6e0:	00000001 	andeq	r0, r0, r1
     6e4:	00000018 	andeq	r0, r0, r8, lsl r0
     6e8:	0000067c 	andeq	r0, r0, ip, ror r6
     6ec:	080006f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, sl}
     6f0:	000000c4 	andeq	r0, r0, r4, asr #1
     6f4:	83100e41 	tsthi	r0, #1040	; 0x410
     6f8:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     6fc:	00018e02 	andeq	r8, r1, r2, lsl #28
     700:	00000018 	andeq	r0, r0, r8, lsl r0
     704:	0000067c 	andeq	r0, r0, ip, ror r6
     708:	080007b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl}
     70c:	00000114 	andeq	r0, r0, r4, lsl r1
     710:	83100e41 	tsthi	r0, #1040	; 0x410
     714:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     718:	00018e02 	andeq	r8, r1, r2, lsl #28
     71c:	0000001c 	andeq	r0, r0, ip, lsl r0
     720:	0000067c 	andeq	r0, r0, ip, ror r6
     724:	080008c8 	stmdaeq	r0, {r3, r6, r7, fp}
     728:	000006a2 	andeq	r0, r0, r2, lsr #13
     72c:	83180e41 	tsthi	r8, #1040	; 0x410
     730:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
     734:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     738:	00018e02 	andeq	r8, r1, r2, lsl #28
     73c:	0000000c 	andeq	r0, r0, ip
     740:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     744:	7c020001 	stcvc	0, cr0, [r2], {1}
     748:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     74c:	00000014 	andeq	r0, r0, r4, lsl r0
     750:	0000073c 	andeq	r0, r0, ip, lsr r7
     754:	08000f6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, sl, fp}
     758:	00000030 	andeq	r0, r0, r0, lsr r0
     75c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     760:	00018e02 	andeq	r8, r1, r2, lsl #28
     764:	0000000c 	andeq	r0, r0, ip
     768:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     76c:	7c020001 	stcvc	0, cr0, [r2], {1}
     770:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     774:	00000034 	andeq	r0, r0, r4, lsr r0
     778:	00000764 	andeq	r0, r0, r4, ror #14
     77c:	08000f9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, sl, fp}
     780:	000000a0 	andeq	r0, r0, r0, lsr #1
     784:	83180e42 	tsthi	r8, #1056	; 0x420
     788:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
     78c:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     790:	65018e02 	strvs	r8, [r1, #-3586]	; 0xe02
     794:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
     798:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
     79c:	5a0b4500 	bpl	2d1ba4 <__Stack_Size+0x2d17a4>
     7a0:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
     7a4:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
     7a8:	000b4500 	andeq	r4, fp, r0, lsl #10
     7ac:	00000014 	andeq	r0, r0, r4, lsl r0
     7b0:	00000764 	andeq	r0, r0, r4, ror #14
     7b4:	0800103c 	stmdaeq	r0, {r2, r3, r4, r5, ip}
     7b8:	00000054 	andeq	r0, r0, r4, asr r0
     7bc:	83080e42 	movwhi	r0, #36418	; 0x8e42
     7c0:	00018e02 	andeq	r8, r1, r2, lsl #28
     7c4:	0000000c 	andeq	r0, r0, ip
     7c8:	00000764 	andeq	r0, r0, r4, ror #14
     7cc:	08001090 	stmdaeq	r0, {r4, r7, ip}
     7d0:	00000002 	andeq	r0, r0, r2
     7d4:	0000000c 	andeq	r0, r0, ip
     7d8:	00000764 	andeq	r0, r0, r4, ror #14
     7dc:	08001092 	stmdaeq	r0, {r1, r4, r7, ip}
     7e0:	00000004 	andeq	r0, r0, r4
     7e4:	0000000c 	andeq	r0, r0, ip
     7e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     7ec:	7c020001 	stcvc	0, cr0, [r2], {1}
     7f0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     7f4:	00000020 	andeq	r0, r0, r0, lsr #32
     7f8:	000007e4 	andeq	r0, r0, r4, ror #15
     7fc:	08001098 	stmdaeq	r0, {r3, r4, r7, ip}
     800:	00000084 	andeq	r0, r0, r4, lsl #1
     804:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     808:	86038504 	strhi	r8, [r3], -r4, lsl #10
     80c:	41018e02 	tstmi	r1, r2, lsl #28
     810:	0e7d300e 	cdpeq	0, 7, cr3, cr13, cr14, {0}
     814:	00000010 	andeq	r0, r0, r0, lsl r0
     818:	0000001c 	andeq	r0, r0, ip, lsl r0
     81c:	000007e4 	andeq	r0, r0, r4, ror #15
     820:	0800111c 	stmdaeq	r0, {r2, r3, r4, r8, ip}
     824:	0000008c 	andeq	r0, r0, ip, lsl #1
     828:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     82c:	41018e02 	tstmi	r1, r2, lsl #28
     830:	4102280e 	tstmi	r2, lr, lsl #16
     834:	0000080e 	andeq	r0, r0, lr, lsl #16
     838:	00000018 	andeq	r0, r0, r8, lsl r0
     83c:	000007e4 	andeq	r0, r0, r4, ror #15
     840:	080011a8 	stmdaeq	r0, {r3, r5, r7, r8, ip}
     844:	00000014 	andeq	r0, r0, r4, lsl r0
     848:	83080e41 	movwhi	r0, #36417	; 0x8e41
     84c:	46018e02 	strmi	r8, [r1], -r2, lsl #28
     850:	000ec3ce 	andeq	ip, lr, lr, asr #7
     854:	0000001c 	andeq	r0, r0, ip, lsl r0
     858:	000007e4 	andeq	r0, r0, r4, ror #15
     85c:	080011bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, ip}
     860:	00000084 	andeq	r0, r0, r4, lsl #1
     864:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     868:	56018e02 	strpl	r8, [r1], -r2, lsl #28
     86c:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     870:	000b4300 	andeq	r4, fp, r0, lsl #6
     874:	0000001c 	andeq	r0, r0, ip, lsl r0
     878:	000007e4 	andeq	r0, r0, r4, ror #15
     87c:	08001240 	stmdaeq	r0, {r6, r9, ip}
     880:	000000b4 	strheq	r0, [r0], -r4
     884:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     888:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     88c:	200e4301 	andcs	r4, lr, r1, lsl #6
     890:	0c0e4c02 	stceq	12, cr4, [lr], {2}
     894:	0000000c 	andeq	r0, r0, ip
     898:	000007e4 	andeq	r0, r0, r4, ror #15
     89c:	080012f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, ip}
     8a0:	00000024 	andeq	r0, r0, r4, lsr #32
     8a4:	0000001c 	andeq	r0, r0, ip, lsl r0
     8a8:	000007e4 	andeq	r0, r0, r4, ror #15
     8ac:	08001318 	stmdaeq	r0, {r3, r4, r8, r9, ip}
     8b0:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     8b4:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     8b8:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     8bc:	280e4101 	stmdacs	lr, {r0, r8, lr}
     8c0:	0c0e6102 	stfeqs	f6, [lr], {2}
     8c4:	0000001c 	andeq	r0, r0, ip, lsl r0
     8c8:	000007e4 	andeq	r0, r0, r4, ror #15
     8cc:	080013e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, ip}
     8d0:	00000070 	andeq	r0, r0, r0, ror r0
     8d4:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     8d8:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     8dc:	280e4201 	stmdacs	lr, {r0, r9, lr}
     8e0:	000c0e6f 	andeq	r0, ip, pc, ror #28
     8e4:	00000024 	andeq	r0, r0, r4, lsr #32
     8e8:	000007e4 	andeq	r0, r0, r4, ror #15
     8ec:	08001458 	stmdaeq	r0, {r3, r4, r6, sl, ip}
     8f0:	00000164 	andeq	r0, r0, r4, ror #2
     8f4:	84280e42 	strthi	r0, [r8], #-3650	; 0xe42
     8f8:	86068507 	strhi	r8, [r6], -r7, lsl #10
     8fc:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     900:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
     904:	0ea90201 	cdpeq	2, 10, cr0, cr9, cr1, {0}
     908:	0000001c 	andeq	r0, r0, ip, lsl r0
     90c:	00000018 	andeq	r0, r0, r8, lsl r0
     910:	000007e4 	andeq	r0, r0, r4, ror #15
     914:	080015bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl, ip}
     918:	00000080 	andeq	r0, r0, r0, lsl #1
     91c:	84180e41 	ldrhi	r0, [r8], #-3649	; 0xe41
     920:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     924:	0c0e7e01 	stceq	14, cr7, [lr], {1}
     928:	00000018 	andeq	r0, r0, r8, lsl r0
     92c:	000007e4 	andeq	r0, r0, r4, ror #15
     930:	0800163c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, ip}
     934:	00000088 	andeq	r0, r0, r8, lsl #1
     938:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     93c:	7a018e02 	bvc	6414c <__Stack_Size+0x63d4c>
     940:	000ec4ce 	andeq	ip, lr, lr, asr #9
     944:	0000000c 	andeq	r0, r0, ip
     948:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     94c:	7c020001 	stcvc	0, cr0, [r2], {1}
     950:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     954:	00000014 	andeq	r0, r0, r4, lsl r0
     958:	00000944 	andeq	r0, r0, r4, asr #18
     95c:	080016c4 	stmdaeq	r0, {r2, r6, r7, r9, sl, ip}
     960:	0000005e 	andeq	r0, r0, lr, asr r0
     964:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     968:	00018e02 	andeq	r8, r1, r2, lsl #28
     96c:	00000018 	andeq	r0, r0, r8, lsl r0
     970:	00000944 	andeq	r0, r0, r4, asr #18
     974:	08001722 	stmdaeq	r0, {r1, r5, r8, r9, sl, ip}
     978:	0000002a 	andeq	r0, r0, sl, lsr #32
     97c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     980:	50018e02 	andpl	r8, r1, r2, lsl #28
     984:	000ec4ce 	andeq	ip, lr, lr, asr #9
     988:	0000000c 	andeq	r0, r0, ip
     98c:	00000944 	andeq	r0, r0, r4, asr #18
     990:	0800174c 	stmdaeq	r0, {r2, r3, r6, r8, r9, sl, ip}
     994:	00000002 	andeq	r0, r0, r2
     998:	00000014 	andeq	r0, r0, r4, lsl r0
     99c:	00000944 	andeq	r0, r0, r4, asr #18
     9a0:	0800174e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, sl, ip}
     9a4:	00000026 	andeq	r0, r0, r6, lsr #32
     9a8:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     9ac:	00018e02 	andeq	r8, r1, r2, lsl #28
     9b0:	0000000c 	andeq	r0, r0, ip
     9b4:	00000944 	andeq	r0, r0, r4, asr #18
     9b8:	08001774 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sl, ip}
     9bc:	00000014 	andeq	r0, r0, r4, lsl r0
     9c0:	0000000c 	andeq	r0, r0, ip
     9c4:	00000944 	andeq	r0, r0, r4, asr #18
     9c8:	08001788 	stmdaeq	r0, {r3, r7, r8, r9, sl, ip}
     9cc:	00000018 	andeq	r0, r0, r8, lsl r0
     9d0:	00000014 	andeq	r0, r0, r4, lsl r0
     9d4:	00000944 	andeq	r0, r0, r4, asr #18
     9d8:	080017a0 	stmdaeq	r0, {r5, r7, r8, r9, sl, ip}
     9dc:	00000018 	andeq	r0, r0, r8, lsl r0
     9e0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     9e4:	00018e02 	andeq	r8, r1, r2, lsl #28
     9e8:	0000000c 	andeq	r0, r0, ip
     9ec:	00000944 	andeq	r0, r0, r4, asr #18
     9f0:	080017b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, sl, ip}
     9f4:	0000000e 	andeq	r0, r0, lr
     9f8:	00000020 	andeq	r0, r0, r0, lsr #32
     9fc:	00000944 	andeq	r0, r0, r4, asr #18
     a00:	080017c6 	stmdaeq	r0, {r1, r2, r6, r7, r8, r9, sl, ip}
     a04:	000000a6 	andeq	r0, r0, r6, lsr #1
     a08:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     a0c:	86038504 	strhi	r8, [r3], -r4, lsl #10
     a10:	48018e02 	stmdami	r1, {r1, r9, sl, fp, pc}
     a14:	0208980e 	andeq	r9, r8, #917504	; 0xe0000
     a18:	00100e44 	andseq	r0, r0, r4, asr #28
     a1c:	00000014 	andeq	r0, r0, r4, lsl r0
     a20:	00000944 	andeq	r0, r0, r4, asr #18
     a24:	0800186c 	stmdaeq	r0, {r2, r3, r5, r6, fp, ip}
     a28:	00000024 	andeq	r0, r0, r4, lsr #32
     a2c:	8e100e41 	cdphi	14, 1, cr0, cr0, cr1, {2}
     a30:	040e4d01 	streq	r4, [lr], #-3329	; 0xd01
     a34:	0000000c 	andeq	r0, r0, ip
     a38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     a3c:	7c020001 	stcvc	0, cr0, [r2], {1}
     a40:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     a44:	0000000c 	andeq	r0, r0, ip
     a48:	00000a34 	andeq	r0, r0, r4, lsr sl
     a4c:	08001890 	stmdaeq	r0, {r4, r7, fp, ip}
     a50:	00000010 	andeq	r0, r0, r0, lsl r0
     a54:	00000024 	andeq	r0, r0, r4, lsr #32
     a58:	00000a34 	andeq	r0, r0, r4, lsr sl
     a5c:	080018a0 	stmdaeq	r0, {r5, r7, fp, ip}
     a60:	0000009c 	muleq	r0, ip, r0
     a64:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     a68:	86038504 	strhi	r8, [r3], -r4, lsl #10
     a6c:	72018e02 	andvc	r8, r1, #2, 28
     a70:	c5c6ce0a 	strbgt	ip, [r6, #3594]	; 0xe0a
     a74:	42000ec4 	andmi	r0, r0, #196, 28	; 0xc40
     a78:	0000000b 	andeq	r0, r0, fp
     a7c:	0000000c 	andeq	r0, r0, ip
     a80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     a84:	7c020001 	stcvc	0, cr0, [r2], {1}
     a88:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     a8c:	0000000c 	andeq	r0, r0, ip
     a90:	00000a7c 	andeq	r0, r0, ip, ror sl
     a94:	0800193c 	stmdaeq	r0, {r2, r3, r4, r5, r8, fp, ip}
     a98:	00000014 	andeq	r0, r0, r4, lsl r0
     a9c:	0000000c 	andeq	r0, r0, ip
     aa0:	00000a7c 	andeq	r0, r0, ip, ror sl
     aa4:	08001950 	stmdaeq	r0, {r4, r6, r8, fp, ip}
     aa8:	00000020 	andeq	r0, r0, r0, lsr #32
     aac:	0000000c 	andeq	r0, r0, ip
     ab0:	00000a7c 	andeq	r0, r0, ip, ror sl
     ab4:	08001970 	stmdaeq	r0, {r4, r5, r6, r8, fp, ip}
     ab8:	00000028 	andeq	r0, r0, r8, lsr #32
     abc:	00000024 	andeq	r0, r0, r4, lsr #32
     ac0:	00000a7c 	andeq	r0, r0, ip, ror sl
     ac4:	08001998 	stmdaeq	r0, {r3, r4, r7, r8, fp, ip}
     ac8:	00000088 	andeq	r0, r0, r8, lsl #1
     acc:	83100e41 	tsthi	r0, #1040	; 0x410
     ad0:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     ad4:	5c018e02 	stcpl	14, cr8, [r1], {2}
     ad8:	c4c5ce0a 	strbgt	ip, [r5], #3594	; 0xe0a
     adc:	44000ec3 	strmi	r0, [r0], #-3779	; 0xec3
     ae0:	0000000b 	andeq	r0, r0, fp
     ae4:	00000024 	andeq	r0, r0, r4, lsr #32
     ae8:	00000a7c 	andeq	r0, r0, ip, ror sl
     aec:	08001a20 	stmdaeq	r0, {r5, r9, fp, ip}
     af0:	00000048 	andeq	r0, r0, r8, asr #32
     af4:	83100e41 	tsthi	r0, #1040	; 0x410
     af8:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     afc:	55018e02 	strpl	r8, [r1, #-3586]	; 0xe02
     b00:	c4c5ce0a 	strbgt	ip, [r5], #3594	; 0xe0a
     b04:	44000ec3 	strmi	r0, [r0], #-3779	; 0xec3
     b08:	0000000b 	andeq	r0, r0, fp
     b0c:	00000034 	andeq	r0, r0, r4, lsr r0
     b10:	00000a7c 	andeq	r0, r0, ip, ror sl
     b14:	08001a68 	stmdaeq	r0, {r3, r5, r6, r9, fp, ip}
     b18:	00000128 	andeq	r0, r0, r8, lsr #2
     b1c:	83180e41 	tsthi	r8, #1040	; 0x410
     b20:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
     b24:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     b28:	02018e02 	andeq	r8, r1, #2, 28
     b2c:	c7ce0a63 	strbgt	r0, [lr, r3, ror #20]
     b30:	c3c4c5c6 	bicgt	ip, r4, #830472192	; 0x31800000
     b34:	0b42000e 	bleq	1080b74 <__Stack_Size+0x1080774>
     b38:	c7ce0a48 	strbgt	r0, [lr, r8, asr #20]
     b3c:	c3c4c5c6 	bicgt	ip, r4, #830472192	; 0x31800000
     b40:	0b42000e 	bleq	1080b80 <__Stack_Size+0x1080780>
     b44:	00000034 	andeq	r0, r0, r4, lsr r0
     b48:	00000a7c 	andeq	r0, r0, ip, ror sl
     b4c:	08001b90 	stmdaeq	r0, {r4, r7, r8, r9, fp, ip}
     b50:	00000128 	andeq	r0, r0, r8, lsr #2
     b54:	83180e41 	tsthi	r8, #1040	; 0x410
     b58:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
     b5c:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     b60:	02018e02 	andeq	r8, r1, #2, 28
     b64:	c7ce0a63 	strbgt	r0, [lr, r3, ror #20]
     b68:	c3c4c5c6 	bicgt	ip, r4, #830472192	; 0x31800000
     b6c:	0b42000e 	bleq	1080bac <__Stack_Size+0x10807ac>
     b70:	c7ce0a48 	strbgt	r0, [lr, r8, asr #20]
     b74:	c3c4c5c6 	bicgt	ip, r4, #830472192	; 0x31800000
     b78:	0b42000e 	bleq	1080bb8 <__Stack_Size+0x10807b8>
     b7c:	0000002c 	andeq	r0, r0, ip, lsr #32
     b80:	00000a7c 	andeq	r0, r0, ip, ror sl
     b84:	08001cb8 	stmdaeq	r0, {r3, r4, r5, r7, sl, fp, ip}
     b88:	00000100 	andeq	r0, r0, r0, lsl #2
     b8c:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     b90:	86038504 	strhi	r8, [r3], -r4, lsl #10
     b94:	02018e02 	andeq	r8, r1, #2, 28
     b98:	c6ce0a4d 	strbgt	r0, [lr], sp, asr #20
     b9c:	000ec4c5 	andeq	ip, lr, r5, asr #9
     ba0:	0a4f0b43 	beq	13c38b4 <__Stack_Size+0x13c34b4>
     ba4:	c4c5c6ce 	strbgt	ip, [r5], #1742	; 0x6ce
     ba8:	0b42000e 	bleq	1080be8 <__Stack_Size+0x10807e8>
     bac:	0000000c 	andeq	r0, r0, ip
     bb0:	00000a7c 	andeq	r0, r0, ip, ror sl
     bb4:	08001db8 	stmdaeq	r0, {r3, r4, r5, r7, r8, sl, fp, ip}
     bb8:	00000010 	andeq	r0, r0, r0, lsl r0
     bbc:	0000000c 	andeq	r0, r0, ip
     bc0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     bc4:	7c020001 	stcvc	0, cr0, [r2], {1}
     bc8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     bcc:	0000000c 	andeq	r0, r0, ip
     bd0:	00000bbc 			; <UNDEFINED> instruction: 0x00000bbc
     bd4:	08001dc8 	stmdaeq	r0, {r3, r6, r7, r8, sl, fp, ip}
     bd8:	0000000c 	andeq	r0, r0, ip
     bdc:	0000000c 	andeq	r0, r0, ip
     be0:	00000bbc 			; <UNDEFINED> instruction: 0x00000bbc
     be4:	08001dd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, fp, ip}
     be8:	0000000c 	andeq	r0, r0, ip
     bec:	0000000c 	andeq	r0, r0, ip
     bf0:	00000bbc 			; <UNDEFINED> instruction: 0x00000bbc
     bf4:	08001de0 	stmdaeq	r0, {r5, r6, r7, r8, sl, fp, ip}
     bf8:	0000000c 	andeq	r0, r0, ip
     bfc:	0000000c 	andeq	r0, r0, ip
     c00:	00000bbc 			; <UNDEFINED> instruction: 0x00000bbc
     c04:	08001dec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, fp, ip}
     c08:	0000000c 	andeq	r0, r0, ip
     c0c:	0000000c 	andeq	r0, r0, ip
     c10:	00000bbc 			; <UNDEFINED> instruction: 0x00000bbc
     c14:	08001df8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, sl, fp, ip}
     c18:	00000018 	andeq	r0, r0, r8, lsl r0
     c1c:	0000000c 	andeq	r0, r0, ip
     c20:	00000bbc 			; <UNDEFINED> instruction: 0x00000bbc
     c24:	08001e10 	stmdaeq	r0, {r4, r9, sl, fp, ip}
     c28:	0000002c 	andeq	r0, r0, ip, lsr #32
     c2c:	0000000c 	andeq	r0, r0, ip
     c30:	00000bbc 			; <UNDEFINED> instruction: 0x00000bbc
     c34:	08001e3c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, fp, ip}
     c38:	00000018 	andeq	r0, r0, r8, lsl r0
     c3c:	0000000c 	andeq	r0, r0, ip
     c40:	00000bbc 			; <UNDEFINED> instruction: 0x00000bbc
     c44:	08001e54 	stmdaeq	r0, {r2, r4, r6, r9, sl, fp, ip}
     c48:	00000018 	andeq	r0, r0, r8, lsl r0
     c4c:	00000020 	andeq	r0, r0, r0, lsr #32
     c50:	00000bbc 			; <UNDEFINED> instruction: 0x00000bbc
     c54:	08001e6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, fp, ip}
     c58:	00000020 	andeq	r0, r0, r0, lsr #32
     c5c:	83100e41 	tsthi	r0, #1040	; 0x410
     c60:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     c64:	4a018e02 	bmi	64474 <__Stack_Size+0x64074>
     c68:	c3c4c5ce 	bicgt	ip, r4, #864026624	; 0x33800000
     c6c:	0000000e 	andeq	r0, r0, lr
     c70:	0000000c 	andeq	r0, r0, ip
     c74:	00000bbc 			; <UNDEFINED> instruction: 0x00000bbc
     c78:	08001e8c 	stmdaeq	r0, {r2, r3, r7, r9, sl, fp, ip}
     c7c:	00000010 	andeq	r0, r0, r0, lsl r0
     c80:	00000028 	andeq	r0, r0, r8, lsr #32
     c84:	00000bbc 			; <UNDEFINED> instruction: 0x00000bbc
     c88:	08001e9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, fp, ip}
     c8c:	00000104 	andeq	r0, r0, r4, lsl #2
     c90:	83180e41 	tsthi	r8, #1040	; 0x410
     c94:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
     c98:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     c9c:	02018e02 	andeq	r8, r1, #2, 28
     ca0:	c7ce0a77 			; <UNDEFINED> instruction: 0xc7ce0a77
     ca4:	c3c4c5c6 	bicgt	ip, r4, #830472192	; 0x31800000
     ca8:	0b42000e 	bleq	1080ce8 <__Stack_Size+0x10808e8>
     cac:	0000000c 	andeq	r0, r0, ip
     cb0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     cb4:	7c020001 	stcvc	0, cr0, [r2], {1}
     cb8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     cbc:	0000000c 	andeq	r0, r0, ip
     cc0:	00000cac 	andeq	r0, r0, ip, lsr #25
     cc4:	08001fa0 	stmdaeq	r0, {r5, r7, r8, r9, sl, fp, ip}
     cc8:	00000018 	andeq	r0, r0, r8, lsl r0
     ccc:	0000000c 	andeq	r0, r0, ip
     cd0:	00000cac 	andeq	r0, r0, ip, lsr #25
     cd4:	08001fb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, sl, fp, ip}
     cd8:	0000000c 	andeq	r0, r0, ip
     cdc:	0000001c 	andeq	r0, r0, ip, lsl r0
     ce0:	00000cac 	andeq	r0, r0, ip, lsr #25
     ce4:	08001fc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sl, fp, ip}
     ce8:	00000120 	andeq	r0, r0, r0, lsr #2
     cec:	84140e41 	ldrhi	r0, [r4], #-3649	; 0xe41
     cf0:	86048505 	strhi	r8, [r4], -r5, lsl #10
     cf4:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     cf8:	00000001 	andeq	r0, r0, r1
     cfc:	0000000c 	andeq	r0, r0, ip
     d00:	00000cac 	andeq	r0, r0, ip, lsr #25
     d04:	080020e4 	stmdaeq	r0, {r2, r5, r6, r7, sp}
     d08:	0000000c 	andeq	r0, r0, ip
     d0c:	0000000c 	andeq	r0, r0, ip
     d10:	00000cac 	andeq	r0, r0, ip, lsr #25
     d14:	080020f0 	stmdaeq	r0, {r4, r5, r6, r7, sp}
     d18:	0000000c 	andeq	r0, r0, ip
     d1c:	0000000c 	andeq	r0, r0, ip
     d20:	00000cac 	andeq	r0, r0, ip, lsr #25
     d24:	080020fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sp}
     d28:	0000000c 	andeq	r0, r0, ip
     d2c:	0000000c 	andeq	r0, r0, ip
     d30:	00000cac 	andeq	r0, r0, ip, lsr #25
     d34:	08002108 	stmdaeq	r0, {r3, r8, sp}
     d38:	0000000c 	andeq	r0, r0, ip
     d3c:	0000000c 	andeq	r0, r0, ip
     d40:	00000cac 	andeq	r0, r0, ip, lsr #25
     d44:	08002114 	stmdaeq	r0, {r2, r4, r8, sp}
     d48:	0000000c 	andeq	r0, r0, ip
     d4c:	0000000c 	andeq	r0, r0, ip
     d50:	00000cac 	andeq	r0, r0, ip, lsr #25
     d54:	08002120 	stmdaeq	r0, {r5, r8, sp}
     d58:	0000000c 	andeq	r0, r0, ip
     d5c:	0000000c 	andeq	r0, r0, ip
     d60:	00000cac 	andeq	r0, r0, ip, lsr #25
     d64:	0800212c 	stmdaeq	r0, {r2, r3, r5, r8, sp}
     d68:	0000000c 	andeq	r0, r0, ip
     d6c:	0000000c 	andeq	r0, r0, ip
     d70:	00000cac 	andeq	r0, r0, ip, lsr #25
     d74:	08002138 	stmdaeq	r0, {r3, r4, r5, r8, sp}
     d78:	0000000c 	andeq	r0, r0, ip
     d7c:	0000000c 	andeq	r0, r0, ip
     d80:	00000cac 	andeq	r0, r0, ip, lsr #25
     d84:	08002144 	stmdaeq	r0, {r2, r6, r8, sp}
     d88:	0000000c 	andeq	r0, r0, ip
     d8c:	0000000c 	andeq	r0, r0, ip
     d90:	00000cac 	andeq	r0, r0, ip, lsr #25
     d94:	08002150 	stmdaeq	r0, {r4, r6, r8, sp}
     d98:	0000000c 	andeq	r0, r0, ip
     d9c:	0000000c 	andeq	r0, r0, ip
     da0:	00000cac 	andeq	r0, r0, ip, lsr #25
     da4:	0800215c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sp}
     da8:	0000000c 	andeq	r0, r0, ip
     dac:	0000000c 	andeq	r0, r0, ip
     db0:	00000cac 	andeq	r0, r0, ip, lsr #25
     db4:	08002168 	stmdaeq	r0, {r3, r5, r6, r8, sp}
     db8:	0000000c 	andeq	r0, r0, ip
     dbc:	00000014 	andeq	r0, r0, r4, lsl r0
     dc0:	00000cac 	andeq	r0, r0, ip, lsr #25
     dc4:	08002174 	stmdaeq	r0, {r2, r4, r5, r6, r8, sp}
     dc8:	00000100 	andeq	r0, r0, r0, lsl #2
     dcc:	83080e41 	movwhi	r0, #36417	; 0x8e41
     dd0:	00018e02 	andeq	r8, r1, r2, lsl #28
     dd4:	00000014 	andeq	r0, r0, r4, lsl r0
     dd8:	00000cac 	andeq	r0, r0, ip, lsr #25
     ddc:	08002274 	stmdaeq	r0, {r2, r4, r5, r6, r9, sp}
     de0:	00000100 	andeq	r0, r0, r0, lsl #2
     de4:	83080e41 	movwhi	r0, #36417	; 0x8e41
     de8:	00018e02 	andeq	r8, r1, r2, lsl #28
     dec:	00000018 	andeq	r0, r0, r8, lsl r0
     df0:	00000cac 	andeq	r0, r0, ip, lsr #25
     df4:	08002374 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sp}
     df8:	000000e0 	andeq	r0, r0, r0, ror #1
     dfc:	83100e41 	tsthi	r0, #1040	; 0x410
     e00:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     e04:	00018e02 	andeq	r8, r1, r2, lsl #28
     e08:	0000000c 	andeq	r0, r0, ip
     e0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     e10:	7c020001 	stcvc	0, cr0, [r2], {1}
     e14:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     e18:	0000001c 	andeq	r0, r0, ip, lsl r0
     e1c:	00000e08 	andeq	r0, r0, r8, lsl #28
     e20:	08002454 	stmdaeq	r0, {r2, r4, r6, sl, sp}
     e24:	00000058 	andeq	r0, r0, r8, asr r0
     e28:	83080e41 	movwhi	r0, #36417	; 0x8e41
     e2c:	65018e02 	strvs	r8, [r1, #-3586]	; 0xe02
     e30:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
     e34:	000b4200 	andeq	r4, fp, r0, lsl #4
     e38:	00000014 	andeq	r0, r0, r4, lsl r0
     e3c:	00000e08 	andeq	r0, r0, r8, lsl #28
     e40:	080024ac 	stmdaeq	r0, {r2, r3, r5, r7, sl, sp}
     e44:	00000048 	andeq	r0, r0, r8, asr #32
     e48:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     e4c:	00018e02 	andeq	r8, r1, r2, lsl #28
     e50:	0000000c 	andeq	r0, r0, ip
     e54:	00000e08 	andeq	r0, r0, r8, lsl #28
     e58:	080024f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, sl, sp}
     e5c:	00000012 	andeq	r0, r0, r2, lsl r0
     e60:	0000000c 	andeq	r0, r0, ip
     e64:	00000e08 	andeq	r0, r0, r8, lsl #28
     e68:	08002506 	stmdaeq	r0, {r1, r2, r8, sl, sp}
     e6c:	00000012 	andeq	r0, r0, r2, lsl r0
     e70:	0000000c 	andeq	r0, r0, ip
     e74:	00000e08 	andeq	r0, r0, r8, lsl #28
     e78:	08002518 	stmdaeq	r0, {r3, r4, r8, sl, sp}
     e7c:	00000012 	andeq	r0, r0, r2, lsl r0
     e80:	0000000c 	andeq	r0, r0, ip
     e84:	00000e08 	andeq	r0, r0, r8, lsl #28
     e88:	0800252a 	stmdaeq	r0, {r1, r3, r5, r8, sl, sp}
     e8c:	00000012 	andeq	r0, r0, r2, lsl r0
     e90:	0000000c 	andeq	r0, r0, ip
     e94:	00000e08 	andeq	r0, r0, r8, lsl #28
     e98:	0800253c 	stmdaeq	r0, {r2, r3, r4, r5, r8, sl, sp}
     e9c:	0000000a 	andeq	r0, r0, sl
     ea0:	0000000c 	andeq	r0, r0, ip
     ea4:	00000e08 	andeq	r0, r0, r8, lsl #28
     ea8:	08002546 	stmdaeq	r0, {r1, r2, r6, r8, sl, sp}
     eac:	00000008 	andeq	r0, r0, r8
     eb0:	0000000c 	andeq	r0, r0, ip
     eb4:	00000e08 	andeq	r0, r0, r8, lsl #28
     eb8:	0800254e 	stmdaeq	r0, {r1, r2, r3, r6, r8, sl, sp}
     ebc:	0000000a 	andeq	r0, r0, sl
     ec0:	0000000c 	andeq	r0, r0, ip
     ec4:	00000e08 	andeq	r0, r0, r8, lsl #28
     ec8:	08002558 	stmdaeq	r0, {r3, r4, r6, r8, sl, sp}
     ecc:	00000008 	andeq	r0, r0, r8
     ed0:	0000000c 	andeq	r0, r0, ip
     ed4:	00000e08 	andeq	r0, r0, r8, lsl #28
     ed8:	08002560 	stmdaeq	r0, {r5, r6, r8, sl, sp}
     edc:	00000012 	andeq	r0, r0, r2, lsl r0
     ee0:	0000000c 	andeq	r0, r0, ip
     ee4:	00000e08 	andeq	r0, r0, r8, lsl #28
     ee8:	08002572 	stmdaeq	r0, {r1, r4, r5, r6, r8, sl, sp}
     eec:	00000008 	andeq	r0, r0, r8
     ef0:	0000000c 	andeq	r0, r0, ip
     ef4:	00000e08 	andeq	r0, r0, r8, lsl #28
     ef8:	0800257a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, sl, sp}
     efc:	00000010 	andeq	r0, r0, r0, lsl r0
     f00:	0000000c 	andeq	r0, r0, ip
     f04:	00000e08 	andeq	r0, r0, r8, lsl #28
     f08:	0800258a 	stmdaeq	r0, {r1, r3, r7, r8, sl, sp}
     f0c:	00000012 	andeq	r0, r0, r2, lsl r0
     f10:	00000018 	andeq	r0, r0, r8, lsl r0
     f14:	00000e08 	andeq	r0, r0, r8, lsl #28
     f18:	0800259c 	stmdaeq	r0, {r2, r3, r4, r7, r8, sl, sp}
     f1c:	00000084 	andeq	r0, r0, r4, lsl #1
     f20:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
     f24:	86038504 	strhi	r8, [r3], -r4, lsl #10
     f28:	00018e02 	andeq	r8, r1, r2, lsl #28
     f2c:	0000000c 	andeq	r0, r0, ip
     f30:	00000e08 	andeq	r0, r0, r8, lsl #28
     f34:	08002620 	stmdaeq	r0, {r5, r9, sl, sp}
     f38:	00000012 	andeq	r0, r0, r2, lsl r0
     f3c:	0000000c 	andeq	r0, r0, ip
     f40:	00000e08 	andeq	r0, r0, r8, lsl #28
     f44:	08002632 	stmdaeq	r0, {r1, r4, r5, r9, sl, sp}
     f48:	00000006 	andeq	r0, r0, r6
     f4c:	0000000c 	andeq	r0, r0, ip
     f50:	00000e08 	andeq	r0, r0, r8, lsl #28
     f54:	08002638 	stmdaeq	r0, {r3, r4, r5, r9, sl, sp}
     f58:	0000000c 	andeq	r0, r0, ip
     f5c:	0000000c 	andeq	r0, r0, ip
     f60:	00000e08 	andeq	r0, r0, r8, lsl #28
     f64:	08002644 	stmdaeq	r0, {r2, r6, r9, sl, sp}
     f68:	00000012 	andeq	r0, r0, r2, lsl r0
     f6c:	0000000c 	andeq	r0, r0, ip
     f70:	00000e08 	andeq	r0, r0, r8, lsl #28
     f74:	08002656 	stmdaeq	r0, {r1, r2, r4, r6, r9, sl, sp}
     f78:	00000012 	andeq	r0, r0, r2, lsl r0
     f7c:	0000000c 	andeq	r0, r0, ip
     f80:	00000e08 	andeq	r0, r0, r8, lsl #28
     f84:	08002668 	stmdaeq	r0, {r3, r5, r6, r9, sl, sp}
     f88:	0000000c 	andeq	r0, r0, ip
     f8c:	0000000c 	andeq	r0, r0, ip
     f90:	00000e08 	andeq	r0, r0, r8, lsl #28
     f94:	08002674 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, sp}
     f98:	00000012 	andeq	r0, r0, r2, lsl r0
     f9c:	0000000c 	andeq	r0, r0, ip
     fa0:	00000e08 	andeq	r0, r0, r8, lsl #28
     fa4:	08002686 	stmdaeq	r0, {r1, r2, r7, r9, sl, sp}
     fa8:	00000012 	andeq	r0, r0, r2, lsl r0
     fac:	0000000c 	andeq	r0, r0, ip
     fb0:	00000e08 	andeq	r0, r0, r8, lsl #28
     fb4:	08002698 	stmdaeq	r0, {r3, r4, r7, r9, sl, sp}
     fb8:	00000008 	andeq	r0, r0, r8
     fbc:	00000018 	andeq	r0, r0, r8, lsl r0
     fc0:	00000e08 	andeq	r0, r0, r8, lsl #28
     fc4:	080026a0 	stmdaeq	r0, {r5, r7, r9, sl, sp}
     fc8:	00000054 	andeq	r0, r0, r4, asr r0
     fcc:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
     fd0:	86038504 	strhi	r8, [r3], -r4, lsl #10
     fd4:	00018e02 	andeq	r8, r1, r2, lsl #28
     fd8:	0000000c 	andeq	r0, r0, ip
     fdc:	00000e08 	andeq	r0, r0, r8, lsl #28
     fe0:	080026f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, sl, sp}
     fe4:	00000010 	andeq	r0, r0, r0, lsl r0
     fe8:	0000000c 	andeq	r0, r0, ip
     fec:	00000e08 	andeq	r0, r0, r8, lsl #28
     ff0:	08002704 	stmdaeq	r0, {r2, r8, r9, sl, sp}
     ff4:	00000004 	andeq	r0, r0, r4
     ff8:	0000000c 	andeq	r0, r0, ip
     ffc:	00000e08 	andeq	r0, r0, r8, lsl #28
    1000:	08002708 	stmdaeq	r0, {r3, r8, r9, sl, sp}
    1004:	00000008 	andeq	r0, r0, r8
    1008:	0000000c 	andeq	r0, r0, ip
    100c:	00000e08 	andeq	r0, r0, r8, lsl #28
    1010:	08002710 	stmdaeq	r0, {r4, r8, r9, sl, sp}
    1014:	00000010 	andeq	r0, r0, r0, lsl r0
    1018:	0000000c 	andeq	r0, r0, ip
    101c:	00000e08 	andeq	r0, r0, r8, lsl #28
    1020:	08002720 	stmdaeq	r0, {r5, r8, r9, sl, sp}
    1024:	00000006 	andeq	r0, r0, r6
    1028:	0000000c 	andeq	r0, r0, ip
    102c:	00000e08 	andeq	r0, r0, r8, lsl #28
    1030:	08002726 	stmdaeq	r0, {r1, r2, r5, r8, r9, sl, sp}
    1034:	0000000c 	andeq	r0, r0, ip
    1038:	0000000c 	andeq	r0, r0, ip
    103c:	00000e08 	andeq	r0, r0, r8, lsl #28
    1040:	08002732 	stmdaeq	r0, {r1, r4, r5, r8, r9, sl, sp}
    1044:	0000001a 	andeq	r0, r0, sl, lsl r0
    1048:	0000000c 	andeq	r0, r0, ip
    104c:	00000e08 	andeq	r0, r0, r8, lsl #28
    1050:	0800274c 	stmdaeq	r0, {r2, r3, r6, r8, r9, sl, sp}
    1054:	0000000c 	andeq	r0, r0, ip
    1058:	0000000c 	andeq	r0, r0, ip
    105c:	00000e08 	andeq	r0, r0, r8, lsl #28
    1060:	08002758 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, sp}
    1064:	00000006 	andeq	r0, r0, r6
    1068:	0000000c 	andeq	r0, r0, ip
    106c:	00000e08 	andeq	r0, r0, r8, lsl #28
    1070:	0800275e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, r9, sl, sp}
    1074:	00000016 	andeq	r0, r0, r6, lsl r0
    1078:	0000000c 	andeq	r0, r0, ip
    107c:	00000e08 	andeq	r0, r0, r8, lsl #28
    1080:	08002774 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sl, sp}
    1084:	00000008 	andeq	r0, r0, r8
    1088:	0000000c 	andeq	r0, r0, ip
    108c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1090:	7c020001 	stcvc	0, cr0, [r2], {1}
    1094:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1098:	00000018 	andeq	r0, r0, r8, lsl r0
    109c:	00001088 	andeq	r1, r0, r8, lsl #1
    10a0:	0800277c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, sp}
    10a4:	00000012 	andeq	r0, r0, r2, lsl r0
    10a8:	83080e41 	movwhi	r0, #36417	; 0x8e41
    10ac:	45018e02 	strmi	r8, [r1, #-3586]	; 0xe02
    10b0:	000ec3ce 	andeq	ip, lr, lr, asr #7
    10b4:	0000000c 	andeq	r0, r0, ip
    10b8:	00001088 	andeq	r1, r0, r8, lsl #1
    10bc:	0800278e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, sl, sp}
    10c0:	0000000a 	andeq	r0, r0, sl
    10c4:	0000000c 	andeq	r0, r0, ip
    10c8:	00001088 	andeq	r1, r0, r8, lsl #1
    10cc:	08002798 	stmdaeq	r0, {r3, r4, r7, r8, r9, sl, sp}
    10d0:	0000000c 	andeq	r0, r0, ip
    10d4:	0000000c 	andeq	r0, r0, ip
    10d8:	00001088 	andeq	r1, r0, r8, lsl #1
    10dc:	080027a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, sl, sp}
    10e0:	0000000c 	andeq	r0, r0, ip
    10e4:	0000000c 	andeq	r0, r0, ip
    10e8:	00001088 	andeq	r1, r0, r8, lsl #1
    10ec:	080027b0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sl, sp}
    10f0:	00000018 	andeq	r0, r0, r8, lsl r0
    10f4:	0000000c 	andeq	r0, r0, ip
    10f8:	00001088 	andeq	r1, r0, r8, lsl #1
    10fc:	080027c8 	stmdaeq	r0, {r3, r6, r7, r8, r9, sl, sp}
    1100:	00000018 	andeq	r0, r0, r8, lsl r0
    1104:	0000000c 	andeq	r0, r0, ip
    1108:	00001088 	andeq	r1, r0, r8, lsl #1
    110c:	080027e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sl, sp}
    1110:	0000000c 	andeq	r0, r0, ip
    1114:	0000000c 	andeq	r0, r0, ip
    1118:	00001088 	andeq	r1, r0, r8, lsl #1
    111c:	080027ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, sl, sp}
    1120:	0000000e 	andeq	r0, r0, lr
    1124:	0000000c 	andeq	r0, r0, ip
    1128:	00001088 	andeq	r1, r0, r8, lsl #1
    112c:	080027fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, sp}
    1130:	0000000e 	andeq	r0, r0, lr
    1134:	0000000c 	andeq	r0, r0, ip
    1138:	00001088 	andeq	r1, r0, r8, lsl #1
    113c:	08002808 	stmdaeq	r0, {r3, fp, sp}
    1140:	00000014 	andeq	r0, r0, r4, lsl r0
    1144:	0000000c 	andeq	r0, r0, ip
    1148:	00001088 	andeq	r1, r0, r8, lsl #1
    114c:	0800281c 	stmdaeq	r0, {r2, r3, r4, fp, sp}
    1150:	0000000c 	andeq	r0, r0, ip
    1154:	0000000c 	andeq	r0, r0, ip
    1158:	00001088 	andeq	r1, r0, r8, lsl #1
    115c:	08002828 	stmdaeq	r0, {r3, r5, fp, sp}
    1160:	00000014 	andeq	r0, r0, r4, lsl r0
    1164:	0000000c 	andeq	r0, r0, ip
    1168:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    116c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1170:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1174:	0000000c 	andeq	r0, r0, ip
    1178:	00001164 	andeq	r1, r0, r4, ror #2
    117c:	0800283c 	stmdaeq	r0, {r2, r3, r4, r5, fp, sp}
    1180:	00000018 	andeq	r0, r0, r8, lsl r0
    1184:	0000000c 	andeq	r0, r0, ip
    1188:	00001164 	andeq	r1, r0, r4, ror #2
    118c:	08002854 	stmdaeq	r0, {r2, r4, r6, fp, sp}
    1190:	00000018 	andeq	r0, r0, r8, lsl r0
    1194:	0000000c 	andeq	r0, r0, ip
    1198:	00001164 	andeq	r1, r0, r4, ror #2
    119c:	0800286c 	stmdaeq	r0, {r2, r3, r5, r6, fp, sp}
    11a0:	00000018 	andeq	r0, r0, r8, lsl r0
    11a4:	0000000c 	andeq	r0, r0, ip
    11a8:	00001164 	andeq	r1, r0, r4, ror #2
    11ac:	08002884 	stmdaeq	r0, {r2, r7, fp, sp}
    11b0:	00000018 	andeq	r0, r0, r8, lsl r0
    11b4:	0000000c 	andeq	r0, r0, ip
    11b8:	00001164 	andeq	r1, r0, r4, ror #2
    11bc:	0800289c 	stmdaeq	r0, {r2, r3, r4, r7, fp, sp}
    11c0:	00000010 	andeq	r0, r0, r0, lsl r0
    11c4:	0000000c 	andeq	r0, r0, ip
    11c8:	00001164 	andeq	r1, r0, r4, ror #2
    11cc:	080028ac 	stmdaeq	r0, {r2, r3, r5, r7, fp, sp}
    11d0:	0000000c 	andeq	r0, r0, ip
    11d4:	0000000c 	andeq	r0, r0, ip
    11d8:	00001164 	andeq	r1, r0, r4, ror #2
    11dc:	080028b8 	stmdaeq	r0, {r3, r4, r5, r7, fp, sp}
    11e0:	0000000c 	andeq	r0, r0, ip
    11e4:	0000000c 	andeq	r0, r0, ip
    11e8:	00001164 	andeq	r1, r0, r4, ror #2
    11ec:	080028c4 	stmdaeq	r0, {r2, r6, r7, fp, sp}
    11f0:	00000010 	andeq	r0, r0, r0, lsl r0
    11f4:	0000000c 	andeq	r0, r0, ip
    11f8:	00001164 	andeq	r1, r0, r4, ror #2
    11fc:	080028d4 	stmdaeq	r0, {r2, r4, r6, r7, fp, sp}
    1200:	00000010 	andeq	r0, r0, r0, lsl r0
    1204:	0000000c 	andeq	r0, r0, ip
    1208:	00001164 	andeq	r1, r0, r4, ror #2
    120c:	080028e4 	stmdaeq	r0, {r2, r5, r6, r7, fp, sp}
    1210:	00000018 	andeq	r0, r0, r8, lsl r0
    1214:	0000000c 	andeq	r0, r0, ip
    1218:	00001164 	andeq	r1, r0, r4, ror #2
    121c:	080028fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, fp, sp}
    1220:	00000020 	andeq	r0, r0, r0, lsr #32
    1224:	0000000c 	andeq	r0, r0, ip
    1228:	00001164 	andeq	r1, r0, r4, ror #2
    122c:	0800291c 	stmdaeq	r0, {r2, r3, r4, r8, fp, sp}
    1230:	0000000c 	andeq	r0, r0, ip
    1234:	0000000c 	andeq	r0, r0, ip
    1238:	00001164 	andeq	r1, r0, r4, ror #2
    123c:	08002928 	stmdaeq	r0, {r3, r5, r8, fp, sp}
    1240:	00000028 	andeq	r0, r0, r8, lsr #32
    1244:	00000018 	andeq	r0, r0, r8, lsl r0
    1248:	00001164 	andeq	r1, r0, r4, ror #2
    124c:	08002950 	stmdaeq	r0, {r4, r6, r8, fp, sp}
    1250:	00000036 	andeq	r0, r0, r6, lsr r0
    1254:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    1258:	59018e02 	stmdbpl	r1, {r1, r9, sl, fp, pc}
    125c:	0000080e 	andeq	r0, r0, lr, lsl #16
    1260:	00000018 	andeq	r0, r0, r8, lsl r0
    1264:	00001164 	andeq	r1, r0, r4, ror #2
    1268:	08002986 	stmdaeq	r0, {r1, r2, r7, r8, fp, sp}
    126c:	00000042 	andeq	r0, r0, r2, asr #32
    1270:	83100e41 	tsthi	r0, #1040	; 0x410
    1274:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1278:	00018e02 	andeq	r8, r1, r2, lsl #28
    127c:	00000014 	andeq	r0, r0, r4, lsl r0
    1280:	00001164 	andeq	r1, r0, r4, ror #2
    1284:	080029c8 	stmdaeq	r0, {r3, r6, r7, r8, fp, sp}
    1288:	0000003c 	andeq	r0, r0, ip, lsr r0
    128c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1290:	00018e02 	andeq	r8, r1, r2, lsl #28
    1294:	00000014 	andeq	r0, r0, r4, lsl r0
    1298:	00001164 	andeq	r1, r0, r4, ror #2
    129c:	08002a04 	stmdaeq	r0, {r2, r9, fp, sp}
    12a0:	00000070 	andeq	r0, r0, r0, ror r0
    12a4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    12a8:	00018e02 	andeq	r8, r1, r2, lsl #28
    12ac:	00000018 	andeq	r0, r0, r8, lsl r0
    12b0:	00001164 	andeq	r1, r0, r4, ror #2
    12b4:	08002a74 	stmdaeq	r0, {r2, r4, r5, r6, r9, fp, sp}
    12b8:	00000048 	andeq	r0, r0, r8, asr #32
    12bc:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    12c0:	86038504 	strhi	r8, [r3], -r4, lsl #10
    12c4:	00018e02 	andeq	r8, r1, r2, lsl #28
    12c8:	00000018 	andeq	r0, r0, r8, lsl r0
    12cc:	00001164 	andeq	r1, r0, r4, ror #2
    12d0:	08002abc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, fp, sp}
    12d4:	00000038 	andeq	r0, r0, r8, lsr r0
    12d8:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    12dc:	86038504 	strhi	r8, [r3], -r4, lsl #10
    12e0:	00018e02 	andeq	r8, r1, r2, lsl #28
    12e4:	00000018 	andeq	r0, r0, r8, lsl r0
    12e8:	00001164 	andeq	r1, r0, r4, ror #2
    12ec:	08002af4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, fp, sp}
    12f0:	00000048 	andeq	r0, r0, r8, asr #32
    12f4:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    12f8:	86038504 	strhi	r8, [r3], -r4, lsl #10
    12fc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1300:	00000014 	andeq	r0, r0, r4, lsl r0
    1304:	00001164 	andeq	r1, r0, r4, ror #2
    1308:	08002b3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, fp, sp}
    130c:	000000a0 	andeq	r0, r0, r0, lsr #1
    1310:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1314:	00018e02 	andeq	r8, r1, r2, lsl #28
    1318:	00000018 	andeq	r0, r0, r8, lsl r0
    131c:	00001164 	andeq	r1, r0, r4, ror #2
    1320:	08002bdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, fp, sp}
    1324:	0000008c 	andeq	r0, r0, ip, lsl #1
    1328:	83100e41 	tsthi	r0, #1040	; 0x410
    132c:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1330:	00018e02 	andeq	r8, r1, r2, lsl #28
    1334:	0000001c 	andeq	r0, r0, ip, lsl r0
    1338:	00001164 	andeq	r1, r0, r4, ror #2
    133c:	08002c68 	stmdaeq	r0, {r3, r5, r6, sl, fp, sp}
    1340:	00000054 	andeq	r0, r0, r4, asr r0
    1344:	83180e41 	tsthi	r8, #1040	; 0x410
    1348:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    134c:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1350:	00018e02 	andeq	r8, r1, r2, lsl #28
    1354:	0000000c 	andeq	r0, r0, ip
    1358:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    135c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1360:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1364:	0000001c 	andeq	r0, r0, ip, lsl r0
    1368:	00001354 	andeq	r1, r0, r4, asr r3
    136c:	08002cbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, fp, sp}
    1370:	000000a4 	andeq	r0, r0, r4, lsr #1
    1374:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1378:	02018e02 	andeq	r8, r1, #2, 28
    137c:	c3ce0a49 	bicgt	r0, lr, #299008	; 0x49000
    1380:	0b42000e 	bleq	10813c0 <__Stack_Size+0x1080fc0>
    1384:	00000018 	andeq	r0, r0, r8, lsl r0
    1388:	00001354 	andeq	r1, r0, r4, asr r3
    138c:	08002d60 	stmdaeq	r0, {r5, r6, r8, sl, fp, sp}
    1390:	00000016 	andeq	r0, r0, r6, lsl r0
    1394:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1398:	46018e02 	strmi	r8, [r1], -r2, lsl #28
    139c:	000ec3ce 	andeq	ip, lr, lr, asr #7
    13a0:	0000001c 	andeq	r0, r0, ip, lsl r0
    13a4:	00001354 	andeq	r1, r0, r4, asr r3
    13a8:	08002d76 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, sl, fp, sp}
    13ac:	0000009c 	muleq	r0, ip, r0
    13b0:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xe42
    13b4:	86048505 	strhi	r8, [r4], -r5, lsl #10
    13b8:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
    13bc:	00000001 	andeq	r0, r0, r1
    13c0:	0000000c 	andeq	r0, r0, ip
    13c4:	00001354 	andeq	r1, r0, r4, asr r3
    13c8:	08002e12 	stmdaeq	r0, {r1, r4, r9, sl, fp, sp}
    13cc:	00000010 	andeq	r0, r0, r0, lsl r0
    13d0:	0000000c 	andeq	r0, r0, ip
    13d4:	00001354 	andeq	r1, r0, r4, asr r3
    13d8:	08002e22 	stmdaeq	r0, {r1, r5, r9, sl, fp, sp}
    13dc:	0000000c 	andeq	r0, r0, ip
    13e0:	0000000c 	andeq	r0, r0, ip
    13e4:	00001354 	andeq	r1, r0, r4, asr r3
    13e8:	08002e2e 	stmdaeq	r0, {r1, r2, r3, r5, r9, sl, fp, sp}
    13ec:	00000006 	andeq	r0, r0, r6
    13f0:	0000000c 	andeq	r0, r0, ip
    13f4:	00001354 	andeq	r1, r0, r4, asr r3
    13f8:	08002e34 	stmdaeq	r0, {r2, r4, r5, r9, sl, fp, sp}
    13fc:	0000000c 	andeq	r0, r0, ip
    1400:	0000000c 	andeq	r0, r0, ip
    1404:	00001354 	andeq	r1, r0, r4, asr r3
    1408:	08002e40 	stmdaeq	r0, {r6, r9, sl, fp, sp}
    140c:	00000006 	andeq	r0, r0, r6
    1410:	0000000c 	andeq	r0, r0, ip
    1414:	00001354 	andeq	r1, r0, r4, asr r3
    1418:	08002e46 	stmdaeq	r0, {r1, r2, r6, r9, sl, fp, sp}
    141c:	00000004 	andeq	r0, r0, r4
    1420:	0000000c 	andeq	r0, r0, ip
    1424:	00001354 	andeq	r1, r0, r4, asr r3
    1428:	08002e4a 	stmdaeq	r0, {r1, r3, r6, r9, sl, fp, sp}
    142c:	00000004 	andeq	r0, r0, r4
    1430:	0000000c 	andeq	r0, r0, ip
    1434:	00001354 	andeq	r1, r0, r4, asr r3
    1438:	08002e4e 	stmdaeq	r0, {r1, r2, r3, r6, r9, sl, fp, sp}
    143c:	0000000a 	andeq	r0, r0, sl
    1440:	0000000c 	andeq	r0, r0, ip
    1444:	00001354 	andeq	r1, r0, r4, asr r3
    1448:	08002e58 	stmdaeq	r0, {r3, r4, r6, r9, sl, fp, sp}
    144c:	00000004 	andeq	r0, r0, r4
    1450:	0000000c 	andeq	r0, r0, ip
    1454:	00001354 	andeq	r1, r0, r4, asr r3
    1458:	08002e5c 	stmdaeq	r0, {r2, r3, r4, r6, r9, sl, fp, sp}
    145c:	00000010 	andeq	r0, r0, r0, lsl r0
    1460:	0000000c 	andeq	r0, r0, ip
    1464:	00001354 	andeq	r1, r0, r4, asr r3
    1468:	08002e6c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, fp, sp}
    146c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1470:	0000000c 	andeq	r0, r0, ip
    1474:	00001354 	andeq	r1, r0, r4, asr r3
    1478:	08002e88 	stmdaeq	r0, {r3, r7, r9, sl, fp, sp}
    147c:	0000000c 	andeq	r0, r0, ip
    1480:	00000018 	andeq	r0, r0, r8, lsl r0
    1484:	00001354 	andeq	r1, r0, r4, asr r3
    1488:	08002e94 	stmdaeq	r0, {r2, r4, r7, r9, sl, fp, sp}
    148c:	00000054 	andeq	r0, r0, r4, asr r0
    1490:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1494:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1498:	00000001 	andeq	r0, r0, r1
    149c:	00000014 	andeq	r0, r0, r4, lsl r0
    14a0:	00001354 	andeq	r1, r0, r4, asr r3
    14a4:	08002ee8 	stmdaeq	r0, {r3, r5, r6, r7, r9, sl, fp, sp}
    14a8:	0000002a 	andeq	r0, r0, sl, lsr #32
    14ac:	84080e49 	strhi	r0, [r8], #-3657	; 0xe49
    14b0:	00018e02 	andeq	r8, r1, r2, lsl #28
    14b4:	0000000c 	andeq	r0, r0, ip
    14b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    14bc:	7c020001 	stcvc	0, cr0, [r2], {1}
    14c0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    14c4:	0000000c 	andeq	r0, r0, ip
    14c8:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
    14cc:	08002f14 	stmdaeq	r0, {r2, r4, r8, r9, sl, fp, sp}
    14d0:	00000034 	andeq	r0, r0, r4, lsr r0
    14d4:	0000000c 	andeq	r0, r0, ip
    14d8:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
    14dc:	08002f48 	stmdaeq	r0, {r3, r6, r8, r9, sl, fp, sp}
    14e0:	00000030 	andeq	r0, r0, r0, lsr r0
    14e4:	0000000c 	andeq	r0, r0, ip
    14e8:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
    14ec:	08002f78 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, sl, fp, sp}
    14f0:	00000014 	andeq	r0, r0, r4, lsl r0
    14f4:	00000018 	andeq	r0, r0, r8, lsl r0
    14f8:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
    14fc:	08002f8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, sl, fp, sp}
    1500:	00000084 	andeq	r0, r0, r4, lsl #1
    1504:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    1508:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    150c:	00000001 	andeq	r0, r0, r1
    1510:	0000000c 	andeq	r0, r0, ip
    1514:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
    1518:	08003010 	stmdaeq	r0, {r4, ip, sp}
    151c:	0000000c 	andeq	r0, r0, ip
    1520:	0000000c 	andeq	r0, r0, ip
    1524:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
    1528:	0800301c 	stmdaeq	r0, {r2, r3, r4, ip, sp}
    152c:	00000004 	andeq	r0, r0, r4
    1530:	0000000c 	andeq	r0, r0, ip
    1534:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
    1538:	08003020 	stmdaeq	r0, {r5, ip, sp}
    153c:	00000004 	andeq	r0, r0, r4
    1540:	0000000c 	andeq	r0, r0, ip
    1544:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
    1548:	08003024 	stmdaeq	r0, {r2, r5, ip, sp}
    154c:	00000004 	andeq	r0, r0, r4
    1550:	0000000c 	andeq	r0, r0, ip
    1554:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
    1558:	08003028 	stmdaeq	r0, {r3, r5, ip, sp}
    155c:	00000004 	andeq	r0, r0, r4
    1560:	0000000c 	andeq	r0, r0, ip
    1564:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
    1568:	0800302c 	stmdaeq	r0, {r2, r3, r5, ip, sp}
    156c:	00000006 	andeq	r0, r0, r6
    1570:	0000000c 	andeq	r0, r0, ip
    1574:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
    1578:	08003032 	stmdaeq	r0, {r1, r4, r5, ip, sp}
    157c:	00000004 	andeq	r0, r0, r4
    1580:	0000000c 	andeq	r0, r0, ip
    1584:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
    1588:	08003036 	stmdaeq	r0, {r1, r2, r4, r5, ip, sp}
    158c:	0000000e 	andeq	r0, r0, lr
    1590:	0000000c 	andeq	r0, r0, ip
    1594:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
    1598:	08003044 	stmdaeq	r0, {r2, r6, ip, sp}
    159c:	00000020 	andeq	r0, r0, r0, lsr #32
    15a0:	0000000c 	andeq	r0, r0, ip
    15a4:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
    15a8:	08003064 	stmdaeq	r0, {r2, r5, r6, ip, sp}
    15ac:	0000000c 	andeq	r0, r0, ip
    15b0:	0000000c 	andeq	r0, r0, ip
    15b4:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
    15b8:	08003070 	stmdaeq	r0, {r4, r5, r6, ip, sp}
    15bc:	00000018 	andeq	r0, r0, r8, lsl r0
    15c0:	0000000c 	andeq	r0, r0, ip
    15c4:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
    15c8:	08003088 	stmdaeq	r0, {r3, r7, ip, sp}
    15cc:	00000010 	andeq	r0, r0, r0, lsl r0
    15d0:	0000000c 	andeq	r0, r0, ip
    15d4:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
    15d8:	08003098 	stmdaeq	r0, {r3, r4, r7, ip, sp}
    15dc:	00000020 	andeq	r0, r0, r0, lsr #32
    15e0:	0000000c 	andeq	r0, r0, ip
    15e4:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
    15e8:	080030b8 	stmdaeq	r0, {r3, r4, r5, r7, ip, sp}
    15ec:	0000000c 	andeq	r0, r0, ip
    15f0:	0000000c 	andeq	r0, r0, ip
    15f4:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
    15f8:	080030c4 	stmdaeq	r0, {r2, r6, r7, ip, sp}
    15fc:	00000014 	andeq	r0, r0, r4, lsl r0
    1600:	0000000c 	andeq	r0, r0, ip
    1604:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
    1608:	080030d8 	stmdaeq	r0, {r3, r4, r6, r7, ip, sp}
    160c:	00000010 	andeq	r0, r0, r0, lsl r0
    1610:	0000000c 	andeq	r0, r0, ip
    1614:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
    1618:	080030e8 	stmdaeq	r0, {r3, r5, r6, r7, ip, sp}
    161c:	00000010 	andeq	r0, r0, r0, lsl r0
    1620:	0000000c 	andeq	r0, r0, ip
    1624:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
    1628:	080030f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, ip, sp}
    162c:	00000018 	andeq	r0, r0, r8, lsl r0
    1630:	0000000c 	andeq	r0, r0, ip
    1634:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
    1638:	08003110 	stmdaeq	r0, {r4, r8, ip, sp}
    163c:	00000020 	andeq	r0, r0, r0, lsr #32
    1640:	00000014 	andeq	r0, r0, r4, lsl r0
    1644:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
    1648:	08003130 	stmdaeq	r0, {r4, r5, r8, ip, sp}
    164c:	0000004c 	andeq	r0, r0, ip, asr #32
    1650:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1654:	00018e02 	andeq	r8, r1, r2, lsl #28
    1658:	0000000c 	andeq	r0, r0, ip
    165c:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
    1660:	0800317c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, ip, sp}
    1664:	0000001c 	andeq	r0, r0, ip, lsl r0
    1668:	0000000c 	andeq	r0, r0, ip
    166c:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
    1670:	08003198 	stmdaeq	r0, {r3, r4, r7, r8, ip, sp}
    1674:	00000018 	andeq	r0, r0, r8, lsl r0
    1678:	0000000c 	andeq	r0, r0, ip
    167c:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
    1680:	080031b0 	stmdaeq	r0, {r4, r5, r7, r8, ip, sp}
    1684:	00000018 	andeq	r0, r0, r8, lsl r0
    1688:	0000000c 	andeq	r0, r0, ip
    168c:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
    1690:	080031c8 	stmdaeq	r0, {r3, r6, r7, r8, ip, sp}
    1694:	0000001c 	andeq	r0, r0, ip, lsl r0
    1698:	0000000c 	andeq	r0, r0, ip
    169c:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
    16a0:	080031e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, ip, sp}
    16a4:	00000030 	andeq	r0, r0, r0, lsr r0
    16a8:	0000000c 	andeq	r0, r0, ip
    16ac:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
    16b0:	08003214 	stmdaeq	r0, {r2, r4, r9, ip, sp}
    16b4:	00000014 	andeq	r0, r0, r4, lsl r0
    16b8:	0000000c 	andeq	r0, r0, ip
    16bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    16c0:	7c020001 	stcvc	0, cr0, [r2], {1}
    16c4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    16c8:	00000018 	andeq	r0, r0, r8, lsl r0
    16cc:	000016b8 			; <UNDEFINED> instruction: 0x000016b8
    16d0:	08003228 	stmdaeq	r0, {r3, r5, r9, ip, sp}
    16d4:	0000001a 	andeq	r0, r0, sl, lsl r0
    16d8:	83080e41 	movwhi	r0, #36417	; 0x8e41
    16dc:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
    16e0:	000ec3ce 	andeq	ip, lr, lr, asr #7
    16e4:	0000000c 	andeq	r0, r0, ip
    16e8:	000016b8 			; <UNDEFINED> instruction: 0x000016b8
    16ec:	08003242 	stmdaeq	r0, {r1, r6, r9, ip, sp}
    16f0:	0000000a 	andeq	r0, r0, sl
    16f4:	0000000c 	andeq	r0, r0, ip
    16f8:	000016b8 			; <UNDEFINED> instruction: 0x000016b8
    16fc:	0800324c 	stmdaeq	r0, {r2, r3, r6, r9, ip, sp}
    1700:	0000000c 	andeq	r0, r0, ip
    1704:	0000000c 	andeq	r0, r0, ip
    1708:	000016b8 			; <UNDEFINED> instruction: 0x000016b8
    170c:	08003258 	stmdaeq	r0, {r3, r4, r6, r9, ip, sp}
    1710:	00000014 	andeq	r0, r0, r4, lsl r0
    1714:	0000000c 	andeq	r0, r0, ip
    1718:	000016b8 			; <UNDEFINED> instruction: 0x000016b8
    171c:	0800326c 	stmdaeq	r0, {r2, r3, r5, r6, r9, ip, sp}
    1720:	0000000c 	andeq	r0, r0, ip
    1724:	0000000c 	andeq	r0, r0, ip
    1728:	000016b8 			; <UNDEFINED> instruction: 0x000016b8
    172c:	08003278 	stmdaeq	r0, {r3, r4, r5, r6, r9, ip, sp}
    1730:	0000002c 	andeq	r0, r0, ip, lsr #32
    1734:	0000000c 	andeq	r0, r0, ip
    1738:	000016b8 			; <UNDEFINED> instruction: 0x000016b8
    173c:	080032a4 	stmdaeq	r0, {r2, r5, r7, r9, ip, sp}
    1740:	00000028 	andeq	r0, r0, r8, lsr #32
    1744:	0000000c 	andeq	r0, r0, ip
    1748:	000016b8 			; <UNDEFINED> instruction: 0x000016b8
    174c:	080032cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, ip, sp}
    1750:	00000014 	andeq	r0, r0, r4, lsl r0
    1754:	0000000c 	andeq	r0, r0, ip
    1758:	000016b8 			; <UNDEFINED> instruction: 0x000016b8
    175c:	080032e0 	stmdaeq	r0, {r5, r6, r7, r9, ip, sp}
    1760:	00000010 	andeq	r0, r0, r0, lsl r0
    1764:	0000000c 	andeq	r0, r0, ip
    1768:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    176c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1770:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1774:	0000000c 	andeq	r0, r0, ip
    1778:	00001764 	andeq	r1, r0, r4, ror #14
    177c:	080032f0 	stmdaeq	r0, {r4, r5, r6, r7, r9, ip, sp}
    1780:	0000003c 	andeq	r0, r0, ip, lsr r0
    1784:	0000000c 	andeq	r0, r0, ip
    1788:	00001764 	andeq	r1, r0, r4, ror #14
    178c:	0800332c 	stmdaeq	r0, {r2, r3, r5, r8, r9, ip, sp}
    1790:	00000038 	andeq	r0, r0, r8, lsr r0
    1794:	0000000c 	andeq	r0, r0, ip
    1798:	00001764 	andeq	r1, r0, r4, ror #14
    179c:	08003364 	stmdaeq	r0, {r2, r5, r6, r8, r9, ip, sp}
    17a0:	00000014 	andeq	r0, r0, r4, lsl r0
    17a4:	0000000c 	andeq	r0, r0, ip
    17a8:	00001764 	andeq	r1, r0, r4, ror #14
    17ac:	08003378 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, ip, sp}
    17b0:	0000000c 	andeq	r0, r0, ip
    17b4:	0000000c 	andeq	r0, r0, ip
    17b8:	00001764 	andeq	r1, r0, r4, ror #14
    17bc:	08003384 	stmdaeq	r0, {r2, r7, r8, r9, ip, sp}
    17c0:	00000014 	andeq	r0, r0, r4, lsl r0
    17c4:	0000000c 	andeq	r0, r0, ip
    17c8:	00001764 	andeq	r1, r0, r4, ror #14
    17cc:	08003398 	stmdaeq	r0, {r3, r4, r7, r8, r9, ip, sp}
    17d0:	0000000c 	andeq	r0, r0, ip
    17d4:	0000000c 	andeq	r0, r0, ip
    17d8:	00001764 	andeq	r1, r0, r4, ror #14
    17dc:	080033a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, ip, sp}
    17e0:	00000014 	andeq	r0, r0, r4, lsl r0
    17e4:	0000000c 	andeq	r0, r0, ip
    17e8:	00001764 	andeq	r1, r0, r4, ror #14
    17ec:	080033b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, ip, sp}
    17f0:	00000010 	andeq	r0, r0, r0, lsl r0
    17f4:	0000000c 	andeq	r0, r0, ip
    17f8:	00001764 	andeq	r1, r0, r4, ror #14
    17fc:	080033c8 	stmdaeq	r0, {r3, r6, r7, r8, r9, ip, sp}
    1800:	00000014 	andeq	r0, r0, r4, lsl r0
    1804:	0000000c 	andeq	r0, r0, ip
    1808:	00001764 	andeq	r1, r0, r4, ror #14
    180c:	080033dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, ip, sp}
    1810:	00000014 	andeq	r0, r0, r4, lsl r0
    1814:	0000000c 	andeq	r0, r0, ip
    1818:	00001764 	andeq	r1, r0, r4, ror #14
    181c:	080033f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, ip, sp}
    1820:	00000014 	andeq	r0, r0, r4, lsl r0
    1824:	0000000c 	andeq	r0, r0, ip
    1828:	00001764 	andeq	r1, r0, r4, ror #14
    182c:	08003404 	stmdaeq	r0, {r2, sl, ip, sp}
    1830:	00000018 	andeq	r0, r0, r8, lsl r0
    1834:	0000000c 	andeq	r0, r0, ip
    1838:	00001764 	andeq	r1, r0, r4, ror #14
    183c:	0800341c 	stmdaeq	r0, {r2, r3, r4, sl, ip, sp}
    1840:	0000000c 	andeq	r0, r0, ip
    1844:	0000000c 	andeq	r0, r0, ip
    1848:	00001764 	andeq	r1, r0, r4, ror #14
    184c:	08003428 	stmdaeq	r0, {r3, r5, sl, ip, sp}
    1850:	00000014 	andeq	r0, r0, r4, lsl r0
    1854:	0000000c 	andeq	r0, r0, ip
    1858:	00001764 	andeq	r1, r0, r4, ror #14
    185c:	0800343c 	stmdaeq	r0, {r2, r3, r4, r5, sl, ip, sp}
    1860:	00000020 	andeq	r0, r0, r0, lsr #32
    1864:	0000000c 	andeq	r0, r0, ip
    1868:	00001764 	andeq	r1, r0, r4, ror #14
    186c:	0800345c 	stmdaeq	r0, {r2, r3, r4, r6, sl, ip, sp}
    1870:	0000000c 	andeq	r0, r0, ip
    1874:	0000000c 	andeq	r0, r0, ip
    1878:	00001764 	andeq	r1, r0, r4, ror #14
    187c:	08003468 	stmdaeq	r0, {r3, r5, r6, sl, ip, sp}
    1880:	00000010 	andeq	r0, r0, r0, lsl r0
    1884:	0000000c 	andeq	r0, r0, ip
    1888:	00001764 	andeq	r1, r0, r4, ror #14
    188c:	08003478 	stmdaeq	r0, {r3, r4, r5, r6, sl, ip, sp}
    1890:	0000000c 	andeq	r0, r0, ip
    1894:	00000014 	andeq	r0, r0, r4, lsl r0
    1898:	00001764 	andeq	r1, r0, r4, ror #14
    189c:	08003484 	stmdaeq	r0, {r2, r7, sl, ip, sp}
    18a0:	00000084 	andeq	r0, r0, r4, lsl #1
    18a4:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    18a8:	00018e02 	andeq	r8, r1, r2, lsl #28
    18ac:	0000000c 	andeq	r0, r0, ip
    18b0:	00001764 	andeq	r1, r0, r4, ror #14
    18b4:	08003508 	stmdaeq	r0, {r3, r8, sl, ip, sp}
    18b8:	00000018 	andeq	r0, r0, r8, lsl r0
    18bc:	0000000c 	andeq	r0, r0, ip
    18c0:	00001764 	andeq	r1, r0, r4, ror #14
    18c4:	08003520 	stmdaeq	r0, {r5, r8, sl, ip, sp}
    18c8:	00000018 	andeq	r0, r0, r8, lsl r0
    18cc:	0000000c 	andeq	r0, r0, ip
    18d0:	00001764 	andeq	r1, r0, r4, ror #14
    18d4:	08003538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip, sp}
    18d8:	00000018 	andeq	r0, r0, r8, lsl r0
    18dc:	0000000c 	andeq	r0, r0, ip
    18e0:	00001764 	andeq	r1, r0, r4, ror #14
    18e4:	08003550 	stmdaeq	r0, {r4, r6, r8, sl, ip, sp}
    18e8:	00000018 	andeq	r0, r0, r8, lsl r0
    18ec:	0000000c 	andeq	r0, r0, ip
    18f0:	00001764 	andeq	r1, r0, r4, ror #14
    18f4:	08003568 	stmdaeq	r0, {r3, r5, r6, r8, sl, ip, sp}
    18f8:	00000018 	andeq	r0, r0, r8, lsl r0
    18fc:	0000000c 	andeq	r0, r0, ip
    1900:	00001764 	andeq	r1, r0, r4, ror #14
    1904:	08003580 	stmdaeq	r0, {r7, r8, sl, ip, sp}
    1908:	0000000c 	andeq	r0, r0, ip
    190c:	0000000c 	andeq	r0, r0, ip
    1910:	00001764 	andeq	r1, r0, r4, ror #14
    1914:	0800358c 	stmdaeq	r0, {r2, r3, r7, r8, sl, ip, sp}
    1918:	0000000c 	andeq	r0, r0, ip
    191c:	0000000c 	andeq	r0, r0, ip
    1920:	00001764 	andeq	r1, r0, r4, ror #14
    1924:	08003598 	stmdaeq	r0, {r3, r4, r7, r8, sl, ip, sp}
    1928:	0000000c 	andeq	r0, r0, ip
    192c:	0000000c 	andeq	r0, r0, ip
    1930:	00001764 	andeq	r1, r0, r4, ror #14
    1934:	080035a4 	stmdaeq	r0, {r2, r5, r7, r8, sl, ip, sp}
    1938:	00000028 	andeq	r0, r0, r8, lsr #32
    193c:	00000014 	andeq	r0, r0, r4, lsl r0
    1940:	00001764 	andeq	r1, r0, r4, ror #14
    1944:	080035cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sl, ip, sp}
    1948:	0000002e 	andeq	r0, r0, lr, lsr #32
    194c:	8e100e41 	cdphi	14, 1, cr0, cr0, cr1, {2}
    1950:	040e5401 	streq	r5, [lr], #-1025	; 0x401
    1954:	0000000c 	andeq	r0, r0, ip
    1958:	00001764 	andeq	r1, r0, r4, ror #14
    195c:	080035fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, sl, ip, sp}
    1960:	00000012 	andeq	r0, r0, r2, lsl r0
    1964:	0000000c 	andeq	r0, r0, ip
    1968:	00001764 	andeq	r1, r0, r4, ror #14
    196c:	0800360c 	stmdaeq	r0, {r2, r3, r9, sl, ip, sp}
    1970:	00000014 	andeq	r0, r0, r4, lsl r0
    1974:	0000000c 	andeq	r0, r0, ip
    1978:	00001764 	andeq	r1, r0, r4, ror #14
    197c:	08003620 	stmdaeq	r0, {r5, r9, sl, ip, sp}
    1980:	0000000c 	andeq	r0, r0, ip
    1984:	0000000c 	andeq	r0, r0, ip
    1988:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    198c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1990:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1994:	00000024 	andeq	r0, r0, r4, lsr #32
    1998:	00001984 	andeq	r1, r0, r4, lsl #19
    199c:	0800362c 	stmdaeq	r0, {r2, r3, r5, r9, sl, ip, sp}
    19a0:	00000060 	andeq	r0, r0, r0, rrx
    19a4:	83080e41 	movwhi	r0, #36417	; 0x8e41
    19a8:	5a018e02 	bpl	651b8 <__Stack_Size+0x64db8>
    19ac:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    19b0:	4a0b4500 	bmi	2d2db8 <__Stack_Size+0x2d29b8>
    19b4:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    19b8:	000b4200 	andeq	r4, fp, r0, lsl #4
    19bc:	00000014 	andeq	r0, r0, r4, lsl r0
    19c0:	00001984 	andeq	r1, r0, r4, lsl #19
    19c4:	0800368c 	stmdaeq	r0, {r2, r3, r7, r9, sl, ip, sp}
    19c8:	0000003e 	andeq	r0, r0, lr, lsr r0
    19cc:	84080e43 	strhi	r0, [r8], #-3651	; 0xe43
    19d0:	00018e02 	andeq	r8, r1, r2, lsl #28
    19d4:	00000020 	andeq	r0, r0, r0, lsr #32
    19d8:	00001984 	andeq	r1, r0, r4, lsl #19
    19dc:	080036ca 	stmdaeq	r0, {r1, r3, r6, r7, r9, sl, ip, sp}
    19e0:	000000a0 	andeq	r0, r0, r0, lsr #1
    19e4:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xe42
    19e8:	86048505 	strhi	r8, [r4], -r5, lsl #10
    19ec:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
    19f0:	300e4d01 	andcc	r4, lr, r1, lsl #26
    19f4:	140e4002 	strne	r4, [lr], #-2
    19f8:	0000000c 	andeq	r0, r0, ip
    19fc:	00001984 	andeq	r1, r0, r4, lsl #19
    1a00:	0800376a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, sl, ip, sp}
    1a04:	00000018 	andeq	r0, r0, r8, lsl r0
    1a08:	0000000c 	andeq	r0, r0, ip
    1a0c:	00001984 	andeq	r1, r0, r4, lsl #19
    1a10:	08003782 	stmdaeq	r0, {r1, r7, r8, r9, sl, ip, sp}
    1a14:	00000012 	andeq	r0, r0, r2, lsl r0
    1a18:	0000000c 	andeq	r0, r0, ip
    1a1c:	00001984 	andeq	r1, r0, r4, lsl #19
    1a20:	08003794 	stmdaeq	r0, {r2, r4, r7, r8, r9, sl, ip, sp}
    1a24:	00000018 	andeq	r0, r0, r8, lsl r0
    1a28:	0000000c 	andeq	r0, r0, ip
    1a2c:	00001984 	andeq	r1, r0, r4, lsl #19
    1a30:	080037ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, sl, ip, sp}
    1a34:	00000018 	andeq	r0, r0, r8, lsl r0
    1a38:	0000000c 	andeq	r0, r0, ip
    1a3c:	00001984 	andeq	r1, r0, r4, lsl #19
    1a40:	080037c4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sl, ip, sp}
    1a44:	0000001e 	andeq	r0, r0, lr, lsl r0
    1a48:	0000000c 	andeq	r0, r0, ip
    1a4c:	00001984 	andeq	r1, r0, r4, lsl #19
    1a50:	080037e2 	stmdaeq	r0, {r1, r5, r6, r7, r8, r9, sl, ip, sp}
    1a54:	00000012 	andeq	r0, r0, r2, lsl r0
    1a58:	0000000c 	andeq	r0, r0, ip
    1a5c:	00001984 	andeq	r1, r0, r4, lsl #19
    1a60:	080037f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}
    1a64:	00000004 	andeq	r0, r0, r4
    1a68:	0000000c 	andeq	r0, r0, ip
    1a6c:	00001984 	andeq	r1, r0, r4, lsl #19
    1a70:	080037f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}
    1a74:	00000006 	andeq	r0, r0, r6
    1a78:	0000000c 	andeq	r0, r0, ip
    1a7c:	00001984 	andeq	r1, r0, r4, lsl #19
    1a80:	080037fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}
    1a84:	0000001e 	andeq	r0, r0, lr, lsl r0
    1a88:	0000000c 	andeq	r0, r0, ip
    1a8c:	00001984 	andeq	r1, r0, r4, lsl #19
    1a90:	0800381c 	stmdaeq	r0, {r2, r3, r4, fp, ip, sp}
    1a94:	00000018 	andeq	r0, r0, r8, lsl r0
    1a98:	0000000c 	andeq	r0, r0, ip
    1a9c:	00001984 	andeq	r1, r0, r4, lsl #19
    1aa0:	08003834 	stmdaeq	r0, {r2, r4, r5, fp, ip, sp}
    1aa4:	00000016 	andeq	r0, r0, r6, lsl r0
    1aa8:	0000000c 	andeq	r0, r0, ip
    1aac:	00001984 	andeq	r1, r0, r4, lsl #19
    1ab0:	0800384a 	stmdaeq	r0, {r1, r3, r6, fp, ip, sp}
    1ab4:	0000000c 	andeq	r0, r0, ip
    1ab8:	0000000c 	andeq	r0, r0, ip
    1abc:	00001984 	andeq	r1, r0, r4, lsl #19
    1ac0:	08003856 	stmdaeq	r0, {r1, r2, r4, r6, fp, ip, sp}
    1ac4:	00000018 	andeq	r0, r0, r8, lsl r0
    1ac8:	0000000c 	andeq	r0, r0, ip
    1acc:	00001984 	andeq	r1, r0, r4, lsl #19
    1ad0:	0800386e 	stmdaeq	r0, {r1, r2, r3, r5, r6, fp, ip, sp}
    1ad4:	0000000c 	andeq	r0, r0, ip
    1ad8:	0000000c 	andeq	r0, r0, ip
    1adc:	00001984 	andeq	r1, r0, r4, lsl #19
    1ae0:	0800387a 	stmdaeq	r0, {r1, r3, r4, r5, r6, fp, ip, sp}
    1ae4:	00000006 	andeq	r0, r0, r6
    1ae8:	0000000c 	andeq	r0, r0, ip
    1aec:	00001984 	andeq	r1, r0, r4, lsl #19
    1af0:	08003880 	stmdaeq	r0, {r7, fp, ip, sp}
    1af4:	0000001c 	andeq	r0, r0, ip, lsl r0
    1af8:	0000000c 	andeq	r0, r0, ip
    1afc:	00001984 	andeq	r1, r0, r4, lsl #19
    1b00:	0800389c 	stmdaeq	r0, {r2, r3, r4, r7, fp, ip, sp}
    1b04:	0000000c 	andeq	r0, r0, ip
    1b08:	0000000c 	andeq	r0, r0, ip
    1b0c:	00001984 	andeq	r1, r0, r4, lsl #19
    1b10:	080038a8 	stmdaeq	r0, {r3, r5, r7, fp, ip, sp}
    1b14:	00000008 	andeq	r0, r0, r8
    1b18:	00000014 	andeq	r0, r0, r4, lsl r0
    1b1c:	00001984 	andeq	r1, r0, r4, lsl #19
    1b20:	080038b0 	stmdaeq	r0, {r4, r5, r7, fp, ip, sp}
    1b24:	00000026 	andeq	r0, r0, r6, lsr #32
    1b28:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1b2c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b30:	0000000c 	andeq	r0, r0, ip
    1b34:	00001984 	andeq	r1, r0, r4, lsl #19
    1b38:	080038d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, fp, ip, sp}
    1b3c:	00000010 	andeq	r0, r0, r0, lsl r0
    1b40:	0000000c 	andeq	r0, r0, ip
    1b44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1b48:	7c020001 	stcvc	0, cr0, [r2], {1}
    1b4c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1b50:	0000000c 	andeq	r0, r0, ip
    1b54:	00001b40 	andeq	r1, r0, r0, asr #22
    1b58:	080038e8 	stmdaeq	r0, {r3, r5, r6, r7, fp, ip, sp}
    1b5c:	00000018 	andeq	r0, r0, r8, lsl r0
    1b60:	0000000c 	andeq	r0, r0, ip
    1b64:	00001b40 	andeq	r1, r0, r0, asr #22
    1b68:	08003900 	stmdaeq	r0, {r8, fp, ip, sp}
    1b6c:	0000000c 	andeq	r0, r0, ip
    1b70:	0000000c 	andeq	r0, r0, ip
    1b74:	00001b40 	andeq	r1, r0, r0, asr #22
    1b78:	0800390c 	stmdaeq	r0, {r2, r3, r8, fp, ip, sp}
    1b7c:	00000028 	andeq	r0, r0, r8, lsr #32
    1b80:	0000000c 	andeq	r0, r0, ip
    1b84:	00001b40 	andeq	r1, r0, r0, asr #22
    1b88:	08003934 	stmdaeq	r0, {r2, r4, r5, r8, fp, ip, sp}
    1b8c:	00000018 	andeq	r0, r0, r8, lsl r0
    1b90:	0000000c 	andeq	r0, r0, ip
    1b94:	00001b40 	andeq	r1, r0, r0, asr #22
    1b98:	0800394c 	stmdaeq	r0, {r2, r3, r6, r8, fp, ip, sp}
    1b9c:	0000000c 	andeq	r0, r0, ip
    1ba0:	0000000c 	andeq	r0, r0, ip
    1ba4:	00001b40 	andeq	r1, r0, r0, asr #22
    1ba8:	08003958 	stmdaeq	r0, {r3, r4, r6, r8, fp, ip, sp}
    1bac:	0000001c 	andeq	r0, r0, ip, lsl r0
    1bb0:	0000000c 	andeq	r0, r0, ip
    1bb4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1bb8:	7c020001 	stcvc	0, cr0, [r2], {1}
    1bbc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1bc0:	00000018 	andeq	r0, r0, r8, lsl r0
    1bc4:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1bc8:	08003974 	stmdaeq	r0, {r2, r4, r5, r6, r8, fp, ip, sp}
    1bcc:	00000032 	andeq	r0, r0, r2, lsr r0
    1bd0:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1bd4:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1bd8:	00000001 	andeq	r0, r0, r1
    1bdc:	00000018 	andeq	r0, r0, r8, lsl r0
    1be0:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1be4:	080039a6 	stmdaeq	r0, {r1, r2, r5, r7, r8, fp, ip, sp}
    1be8:	0000003a 	andeq	r0, r0, sl, lsr r0
    1bec:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1bf0:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1bf4:	00000001 	andeq	r0, r0, r1
    1bf8:	00000024 	andeq	r0, r0, r4, lsr #32
    1bfc:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1c00:	080039e0 	stmdaeq	r0, {r5, r6, r7, r8, fp, ip, sp}
    1c04:	000000c8 	andeq	r0, r0, r8, asr #1
    1c08:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1c0c:	76018e02 	strvc	r8, [r1], -r2, lsl #28
    1c10:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    1c14:	620b4200 	andvs	r4, fp, #0, 4
    1c18:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    1c1c:	000b4200 	andeq	r4, fp, r0, lsl #4
    1c20:	0000000c 	andeq	r0, r0, ip
    1c24:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1c28:	08003aa8 	stmdaeq	r0, {r3, r5, r7, r9, fp, ip, sp}
    1c2c:	0000003c 	andeq	r0, r0, ip, lsr r0
    1c30:	00000018 	andeq	r0, r0, r8, lsl r0
    1c34:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1c38:	08003ae4 	stmdaeq	r0, {r2, r5, r6, r7, r9, fp, ip, sp}
    1c3c:	00000074 	andeq	r0, r0, r4, ror r0
    1c40:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
    1c44:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1c48:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c4c:	00000018 	andeq	r0, r0, r8, lsl r0
    1c50:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1c54:	08003b58 	stmdaeq	r0, {r3, r4, r6, r8, r9, fp, ip, sp}
    1c58:	00000088 	andeq	r0, r0, r8, lsl #1
    1c5c:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    1c60:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1c64:	00000001 	andeq	r0, r0, r1
    1c68:	00000018 	andeq	r0, r0, r8, lsl r0
    1c6c:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1c70:	08003be0 	stmdaeq	r0, {r5, r6, r7, r8, r9, fp, ip, sp}
    1c74:	00000084 	andeq	r0, r0, r4, lsl #1
    1c78:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
    1c7c:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1c80:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c84:	00000018 	andeq	r0, r0, r8, lsl r0
    1c88:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1c8c:	08003c64 	stmdaeq	r0, {r2, r5, r6, sl, fp, ip, sp}
    1c90:	00000068 	andeq	r0, r0, r8, rrx
    1c94:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    1c98:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1c9c:	00000001 	andeq	r0, r0, r1
    1ca0:	0000000c 	andeq	r0, r0, ip
    1ca4:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1ca8:	08003ccc 	stmdaeq	r0, {r2, r3, r6, r7, sl, fp, ip, sp}
    1cac:	00000022 	andeq	r0, r0, r2, lsr #32
    1cb0:	0000000c 	andeq	r0, r0, ip
    1cb4:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1cb8:	08003cee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, sl, fp, ip, sp}
    1cbc:	00000012 	andeq	r0, r0, r2, lsl r0
    1cc0:	0000000c 	andeq	r0, r0, ip
    1cc4:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1cc8:	08003d00 	stmdaeq	r0, {r8, sl, fp, ip, sp}
    1ccc:	00000014 	andeq	r0, r0, r4, lsl r0
    1cd0:	0000000c 	andeq	r0, r0, ip
    1cd4:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1cd8:	08003d14 	stmdaeq	r0, {r2, r4, r8, sl, fp, ip, sp}
    1cdc:	00000010 	andeq	r0, r0, r0, lsl r0
    1ce0:	0000000c 	andeq	r0, r0, ip
    1ce4:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1ce8:	08003d24 	stmdaeq	r0, {r2, r5, r8, sl, fp, ip, sp}
    1cec:	00000012 	andeq	r0, r0, r2, lsl r0
    1cf0:	0000000c 	andeq	r0, r0, ip
    1cf4:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1cf8:	08003d36 	stmdaeq	r0, {r1, r2, r4, r5, r8, sl, fp, ip, sp}
    1cfc:	00000018 	andeq	r0, r0, r8, lsl r0
    1d00:	0000000c 	andeq	r0, r0, ip
    1d04:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1d08:	08003d4e 	stmdaeq	r0, {r1, r2, r3, r6, r8, sl, fp, ip, sp}
    1d0c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1d10:	0000000c 	andeq	r0, r0, ip
    1d14:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1d18:	08003d6a 	stmdaeq	r0, {r1, r3, r5, r6, r8, sl, fp, ip, sp}
    1d1c:	00000012 	andeq	r0, r0, r2, lsl r0
    1d20:	0000000c 	andeq	r0, r0, ip
    1d24:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1d28:	08003d7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, sl, fp, ip, sp}
    1d2c:	00000004 	andeq	r0, r0, r4
    1d30:	0000000c 	andeq	r0, r0, ip
    1d34:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1d38:	08003d80 	stmdaeq	r0, {r7, r8, sl, fp, ip, sp}
    1d3c:	00000008 	andeq	r0, r0, r8
    1d40:	0000000c 	andeq	r0, r0, ip
    1d44:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1d48:	08003d88 	stmdaeq	r0, {r3, r7, r8, sl, fp, ip, sp}
    1d4c:	00000012 	andeq	r0, r0, r2, lsl r0
    1d50:	0000000c 	andeq	r0, r0, ip
    1d54:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1d58:	08003d9a 	stmdaeq	r0, {r1, r3, r4, r7, r8, sl, fp, ip, sp}
    1d5c:	0000000e 	andeq	r0, r0, lr
    1d60:	0000000c 	andeq	r0, r0, ip
    1d64:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1d68:	08003da8 	stmdaeq	r0, {r3, r5, r7, r8, sl, fp, ip, sp}
    1d6c:	0000001a 	andeq	r0, r0, sl, lsl r0
    1d70:	00000018 	andeq	r0, r0, r8, lsl r0
    1d74:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1d78:	08003dc2 	stmdaeq	r0, {r1, r6, r7, r8, sl, fp, ip, sp}
    1d7c:	00000034 	andeq	r0, r0, r4, lsr r0
    1d80:	83100e41 	tsthi	r0, #1040	; 0x410
    1d84:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1d88:	00018e02 	andeq	r8, r1, r2, lsl #28
    1d8c:	00000014 	andeq	r0, r0, r4, lsl r0
    1d90:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1d94:	08003df6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, sl, fp, ip, sp}
    1d98:	00000014 	andeq	r0, r0, r4, lsl r0
    1d9c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1da0:	00018e02 	andeq	r8, r1, r2, lsl #28
    1da4:	00000014 	andeq	r0, r0, r4, lsl r0
    1da8:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1dac:	08003e0a 	stmdaeq	r0, {r1, r3, r9, sl, fp, ip, sp}
    1db0:	0000001a 	andeq	r0, r0, sl, lsl r0
    1db4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1db8:	00018e02 	andeq	r8, r1, r2, lsl #28
    1dbc:	00000014 	andeq	r0, r0, r4, lsl r0
    1dc0:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1dc4:	08003e24 	stmdaeq	r0, {r2, r5, r9, sl, fp, ip, sp}
    1dc8:	00000014 	andeq	r0, r0, r4, lsl r0
    1dcc:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1dd0:	00018e02 	andeq	r8, r1, r2, lsl #28
    1dd4:	0000000c 	andeq	r0, r0, ip
    1dd8:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1ddc:	08003e38 	stmdaeq	r0, {r3, r4, r5, r9, sl, fp, ip, sp}
    1de0:	00000006 	andeq	r0, r0, r6
    1de4:	0000000c 	andeq	r0, r0, ip
    1de8:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1dec:	08003e3e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r9, sl, fp, ip, sp}
    1df0:	00000010 	andeq	r0, r0, r0, lsl r0
    1df4:	0000000c 	andeq	r0, r0, ip
    1df8:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1dfc:	08003e4e 	stmdaeq	r0, {r1, r2, r3, r6, r9, sl, fp, ip, sp}
    1e00:	00000010 	andeq	r0, r0, r0, lsl r0
    1e04:	00000018 	andeq	r0, r0, r8, lsl r0
    1e08:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1e0c:	08003e5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9, sl, fp, ip, sp}
    1e10:	0000003c 	andeq	r0, r0, ip, lsr r0
    1e14:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    1e18:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1e1c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1e20:	0000000c 	andeq	r0, r0, ip
    1e24:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1e28:	08003e9a 	stmdaeq	r0, {r1, r3, r4, r7, r9, sl, fp, ip, sp}
    1e2c:	00000010 	andeq	r0, r0, r0, lsl r0
    1e30:	0000000c 	andeq	r0, r0, ip
    1e34:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1e38:	08003eaa 	stmdaeq	r0, {r1, r3, r5, r7, r9, sl, fp, ip, sp}
    1e3c:	00000014 	andeq	r0, r0, r4, lsl r0
    1e40:	0000000c 	andeq	r0, r0, ip
    1e44:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1e48:	08003ebe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp}
    1e4c:	00000010 	andeq	r0, r0, r0, lsl r0
    1e50:	0000000c 	andeq	r0, r0, ip
    1e54:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1e58:	08003ece 	stmdaeq	r0, {r1, r2, r3, r6, r7, r9, sl, fp, ip, sp}
    1e5c:	00000014 	andeq	r0, r0, r4, lsl r0
    1e60:	0000000c 	andeq	r0, r0, ip
    1e64:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1e68:	08003ee2 	stmdaeq	r0, {r1, r5, r6, r7, r9, sl, fp, ip, sp}
    1e6c:	00000018 	andeq	r0, r0, r8, lsl r0
    1e70:	0000000c 	andeq	r0, r0, ip
    1e74:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1e78:	08003efa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp}
    1e7c:	00000018 	andeq	r0, r0, r8, lsl r0
    1e80:	0000000c 	andeq	r0, r0, ip
    1e84:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1e88:	08003f12 	stmdaeq	r0, {r1, r4, r8, r9, sl, fp, ip, sp}
    1e8c:	00000018 	andeq	r0, r0, r8, lsl r0
    1e90:	0000000c 	andeq	r0, r0, ip
    1e94:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1e98:	08003f2a 	stmdaeq	r0, {r1, r3, r5, r8, r9, sl, fp, ip, sp}
    1e9c:	00000018 	andeq	r0, r0, r8, lsl r0
    1ea0:	0000000c 	andeq	r0, r0, ip
    1ea4:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1ea8:	08003f42 	stmdaeq	r0, {r1, r6, r8, r9, sl, fp, ip, sp}
    1eac:	00000010 	andeq	r0, r0, r0, lsl r0
    1eb0:	0000000c 	andeq	r0, r0, ip
    1eb4:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1eb8:	08003f52 	stmdaeq	r0, {r1, r4, r6, r8, r9, sl, fp, ip, sp}
    1ebc:	00000014 	andeq	r0, r0, r4, lsl r0
    1ec0:	0000000c 	andeq	r0, r0, ip
    1ec4:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1ec8:	08003f66 	stmdaeq	r0, {r1, r2, r5, r6, r8, r9, sl, fp, ip, sp}
    1ecc:	00000010 	andeq	r0, r0, r0, lsl r0
    1ed0:	0000000c 	andeq	r0, r0, ip
    1ed4:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1ed8:	08003f76 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp}
    1edc:	00000014 	andeq	r0, r0, r4, lsl r0
    1ee0:	0000000c 	andeq	r0, r0, ip
    1ee4:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1ee8:	08003f8a 	stmdaeq	r0, {r1, r3, r7, r8, r9, sl, fp, ip, sp}
    1eec:	00000010 	andeq	r0, r0, r0, lsl r0
    1ef0:	0000000c 	andeq	r0, r0, ip
    1ef4:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1ef8:	08003f9a 	stmdaeq	r0, {r1, r3, r4, r7, r8, r9, sl, fp, ip, sp}
    1efc:	00000014 	andeq	r0, r0, r4, lsl r0
    1f00:	0000000c 	andeq	r0, r0, ip
    1f04:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1f08:	08003fae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp}
    1f0c:	00000010 	andeq	r0, r0, r0, lsl r0
    1f10:	0000000c 	andeq	r0, r0, ip
    1f14:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1f18:	08003fbe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp}
    1f1c:	00000014 	andeq	r0, r0, r4, lsl r0
    1f20:	0000000c 	andeq	r0, r0, ip
    1f24:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1f28:	08003fd2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, sl, fp, ip, sp}
    1f2c:	00000010 	andeq	r0, r0, r0, lsl r0
    1f30:	0000000c 	andeq	r0, r0, ip
    1f34:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1f38:	08003fe2 	stmdaeq	r0, {r1, r5, r6, r7, r8, r9, sl, fp, ip, sp}
    1f3c:	00000010 	andeq	r0, r0, r0, lsl r0
    1f40:	0000000c 	andeq	r0, r0, ip
    1f44:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1f48:	08003ff2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}
    1f4c:	00000010 	andeq	r0, r0, r0, lsl r0
    1f50:	0000000c 	andeq	r0, r0, ip
    1f54:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1f58:	08004002 	stmdaeq	r0, {r1, lr}
    1f5c:	00000010 	andeq	r0, r0, r0, lsl r0
    1f60:	0000000c 	andeq	r0, r0, ip
    1f64:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1f68:	08004012 	stmdaeq	r0, {r1, r4, lr}
    1f6c:	00000010 	andeq	r0, r0, r0, lsl r0
    1f70:	0000000c 	andeq	r0, r0, ip
    1f74:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1f78:	08004022 	stmdaeq	r0, {r1, r5, lr}
    1f7c:	00000010 	andeq	r0, r0, r0, lsl r0
    1f80:	0000000c 	andeq	r0, r0, ip
    1f84:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1f88:	08004032 	stmdaeq	r0, {r1, r4, r5, lr}
    1f8c:	00000014 	andeq	r0, r0, r4, lsl r0
    1f90:	0000000c 	andeq	r0, r0, ip
    1f94:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1f98:	08004046 	stmdaeq	r0, {r1, r2, r6, lr}
    1f9c:	00000014 	andeq	r0, r0, r4, lsl r0
    1fa0:	0000000c 	andeq	r0, r0, ip
    1fa4:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1fa8:	0800405a 	stmdaeq	r0, {r1, r3, r4, r6, lr}
    1fac:	00000014 	andeq	r0, r0, r4, lsl r0
    1fb0:	0000000c 	andeq	r0, r0, ip
    1fb4:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1fb8:	0800406e 	stmdaeq	r0, {r1, r2, r3, r5, r6, lr}
    1fbc:	00000014 	andeq	r0, r0, r4, lsl r0
    1fc0:	0000000c 	andeq	r0, r0, ip
    1fc4:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1fc8:	08004082 	stmdaeq	r0, {r1, r7, lr}
    1fcc:	00000014 	andeq	r0, r0, r4, lsl r0
    1fd0:	00000014 	andeq	r0, r0, r4, lsl r0
    1fd4:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1fd8:	08004096 	stmdaeq	r0, {r1, r2, r4, r7, lr}
    1fdc:	0000001c 	andeq	r0, r0, ip, lsl r0
    1fe0:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1fe4:	00018e02 	andeq	r8, r1, r2, lsl #28
    1fe8:	00000014 	andeq	r0, r0, r4, lsl r0
    1fec:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    1ff0:	080040b2 	stmdaeq	r0, {r1, r4, r5, r7, lr}
    1ff4:	0000001c 	andeq	r0, r0, ip, lsl r0
    1ff8:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1ffc:	00018e02 	andeq	r8, r1, r2, lsl #28
    2000:	00000014 	andeq	r0, r0, r4, lsl r0
    2004:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    2008:	080040ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, lr}
    200c:	00000044 	andeq	r0, r0, r4, asr #32
    2010:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    2014:	00018e02 	andeq	r8, r1, r2, lsl #28
    2018:	0000000c 	andeq	r0, r0, ip
    201c:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    2020:	08004112 	stmdaeq	r0, {r1, r4, r8, lr}
    2024:	00000018 	andeq	r0, r0, r8, lsl r0
    2028:	0000000c 	andeq	r0, r0, ip
    202c:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    2030:	0800412a 	stmdaeq	r0, {r1, r3, r5, r8, lr}
    2034:	00000018 	andeq	r0, r0, r8, lsl r0
    2038:	0000000c 	andeq	r0, r0, ip
    203c:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    2040:	08004142 	stmdaeq	r0, {r1, r6, r8, lr}
    2044:	00000018 	andeq	r0, r0, r8, lsl r0
    2048:	0000000c 	andeq	r0, r0, ip
    204c:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    2050:	0800415a 	stmdaeq	r0, {r1, r3, r4, r6, r8, lr}
    2054:	00000016 	andeq	r0, r0, r6, lsl r0
    2058:	0000000c 	andeq	r0, r0, ip
    205c:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    2060:	08004170 	stmdaeq	r0, {r4, r5, r6, r8, lr}
    2064:	00000016 	andeq	r0, r0, r6, lsl r0
    2068:	0000000c 	andeq	r0, r0, ip
    206c:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    2070:	08004186 	stmdaeq	r0, {r1, r2, r7, r8, lr}
    2074:	00000016 	andeq	r0, r0, r6, lsl r0
    2078:	0000000c 	andeq	r0, r0, ip
    207c:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    2080:	0800419c 	stmdaeq	r0, {r2, r3, r4, r7, r8, lr}
    2084:	00000016 	andeq	r0, r0, r6, lsl r0
    2088:	0000000c 	andeq	r0, r0, ip
    208c:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    2090:	080041b2 	stmdaeq	r0, {r1, r4, r5, r7, r8, lr}
    2094:	00000004 	andeq	r0, r0, r4
    2098:	0000000c 	andeq	r0, r0, ip
    209c:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    20a0:	080041b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, lr}
    20a4:	00000004 	andeq	r0, r0, r4
    20a8:	0000000c 	andeq	r0, r0, ip
    20ac:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    20b0:	080041ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, lr}
    20b4:	00000004 	andeq	r0, r0, r4
    20b8:	0000000c 	andeq	r0, r0, ip
    20bc:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    20c0:	080041be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, lr}
    20c4:	00000004 	andeq	r0, r0, r4
    20c8:	0000000c 	andeq	r0, r0, ip
    20cc:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    20d0:	080041c2 	stmdaeq	r0, {r1, r6, r7, r8, lr}
    20d4:	00000004 	andeq	r0, r0, r4
    20d8:	0000000c 	andeq	r0, r0, ip
    20dc:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    20e0:	080041c6 	stmdaeq	r0, {r1, r2, r6, r7, r8, lr}
    20e4:	00000006 	andeq	r0, r0, r6
    20e8:	0000000c 	andeq	r0, r0, ip
    20ec:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    20f0:	080041cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, lr}
    20f4:	00000016 	andeq	r0, r0, r6, lsl r0
    20f8:	0000000c 	andeq	r0, r0, ip
    20fc:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    2100:	080041e2 	stmdaeq	r0, {r1, r5, r6, r7, r8, lr}
    2104:	0000001a 	andeq	r0, r0, sl, lsl r0
    2108:	00000030 	andeq	r0, r0, r0, lsr r0
    210c:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    2110:	080041fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, lr}
    2114:	0000006e 	andeq	r0, r0, lr, rrx
    2118:	83180e41 	tsthi	r8, #1040	; 0x410
    211c:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    2120:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    2124:	62018e02 	andvs	r8, r1, #2, 28
    2128:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    212c:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    2130:	500b4200 	andpl	r4, fp, r0, lsl #4
    2134:	c5c6c7ce 	strbgt	ip, [r6, #1998]	; 0x7ce
    2138:	000ec3c4 	andeq	ip, lr, r4, asr #7
    213c:	0000000c 	andeq	r0, r0, ip
    2140:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    2144:	0800426a 	stmdaeq	r0, {r1, r3, r5, r6, r9, lr}
    2148:	00000016 	andeq	r0, r0, r6, lsl r0
    214c:	0000000c 	andeq	r0, r0, ip
    2150:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    2154:	08004280 	stmdaeq	r0, {r7, r9, lr}
    2158:	0000001a 	andeq	r0, r0, sl, lsl r0
    215c:	00000048 	andeq	r0, r0, r8, asr #32
    2160:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    2164:	0800429a 	stmdaeq	r0, {r1, r3, r4, r7, r9, lr}
    2168:	000000b6 	strheq	r0, [r0], -r6
    216c:	83180e41 	tsthi	r8, #1040	; 0x410
    2170:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    2174:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    2178:	4d018e02 	stcmi	14, cr8, [r1, #-8]
    217c:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    2180:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    2184:	480b4200 	stmdami	fp, {r9, lr}
    2188:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    218c:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    2190:	600b4200 	andvs	r4, fp, r0, lsl #4
    2194:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    2198:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    219c:	5c0b4200 	sfmpl	f4, 4, [fp], {-0}
    21a0:	c5c6c7ce 	strbgt	ip, [r6, #1998]	; 0x7ce
    21a4:	000ec3c4 	andeq	ip, lr, r4, asr #7
    21a8:	0000000c 	andeq	r0, r0, ip
    21ac:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    21b0:	08004350 	stmdaeq	r0, {r4, r6, r8, r9, lr}
    21b4:	00000010 	andeq	r0, r0, r0, lsl r0
    21b8:	0000000c 	andeq	r0, r0, ip
    21bc:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    21c0:	08004360 	stmdaeq	r0, {r5, r6, r8, r9, lr}
    21c4:	00000006 	andeq	r0, r0, r6
    21c8:	0000000c 	andeq	r0, r0, ip
    21cc:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    21d0:	08004366 	stmdaeq	r0, {r1, r2, r5, r6, r8, r9, lr}
    21d4:	00000006 	andeq	r0, r0, r6
    21d8:	0000000c 	andeq	r0, r0, ip
    21dc:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    21e0:	0800436c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, lr}
    21e4:	00000006 	andeq	r0, r0, r6
    21e8:	0000000c 	andeq	r0, r0, ip
    21ec:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    21f0:	08004372 	stmdaeq	r0, {r1, r4, r5, r6, r8, r9, lr}
    21f4:	00000008 	andeq	r0, r0, r8
    21f8:	0000000c 	andeq	r0, r0, ip
    21fc:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    2200:	0800437a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, r9, lr}
    2204:	00000006 	andeq	r0, r0, r6
    2208:	0000000c 	andeq	r0, r0, ip
    220c:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    2210:	08004380 	stmdaeq	r0, {r7, r8, r9, lr}
    2214:	00000006 	andeq	r0, r0, r6
    2218:	0000000c 	andeq	r0, r0, ip
    221c:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    2220:	08004386 	stmdaeq	r0, {r1, r2, r7, r8, r9, lr}
    2224:	0000000c 	andeq	r0, r0, ip
    2228:	0000000c 	andeq	r0, r0, ip
    222c:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    2230:	08004392 	stmdaeq	r0, {r1, r4, r7, r8, r9, lr}
    2234:	00000008 	andeq	r0, r0, r8
    2238:	0000000c 	andeq	r0, r0, ip
    223c:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    2240:	0800439a 	stmdaeq	r0, {r1, r3, r4, r7, r8, r9, lr}
    2244:	00000016 	andeq	r0, r0, r6, lsl r0
    2248:	0000000c 	andeq	r0, r0, ip
    224c:	00001bb0 			; <UNDEFINED> instruction: 0x00001bb0
    2250:	080043b0 	stmdaeq	r0, {r4, r5, r7, r8, r9, lr}
    2254:	00000008 	andeq	r0, r0, r8
    2258:	0000000c 	andeq	r0, r0, ip
    225c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2260:	7c020001 	stcvc	0, cr0, [r2], {1}
    2264:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2268:	00000024 	andeq	r0, r0, r4, lsr #32
    226c:	00002258 	andeq	r2, r0, r8, asr r2
    2270:	080043b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, lr}
    2274:	00000094 	muleq	r0, r4, r0
    2278:	83080e41 	movwhi	r0, #36417	; 0x8e41
    227c:	5b018e02 	blpl	65a8c <__Stack_Size+0x6568c>
    2280:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    2284:	620b4500 	andvs	r4, fp, #0, 10
    2288:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    228c:	000b4200 	andeq	r4, fp, r0, lsl #4
    2290:	0000001c 	andeq	r0, r0, ip, lsl r0
    2294:	00002258 	andeq	r2, r0, r8, asr r2
    2298:	0800444c 	stmdaeq	r0, {r2, r3, r6, sl, lr}
    229c:	00000088 	andeq	r0, r0, r8, lsl #1
    22a0:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    22a4:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    22a8:	280e5d01 	stmdacs	lr, {r0, r8, sl, fp, ip, lr}
    22ac:	000c0e62 	andeq	r0, ip, r2, ror #28
    22b0:	0000000c 	andeq	r0, r0, ip
    22b4:	00002258 	andeq	r2, r0, r8, asr r2
    22b8:	080044d4 	stmdaeq	r0, {r2, r4, r6, r7, sl, lr}
    22bc:	00000016 	andeq	r0, r0, r6, lsl r0
    22c0:	00000014 	andeq	r0, r0, r4, lsl r0
    22c4:	00002258 	andeq	r2, r0, r8, asr r2
    22c8:	080044ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, sl, lr}
    22cc:	00000020 	andeq	r0, r0, r0, lsr #32
    22d0:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    22d4:	00018e02 	andeq	r8, r1, r2, lsl #28
    22d8:	0000000c 	andeq	r0, r0, ip
    22dc:	00002258 	andeq	r2, r0, r8, asr r2
    22e0:	0800450a 	stmdaeq	r0, {r1, r3, r8, sl, lr}
    22e4:	0000000c 	andeq	r0, r0, ip
    22e8:	0000000c 	andeq	r0, r0, ip
    22ec:	00002258 	andeq	r2, r0, r8, asr r2
    22f0:	08004516 	stmdaeq	r0, {r1, r2, r4, r8, sl, lr}
    22f4:	00000018 	andeq	r0, r0, r8, lsl r0
    22f8:	00000014 	andeq	r0, r0, r4, lsl r0
    22fc:	00002258 	andeq	r2, r0, r8, asr r2
    2300:	0800452e 	stmdaeq	r0, {r1, r2, r3, r5, r8, sl, lr}
    2304:	00000032 	andeq	r0, r0, r2, lsr r0
    2308:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    230c:	00018e02 	andeq	r8, r1, r2, lsl #28
    2310:	0000000c 	andeq	r0, r0, ip
    2314:	00002258 	andeq	r2, r0, r8, asr r2
    2318:	08004560 	stmdaeq	r0, {r5, r6, r8, sl, lr}
    231c:	00000012 	andeq	r0, r0, r2, lsl r0
    2320:	0000000c 	andeq	r0, r0, ip
    2324:	00002258 	andeq	r2, r0, r8, asr r2
    2328:	08004572 	stmdaeq	r0, {r1, r4, r5, r6, r8, sl, lr}
    232c:	00000016 	andeq	r0, r0, r6, lsl r0
    2330:	0000000c 	andeq	r0, r0, ip
    2334:	00002258 	andeq	r2, r0, r8, asr r2
    2338:	08004588 	stmdaeq	r0, {r3, r7, r8, sl, lr}
    233c:	00000016 	andeq	r0, r0, r6, lsl r0
    2340:	0000000c 	andeq	r0, r0, ip
    2344:	00002258 	andeq	r2, r0, r8, asr r2
    2348:	0800459e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, sl, lr}
    234c:	00000018 	andeq	r0, r0, r8, lsl r0
    2350:	0000000c 	andeq	r0, r0, ip
    2354:	00002258 	andeq	r2, r0, r8, asr r2
    2358:	080045b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, sl, lr}
    235c:	00000016 	andeq	r0, r0, r6, lsl r0
    2360:	0000000c 	andeq	r0, r0, ip
    2364:	00002258 	andeq	r2, r0, r8, asr r2
    2368:	080045cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sl, lr}
    236c:	00000018 	andeq	r0, r0, r8, lsl r0
    2370:	0000000c 	andeq	r0, r0, ip
    2374:	00002258 	andeq	r2, r0, r8, asr r2
    2378:	080045e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sl, lr}
    237c:	00000008 	andeq	r0, r0, r8
    2380:	0000000c 	andeq	r0, r0, ip
    2384:	00002258 	andeq	r2, r0, r8, asr r2
    2388:	080045ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, lr}
    238c:	00000008 	andeq	r0, r0, r8
    2390:	0000000c 	andeq	r0, r0, ip
    2394:	00002258 	andeq	r2, r0, r8, asr r2
    2398:	080045f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, sl, lr}
    239c:	0000000c 	andeq	r0, r0, ip
    23a0:	0000000c 	andeq	r0, r0, ip
    23a4:	00002258 	andeq	r2, r0, r8, asr r2
    23a8:	08004600 	stmdaeq	r0, {r9, sl, lr}
    23ac:	00000012 	andeq	r0, r0, r2, lsl r0
    23b0:	0000000c 	andeq	r0, r0, ip
    23b4:	00002258 	andeq	r2, r0, r8, asr r2
    23b8:	08004612 	stmdaeq	r0, {r1, r4, r9, sl, lr}
    23bc:	00000012 	andeq	r0, r0, r2, lsl r0
    23c0:	0000000c 	andeq	r0, r0, ip
    23c4:	00002258 	andeq	r2, r0, r8, asr r2
    23c8:	08004624 	stmdaeq	r0, {r2, r5, r9, sl, lr}
    23cc:	00000018 	andeq	r0, r0, r8, lsl r0
    23d0:	0000000c 	andeq	r0, r0, ip
    23d4:	00002258 	andeq	r2, r0, r8, asr r2
    23d8:	0800463c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, lr}
    23dc:	00000018 	andeq	r0, r0, r8, lsl r0
    23e0:	0000000c 	andeq	r0, r0, ip
    23e4:	00002258 	andeq	r2, r0, r8, asr r2
    23e8:	08004654 	stmdaeq	r0, {r2, r4, r6, r9, sl, lr}
    23ec:	00000018 	andeq	r0, r0, r8, lsl r0
    23f0:	0000000c 	andeq	r0, r0, ip
    23f4:	00002258 	andeq	r2, r0, r8, asr r2
    23f8:	0800466c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, lr}
    23fc:	00000016 	andeq	r0, r0, r6, lsl r0
    2400:	0000000c 	andeq	r0, r0, ip
    2404:	00002258 	andeq	r2, r0, r8, asr r2
    2408:	08004682 	stmdaeq	r0, {r1, r7, r9, sl, lr}
    240c:	00000018 	andeq	r0, r0, r8, lsl r0
    2410:	0000000c 	andeq	r0, r0, ip
    2414:	00002258 	andeq	r2, r0, r8, asr r2
    2418:	0800469a 	stmdaeq	r0, {r1, r3, r4, r7, r9, sl, lr}
    241c:	0000000c 	andeq	r0, r0, ip
    2420:	0000000c 	andeq	r0, r0, ip
    2424:	00002258 	andeq	r2, r0, r8, asr r2
    2428:	080046a6 	stmdaeq	r0, {r1, r2, r5, r7, r9, sl, lr}
    242c:	00000008 	andeq	r0, r0, r8
    2430:	00000014 	andeq	r0, r0, r4, lsl r0
    2434:	00002258 	andeq	r2, r0, r8, asr r2
    2438:	080046ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r9, sl, lr}
    243c:	0000003e 	andeq	r0, r0, lr, lsr r0
    2440:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    2444:	00018e02 	andeq	r8, r1, r2, lsl #28
    2448:	0000000c 	andeq	r0, r0, ip
    244c:	00002258 	andeq	r2, r0, r8, asr r2
    2450:	080046ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, lr}
    2454:	0000000e 	andeq	r0, r0, lr
    2458:	0000000c 	andeq	r0, r0, ip
    245c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2460:	7c020001 	stcvc	0, cr0, [r2], {1}
    2464:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2468:	0000001c 	andeq	r0, r0, ip, lsl r0
    246c:	00002458 	andeq	r2, r0, r8, asr r4
    2470:	0800476c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, sl, lr}
    2474:	00000050 	andeq	r0, r0, r0, asr r0
    2478:	000d0941 	andeq	r0, sp, r1, asr #18
    247c:	8d080e44 	stchi	14, cr0, [r8, #-272]	; 0xfffffef0
    2480:	56018e02 	strpl	r8, [r1], -r2, lsl #28
    2484:	000ec0ce 	andeq	ip, lr, lr, asr #1

Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	32433249 	subcc	r3, r3, #-1879048188	; 0x90000004
       4:	5f56455f 	svcpl	0x0056455f
       8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
       c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
      10:	54007265 	strpl	r7, [r0], #-613	; 0x265
      14:	535f4d49 	cmppl	pc, #4672	; 0x1240
      18:	6f437465 	svcvs	0x00437465
      1c:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
      20:	45003465 	strmi	r3, [r0, #-1125]	; 0x465
      24:	39495458 	stmdbcc	r9, {r3, r4, r6, sl, ip, lr}^
      28:	495f355f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
      2c:	61485152 	cmpvs	r8, r2, asr r1
      30:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
      34:	65500072 	ldrbvs	r0, [r0, #-114]	; 0x72
      38:	5653646e 	ldrbpl	r6, [r3], -lr, ror #8
      3c:	4d440043 	stclmi	0, cr0, [r4, #-268]	; 0xfffffef4
      40:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
      44:	6e6e6168 	powvsez	f6, f6, #0.0
      48:	5f346c65 	svcpl	0x00346c65
      4c:	52495f35 	subpl	r5, r9, #53, 30	; 0xd4
      50:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
      54:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
      58:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
      5c:	5f353149 	svcpl	0x00353149
      60:	495f3031 	ldmdbmi	pc, {r0, r4, r5, ip, sp}^	; <UNPREDICTABLE>
      64:	61485152 	cmpvs	r8, r2, asr r1
      68:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
      6c:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
      70:	425f314d 	subsmi	r3, pc, #1073741843	; 0x40000013
      74:	495f4b52 	ldmdbmi	pc, {r1, r4, r6, r8, r9, fp, lr}^	; <UNPREDICTABLE>
      78:	61485152 	cmpvs	r8, r2, asr r1
      7c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
      80:	77670072 			; <UNDEFINED> instruction: 0x77670072
      84:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
      88:	31726574 	cmncc	r2, r4, ror r5
      8c:	43545200 	cmpmi	r4, #0, 4
      90:	72616c41 	rsbvc	r6, r1, #16640	; 0x4100
      94:	52495f6d 	subpl	r5, r9, #436	; 0x1b4
      98:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
      9c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
      a0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
      a4:	43435f38 	movtmi	r5, #16184	; 0x3f38
      a8:	5152495f 	cmppl	r2, pc, asr r9
      ac:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
      b0:	0072656c 	rsbseq	r6, r2, ip, ror #10
      b4:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
      b8:	52495f30 	subpl	r5, r9, #48, 30	; 0xc0
      bc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
      c0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
      c4:	52434300 	subpl	r4, r3, #0, 6
      c8:	61565f34 	cmpvs	r6, r4, lsr pc
      cc:	4d44006c 	stclmi	0, cr0, [r4, #-432]	; 0xfffffe50
      d0:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
      d4:	6e6e6168 	powvsez	f6, f6, #0.0
      d8:	5f336c65 	svcpl	0x00336c65
      dc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
      e0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
      e4:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
      e8:	5f314332 	svcpl	0x00314332
      ec:	495f5645 	ldmdbmi	pc, {r0, r2, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
      f0:	61485152 	cmpvs	r8, r2, asr r1
      f4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
      f8:	53550072 	cmppl	r5, #114	; 0x72
      fc:	6b615742 	blvs	1855e0c <__Stack_Size+0x1855a0c>
     100:	5f705565 	svcpl	0x00705565
     104:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     108:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     10c:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
     110:	42646165 	rsbmi	r6, r4, #1073741849	; 0x40000019
     114:	6f747475 	svcvs	0x00747475
     118:	4d44006e 	stclmi	0, cr0, [r4, #-440]	; 0xfffffe48
     11c:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     120:	6e6e6168 	powvsez	f6, f6, #0.0
     124:	5f356c65 	svcpl	0x00356c65
     128:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     12c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     130:	44007265 	strmi	r7, [r0], #-613	; 0x265
     134:	5f31414d 	svcpl	0x0031414d
     138:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     13c:	326c656e 	rsbcc	r6, ip, #461373440	; 0x1b800000
     140:	5152495f 	cmppl	r2, pc, asr r9
     144:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     148:	0072656c 	rsbseq	r6, r2, ip, ror #10
     14c:	31434441 	cmpcc	r3, r1, asr #8
     150:	495f325f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^	; <UNPREDICTABLE>
     154:	61485152 	cmpvs	r8, r2, asr r1
     158:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     15c:	41550072 	cmpmi	r5, r2, ror r0
     160:	5f345452 	svcpl	0x00345452
     164:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     168:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     16c:	54007265 	strpl	r7, [r0], #-613	; 0x265
     170:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 178 <_Minimum_Stack_Size+0x78>
     174:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
     178:	4c006665 	stcmi	6, cr6, [r0], {101}	; 0x65
     17c:	535f4445 	cmppl	pc, #1157627904	; 0x45000000
     180:	74537465 	ldrbvc	r7, [r3], #-1125	; 0x465
     184:	00657461 	rsbeq	r7, r5, r1, ror #8
     188:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
     18c:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
     190:	495f3349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     194:	61485152 	cmpvs	r8, r2, asr r1
     198:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     19c:	50530072 	subspl	r0, r3, r2, ror r0
     1a0:	495f3349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     1a4:	61485152 	cmpvs	r8, r2, asr r1
     1a8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     1ac:	75760072 	ldrbvc	r0, [r6, #-114]!	; 0x72
     1b0:	54003631 	strpl	r3, [r0], #-1585	; 0x631
     1b4:	435f4d49 	cmpmi	pc, #4672	; 0x1240
     1b8:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
     1bc:	65505449 	ldrbvs	r5, [r0, #-1097]	; 0x449
     1c0:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
     1c4:	74694267 	strbtvc	r4, [r9], #-615	; 0x267
     1c8:	52434300 	subpl	r4, r3, #0, 6
     1cc:	43430031 	movtmi	r0, #12337	; 0x3031
     1d0:	43003252 	movwmi	r3, #594	; 0x252
     1d4:	00335243 	eorseq	r5, r3, r3, asr #4
     1d8:	34524343 	ldrbcc	r4, [r2], #-835	; 0x343
     1dc:	4d434300 	stclmi	3, cr4, [r3, #-0]
     1e0:	43003152 	movwmi	r3, #338	; 0x152
     1e4:	32524d43 	subscc	r4, r2, #4288	; 0x10c0
     1e8:	52534900 	subspl	r4, r3, #0, 18
     1ec:	736d315f 	cmnvc	sp, #-1073741801	; 0xc0000017
     1f0:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]	; 0xfffffe84
     1f4:	54005245 	strpl	r5, [r0], #-581	; 0x245
     1f8:	5f374d49 	svcpl	0x00374d49
     1fc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     200:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     204:	54007265 	strpl	r7, [r0], #-613	; 0x265
     208:	5f334d49 	svcpl	0x00334d49
     20c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     210:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     214:	55007265 	strpl	r7, [r0, #-613]	; 0x265
     218:	485f4253 	ldmdami	pc, {r0, r1, r4, r6, r9, lr}^	; <UNPREDICTABLE>
     21c:	41435f50 	cmpmi	r3, r0, asr pc
     220:	58545f4e 	ldmdapl	r4, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     224:	5152495f 	cmppl	r2, pc, asr r9
     228:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     22c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     230:	5f525349 	svcpl	0x00525349
     234:	5f44454c 	svcpl	0x0044454c
     238:	5f424752 	svcpl	0x00424752
     23c:	454d4954 	strbmi	r4, [sp, #-2388]	; 0x954
     240:	73550052 	cmpvc	r5, #82	; 0x52
     244:	46656761 	strbtmi	r6, [r5], -r1, ror #14
     248:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
     24c:	65637845 	strbvs	r7, [r3, #-2117]!	; 0x845
     250:	6f697470 	svcvs	0x00697470
     254:	5355006e 	cmppl	r5, #110	; 0x6e
     258:	33545241 	cmpcc	r4, #268435460	; 0x10000004
     25c:	5152495f 	cmppl	r2, pc, asr r9
     260:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     264:	0072656c 	rsbseq	r6, r2, ip, ror #10
     268:	5f4e4143 	svcpl	0x004e4143
     26c:	5f454353 	svcpl	0x00454353
     270:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     274:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     278:	54007265 	strpl	r7, [r0], #-613	; 0x265
     27c:	5f384d49 	svcpl	0x00384d49
     280:	5f475254 	svcpl	0x00475254
     284:	5f4d4f43 	svcpl	0x004d4f43
     288:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     28c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     290:	54007265 	strpl	r7, [r0], #-613	; 0x265
     294:	535f4d49 	cmppl	pc, #4672	; 0x1240
     298:	6f437465 	svcvs	0x00437465
     29c:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
     2a0:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     2a4:	495f364d 	ldmdbmi	pc, {r0, r2, r3, r6, r9, sl, ip, sp}^	; <UNPREDICTABLE>
     2a8:	61485152 	cmpvs	r8, r2, asr r1
     2ac:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     2b0:	49440072 	stmdbmi	r4, {r1, r4, r5, r6}^
     2b4:	53005245 	movwpl	r5, #581	; 0x245
     2b8:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
     2bc:	61486b63 	cmpvs	r8, r3, ror #22
     2c0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     2c4:	43430072 	movtmi	r0, #12402	; 0x3072
     2c8:	48005245 	stmdami	r0, {r0, r2, r6, r9, ip, lr}
     2cc:	46647261 	strbtmi	r7, [r4], -r1, ror #4
     2d0:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
     2d4:	65637845 	strbvs	r7, [r3, #-2117]!	; 0x845
     2d8:	6f697470 	svcvs	0x00697470
     2dc:	4441006e 	strbmi	r0, [r1], #-110	; 0x6e
     2e0:	495f3343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     2e4:	61485152 	cmpvs	r8, r2, asr r1
     2e8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     2ec:	5f5f0072 	svcpl	0x005f0072
     2f0:	5f525349 	svcpl	0x00525349
     2f4:	414c4544 	cmpmi	ip, r4, asr #10
     2f8:	57570059 			; <UNDEFINED> instruction: 0x57570059
     2fc:	495f4744 	ldmdbmi	pc, {r2, r6, r8, r9, sl, lr}^	; <UNPREDICTABLE>
     300:	61485152 	cmpvs	r8, r2, asr r1
     304:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     308:	4d4e0072 	stclmi	0, cr0, [lr, #-456]	; 0xfffffe38
     30c:	63784549 	cmnvs	r8, #306184192	; 0x12400000
     310:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     314:	53006e6f 	movwpl	r6, #3695	; 0xe6f
     318:	0052434d 	subseq	r4, r2, sp, asr #6
     31c:	32414d44 	subcc	r4, r1, #68, 26	; 0x1100
     320:	6168435f 	cmnvs	r8, pc, asr r3
     324:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     328:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
     32c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     330:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     334:	73754200 	cmnvc	r5, #0, 4
     338:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
     33c:	63784574 	cmnvs	r8, #116, 10	; 0x1d000000
     340:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     344:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
     348:	5f384d49 	svcpl	0x00384d49
     34c:	495f5055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, lr}^	; <UNPREDICTABLE>
     350:	61485152 	cmpvs	r8, r2, asr r1
     354:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     358:	4d430072 	stclmi	0, cr0, [r3, #-456]	; 0xfffffe38
     35c:	5f303337 	svcpl	0x00303337
     360:	2f505041 	svccs	0x00505041
     364:	2f637273 	svccs	0x00637273
     368:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     36c:	30316632 	eorscc	r6, r1, r2, lsr r6
     370:	74695f78 	strbtvc	r5, [r9], #-3960	; 0xf78
     374:	5300632e 	movwpl	r6, #814	; 0x32e
     378:	5f4f4944 	svcpl	0x004f4944
     37c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     380:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     384:	54007265 	strpl	r7, [r0], #-613	; 0x265
     388:	5f314d49 	svcpl	0x00314d49
     38c:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     390:	61485152 	cmpvs	r8, r2, asr r1
     394:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     398:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
     39c:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     3a0:	6e6e6168 	powvsez	f6, f6, #0.0
     3a4:	5f336c65 	svcpl	0x00336c65
     3a8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     3ac:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     3b0:	46007265 	strmi	r7, [r0], -r5, ror #4
     3b4:	5f434d53 	svcpl	0x00434d53
     3b8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     3bc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     3c0:	55007265 	strpl	r7, [r0, #-613]	; 0x265
     3c4:	35545241 	ldrbcc	r5, [r4, #-577]	; 0x241
     3c8:	5152495f 	cmppl	r2, pc, asr r9
     3cc:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     3d0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     3d4:	504d4154 	subpl	r4, sp, r4, asr r1
     3d8:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
     3dc:	61485152 	cmpvs	r8, r2, asr r1
     3e0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     3e4:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     3e8:	545f314d 	ldrbpl	r3, [pc], #-333	; 3f0 <_Minimum_Stack_Size+0x2f0>
     3ec:	435f4752 	cmpmi	pc, #21495808	; 0x1480000
     3f0:	495f4d4f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
     3f4:	61485152 	cmpvs	r8, r2, asr r1
     3f8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     3fc:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     400:	5f344954 	svcpl	0x00344954
     404:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     408:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     40c:	45007265 	strmi	r7, [r0, #-613]	; 0x265
     410:	31495458 	cmpcc	r9, r8, asr r4
     414:	5152495f 	cmppl	r2, pc, asr r9
     418:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     41c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     420:	31495053 	qdaddcc	r5, r3, r9
     424:	5152495f 	cmppl	r2, pc, asr r9
     428:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     42c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     430:	5f425355 	svcpl	0x00425355
     434:	435f504c 	cmpmi	pc, #76	; 0x4c
     438:	525f4e41 	subspl	r4, pc, #1040	; 0x410
     43c:	495f3058 	ldmdbmi	pc, {r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>
     440:	61485152 	cmpvs	r8, r2, asr r1
     444:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     448:	65440072 	strbvs	r0, [r4, #-114]	; 0x72
     44c:	4d677562 	cfstr64mi	mvdx7, [r7, #-392]!	; 0xfffffe78
     450:	74696e6f 	strbtvc	r6, [r9], #-3695	; 0xe6f
     454:	5200726f 	andpl	r7, r0, #-268435450	; 0xf0000006
     458:	495f4354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     45c:	61485152 	cmpvs	r8, r2, asr r1
     460:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     464:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
     468:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     46c:	6e6e6168 	powvsez	f6, f6, #0.0
     470:	5f366c65 	svcpl	0x00366c65
     474:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     478:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     47c:	54007265 	strpl	r7, [r0], #-613	; 0x265
     480:	5f344d49 	svcpl	0x00344d49
     484:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     488:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     48c:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     490:	5f324332 	svcpl	0x00324332
     494:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
     498:	61485152 	cmpvs	r8, r2, asr r1
     49c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     4a0:	62670072 	rsbvs	r0, r7, #114	; 0x72
     4a4:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
     4a8:	6c6f7274 	sfmvs	f7, 2, [pc], #-464	; 2e0 <_Minimum_Stack_Size+0x1e0>
     4ac:	6c626154 	stfvse	f6, [r2], #-336	; 0xfffffeb0
     4b0:	4e470065 	cdpmi	0, 4, cr0, cr7, cr5, {3}
     4b4:	20432055 	subcs	r2, r3, r5, asr r0
     4b8:	2e392e34 	mrccs	14, 1, r2, cr9, cr4, {1}
     4bc:	30322033 	eorscc	r2, r2, r3, lsr r0
     4c0:	35303531 	ldrcc	r3, [r0, #-1329]!	; 0x531
     4c4:	28203932 	stmdacs	r0!, {r1, r4, r5, r8, fp, ip, sp}
     4c8:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0x572
     4cc:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
     4d0:	52415b20 	subpl	r5, r1, #32, 22	; 0x8000
     4d4:	6d652f4d 	stclvs	15, cr2, [r5, #-308]!	; 0xfffffecc
     4d8:	64646562 	strbtvs	r6, [r4], #-1378	; 0x562
     4dc:	342d6465 	strtcc	r6, [sp], #-1125	; 0x465
     4e0:	622d395f 	eorvs	r3, sp, #1556480	; 0x17c000
     4e4:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
     4e8:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0x68
     4ec:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
     4f0:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
     4f4:	37393732 			; <UNDEFINED> instruction: 0x37393732
     4f8:	2d205d37 	stccs	13, cr5, [r0, #-220]!	; 0xffffff24
     4fc:	7570636d 	ldrbvc	r6, [r0, #-877]!	; 0x36d
     500:	726f633d 	rsbvc	r6, pc, #-201326592	; 0xf4000000
     504:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
     508:	2d20336d 	stccs	3, cr3, [r0, #-436]!	; 0xfffffe4c
     50c:	7568746d 	strbvc	r7, [r8, #-1133]!	; 0x46d
     510:	2d20626d 	sfmcs	f6, 4, [r0, #-436]!	; 0xfffffe4c
     514:	4f2d2067 	svcmi	0x002d2067
     518:	662d2073 			; <UNDEFINED> instruction: 0x662d2073
     51c:	632d6f6e 			; <UNDEFINED> instruction: 0x632d6f6e
     520:	6f6d6d6f 	svcvs	0x006d6d6f
     524:	5f5f006e 	svcpl	0x005f006e
     528:	5f525349 	svcpl	0x00525349
     52c:	7a7a7542 	bvc	1e9da3c <__Stack_Size+0x1e9d63c>
     530:	4d5f7265 	lfmmi	f7, 2, [pc, #-404]	; 3a4 <_Minimum_Stack_Size+0x2a4>
     534:	67616e61 	strbvs	r6, [r1, -r1, ror #28]!
     538:	53550065 	cmppl	r5, #101	; 0x65
     53c:	31545241 	cmpcc	r4, r1, asr #4
     540:	5152495f 	cmppl	r2, pc, asr r9
     544:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     548:	0072656c 	rsbseq	r6, r2, ip, ror #10
     54c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     550:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     554:	45520030 	ldrbmi	r0, [r2, #-48]	; 0x30
     558:	56524553 			; <UNDEFINED> instruction: 0x56524553
     55c:	00314445 	eorseq	r4, r1, r5, asr #8
     560:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     564:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     568:	45520032 	ldrbmi	r0, [r2, #-50]	; 0x32
     56c:	56524553 			; <UNDEFINED> instruction: 0x56524553
     570:	00334445 	eorseq	r4, r3, r5, asr #8
     574:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     578:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     57c:	45520034 	ldrbmi	r0, [r2, #-52]	; 0x34
     580:	56524553 			; <UNDEFINED> instruction: 0x56524553
     584:	00354445 	eorseq	r4, r5, r5, asr #8
     588:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     58c:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     590:	68730036 	ldmdavs	r3!, {r1, r2, r4, r5}^
     594:	2074726f 	rsbscs	r7, r4, pc, ror #4
     598:	00746e69 	rsbseq	r6, r4, r9, ror #28
     59c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     5a0:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     5a4:	45520038 	ldrbmi	r0, [r2, #-56]	; 0x38
     5a8:	56524553 			; <UNDEFINED> instruction: 0x56524553
     5ac:	00394445 	eorseq	r4, r9, r5, asr #8
     5b0:	53414c46 	movtpl	r4, #7238	; 0x1c46
     5b4:	52495f48 	subpl	r5, r9, #72, 30	; 0x120
     5b8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     5bc:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     5c0:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
     5c4:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
     5c8:	4d440074 	stclmi	0, cr0, [r4, #-464]	; 0xfffffe30
     5cc:	49005241 	stmdbmi	r0, {r0, r6, r9, ip, lr}
     5d0:	5f314332 	svcpl	0x00314332
     5d4:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
     5d8:	61485152 	cmpvs	r8, r2, asr r1
     5dc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     5e0:	31620072 	smccc	8194	; 0x2002
     5e4:	00636553 	rsbeq	r6, r3, r3, asr r5
     5e8:	5f4e4143 	svcpl	0x004e4143
     5ec:	5f315852 	svcpl	0x00315852
     5f0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     5f4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     5f8:	53007265 	movwpl	r7, #613	; 0x265
     5fc:	61484356 	cmpvs	r8, r6, asr r3
     600:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     604:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     608:	425f384d 	subsmi	r3, pc, #5046272	; 0x4d0000
     60c:	495f4b52 	ldmdbmi	pc, {r1, r4, r6, r8, r9, fp, lr}^	; <UNPREDICTABLE>
     610:	61485152 	cmpvs	r8, r2, asr r1
     614:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     618:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
     61c:	7974657a 	ldmdbvc	r4!, {r1, r3, r4, r5, r6, r8, sl, sp, lr}^
     620:	6c006570 	cfstr32vs	mvfx6, [r0], {112}	; 0x70
     624:	20676e6f 	rsbcs	r6, r7, pc, ror #28
     628:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     62c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
     630:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
     634:	52534900 	subspl	r4, r3, #0, 18
     638:	5441425f 	strbpl	r4, [r1], #-607	; 0x25f
     63c:	59524554 	ldmdbpl	r2, {r2, r4, r6, r8, sl, lr}^
     640:	4548435f 	strbmi	r4, [r8, #-863]	; 0x35f
     644:	44004b43 	strmi	r4, [r0], #-2883	; 0xb43
     648:	5f32414d 	svcpl	0x0032414d
     64c:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     650:	326c656e 	rsbcc	r6, ip, #461373440	; 0x1b800000
     654:	5152495f 	cmppl	r2, pc, asr r9
     658:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     65c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     660:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; 5ac <__Stack_Size+0x1ac>
     664:	61702f65 	cmnvs	r0, r5, ror #30
     668:	6c6c6172 	stfvse	f6, [ip], #-456	; 0xfffffe38
     66c:	2f736c65 	svccs	0x00736c65
     670:	6b736544 	blvs	1cd9b88 <__Stack_Size+0x1cd9788>
     674:	2f706f74 	svccs	0x00706f74
     678:	61726150 	cmnvs	r2, r0, asr r1
     67c:	6c656c6c 	stclvs	12, cr6, [r5], #-432	; 0xfffffe50
     680:	68532073 	ldmdavs	r3, {r0, r1, r4, r5, r6, sp}^
     684:	64657261 	strbtvs	r7, [r5], #-609	; 0x261
     688:	6c6f4620 	stclvs	6, cr4, [pc], #-128	; 610 <__Stack_Size+0x210>
     68c:	73726564 	cmnvc	r2, #100, 10	; 0x19000000
     690:	6d6f482f 	stclvs	8, cr4, [pc, #-188]!	; 5dc <__Stack_Size+0x1dc>
     694:	6f442f65 	svcvs	0x00442f65
     698:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0x563
     69c:	2f73746e 	svccs	0x0073746e
     6a0:	6f627241 	svcvs	0x00627241
     6a4:	50786974 	rsbspl	r6, r8, r4, ror r9
     6a8:	732f6f72 			; <UNDEFINED> instruction: 0x732f6f72
     6ac:	7774666f 	ldrbvc	r6, [r4, -pc, ror #12]!
     6b0:	2f657261 	svccs	0x00657261
     6b4:	6f627261 	svcvs	0x00627261
     6b8:	70786974 	rsbsvc	r6, r8, r4, ror r9
     6bc:	635f6f72 	cmpvs	pc, #456	; 0x1c8
     6c0:	3033376d 	eorscc	r3, r3, sp, ror #14
     6c4:	7269665f 	rsbvc	r6, r9, #99614720	; 0x5f00000
     6c8:	7261776d 	rsbvc	r7, r1, #28573696	; 0x1b40000
     6cc:	4d440065 	stclmi	0, cr0, [r4, #-404]	; 0xfffffe6c
     6d0:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     6d4:	6e6e6168 	powvsez	f6, f6, #0.0
     6d8:	5f346c65 	svcpl	0x00346c65
     6dc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     6e0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     6e4:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
     6e8:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     6ec:	61485152 	cmpvs	r8, r2, asr r1
     6f0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     6f4:	6e750072 	mrcvs	0, 3, r0, cr5, cr2, {3}
     6f8:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
     6fc:	63206465 			; <UNDEFINED> instruction: 0x63206465
     700:	00726168 	rsbseq	r6, r2, r8, ror #2
     704:	31414d44 	cmpcc	r1, r4, asr #26
     708:	6168435f 	cmnvs	r8, pc, asr r3
     70c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     710:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
     714:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     718:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     71c:	53455200 	movtpl	r5, #20992	; 0x5200
     720:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     724:	00303144 	eorseq	r3, r0, r4, asr #2
     728:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     72c:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     730:	52003131 	andpl	r3, r0, #1073741836	; 0x4000000c
     734:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     738:	31444556 	cmpcc	r4, r6, asr r5
     73c:	45520032 	ldrbmi	r0, [r2, #-50]	; 0x32
     740:	56524553 			; <UNDEFINED> instruction: 0x56524553
     744:	33314445 	teqcc	r1, #1157627904	; 0x45000000
     748:	53455200 	movtpl	r5, #20992	; 0x5200
     74c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     750:	00343144 	eorseq	r3, r4, r4, asr #2
     754:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     758:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     75c:	52003531 	andpl	r3, r0, #205520896	; 0xc400000
     760:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     764:	31444556 	cmpcc	r4, r6, asr r5
     768:	45520036 	ldrbmi	r0, [r2, #-54]	; 0x36
     76c:	56524553 			; <UNDEFINED> instruction: 0x56524553
     770:	37314445 	ldrcc	r4, [r1, -r5, asr #8]!
     774:	53455200 	movtpl	r5, #20992	; 0x5200
     778:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     77c:	00383144 	eorseq	r3, r8, r4, asr #2
     780:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     784:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     788:	50003931 	andpl	r3, r0, r1, lsr r9
     78c:	7265776f 	rsbvc	r7, r5, #29097984	; 0x1bc0000
     790:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     794:	58450065 	stmdapl	r5, {r0, r2, r5, r6}^
     798:	5f324954 	svcpl	0x00324954
     79c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     7a0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     7a4:	53007265 	movwpl	r7, #613	; 0x265
     7a8:	5f324950 	svcpl	0x00324950
     7ac:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     7b0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     7b4:	54007265 	strpl	r7, [r0], #-613	; 0x265
     7b8:	5f314d49 	svcpl	0x00314d49
     7bc:	495f5055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, lr}^	; <UNPREDICTABLE>
     7c0:	61485152 	cmpvs	r8, r2, asr r1
     7c4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     7c8:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     7cc:	65475f4d 	strbvs	r5, [r7, #-3917]	; 0xf4d
     7d0:	53544974 	cmppl	r4, #116, 18	; 0x1d0000
     7d4:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
     7d8:	68730073 	ldmdavs	r3!, {r0, r1, r4, r5, r6}^
     7dc:	2074726f 	rsbscs	r7, r4, pc, ror #4
     7e0:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     7e4:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
     7e8:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
     7ec:	414d4400 	cmpmi	sp, r0, lsl #8
     7f0:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     7f4:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
     7f8:	495f376c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>
     7fc:	61485152 	cmpvs	r8, r2, asr r1
     800:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     804:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     808:	495f354d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
     80c:	61485152 	cmpvs	r8, r2, asr r1
     810:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     814:	654d0072 	strbvs	r0, [sp, #-114]	; 0x72
     818:	6e614d6d 	cdpvs	13, 6, cr4, cr1, cr13, {3}
     81c:	45656761 	strbmi	r6, [r5, #-1889]!	; 0x761
     820:	70656378 	rsbvc	r6, r5, r8, ror r3
     824:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     828:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     82c:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
     830:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     834:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     838:	44565000 	ldrbmi	r5, [r6], #-0
     83c:	5152495f 	cmppl	r2, pc, asr r9
     840:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     844:	0072656c 	rsbseq	r6, r2, ip, ror #10
     848:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     84c:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     850:	53550037 	cmppl	r5, #55	; 0x37
     854:	32545241 	subscc	r5, r4, #268435460	; 0x10000004
     858:	5152495f 	cmppl	r2, pc, asr r9
     85c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     860:	0072656c 	rsbseq	r6, r2, ip, ror #10
     864:	5f525349 	svcpl	0x00525349
     868:	5f495053 	svcpl	0x00495053
     86c:	44414552 	strbmi	r4, [r1], #-1362	; 0x552
     870:	65446d00 	strbvs	r6, [r4, #-3328]	; 0xd00
     874:	0079616c 	rsbseq	r6, r9, ip, ror #2
     878:	5f6c7864 	svcpl	0x006c7864
     87c:	5f746573 	svcpl	0x00746573
     880:	65776f70 	ldrbvs	r6, [r7, #-3952]!	; 0xf70
     884:	43620072 	cmnmi	r2, #114	; 0x72
     888:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     88c:	74657300 	strbtvc	r7, [r5], #-768	; 0x300
     890:	7a7a7542 	bvc	1e9dda0 <__Stack_Size+0x1e9d9a0>
     894:	664f7265 	strbvs	r7, [pc], -r5, ror #4
     898:	616d0066 	cmnvs	sp, r6, rrx
     89c:	52006e69 	andpl	r6, r0, #1680	; 0x690
     8a0:	495f4d4f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
     8a4:	4954494e 	ldmdbmi	r4, {r1, r2, r3, r6, r8, fp, lr}^
     8a8:	445f4c41 	ldrbmi	r4, [pc], #-3137	; 8b0 <__Stack_Size+0x4b0>
     8ac:	00415441 	subeq	r5, r1, r1, asr #8
     8b0:	6267695a 	rsbvs	r6, r7, #1474560	; 0x168000
     8b4:	535f6565 	cmppl	pc, #423624704	; 0x19400000
     8b8:	74537465 	ldrbvc	r7, [r3], #-1125	; 0x465
     8bc:	00657461 	rsbeq	r7, r5, r1, ror #8
     8c0:	71726f54 	cmnvc	r2, r4, asr pc
     8c4:	664f6575 			; <UNDEFINED> instruction: 0x664f6575
     8c8:	79530066 	ldmdbvc	r3, {r1, r2, r5, r6}^
     8cc:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
     8d0:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     8d4:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
     8d8:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     8dc:	67006e6f 	strvs	r6, [r0, -pc, ror #28]
     8e0:	44454c62 	strbmi	r4, [r5], #-3170	; 0xc62
     8e4:	6e696c42 	cdpvs	12, 6, cr6, cr9, cr2, {2}
     8e8:	756f436b 	strbvc	r4, [pc, #-875]!	; 585 <__Stack_Size+0x185>
     8ec:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     8f0:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
     8f4:	415f3033 	cmpmi	pc, r3, lsr r0	; <UNPREDICTABLE>
     8f8:	732f5050 			; <UNDEFINED> instruction: 0x732f5050
     8fc:	6d2f6372 	stcvs	3, cr6, [pc, #-456]!	; 73c <__Stack_Size+0x33c>
     900:	2e6e6961 	cdpcs	9, 6, cr6, cr14, cr1, {3}
     904:	72500063 	subsvc	r0, r0, #99	; 0x63
     908:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
     90c:	75420073 	strbvc	r0, [r2, #-115]	; 0x73
     910:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     914:	61656c43 	cmnvs	r5, r3, asr #24
     918:	65670072 	strbvs	r0, [r7, #-114]!	; 0x72
     91c:	7a754274 	bvc	1d512f4 <__Stack_Size+0x1d50ef4>
     920:	5372657a 	cmnpl	r2, #511705088	; 0x1e800000
     924:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
     928:	74657300 	strbtvc	r7, [r5], #-768	; 0x300
     92c:	7a7a7542 	bvc	1e9de3c <__Stack_Size+0x1e9da3c>
     930:	61447265 	cmpvs	r4, r5, ror #4
     934:	77006174 	smlsdxvc	r0, r4, r1, r6
     938:	5f44454c 	svcpl	0x0044454c
     93c:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
     940:	5f5f0072 	svcpl	0x005f0072
     944:	4f525947 	svcmi	0x00525947
     948:	4343415f 	movtmi	r4, #12639	; 0x315f
     94c:	4145525f 	cmpmi	r5, pc, asr r2
     950:	53495f44 	movtpl	r5, #40772	; 0x9f44
     954:	4c620052 	stclmi	0, cr0, [r2], #-328	; 0xfffffeb8
     958:	6c426465 	cfstrdvs	mvd6, [r2], {101}	; 0x65
     95c:	466b6e69 	strbtmi	r6, [fp], -r9, ror #28
     960:	0067616c 	rsbeq	r6, r7, ip, ror #2
     964:	79616c50 	stmdbvc	r1!, {r4, r6, sl, fp, sp, lr}^
     968:	7a7a7542 	bvc	1e9de78 <__Stack_Size+0x1e9da78>
     96c:	43007265 	movwmi	r7, #613	; 0x265
     970:	3033374d 	eorscc	r3, r3, sp, asr #14
     974:	5050415f 	subspl	r4, r0, pc, asr r1
     978:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     97c:	7273692f 	rsbsvc	r6, r3, #770048	; 0xbc000
     980:	6200632e 	andvs	r6, r0, #-1207959552	; 0xb8000000
     984:	5f44454c 	svcpl	0x0044454c
     988:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     98c:	00726574 	rsbseq	r6, r2, r4, ror r5
     990:	5f525349 	svcpl	0x00525349
     994:	5a5a5542 	bpl	1695ea4 <__Stack_Size+0x1695aa4>
     998:	62005245 	andvs	r5, r0, #1342177284	; 0x50000004
     99c:	42776f4c 	rsbsmi	r6, r7, #76, 30	; 0x130
     9a0:	65747461 	ldrbvs	r7, [r4, #-1121]!	; 0x461
     9a4:	6f437972 	svcvs	0x00437972
     9a8:	00746e75 	rsbseq	r6, r4, r5, ror lr
     9ac:	42746573 	rsbsmi	r6, r4, #482344960	; 0x1cc00000
     9b0:	657a7a75 	ldrbvs	r7, [sl, #-2677]!	; 0xa75
     9b4:	616c5072 	smcvs	50434	; 0xc502
     9b8:	6e654c79 	mcrvs	12, 3, r4, cr5, cr9, {3}
     9bc:	00687467 	rsbeq	r7, r8, r7, ror #8
     9c0:	53495f5f 	movtpl	r5, #40799	; 0x9f5f
     9c4:	44415f52 	strbmi	r5, [r1], #-3922	; 0xf52
     9c8:	62670043 	rsbvs	r0, r7, #67	; 0x43
     9cc:	696c694d 	stmdbvs	ip!, {r0, r2, r3, r6, r8, fp, sp, lr}^
     9d0:	00636553 	rsbeq	r6, r3, r3, asr r5
     9d4:	56746567 	ldrbtpl	r6, [r4], -r7, ror #10
     9d8:	61746c6f 	cmnvs	r4, pc, ror #24
     9dc:	5f006567 	svcpl	0x00006567
     9e0:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
     9e4:	4153555f 	cmpmi	r3, pc, asr r5
     9e8:	445f5452 	ldrbmi	r5, [pc], #-1106	; 9f0 <__Stack_Size+0x5f0>
     9ec:	5f004c58 	svcpl	0x00004c58
     9f0:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
     9f4:	4153555f 	cmpmi	r3, pc, asr r5
     9f8:	5a5f5452 	bpl	17d5b48 <__Stack_Size+0x17d5748>
     9fc:	45424749 	strbmi	r4, [r2, #-1865]	; 0x749
     a00:	5f5f0045 	svcpl	0x005f0045
     a04:	5f525349 	svcpl	0x00525349
     a08:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     a0c:	43505f54 	cmpmi	r0, #84, 30	; 0x150
     a10:	52534900 	subspl	r4, r3, #0, 18
     a14:	544f4d5f 	strbpl	r4, [pc], #-3423	; a1c <__Stack_Size+0x61c>
     a18:	435f524f 	cmpmi	pc, #-268435452	; 0xf0000004
     a1c:	52544e4f 	subspl	r4, r4, #1264	; 0x4f0
     a20:	4c004c4f 	stcmi	12, cr4, [r0], {79}	; 0x4f
     a24:	00524b43 	subseq	r4, r2, r3, asr #22
     a28:	5f62677a 	svcpl	0x0062677a
     a2c:	5f6c6168 	svcpl	0x006c6168
     a30:	736f6c63 	cmnvc	pc, #25344	; 0x6300
     a34:	677a0065 	ldrbvs	r0, [sl, -r5, rrx]!
     a38:	78725f62 	ldmdavc	r2!, {r1, r5, r6, r8, r9, sl, fp, ip, lr}^
     a3c:	6568635f 	strbvs	r6, [r8, #-863]!	; 0x35f
     a40:	7a006b63 	bvc	1b7d4 <__Stack_Size+0x1b3d4>
     a44:	695f6267 	ldmdbvs	pc, {r0, r1, r2, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
     a48:	6974696e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
     a4c:	7a696c61 	bvc	1a5bbd8 <__Stack_Size+0x1a5b7d8>
     a50:	78540065 	ldmdavc	r4, {r0, r2, r5, r6}^
     a54:	74614444 	strbtvc	r4, [r1], #-1092	; 0x444
     a58:	62670061 	rsbvs	r0, r7, #97	; 0x61
     a5c:	50766352 	rsbspl	r6, r6, r2, asr r3
     a60:	656b6361 	strbvs	r6, [fp, #-865]!	; 0x361
     a64:	53420074 	movtpl	r0, #8308	; 0x2074
     a68:	67005252 	smlsdvs	r0, r2, r2, r5
     a6c:	76635262 	strbtvc	r5, [r3], -r2, ror #4
     a70:	6b636150 	blvs	18d8fb8 <__Stack_Size+0x18d8bb8>
     a74:	754e7465 	strbvc	r7, [lr, #-1125]	; 0x465
     a78:	7576006d 	ldrbvc	r0, [r6, #-109]!	; 0x6d
     a7c:	53003233 	movwpl	r3, #563	; 0x233
     a80:	6150646e 	cmpvs	r0, lr, ror #8
     a84:	74656b63 	strbtvc	r6, [r5], #-2915	; 0xb63
     a88:	65686300 	strbvs	r6, [r8, #-768]!	; 0x300
     a8c:	75736b63 	ldrbvc	r6, [r3, #-2915]!	; 0xb63
     a90:	677a006d 	ldrbvs	r0, [sl, -sp, rrx]!
     a94:	78725f62 	ldmdavc	r2!, {r1, r5, r6, r8, r9, sl, fp, ip, lr}^
     a98:	7461645f 	strbtvc	r6, [r1], #-1119	; 0x45f
     a9c:	50470061 	subpl	r0, r7, r1, rrx
     aa0:	545f4f49 	ldrbpl	r4, [pc], #-3913	; aa8 <__Stack_Size+0x6a8>
     aa4:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
     aa8:	73006665 	movwvc	r6, #1637	; 0x665
     aac:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
     ab0:	62677a00 	rsbvs	r7, r7, #0, 20
     ab4:	7265745f 	rsbvc	r7, r5, #1593835520	; 0x5f000000
     ab8:	616e696d 	cmnvs	lr, sp, ror #18
     abc:	6c006574 	cfstr32vs	mvfx6, [r0], {116}	; 0x74
     ac0:	7962776f 	stmdbvc	r2!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, ip, sp, lr}^
     ac4:	7a006574 	bvc	1a09c <__Stack_Size+0x19c9c>
     ac8:	685f6267 	ldmdavs	pc, {r0, r1, r2, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
     acc:	6f5f6c61 	svcvs	0x005f6c61
     ad0:	006e6570 	rsbeq	r6, lr, r0, ror r5
     ad4:	63527767 	cmpvs	r2, #27000832	; 0x19c0000
     ad8:	74614476 	strbtvc	r4, [r1], #-1142	; 0x476
     adc:	77670061 	strbvc	r0, [r7, -r1, rrx]!
     ae0:	695a794d 	ldmdbvs	sl, {r0, r2, r3, r6, r8, fp, ip, sp, lr}^
     ae4:	65656267 	strbvs	r6, [r5, #-615]!	; 0x267
     ae8:	68004449 	stmdavs	r0, {r0, r3, r6, sl, lr}
     aec:	62686769 	rsbvs	r6, r8, #27525120	; 0x1a40000
     af0:	00657479 	rsbeq	r7, r5, r9, ror r4
     af4:	42447852 	submi	r7, r4, #5373952	; 0x520000
     af8:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
     afc:	50470072 	subpl	r0, r7, r2, ror r0
     b00:	525f4f49 	subspl	r4, pc, #292	; 0x124
     b04:	74657365 	strbtvc	r7, [r5], #-869	; 0x365
     b08:	73746942 	cmnvc	r4, #1081344	; 0x108000
     b0c:	61635300 	cmnvs	r3, r0, lsl #6
     b10:	67695a6e 	strbvs	r5, [r9, -lr, ror #20]!
     b14:	00656562 	rsbeq	r6, r5, r2, ror #10
     b18:	4f495047 	svcmi	0x00495047
     b1c:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
     b20:	73746942 	cmnvc	r4, #1081344	; 0x108000
     b24:	65686300 	strbvs	r6, [r8, #-768]!	; 0x300
     b28:	6f636b63 	svcvs	0x00636b63
     b2c:	00746e75 	rsbseq	r6, r4, r5, ror lr
     b30:	5f62677a 	svcpl	0x0062677a
     b34:	5f6c6168 	svcpl	0x006c6168
     b38:	43007872 	movwmi	r7, #2162	; 0x872
     b3c:	3033374d 	eorscc	r3, r3, sp, asr #14
     b40:	5050415f 	subspl	r4, r0, pc, asr r1
     b44:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     b48:	67697a2f 	strbvs	r7, [r9, -pc, lsr #20]!
     b4c:	2e656562 	cdpcs	5, 6, cr6, cr5, cr2, {3}
     b50:	62670063 	rsbvs	r0, r7, #99	; 0x63
     b54:	46766352 			; <UNDEFINED> instruction: 0x46766352
     b58:	0067616c 	rsbeq	r6, r7, ip, ror #2
     b5c:	5f62677a 	svcpl	0x0062677a
     b60:	5f6c6168 	svcpl	0x006c6168
     b64:	64007874 	strvs	r7, [r0], #-2164	; 0x874
     b68:	6e497665 	cdpvs	6, 4, cr7, cr9, cr5, {3}
     b6c:	00786564 	rsbseq	r6, r8, r4, ror #10
     b70:	58527349 	ldmdapl	r2, {r0, r3, r6, r8, r9, ip, sp, lr}^
     b74:	65525f44 	ldrbvs	r5, [r2, #-3908]	; 0xf44
     b78:	00796461 	rsbseq	r6, r9, r1, ror #8
     b7c:	4e766352 	mrcmi	3, 3, r6, cr6, cr2, {2}
     b80:	7a006d75 	bvc	1c15c <__Stack_Size+0x1bd5c>
     b84:	745f6267 	ldrbvc	r6, [pc], #-615	; b8c <__Stack_Size+0x78c>
     b88:	61645f78 	smcvs	17912	; 0x45f8
     b8c:	70006174 	andvc	r6, r0, r4, ror r1
     b90:	6b636150 	blvs	18d90d8 <__Stack_Size+0x18d8cd8>
     b94:	55007465 	strpl	r7, [r0, #-1125]	; 0x465
     b98:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     b9c:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     ba0:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
     ba4:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     ba8:	62006e6f 	andvs	r6, r0, #1776	; 0x6f0
     bac:	72647561 	rsbvc	r7, r4, #406847488	; 0x18400000
     bb0:	00657461 	rsbeq	r7, r5, r1, ror #8
     bb4:	506d756e 	rsbpl	r7, sp, lr, ror #10
     bb8:	656b6361 	strbvs	r6, [fp, #-865]!	; 0x361
     bbc:	4d430074 	stclmi	0, cr0, [r3, #-464]	; 0xfffffe30
     bc0:	5f303337 	svcpl	0x00303337
     bc4:	2f505041 	svccs	0x00505041
     bc8:	2f637273 	svccs	0x00637273
     bcc:	5f62677a 	svcpl	0x0062677a
     bd0:	2e6c6168 	powcsez	f6, f4, #0.0
     bd4:	62670063 	rsbvs	r0, r7, #99	; 0x63
     bd8:	31447854 	cmpcc	r4, r4, asr r8
     bdc:	6e617254 	mcrvs	2, 3, r7, cr1, cr4, {2}
     be0:	74696d73 	strbtvc	r6, [r9], #-3443	; 0xd73
     be4:	676e6974 			; <UNDEFINED> instruction: 0x676e6974
     be8:	54626700 	strbtpl	r6, [r2], #-1792	; 0x700
     bec:	42304478 	eorsmi	r4, r0, #120, 8	; 0x78000000
     bf0:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
     bf4:	69725772 	ldmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, ip, lr}^
     bf8:	6f506574 	svcvs	0x00506574
     bfc:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
     c00:	62670072 	rsbvs	r0, r7, #114	; 0x72
     c04:	31447854 	cmpcc	r4, r4, asr r8
     c08:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     c0c:	65527265 	ldrbvs	r7, [r2, #-613]	; 0x265
     c10:	6f506461 	svcvs	0x00506461
     c14:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
     c18:	62670072 	rsbvs	r0, r7, #114	; 0x72
     c1c:	49785470 	ldmdbmi	r8!, {r4, r5, r6, sl, ip, lr}^
     c20:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     c24:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0x572
     c28:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     c2c:	42007265 	andmi	r7, r0, #1342177286	; 0x50000006
     c30:	525f7469 	subspl	r7, pc, #1761607680	; 0x69000000
     c34:	54455345 	strbpl	r5, [r5], #-837	; 0x345
     c38:	6e754600 	cdpvs	6, 7, cr4, cr5, cr0, {0}
     c3c:	6f697463 	svcvs	0x00697463
     c40:	536c616e 	cmnpl	ip, #-2147483621	; 0x8000001b
     c44:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
     c48:	70626700 	rsbvc	r6, r2, r0, lsl #14
     c4c:	61726150 	cmnvs	r2, r0, asr r1
     c50:	6574656d 	ldrbvs	r6, [r4, #-1389]!	; 0x56d
     c54:	6e615272 	mcrvs	2, 3, r5, cr1, cr2, {3}
     c58:	6c006567 	cfstr32vs	mvfx6, [r0], {103}	; 0x67
     c5c:	706d6554 	rsbvc	r6, sp, r4, asr r5
     c60:	52626700 	rsbpl	r6, r2, #0, 14
     c64:	42304478 	eorsmi	r4, r0, #120, 8	; 0x78000000
     c68:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
     c6c:	69725772 	ldmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, ip, lr}^
     c70:	6f506574 	svcvs	0x00506574
     c74:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
     c78:	62670072 	rsbvs	r0, r7, #114	; 0x72
     c7c:	74736e49 	ldrbtvc	r6, [r3], #-3657	; 0xe49
     c80:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
     c84:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     c88:	4349564e 	movtmi	r5, #38478	; 0x964e
     c8c:	6e65475f 	mcrvs	7, 3, r4, cr5, cr15, {2}
     c90:	74617265 	strbtvc	r7, [r1], #-613	; 0x265
     c94:	73795365 	cmnvc	r9, #-1811939327	; 0x94000001
     c98:	526d6574 	rsbpl	r6, sp, #116, 10	; 0x1d000000
     c9c:	74657365 	strbtvc	r7, [r5], #-869	; 0x365
     ca0:	72456200 	subvc	r6, r5, #0, 4
     ca4:	00726f72 	rsbseq	r6, r2, r2, ror pc
     ca8:	6d655477 	cfstrdvs	mvd5, [r5, #-476]!	; 0xfffffe24
     cac:	62670070 	rsbvs	r0, r7, #112	; 0x70
     cb0:	61726150 	cmnvs	r2, r0, asr r1
     cb4:	6574656d 	ldrbvs	r6, [r4, #-1389]!	; 0x56d
     cb8:	6e654c72 	mcrvs	12, 3, r4, cr5, cr2, {3}
     cbc:	00687467 	rsbeq	r7, r8, r7, ror #8
     cc0:	69615762 	stmdbvs	r1!, {r1, r5, r6, r8, r9, sl, ip, lr}^
     cc4:	65684374 	strbvs	r4, [r8, #-884]!	; 0x374
     cc8:	75536b63 	ldrbvc	r6, [r3, #-2915]	; 0xb63
     ccc:	6267006d 	rsbvs	r0, r7, #109	; 0x6d
     cd0:	75427854 	strbvc	r7, [r2, #-2132]	; 0x854
     cd4:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     cd8:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
     cdc:	696f5065 	stmdbvs	pc!, {r0, r2, r5, r6, ip, lr}^	; <UNPREDICTABLE>
     ce0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     ce4:	50544700 	subspl	r4, r4, r0, lsl #14
     ce8:	62670052 	rsbvs	r0, r7, #82	; 0x52
     cec:	4544454c 	strbmi	r4, [r4, #-1356]	; 0x54c
     cf0:	00426579 	subeq	r6, r2, r9, ror r5
     cf4:	6c654475 	cfstrdvs	mvd4, [r5], #-468	; 0xfffffe2c
     cf8:	67007961 	strvs	r7, [r0, -r1, ror #18]
     cfc:	44454c62 	strbmi	r4, [r5], #-3170	; 0xc62
     d00:	47657945 	strbmi	r7, [r5, -r5, asr #18]!
     d04:	54626700 	strbtpl	r6, [r2], #-1792	; 0x700
     d08:	42304478 	eorsmi	r4, r0, #120, 8	; 0x78000000
     d0c:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
     d10:	61655272 	smcvs	21794	; 0x5522
     d14:	696f5064 	stmdbvs	pc!, {r2, r5, r6, ip, lr}^	; <UNPREDICTABLE>
     d18:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     d1c:	61747300 	cmnvs	r4, r0, lsl #6
     d20:	43507472 	cmpmi	r0, #1912602624	; 0x72000000
     d24:	61447854 	cmpvs	r4, r4, asr r8
     d28:	67006174 	smlsdxvs	r0, r4, r1, r6
     d2c:	44454c62 	strbmi	r4, [r5], #-3170	; 0xc62
     d30:	52657945 	rsbpl	r7, r5, #1130496	; 0x114000
     d34:	53626700 	cmnpl	r2, #0, 14
     d38:	74726174 	ldrbtvc	r6, [r2], #-372	; 0x174
     d3c:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
     d40:	00737365 	rsbseq	r7, r3, r5, ror #6
     d44:	75746552 	ldrbvc	r6, [r4, #-1362]!	; 0x552
     d48:	61506e72 	cmpvs	r0, r2, ror lr
     d4c:	74656b63 	strbtvc	r6, [r5], #-2915	; 0xb63
     d50:	69467700 	stmdbvs	r6, {r8, r9, sl, ip, sp, lr}^
     d54:	44646578 	strbtmi	r6, [r4], #-1400	; 0x578
     d58:	00617461 	rsbeq	r7, r1, r1, ror #8
     d5c:	44706267 	ldrbtmi	r6, [r0], #-615	; 0x267
     d60:	53617461 	cmnpl	r1, #1627389952	; 0x61000000
     d64:	00657a69 	rsbeq	r7, r5, r9, ror #20
     d68:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     d6c:	65535f54 	ldrbvs	r5, [r3, #-3924]	; 0xf54
     d70:	6144646e 	cmpvs	r4, lr, ror #8
     d74:	67006174 	smlsdxvs	r0, r4, r1, r6
     d78:	78547062 	ldmdavc	r4, {r1, r5, r6, ip, sp, lr}^
     d7c:	75423044 	strbvc	r3, [r2, #-68]	; 0x44
     d80:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     d84:	6f725000 	svcvs	0x00725000
     d88:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
     d8c:	65746641 	ldrbvs	r6, [r4, #-1601]!	; 0x641
     d90:	69725772 	ldmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, ip, lr}^
     d94:	676e6974 			; <UNDEFINED> instruction: 0x676e6974
     d98:	4c626700 	stclmi	7, cr6, [r2], #-0
     d9c:	77504445 	ldrbvc	r4, [r0, -r5, asr #8]
     da0:	6267006d 	rsbvs	r0, r7, #109	; 0x6d
     da4:	4844454c 	stmdami	r4, {r2, r3, r6, r8, sl, lr}^
     da8:	42646165 	rsbmi	r6, r4, #1073741849	; 0x40000019
     dac:	4c626700 	stclmi	7, cr6, [r2], #-0
     db0:	65484445 	strbvs	r4, [r8, #-1093]	; 0x445
     db4:	00476461 	subeq	r6, r7, r1, ror #8
     db8:	454c6267 	strbmi	r6, [ip, #-615]	; 0x267
     dbc:	61654844 	cmnvs	r5, r4, asr #16
     dc0:	62005264 	andvs	r5, r0, #100, 4	; 0x40000006
     dc4:	706d6f43 	rsbvc	r6, sp, r3, asr #30
     dc8:	6e61696c 	cdpvs	9, 6, cr6, cr1, cr12, {3}
     dcc:	6c466563 	cfstr64vs	mvdx6, [r6], {99}	; 0x63
     dd0:	62006761 	andvs	r6, r0, #25427968	; 0x1840000
     dd4:	65786946 	ldrbvs	r6, [r8, #-2374]!	; 0x946
     dd8:	74614464 	strbtvc	r4, [r1], #-1124	; 0x464
     ddc:	53550061 	cmppl	r5, #97	; 0x61
     de0:	5f545241 	svcpl	0x00545241
     de4:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
     de8:	00666544 	rsbeq	r6, r6, r4, asr #10
     dec:	50706267 	rsbspl	r6, r0, r7, ror #4
     df0:	6d617261 	sfmvs	f7, 2, [r1, #-388]!	; 0xfffffe7c
     df4:	72657465 	rsbvc	r7, r5, #1694498816	; 0x65000000
     df8:	70626700 	rsbvc	r6, r2, r0, lsl #14
     dfc:	31447852 	cmpcc	r4, r2, asr r8
     e00:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     e04:	62007265 	andvs	r7, r0, #1342177286	; 0x50000006
     e08:	4c706d54 	ldclmi	13, cr6, [r0], #-336	; 0xfffffeb0
     e0c:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
     e10:	49440068 	stmdbmi	r4, {r3, r5, r6}^
     e14:	4c424153 	stfmie	f4, [r2], {83}	; 0x53
     e18:	62670045 	rsbvs	r0, r7, #69	; 0x45
     e1c:	75427852 	strbvc	r7, [r2, #-2130]	; 0x852
     e20:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     e24:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
     e28:	696f5065 	stmdbvs	pc!, {r0, r2, r5, r6, ip, lr}^	; <UNPREDICTABLE>
     e2c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     e30:	61576200 	cmpvs	r7, r0, lsl #4
     e34:	6e497469 	cdpvs	4, 4, cr7, cr9, cr9, {3}
     e38:	75727473 	ldrbvc	r7, [r2, #-1139]!	; 0x473
     e3c:	6f697463 	svcvs	0x00697463
     e40:	7257006e 	subsvc	r0, r7, #110	; 0x6e
     e44:	43657469 	cmnmi	r5, #1761607680	; 0x69000000
     e48:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
     e4c:	61546c6f 	cmpvs	r4, pc, ror #24
     e50:	00656c62 	rsbeq	r6, r5, r2, ror #24
     e54:	74655262 	strbtvc	r5, [r5], #-610	; 0x262
     e58:	006e7275 	rsbeq	r7, lr, r5, ror r2
     e5c:	696f5062 	stmdbvs	pc!, {r1, r5, r6, ip, lr}^	; <UNPREDICTABLE>
     e60:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     e64:	54626700 	strbtpl	r6, [r2], #-1792	; 0x700
     e68:	54304478 	ldrtpl	r4, [r0], #-1144	; 0x478
     e6c:	736e6172 	cmnvc	lr, #-2147483620	; 0x8000001c
     e70:	7474696d 	ldrbtvc	r6, [r4], #-2413	; 0x96d
     e74:	00676e69 	rsbeq	r6, r7, r9, ror #28
     e78:	6e496267 	cdpvs	2, 4, cr6, cr9, cr7, {3}
     e7c:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
     e80:	43747075 	cmnmi	r4, #117	; 0x75
     e84:	6b636568 	blvs	18da42c <__Stack_Size+0x18da02c>
     e88:	6f727245 	svcvs	0x00727245
     e8c:	43620072 	cmnmi	r2, #114	; 0x72
     e90:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     e94:	66667830 			; <UNDEFINED> instruction: 0x66667830
     e98:	52626700 	rsbpl	r6, r2, #0, 14
     e9c:	00444978 	subeq	r4, r4, r8, ror r9
     ea0:	52706267 	rsbspl	r6, r0, #1879048198	; 0x70000006
     ea4:	746e4978 	strbtvc	r4, [lr], #-2424	; 0x978
     ea8:	75727265 	ldrbvc	r7, [r2, #-613]!	; 0x265
     eac:	75427470 	strbvc	r7, [r2, #-1136]	; 0x470
     eb0:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     eb4:	52626700 	rsbpl	r6, r2, #0, 14
     eb8:	61506765 	cmpvs	r0, r5, ror #14
     ebc:	656d6172 	strbvs	r6, [sp, #-370]!	; 0x172
     ec0:	4c726574 	cfldr64mi	mvdx6, [r2], #-464	; 0xfffffe30
     ec4:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
     ec8:	43620068 	cmnmi	r2, #104	; 0x68
     ecc:	6b636568 	blvs	18da474 <__Stack_Size+0x18da074>
     ed0:	006d7553 	rsbeq	r7, sp, r3, asr r5
     ed4:	646e4562 	strbtvs	r4, [lr], #-1378	; 0x562
     ed8:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
     edc:	00737365 	rsbseq	r7, r3, r5, ror #6
     ee0:	69615762 	stmdbvs	r1!, {r1, r5, r6, r8, r9, sl, ip, lr}^
     ee4:	72615074 	rsbvc	r5, r1, #116	; 0x74
     ee8:	74656d61 	strbtvc	r6, [r5], #-3425	; 0xd61
     eec:	654c7265 	strbvs	r7, [ip, #-613]	; 0x265
     ef0:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     ef4:	54626700 	strbtpl	r6, [r2], #-1792	; 0x700
     ef8:	66754278 			; <UNDEFINED> instruction: 0x66754278
     efc:	52726566 	rsbspl	r6, r2, #427819008	; 0x19800000
     f00:	50646165 	rsbpl	r6, r4, r5, ror #2
     f04:	746e696f 	strbtvc	r6, [lr], #-2415	; 0x96f
     f08:	47007265 	strmi	r7, [r0, -r5, ror #4]
     f0c:	5f4f4950 	svcpl	0x004f4950
     f10:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
     f14:	7074754f 	rsbsvc	r7, r4, pc, asr #10
     f18:	61447475 	hvcvs	18245	; 0x4745
     f1c:	69426174 	stmdbvs	r2, {r2, r4, r5, r6, r8, sp, lr}^
     f20:	62670074 	rsbvs	r0, r7, #116	; 0x74
     f24:	41676552 	cmnmi	r7, r2, asr r5
     f28:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
     f2c:	65007373 	strvs	r7, [r0, #-883]	; 0x373
     f30:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
     f34:	4c584465 	cfldrdmi	mvd4, [r8], {101}	; 0x65
     f38:	77726f46 	ldrbvc	r6, [r2, -r6, asr #30]!
     f3c:	69647261 	stmdbvs	r4!, {r0, r5, r6, r9, ip, sp, lr}^
     f40:	6700676e 	strvs	r6, [r0, -lr, ror #14]
     f44:	65527062 	ldrbvs	r7, [r2, #-98]	; 0x62
     f48:	72615067 	rsbvc	r5, r1, #103	; 0x67
     f4c:	74656d61 	strbtvc	r6, [r5], #-3425	; 0xd61
     f50:	67007265 	strvs	r7, [r0, -r5, ror #4]
     f54:	44785262 	ldrbtmi	r5, [r8], #-610	; 0x262
     f58:	66754231 			; <UNDEFINED> instruction: 0x66754231
     f5c:	52726566 	rsbspl	r6, r2, #427819008	; 0x19800000
     f60:	50646165 	rsbpl	r6, r4, r5, ror #2
     f64:	746e696f 	strbtvc	r6, [lr], #-2415	; 0x96f
     f68:	62007265 	andvs	r7, r0, #1342177286	; 0x50000006
     f6c:	74696157 	strbtvc	r6, [r9], #-343	; 0x157
     f70:	44497852 	strbmi	r7, [r9], #-2130	; 0x852
     f74:	74694200 	strbtvc	r4, [r9], #-512	; 0x200
     f78:	5445535f 	strbpl	r5, [r5], #-863	; 0x35f
     f7c:	5f585200 	svcpl	0x00585200
     f80:	4b434150 	blmi	10d14c8 <__Stack_Size+0x10d10c8>
     f84:	545f5445 	ldrbpl	r5, [pc], #-1093	; f8c <__Stack_Size+0xb8c>
     f88:	4f454d49 	svcmi	0x00454d49
     f8c:	62005455 	andvs	r5, r0, #1426063360	; 0x55000000
     f90:	76657250 			; <UNDEFINED> instruction: 0x76657250
     f94:	57004449 	strpl	r4, [r0, -r9, asr #8]
     f98:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
     f9c:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xf43
     fa0:	546c6f72 	strbtpl	r6, [ip], #-3954	; 0xf72
     fa4:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
     fa8:	676e6152 			; <UNDEFINED> instruction: 0x676e6152
     fac:	65684365 	strbvs	r4, [r8, #-869]!	; 0x365
     fb0:	62006b63 	andvs	r6, r0, #101376	; 0x18c00
     fb4:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     fb8:	67003074 	smlsdxvs	r0, r4, r0, r3
     fbc:	6c784462 	cfldrdvs	mvd4, [r8], #-392	; 0xfffffe78
     fc0:	00727750 	rsbseq	r7, r2, r0, asr r7
     fc4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     fc8:	54495f54 	strbpl	r5, [r9], #-3924	; 0xf54
     fcc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     fd0:	67006769 	strvs	r6, [r0, -r9, ror #14]
     fd4:	78527062 	ldmdavc	r2, {r1, r5, r6, ip, sp, lr}^
     fd8:	75423044 	strbvc	r3, [r2, #-68]	; 0x44
     fdc:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     fe0:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
     fe4:	415f3033 	cmpmi	pc, r3, lsr r0	; <UNPREDICTABLE>
     fe8:	732f5050 			; <UNDEFINED> instruction: 0x732f5050
     fec:	432f6372 			; <UNDEFINED> instruction: 0x432f6372
     ff0:	58445f4d 	stmdapl	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     ff4:	4f435f4c 	svcmi	0x00435f4c
     ff8:	00632e4d 	rsbeq	r2, r3, sp, asr #28
     ffc:	54706267 	ldrbtpl	r6, [r0], #-615	; 0x267
    1000:	42314478 	eorsmi	r4, r1, #120, 8	; 0x78000000
    1004:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
    1008:	4b420072 	blmi	10811d8 <__Stack_Size+0x1080dd8>
    100c:	72575f50 	subsvc	r5, r7, #80, 30	; 0x140
    1010:	42657469 	rsbmi	r7, r5, #1761607680	; 0x69000000
    1014:	756b6361 	strbvc	r6, [fp, #-865]!	; 0x361
    1018:	67655270 			; <UNDEFINED> instruction: 0x67655270
    101c:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0x369
    1020:	62670072 	rsbvs	r0, r7, #114	; 0x72
    1024:	31447854 	cmpcc	r4, r4, asr r8
    1028:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    102c:	72577265 	subsvc	r7, r7, #1342177286	; 0x50000006
    1030:	50657469 	rsbpl	r7, r5, r9, ror #8
    1034:	746e696f 	strbtvc	r6, [lr], #-2415	; 0x96f
    1038:	67007265 	strvs	r7, [r0, -r5, ror #4]
    103c:	42785262 	rsbsmi	r5, r8, #536870918	; 0x20000006
    1040:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
    1044:	61655272 	smcvs	21794	; 0x5522
    1048:	696f5064 	stmdbvs	pc!, {r2, r5, r6, ip, lr}^	; <UNPREDICTABLE>
    104c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1050:	52626700 	rsbpl	r6, r2, #0, 14
    1054:	42304478 	eorsmi	r4, r0, #120, 8	; 0x78000000
    1058:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
    105c:	61655272 	smcvs	21794	; 0x5522
    1060:	696f5064 	stmdbvs	pc!, {r2, r5, r6, ip, lr}^	; <UNPREDICTABLE>
    1064:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1068:	61576200 	cmpvs	r7, r0, lsl #4
    106c:	654c7469 	strbvs	r7, [ip, #-1129]	; 0x469
    1070:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1074:	52626700 	rsbpl	r6, r2, #0, 14
    1078:	42314478 	eorsmi	r4, r1, #120, 8	; 0x78000000
    107c:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
    1080:	69725772 	ldmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, ip, lr}^
    1084:	6f506574 	svcvs	0x00506574
    1088:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
    108c:	4c620072 	stclmi	0, cr0, [r2], #-456	; 0xfffffe38
    1090:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    1094:	58520068 	ldmdapl	r2, {r3, r5, r6}^
    1098:	4341505f 	movtmi	r5, #4191	; 0x105f
    109c:	5f54454b 	svcpl	0x0054454b
    10a0:	52415453 	subpl	r5, r1, #1392508928	; 0x53000000
    10a4:	65720054 	ldrbvs	r0, [r2, #-84]!	; 0x54
    10a8:	6c617674 	stclvs	6, cr7, [r1], #-464	; 0xfffffe30
    10ac:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
    10b0:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
    10b4:	72732f57 	rsbsvc	r2, r3, #348	; 0x15c
    10b8:	75622f63 	strbvc	r2, [r2, #-3939]!	; 0xf63
    10bc:	6e6f7474 	mcrvs	4, 3, r7, cr15, cr4, {3}
    10c0:	4700632e 	strmi	r6, [r0, -lr, lsr #6]
    10c4:	5f4f4950 	svcpl	0x004f4950
    10c8:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
    10cc:	75706e49 	ldrbvc	r6, [r0, #-3657]!	; 0xe49
    10d0:	74614474 	strbtvc	r4, [r1], #-1140	; 0x474
    10d4:	74694261 	strbtvc	r4, [r9], #-609	; 0x261
    10d8:	44454c00 	strbmi	r4, [r5], #-3072	; 0xc00
    10dc:	524f505f 	subpl	r5, pc, #95	; 0x5f
    10e0:	454c0054 	strbmi	r0, [ip, #-84]	; 0x54
    10e4:	47525f44 	ldrbmi	r5, [r2, -r4, asr #30]
    10e8:	65535f42 	ldrbvs	r5, [r3, #-3906]	; 0xf42
    10ec:	61745374 	cmnvs	r4, r4, ror r3
    10f0:	4c006574 	cfstr32mi	mvfx6, [r0], {116}	; 0x74
    10f4:	475f4445 	ldrbmi	r4, [pc, -r5, asr #8]
    10f8:	74537465 	ldrbvc	r7, [r3], #-1125	; 0x465
    10fc:	00657461 	rsbeq	r7, r5, r1, ror #8
    1100:	5f44454c 	svcpl	0x0044454c
    1104:	5f424752 	svcpl	0x00424752
    1108:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    110c:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    1110:	374d4300 	strbcc	r4, [sp, -r0, lsl #6]
    1114:	485f3033 	ldmdami	pc, {r0, r1, r4, r5, ip, sp}^	; <UNPREDICTABLE>
    1118:	72732f57 	rsbsvc	r2, r3, #348	; 0x15c
    111c:	656c2f63 	strbvs	r2, [ip, #-3939]!	; 0xf63
    1120:	00632e64 	rsbeq	r2, r3, r4, ror #28
    1124:	5377654e 	cmnpl	r7, #327155712	; 0x13800000
    1128:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    112c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1130:	6f4d5f4f 	svcvs	0x004d5f4f
    1134:	4f5f6564 	svcmi	0x005f6564
    1138:	505f7475 	subspl	r7, pc, r5, ror r4	; <UNPREDICTABLE>
    113c:	52450050 	subpl	r0, r5, #80	; 0x50
    1140:	00524f52 	subseq	r4, r2, r2, asr pc
    1144:	5f434352 	svcpl	0x00434352
    1148:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    114c:	6f434b4c 	svcvs	0x00434b4c
    1150:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1154:	52515300 	subspl	r5, r1, #0, 6
    1158:	51530031 	cmppl	r3, r1, lsr r0
    115c:	53003252 	movwpl	r3, #594	; 0x252
    1160:	00335251 	eorseq	r5, r3, r1, asr r2
    1164:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1168:	6d435f54 	stclvs	15, cr5, [r3, #-336]	; 0xfffffeb0
    116c:	43520064 	cmpmi	r2, #100	; 0x64
    1170:	65445f43 	strbvs	r5, [r4, #-3907]	; 0xf43
    1174:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    1178:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    117c:	34434f5f 	strbcc	r4, [r3], #-3935	; 0xf5f
    1180:	6c657250 	sfmvs	f7, 2, [r5], #-320	; 0xfffffec0
    1184:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    1188:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    118c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    1190:	72505f4d 	subsvc	r5, r0, #308	; 0x134
    1194:	61637365 	cmnvs	r3, r5, ror #6
    1198:	0072656c 	rsbseq	r6, r2, ip, ror #10
    119c:	5f4d4954 	svcpl	0x004d4954
    11a0:	7453434f 	ldrbvc	r4, [r3], #-847	; 0x34f
    11a4:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    11a8:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    11ac:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    11b0:	49434f5f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^
    11b4:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    11b8:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    11bc:	47006665 	strmi	r6, [r0, -r5, ror #12]
    11c0:	5f4f4950 	svcpl	0x004f4950
    11c4:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    11c8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    11cc:	50434f5f 	subpl	r4, r3, pc, asr pc
    11d0:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    11d4:	00797469 	rsbseq	r7, r9, r9, ror #8
    11d8:	4f495047 	svcmi	0x00495047
    11dc:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
    11e0:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    11e4:	53534e5f 	cmppl	r3, #1520	; 0x5f0
    11e8:	43444100 	movtmi	r4, #16640	; 0x4100
    11ec:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    11f0:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    11f4:	75746375 	ldrbvc	r6, [r4, #-885]!	; 0x375
    11f8:	42006572 	andmi	r6, r0, #478150656	; 0x1c800000
    11fc:	72647561 	rsbvc	r7, r4, #406847488	; 0x18400000
    1200:	5f657461 	svcpl	0x00657461
    1204:	004c5844 	subeq	r5, ip, r4, asr #16
    1208:	5f495053 	svcpl	0x00495053
    120c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    1210:	41535500 	cmpmi	r3, r0, lsl #10
    1214:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    1218:	0074696e 	rsbseq	r6, r4, lr, ror #18
    121c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1220:	65475f54 	strbvs	r5, [r7, #-3924]	; 0xf54
    1224:	75614274 	strbvc	r4, [r1, #-628]!	; 0x274
    1228:	74617264 	strbtvc	r7, [r1], #-612	; 0x264
    122c:	72450065 	subvc	r0, r5, #101	; 0x65
    1230:	53726f72 	cmnpl	r2, #456	; 0x1c8
    1234:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1238:	58520073 	ldmdapl	r2, {r0, r1, r4, r5, r6}^
    123c:	52435243 	subpl	r5, r3, #805306372	; 0x30000004
    1240:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    1244:	4352435f 	cmpmi	r2, #2080374785	; 0x7c000001
    1248:	796c6f50 	stmdbvc	ip!, {r4, r6, r8, r9, sl, fp, sp, lr}^
    124c:	696d6f6e 	stmdbvs	sp!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    1250:	52006c61 	andpl	r6, r0, #24832	; 0x6100
    1254:	505f4343 	subspl	r4, pc, r3, asr #6
    1258:	6f434c4c 	svcvs	0x00434c4c
    125c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1260:	41535500 	cmpmi	r3, r0, lsl #10
    1264:	575f5452 			; <UNDEFINED> instruction: 0x575f5452
    1268:	4c64726f 	sfmmi	f7, 2, [r4], #-444	; 0xfffffe44
    126c:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    1270:	50470068 	subpl	r0, r7, r8, rrx
    1274:	505f4f49 	subspl	r4, pc, r9, asr #30
    1278:	65526e69 	ldrbvs	r6, [r2, #-3689]	; 0xe69
    127c:	4370616d 	cmnmi	r0, #1073741851	; 0x4000001b
    1280:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1284:	53550067 	cmppl	r5, #103	; 0x67
    1288:	5f545241 	svcpl	0x00545241
    128c:	706f7453 	rsbvc	r7, pc, r3, asr r4	; <UNPREDICTABLE>
    1290:	73746942 	cmnvc	r4, #1081344	; 0x108000
    1294:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    1298:	7269465f 	rsbvc	r4, r9, #99614720	; 0x5f00000
    129c:	69427473 	stmdbvs	r2, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    12a0:	4c460074 	mcrrmi	0, 7, r0, r6, cr4
    12a4:	5f485341 	svcpl	0x00485341
    12a8:	66657250 			; <UNDEFINED> instruction: 0x66657250
    12ac:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    12b0:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    12b4:	6d437265 	sfmvs	f7, 2, [r3, #-404]	; 0xfffffe6c
    12b8:	61420064 	cmpvs	r2, r4, rrx
    12bc:	61726475 	cmnvs	r2, r5, ror r4
    12c0:	5a5f6574 	bpl	17da898 <__Stack_Size+0x17da498>
    12c4:	45424749 	strbmi	r4, [r2, #-1865]	; 0x749
    12c8:	49540045 	ldmdbmi	r4, {r0, r2, r6}^
    12cc:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    12d0:	656c6449 	strbvs	r6, [ip, #-1097]!	; 0x449
    12d4:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    12d8:	79530065 	ldmdbvc	r3, {r0, r2, r5, r6}^
    12dc:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    12e0:	65535f6b 	ldrbvs	r5, [r3, #-3947]	; 0xf6b
    12e4:	6c655274 	sfmvs	f5, 2, [r5], #-464	; 0xfffffe30
    12e8:	0064616f 	rsbeq	r6, r4, pc, ror #2
    12ec:	4f495047 	svcmi	0x00495047
    12f0:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    12f4:	43520074 	cmpmi	r2, #116	; 0x74
    12f8:	43505f43 	cmpmi	r0, #268	; 0x10c
    12fc:	43324b4c 	teqmi	r2, #76, 22	; 0x13000
    1300:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1304:	50530067 	subspl	r0, r3, r7, rrx
    1308:	6e495f49 	cdpvs	15, 4, cr5, cr9, cr9, {2}
    130c:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    1310:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    1314:	00657275 	rsbeq	r7, r5, r5, ror r2
    1318:	31524343 	cmpcc	r2, r3, asr #6
    131c:	6c61565f 	stclvs	6, cr5, [r1], #-380	; 0xfffffe84
    1320:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1324:	70535f4f 	subsvc	r5, r3, pc, asr #30
    1328:	5f646565 	svcpl	0x00646565
    132c:	7a484d32 	bvc	12147fc <__Stack_Size+0x12143fc>
    1330:	43444100 	movtmi	r4, #16640	; 0x4100
    1334:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    1338:	70795474 	rsbsvc	r5, r9, r4, ror r4
    133c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1340:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1344:	6c75505f 	ldclvs	0, cr5, [r5], #-380	; 0xfffffe84
    1348:	55006573 	strpl	r6, [r0, #-1395]	; 0x573
    134c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    1350:	7561425f 	strbvc	r4, [r1, #-607]!	; 0x25f
    1354:	74615264 	strbtvc	r5, [r1], #-612	; 0x264
    1358:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    135c:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    1360:	446b636f 	strbtmi	r6, [fp], #-879	; 0x36f
    1364:	73697669 	cmnvc	r9, #110100480	; 0x6900000
    1368:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    136c:	33374d43 	teqcc	r7, #4288	; 0x10c0
    1370:	57485f30 	smlaldxpl	r5, r8, r0, pc	; <UNPREDICTABLE>
    1374:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1378:	7379732f 	cmnvc	r9, #-1140850688	; 0xbc000000
    137c:	5f6d6574 	svcpl	0x006d6574
    1380:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
    1384:	5300632e 	movwpl	r6, #814	; 0x32e
    1388:	445f4950 	ldrbmi	r4, [pc], #-2384	; 1390 <__Stack_Size+0xf90>
    138c:	63657269 	cmnvs	r5, #-1879048186	; 0x90000006
    1390:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1394:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1398:	74754f5f 	ldrbtvc	r4, [r5], #-3935	; 0xf5f
    139c:	53747570 	cmnpl	r4, #112, 10	; 0x1c000000
    13a0:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    13a4:	43434100 	movtmi	r4, #12544	; 0x3100
    13a8:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    13ac:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
    13b0:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    13b4:	4e006e6f 	cdpmi	14, 0, cr6, cr0, cr15, {3}
    13b8:	5f434956 	svcpl	0x00434956
    13bc:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    13c0:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    13c4:	00666544 	rsbeq	r6, r6, r4, asr #10
    13c8:	5f434441 	svcpl	0x00434441
    13cc:	00646d43 	rsbeq	r6, r4, r3, asr #26
    13d0:	4f495047 	svcmi	0x00495047
    13d4:	6570535f 	ldrbvs	r5, [r0, #-863]!	; 0x35f
    13d8:	315f6465 	cmpcc	pc, r5, ror #8
    13dc:	7a484d30 	bvc	12148a4 <__Stack_Size+0x12144a4>
    13e0:	7a754200 	bvc	1d51be8 <__Stack_Size+0x1d517e8>
    13e4:	5f72657a 	svcpl	0x0072657a
    13e8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    13ec:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    13f0:	6f697461 	svcvs	0x00697461
    13f4:	4441006e 	strbmi	r0, [r1], #-110	; 0x6e
    13f8:	63535f43 	cmpvs	r3, #268	; 0x10c
    13fc:	6f436e61 	svcvs	0x00436e61
    1400:	6f4d766e 	svcvs	0x004d766e
    1404:	41006564 	tstmi	r0, r4, ror #10
    1408:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    140c:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1410:	5f434441 	svcpl	0x00434441
    1414:	74666f53 	strbtvc	r6, [r6], #-3923	; 0xf53
    1418:	65726177 	ldrbvs	r6, [r2, #-375]!	; 0x177
    141c:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
    1420:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1424:	646d4376 	strbtvs	r4, [sp], #-886	; 0x376
    1428:	52575000 	subspl	r5, r7, #0
    142c:	6361425f 	cmnvs	r1, #-268435451	; 0xf0000005
    1430:	4170756b 	cmnmi	r0, fp, ror #10
    1434:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    1438:	646d4373 	strbtvs	r4, [sp], #-883	; 0x373
    143c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1440:	6f4d5f4f 	svcvs	0x004d5f4f
    1444:	495f6564 	ldmdbmi	pc, {r2, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
    1448:	47004450 	smlsdmi	r0, r0, r4, r4
    144c:	5f4f4950 	svcpl	0x004f4950
    1450:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    1454:	5550495f 	ldrbpl	r4, [r0, #-2399]	; 0x95f
    1458:	41535500 	cmpmi	r3, r0, lsl #10
    145c:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    1460:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    1464:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    1468:	50470074 	subpl	r0, r7, r4, ror r0
    146c:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; 1350 <__Stack_Size+0xf50>
    1470:	5f65646f 	svcpl	0x0065646f
    1474:	5f74754f 	svcpl	0x0074754f
    1478:	4e00444f 	cdpmi	4, 0, cr4, cr0, cr15, {2}
    147c:	5f434956 	svcpl	0x00434956
    1480:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    1484:	6e6e6168 	powvsez	f6, f6, #0.0
    1488:	6d436c65 	stclvs	12, cr6, [r3, #-404]	; 0xfffffe6c
    148c:	4c460064 	mcrrmi	0, 6, r0, r6, cr4
    1490:	5f485341 	svcpl	0x00485341
    1494:	6f6c6e55 	svcvs	0x006c6e55
    1498:	54006b63 	strpl	r6, [r0], #-2915	; 0xb63
    149c:	43524358 	cmpmi	r2, #88, 6	; 0x60000001
    14a0:	49540052 	ldmdbmi	r4, {r1, r4, r6}^
    14a4:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    14a8:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    14ac:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    14b0:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
    14b4:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    14b8:	65525f4d 	ldrbvs	r5, [r2, #-3917]	; 0xf4d
    14bc:	69746570 	ldmdbvs	r4!, {r4, r5, r6, r8, sl, sp, lr}^
    14c0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    14c4:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    14c8:	00726574 	rsbseq	r6, r2, r4, ror r5
    14cc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    14d0:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
    14d4:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
    14d8:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    14dc:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    14e0:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    14e4:	6c6f504e 	stclvs	0, cr5, [pc], #-312	; 13b4 <__Stack_Size+0xfb4>
    14e8:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    14ec:	53550079 	cmppl	r5, #121	; 0x79
    14f0:	5f545241 	svcpl	0x00545241
    14f4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    14f8:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    14fc:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
    1500:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    1504:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1508:	6142656d 	cmpvs	r2, sp, ror #10
    150c:	6e496573 	mcrvs	5, 2, r6, cr9, cr3, {3}
    1510:	42007469 	andmi	r7, r0, #1761607680	; 0x69000000
    1514:	72647561 	rsbvc	r7, r4, #406847488	; 0x18400000
    1518:	5f657461 	svcpl	0x00657461
    151c:	53004350 	movwpl	r4, #848	; 0x350
    1520:	45434355 	strbmi	r4, [r3, #-853]	; 0x355
    1524:	41005353 	tstmi	r0, r3, asr r3
    1528:	435f4344 	cmpmi	pc, #68, 6	; 0x10000001
    152c:	69746e6f 	ldmdbvs	r4!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1530:	756f756e 	strbvc	r7, [pc, #-1390]!	; fca <__Stack_Size+0xbca>
    1534:	6e6f4373 	mcrvs	3, 3, r4, cr15, cr3, {3}
    1538:	646f4d76 	strbtvs	r4, [pc], #-3446	; 1540 <__Stack_Size+0x1140>
    153c:	564e0065 	strbpl	r0, [lr], -r5, rrx
    1540:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    1544:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    1548:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    154c:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
    1550:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    1554:	646d435f 	strbtvs	r4, [sp], #-863	; 0x35f
    1558:	43435200 	movtmi	r5, #12800	; 0x3200
    155c:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    1560:	72655031 	rsbvc	r5, r5, #49	; 0x31
    1564:	43687069 	cmnmi	r8, #105	; 0x69
    1568:	6b636f6c 	blvs	18dd320 <__Stack_Size+0x18dcf20>
    156c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1570:	5f434441 	svcpl	0x00434441
    1574:	4f72624e 	svcmi	0x0072624e
    1578:	61684366 	cmnvs	r8, r6, ror #6
    157c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    1580:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1584:	65535f43 	ldrbvs	r5, [r3, #-3907]	; 0xf43
    1588:	63655674 	cmnvs	r5, #116, 12	; 0x7400000
    158c:	54726f74 	ldrbtpl	r6, [r2], #-3956	; 0xf74
    1590:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    1594:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    1598:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 15a0 <__Stack_Size+0x11a0>
    159c:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    15a0:	6f435f4d 	svcvs	0x00435f4d
    15a4:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
    15a8:	646f4d72 	strbtvs	r4, [pc], #-3442	; 15b0 <__Stack_Size+0x11b0>
    15ac:	53550065 	cmppl	r5, #101	; 0x65
    15b0:	5f545241 	svcpl	0x00545241
    15b4:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    15b8:	72794700 	rsbsvc	r4, r9, #0, 14
    15bc:	6f435f6f 	svcvs	0x00435f6f
    15c0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    15c4:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
    15c8:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    15cc:	4f495047 	svcmi	0x00495047
    15d0:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    15d4:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    15d8:	0074696e 	rsbseq	r6, r4, lr, ror #18
    15dc:	5f434441 	svcpl	0x00434441
    15e0:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
    15e4:	6c614374 	stclvs	3, cr4, [r1], #-464	; 0xfffffe30
    15e8:	61726269 	cmnvs	r2, r9, ror #4
    15ec:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    15f0:	52434300 	subpl	r4, r3, #0, 6
    15f4:	61565f33 	cmpvs	r6, r3, lsr pc
    15f8:	4954006c 	ldmdbmi	r4, {r2, r3, r5, r6}^
    15fc:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1600:	696e4934 	stmdbvs	lr!, {r2, r4, r5, r8, fp, lr}^
    1604:	44410074 	strbmi	r0, [r1], #-116	; 0x74
    1608:	79545f43 	ldmdbvc	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    160c:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    1610:	53550066 	cmppl	r5, #102	; 0x66
    1614:	5f545241 	svcpl	0x00545241
    1618:	64726148 	ldrbtvs	r6, [r2], #-328	; 0x148
    161c:	65726177 	ldrbvs	r6, [r2, #-375]!	; 0x177
    1620:	776f6c46 	strbvc	r6, [pc, -r6, asr #24]!
    1624:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xf43
    1628:	006c6f72 	rsbeq	r6, ip, r2, ror pc
    162c:	5f434441 	svcpl	0x00434441
    1630:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1634:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    1638:	6f697461 	svcvs	0x00697461
    163c:	5053006e 	subspl	r0, r3, lr, rrx
    1640:	50435f49 	subpl	r5, r3, r9, asr #30
    1644:	53004148 	movwpl	r4, #328	; 0x148
    1648:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    164c:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    1650:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1654:	61727567 	cmnvs	r2, r7, ror #10
    1658:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    165c:	43435200 	movtmi	r5, #12800	; 0x3200
    1660:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    1664:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
    1668:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    166c:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
    1670:	4f5f4d49 	svcmi	0x005f4d49
    1674:	64494e43 	strbvs	r4, [r9], #-3651	; 0xe43
    1678:	7453656c 	ldrbvc	r6, [r3], #-1388	; 0x56c
    167c:	00657461 	rsbeq	r7, r5, r1, ror #8
    1680:	5f434441 	svcpl	0x00434441
    1684:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
    1688:	6c614374 	stclvs	3, cr4, [r1], #-464	; 0xfffffe30
    168c:	61726269 	cmnvs	r2, r9, ror #4
    1690:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1694:	43435200 	movtmi	r5, #12800	; 0x3200
    1698:	4553485f 	ldrbmi	r4, [r3, #-2143]	; 0x85f
    169c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    16a0:	41006769 	tstmi	r0, r9, ror #14
    16a4:	535f4344 	cmppl	pc, #68, 6	; 0x10000001
    16a8:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    16ac:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    16b0:	50470074 	subpl	r0, r7, r4, ror r0
    16b4:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
    16b8:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    16bc:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    16c0:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
    16c4:	51534a00 	cmppl	r3, r0, lsl #20
    16c8:	43520052 	cmpmi	r2, #82	; 0x52
    16cc:	43485f43 	movtmi	r5, #36675	; 0x8f43
    16d0:	6f434b4c 	svcvs	0x00434b4c
    16d4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    16d8:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    16dc:	7561425f 	strbvc	r4, [r1, #-607]!	; 0x25f
    16e0:	74615264 	strbtvc	r5, [r1], #-612	; 0x264
    16e4:	65725065 	ldrbvs	r5, [r2, #-101]!	; 0x65
    16e8:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    16ec:	4e007265 	cdpmi	2, 0, cr7, cr0, cr5, {3}
    16f0:	5f434956 	svcpl	0x00434956
    16f4:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    16f8:	6e6e6168 	powvsez	f6, f6, #0.0
    16fc:	54006c65 	strpl	r6, [r0], #-3173	; 0xc65
    1700:	505f4d49 	subspl	r4, pc, r9, asr #26
    1704:	6f697265 	svcvs	0x00697265
    1708:	44410064 	strbmi	r0, [r1], #-100	; 0x64
    170c:	54495f43 	strbpl	r5, [r9], #-3907	; 0xf43
    1710:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1714:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    1718:	505f4343 	subspl	r4, pc, r3, asr #6
    171c:	314b4c43 	cmpcc	fp, r3, asr #24
    1720:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1724:	4e006769 	cdpmi	7, 0, cr6, cr0, cr9, {3}
    1728:	5f434956 	svcpl	0x00434956
    172c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    1730:	535f5f00 	cmppl	pc, #0, 30
    1734:	52505445 	subspl	r5, r0, #1157627904	; 0x45000000
    1738:	53414d49 	movtpl	r4, #7497	; 0x1d49
    173c:	5053004b 	subspl	r0, r3, fp, asr #32
    1740:	6f435f49 	svcvs	0x00435f49
    1744:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1748:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
    174c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1750:	4f495047 	svcmi	0x00495047
    1754:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 175c <__Stack_Size+0x135c>
    1758:	46415f65 	strbmi	r5, [r1], -r5, ror #30
    175c:	00444f5f 	subeq	r4, r4, pc, asr pc
    1760:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    1764:	6f435f72 	svcvs	0x00435f72
    1768:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    176c:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
    1770:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1774:	52504d53 	subspl	r4, r0, #5312	; 0x14c0
    1778:	4d530031 	ldclmi	0, cr0, [r3, #-196]	; 0xffffff3c
    177c:	00325250 	eorseq	r5, r2, r0, asr r2
    1780:	50533249 	subspl	r3, r3, r9, asr #4
    1784:	44410052 	strbmi	r0, [r1], #-82	; 0x52
    1788:	6f4d5f43 	svcvs	0x004d5f43
    178c:	46006564 	strmi	r6, [r0], -r4, ror #10
    1790:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1794:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    1798:	6574614c 	ldrbvs	r6, [r4, #-332]!	; 0x14c
    179c:	0079636e 	rsbseq	r6, r9, lr, ror #6
    17a0:	5f434441 	svcpl	0x00434441
    17a4:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    17a8:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
    17ac:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    17b0:	74536e6f 	ldrbvc	r6, [r3], #-3695	; 0xe6f
    17b4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    17b8:	73795300 	cmnvc	r9, #0, 6
    17bc:	6b636954 	blvs	18dbd14 <__Stack_Size+0x18db914>
    17c0:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    17c4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    17c8:	43520067 	cmpmi	r2, #103	; 0x67
    17cc:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    17d0:	616c4674 	smcvs	50276	; 0xc464
    17d4:	61745367 	cmnvs	r4, r7, ror #6
    17d8:	00737574 	rsbseq	r7, r3, r4, ror r5
    17dc:	4f495047 	svcmi	0x00495047
    17e0:	65657053 	strbvs	r7, [r5, #-83]!	; 0x53
    17e4:	79545f64 	ldmdbvc	r4, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^
    17e8:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    17ec:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    17f0:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    17f4:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    17f8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    17fc:	6f4d5f4f 	svcvs	0x004d5f4f
    1800:	415f6564 	cmpmi	pc, r4, ror #10
    1804:	4a004e49 	bmi	15130 <__Stack_Size+0x14d30>
    1808:	00315244 	eorseq	r5, r1, r4, asr #4
    180c:	3252444a 	subscc	r4, r2, #1241513984	; 0x4a000000
    1810:	52444a00 	subpl	r4, r4, #0, 20
    1814:	444a0033 	strbmi	r0, [sl], #-51	; 0x33
    1818:	47003452 	smlsdmi	r0, r2, r4, r3
    181c:	5f4f4950 	svcpl	0x004f4950
    1820:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    1824:	5f46415f 	svcpl	0x0046415f
    1828:	47005050 	smlsdmi	r0, r0, r0, r5
    182c:	5f4f4950 	svcpl	0x004f4950
    1830:	65657053 	strbvs	r7, [r5, #-83]!	; 0x53
    1834:	44410064 	strbmi	r0, [r1], #-100	; 0x64
    1838:	61445f43 	cmpvs	r4, r3, asr #30
    183c:	6c416174 	stfvse	f6, [r1], {116}	; 0x74
    1840:	006e6769 	rsbeq	r6, lr, r9, ror #14
    1844:	5f4d4954 	svcpl	0x004d4954
    1848:	6f435449 	svcvs	0x00435449
    184c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1850:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1854:	7274435f 	rsbsvc	r4, r4, #2080374785	; 0x7c000001
    1858:	4d57506c 	ldclmi	0, cr5, [r7, #-432]	; 0xfffffe50
    185c:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    1860:	00737475 	rsbseq	r7, r3, r5, ror r4
    1864:	4f495047 	svcmi	0x00495047
    1868:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    186c:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    1870:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1874:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    1878:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    187c:	70795474 	rsbsvc	r5, r9, r4, ror r4
    1880:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1884:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    1888:	74754f5f 	ldrbtvc	r4, [r5], #-3935	; 0xf5f
    188c:	4e747570 	mrcmi	5, 3, r7, cr4, cr0, {3}
    1890:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1894:	43520065 	cmpmi	r2, #101	; 0x65
    1898:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    189c:	53595374 	cmppl	r9, #116, 6	; 0xd0000001
    18a0:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    18a4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    18a8:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    18ac:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    18b0:	6142656d 	cmpvs	r2, sp, ror #10
    18b4:	74536573 	ldrbvc	r6, [r3], #-1395	; 0x573
    18b8:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    18bc:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    18c0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    18c4:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
    18c8:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
    18cc:	72745365 	rsbsvc	r5, r4, #-1811939327	; 0x94000001
    18d0:	75746375 	ldrbvc	r6, [r4, #-885]!	; 0x375
    18d4:	43006572 	movwmi	r6, #1394	; 0x572
    18d8:	52504352 	subspl	r4, r0, #1207959553	; 0x48000001
    18dc:	52434300 	subpl	r4, r3, #0, 6
    18e0:	61565f32 	cmpvs	r6, r2, lsr pc
    18e4:	5047006c 	subpl	r0, r7, ip, rrx
    18e8:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
    18ec:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    18f0:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    18f4:	54006665 	strpl	r6, [r0], #-1637	; 0x665
    18f8:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 1900 <__Stack_Size+0x1500>
    18fc:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    1900:	44410074 	strbmi	r0, [r1], #-116	; 0x74
    1904:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    1908:	73655274 	cmnvc	r5, #116, 4	; 0x40000007
    190c:	61437465 	cmpvs	r3, r5, ror #8
    1910:	7262696c 	rsbvc	r6, r2, #108, 18	; 0x1b0000
    1914:	6f697461 	svcvs	0x00697461
    1918:	6174536e 	cmnvs	r4, lr, ror #6
    191c:	00737574 	rsbseq	r7, r3, r4, ror r5
    1920:	4f495047 	svcmi	0x00495047
    1924:	6570535f 	ldrbvs	r5, [r0, #-863]!	; 0x35f
    1928:	355f6465 	ldrbcc	r6, [pc, #-1125]	; 14cb <__Stack_Size+0x10cb>
    192c:	7a484d30 	bvc	1214df4 <__Stack_Size+0x12149f4>
    1930:	41535500 	cmpmi	r3, r0, lsl #10
    1934:	445f5452 	ldrbmi	r5, [pc], #-1106	; 193c <__Stack_Size+0x153c>
    1938:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    193c:	564e0074 			; <UNDEFINED> instruction: 0x564e0074
    1940:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    1944:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1948:	61727567 	cmnvs	r2, r7, ror #10
    194c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1950:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1954:	6f435f4f 	svcvs	0x00435f4f
    1958:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    195c:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
    1960:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1964:	43533249 	cmpmi	r3, #-1879048188	; 0x90000004
    1968:	00524746 	subseq	r4, r2, r6, asr #14
    196c:	5f495053 	svcpl	0x00495053
    1970:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    1974:	00666544 	rsbeq	r6, r6, r4, asr #10
    1978:	4349564e 	movtmi	r5, #38478	; 0x964e
    197c:	5152495f 	cmppl	r2, pc, asr r9
    1980:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1984:	536c656e 	cmnpl	ip, #461373440	; 0x1b800000
    1988:	72506275 	subsvc	r6, r0, #1342177287	; 0x50000007
    198c:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    1990:	55007974 	strpl	r7, [r0, #-2420]	; 0x974
    1994:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    1998:	7261505f 	rsbvc	r5, r1, #95	; 0x5f
    199c:	00797469 	rsbseq	r7, r9, r9, ror #8
    19a0:	5f434352 	svcpl	0x00434352
    19a4:	32425041 	subcc	r5, r2, #65	; 0x41
    19a8:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    19ac:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
    19b0:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    19b4:	4100646d 	tstmi	r0, sp, ror #8
    19b8:	455f4344 	ldrbmi	r4, [pc, #-836]	; 167c <__Stack_Size+0x127c>
    19bc:	72657478 	rsbvc	r7, r5, #120, 8	; 0x78000000
    19c0:	546c616e 	strbtpl	r6, [ip], #-366	; 0x16e
    19c4:	43676972 	cmnmi	r7, #1867776	; 0x1c8000
    19c8:	00766e6f 	rsbseq	r6, r6, pc, ror #28
    19cc:	5f434352 	svcpl	0x00434352
    19d0:	434c4c50 	movtmi	r4, #52304	; 0xcc50
    19d4:	5400646d 	strpl	r6, [r0], #-1133	; 0x46d
    19d8:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 19e0 <__Stack_Size+0x15e0>
    19dc:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    19e0:	49657361 	stmdbmi	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
    19e4:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    19e8:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    19ec:	4e006665 	cfmadd32mi	mvax3, mvfx6, mvfx0, mvfx5
    19f0:	5f434956 	svcpl	0x00434956
    19f4:	6f697250 	svcvs	0x00697250
    19f8:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    19fc:	756f7247 	strbvc	r7, [pc, #-583]!	; 17bd <__Stack_Size+0x13bd>
    1a00:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
    1a04:	00676966 	rsbeq	r6, r7, r6, ror #18
    1a08:	5f434352 	svcpl	0x00434352
    1a0c:	74696157 	strbtvc	r6, [r9], #-343	; 0x157
    1a10:	48726f46 	ldmdami	r2!, {r1, r2, r6, r8, r9, sl, fp, sp, lr}^
    1a14:	74534553 	ldrbvc	r4, [r3], #-1363	; 0x553
    1a18:	55747261 	ldrbpl	r7, [r4, #-609]!	; 0x261
    1a1c:	49540070 	ldmdbmi	r4, {r4, r5, r6}^
    1a20:	6d435f4d 	stclvs	15, cr5, [r3, #-308]	; 0xfffffecc
    1a24:	4f4a0064 	svcmi	0x004a0064
    1a28:	00315246 	eorseq	r5, r1, r6, asr #4
    1a2c:	52464f4a 	subpl	r4, r6, #296	; 0x128
    1a30:	4f4a0032 	svcmi	0x004a0032
    1a34:	00335246 	eorseq	r5, r3, r6, asr #4
    1a38:	52464f4a 	subpl	r4, r6, #296	; 0x128
    1a3c:	564e0034 			; <UNDEFINED> instruction: 0x564e0034
    1a40:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    1a44:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    1a48:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    1a4c:	6572506c 	ldrbvs	r5, [r2, #-108]!	; 0x6c
    1a50:	74706d65 	ldrbtvc	r6, [r0], #-3429	; 0xd65
    1a54:	506e6f69 	rsbpl	r6, lr, r9, ror #30
    1a58:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    1a5c:	00797469 	rsbseq	r7, r9, r9, ror #8
    1a60:	5f495053 	svcpl	0x00495053
    1a64:	61746144 	cmnvs	r4, r4, asr #2
    1a68:	657a6953 	ldrbvs	r6, [sl, #-2387]!	; 0x953
    1a6c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1a70:	6f4d5f4f 	svcvs	0x004d5f4f
    1a74:	495f6564 	ldmdbmi	pc, {r2, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
    1a78:	4c465f4e 	mcrrmi	15, 4, r5, r6, cr14
    1a7c:	4954414f 	ldmdbmi	r4, {r0, r1, r2, r3, r6, r8, lr}^
    1a80:	5400474e 	strpl	r4, [r0], #-1870	; 0x74e
    1a84:	505f4d49 	subspl	r4, pc, r9, asr #26
    1a88:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    1a8c:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    1a90:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1a94:	5f006769 	svcpl	0x00006769
    1a98:	5345525f 	movtpl	r5, #21087	; 0x525f
    1a9c:	52505445 	subspl	r5, r0, #1157627904	; 0x45000000
    1aa0:	53414d49 	movtpl	r4, #7497	; 0x1d49
    1aa4:	5053004b 	subspl	r0, r3, fp, asr #32
    1aa8:	50435f49 	subpl	r5, r3, r9, asr #30
    1aac:	48004c4f 	stmdami	r0, {r0, r1, r2, r3, r6, sl, fp, lr}
    1ab0:	74534553 	ldrbvc	r4, [r3], #-1363	; 0x553
    1ab4:	55747261 	ldrbpl	r7, [r4, #-609]!	; 0x261
    1ab8:	61745370 	cmnvs	r4, r0, ror r3
    1abc:	00737574 	rsbseq	r7, r3, r4, ror r5
    1ac0:	5f434441 	svcpl	0x00434441
    1ac4:	75676552 	strbvc	r6, [r7, #-1362]!	; 0x552
    1ac8:	4372616c 	cmnmi	r2, #108, 2
    1acc:	6e6e6168 	powvsez	f6, f6, #0.0
    1ad0:	6f436c65 	svcvs	0x00436c65
    1ad4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1ad8:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1adc:	00796c64 	rsbseq	r6, r9, r4, ror #24
    1ae0:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
    1ae4:	5f6b6369 	svcpl	0x006b6369
    1ae8:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    1aec:	43726574 	cmnmi	r2, #116, 10	; 0x1d000000
    1af0:	4500646d 	strmi	r6, [r0, #-1133]	; 0x46d
    1af4:	4f525045 	svcmi	0x00525045
    1af8:	72575f4d 	subsvc	r5, r7, #308	; 0x134
    1afc:	00657469 	rsbeq	r7, r5, r9, ror #8
    1b00:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1b04:	52455f48 	subpl	r5, r5, #72, 30	; 0x120
    1b08:	5f524f52 	svcpl	0x00524f52
    1b0c:	00505257 	subseq	r5, r0, r7, asr r2
    1b10:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1b14:	72455f48 	subvc	r5, r5, #72, 30	; 0x120
    1b18:	50657361 	rsbpl	r7, r5, r1, ror #6
    1b1c:	00656761 	rsbeq	r6, r5, r1, ror #14
    1b20:	69547767 	ldmdbvs	r4, {r0, r1, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    1b24:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
    1b28:	616c6544 	cmnvs	ip, r4, asr #10
    1b2c:	75440079 	strbvc	r0, [r4, #-121]	; 0x79
    1b30:	00796d6d 	rsbseq	r6, r9, sp, ror #26
    1b34:	33374d43 	teqcc	r7, #4288	; 0x10c0
    1b38:	57485f30 	smlaldxpl	r5, r8, r0, pc	; <UNPREDICTABLE>
    1b3c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1b40:	7379732f 	cmnvc	r9, #-1140850688	; 0xbc000000
    1b44:	5f6d6574 	svcpl	0x006d6574
    1b48:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
    1b4c:	6700632e 	strvs	r6, [r0, -lr, lsr #6]
    1b50:	65527465 	ldrbvs	r7, [r2, #-1125]	; 0x465
    1b54:	53746573 	cmnpl	r4, #482344960	; 0x1cc00000
    1b58:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1b5c:	4c460065 	mcrrmi	0, 6, r0, r6, cr5
    1b60:	5f485341 	svcpl	0x00485341
    1b64:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1b68:	45007375 	strmi	r7, [r0, #-885]	; 0x375
    1b6c:	4f525045 	svcmi	0x00525045
    1b70:	65525f4d 	ldrbvs	r5, [r2, #-3917]	; 0xf4d
    1b74:	46006461 	strmi	r6, [r0], -r1, ror #8
    1b78:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1b7c:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
    1b80:	505f524f 	subspl	r5, pc, pc, asr #4
    1b84:	4c460047 	mcrrmi	0, 4, r0, r6, cr7
    1b88:	5f485341 	svcpl	0x00485341
    1b8c:	6b636f4c 	blvs	18dd8c4 <__Stack_Size+0x18dd4c4>
    1b90:	56626700 	strbtpl	r6, [r2], -r0, lsl #14
    1b94:	61746c6f 	cmnvs	r4, pc, ror #24
    1b98:	61546567 	cmpvs	r4, r7, ror #10
    1b9c:	00656c62 	rsbeq	r6, r5, r2, ror #24
    1ba0:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1ba4:	6c435f48 	mcrrvs	15, 4, r5, r3, cr8
    1ba8:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    1bac:	0067616c 	rsbeq	r6, r7, ip, ror #2
    1bb0:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1bb4:	4f435f48 	svcmi	0x00435f48
    1bb8:	454c504d 	strbmi	r5, [ip, #-77]	; 0x4d
    1bbc:	46004554 			; <UNDEFINED> instruction: 0x46004554
    1bc0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1bc4:	5355425f 	cmppl	r5, #-268435451	; 0xf0000005
    1bc8:	4c460059 	mcrrmi	0, 5, r0, r6, cr9
    1bcc:	5f485341 	svcpl	0x00485341
    1bd0:	454d4954 	strbmi	r4, [sp, #-2388]	; 0x954
    1bd4:	0054554f 	subseq	r5, r4, pc, asr #10
    1bd8:	5f434352 	svcpl	0x00434352
    1bdc:	61656c43 	cmnvs	r5, r3, asr #24
    1be0:	616c4672 	smcvs	50274	; 0xc462
    1be4:	45450067 	strbmi	r0, [r5, #-103]	; 0x67
    1be8:	4d4f5250 	sfmmi	f5, 2, [pc, #-320]	; 1ab0 <__Stack_Size+0x16b0>
    1bec:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
    1bf0:	75007261 	strvc	r7, [r0, #-609]	; 0x261
    1bf4:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    1bf8:	414c4600 	cmpmi	ip, r0, lsl #12
    1bfc:	505f4853 	subspl	r4, pc, r3, asr r8	; <UNPREDICTABLE>
    1c00:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    1c04:	61486d61 	cmpvs	r8, r1, ror #26
    1c08:	6f57666c 	svcvs	0x0057666c
    1c0c:	6e006472 	mcrvs	4, 0, r6, cr0, cr2, {3}
    1c10:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    1c14:	414c4600 	cmpmi	ip, r0, lsl #12
    1c18:	74534853 	ldrbvc	r4, [r3], #-2131	; 0x853
    1c1c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1c20:	74656700 	strbtvc	r6, [r5], #-1792	; 0x700
    1c24:	00434441 	subeq	r4, r3, r1, asr #8
    1c28:	5f434441 	svcpl	0x00434441
    1c2c:	54524f50 	ldrbpl	r4, [r2], #-3920	; 0xf50
    1c30:	43444100 	movtmi	r4, #16640	; 0x4100
    1c34:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1c38:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
    1c3c:	69737265 	ldmdbvs	r3!, {r0, r2, r5, r6, r9, ip, sp, lr}^
    1c40:	61566e6f 	cmpvs	r6, pc, ror #28
    1c44:	0065756c 	rsbeq	r7, r5, ip, ror #10
    1c48:	33374d43 	teqcc	r7, #4288	; 0x10c0
    1c4c:	57485f30 	smlaldxpl	r5, r8, r0, pc	; <UNPREDICTABLE>
    1c50:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1c54:	6364612f 	cmnvs	r4, #-1073741813	; 0xc000000b
    1c58:	4100632e 	tstmi	r0, lr, lsr #6
    1c5c:	565f4344 	ldrbpl	r4, [pc], -r4, asr #6
    1c60:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
    1c64:	43444100 	movtmi	r4, #16640	; 0x4100
    1c68:	6168435f 	cmnvs	r8, pc, asr r3
    1c6c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    1c70:	43444100 	movtmi	r4, #16640	; 0x4100
    1c74:	6168435f 	cmnvs	r8, pc, asr r3
    1c78:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    1c7c:	646e495f 	strbtvs	r4, [lr], #-2399	; 0x95f
    1c80:	43007865 	movwmi	r7, #2149	; 0x865
    1c84:	3033374d 	eorscc	r3, r3, sp, asr #14
    1c88:	2f57485f 	svccs	0x0057485f
    1c8c:	2f637273 	svccs	0x00637273
    1c90:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    1c94:	00632e74 	rsbeq	r2, r3, r4, ror lr
    1c98:	53557767 	cmppl	r5, #27000832	; 0x19c0000
    1c9c:	5f545241 	svcpl	0x00545241
    1ca0:	4247495a 	submi	r4, r7, #1474560	; 0x168000
    1ca4:	525f4545 	subspl	r4, pc, #289406976	; 0x11400000
    1ca8:	50646165 	rsbpl	r6, r4, r5, ror #2
    1cac:	67007274 	smlsdxvs	r0, r4, r2, r7
    1cb0:	4c584462 	cfldrdmi	mvd4, [r8], {98}	; 0x62
    1cb4:	77726f46 	ldrbvc	r6, [r2, -r6, asr #30]!
    1cb8:	69647261 	stmdbvs	r4!, {r0, r5, r6, r9, ip, sp, lr}^
    1cbc:	5200676e 	andpl	r6, r0, #28835840	; 0x1b80000
    1cc0:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    1cc4:	44646576 	strbtmi	r6, [r4], #-1398	; 0x576
    1cc8:	00617461 	rsbeq	r7, r1, r1, ror #8
    1ccc:	55707767 	ldrbpl	r7, [r0, #-1895]!	; 0x767
    1cd0:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    1cd4:	47495a5f 	smlsldmi	r5, r9, pc, sl	; <UNPREDICTABLE>
    1cd8:	5f454542 	svcpl	0x00454542
    1cdc:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1ce0:	55007265 	strpl	r7, [r0, #-613]	; 0x265
    1ce4:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    1ce8:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1cec:	74535449 	ldrbvc	r5, [r3], #-1097	; 0x449
    1cf0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1cf4:	55776700 	ldrbpl	r6, [r7, #-1792]!	; 0x700
    1cf8:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    1cfc:	47495a5f 	smlsldmi	r5, r9, pc, sl	; <UNPREDICTABLE>
    1d00:	5f454542 	svcpl	0x00454542
    1d04:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    1d08:	72745065 	rsbsvc	r5, r4, #101	; 0x65
    1d0c:	41535500 	cmpmi	r3, r0, lsl #10
    1d10:	475f5452 			; <UNDEFINED> instruction: 0x475f5452
    1d14:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    1d18:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    1d1c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1d20:	41535500 	cmpmi	r3, r0, lsl #10
    1d24:	525f5452 	subspl	r5, pc, #1375731712	; 0x52000000
    1d28:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    1d2c:	61446576 	hvcvs	18006	; 0x4656
    1d30:	67006174 	smlsdxvs	r0, r4, r1, r6
    1d34:	6173755f 	cmnvs	r3, pc, asr r5
    1d38:	43507472 	cmpmi	r0, #1912602624	; 0x72000000
    1d3c:	74656700 	strbtvc	r6, [r5], #-1792	; 0x700
    1d40:	7a7a7542 	bvc	1e9f250 <__Stack_Size+0x1e9ee50>
    1d44:	61447265 	cmpvs	r4, r5, ror #4
    1d48:	68006174 	stmdavs	r0, {r2, r4, r5, r6, r8, sp, lr}
    1d4c:	31686769 	cmncc	r8, r9, ror #14
    1d50:	6c6f7300 	stclvs	3, cr7, [pc], #-0	; 1d58 <__Stack_Size+0x1958>
    1d54:	4d005f32 	stcmi	15, cr5, [r0, #-200]	; 0xffffff38
    1d58:	63697375 	cmnvs	r9, #-738197503	; 0xd4000001
    1d5c:	6d65545f 	cfstrdvs	mvd5, [r5, #-380]!	; 0xfffffe84
    1d60:	6f436f70 	svcvs	0x00436f70
    1d64:	6961746e 	stmdbvs	r1!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
    1d68:	0072656e 	rsbseq	r6, r2, lr, ror #10
    1d6c:	68676968 	stmdavs	r7!, {r3, r5, r6, r8, fp, sp, lr}^
    1d70:	754d0032 	strbvc	r0, [sp, #-50]	; 0x32
    1d74:	54636973 	strbtpl	r6, [r3], #-2419	; 0x973
    1d78:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    1d7c:	73754d00 	cmnvc	r5, #0, 26
    1d80:	4d5f6369 	ldclmi	3, cr6, [pc, #-420]	; 1be4 <__Stack_Size+0x17e4>
    1d84:	63697375 	cmnvs	r9, #-738197503	; 0xd4000001
    1d88:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xe49
    1d8c:	6e690078 	mcrvs	0, 3, r0, cr9, cr8, {3}
    1d90:	00786564 	rsbseq	r6, r8, r4, ror #10
    1d94:	6973754d 	ldmdbvs	r3!, {r0, r2, r3, r6, r8, sl, ip, sp, lr}^
    1d98:	61575f63 	cmpvs	r7, r3, ror #30
    1d9c:	74536576 	ldrbvc	r6, [r3], #-1398	; 0x576
    1da0:	66007065 	strvs	r7, [r0], -r5, rrx
    1da4:	005f3161 	subseq	r3, pc, r1, ror #2
    1da8:	6973754d 	ldmdbvs	r3!, {r0, r2, r3, r6, r8, sl, ip, sp, lr}^
    1dac:	61575f63 	cmpvs	r7, r3, ror #30
    1db0:	6c466576 	cfstr64vs	mvdx6, [r6], {118}	; 0x76
    1db4:	44006761 	strmi	r6, [r0], #-1889	; 0x761
    1db8:	6d65726f 	sfmvs	f7, 2, [r5, #-444]!	; 0xfffffe44
    1dbc:	6c505f69 	mrrcvs	15, 6, r5, r0, cr9
    1dc0:	70007961 	andvc	r7, r0, r1, ror #18
    1dc4:	6f697265 	svcvs	0x00697265
    1dc8:	00735564 	rsbseq	r5, r3, r4, ror #10
    1dcc:	5f31656c 	svcpl	0x0031656c
    1dd0:	42626700 	rsbmi	r6, r2, #0, 14
    1dd4:	657a7a75 	ldrbvs	r7, [sl, #-2677]!	; 0xa75
    1dd8:	616c5072 	smcvs	50434	; 0xc502
    1ddc:	6e654c79 	mcrvs	12, 3, r4, cr5, cr9, {3}
    1de0:	00687467 	rsbeq	r7, r8, r7, ror #8
    1de4:	79616c70 	stmdbvc	r1!, {r4, r5, r6, sl, fp, sp, lr}^
    1de8:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    1dec:	32616600 	rsbcc	r6, r1, #0, 12
    1df0:	656c005f 	strbvs	r0, [ip, #-95]!	; 0x5f
    1df4:	6d005f32 	stcvs	15, cr5, [r0, #-200]	; 0xffffff38
    1df8:	63697375 	cmnvs	r9, #-738197503	; 0xd4000001
    1dfc:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xe49
    1e00:	754d0078 	strbvc	r0, [sp, #-120]	; 0x78
    1e04:	5f636973 	svcpl	0x00636973
    1e08:	706d6554 	rsbvc	r6, sp, r4, asr r5
    1e0c:	746e436f 	strbtvc	r4, [lr], #-879	; 0x36f
    1e10:	73754d00 	cmnvc	r5, #0, 26
    1e14:	575f6369 	ldrbpl	r6, [pc, -r9, ror #6]
    1e18:	42657661 	rsbmi	r7, r5, #101711872	; 0x6100000
    1e1c:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
    1e20:	754d0072 	strbvc	r0, [sp, #-114]	; 0x72
    1e24:	5f636973 	svcpl	0x00636973
    1e28:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
    1e2c:	50746e65 	rsbspl	r6, r4, r5, ror #28
    1e30:	656b6361 	strbvs	r6, [fp, #-865]!	; 0x361
    1e34:	754d0074 	strbvc	r0, [sp, #-116]	; 0x74
    1e38:	5f636973 	svcpl	0x00636973
    1e3c:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
    1e40:	6c654474 	cfstrdvs	mvd4, [r5], #-464	; 0xfffffe30
    1e44:	6c467961 	mcrrvs	9, 6, r7, r6, cr1
    1e48:	50006761 	andpl	r6, r0, r1, ror #14
    1e4c:	4479616c 	ldrbtmi	r6, [r9], #-364	; 0x16c
    1e50:	6d65726f 	sfmvs	f7, 2, [r5, #-444]!	; 0xfffffe44
    1e54:	6f440069 	svcvs	0x00440069
    1e58:	696d6572 	stmdbvs	sp!, {r1, r4, r5, r6, r8, sl, sp, lr}^
    1e5c:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
    1e60:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    1e64:	754d0074 	strbvc	r0, [sp, #-116]	; 0x74
    1e68:	5f636973 	svcpl	0x00636973
    1e6c:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
    1e70:	53746e65 	cmnpl	r4, #1616	; 0x650
    1e74:	646e756f 	strbtvs	r7, [lr], #-1391	; 0x56f
    1e78:	756f5300 	strbvc	r5, [pc, #-768]!	; 1b80 <__Stack_Size+0x1780>
    1e7c:	3031646e 	eorscc	r6, r1, lr, ror #8
    1e80:	756f5300 	strbvc	r5, [pc, #-768]!	; 1b88 <__Stack_Size+0x1788>
    1e84:	3131646e 	teqcc	r1, lr, ror #8
    1e88:	756f5300 	strbvc	r5, [pc, #-768]!	; 1b90 <__Stack_Size+0x1790>
    1e8c:	3231646e 	eorscc	r6, r1, #1845493760	; 0x6e000000
    1e90:	756f5300 	strbvc	r5, [pc, #-768]!	; 1b98 <__Stack_Size+0x1798>
    1e94:	3331646e 	teqcc	r1, #1845493760	; 0x6e000000
    1e98:	756f5300 	strbvc	r5, [pc, #-768]!	; 1ba0 <__Stack_Size+0x17a0>
    1e9c:	3531646e 	ldrcc	r6, [r1, #-1134]!	; 0x46e
    1ea0:	74656700 	strbtvc	r6, [r5], #-1792	; 0x700
    1ea4:	7a7a7542 	bvc	1e9f3b4 <__Stack_Size+0x1e9efb4>
    1ea8:	6c507265 	lfmvs	f7, 2, [r0], {101}	; 0x65
    1eac:	654c7961 	strbvs	r7, [ip, #-2401]	; 0x961
    1eb0:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1eb4:	30616c00 	rsbcc	r6, r1, r0, lsl #24
    1eb8:	6f64005f 	svcvs	0x0064005f
    1ebc:	4d005f31 	stcmi	15, cr5, [r0, #-196]	; 0xffffff3c
    1ec0:	63697375 	cmnvs	r9, #-738197503	; 0xd4000001
    1ec4:	7275435f 	rsbsvc	r4, r5, #2080374785	; 0x7c000001
    1ec8:	746e6572 	strbtvc	r6, [lr], #-1394	; 0x572
    1ecc:	006e654c 	rsbeq	r6, lr, ip, asr #10
    1ed0:	6973754d 	ldmdbvs	r3!, {r0, r2, r3, r6, r8, sl, ip, sp, lr}^
    1ed4:	65525f63 	ldrbvs	r5, [r2, #-3939]	; 0xf63
    1ed8:	6e496461 	cdpvs	4, 4, cr6, cr9, cr1, {3}
    1edc:	00786564 	rsbseq	r6, r8, r4, ror #10
    1ee0:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    1ee4:	00303264 	eorseq	r3, r0, r4, ror #4
    1ee8:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    1eec:	00313264 	eorseq	r3, r1, r4, ror #4
    1ef0:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    1ef4:	00323264 	eorseq	r3, r2, r4, ror #4
    1ef8:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    1efc:	00333264 	eorseq	r3, r3, r4, ror #4
    1f00:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    1f04:	00343264 	eorseq	r3, r4, r4, ror #4
    1f08:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    1f0c:	00353264 	eorseq	r3, r5, r4, ror #4
    1f10:	5f31616c 	svcpl	0x0031616c
    1f14:	326f6400 	rsbcc	r6, pc, #0, 8
    1f18:	754d005f 	strbvc	r0, [sp, #-95]	; 0x5f
    1f1c:	5f636973 	svcpl	0x00636973
    1f20:	79616c50 	stmdbvc	r1!, {r4, r6, sl, fp, sp, lr}^
    1f24:	756f5300 	strbvc	r5, [pc, #-768]!	; 1c2c <__Stack_Size+0x182c>
    1f28:	3033646e 	eorscc	r6, r3, lr, ror #8
    1f2c:	756f5300 	strbvc	r5, [pc, #-768]!	; 1c34 <__Stack_Size+0x1834>
    1f30:	3133646e 	teqcc	r3, lr, ror #8
    1f34:	42626700 	rsbmi	r6, r2, #0, 14
    1f38:	657a7a75 	ldrbvs	r7, [sl, #-2677]!	; 0xa75
    1f3c:	74614472 	strbtvc	r4, [r1], #-1138	; 0x472
    1f40:	6f6c0061 	svcvs	0x006c0061
    1f44:	6c003077 	stcvs	0, cr3, [r0], {119}	; 0x77
    1f48:	0031776f 	eorseq	r7, r1, pc, ror #14
    1f4c:	5f4d4954 	svcpl	0x004d4954
    1f50:	41746553 	cmnmi	r4, r3, asr r5
    1f54:	726f7475 	rsbvc	r7, pc, #1962934272	; 0x75000000
    1f58:	616f6c65 	cmnvs	pc, r5, ror #24
    1f5c:	6f530064 	svcvs	0x00530064
    1f60:	30646e75 	rsbcc	r6, r4, r5, ror lr
    1f64:	756f5300 	strbvc	r5, [pc, #-768]!	; 1c6c <__Stack_Size+0x186c>
    1f68:	0031646e 	eorseq	r6, r1, lr, ror #8
    1f6c:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    1f70:	53003264 	movwpl	r3, #612	; 0x264
    1f74:	646e756f 	strbtvs	r7, [lr], #-1391	; 0x56f
    1f78:	6f530033 	svcvs	0x00530033
    1f7c:	34646e75 	strbtcc	r6, [r4], #-3701	; 0xe75
    1f80:	756f5300 	strbvc	r5, [pc, #-768]!	; 1c88 <__Stack_Size+0x1888>
    1f84:	0035646e 	eorseq	r6, r5, lr, ror #8
    1f88:	6e756f53 	mrcvs	15, 3, r6, cr5, cr3, {2}
    1f8c:	53003664 	movwpl	r3, #1636	; 0x664
    1f90:	646e756f 	strbtvs	r7, [lr], #-1391	; 0x56f
    1f94:	6f530037 	svcvs	0x00530037
    1f98:	38646e75 	stmdacc	r4!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
    1f9c:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    1fa0:	7a7a7542 	bvc	1e9f4b0 <__Stack_Size+0x1e9f0b0>
    1fa4:	50007265 	andpl	r7, r0, r5, ror #4
    1fa8:	4d79616c 	ldfmie	f6, [r9, #-432]!	; 0xfffffe50
    1fac:	63697375 	cmnvs	r9, #-738197503	; 0xd4000001
    1fb0:	73754d00 	cmnvc	r5, #0, 26
    1fb4:	00306369 	eorseq	r6, r0, r9, ror #6
    1fb8:	6973754d 	ldmdbvs	r3!, {r0, r2, r3, r6, r8, sl, ip, sp, lr}^
    1fbc:	4d003163 	stfmis	f3, [r0, #-396]	; 0xfffffe74
    1fc0:	63697375 	cmnvs	r9, #-738197503	; 0xd4000001
    1fc4:	754d0036 	strbvc	r0, [sp, #-54]	; 0x36
    1fc8:	37636973 			; <UNDEFINED> instruction: 0x37636973
    1fcc:	726f4400 	rsbvc	r4, pc, #0, 8
    1fd0:	54696d65 	strbtpl	r6, [r9], #-3429	; 0xd65
    1fd4:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    1fd8:	756f5300 	strbvc	r5, [pc, #-768]!	; 1ce0 <__Stack_Size+0x18e0>
    1fdc:	6154646e 	cmpvs	r4, lr, ror #8
    1fe0:	00656c62 	rsbeq	r6, r5, r2, ror #24
    1fe4:	65726f44 	ldrbvs	r6, [r2, #-3908]!	; 0xf44
    1fe8:	495f696d 	ldmdbmi	pc, {r0, r2, r3, r5, r6, r8, fp, sp, lr}^	; <UNPREDICTABLE>
    1fec:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
    1ff0:	6c6f7300 	stclvs	3, cr7, [pc], #-0	; 1ff8 <__Stack_Size+0x1bf8>
    1ff4:	43005f31 	movwmi	r5, #3889	; 0xf31
    1ff8:	3033374d 	eorscc	r3, r3, sp, asr #14
    1ffc:	2f57485f 	svccs	0x0057485f
    2000:	2f637273 	svccs	0x00637273
    2004:	6e756f73 	mrcvs	15, 3, r6, cr5, cr3, {3}
    2008:	00632e64 	rsbeq	r2, r3, r4, ror #28
    200c:	316c6f73 	smccc	50931	; 0xc6f3
    2010:	6c6f7300 	stclvs	3, cr7, [pc], #-0	; 2018 <__Stack_Size+0x1c18>
    2014:	50530032 	subspl	r0, r3, r2, lsr r0
    2018:	32495f49 	subcc	r5, r9, #292	; 0x124
    201c:	65535f53 	ldrbvs	r5, [r3, #-3923]	; 0xf53
    2020:	6144646e 	cmpvs	r4, lr, ror #8
    2024:	47006174 	smlsdxmi	r0, r4, r1, r6
    2028:	5f6f7279 	svcpl	0x006f7279
    202c:	61725f5a 	cmnvs	r2, sl, asr pc
    2030:	65670077 	strbvs	r0, [r7, #-119]!	; 0x77
    2034:	72794774 	rsbsvc	r4, r9, #116, 14	; 0x1d00000
    2038:	725f586f 	subsvc	r5, pc, #7274496	; 0x6f0000
    203c:	47007761 	strmi	r7, [r0, -r1, ror #14]
    2040:	5f4f5259 	svcpl	0x004f5259
    2044:	5f434341 	svcpl	0x00434341
    2048:	42414e45 	submi	r4, r1, #1104	; 0x450
    204c:	4600454c 	strmi	r4, [r0], -ip, asr #10
    2050:	45534c41 	ldrbmi	r4, [r3, #-3137]	; 0xc41
    2054:	6d657400 	cfstrdvs	mvd7, [r5, #-0]
    2058:	65670070 	strbvs	r0, [r7, #-112]!	; 0x70
    205c:	72794774 	rsbsvc	r4, r9, #116, 14	; 0x1d00000
    2060:	6700596f 	strvs	r5, [r0, -pc, ror #18]
    2064:	79477465 	stmdbvc	r7, {r0, r2, r5, r6, sl, ip, sp, lr}^
    2068:	005a6f72 	subseq	r6, sl, r2, ror pc
    206c:	65766f43 	ldrbvs	r6, [r6, #-3907]!	; 0xf43
    2070:	61447472 	hvcvs	18242	; 0x4742
    2074:	67006174 	smlsdxvs	r0, r4, r1, r6
    2078:	43417465 	movtmi	r7, #5221	; 0x1465
    207c:	00585f43 	subseq	r5, r8, r3, asr #30
    2080:	41746567 	cmnmi	r4, r7, ror #10
    2084:	595f4343 	ldmdbpl	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    2088:	74656700 	strbtvc	r6, [r5], #-1792	; 0x700
    208c:	5f434341 	svcpl	0x00434341
    2090:	5053005a 	subspl	r0, r3, sl, asr r0
    2094:	78545f49 	ldmdavc	r4, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^
    2098:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    209c:	67007265 	strvs	r7, [r0, -r5, ror #4]
    20a0:	43417465 	movtmi	r7, #5221	; 0x1465
    20a4:	5f595f43 	svcpl	0x00595f43
    20a8:	00776172 	rsbseq	r6, r7, r2, ror r1
    20ac:	47746567 	ldrbmi	r6, [r4, -r7, ror #10]!
    20b0:	586f7279 	stmdapl	pc!, {r0, r3, r4, r5, r6, r9, ip, sp, lr}^	; <UNPREDICTABLE>
    20b4:	72794700 	rsbsvc	r4, r9, #0, 14
    20b8:	5f585f6f 	svcpl	0x00585f6f
    20bc:	00776172 	rsbseq	r6, r7, r2, ror r1
    20c0:	68737550 	ldmdavs	r3!, {r4, r6, r8, sl, ip, sp, lr}^
    20c4:	4950535f 	ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^
    20c8:	7461445f 	strbtvc	r4, [r1], #-1119	; 0x45f
    20cc:	65670061 	strbvs	r0, [r7, #-97]!	; 0x61
    20d0:	43434174 	movtmi	r4, #12660	; 0x3174
    20d4:	725f5a5f 	subsvc	r5, pc, #389120	; 0x5f000
    20d8:	53007761 	movwpl	r7, #1889	; 0x761
    20dc:	525f4950 	subspl	r4, pc, #80, 18	; 0x140000
    20e0:	66754278 			; <UNDEFINED> instruction: 0x66754278
    20e4:	00726566 	rsbseq	r6, r2, r6, ror #10
    20e8:	33374d43 	teqcc	r7, #4288	; 0x10c0
    20ec:	57485f30 	smlaldxpl	r5, r8, r0, pc	; <UNPREDICTABLE>
    20f0:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    20f4:	7279672f 	rsbsvc	r6, r9, #12320768	; 0xbc0000
    20f8:	63615f6f 	cmnvs	r1, #444	; 0x1bc
    20fc:	00632e63 	rsbeq	r2, r3, r3, ror #28
    2100:	6f727947 	svcvs	0x00727947
    2104:	4700585f 	smlsdmi	r0, pc, r8, r5	; <UNPREDICTABLE>
    2108:	5f6f7279 	svcpl	0x006f7279
    210c:	79470059 	stmdbvc	r7, {r0, r3, r4, r6}^
    2110:	5a5f6f72 	bpl	17ddee0 <__Stack_Size+0x17ddae0>
    2114:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    2118:	4278525f 	rsbsmi	r5, r8, #-268435451	; 0xf0000005
    211c:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
    2120:	696f5072 	stmdbvs	pc!, {r1, r4, r5, r6, ip, lr}^	; <UNPREDICTABLE>
    2124:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2128:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    212c:	4278545f 	rsbsmi	r5, r8, #1593835520	; 0x5f000000
    2130:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
    2134:	696f5072 	stmdbvs	pc!, {r1, r4, r5, r6, ip, lr}^	; <UNPREDICTABLE>
    2138:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    213c:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    2140:	5332495f 	teqpl	r2, #1556480	; 0x17c000
    2144:	6365525f 	cmnvs	r5, #-268435451	; 0xf0000005
    2148:	65766965 	ldrbvs	r6, [r6, #-2405]!	; 0x965
    214c:	61746144 	cmnvs	r4, r4, asr #2
    2150:	74656700 	strbtvc	r6, [r5], #-1792	; 0x700
    2154:	6f727947 	svcvs	0x00727947
    2158:	61725f5a 	cmnvs	r2, sl, asr pc
    215c:	65670077 	strbvs	r0, [r7, #-119]!	; 0x77
    2160:	72794774 	rsbsvc	r4, r9, #116, 14	; 0x1d00000
    2164:	725f596f 	subsvc	r5, pc, #1818624	; 0x1bc000
    2168:	47007761 	strmi	r7, [r0, -r1, ror #14]
    216c:	5f6f7279 	svcpl	0x006f7279
    2170:	61725f59 	cmnvs	r2, r9, asr pc
    2174:	50530077 	subspl	r0, r3, r7, ror r0
    2178:	32495f49 	subcc	r5, r9, #292	; 0x124
    217c:	65475f53 	strbvs	r5, [r7, #-3923]	; 0xf53
    2180:	616c4674 	smcvs	50276	; 0xc464
    2184:	61745367 	cmnvs	r4, r7, ror #6
    2188:	00737574 	rsbseq	r7, r3, r4, ror r5
    218c:	41746567 	cmnmi	r4, r7, ror #10
    2190:	585f4343 	ldmdapl	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    2194:	7761725f 			; <UNDEFINED> instruction: 0x7761725f
    2198:	55525400 	ldrbpl	r5, [r2, #-1024]	; 0x400
    219c:	6c430045 	mcrrvs	0, 4, r0, r3, cr5
    21a0:	5f726165 	svcpl	0x00726165
    21a4:	5f495053 	svcpl	0x00495053
    21a8:	61746144 	cmnvs	r4, r4, asr #2
    21ac:	43444100 	movtmi	r4, #16640	; 0x4100
    21b0:	6d740078 	ldclvs	0, cr0, [r4, #-480]!	; 0xfffffe20
    21b4:	67657270 			; <UNDEFINED> instruction: 0x67657270
    21b8:	44410031 	strbmi	r0, [r1], #-49	; 0x31
    21bc:	6e415f43 	cdpvs	15, 4, cr5, cr1, cr3, {2}
    21c0:	676f6c61 	strbvs	r6, [pc, -r1, ror #24]!
    21c4:	63746157 	cmnvs	r4, #-1073741803	; 0xc0000015
    21c8:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
    21cc:	00646d43 	rsbeq	r6, r4, r3, asr #26
    21d0:	5f434441 	svcpl	0x00434441
    21d4:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    21d8:	7774666f 	ldrbvc	r6, [r4, -pc, ror #12]!
    21dc:	53657261 	cmnpl	r5, #268435462	; 0x10000006
    21e0:	74726174 	ldrbtvc	r6, [r2], #-372	; 0x174
    21e4:	656a6e49 	strbvs	r6, [sl, #-3657]!	; 0xe49
    21e8:	64657463 	strbtvs	r7, [r5], #-1123	; 0x463
    21ec:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
    21f0:	53646d43 	cmnpl	r4, #4288	; 0x10c0
    21f4:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    21f8:	44410073 	strbmi	r0, [r1], #-115	; 0x73
    21fc:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    2200:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    2204:	0067616c 	rsbeq	r6, r7, ip, ror #2
    2208:	5f434441 	svcpl	0x00434441
    220c:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    2210:	61745354 	cmnvs	r4, r4, asr r3
    2214:	00737574 	rsbseq	r7, r3, r4, ror r5
    2218:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    221c:	30316632 	eorscc	r6, r1, r2, lsr r6
    2220:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2224:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2228:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    222c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2230:	5f783031 	svcpl	0x00783031
    2234:	2e636461 	cdpcs	4, 6, cr6, cr3, cr1, {3}
    2238:	754e0063 	strbvc	r0, [lr, #-99]	; 0x63
    223c:	7265626d 	rsbvc	r6, r5, #-805306362	; 0xd0000006
    2240:	43444100 	movtmi	r4, #16640	; 0x4100
    2244:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    2248:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    224c:	00746375 	rsbseq	r6, r4, r5, ror r3
    2250:	5f434441 	svcpl	0x00434441
    2254:	6c616e41 	stclvs	14, cr6, [r1], #-260	; 0xfffffefc
    2258:	6157676f 	cmpvs	r7, pc, ror #14
    225c:	64686374 	strbtvs	r6, [r8], #-884	; 0x374
    2260:	6854676f 	ldmdavs	r4, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    2264:	68736572 	ldmdavs	r3!, {r1, r4, r5, r6, r8, sl, sp, lr}^
    2268:	73646c6f 	cmnvc	r4, #28416	; 0x6f00
    226c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2270:	41006769 	tstmi	r0, r9, ror #14
    2274:	435f4344 	cmpmi	pc, #68, 6	; 0x10000001
    2278:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    227c:	65505449 	ldrbvs	r5, [r0, #-1097]	; 0x449
    2280:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2284:	74694267 	strbtvc	r4, [r9], #-615	; 0x267
    2288:	43444100 	movtmi	r4, #16640	; 0x4100
    228c:	414c465f 	cmpmi	ip, pc, asr r6
    2290:	44410047 	strbmi	r0, [r1], #-71	; 0x47
    2294:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    2298:	666f5374 			; <UNDEFINED> instruction: 0x666f5374
    229c:	72617774 	rsbvc	r7, r1, #116, 14	; 0x1d00000
    22a0:	61745365 	cmnvs	r4, r5, ror #6
    22a4:	6f437472 	svcvs	0x00437472
    22a8:	7453766e 	ldrbvc	r7, [r3], #-1646	; 0x66e
    22ac:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    22b0:	43444100 	movtmi	r4, #16640	; 0x4100
    22b4:	616e415f 	cmnvs	lr, pc, asr r1
    22b8:	57676f6c 	strbpl	r6, [r7, -ip, ror #30]!
    22bc:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
    22c0:	53676f64 	cmnpl	r7, #100, 30	; 0x190
    22c4:	6c676e69 	stclvs	14, cr6, [r7], #-420	; 0xfffffe5c
    22c8:	61684365 	cmnvs	r8, r5, ror #6
    22cc:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    22d0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    22d4:	65006769 	strvs	r6, [r0, #-1897]	; 0x769
    22d8:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
    22dc:	61747365 	cmnvs	r4, r5, ror #6
    22e0:	00737574 	rsbseq	r7, r3, r4, ror r5
    22e4:	68676948 	stmdavs	r7!, {r3, r6, r8, fp, sp, lr}^
    22e8:	65726854 	ldrbvs	r6, [r2, #-2132]!	; 0x854
    22ec:	6c6f6873 	stclvs	8, cr6, [pc], #-460	; 2128 <__Stack_Size+0x1d28>
    22f0:	44410064 	strbmi	r0, [r1], #-100	; 0x64
    22f4:	69445f43 	stmdbvs	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    22f8:	6f4d6373 	svcvs	0x004d6373
    22fc:	68436564 	stmdavs	r3, {r2, r5, r6, r8, sl, sp, lr}^
    2300:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    2304:	756f436c 	strbvc	r4, [pc, #-876]!	; 1fa0 <__Stack_Size+0x1ba0>
    2308:	6f43746e 	svcvs	0x0043746e
    230c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2310:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2314:	00676572 	rsbeq	r6, r7, r2, ror r5
    2318:	6b6e6152 	blvs	1b9a868 <__Stack_Size+0x1b9a468>
    231c:	43444100 	movtmi	r4, #16640	; 0x4100
    2320:	7475415f 	ldrbtvc	r4, [r5], #-351	; 0x15f
    2324:	6a6e496f 	bvs	1b948e8 <__Stack_Size+0x1b944e8>
    2328:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0x365
    232c:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    2330:	646d4376 	strbtvs	r4, [sp], #-886	; 0x376
    2334:	43444100 	movtmi	r4, #16640	; 0x4100
    2338:	7478455f 	ldrbtvc	r4, [r8], #-1375	; 0x55f
    233c:	616e7265 	cmnvs	lr, r5, ror #4
    2340:	6972546c 	ldmdbvs	r2!, {r2, r3, r5, r6, sl, ip, lr}^
    2344:	6e6f4367 	cdpvs	3, 6, cr4, cr15, cr7, {3}
    2348:	646d4376 	strbtvs	r4, [sp], #-886	; 0x376
    234c:	43444100 	movtmi	r4, #16640	; 0x4100
    2350:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    2354:	656a6e49 	strbvs	r6, [sl, #-3657]!	; 0xe49
    2358:	64657463 	strbtvs	r7, [r5], #-1123	; 0x463
    235c:	7366664f 	cmnvc	r6, #82837504	; 0x4f00000
    2360:	41007465 	tstmi	r0, r5, ror #8
    2364:	445f4344 	ldrbmi	r4, [pc], #-836	; 236c <__Stack_Size+0x1f6c>
    2368:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    236c:	44410074 	strbmi	r0, [r1], #-116	; 0x74
    2370:	78455f43 	stmdavc	r5, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    2374:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    2378:	72546c61 	subsvc	r6, r4, #24832	; 0x6100
    237c:	6e496769 	cdpvs	7, 4, cr6, cr9, cr9, {3}
    2380:	7463656a 	strbtvc	r6, [r3], #-1386	; 0x56a
    2384:	6f436465 	svcvs	0x00436465
    2388:	6d43766e 	stclvs	6, cr7, [r3, #-440]	; 0xfffffe48
    238c:	44410064 	strbmi	r0, [r1], #-100	; 0x64
    2390:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    2394:	7463656a 	strbtvc	r6, [r3], #-1386	; 0x56a
    2398:	69446465 	stmdbvs	r4, {r0, r2, r5, r6, sl, sp, lr}^
    239c:	6f4d6373 	svcvs	0x004d6373
    23a0:	6d436564 	cfstr64vs	mvdx6, [r3, #-400]	; 0xfffffe70
    23a4:	44410064 	strbmi	r0, [r1], #-100	; 0x64
    23a8:	78455f43 	stmdavc	r5, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    23ac:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    23b0:	72546c61 	subsvc	r6, r4, #24832	; 0x6100
    23b4:	6e496769 	cdpvs	7, 4, cr6, cr9, cr9, {3}
    23b8:	7463656a 	strbtvc	r6, [r3], #-1386	; 0x56a
    23bc:	6f436465 	svcvs	0x00436465
    23c0:	6f43766e 	svcvs	0x0043766e
    23c4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    23c8:	776f4c00 	strbvc	r4, [pc, -r0, lsl #24]!
    23cc:	65726854 	ldrbvs	r6, [r2, #-2132]!	; 0x854
    23d0:	6c6f6873 	stclvs	8, cr6, [pc], #-460	; 220c <__Stack_Size+0x1e0c>
    23d4:	44410064 	strbmi	r0, [r1], #-100	; 0x64
    23d8:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    23dc:	6a6e4974 	bvs	1b949b4 <__Stack_Size+0x1b945b4>
    23e0:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0x365
    23e4:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    23e8:	73726576 	cmnvc	r2, #494927872	; 0x1d800000
    23ec:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
    23f0:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
    23f4:	43435200 	movtmi	r5, #12800	; 0x3200
    23f8:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    23fc:	72655032 	rsbvc	r5, r5, #50	; 0x32
    2400:	52687069 	rsbpl	r7, r8, #105	; 0x69
    2404:	74657365 	strbtvc	r7, [r5], #-869	; 0x365
    2408:	00646d43 	rsbeq	r6, r4, r3, asr #26
    240c:	72706d74 	rsbsvc	r6, r0, #116, 26	; 0x1d00
    2410:	00326765 	eorseq	r6, r2, r5, ror #14
    2414:	72706d74 	rsbsvc	r6, r0, #116, 26	; 0x1d00
    2418:	00336765 	eorseq	r6, r3, r5, ror #14
    241c:	73746962 	cmnvc	r4, #1605632	; 0x188000
    2420:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2424:	44410073 	strbmi	r0, [r1], #-115	; 0x73
    2428:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    242c:	7463656a 	strbtvc	r6, [r3], #-1386	; 0x56a
    2430:	65536465 	ldrbvs	r6, [r3, #-1125]	; 0x465
    2434:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
    2438:	4c726563 	cfldr64mi	mvdx6, [r2], #-396	; 0xfffffe74
    243c:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    2440:	6e6f4368 	cdpvs	3, 6, cr4, cr15, cr8, {3}
    2444:	00676966 	rsbeq	r6, r7, r6, ror #18
    2448:	5f434441 	svcpl	0x00434441
    244c:	6c616e41 	stclvs	14, cr6, [r1], #-260	; 0xfffffefc
    2450:	6157676f 	cmpvs	r7, pc, ror #14
    2454:	64686374 	strbtvs	r6, [r8], #-884	; 0x374
    2458:	4100676f 	tstmi	r0, pc, ror #14
    245c:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    2460:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
    2464:	43646574 	cmnmi	r4, #116, 10	; 0x1d000000
    2468:	6e6e6168 	powvsez	f6, f6, #0.0
    246c:	6f436c65 	svcvs	0x00436c65
    2470:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2474:	43444100 	movtmi	r4, #16640	; 0x4100
    2478:	6d61535f 	stclvs	3, cr5, [r1, #-380]!	; 0xfffffe84
    247c:	54656c70 	strbtpl	r6, [r5], #-3184	; 0xc70
    2480:	00656d69 	rsbeq	r6, r5, r9, ror #26
    2484:	5f434441 	svcpl	0x00434441
    2488:	74666f53 	strbtvc	r6, [r6], #-3923	; 0xf53
    248c:	65726177 	ldrbvs	r6, [r2, #-375]!	; 0x177
    2490:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
    2494:	6a6e4974 	bvs	1b94a6c <__Stack_Size+0x1b9466c>
    2498:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0x365
    249c:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    24a0:	646d4376 	strbtvs	r4, [sp], #-886	; 0x376
    24a4:	43444100 	movtmi	r4, #16640	; 0x4100
    24a8:	6a6e495f 	bvs	1b94a2c <__Stack_Size+0x1b9462c>
    24ac:	65746365 	ldrbvs	r6, [r4, #-869]!	; 0x365
    24b0:	61684364 	cmnvs	r8, r4, ror #6
    24b4:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    24b8:	43444100 	movtmi	r4, #16640	; 0x4100
    24bc:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    24c0:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    24c4:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    24c8:	41007375 	tstmi	r0, r5, ror r3
    24cc:	545f4344 	ldrbpl	r4, [pc], #-836	; 24d4 <__Stack_Size+0x20d4>
    24d0:	53706d65 	cmnpl	r0, #6464	; 0x1940
    24d4:	6f736e65 	svcvs	0x00736e65
    24d8:	65725672 	ldrbvs	r5, [r2, #-1650]!	; 0x672
    24dc:	746e6966 	strbtvc	r6, [lr], #-2406	; 0x966
    24e0:	00646d43 	rsbeq	r6, r4, r3, asr #26
    24e4:	5f434441 	svcpl	0x00434441
    24e8:	63736944 	cmnvs	r3, #68, 18	; 0x110000
    24ec:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    24f0:	00646d43 	rsbeq	r6, r4, r3, asr #26
    24f4:	5f434441 	svcpl	0x00434441
    24f8:	69005449 	stmdbvs	r0, {r0, r3, r6, sl, ip, lr}
    24fc:	73616d74 	cmnvc	r1, #116, 26	; 0x1d00
    2500:	4441006b 	strbmi	r0, [r1], #-107	; 0x6b
    2504:	78455f43 	stmdavc	r5, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    2508:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    250c:	72546c61 	subsvc	r6, r4, #24832	; 0x6100
    2510:	6e496769 	cdpvs	7, 4, cr6, cr9, cr9, {3}
    2514:	4363656a 	cmnmi	r3, #444596224	; 0x1a800000
    2518:	00766e6f 	rsbseq	r6, r6, pc, ror #28
    251c:	5f434441 	svcpl	0x00434441
    2520:	43414d44 	movtmi	r4, #7492	; 0x1d44
    2524:	4100646d 	tstmi	r0, sp, ror #8
    2528:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
    252c:	75447465 	strbvc	r7, [r4, #-1125]	; 0x465
    2530:	6f4d6c61 	svcvs	0x004d6c61
    2534:	6f436564 	svcvs	0x00436564
    2538:	7265766e 	rsbvc	r7, r5, #115343360	; 0x6e00000
    253c:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
    2540:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    2544:	4b420065 	blmi	10826e0 <__Stack_Size+0x10822e0>
    2548:	79545f50 	ldmdbvc	r4, {r4, r6, r8, r9, sl, fp, ip, lr}^
    254c:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    2550:	45520066 	ldrbmi	r0, [r2, #-102]	; 0x66
    2554:	56524553 			; <UNDEFINED> instruction: 0x56524553
    2558:	30344445 	eorscc	r4, r4, r5, asr #8
    255c:	53455200 	movtpl	r5, #20992	; 0x5200
    2560:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    2564:	00313444 	eorseq	r3, r1, r4, asr #8
    2568:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    256c:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
    2570:	52003234 	andpl	r3, r0, #52, 4	; 0x40000003
    2574:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    2578:	34444556 	strbcc	r4, [r4], #-1366	; 0x556
    257c:	45520033 	ldrbmi	r0, [r2, #-51]	; 0x33
    2580:	56524553 			; <UNDEFINED> instruction: 0x56524553
    2584:	34344445 	ldrtcc	r4, [r4], #-1093	; 0x445
    2588:	504b4200 	subpl	r4, fp, r0, lsl #4
    258c:	0052445f 	subseq	r4, r2, pc, asr r4
    2590:	5f504b42 	svcpl	0x00504b42
    2594:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    2598:	42007469 	andmi	r7, r0, #1761607680	; 0x69000000
    259c:	525f504b 	subspl	r5, pc, #75	; 0x4b
    25a0:	42646165 	rsbmi	r6, r4, #1073741849	; 0x40000019
    25a4:	756b6361 	strbvc	r6, [fp, #-865]!	; 0x361
    25a8:	67655270 			; <UNDEFINED> instruction: 0x67655270
    25ac:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0x369
    25b0:	4b420072 	blmi	1082780 <__Stack_Size+0x1082380>
    25b4:	65475f50 	strbvs	r5, [r7, #-3920]	; 0xf50
    25b8:	616c4674 	smcvs	50276	; 0xc464
    25bc:	61745367 	cmnvs	r4, r7, ror #6
    25c0:	00737574 	rsbseq	r7, r3, r4, ror r5
    25c4:	5f504b42 	svcpl	0x00504b42
    25c8:	4f435452 	svcmi	0x00435452
    25cc:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    25d0:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    25d4:	00676966 	rsbeq	r6, r7, r6, ror #18
    25d8:	5f504b42 	svcpl	0x00504b42
    25dc:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    25e0:	61745354 	cmnvs	r4, r4, asr r3
    25e4:	00737574 	rsbseq	r7, r3, r4, ror r5
    25e8:	5f504b42 	svcpl	0x00504b42
    25ec:	61656c43 	cmnvs	r5, r3, asr #24
    25f0:	616c4672 	smcvs	50274	; 0xc462
    25f4:	4b420067 	blmi	1082798 <__Stack_Size+0x1082398>
    25f8:	61545f50 	cmpvs	r4, r0, asr pc
    25fc:	7265706d 	rsbvc	r7, r5, #109	; 0x6d
    2600:	4c6e6950 	stclmi	9, cr6, [lr], #-320	; 0xfffffec0
    2604:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
    2608:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    260c:	42006769 	andmi	r6, r0, #27525120	; 0x1a40000
    2610:	525f504b 	subspl	r5, pc, #75	; 0x4b
    2614:	754f4354 	strbvc	r4, [pc, #-852]	; 22c8 <__Stack_Size+0x1ec8>
    2618:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    261c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    2620:	42006563 	andmi	r6, r0, #415236096	; 0x18c00000
    2624:	535f504b 	cmppl	pc, #75	; 0x4b
    2628:	54527465 	ldrbpl	r7, [r2], #-1125	; 0x465
    262c:	6c614343 	stclvs	3, cr4, [r1], #-268	; 0xfffffef4
    2630:	61726269 	cmnvs	r2, r9, ror #4
    2634:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    2638:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    263c:	4b420065 	blmi	10827d8 <__Stack_Size+0x10823d8>
    2640:	61545f50 	cmpvs	r4, r0, asr pc
    2644:	7265706d 	rsbvc	r7, r5, #109	; 0x6d
    2648:	4c6e6950 	stclmi	9, cr6, [lr], #-320	; 0xfffffec0
    264c:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
    2650:	31524400 	cmpcc	r2, r0, lsl #8
    2654:	52440030 	subpl	r0, r4, #48	; 0x30
    2658:	44003131 	strmi	r3, [r0], #-305	; 0x131
    265c:	00323152 	eorseq	r3, r2, r2, asr r1
    2660:	33315244 	teqcc	r1, #68, 4	; 0x40000004
    2664:	31524400 	cmpcc	r2, r0, lsl #8
    2668:	52440034 	subpl	r0, r4, #52	; 0x34
    266c:	44003531 	strmi	r3, [r0], #-1329	; 0x531
    2670:	00363152 	eorseq	r3, r6, r2, asr r1
    2674:	37315244 	ldrcc	r5, [r1, -r4, asr #4]!
    2678:	31524400 	cmpcc	r2, r0, lsl #8
    267c:	52440038 	subpl	r0, r4, #56	; 0x38
    2680:	42003931 	andmi	r3, r0, #802816	; 0xc4000
    2684:	545f504b 	ldrbpl	r5, [pc], #-75	; 268c <__Stack_Size+0x228c>
    2688:	65706d61 	ldrbvs	r6, [r0, #-3425]!	; 0xd61
    268c:	6e695072 	mcrvs	0, 3, r5, cr9, cr2, {3}
    2690:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2694:	30325244 	eorscc	r5, r2, r4, asr #4
    2698:	32524400 	subscc	r4, r2, #0, 8
    269c:	52440031 	subpl	r0, r4, #49	; 0x31
    26a0:	44003232 	strmi	r3, [r0], #-562	; 0x232
    26a4:	00333252 	eorseq	r3, r3, r2, asr r2
    26a8:	34325244 	ldrtcc	r5, [r2], #-580	; 0x244
    26ac:	32524400 	subscc	r4, r2, #0, 8
    26b0:	52440035 	subpl	r0, r4, #53	; 0x35
    26b4:	44003632 	strmi	r3, [r0], #-1586	; 0x632
    26b8:	00373252 	eorseq	r3, r7, r2, asr r2
    26bc:	38325244 	ldmdacc	r2!, {r2, r6, r9, ip, lr}
    26c0:	32524400 	subscc	r4, r2, #0, 8
    26c4:	45520039 	ldrbmi	r0, [r2, #-57]	; 0x39
    26c8:	56524553 			; <UNDEFINED> instruction: 0x56524553
    26cc:	35344445 	ldrcc	r4, [r4, #-1093]!	; 0x445
    26d0:	33524400 	cmpcc	r2, #0, 8
    26d4:	52440030 	subpl	r0, r4, #48	; 0x30
    26d8:	44003133 	strmi	r3, [r0], #-307	; 0x133
    26dc:	00323352 	eorseq	r3, r2, r2, asr r3
    26e0:	33335244 	teqcc	r3, #68, 4	; 0x40000004
    26e4:	33524400 	cmpcc	r2, #0, 8
    26e8:	52440034 	subpl	r0, r4, #52	; 0x34
    26ec:	44003533 	strmi	r3, [r0], #-1331	; 0x533
    26f0:	00363352 	eorseq	r3, r6, r2, asr r3
    26f4:	37335244 	ldrcc	r5, [r3, -r4, asr #4]!
    26f8:	33524400 	cmpcc	r2, #0, 8
    26fc:	52440038 	subpl	r0, r4, #56	; 0x38
    2700:	42003933 	andmi	r3, r0, #835584	; 0xcc000
    2704:	435f504b 	cmpmi	pc, #75	; 0x4b
    2708:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    270c:	65505449 	ldrbvs	r5, [r0, #-1097]	; 0x449
    2710:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2714:	74694267 	strbtvc	r4, [r9], #-615	; 0x267
    2718:	504b4200 	subpl	r4, fp, r0, lsl #4
    271c:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    2720:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2724:	52440067 	subpl	r0, r4, #103	; 0x67
    2728:	44003034 	strmi	r3, [r0], #-52	; 0x34
    272c:	00313452 	eorseq	r3, r1, r2, asr r4
    2730:	32345244 	eorscc	r5, r4, #68, 4	; 0x40000004
    2734:	43435200 	movtmi	r5, #12800	; 0x3200
    2738:	6361425f 	cmnvs	r1, #-268435451	; 0xf0000005
    273c:	5270756b 	rsbspl	r7, r0, #448790528	; 0x1ac00000
    2740:	74657365 	strbtvc	r7, [r5], #-869	; 0x365
    2744:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2748:	43435452 	movtmi	r5, #13394	; 0x3452
    274c:	74730052 	ldrbtvc	r0, [r3], #-82	; 0x52
    2750:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2754:	5f783031 	svcpl	0x00783031
    2758:	2f62696c 	svccs	0x0062696c
    275c:	2f637273 	svccs	0x00637273
    2760:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2764:	30316632 	eorscc	r6, r1, r2, lsr r6
    2768:	6b625f78 	blvs	189a550 <__Stack_Size+0x189a150>
    276c:	00632e70 	rsbeq	r2, r3, r0, ror lr
    2770:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    2774:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
    2778:	52003032 	andpl	r3, r0, #50	; 0x32
    277c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    2780:	32444556 	subcc	r4, r4, #360710144	; 0x15800000
    2784:	45520031 	ldrbmi	r0, [r2, #-49]	; 0x31
    2788:	56524553 			; <UNDEFINED> instruction: 0x56524553
    278c:	32324445 	eorscc	r4, r2, #1157627904	; 0x45000000
    2790:	53455200 	movtpl	r5, #20992	; 0x5200
    2794:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    2798:	00333244 	eorseq	r3, r3, r4, asr #4
    279c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    27a0:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
    27a4:	52003432 	andpl	r3, r0, #838860800	; 0x32000000
    27a8:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    27ac:	32444556 	subcc	r4, r4, #360710144	; 0x15800000
    27b0:	45520035 	ldrbmi	r0, [r2, #-53]	; 0x35
    27b4:	56524553 			; <UNDEFINED> instruction: 0x56524553
    27b8:	36324445 	ldrtcc	r4, [r2], -r5, asr #8
    27bc:	53455200 	movtpl	r5, #20992	; 0x5200
    27c0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    27c4:	00373244 	eorseq	r3, r7, r4, asr #4
    27c8:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    27cc:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
    27d0:	52003832 	andpl	r3, r0, #3276800	; 0x320000
    27d4:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    27d8:	32444556 	subcc	r4, r4, #360710144	; 0x15800000
    27dc:	45520039 	ldrbmi	r0, [r2, #-57]	; 0x39
    27e0:	56524553 			; <UNDEFINED> instruction: 0x56524553
    27e4:	30334445 	eorscc	r4, r3, r5, asr #8
    27e8:	53455200 	movtpl	r5, #20992	; 0x5200
    27ec:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    27f0:	00313344 	eorseq	r3, r1, r4, asr #6
    27f4:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    27f8:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
    27fc:	52003233 	andpl	r3, r0, #805306371	; 0x30000003
    2800:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    2804:	33444556 	movtcc	r4, #17750	; 0x4556
    2808:	45520033 	ldrbmi	r0, [r2, #-51]	; 0x33
    280c:	56524553 			; <UNDEFINED> instruction: 0x56524553
    2810:	34334445 	ldrtcc	r4, [r3], #-1093	; 0x445
    2814:	53455200 	movtpl	r5, #20992	; 0x5200
    2818:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    281c:	00353344 	eorseq	r3, r5, r4, asr #6
    2820:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    2824:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
    2828:	52003633 	andpl	r3, r0, #53477376	; 0x3300000
    282c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
    2830:	33444556 	movtcc	r4, #17750	; 0x4556
    2834:	45520037 	ldrbmi	r0, [r2, #-55]	; 0x37
    2838:	56524553 			; <UNDEFINED> instruction: 0x56524553
    283c:	38334445 	ldmdacc	r3!, {r0, r2, r6, sl, lr}
    2840:	53455200 	movtpl	r5, #20992	; 0x5200
    2844:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    2848:	00393344 	eorseq	r3, r9, r4, asr #6
    284c:	53414c46 	movtpl	r4, #7238	; 0x1c46
    2850:	54495f48 	strbpl	r5, [r9], #-3912	; 0xf48
    2854:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2858:	57006769 	strpl	r6, [r0, -r9, ror #14]
    285c:	5f325052 	svcpl	0x00325052
    2860:	61746144 	cmnvs	r4, r4, asr #2
    2864:	5f424f00 	svcpl	0x00424f00
    2868:	504f5453 	subpl	r5, pc, r3, asr r4	; <UNPREDICTABLE>
    286c:	414c4600 	cmpmi	ip, r0, lsl #12
    2870:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 2025 <__Stack_Size+0x1c25>
    2874:	65736172 	ldrbvs	r6, [r3, #-370]!	; 0x172
    2878:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
    287c:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2880:	00736574 	rsbseq	r6, r3, r4, ror r5
    2884:	64616572 	strbtvs	r6, [r1], #-1394	; 0x572
    2888:	7374756f 	cmnvc	r4, #465567744	; 0x1bc00000
    288c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2890:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    2894:	5f485341 	svcpl	0x00485341
    2898:	6574614c 	ldrbvs	r6, [r4, #-332]!	; 0x14c
    289c:	0079636e 	rsbseq	r6, r9, lr, ror #6
    28a0:	53414c46 	movtpl	r4, #7238	; 0x1c46
    28a4:	65475f48 	strbvs	r5, [r7, #-3912]	; 0xf48
    28a8:	65725074 	ldrbvs	r5, [r2, #-116]!	; 0x74
    28ac:	63746566 	cmnvs	r4, #427819008	; 0x19800000
    28b0:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
    28b4:	53726566 	cmnpl	r2, #427819008	; 0x19800000
    28b8:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    28bc:	65640073 	strbvs	r0, [r4, #-115]!	; 0x73
    28c0:	0079616c 	rsbseq	r6, r9, ip, ror #2
    28c4:	52505257 	subspl	r5, r0, #1879048197	; 0x70000005
    28c8:	414c4600 	cmpmi	ip, r0, lsl #12
    28cc:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 2081 <__Stack_Size+0x1c81>
    28d0:	65736172 	ldrbvs	r6, [r3, #-370]!	; 0x172
    28d4:	506c6c41 	rsbpl	r6, ip, r1, asr #24
    28d8:	73656761 	cmnvc	r5, #25427968	; 0x1840000
    28dc:	50525700 	subspl	r5, r2, r0, lsl #14
    28e0:	52570030 	subspl	r0, r7, #48	; 0x30
    28e4:	57003150 	smlsdpl	r0, r0, r1, r3
    28e8:	00325052 	eorseq	r5, r2, r2, asr r0
    28ec:	33505257 	cmpcc	r0, #1879048197	; 0x70000005
    28f0:	414c4600 	cmpmi	ip, r0, lsl #12
    28f4:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
    28f8:	72577465 	subsvc	r7, r7, #1694498816	; 0x65000000
    28fc:	50657469 	rsbpl	r7, r5, r9, ror #8
    2900:	65746f72 	ldrbvs	r6, [r4, #-3954]!	; 0xf72
    2904:	6f697463 	svcvs	0x00697463
    2908:	74704f6e 	ldrbtvc	r4, [r0], #-3950	; 0xf6e
    290c:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
    2910:	00657479 	rsbeq	r7, r5, r9, ror r4
    2914:	4b54504f 	blmi	1516a58 <__Stack_Size+0x1516658>
    2918:	00525945 	subseq	r5, r2, r5, asr #18
    291c:	53414c46 	movtpl	r4, #7238	; 0x1c46
    2920:	73555f48 	cmpvc	r5, #72, 30	; 0x120
    2924:	704f7265 	subvc	r7, pc, r5, ror #4
    2928:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    292c:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    2930:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2934:	4f006769 	svcmi	0x00006769
    2938:	57495f42 	strbpl	r5, [r9, -r2, asr #30]
    293c:	46004744 	strmi	r4, [r0], -r4, asr #14
    2940:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    2944:	6165525f 	cmnvs	r5, pc, asr r2
    2948:	74754f64 	ldrbtvc	r4, [r5], #-3940	; 0xf64
    294c:	746f7250 	strbtvc	r7, [pc], #-592	; 2954 <__Stack_Size+0x2554>
    2950:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    2954:	66006e6f 	strvs	r6, [r0], -pc, ror #28
    2958:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
    295c:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
    2960:	50007375 	andpl	r7, r0, r5, ror r3
    2964:	5f656761 	svcpl	0x00656761
    2968:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    296c:	00737365 	rsbseq	r7, r3, r5, ror #6
    2970:	33505257 	cmpcc	r0, #1879048197	; 0x70000005
    2974:	7461445f 	strbtvc	r4, [r1], #-1119	; 0x45f
    2978:	74730061 	ldrbtvc	r0, [r3], #-97	; 0x61
    297c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2980:	5f783031 	svcpl	0x00783031
    2984:	2f62696c 	svccs	0x0062696c
    2988:	2f637273 	svccs	0x00637273
    298c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2990:	30316632 	eorscc	r6, r1, r2, lsr r6
    2994:	6c665f78 	stclvs	15, cr5, [r6], #-480	; 0xfffffe20
    2998:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
    299c:	4c460063 	mcrrmi	0, 6, r0, r6, cr3
    29a0:	5f485341 	svcpl	0x00485341
    29a4:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    29a8:	5367616c 	cmnpl	r7, #108, 2
    29ac:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    29b0:	52570073 	subspl	r0, r7, #115	; 0x73
    29b4:	445f3150 	ldrbmi	r3, [pc], #-336	; 29bc <__Stack_Size+0x25bc>
    29b8:	00617461 	rsbeq	r7, r1, r1, ror #8
    29bc:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
    29c0:	0074756f 	rsbseq	r7, r4, pc, ror #10
    29c4:	53414c46 	movtpl	r4, #7238	; 0x1c46
    29c8:	65475f48 	strbvs	r5, [r7, #-3912]	; 0xf48
    29cc:	61655274 	smcvs	21796	; 0x5524
    29d0:	74754f64 	ldrbtvc	r4, [r5], #-3940	; 0xf64
    29d4:	746f7250 	strbtvc	r7, [pc], #-592	; 29dc <__Stack_Size+0x25dc>
    29d8:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    29dc:	74536e6f 	ldrbvc	r6, [r3], #-3695	; 0xe6f
    29e0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    29e4:	5f424f00 	svcpl	0x00424f00
    29e8:	42445453 	submi	r5, r4, #1392508928	; 0x53000000
    29ec:	52570059 	subspl	r0, r7, #89	; 0x59
    29f0:	445f3050 	ldrbmi	r3, [pc], #-80	; 29f8 <__Stack_Size+0x25f8>
    29f4:	00617461 	rsbeq	r7, r1, r1, ror #8
    29f8:	53414c46 	movtpl	r4, #7238	; 0x1c46
    29fc:	61485f48 	cmpvs	r8, r8, asr #30
    2a00:	7943666c 	stmdbvc	r3, {r2, r3, r5, r6, r9, sl, sp, lr}^
    2a04:	41656c63 	cmnmi	r5, r3, ror #24
    2a08:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    2a0c:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    2a10:	5f485341 	svcpl	0x00485341
    2a14:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    2a18:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2a1c:	424f0073 	submi	r0, pc, #115	; 0x73
    2a20:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    2a24:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    2a28:	414c4600 	cmpmi	ip, r0, lsl #12
    2a2c:	485f4853 	ldmdami	pc, {r0, r1, r4, r6, fp, lr}^	; <UNPREDICTABLE>
    2a30:	43666c61 	cmnmi	r6, #24832	; 0x6100
    2a34:	656c6379 	strbvs	r6, [ip, #-889]!	; 0x379
    2a38:	65636341 	strbvs	r6, [r3, #-833]!	; 0x341
    2a3c:	6d437373 	stclvs	3, cr7, [r3, #-460]	; 0xfffffe34
    2a40:	4c460064 	mcrrmi	0, 6, r0, r6, cr4
    2a44:	5f485341 	svcpl	0x00485341
    2a48:	676f7250 			; <UNDEFINED> instruction: 0x676f7250
    2a4c:	4f6d6172 	svcmi	0x006d6172
    2a50:	6f697470 	svcvs	0x00697470
    2a54:	7479426e 	ldrbtvc	r4, [r9], #-622	; 0x26e
    2a58:	74614465 	strbtvc	r4, [r1], #-1125	; 0x465
    2a5c:	4c460061 	mcrrmi	0, 6, r0, r6, cr1
    2a60:	5f485341 	svcpl	0x00485341
    2a64:	55746547 	ldrbpl	r6, [r4, #-1351]!	; 0x547
    2a68:	4f726573 	svcmi	0x00726573
    2a6c:	6f697470 	svcvs	0x00697470
    2a70:	7479426e 	ldrbtvc	r4, [r9], #-622	; 0x26e
    2a74:	4c460065 	mcrrmi	0, 6, r0, r6, cr5
    2a78:	5f485341 	svcpl	0x00485341
    2a7c:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    2a80:	414c4600 	cmpmi	ip, r0, lsl #12
    2a84:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 2239 <__Stack_Size+0x1e39>
    2a88:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
    2a8c:	69725765 	ldmdbvs	r2!, {r0, r2, r5, r6, r8, r9, sl, ip, lr}^
    2a90:	72506574 	subsvc	r6, r0, #116, 10	; 0x1d000000
    2a94:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
    2a98:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    2a9c:	45535500 	ldrbmi	r5, [r3, #-1280]	; 0x500
    2aa0:	61440052 	qdaddvs	r0, r2, r4
    2aa4:	00306174 	eorseq	r6, r0, r4, ror r1
    2aa8:	61746144 	cmnvs	r4, r4, asr #2
    2aac:	4c460031 	mcrrmi	0, 3, r0, r6, cr1
    2ab0:	5f485341 	svcpl	0x00485341
    2ab4:	65676150 	strbvs	r6, [r7, #-336]!	; 0x150
    2ab8:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    2abc:	5f485341 	svcpl	0x00485341
    2ac0:	46005449 	strmi	r5, [r0], -r9, asr #8
    2ac4:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    2ac8:	6f72505f 	svcvs	0x0072505f
    2acc:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
    2ad0:	64726f57 	ldrbtvs	r6, [r2], #-3927	; 0xf57
    2ad4:	53455200 	movtpl	r5, #20992	; 0x5200
    2ad8:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    2adc:	4c460044 	mcrrmi	0, 4, r0, r6, cr4
    2ae0:	5f485341 	svcpl	0x00485341
    2ae4:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    2ae8:	00666544 	rsbeq	r6, r6, r4, asr #10
    2aec:	53414c46 	movtpl	r4, #7238	; 0x1c46
    2af0:	61575f48 	cmpvs	r7, r8, asr #30
    2af4:	6f467469 	svcvs	0x00467469
    2af8:	73614c72 	cmnvc	r1, #29184	; 0x7200
    2afc:	65704f74 	ldrbvs	r4, [r0, #-3956]!	; 0xf74
    2b00:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    2b04:	46006e6f 	strmi	r6, [r0], -pc, ror #28
    2b08:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    2b0c:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0x5f
    2b10:	63746566 	cmnvs	r4, #427819008	; 0x19800000
    2b14:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
    2b18:	00726566 	rsbseq	r6, r2, r6, ror #10
    2b1c:	706e6970 	rsbvc	r6, lr, r0, ror r9
    2b20:	4700736f 	strmi	r7, [r0, -pc, ror #6]
    2b24:	5f4f4950 	svcpl	0x004f4950
    2b28:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
    2b2c:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    2b30:	61447475 	hvcvs	18245	; 0x4745
    2b34:	47006174 	smlsdxmi	r0, r4, r1, r6
    2b38:	5f4f4950 	svcpl	0x004f4950
    2b3c:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    2b40:	74754f74 	ldrbtvc	r4, [r5], #-3956	; 0xf74
    2b44:	43747570 	cmnmi	r4, #112, 10	; 0x1c000000
    2b48:	4200646d 	andmi	r6, r0, #1828716544	; 0x6d000000
    2b4c:	61567469 	cmpvs	r6, r9, ror #8
    2b50:	5047006c 	subpl	r0, r7, ip, rrx
    2b54:	575f4f49 	ldrbpl	r4, [pc, -r9, asr #30]
    2b58:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
    2b5c:	00746942 	rsbseq	r6, r4, r2, asr #18
    2b60:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    2b64:	73005243 	movwvc	r5, #579	; 0x243
    2b68:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2b6c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2b70:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    2b74:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    2b78:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!	; 0xffffff44
    2b7c:	31663233 	cmncc	r6, r3, lsr r2
    2b80:	675f7830 	smmlarvs	pc, r0, r8, r7	; <UNPREDICTABLE>
    2b84:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
    2b88:	69700063 	ldmdbvs	r0!, {r0, r1, r5, r6}^
    2b8c:	73616d6e 	cmnvc	r1, #7040	; 0x1b80
    2b90:	5047006b 	subpl	r0, r7, fp, rrx
    2b94:	505f4f49 	subspl	r4, pc, r9, asr #30
    2b98:	5374726f 	cmnpl	r4, #-268435450	; 0xf0000006
    2b9c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    2ba0:	50470065 	subpl	r0, r7, r5, rrx
    2ba4:	445f4f49 	ldrbmi	r4, [pc], #-3913	; 2bac <__Stack_Size+0x27ac>
    2ba8:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    2bac:	50470074 	subpl	r0, r7, r4, ror r0
    2bb0:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; 1c6f <__Stack_Size+0x186f>
    2bb4:	746e6576 	strbtvc	r6, [lr], #-1398	; 0x576
    2bb8:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    2bbc:	6f437475 	svcvs	0x00437475
    2bc0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2bc4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    2bc8:	65525f4f 	ldrbvs	r5, [r2, #-3919]	; 0xf4f
    2bcc:	0070616d 	rsbseq	r6, r0, sp, ror #2
    2bd0:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    2bd4:	006c6156 	rsbeq	r6, ip, r6, asr r1
    2bd8:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    2bdc:	6d746e65 	ldclvs	14, cr6, [r4, #-404]!	; 0xfffffe6c
    2be0:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2be4:	4f495047 	svcmi	0x00495047
    2be8:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
    2bec:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    2bf0:	47006563 	strmi	r6, [r0, -r3, ror #10]
    2bf4:	5f4f4950 	svcpl	0x004f4950
    2bf8:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
    2bfc:	75706e49 	ldrbvc	r6, [r0, #-3657]!	; 0xe49
    2c00:	74614474 	strbtvc	r4, [r1], #-1140	; 0x474
    2c04:	6d740061 	ldclvs	0, cr0, [r4, #-388]!	; 0xfffffe7c
    2c08:	73616d70 	cmnvc	r1, #112, 26	; 0x1c00
    2c0c:	5047006b 	subpl	r0, r7, fp, rrx
    2c10:	505f4f49 	subspl	r4, pc, r9, asr #30
    2c14:	6f4c6e69 	svcvs	0x004c6e69
    2c18:	6f436b63 	svcvs	0x00436b63
    2c1c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2c20:	72756300 	rsbsvc	r6, r5, #0, 6
    2c24:	746e6572 	strbtvc	r6, [lr], #-1394	; 0x572
    2c28:	006e6970 	rsbeq	r6, lr, r0, ror r9
    2c2c:	4f495047 	svcmi	0x00495047
    2c30:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    2c34:	74006574 	strvc	r6, [r0], #-1396	; 0x574
    2c38:	0031706d 	eorseq	r7, r1, sp, rrx
    2c3c:	4f495047 	svcmi	0x00495047
    2c40:	5458455f 	ldrbpl	r4, [r8], #-1375	; 0x55f
    2c44:	6e694c49 	cdpvs	12, 6, cr4, cr9, cr9, {2}
    2c48:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    2c4c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2c50:	4f494641 	svcmi	0x00494641
    2c54:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    2c58:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    2c5c:	74694200 	strbtvc	r4, [r9], #-512	; 0x200
    2c60:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    2c64:	4d006e6f 	stcmi	14, cr6, [r0, #-444]	; 0xfffffe44
    2c68:	00525041 	subseq	r5, r2, r1, asr #32
    2c6c:	4f495047 	svcmi	0x00495047
    2c70:	50470078 	subpl	r0, r7, r8, ror r0
    2c74:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
    2c78:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    2c7c:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    2c80:	56450074 			; <UNDEFINED> instruction: 0x56450074
    2c84:	47005243 	strmi	r5, [r0, -r3, asr #4]
    2c88:	5f4f4950 	svcpl	0x004f4950
    2c8c:	4f494641 	svcmi	0x00494641
    2c90:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    2c94:	49007469 	stmdbmi	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
    2c98:	00524241 	subseq	r4, r2, r1, asr #4
    2c9c:	4349564e 	movtmi	r5, #38478	; 0x964e
    2ca0:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
    2ca4:	52497261 	subpl	r7, r9, #268435462	; 0x10000006
    2ca8:	61684351 	cmnvs	r8, r1, asr r3
    2cac:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    2cb0:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    2cb4:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    2cb8:	4e007469 	cdpmi	4, 0, cr7, cr0, cr9, {3}
    2cbc:	5f434956 	svcpl	0x00434956
    2cc0:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    2cc4:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    2cc8:	4e007463 	cdpmi	4, 0, cr7, cr0, cr3, {3}
    2ccc:	5f434956 	svcpl	0x00434956
    2cd0:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    2cd4:	65727275 	ldrbvs	r7, [r2, #-629]!	; 0x275
    2cd8:	6550746e 	ldrbvs	r7, [r0, #-1134]	; 0x46e
    2cdc:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2ce0:	51524967 	cmppl	r2, r7, ror #18
    2ce4:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    2ce8:	006c656e 	rsbeq	r6, ip, lr, ror #10
    2cec:	4349564e 	movtmi	r5, #38478	; 0x964e
    2cf0:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2cf4:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
    2cf8:	64644174 	strbtvs	r4, [r4], #-372	; 0x174
    2cfc:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    2d00:	73795300 	cmnvc	r9, #0, 6
    2d04:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    2d08:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    2d0c:	75537265 	ldrbvc	r7, [r3, #-613]	; 0x265
    2d10:	69725062 	ldmdbvs	r2!, {r1, r5, r6, ip, lr}^
    2d14:	7469726f 	strbtvc	r7, [r9], #-623	; 0x26f
    2d18:	564e0079 			; <UNDEFINED> instruction: 0x564e0079
    2d1c:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    2d20:	52505445 	subspl	r5, r0, #1157627904	; 0x45000000
    2d24:	53414d49 	movtpl	r4, #7497	; 0x1d49
    2d28:	6d74004b 	ldclvs	0, cr0, [r4, #-300]!	; 0xfffffed4
    2d2c:	65727070 	ldrbvs	r7, [r2, #-112]!	; 0x70
    2d30:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2d34:	45525f43 	ldrbmi	r5, [r2, #-3907]	; 0xf43
    2d38:	50544553 	subspl	r4, r4, r3, asr r5
    2d3c:	414d4952 	cmpmi	sp, r2, asr r9
    2d40:	66004b53 			; <UNDEFINED> instruction: 0x66004b53
    2d44:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
    2d48:	72646461 	rsbvc	r6, r4, #1627389952	; 0x61000000
    2d4c:	00737365 	rsbseq	r7, r3, r5, ror #6
    2d50:	4349564e 	movtmi	r5, #38478	; 0x964e
    2d54:	7379535f 	cmnvc	r9, #2080374785	; 0x7c000001
    2d58:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    2d5c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    2d60:	72507265 	subsvc	r7, r0, #1342177286	; 0x50000006
    2d64:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    2d68:	6f437974 	svcvs	0x00437974
    2d6c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2d70:	475f5f00 	ldrbmi	r5, [pc, -r0, lsl #30]
    2d74:	41427465 	cmpmi	r2, r5, ror #8
    2d78:	52504553 	subspl	r4, r0, #348127232	; 0x14c00000
    2d7c:	74730049 	ldrbtvc	r0, [r3], #-73	; 0x49
    2d80:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2d84:	5f783031 	svcpl	0x00783031
    2d88:	2f62696c 	svccs	0x0062696c
    2d8c:	2f637273 	svccs	0x00637273
    2d90:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2d94:	30316632 	eorscc	r6, r1, r2, lsr r6
    2d98:	766e5f78 	uqsub16vc	r5, lr, r8
    2d9c:	632e6369 			; <UNDEFINED> instruction: 0x632e6369
    2da0:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2da4:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    2da8:	55504374 	ldrbpl	r4, [r0, #-884]	; 0x374
    2dac:	4e004449 	cdpmi	4, 0, cr4, cr0, cr9, {2}
    2db0:	5f434956 	svcpl	0x00434956
    2db4:	6f697250 	svcvs	0x00697250
    2db8:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2dbc:	756f7247 	strbvc	r7, [pc, #-583]!	; 2b7d <__Stack_Size+0x277d>
    2dc0:	564e0070 			; <UNDEFINED> instruction: 0x564e0070
    2dc4:	525f4349 	subspl	r4, pc, #603979777	; 0x24000001
    2dc8:	54455345 	strbpl	r5, [r5], #-837	; 0x345
    2dcc:	4c554146 	ldfmie	f4, [r5], {70}	; 0x46
    2dd0:	53414d54 	movtpl	r4, #7508	; 0x1d54
    2dd4:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    2dd8:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    2ddc:	75437465 	strbvc	r7, [r3, #-1125]	; 0x465
    2de0:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    2de4:	74634174 	strbtvc	r4, [r3], #-372	; 0x174
    2de8:	48657669 	stmdami	r5!, {r0, r3, r5, r6, r9, sl, ip, sp, lr}^
    2dec:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    2df0:	53007265 	movwpl	r7, #613	; 0x265
    2df4:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    2df8:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    2dfc:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    2e00:	53434900 	movtpl	r4, #14592	; 0x3900
    2e04:	53520052 	cmppl	r2, #82	; 0x52
    2e08:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    2e0c:	5f003144 	svcpl	0x00003144
    2e10:	5445535f 	strbpl	r5, [r5], #-863	; 0x35f
    2e14:	4c554146 	ldfmie	f4, [r5], {70}	; 0x46
    2e18:	53414d54 	movtpl	r4, #7508	; 0x1d54
    2e1c:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    2e20:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    2e24:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
    2e28:	43657461 	cmnmi	r5, #1627389952	; 0x61000000
    2e2c:	5265726f 	rsbpl	r7, r5, #-268435450	; 0xf0000006
    2e30:	74657365 	strbtvc	r7, [r5], #-869	; 0x365
    2e34:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2e38:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    2e3c:	73795374 	cmnvc	r9, #116, 6	; 0xd0000001
    2e40:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    2e44:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    2e48:	63417265 	movtvs	r7, #4709	; 0x1265
    2e4c:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    2e50:	53746942 	cmnpl	r4, #1081344	; 0x108000
    2e54:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2e58:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    2e5c:	425f4349 	subsmi	r4, pc, #603979777	; 0x24000001
    2e60:	50455341 	subpl	r5, r5, r1, asr #6
    2e64:	4f434952 	svcmi	0x00434952
    2e68:	4749464e 	strbmi	r4, [r9, -lr, asr #12]
    2e6c:	41464200 	mrsmi	r4, (UNDEF: 102)
    2e70:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    2e74:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    2e78:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
    2e7c:	61684351 	cmnvs	r8, r1, asr r3
    2e80:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    2e84:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    2e88:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    2e8c:	74007469 	strvc	r7, [r0], #-1129	; 0x469
    2e90:	6f70706d 	svcvs	0x0070706d
    2e94:	46430073 			; <UNDEFINED> instruction: 0x46430073
    2e98:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    2e9c:	5f434956 	svcpl	0x00434956
    2ea0:	53746553 	cmnpl	r4, #348127232	; 0x14c00000
    2ea4:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    2ea8:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    2eac:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    2eb0:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    2eb4:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    2eb8:	41007469 	tstmi	r0, r9, ror #8
    2ebc:	52435249 	subpl	r5, r3, #-1879048188	; 0x90000004
    2ec0:	50434900 	subpl	r4, r3, r0, lsl #18
    2ec4:	5f5f0052 	svcpl	0x005f0052
    2ec8:	45534142 	ldrbmi	r4, [r3, #-322]	; 0x142
    2ecc:	43495250 	movtmi	r5, #37456	; 0x9250
    2ed0:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    2ed4:	48530047 	ldmdami	r3, {r0, r1, r2, r6}^
    2ed8:	53005250 	movwpl	r5, #592	; 0x250
    2edc:	52534348 	subspl	r4, r3, #72, 6	; 0x20000001
    2ee0:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2ee4:	79545f43 	ldmdbvc	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    2ee8:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    2eec:	564e0066 	strbpl	r0, [lr], -r6, rrx
    2ef0:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    2ef4:	41427465 	cmpmi	r2, r5, ror #8
    2ef8:	52504553 	subspl	r4, r0, #348127232	; 0x14c00000
    2efc:	5f5f0049 	svcpl	0x005f0049
    2f00:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    2f04:	55414654 	strbpl	r4, [r1, #-1620]	; 0x654
    2f08:	414d544c 	cmpmi	sp, ip, asr #8
    2f0c:	4d004b53 	vstrmi	d4, [r0, #-332]	; 0xfffffeb4
    2f10:	5241464d 	subpl	r4, r1, #80740352	; 0x4d00000
    2f14:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2f18:	00627573 	rsbeq	r7, r2, r3, ror r5
    2f1c:	4349564e 	movtmi	r5, #38478	; 0x964e
    2f20:	7379535f 	cmnvc	r9, #2080374785	; 0x7c000001
    2f24:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    2f28:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    2f2c:	6f437265 	svcvs	0x00437265
    2f30:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2f34:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2f38:	79535f43 	ldmdbvc	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    2f3c:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    2f40:	6f43504c 	svcvs	0x0043504c
    2f44:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2f48:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2f4c:	74535f43 	ldrbvc	r5, [r3], #-3907	; 0xf43
    2f50:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    2f54:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    2f58:	45434900 	strbmi	r4, [r3, #-2304]	; 0x900
    2f5c:	6d740052 	ldclvs	0, cr0, [r4, #-328]!	; 0xfffffeb8
    2f60:	69727070 	ldmdbvs	r2!, {r4, r5, r6, ip, sp, lr}^
    2f64:	7469726f 	strbtvc	r7, [r9], #-623	; 0x26f
    2f68:	54560079 	ldrbpl	r0, [r6], #-121	; 0x79
    2f6c:	4900524f 	stmdbmi	r0, {r0, r1, r2, r3, r6, r9, ip, lr}
    2f70:	00525053 	subseq	r5, r2, r3, asr r0
    2f74:	52534644 	subspl	r4, r3, #68, 12	; 0x4400000
    2f78:	53464800 	movtpl	r4, #26624	; 0x6800
    2f7c:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    2f80:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    2f84:	41465445 	cmpmi	r6, r5, asr #8
    2f88:	4d544c55 	ldclmi	12, cr4, [r4, #-340]	; 0xfffffeac
    2f8c:	004b5341 	subeq	r5, fp, r1, asr #6
    2f90:	52534641 	subspl	r4, r3, #68157440	; 0x4100000
    2f94:	45534900 	ldrbmi	r4, [r3, #-2304]	; 0x900
    2f98:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    2f9c:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    2fa0:	61467465 	cmpvs	r6, r5, ror #8
    2fa4:	48746c75 	ldmdami	r4!, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^
    2fa8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    2fac:	6f537265 	svcvs	0x00537265
    2fb0:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    2fb4:	43530073 	cmpmi	r3, #115	; 0x73
    2fb8:	79545f42 	ldmdbvc	r4, {r1, r6, r8, r9, sl, fp, ip, lr}^
    2fbc:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    2fc0:	6d740066 	ldclvs	0, cr0, [r4, #-408]!	; 0xfffffe68
    2fc4:	4e003270 	mcrmi	2, 0, r3, cr0, cr0, {3}
    2fc8:	5f434956 	svcpl	0x00434956
    2fcc:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    2fd0:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    2fd4:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    2fd8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    2fdc:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    2fe0:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    2fe4:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    2fe8:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2fec:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2ff0:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    2ff4:	53726165 	cmnpl	r2, #1073741849	; 0x40000019
    2ff8:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    2ffc:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    3000:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    3004:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    3008:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    300c:	76007469 	strvc	r7, [r0], -r9, ror #8
    3010:	32336375 	eorscc	r6, r3, #-738197503	; 0xd4000001
    3014:	75616600 	strbvc	r6, [r1, #-1536]!	; 0x600
    3018:	6f73746c 	svcvs	0x0073746c
    301c:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    3020:	79530073 	ldmdbvc	r3, {r0, r1, r4, r5, r6}^
    3024:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    3028:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    302c:	5072656c 	rsbspl	r6, r2, ip, ror #10
    3030:	6d656572 	cfstr64vs	mvdx6, [r5, #-456]!	; 0xfffffe38
    3034:	6f697470 	svcvs	0x00697470
    3038:	6972506e 	ldmdbvs	r2!, {r1, r2, r3, r5, r6, ip, lr}^
    303c:	7469726f 	strbtvc	r7, [r9], #-623	; 0x26f
    3040:	564e0079 			; <UNDEFINED> instruction: 0x564e0079
    3044:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    3048:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
    304c:	61684351 	cmnvs	r8, r1, asr r3
    3050:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    3054:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    3058:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    305c:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    3060:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    3064:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    3068:	43535f43 	cmpmi	r3, #268	; 0x10c
    306c:	49654442 	stmdbmi	r5!, {r1, r6, sl, lr}^
    3070:	0074696e 	rsbseq	r6, r4, lr, ror #18
    3074:	5077654e 	rsbspl	r6, r7, lr, asr #10
    3078:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    307c:	00797469 	rsbseq	r7, r9, r9, ror #8
    3080:	4349564e 	movtmi	r5, #38478	; 0x964e
    3084:	6365565f 	cmnvs	r5, #99614720	; 0x5f00000
    3088:	62615474 	rsbvs	r5, r1, #116, 8	; 0x74000000
    308c:	74636100 	strbtvc	r6, [r3], #-256	; 0x100
    3090:	69657669 	stmdbvs	r5!, {r0, r3, r5, r6, r9, sl, ip, sp, lr}^
    3094:	74737172 	ldrbtvc	r7, [r3], #-370	; 0x172
    3098:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    309c:	6e616800 	cdpvs	8, 6, cr6, cr1, cr0, {0}
    30a0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    30a4:	6b73616d 	blvs	1cdb660 <__Stack_Size+0x1cdb260>
    30a8:	776f4c00 	strbvc	r4, [pc, -r0, lsl #24]!
    30ac:	65776f50 	ldrbvs	r6, [r7, #-3920]!	; 0xf50
    30b0:	646f4d72 	strbtvs	r4, [pc], #-3442	; 30b8 <__Stack_Size+0x2cb8>
    30b4:	564e0065 	strbpl	r0, [lr], -r5, rrx
    30b8:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    30bc:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
    30c0:	61684351 	cmnvs	r8, r1, asr r3
    30c4:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    30c8:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    30cc:	69426576 	stmdbvs	r2, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
    30d0:	61745374 	cmnvs	r4, r4, ror r3
    30d4:	00737574 	rsbseq	r7, r3, r4, ror r5
    30d8:	4349564e 	movtmi	r5, #38478	; 0x964e
    30dc:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    30e0:	0074696e 	rsbseq	r6, r4, lr, ror #18
    30e4:	646e6570 	strbtvs	r6, [lr], #-1392	; 0x570
    30e8:	69676e69 	stmdbvs	r7!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
    30ec:	74737172 	ldrbtvc	r7, [r3], #-370	; 0x172
    30f0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    30f4:	52575000 	subspl	r5, r7, #0
    30f8:	746e455f 	strbtvc	r4, [lr], #-1375	; 0x55f
    30fc:	54537265 	ldrbpl	r7, [r3], #-613	; 0x265
    3100:	42444e41 	submi	r4, r4, #1040	; 0x410
    3104:	646f4d59 	strbtvs	r4, [pc], #-3417	; 310c <__Stack_Size+0x2d0c>
    3108:	57500065 	ldrbpl	r0, [r0, -r5, rrx]
    310c:	6c435f52 	mcrrvs	15, 5, r5, r3, cr2
    3110:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    3114:	0067616c 	rsbeq	r6, r7, ip, ror #2
    3118:	5f525750 	svcpl	0x00525750
    311c:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    3120:	50007469 	andpl	r7, r0, r9, ror #8
    3124:	525f5257 	subspl	r5, pc, #1879048197	; 0x70000005
    3128:	6c756765 	ldclvs	7, cr6, [r5], #-404	; 0xfffffe6c
    312c:	726f7461 	rsbvc	r7, pc, #1627389952	; 0x61000000
    3130:	52575000 	subspl	r5, r7, #0
    3134:	4456505f 	ldrbmi	r5, [r6], #-95	; 0x5f
    3138:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
    313c:	5750006c 	ldrbpl	r0, [r0, -ip, rrx]
    3140:	4c465f52 	mcrrmi	15, 5, r5, r6, cr2
    3144:	50004741 	andpl	r4, r0, r1, asr #14
    3148:	545f5257 	ldrbpl	r5, [pc], #-599	; 3150 <__Stack_Size+0x2d50>
    314c:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    3150:	50006665 	andpl	r6, r0, r5, ror #12
    3154:	505f5257 	subspl	r5, pc, r7, asr r2	; <UNPREDICTABLE>
    3158:	6d434456 	cfstrdvs	mvd4, [r3, #-344]	; 0xfffffea8
    315c:	74730064 	ldrbtvc	r0, [r3], #-100	; 0x64
    3160:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    3164:	5f783031 	svcpl	0x00783031
    3168:	2f62696c 	svccs	0x0062696c
    316c:	2f637273 	svccs	0x00637273
    3170:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    3174:	30316632 	eorscc	r6, r1, r2, lsr r6
    3178:	77705f78 			; <UNDEFINED> instruction: 0x77705f78
    317c:	00632e72 	rsbeq	r2, r3, r2, ror lr
    3180:	5f525750 	svcpl	0x00525750
    3184:	4c445650 	mcrrmi	6, 5, r5, r4, cr0
    3188:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
    318c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3190:	50006769 	andpl	r6, r0, r9, ror #14
    3194:	475f5257 			; <UNDEFINED> instruction: 0x475f5257
    3198:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    319c:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    31a0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    31a4:	575f5f00 	ldrbpl	r5, [pc, -r0, lsl #30]
    31a8:	5f004546 	svcpl	0x00004546
    31ac:	4946575f 	stmdbmi	r6, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    31b0:	52575000 	subspl	r5, r7, #0
    31b4:	746e455f 	strbtvc	r4, [lr], #-1375	; 0x55f
    31b8:	54537265 	ldrbpl	r7, [r3], #-613	; 0x265
    31bc:	6f4d504f 	svcvs	0x004d504f
    31c0:	52006564 	andpl	r6, r0, #100, 10	; 0x19000000
    31c4:	415f4343 	cmpmi	pc, r3, asr #6
    31c8:	50314250 	eorspl	r4, r1, r0, asr r2
    31cc:	70697265 	rsbvc	r7, r9, r5, ror #4
    31d0:	73655268 	cmnvc	r5, #104, 4	; 0x80000006
    31d4:	6d437465 	cfstrdvs	mvd7, [r3, #-404]	; 0xfffffe6c
    31d8:	57500064 	ldrbpl	r0, [r0, -r4, rrx]
    31dc:	54535f52 	ldrbpl	r5, [r3], #-3922	; 0xf52
    31e0:	6e45504f 	cdpvs	0, 4, cr5, cr5, cr15, {2}
    31e4:	00797274 	rsbseq	r7, r9, r4, ror r2
    31e8:	5f525750 	svcpl	0x00525750
    31ec:	656b6157 	strbvs	r6, [fp, #-343]!	; 0x157
    31f0:	69507055 	ldmdbvs	r0, {r0, r2, r4, r6, ip, sp, lr}^
    31f4:	646d436e 	strbtvs	r4, [sp], #-878	; 0x36e
    31f8:	43435200 	movtmi	r5, #12800	; 0x3200
    31fc:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    3200:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    3204:	42504100 	subsmi	r4, r0, #0, 2
    3208:	54535231 	ldrbpl	r5, [r3], #-561	; 0x231
    320c:	43520052 	cmpmi	r2, #82	; 0x52
    3210:	43485f43 	movtmi	r5, #36675	; 0x8f43
    3214:	52004b4c 	andpl	r4, r0, #76, 22	; 0x13000
    3218:	415f4343 	cmpmi	pc, r3, asr #6
    321c:	4c434344 	mcrrmi	3, 4, r4, r3, cr4
    3220:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    3224:	00676966 	rsbeq	r6, r7, r6, ror #18
    3228:	5f434352 	svcpl	0x00434352
    322c:	61656c43 	cmnvs	r5, r3, asr #24
    3230:	50544972 	subspl	r4, r4, r2, ror r9
    3234:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    3238:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    323c:	43520074 	cmpmi	r2, #116	; 0x74
    3240:	534c5f43 	movtpl	r5, #53059	; 0xcf43
    3244:	43520045 	cmpmi	r2, #69	; 0x45
    3248:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    324c:	53544974 	cmppl	r4, #116, 18	; 0x1d0000
    3250:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3254:	44420073 	strbmi	r0, [r2], #-115	; 0x73
    3258:	52005243 	andpl	r5, r0, #805306372	; 0x30000004
    325c:	415f4343 	cmpmi	pc, r3, asr #6
    3260:	50324250 	eorspl	r4, r2, r0, asr r2
    3264:	70697265 	rsbvc	r7, r9, r5, ror #4
    3268:	43520068 	cmpmi	r2, #104	; 0x68
    326c:	43505f43 	cmpmi	r0, #268	; 0x10c
    3270:	00324b4c 	eorseq	r4, r2, ip, asr #22
    3274:	5f434352 	svcpl	0x00434352
    3278:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    327c:	7954736b 	ldmdbvc	r4, {r0, r1, r3, r5, r6, r8, r9, ip, sp, lr}^
    3280:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    3284:	43520066 	cmpmi	r2, #102	; 0x66
    3288:	4c505f43 	mrrcmi	15, 4, r5, r0, cr3
    328c:	6c754d4c 	ldclvs	13, cr4, [r5], #-304	; 0xfffffed0
    3290:	43435200 	movtmi	r5, #12800	; 0x3200
    3294:	4248415f 	submi	r4, r8, #-1073741801	; 0xc0000017
    3298:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    329c:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
    32a0:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    32a4:	4800646d 	stmdami	r0, {r0, r2, r3, r5, r6, sl, sp, lr}
    32a8:	5f4b4c43 	svcpl	0x004b4c43
    32ac:	71657246 	cmnvc	r5, r6, asr #4
    32b0:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    32b4:	50410079 	subpl	r0, r1, r9, ror r0
    32b8:	4e453142 	dvfmism	f3, f5, f2
    32bc:	43520052 	cmpmi	r2, #82	; 0x52
    32c0:	434d5f43 	movtmi	r5, #57155	; 0xdf43
    32c4:	6e6f434f 	cdpvs	3, 6, cr4, cr15, cr15, {2}
    32c8:	00676966 	rsbeq	r6, r7, r6, ror #18
    32cc:	5f434352 	svcpl	0x00434352
    32d0:	43435452 	movtmi	r5, #13394	; 0x3452
    32d4:	6f534b4c 	svcvs	0x00534b4c
    32d8:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    32dc:	6c6c7000 	stclvs	0, cr7, [ip], #-0
    32e0:	6c6c756d 	cfstr64vs	mvdx7, [ip], #-436	; 0xfffffe4c
    32e4:	43435200 	movtmi	r5, #12800	; 0x3200
    32e8:	4253555f 	subsmi	r5, r3, #398458880	; 0x17c00000
    32ec:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    32f0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    32f4:	43520067 	cmpmi	r2, #103	; 0x67
    32f8:	534c5f43 	movtpl	r5, #53059	; 0xcf43
    32fc:	646d4349 	strbtvs	r4, [sp], #-841	; 0x349
    3300:	42504100 	subsmi	r4, r0, #0, 2
    3304:	54535232 	ldrbpl	r5, [r3], #-562	; 0x232
    3308:	43520052 	cmpmi	r2, #82	; 0x52
    330c:	50415f43 	subpl	r5, r1, r3, asr #30
    3310:	65503142 	ldrbvs	r3, [r0, #-322]	; 0x142
    3314:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    3318:	6c6c7000 	stclvs	0, cr7, [ip], #-0
    331c:	72756f73 	rsbsvc	r6, r5, #460	; 0x1cc
    3320:	41006563 	tstmi	r0, r3, ror #10
    3324:	4e454248 	cdpmi	2, 4, cr4, cr5, cr8, {2}
    3328:	74730052 	ldrbtvc	r0, [r3], #-82	; 0x52
    332c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    3330:	00676572 	rsbeq	r6, r7, r2, ror r5
    3334:	32425041 	subcc	r5, r2, #65	; 0x41
    3338:	00524e45 	subseq	r4, r2, r5, asr #28
    333c:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
    3340:	43705574 	cmnmi	r0, #116, 10	; 0x1d000000
    3344:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    3348:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
    334c:	415f4343 	cmpmi	pc, r3, asr #6
    3350:	73756a64 	cmnvc	r5, #100, 20	; 0x64000
    3354:	49534874 	ldmdbmi	r3, {r2, r4, r5, r6, fp, lr}^
    3358:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
    335c:	74617262 	strbtvc	r7, [r1], #-610	; 0x262
    3360:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
    3364:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
    3368:	43444100 	movtmi	r4, #16640	; 0x4100
    336c:	5f4b4c43 	svcpl	0x004b4c43
    3370:	71657246 	cmnvc	r5, r6, asr #4
    3374:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    3378:	43520079 	cmpmi	r2, #121	; 0x79
    337c:	4c465f43 	mcrrmi	15, 4, r5, r6, cr3
    3380:	52004741 	andpl	r4, r0, #17039360	; 0x1040000
    3384:	505f4343 	subspl	r4, pc, r3, asr #6
    3388:	6f534c4c 	svcvs	0x00534c4c
    338c:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    3390:	43435200 	movtmi	r5, #12800	; 0x3200
    3394:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    3398:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    339c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    33a0:	43520067 	cmpmi	r2, #103	; 0x67
    33a4:	53555f43 	cmppl	r5, #268	; 0x10c
    33a8:	4b4c4342 	blmi	13140b8 <__Stack_Size+0x1313cb8>
    33ac:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    33b0:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    33b4:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    33b8:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    33bc:	5348004b 	movtpl	r0, #32843	; 0x804b
    33c0:	61745345 	cmnvs	r4, r5, asr #6
    33c4:	00737574 	rsbseq	r7, r3, r4, ror r5
    33c8:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    33cc:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
    33d0:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0x572
    33d4:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    33d8:	43435200 	movtmi	r5, #12800	; 0x3200
    33dc:	6f6c435f 	svcvs	0x006c435f
    33e0:	00736b63 	rsbseq	r6, r3, r3, ror #22
    33e4:	4b4c4350 	blmi	131412c <__Stack_Size+0x1313d2c>
    33e8:	72465f32 	subvc	r5, r6, #50, 30	; 0xc8
    33ec:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    33f0:	0079636e 	rsbseq	r6, r9, lr, ror #6
    33f4:	5f434352 	svcpl	0x00434352
    33f8:	6f435449 	svcvs	0x00435449
    33fc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3400:	65727000 	ldrbvs	r7, [r2, #-0]!
    3404:	52006373 	andpl	r6, r0, #-872415231	; 0xcc000001
    3408:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    340c:	52004553 	andpl	r4, r0, #348127232	; 0x14c00000
    3410:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    3414:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    3418:	756f534b 	strbvc	r5, [pc, #-843]!	; 30d5 <__Stack_Size+0x2cd5>
    341c:	00656372 	rsbeq	r6, r5, r2, ror r3
    3420:	4b4c4350 	blmi	1314168 <__Stack_Size+0x1313d68>
    3424:	72465f31 	subvc	r5, r6, #49, 30	; 0xc4
    3428:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    342c:	0079636e 	rsbseq	r6, r9, lr, ror #6
    3430:	41425041 	cmpmi	r2, r1, asr #32
    3434:	72504248 	subsvc	r4, r0, #72, 4	; 0x80000004
    3438:	54637365 	strbtpl	r7, [r3], #-869	; 0x365
    343c:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    3440:	43435200 	movtmi	r5, #12800	; 0x3200
    3444:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    3448:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    344c:	7246736b 	subvc	r7, r6, #-1409286143	; 0xac000001
    3450:	73007165 	movwvc	r7, #357	; 0x165
    3454:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    3458:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    345c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    3460:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    3464:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!	; 0xffffff44
    3468:	31663233 	cmncc	r6, r3, lsr r2
    346c:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
    3470:	632e6363 			; <UNDEFINED> instruction: 0x632e6363
    3474:	43435200 	movtmi	r5, #12800	; 0x3200
    3478:	45534c5f 	ldrbmi	r4, [r3, #-3167]	; 0xc5f
    347c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3480:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    3484:	525f4343 	subspl	r4, pc, #201326593	; 0xc000001
    3488:	4c434354 	mcrrmi	3, 5, r4, r3, cr4
    348c:	646d434b 	strbtvs	r4, [sp], #-843	; 0x34b
    3490:	43435200 	movtmi	r5, #12800	; 0x3200
    3494:	6f6c435f 	svcvs	0x006c435f
    3498:	65536b63 	ldrbvs	r6, [r3, #-2915]	; 0xb63
    349c:	69727563 	ldmdbvs	r2!, {r0, r1, r5, r6, r8, sl, ip, sp, lr}^
    34a0:	79537974 	ldmdbvc	r3, {r2, r4, r5, r6, r8, fp, ip, sp, lr}^
    34a4:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    34a8:	00646d43 	rsbeq	r6, r4, r3, asr #26
    34ac:	5f434352 	svcpl	0x00434352
    34b0:	43495348 	movtmi	r5, #37704	; 0x9348
    34b4:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    34b8:	4d5f4343 	ldclmi	3, cr4, [pc, #-268]	; 33b4 <__Stack_Size+0x2fb4>
    34bc:	52004f43 	andpl	r4, r0, #268	; 0x10c
    34c0:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    34c4:	43520054 	cmpmi	r2, #84	; 0x54
    34c8:	48415f43 	stmdami	r1, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    34cc:	72655042 	rsbvc	r5, r5, #66	; 0x42
    34d0:	00687069 	rsbeq	r7, r8, r9, rrx
    34d4:	50434441 	subpl	r4, r3, r1, asr #8
    34d8:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    34dc:	6c626154 	stfvse	f6, [r2], #-336	; 0xfffffeb0
    34e0:	50530065 	subspl	r0, r3, r5, rrx
    34e4:	32495f49 	subcc	r5, r9, #292	; 0x124
    34e8:	4d445f53 	stclmi	15, cr5, [r4, #-332]	; 0xfffffeb4
    34ec:	646d4341 	strbtvs	r4, [sp], #-833	; 0x341
    34f0:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    34f4:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    34f8:	50435243 	subpl	r5, r3, r3, asr #4
    34fc:	6e796c6f 	cdpvs	12, 7, cr6, cr9, cr15, {3}
    3500:	61696d6f 	cmnvs	r9, pc, ror #26
    3504:	5053006c 	subspl	r0, r3, ip, rrx
    3508:	32495f49 	subcc	r5, r9, #292	; 0x124
    350c:	4c465f53 	mcrrmi	15, 5, r5, r6, cr3
    3510:	49004741 	stmdbmi	r0, {r0, r6, r8, r9, sl, lr}
    3514:	535f5332 	cmppl	pc, #-939524096	; 0xc8000000
    3518:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    351c:	00647261 	rsbeq	r7, r4, r1, ror #4
    3520:	5f533249 	svcpl	0x00533249
    3524:	4c4f5043 	mcrrmi	0, 4, r5, pc, cr3
    3528:	63617000 	cmnvs	r1, #0
    352c:	6c74656b 	cfldr64vs	mvdx6, [r4], #-428	; 0xfffffe54
    3530:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    3534:	50530068 	subspl	r0, r3, r8, rrx
    3538:	32495f49 	subcc	r5, r9, #292	; 0x124
    353c:	4d445f53 	stclmi	15, cr5, [r4, #-332]	; 0xfffffeb4
    3540:	71655241 	cmnvc	r5, r1, asr #4
    3544:	53324900 	teqpl	r2, #0, 18
    3548:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    354c:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    3550:	00746375 	rsbseq	r6, r4, r5, ror r3
    3554:	5f533249 	svcpl	0x00533249
    3558:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    355c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    3560:	00666544 	rsbeq	r6, r6, r4, asr #10
    3564:	5f533249 	svcpl	0x00533249
    3568:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    356c:	53324900 	teqpl	r2, #0, 18
    3570:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    3574:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    3578:	0074696e 	rsbseq	r6, r4, lr, ror #18
    357c:	64733269 	ldrbtvs	r3, [r3], #-617	; 0x269
    3580:	53007669 	movwpl	r7, #1641	; 0x669
    3584:	495f4950 	ldmdbmi	pc, {r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>
    3588:	495f5332 	ldmdbmi	pc, {r1, r4, r5, r8, r9, ip, lr}^	; <UNPREDICTABLE>
    358c:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    3590:	00676966 	rsbeq	r6, r7, r6, ror #18
    3594:	5f533249 	svcpl	0x00533249
    3598:	69647541 	stmdbvs	r4!, {r0, r6, r8, sl, ip, sp, lr}^
    359c:	6572466f 	ldrbvs	r4, [r2, #-1647]!	; 0x66f
    35a0:	32490071 	subcc	r0, r9, #113	; 0x71
    35a4:	434d5f53 	movtmi	r5, #57171	; 0xdf53
    35a8:	754f4b4c 	strbvc	r4, [pc, #-2892]	; 2a64 <__Stack_Size+0x2664>
    35ac:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    35b0:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    35b4:	4352435f 	cmpmi	r2, #2080374785	; 0x7c000001
    35b8:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    35bc:	4469425f 	strbtmi	r4, [r9], #-607	; 0x25f
    35c0:	63657269 	cmnvs	r5, #-1879048186	; 0x90000006
    35c4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    35c8:	694c6c61 	stmdbvs	ip, {r0, r5, r6, sl, fp, sp, lr}^
    35cc:	6f43656e 	svcvs	0x0043656e
    35d0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    35d4:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    35d8:	5332495f 	teqpl	r2, #1556480	; 0x17c000
    35dc:	0054495f 	subseq	r4, r4, pc, asr r9
    35e0:	5f495053 	svcpl	0x00495053
    35e4:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    35e8:	53004352 	movwpl	r4, #850	; 0x352
    35ec:	445f4950 	ldrbmi	r4, [pc], #-2384	; 35f4 <__Stack_Size+0x31f4>
    35f0:	53617461 	cmnpl	r1, #1627389952	; 0x61000000
    35f4:	43657a69 	cmnmi	r5, #430080	; 0x69000
    35f8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    35fc:	32490067 	subcc	r0, r9, #103	; 0x67
    3600:	61445f53 	cmpvs	r4, r3, asr pc
    3604:	6f466174 	svcvs	0x00466174
    3608:	74616d72 	strbtvc	r6, [r1], #-3442	; 0xd72
    360c:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    3610:	5332495f 	teqpl	r2, #1556480	; 0x17c000
    3614:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
    3618:	0074696e 	rsbseq	r6, r4, lr, ror #18
    361c:	5f495053 	svcpl	0x00495053
    3620:	4953534e 	ldmdbmi	r3, {r1, r2, r3, r6, r8, r9, ip, lr}^
    3624:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    3628:	536c616e 	cmnpl	ip, #-2147483621	; 0x8000001b
    362c:	7774666f 	ldrbvc	r6, [r4, -pc, ror #12]!
    3630:	43657261 	cmnmi	r5, #268435462	; 0x10000006
    3634:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3638:	50530067 	subspl	r0, r3, r7, rrx
    363c:	32495f49 	subcc	r5, r9, #292	; 0x124
    3640:	65475f53 	strbvs	r5, [r7, #-3923]	; 0xf53
    3644:	53544974 	cmppl	r4, #116, 18	; 0x1d0000
    3648:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    364c:	50530073 	subspl	r0, r3, r3, ror r0
    3650:	534e5f49 	movtpl	r5, #61257	; 0xef49
    3654:	746e4953 	strbtvc	r4, [lr], #-2387	; 0x953
    3658:	616e7265 	cmnvs	lr, r5, ror #4
    365c:	666f536c 	strbtvs	r5, [pc], -ip, ror #6
    3660:	50530074 	subspl	r0, r3, r4, ror r0
    3664:	32495f49 	subcc	r5, r9, #292	; 0x124
    3668:	6c435f53 	mcrrvs	15, 5, r5, r3, cr3
    366c:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    3670:	0067616c 	rsbeq	r6, r7, ip, ror #2
    3674:	5f533249 	svcpl	0x00533249
    3678:	00646d43 	rsbeq	r6, r4, r3, asr #26
    367c:	5f495053 	svcpl	0x00495053
    3680:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    3684:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    3688:	53007469 	movwpl	r7, #1129	; 0x469
    368c:	495f4950 	ldmdbmi	pc, {r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>
    3690:	435f5332 	cmpmi	pc, #-939524096	; 0xc8000000
    3694:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    3698:	65505449 	ldrbvs	r5, [r0, #-1097]	; 0x449
    369c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    36a0:	74694267 	strbtvc	r4, [r9], #-615	; 0x267
    36a4:	53324900 	teqpl	r2, #0, 18
    36a8:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 36b0 <__Stack_Size+0x32b0>
    36ac:	74730065 	ldrbtvc	r0, [r3], #-101	; 0x65
    36b0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    36b4:	5f783031 	svcpl	0x00783031
    36b8:	2f62696c 	svccs	0x0062696c
    36bc:	2f637273 	svccs	0x00637273
    36c0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    36c4:	30316632 	eorscc	r6, r1, r2, lsr r6
    36c8:	70735f78 	rsbsvc	r5, r3, r8, ror pc
    36cc:	00632e69 	rsbeq	r2, r3, r9, ror #28
    36d0:	78495053 	stmdavc	r9, {r0, r1, r4, r6, ip, lr}^
    36d4:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
    36d8:	4f53535f 	svcmi	0x0053535f
    36dc:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    36e0:	646d4374 	strbtvs	r4, [sp], #-884	; 0x374
    36e4:	73326900 	teqvc	r2, #0, 18
    36e8:	0064646f 	rsbeq	r6, r4, pc, ror #8
    36ec:	5f495053 	svcpl	0x00495053
    36f0:	6e617254 	mcrvs	2, 3, r7, cr1, cr4, {2}
    36f4:	74696d73 	strbtvc	r6, [r9], #-3443	; 0xd73
    36f8:	00435243 	subeq	r5, r3, r3, asr #4
    36fc:	5f495053 	svcpl	0x00495053
    3700:	636c6143 	cmnvs	ip, #-1073741808	; 0xc0000010
    3704:	74616c75 	strbtvc	r6, [r1], #-3189	; 0xc75
    3708:	43524365 	cmpmi	r2, #-1811939327	; 0x94000001
    370c:	63726300 	cmnvs	r2, #0, 6
    3710:	00676572 	rsbeq	r6, r7, r2, ror r5
    3714:	5f495053 	svcpl	0x00495053
    3718:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    371c:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    3720:	53007463 	movwpl	r7, #1123	; 0x463
    3724:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    3728:	475f6b63 	ldrbmi	r6, [pc, -r3, ror #22]
    372c:	6f437465 	svcvs	0x00437465
    3730:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
    3734:	79530072 	ldmdbvc	r3, {r1, r4, r5, r6}^
    3738:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    373c:	65475f6b 	strbvs	r5, [r7, #-3947]	; 0xf6b
    3740:	616c4674 	smcvs	50276	; 0xc464
    3744:	61745367 	cmnvs	r4, r7, ror #6
    3748:	00737574 	rsbseq	r7, r3, r4, ror r5
    374c:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
    3750:	5f6b6369 	svcpl	0x006b6369
    3754:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    3758:	4c414300 	mcrrmi	3, 0, r4, r1, cr0
    375c:	73004249 	movwvc	r4, #585	; 0x249
    3760:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    3764:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    3768:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    376c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    3770:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!	; 0xffffff44
    3774:	31663233 	cmncc	r6, r3, lsr r2
    3778:	735f7830 	cmpvc	pc, #48, 16	; 0x300000
    377c:	69747379 	ldmdbvs	r4!, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    3780:	632e6b63 			; <UNDEFINED> instruction: 0x632e6b63
    3784:	52544300 	subspl	r4, r4, #0, 6
    3788:	7953004c 	ldmdbvc	r3, {r2, r3, r6}^
    378c:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    3790:	6f435f6b 	svcvs	0x00435f6b
    3794:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
    3798:	79530072 	ldmdbvc	r3, {r1, r4, r5, r6}^
    379c:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    37a0:	4c435f6b 	mcrrmi	15, 6, r5, r3, cr11
    37a4:	756f534b 	strbvc	r5, [pc, #-843]!	; 3461 <__Stack_Size+0x3061>
    37a8:	43656372 	cmnmi	r5, #-939524095	; 0xc8000001
    37ac:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    37b0:	4f4c0067 	svcmi	0x004c0067
    37b4:	53004441 	movwpl	r4, #1089	; 0x441
    37b8:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    37bc:	545f6b63 	ldrbpl	r6, [pc], #-2915	; 37c4 <__Stack_Size+0x33c4>
    37c0:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    37c4:	53006665 	movwpl	r6, #1637	; 0x665
    37c8:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    37cc:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    37d0:	6f534b4c 	svcvs	0x00534b4c
    37d4:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    37d8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    37dc:	34434f5f 	strbcc	r4, [r3], #-3935	; 0xf5f
    37e0:	74736146 	ldrbtvc	r6, [r3], #-326	; 0x146
    37e4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    37e8:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    37ec:	4f5f4d49 	svcmi	0x005f4d49
    37f0:	6f503143 	svcvs	0x00503143
    37f4:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    37f8:	6f437974 	svcvs	0x00437974
    37fc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3800:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3804:	5343495f 	movtpl	r4, #14687	; 0x395f
    3808:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    380c:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    3810:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3814:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    3818:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!	; 3650 <__Stack_Size+0x3250>
    381c:	65726170 	ldrbvs	r6, [r2, #-368]!	; 0x170
    3820:	49540031 	ldmdbmi	r4, {r0, r4, r5}^
    3824:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    3828:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!	; 3660 <__Stack_Size+0x3260>
    382c:	65726170 	ldrbvs	r6, [r2, #-368]!	; 0x170
    3830:	49540032 	ldmdbmi	r4, {r1, r4, r5}^
    3834:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3838:	6f504e33 	svcvs	0x00504e33
    383c:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    3840:	6f437974 	svcvs	0x00437974
    3844:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3848:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    384c:	50434f5f 	subpl	r4, r3, pc, asr pc
    3850:	6f6c6572 	svcvs	0x006c6572
    3854:	54006461 	strpl	r6, [r0], #-1121	; 0x461
    3858:	4f5f4d49 	svcmi	0x005f4d49
    385c:	72503343 	subsvc	r3, r0, #201326593	; 0xc000001
    3860:	616f6c65 	cmnvs	pc, r5, ror #24
    3864:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    3868:	00676966 	rsbeq	r6, r7, r6, ror #18
    386c:	5f4d4954 	svcpl	0x004d4954
    3870:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    3874:	5367616c 	cmnpl	r7, #108, 2
    3878:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    387c:	49540073 	ldmdbmi	r4, {r0, r1, r4, r5, r6}^
    3880:	6f435f32 	svcvs	0x00435f32
    3884:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3888:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    388c:	46434f5f 			; <UNDEFINED> instruction: 0x46434f5f
    3890:	00747361 	rsbseq	r7, r4, r1, ror #6
    3894:	5f4d4954 	svcpl	0x004d4954
    3898:	00444b43 	subeq	r4, r4, r3, asr #22
    389c:	5f4d4954 	svcpl	0x004d4954
    38a0:	6e494349 	cdpvs	3, 4, cr4, cr9, cr9, {2}
    38a4:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
    38a8:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
    38ac:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    38b0:	6e495f4d 	cdpvs	15, 4, cr5, cr9, cr13, {2}
    38b4:	54747570 	ldrbtpl	r7, [r4], #-1392	; 0x570
    38b8:	67676972 			; <UNDEFINED> instruction: 0x67676972
    38bc:	6f537265 	svcvs	0x00537265
    38c0:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    38c4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    38c8:	7478455f 	ldrbtvc	r4, [r8], #-1375	; 0x55f
    38cc:	50475254 	subpl	r5, r7, r4, asr r2
    38d0:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    38d4:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    38d8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    38dc:	7843435f 	stmdavc	r3, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    38e0:	646d434e 	strbtvs	r4, [sp], #-846	; 0x34e
    38e4:	65746900 	ldrbvs	r6, [r4, #-2304]!	; 0x900
    38e8:	6c62616e 	stfvse	f6, [r2], #-440	; 0xfffffe48
    38ec:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    38f0:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    38f4:	65725032 	ldrbvs	r5, [r2, #-50]!	; 0x32
    38f8:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    38fc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3900:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3904:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    3908:	6563726f 	strbvs	r7, [r3, #-623]!	; 0x26f
    390c:	32434f64 	subcc	r4, r3, #100, 30	; 0x190
    3910:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3914:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3918:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 2bd7 <__Stack_Size+0x27d7>
    391c:	74616470 	strbtvc	r6, [r1], #-1136	; 0x470
    3920:	71655265 	cmnvc	r5, r5, ror #4
    3924:	74736575 	ldrbtvc	r6, [r3], #-1397	; 0x575
    3928:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    392c:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3930:	535f4d49 	cmppl	pc, #4672	; 0x1240
    3934:	63656c65 	cmnvs	r5, #25856	; 0x6500
    3938:	44434374 	strbmi	r4, [r3], #-884	; 0x374
    393c:	5400414d 	strpl	r4, [r0], #-333	; 0x14d
    3940:	4f5f4d49 	svcmi	0x005f4d49
    3944:	646f4d50 	strbtvs	r4, [pc], #-3408	; 394c <__Stack_Size+0x354c>
    3948:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    394c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3950:	696e4931 	stmdbvs	lr!, {r0, r4, r5, r8, fp, lr}^
    3954:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3958:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    395c:	65725031 	ldrbvs	r5, [r2, #-49]!	; 0x31
    3960:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    3964:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3968:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    396c:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    3970:	6f503143 	svcvs	0x00503143
    3974:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    3978:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    397c:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    3980:	61437465 	cmpvs	r3, r5, ror #8
    3984:	72757470 	rsbsvc	r7, r5, #112, 8	; 0x70000000
    3988:	74003165 	strvc	r3, [r0], #-357	; 0x165
    398c:	6d73706d 	ldclvs	0, cr7, [r3, #-436]!	; 0xfffffe4c
    3990:	54007263 	strpl	r7, [r0], #-611	; 0x263
    3994:	4f5f4d49 	svcmi	0x005f4d49
    3998:	61463343 	cmpvs	r6, r3, asr #6
    399c:	6f437473 	svcvs	0x00437473
    39a0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    39a4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    39a8:	49540078 	ldmdbmi	r4, {r3, r4, r5, r6}^
    39ac:	6f465f4d 	svcvs	0x00465f4d
    39b0:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    39b4:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    39b8:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
    39bc:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    39c0:	6f503243 	svcvs	0x00503243
    39c4:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    39c8:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    39cc:	535f4d49 	cmppl	pc, #4672	; 0x1240
    39d0:	43497465 	movtmi	r7, #37989	; 0x9465
    39d4:	65725034 	ldrbvs	r5, [r2, #-52]!	; 0x34
    39d8:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    39dc:	54007265 	strpl	r7, [r0], #-613	; 0x265
    39e0:	535f4d49 	cmppl	pc, #4672	; 0x1240
    39e4:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
    39e8:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    39ec:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    39f0:	53534f5f 	cmppl	r3, #380	; 0x17c
    39f4:	61745349 	cmnvs	r4, r9, asr #6
    39f8:	74006574 	strvc	r6, [r0], #-1396	; 0x574
    39fc:	7263706d 	rsbvc	r7, r3, #109	; 0x6d
    3a00:	49540031 	ldmdbmi	r4, {r0, r4, r5}^
    3a04:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3a08:	696e4932 	stmdbvs	lr!, {r1, r4, r5, r8, fp, lr}^
    3a0c:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3a10:	54455f4d 	strbpl	r5, [r5], #-3917	; 0xf4d
    3a14:	6f6c4352 	svcvs	0x006c4352
    3a18:	6f4d6b63 	svcvs	0x004d6b63
    3a1c:	43326564 	teqmi	r2, #100, 10	; 0x19000000
    3a20:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3a24:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3a28:	6f435f31 	svcvs	0x00435f31
    3a2c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3a30:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3a34:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    3a38:	74706143 	ldrbtvc	r6, [r0], #-323	; 0x143
    3a3c:	32657275 	rsbcc	r7, r5, #1342177287	; 0x50000007
    3a40:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3a44:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    3a48:	74706143 	ldrbtvc	r6, [r0], #-323	; 0x143
    3a4c:	33657275 	cmncc	r5, #1342177287	; 0x50000007
    3a50:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3a54:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    3a58:	74706143 	ldrbtvc	r6, [r0], #-323	; 0x143
    3a5c:	34657275 	strbtcc	r7, [r5], #-629	; 0x275
    3a60:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3a64:	414d445f 	cmpmi	sp, pc, asr r4
    3a68:	73727542 	cmnvc	r2, #276824064	; 0x10800000
    3a6c:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    3a70:	00687467 	rsbeq	r7, r8, r7, ror #8
    3a74:	5f4d4954 	svcpl	0x004d4954
    3a78:	61656c43 	cmnvs	r5, r3, asr #24
    3a7c:	616c4672 	smcvs	50274	; 0xc462
    3a80:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3a84:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3a88:	696e4933 	stmdbvs	lr!, {r0, r1, r4, r5, r8, fp, lr}^
    3a8c:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3a90:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    3a94:	4f726165 	svcmi	0x00726165
    3a98:	65523443 	ldrbvs	r3, [r2, #-1091]	; 0x443
    3a9c:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    3aa0:	54495f4d 	strbpl	r5, [r9], #-3917	; 0xf4d
    3aa4:	78457852 	stmdavc	r5, {r1, r4, r6, fp, ip, sp, lr}^
    3aa8:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    3aac:	6c436c61 	mcrrvs	12, 6, r6, r3, cr1
    3ab0:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    3ab4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3ab8:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3abc:	4d445f4d 	stclmi	15, cr5, [r4, #-308]	; 0xfffffecc
    3ac0:	6e6f4341 	cdpvs	3, 6, cr4, cr15, cr1, {2}
    3ac4:	00676966 	rsbeq	r6, r7, r6, ror #18
    3ac8:	5f4d4954 	svcpl	0x004d4954
    3acc:	50525241 	subspl	r5, r2, r1, asr #4
    3ad0:	6f6c6572 	svcvs	0x006c6572
    3ad4:	6f436461 	svcvs	0x00436461
    3ad8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3adc:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    3ae0:	31663233 	cmncc	r6, r3, lsr r2
    3ae4:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    3ae8:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
    3aec:	732f6372 			; <UNDEFINED> instruction: 0x732f6372
    3af0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    3af4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    3af8:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!	; 0xfffffe84
    3afc:	5400632e 	strpl	r6, [r0], #-814	; 0x32e
    3b00:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    3b04:	49525444 	ldmdbmi	r2, {r2, r6, sl, ip, lr}^
    3b08:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    3b0c:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    3b10:	6d740074 	ldclvs	0, cr0, [r4, #-464]!	; 0xfffffe30
    3b14:	65636370 	strbvs	r6, [r3, #-880]!	; 0x370
    3b18:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    3b1c:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    3b20:	6f6c4374 	svcvs	0x006c4374
    3b24:	69446b63 	stmdbvs	r4, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
    3b28:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
    3b2c:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
    3b30:	4f5f4d49 	svcmi	0x005f4d49
    3b34:	61463243 	cmpvs	r6, r3, asr #4
    3b38:	6f437473 	svcvs	0x00437473
    3b3c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3b40:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3b44:	6572425f 	ldrbvs	r4, [r2, #-607]!	; 0x25f
    3b48:	6f506b61 	svcvs	0x00506b61
    3b4c:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    3b50:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    3b54:	535f4d49 	cmppl	pc, #4672	; 0x1240
    3b58:	63656c65 	cmnvs	r5, #25856	; 0x6500
    3b5c:	74754f74 	ldrbtvc	r4, [r5], #-3956	; 0xf74
    3b60:	54747570 	ldrbtpl	r7, [r4], #-1392	; 0x570
    3b64:	67676972 			; <UNDEFINED> instruction: 0x67676972
    3b68:	54007265 	strpl	r7, [r0], #-613	; 0x265
    3b6c:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 3b74 <__Stack_Size+0x3774>
    3b70:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    3b74:	49657361 	stmdbmi	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
    3b78:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    3b7c:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    3b80:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3b84:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    3b88:	7463656c 	strbtvc	r6, [r3], #-1388	; 0x56c
    3b8c:	4d78434f 	ldclmi	3, cr4, [r8, #-316]!	; 0xfffffec4
    3b90:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    3b94:	726d6363 	rsbvc	r6, sp, #-1946157055	; 0x8c000001
    3b98:	49540078 	ldmdbmi	r4, {r3, r4, r5, r6}^
    3b9c:	4c465f4d 	mcrrmi	15, 4, r5, r6, cr13
    3ba0:	54004741 	strpl	r4, [r0], #-1857	; 0x741
    3ba4:	4c5f4d49 	mrrcmi	13, 4, r4, pc, cr9	; <UNPREDICTABLE>
    3ba8:	4c4b434f 	mcrrmi	3, 4, r4, fp, cr15
    3bac:	6c657665 	stclvs	6, cr7, [r5], #-404	; 0xfffffe6c
    3bb0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3bb4:	636e455f 	cmnvs	lr, #398458880	; 0x17c00000
    3bb8:	7265646f 	rsbvc	r6, r5, #1862270976	; 0x6f000000
    3bbc:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    3bc0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3bc4:	5043495f 	subpl	r4, r3, pc, asr r9
    3bc8:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    3bcc:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    3bd0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3bd4:	43434f5f 	movtmi	r4, #16223	; 0x3f5f
    3bd8:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    3bdc:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3be0:	4353505f 	cmpmi	r3, #95	; 0x5f
    3be4:	6f6c6552 	svcvs	0x006c6552
    3be8:	6f4d6461 	svcvs	0x004d6461
    3bec:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    3bf0:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    3bf4:	6d437843 	stclvs	8, cr7, [r3, #-268]	; 0xfffffef4
    3bf8:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    3bfc:	65475f4d 	strbvs	r5, [r7, #-3917]	; 0xf4d
    3c00:	65725074 	ldrbvs	r5, [r2, #-116]!	; 0x74
    3c04:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    3c08:	54007265 	strpl	r7, [r0], #-613	; 0x265
    3c0c:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 3c14 <__Stack_Size+0x3814>
    3c10:	6142414d 	cmpvs	r2, sp, asr #2
    3c14:	54006573 	strpl	r6, [r0], #-1395	; 0x573
    3c18:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    3c1c:	49525444 	ldmdbmi	r2, {r2, r6, sl, ip, lr}^
    3c20:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    3c24:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    3c28:	54006665 	strpl	r6, [r0], #-1637	; 0x665
    3c2c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    3c30:	63656c65 	cmnvs	r5, #25856	; 0x6500
    3c34:	6c614874 	stclvs	8, cr4, [r1], #-464	; 0xfffffe30
    3c38:	6e65536c 	cdpvs	3, 6, cr5, cr5, cr12, {3}
    3c3c:	00726f73 	rsbseq	r6, r2, r3, ror pc
    3c40:	5f4d4954 	svcpl	0x004d4954
    3c44:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0x547
    3c48:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0x172
    3c4c:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    3c50:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3c54:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    3c58:	32434974 	subcc	r4, r3, #116, 18	; 0x1d0000
    3c5c:	73657250 	cmnvc	r5, #80, 4
    3c60:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    3c64:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    3c68:	6e455f4d 	cdpvs	15, 4, cr5, cr5, cr13, {2}
    3c6c:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xf63
    3c70:	746e4972 	strbtvc	r4, [lr], #-2418	; 0x972
    3c74:	61667265 	cmnvs	r6, r5, ror #4
    3c78:	6f436563 	svcvs	0x00436563
    3c7c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3c80:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3c84:	7843435f 	stmdavc	r3, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    3c88:	4954004e 	ldmdbmi	r4, {r1, r2, r3, r6}^
    3c8c:	72425f4d 	subvc	r5, r2, #308	; 0x134
    3c90:	006b6165 	rsbeq	r6, fp, r5, ror #2
    3c94:	5f4d4954 	svcpl	0x004d4954
    3c98:	45784954 	ldrbmi	r4, [r8, #-2388]!	; 0x954
    3c9c:	72657478 	rsbvc	r7, r5, #120, 8	; 0x78000000
    3ca0:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    3ca4:	6f534b4c 	svcvs	0x00534b4c
    3ca8:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    3cac:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3cb0:	6470555f 	ldrbtvs	r5, [r0], #-1375	; 0x55f
    3cb4:	44657461 	strbtmi	r7, [r5], #-1121	; 0x461
    3cb8:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
    3cbc:	6f43656c 	svcvs	0x0043656c
    3cc0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3cc4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3cc8:	6470555f 	ldrbtvs	r5, [r0], #-1375	; 0x55f
    3ccc:	53657461 	cmnpl	r5, #1627389952	; 0x61000000
    3cd0:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    3cd4:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    3cd8:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    3cdc:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    3ce0:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    3ce4:	54007463 	strpl	r7, [r0], #-1123	; 0x463
    3ce8:	435f3349 	cmpmi	pc, #603979777	; 0x24000001
    3cec:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3cf0:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3cf4:	6f435f4d 	svcvs	0x00435f4d
    3cf8:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
    3cfc:	646f4d72 	strbtvs	r4, [pc], #-3442	; 3d04 <__Stack_Size+0x3904>
    3d00:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    3d04:	00676966 	rsbeq	r6, r7, r6, ror #18
    3d08:	5f4d4954 	svcpl	0x004d4954
    3d0c:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    3d10:	61706d6f 	cmnvs	r0, pc, ror #26
    3d14:	00336572 	eorseq	r6, r3, r2, ror r5
    3d18:	5f4d4954 	svcpl	0x004d4954
    3d1c:	61656c43 	cmnvs	r5, r3, asr #24
    3d20:	33434f72 	movtcc	r4, #16242	; 0x3f72
    3d24:	00666552 	rsbeq	r6, r6, r2, asr r5
    3d28:	5f4d4954 	svcpl	0x004d4954
    3d2c:	63726f46 	cmnvs	r2, #280	; 0x118
    3d30:	434f6465 	movtmi	r6, #62565	; 0xf465
    3d34:	6e6f4334 	mcrvs	3, 3, r4, cr15, cr4, {1}
    3d38:	00676966 	rsbeq	r6, r7, r6, ror #18
    3d3c:	5f4d4954 	svcpl	0x004d4954
    3d40:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    3d44:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    3d48:	54007265 	strpl	r7, [r0], #-613	; 0x265
    3d4c:	4f5f4d49 	svcmi	0x005f4d49
    3d50:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    3d54:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    3d58:	00746375 	rsbseq	r6, r4, r5, ror r3
    3d5c:	54747845 	ldrbtpl	r7, [r4], #-2117	; 0x845
    3d60:	69464752 	stmdbvs	r6, {r1, r4, r6, r8, r9, sl, lr}^
    3d64:	7265746c 	rsbvc	r7, r5, #108, 8	; 0x6c000000
    3d68:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3d6c:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    3d70:	53746365 	cmnpl	r4, #-1811939327	; 0x94000001
    3d74:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
    3d78:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    3d7c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3d80:	31434f5f 	cmpcc	r3, pc, asr pc
    3d84:	74736146 	ldrbtvc	r6, [r3], #-326	; 0x146
    3d88:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3d8c:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3d90:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 304f <__Stack_Size+0x2c4f>
    3d94:	6f435254 	svcvs	0x00435254
    3d98:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3d9c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3da0:	31434f5f 	cmpcc	r3, pc, asr pc
    3da4:	6c6f504e 	stclvs	0, cr5, [pc], #-312	; 3c74 <__Stack_Size+0x3874>
    3da8:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    3dac:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    3db0:	00676966 	rsbeq	r6, r7, r6, ror #18
    3db4:	5f4d4954 	svcpl	0x004d4954
    3db8:	53504349 	cmppl	r0, #603979777	; 0x24000001
    3dbc:	49540043 	ldmdbmi	r4, {r0, r1, r6}^
    3dc0:	76455f4d 	strbvc	r5, [r5], -sp, asr #30
    3dc4:	53746e65 	cmnpl	r4, #1616	; 0x650
    3dc8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    3dcc:	6d740065 	ldclvs	0, cr0, [r4, #-404]!	; 0xfffffe6c
    3dd0:	6d636370 	stclvs	3, cr6, [r3, #-448]!	; 0xfffffe40
    3dd4:	74003172 	strvc	r3, [r0], #-370	; 0x172
    3dd8:	6363706d 	cmnvs	r3, #109	; 0x6d
    3ddc:	0032726d 	eorseq	r7, r2, sp, ror #4
    3de0:	5f4d4954 	svcpl	0x004d4954
    3de4:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    3de8:	006c656e 	rsbeq	r6, ip, lr, ror #10
    3dec:	5f4d4954 	svcpl	0x004d4954
    3df0:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
    3df4:	4f437463 	svcmi	0x00437463
    3df8:	4954004d 	ldmdbmi	r4, {r0, r2, r3, r6}^
    3dfc:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    3e00:	6c657250 	sfmvs	f7, 2, [r5], #-320	; 0xfffffec0
    3e04:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    3e08:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
    3e0c:	69006c6f 	stmdbvs	r0, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}
    3e10:	70706f63 	rsbsvc	r6, r0, r3, ror #30
    3e14:	7469736f 	strbtvc	r7, [r9], #-879	; 0x36f
    3e18:	6c657365 	stclvs	3, cr7, [r5], #-404	; 0xfffffe6c
    3e1c:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    3e20:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
    3e24:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    3e28:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    3e2c:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    3e30:	6b636f6c 	blvs	18dfbe8 <__Stack_Size+0x18df7e8>
    3e34:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3e38:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3e3c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    3e40:	43497465 	movtmi	r7, #37989	; 0x9465
    3e44:	65725031 	ldrbvs	r5, [r2, #-49]!	; 0x31
    3e48:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    3e4c:	54007265 	strpl	r7, [r0], #-613	; 0x265
    3e50:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    3e54:	54007843 	strpl	r7, [r0], #-2115	; 0x843
    3e58:	535f4d49 	cmppl	pc, #4672	; 0x1240
    3e5c:	43497465 	movtmi	r7, #37989	; 0x9465
    3e60:	65725033 	ldrbvs	r5, [r2, #-51]!	; 0x33
    3e64:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    3e68:	54007265 	strpl	r7, [r0], #-613	; 0x265
    3e6c:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    3e70:	6c655343 	stclvs	3, cr5, [r5], #-268	; 0xfffffef4
    3e74:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    3e78:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
    3e7c:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 313b <__Stack_Size+0x2d3b>
    3e80:	6c435254 	sfmvs	f5, 2, [r3], {84}	; 0x54
    3e84:	4d6b636f 	stclmi	3, cr6, [fp, #-444]!	; 0xfffffe44
    3e88:	3165646f 	cmncc	r5, pc, ror #8
    3e8c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3e90:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3e94:	535f4d49 	cmppl	pc, #4672	; 0x1240
    3e98:	63656c65 	cmnvs	r5, #25856	; 0x6500
    3e9c:	656e4f74 	strbvs	r4, [lr, #-3956]!	; 0xf74
    3ea0:	736c7550 	cmnvc	ip, #80, 10	; 0x14000000
    3ea4:	646f4d65 	strbtvs	r4, [pc], #-3429	; 3eac <__Stack_Size+0x3aac>
    3ea8:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    3eac:	52545f4d 	subspl	r5, r4, #308	; 0x134
    3eb0:	6f534f47 	svcvs	0x00534f47
    3eb4:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    3eb8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3ebc:	53534f5f 	cmppl	r3, #380	; 0x17c
    3ec0:	61745352 	cmnvs	r4, r2, asr r3
    3ec4:	54006574 	strpl	r6, [r0], #-1396	; 0x574
    3ec8:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    3ecc:	6c6f5043 	stclvs	0, cr5, [pc], #-268	; 3dc8 <__Stack_Size+0x39c8>
    3ed0:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    3ed4:	63690079 	cmnvs	r9, #121	; 0x79
    3ed8:	6f70706f 	svcvs	0x0070706f
    3edc:	65746973 	ldrbvs	r6, [r4, #-2419]!	; 0x973
    3ee0:	616c6f70 	smcvs	50928	; 0xc6f0
    3ee4:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    3ee8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3eec:	5444425f 	strbpl	r4, [r4], #-607	; 0x25f
    3ef0:	6e6f4352 	mcrvs	3, 3, r4, cr15, cr2, {2}
    3ef4:	00676966 	rsbeq	r6, r7, r6, ror #18
    3ef8:	5f4d4954 	svcpl	0x004d4954
    3efc:	61656c43 	cmnvs	r5, r3, asr #24
    3f00:	32434f72 	subcc	r4, r3, #456	; 0x1c8
    3f04:	00666552 	rsbeq	r6, r6, r2, asr r5
    3f08:	5f4d4954 	svcpl	0x004d4954
    3f0c:	45784954 	ldrbmi	r4, [r8, #-2388]!	; 0x954
    3f10:	72657478 	rsbvc	r7, r5, #120, 8	; 0x78000000
    3f14:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    3f18:	6b636f6c 	blvs	18dfcd0 <__Stack_Size+0x18df8d0>
    3f1c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3f20:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3f24:	4d5f4d49 	ldclmi	13, cr4, [pc, #-292]	; 3e08 <__Stack_Size+0x3a08>
    3f28:	65747361 	ldrbvs	r7, [r4, #-865]!	; 0x361
    3f2c:	616c5372 	smcvs	50482	; 0xc532
    3f30:	6f4d6576 	svcvs	0x004d6576
    3f34:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    3f38:	415f4d49 	cmpmi	pc, r9, asr #26
    3f3c:	6d6f7475 	cfstrdvs	mvd7, [pc, #-468]!	; 3d70 <__Stack_Size+0x3970>
    3f40:	63697461 	cmnvs	r9, #1627389952	; 0x61000000
    3f44:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    3f48:	54007475 	strpl	r7, [r0], #-1141	; 0x475
    3f4c:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 3f54 <__Stack_Size+0x3b54>
    3f50:	6d43414d 	stfvse	f4, [r3, #-308]	; 0xfffffecc
    3f54:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    3f58:	6f465f4d 	svcvs	0x00465f4d
    3f5c:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    3f60:	4331434f 	teqmi	r1, #1006632961	; 0x3c000001
    3f64:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3f68:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    3f6c:	6f435f34 	svcvs	0x00435f34
    3f70:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3f74:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3f78:	6165445f 	cmnvs	r5, pc, asr r4
    3f7c:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!	; 0xfffffe70
    3f80:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    3f84:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3f88:	6f504e32 	svcvs	0x00504e32
    3f8c:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    3f90:	6f437974 	svcvs	0x00437974
    3f94:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3f98:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3f9c:	34434f5f 	strbcc	r4, [r3], #-3935	; 0xf5f
    3fa0:	616c6f50 	cmnvs	ip, r0, asr pc
    3fa4:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    3fa8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3fac:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3fb0:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    3fb4:	53525444 	cmppl	r2, #68, 8	; 0x44000000
    3fb8:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    3fbc:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    3fc0:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3fc4:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    3fc8:	4f726165 	svcmi	0x00726165
    3fcc:	65523143 	ldrbvs	r3, [r2, #-323]	; 0x143
    3fd0:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    3fd4:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3fd8:	6c6f5033 	stclvs	0, cr5, [pc], #-204	; 3f14 <__Stack_Size+0x3b14>
    3fdc:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    3fe0:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    3fe4:	00676966 	rsbeq	r6, r7, r6, ror #18
    3fe8:	5f4d4954 	svcpl	0x004d4954
    3fec:	54747845 	ldrbtpl	r7, [r4], #-2117	; 0x845
    3ff0:	6f504752 	svcvs	0x00504752
    3ff4:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    3ff8:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    3ffc:	505f4d49 	subspl	r4, pc, r9, asr #26
    4000:	43494d57 	movtmi	r4, #40279	; 0x9d57
    4004:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    4008:	6d740067 	ldclvs	0, cr0, [r4, #-412]!	; 0xfffffe64
    400c:	32726370 	rsbscc	r6, r2, #112, 6	; 0xc0000001
    4010:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    4014:	0054495f 	subseq	r4, r4, pc, asr r9
    4018:	5f4d4954 	svcpl	0x004d4954
    401c:	63726f46 	cmnvs	r2, #280	; 0x118
    4020:	434f6465 	movtmi	r6, #62565	; 0xf465
    4024:	6e6f4333 	mcrvs	3, 3, r4, cr15, cr3, {1}
    4028:	00676966 	rsbeq	r6, r7, r6, ror #18
    402c:	5f4d4954 	svcpl	0x004d4954
    4030:	6e494349 	cdpvs	3, 4, cr4, cr9, cr9, {2}
    4034:	54007469 	strpl	r7, [r0], #-1129	; 0x469
    4038:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    403c:	6c694643 	stclvs	6, cr4, [r9], #-268	; 0xfffffef4
    4040:	00726574 	rsbseq	r6, r2, r4, ror r5
    4044:	5f4d4954 	svcpl	0x004d4954
    4048:	53414d44 	movtpl	r4, #7492	; 0x1d44
    404c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    4050:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    4054:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    4058:	7463656c 	strbtvc	r6, [r3], #-1388	; 0x56c
    405c:	7473614d 	ldrbtvc	r6, [r3], #-333	; 0x14d
    4060:	6c537265 	lfmvs	f7, 2, [r3], {101}	; 0x65
    4064:	4d657661 	stclmi	6, cr7, [r5, #-388]!	; 0xfffffe7c
    4068:	0065646f 	rsbeq	r6, r5, pc, ror #8
    406c:	5f4d4954 	svcpl	0x004d4954
    4070:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
    4074:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    4078:	54747570 	ldrbtpl	r7, [r4], #-1392	; 0x570
    407c:	67676972 			; <UNDEFINED> instruction: 0x67676972
    4080:	54007265 	strpl	r7, [r0], #-613	; 0x265
    4084:	4f5f4d49 	svcmi	0x005f4d49
    4088:	6f503243 	svcvs	0x00503243
    408c:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    4090:	6f437974 	svcvs	0x00437974
    4094:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    4098:	746e6900 	strbtvc	r6, [lr], #-2304	; 0x900
    409c:	72656765 	rsbvc	r6, r5, #26476544	; 0x1940000
    40a0:	69766964 	ldmdbvs	r6!, {r2, r5, r6, r8, fp, sp, lr}^
    40a4:	00726564 	rsbseq	r6, r2, r4, ror #10
    40a8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    40ac:	50435f54 	subpl	r5, r3, r4, asr pc
    40b0:	55004148 	strpl	r4, [r0, #-328]	; 0x148
    40b4:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    40b8:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    40bc:	73657250 	cmnvc	r5, #80, 4
    40c0:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    40c4:	53550072 	cmppl	r5, #114	; 0x72
    40c8:	5f545241 	svcpl	0x00545241
    40cc:	424e494c 	submi	r4, lr, #76, 18	; 0x130000
    40d0:	6b616572 	blvs	185d6a0 <__Stack_Size+0x185d2a0>
    40d4:	65746544 	ldrbvs	r6, [r4, #-1348]!	; 0x544
    40d8:	654c7463 	strbvs	r7, [ip, #-1123]	; 0x463
    40dc:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    40e0:	41535500 	cmpmi	r3, r0, lsl #10
    40e4:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    40e8:	6b636f6c 	blvs	18dfea0 <__Stack_Size+0x18dfaa0>
    40ec:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    40f0:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    40f4:	00666544 	rsbeq	r6, r6, r4, asr #10
    40f8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    40fc:	61485f54 	cmpvs	r8, r4, asr pc
    4100:	7544666c 	strbvc	r6, [r4, #-1644]	; 0x66c
    4104:	78656c70 	stmdavc	r5!, {r4, r5, r6, sl, fp, sp, lr}^
    4108:	00646d43 	rsbeq	r6, r4, r3, asr #26
    410c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    4110:	61575f54 	cmpvs	r7, r4, asr pc
    4114:	7055656b 	subsvc	r6, r5, fp, ror #10
    4118:	41535500 	cmpmi	r3, r0, lsl #10
    411c:	445f5452 	ldrbmi	r5, [pc], #-1106	; 4124 <__Stack_Size+0x3d24>
    4120:	6d43414d 	stfvse	f4, [r3, #-308]	; 0xfffffecc
    4124:	53550064 	cmppl	r5, #100	; 0x64
    4128:	5f545241 	svcpl	0x00545241
    412c:	55005449 	strpl	r5, [r0, #-1097]	; 0x449
    4130:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    4134:	4472495f 	ldrbtmi	r4, [r2], #-2399	; 0x95f
    4138:	646f4d41 	strbtvs	r4, [pc], #-3393	; 4140 <__Stack_Size+0x3d40>
    413c:	70610065 	rsbvc	r0, r1, r5, rrx
    4140:	6f6c6362 	svcvs	0x006c6362
    4144:	55006b63 	strpl	r6, [r0, #-2915]	; 0xb63
    4148:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    414c:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
    4150:	54497261 	strbpl	r7, [r9], #-609	; 0x261
    4154:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    4158:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    415c:	55007469 	strpl	r7, [r0, #-1129]	; 0x469
    4160:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    4164:	6175475f 	cmnvs	r5, pc, asr r7
    4168:	69546472 	ldmdbvs	r4, {r1, r4, r5, r6, sl, sp, lr}^
    416c:	5500656d 	strpl	r6, [r0, #-1389]	; 0x56d
    4170:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    4174:	4e494c5f 	mcrmi	12, 2, r4, cr9, cr15, {2}
    4178:	61657242 	cmnvs	r5, r2, asr #4
    417c:	7465446b 	strbtvc	r4, [r5], #-1131	; 0x46b
    4180:	4c746365 	ldclmi	3, cr6, [r4], #-404	; 0xfffffe6c
    4184:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    4188:	6e6f4368 	cdpvs	3, 6, cr4, cr15, cr8, {3}
    418c:	00676966 	rsbeq	r6, r7, r6, ror #18
    4190:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    4194:	4c465f54 	mcrrmi	15, 5, r5, r6, cr4
    4198:	55004741 	strpl	r4, [r0, #-1857]	; 0x741
    419c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    41a0:	6f6c435f 	svcvs	0x006c435f
    41a4:	6e496b63 	vmlsvs.f64	d22, d9, d19
    41a8:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    41ac:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    41b0:	41535500 	cmpmi	r3, r0, lsl #10
    41b4:	445f5452 	ldrbmi	r5, [pc], #-1106	; 41bc <__Stack_Size+0x3dbc>
    41b8:	6552414d 	ldrbvs	r4, [r2, #-333]	; 0x14d
    41bc:	53550071 	cmppl	r5, #113	; 0x71
    41c0:	5f545241 	svcpl	0x00545241
    41c4:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    41c8:	7274536b 	rsbsvc	r5, r4, #-1409286143	; 0xac000001
    41cc:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    41d0:	0074696e 	rsbseq	r6, r4, lr, ror #18
    41d4:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    41d8:	61627874 	smcvs	10116	; 0x2784
    41dc:	52006573 	andpl	r6, r0, #482344960	; 0x1cc00000
    41e0:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    41e4:	6b636f6c 	blvs	18dff9c <__Stack_Size+0x18dfb9c>
    41e8:	61745373 	cmnvs	r4, r3, ror r3
    41ec:	00737574 	rsbseq	r7, r3, r4, ror r5
    41f0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    41f4:	65535f54 	ldrbvs	r5, [r3, #-3924]	; 0xf54
    41f8:	64644174 	strbtvs	r4, [r4], #-372	; 0x174
    41fc:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    4200:	41535500 	cmpmi	r3, r0, lsl #10
    4204:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    4208:	75477465 	strbvc	r7, [r7, #-1125]	; 0x465
    420c:	54647261 	strbtpl	r7, [r4], #-609	; 0x261
    4210:	00656d69 	rsbeq	r6, r5, r9, ror #26
    4214:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    4218:	65535f54 	ldrbvs	r5, [r3, #-3924]	; 0xf54
    421c:	7242646e 	subvc	r6, r2, #1845493760	; 0x6e000000
    4220:	006b6165 	rsbeq	r6, fp, r5, ror #2
    4224:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    4228:	55007854 	strpl	r7, [r0, #-2132]	; 0x854
    422c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    4230:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    4234:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    4238:	00746375 	rsbseq	r6, r4, r5, ror r3
    423c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    4240:	64415f54 	strbvs	r5, [r1], #-3924	; 0xf54
    4244:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
    4248:	69620073 	stmdbvs	r2!, {r0, r1, r4, r5, r6}^
    424c:	736f7074 	cmnvc	pc, #116	; 0x74
    4250:	41535500 	cmpmi	r3, r0, lsl #10
    4254:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    4258:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    425c:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    4260:	41535500 	cmpmi	r3, r0, lsl #10
    4264:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    4268:	43414472 	movtmi	r4, #5234	; 0x1472
    426c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    4270:	53550067 	cmppl	r5, #103	; 0x67
    4274:	5f545241 	svcpl	0x00545241
    4278:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    427c:	5355006b 	cmppl	r5, #107	; 0x6b
    4280:	5f545241 	svcpl	0x00545241
    4284:	65636552 	strbvs	r6, [r3, #-1362]!	; 0x552
    4288:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
    428c:	656b6157 	strbvs	r6, [fp, #-343]!	; 0x157
    4290:	6d437055 	stclvs	0, cr7, [r3, #-340]	; 0xfffffeac
    4294:	53550064 	cmppl	r5, #100	; 0x64
    4298:	5f545241 	svcpl	0x00545241
    429c:	41447249 	cmpmi	r4, r9, asr #4
    42a0:	00646d43 	rsbeq	r6, r4, r3, asr #26
    42a4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    42a8:	494c5f54 	stmdbmi	ip, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    42ac:	646d434e 	strbtvs	r4, [sp], #-846	; 0x34e
    42b0:	61726600 	cmnvs	r2, r0, lsl #12
    42b4:	6f697463 	svcvs	0x00697463
    42b8:	646c616e 	strbtvs	r6, [ip], #-366	; 0x16e
    42bc:	64697669 	strbtvs	r7, [r9], #-1641	; 0x669
    42c0:	55007265 	strpl	r7, [r0, #-613]	; 0x265
    42c4:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    42c8:	616d535f 	cmnvs	sp, pc, asr r3
    42cc:	61437472 	hvcvs	14146	; 0x3742
    42d0:	414e6472 	hvcmi	58946	; 0xe642
    42d4:	6d434b43 	vstrvs	d20, [r3, #-268]	; 0xfffffef4
    42d8:	53550064 	cmppl	r5, #100	; 0x64
    42dc:	5f545241 	svcpl	0x00545241
    42e0:	72616d53 	rsbvc	r6, r1, #5312	; 0x14c0
    42e4:	72614374 	rsbvc	r4, r1, #116, 6	; 0xd0000001
    42e8:	646d4364 	strbtvs	r4, [sp], #-868	; 0x364
    42ec:	41535500 	cmpmi	r3, r0, lsl #10
    42f0:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    42f4:	6b636f6c 	blvs	18e00ac <__Stack_Size+0x18dfcac>
    42f8:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    42fc:	41535500 	cmpmi	r3, r0, lsl #10
    4300:	575f5452 			; <UNDEFINED> instruction: 0x575f5452
    4304:	55656b61 	strbpl	r6, [r5, #-2913]!	; 0xb61
    4308:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
    430c:	00676966 	rsbeq	r6, r7, r6, ror #18
    4310:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    4314:	72505f54 	subsvc	r5, r0, #84, 30	; 0x150
    4318:	61637365 	cmnvs	r3, r5, ror #6
    431c:	0072656c 	rsbseq	r6, r2, ip, ror #10
    4320:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    4324:	50435f54 	subpl	r5, r3, r4, asr pc
    4328:	55004c4f 	strpl	r4, [r0, #-3151]	; 0xc4f
    432c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    4330:	73614c5f 	cmnvc	r1, #24320	; 0x5f00
    4334:	74694274 	strbtvc	r4, [r9], #-628	; 0x274
    4338:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    433c:	31663233 	cmncc	r6, r3, lsr r2
    4340:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    4344:	732f6269 			; <UNDEFINED> instruction: 0x732f6269
    4348:	732f6372 			; <UNDEFINED> instruction: 0x732f6372
    434c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    4350:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    4354:	6173755f 	cmnvs	r3, pc, asr r5
    4358:	632e7472 			; <UNDEFINED> instruction: 0x632e7472
    435c:	61737500 	cmnvs	r3, r0, lsl #10
    4360:	65727472 	ldrbvs	r7, [r2, #-1138]!	; 0x472
    4364:	655f0067 	ldrbvs	r0, [pc, #-103]	; 4305 <__Stack_Size+0x3f05>
    4368:	63617473 	cmnvs	r1, #1929379840	; 0x73000000
    436c:	735f006b 	cmpvc	pc, #107	; 0x6b
    4370:	61746164 	cmnvs	r4, r4, ror #2
    4374:	73655200 	cmnvc	r5, #0, 4
    4378:	485f7465 	ldmdami	pc, {r0, r2, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
    437c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    4380:	70007265 	andvc	r7, r0, r5, ror #4
    4384:	65446c75 	strbvs	r6, [r4, #-3189]	; 0xc75
    4388:	5f007473 	svcpl	0x00007473
    438c:	61646973 	smcvs	18067	; 0x4693
    4390:	5f006174 	svcpl	0x00006174
    4394:	73736265 	cmnvc	r3, #1342177286	; 0x50000006
    4398:	64655f00 	strbtvs	r5, [r5], #-3840	; 0xf00
    439c:	00617461 	rsbeq	r7, r1, r1, ror #8
    43a0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    43a4:	30316632 	eorscc	r6, r1, r2, lsr r6
    43a8:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    43ac:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    43b0:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    43b4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    43b8:	5f783031 	svcpl	0x00783031
    43bc:	74636576 	strbtvc	r6, [r3], #-1398	; 0x576
    43c0:	632e726f 			; <UNDEFINED> instruction: 0x632e726f
    43c4:	705f6700 	subsvc	r6, pc, r0, lsl #14
    43c8:	65566e66 	ldrbvs	r6, [r6, #-3686]	; 0xe66
    43cc:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    43d0:	75700073 	ldrbvc	r0, [r0, #-115]!	; 0x73
    43d4:	6372536c 	cmnvs	r2, #108, 6	; 0xb0000001
    43d8:	62735f00 	rsbsvs	r5, r3, #0, 30
    43dc:	Address 0x00000000000043dc is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	080047e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, sl, lr}
       4:	080047e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, r9, sl, lr}
       8:	9f300002 	svcls	0x00300002
       c:	080047e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, r9, sl, lr}
      10:	080047ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r8, r9, sl, lr}
      14:	ee530001 	cdp	0, 5, cr0, cr3, cr1, {0}
      18:	f0080047 			; <UNDEFINED> instruction: 0xf0080047
      1c:	03080047 	movweq	r0, #32839	; 0x8047
      20:	9f017300 	svcls	0x00017300
      24:	080047fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
      28:	08004800 	stmdaeq	r0, {fp, lr}
      2c:	9f300002 	svcls	0x00300002
      30:	08004800 	stmdaeq	r0, {fp, lr}
      34:	08004818 	stmdaeq	r0, {r3, r4, fp, lr}
      38:	74330005 	ldrtvc	r0, [r3], #-5
      3c:	009f1c00 	addseq	r1, pc, r0, lsl #24
	...
      48:	07000000 	streq	r0, [r0, -r0]
      4c:	01000000 	mrseq	r0, (UNDEF: 0)
      50:	00075000 	andeq	r5, r7, r0
      54:	00200000 	eoreq	r0, r0, r0
      58:	00040000 	andeq	r0, r4, r0
      5c:	9f5001f3 	svcls	0x005001f3
	...
      68:	00000024 	andeq	r0, r0, r4, lsr #32
      6c:	0000002c 	andeq	r0, r0, ip, lsr #32
      70:	2c500001 	mrrccs	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
      74:	60000000 	andvs	r0, r0, r0
      78:	04000000 	streq	r0, [r0], #-0
      7c:	5001f300 	andpl	pc, r1, r0, lsl #6
      80:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      84:	00000000 	andeq	r0, r0, r0
      88:	00002800 	andeq	r2, r0, r0, lsl #16
      8c:	00003800 	andeq	r3, r0, r0, lsl #16
      90:	53000100 	movwpl	r0, #256	; 0x100
      94:	00000038 	andeq	r0, r0, r8, lsr r0
      98:	00000053 	andeq	r0, r0, r3, asr r0
      9c:	72910002 	addsvc	r0, r1, #2
      a0:	00000053 	andeq	r0, r0, r3, asr r0
      a4:	00000060 	andeq	r0, r0, r0, rrx
      a8:	01f30004 	mvnseq	r0, r4
      ac:	00009f50 	andeq	r9, r0, r0, asr pc
      b0:	00000000 	andeq	r0, r0, r0
      b4:	002c0000 	eoreq	r0, ip, r0
      b8:	00320000 	eorseq	r0, r2, r0
      bc:	00010000 	andeq	r0, r1, r0
      c0:	00003250 	andeq	r3, r0, r0, asr r2
      c4:	00005300 	andeq	r5, r0, r0, lsl #6
      c8:	91000200 	mrsls	r0, R8_usr
      cc:	00005374 	andeq	r5, r0, r4, ror r3
      d0:	00006000 	andeq	r6, r0, r0
      d4:	f3000a00 	vpmax.u8	d0, d0, d0
      d8:	f4095001 	vst4.8	{d5-d8}, [r9], r1
      dc:	25fc0924 	ldrbcs	r0, [ip, #2340]!	; 0x924
      e0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      e4:	00000000 	andeq	r0, r0, r0
      e8:	00007c00 	andeq	r7, r0, r0, lsl #24
      ec:	00008400 	andeq	r8, r0, r0, lsl #8
      f0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
      fc:	000000e8 	andeq	r0, r0, r8, ror #1
     100:	000000f4 	strdeq	r0, [r0], -r4
     104:	0a030009 	beq	c0130 <__Stack_Size+0xbfd30>
     108:	94200003 	strtls	r0, [r0], #-3
     10c:	f49f2001 			; <UNDEFINED> instruction: 0xf49f2001
     110:	0a000000 	beq	118 <_Minimum_Stack_Size+0x18>
     114:	09000001 	stmdbeq	r0, {r0}
     118:	030c0300 	movweq	r0, #49920	; 0xc300
     11c:	01942000 	orrseq	r2, r4, r0
     120:	00009f20 	andeq	r9, r0, r0, lsr #30
     124:	00000000 	andeq	r0, r0, r0
     128:	00920000 	addseq	r0, r2, r0
     12c:	00d20000 	sbcseq	r0, r2, r0
     130:	00010000 	andeq	r0, r1, r0
     134:	00000053 	andeq	r0, r0, r3, asr r0
     138:	00000000 	andeq	r0, r0, r0
     13c:	0000c000 	andeq	ip, r0, r0
     140:	0000c200 	andeq	ip, r0, r0, lsl #4
     144:	53000100 	movwpl	r0, #256	; 0x100
     148:	000000c2 	andeq	r0, r0, r2, asr #1
     14c:	000000d4 	ldrdeq	r0, [r0], -r4
     150:	00510001 	subseq	r0, r1, r1
     154:	00000000 	andeq	r0, r0, r0
     158:	2c000000 	stccs	0, cr0, [r0], {-0}
     15c:	34000001 	strcc	r0, [r0], #-1
     160:	01000001 	tsteq	r0, r1
     164:	01345000 	teqeq	r4, r0
     168:	01440000 	mrseq	r0, (UNDEF: 68)
     16c:	00040000 	andeq	r0, r4, r0
     170:	9f5001f3 	svcls	0x005001f3
	...
     17c:	00000136 	andeq	r0, r0, r6, lsr r1
     180:	0000013a 	andeq	r0, r0, sl, lsr r1
     184:	9f310002 	svcls	0x00310002
	...
     190:	00000144 	andeq	r0, r0, r4, asr #2
     194:	0000014e 	andeq	r0, r0, lr, asr #2
     198:	9f320002 	svcls	0x00320002
     19c:	0000014e 	andeq	r0, r0, lr, asr #2
     1a0:	000001aa 	andeq	r0, r0, sl, lsr #3
     1a4:	aa550001 	bge	15401b0 <__Stack_Size+0x153fdb0>
     1a8:	b0000001 	andlt	r0, r0, r1
     1ac:	03000001 	movweq	r0, #1
     1b0:	9f7f7500 	svcls	0x007f7500
	...
     1bc:	00000162 	andeq	r0, r0, r2, ror #2
     1c0:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
     1c4:	9f310002 	svcls	0x00310002
	...
     1d4:	00000004 	andeq	r0, r0, r4
     1d8:	04500001 	ldrbeq	r0, [r0], #-1
     1dc:	10000000 	andne	r0, r0, r0
     1e0:	04000000 	streq	r0, [r0], #-0
     1e4:	5001f300 	andpl	pc, r1, r0, lsl #6
     1e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     1f4:	00000800 	andeq	r0, r0, r0, lsl #16
     1f8:	51000100 	mrspl	r0, (UNDEF: 16)
     1fc:	00000008 	andeq	r0, r0, r8
     200:	00000010 	andeq	r0, r0, r0, lsl r0
     204:	01f30004 	mvnseq	r0, r4
     208:	00009f51 	andeq	r9, r0, r1, asr pc
     20c:	00000000 	andeq	r0, r0, r0
     210:	00120000 	andseq	r0, r2, r0
     214:	001a0000 	andseq	r0, sl, r0
     218:	00010000 	andeq	r0, r1, r0
     21c:	00001a50 	andeq	r1, r0, r0, asr sl
     220:	00003000 	andeq	r3, r0, r0
     224:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
     230:	00000012 	andeq	r0, r0, r2, lsl r0
     234:	0000001a 	andeq	r0, r0, sl, lsl r0
     238:	1a510001 	bne	1440244 <__Stack_Size+0x143fe44>
     23c:	30000000 	andcc	r0, r0, r0
     240:	01000000 	mrseq	r0, (UNDEF: 0)
     244:	00005600 	andeq	r5, r0, r0, lsl #12
     248:	00000000 	andeq	r0, r0, r0
     24c:	00120000 	andseq	r0, r2, r0
     250:	001a0000 	andseq	r0, sl, r0
     254:	00020000 	andeq	r0, r2, r0
     258:	001a9f30 	andseq	r9, sl, r0, lsr pc
     25c:	00260000 	eoreq	r0, r6, r0
     260:	00060000 	andeq	r0, r6, r0
     264:	00750074 	rsbseq	r0, r5, r4, ror r0
     268:	00269f1c 	eoreq	r9, r6, ip, lsl pc
     26c:	002a0000 	eoreq	r0, sl, r0
     270:	00070000 	andeq	r0, r7, r0
     274:	74200075 	strtvc	r0, [r0], #-117	; 0x75
     278:	2a9f2200 	bcs	fe7c8a80 <SCS_BASE+0x1e7baa80>
     27c:	30000000 	andcc	r0, r0, r0
     280:	06000000 	streq	r0, [r0], -r0
     284:	75007400 	strvc	r7, [r0, #-1024]	; 0x400
     288:	009f1c00 	addseq	r1, pc, r0, lsl #24
     28c:	00000000 	andeq	r0, r0, r0
     290:	30000000 	andcc	r0, r0, r0
     294:	36000000 	strcc	r0, [r0], -r0
     298:	01000000 	mrseq	r0, (UNDEF: 0)
     29c:	00365000 	eorseq	r5, r6, r0
     2a0:	006a0000 	rsbeq	r0, sl, r0
     2a4:	00010000 	andeq	r0, r1, r0
     2a8:	00000056 	andeq	r0, r0, r6, asr r0
     2ac:	00000000 	andeq	r0, r0, r0
     2b0:	00003000 	andeq	r3, r0, r0
     2b4:	00003b00 	andeq	r3, r0, r0, lsl #22
     2b8:	51000100 	mrspl	r0, (UNDEF: 16)
     2bc:	0000003b 	andeq	r0, r0, fp, lsr r0
     2c0:	0000006a 	andeq	r0, r0, sl, rrx
     2c4:	00540001 	subseq	r0, r4, r1
     2c8:	00000000 	andeq	r0, r0, r0
     2cc:	30000000 	andcc	r0, r0, r0
     2d0:	40000000 	andmi	r0, r0, r0
     2d4:	02000000 	andeq	r0, r0, #0
     2d8:	4a9f3000 	bmi	fe7cc2e0 <SCS_BASE+0x1e7be2e0>
     2dc:	54000000 	strpl	r0, [r0], #-0
     2e0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     2e4:	76007500 	strvc	r7, [r0], -r0, lsl #10
     2e8:	01231c00 			; <UNDEFINED> instruction: 0x01231c00
     2ec:	0000549f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
     2f0:	00006400 	andeq	r6, r0, r0, lsl #8
     2f4:	75000600 	strvc	r0, [r0, #-1536]	; 0x600
     2f8:	1c007600 	stcne	6, cr7, [r0], {-0}
     2fc:	0000649f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
     300:	00006a00 	andeq	r6, r0, r0, lsl #20
     304:	30000200 	andcc	r0, r0, r0, lsl #4
     308:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     30c:	00000000 	andeq	r0, r0, r0
     310:	0000dc00 	andeq	sp, r0, r0, lsl #24
     314:	0000e000 	andeq	lr, r0, r0
     318:	31000200 	mrscc	r0, R8_usr
     31c:	0000e09f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     320:	00011600 	andeq	r1, r1, r0, lsl #12
     324:	54000100 	strpl	r0, [r0], #-256	; 0x100
     328:	00000118 	andeq	r0, r0, r8, lsl r1
     32c:	0000013c 	andeq	r0, r0, ip, lsr r1
     330:	3e540001 	cdpcc	0, 5, cr0, cr4, cr1, {0}
     334:	42000001 	andmi	r0, r0, #1
     338:	01000001 	tsteq	r0, r1
     33c:	00005400 	andeq	r5, r0, r0, lsl #8
     340:	00000000 	andeq	r0, r0, r0
     344:	00f60000 	rscseq	r0, r6, r0
     348:	010e0000 	mrseq	r0, (UNDEF: 14)
     34c:	00010000 	andeq	r0, r1, r0
     350:	00010e50 	andeq	r0, r1, r0, asr lr
     354:	00011300 	andeq	r1, r1, r0, lsl #6
     358:	03001000 	movweq	r1, #0
     35c:	20000412 	andcs	r0, r0, r2, lsl r4
     360:	ff080194 			; <UNDEFINED> instruction: 0xff080194
     364:	2200741a 	andcs	r7, r0, #436207616	; 0x1a000000
     368:	1a9f1c31 	bne	fe7c7434 <SCS_BASE+0x1e7b9434>
     36c:	2e000001 	cdpcs	0, 0, cr0, cr0, cr1, {0}
     370:	01000001 	tsteq	r0, r1
     374:	012e5000 			; <UNDEFINED> instruction: 0x012e5000
     378:	01390000 	teqeq	r9, r0
     37c:	00100000 	andseq	r0, r0, r0
     380:	00041203 	andeq	r1, r4, r3, lsl #4
     384:	08019420 	stmdaeq	r1, {r5, sl, ip, pc}
     388:	00741aff 	ldrshteq	r1, [r4], #-175	; 0xffffff51
     38c:	9f1c3122 	svcls	0x001c3122
	...
     398:	0000016c 	andeq	r0, r0, ip, ror #2
     39c:	000001aa 	andeq	r0, r0, sl, lsr #3
     3a0:	9f310002 	svcls	0x00310002
	...
     3ac:	00000172 	andeq	r0, r0, r2, ror r1
     3b0:	0000019a 	muleq	r0, sl, r1
     3b4:	00530001 	subseq	r0, r3, r1
     3b8:	00000000 	andeq	r0, r0, r0
     3bc:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
     3c0:	dc000001 	stcle	0, cr0, [r0], {1}
     3c4:	01000001 	tsteq	r0, r1
     3c8:	01dc5000 	bicseq	r5, ip, r0
     3cc:	027c0000 	rsbseq	r0, ip, #0
     3d0:	00040000 	andeq	r0, r4, r0
     3d4:	9f5001f3 	svcls	0x005001f3
	...
     3e0:	000001d4 	ldrdeq	r0, [r0], -r4
     3e4:	0000026b 	andeq	r0, r0, fp, ror #4
     3e8:	00500001 	subseq	r0, r0, r1
     3ec:	00000000 	andeq	r0, r0, r0
     3f0:	14000000 	strne	r0, [r0], #-0
     3f4:	6b000002 	blvs	404 <__Stack_Size+0x4>
     3f8:	01000002 	tsteq	r0, r2
     3fc:	00005300 	andeq	r5, r0, r0, lsl #6
     400:	00000000 	andeq	r0, r0, r0
     404:	027c0000 	rsbseq	r0, ip, #0
     408:	02800000 	addeq	r0, r0, #0
     40c:	00020000 	andeq	r0, r2, r0
     410:	02809f30 	addeq	r9, r0, #48, 30	; 0xc0
     414:	02840000 	addeq	r0, r4, #0
     418:	00010000 	andeq	r0, r1, r0
     41c:	00028455 	andeq	r8, r2, r5, asr r4
     420:	00029400 	andeq	r9, r2, r0, lsl #8
     424:	53000100 	movwpl	r0, #256	; 0x100
     428:	00000294 	muleq	r0, r4, r2
     42c:	00000380 	andeq	r0, r0, r0, lsl #7
     430:	80550001 	subshi	r0, r5, r1
     434:	82000003 	andhi	r0, r0, #3
     438:	03000003 	movweq	r0, #3
     43c:	9f017500 	svcls	0x00017500
     440:	00000384 	andeq	r0, r0, r4, lsl #7
     444:	00000386 	andeq	r0, r0, r6, lsl #7
     448:	00530001 	subseq	r0, r3, r1
     44c:	00000000 	andeq	r0, r0, r0
     450:	a4000000 	strge	r0, [r0], #-0
     454:	b0000002 	andlt	r0, r0, r2
     458:	06000002 	streq	r0, [r0], -r2
     45c:	84800c00 	strhi	r0, [r0], #3072	; 0xc00
     460:	b09f001e 	addslt	r0, pc, lr, lsl r0	; <UNPREDICTABLE>
     464:	c2000002 	andgt	r0, r0, #2
     468:	01000002 	tsteq	r0, r2
     46c:	00005400 	andeq	r5, r0, r0, lsl #8
     470:	00000000 	andeq	r0, r0, r0
     474:	04ac0000 	strteq	r0, [ip], #0
     478:	04ae0000 	strteq	r0, [lr], #0
     47c:	00020000 	andeq	r0, r2, r0
     480:	04ae9f30 	strteq	r9, [lr], #3888	; 0xf30
     484:	04b20000 	ldrteq	r0, [r2], #0
     488:	00010000 	andeq	r0, r1, r0
     48c:	0004b252 	andeq	fp, r4, r2, asr r2
     490:	0004f600 	andeq	pc, r4, r0, lsl #12
     494:	5e000100 	adfpls	f0, f0, f0
     498:	000004f8 	strdeq	r0, [r0], -r8
     49c:	00000502 	andeq	r0, r0, r2, lsl #10
     4a0:	185e0001 	ldmdane	lr, {r0}^
     4a4:	1a000005 	bne	4c0 <__Stack_Size+0xc0>
     4a8:	01000005 	tsteq	r0, r5
     4ac:	05465600 	strbeq	r5, [r6, #-1536]	; 0x600
     4b0:	054a0000 	strbeq	r0, [sl, #-0]
     4b4:	00020000 	andeq	r0, r2, r0
     4b8:	054a9f32 	strbeq	r9, [sl, #-3890]	; 0xf32
     4bc:	057e0000 	ldrbeq	r0, [lr, #-0]!
     4c0:	00010000 	andeq	r0, r1, r0
     4c4:	00064c52 	andeq	r4, r6, r2, asr ip
     4c8:	00064e00 	andeq	r4, r6, r0, lsl #28
     4cc:	57000100 	strpl	r0, [r0, -r0, lsl #2]
     4d0:	0000064e 	andeq	r0, r0, lr, asr #12
     4d4:	0000065c 	andeq	r0, r0, ip, asr r6
     4d8:	5c530001 	mrrcpl	0, 0, r0, r3, cr1
     4dc:	7a000006 	bvc	4fc <__Stack_Size+0xfc>
     4e0:	01000006 	tsteq	r0, r6
     4e4:	06925700 	ldreq	r5, [r2], r0, lsl #14
     4e8:	069f0000 	ldreq	r0, [pc], r0
     4ec:	00010000 	andeq	r0, r1, r0
     4f0:	0006a052 	andeq	sl, r6, r2, asr r0
     4f4:	0006a200 	andeq	sl, r6, r0, lsl #4
     4f8:	55000100 	strpl	r0, [r0, #-256]	; 0x100
     4fc:	000006a2 	andeq	r0, r0, r2, lsr #13
     500:	000006ac 	andeq	r0, r0, ip, lsr #13
     504:	b0520001 	subslt	r0, r2, r1
     508:	b8000006 	stmdalt	r0, {r1, r2}
     50c:	01000006 	tsteq	r0, r6
     510:	06d25200 	ldrbeq	r5, [r2], r0, lsl #4
     514:	06e60000 	strbteq	r0, [r6], r0
     518:	00010000 	andeq	r0, r1, r0
     51c:	0006e656 	andeq	lr, r6, r6, asr r6
     520:	0006e800 	andeq	lr, r6, r0, lsl #16
     524:	76000300 	strvc	r0, [r0], -r0, lsl #6
     528:	06ee9f01 	strbteq	r9, [lr], r1, lsl #30
     52c:	06f00000 	ldrbteq	r0, [r0], r0
     530:	00010000 	andeq	r0, r1, r0
     534:	00070452 	andeq	r0, r7, r2, asr r4
     538:	00071400 	andeq	r1, r7, r0, lsl #8
     53c:	52000100 	andpl	r0, r0, #0, 2
     540:	00000714 	andeq	r0, r0, r4, lsl r7
     544:	0000071c 	andeq	r0, r0, ip, lsl r7
     548:	6e560001 	cdpvs	0, 5, cr0, cr6, cr1, {0}
     54c:	ca000008 	bgt	574 <__Stack_Size+0x174>
     550:	01000008 	tsteq	r0, r8
     554:	08f05600 	ldmeq	r0!, {r9, sl, ip, lr}^
     558:	09220000 	stmdbeq	r2!, {}	; <UNPREDICTABLE>
     55c:	00010000 	andeq	r0, r1, r0
     560:	00092456 	andeq	r2, r9, r6, asr r4
     564:	00099a00 	andeq	r9, r9, r0, lsl #20
     568:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
     574:	00000468 	andeq	r0, r0, r8, ror #8
     578:	00000576 	andeq	r0, r0, r6, ror r5
     57c:	76550001 	ldrbvc	r0, [r5], -r1
     580:	a4000005 	strge	r0, [r0], #-5
     584:	02000006 	andeq	r0, r0, #6
     588:	a49f3400 	ldrge	r3, [pc], #1024	; 590 <__Stack_Size+0x190>
     58c:	b8000006 	stmdalt	r0, {r1, r2}
     590:	01000006 	tsteq	r0, r6
     594:	06b85500 	ldrteq	r5, [r8], r0, lsl #10
     598:	06ba0000 	ldrteq	r0, [sl], r0
     59c:	00020000 	andeq	r0, r2, r0
     5a0:	06ba9f34 			; <UNDEFINED> instruction: 0x06ba9f34
     5a4:	06e80000 	strbteq	r0, [r8], r0
     5a8:	00010000 	andeq	r0, r1, r0
     5ac:	00071455 	andeq	r1, r7, r5, asr r4
     5b0:	00071c00 	andeq	r1, r7, r0, lsl #24
     5b4:	55000100 	strpl	r0, [r0, #-256]	; 0x100
     5b8:	0000084c 	andeq	r0, r0, ip, asr #16
     5bc:	00000860 	andeq	r0, r0, r0, ror #16
     5c0:	60520001 	subsvs	r0, r2, r1
     5c4:	66000008 	strvs	r0, [r0], -r8
     5c8:	02000008 	andeq	r0, r0, #8
     5cc:	00027100 	andeq	r7, r2, r0, lsl #2
     5d0:	00000000 	andeq	r0, r0, r0
     5d4:	4c000000 	stcmi	0, cr0, [r0], {-0}
     5d8:	9a000008 	bls	600 <__Stack_Size+0x200>
     5dc:	01000009 	tsteq	r0, r9
     5e0:	00005700 	andeq	r5, r0, r0, lsl #14
     5e4:	00000000 	andeq	r0, r0, r0
     5e8:	03d60000 	bicseq	r0, r6, #0
     5ec:	03da0000 	bicseq	r0, sl, #0
     5f0:	00020000 	andeq	r0, r2, r0
     5f4:	03dc9f30 	bicseq	r9, ip, #48, 30	; 0xc0
     5f8:	041a0000 	ldreq	r0, [sl], #-0
     5fc:	00010000 	andeq	r0, r1, r0
     600:	00041c50 	andeq	r1, r4, r0, asr ip
     604:	00043800 	andeq	r3, r4, r0, lsl #16
     608:	50000100 	andpl	r0, r0, r0, lsl #2
     60c:	00000598 	muleq	r0, r8, r5
     610:	0000059a 	muleq	r0, sl, r5
     614:	9f300002 	svcls	0x00300002
     618:	0000059a 	muleq	r0, sl, r5
     61c:	000005d4 	ldrdeq	r0, [r0], -r4
     620:	d6520001 	ldrble	r0, [r2], -r1
     624:	de000005 	cdple	0, 0, cr0, cr0, cr5, {0}
     628:	01000005 	tsteq	r0, r5
     62c:	00005200 	andeq	r5, r0, r0, lsl #4
     630:	00000000 	andeq	r0, r0, r0
     634:	04ac0000 	strteq	r0, [ip], #0
     638:	054a0000 	strbeq	r0, [sl, #-0]
     63c:	00010000 	andeq	r0, r1, r0
     640:	00086257 	andeq	r6, r8, r7, asr r2
     644:	0008c400 	andeq	ip, r8, r0, lsl #8
     648:	55000100 	strpl	r0, [r0, #-256]	; 0x100
     64c:	000008c4 	andeq	r0, r0, r4, asr #17
     650:	000008f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     654:	00750006 	rsbseq	r0, r5, r6
     658:	9f220072 	svcls	0x00220072
     65c:	000008f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     660:	0000092e 	andeq	r0, r0, lr, lsr #18
     664:	2e550001 	cdpcs	0, 5, cr0, cr5, cr1, {0}
     668:	51000009 	tstpl	r0, r9
     66c:	01000009 	tsteq	r0, r9
     670:	00005300 	andeq	r5, r0, r0, lsl #6
     674:	00000000 	andeq	r0, r0, r0
     678:	072c0000 	streq	r0, [ip, -r0]!
     67c:	07400000 	strbeq	r0, [r0, -r0]
     680:	00010000 	andeq	r0, r1, r0
     684:	00000055 	andeq	r0, r0, r5, asr r0
     688:	00000000 	andeq	r0, r0, r0
     68c:	00054600 	andeq	r4, r5, r0, lsl #12
     690:	00054a00 	andeq	r4, r5, r0, lsl #20
     694:	09000300 	stmdbeq	r0, {r8, r9}
     698:	06aa9fff 			; <UNDEFINED> instruction: 0x06aa9fff
     69c:	06b80000 	ldrteq	r0, [r8], r0
     6a0:	00010000 	andeq	r0, r1, r0
     6a4:	00000053 	andeq	r0, r0, r3, asr r0
     6a8:	00000000 	andeq	r0, r0, r0
     6ac:	0005ce00 	andeq	ip, r5, r0, lsl #28
     6b0:	0005e800 	andeq	lr, r5, r0, lsl #16
     6b4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     6c0:	00000614 	andeq	r0, r0, r4, lsl r6
     6c4:	00000618 	andeq	r0, r0, r8, lsl r6
     6c8:	00510001 	subseq	r0, r1, r1
     6cc:	00000000 	andeq	r0, r0, r0
     6d0:	1a000000 	bne	6d8 <__Stack_Size+0x2d8>
     6d4:	8c000006 	stchi	0, cr0, [r0], {6}
     6d8:	01000006 	tsteq	r0, r6
     6dc:	00005100 	andeq	r5, r0, r0, lsl #2
     6e0:	00000000 	andeq	r0, r0, r0
     6e4:	06d20000 	ldrbeq	r0, [r2], r0
     6e8:	070a0000 	streq	r0, [sl, -r0]
     6ec:	00010000 	andeq	r0, r1, r0
     6f0:	00070a50 	andeq	r0, r7, r0, asr sl
     6f4:	00071400 	andeq	r1, r7, r0, lsl #8
     6f8:	70000300 	andvc	r0, r0, r0, lsl #6
     6fc:	07149f7f 			; <UNDEFINED> instruction: 0x07149f7f
     700:	071c0000 	ldreq	r0, [ip, -r0]
     704:	00010000 	andeq	r0, r1, r0
     708:	00000050 	andeq	r0, r0, r0, asr r0
     70c:	00000000 	andeq	r0, r0, r0
     710:	0006e600 	andeq	lr, r6, r0, lsl #12
     714:	0006e800 	andeq	lr, r6, r0, lsl #16
     718:	31000200 	mrscc	r0, R8_usr
     71c:	0006ee9f 	muleq	r6, pc, lr	; <UNPREDICTABLE>
     720:	0006fc00 	andeq	pc, r6, r0, lsl #24
     724:	53000100 	movwpl	r0, #256	; 0x100
     728:	00000702 	andeq	r0, r0, r2, lsl #14
     72c:	00000714 	andeq	r0, r0, r4, lsl r7
     730:	00530001 	subseq	r0, r3, r1
     734:	00000000 	andeq	r0, r0, r0
     738:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
     73c:	c4000008 	strgt	r0, [r0], #-8
     740:	01000008 	tsteq	r0, r8
     744:	08c45200 	stmiaeq	r4, {r9, ip, lr}^
     748:	08ec0000 	stmiaeq	ip!, {}^	; <UNPREDICTABLE>
     74c:	00010000 	andeq	r0, r1, r0
     750:	0008ec53 	andeq	lr, r8, r3, asr ip
     754:	0008f200 	andeq	pc, r8, r0, lsl #4
     758:	71000200 	mrsvc	r0, R8_usr
     75c:	0008fe02 	andeq	pc, r8, r2, lsl #28
     760:	00091e00 	andeq	r1, r9, r0, lsl #28
     764:	53000100 	movwpl	r0, #256	; 0x100
     768:	0000091e 	andeq	r0, r0, lr, lsl r9
     76c:	00000920 	andeq	r0, r0, r0, lsr #18
     770:	02720002 	rsbseq	r0, r2, #2
	...
     77c:	000008a4 	andeq	r0, r0, r4, lsr #17
     780:	000008b8 			; <UNDEFINED> instruction: 0x000008b8
     784:	b8530001 	ldmdalt	r3, {r0}^
     788:	ca000008 	bgt	7b0 <__Stack_Size+0x3b0>
     78c:	08000008 	stmdaeq	r0, {r3}
     790:	03007600 	movweq	r7, #1536	; 0x600
     794:	20000513 	andcs	r0, r0, r3, lsl r5
     798:	0008ca22 	andeq	ip, r8, r2, lsr #20
     79c:	0008de00 	andeq	sp, r8, r0, lsl #28
     7a0:	76000800 	strvc	r0, [r0], -r0, lsl #16
     7a4:	05120300 	ldreq	r0, [r2, #-768]	; 0x300
     7a8:	00222000 	eoreq	r2, r2, r0
	...
     7b4:	1a000000 	bne	7bc <__Stack_Size+0x3bc>
     7b8:	02000000 	andeq	r0, r0, #0
     7bc:	1a9f3000 	bne	fe7cc7c4 <SCS_BASE+0x1e7be7c4>
     7c0:	26000000 	strcs	r0, [r0], -r0
     7c4:	01000000 	mrseq	r0, (UNDEF: 0)
     7c8:	00285400 	eoreq	r5, r8, r0, lsl #8
     7cc:	002c0000 	eoreq	r0, ip, r0
     7d0:	00010000 	andeq	r0, r1, r0
     7d4:	00002c54 	andeq	r2, r0, r4, asr ip
     7d8:	00003000 	andeq	r3, r0, r0
     7dc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     7ec:	0000001e 	andeq	r0, r0, lr, lsl r0
     7f0:	1e500001 	cdpne	0, 5, cr0, cr0, cr1, {0}
     7f4:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
     7f8:	04000000 	streq	r0, [r0], #-0
     7fc:	5001f300 	andpl	pc, r1, r0, lsl #6
     800:	0000589f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
     804:	00005c00 	andeq	r5, r0, r0, lsl #24
     808:	50000100 	andpl	r0, r0, r0, lsl #2
     80c:	0000005c 	andeq	r0, r0, ip, asr r0
     810:	000000a0 	andeq	r0, r0, r0, lsr #1
     814:	01f30004 	mvnseq	r0, r4
     818:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     824:	00220000 	eoreq	r0, r2, r0
     828:	00010000 	andeq	r0, r1, r0
     82c:	00002251 	andeq	r2, r0, r1, asr r2
     830:	00005800 	andeq	r5, r0, r0, lsl #16
     834:	f3000400 	vshl.u8	d0, d0, d0
     838:	589f5101 	ldmpl	pc, {r0, r8, ip, lr}	; <UNPREDICTABLE>
     83c:	60000000 	andvs	r0, r0, r0
     840:	01000000 	mrseq	r0, (UNDEF: 0)
     844:	00605100 	rsbeq	r5, r0, r0, lsl #2
     848:	00a00000 	adceq	r0, r0, r0
     84c:	00040000 	andeq	r0, r4, r0
     850:	9f5101f3 	svcls	0x005101f3
	...
     85c:	000000a0 	andeq	r0, r0, r0, lsr #1
     860:	000000a8 	andeq	r0, r0, r8, lsr #1
     864:	a8500001 	ldmdage	r0, {r0}^
     868:	ae000000 	cdpge	0, 0, cr0, cr0, cr0, {0}
     86c:	04000000 	streq	r0, [r0], #-0
     870:	5001f300 	andpl	pc, r1, r0, lsl #6
     874:	0000ae9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
     878:	0000b400 	andeq	fp, r0, r0, lsl #8
     87c:	50000100 	andpl	r0, r0, r0, lsl #2
     880:	000000b4 	strheq	r0, [r0], -r4
     884:	000000ba 	strheq	r0, [r0], -sl
     888:	01f30004 	mvnseq	r0, r4
     88c:	00ba9f50 	adcseq	r9, sl, r0, asr pc
     890:	00c00000 	sbceq	r0, r0, r0
     894:	00010000 	andeq	r0, r1, r0
     898:	0000c050 	andeq	ip, r0, r0, asr r0
     89c:	0000c400 	andeq	ip, r0, r0, lsl #8
     8a0:	f3000400 	vshl.u8	d0, d0, d0
     8a4:	c49f5001 	ldrgt	r5, [pc], #1	; 8ac <__Stack_Size+0x4ac>
     8a8:	ca000000 	bgt	8b0 <__Stack_Size+0x4b0>
     8ac:	01000000 	mrseq	r0, (UNDEF: 0)
     8b0:	00ca5000 	sbceq	r5, sl, r0
     8b4:	00d00000 	sbcseq	r0, r0, r0
     8b8:	00040000 	andeq	r0, r4, r0
     8bc:	9f5001f3 	svcls	0x005001f3
     8c0:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     8c4:	000000d6 	ldrdeq	r0, [r0], -r6
     8c8:	d6500001 	ldrble	r0, [r0], -r1
     8cc:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
     8d0:	04000000 	streq	r0, [r0], #-0
     8d4:	5001f300 	andpl	pc, r1, r0, lsl #6
     8d8:	0000e89f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
     8dc:	0000ea00 	andeq	lr, r0, r0, lsl #20
     8e0:	50000100 	andpl	r0, r0, r0, lsl #2
     8e4:	000000ea 	andeq	r0, r0, sl, ror #1
     8e8:	000000f4 	strdeq	r0, [r0], -r4
     8ec:	01f30004 	mvnseq	r0, r4
     8f0:	00009f50 	andeq	r9, r0, r0, asr pc
     8f4:	00000000 	andeq	r0, r0, r0
     8f8:	013a0000 	teqeq	sl, r0
     8fc:	013c0000 	teqeq	ip, r0
     900:	00010000 	andeq	r0, r1, r0
     904:	00015850 	andeq	r5, r1, r0, asr r8
     908:	00015a00 	andeq	r5, r1, r0, lsl #20
     90c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     918:	000001a8 	andeq	r0, r0, r8, lsr #3
     91c:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
     920:	b2500001 	subslt	r0, r0, #1
     924:	5c000001 	stcpl	0, cr0, [r0], {1}
     928:	04000002 	streq	r0, [r0], #-2
     92c:	5001f300 	andpl	pc, r1, r0, lsl #6
     930:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     934:	00000000 	andeq	r0, r0, r0
     938:	0001a800 	andeq	sl, r1, r0, lsl #16
     93c:	0001b500 	andeq	fp, r1, r0, lsl #10
     940:	51000100 	mrspl	r0, (UNDEF: 16)
     944:	000001b5 			; <UNDEFINED> instruction: 0x000001b5
     948:	0000024a 	andeq	r0, r0, sl, asr #4
     94c:	4a550001 	bmi	1540958 <__Stack_Size+0x1540558>
     950:	5c000002 	stcpl	0, cr0, [r0], {2}
     954:	04000002 	streq	r0, [r0], #-2
     958:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     95c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     960:	00000000 	andeq	r0, r0, r0
     964:	00025c00 	andeq	r5, r2, r0, lsl #24
     968:	00026200 	andeq	r6, r2, r0, lsl #4
     96c:	50000100 	andpl	r0, r0, r0, lsl #2
     970:	00000262 	andeq	r0, r0, r2, ror #4
     974:	00000264 	andeq	r0, r0, r4, ror #4
     978:	01f30004 	mvnseq	r0, r4
     97c:	02649f50 	rsbeq	r9, r4, #80, 30	; 0x140
     980:	026c0000 	rsbeq	r0, ip, #0
     984:	00010000 	andeq	r0, r1, r0
     988:	00026c50 	andeq	r6, r2, r0, asr ip
     98c:	00026e00 	andeq	r6, r2, r0, lsl #28
     990:	f3000400 	vshl.u8	d0, d0, d0
     994:	6e9f5001 	cdpvs	0, 9, cr5, cr15, cr1, {0}
     998:	76000002 	strvc	r0, [r0], -r2
     99c:	01000002 	tsteq	r0, r2
     9a0:	02765000 	rsbseq	r5, r6, #0
     9a4:	02800000 	addeq	r0, r0, #0
     9a8:	00040000 	andeq	r0, r4, r0
     9ac:	9f5001f3 	svcls	0x005001f3
	...
     9bc:	00000056 	andeq	r0, r0, r6, asr r0
     9c0:	9f300002 	svcls	0x00300002
     9c4:	00000056 	andeq	r0, r0, r6, asr r0
     9c8:	0000005e 	andeq	r0, r0, lr, asr r0
     9cc:	00540001 	subseq	r0, r4, r1
     9d0:	00000000 	andeq	r0, r0, r0
     9d4:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
     9d8:	64000000 	strvs	r0, [r0], #-0
     9dc:	01000000 	mrseq	r0, (UNDEF: 0)
     9e0:	00645000 	rsbeq	r5, r4, r0
     9e4:	006c0000 	rsbeq	r0, ip, r0
     9e8:	00010000 	andeq	r0, r1, r0
     9ec:	00006c54 	andeq	r6, r0, r4, asr ip
     9f0:	00007900 	andeq	r7, r0, r0, lsl #18
     9f4:	03000500 	movweq	r0, #1280	; 0x500
     9f8:	20000b8c 	andcs	r0, r0, ip, lsl #23
     9fc:	00000079 	andeq	r0, r0, r9, ror r0
     a00:	00000088 	andeq	r0, r0, r8, lsl #1
     a04:	01f30004 	mvnseq	r0, r4
     a08:	00009f50 	andeq	r9, r0, r0, asr pc
     a0c:	00000000 	andeq	r0, r0, r0
     a10:	00980000 	addseq	r0, r8, r0
     a14:	00a40000 	adceq	r0, r4, r0
     a18:	00010000 	andeq	r0, r1, r0
     a1c:	00000051 	andeq	r0, r0, r1, asr r0
     a20:	00000000 	andeq	r0, r0, r0
     a24:	00008a00 	andeq	r8, r0, r0, lsl #20
     a28:	00009200 	andeq	r9, r0, r0, lsl #4
     a2c:	30000200 	andcc	r0, r0, r0, lsl #4
     a30:	0000929f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
     a34:	0000aa00 	andeq	sl, r0, r0, lsl #20
     a38:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
     a44:	000000c4 	andeq	r0, r0, r4, asr #1
     a48:	000000cc 	andeq	r0, r0, ip, asr #1
     a4c:	cc500001 	mrrcgt	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     a50:	dc000000 	stcle	0, cr0, [r0], {-0}
     a54:	04000000 	streq	r0, [r0], #-0
     a58:	5001f300 	andpl	pc, r1, r0, lsl #6
     a5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     a60:	00000000 	andeq	r0, r0, r0
     a64:	0000f400 	andeq	pc, r0, r0, lsl #8
     a68:	0000f600 	andeq	pc, r0, r0, lsl #12
     a6c:	50000100 	andpl	r0, r0, r0, lsl #2
     a70:	000000f6 	strdeq	r0, [r0], -r6
     a74:	00000102 	andeq	r0, r0, r2, lsl #2
     a78:	01f30004 	mvnseq	r0, r4
     a7c:	00009f50 	andeq	r9, r0, r0, asr pc
     a80:	00000000 	andeq	r0, r0, r0
     a84:	00f40000 	rscseq	r0, r4, r0
     a88:	00f60000 	rscseq	r0, r6, r0
     a8c:	000a0000 	andeq	r0, sl, r0
     a90:	24310070 	ldrtcs	r0, [r1], #-112	; 0x70
     a94:	9fe08023 	svcls	0x00e08023
     a98:	00f69f40 	rscseq	r9, r6, r0, asr #30
     a9c:	01020000 	mrseq	r0, (UNDEF: 2)
     aa0:	000b0000 	andeq	r0, fp, r0
     aa4:	315001f3 	ldrshcc	r0, [r0, #-19]	; 0xffffffed
     aa8:	e0802324 	add	r2, r0, r4, lsr #6
     aac:	009f409f 	umullseq	r4, pc, pc, r0	; <UNPREDICTABLE>
     ab0:	00000000 	andeq	r0, r0, r0
     ab4:	02000000 	andeq	r0, r0, #0
     ab8:	43000001 	movwmi	r0, #1
     abc:	01000001 	tsteq	r0, r1
     ac0:	01435000 	mrseq	r5, (UNDEF: 67)
     ac4:	01a80000 			; <UNDEFINED> instruction: 0x01a80000
     ac8:	00040000 	andeq	r0, r4, r0
     acc:	9f5001f3 	svcls	0x005001f3
	...
     ad8:	00000102 	andeq	r0, r0, r2, lsl #2
     adc:	00000143 	andeq	r0, r0, r3, asr #2
     ae0:	43510001 	cmpmi	r1, #1
     ae4:	a8000001 	stmdage	r0, {r0}
     ae8:	04000001 	streq	r0, [r0], #-1
     aec:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     af0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     af4:	00000000 	andeq	r0, r0, r0
     af8:	00010e00 	andeq	r0, r1, r0, lsl #28
     afc:	00016c00 	andeq	r6, r1, r0, lsl #24
     b00:	54000100 	strpl	r0, [r0], #-256	; 0x100
     b04:	0000016c 	andeq	r0, r0, ip, ror #2
     b08:	00000170 	andeq	r0, r0, r0, ror r1
     b0c:	01f3000b 	mvnseq	r0, fp
     b10:	23243150 			; <UNDEFINED> instruction: 0x23243150
     b14:	409fe080 	addsmi	lr, pc, r0, lsl #1
     b18:	0001709f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
     b1c:	00019e00 	andeq	r9, r1, r0, lsl #28
     b20:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
     b2c:	00000122 	andeq	r0, r0, r2, lsr #2
     b30:	00000134 	andeq	r0, r0, r4, lsr r1
     b34:	34530001 	ldrbcc	r0, [r3], #-1
     b38:	36000001 	strcc	r0, [r0], -r1
     b3c:	03000001 	movweq	r0, #1
     b40:	9f017300 	svcls	0x00017300
	...
     b4c:	00000122 	andeq	r0, r0, r2, lsr #2
     b50:	00000136 	andeq	r0, r0, r6, lsr r1
     b54:	36530001 	ldrbcc	r0, [r3], -r1
     b58:	43000001 	movwmi	r0, #1
     b5c:	03000001 	movweq	r0, #1
     b60:	9f7f7300 	svcls	0x007f7300
	...
     b6c:	00000122 	andeq	r0, r0, r2, lsr #2
     b70:	00000136 	andeq	r0, r0, r6, lsr r1
     b74:	0073000a 	rsbseq	r0, r3, sl
     b78:	80232431 	eorhi	r2, r3, r1, lsr r4
     b7c:	9f409fe0 	svcls	0x00409fe0
     b80:	00000136 	andeq	r0, r0, r6, lsr r1
     b84:	00000143 	andeq	r0, r0, r3, asr #2
     b88:	7f73000a 	svcvc	0x0073000a
     b8c:	80232431 	eorhi	r2, r3, r1, lsr r4
     b90:	9f409fe0 	svcls	0x00409fe0
	...
     ba0:	00000006 	andeq	r0, r0, r6
     ba4:	06500001 	ldrbeq	r0, [r0], -r1
     ba8:	10000000 	andne	r0, r0, r0
     bac:	04000000 	streq	r0, [r0], #-0
     bb0:	5001f300 	andpl	pc, r1, r0, lsl #6
     bb4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     bb8:	00000000 	andeq	r0, r0, r0
     bbc:	00007a00 	andeq	r7, r0, r0, lsl #20
     bc0:	00008000 	andeq	r8, r0, r0
     bc4:	30000200 	andcc	r0, r0, r0, lsl #4
     bc8:	0000809f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     bcc:	00008400 	andeq	r8, r0, r0, lsl #8
     bd0:	53000100 	movwpl	r0, #256	; 0x100
	...
     bdc:	00000014 	andeq	r0, r0, r4, lsl r0
     be0:	0000001c 	andeq	r0, r0, ip, lsl r0
     be4:	1c500001 	mrrcne	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     be8:	2a000000 	bcs	bf0 <__Stack_Size+0x7f0>
     bec:	04000000 	streq	r0, [r0], #-0
     bf0:	5001f300 	andpl	pc, r1, r0, lsl #6
     bf4:	00002a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
     bf8:	00002c00 	andeq	r2, r0, r0, lsl #24
     bfc:	50000100 	andpl	r0, r0, r0, lsl #2
     c00:	0000002c 	andeq	r0, r0, ip, lsr #32
     c04:	00000034 	andeq	r0, r0, r4, lsr r0
     c08:	01f30004 	mvnseq	r0, r4
     c0c:	00009f50 	andeq	r9, r0, r0, asr pc
     c10:	00000000 	andeq	r0, r0, r0
     c14:	00340000 	eorseq	r0, r4, r0
     c18:	00520000 	subseq	r0, r2, r0
     c1c:	00010000 	andeq	r0, r1, r0
     c20:	00005250 	andeq	r5, r0, r0, asr r2
     c24:	00005c00 	andeq	r5, r0, r0, lsl #24
     c28:	f3000400 	vshl.u8	d0, d0, d0
     c2c:	009f5001 	addseq	r5, pc, r1
     c30:	00000000 	andeq	r0, r0, r0
     c34:	5c000000 	stcpl	0, cr0, [r0], {-0}
     c38:	64000000 	strvs	r0, [r0], #-0
     c3c:	01000000 	mrseq	r0, (UNDEF: 0)
     c40:	00645000 	rsbeq	r5, r4, r0
     c44:	009e0000 	addseq	r0, lr, r0
     c48:	00040000 	andeq	r0, r4, r0
     c4c:	9f5001f3 	svcls	0x005001f3
     c50:	0000009e 	muleq	r0, lr, r0
     c54:	000000a4 	andeq	r0, r0, r4, lsr #1
     c58:	a4500001 	ldrbge	r0, [r0], #-1
     c5c:	b6000000 	strlt	r0, [r0], -r0
     c60:	04000000 	streq	r0, [r0], #-0
     c64:	5001f300 	andpl	pc, r1, r0, lsl #6
     c68:	0000b69f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
     c6c:	0000be00 	andeq	fp, r0, r0, lsl #28
     c70:	50000100 	andpl	r0, r0, r0, lsl #2
     c74:	000000be 	strheq	r0, [r0], -lr
     c78:	000000e4 	andeq	r0, r0, r4, ror #1
     c7c:	01f30004 	mvnseq	r0, r4
     c80:	00009f50 	andeq	r9, r0, r0, asr pc
     c84:	00000000 	andeq	r0, r0, r0
     c88:	005c0000 	subseq	r0, ip, r0
     c8c:	00660000 	rsbeq	r0, r6, r0
     c90:	00010000 	andeq	r0, r1, r0
     c94:	00006651 	andeq	r6, r0, r1, asr r6
     c98:	00009e00 	andeq	r9, r0, r0, lsl #28
     c9c:	f3000400 	vshl.u8	d0, d0, d0
     ca0:	9e9f5101 	fmllse	f5, f7, f1
     ca4:	a7000000 	strge	r0, [r0, -r0]
     ca8:	01000000 	mrseq	r0, (UNDEF: 0)
     cac:	00a75100 	adceq	r5, r7, r0, lsl #2
     cb0:	00b60000 	adcseq	r0, r6, r0
     cb4:	00040000 	andeq	r0, r4, r0
     cb8:	9f5101f3 	svcls	0x005101f3
     cbc:	000000b6 	strheq	r0, [r0], -r6
     cc0:	000000c1 	andeq	r0, r0, r1, asr #1
     cc4:	c1510001 	cmpgt	r1, r1
     cc8:	e4000000 	str	r0, [r0], #-0
     ccc:	04000000 	streq	r0, [r0], #-0
     cd0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     cd4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     cd8:	00000000 	andeq	r0, r0, r0
     cdc:	00014600 	andeq	r4, r1, r0, lsl #12
     ce0:	00015a00 	andeq	r5, r1, r0, lsl #20
     ce4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     cf0:	0000026e 	andeq	r0, r0, lr, ror #4
     cf4:	00000282 	andeq	r0, r0, r2, lsl #5
     cf8:	00500001 	subseq	r0, r0, r1
     cfc:	00000000 	andeq	r0, r0, r0
     d00:	94000000 	strls	r0, [r0], #-0
     d04:	a4000003 	strge	r0, [r0], #-3
     d08:	01000003 	tsteq	r0, r3
     d0c:	00005000 	andeq	r5, r0, r0
     d10:	00000000 	andeq	r0, r0, r0
     d14:	00480000 	subeq	r0, r8, r0
     d18:	004e0000 	subeq	r0, lr, r0
     d1c:	00010000 	andeq	r0, r1, r0
     d20:	00004e50 	andeq	r4, r0, r0, asr lr
     d24:	00007400 	andeq	r7, r0, r0, lsl #8
     d28:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     d34:	00000048 	andeq	r0, r0, r8, asr #32
     d38:	00000058 	andeq	r0, r0, r8, asr r0
     d3c:	58510001 	ldmdapl	r1, {r0}^
     d40:	5a000000 	bpl	d48 <__Stack_Size+0x948>
     d44:	04000000 	streq	r0, [r0], #-0
     d48:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     d4c:	00005a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
     d50:	00006200 	andeq	r6, r0, r0, lsl #4
     d54:	51000100 	mrspl	r0, (UNDEF: 16)
	...
     d60:	0000007a 	andeq	r0, r0, sl, ror r0
     d64:	00000086 	andeq	r0, r0, r6, lsl #1
     d68:	00500001 	subseq	r0, r0, r1
     d6c:	00000000 	andeq	r0, r0, r0
     d70:	a4000000 	strge	r0, [r0], #-0
     d74:	ae000000 	cdpge	0, 0, cr0, cr0, cr0, {0}
     d78:	01000000 	mrseq	r0, (UNDEF: 0)
     d7c:	00ae5000 	adceq	r5, lr, r0
     d80:	00c40000 	sbceq	r0, r4, r0
     d84:	00040000 	andeq	r0, r4, r0
     d88:	9f5001f3 	svcls	0x005001f3
	...
     d98:	00000004 	andeq	r0, r0, r4
     d9c:	04500001 	ldrbeq	r0, [r0], #-1
     da0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     da4:	04000000 	streq	r0, [r0], #-0
     da8:	5001f300 	andpl	pc, r1, r0, lsl #6
     dac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     db0:	00000000 	andeq	r0, r0, r0
     db4:	0000b000 	andeq	fp, r0, r0
     db8:	0000be00 	andeq	fp, r0, r0, lsl #28
     dbc:	51000100 	mrspl	r0, (UNDEF: 16)
     dc0:	000000be 	strheq	r0, [r0], -lr
     dc4:	000000c2 	andeq	r0, r0, r2, asr #1
     dc8:	ff0a0004 			; <UNDEFINED> instruction: 0xff0a0004
     dcc:	00c29f03 	sbceq	r9, r2, r3, lsl #30
     dd0:	00c40000 	sbceq	r0, r4, r0
     dd4:	00010000 	andeq	r0, r1, r0
     dd8:	0000da51 	andeq	sp, r0, r1, asr sl
     ddc:	0000e800 	andeq	lr, r0, r0, lsl #16
     de0:	52000100 	andpl	r0, r0, #0, 2
     de4:	000000e8 	andeq	r0, r0, r8, ror #1
     de8:	000000ec 	andeq	r0, r0, ip, ror #1
     dec:	ff0a0004 			; <UNDEFINED> instruction: 0xff0a0004
     df0:	00ec9f03 	rsceq	r9, ip, r3, lsl #30
     df4:	00ee0000 	rsceq	r0, lr, r0
     df8:	00010000 	andeq	r0, r1, r0
     dfc:	00010a52 	andeq	r0, r1, r2, asr sl
     e00:	00012800 	andeq	r2, r1, r0, lsl #16
     e04:	54000100 	strpl	r0, [r0], #-256	; 0x100
     e08:	00000128 	andeq	r0, r0, r8, lsr #2
     e0c:	00000130 	andeq	r0, r0, r0, lsr r1
     e10:	000a0030 	andeq	r0, sl, r0, lsr r0
     e14:	13f80302 	mvnsne	r0, #134217728	; 0x8000000
     e18:	02942000 	addseq	r2, r4, #0
     e1c:	26402440 	strbcs	r2, [r0], -r0, asr #8
     e20:	1c1b0072 	ldcne	0, cr0, [fp], {114}	; 0x72
     e24:	000a0071 	andeq	r0, sl, r1, ror r0
     e28:	13f80302 	mvnsne	r0, #134217728	; 0x8000000
     e2c:	02942000 	addseq	r2, r4, #0
     e30:	26402440 	strbcs	r2, [r0], -r0, asr #8
     e34:	1c1b0072 	ldcne	0, cr0, [fp], {114}	; 0x72
     e38:	2e04000a 	cdpcs	0, 0, cr0, cr4, cr10, {0}
     e3c:	16000128 	strne	r0, [r0], -r8, lsr #2
     e40:	00009f13 	andeq	r9, r0, r3, lsl pc
     e44:	00000000 	andeq	r0, r0, r0
     e48:	03d40000 	bicseq	r0, r4, #0
     e4c:	03d80000 	bicseq	r0, r8, #0
     e50:	00020000 	andeq	r0, r2, r0
     e54:	04349f30 	ldrteq	r9, [r4], #-3888	; 0xf30
     e58:	043a0000 	ldrteq	r0, [sl], #-0
     e5c:	00010000 	andeq	r0, r1, r0
     e60:	00049454 	andeq	r9, r4, r4, asr r4
     e64:	0004a400 	andeq	sl, r4, r0, lsl #8
     e68:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
     e78:	0000001c 	andeq	r0, r0, ip, lsl r0
     e7c:	1c500001 	mrrcne	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     e80:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     e84:	04000000 	streq	r0, [r0], #-0
     e88:	5001f300 	andpl	pc, r1, r0, lsl #6
     e8c:	0000289f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
     e90:	00002c00 	andeq	r2, r0, r0, lsl #24
     e94:	50000100 	andpl	r0, r0, r0, lsl #2
     e98:	0000002c 	andeq	r0, r0, ip, lsr #32
     e9c:	00000038 	andeq	r0, r0, r8, lsr r0
     ea0:	01f30004 	mvnseq	r0, r4
     ea4:	00389f50 	eorseq	r9, r8, r0, asr pc
     ea8:	003c0000 	eorseq	r0, ip, r0
     eac:	00010000 	andeq	r0, r1, r0
     eb0:	00003c50 	andeq	r3, r0, r0, asr ip
     eb4:	00005000 	andeq	r5, r0, r0
     eb8:	f3000400 	vshl.u8	d0, d0, d0
     ebc:	509f5001 	addspl	r5, pc, r1
     ec0:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
     ec4:	01000000 	mrseq	r0, (UNDEF: 0)
     ec8:	00005000 	andeq	r5, r0, r0
     ecc:	00000000 	andeq	r0, r0, r0
     ed0:	00580000 	subseq	r0, r8, r0
     ed4:	005a0000 	subseq	r0, sl, r0
     ed8:	00020000 	andeq	r0, r2, r0
     edc:	005a9f30 	subseq	r9, sl, r0, lsr pc
     ee0:	00620000 	rsbeq	r0, r2, r0
     ee4:	00080000 	andeq	r0, r8, r0
     ee8:	ff110073 			; <UNDEFINED> instruction: 0xff110073
     eec:	9f1a43fd 	svcls	0x001a43fd
     ef0:	0000006e 	andeq	r0, r0, lr, rrx
     ef4:	00000074 	andeq	r0, r0, r4, ror r0
     ef8:	74530001 	ldrbvc	r0, [r3], #-1
     efc:	76000000 	strvc	r0, [r0], -r0
     f00:	02000000 	andeq	r0, r0, #0
     f04:	76047000 	strvc	r7, [r4], -r0
     f08:	7c000000 	stcvc	0, cr0, [r0], {-0}
     f0c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     f10:	11007400 	tstne	r0, r0, lsl #8
     f14:	1a47effd 	bne	11fcf10 <__Stack_Size+0x11fcb10>
     f18:	00007c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
     f1c:	00007e00 	andeq	r7, r0, r0, lsl #28
     f20:	53000100 	movwpl	r0, #256	; 0x100
     f24:	0000007e 	andeq	r0, r0, lr, ror r0
     f28:	00000084 	andeq	r0, r0, r4, lsl #1
     f2c:	00740008 	rsbseq	r0, r4, r8
     f30:	47effd11 			; <UNDEFINED> instruction: 0x47effd11
     f34:	00849f1a 	addeq	r9, r4, sl, lsl pc
     f38:	008c0000 	addeq	r0, ip, r0
     f3c:	00010000 	andeq	r0, r1, r0
     f40:	00008c53 	andeq	r8, r0, r3, asr ip
     f44:	00009600 	andeq	r9, r0, r0, lsl #12
     f48:	52000100 	andpl	r0, r0, #0, 2
     f4c:	00000096 	muleq	r0, r6, r0
     f50:	000000a0 	andeq	r0, r0, r0, lsr #1
     f54:	00530001 	subseq	r0, r3, r1
     f58:	00000000 	andeq	r0, r0, r0
     f5c:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
     f60:	8c000000 	stchi	0, cr0, [r0], {-0}
     f64:	02000000 	andeq	r0, r0, #0
     f68:	8c9f3000 	ldchi	0, cr3, [pc], {0}
     f6c:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
     f70:	07000000 	streq	r0, [r0, -r0]
     f74:	94107100 	ldrls	r7, [r0], #-256	; 0x100
     f78:	9f1c3101 	svcls	0x001c3101
	...
     f84:	000000d6 	ldrdeq	r0, [r0], -r6
     f88:	000000d8 	ldrdeq	r0, [r0], -r8
     f8c:	d8510001 	ldmdale	r1, {r0}^
     f90:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
     f94:	04000000 	streq	r0, [r0], #-0
     f98:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     f9c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     fa0:	00000000 	andeq	r0, r0, r0
     fa4:	0000d600 	andeq	sp, r0, r0, lsl #12
     fa8:	0000d800 	andeq	sp, r0, r0, lsl #16
     fac:	30000200 	andcc	r0, r0, r0, lsl #4
     fb0:	0000d89f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
     fb4:	0000de00 	andeq	sp, r0, r0, lsl #28
     fb8:	51000100 	mrspl	r0, (UNDEF: 16)
     fbc:	000000de 	ldrdeq	r0, [r0], -lr
     fc0:	000000e0 	andeq	r0, r0, r0, ror #1
     fc4:	01f30004 	mvnseq	r0, r4
     fc8:	00e09f51 	rsceq	r9, r0, r1, asr pc
     fcc:	00e40000 	rsceq	r0, r4, r0
     fd0:	00010000 	andeq	r0, r1, r0
     fd4:	0000e451 	andeq	lr, r0, r1, asr r4
     fd8:	0000e800 	andeq	lr, r0, r0, lsl #16
     fdc:	f3000400 	vshl.u8	d0, d0, d0
     fe0:	009f5101 	addseq	r5, pc, r1, lsl #2
     fe4:	00000000 	andeq	r0, r0, r0
     fe8:	f2000000 	vhadd.s8	d0, d0, d0
     fec:	f4000000 	vst4.8	{d0-d3}, [r0], r0
     ff0:	01000000 	mrseq	r0, (UNDEF: 0)
     ff4:	00f45000 	rscseq	r5, r4, r0
     ff8:	00fa0000 	rscseq	r0, sl, r0
     ffc:	00040000 	andeq	r0, r4, r0
    1000:	9f5001f3 	svcls	0x005001f3
	...
    100c:	000000f2 	strdeq	r0, [r0], -r2
    1010:	000000f4 	strdeq	r0, [r0], -r4
    1014:	9f300002 	svcls	0x00300002
    1018:	000000f4 	strdeq	r0, [r0], -r4
    101c:	000000f8 	strdeq	r0, [r0], -r8
    1020:	00700007 	rsbseq	r0, r0, r7
    1024:	2e301a38 	mrccs	10, 1, r1, cr0, cr8, {1}
    1028:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    102c:	00000000 	andeq	r0, r0, r0
    1030:	00010400 	andeq	r0, r1, r0, lsl #8
    1034:	00010600 	andeq	r0, r1, r0, lsl #12
    1038:	50000100 	andpl	r0, r0, r0, lsl #2
    103c:	00000106 	andeq	r0, r0, r6, lsl #2
    1040:	0000010c 	andeq	r0, r0, ip, lsl #2
    1044:	01f30004 	mvnseq	r0, r4
    1048:	00009f50 	andeq	r9, r0, r0, asr pc
    104c:	00000000 	andeq	r0, r0, r0
    1050:	01040000 	mrseq	r0, (UNDEF: 4)
    1054:	01060000 	mrseq	r0, (UNDEF: 6)
    1058:	00020000 	andeq	r0, r2, r0
    105c:	01069f30 	tsteq	r6, r0, lsr pc
    1060:	010a0000 	mrseq	r0, (UNDEF: 10)
    1064:	00070000 	andeq	r0, r7, r0
    1068:	1a340070 	bne	d01230 <__Stack_Size+0xd00e30>
    106c:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    1070:	00000000 	andeq	r0, r0, r0
    1074:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    1078:	20000001 	andcs	r0, r0, r1
    107c:	01000001 	tsteq	r0, r1
    1080:	01205000 			; <UNDEFINED> instruction: 0x01205000
    1084:	01260000 			; <UNDEFINED> instruction: 0x01260000
    1088:	00040000 	andeq	r0, r4, r0
    108c:	9f5001f3 	svcls	0x005001f3
	...
    1098:	0000011e 	andeq	r0, r0, lr, lsl r1
    109c:	00000120 	andeq	r0, r0, r0, lsr #2
    10a0:	9f300002 	svcls	0x00300002
    10a4:	00000120 	andeq	r0, r0, r0, lsr #2
    10a8:	00000124 	andeq	r0, r0, r4, lsr #2
    10ac:	00700009 	rsbseq	r0, r0, r9
    10b0:	1a244240 	bne	9119b8 <__Stack_Size+0x9115b8>
    10b4:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    10b8:	00000000 	andeq	r0, r0, r0
    10bc:	26000000 	strcs	r0, [r0], -r0
    10c0:	2a000001 	bcs	10cc <__Stack_Size+0xccc>
    10c4:	01000001 	tsteq	r0, r1
    10c8:	012a5100 			; <UNDEFINED> instruction: 0x012a5100
    10cc:	01360000 	teqeq	r6, r0
    10d0:	00040000 	andeq	r0, r4, r0
    10d4:	9f5101f3 	svcls	0x005101f3
	...
    10e0:	00000126 	andeq	r0, r0, r6, lsr #2
    10e4:	00000128 	andeq	r0, r0, r8, lsr #2
    10e8:	9f300002 	svcls	0x00300002
    10ec:	00000128 	andeq	r0, r0, r8, lsr #2
    10f0:	00000136 	andeq	r0, r0, r6, lsr r1
    10f4:	00530001 	subseq	r0, r3, r1
    10f8:	00000000 	andeq	r0, r0, r0
    10fc:	26000000 	strcs	r0, [r0], -r0
    1100:	2e000001 	cdpcs	0, 0, cr0, cr0, cr1, {0}
    1104:	02000001 	andeq	r0, r0, #1
    1108:	009f3000 	addseq	r3, pc, r0
    110c:	00000000 	andeq	r0, r0, r0
    1110:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    1114:	92000001 	andls	r0, r0, #1
    1118:	01000001 	tsteq	r0, r1
    111c:	01925100 	orrseq	r5, r2, r0, lsl #2
    1120:	01980000 	orrseq	r0, r8, r0
    1124:	00040000 	andeq	r0, r4, r0
    1128:	9f5101f3 	svcls	0x005101f3
    112c:	00000198 	muleq	r0, r8, r1
    1130:	000001ae 	andeq	r0, r0, lr, lsr #3
    1134:	ae510001 	cdpge	0, 5, cr0, cr1, cr1, {0}
    1138:	b4000001 	strlt	r0, [r0], #-1
    113c:	04000001 	streq	r0, [r0], #-1
    1140:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1144:	0001b49f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
    1148:	0001c600 	andeq	ip, r1, r0, lsl #12
    114c:	51000100 	mrspl	r0, (UNDEF: 16)
    1150:	000001c6 	andeq	r0, r0, r6, asr #3
    1154:	000001cc 	andeq	r0, r0, ip, asr #3
    1158:	01f30004 	mvnseq	r0, r4
    115c:	00009f51 	andeq	r9, r0, r1, asr pc
    1160:	00000000 	andeq	r0, r0, r0
    1164:	01480000 	mrseq	r0, (UNDEF: 72)
    1168:	01820000 	orreq	r0, r2, r0
    116c:	00010000 	andeq	r0, r1, r0
    1170:	00018252 	andeq	r8, r1, r2, asr r2
    1174:	00019800 	andeq	r9, r1, r0, lsl #16
    1178:	f3000400 	vshl.u8	d0, d0, d0
    117c:	989f5201 	ldmls	pc, {r0, r9, ip, lr}	; <UNPREDICTABLE>
    1180:	9e000001 	cdpls	0, 0, cr0, cr0, cr1, {0}
    1184:	01000001 	tsteq	r0, r1
    1188:	019e5200 	orrseq	r5, lr, r0, lsl #4
    118c:	01b40000 			; <UNDEFINED> instruction: 0x01b40000
    1190:	00040000 	andeq	r0, r4, r0
    1194:	9f5201f3 	svcls	0x005201f3
    1198:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
    119c:	000001b6 			; <UNDEFINED> instruction: 0x000001b6
    11a0:	b6520001 	ldrblt	r0, [r2], -r1
    11a4:	cc000001 	stcgt	0, cr0, [r0], {1}
    11a8:	04000001 	streq	r0, [r0], #-1
    11ac:	5201f300 	andpl	pc, r1, #0, 6
    11b0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    11b4:	00000000 	andeq	r0, r0, r0
    11b8:	00014800 	andeq	r4, r1, r0, lsl #16
    11bc:	00016200 	andeq	r6, r1, r0, lsl #4
    11c0:	53000100 	movwpl	r0, #256	; 0x100
    11c4:	00000162 	andeq	r0, r0, r2, ror #2
    11c8:	00000168 	andeq	r0, r0, r8, ror #2
    11cc:	01f30004 	mvnseq	r0, r4
    11d0:	01689f53 	cmneq	r8, r3, asr pc
    11d4:	01780000 	cmneq	r8, r0
    11d8:	00010000 	andeq	r0, r1, r0
    11dc:	00017853 	andeq	r7, r1, r3, asr r8
    11e0:	0001cc00 	andeq	ip, r1, r0, lsl #24
    11e4:	f3000400 	vshl.u8	d0, d0, d0
    11e8:	009f5301 	addseq	r5, pc, r1, lsl #6
    11ec:	00000000 	andeq	r0, r0, r0
    11f0:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    11f4:	54000001 	strpl	r0, [r0], #-1
    11f8:	02000001 	andeq	r0, r0, #1
    11fc:	549f3000 	ldrpl	r3, [pc], #0	; 1204 <__Stack_Size+0xe04>
    1200:	60000001 	andvs	r0, r0, r1
    1204:	01000001 	tsteq	r0, r1
    1208:	01605600 	cmneq	r0, r0, lsl #12
    120c:	01640000 	cmneq	r4, r0
    1210:	00010000 	andeq	r0, r1, r0
    1214:	00016455 	andeq	r6, r1, r5, asr r4
    1218:	00016800 	andeq	r6, r1, r0, lsl #16
    121c:	53000100 	movwpl	r0, #256	; 0x100
    1220:	00000168 	andeq	r0, r0, r8, ror #2
    1224:	0000016a 	andeq	r0, r0, sl, ror #2
    1228:	9f300002 	svcls	0x00300002
    122c:	0000016a 	andeq	r0, r0, sl, ror #2
    1230:	00000176 	andeq	r0, r0, r6, ror r1
    1234:	76550001 	ldrbvc	r0, [r5], -r1
    1238:	7a000001 	bvc	1244 <__Stack_Size+0xe44>
    123c:	01000001 	tsteq	r0, r1
    1240:	017a5400 	cmneq	sl, r0, lsl #8
    1244:	01840000 	orreq	r0, r4, r0
    1248:	00010000 	andeq	r0, r1, r0
    124c:	00018453 	andeq	r8, r1, r3, asr r4
    1250:	00019000 	andeq	r9, r1, r0
    1254:	54000100 	strpl	r0, [r0], #-256	; 0x100
    1258:	00000190 	muleq	r0, r0, r1
    125c:	00000194 	muleq	r0, r4, r1
    1260:	94530001 	ldrbls	r0, [r3], #-1
    1264:	98000001 	stmdals	r0, {r0}
    1268:	01000001 	tsteq	r0, r1
    126c:	01985100 	orrseq	r5, r8, r0, lsl #2
    1270:	01a00000 	moveq	r0, r0
    1274:	00010000 	andeq	r0, r1, r0
    1278:	0001a053 	andeq	sl, r1, r3, asr r0
    127c:	0001ac00 	andeq	sl, r1, r0, lsl #24
    1280:	54000100 	strpl	r0, [r0], #-256	; 0x100
    1284:	000001ac 	andeq	r0, r0, ip, lsr #3
    1288:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
    128c:	b0530001 	subslt	r0, r3, r1
    1290:	b4000001 	strlt	r0, [r0], #-1
    1294:	01000001 	tsteq	r0, r1
    1298:	01b45100 			; <UNDEFINED> instruction: 0x01b45100
    129c:	01b80000 			; <UNDEFINED> instruction: 0x01b80000
    12a0:	00010000 	andeq	r0, r1, r0
    12a4:	0001b853 	andeq	fp, r1, r3, asr r8
    12a8:	0001c400 	andeq	ip, r1, r0, lsl #8
    12ac:	54000100 	strpl	r0, [r0], #-256	; 0x100
    12b0:	000001c4 	andeq	r0, r0, r4, asr #3
    12b4:	000001c8 	andeq	r0, r0, r8, asr #3
    12b8:	c8530001 	ldmdagt	r3, {r0}^
    12bc:	cc000001 	stcgt	0, cr0, [r0], {1}
    12c0:	01000001 	tsteq	r0, r1
    12c4:	00005100 	andeq	r5, r0, r0, lsl #2
    12c8:	00000000 	andeq	r0, r0, r0
    12cc:	01480000 	mrseq	r0, (UNDEF: 72)
    12d0:	01580000 	cmpeq	r8, r0
    12d4:	00020000 	andeq	r0, r2, r0
    12d8:	01589f30 	cmpeq	r8, r0, lsr pc
    12dc:	015c0000 	cmpeq	ip, r0
    12e0:	00050000 	andeq	r0, r5, r0
    12e4:	24007437 	strcs	r7, [r0], #-1079	; 0x437
    12e8:	00015c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    12ec:	00016000 	andeq	r6, r1, r0
    12f0:	55000100 	strpl	r0, [r0, #-256]	; 0x100
    12f4:	00000160 	andeq	r0, r0, r0, ror #2
    12f8:	00000162 	andeq	r0, r0, r2, ror #2
    12fc:	00730009 	rsbseq	r0, r3, r9
    1300:	741aff08 	ldrvc	pc, [sl], #-3848	; 0xf08
    1304:	629f2400 	addsvs	r2, pc, #0, 8
    1308:	68000001 	stmdavs	r0, {r0}
    130c:	0a000001 	beq	1318 <__Stack_Size+0xf18>
    1310:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    1314:	741aff08 	ldrvc	pc, [sl], #-3848	; 0xf08
    1318:	689f2400 	ldmvs	pc, {sl, sp}	; <UNPREDICTABLE>
    131c:	6e000001 	cdpvs	0, 0, cr0, cr0, cr1, {0}
    1320:	02000001 	andeq	r0, r0, #1
    1324:	6e9f3000 	cdpvs	0, 9, cr3, cr15, cr0, {0}
    1328:	72000001 	andvc	r0, r0, #1
    132c:	05000001 	streq	r0, [r0, #-1]
    1330:	00763700 	rsbseq	r3, r6, r0, lsl #14
    1334:	01729f24 	cmneq	r2, r4, lsr #30
    1338:	01760000 	cmneq	r6, r0
    133c:	00010000 	andeq	r0, r1, r0
    1340:	00017654 	andeq	r7, r1, r4, asr r6
    1344:	00017800 	andeq	r7, r1, r0, lsl #16
    1348:	73000900 	movwvc	r0, #2304	; 0x900
    134c:	1aff0800 	bne	fffc3354 <SCS_BASE+0x1ffb5354>
    1350:	9f240076 	svcls	0x00240076
    1354:	00000178 	andeq	r0, r0, r8, ror r1
    1358:	0000017c 	andeq	r0, r0, ip, ror r1
    135c:	01f3000a 	mvnseq	r0, sl
    1360:	1aff0853 	bne	fffc34b4 <SCS_BASE+0x1ffb54b4>
    1364:	9f240076 	svcls	0x00240076
    1368:	00000188 	andeq	r0, r0, r8, lsl #3
    136c:	0000018c 	andeq	r0, r0, ip, lsl #3
    1370:	724f0005 	subvc	r0, pc, #5
    1374:	8c9f2400 	cfldrshi	mvf2, [pc], {0}
    1378:	90000001 	andls	r0, r0, r1
    137c:	01000001 	tsteq	r0, r1
    1380:	01905300 	orrseq	r5, r0, r0, lsl #6
    1384:	01920000 	orrseq	r0, r2, r0
    1388:	00090000 	andeq	r0, r9, r0
    138c:	ff080071 			; <UNDEFINED> instruction: 0xff080071
    1390:	2400721a 	strcs	r7, [r0], #-538	; 0x21a
    1394:	0001929f 	muleq	r1, pc, r2	; <UNPREDICTABLE>
    1398:	00019800 	andeq	r9, r1, r0, lsl #16
    139c:	f3000a00 	vpmax.u8	d0, d0, d0
    13a0:	ff085101 			; <UNDEFINED> instruction: 0xff085101
    13a4:	2400721a 	strcs	r7, [r0], #-538	; 0x21a
    13a8:	0001a49f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
    13ac:	0001a800 	andeq	sl, r1, r0, lsl #16
    13b0:	4f000500 	svcmi	0x00000500
    13b4:	9f240072 	svcls	0x00240072
    13b8:	000001a8 	andeq	r0, r0, r8, lsr #3
    13bc:	000001ac 	andeq	r0, r0, ip, lsr #3
    13c0:	ac530001 	mrrcge	0, 0, r0, r3, cr1
    13c4:	ae000001 	cdpge	0, 0, cr0, cr0, cr1, {0}
    13c8:	09000001 	stmdbeq	r0, {r0}
    13cc:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    13d0:	00721aff 	ldrshteq	r1, [r2], #-175	; 0xffffff51
    13d4:	01ae9f24 			; <UNDEFINED> instruction: 0x01ae9f24
    13d8:	01b40000 			; <UNDEFINED> instruction: 0x01b40000
    13dc:	000a0000 	andeq	r0, sl, r0
    13e0:	085101f3 	ldmdaeq	r1, {r0, r1, r4, r5, r6, r7, r8}^
    13e4:	00721aff 	ldrshteq	r1, [r2], #-175	; 0xffffff51
    13e8:	01bc9f24 			; <UNDEFINED> instruction: 0x01bc9f24
    13ec:	01c00000 	biceq	r0, r0, r0
    13f0:	00050000 	andeq	r0, r5, r0
    13f4:	2400724f 	strcs	r7, [r0], #-591	; 0x24f
    13f8:	0001c09f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
    13fc:	0001c400 	andeq	ip, r1, r0, lsl #8
    1400:	53000100 	movwpl	r0, #256	; 0x100
    1404:	000001c4 	andeq	r0, r0, r4, asr #3
    1408:	000001c6 	andeq	r0, r0, r6, asr #3
    140c:	00710009 	rsbseq	r0, r1, r9
    1410:	721aff08 	andsvc	pc, sl, #8, 30
    1414:	c69f2400 	ldrgt	r2, [pc], r0, lsl #8
    1418:	cc000001 	stcgt	0, cr0, [r0], {1}
    141c:	0a000001 	beq	1428 <__Stack_Size+0x1028>
    1420:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1424:	721aff08 	andsvc	pc, sl, #8, 30
    1428:	009f2400 	addseq	r2, pc, r0, lsl #8
    142c:	00000000 	andeq	r0, r0, r0
    1430:	de000000 	cdple	0, 0, cr0, cr0, cr0, {0}
    1434:	e0000001 	and	r0, r0, r1
    1438:	01000001 	tsteq	r0, r1
    143c:	01e05000 	mvneq	r5, r0
    1440:	01e40000 	mvneq	r0, r0
    1444:	00040000 	andeq	r0, r4, r0
    1448:	9f5001f3 	svcls	0x005001f3
	...
    1454:	00000214 	andeq	r0, r0, r4, lsl r2
    1458:	0000021c 	andeq	r0, r0, ip, lsl r2
    145c:	1c510001 	mrrcne	0, 0, r0, r1, cr1
    1460:	20000002 	andcs	r0, r0, r2
    1464:	04000002 	streq	r0, [r0], #-2
    1468:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    146c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1470:	00000000 	andeq	r0, r0, r0
    1474:	00021400 	andeq	r1, r2, r0, lsl #8
    1478:	00021600 	andeq	r1, r2, r0, lsl #12
    147c:	30000200 	andcc	r0, r0, r0, lsl #4
    1480:	0002169f 	muleq	r2, pc, r6	; <UNPREDICTABLE>
    1484:	00021c00 	andeq	r1, r2, r0, lsl #24
    1488:	53000100 	movwpl	r0, #256	; 0x100
    148c:	0000021c 	andeq	r0, r0, ip, lsl r2
    1490:	00000220 	andeq	r0, r0, r0, lsr #4
    1494:	00510001 	subseq	r0, r1, r1
    1498:	00000000 	andeq	r0, r0, r0
    149c:	44000000 	strmi	r0, [r0], #-0
    14a0:	46000002 	strmi	r0, [r0], -r2
    14a4:	01000002 	tsteq	r0, r2
    14a8:	02465000 	subeq	r5, r6, #0
    14ac:	024c0000 	subeq	r0, ip, #0
    14b0:	00040000 	andeq	r0, r4, r0
    14b4:	9f5001f3 	svcls	0x005001f3
	...
    14c0:	00000244 	andeq	r0, r0, r4, asr #4
    14c4:	00000246 	andeq	r0, r0, r6, asr #4
    14c8:	9f300002 	svcls	0x00300002
    14cc:	00000246 	andeq	r0, r0, r6, asr #4
    14d0:	0000024a 	andeq	r0, r0, sl, asr #4
    14d4:	00700009 	rsbseq	r0, r0, r9
    14d8:	1a244140 	bne	9119e0 <__Stack_Size+0x9115e0>
    14dc:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    14e0:	00000000 	andeq	r0, r0, r0
    14e4:	4c000000 	stcmi	0, cr0, [r0], {-0}
    14e8:	9a000002 	bls	14f8 <__Stack_Size+0x10f8>
    14ec:	01000002 	tsteq	r0, r2
    14f0:	029a5100 	addseq	r5, sl, #0, 2
    14f4:	02a00000 	adceq	r0, r0, #0
    14f8:	00040000 	andeq	r0, r4, r0
    14fc:	9f5101f3 	svcls	0x005101f3
	...
    1508:	0000024c 	andeq	r0, r0, ip, asr #4
    150c:	00000284 	andeq	r0, r0, r4, lsl #5
    1510:	84520001 	ldrbhi	r0, [r2], #-1
    1514:	a0000002 	andge	r0, r0, r2
    1518:	04000002 	streq	r0, [r0], #-2
    151c:	5201f300 	andpl	pc, r1, #0, 6
    1520:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1524:	00000000 	andeq	r0, r0, r0
    1528:	00024c00 	andeq	r4, r2, r0, lsl #24
    152c:	00026600 	andeq	r6, r2, r0, lsl #12
    1530:	53000100 	movwpl	r0, #256	; 0x100
    1534:	00000266 	andeq	r0, r0, r6, ror #4
    1538:	0000026c 	andeq	r0, r0, ip, ror #4
    153c:	01f30004 	mvnseq	r0, r4
    1540:	026c9f53 	rsbeq	r9, ip, #332	; 0x14c
    1544:	027c0000 	rsbseq	r0, ip, #0
    1548:	00010000 	andeq	r0, r1, r0
    154c:	00027c53 	andeq	r7, r2, r3, asr ip
    1550:	0002a000 	andeq	sl, r2, r0
    1554:	f3000400 	vshl.u8	d0, d0, d0
    1558:	009f5301 	addseq	r5, pc, r1, lsl #6
    155c:	00000000 	andeq	r0, r0, r0
    1560:	4c000000 	stcmi	0, cr0, [r0], {-0}
    1564:	58000002 	stmdapl	r0, {r1}
    1568:	02000002 	andeq	r0, r0, #2
    156c:	589f3000 	ldmpl	pc, {ip, sp}	; <UNPREDICTABLE>
    1570:	64000002 	strvs	r0, [r0], #-2
    1574:	01000002 	tsteq	r0, r2
    1578:	02645600 	rsbeq	r5, r4, #0, 12
    157c:	02680000 	rsbeq	r0, r8, #0
    1580:	00010000 	andeq	r0, r1, r0
    1584:	00026855 	andeq	r6, r2, r5, asr r8
    1588:	00026c00 	andeq	r6, r2, r0, lsl #24
    158c:	53000100 	movwpl	r0, #256	; 0x100
    1590:	0000026c 	andeq	r0, r0, ip, ror #4
    1594:	0000026e 	andeq	r0, r0, lr, ror #4
    1598:	9f300002 	svcls	0x00300002
    159c:	0000026e 	andeq	r0, r0, lr, ror #4
    15a0:	0000027a 	andeq	r0, r0, sl, ror r2
    15a4:	7a550001 	bvc	15415b0 <__Stack_Size+0x15411b0>
    15a8:	7e000002 	cdpvc	0, 0, cr0, cr0, cr2, {0}
    15ac:	01000002 	tsteq	r0, r2
    15b0:	027e5400 	rsbseq	r5, lr, #0, 8
    15b4:	029c0000 	addseq	r0, ip, #0
    15b8:	00010000 	andeq	r0, r1, r0
    15bc:	00029c53 	andeq	r9, r2, r3, asr ip
    15c0:	0002a000 	andeq	sl, r2, r0
    15c4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    15d0:	0000024c 	andeq	r0, r0, ip, asr #4
    15d4:	0000025c 	andeq	r0, r0, ip, asr r2
    15d8:	9f300002 	svcls	0x00300002
    15dc:	0000025c 	andeq	r0, r0, ip, asr r2
    15e0:	00000260 	andeq	r0, r0, r0, ror #4
    15e4:	74370005 	ldrtvc	r0, [r7], #-5
    15e8:	609f2400 	addsvs	r2, pc, r0, lsl #8
    15ec:	64000002 	strvs	r0, [r0], #-2
    15f0:	01000002 	tsteq	r0, r2
    15f4:	02645500 	rsbeq	r5, r4, #0, 10
    15f8:	02660000 	rsbeq	r0, r6, #0
    15fc:	00090000 	andeq	r0, r9, r0
    1600:	ff080073 			; <UNDEFINED> instruction: 0xff080073
    1604:	2400741a 	strcs	r7, [r0], #-1050	; 0x41a
    1608:	0002669f 	muleq	r2, pc, r6	; <UNPREDICTABLE>
    160c:	00026c00 	andeq	r6, r2, r0, lsl #24
    1610:	f3000a00 	vpmax.u8	d0, d0, d0
    1614:	ff085301 			; <UNDEFINED> instruction: 0xff085301
    1618:	2400741a 	strcs	r7, [r0], #-1050	; 0x41a
    161c:	00026c9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    1620:	00027200 	andeq	r7, r2, r0, lsl #4
    1624:	30000200 	andcc	r0, r0, r0, lsl #4
    1628:	0002729f 	muleq	r2, pc, r2	; <UNPREDICTABLE>
    162c:	00027600 	andeq	r7, r2, r0, lsl #12
    1630:	37000500 	strcc	r0, [r0, -r0, lsl #10]
    1634:	9f240076 	svcls	0x00240076
    1638:	00000276 	andeq	r0, r0, r6, ror r2
    163c:	0000027a 	andeq	r0, r0, sl, ror r2
    1640:	7a540001 	bvc	150164c <__Stack_Size+0x150124c>
    1644:	7c000002 	stcvc	0, cr0, [r0], {2}
    1648:	09000002 	stmdbeq	r0, {r1}
    164c:	08007300 	stmdaeq	r0, {r8, r9, ip, sp, lr}
    1650:	00761aff 	ldrshteq	r1, [r6], #-175	; 0xffffff51
    1654:	027c9f24 	rsbseq	r9, ip, #36, 30	; 0x90
    1658:	02800000 	addeq	r0, r0, #0
    165c:	000a0000 	andeq	r0, sl, r0
    1660:	085301f3 	ldmdaeq	r3, {r0, r1, r4, r5, r6, r7, r8}^
    1664:	00761aff 	ldrshteq	r1, [r6], #-175	; 0xffffff51
    1668:	02909f24 	addseq	r9, r0, #36, 30	; 0x90
    166c:	02940000 	addseq	r0, r4, #0
    1670:	00050000 	andeq	r0, r5, r0
    1674:	2400724f 	strcs	r7, [r0], #-591	; 0x24f
    1678:	0002949f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
    167c:	00029800 	andeq	r9, r2, r0, lsl #16
    1680:	54000100 	strpl	r0, [r0], #-256	; 0x100
    1684:	00000298 	muleq	r0, r8, r2
    1688:	0000029a 	muleq	r0, sl, r2
    168c:	00710009 	rsbseq	r0, r1, r9
    1690:	721aff08 	andsvc	pc, sl, #8, 30
    1694:	9a9f2400 	bls	fe7ca69c <SCS_BASE+0x1e7bc69c>
    1698:	a0000002 	andge	r0, r0, r2
    169c:	0a000002 	beq	16ac <__Stack_Size+0x12ac>
    16a0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    16a4:	721aff08 	andsvc	pc, sl, #8, 30
    16a8:	009f2400 	addseq	r2, pc, r0, lsl #8
    16ac:	00000000 	andeq	r0, r0, r0
    16b0:	4c000000 	stcmi	0, cr0, [r0], {-0}
    16b4:	82000002 	andhi	r0, r0, #2
    16b8:	02000002 	andeq	r0, r0, #2
    16bc:	829f3000 	addshi	r3, pc, #0
    16c0:	98000002 	stmdals	r0, {r1}
    16c4:	09000002 	stmdbeq	r0, {r1}
    16c8:	48007300 	stmdami	r0, {r8, r9, ip, sp, lr}
    16cc:	441a2441 	ldrmi	r2, [sl], #-1089	; 0x441
    16d0:	00009f25 	andeq	r9, r0, r5, lsr #30
    16d4:	00000000 	andeq	r0, r0, r0
    16d8:	02a00000 	adceq	r0, r0, #0
    16dc:	02a40000 	adceq	r0, r4, #0
    16e0:	00010000 	andeq	r0, r1, r0
    16e4:	0002a451 	andeq	sl, r2, r1, asr r4
    16e8:	0002b000 	andeq	fp, r2, r0
    16ec:	f3000400 	vshl.u8	d0, d0, d0
    16f0:	009f5101 	addseq	r5, pc, r1, lsl #2
    16f4:	00000000 	andeq	r0, r0, r0
    16f8:	a0000000 	andge	r0, r0, r0
    16fc:	a2000002 	andge	r0, r0, #2
    1700:	02000002 	andeq	r0, r0, #2
    1704:	a29f3000 	addsge	r3, pc, #0
    1708:	b0000002 	andlt	r0, r0, r2
    170c:	01000002 	tsteq	r0, r2
    1710:	00005300 	andeq	r5, r0, r0, lsl #6
    1714:	00000000 	andeq	r0, r0, r0
    1718:	02a00000 	adceq	r0, r0, #0
    171c:	02a80000 	adceq	r0, r8, #0
    1720:	00020000 	andeq	r0, r2, r0
    1724:	00009f30 	andeq	r9, r0, r0, lsr pc
    1728:	00000000 	andeq	r0, r0, r0
    172c:	02b40000 	adcseq	r0, r4, #0
    1730:	02b80000 	adcseq	r0, r8, #0
    1734:	00010000 	andeq	r0, r1, r0
    1738:	0002b850 	andeq	fp, r2, r0, asr r8
    173c:	0002bc00 	andeq	fp, r2, r0, lsl #24
    1740:	f3000400 	vshl.u8	d0, d0, d0
    1744:	009f5001 	addseq	r5, pc, r1
    1748:	00000000 	andeq	r0, r0, r0
    174c:	b4000000 	strlt	r0, [r0], #-0
    1750:	b6000002 	strlt	r0, [r0], -r2
    1754:	01000002 	tsteq	r0, r2
    1758:	02b65100 	adcseq	r5, r6, #0, 2
    175c:	02bc0000 	adcseq	r0, ip, #0
    1760:	00040000 	andeq	r0, r4, r0
    1764:	9f5101f3 	svcls	0x005101f3
	...
    1770:	000002bc 			; <UNDEFINED> instruction: 0x000002bc
    1774:	000002c8 	andeq	r0, r0, r8, asr #5
    1778:	c8510001 	ldmdagt	r1, {r0}^
    177c:	cc000002 	stcgt	0, cr0, [r0], {2}
    1780:	04000002 	streq	r0, [r0], #-2
    1784:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1788:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    178c:	00000000 	andeq	r0, r0, r0
    1790:	0002bc00 	andeq	fp, r2, r0, lsl #24
    1794:	0002be00 	andeq	fp, r2, r0, lsl #28
    1798:	30000200 	andcc	r0, r0, r0, lsl #4
    179c:	0002be9f 	muleq	r2, pc, lr	; <UNPREDICTABLE>
    17a0:	0002c200 	andeq	ip, r2, r0, lsl #4
    17a4:	53000100 	movwpl	r0, #256	; 0x100
    17a8:	000002c6 	andeq	r0, r0, r6, asr #5
    17ac:	000002c8 	andeq	r0, r0, r8, asr #5
    17b0:	c8530001 	ldmdagt	r3, {r0}^
    17b4:	cc000002 	stcgt	0, cr0, [r0], {2}
    17b8:	01000002 	tsteq	r0, r2
    17bc:	00005100 	andeq	r5, r0, r0, lsl #2
    17c0:	00000000 	andeq	r0, r0, r0
    17c4:	02d20000 	sbcseq	r0, r2, #0
    17c8:	02da0000 	sbcseq	r0, sl, #0
    17cc:	00010000 	andeq	r0, r1, r0
    17d0:	0002da51 	andeq	sp, r2, r1, asr sl
    17d4:	0002de00 	andeq	sp, r2, r0, lsl #28
    17d8:	f3000400 	vshl.u8	d0, d0, d0
    17dc:	009f5101 	addseq	r5, pc, r1, lsl #2
    17e0:	00000000 	andeq	r0, r0, r0
    17e4:	d2000000 	andle	r0, r0, #0
    17e8:	d4000002 	strle	r0, [r0], #-2
    17ec:	02000002 	andeq	r0, r0, #2
    17f0:	d49f3000 	ldrle	r3, [pc], #0	; 17f8 <__Stack_Size+0x13f8>
    17f4:	da000002 	ble	1804 <__Stack_Size+0x1404>
    17f8:	01000002 	tsteq	r0, r2
    17fc:	02da5300 	sbcseq	r5, sl, #0, 6
    1800:	02de0000 	sbcseq	r0, lr, #0
    1804:	00010000 	andeq	r0, r1, r0
    1808:	00000051 	andeq	r0, r0, r1, asr r0
    180c:	00000000 	andeq	r0, r0, r0
    1810:	0002f800 	andeq	pc, r2, r0, lsl #16
    1814:	00030000 	andeq	r0, r3, r0
    1818:	50000100 	andpl	r0, r0, r0, lsl #2
    181c:	00000300 	andeq	r0, r0, r0, lsl #6
    1820:	00000304 	andeq	r0, r0, r4, lsl #6
    1824:	01f30004 	mvnseq	r0, r4
    1828:	00009f50 	andeq	r9, r0, r0, asr pc
    182c:	00000000 	andeq	r0, r0, r0
    1830:	02f80000 	rscseq	r0, r8, #0
    1834:	02fa0000 	rscseq	r0, sl, #0
    1838:	00020000 	andeq	r0, r2, r0
    183c:	02fa9f30 	rscseq	r9, sl, #48, 30	; 0xc0
    1840:	03040000 	movweq	r0, #16384	; 0x4000
    1844:	000b0000 	andeq	r0, fp, r0
    1848:	ff080071 			; <UNDEFINED> instruction: 0xff080071
    184c:	1a00731a 	bne	1e4bc <__Stack_Size+0x1e0bc>
    1850:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    1854:	00000000 	andeq	r0, r0, r0
    1858:	04000000 	streq	r0, [r0], #-0
    185c:	06000003 	streq	r0, [r0], -r3
    1860:	01000003 	tsteq	r0, r3
    1864:	03065100 	movweq	r5, #24832	; 0x6100
    1868:	030a0000 	movweq	r0, #40960	; 0xa000
    186c:	00040000 	andeq	r0, r4, r0
    1870:	9f5101f3 	svcls	0x005101f3
	...
    187c:	0000030a 	andeq	r0, r0, sl, lsl #6
    1880:	0000030e 	andeq	r0, r0, lr, lsl #6
    1884:	0e500001 	cdpeq	0, 5, cr0, cr0, cr1, {0}
    1888:	20000003 	andcs	r0, r0, r3
    188c:	04000003 	streq	r0, [r0], #-3
    1890:	5001f300 	andpl	pc, r1, r0, lsl #6
    1894:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1898:	00000000 	andeq	r0, r0, r0
    189c:	00030a00 	andeq	r0, r3, r0, lsl #20
    18a0:	00031600 	andeq	r1, r3, r0, lsl #12
    18a4:	51000100 	mrspl	r0, (UNDEF: 16)
    18a8:	00000316 	andeq	r0, r0, r6, lsl r3
    18ac:	00000320 	andeq	r0, r0, r0, lsr #6
    18b0:	01f30004 	mvnseq	r0, r4
    18b4:	00009f51 	andeq	r9, r0, r1, asr pc
    18b8:	00000000 	andeq	r0, r0, r0
    18bc:	030a0000 	movweq	r0, #40960	; 0xa000
    18c0:	031e0000 	tsteq	lr, #0
    18c4:	00020000 	andeq	r0, r2, r0
    18c8:	031e9f30 	tsteq	lr, #48, 30	; 0xc0
    18cc:	03200000 	nopeq	{0}	; <UNPREDICTABLE>
    18d0:	00010000 	andeq	r0, r1, r0
    18d4:	00000050 	andeq	r0, r0, r0, asr r0
    18d8:	00000000 	andeq	r0, r0, r0
    18dc:	00030a00 	andeq	r0, r3, r0, lsl #20
    18e0:	00031600 	andeq	r1, r3, r0, lsl #12
    18e4:	71000900 	tstvc	r0, r0, lsl #18
    18e8:	0a253800 	beq	94f8f0 <__Stack_Size+0x94f4f0>
    18ec:	9f1affff 	svcls	0x001affff
    18f0:	00000316 	andeq	r0, r0, r6, lsl r3
    18f4:	00000320 	andeq	r0, r0, r0, lsr #6
    18f8:	01f3000a 	mvnseq	r0, sl
    18fc:	0a253851 	beq	94fa48 <__Stack_Size+0x94f648>
    1900:	9f1affff 	svcls	0x001affff
	...
    190c:	0000030a 	andeq	r0, r0, sl, lsl #6
    1910:	0000030c 	andeq	r0, r0, ip, lsl #6
    1914:	9f300002 	svcls	0x00300002
    1918:	0000030c 	andeq	r0, r0, ip, lsl #6
    191c:	0000031e 	andeq	r0, r0, lr, lsl r3
    1920:	00710009 	rsbseq	r0, r1, r9
    1924:	731aff08 	tstvc	sl, #8, 30	; <UNPREDICTABLE>
    1928:	1e9f1a00 	vfnmsne.f32	s2, s30, s0
    192c:	20000003 	andcs	r0, r0, r3
    1930:	0a000003 	beq	1944 <__Stack_Size+0x1544>
    1934:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1938:	731aff08 	tstvc	sl, #8, 30	; <UNPREDICTABLE>
    193c:	009f1a00 	addseq	r1, pc, r0, lsl #20
    1940:	00000000 	andeq	r0, r0, r0
    1944:	20000000 	andcs	r0, r0, r0
    1948:	24000003 	strcs	r0, [r0], #-3
    194c:	01000003 	tsteq	r0, r3
    1950:	03245100 			; <UNDEFINED> instruction: 0x03245100
    1954:	03280000 			; <UNDEFINED> instruction: 0x03280000
    1958:	00040000 	andeq	r0, r4, r0
    195c:	9f5101f3 	svcls	0x005101f3
	...
    1968:	00000320 	andeq	r0, r0, r0, lsr #6
    196c:	00000324 	andeq	r0, r0, r4, lsr #6
    1970:	00710005 	rsbseq	r0, r1, r5
    1974:	249f2538 	ldrcs	r2, [pc], #1336	; 197c <__Stack_Size+0x157c>
    1978:	28000003 	stmdacs	r0, {r0, r1}
    197c:	06000003 	streq	r0, [r0], -r3
    1980:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1984:	009f2538 	addseq	r2, pc, r8, lsr r5	; <UNPREDICTABLE>
    1988:	00000000 	andeq	r0, r0, r0
    198c:	34000000 	strcc	r0, [r0], #-0
    1990:	42000000 	andmi	r0, r0, #0
    1994:	01000000 	mrseq	r0, (UNDEF: 0)
    1998:	00425000 	subeq	r5, r2, r0
    199c:	004c0000 	subeq	r0, ip, r0
    19a0:	00040000 	andeq	r0, r4, r0
    19a4:	9f5001f3 	svcls	0x005001f3
	...
    19b0:	00000034 	andeq	r0, r0, r4, lsr r0
    19b4:	00000038 	andeq	r0, r0, r8, lsr r0
    19b8:	9f300002 	svcls	0x00300002
    19bc:	00000038 	andeq	r0, r0, r8, lsr r0
    19c0:	0000003c 	andeq	r0, r0, ip, lsr r0
    19c4:	40530001 	subsmi	r0, r3, r1
    19c8:	42000000 	andmi	r0, r0, #0
    19cc:	01000000 	mrseq	r0, (UNDEF: 0)
    19d0:	00425300 	subeq	r5, r2, r0, lsl #6
    19d4:	004c0000 	subeq	r0, ip, r0
    19d8:	00010000 	andeq	r0, r1, r0
    19dc:	00000050 	andeq	r0, r0, r0, asr r0
    19e0:	00000000 	andeq	r0, r0, r0
    19e4:	00004c00 	andeq	r4, r0, r0, lsl #24
    19e8:	00005a00 	andeq	r5, r0, r0, lsl #20
    19ec:	50000100 	andpl	r0, r0, r0, lsl #2
    19f0:	0000005a 	andeq	r0, r0, sl, asr r0
    19f4:	00000064 	andeq	r0, r0, r4, rrx
    19f8:	01f30004 	mvnseq	r0, r4
    19fc:	00009f50 	andeq	r9, r0, r0, asr pc
    1a00:	00000000 	andeq	r0, r0, r0
    1a04:	004c0000 	subeq	r0, ip, r0
    1a08:	00500000 	subseq	r0, r0, r0
    1a0c:	00020000 	andeq	r0, r2, r0
    1a10:	00509f30 	subseq	r9, r0, r0, lsr pc
    1a14:	00540000 	subseq	r0, r4, r0
    1a18:	00010000 	andeq	r0, r1, r0
    1a1c:	00005853 	andeq	r5, r0, r3, asr r8
    1a20:	00005a00 	andeq	r5, r0, r0, lsl #20
    1a24:	53000100 	movwpl	r0, #256	; 0x100
    1a28:	0000005a 	andeq	r0, r0, sl, asr r0
    1a2c:	00000064 	andeq	r0, r0, r4, rrx
    1a30:	00500001 	subseq	r0, r0, r1
    1a34:	00000000 	andeq	r0, r0, r0
    1a38:	64000000 	strvs	r0, [r0], #-0
    1a3c:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    1a40:	01000000 	mrseq	r0, (UNDEF: 0)
    1a44:	00685000 	rsbeq	r5, r8, r0
    1a48:	00700000 	rsbseq	r0, r0, r0
    1a4c:	00040000 	andeq	r0, r4, r0
    1a50:	9f5001f3 	svcls	0x005001f3
	...
    1a5c:	00000070 	andeq	r0, r0, r0, ror r0
    1a60:	00000074 	andeq	r0, r0, r4, ror r0
    1a64:	74500001 	ldrbvc	r0, [r0], #-1
    1a68:	7e000000 	cdpvc	0, 0, cr0, cr0, cr0, {0}
    1a6c:	04000000 	streq	r0, [r0], #-0
    1a70:	5001f300 	andpl	pc, r1, r0, lsl #6
    1a74:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1a80:	00000e00 	andeq	r0, r0, r0, lsl #28
    1a84:	50000100 	andpl	r0, r0, r0, lsl #2
    1a88:	0000000e 	andeq	r0, r0, lr
    1a8c:	00000018 	andeq	r0, r0, r8, lsl r0
    1a90:	01f30004 	mvnseq	r0, r4
    1a94:	00009f50 	andeq	r9, r0, r0, asr pc
    1a98:	00000000 	andeq	r0, r0, r0
    1a9c:	00180000 	andseq	r0, r8, r0
    1aa0:	00260000 	eoreq	r0, r6, r0
    1aa4:	00010000 	andeq	r0, r1, r0
    1aa8:	00002650 	andeq	r2, r0, r0, asr r6
    1aac:	00003000 	andeq	r3, r0, r0
    1ab0:	f3000400 	vshl.u8	d0, d0, d0
    1ab4:	009f5001 	addseq	r5, pc, r1
    1ab8:	00000000 	andeq	r0, r0, r0
    1abc:	30000000 	andcc	r0, r0, r0
    1ac0:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    1ac4:	01000000 	mrseq	r0, (UNDEF: 0)
    1ac8:	003e5000 	eorseq	r5, lr, r0
    1acc:	00480000 	subeq	r0, r8, r0
    1ad0:	00040000 	andeq	r0, r4, r0
    1ad4:	9f5001f3 	svcls	0x005001f3
	...
    1ae0:	00000088 	andeq	r0, r0, r8, lsl #1
    1ae4:	0000008c 	andeq	r0, r0, ip, lsl #1
    1ae8:	9f300002 	svcls	0x00300002
    1aec:	0000008c 	andeq	r0, r0, ip, lsl #1
    1af0:	00000090 	muleq	r0, r0, r0
    1af4:	00700007 	rsbseq	r0, r0, r7
    1af8:	2e301a32 	mrccs	10, 1, r1, cr0, cr2, {1}
    1afc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1b00:	00000000 	andeq	r0, r0, r0
    1b04:	00009800 	andeq	r9, r0, r0, lsl #16
    1b08:	00009c00 	andeq	r9, r0, r0, lsl #24
    1b0c:	30000200 	andcc	r0, r0, r0, lsl #4
    1b10:	00009c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    1b14:	0000a000 	andeq	sl, r0, r0
    1b18:	70000800 	andvc	r0, r0, r0, lsl #16
    1b1c:	1a200800 	bne	803b24 <__Stack_Size+0x803724>
    1b20:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    1b24:	00000000 	andeq	r0, r0, r0
    1b28:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    1b2c:	b0000000 	andlt	r0, r0, r0
    1b30:	01000000 	mrseq	r0, (UNDEF: 0)
    1b34:	00b05000 	adcseq	r5, r0, r0
    1b38:	00b20000 	adcseq	r0, r2, r0
    1b3c:	00040000 	andeq	r0, r4, r0
    1b40:	9f5001f3 	svcls	0x005001f3
    1b44:	000000b2 	strheq	r0, [r0], -r2
    1b48:	000000b6 	strheq	r0, [r0], -r6
    1b4c:	b6500001 	ldrblt	r0, [r0], -r1
    1b50:	c0000000 	andgt	r0, r0, r0
    1b54:	04000000 	streq	r0, [r0], #-0
    1b58:	5001f300 	andpl	pc, r1, r0, lsl #6
    1b5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1b60:	00000000 	andeq	r0, r0, r0
    1b64:	0000c000 	andeq	ip, r0, r0
    1b68:	0000c800 	andeq	ip, r0, r0, lsl #16
    1b6c:	50000100 	andpl	r0, r0, r0, lsl #2
    1b70:	000000c8 	andeq	r0, r0, r8, asr #1
    1b74:	000000ce 	andeq	r0, r0, lr, asr #1
    1b78:	01f30004 	mvnseq	r0, r4
    1b7c:	00ce9f50 	sbceq	r9, lr, r0, asr pc
    1b80:	00d60000 	sbcseq	r0, r6, r0
    1b84:	00010000 	andeq	r0, r1, r0
    1b88:	0000d650 	andeq	sp, r0, r0, asr r6
    1b8c:	0000e000 	andeq	lr, r0, r0
    1b90:	f3000400 	vshl.u8	d0, d0, d0
    1b94:	009f5001 	addseq	r5, pc, r1
    1b98:	00000000 	andeq	r0, r0, r0
    1b9c:	c0000000 	andgt	r0, r0, r0
    1ba0:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    1ba4:	02000000 	andeq	r0, r0, #0
    1ba8:	d89f3000 	ldmle	pc, {ip, sp}	; <UNPREDICTABLE>
    1bac:	e0000000 	and	r0, r0, r0
    1bb0:	01000000 	mrseq	r0, (UNDEF: 0)
    1bb4:	00005000 	andeq	r5, r0, r0
    1bb8:	00000000 	andeq	r0, r0, r0
    1bbc:	00ec0000 	rsceq	r0, ip, r0
    1bc0:	010e0000 	mrseq	r0, (UNDEF: 14)
    1bc4:	00020000 	andeq	r0, r2, r0
    1bc8:	010e9f34 	tsteq	lr, r4, lsr pc
    1bcc:	01140000 	tsteq	r4, r0
    1bd0:	00010000 	andeq	r0, r1, r0
    1bd4:	00000050 	andeq	r0, r0, r0, asr r0
    1bd8:	00000000 	andeq	r0, r0, r0
    1bdc:	00011400 	andeq	r1, r1, r0, lsl #8
    1be0:	00011b00 	andeq	r1, r1, r0, lsl #22
    1be4:	50000100 	andpl	r0, r0, r0, lsl #2
    1be8:	0000011b 	andeq	r0, r0, fp, lsl r1
    1bec:	0000014a 	andeq	r0, r0, sl, asr #2
    1bf0:	00540001 	subseq	r0, r4, r1
    1bf4:	00000000 	andeq	r0, r0, r0
    1bf8:	14000000 	strne	r0, [r0], #-0
    1bfc:	1c000001 	stcne	0, cr0, [r0], {1}
    1c00:	02000001 	andeq	r0, r0, #1
    1c04:	1c9f3400 	cfldrsne	mvf3, [pc], {0}
    1c08:	37000001 	strcc	r0, [r0, -r1]
    1c0c:	01000001 	tsteq	r0, r1
    1c10:	01385000 	teqeq	r8, r0
    1c14:	013e0000 	teqeq	lr, r0
    1c18:	00010000 	andeq	r0, r1, r0
    1c1c:	00014050 	andeq	r4, r1, r0, asr r0
    1c20:	00014a00 	andeq	r4, r1, r0, lsl #20
    1c24:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1c30:	0000014a 	andeq	r0, r0, sl, asr #2
    1c34:	00000152 	andeq	r0, r0, r2, asr r1
    1c38:	52500001 	subspl	r0, r0, #1
    1c3c:	86000001 	strhi	r0, [r0], -r1
    1c40:	01000001 	tsteq	r0, r1
    1c44:	01865500 	orreq	r5, r6, r0, lsl #10
    1c48:	018c0000 	orreq	r0, ip, r0
    1c4c:	00040000 	andeq	r0, r4, r0
    1c50:	9f5001f3 	svcls	0x005001f3
	...
    1c5c:	0000014a 	andeq	r0, r0, sl, asr #2
    1c60:	00000156 	andeq	r0, r0, r6, asr r1
    1c64:	9f340002 	svcls	0x00340002
    1c68:	00000156 	andeq	r0, r0, r6, asr r1
    1c6c:	00000160 	andeq	r0, r0, r0, ror #2
    1c70:	76500001 	ldrbvc	r0, [r0], -r1
    1c74:	8c000001 	stchi	0, cr0, [r0], {1}
    1c78:	01000001 	tsteq	r0, r1
    1c7c:	00005000 	andeq	r5, r0, r0
    1c80:	00000000 	andeq	r0, r0, r0
    1c84:	018c0000 	orreq	r0, ip, r0
    1c88:	01960000 	orrseq	r0, r6, r0
    1c8c:	00020000 	andeq	r0, r2, r0
    1c90:	01969f34 	orrseq	r9, r6, r4, lsr pc
    1c94:	01a00000 	moveq	r0, r0
    1c98:	00010000 	andeq	r0, r1, r0
    1c9c:	0001b450 	andeq	fp, r1, r0, asr r4
    1ca0:	0001c800 	andeq	ip, r1, r0, lsl #16
    1ca4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1cb0:	000001c8 	andeq	r0, r0, r8, asr #3
    1cb4:	000001d2 	ldrdeq	r0, [r0], -r2
    1cb8:	9f340002 	svcls	0x00340002
    1cbc:	000001d2 	ldrdeq	r0, [r0], -r2
    1cc0:	000001de 	ldrdeq	r0, [r0], -lr
    1cc4:	fa500001 	blx	1401cd0 <__Stack_Size+0x14018d0>
    1cc8:	06000001 	streq	r0, [r0], -r1
    1ccc:	01000002 	tsteq	r0, r2
    1cd0:	021c5000 	andseq	r5, ip, #0
    1cd4:	02380000 	eorseq	r0, r8, #0
    1cd8:	00010000 	andeq	r0, r1, r0
    1cdc:	00000050 	andeq	r0, r0, r0, asr r0
    1ce0:	00000000 	andeq	r0, r0, r0
    1ce4:	00023800 	andeq	r3, r2, r0, lsl #16
    1ce8:	00023e00 	andeq	r3, r2, r0, lsl #28
    1cec:	50000100 	andpl	r0, r0, r0, lsl #2
    1cf0:	0000023e 	andeq	r0, r0, lr, lsr r2
    1cf4:	0000027a 	andeq	r0, r0, sl, ror r2
    1cf8:	7a560001 	bvc	1581d04 <__Stack_Size+0x1581904>
    1cfc:	80000002 	andhi	r0, r0, r2
    1d00:	04000002 	streq	r0, [r0], #-2
    1d04:	5001f300 	andpl	pc, r1, r0, lsl #6
    1d08:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1d0c:	00000000 	andeq	r0, r0, r0
    1d10:	00023800 	andeq	r3, r2, r0, lsl #16
    1d14:	00024300 	andeq	r4, r2, r0, lsl #6
    1d18:	51000100 	mrspl	r0, (UNDEF: 16)
    1d1c:	00000243 	andeq	r0, r0, r3, asr #4
    1d20:	00000262 	andeq	r0, r0, r2, ror #4
    1d24:	62550001 	subsvs	r0, r5, #1
    1d28:	80000002 	andhi	r0, r0, r2
    1d2c:	04000002 	streq	r0, [r0], #-2
    1d30:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1d34:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1d38:	00000000 	andeq	r0, r0, r0
    1d3c:	00023800 	andeq	r3, r2, r0, lsl #16
    1d40:	00024400 	andeq	r4, r2, r0, lsl #8
    1d44:	34000200 	strcc	r0, [r0], #-512	; 0x200
    1d48:	0002449f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
    1d4c:	00024c00 	andeq	r4, r2, r0, lsl #24
    1d50:	50000100 	andpl	r0, r0, r0, lsl #2
    1d54:	0000025c 	andeq	r0, r0, ip, asr r2
    1d58:	00000266 	andeq	r0, r0, r6, ror #4
    1d5c:	6a500001 	bvs	1401d68 <__Stack_Size+0x1401968>
    1d60:	80000002 	andhi	r0, r0, r2
    1d64:	01000002 	tsteq	r0, r2
    1d68:	00005000 	andeq	r5, r0, r0
    1d6c:	00000000 	andeq	r0, r0, r0
    1d70:	02800000 	addeq	r0, r0, #0
    1d74:	02860000 	addeq	r0, r6, #0
    1d78:	00010000 	andeq	r0, r1, r0
    1d7c:	00028650 	andeq	r8, r2, r0, asr r6
    1d80:	0002b200 	andeq	fp, r2, r0, lsl #4
    1d84:	55000100 	strpl	r0, [r0, #-256]	; 0x100
    1d88:	000002b2 			; <UNDEFINED> instruction: 0x000002b2
    1d8c:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
    1d90:	01f30004 	mvnseq	r0, r4
    1d94:	00009f50 	andeq	r9, r0, r0, asr pc
    1d98:	00000000 	andeq	r0, r0, r0
    1d9c:	02800000 	addeq	r0, r0, #0
    1da0:	028b0000 	addeq	r0, fp, #0
    1da4:	00010000 	andeq	r0, r1, r0
    1da8:	00028b51 	andeq	r8, r2, r1, asr fp
    1dac:	0002b800 	andeq	fp, r2, r0, lsl #16
    1db0:	f3000400 	vshl.u8	d0, d0, d0
    1db4:	009f5101 	addseq	r5, pc, r1, lsl #2
    1db8:	00000000 	andeq	r0, r0, r0
    1dbc:	80000000 	andhi	r0, r0, r0
    1dc0:	8c000002 	stchi	0, cr0, [r0], {2}
    1dc4:	02000002 	andeq	r0, r0, #2
    1dc8:	8c9f3400 	cfldrshi	mvf3, [pc], {0}
    1dcc:	94000002 	strls	r0, [r0], #-2
    1dd0:	01000002 	tsteq	r0, r2
    1dd4:	02a25000 	adceq	r5, r2, #0
    1dd8:	02b80000 	adcseq	r0, r8, #0
    1ddc:	00010000 	andeq	r0, r1, r0
    1de0:	00000050 	andeq	r0, r0, r0, asr r0
    1de4:	00000000 	andeq	r0, r0, r0
    1de8:	0002b800 	andeq	fp, r2, r0, lsl #16
    1dec:	0002be00 	andeq	fp, r2, r0, lsl #28
    1df0:	50000100 	andpl	r0, r0, r0, lsl #2
    1df4:	000002be 			; <UNDEFINED> instruction: 0x000002be
    1df8:	000002f6 	strdeq	r0, [r0], -r6
    1dfc:	f6560001 			; <UNDEFINED> instruction: 0xf6560001
    1e00:	00000002 	andeq	r0, r0, r2
    1e04:	04000003 	streq	r0, [r0], #-3
    1e08:	5001f300 	andpl	pc, r1, r0, lsl #6
    1e0c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1e10:	00000000 	andeq	r0, r0, r0
    1e14:	0002b800 	andeq	fp, r2, r0, lsl #16
    1e18:	0002c300 	andeq	ip, r2, r0, lsl #6
    1e1c:	51000100 	mrspl	r0, (UNDEF: 16)
    1e20:	000002c3 	andeq	r0, r0, r3, asr #5
    1e24:	00000300 	andeq	r0, r0, r0, lsl #6
    1e28:	01f30004 	mvnseq	r0, r4
    1e2c:	00009f51 	andeq	r9, r0, r1, asr pc
    1e30:	00000000 	andeq	r0, r0, r0
    1e34:	02b80000 	adcseq	r0, r8, #0
    1e38:	02c40000 	sbceq	r0, r4, #0
    1e3c:	00020000 	andeq	r0, r2, r0
    1e40:	02c49f34 	sbceq	r9, r4, #52, 30	; 0xd0
    1e44:	02da0000 	sbcseq	r0, sl, #0
    1e48:	00010000 	andeq	r0, r1, r0
    1e4c:	0002e650 	andeq	lr, r2, r0, asr r6
    1e50:	00030000 	andeq	r0, r3, r0
    1e54:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1e60:	00000300 	andeq	r0, r0, r0, lsl #6
    1e64:	00000304 	andeq	r0, r0, r4, lsl #6
    1e68:	04500001 	ldrbeq	r0, [r0], #-1
    1e6c:	06000003 	streq	r0, [r0], -r3
    1e70:	04000003 	streq	r0, [r0], #-3
    1e74:	20007000 	andcs	r7, r0, r0
    1e78:	0003069f 	muleq	r3, pc, r6	; <UNPREDICTABLE>
    1e7c:	00031000 	andeq	r1, r3, r0
    1e80:	74000400 	strvc	r0, [r0], #-1024	; 0x400
    1e84:	109f2000 	addsne	r2, pc, r0
    1e88:	6e000003 	cdpvs	0, 0, cr0, cr0, cr3, {0}
    1e8c:	01000003 	tsteq	r0, r3
    1e90:	036e5400 	cmneq	lr, #0, 8
    1e94:	03a00000 	moveq	r0, #0
    1e98:	00050000 	andeq	r0, r5, r0
    1e9c:	205001f3 	ldrshcs	r0, [r0], #-19	; 0xffffffed
    1ea0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1ea4:	00000000 	andeq	r0, r0, r0
    1ea8:	00030400 	andeq	r0, r3, r0, lsl #8
    1eac:	00030600 	andeq	r0, r3, r0, lsl #12
    1eb0:	70000700 	andvc	r0, r0, r0, lsl #14
    1eb4:	ff082000 			; <UNDEFINED> instruction: 0xff082000
    1eb8:	03069f1a 	movweq	r9, #28442	; 0x6f1a
    1ebc:	03100000 	tsteq	r0, #0
    1ec0:	00070000 	andeq	r0, r7, r0
    1ec4:	08200074 	stmdaeq	r0!, {r2, r4, r5, r6}
    1ec8:	109f1aff 			; <UNDEFINED> instruction: 0x109f1aff
    1ecc:	6e000003 	cdpvs	0, 0, cr0, cr0, cr3, {0}
    1ed0:	06000003 	streq	r0, [r0], -r3
    1ed4:	08007400 	stmdaeq	r0, {sl, ip, sp, lr}
    1ed8:	6e9f1aff 	mrcvs	10, 4, r1, cr15, cr15, {7}
    1edc:	a0000003 	andge	r0, r0, r3
    1ee0:	08000003 	stmdaeq	r0, {r0, r1}
    1ee4:	5001f300 	andpl	pc, r1, r0, lsl #6
    1ee8:	1aff0820 	bne	fffc3f70 <SCS_BASE+0x1ffb5f70>
    1eec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1ef0:	00000000 	andeq	r0, r0, r0
    1ef4:	00030400 	andeq	r0, r3, r0, lsl #8
    1ef8:	00030600 	andeq	r0, r3, r0, lsl #12
    1efc:	70000a00 	andvc	r0, r0, r0, lsl #20
    1f00:	000a2000 	andeq	r2, sl, r0
    1f04:	25381aff 	ldrcs	r1, [r8, #-2815]!	; 0xaff
    1f08:	0003069f 	muleq	r3, pc, r6	; <UNPREDICTABLE>
    1f0c:	00031000 	andeq	r1, r3, r0
    1f10:	74000a00 	strvc	r0, [r0], #-2560	; 0xa00
    1f14:	000a2000 	andeq	r2, sl, r0
    1f18:	25381aff 	ldrcs	r1, [r8, #-2815]!	; 0xaff
    1f1c:	0003109f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
    1f20:	00036e00 	andeq	r6, r3, r0, lsl #28
    1f24:	74000900 	strvc	r0, [r0], #-2304	; 0x900
    1f28:	ff000a00 			; <UNDEFINED> instruction: 0xff000a00
    1f2c:	9f25381a 	svcls	0x0025381a
    1f30:	0000036e 	andeq	r0, r0, lr, ror #6
    1f34:	000003a0 	andeq	r0, r0, r0, lsr #7
    1f38:	01f3000b 	mvnseq	r0, fp
    1f3c:	000a2050 	andeq	r2, sl, r0, asr r0
    1f40:	25381aff 	ldrcs	r1, [r8, #-2815]!	; 0xaff
    1f44:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1f48:	00000000 	andeq	r0, r0, r0
    1f4c:	00030400 	andeq	r0, r3, r0, lsl #8
    1f50:	00030600 	andeq	r0, r3, r0, lsl #12
    1f54:	70000b00 	andvc	r0, r0, r0, lsl #22
    1f58:	ff082000 			; <UNDEFINED> instruction: 0xff082000
    1f5c:	401a2440 	andsmi	r2, sl, r0, asr #8
    1f60:	03069f25 	movweq	r9, #28453	; 0x6f25
    1f64:	03100000 	tsteq	r0, #0
    1f68:	000b0000 	andeq	r0, fp, r0
    1f6c:	08200074 	stmdaeq	r0!, {r2, r4, r5, r6}
    1f70:	1a2440ff 	bne	912374 <__Stack_Size+0x911f74>
    1f74:	109f2540 	addsne	r2, pc, r0, asr #10
    1f78:	6e000003 	cdpvs	0, 0, cr0, cr0, cr3, {0}
    1f7c:	0a000003 	beq	1f90 <__Stack_Size+0x1b90>
    1f80:	08007400 	stmdaeq	r0, {sl, ip, sp, lr}
    1f84:	1a2440ff 	bne	912388 <__Stack_Size+0x911f88>
    1f88:	6e9f2540 	cdpvs	5, 9, cr2, cr15, cr0, {2}
    1f8c:	a0000003 	andge	r0, r0, r3
    1f90:	0c000003 	stceq	0, cr0, [r0], {3}
    1f94:	5001f300 	andpl	pc, r1, r0, lsl #6
    1f98:	40ff0820 	rscsmi	r0, pc, r0, lsr #16
    1f9c:	25401a24 	strbcs	r1, [r0, #-2596]	; 0xa24
    1fa0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1fa4:	00000000 	andeq	r0, r0, r0
    1fa8:	00030400 	andeq	r0, r3, r0, lsl #8
    1fac:	00030600 	andeq	r0, r3, r0, lsl #12
    1fb0:	70000600 	andvc	r0, r0, r0, lsl #12
    1fb4:	25482000 	strbcs	r2, [r8, #-0]
    1fb8:	0003069f 	muleq	r3, pc, r6	; <UNPREDICTABLE>
    1fbc:	00031000 	andeq	r1, r3, r0
    1fc0:	74000600 	strvc	r0, [r0], #-1536	; 0x600
    1fc4:	25482000 	strbcs	r2, [r8, #-0]
    1fc8:	0003109f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
    1fcc:	00036e00 	andeq	r6, r3, r0, lsl #28
    1fd0:	74000500 	strvc	r0, [r0], #-1280	; 0x500
    1fd4:	9f254800 	svcls	0x00254800
    1fd8:	0000036e 	andeq	r0, r0, lr, ror #6
    1fdc:	000003a0 	andeq	r0, r0, r0, lsr #7
    1fe0:	01f30007 	mvnseq	r0, r7
    1fe4:	25482050 	strbcs	r2, [r8, #-80]	; 0x50
    1fe8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1fec:	00000000 	andeq	r0, r0, r0
    1ff0:	00030000 	andeq	r0, r3, r0
    1ff4:	00030a00 	andeq	r0, r3, r0, lsl #20
    1ff8:	34000200 	strcc	r0, [r0], #-512	; 0x200
    1ffc:	00030a9f 	muleq	r3, pc, sl	; <UNPREDICTABLE>
    2000:	00032e00 	andeq	r2, r3, r0, lsl #28
    2004:	50000100 	andpl	r0, r0, r0, lsl #2
    2008:	00000334 	andeq	r0, r0, r4, lsr r3
    200c:	00000338 	andeq	r0, r0, r8, lsr r3
    2010:	3e500001 	cdpcc	0, 5, cr0, cr0, cr1, {0}
    2014:	44000003 	strmi	r0, [r0], #-3
    2018:	01000003 	tsteq	r0, r3
    201c:	03505000 	cmpeq	r0, #0
    2020:	03540000 	cmpeq	r4, #0
    2024:	00010000 	andeq	r0, r1, r0
    2028:	00036850 	andeq	r6, r3, r0, asr r8
    202c:	00036c00 	andeq	r6, r3, r0, lsl #24
    2030:	50000100 	andpl	r0, r0, r0, lsl #2
    2034:	00000382 	andeq	r0, r0, r2, lsl #7
    2038:	000003a0 	andeq	r0, r0, r0, lsr #7
    203c:	00500001 	subseq	r0, r0, r1
    2040:	00000000 	andeq	r0, r0, r0
    2044:	a0000000 	andge	r0, r0, r0
    2048:	a8000003 	stmdage	r0, {r0, r1}
    204c:	01000003 	tsteq	r0, r3
    2050:	03a85000 			; <UNDEFINED> instruction: 0x03a85000
    2054:	042c0000 	strteq	r0, [ip], #-0
    2058:	00040000 	andeq	r0, r4, r0
    205c:	9f5001f3 	svcls	0x005001f3
	...
    2068:	000003a0 	andeq	r0, r0, r0, lsr #7
    206c:	000003ac 	andeq	r0, r0, ip, lsr #7
    2070:	9f340002 	svcls	0x00340002
    2074:	000003ac 	andeq	r0, r0, ip, lsr #7
    2078:	000003b8 			; <UNDEFINED> instruction: 0x000003b8
    207c:	d4500001 	ldrble	r0, [r0], #-1
    2080:	fa000003 	blx	2094 <__Stack_Size+0x1c94>
    2084:	01000003 	tsteq	r0, r3
    2088:	03fe5000 	mvnseq	r5, #0
    208c:	042c0000 	strteq	r0, [ip], #-0
    2090:	00010000 	andeq	r0, r1, r0
    2094:	00000050 	andeq	r0, r0, r0, asr r0
    2098:	00000000 	andeq	r0, r0, r0
    209c:	00042c00 	andeq	r2, r4, r0, lsl #24
    20a0:	00043e00 	andeq	r3, r4, r0, lsl #28
    20a4:	50000100 	andpl	r0, r0, r0, lsl #2
    20a8:	0000043e 	andeq	r0, r0, lr, lsr r4
    20ac:	00000480 	andeq	r0, r0, r0, lsl #9
    20b0:	01f30004 	mvnseq	r0, r4
    20b4:	00009f50 	andeq	r9, r0, r0, asr pc
    20b8:	00000000 	andeq	r0, r0, r0
    20bc:	042c0000 	strteq	r0, [ip], #-0
    20c0:	04450000 	strbeq	r0, [r5], #-0
    20c4:	00010000 	andeq	r0, r1, r0
    20c8:	00044551 	andeq	r4, r4, r1, asr r5
    20cc:	00048000 	andeq	r8, r4, r0
    20d0:	f3000400 	vshl.u8	d0, d0, d0
    20d4:	009f5101 	addseq	r5, pc, r1, lsl #2
    20d8:	00000000 	andeq	r0, r0, r0
    20dc:	2c000000 	stccs	0, cr0, [r0], {-0}
    20e0:	45000004 	strmi	r0, [r0, #-4]
    20e4:	01000004 	tsteq	r0, r4
    20e8:	04455200 	strbeq	r5, [r5], #-512	; 0x200
    20ec:	04800000 	streq	r0, [r0], #0
    20f0:	00040000 	andeq	r0, r4, r0
    20f4:	9f5201f3 	svcls	0x005201f3
	...
    2100:	0000042c 	andeq	r0, r0, ip, lsr #8
    2104:	00000446 	andeq	r0, r0, r6, asr #8
    2108:	9f340002 	svcls	0x00340002
    210c:	00000446 	andeq	r0, r0, r6, asr #8
    2110:	00000450 	andeq	r0, r0, r0, asr r4
    2114:	64500001 	ldrbvs	r0, [r0], #-1
    2118:	80000004 	andhi	r0, r0, r4
    211c:	01000004 	tsteq	r0, r4
    2120:	00005000 	andeq	r5, r0, r0
	...
    212c:	00240000 	eoreq	r0, r4, r0
    2130:	00010000 	andeq	r0, r1, r0
    2134:	00002450 	andeq	r2, r0, r0, asr r4
    2138:	00002e00 	andeq	r2, r0, r0, lsl #28
    213c:	f3000400 	vshl.u8	d0, d0, d0
    2140:	2e9f5001 	cdpcs	0, 9, cr5, cr15, cr1, {0}
    2144:	46000000 	strmi	r0, [r0], -r0
    2148:	01000000 	mrseq	r0, (UNDEF: 0)
    214c:	00465000 	subeq	r5, r6, r0
    2150:	00500000 	subseq	r0, r0, r0
    2154:	00040000 	andeq	r0, r4, r0
    2158:	9f5001f3 	svcls	0x005001f3
    215c:	00000050 	andeq	r0, r0, r0, asr r0
    2160:	00000052 	andeq	r0, r0, r2, asr r0
    2164:	52500001 	subspl	r0, r0, #1
    2168:	5c000000 	stcpl	0, cr0, [r0], {-0}
    216c:	04000000 	streq	r0, [r0], #-0
    2170:	5001f300 	andpl	pc, r1, r0, lsl #6
    2174:	00005c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    2178:	00005e00 	andeq	r5, r0, r0, lsl #28
    217c:	50000100 	andpl	r0, r0, r0, lsl #2
    2180:	0000005e 	andeq	r0, r0, lr, asr r0
    2184:	00000068 	andeq	r0, r0, r8, rrx
    2188:	01f30004 	mvnseq	r0, r4
    218c:	00689f50 	rsbeq	r9, r8, r0, asr pc
    2190:	006a0000 	rsbeq	r0, sl, r0
    2194:	00010000 	andeq	r0, r1, r0
    2198:	00006a50 	andeq	r6, r0, r0, asr sl
    219c:	00007400 	andeq	r7, r0, r0, lsl #8
    21a0:	f3000400 	vshl.u8	d0, d0, d0
    21a4:	749f5001 	ldrvc	r5, [pc], #1	; 21ac <__Stack_Size+0x1dac>
    21a8:	76000000 	strvc	r0, [r0], -r0
    21ac:	01000000 	mrseq	r0, (UNDEF: 0)
    21b0:	00765000 	rsbseq	r5, r6, r0
    21b4:	00800000 	addeq	r0, r0, r0
    21b8:	00040000 	andeq	r0, r4, r0
    21bc:	9f5001f3 	svcls	0x005001f3
    21c0:	00000080 	andeq	r0, r0, r0, lsl #1
    21c4:	00000084 	andeq	r0, r0, r4, lsl #1
    21c8:	84500001 	ldrbhi	r0, [r0], #-1
    21cc:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    21d0:	04000000 	streq	r0, [r0], #-0
    21d4:	5001f300 	andpl	pc, r1, r0, lsl #6
    21d8:	0000989f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    21dc:	0000a400 	andeq	sl, r0, r0, lsl #8
    21e0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    21ec:	000000ba 	strheq	r0, [r0], -sl
    21f0:	000000d6 	ldrdeq	r0, [r0], -r6
    21f4:	d6510001 	ldrble	r0, [r1], -r1
    21f8:	56000000 	strpl	r0, [r0], -r0
    21fc:	04000001 	streq	r0, [r0], #-1
    2200:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2204:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2208:	00000000 	andeq	r0, r0, r0
    220c:	0000ba00 	andeq	fp, r0, r0, lsl #20
    2210:	0000ca00 	andeq	ip, r0, r0, lsl #20
    2214:	30000200 	andcc	r0, r0, r0, lsl #4
    2218:	0000ca9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    221c:	0000ce00 	andeq	ip, r0, r0, lsl #28
    2220:	73000600 	movwvc	r0, #1536	; 0x600
    2224:	1aff0800 	bne	fffc422c <SCS_BASE+0x1ffb622c>
    2228:	0000ce9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
    222c:	00015600 	andeq	r5, r1, r0, lsl #12
    2230:	53000100 	movwpl	r0, #256	; 0x100
	...
    223c:	000000ba 	strheq	r0, [r0], -sl
    2240:	000000d8 	ldrdeq	r0, [r0], -r8
    2244:	9f300002 	svcls	0x00300002
    2248:	000000e0 	andeq	r0, r0, r0, ror #1
    224c:	00000110 	andeq	r0, r0, r0, lsl r1
    2250:	24570001 	ldrbcs	r0, [r7], #-1
    2254:	54000001 	strpl	r0, [r0], #-1
    2258:	01000001 	tsteq	r0, r1
    225c:	00005700 	andeq	r5, r0, r0, lsl #14
    2260:	00000000 	andeq	r0, r0, r0
    2264:	00ba0000 	adcseq	r0, sl, r0
    2268:	00d80000 	sbcseq	r0, r8, r0
    226c:	00020000 	andeq	r0, r2, r0
    2270:	00d89f30 	sbcseq	r9, r8, r0, lsr pc
    2274:	01100000 	tsteq	r0, r0
    2278:	00010000 	andeq	r0, r1, r0
    227c:	00011654 	andeq	r1, r1, r4, asr r6
    2280:	00011800 	andeq	r1, r1, r0, lsl #16
    2284:	30000200 	andcc	r0, r0, r0, lsl #4
    2288:	0001189f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
    228c:	00015400 	andeq	r5, r1, r0, lsl #8
    2290:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    229c:	000000ba 	strheq	r0, [r0], -sl
    22a0:	000000d8 	ldrdeq	r0, [r0], -r8
    22a4:	9f300002 	svcls	0x00300002
    22a8:	000000dc 	ldrdeq	r0, [r0], -ip
    22ac:	000000e4 	andeq	r0, r0, r4, ror #1
    22b0:	e4560001 	ldrb	r0, [r6], #-1
    22b4:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    22b8:	05000000 	streq	r0, [r0, #-0]
    22bc:	32007400 	andcc	r7, r0, #0, 8
    22c0:	00e89f24 	rsceq	r9, r8, r4, lsr #30
    22c4:	01080000 	mrseq	r0, (UNDEF: 8)
    22c8:	00010000 	andeq	r0, r1, r0
    22cc:	0001205e 	andeq	r2, r1, lr, asr r0
    22d0:	00012800 	andeq	r2, r1, r0, lsl #16
    22d4:	56000100 	strpl	r0, [r0], -r0, lsl #2
    22d8:	00000128 	andeq	r0, r0, r8, lsr #2
    22dc:	0000012c 	andeq	r0, r0, ip, lsr #2
    22e0:	00740005 	rsbseq	r0, r4, r5
    22e4:	2c9f2432 	cfldrscs	mvf2, [pc], {50}	; 0x32
    22e8:	4c000001 	stcmi	0, cr0, [r0], {1}
    22ec:	01000001 	tsteq	r0, r1
    22f0:	00005e00 	andeq	r5, r0, r0, lsl #28
    22f4:	00000000 	andeq	r0, r0, r0
    22f8:	00ba0000 	adcseq	r0, sl, r0
    22fc:	00d60000 	sbcseq	r0, r6, r0
    2300:	00020000 	andeq	r0, r2, r0
    2304:	00d69f30 	sbcseq	r9, r6, r0, lsr pc
    2308:	01100000 	tsteq	r0, r0
    230c:	00010000 	andeq	r0, r1, r0
    2310:	00011651 	andeq	r1, r1, r1, asr r6
    2314:	00015400 	andeq	r5, r1, r0, lsl #8
    2318:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2324:	000000ba 	strheq	r0, [r0], -sl
    2328:	000000d8 	ldrdeq	r0, [r0], -r8
    232c:	9f300002 	svcls	0x00300002
    2330:	000000e8 	andeq	r0, r0, r8, ror #1
    2334:	000000ee 	andeq	r0, r0, lr, ror #1
    2338:	7e3f0005 	cdpvc	0, 3, cr0, cr15, cr5, {0}
    233c:	ee9f2400 	cdp	4, 9, cr2, cr15, cr0, {0}
    2340:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    2344:	01000000 	mrseq	r0, (UNDEF: 0)
    2348:	00f85600 	rscseq	r5, r8, r0, lsl #12
    234c:	01080000 	mrseq	r0, (UNDEF: 8)
    2350:	00050000 	andeq	r0, r5, r0
    2354:	24007e3f 	strcs	r7, [r0], #-3647	; 0xe3f
    2358:	00012c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    235c:	00013200 	andeq	r3, r1, r0, lsl #4
    2360:	3f000500 	svccc	0x00000500
    2364:	9f24007e 	svcls	0x0024007e
    2368:	00000132 	andeq	r0, r0, r2, lsr r1
    236c:	0000013c 	andeq	r0, r0, ip, lsr r1
    2370:	3c560001 	mrrccc	0, 0, r0, r6, cr1
    2374:	4c000001 	stcmi	0, cr0, [r0], {1}
    2378:	05000001 	streq	r0, [r0, #-1]
    237c:	007e3f00 	rsbseq	r3, lr, r0, lsl #30
    2380:	00009f24 	andeq	r9, r0, r4, lsr #30
    2384:	00000000 	andeq	r0, r0, r0
    2388:	01660000 	cmneq	r6, r0
    238c:	016e0000 	cmneq	lr, r0
    2390:	00010000 	andeq	r0, r1, r0
    2394:	00016e50 	andeq	r6, r1, r0, asr lr
    2398:	00017200 	andeq	r7, r1, r0, lsl #4
    239c:	f3000400 	vshl.u8	d0, d0, d0
    23a0:	009f5001 	addseq	r5, pc, r1
    23a4:	00000000 	andeq	r0, r0, r0
    23a8:	66000000 	strvs	r0, [r0], -r0
    23ac:	68000001 	stmdavs	r0, {r0}
    23b0:	02000001 	andeq	r0, r0, #1
    23b4:	689f3000 	ldmvs	pc, {ip, sp}	; <UNPREDICTABLE>
    23b8:	72000001 	andvc	r0, r0, #1
    23bc:	0c000001 	stceq	0, cr0, [r0], {1}
    23c0:	0a007100 	beq	1e7c8 <__Stack_Size+0x1e3c8>
    23c4:	731affff 	tstvc	sl, #1020	; 0x3fc	; <UNPREDICTABLE>
    23c8:	2e301a00 	vaddcs.f32	s2, s0, s0
    23cc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    23d0:	00000000 	andeq	r0, r0, r0
    23d4:	00017200 	andeq	r7, r1, r0, lsl #4
    23d8:	00017400 	andeq	r7, r1, r0, lsl #8
    23dc:	50000100 	andpl	r0, r0, r0, lsl #2
    23e0:	00000174 	andeq	r0, r0, r4, ror r1
    23e4:	00000178 	andeq	r0, r0, r8, ror r1
    23e8:	01f30004 	mvnseq	r0, r4
    23ec:	00009f50 	andeq	r9, r0, r0, asr pc
    23f0:	00000000 	andeq	r0, r0, r0
    23f4:	01780000 	cmneq	r8, r0
    23f8:	01800000 	orreq	r0, r0, r0
    23fc:	00010000 	andeq	r0, r1, r0
    2400:	00018050 	andeq	r8, r1, r0, asr r0
    2404:	00018400 	andeq	r8, r1, r0, lsl #8
    2408:	f3000400 	vshl.u8	d0, d0, d0
    240c:	009f5001 	addseq	r5, pc, r1
    2410:	00000000 	andeq	r0, r0, r0
    2414:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    2418:	7a000001 	bvc	2424 <__Stack_Size+0x2024>
    241c:	02000001 	andeq	r0, r0, #1
    2420:	7a9f3000 	bvc	fe7ce428 <SCS_BASE+0x1e7c0428>
    2424:	84000001 	strhi	r0, [r0], #-1
    2428:	0c000001 	stceq	0, cr0, [r0], {1}
    242c:	0a007100 	beq	1e834 <__Stack_Size+0x1e434>
    2430:	731affff 	tstvc	sl, #1020	; 0x3fc	; <UNPREDICTABLE>
    2434:	2e301a00 	vaddcs.f32	s2, s0, s0
    2438:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    243c:	00000000 	andeq	r0, r0, r0
    2440:	00018400 	andeq	r8, r1, r0, lsl #8
    2444:	00018600 	andeq	r8, r1, r0, lsl #12
    2448:	50000100 	andpl	r0, r0, r0, lsl #2
    244c:	00000186 	andeq	r0, r0, r6, lsl #3
    2450:	0000018a 	andeq	r0, r0, sl, lsl #3
    2454:	01f30004 	mvnseq	r0, r4
    2458:	00009f50 	andeq	r9, r0, r0, asr pc
    245c:	00000000 	andeq	r0, r0, r0
    2460:	01a00000 	moveq	r0, r0
    2464:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
    2468:	00040000 	andeq	r0, r4, r0
    246c:	9f243c40 	svcls	0x00243c40
    2470:	000001a4 	andeq	r0, r0, r4, lsr #3
    2474:	000001ac 	andeq	r0, r0, ip, lsr #3
    2478:	00530001 	subseq	r0, r3, r1
    247c:	00000000 	andeq	r0, r0, r0
    2480:	b0000000 	andlt	r0, r0, r0
    2484:	c2000001 	andgt	r0, r0, #1
    2488:	01000001 	tsteq	r0, r1
    248c:	01c25000 	biceq	r5, r2, r0
    2490:	01cc0000 	biceq	r0, ip, r0
    2494:	00040000 	andeq	r0, r4, r0
    2498:	9f5001f3 	svcls	0x005001f3
	...
    24a4:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
    24a8:	000001be 			; <UNDEFINED> instruction: 0x000001be
    24ac:	be510001 	cdplt	0, 5, cr0, cr1, cr1, {0}
    24b0:	cc000001 	stcgt	0, cr0, [r0], {1}
    24b4:	04000001 	streq	r0, [r0], #-1
    24b8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    24bc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    24c0:	00000000 	andeq	r0, r0, r0
    24c4:	0001b000 	andeq	fp, r1, r0
    24c8:	0001b400 	andeq	fp, r1, r0, lsl #8
    24cc:	30000200 	andcc	r0, r0, r0, lsl #4
    24d0:	0001b49f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
    24d4:	0001b800 	andeq	fp, r1, r0, lsl #16
    24d8:	73000f00 	movwvc	r0, #3840	; 0xf00
    24dc:	ff800a00 			; <UNDEFINED> instruction: 0xff800a00
    24e0:	0800701a 	stmdaeq	r0, {r1, r3, r4, ip, sp, lr}
    24e4:	24341aff 	ldrtcs	r1, [r4], #-2815	; 0xaff
    24e8:	01c29f21 	biceq	r9, r2, r1, lsr #30
    24ec:	01cc0000 	biceq	r0, ip, r0
    24f0:	00010000 	andeq	r0, r1, r0
    24f4:	00000050 	andeq	r0, r0, r0, asr r0
    24f8:	00000000 	andeq	r0, r0, r0
    24fc:	0001d800 	andeq	sp, r1, r0, lsl #16
    2500:	00021a00 	andeq	r1, r2, r0, lsl #20
    2504:	50000100 	andpl	r0, r0, r0, lsl #2
    2508:	0000021a 	andeq	r0, r0, sl, lsl r2
    250c:	0000022c 	andeq	r0, r0, ip, lsr #4
    2510:	01f30004 	mvnseq	r0, r4
    2514:	00009f50 	andeq	r9, r0, r0, asr pc
    2518:	00000000 	andeq	r0, r0, r0
    251c:	01d80000 	bicseq	r0, r8, r0
    2520:	01e80000 	mvneq	r0, r0
    2524:	00020000 	andeq	r0, r2, r0
    2528:	01e89f30 	mvneq	r9, r0, lsr pc
    252c:	021e0000 	andseq	r0, lr, #0
    2530:	00010000 	andeq	r0, r1, r0
    2534:	00021e52 	andeq	r1, r2, r2, asr lr
    2538:	00022c00 	andeq	r2, r2, r0, lsl #24
    253c:	f3000800 	vsub.i8	d0, d0, d0
    2540:	ff0a5001 			; <UNDEFINED> instruction: 0xff0a5001
    2544:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    2548:	00000000 	andeq	r0, r0, r0
    254c:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    2550:	fa000001 	blx	255c <__Stack_Size+0x215c>
    2554:	02000001 	andeq	r0, r0, #1
    2558:	fa9f3000 	blx	fe7ce560 <SCS_BASE+0x1e7c0560>
    255c:	16000001 	strne	r0, [r0], -r1
    2560:	0b000002 	bleq	2570 <__Stack_Size+0x2170>
    2564:	00703300 	rsbseq	r3, r0, r0, lsl #6
    2568:	1a243f4e 	bne	9122a8 <__Stack_Size+0x911ea8>
    256c:	9f242540 	svcls	0x00242540
	...
    2578:	000001d8 	ldrdeq	r0, [r0], -r8
    257c:	000001e6 	andeq	r0, r0, r6, ror #3
    2580:	9f300002 	svcls	0x00300002
    2584:	000001e6 	andeq	r0, r0, r6, ror #3
    2588:	0000022c 	andeq	r0, r0, ip, lsr #4
    258c:	00530001 	subseq	r0, r3, r1
    2590:	00000000 	andeq	r0, r0, r0
    2594:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    2598:	e6000001 	str	r0, [r0], -r1
    259c:	02000001 	andeq	r0, r0, #1
    25a0:	e69f3000 	ldr	r3, [pc], r0
    25a4:	1a000001 	bne	25b0 <__Stack_Size+0x21b0>
    25a8:	09000002 	stmdbeq	r0, {r1}
    25ac:	4e007000 	cdpmi	0, 0, cr7, cr0, cr0, {0}
    25b0:	401a243f 	andsmi	r2, sl, pc, lsr r4
    25b4:	021a9f25 	andseq	r9, sl, #37, 30	; 0x94
    25b8:	022c0000 	eoreq	r0, ip, #0
    25bc:	000a0000 	andeq	r0, sl, r0
    25c0:	4e5001f3 	mrcmi	1, 2, r0, cr0, cr3, {7}
    25c4:	401a243f 	andsmi	r2, sl, pc, lsr r4
    25c8:	00009f25 	andeq	r9, r0, r5, lsr #30
    25cc:	00000000 	andeq	r0, r0, r0
    25d0:	022c0000 	eoreq	r0, ip, #0
    25d4:	02500000 	subseq	r0, r0, #0
    25d8:	00010000 	andeq	r0, r1, r0
    25dc:	00025050 	andeq	r5, r2, r0, asr r0
    25e0:	00025600 	andeq	r5, r2, r0, lsl #12
    25e4:	f3000400 	vshl.u8	d0, d0, d0
    25e8:	009f5001 	addseq	r5, pc, r1
    25ec:	00000000 	andeq	r0, r0, r0
    25f0:	2c000000 	stccs	0, cr0, [r0], {-0}
    25f4:	34000002 	strcc	r0, [r0], #-2
    25f8:	01000002 	tsteq	r0, r2
    25fc:	02345100 	eorseq	r5, r4, #0, 2
    2600:	02560000 	subseq	r0, r6, #0
    2604:	00040000 	andeq	r0, r4, r0
    2608:	9f5101f3 	svcls	0x005101f3
	...
    2614:	0000022c 	andeq	r0, r0, ip, lsr #4
    2618:	00000240 	andeq	r0, r0, r0, asr #4
    261c:	9f300002 	svcls	0x00300002
    2620:	00000240 	andeq	r0, r0, r0, asr #4
    2624:	00000246 	andeq	r0, r0, r6, asr #4
    2628:	733f0005 	teqvc	pc, #5
    262c:	469f2400 	ldrmi	r2, [pc], r0, lsl #8
    2630:	4a000002 	bmi	2640 <__Stack_Size+0x2240>
    2634:	01000002 	tsteq	r0, r2
    2638:	024a5200 	subeq	r5, sl, #0, 4
    263c:	02560000 	subseq	r0, r6, #0
    2640:	00050000 	andeq	r0, r5, r0
    2644:	2400733f 	strcs	r7, [r0], #-831	; 0x33f
    2648:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2654:	00001c00 	andeq	r1, r0, r0, lsl #24
    2658:	30000200 	andcc	r0, r0, r0, lsl #4
    265c:	00001c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    2660:	00003400 	andeq	r3, r0, r0, lsl #8
    2664:	52000100 	andpl	r0, r0, #0, 2
	...
    2670:	00000034 	andeq	r0, r0, r4, lsr r0
    2674:	0000004a 	andeq	r0, r0, sl, asr #32
    2678:	9f300002 	svcls	0x00300002
    267c:	0000004a 	andeq	r0, r0, sl, asr #32
    2680:	0000004c 	andeq	r0, r0, ip, asr #32
    2684:	9f310002 	svcls	0x00310002
    2688:	0000004c 	andeq	r0, r0, ip, asr #32
    268c:	0000004e 	andeq	r0, r0, lr, asr #32
    2690:	9f320002 	svcls	0x00320002
    2694:	0000004e 	andeq	r0, r0, lr, asr #32
    2698:	00000064 	andeq	r0, r0, r4, rrx
    269c:	9f330002 	svcls	0x00330002
	...
    26a8:	00000064 	andeq	r0, r0, r4, rrx
    26ac:	00000068 	andeq	r0, r0, r8, rrx
    26b0:	68500001 	ldmdavs	r0, {r0}^
    26b4:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    26b8:	04000000 	streq	r0, [r0], #-0
    26bc:	5001f300 	andpl	pc, r1, r0, lsl #6
    26c0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    26c4:	00000000 	andeq	r0, r0, r0
    26c8:	00007800 	andeq	r7, r0, r0, lsl #16
    26cc:	00009000 	andeq	r9, r0, r0
    26d0:	30000200 	andcc	r0, r0, r0, lsl #4
    26d4:	0000909f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    26d8:	00009800 	andeq	r9, r0, r0, lsl #16
    26dc:	54000100 	strpl	r0, [r0], #-256	; 0x100
    26e0:	00000098 	muleq	r0, r8, r0
    26e4:	000000ae 	andeq	r0, r0, lr, lsr #1
    26e8:	ae510001 	cdpge	0, 5, cr0, cr1, cr1, {0}
    26ec:	c0000000 	andgt	r0, r0, r0
    26f0:	01000000 	mrseq	r0, (UNDEF: 0)
    26f4:	00c05200 	sbceq	r5, r0, r0, lsl #4
    26f8:	00c20000 	sbceq	r0, r2, r0
    26fc:	00060000 	andeq	r0, r6, r0
    2700:	00710072 	rsbseq	r0, r1, r2, ror r0
    2704:	00c29f1a 	sbceq	r9, r2, sl, lsl pc
    2708:	00c40000 	sbceq	r0, r4, r0
    270c:	00010000 	andeq	r0, r1, r0
    2710:	0000de52 	andeq	sp, r0, r2, asr lr
    2714:	0000fc00 	andeq	pc, r0, r0, lsl #24
    2718:	30000200 	andcc	r0, r0, r0, lsl #4
    271c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2720:	00000000 	andeq	r0, r0, r0
    2724:	00007800 	andeq	r7, r0, r0, lsl #16
    2728:	0000b200 	andeq	fp, r0, r0, lsl #4
    272c:	30000200 	andcc	r0, r0, r0, lsl #4
    2730:	0000bc9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    2734:	0000c400 	andeq	ip, r0, r0, lsl #8
    2738:	54000100 	strpl	r0, [r0], #-256	; 0x100
    273c:	000000c4 	andeq	r0, r0, r4, asr #1
    2740:	000000cc 	andeq	r0, r0, ip, asr #1
    2744:	de520001 	cdple	0, 5, cr0, cr2, cr1, {0}
    2748:	fc000000 	stc2	0, cr0, [r0], {-0}
    274c:	02000000 	andeq	r0, r0, #0
    2750:	009f3000 	addseq	r3, pc, r0
    2754:	00000000 	andeq	r0, r0, r0
    2758:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    275c:	bc000000 	stclt	0, cr0, [r0], {-0}
    2760:	02000000 	andeq	r0, r0, #0
    2764:	bc9f3000 	ldclt	0, cr3, [pc], {0}
    2768:	ce000000 	cdpgt	0, 0, cr0, cr0, cr0, {0}
    276c:	01000000 	mrseq	r0, (UNDEF: 0)
    2770:	00ce5100 	sbceq	r5, lr, r0, lsl #2
    2774:	00de0000 	sbcseq	r0, lr, r0
    2778:	00060000 	andeq	r0, r6, r0
    277c:	0075ff08 	rsbseq	pc, r5, r8, lsl #30
    2780:	00de9f24 	sbcseq	r9, lr, r4, lsr #30
    2784:	00fc0000 	rscseq	r0, ip, r0
    2788:	00020000 	andeq	r0, r2, r0
    278c:	00009f30 	andeq	r9, r0, r0, lsr pc
    2790:	00000000 	andeq	r0, r0, r0
    2794:	00780000 	rsbseq	r0, r8, r0
    2798:	00900000 	addseq	r0, r0, r0
    279c:	00020000 	andeq	r0, r2, r0
    27a0:	00909f30 	addseq	r9, r0, r0, lsr pc
    27a4:	00940000 	addseq	r0, r4, r0
    27a8:	00050000 	andeq	r0, r5, r0
    27ac:	1c007434 	cfstrsne	mvf7, [r0], {52}	; 0x34
    27b0:	0000949f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    27b4:	00009800 	andeq	r9, r0, r0, lsl #16
    27b8:	51000100 	mrspl	r0, (UNDEF: 16)
    27bc:	00000098 	muleq	r0, r8, r0
    27c0:	0000009e 	muleq	r0, lr, r0
    27c4:	74340005 	ldrtvc	r0, [r4], #-5
    27c8:	de9f1c00 	cdple	12, 9, cr1, cr15, cr0, {0}
    27cc:	fc000000 	stc2	0, cr0, [r0], {-0}
    27d0:	02000000 	andeq	r0, r0, #0
    27d4:	009f3000 	addseq	r3, pc, r0
    27d8:	00000000 	andeq	r0, r0, r0
    27dc:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    27e0:	90000000 	andls	r0, r0, r0
    27e4:	02000000 	andeq	r0, r0, #0
    27e8:	909f3f00 	addsls	r3, pc, r0, lsl #30
    27ec:	9c000000 	stcls	0, cr0, [r0], {-0}
    27f0:	05000000 	streq	r0, [r0, #-0]
    27f4:	00743f00 	rsbseq	r3, r4, r0, lsl #30
    27f8:	009c9f25 	addseq	r9, ip, r5, lsr #30
    27fc:	00a40000 	adceq	r0, r4, r0
    2800:	00010000 	andeq	r0, r1, r0
    2804:	0000de52 	andeq	sp, r0, r2, asr lr
    2808:	0000fc00 	andeq	pc, r0, r0, lsl #24
    280c:	3f000200 	svccc	0x00000200
    2810:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2814:	00000000 	andeq	r0, r0, r0
    2818:	00011800 	andeq	r1, r1, r0, lsl #16
    281c:	00011a00 	andeq	r1, r1, r0, lsl #20
    2820:	50000100 	andpl	r0, r0, r0, lsl #2
    2824:	0000011a 	andeq	r0, r0, sl, lsl r1
    2828:	0000011e 	andeq	r0, r0, lr, lsl r1
    282c:	01f30004 	mvnseq	r0, r4
    2830:	00009f50 	andeq	r9, r0, r0, asr pc
    2834:	00000000 	andeq	r0, r0, r0
    2838:	01300000 	teqeq	r0, r0
    283c:	01420000 	mrseq	r0, (UNDEF: 66)
    2840:	00010000 	andeq	r0, r1, r0
    2844:	00014250 	andeq	r4, r1, r0, asr r2
    2848:	00015000 	andeq	r5, r1, r0
    284c:	f3000400 	vshl.u8	d0, d0, d0
    2850:	009f5001 	addseq	r5, pc, r1
    2854:	00000000 	andeq	r0, r0, r0
    2858:	30000000 	andcc	r0, r0, r0
    285c:	42000001 	andmi	r0, r0, #1
    2860:	02000001 	andeq	r0, r0, #1
    2864:	429f3000 	addsmi	r3, pc, #0
    2868:	44000001 	strmi	r0, [r0], #-1
    286c:	09000001 	stmdbeq	r0, {r0}
    2870:	72007000 	andvc	r7, r0, #0
    2874:	00721a00 	rsbseq	r1, r2, r0, lsl #20
    2878:	00009f29 	andeq	r9, r0, r9, lsr #30
    287c:	00000000 	andeq	r0, r0, r0
    2880:	01300000 	teqeq	r0, r0
    2884:	01380000 	teqeq	r8, r0
    2888:	00020000 	andeq	r0, r2, r0
    288c:	01389f30 	teqeq	r8, r0, lsr pc
    2890:	01500000 	cmpeq	r0, r0
    2894:	00010000 	andeq	r0, r1, r0
    2898:	00000052 	andeq	r0, r0, r2, asr r0
    289c:	00000000 	andeq	r0, r0, r0
    28a0:	00015c00 	andeq	r5, r1, r0, lsl #24
    28a4:	00016400 	andeq	r6, r1, r0, lsl #8
    28a8:	50000100 	andpl	r0, r0, r0, lsl #2
    28ac:	00000164 	andeq	r0, r0, r4, ror #2
    28b0:	00000174 	andeq	r0, r0, r4, ror r1
    28b4:	01f30004 	mvnseq	r0, r4
    28b8:	00009f50 	andeq	r9, r0, r0, asr pc
    28bc:	00000000 	andeq	r0, r0, r0
    28c0:	01840000 	orreq	r0, r4, r0
    28c4:	01960000 	orrseq	r0, r6, r0
    28c8:	00010000 	andeq	r0, r1, r0
    28cc:	00019650 	andeq	r9, r1, r0, asr r6
    28d0:	0001a400 	andeq	sl, r1, r0, lsl #8
    28d4:	f3000400 	vshl.u8	d0, d0, d0
    28d8:	009f5001 	addseq	r5, pc, r1
    28dc:	00000000 	andeq	r0, r0, r0
    28e0:	84000000 	strhi	r0, [r0], #-0
    28e4:	96000001 	strls	r0, [r0], -r1
    28e8:	02000001 	andeq	r0, r0, #1
    28ec:	969f3000 	ldrls	r3, [pc], r0
    28f0:	98000001 	stmdals	r0, {r0}
    28f4:	09000001 	stmdbeq	r0, {r0}
    28f8:	72007000 	andvc	r7, r0, #0
    28fc:	00721a00 	rsbseq	r1, r2, r0, lsl #20
    2900:	00009f29 	andeq	r9, r0, r9, lsr #30
    2904:	00000000 	andeq	r0, r0, r0
    2908:	01840000 	orreq	r0, r4, r0
    290c:	018c0000 	orreq	r0, ip, r0
    2910:	00020000 	andeq	r0, r2, r0
    2914:	018c9f30 	orreq	r9, ip, r0, lsr pc
    2918:	01a40000 			; <UNDEFINED> instruction: 0x01a40000
    291c:	00010000 	andeq	r0, r1, r0
    2920:	00000052 	andeq	r0, r0, r2, asr r0
    2924:	00000000 	andeq	r0, r0, r0
    2928:	0001b000 	andeq	fp, r1, r0
    292c:	0001bc00 	andeq	fp, r1, r0, lsl #24
    2930:	50000100 	andpl	r0, r0, r0, lsl #2
    2934:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    2938:	000001c4 	andeq	r0, r0, r4, asr #3
    293c:	01f30004 	mvnseq	r0, r4
    2940:	00009f50 	andeq	r9, r0, r0, asr pc
    2944:	00000000 	andeq	r0, r0, r0
    2948:	01b00000 	movseq	r0, r0
    294c:	01b40000 			; <UNDEFINED> instruction: 0x01b40000
    2950:	00010000 	andeq	r0, r1, r0
    2954:	0001b451 	andeq	fp, r1, r1, asr r4
    2958:	0001c400 	andeq	ip, r1, r0, lsl #8
    295c:	f3000400 	vshl.u8	d0, d0, d0
    2960:	009f5101 	addseq	r5, pc, r1, lsl #2
    2964:	00000000 	andeq	r0, r0, r0
    2968:	e4000000 	str	r0, [r0], #-0
    296c:	ec000001 	stc	0, cr0, [r0], {1}
    2970:	01000001 	tsteq	r0, r1
    2974:	01ec5000 	mvneq	r5, r0
    2978:	01ee0000 	mvneq	r0, r0
    297c:	00040000 	andeq	r0, r4, r0
    2980:	9f5001f3 	svcls	0x005001f3
    2984:	000001ee 	andeq	r0, r0, lr, ror #3
    2988:	000001f2 	strdeq	r0, [r0], -r2
    298c:	f2500001 	vhadd.s16	d16, d0, d1
    2990:	fc000001 	stc2	0, cr0, [r0], {1}
    2994:	04000001 	streq	r0, [r0], #-1
    2998:	5001f300 	andpl	pc, r1, r0, lsl #6
    299c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    29a0:	00000000 	andeq	r0, r0, r0
    29a4:	0001fc00 	andeq	pc, r1, r0, lsl #24
    29a8:	00020000 	andeq	r0, r2, r0
    29ac:	50000100 	andpl	r0, r0, r0, lsl #2
    29b0:	00000200 	andeq	r0, r0, r0, lsl #4
    29b4:	0000021c 	andeq	r0, r0, ip, lsl r2
    29b8:	01f30004 	mvnseq	r0, r4
    29bc:	00009f50 	andeq	r9, r0, r0, asr pc
    29c0:	00000000 	andeq	r0, r0, r0
    29c4:	01fc0000 	mvnseq	r0, r0
    29c8:	020a0000 	andeq	r0, sl, #0
    29cc:	00010000 	andeq	r0, r1, r0
    29d0:	00020a51 	andeq	r0, r2, r1, asr sl
    29d4:	00020e00 	andeq	r0, r2, r0, lsl #28
    29d8:	f3000400 	vshl.u8	d0, d0, d0
    29dc:	0e9f5101 	fmleqe	f5, f7, f1
    29e0:	10000002 	andne	r0, r0, r2
    29e4:	01000002 	tsteq	r0, r2
    29e8:	02105100 	andseq	r5, r0, #0, 2
    29ec:	021c0000 	andseq	r0, ip, #0
    29f0:	00040000 	andeq	r0, r4, r0
    29f4:	9f5101f3 	svcls	0x005101f3
	...
    2a00:	000001fc 	strdeq	r0, [r0], -ip
    2a04:	00000204 	andeq	r0, r0, r4, lsl #4
    2a08:	9f300002 	svcls	0x00300002
    2a0c:	00000204 	andeq	r0, r0, r4, lsl #4
    2a10:	0000020c 	andeq	r0, r0, ip, lsl #4
    2a14:	0c520001 	mrrceq	0, 0, r0, r2, cr1
    2a18:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    2a1c:	05000002 	streq	r0, [r0, #-2]
    2a20:	00703100 	rsbseq	r3, r0, r0, lsl #2
    2a24:	020e9f24 	andeq	r9, lr, #36, 30	; 0x90
    2a28:	02140000 	andseq	r0, r4, #0
    2a2c:	00010000 	andeq	r0, r1, r0
    2a30:	00021452 	andeq	r1, r2, r2, asr r4
    2a34:	00021c00 	andeq	r1, r2, r0, lsl #24
    2a38:	31000500 	tstcc	r0, r0, lsl #10
    2a3c:	9f240070 	svcls	0x00240070
	...
    2a48:	0000021c 	andeq	r0, r0, ip, lsl r2
    2a4c:	0000023e 	andeq	r0, r0, lr, lsr r2
    2a50:	3e500001 	cdpcc	0, 5, cr0, cr0, cr1, {0}
    2a54:	68000002 	stmdavs	r0, {r1}
    2a58:	04000002 	streq	r0, [r0], #-2
    2a5c:	5001f300 	andpl	pc, r1, r0, lsl #6
    2a60:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2a64:	00000000 	andeq	r0, r0, r0
    2a68:	00021c00 	andeq	r1, r2, r0, lsl #24
    2a6c:	00022e00 	andeq	r2, r2, r0, lsl #28
    2a70:	51000100 	mrspl	r0, (UNDEF: 16)
    2a74:	0000022e 	andeq	r0, r0, lr, lsr #4
    2a78:	00000268 	andeq	r0, r0, r8, ror #4
    2a7c:	01f30004 	mvnseq	r0, r4
    2a80:	00009f51 	andeq	r9, r0, r1, asr pc
    2a84:	00000000 	andeq	r0, r0, r0
    2a88:	021c0000 	andseq	r0, ip, #0
    2a8c:	02360000 	eorseq	r0, r6, #0
    2a90:	00010000 	andeq	r0, r1, r0
    2a94:	00023652 	andeq	r3, r2, r2, asr r6
    2a98:	00026800 	andeq	r6, r2, r0, lsl #16
    2a9c:	f3000400 	vshl.u8	d0, d0, d0
    2aa0:	009f5201 	addseq	r5, pc, r1, lsl #4
    2aa4:	00000000 	andeq	r0, r0, r0
    2aa8:	1c000000 	stcne	0, cr0, [r0], {-0}
    2aac:	28000002 	stmdacs	r0, {r1}
    2ab0:	02000002 	andeq	r0, r0, #2
    2ab4:	289f3000 	ldmcs	pc, {ip, sp}	; <UNPREDICTABLE>
    2ab8:	2c000002 	stccs	0, cr0, [r0], {2}
    2abc:	05000002 	streq	r0, [r0, #-2]
    2ac0:	00733400 	rsbseq	r3, r3, r0, lsl #8
    2ac4:	022c9f1c 	eoreq	r9, ip, #28, 30	; 0x70
    2ac8:	02300000 	eorseq	r0, r0, #0
    2acc:	00010000 	andeq	r0, r1, r0
    2ad0:	00023054 	andeq	r3, r2, r4, asr r0
    2ad4:	00023400 	andeq	r3, r2, r0, lsl #8
    2ad8:	34000500 	strcc	r0, [r0], #-1280	; 0x500
    2adc:	9f1c0073 	svcls	0x001c0073
	...
    2ae8:	0000021c 	andeq	r0, r0, ip, lsl r2
    2aec:	00000228 	andeq	r0, r0, r8, lsr #4
    2af0:	ff080003 			; <UNDEFINED> instruction: 0xff080003
    2af4:	0002289f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    2af8:	00023400 	andeq	r3, r2, r0, lsl #8
    2afc:	08000600 	stmdaeq	r0, {r9, sl}
    2b00:	250073ff 	strcs	r7, [r0, #-1023]	; 0x3ff
    2b04:	0002349f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
    2b08:	00023a00 	andeq	r3, r2, r0, lsl #20
    2b0c:	53000100 	movwpl	r0, #256	; 0x100
	...
    2b18:	0000021c 	andeq	r0, r0, ip, lsl r2
    2b1c:	0000025a 	andeq	r0, r0, sl, asr r2
    2b20:	9f300002 	svcls	0x00300002
    2b24:	0000025a 	andeq	r0, r0, sl, asr r2
    2b28:	00000268 	andeq	r0, r0, r8, ror #4
    2b2c:	ff080006 			; <UNDEFINED> instruction: 0xff080006
    2b30:	9f240073 	svcls	0x00240073
	...
    2b3c:	0000021c 	andeq	r0, r0, ip, lsl r2
    2b40:	00000228 	andeq	r0, r0, r8, lsr #4
    2b44:	9f300002 	svcls	0x00300002
    2b48:	00000228 	andeq	r0, r0, r8, lsr #4
    2b4c:	0000022e 	andeq	r0, r0, lr, lsr #4
    2b50:	2e530001 	cdpcs	0, 5, cr0, cr3, cr1, {0}
    2b54:	5a000002 	bpl	2b64 <__Stack_Size+0x2764>
    2b58:	01000002 	tsteq	r0, r2
    2b5c:	025a5100 	subseq	r5, sl, #0, 2
    2b60:	025c0000 	subseq	r0, ip, #0
    2b64:	00060000 	andeq	r0, r6, r0
    2b68:	00730071 	rsbseq	r0, r3, r1, ror r0
    2b6c:	025c9f24 	subseq	r9, ip, #36, 30	; 0x90
    2b70:	025e0000 	subseq	r0, lr, #0
    2b74:	00010000 	andeq	r0, r1, r0
    2b78:	00000051 	andeq	r0, r0, r1, asr r0
    2b7c:	00000000 	andeq	r0, r0, r0
    2b80:	00026800 	andeq	r6, r2, r0, lsl #16
    2b84:	00026e00 	andeq	r6, r2, r0, lsl #28
    2b88:	50000100 	andpl	r0, r0, r0, lsl #2
    2b8c:	0000026e 	andeq	r0, r0, lr, ror #4
    2b90:	00000284 	andeq	r0, r0, r4, lsl #5
    2b94:	01f30004 	mvnseq	r0, r4
    2b98:	00009f50 	andeq	r9, r0, r0, asr pc
    2b9c:	00000000 	andeq	r0, r0, r0
    2ba0:	02680000 	rsbeq	r0, r8, #0
    2ba4:	02740000 	rsbseq	r0, r4, #0
    2ba8:	00020000 	andeq	r0, r2, r0
    2bac:	02749f30 	rsbseq	r9, r4, #48, 30	; 0xc0
    2bb0:	02760000 	rsbseq	r0, r6, #0
    2bb4:	00090000 	andeq	r0, r9, r0
    2bb8:	00700073 	rsbseq	r0, r0, r3, ror r0
    2bbc:	2900731a 	stmdbcs	r0, {r1, r3, r4, r8, r9, ip, sp, lr}
    2bc0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2bc4:	00000000 	andeq	r0, r0, r0
    2bc8:	00026800 	andeq	r6, r2, r0, lsl #16
    2bcc:	00027400 	andeq	r7, r2, r0, lsl #8
    2bd0:	30000200 	andcc	r0, r0, r0, lsl #4
    2bd4:	0002749f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
    2bd8:	00027600 	andeq	r7, r2, r0, lsl #12
    2bdc:	73000600 	movwvc	r0, #1536	; 0x600
    2be0:	1a007000 	bne	1ebe8 <__Stack_Size+0x1e7e8>
    2be4:	0002769f 	muleq	r2, pc, r6	; <UNPREDICTABLE>
    2be8:	00027a00 	andeq	r7, r2, r0, lsl #20
    2bec:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2bf8:	00000268 	andeq	r0, r0, r8, ror #4
    2bfc:	0000026e 	andeq	r0, r0, lr, ror #4
    2c00:	00700007 	rsbseq	r0, r0, r7
    2c04:	1a3f253a 	bne	fcc0f4 <__Stack_Size+0xfcbcf4>
    2c08:	00026e9f 	muleq	r2, pc, lr	; <UNPREDICTABLE>
    2c0c:	00027200 	andeq	r7, r2, r0, lsl #4
    2c10:	f3000800 	vsub.i8	d0, d0, d0
    2c14:	253a5001 	ldrcs	r5, [sl, #-1]!
    2c18:	729f1a3f 	addsvc	r1, pc, #258048	; 0x3f000
    2c1c:	78000002 	stmdavc	r0, {r1}
    2c20:	01000002 	tsteq	r0, r2
    2c24:	02785300 	rsbseq	r5, r8, #0, 6
    2c28:	02840000 	addeq	r0, r4, #0
    2c2c:	00090000 	andeq	r0, r9, r0
    2c30:	5001f331 	andpl	pc, r1, r1, lsr r3	; <UNPREDICTABLE>
    2c34:	2424f609 	strtcs	pc, [r4], #-1545	; 0x609
    2c38:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2c3c:	00000000 	andeq	r0, r0, r0
    2c40:	00028400 	andeq	r8, r2, r0, lsl #8
    2c44:	00028a00 	andeq	r8, r2, r0, lsl #20
    2c48:	50000100 	andpl	r0, r0, r0, lsl #2
    2c4c:	0000028a 	andeq	r0, r0, sl, lsl #5
    2c50:	0000029c 	muleq	r0, ip, r2
    2c54:	01f30004 	mvnseq	r0, r4
    2c58:	00009f50 	andeq	r9, r0, r0, asr pc
    2c5c:	00000000 	andeq	r0, r0, r0
    2c60:	02840000 	addeq	r0, r4, #0
    2c64:	028a0000 	addeq	r0, sl, #0
    2c68:	00050000 	andeq	r0, r5, r0
    2c6c:	1a4f0070 	bne	13c2e34 <__Stack_Size+0x13c2a34>
    2c70:	00028a9f 	muleq	r2, pc, sl	; <UNPREDICTABLE>
    2c74:	00029c00 	andeq	r9, r2, r0, lsl #24
    2c78:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2c84:	0000029c 	muleq	r0, ip, r2
    2c88:	000002a2 	andeq	r0, r0, r2, lsr #5
    2c8c:	a2500001 	subsge	r0, r0, #1
    2c90:	b4000002 	strlt	r0, [r0], #-2
    2c94:	04000002 	streq	r0, [r0], #-2
    2c98:	5001f300 	andpl	pc, r1, r0, lsl #6
    2c9c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2ca0:	00000000 	andeq	r0, r0, r0
    2ca4:	00029c00 	andeq	r9, r2, r0, lsl #24
    2ca8:	0002a200 	andeq	sl, r2, r0, lsl #4
    2cac:	70000500 	andvc	r0, r0, r0, lsl #10
    2cb0:	9f1a4f00 	svcls	0x001a4f00
    2cb4:	000002a2 	andeq	r0, r0, r2, lsr #5
    2cb8:	000002a6 	andeq	r0, r0, r6, lsr #5
    2cbc:	a6500001 	ldrbge	r0, [r0], -r1
    2cc0:	b4000002 	strlt	r0, [r0], #-2
    2cc4:	03000002 	movweq	r0, #2
    2cc8:	9f017000 	svcls	0x00017000
	...
    2cd4:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
    2cd8:	000002ba 			; <UNDEFINED> instruction: 0x000002ba
    2cdc:	ba500001 	blt	1402ce8 <__Stack_Size+0x14028e8>
    2ce0:	d0000002 	andle	r0, r0, r2
    2ce4:	04000002 	streq	r0, [r0], #-2
    2ce8:	5001f300 	andpl	pc, r1, r0, lsl #6
    2cec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2cf0:	00000000 	andeq	r0, r0, r0
    2cf4:	0002b400 	andeq	fp, r2, r0, lsl #8
    2cf8:	0002c000 	andeq	ip, r2, r0
    2cfc:	30000200 	andcc	r0, r0, r0, lsl #4
    2d00:	0002c09f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
    2d04:	0002c200 	andeq	ip, r2, r0, lsl #4
    2d08:	73000900 	movwvc	r0, #2304	; 0x900
    2d0c:	1a007000 	bne	1ed14 <__Stack_Size+0x1e914>
    2d10:	9f290073 	svcls	0x00290073
	...
    2d1c:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
    2d20:	000002c0 	andeq	r0, r0, r0, asr #5
    2d24:	9f300002 	svcls	0x00300002
    2d28:	000002c0 	andeq	r0, r0, r0, asr #5
    2d2c:	000002c2 	andeq	r0, r0, r2, asr #5
    2d30:	00730006 	rsbseq	r0, r3, r6
    2d34:	9f1a0070 	svcls	0x001a0070
    2d38:	000002c2 	andeq	r0, r0, r2, asr #5
    2d3c:	000002c6 	andeq	r0, r0, r6, asr #5
    2d40:	00500001 	subseq	r0, r0, r1
    2d44:	00000000 	andeq	r0, r0, r0
    2d48:	b4000000 	strlt	r0, [r0], #-0
    2d4c:	ba000002 	blt	2d5c <__Stack_Size+0x295c>
    2d50:	07000002 	streq	r0, [r0, -r2]
    2d54:	3e007000 	cdpcc	0, 0, cr7, cr0, cr0, {0}
    2d58:	9f1a3f25 	svcls	0x001a3f25
    2d5c:	000002ba 			; <UNDEFINED> instruction: 0x000002ba
    2d60:	000002be 			; <UNDEFINED> instruction: 0x000002be
    2d64:	01f30008 	mvnseq	r0, r8
    2d68:	3f253e50 	svccc	0x00253e50
    2d6c:	02be9f1a 	adcseq	r9, lr, #26, 30	; 0x68
    2d70:	02c40000 	sbceq	r0, r4, #0
    2d74:	00010000 	andeq	r0, r1, r0
    2d78:	0002c453 	andeq	ip, r2, r3, asr r4
    2d7c:	0002d000 	andeq	sp, r2, r0
    2d80:	31000900 	tstcc	r0, r0, lsl #18
    2d84:	095001f3 	ldmdbeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
    2d88:	9f2424f2 	svcls	0x002424f2
	...
    2d94:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2d98:	000002da 	ldrdeq	r0, [r0], -sl
    2d9c:	da500001 	ble	1402da8 <__Stack_Size+0x14029a8>
    2da0:	dc000002 	stcle	0, cr0, [r0], {2}
    2da4:	04000002 	streq	r0, [r0], #-2
    2da8:	5001f300 	andpl	pc, r1, r0, lsl #6
    2dac:	0002dc9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    2db0:	0002e600 	andeq	lr, r2, r0, lsl #12
    2db4:	50000100 	andpl	r0, r0, r0, lsl #2
    2db8:	000002e6 	andeq	r0, r0, r6, ror #5
    2dbc:	000002f6 	strdeq	r0, [r0], -r6
    2dc0:	01f30004 	mvnseq	r0, r4
    2dc4:	02f69f50 	rscseq	r9, r6, #80, 30	; 0x140
    2dc8:	02f80000 	rscseq	r0, r8, #0
    2dcc:	00010000 	andeq	r0, r1, r0
    2dd0:	0002f850 	andeq	pc, r2, r0, asr r8	; <UNPREDICTABLE>
    2dd4:	00030000 	andeq	r0, r3, r0
    2dd8:	f3000400 	vshl.u8	d0, d0, d0
    2ddc:	009f5001 	addseq	r5, pc, r1
    2de0:	00000000 	andeq	r0, r0, r0
    2de4:	d0000000 	andle	r0, r0, r0
    2de8:	da000002 	ble	2df8 <__Stack_Size+0x29f8>
    2dec:	02000002 	andeq	r0, r0, #2
    2df0:	da9f3000 	ble	fe7cedf8 <SCS_BASE+0x1e7c0df8>
    2df4:	dc000002 	stcle	0, cr0, [r0], {2}
    2df8:	01000002 	tsteq	r0, r2
    2dfc:	02dc5000 	sbcseq	r5, ip, #0
    2e00:	02ea0000 	rsceq	r0, sl, #0
    2e04:	00020000 	andeq	r0, r2, r0
    2e08:	02ea9f30 	rsceq	r9, sl, #48, 30	; 0xc0
    2e0c:	02f60000 	rscseq	r0, r6, #0
    2e10:	00010000 	andeq	r0, r1, r0
    2e14:	0002f650 	andeq	pc, r2, r0, asr r6	; <UNPREDICTABLE>
    2e18:	0002f800 	andeq	pc, r2, r0, lsl #16
    2e1c:	30000200 	andcc	r0, r0, r0, lsl #4
    2e20:	0002f89f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    2e24:	00030000 	andeq	r0, r3, r0
    2e28:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2e34:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2e38:	000002d4 	ldrdeq	r0, [r0], -r4
    2e3c:	9f300002 	svcls	0x00300002
    2e40:	000002d4 	ldrdeq	r0, [r0], -r4
    2e44:	000002e4 	andeq	r0, r0, r4, ror #5
    2e48:	e4530001 	ldrb	r0, [r3], #-1
    2e4c:	e6000002 	str	r0, [r0], -r2
    2e50:	08000002 	stmdaeq	r0, {r1}
    2e54:	09007000 	stmdbeq	r0, {ip, sp, lr}
    2e58:	253224f0 	ldrcs	r2, [r2, #-1264]!	; 0x4f0
    2e5c:	0002e69f 	muleq	r2, pc, r6	; <UNPREDICTABLE>
    2e60:	0002f600 	andeq	pc, r2, r0, lsl #12
    2e64:	f3000900 	vmls.i8	d0, d0, d0
    2e68:	f0095001 			; <UNDEFINED> instruction: 0xf0095001
    2e6c:	9f253224 	svcls	0x00253224
    2e70:	000002f6 	strdeq	r0, [r0], -r6
    2e74:	00000300 	andeq	r0, r0, r0, lsl #6
    2e78:	00530001 	subseq	r0, r3, r1
    2e7c:	00000000 	andeq	r0, r0, r0
    2e80:	d0000000 	andle	r0, r0, r0
    2e84:	d4000002 	strle	r0, [r0], #-2
    2e88:	02000002 	andeq	r0, r0, #2
    2e8c:	d49f3000 	ldrle	r3, [pc], #0	; 2e94 <__Stack_Size+0x2a94>
    2e90:	da000002 	ble	2ea0 <__Stack_Size+0x2aa0>
    2e94:	07000002 	streq	r0, [r0, -r2]
    2e98:	44007000 	strmi	r7, [r0], #-0
    2e9c:	9f1a3325 	svcls	0x001a3325
    2ea0:	000002da 	ldrdeq	r0, [r0], -sl
    2ea4:	000002dc 	ldrdeq	r0, [r0], -ip
    2ea8:	01f30008 	mvnseq	r0, r8
    2eac:	33254450 			; <UNDEFINED> instruction: 0x33254450
    2eb0:	02dc9f1a 	sbcseq	r9, ip, #26, 30	; 0x68
    2eb4:	02e60000 	rsceq	r0, r6, #0
    2eb8:	00070000 	andeq	r0, r7, r0
    2ebc:	25440070 	strbcs	r0, [r4, #-112]	; 0x70
    2ec0:	e69f1a33 			; <UNDEFINED> instruction: 0xe69f1a33
    2ec4:	f6000002 			; <UNDEFINED> instruction: 0xf6000002
    2ec8:	08000002 	stmdaeq	r0, {r1}
    2ecc:	5001f300 	andpl	pc, r1, r0, lsl #6
    2ed0:	1a332544 	bne	ccc3e8 <__Stack_Size+0xccbfe8>
    2ed4:	0002f69f 	muleq	r2, pc, r6	; <UNPREDICTABLE>
    2ed8:	0002f800 	andeq	pc, r2, r0, lsl #16
    2edc:	70000700 	andvc	r0, r0, r0, lsl #14
    2ee0:	33254400 			; <UNDEFINED> instruction: 0x33254400
    2ee4:	02f89f1a 	rscseq	r9, r8, #26, 30	; 0x68
    2ee8:	03000000 	movweq	r0, #0
    2eec:	00080000 	andeq	r0, r8, r0
    2ef0:	445001f3 	ldrbmi	r0, [r0], #-499	; 0x1f3
    2ef4:	9f1a3325 	svcls	0x001a3325
	...
    2f00:	00000300 	andeq	r0, r0, r0, lsl #6
    2f04:	0000030a 	andeq	r0, r0, sl, lsl #6
    2f08:	0a500001 	beq	1402f14 <__Stack_Size+0x1402b14>
    2f0c:	14000003 	strne	r0, [r0], #-3
    2f10:	04000003 	streq	r0, [r0], #-3
    2f14:	5001f300 	andpl	pc, r1, r0, lsl #6
    2f18:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2f1c:	00000000 	andeq	r0, r0, r0
    2f20:	00030000 	andeq	r0, r3, r0
    2f24:	00030a00 	andeq	r0, r3, r0, lsl #20
    2f28:	30000200 	andcc	r0, r0, r0, lsl #4
    2f2c:	00030a9f 	muleq	r3, pc, sl	; <UNPREDICTABLE>
    2f30:	00031400 	andeq	r1, r3, r0, lsl #8
    2f34:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2f40:	00000300 	andeq	r0, r0, r0, lsl #6
    2f44:	0000030a 	andeq	r0, r0, sl, lsl #6
    2f48:	00700007 	rsbseq	r0, r0, r7
    2f4c:	1a312546 	bne	c4c46c <__Stack_Size+0xc4c06c>
    2f50:	00030a9f 	muleq	r3, pc, sl	; <UNPREDICTABLE>
    2f54:	00031400 	andeq	r1, r3, r0, lsl #8
    2f58:	f3000800 	vsub.i8	d0, d0, d0
    2f5c:	25465001 	strbcs	r5, [r6, #-1]
    2f60:	009f1a31 	addseq	r1, pc, r1, lsr sl	; <UNPREDICTABLE>
    2f64:	00000000 	andeq	r0, r0, r0
    2f68:	30000000 	andcc	r0, r0, r0
    2f6c:	3a000000 	bcc	2f74 <__Stack_Size+0x2b74>
    2f70:	01000000 	mrseq	r0, (UNDEF: 0)
    2f74:	003a5000 	eorseq	r5, sl, r0
    2f78:	00440000 	subeq	r0, r4, r0
    2f7c:	00040000 	andeq	r0, r4, r0
    2f80:	9f5001f3 	svcls	0x005001f3
	...
    2f8c:	00000030 	andeq	r0, r0, r0, lsr r0
    2f90:	00000034 	andeq	r0, r0, r4, lsr r0
    2f94:	9f300002 	svcls	0x00300002
    2f98:	00000034 	andeq	r0, r0, r4, lsr r0
    2f9c:	0000003a 	andeq	r0, r0, sl, lsr r0
    2fa0:	3a530001 	bcc	14c2fac <__Stack_Size+0x14c2bac>
    2fa4:	44000000 	strmi	r0, [r0], #-0
    2fa8:	01000000 	mrseq	r0, (UNDEF: 0)
    2fac:	00005000 	andeq	r5, r0, r0
    2fb0:	00000000 	andeq	r0, r0, r0
    2fb4:	00500000 	subseq	r0, r0, r0
    2fb8:	005e0000 	subseq	r0, lr, r0
    2fbc:	00010000 	andeq	r0, r1, r0
    2fc0:	00005e50 	andeq	r5, r0, r0, asr lr
    2fc4:	00007c00 	andeq	r7, r0, r0, lsl #24
    2fc8:	f3000400 	vshl.u8	d0, d0, d0
    2fcc:	009f5001 	addseq	r5, pc, r1
    2fd0:	00000000 	andeq	r0, r0, r0
    2fd4:	50000000 	andpl	r0, r0, r0
    2fd8:	6f000000 	svcvs	0x00000000
    2fdc:	01000000 	mrseq	r0, (UNDEF: 0)
    2fe0:	006f5100 	rsbeq	r5, pc, r0, lsl #2
    2fe4:	00700000 	rsbseq	r0, r0, r0
    2fe8:	00040000 	andeq	r0, r4, r0
    2fec:	9f5101f3 	svcls	0x005101f3
    2ff0:	00000070 	andeq	r0, r0, r0, ror r0
    2ff4:	00000073 	andeq	r0, r0, r3, ror r0
    2ff8:	73510001 	cmpvc	r1, #1
    2ffc:	7c000000 	stcvc	0, cr0, [r0], {-0}
    3000:	04000000 	streq	r0, [r0], #-0
    3004:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3008:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    300c:	00000000 	andeq	r0, r0, r0
    3010:	00005000 	andeq	r5, r0, r0
    3014:	00005600 	andeq	r5, r0, r0, lsl #12
    3018:	30000200 	andcc	r0, r0, r0, lsl #4
    301c:	0000569f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
    3020:	00005e00 	andeq	r5, r0, r0, lsl #28
    3024:	53000100 	movwpl	r0, #256	; 0x100
    3028:	0000005e 	andeq	r0, r0, lr, asr r0
    302c:	0000006f 	andeq	r0, r0, pc, rrx
    3030:	70500001 	subsvc	r0, r0, r1
    3034:	73000000 	movwvc	r0, #0
    3038:	01000000 	mrseq	r0, (UNDEF: 0)
    303c:	00005000 	andeq	r5, r0, r0
    3040:	00000000 	andeq	r0, r0, r0
    3044:	00a40000 	adceq	r0, r4, r0
    3048:	00ae0000 	adceq	r0, lr, r0
    304c:	00010000 	andeq	r0, r1, r0
    3050:	0000ae50 	andeq	sl, r0, r0, asr lr
    3054:	0000b800 	andeq	fp, r0, r0, lsl #16
    3058:	f3000400 	vshl.u8	d0, d0, d0
    305c:	009f5001 	addseq	r5, pc, r1
    3060:	00000000 	andeq	r0, r0, r0
    3064:	a4000000 	strge	r0, [r0], #-0
    3068:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    306c:	02000000 	andeq	r0, r0, #0
    3070:	a89f3000 	ldmge	pc, {ip, sp}	; <UNPREDICTABLE>
    3074:	ae000000 	cdpge	0, 0, cr0, cr0, cr0, {0}
    3078:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    307c:	73007000 	movwvc	r7, #0
    3080:	2e301a00 	vaddcs.f32	s2, s0, s0
    3084:	0000ae9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
    3088:	0000b800 	andeq	fp, r0, r0, lsl #16
    308c:	f3000900 	vmls.i8	d0, d0, d0
    3090:	00735001 	rsbseq	r5, r3, r1
    3094:	9f2e301a 	svcls	0x002e301a
	...
    30a0:	000000b8 	strheq	r0, [r0], -r8
    30a4:	000000c0 	andeq	r0, r0, r0, asr #1
    30a8:	c0500001 	subsgt	r0, r0, r1
    30ac:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    30b0:	04000000 	streq	r0, [r0], #-0
    30b4:	5001f300 	andpl	pc, r1, r0, lsl #6
    30b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    30bc:	00000000 	andeq	r0, r0, r0
    30c0:	00007400 	andeq	r7, r0, r0, lsl #8
    30c4:	00008000 	andeq	r8, r0, r0
    30c8:	50000100 	andpl	r0, r0, r0, lsl #2
    30cc:	00000080 	andeq	r0, r0, r0, lsl #1
    30d0:	00000088 	andeq	r0, r0, r8, lsl #1
    30d4:	01f30004 	mvnseq	r0, r4
    30d8:	00009f50 	andeq	r9, r0, r0, asr pc
    30dc:	00000000 	andeq	r0, r0, r0
    30e0:	00740000 	rsbseq	r0, r4, r0
    30e4:	00780000 	rsbseq	r0, r8, r0
    30e8:	00020000 	andeq	r0, r2, r0
    30ec:	00789f30 	rsbseq	r9, r8, r0, lsr pc
    30f0:	00800000 	addeq	r0, r0, r0
    30f4:	00010000 	andeq	r0, r1, r0
    30f8:	00008053 	andeq	r8, r0, r3, asr r0
    30fc:	00008800 	andeq	r8, r0, r0, lsl #16
    3100:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    310c:	00000094 	muleq	r0, r4, r0
    3110:	000000a0 	andeq	r0, r0, r0, lsr #1
    3114:	a0500001 	subsge	r0, r0, r1
    3118:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    311c:	04000000 	streq	r0, [r0], #-0
    3120:	5001f300 	andpl	pc, r1, r0, lsl #6
    3124:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3128:	00000000 	andeq	r0, r0, r0
    312c:	00009400 	andeq	r9, r0, r0, lsl #8
    3130:	00009e00 	andeq	r9, r0, r0, lsl #28
    3134:	51000100 	mrspl	r0, (UNDEF: 16)
    3138:	0000009e 	muleq	r0, lr, r0
    313c:	000000a8 	andeq	r0, r0, r8, lsr #1
    3140:	01f30004 	mvnseq	r0, r4
    3144:	00009f51 	andeq	r9, r0, r1, asr pc
    3148:	00000000 	andeq	r0, r0, r0
    314c:	00940000 	addseq	r0, r4, r0
    3150:	00980000 	addseq	r0, r8, r0
    3154:	00020000 	andeq	r0, r2, r0
    3158:	00989f30 	addseq	r9, r8, r0, lsr pc
    315c:	009c0000 	addseq	r0, ip, r0
    3160:	00090000 	andeq	r0, r9, r0
    3164:	ff110073 			; <UNDEFINED> instruction: 0xff110073
    3168:	1a7e83ff 	bne	1fa416c <__Stack_Size+0x1fa3d6c>
    316c:	00009c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    3170:	0000a000 	andeq	sl, r0, r0
    3174:	53000100 	movwpl	r0, #256	; 0x100
    3178:	000000a0 	andeq	r0, r0, r0, lsr #1
    317c:	000000a8 	andeq	r0, r0, r8, lsr #1
    3180:	00500001 	subseq	r0, r0, r1
    3184:	00000000 	andeq	r0, r0, r0
    3188:	b4000000 	strlt	r0, [r0], #-0
    318c:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
    3190:	01000000 	mrseq	r0, (UNDEF: 0)
    3194:	00be5000 	adcseq	r5, lr, r0
    3198:	00c80000 	sbceq	r0, r8, r0
    319c:	00040000 	andeq	r0, r4, r0
    31a0:	9f5001f3 	svcls	0x005001f3
	...
    31ac:	000000b4 	strheq	r0, [r0], -r4
    31b0:	000000b8 	strheq	r0, [r0], -r8
    31b4:	9f300002 	svcls	0x00300002
    31b8:	000000b8 	strheq	r0, [r0], -r8
    31bc:	000000be 	strheq	r0, [r0], -lr
    31c0:	be530001 	cdplt	0, 5, cr0, cr3, cr1, {0}
    31c4:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    31c8:	01000000 	mrseq	r0, (UNDEF: 0)
    31cc:	00005000 	andeq	r5, r0, r0
    31d0:	00000000 	andeq	r0, r0, r0
    31d4:	00d80000 	sbcseq	r0, r8, r0
    31d8:	00e20000 	rsceq	r0, r2, r0
    31dc:	00010000 	andeq	r0, r1, r0
    31e0:	0000e250 	andeq	lr, r0, r0, asr r2
    31e4:	0000ec00 	andeq	lr, r0, r0, lsl #24
    31e8:	f3000400 	vshl.u8	d0, d0, d0
    31ec:	009f5001 	addseq	r5, pc, r1
    31f0:	00000000 	andeq	r0, r0, r0
    31f4:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    31f8:	dc000000 	stcle	0, cr0, [r0], {-0}
    31fc:	02000000 	andeq	r0, r0, #0
    3200:	dc9f3000 	ldcle	0, cr3, [pc], {0}
    3204:	e2000000 	and	r0, r0, #0
    3208:	01000000 	mrseq	r0, (UNDEF: 0)
    320c:	00e25300 	rsceq	r5, r2, r0, lsl #6
    3210:	00ec0000 	rsceq	r0, ip, r0
    3214:	00010000 	andeq	r0, r1, r0
    3218:	00000050 	andeq	r0, r0, r0, asr r0
    321c:	00000000 	andeq	r0, r0, r0
    3220:	0000ec00 	andeq	lr, r0, r0, lsl #24
    3224:	0000f600 	andeq	pc, r0, r0, lsl #12
    3228:	50000100 	andpl	r0, r0, r0, lsl #2
    322c:	000000f6 	strdeq	r0, [r0], -r6
    3230:	00000100 	andeq	r0, r0, r0, lsl #2
    3234:	01f30004 	mvnseq	r0, r4
    3238:	00009f50 	andeq	r9, r0, r0, asr pc
    323c:	00000000 	andeq	r0, r0, r0
    3240:	00ec0000 	rsceq	r0, ip, r0
    3244:	00f00000 	rscseq	r0, r0, r0
    3248:	00020000 	andeq	r0, r2, r0
    324c:	00f09f30 	rscseq	r9, r0, r0, lsr pc
    3250:	00f60000 	rscseq	r0, r6, r0
    3254:	00010000 	andeq	r0, r1, r0
    3258:	0000f653 	andeq	pc, r0, r3, asr r6	; <UNPREDICTABLE>
    325c:	00010000 	andeq	r0, r1, r0
    3260:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    326c:	00000100 	andeq	r0, r0, r0, lsl #2
    3270:	0000010c 	andeq	r0, r0, ip, lsl #2
    3274:	0c500001 	mrrceq	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    3278:	14000001 	strne	r0, [r0], #-1
    327c:	04000001 	streq	r0, [r0], #-1
    3280:	5001f300 	andpl	pc, r1, r0, lsl #6
    3284:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3288:	00000000 	andeq	r0, r0, r0
    328c:	00010000 	andeq	r0, r1, r0
    3290:	00010400 	andeq	r0, r1, r0, lsl #8
    3294:	30000200 	andcc	r0, r0, r0, lsl #4
    3298:	0001049f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
    329c:	00010c00 	andeq	r0, r1, r0, lsl #24
    32a0:	53000100 	movwpl	r0, #256	; 0x100
    32a4:	0000010c 	andeq	r0, r0, ip, lsl #2
    32a8:	00000114 	andeq	r0, r0, r4, lsl r1
    32ac:	00500001 	subseq	r0, r0, r1
    32b0:	00000000 	andeq	r0, r0, r0
    32b4:	14000000 	strne	r0, [r0], #-0
    32b8:	1c000001 	stcne	0, cr0, [r0], {1}
    32bc:	01000001 	tsteq	r0, r1
    32c0:	011c5000 	tsteq	ip, r0
    32c4:	011e0000 	tsteq	lr, r0
    32c8:	00040000 	andeq	r0, r4, r0
    32cc:	9f5001f3 	svcls	0x005001f3
    32d0:	0000011e 	andeq	r0, r0, lr, lsl r1
    32d4:	00000122 	andeq	r0, r0, r2, lsr #2
    32d8:	22500001 	subscs	r0, r0, #1
    32dc:	2c000001 	stccs	0, cr0, [r0], {1}
    32e0:	04000001 	streq	r0, [r0], #-1
    32e4:	5001f300 	andpl	pc, r1, r0, lsl #6
    32e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    32ec:	00000000 	andeq	r0, r0, r0
    32f0:	00013800 	andeq	r3, r1, r0, lsl #16
    32f4:	00014200 	andeq	r4, r1, r0, lsl #4
    32f8:	50000100 	andpl	r0, r0, r0, lsl #2
    32fc:	00000142 	andeq	r0, r0, r2, asr #2
    3300:	0000014c 	andeq	r0, r0, ip, asr #2
    3304:	01f30004 	mvnseq	r0, r4
    3308:	00009f50 	andeq	r9, r0, r0, asr pc
    330c:	00000000 	andeq	r0, r0, r0
    3310:	01380000 	teqeq	r8, r0
    3314:	013c0000 	teqeq	ip, r0
    3318:	00020000 	andeq	r0, r2, r0
    331c:	013c9f30 	teqeq	ip, r0, lsr pc
    3320:	01420000 	mrseq	r0, (UNDEF: 66)
    3324:	00010000 	andeq	r0, r1, r0
    3328:	00014253 	andeq	r4, r1, r3, asr r2
    332c:	00014c00 	andeq	r4, r1, r0, lsl #24
    3330:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    333c:	00000178 	andeq	r0, r0, r8, ror r1
    3340:	0000017e 	andeq	r0, r0, lr, ror r1
    3344:	7e500001 	cdpvc	0, 5, cr0, cr0, cr1, {0}
    3348:	88000001 	stmdahi	r0, {r0}
    334c:	04000001 	streq	r0, [r0], #-1
    3350:	5001f300 	andpl	pc, r1, r0, lsl #6
    3354:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3358:	00000000 	andeq	r0, r0, r0
    335c:	00019400 	andeq	r9, r1, r0, lsl #8
    3360:	00019a00 	andeq	r9, r1, r0, lsl #20
    3364:	30000200 	andcc	r0, r0, r0, lsl #4
    3368:	00019a9f 	muleq	r1, pc, sl	; <UNPREDICTABLE>
    336c:	00019e00 	andeq	r9, r1, r0, lsl #28
    3370:	73000500 	movwvc	r0, #1280	; 0x500
    3374:	9f1a3c00 	svcls	0x001a3c00
    3378:	0000019e 	muleq	r0, lr, r1
    337c:	000001a8 	andeq	r0, r0, r8, lsr #3
    3380:	aa530001 	bge	14c338c <__Stack_Size+0x14c2f8c>
    3384:	ac000001 	stcge	0, cr0, [r0], {1}
    3388:	01000001 	tsteq	r0, r1
    338c:	01cc5300 	biceq	r5, ip, r0, lsl #6
    3390:	01d20000 	bicseq	r0, r2, r0
    3394:	00080000 	andeq	r0, r8, r0
    3398:	f0080073 			; <UNDEFINED> instruction: 0xf0080073
    339c:	9f25341a 	svcls	0x0025341a
    33a0:	000001dc 	ldrdeq	r0, [r0], -ip
    33a4:	000001e0 	andeq	r0, r0, r0, ror #3
    33a8:	00740009 	rsbseq	r0, r4, r9
    33ac:	1a07000a 	bne	1c33dc <__Stack_Size+0x1c2fdc>
    33b0:	ea9f2538 	b	fe7cc898 <SCS_BASE+0x1e7be898>
    33b4:	ee000001 	cdp	0, 0, cr0, cr0, cr1, {0}
    33b8:	09000001 	stmdbeq	r0, {r0}
    33bc:	0a007400 	beq	203c4 <__Stack_Size+0x1ffc4>
    33c0:	3b1a3800 	blcc	6913c8 <__Stack_Size+0x690fc8>
    33c4:	01f69f25 	mvnseq	r9, r5, lsr #30
    33c8:	01fa0000 	mvnseq	r0, r0
    33cc:	00090000 	andeq	r0, r9, r0
    33d0:	000a0072 	andeq	r0, sl, r2, ror r0
    33d4:	253e1ac0 	ldrcs	r1, [lr, #-2752]!	; 0xac0
    33d8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    33dc:	00000000 	andeq	r0, r0, r0
    33e0:	00019400 	andeq	r9, r1, r0, lsl #8
    33e4:	0001ac00 	andeq	sl, r1, r0, lsl #24
    33e8:	30000200 	andcc	r0, r0, r0, lsl #4
    33ec:	0001ac9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    33f0:	0001b200 	andeq	fp, r1, r0, lsl #4
    33f4:	73000700 	movwvc	r0, #1792	; 0x700
    33f8:	24414e00 	strbcs	r4, [r1], #-3584	; 0xe00
    33fc:	01b89f1a 			; <UNDEFINED> instruction: 0x01b89f1a
    3400:	01c80000 	biceq	r0, r8, r0
    3404:	00010000 	andeq	r0, r1, r0
    3408:	00000053 	andeq	r0, r0, r3, asr r0
    340c:	00000000 	andeq	r0, r0, r0
    3410:	00019400 	andeq	r9, r1, r0, lsl #8
    3414:	0001b800 	andeq	fp, r1, r0, lsl #16
    3418:	30000200 	andcc	r0, r0, r0, lsl #4
    341c:	0001b89f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
    3420:	0001bc00 	andeq	fp, r1, r0, lsl #24
    3424:	71000700 	tstvc	r0, r0, lsl #14
    3428:	243c4000 	ldrtcs	r4, [ip], #-0
    342c:	00009f1a 	andeq	r9, r0, sl, lsl pc
    3430:	00000000 	andeq	r0, r0, r0
    3434:	01940000 	orrseq	r0, r4, r0
    3438:	01cc0000 	biceq	r0, ip, r0
    343c:	00020000 	andeq	r0, r2, r0
    3440:	01cc9f30 	biceq	r9, ip, r0, lsr pc
    3444:	01d20000 	bicseq	r0, r2, r0
    3448:	00130000 	andseq	r0, r3, r0
    344c:	f0080073 			; <UNDEFINED> instruction: 0xf0080073
    3450:	0325341a 			; <UNDEFINED> instruction: 0x0325341a
    3454:	08004abc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, fp, lr}
    3458:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    345c:	dc9f1aff 	vldmiale	pc, {s2-s256}
    3460:	e0000001 	and	r0, r0, r1
    3464:	14000001 	strne	r0, [r0], #-1
    3468:	0a007400 	beq	20470 <__Stack_Size+0x20070>
    346c:	381a0700 	ldmdacc	sl, {r8, r9, sl}
    3470:	4abc0325 	bmi	fef0410c <SCS_BASE+0x1eef610c>
    3474:	94220800 	strtls	r0, [r2], #-2048	; 0x800
    3478:	1aff0801 	bne	fffc5484 <SCS_BASE+0x1ffb7484>
    347c:	0001ea9f 	muleq	r1, pc, sl	; <UNPREDICTABLE>
    3480:	0001ee00 	andeq	lr, r1, r0, lsl #28
    3484:	74001400 	strvc	r1, [r0], #-1024	; 0x400
    3488:	38000a00 	stmdacc	r0, {r9, fp}
    348c:	03253b1a 			; <UNDEFINED> instruction: 0x03253b1a
    3490:	08004abc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, fp, lr}
    3494:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    3498:	f69f1aff 			; <UNDEFINED> instruction: 0xf69f1aff
    349c:	fa000001 	blx	34a8 <__Stack_Size+0x30a8>
    34a0:	14000001 	strne	r0, [r0], #-1
    34a4:	0a007200 	beq	1fcac <__Stack_Size+0x1f8ac>
    34a8:	3e1ac000 	cdpcc	0, 1, cr12, cr10, cr0, {0}
    34ac:	4acc0325 	bmi	ff304148 <SCS_BASE+0x1f2f6148>
    34b0:	94220800 	strtls	r0, [r2], #-2048	; 0x800
    34b4:	1aff0801 	bne	fffc54c0 <SCS_BASE+0x1ffb74c0>
    34b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    34bc:	00000000 	andeq	r0, r0, r0
    34c0:	00021800 	andeq	r1, r2, r0, lsl #16
    34c4:	00022000 	andeq	r2, r2, r0
    34c8:	50000100 	andpl	r0, r0, r0, lsl #2
    34cc:	00000220 	andeq	r0, r0, r0, lsr #4
    34d0:	00000222 	andeq	r0, r0, r2, lsr #4
    34d4:	01f30004 	mvnseq	r0, r4
    34d8:	02229f50 	eoreq	r9, r2, #80, 30	; 0x140
    34dc:	02260000 	eoreq	r0, r6, #0
    34e0:	00010000 	andeq	r0, r1, r0
    34e4:	00022650 	andeq	r2, r2, r0, asr r6
    34e8:	00023000 	andeq	r3, r2, r0
    34ec:	f3000400 	vshl.u8	d0, d0, d0
    34f0:	009f5001 	addseq	r5, pc, r1
    34f4:	00000000 	andeq	r0, r0, r0
    34f8:	30000000 	andcc	r0, r0, r0
    34fc:	38000002 	stmdacc	r0, {r1}
    3500:	01000002 	tsteq	r0, r2
    3504:	02385000 	eorseq	r5, r8, #0
    3508:	023a0000 	eorseq	r0, sl, #0
    350c:	00040000 	andeq	r0, r4, r0
    3510:	9f5001f3 	svcls	0x005001f3
    3514:	0000023a 	andeq	r0, r0, sl, lsr r2
    3518:	0000023e 	andeq	r0, r0, lr, lsr r2
    351c:	3e500001 	cdpcc	0, 5, cr0, cr0, cr1, {0}
    3520:	48000002 	stmdami	r0, {r1}
    3524:	04000002 	streq	r0, [r0], #-2
    3528:	5001f300 	andpl	pc, r1, r0, lsl #6
    352c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3530:	00000000 	andeq	r0, r0, r0
    3534:	00024800 	andeq	r4, r2, r0, lsl #16
    3538:	00025000 	andeq	r5, r2, r0
    353c:	50000100 	andpl	r0, r0, r0, lsl #2
    3540:	00000250 	andeq	r0, r0, r0, asr r2
    3544:	00000252 	andeq	r0, r0, r2, asr r2
    3548:	01f30004 	mvnseq	r0, r4
    354c:	02529f50 	subseq	r9, r2, #80, 30	; 0x140
    3550:	02560000 	subseq	r0, r6, #0
    3554:	00010000 	andeq	r0, r1, r0
    3558:	00025650 	andeq	r5, r2, r0, asr r6
    355c:	00026000 	andeq	r6, r2, r0
    3560:	f3000400 	vshl.u8	d0, d0, d0
    3564:	009f5001 	addseq	r5, pc, r1
    3568:	00000000 	andeq	r0, r0, r0
    356c:	60000000 	andvs	r0, r0, r0
    3570:	68000002 	stmdavs	r0, {r1}
    3574:	01000002 	tsteq	r0, r2
    3578:	02685000 	rsbeq	r5, r8, #0
    357c:	026a0000 	rsbeq	r0, sl, #0
    3580:	00040000 	andeq	r0, r4, r0
    3584:	9f5001f3 	svcls	0x005001f3
    3588:	0000026a 	andeq	r0, r0, sl, ror #4
    358c:	0000026e 	andeq	r0, r0, lr, ror #4
    3590:	6e500001 	cdpvs	0, 5, cr0, cr0, cr1, {0}
    3594:	78000002 	stmdavc	r0, {r1}
    3598:	04000002 	streq	r0, [r0], #-2
    359c:	5001f300 	andpl	pc, r1, r0, lsl #6
    35a0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    35a4:	00000000 	andeq	r0, r0, r0
    35a8:	00027800 	andeq	r7, r2, r0, lsl #16
    35ac:	00028000 	andeq	r8, r2, r0
    35b0:	50000100 	andpl	r0, r0, r0, lsl #2
    35b4:	00000280 	andeq	r0, r0, r0, lsl #5
    35b8:	00000282 	andeq	r0, r0, r2, lsl #5
    35bc:	01f30004 	mvnseq	r0, r4
    35c0:	02829f50 	addeq	r9, r2, #80, 30	; 0x140
    35c4:	02860000 	addeq	r0, r6, #0
    35c8:	00010000 	andeq	r0, r1, r0
    35cc:	00028650 	andeq	r8, r2, r0, asr r6
    35d0:	00029000 	andeq	r9, r2, r0
    35d4:	f3000400 	vshl.u8	d0, d0, d0
    35d8:	009f5001 	addseq	r5, pc, r1
    35dc:	00000000 	andeq	r0, r0, r0
    35e0:	b4000000 	strlt	r0, [r0], #-0
    35e4:	cc000002 	stcgt	0, cr0, [r0], {2}
    35e8:	01000002 	tsteq	r0, r2
    35ec:	02cc5000 	sbceq	r5, ip, #0
    35f0:	02dc0000 	sbcseq	r0, ip, #0
    35f4:	00040000 	andeq	r0, r4, r0
    35f8:	9f5001f3 	svcls	0x005001f3
	...
    3604:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
    3608:	000002b6 			; <UNDEFINED> instruction: 0x000002b6
    360c:	9f300002 	svcls	0x00300002
    3610:	000002b6 			; <UNDEFINED> instruction: 0x000002b6
    3614:	000002c8 	andeq	r0, r0, r8, asr #5
    3618:	00720006 	rsbseq	r0, r2, r6
    361c:	9f1aff08 	svcls	0x001aff08
    3620:	000002c8 	andeq	r0, r0, r8, asr #5
    3624:	000002cc 	andeq	r0, r0, ip, asr #5
    3628:	00700008 	rsbseq	r0, r0, r8
    362c:	ff081a4f 			; <UNDEFINED> instruction: 0xff081a4f
    3630:	02cc9f1a 	sbceq	r9, ip, #26, 30	; 0x68
    3634:	02dc0000 	sbcseq	r0, ip, #0
    3638:	00090000 	andeq	r0, r9, r0
    363c:	4f5001f3 	svcmi	0x005001f3
    3640:	1aff081a 	bne	fffc56b0 <SCS_BASE+0x1ffb76b0>
    3644:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3648:	00000000 	andeq	r0, r0, r0
    364c:	0002b400 	andeq	fp, r2, r0, lsl #8
    3650:	0002be00 	andeq	fp, r2, r0, lsl #28
    3654:	30000200 	andcc	r0, r0, r0, lsl #4
    3658:	0002be9f 	muleq	r2, pc, lr	; <UNPREDICTABLE>
    365c:	0002c000 	andeq	ip, r2, r0
    3660:	53000100 	movwpl	r0, #256	; 0x100
    3664:	000002c0 	andeq	r0, r0, r0, asr #5
    3668:	000002c6 	andeq	r0, r0, r6, asr #5
    366c:	9f300002 	svcls	0x00300002
    3670:	000002c6 	andeq	r0, r0, r6, asr #5
    3674:	000002dc 	ldrdeq	r0, [r0], -ip
    3678:	00530001 	subseq	r0, r3, r1
    367c:	00000000 	andeq	r0, r0, r0
    3680:	b4000000 	strlt	r0, [r0], #-0
    3684:	c8000002 	stmdagt	r0, {r1}
    3688:	02000002 	andeq	r0, r0, #2
    368c:	c89f3000 	ldmgt	pc, {ip, sp}	; <UNPREDICTABLE>
    3690:	cc000002 	stcgt	0, cr0, [r0], {2}
    3694:	0d000002 	stceq	0, cr0, [r0, #-8]
    3698:	70007300 	andvc	r7, r0, r0, lsl #6
    369c:	081a4f00 	ldmdaeq	sl, {r8, r9, sl, fp, lr}
    36a0:	31251aff 	strdcc	r1, [r5, -pc]!
    36a4:	02cc9f1a 	sbceq	r9, ip, #26, 30	; 0x68
    36a8:	02dc0000 	sbcseq	r0, ip, #0
    36ac:	000e0000 	andeq	r0, lr, r0
    36b0:	01f30073 	mvnseq	r0, r3, ror r0
    36b4:	081a4f50 	ldmdaeq	sl, {r4, r6, r8, r9, sl, fp, lr}
    36b8:	31251aff 	strdcc	r1, [r5, -pc]!
    36bc:	00009f1a 	andeq	r9, r0, sl, lsl pc
    36c0:	00000000 	andeq	r0, r0, r0
    36c4:	02e20000 	rsceq	r0, r2, #0
    36c8:	02fe0000 	rscseq	r0, lr, #0
    36cc:	00020000 	andeq	r0, r2, r0
    36d0:	02fe9f30 	rscseq	r9, lr, #48, 30	; 0xc0
    36d4:	03000000 	movweq	r0, #0
    36d8:	00070000 	andeq	r0, r7, r0
    36dc:	24480070 	strbcs	r0, [r8], #-112	; 0x70
    36e0:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    36e4:	00000000 	andeq	r0, r0, r0
    36e8:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    36ec:	fa000002 	blx	36fc <__Stack_Size+0x32fc>
    36f0:	01000002 	tsteq	r0, r2
    36f4:	00005000 	andeq	r5, r0, r0
    36f8:	00000000 	andeq	r0, r0, r0
    36fc:	031c0000 	tsteq	ip, #0
    3700:	03260000 			; <UNDEFINED> instruction: 0x03260000
    3704:	00010000 	andeq	r0, r1, r0
    3708:	00032650 	andeq	r2, r3, r0, asr r6
    370c:	00033000 	andeq	r3, r3, r0
    3710:	f3000400 	vshl.u8	d0, d0, d0
    3714:	009f5001 	addseq	r5, pc, r1
    3718:	00000000 	andeq	r0, r0, r0
    371c:	1c000000 	stcne	0, cr0, [r0], {-0}
    3720:	20000003 	andcs	r0, r0, r3
    3724:	02000003 	andeq	r0, r0, #3
    3728:	209f3000 	addscs	r3, pc, r0
    372c:	26000003 	strcs	r0, [r0], -r3
    3730:	0b000003 	bleq	3744 <__Stack_Size+0x3344>
    3734:	08007000 	stmdaeq	r0, {ip, sp, lr}
    3738:	00731aff 	ldrshteq	r1, [r3], #-175	; 0xffffff51
    373c:	9f2e301a 	svcls	0x002e301a
    3740:	00000326 	andeq	r0, r0, r6, lsr #6
    3744:	00000330 	andeq	r0, r0, r0, lsr r3
    3748:	01f3000c 	mvnseq	r0, ip
    374c:	1aff0850 	bne	fffc5894 <SCS_BASE+0x1ffb7894>
    3750:	301a0073 	andscc	r0, sl, r3, ror r0
    3754:	00009f2e 	andeq	r9, r0, lr, lsr #30
	...
    3760:	001c0000 	andseq	r0, ip, r0
    3764:	00010000 	andeq	r0, r1, r0
    3768:	00001c50 	andeq	r1, r0, r0, asr ip
    376c:	00002800 	andeq	r2, r0, r0, lsl #16
    3770:	f3000400 	vshl.u8	d0, d0, d0
    3774:	289f5001 	ldmcs	pc, {r0, ip, lr}	; <UNPREDICTABLE>
    3778:	2c000000 	stccs	0, cr0, [r0], {-0}
    377c:	01000000 	mrseq	r0, (UNDEF: 0)
    3780:	002c5000 	eoreq	r5, ip, r0
    3784:	00400000 	subeq	r0, r0, r0
    3788:	00040000 	andeq	r0, r4, r0
    378c:	9f5001f3 	svcls	0x005001f3
    3790:	00000040 	andeq	r0, r0, r0, asr #32
    3794:	00000044 	andeq	r0, r0, r4, asr #32
    3798:	44500001 	ldrbmi	r0, [r0], #-1
    379c:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    37a0:	04000000 	streq	r0, [r0], #-0
    37a4:	5001f300 	andpl	pc, r1, r0, lsl #6
    37a8:	0000589f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    37ac:	00006000 	andeq	r6, r0, r0
    37b0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    37bc:	00000060 	andeq	r0, r0, r0, rrx
    37c0:	00000062 	andeq	r0, r0, r2, rrx
    37c4:	9f300002 	svcls	0x00300002
    37c8:	00000062 	andeq	r0, r0, r2, rrx
    37cc:	0000006a 	andeq	r0, r0, sl, rrx
    37d0:	6a530001 	bvs	14c37dc <__Stack_Size+0x14c33dc>
    37d4:	8a000000 	bhi	37dc <__Stack_Size+0x33dc>
    37d8:	01000000 	mrseq	r0, (UNDEF: 0)
    37dc:	008a5400 	addeq	r5, sl, r0, lsl #8
    37e0:	008e0000 	addeq	r0, lr, r0
    37e4:	00010000 	andeq	r0, r1, r0
    37e8:	00008e53 	andeq	r8, r0, r3, asr lr
    37ec:	00009800 	andeq	r9, r0, r0, lsl #16
    37f0:	70000200 	andvc	r0, r0, r0, lsl #4
    37f4:	00009800 	andeq	r9, r0, r0, lsl #16
    37f8:	00009e00 	andeq	r9, r0, r0, lsl #28
    37fc:	71004500 	tstvc	r0, r0, lsl #10
    3800:	0a029400 	beq	a8808 <__Stack_Size+0xa8408>
    3804:	711affff 			; <UNDEFINED> instruction: 0x711affff
    3808:	0a029402 	beq	a8818 <__Stack_Size+0xa8418>
    380c:	211affff 			; <UNDEFINED> instruction: 0x211affff
    3810:	02940471 	addseq	r0, r4, #1895825408	; 0x71000000
    3814:	1affff0a 	bne	3444 <__Stack_Size+0x3044>
    3818:	94067121 	strls	r7, [r6], #-289	; 0x121
    381c:	ffff0a02 			; <UNDEFINED> instruction: 0xffff0a02
    3820:	0871211a 	ldmdaeq	r1!, {r1, r3, r4, r8, sp}^
    3824:	ff0a0294 			; <UNDEFINED> instruction: 0xff0a0294
    3828:	71211aff 	strdvc	r1, [r1, -pc]!
    382c:	0a02940a 	beq	a885c <__Stack_Size+0xa845c>
    3830:	211affff 			; <UNDEFINED> instruction: 0x211affff
    3834:	02940c71 	addseq	r0, r4, #28928	; 0x7100
    3838:	1affff0a 	bne	3468 <__Stack_Size+0x3068>
    383c:	21007221 	tstcs	r0, r1, lsr #4
    3840:	9f210074 	svcls	0x00210074
	...
    384c:	0000009e 	muleq	r0, lr, r0
    3850:	000000c8 	andeq	r0, r0, r8, asr #1
    3854:	c8500001 	ldmdagt	r0, {r0}^
    3858:	0a000000 	beq	3860 <__Stack_Size+0x3460>
    385c:	01000001 	tsteq	r0, r1
    3860:	010a5500 	tsteq	sl, r0, lsl #10
    3864:	010c0000 	mrseq	r0, (UNDEF: 12)
    3868:	00010000 	andeq	r0, r1, r0
    386c:	00010c50 	andeq	r0, r1, r0, asr ip
    3870:	00013e00 	andeq	r3, r1, r0, lsl #28
    3874:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
    3880:	0000009e 	muleq	r0, lr, r0
    3884:	000000d3 	ldrdeq	r0, [r0], -r3
    3888:	d3510001 	cmple	r1, #1
    388c:	0a000000 	beq	3894 <__Stack_Size+0x3494>
    3890:	01000001 	tsteq	r0, r1
    3894:	010a5400 	tsteq	sl, r0, lsl #8
    3898:	010c0000 	mrseq	r0, (UNDEF: 12)
    389c:	00010000 	andeq	r0, r1, r0
    38a0:	00010c51 	andeq	r0, r1, r1, asr ip
    38a4:	00013e00 	andeq	r3, r1, r0, lsl #28
    38a8:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    38b4:	0000009e 	muleq	r0, lr, r0
    38b8:	000000c2 	andeq	r0, r0, r2, asr #1
    38bc:	9f300002 	svcls	0x00300002
    38c0:	000000c2 	andeq	r0, r0, r2, asr #1
    38c4:	00000128 	andeq	r0, r0, r8, lsr #2
    38c8:	38560001 	ldmdacc	r6, {r0}^
    38cc:	3e000001 	cdpcc	0, 0, cr0, cr0, cr1, {0}
    38d0:	01000001 	tsteq	r0, r1
    38d4:	00005300 	andeq	r5, r0, r0, lsl #6
    38d8:	00000000 	andeq	r0, r0, r0
    38dc:	009e0000 	addseq	r0, lr, r0
    38e0:	01060000 	mrseq	r0, (UNDEF: 6)
    38e4:	00020000 	andeq	r0, r2, r0
    38e8:	01069f32 	tsteq	r6, r2, lsr pc
    38ec:	010a0000 	mrseq	r0, (UNDEF: 10)
    38f0:	00010000 	andeq	r0, r1, r0
    38f4:	00010a53 	andeq	r0, r1, r3, asr sl
    38f8:	00010c00 	andeq	r0, r1, r0, lsl #24
    38fc:	32000200 	andcc	r0, r0, #0, 4
    3900:	00010c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    3904:	00011a00 	andeq	r1, r1, r0, lsl #20
    3908:	53000100 	movwpl	r0, #256	; 0x100
	...
    3914:	0000009e 	muleq	r0, lr, r0
    3918:	000000fc 	strdeq	r0, [r0], -ip
    391c:	9f300002 	svcls	0x00300002
    3920:	000000fc 	strdeq	r0, [r0], -ip
    3924:	00000106 	andeq	r0, r0, r6, lsl #2
    3928:	00730005 	rsbseq	r0, r3, r5
    392c:	089f1a31 	ldmeq	pc, {r0, r4, r5, r9, fp, ip}	; <UNPREDICTABLE>
    3930:	0a000001 	beq	393c <__Stack_Size+0x353c>
    3934:	01000001 	tsteq	r0, r1
    3938:	010a5200 	mrseq	r5, R10_fiq
    393c:	010c0000 	mrseq	r0, (UNDEF: 12)
    3940:	00020000 	andeq	r0, r2, r0
    3944:	010c9f30 	tsteq	ip, r0, lsr pc
    3948:	01160000 	tsteq	r6, r0
    394c:	00010000 	andeq	r0, r1, r0
    3950:	00011852 	andeq	r1, r1, r2, asr r8
    3954:	00011c00 	andeq	r1, r1, r0, lsl #24
    3958:	52000100 	andpl	r0, r0, #0, 2
	...
    3964:	0000009e 	muleq	r0, lr, r0
    3968:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    396c:	9f310002 	svcls	0x00310002
    3970:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3974:	0000010a 	andeq	r0, r0, sl, lsl #2
    3978:	0a570001 	beq	15c3984 <__Stack_Size+0x15c3584>
    397c:	0c000001 	stceq	0, cr0, [r0], {1}
    3980:	02000001 	andeq	r0, r0, #1
    3984:	009f3100 	addseq	r3, pc, r0, lsl #2
    3988:	00000000 	andeq	r0, r0, r0
    398c:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    3990:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    3994:	02000000 	andeq	r0, r0, #0
    3998:	f89f3000 			; <UNDEFINED> instruction: 0xf89f3000
    399c:	06000000 	streq	r0, [r0], -r0
    39a0:	01000001 	tsteq	r0, r1
    39a4:	010a5300 	mrseq	r5, (UNDEF: 58)
    39a8:	010c0000 	mrseq	r0, (UNDEF: 12)
    39ac:	00020000 	andeq	r0, r2, r0
    39b0:	00009f30 	andeq	r9, r0, r0, lsr pc
    39b4:	00000000 	andeq	r0, r0, r0
    39b8:	01980000 	orrseq	r0, r8, r0
    39bc:	019a0000 	orrseq	r0, sl, r0
    39c0:	00010000 	andeq	r0, r1, r0
    39c4:	00019a51 	andeq	r9, r1, r1, asr sl
    39c8:	0001b600 	andeq	fp, r1, r0, lsl #12
    39cc:	f3000400 	vshl.u8	d0, d0, d0
    39d0:	009f5101 	addseq	r5, pc, r1, lsl #2
    39d4:	00000000 	andeq	r0, r0, r0
    39d8:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    39dc:	a4000001 	strge	r0, [r0], #-1
    39e0:	01000001 	tsteq	r0, r1
    39e4:	01a45200 			; <UNDEFINED> instruction: 0x01a45200
    39e8:	01aa0000 			; <UNDEFINED> instruction: 0x01aa0000
    39ec:	00040000 	andeq	r0, r4, r0
    39f0:	9f5201f3 	svcls	0x005201f3
    39f4:	000001aa 	andeq	r0, r0, sl, lsr #3
    39f8:	000001ac 	andeq	r0, r0, ip, lsr #3
    39fc:	ac520001 	mrrcge	0, 0, r0, r2, cr1
    3a00:	b6000001 	strlt	r0, [r0], -r1
    3a04:	04000001 	streq	r0, [r0], #-1
    3a08:	5201f300 	andpl	pc, r1, #0, 6
    3a0c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3a10:	00000000 	andeq	r0, r0, r0
    3a14:	00019800 	andeq	r9, r1, r0, lsl #16
    3a18:	00019a00 	andeq	r9, r1, r0, lsl #20
    3a1c:	71000800 	tstvc	r0, r0, lsl #16
    3a20:	08253400 	stmdaeq	r5!, {sl, ip, sp}
    3a24:	9a9f1aff 	bls	fe7ca628 <SCS_BASE+0x1e7bc628>
    3a28:	b6000001 	strlt	r0, [r0], -r1
    3a2c:	09000001 	stmdbeq	r0, {r0}
    3a30:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3a34:	ff082534 			; <UNDEFINED> instruction: 0xff082534
    3a38:	00009f1a 	andeq	r9, r0, sl, lsl pc
    3a3c:	00000000 	andeq	r0, r0, r0
    3a40:	01980000 	orrseq	r0, r8, r0
    3a44:	01a00000 	moveq	r0, r0
    3a48:	00020000 	andeq	r0, r2, r0
    3a4c:	01a09f30 	lsreq	r9, r0, pc
    3a50:	01a80000 			; <UNDEFINED> instruction: 0x01a80000
    3a54:	00010000 	andeq	r0, r1, r0
    3a58:	0001a853 	andeq	sl, r1, r3, asr r8
    3a5c:	0001aa00 	andeq	sl, r1, r0, lsl #20
    3a60:	31000500 	tstcc	r0, r0, lsl #10
    3a64:	9f240071 	svcls	0x00240071
    3a68:	000001aa 	andeq	r0, r0, sl, lsr #3
    3a6c:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
    3a70:	b2530001 	subslt	r0, r3, #1
    3a74:	b6000001 	strlt	r0, [r0], -r1
    3a78:	05000001 	streq	r0, [r0, #-1]
    3a7c:	00713100 	rsbseq	r3, r1, r0, lsl #2
    3a80:	00009f24 	andeq	r9, r0, r4, lsr #30
    3a84:	00000000 	andeq	r0, r0, r0
    3a88:	01b60000 			; <UNDEFINED> instruction: 0x01b60000
    3a8c:	01be0000 			; <UNDEFINED> instruction: 0x01be0000
    3a90:	00010000 	andeq	r0, r1, r0
    3a94:	0001be51 	andeq	fp, r1, r1, asr lr
    3a98:	0001c000 	andeq	ip, r1, r0
    3a9c:	f3000400 	vshl.u8	d0, d0, d0
    3aa0:	c09f5101 	addsgt	r5, pc, r1, lsl #2
    3aa4:	c4000001 	strgt	r0, [r0], #-1
    3aa8:	01000001 	tsteq	r0, r1
    3aac:	01c45100 	biceq	r5, r4, r0, lsl #2
    3ab0:	01c80000 	biceq	r0, r8, r0
    3ab4:	00040000 	andeq	r0, r4, r0
    3ab8:	9f5101f3 	svcls	0x005101f3
	...
    3ac4:	000001cc 	andeq	r0, r0, ip, asr #3
    3ac8:	000001ce 	andeq	r0, r0, lr, asr #3
    3acc:	ce500001 	cdpgt	0, 5, cr0, cr0, cr1, {0}
    3ad0:	d2000001 	andle	r0, r0, #1
    3ad4:	04000001 	streq	r0, [r0], #-1
    3ad8:	5001f300 	andpl	pc, r1, r0, lsl #6
    3adc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3ae0:	00000000 	andeq	r0, r0, r0
    3ae4:	00020800 	andeq	r0, r2, r0, lsl #16
    3ae8:	00021a00 	andeq	r1, r2, r0, lsl #20
    3aec:	51000100 	mrspl	r0, (UNDEF: 16)
    3af0:	0000021a 	andeq	r0, r0, sl, lsl r2
    3af4:	0000021e 	andeq	r0, r0, lr, lsl r2
    3af8:	01f30004 	mvnseq	r0, r4
    3afc:	00009f51 	andeq	r9, r0, r1, asr pc
    3b00:	00000000 	andeq	r0, r0, r0
    3b04:	02420000 	subeq	r0, r2, #0
    3b08:	02480000 	subeq	r0, r8, #0
    3b0c:	00010000 	andeq	r0, r1, r0
    3b10:	00024850 	andeq	r4, r2, r0, asr r8
    3b14:	00024e00 	andeq	r4, r2, r0, lsl #28
    3b18:	f3000400 	vshl.u8	d0, d0, d0
    3b1c:	009f5001 	addseq	r5, pc, r1
    3b20:	00000000 	andeq	r0, r0, r0
    3b24:	42000000 	andmi	r0, r0, #0
    3b28:	4c000002 	stcmi	0, cr0, [r0], {2}
    3b2c:	02000002 	andeq	r0, r0, #2
    3b30:	4c9f3000 	ldcmi	0, cr3, [pc], {0}
    3b34:	4e000002 	cdpmi	0, 0, cr0, cr0, cr2, {0}
    3b38:	01000002 	tsteq	r0, r2
    3b3c:	00005000 	andeq	r5, r0, r0
    3b40:	00000000 	andeq	r0, r0, r0
    3b44:	024e0000 	subeq	r0, lr, #0
    3b48:	02500000 	subseq	r0, r0, #0
    3b4c:	00010000 	andeq	r0, r1, r0
    3b50:	00025050 	andeq	r5, r2, r0, asr r0
    3b54:	00025400 	andeq	r5, r2, r0, lsl #8
    3b58:	f3000400 	vshl.u8	d0, d0, d0
    3b5c:	009f5001 	addseq	r5, pc, r1
    3b60:	00000000 	andeq	r0, r0, r0
    3b64:	70000000 	andvc	r0, r0, r0
    3b68:	78000002 	stmdavc	r0, {r1}
    3b6c:	01000002 	tsteq	r0, r2
    3b70:	02785000 	rsbseq	r5, r8, #0
    3b74:	027c0000 	rsbseq	r0, ip, #0
    3b78:	00040000 	andeq	r0, r4, r0
    3b7c:	9f5001f3 	svcls	0x005001f3
	...
    3b88:	00000270 	andeq	r0, r0, r0, ror r2
    3b8c:	00000272 	andeq	r0, r0, r2, ror r2
    3b90:	9f300002 	svcls	0x00300002
    3b94:	00000272 	andeq	r0, r0, r2, ror r2
    3b98:	0000027c 	andeq	r0, r0, ip, ror r2
    3b9c:	0071000a 	rsbseq	r0, r1, sl
    3ba0:	401a0073 	andsmi	r0, sl, r3, ror r0
    3ba4:	9f2e3024 	svcls	0x002e3024
	...
    3bb0:	0000027c 	andeq	r0, r0, ip, ror r2
    3bb4:	0000027e 	andeq	r0, r0, lr, ror r2
    3bb8:	7e510001 	cdpvc	0, 5, cr0, cr1, cr1, {0}
    3bbc:	84000002 	strhi	r0, [r0], #-2
    3bc0:	04000002 	streq	r0, [r0], #-2
    3bc4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3bc8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3bcc:	00000000 	andeq	r0, r0, r0
    3bd0:	00028400 	andeq	r8, r2, r0, lsl #8
    3bd4:	00029000 	andeq	r9, r2, r0
    3bd8:	50000100 	andpl	r0, r0, r0, lsl #2
    3bdc:	00000290 	muleq	r0, r0, r2
    3be0:	000002aa 	andeq	r0, r0, sl, lsr #5
    3be4:	01f30004 	mvnseq	r0, r4
    3be8:	00009f50 	andeq	r9, r0, r0, asr pc
    3bec:	00000000 	andeq	r0, r0, r0
    3bf0:	02840000 	addeq	r0, r4, #0
    3bf4:	029e0000 	addseq	r0, lr, #0
    3bf8:	00010000 	andeq	r0, r1, r0
    3bfc:	00029e51 	andeq	r9, r2, r1, asr lr
    3c00:	0002aa00 	andeq	sl, r2, r0, lsl #20
    3c04:	f3000400 	vshl.u8	d0, d0, d0
    3c08:	009f5101 	addseq	r5, pc, r1, lsl #2
    3c0c:	00000000 	andeq	r0, r0, r0
    3c10:	84000000 	strhi	r0, [r0], #-0
    3c14:	a8000002 	stmdage	r0, {r1}
    3c18:	02000002 	andeq	r0, r0, #2
    3c1c:	a89f3000 	ldmge	pc, {ip, sp}	; <UNPREDICTABLE>
    3c20:	aa000002 	bge	3c30 <__Stack_Size+0x3830>
    3c24:	01000002 	tsteq	r0, r2
    3c28:	00005000 	andeq	r5, r0, r0
    3c2c:	00000000 	andeq	r0, r0, r0
    3c30:	02840000 	addeq	r0, r4, #0
    3c34:	029e0000 	addseq	r0, lr, #0
    3c38:	000a0000 	andeq	r0, sl, r0
    3c3c:	34007131 	strcc	r7, [r0], #-305	; 0x131
    3c40:	1aff0825 	bne	fffc5cdc <SCS_BASE+0x1ffb7cdc>
    3c44:	029e9f24 	addseq	r9, lr, #36, 30	; 0x90
    3c48:	02aa0000 	adceq	r0, sl, #0
    3c4c:	000b0000 	andeq	r0, fp, r0
    3c50:	5101f331 	tstpl	r1, r1, lsr r3	; <UNPREDICTABLE>
    3c54:	ff082534 			; <UNDEFINED> instruction: 0xff082534
    3c58:	009f241a 	addseq	r2, pc, sl, lsl r4	; <UNPREDICTABLE>
    3c5c:	00000000 	andeq	r0, r0, r0
    3c60:	84000000 	strhi	r0, [r0], #-0
    3c64:	9a000002 	bls	3c74 <__Stack_Size+0x3874>
    3c68:	02000002 	andeq	r0, r0, #2
    3c6c:	9a9f3000 	bls	fe7cfc74 <SCS_BASE+0x1e7c1c74>
    3c70:	9e000002 	cdpls	0, 0, cr0, cr0, cr2, {0}
    3c74:	0d000002 	stceq	0, cr0, [r0, #-8]
    3c78:	00713100 	rsbseq	r3, r1, r0, lsl #2
    3c7c:	ff082534 			; <UNDEFINED> instruction: 0xff082534
    3c80:	0074241a 	rsbseq	r2, r4, sl, lsl r4
    3c84:	029e9f1a 	addseq	r9, lr, #26, 30	; 0x68
    3c88:	02aa0000 	adceq	r0, sl, #0
    3c8c:	000e0000 	andeq	r0, lr, r0
    3c90:	5101f331 	tstpl	r1, r1, lsr r3	; <UNPREDICTABLE>
    3c94:	ff082534 			; <UNDEFINED> instruction: 0xff082534
    3c98:	0074241a 	rsbseq	r2, r4, sl, lsl r4
    3c9c:	00009f1a 	andeq	r9, r0, sl, lsl pc
    3ca0:	00000000 	andeq	r0, r0, r0
    3ca4:	02aa0000 	adceq	r0, sl, #0
    3ca8:	02ae0000 	adceq	r0, lr, #0
    3cac:	00010000 	andeq	r0, r1, r0
    3cb0:	0002ae51 	andeq	sl, r2, r1, asr lr
    3cb4:	0002ba00 	andeq	fp, r2, r0, lsl #20
    3cb8:	f3000400 	vshl.u8	d0, d0, d0
    3cbc:	009f5101 	addseq	r5, pc, r1, lsl #2
    3cc0:	00000000 	andeq	r0, r0, r0
    3cc4:	24000000 	strcs	r0, [r0], #-0
    3cc8:	34000000 	strcc	r0, [r0], #-0
    3ccc:	01000000 	mrseq	r0, (UNDEF: 0)
    3cd0:	00345000 	eorseq	r5, r4, r0
    3cd4:	003c0000 	eorseq	r0, ip, r0
    3cd8:	00030000 	andeq	r0, r3, r0
    3cdc:	3c9f7e70 	ldccc	14, cr7, [pc], {112}	; 0x70
    3ce0:	40000000 	andmi	r0, r0, r0
    3ce4:	04000000 	streq	r0, [r0], #-0
    3ce8:	5001f300 	andpl	pc, r1, r0, lsl #6
    3cec:	0000409f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3cf0:	00004c00 	andeq	r4, r0, r0, lsl #24
    3cf4:	70000300 	andvc	r0, r0, r0, lsl #6
    3cf8:	00009f7e 	andeq	r9, r0, lr, ror pc
    3cfc:	00000000 	andeq	r0, r0, r0
    3d00:	00700000 	rsbseq	r0, r0, r0
    3d04:	00800000 	addeq	r0, r0, r0
    3d08:	00010000 	andeq	r0, r1, r0
    3d0c:	00008050 	andeq	r8, r0, r0, asr r0
    3d10:	00008c00 	andeq	r8, r0, r0, lsl #24
    3d14:	f3000400 	vshl.u8	d0, d0, d0
    3d18:	009f5001 	addseq	r5, pc, r1
    3d1c:	00000000 	andeq	r0, r0, r0
    3d20:	70000000 	andvc	r0, r0, r0
    3d24:	7a000000 	bvc	3d2c <__Stack_Size+0x392c>
    3d28:	02000000 	andeq	r0, r0, #0
    3d2c:	7a9f3000 	bvc	fe7cfd34 <SCS_BASE+0x1e7c1d34>
    3d30:	8c000000 	stchi	0, cr0, [r0], {-0}
    3d34:	01000000 	mrseq	r0, (UNDEF: 0)
    3d38:	00005300 	andeq	r5, r0, r0, lsl #6
    3d3c:	00000000 	andeq	r0, r0, r0
    3d40:	00700000 	rsbseq	r0, r0, r0
    3d44:	00800000 	addeq	r0, r0, r0
    3d48:	00080000 	andeq	r0, r8, r0
    3d4c:	25330070 	ldrcs	r0, [r3, #-112]!	; 0x70
    3d50:	9f1aff08 	svcls	0x001aff08
    3d54:	00000080 	andeq	r0, r0, r0, lsl #1
    3d58:	0000008c 	andeq	r0, r0, ip, lsl #1
    3d5c:	01f30009 	mvnseq	r0, r9
    3d60:	08253350 	stmdaeq	r5!, {r4, r6, r8, r9, ip, sp}
    3d64:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    3d68:	00000000 	andeq	r0, r0, r0
    3d6c:	70000000 	andvc	r0, r0, r0
    3d70:	7c000000 	stcvc	0, cr0, [r0], {-0}
    3d74:	02000000 	andeq	r0, r0, #0
    3d78:	7c9f3000 	ldcvc	0, cr3, [pc], {0}
    3d7c:	80000000 	andhi	r0, r0, r0
    3d80:	0b000000 	bleq	3d88 <__Stack_Size+0x3988>
    3d84:	70007300 	andvc	r7, r0, r0, lsl #6
    3d88:	1aff0800 	bne	fffc5d90 <SCS_BASE+0x1ffb7d90>
    3d8c:	9f1a3125 	svcls	0x001a3125
    3d90:	00000080 	andeq	r0, r0, r0, lsl #1
    3d94:	0000008c 	andeq	r0, r0, ip, lsl #1
    3d98:	0073000c 	rsbseq	r0, r3, ip
    3d9c:	085001f3 	ldmdaeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
    3da0:	31251aff 	strdcc	r1, [r5, -pc]!
    3da4:	00009f1a 	andeq	r9, r0, sl, lsl pc
	...
    3db0:	002c0000 	eoreq	r0, ip, r0
    3db4:	00010000 	andeq	r0, r1, r0
    3db8:	00002c51 	andeq	r2, r0, r1, asr ip
    3dbc:	00003200 	andeq	r3, r0, r0, lsl #4
    3dc0:	f3000400 	vshl.u8	d0, d0, d0
    3dc4:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3dd0:	1c000000 	stcne	0, cr0, [r0], {-0}
    3dd4:	01000000 	mrseq	r0, (UNDEF: 0)
    3dd8:	001c5200 	andseq	r5, ip, r0, lsl #4
    3ddc:	00320000 	eorseq	r0, r2, r0
    3de0:	00040000 	andeq	r0, r4, r0
    3de4:	9f5201f3 	svcls	0x005201f3
	...
    3df4:	00000024 	andeq	r0, r0, r4, lsr #32
    3df8:	24530001 	ldrbcs	r0, [r3], #-1
    3dfc:	32000000 	andcc	r0, r0, #0
    3e00:	04000000 	streq	r0, [r0], #-0
    3e04:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    3e08:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3e14:	00001400 	andeq	r1, r0, r0, lsl #8
    3e18:	30000200 	andcc	r0, r0, r0, lsl #4
    3e1c:	0000149f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    3e20:	00001600 	andeq	r1, r0, r0, lsl #12
    3e24:	54000100 	strpl	r0, [r0], #-256	; 0x100
    3e28:	00000016 	andeq	r0, r0, r6, lsl r0
    3e2c:	0000001a 	andeq	r0, r0, sl, lsl r0
    3e30:	00740007 	rsbseq	r0, r4, r7
    3e34:	1aff0c0b 	bne	fffc6e68 <SCS_BASE+0x1ffb8e68>
    3e38:	00002a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    3e3c:	00003200 	andeq	r3, r0, r0, lsl #4
    3e40:	52000100 	andpl	r0, r0, #0, 2
	...
    3e50:	00000016 	andeq	r0, r0, r6, lsl r0
    3e54:	9f300002 	svcls	0x00300002
    3e58:	00000016 	andeq	r0, r0, r6, lsl r0
    3e5c:	00000020 	andeq	r0, r0, r0, lsr #32
    3e60:	2c550001 	mrrccs	0, 0, r0, r5, cr1
    3e64:	32000000 	andcc	r0, r0, #0
    3e68:	01000000 	mrseq	r0, (UNDEF: 0)
    3e6c:	00005100 	andeq	r5, r0, r0, lsl #2
    3e70:	00000000 	andeq	r0, r0, r0
    3e74:	00320000 	eorseq	r0, r2, r0
    3e78:	00620000 	rsbeq	r0, r2, r0
    3e7c:	00010000 	andeq	r0, r1, r0
    3e80:	00006251 	andeq	r6, r0, r1, asr r2
    3e84:	00006c00 	andeq	r6, r0, r0, lsl #24
    3e88:	f3000400 	vshl.u8	d0, d0, d0
    3e8c:	009f5101 	addseq	r5, pc, r1, lsl #2
    3e90:	00000000 	andeq	r0, r0, r0
    3e94:	32000000 	andcc	r0, r0, #0
    3e98:	5a000000 	bpl	3ea0 <__Stack_Size+0x3aa0>
    3e9c:	01000000 	mrseq	r0, (UNDEF: 0)
    3ea0:	005a5200 	subseq	r5, sl, r0, lsl #4
    3ea4:	006c0000 	rsbeq	r0, ip, r0
    3ea8:	00040000 	andeq	r0, r4, r0
    3eac:	9f5201f3 	svcls	0x005201f3
	...
    3eb8:	00000032 	andeq	r0, r0, r2, lsr r0
    3ebc:	0000005e 	andeq	r0, r0, lr, asr r0
    3ec0:	5e530001 	cdppl	0, 5, cr0, cr3, cr1, {0}
    3ec4:	6c000000 	stcvs	0, cr0, [r0], {-0}
    3ec8:	04000000 	streq	r0, [r0], #-0
    3ecc:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    3ed0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3ed4:	00000000 	andeq	r0, r0, r0
    3ed8:	00003200 	andeq	r3, r0, r0, lsl #4
    3edc:	00004200 	andeq	r4, r0, r0, lsl #4
    3ee0:	30000200 	andcc	r0, r0, r0, lsl #4
    3ee4:	0000429f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    3ee8:	00004800 	andeq	r4, r0, r0, lsl #16
    3eec:	55000100 	strpl	r0, [r0, #-256]	; 0x100
    3ef0:	00000064 	andeq	r0, r0, r4, rrx
    3ef4:	0000006c 	andeq	r0, r0, ip, rrx
    3ef8:	00530001 	subseq	r0, r3, r1
    3efc:	00000000 	andeq	r0, r0, r0
    3f00:	32000000 	andcc	r0, r0, #0
    3f04:	4a000000 	bmi	3f0c <__Stack_Size+0x3b0c>
    3f08:	02000000 	andeq	r0, r0, #0
    3f0c:	4a9f3000 	bmi	fe7cff14 <SCS_BASE+0x1e7c1f14>
    3f10:	52000000 	andpl	r0, r0, #0
    3f14:	01000000 	mrseq	r0, (UNDEF: 0)
    3f18:	00665400 	rsbeq	r5, r6, r0, lsl #8
    3f1c:	006c0000 	rsbeq	r0, ip, r0
    3f20:	00010000 	andeq	r0, r1, r0
    3f24:	00000054 	andeq	r0, r0, r4, asr r0
    3f28:	00000000 	andeq	r0, r0, r0
    3f2c:	00003200 	andeq	r3, r0, r0, lsl #4
    3f30:	00004a00 	andeq	r4, r0, r0, lsl #20
    3f34:	30000200 	andcc	r0, r0, r0, lsl #4
    3f38:	00004a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    3f3c:	00006200 	andeq	r6, r0, r0, lsl #4
    3f40:	71000500 	tstvc	r0, r0, lsl #10
    3f44:	9f243400 	svcls	0x00243400
    3f48:	00000062 	andeq	r0, r0, r2, rrx
    3f4c:	0000006c 	andeq	r0, r0, ip, rrx
    3f50:	01f30006 	mvnseq	r0, r6
    3f54:	9f243451 	svcls	0x00243451
	...
    3f60:	0000006c 	andeq	r0, r0, ip, rrx
    3f64:	0000008e 	andeq	r0, r0, lr, lsl #1
    3f68:	8e500001 	cdphi	0, 5, cr0, cr0, cr1, {0}
    3f6c:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    3f70:	04000000 	streq	r0, [r0], #-0
    3f74:	5001f300 	andpl	pc, r1, r0, lsl #6
    3f78:	0000989f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    3f7c:	0000be00 	andeq	fp, r0, r0, lsl #28
    3f80:	50000100 	andpl	r0, r0, r0, lsl #2
    3f84:	000000be 	strheq	r0, [r0], -lr
    3f88:	000000ca 	andeq	r0, r0, sl, asr #1
    3f8c:	01f30004 	mvnseq	r0, r4
    3f90:	00ca9f50 	sbceq	r9, sl, r0, asr pc
    3f94:	00cc0000 	sbceq	r0, ip, r0
    3f98:	00010000 	andeq	r0, r1, r0
    3f9c:	0000cc50 	andeq	ip, r0, r0, asr ip
    3fa0:	0000de00 	andeq	sp, r0, r0, lsl #28
    3fa4:	f3000400 	vshl.u8	d0, d0, d0
    3fa8:	de9f5001 	cdple	0, 9, cr5, cr15, cr1, {0}
    3fac:	e0000000 	and	r0, r0, r0
    3fb0:	01000000 	mrseq	r0, (UNDEF: 0)
    3fb4:	00e05000 	rsceq	r5, r0, r0
    3fb8:	00ea0000 	rsceq	r0, sl, r0
    3fbc:	00040000 	andeq	r0, r4, r0
    3fc0:	9f5001f3 	svcls	0x005001f3
    3fc4:	000000ea 	andeq	r0, r0, sl, ror #1
    3fc8:	000000ec 	andeq	r0, r0, ip, ror #1
    3fcc:	ec500001 	mrrc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    3fd0:	f6000000 			; <UNDEFINED> instruction: 0xf6000000
    3fd4:	04000000 	streq	r0, [r0], #-0
    3fd8:	5001f300 	andpl	pc, r1, r0, lsl #6
    3fdc:	0000f69f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
    3fe0:	0000f800 	andeq	pc, r0, r0, lsl #16
    3fe4:	50000100 	andpl	r0, r0, r0, lsl #2
    3fe8:	000000f8 	strdeq	r0, [r0], -r8
    3fec:	00000102 	andeq	r0, r0, r2, lsl #2
    3ff0:	01f30004 	mvnseq	r0, r4
    3ff4:	01029f50 	tsteq	r2, r0, asr pc
    3ff8:	01040000 	mrseq	r0, (UNDEF: 4)
    3ffc:	00010000 	andeq	r0, r1, r0
    4000:	00010450 	andeq	r0, r1, r0, asr r4
    4004:	00010e00 	andeq	r0, r1, r0, lsl #28
    4008:	f3000400 	vshl.u8	d0, d0, d0
    400c:	0e9f5001 	cdpeq	0, 9, cr5, cr15, cr1, {0}
    4010:	12000001 	andne	r0, r0, #1
    4014:	01000001 	tsteq	r0, r1
    4018:	01125000 	tsteq	r2, r0
    401c:	01260000 			; <UNDEFINED> instruction: 0x01260000
    4020:	00040000 	andeq	r0, r4, r0
    4024:	9f5001f3 	svcls	0x005001f3
    4028:	00000126 	andeq	r0, r0, r6, lsr #2
    402c:	00000134 	andeq	r0, r0, r4, lsr r1
    4030:	00500001 	subseq	r0, r0, r1
    4034:	00000000 	andeq	r0, r0, r0
    4038:	70000000 	andvc	r0, r0, r0
    403c:	aa000001 	bge	4048 <__Stack_Size+0x3c48>
    4040:	02000001 	andeq	r0, r0, #1
    4044:	aa9f3000 	bge	fe7d004c <SCS_BASE+0x1e7c204c>
    4048:	de000001 	cdple	0, 0, cr0, cr0, cr1, {0}
    404c:	01000001 	tsteq	r0, r1
    4050:	00005600 	andeq	r5, r0, r0, lsl #12
    4054:	00000000 	andeq	r0, r0, r0
    4058:	01700000 	cmneq	r0, r0
    405c:	01800000 	orreq	r0, r0, r0
    4060:	00020000 	andeq	r0, r2, r0
    4064:	01809f30 	orreq	r9, r0, r0, lsr pc
    4068:	01960000 	orrseq	r0, r6, r0
    406c:	00010000 	andeq	r0, r1, r0
    4070:	0001ac53 	andeq	sl, r1, r3, asr ip
    4074:	0001e400 	andeq	lr, r1, r0, lsl #8
    4078:	53000100 	movwpl	r0, #256	; 0x100
	...
    4084:	00000170 	andeq	r0, r0, r0, ror r1
    4088:	000001aa 	andeq	r0, r0, sl, lsr #3
    408c:	9f300002 	svcls	0x00300002
    4090:	000001aa 	andeq	r0, r0, sl, lsr #3
    4094:	000001cc 	andeq	r0, r0, ip, asr #3
    4098:	cc540001 	mrrcgt	0, 0, r0, r4, cr1
    409c:	d6000001 	strle	r0, [r0], -r1
    40a0:	08000001 	stmdaeq	r0, {r0}
    40a4:	940c7100 	strls	r7, [ip], #-256	; 0x100
    40a8:	21007502 	tstcs	r0, r2, lsl #10
    40ac:	0001d69f 	muleq	r1, pc, r6	; <UNPREDICTABLE>
    40b0:	0001de00 	andeq	sp, r1, r0, lsl #28
    40b4:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    40c0:	000001e4 	andeq	r0, r0, r4, ror #3
    40c4:	0000021a 	andeq	r0, r0, sl, lsl r2
    40c8:	9f300002 	svcls	0x00300002
    40cc:	0000021a 	andeq	r0, r0, sl, lsl r2
    40d0:	00000268 	andeq	r0, r0, r8, ror #4
    40d4:	00540001 	subseq	r0, r4, r1
    40d8:	00000000 	andeq	r0, r0, r0
    40dc:	e4000000 	str	r0, [r0], #-0
    40e0:	f4000001 	vst4.8	{d0-d3}, [r0], r1
    40e4:	02000001 	andeq	r0, r0, #1
    40e8:	f49f3000 			; <UNDEFINED> instruction: 0xf49f3000
    40ec:	0a000001 	beq	40f8 <__Stack_Size+0x3cf8>
    40f0:	01000002 	tsteq	r0, r2
    40f4:	021a5300 	andseq	r5, sl, #0, 6
    40f8:	021e0000 	andseq	r0, lr, #0
    40fc:	00010000 	andeq	r0, r1, r0
    4100:	00022253 	andeq	r2, r2, r3, asr r2
    4104:	00023600 	andeq	r3, r2, r0, lsl #12
    4108:	53000100 	movwpl	r0, #256	; 0x100
    410c:	0000023a 	andeq	r0, r0, sl, lsr r2
    4110:	0000023e 	andeq	r0, r0, lr, lsr r2
    4114:	3e530001 	cdpcc	0, 5, cr0, cr3, cr1, {0}
    4118:	44000002 	strmi	r0, [r0], #-2
    411c:	01000002 	tsteq	r0, r2
    4120:	02445200 	subeq	r5, r4, #0, 4
    4124:	024a0000 	subeq	r0, sl, #0
    4128:	00010000 	andeq	r0, r1, r0
    412c:	00025453 	andeq	r5, r2, r3, asr r4
    4130:	00026c00 	andeq	r6, r2, r0, lsl #24
    4134:	53000100 	movwpl	r0, #256	; 0x100
	...
    4140:	000001e4 	andeq	r0, r0, r4, ror #3
    4144:	0000021a 	andeq	r0, r0, sl, lsl r2
    4148:	9f300002 	svcls	0x00300002
    414c:	0000021a 	andeq	r0, r0, sl, lsl r2
    4150:	00000252 	andeq	r0, r0, r2, asr r2
    4154:	54550001 	ldrbpl	r0, [r5], #-1
    4158:	60000002 	andvs	r0, r0, r2
    415c:	01000002 	tsteq	r0, r2
    4160:	02605200 	rsbeq	r5, r0, #0, 4
    4164:	02680000 	rsbeq	r0, r8, #0
    4168:	00010000 	andeq	r0, r1, r0
    416c:	00000055 	andeq	r0, r0, r5, asr r0
    4170:	00000000 	andeq	r0, r0, r0
    4174:	00026c00 	andeq	r6, r2, r0, lsl #24
    4178:	00029e00 	andeq	r9, r2, r0, lsl #28
    417c:	30000200 	andcc	r0, r0, r0, lsl #4
    4180:	00029e9f 	muleq	r2, pc, lr	; <UNPREDICTABLE>
    4184:	0002ec00 	andeq	lr, r2, r0, lsl #24
    4188:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    4194:	0000026c 	andeq	r0, r0, ip, ror #4
    4198:	0000027c 	andeq	r0, r0, ip, ror r2
    419c:	9f300002 	svcls	0x00300002
    41a0:	0000027c 	andeq	r0, r0, ip, ror r2
    41a4:	0000028e 	andeq	r0, r0, lr, lsl #5
    41a8:	9e530001 	cdpls	0, 5, cr0, cr3, cr1, {0}
    41ac:	a2000002 	andge	r0, r0, #2
    41b0:	01000002 	tsteq	r0, r2
    41b4:	02a65300 	adceq	r5, r6, #0, 6
    41b8:	02ba0000 	adcseq	r0, sl, #0
    41bc:	00010000 	andeq	r0, r1, r0
    41c0:	0002c253 	andeq	ip, r2, r3, asr r2
    41c4:	0002c600 	andeq	ip, r2, r0, lsl #12
    41c8:	53000100 	movwpl	r0, #256	; 0x100
    41cc:	000002c6 	andeq	r0, r0, r6, asr #5
    41d0:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    41d4:	d0520001 	subsle	r0, r2, r1
    41d8:	dc000002 	stcle	0, cr0, [r0], {2}
    41dc:	01000002 	tsteq	r0, r2
    41e0:	02e25300 	rsceq	r5, r2, #0, 6
    41e4:	02f00000 	rscseq	r0, r0, #0
    41e8:	00010000 	andeq	r0, r1, r0
    41ec:	00000053 	andeq	r0, r0, r3, asr r0
    41f0:	00000000 	andeq	r0, r0, r0
    41f4:	00026c00 	andeq	r6, r2, r0, lsl #24
    41f8:	00029e00 	andeq	r9, r2, r0, lsl #28
    41fc:	30000200 	andcc	r0, r0, r0, lsl #4
    4200:	00029e9f 	muleq	r2, pc, lr	; <UNPREDICTABLE>
    4204:	0002ce00 	andeq	ip, r2, r0, lsl #28
    4208:	54000100 	strpl	r0, [r0], #-256	; 0x100
    420c:	000002e2 	andeq	r0, r0, r2, ror #5
    4210:	000002e4 	andeq	r0, r0, r4, ror #5
    4214:	e4550001 	ldrb	r0, [r5], #-1
    4218:	ec000002 	stc	0, cr0, [r0], {2}
    421c:	01000002 	tsteq	r0, r2
    4220:	00005400 	andeq	r5, r0, r0, lsl #8
    4224:	00000000 	andeq	r0, r0, r0
    4228:	02f00000 	rscseq	r0, r0, #0
    422c:	03420000 	movteq	r0, #8192	; 0x2000
    4230:	00010000 	andeq	r0, r1, r0
    4234:	00034251 	andeq	r4, r3, r1, asr r2
    4238:	00035800 	andeq	r5, r3, r0, lsl #16
    423c:	f3000400 	vshl.u8	d0, d0, d0
    4240:	009f5101 	addseq	r5, pc, r1, lsl #2
    4244:	00000000 	andeq	r0, r0, r0
    4248:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    424c:	24000002 	strcs	r0, [r0], #-2
    4250:	02000003 	andeq	r0, r0, #3
    4254:	2c9f3000 	ldccs	0, cr3, [pc], {0}
    4258:	58000003 	stmdapl	r0, {r0, r1}
    425c:	01000003 	tsteq	r0, r3
    4260:	00005200 	andeq	r5, r0, r0, lsl #4
    4264:	00000000 	andeq	r0, r0, r0
    4268:	02f00000 	rscseq	r0, r0, #0
    426c:	03000000 	movweq	r0, #0
    4270:	00020000 	andeq	r0, r2, r0
    4274:	03009f30 	movweq	r9, #3888	; 0xf30
    4278:	03120000 	tsteq	r2, #0
    427c:	00010000 	andeq	r0, r1, r0
    4280:	00033453 	andeq	r3, r3, r3, asr r4
    4284:	00035800 	andeq	r5, r3, r0, lsl #16
    4288:	53000100 	movwpl	r0, #256	; 0x100
	...
    4294:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4298:	00000324 	andeq	r0, r0, r4, lsr #6
    429c:	9f300002 	svcls	0x00300002
    42a0:	00000324 	andeq	r0, r0, r4, lsr #6
    42a4:	0000034a 	andeq	r0, r0, sl, asr #6
    42a8:	4c540001 	mrrcmi	0, 0, r0, r4, cr1
    42ac:	54000003 	strpl	r0, [r0], #-3
    42b0:	01000003 	tsteq	r0, r3
    42b4:	00005400 	andeq	r5, r0, r0, lsl #8
    42b8:	00000000 	andeq	r0, r0, r0
    42bc:	03f60000 	mvnseq	r0, #0
    42c0:	03fe0000 	mvnseq	r0, #0
    42c4:	00010000 	andeq	r0, r1, r0
    42c8:	0003fe51 	andeq	pc, r3, r1, asr lr	; <UNPREDICTABLE>
    42cc:	00040000 	andeq	r0, r4, r0
    42d0:	f3000400 	vshl.u8	d0, d0, d0
    42d4:	009f5101 	addseq	r5, pc, r1, lsl #2
    42d8:	04000004 	streq	r0, [r0], #-4
    42dc:	01000004 	tsteq	r0, r4
    42e0:	04045100 	streq	r5, [r4], #-256	; 0x100
    42e4:	04080000 	streq	r0, [r8], #-0
    42e8:	00040000 	andeq	r0, r4, r0
    42ec:	9f5101f3 	svcls	0x005101f3
	...
    42f8:	0000040c 	andeq	r0, r0, ip, lsl #8
    42fc:	0000040e 	andeq	r0, r0, lr, lsl #8
    4300:	0e520001 	cdpeq	0, 5, cr0, cr2, cr1, {0}
    4304:	14000004 	strne	r0, [r0], #-4
    4308:	04000004 	streq	r0, [r0], #-4
    430c:	5201f300 	andpl	pc, r1, #0, 6
    4310:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4314:	00000000 	andeq	r0, r0, r0
    4318:	00041400 	andeq	r1, r4, r0, lsl #8
    431c:	00041c00 	andeq	r1, r4, r0, lsl #24
    4320:	51000100 	mrspl	r0, (UNDEF: 16)
    4324:	0000041c 	andeq	r0, r0, ip, lsl r4
    4328:	0000041e 	andeq	r0, r0, lr, lsl r4
    432c:	01f30004 	mvnseq	r0, r4
    4330:	041e9f51 	ldreq	r9, [lr], #-3921	; 0xf51
    4334:	04220000 	strteq	r0, [r2], #-0
    4338:	00010000 	andeq	r0, r1, r0
    433c:	00042251 	andeq	r2, r4, r1, asr r2
    4340:	00042600 	andeq	r2, r4, r0, lsl #12
    4344:	f3000400 	vshl.u8	d0, d0, d0
    4348:	009f5101 	addseq	r5, pc, r1, lsl #2
    434c:	00000000 	andeq	r0, r0, r0
    4350:	34000000 	strcc	r0, [r0], #-0
    4354:	40000004 	andmi	r0, r0, r4
    4358:	01000004 	tsteq	r0, r4
    435c:	04405100 	strbeq	r5, [r0], #-256	; 0x100
    4360:	044e0000 	strbeq	r0, [lr], #-0
    4364:	00040000 	andeq	r0, r4, r0
    4368:	9f5101f3 	svcls	0x005101f3
	...
    4374:	00000434 	andeq	r0, r0, r4, lsr r4
    4378:	00000436 	andeq	r0, r0, r6, lsr r4
    437c:	9f300002 	svcls	0x00300002
    4380:	00000436 	andeq	r0, r0, r6, lsr r4
    4384:	0000043a 	andeq	r0, r0, sl, lsr r4
    4388:	3e530001 	cdpcc	0, 5, cr0, cr3, cr1, {0}
    438c:	40000004 	andmi	r0, r0, r4
    4390:	01000004 	tsteq	r0, r4
    4394:	04405300 	strbeq	r5, [r0], #-768	; 0x300
    4398:	044e0000 	strbeq	r0, [lr], #-0
    439c:	00010000 	andeq	r0, r1, r0
    43a0:	00000051 	andeq	r0, r0, r1, asr r0
    43a4:	00000000 	andeq	r0, r0, r0
    43a8:	00044e00 	andeq	r4, r4, r0, lsl #28
    43ac:	00046100 	andeq	r6, r4, r0, lsl #2
    43b0:	50000100 	andpl	r0, r0, r0, lsl #2
    43b4:	00000461 	andeq	r0, r0, r1, ror #8
    43b8:	00000464 	andeq	r0, r0, r4, ror #8
    43bc:	64540001 	ldrbvs	r0, [r4], #-1
    43c0:	67000004 	strvs	r0, [r0, -r4]
    43c4:	01000004 	tsteq	r0, r4
    43c8:	04675000 	strbteq	r5, [r7], #-0
    43cc:	04820000 	streq	r0, [r2], #0
    43d0:	00010000 	andeq	r0, r1, r0
    43d4:	00000054 	andeq	r0, r0, r4, asr r0
    43d8:	00000000 	andeq	r0, r0, r0
    43dc:	00044e00 	andeq	r4, r4, r0, lsl #28
    43e0:	00045600 	andeq	r5, r4, r0, lsl #12
    43e4:	51000100 	mrspl	r0, (UNDEF: 16)
    43e8:	00000456 	andeq	r0, r0, r6, asr r4
    43ec:	00000482 	andeq	r0, r0, r2, lsl #9
    43f0:	01f30004 	mvnseq	r0, r4
    43f4:	00009f51 	andeq	r9, r0, r1, asr pc
    43f8:	00000000 	andeq	r0, r0, r0
    43fc:	044e0000 	strbeq	r0, [lr], #-0
    4400:	045c0000 	ldrbeq	r0, [ip], #-0
    4404:	00010000 	andeq	r0, r1, r0
    4408:	00045c52 	andeq	r5, r4, r2, asr ip
    440c:	00048200 	andeq	r8, r4, r0, lsl #4
    4410:	f3000400 	vshl.u8	d0, d0, d0
    4414:	009f5201 	addseq	r5, pc, r1, lsl #4
    4418:	00000000 	andeq	r0, r0, r0
    441c:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    4420:	61000004 	tstvs	r0, r4
    4424:	01000004 	tsteq	r0, r4
    4428:	04615300 	strbteq	r5, [r1], #-768	; 0x300
    442c:	04640000 	strbteq	r0, [r4], #-0
    4430:	00040000 	andeq	r0, r4, r0
    4434:	9f5301f3 	svcls	0x005301f3
    4438:	00000464 	andeq	r0, r0, r4, ror #8
    443c:	00000467 	andeq	r0, r0, r7, ror #8
    4440:	67530001 	ldrbvs	r0, [r3, -r1]
    4444:	82000004 	andhi	r0, r0, #4
    4448:	04000004 	streq	r0, [r0], #-4
    444c:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    4450:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4454:	00000000 	andeq	r0, r0, r0
    4458:	00046800 	andeq	r6, r4, r0, lsl #16
    445c:	00046a00 	andeq	r6, r4, r0, lsl #20
    4460:	30000200 	andcc	r0, r0, r0, lsl #4
    4464:	00046a9f 	muleq	r4, pc, sl	; <UNPREDICTABLE>
    4468:	00046e00 	andeq	r6, r4, r0, lsl #28
    446c:	51000100 	mrspl	r0, (UNDEF: 16)
    4470:	00000472 	andeq	r0, r0, r2, ror r4
    4474:	00000482 	andeq	r0, r0, r2, lsl #9
    4478:	00510001 	subseq	r0, r1, r1
    447c:	00000000 	andeq	r0, r0, r0
    4480:	82000000 	andhi	r0, r0, #0
    4484:	92000004 	andls	r0, r0, #4
    4488:	01000004 	tsteq	r0, r4
    448c:	04925100 	ldreq	r5, [r2], #256	; 0x100
    4490:	04960000 	ldreq	r0, [r6], #0
    4494:	00040000 	andeq	r0, r4, r0
    4498:	9f5101f3 	svcls	0x005101f3
	...
    44a4:	00000482 	andeq	r0, r0, r2, lsl #9
    44a8:	0000048a 	andeq	r0, r0, sl, lsl #9
    44ac:	8a530001 	bhi	14c44b8 <__Stack_Size+0x14c40b8>
    44b0:	96000004 	strls	r0, [r0], -r4
    44b4:	04000004 	streq	r0, [r0], #-4
    44b8:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    44bc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    44c0:	00000000 	andeq	r0, r0, r0
    44c4:	00048200 	andeq	r8, r4, r0, lsl #4
    44c8:	00048600 	andeq	r8, r4, r0, lsl #12
    44cc:	30000200 	andcc	r0, r0, r0, lsl #4
    44d0:	0004869f 	muleq	r4, pc, r6	; <UNPREDICTABLE>
    44d4:	00048c00 	andeq	r8, r4, r0, lsl #24
    44d8:	74000600 	strvc	r0, [r0], #-1536	; 0x600
    44dc:	1aff0800 	bne	fffc64e4 <SCS_BASE+0x1ffb84e4>
    44e0:	0004929f 	muleq	r4, pc, r2	; <UNPREDICTABLE>
    44e4:	00049600 	andeq	r9, r4, r0, lsl #12
    44e8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    44f4:	00000496 	muleq	r0, r6, r4
    44f8:	0000049d 	muleq	r0, sp, r4
    44fc:	9d500001 	ldclls	0, cr0, [r0, #-4]
    4500:	b0000004 	andlt	r0, r0, r4
    4504:	01000004 	tsteq	r0, r4
    4508:	00005400 	andeq	r5, r0, r0, lsl #8
    450c:	00000000 	andeq	r0, r0, r0
    4510:	04960000 	ldreq	r0, [r6], #0
    4514:	049d0000 	ldreq	r0, [sp], #0
    4518:	00010000 	andeq	r0, r1, r0
    451c:	00049d51 	andeq	r9, r4, r1, asr sp
    4520:	0004b000 	andeq	fp, r4, r0
    4524:	f3000400 	vshl.u8	d0, d0, d0
    4528:	009f5101 	addseq	r5, pc, r1, lsl #2
    452c:	00000000 	andeq	r0, r0, r0
    4530:	96000000 	strls	r0, [r0], -r0
    4534:	9d000004 	stcls	0, cr0, [r0, #-16]
    4538:	01000004 	tsteq	r0, r4
    453c:	049d5200 	ldreq	r5, [sp], #512	; 0x200
    4540:	04b00000 	ldrteq	r0, [r0], #0
    4544:	00040000 	andeq	r0, r4, r0
    4548:	9f5201f3 	svcls	0x005201f3
	...
    4554:	00000496 	muleq	r0, r6, r4
    4558:	0000049d 	muleq	r0, sp, r4
    455c:	9d530001 	ldclls	0, cr0, [r3, #-4]
    4560:	b0000004 	andlt	r0, r0, r4
    4564:	04000004 	streq	r0, [r0], #-4
    4568:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    456c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4570:	00000000 	andeq	r0, r0, r0
    4574:	00049600 	andeq	r9, r4, r0, lsl #12
    4578:	0004a000 	andeq	sl, r4, r0
    457c:	30000200 	andcc	r0, r0, r0, lsl #4
    4580:	0004a09f 	muleq	r4, pc, r0	; <UNPREDICTABLE>
    4584:	0004a400 	andeq	sl, r4, r0, lsl #8
    4588:	73000500 	movwvc	r0, #1280	; 0x500
    458c:	9f213700 	svcls	0x00213700
    4590:	000004a8 	andeq	r0, r0, r8, lsr #9
    4594:	000004ac 	andeq	r0, r0, ip, lsr #9
    4598:	00730005 	rsbseq	r0, r3, r5
    459c:	ac9f2137 	ldfges	f2, [pc], {55}	; 0x37
    45a0:	b0000004 	andlt	r0, r0, r4
    45a4:	01000004 	tsteq	r0, r4
    45a8:	00005300 	andeq	r5, r0, r0, lsl #6
    45ac:	00000000 	andeq	r0, r0, r0
    45b0:	04b00000 	ldrteq	r0, [r0], #0
    45b4:	04b70000 	ldrteq	r0, [r7], #0
    45b8:	00010000 	andeq	r0, r1, r0
    45bc:	0004b750 	andeq	fp, r4, r0, asr r7
    45c0:	0004c400 	andeq	ip, r4, r0, lsl #8
    45c4:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    45d0:	000004b0 			; <UNDEFINED> instruction: 0x000004b0
    45d4:	000004b7 			; <UNDEFINED> instruction: 0x000004b7
    45d8:	b7510001 	ldrblt	r0, [r1, -r1]
    45dc:	c4000004 	strgt	r0, [r0], #-4
    45e0:	04000004 	streq	r0, [r0], #-4
    45e4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    45e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    45ec:	00000000 	andeq	r0, r0, r0
    45f0:	0004b000 	andeq	fp, r4, r0
    45f4:	0004b700 	andeq	fp, r4, r0, lsl #14
    45f8:	52000100 	andpl	r0, r0, #0, 2
    45fc:	000004b7 			; <UNDEFINED> instruction: 0x000004b7
    4600:	000004c4 	andeq	r0, r0, r4, asr #9
    4604:	01f30004 	mvnseq	r0, r4
    4608:	00009f52 	andeq	r9, r0, r2, asr pc
    460c:	00000000 	andeq	r0, r0, r0
    4610:	04b00000 	ldrteq	r0, [r0], #0
    4614:	04b70000 	ldrteq	r0, [r7], #0
    4618:	00010000 	andeq	r0, r1, r0
    461c:	0004b753 	andeq	fp, r4, r3, asr r7
    4620:	0004c400 	andeq	ip, r4, r0, lsl #8
    4624:	f3000400 	vshl.u8	d0, d0, d0
    4628:	009f5301 	addseq	r5, pc, r1, lsl #6
    462c:	00000000 	andeq	r0, r0, r0
    4630:	ca000000 	bgt	4638 <__Stack_Size+0x4238>
    4634:	d6000004 	strle	r0, [r0], -r4
    4638:	01000004 	tsteq	r0, r4
    463c:	04d65100 	ldrbeq	r5, [r6], #256	; 0x100
    4640:	04da0000 	ldrbeq	r0, [sl], #0
    4644:	00040000 	andeq	r0, r4, r0
    4648:	9f5101f3 	svcls	0x005101f3
	...
    4654:	000004ca 	andeq	r0, r0, sl, asr #9
    4658:	000004cc 	andeq	r0, r0, ip, asr #9
    465c:	9f300002 	svcls	0x00300002
    4660:	000004cc 	andeq	r0, r0, ip, asr #9
    4664:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4668:	d4530001 	ldrble	r0, [r3], #-1
    466c:	d6000004 	strle	r0, [r0], -r4
    4670:	01000004 	tsteq	r0, r4
    4674:	04d65300 	ldrbeq	r5, [r6], #768	; 0x300
    4678:	04da0000 	ldrbeq	r0, [sl], #0
    467c:	00010000 	andeq	r0, r1, r0
    4680:	00000051 	andeq	r0, r0, r1, asr r0
    4684:	00000000 	andeq	r0, r0, r0
    4688:	0004da00 	andeq	sp, r4, r0, lsl #20
    468c:	0004e600 	andeq	lr, r4, r0, lsl #12
    4690:	51000100 	mrspl	r0, (UNDEF: 16)
    4694:	000004e6 	andeq	r0, r0, r6, ror #9
    4698:	000004ea 	andeq	r0, r0, sl, ror #9
    469c:	01f30004 	mvnseq	r0, r4
    46a0:	00009f51 	andeq	r9, r0, r1, asr pc
    46a4:	00000000 	andeq	r0, r0, r0
    46a8:	04da0000 	ldrbeq	r0, [sl], #0
    46ac:	04dc0000 	ldrbeq	r0, [ip], #0
    46b0:	00020000 	andeq	r0, r2, r0
    46b4:	04dc9f30 	ldrbeq	r9, [ip], #3888	; 0xf30
    46b8:	04e00000 	strbteq	r0, [r0], #0
    46bc:	00010000 	andeq	r0, r1, r0
    46c0:	0004e453 	andeq	lr, r4, r3, asr r4
    46c4:	0004e600 	andeq	lr, r4, r0, lsl #12
    46c8:	53000100 	movwpl	r0, #256	; 0x100
    46cc:	000004e6 	andeq	r0, r0, r6, ror #9
    46d0:	000004ea 	andeq	r0, r0, sl, ror #9
    46d4:	00510001 	subseq	r0, r1, r1
    46d8:	00000000 	andeq	r0, r0, r0
    46dc:	ea000000 	b	46e4 <__Stack_Size+0x42e4>
    46e0:	18000004 	stmdane	r0, {r2}
    46e4:	01000005 	tsteq	r0, r5
    46e8:	05185100 	ldreq	r5, [r8, #-256]	; 0x100
    46ec:	05260000 	streq	r0, [r6, #-0]!
    46f0:	00040000 	andeq	r0, r4, r0
    46f4:	9f5101f3 	svcls	0x005101f3
	...
    4700:	000004ea 	andeq	r0, r0, sl, ror #9
    4704:	00000508 	andeq	r0, r0, r8, lsl #10
    4708:	08520001 	ldmdaeq	r2, {r0}^
    470c:	26000005 	strcs	r0, [r0], -r5
    4710:	04000005 	streq	r0, [r0], #-5
    4714:	5201f300 	andpl	pc, r1, #0, 6
    4718:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    471c:	00000000 	andeq	r0, r0, r0
    4720:	0004ea00 	andeq	lr, r4, r0, lsl #20
    4724:	00051600 	andeq	r1, r5, r0, lsl #12
    4728:	53000100 	movwpl	r0, #256	; 0x100
    472c:	00000516 	andeq	r0, r0, r6, lsl r5
    4730:	00000526 	andeq	r0, r0, r6, lsr #10
    4734:	01f30004 	mvnseq	r0, r4
    4738:	00009f53 	andeq	r9, r0, r3, asr pc
    473c:	00000000 	andeq	r0, r0, r0
    4740:	04ea0000 	strbteq	r0, [sl], #0
    4744:	04ee0000 	strbteq	r0, [lr], #0
    4748:	00020000 	andeq	r0, r2, r0
    474c:	04ee9f30 	strbteq	r9, [lr], #3888	; 0xf30
    4750:	05040000 	streq	r0, [r4, #-0]
    4754:	00010000 	andeq	r0, r1, r0
    4758:	00050e56 	andeq	r0, r5, r6, asr lr
    475c:	00051800 	andeq	r1, r5, r0, lsl #16
    4760:	56000100 	strpl	r0, [r0], -r0, lsl #2
    4764:	00000518 	andeq	r0, r0, r8, lsl r5
    4768:	00000526 	andeq	r0, r0, r6, lsr #10
    476c:	00510001 	subseq	r0, r1, r1
    4770:	00000000 	andeq	r0, r0, r0
    4774:	ea000000 	b	477c <__Stack_Size+0x437c>
    4778:	f0000004 			; <UNDEFINED> instruction: 0xf0000004
    477c:	02000004 	andeq	r0, r0, #4
    4780:	f09f3000 			; <UNDEFINED> instruction: 0xf09f3000
    4784:	f6000004 			; <UNDEFINED> instruction: 0xf6000004
    4788:	01000004 	tsteq	r0, r4
    478c:	051c5400 	ldreq	r5, [ip, #-1024]	; 0x400
    4790:	05260000 	streq	r0, [r6, #-0]!
    4794:	00010000 	andeq	r0, r1, r0
    4798:	00000054 	andeq	r0, r0, r4, asr r0
    479c:	00000000 	andeq	r0, r0, r0
    47a0:	0004ea00 	andeq	lr, r4, r0, lsl #20
    47a4:	0004f800 	andeq	pc, r4, r0, lsl #16
    47a8:	30000200 	andcc	r0, r0, r0, lsl #4
    47ac:	0004f89f 	muleq	r4, pc, r8	; <UNPREDICTABLE>
    47b0:	00050000 	andeq	r0, r5, r0
    47b4:	55000100 	strpl	r0, [r0, #-256]	; 0x100
    47b8:	0000051e 	andeq	r0, r0, lr, lsl r5
    47bc:	00000526 	andeq	r0, r0, r6, lsr #10
    47c0:	00550001 	subseq	r0, r5, r1
    47c4:	00000000 	andeq	r0, r0, r0
    47c8:	26000000 	strcs	r0, [r0], -r0
    47cc:	32000005 	andcc	r0, r0, #5
    47d0:	01000005 	tsteq	r0, r5
    47d4:	05325100 	ldreq	r5, [r2, #-256]!	; 0x100
    47d8:	05360000 	ldreq	r0, [r6, #-0]!
    47dc:	00040000 	andeq	r0, r4, r0
    47e0:	9f5101f3 	svcls	0x005101f3
	...
    47ec:	00000526 	andeq	r0, r0, r6, lsr #10
    47f0:	00000528 	andeq	r0, r0, r8, lsr #10
    47f4:	9f300002 	svcls	0x00300002
    47f8:	00000528 	andeq	r0, r0, r8, lsr #10
    47fc:	0000052c 	andeq	r0, r0, ip, lsr #10
    4800:	30530001 	subscc	r0, r3, r1
    4804:	32000005 	andcc	r0, r0, #5
    4808:	01000005 	tsteq	r0, r5
    480c:	05325300 	ldreq	r5, [r2, #-768]!	; 0x300
    4810:	05360000 	ldreq	r0, [r6, #-0]!
    4814:	00010000 	andeq	r0, r1, r0
    4818:	00000051 	andeq	r0, r0, r1, asr r0
    481c:	00000000 	andeq	r0, r0, r0
    4820:	00053600 	andeq	r3, r5, r0, lsl #12
    4824:	00054400 	andeq	r4, r5, r0, lsl #8
    4828:	51000100 	mrspl	r0, (UNDEF: 16)
    482c:	00000544 	andeq	r0, r0, r4, asr #10
    4830:	0000054a 	andeq	r0, r0, sl, asr #10
    4834:	01f30004 	mvnseq	r0, r4
    4838:	00009f51 	andeq	r9, r0, r1, asr pc
    483c:	00000000 	andeq	r0, r0, r0
    4840:	05360000 	ldreq	r0, [r6, #-0]!
    4844:	05380000 	ldreq	r0, [r8, #-0]!
    4848:	00020000 	andeq	r0, r2, r0
    484c:	05389f30 	ldreq	r9, [r8, #-3888]!	; 0xf30
    4850:	053c0000 	ldreq	r0, [ip, #-0]!
    4854:	00010000 	andeq	r0, r1, r0
    4858:	00054053 	andeq	r4, r5, r3, asr r0
    485c:	00054600 	andeq	r4, r5, r0, lsl #12
    4860:	53000100 	movwpl	r0, #256	; 0x100
    4864:	00000546 	andeq	r0, r0, r6, asr #10
    4868:	0000054a 	andeq	r0, r0, sl, asr #10
    486c:	00510001 	subseq	r0, r1, r1
    4870:	00000000 	andeq	r0, r0, r0
    4874:	4a000000 	bmi	487c <__Stack_Size+0x447c>
    4878:	56000005 	strpl	r0, [r0], -r5
    487c:	01000005 	tsteq	r0, r5
    4880:	05565100 	ldrbeq	r5, [r6, #-256]	; 0x100
    4884:	055a0000 	ldrbeq	r0, [sl, #-0]
    4888:	00040000 	andeq	r0, r4, r0
    488c:	9f5101f3 	svcls	0x005101f3
	...
    4898:	0000054a 	andeq	r0, r0, sl, asr #10
    489c:	0000054c 	andeq	r0, r0, ip, asr #10
    48a0:	9f300002 	svcls	0x00300002
    48a4:	0000054c 	andeq	r0, r0, ip, asr #10
    48a8:	00000550 	andeq	r0, r0, r0, asr r5
    48ac:	54530001 	ldrbpl	r0, [r3], #-1
    48b0:	56000005 	strpl	r0, [r0], -r5
    48b4:	01000005 	tsteq	r0, r5
    48b8:	05565300 	ldrbeq	r5, [r6, #-768]	; 0x300
    48bc:	055a0000 	ldrbeq	r0, [sl, #-0]
    48c0:	00010000 	andeq	r0, r1, r0
    48c4:	00000051 	andeq	r0, r0, r1, asr r0
    48c8:	00000000 	andeq	r0, r0, r0
    48cc:	00055a00 	andeq	r5, r5, r0, lsl #20
    48d0:	00056800 	andeq	r6, r5, r0, lsl #16
    48d4:	51000100 	mrspl	r0, (UNDEF: 16)
    48d8:	00000568 	andeq	r0, r0, r8, ror #10
    48dc:	0000056e 	andeq	r0, r0, lr, ror #10
    48e0:	01f30004 	mvnseq	r0, r4
    48e4:	00009f51 	andeq	r9, r0, r1, asr pc
    48e8:	00000000 	andeq	r0, r0, r0
    48ec:	055a0000 	ldrbeq	r0, [sl, #-0]
    48f0:	055c0000 	ldrbeq	r0, [ip, #-0]
    48f4:	00020000 	andeq	r0, r2, r0
    48f8:	055c9f30 	ldrbeq	r9, [ip, #-3888]	; 0xf30
    48fc:	05600000 	strbeq	r0, [r0, #-0]!
    4900:	00010000 	andeq	r0, r1, r0
    4904:	00056453 	andeq	r6, r5, r3, asr r4
    4908:	00056a00 	andeq	r6, r5, r0, lsl #20
    490c:	53000100 	movwpl	r0, #256	; 0x100
    4910:	0000056a 	andeq	r0, r0, sl, ror #10
    4914:	0000056e 	andeq	r0, r0, lr, ror #10
    4918:	00510001 	subseq	r0, r1, r1
    491c:	00000000 	andeq	r0, r0, r0
    4920:	ce000000 	cdpgt	0, 0, cr0, cr0, cr0, {0}
    4924:	da000005 	ble	4940 <__Stack_Size+0x4540>
    4928:	01000005 	tsteq	r0, r5
    492c:	05da5100 	ldrbeq	r5, [sl, #256]	; 0x100
    4930:	05de0000 	ldrbeq	r0, [lr]
    4934:	00040000 	andeq	r0, r4, r0
    4938:	9f5101f3 	svcls	0x005101f3
	...
    4944:	000005ce 	andeq	r0, r0, lr, asr #11
    4948:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    494c:	9f300002 	svcls	0x00300002
    4950:	000005d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4954:	000005d4 	ldrdeq	r0, [r0], -r4
    4958:	d8530001 	ldmdale	r3, {r0}^
    495c:	da000005 	ble	4978 <__Stack_Size+0x4578>
    4960:	01000005 	tsteq	r0, r5
    4964:	05da5300 	ldrbeq	r5, [sl, #768]	; 0x300
    4968:	05de0000 	ldrbeq	r0, [lr]
    496c:	00010000 	andeq	r0, r1, r0
    4970:	00000051 	andeq	r0, r0, r1, asr r0
    4974:	00000000 	andeq	r0, r0, r0
    4978:	0005de00 	andeq	sp, r5, r0, lsl #28
    497c:	0005ec00 	andeq	lr, r5, r0, lsl #24
    4980:	51000100 	mrspl	r0, (UNDEF: 16)
    4984:	000005ec 	andeq	r0, r0, ip, ror #11
    4988:	000005f2 	strdeq	r0, [r0], -r2
    498c:	01f30004 	mvnseq	r0, r4
    4990:	00009f51 	andeq	r9, r0, r1, asr pc
    4994:	00000000 	andeq	r0, r0, r0
    4998:	05de0000 	ldrbeq	r0, [lr]
    499c:	05e00000 	strbeq	r0, [r0, #0]!
    49a0:	00020000 	andeq	r0, r2, r0
    49a4:	05e09f30 	strbeq	r9, [r0, #3888]!	; 0xf30
    49a8:	05e40000 	strbeq	r0, [r4, #0]!
    49ac:	00010000 	andeq	r0, r1, r0
    49b0:	0005e853 	andeq	lr, r5, r3, asr r8
    49b4:	0005ee00 	andeq	lr, r5, r0, lsl #28
    49b8:	53000100 	movwpl	r0, #256	; 0x100
    49bc:	000005ee 	andeq	r0, r0, lr, ror #11
    49c0:	000005f2 	strdeq	r0, [r0], -r2
    49c4:	00510001 	subseq	r0, r1, r1
    49c8:	00000000 	andeq	r0, r0, r0
    49cc:	f2000000 	vhadd.s8	d0, d0, d0
    49d0:	fe000005 	cdp2	0, 0, cr0, cr0, cr5, {0}
    49d4:	01000005 	tsteq	r0, r5
    49d8:	05fe5100 	ldrbeq	r5, [lr, #256]!	; 0x100
    49dc:	06020000 	streq	r0, [r2], -r0
    49e0:	00040000 	andeq	r0, r4, r0
    49e4:	9f5101f3 	svcls	0x005101f3
	...
    49f0:	000005f2 	strdeq	r0, [r0], -r2
    49f4:	000005f4 	strdeq	r0, [r0], -r4
    49f8:	9f300002 	svcls	0x00300002
    49fc:	000005f4 	strdeq	r0, [r0], -r4
    4a00:	000005f8 	strdeq	r0, [r0], -r8
    4a04:	fc530001 	mrrc2	0, 0, r0, r3, cr1
    4a08:	fe000005 	cdp2	0, 0, cr0, cr0, cr5, {0}
    4a0c:	01000005 	tsteq	r0, r5
    4a10:	05fe5300 	ldrbeq	r5, [lr, #768]!	; 0x300
    4a14:	06020000 	streq	r0, [r2], -r0
    4a18:	00010000 	andeq	r0, r1, r0
    4a1c:	00000051 	andeq	r0, r0, r1, asr r0
    4a20:	00000000 	andeq	r0, r0, r0
    4a24:	00060200 	andeq	r0, r6, r0, lsl #4
    4a28:	00061000 	andeq	r1, r6, r0
    4a2c:	51000100 	mrspl	r0, (UNDEF: 16)
    4a30:	00000610 	andeq	r0, r0, r0, lsl r6
    4a34:	00000616 	andeq	r0, r0, r6, lsl r6
    4a38:	01f30004 	mvnseq	r0, r4
    4a3c:	00009f51 	andeq	r9, r0, r1, asr pc
    4a40:	00000000 	andeq	r0, r0, r0
    4a44:	06020000 	streq	r0, [r2], -r0
    4a48:	06040000 	streq	r0, [r4], -r0
    4a4c:	00020000 	andeq	r0, r2, r0
    4a50:	06049f30 			; <UNDEFINED> instruction: 0x06049f30
    4a54:	06080000 	streq	r0, [r8], -r0
    4a58:	00010000 	andeq	r0, r1, r0
    4a5c:	00060c53 	andeq	r0, r6, r3, asr ip
    4a60:	00061200 	andeq	r1, r6, r0, lsl #4
    4a64:	53000100 	movwpl	r0, #256	; 0x100
    4a68:	00000612 	andeq	r0, r0, r2, lsl r6
    4a6c:	00000616 	andeq	r0, r0, r6, lsl r6
    4a70:	00510001 	subseq	r0, r1, r1
    4a74:	00000000 	andeq	r0, r0, r0
    4a78:	16000000 	strne	r0, [r0], -r0
    4a7c:	22000006 	andcs	r0, r0, #6
    4a80:	01000006 	tsteq	r0, r6
    4a84:	06225100 	strteq	r5, [r2], -r0, lsl #2
    4a88:	06260000 	strteq	r0, [r6], -r0
    4a8c:	00040000 	andeq	r0, r4, r0
    4a90:	9f5101f3 	svcls	0x005101f3
	...
    4a9c:	00000616 	andeq	r0, r0, r6, lsl r6
    4aa0:	00000618 	andeq	r0, r0, r8, lsl r6
    4aa4:	9f300002 	svcls	0x00300002
    4aa8:	00000618 	andeq	r0, r0, r8, lsl r6
    4aac:	0000061c 	andeq	r0, r0, ip, lsl r6
    4ab0:	20530001 	subscs	r0, r3, r1
    4ab4:	22000006 	andcs	r0, r0, #6
    4ab8:	01000006 	tsteq	r0, r6
    4abc:	06225300 	strteq	r5, [r2], -r0, lsl #6
    4ac0:	06260000 	strteq	r0, [r6], -r0
    4ac4:	00010000 	andeq	r0, r1, r0
    4ac8:	00000051 	andeq	r0, r0, r1, asr r0
    4acc:	00000000 	andeq	r0, r0, r0
    4ad0:	00062600 	andeq	r2, r6, r0, lsl #12
    4ad4:	00063400 	andeq	r3, r6, r0, lsl #8
    4ad8:	51000100 	mrspl	r0, (UNDEF: 16)
    4adc:	00000634 	andeq	r0, r0, r4, lsr r6
    4ae0:	0000063a 	andeq	r0, r0, sl, lsr r6
    4ae4:	01f30004 	mvnseq	r0, r4
    4ae8:	00009f51 	andeq	r9, r0, r1, asr pc
    4aec:	00000000 	andeq	r0, r0, r0
    4af0:	06260000 	strteq	r0, [r6], -r0
    4af4:	06280000 	strteq	r0, [r8], -r0
    4af8:	00020000 	andeq	r0, r2, r0
    4afc:	06289f30 	qasxeq	r9, r8, r0
    4b00:	062c0000 	strteq	r0, [ip], -r0
    4b04:	00010000 	andeq	r0, r1, r0
    4b08:	00063053 	andeq	r3, r6, r3, asr r0
    4b0c:	00063600 	andeq	r3, r6, r0, lsl #12
    4b10:	53000100 	movwpl	r0, #256	; 0x100
    4b14:	00000636 	andeq	r0, r0, r6, lsr r6
    4b18:	0000063a 	andeq	r0, r0, sl, lsr r6
    4b1c:	00510001 	subseq	r0, r1, r1
    4b20:	00000000 	andeq	r0, r0, r0
    4b24:	3a000000 	bcc	4b2c <__Stack_Size+0x472c>
    4b28:	46000006 	strmi	r0, [r0], -r6
    4b2c:	01000006 	tsteq	r0, r6
    4b30:	06465100 	strbeq	r5, [r6], -r0, lsl #2
    4b34:	064a0000 	strbeq	r0, [sl], -r0
    4b38:	00040000 	andeq	r0, r4, r0
    4b3c:	9f5101f3 	svcls	0x005101f3
	...
    4b48:	0000063a 	andeq	r0, r0, sl, lsr r6
    4b4c:	0000063c 	andeq	r0, r0, ip, lsr r6
    4b50:	9f300002 	svcls	0x00300002
    4b54:	0000063c 	andeq	r0, r0, ip, lsr r6
    4b58:	00000640 	andeq	r0, r0, r0, asr #12
    4b5c:	44530001 	ldrbmi	r0, [r3], #-1
    4b60:	46000006 	strmi	r0, [r0], -r6
    4b64:	01000006 	tsteq	r0, r6
    4b68:	06465300 	strbeq	r5, [r6], -r0, lsl #6
    4b6c:	064a0000 	strbeq	r0, [sl], -r0
    4b70:	00010000 	andeq	r0, r1, r0
    4b74:	00000051 	andeq	r0, r0, r1, asr r0
    4b78:	00000000 	andeq	r0, r0, r0
    4b7c:	00064a00 	andeq	r4, r6, r0, lsl #20
    4b80:	00065800 	andeq	r5, r6, r0, lsl #16
    4b84:	51000100 	mrspl	r0, (UNDEF: 16)
    4b88:	00000658 	andeq	r0, r0, r8, asr r6
    4b8c:	0000065e 	andeq	r0, r0, lr, asr r6
    4b90:	01f30004 	mvnseq	r0, r4
    4b94:	00009f51 	andeq	r9, r0, r1, asr pc
    4b98:	00000000 	andeq	r0, r0, r0
    4b9c:	064a0000 	strbeq	r0, [sl], -r0
    4ba0:	064c0000 	strbeq	r0, [ip], -r0
    4ba4:	00020000 	andeq	r0, r2, r0
    4ba8:	064c9f30 			; <UNDEFINED> instruction: 0x064c9f30
    4bac:	06500000 	ldrbeq	r0, [r0], -r0
    4bb0:	00010000 	andeq	r0, r1, r0
    4bb4:	00065453 	andeq	r5, r6, r3, asr r4
    4bb8:	00065a00 	andeq	r5, r6, r0, lsl #20
    4bbc:	53000100 	movwpl	r0, #256	; 0x100
    4bc0:	0000065a 	andeq	r0, r0, sl, asr r6
    4bc4:	0000065e 	andeq	r0, r0, lr, asr r6
    4bc8:	00510001 	subseq	r0, r1, r1
    4bcc:	00000000 	andeq	r0, r0, r0
    4bd0:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
    4bd4:	6a000006 	bvs	4bf4 <__Stack_Size+0x47f4>
    4bd8:	01000006 	tsteq	r0, r6
    4bdc:	066a5100 	strbteq	r5, [sl], -r0, lsl #2
    4be0:	066e0000 	strbteq	r0, [lr], -r0
    4be4:	00040000 	andeq	r0, r4, r0
    4be8:	9f5101f3 	svcls	0x005101f3
	...
    4bf4:	0000065e 	andeq	r0, r0, lr, asr r6
    4bf8:	00000660 	andeq	r0, r0, r0, ror #12
    4bfc:	9f300002 	svcls	0x00300002
    4c00:	00000660 	andeq	r0, r0, r0, ror #12
    4c04:	00000664 	andeq	r0, r0, r4, ror #12
    4c08:	68530001 	ldmdavs	r3, {r0}^
    4c0c:	6a000006 	bvs	4c2c <__Stack_Size+0x482c>
    4c10:	01000006 	tsteq	r0, r6
    4c14:	066a5300 	strbteq	r5, [sl], -r0, lsl #6
    4c18:	066e0000 	strbteq	r0, [lr], -r0
    4c1c:	00010000 	andeq	r0, r1, r0
    4c20:	00000051 	andeq	r0, r0, r1, asr r0
    4c24:	00000000 	andeq	r0, r0, r0
    4c28:	00066e00 	andeq	r6, r6, r0, lsl #28
    4c2c:	00067800 	andeq	r7, r6, r0, lsl #16
    4c30:	51000100 	mrspl	r0, (UNDEF: 16)
    4c34:	00000678 	andeq	r0, r0, r8, ror r6
    4c38:	0000067e 	andeq	r0, r0, lr, ror r6
    4c3c:	01f30004 	mvnseq	r0, r4
    4c40:	00009f51 	andeq	r9, r0, r1, asr pc
    4c44:	00000000 	andeq	r0, r0, r0
    4c48:	066e0000 	strbteq	r0, [lr], -r0
    4c4c:	06700000 	ldrbteq	r0, [r0], -r0
    4c50:	00020000 	andeq	r0, r2, r0
    4c54:	06709f30 	uhasxeq	r9, r0, r0
    4c58:	067a0000 	ldrbteq	r0, [sl], -r0
    4c5c:	00010000 	andeq	r0, r1, r0
    4c60:	00067a53 	andeq	r7, r6, r3, asr sl
    4c64:	00067e00 	andeq	r7, r6, r0, lsl #28
    4c68:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4c74:	0000067e 	andeq	r0, r0, lr, ror r6
    4c78:	0000068a 	andeq	r0, r0, sl, lsl #13
    4c7c:	8a510001 	bhi	1444c88 <__Stack_Size+0x1444888>
    4c80:	8e000006 	cdphi	0, 0, cr0, cr0, cr6, {0}
    4c84:	04000006 	streq	r0, [r0], #-6
    4c88:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4c8c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4c90:	00000000 	andeq	r0, r0, r0
    4c94:	00067e00 	andeq	r7, r6, r0, lsl #28
    4c98:	00068000 	andeq	r8, r6, r0
    4c9c:	30000200 	andcc	r0, r0, r0, lsl #4
    4ca0:	0006809f 	muleq	r6, pc, r0	; <UNPREDICTABLE>
    4ca4:	00068400 	andeq	r8, r6, r0, lsl #8
    4ca8:	53000100 	movwpl	r0, #256	; 0x100
    4cac:	00000688 	andeq	r0, r0, r8, lsl #13
    4cb0:	0000068a 	andeq	r0, r0, sl, lsl #13
    4cb4:	8a530001 	bhi	14c4cc0 <__Stack_Size+0x14c48c0>
    4cb8:	8e000006 	cdphi	0, 0, cr0, cr0, cr6, {0}
    4cbc:	01000006 	tsteq	r0, r6
    4cc0:	00005100 	andeq	r5, r0, r0, lsl #2
    4cc4:	00000000 	andeq	r0, r0, r0
    4cc8:	068e0000 	streq	r0, [lr], r0
    4ccc:	06980000 	ldreq	r0, [r8], r0
    4cd0:	00010000 	andeq	r0, r1, r0
    4cd4:	00069851 	andeq	r9, r6, r1, asr r8
    4cd8:	00069e00 	andeq	r9, r6, r0, lsl #28
    4cdc:	f3000400 	vshl.u8	d0, d0, d0
    4ce0:	009f5101 	addseq	r5, pc, r1, lsl #2
    4ce4:	00000000 	andeq	r0, r0, r0
    4ce8:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
    4cec:	90000006 	andls	r0, r0, r6
    4cf0:	02000006 	andeq	r0, r0, #6
    4cf4:	909f3000 	addsls	r3, pc, r0
    4cf8:	9a000006 	bls	4d18 <__Stack_Size+0x4918>
    4cfc:	01000006 	tsteq	r0, r6
    4d00:	069a5300 	ldreq	r5, [sl], r0, lsl #6
    4d04:	069e0000 	ldreq	r0, [lr], r0
    4d08:	00010000 	andeq	r0, r1, r0
    4d0c:	00000051 	andeq	r0, r0, r1, asr r0
    4d10:	00000000 	andeq	r0, r0, r0
    4d14:	00069e00 	andeq	r9, r6, r0, lsl #28
    4d18:	0006aa00 	andeq	sl, r6, r0, lsl #20
    4d1c:	51000100 	mrspl	r0, (UNDEF: 16)
    4d20:	000006aa 	andeq	r0, r0, sl, lsr #13
    4d24:	000006ae 	andeq	r0, r0, lr, lsr #13
    4d28:	01f30004 	mvnseq	r0, r4
    4d2c:	00009f51 	andeq	r9, r0, r1, asr pc
    4d30:	00000000 	andeq	r0, r0, r0
    4d34:	069e0000 	ldreq	r0, [lr], r0
    4d38:	06a00000 	strteq	r0, [r0], r0
    4d3c:	00020000 	andeq	r0, r2, r0
    4d40:	06a09f30 	ssat16eq	r9, #1, r0
    4d44:	06a40000 	strteq	r0, [r4], r0
    4d48:	00010000 	andeq	r0, r1, r0
    4d4c:	0006a853 	andeq	sl, r6, r3, asr r8
    4d50:	0006aa00 	andeq	sl, r6, r0, lsl #20
    4d54:	53000100 	movwpl	r0, #256	; 0x100
    4d58:	000006aa 	andeq	r0, r0, sl, lsr #13
    4d5c:	000006ae 	andeq	r0, r0, lr, lsr #13
    4d60:	00510001 	subseq	r0, r1, r1
    4d64:	00000000 	andeq	r0, r0, r0
    4d68:	ae000000 	cdpge	0, 0, cr0, cr0, cr0, {0}
    4d6c:	ba000006 	blt	4d8c <__Stack_Size+0x498c>
    4d70:	01000006 	tsteq	r0, r6
    4d74:	06ba5100 	ldrteq	r5, [sl], r0, lsl #2
    4d78:	06be0000 	ldrteq	r0, [lr], r0
    4d7c:	00040000 	andeq	r0, r4, r0
    4d80:	9f5101f3 	svcls	0x005101f3
	...
    4d8c:	000006ae 	andeq	r0, r0, lr, lsr #13
    4d90:	000006b0 			; <UNDEFINED> instruction: 0x000006b0
    4d94:	9f300002 	svcls	0x00300002
    4d98:	000006b0 			; <UNDEFINED> instruction: 0x000006b0
    4d9c:	000006b4 			; <UNDEFINED> instruction: 0x000006b4
    4da0:	b8530001 	ldmdalt	r3, {r0}^
    4da4:	ba000006 	blt	4dc4 <__Stack_Size+0x49c4>
    4da8:	01000006 	tsteq	r0, r6
    4dac:	06ba5300 	ldrteq	r5, [sl], r0, lsl #6
    4db0:	06be0000 	ldrteq	r0, [lr], r0
    4db4:	00010000 	andeq	r0, r1, r0
    4db8:	00000051 	andeq	r0, r0, r1, asr r0
    4dbc:	00000000 	andeq	r0, r0, r0
    4dc0:	0006be00 	andeq	fp, r6, r0, lsl #28
    4dc4:	0006cc00 	andeq	ip, r6, r0, lsl #24
    4dc8:	51000100 	mrspl	r0, (UNDEF: 16)
    4dcc:	000006cc 	andeq	r0, r0, ip, asr #13
    4dd0:	000006d2 	ldrdeq	r0, [r0], -r2
    4dd4:	01f30004 	mvnseq	r0, r4
    4dd8:	00009f51 	andeq	r9, r0, r1, asr pc
    4ddc:	00000000 	andeq	r0, r0, r0
    4de0:	06be0000 	ldrteq	r0, [lr], r0
    4de4:	06c00000 	strbeq	r0, [r0], r0
    4de8:	00020000 	andeq	r0, r2, r0
    4dec:	06c09f30 			; <UNDEFINED> instruction: 0x06c09f30
    4df0:	06c40000 	strbeq	r0, [r4], r0
    4df4:	00010000 	andeq	r0, r1, r0
    4df8:	0006c853 	andeq	ip, r6, r3, asr r8
    4dfc:	0006ce00 	andeq	ip, r6, r0, lsl #28
    4e00:	53000100 	movwpl	r0, #256	; 0x100
    4e04:	000006ce 	andeq	r0, r0, lr, asr #13
    4e08:	000006d2 	ldrdeq	r0, [r0], -r2
    4e0c:	00510001 	subseq	r0, r1, r1
    4e10:	00000000 	andeq	r0, r0, r0
    4e14:	d2000000 	andle	r0, r0, #0
    4e18:	e0000006 	and	r0, r0, r6
    4e1c:	01000006 	tsteq	r0, r6
    4e20:	06e05100 	strbteq	r5, [r0], r0, lsl #2
    4e24:	06e60000 	strbteq	r0, [r6], r0
    4e28:	00040000 	andeq	r0, r4, r0
    4e2c:	9f5101f3 	svcls	0x005101f3
	...
    4e38:	000006d2 	ldrdeq	r0, [r0], -r2
    4e3c:	000006d4 	ldrdeq	r0, [r0], -r4
    4e40:	9f300002 	svcls	0x00300002
    4e44:	000006d4 	ldrdeq	r0, [r0], -r4
    4e48:	000006d8 	ldrdeq	r0, [r0], -r8
    4e4c:	dc530001 	mrrcle	0, 0, r0, r3, cr1
    4e50:	e2000006 	and	r0, r0, #6
    4e54:	01000006 	tsteq	r0, r6
    4e58:	06e25300 	strbteq	r5, [r2], r0, lsl #6
    4e5c:	06e60000 	strbteq	r0, [r6], r0
    4e60:	00010000 	andeq	r0, r1, r0
    4e64:	00000051 	andeq	r0, r0, r1, asr r0
    4e68:	00000000 	andeq	r0, r0, r0
    4e6c:	0006e600 	andeq	lr, r6, r0, lsl #12
    4e70:	0006f400 	andeq	pc, r6, r0, lsl #8
    4e74:	51000100 	mrspl	r0, (UNDEF: 16)
    4e78:	000006f4 	strdeq	r0, [r0], -r4
    4e7c:	000006fa 	strdeq	r0, [r0], -sl
    4e80:	01f30004 	mvnseq	r0, r4
    4e84:	00009f51 	andeq	r9, r0, r1, asr pc
    4e88:	00000000 	andeq	r0, r0, r0
    4e8c:	06e60000 	strbteq	r0, [r6], r0
    4e90:	06e80000 	strbteq	r0, [r8], r0
    4e94:	00020000 	andeq	r0, r2, r0
    4e98:	06e89f30 	usat16eq	r9, #8, r0
    4e9c:	06ec0000 	strbteq	r0, [ip], r0
    4ea0:	00010000 	andeq	r0, r1, r0
    4ea4:	0006f053 	andeq	pc, r6, r3, asr r0	; <UNPREDICTABLE>
    4ea8:	0006f600 	andeq	pc, r6, r0, lsl #12
    4eac:	53000100 	movwpl	r0, #256	; 0x100
    4eb0:	000006f6 	strdeq	r0, [r0], -r6
    4eb4:	000006fa 	strdeq	r0, [r0], -sl
    4eb8:	00510001 	subseq	r0, r1, r1
    4ebc:	00000000 	andeq	r0, r0, r0
    4ec0:	fa000000 	blx	4ec8 <__Stack_Size+0x4ac8>
    4ec4:	08000006 	stmdaeq	r0, {r1, r2}
    4ec8:	01000007 	tsteq	r0, r7
    4ecc:	07085100 	streq	r5, [r8, -r0, lsl #2]
    4ed0:	070e0000 	streq	r0, [lr, -r0]
    4ed4:	00040000 	andeq	r0, r4, r0
    4ed8:	9f5101f3 	svcls	0x005101f3
	...
    4ee4:	000006fa 	strdeq	r0, [r0], -sl
    4ee8:	000006fc 	strdeq	r0, [r0], -ip
    4eec:	9f300002 	svcls	0x00300002
    4ef0:	000006fc 	strdeq	r0, [r0], -ip
    4ef4:	00000700 	andeq	r0, r0, r0, lsl #14
    4ef8:	04530001 	ldrbeq	r0, [r3], #-1
    4efc:	0a000007 	beq	4f20 <__Stack_Size+0x4b20>
    4f00:	01000007 	tsteq	r0, r7
    4f04:	070a5300 	streq	r5, [sl, -r0, lsl #6]
    4f08:	070e0000 	streq	r0, [lr, -r0]
    4f0c:	00010000 	andeq	r0, r1, r0
    4f10:	00000051 	andeq	r0, r0, r1, asr r0
    4f14:	00000000 	andeq	r0, r0, r0
    4f18:	00070e00 	andeq	r0, r7, r0, lsl #28
    4f1c:	00071c00 	andeq	r1, r7, r0, lsl #24
    4f20:	51000100 	mrspl	r0, (UNDEF: 16)
    4f24:	0000071c 	andeq	r0, r0, ip, lsl r7
    4f28:	00000722 	andeq	r0, r0, r2, lsr #14
    4f2c:	01f30004 	mvnseq	r0, r4
    4f30:	00009f51 	andeq	r9, r0, r1, asr pc
    4f34:	00000000 	andeq	r0, r0, r0
    4f38:	070e0000 	streq	r0, [lr, -r0]
    4f3c:	07100000 	ldreq	r0, [r0, -r0]
    4f40:	00020000 	andeq	r0, r2, r0
    4f44:	07109f30 			; <UNDEFINED> instruction: 0x07109f30
    4f48:	07140000 	ldreq	r0, [r4, -r0]
    4f4c:	00010000 	andeq	r0, r1, r0
    4f50:	00071853 	andeq	r1, r7, r3, asr r8
    4f54:	00071e00 	andeq	r1, r7, r0, lsl #28
    4f58:	53000100 	movwpl	r0, #256	; 0x100
    4f5c:	0000071e 	andeq	r0, r0, lr, lsl r7
    4f60:	00000722 	andeq	r0, r0, r2, lsr #14
    4f64:	00510001 	subseq	r0, r1, r1
    4f68:	00000000 	andeq	r0, r0, r0
    4f6c:	22000000 	andcs	r0, r0, #0
    4f70:	36000007 	strcc	r0, [r0], -r7
    4f74:	01000007 	tsteq	r0, r7
    4f78:	07365200 	ldreq	r5, [r6, -r0, lsl #4]!
    4f7c:	073e0000 	ldreq	r0, [lr, -r0]!
    4f80:	00040000 	andeq	r0, r4, r0
    4f84:	9f5201f3 	svcls	0x005201f3
	...
    4f90:	0000073e 	andeq	r0, r0, lr, lsr r7
    4f94:	00000752 	andeq	r0, r0, r2, asr r7
    4f98:	52520001 	subspl	r0, r2, #1
    4f9c:	5a000007 	bpl	4fc0 <__Stack_Size+0x4bc0>
    4fa0:	04000007 	streq	r0, [r0], #-7
    4fa4:	5201f300 	andpl	pc, r1, #0, 6
    4fa8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4fac:	00000000 	andeq	r0, r0, r0
    4fb0:	00075a00 	andeq	r5, r7, r0, lsl #20
    4fb4:	00077000 	andeq	r7, r7, r0
    4fb8:	50000100 	andpl	r0, r0, r0, lsl #2
    4fbc:	00000770 	andeq	r0, r0, r0, ror r7
    4fc0:	0000079e 	muleq	r0, lr, r7
    4fc4:	68700003 	ldmdavs	r0!, {r0, r1}^
    4fc8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4fcc:	00000000 	andeq	r0, r0, r0
    4fd0:	00075a00 	andeq	r5, r7, r0, lsl #20
    4fd4:	00077800 	andeq	r7, r7, r0, lsl #16
    4fd8:	51000100 	mrspl	r0, (UNDEF: 16)
    4fdc:	00000778 	andeq	r0, r0, r8, ror r7
    4fe0:	00000782 	andeq	r0, r0, r2, lsl #15
    4fe4:	01f30004 	mvnseq	r0, r4
    4fe8:	07829f51 			; <UNDEFINED> instruction: 0x07829f51
    4fec:	07880000 	streq	r0, [r8, r0]
    4ff0:	00010000 	andeq	r0, r1, r0
    4ff4:	00078851 	andeq	r8, r7, r1, asr r8
    4ff8:	00079e00 	andeq	r9, r7, r0, lsl #28
    4ffc:	f3000400 	vshl.u8	d0, d0, d0
    5000:	009f5101 	addseq	r5, pc, r1, lsl #2
    5004:	00000000 	andeq	r0, r0, r0
    5008:	5a000000 	bpl	5010 <__Stack_Size+0x4c10>
    500c:	90000007 	andls	r0, r0, r7
    5010:	01000007 	tsteq	r0, r7
    5014:	07905200 	ldreq	r5, [r0, r0, lsl #4]
    5018:	079e0000 	ldreq	r0, [lr, r0]
    501c:	00040000 	andeq	r0, r4, r0
    5020:	9f5201f3 	svcls	0x005201f3
	...
    502c:	000007e6 	andeq	r0, r0, r6, ror #15
    5030:	000007f8 	strdeq	r0, [r0], -r8
    5034:	f8510001 			; <UNDEFINED> instruction: 0xf8510001
    5038:	fc000007 	stc2	0, cr0, [r0], {7}
    503c:	04000007 	streq	r0, [r0], #-7
    5040:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5044:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5048:	00000000 	andeq	r0, r0, r0
    504c:	0007fc00 	andeq	pc, r7, r0, lsl #24
    5050:	00080e00 	andeq	r0, r8, r0, lsl #28
    5054:	51000100 	mrspl	r0, (UNDEF: 16)
    5058:	0000080e 	andeq	r0, r0, lr, lsl #16
    505c:	00000812 	andeq	r0, r0, r2, lsl r8
    5060:	01f30004 	mvnseq	r0, r4
    5064:	00009f51 	andeq	r9, r0, r1, asr pc
    5068:	00000000 	andeq	r0, r0, r0
    506c:	08120000 	ldmdaeq	r2, {}	; <UNPREDICTABLE>
    5070:	08240000 	stmdaeq	r4!, {}	; <UNPREDICTABLE>
    5074:	00010000 	andeq	r0, r1, r0
    5078:	00082451 	andeq	r2, r8, r1, asr r4
    507c:	00082800 	andeq	r2, r8, r0, lsl #16
    5080:	f3000400 	vshl.u8	d0, d0, d0
    5084:	009f5101 	addseq	r5, pc, r1, lsl #2
    5088:	00000000 	andeq	r0, r0, r0
    508c:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    5090:	3a000008 	bcc	50b8 <__Stack_Size+0x4cb8>
    5094:	01000008 	tsteq	r0, r8
    5098:	083a5100 	ldmdaeq	sl!, {r8, ip, lr}
    509c:	083e0000 	ldmdaeq	lr!, {}	; <UNPREDICTABLE>
    50a0:	00040000 	andeq	r0, r4, r0
    50a4:	9f5101f3 	svcls	0x005101f3
	...
    50b0:	00000858 	andeq	r0, r0, r8, asr r8
    50b4:	0000086a 	andeq	r0, r0, sl, ror #16
    50b8:	6a510001 	bvs	14450c4 <__Stack_Size+0x1444cc4>
    50bc:	6e000008 	cdpvs	0, 0, cr0, cr0, cr8, {0}
    50c0:	04000008 	streq	r0, [r0], #-8
    50c4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    50c8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    50cc:	00000000 	andeq	r0, r0, r0
    50d0:	00086e00 	andeq	r6, r8, r0, lsl #28
    50d4:	00088200 	andeq	r8, r8, r0, lsl #4
    50d8:	51000100 	mrspl	r0, (UNDEF: 16)
    50dc:	00000882 	andeq	r0, r0, r2, lsl #17
    50e0:	00000888 	andeq	r0, r0, r8, lsl #17
    50e4:	01f30004 	mvnseq	r0, r4
    50e8:	00009f51 	andeq	r9, r0, r1, asr pc
    50ec:	00000000 	andeq	r0, r0, r0
    50f0:	08880000 	stmeq	r8, {}	; <UNPREDICTABLE>
    50f4:	08b10000 	ldmeq	r1!, {}	; <UNPREDICTABLE>
    50f8:	00010000 	andeq	r0, r1, r0
    50fc:	0008b150 	andeq	fp, r8, r0, asr r1
    5100:	0008ce00 	andeq	ip, r8, r0, lsl #28
    5104:	55000100 	strpl	r0, [r0, #-256]	; 0x100
    5108:	000008ce 	andeq	r0, r0, lr, asr #17
    510c:	000008d1 	ldrdeq	r0, [r0], -r1
    5110:	d1500001 	cmple	r0, r1
    5114:	d2000008 	andle	r0, r0, #8
    5118:	04000008 	streq	r0, [r0], #-8
    511c:	5001f300 	andpl	pc, r1, r0, lsl #6
    5120:	0008d29f 	muleq	r8, pc, r2	; <UNPREDICTABLE>
    5124:	0008d500 	andeq	sp, r8, r0, lsl #10
    5128:	50000100 	andpl	r0, r0, r0, lsl #2
    512c:	000008d5 	ldrdeq	r0, [r0], -r5
    5130:	000008f2 	strdeq	r0, [r0], -r2
    5134:	f2550001 	vhadd.s16	d16, d5, d1
    5138:	f5000008 			; <UNDEFINED> instruction: 0xf5000008
    513c:	01000008 	tsteq	r0, r8
    5140:	08f55000 	ldmeq	r5!, {ip, lr}^
    5144:	08f60000 	ldmeq	r6!, {}^	; <UNPREDICTABLE>
    5148:	00040000 	andeq	r0, r4, r0
    514c:	9f5001f3 	svcls	0x005001f3
	...
    5158:	00000888 	andeq	r0, r0, r8, lsl #17
    515c:	0000088e 	andeq	r0, r0, lr, lsl #17
    5160:	8e510001 	cdphi	0, 5, cr0, cr1, cr1, {0}
    5164:	ce000008 	cdpgt	0, 0, cr0, cr0, cr8, {0}
    5168:	01000008 	tsteq	r0, r8
    516c:	08ce5400 	stmiaeq	lr, {sl, ip, lr}^
    5170:	08d20000 	ldmeq	r2, {}^	; <UNPREDICTABLE>
    5174:	00040000 	andeq	r0, r4, r0
    5178:	9f5101f3 	svcls	0x005101f3
    517c:	000008d2 	ldrdeq	r0, [r0], -r2
    5180:	000008f2 	strdeq	r0, [r0], -r2
    5184:	f2540001 	vhadd.s16	d16, d4, d1
    5188:	f6000008 			; <UNDEFINED> instruction: 0xf6000008
    518c:	04000008 	streq	r0, [r0], #-8
    5190:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5194:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5198:	00000000 	andeq	r0, r0, r0
    519c:	00088800 	andeq	r8, r8, r0, lsl #16
    51a0:	00089c00 	andeq	r9, r8, r0, lsl #24
    51a4:	30000200 	andcc	r0, r0, r0, lsl #4
    51a8:	00089c9f 	muleq	r8, pc, ip	; <UNPREDICTABLE>
    51ac:	0008ce00 	andeq	ip, r8, r0, lsl #28
    51b0:	57000100 	strpl	r0, [r0, -r0, lsl #2]
    51b4:	000008d2 	ldrdeq	r0, [r0], -r2
    51b8:	000008f2 	strdeq	r0, [r0], -r2
    51bc:	00570001 	subseq	r0, r7, r1
    51c0:	00000000 	andeq	r0, r0, r0
    51c4:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
    51c8:	a6000008 	strge	r0, [r0], -r8
    51cc:	02000008 	andeq	r0, r0, #8
    51d0:	a69f3100 	ldrge	r3, [pc], r0, lsl #2
    51d4:	ce000008 	cdpgt	0, 0, cr0, cr0, cr8, {0}
    51d8:	01000008 	tsteq	r0, r8
    51dc:	08d25600 	ldmeq	r2, {r9, sl, ip, lr}^
    51e0:	08f20000 	ldmeq	r2!, {}^	; <UNPREDICTABLE>
    51e4:	00010000 	andeq	r0, r1, r0
    51e8:	00000056 	andeq	r0, r0, r6, asr r0
    51ec:	00000000 	andeq	r0, r0, r0
    51f0:	0008f600 	andeq	pc, r8, r0, lsl #12
    51f4:	00090800 	andeq	r0, r9, r0, lsl #16
    51f8:	51000100 	mrspl	r0, (UNDEF: 16)
    51fc:	00000908 	andeq	r0, r0, r8, lsl #18
    5200:	0000090c 	andeq	r0, r0, ip, lsl #18
    5204:	01f30004 	mvnseq	r0, r4
    5208:	00009f51 	andeq	r9, r0, r1, asr pc
    520c:	00000000 	andeq	r0, r0, r0
    5210:	090c0000 	stmdbeq	ip, {}	; <UNPREDICTABLE>
    5214:	09200000 	stmdbeq	r0!, {}	; <UNPREDICTABLE>
    5218:	00010000 	andeq	r0, r1, r0
    521c:	00092051 	andeq	r2, r9, r1, asr r0
    5220:	00092600 	andeq	r2, r9, r0, lsl #12
    5224:	f3000400 	vshl.u8	d0, d0, d0
    5228:	009f5101 	addseq	r5, pc, r1, lsl #2
    522c:	00000000 	andeq	r0, r0, r0
    5230:	26000000 	strcs	r0, [r0], -r0
    5234:	39000009 	stmdbcc	r0, {r0, r3}
    5238:	01000009 	tsteq	r0, r9
    523c:	09395000 	ldmdbeq	r9!, {ip, lr}
    5240:	09420000 	stmdbeq	r2, {}^	; <UNPREDICTABLE>
    5244:	00010000 	andeq	r0, r1, r0
    5248:	00094254 	andeq	r4, r9, r4, asr r2
    524c:	00094500 	andeq	r4, r9, r0, lsl #10
    5250:	50000100 	andpl	r0, r0, r0, lsl #2
    5254:	00000945 	andeq	r0, r0, r5, asr #18
    5258:	00000946 	andeq	r0, r0, r6, asr #18
    525c:	01f30004 	mvnseq	r0, r4
    5260:	09469f50 	stmdbeq	r6, {r4, r6, r8, r9, sl, fp, ip, pc}^
    5264:	094d0000 	stmdbeq	sp, {}^	; <UNPREDICTABLE>
    5268:	00010000 	andeq	r0, r1, r0
    526c:	00094d50 	andeq	r4, r9, r0, asr sp
    5270:	00095600 	andeq	r5, r9, r0, lsl #12
    5274:	54000100 	strpl	r0, [r0], #-256	; 0x100
    5278:	00000956 	andeq	r0, r0, r6, asr r9
    527c:	00000959 	andeq	r0, r0, r9, asr r9
    5280:	59500001 	ldmdbpl	r0, {r0}^
    5284:	5a000009 	bpl	52b0 <__Stack_Size+0x4eb0>
    5288:	04000009 	streq	r0, [r0], #-9
    528c:	5001f300 	andpl	pc, r1, r0, lsl #6
    5290:	00095a9f 	muleq	r9, pc, sl	; <UNPREDICTABLE>
    5294:	00099d00 	andeq	r9, r9, r0, lsl #26
    5298:	50000100 	andpl	r0, r0, r0, lsl #2
    529c:	0000099d 	muleq	r0, sp, r9
    52a0:	0000099e 	muleq	r0, lr, r9
    52a4:	01f30004 	mvnseq	r0, r4
    52a8:	099e9f50 	ldmibeq	lr, {r4, r6, r8, r9, sl, fp, ip, pc}
    52ac:	09db0000 	ldmibeq	fp, {}^	; <UNPREDICTABLE>
    52b0:	00010000 	andeq	r0, r1, r0
    52b4:	0009db50 	andeq	sp, r9, r0, asr fp
    52b8:	0009dc00 	andeq	sp, r9, r0, lsl #24
    52bc:	f3000400 	vshl.u8	d0, d0, d0
    52c0:	009f5001 	addseq	r5, pc, r1
    52c4:	00000000 	andeq	r0, r0, r0
    52c8:	26000000 	strcs	r0, [r0], -r0
    52cc:	30000009 	andcc	r0, r0, r9
    52d0:	01000009 	tsteq	r0, r9
    52d4:	09305100 	ldmdbeq	r0!, {r8, ip, lr}
    52d8:	09420000 	stmdbeq	r2, {}^	; <UNPREDICTABLE>
    52dc:	00010000 	andeq	r0, r1, r0
    52e0:	00094255 	andeq	r4, r9, r5, asr r2
    52e4:	00094600 	andeq	r4, r9, r0, lsl #12
    52e8:	f3000400 	vshl.u8	d0, d0, d0
    52ec:	469f5101 	ldrmi	r5, [pc], r1, lsl #2
    52f0:	56000009 	strpl	r0, [r0], -r9
    52f4:	01000009 	tsteq	r0, r9
    52f8:	09565500 	ldmdbeq	r6, {r8, sl, ip, lr}^
    52fc:	095a0000 	ldmdbeq	sl, {}^	; <UNPREDICTABLE>
    5300:	00040000 	andeq	r0, r4, r0
    5304:	9f5101f3 	svcls	0x005101f3
    5308:	0000095a 	andeq	r0, r0, sl, asr r9
    530c:	00000962 	andeq	r0, r0, r2, ror #18
    5310:	62550001 	subsvs	r0, r5, #1
    5314:	dc000009 	stcle	0, cr0, [r0], {9}
    5318:	04000009 	streq	r0, [r0], #-9
    531c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5320:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5324:	00000000 	andeq	r0, r0, r0
    5328:	00096400 	andeq	r6, r9, r0, lsl #8
    532c:	00098200 	andeq	r8, r9, r0, lsl #4
    5330:	53000100 	movwpl	r0, #256	; 0x100
	...
    533c:	00000964 	andeq	r0, r0, r4, ror #18
    5340:	0000098c 	andeq	r0, r0, ip, lsl #19
    5344:	00520001 	subseq	r0, r2, r1
    5348:	00000000 	andeq	r0, r0, r0
    534c:	64000000 	strvs	r0, [r0], #-0
    5350:	94000009 	strls	r0, [r0], #-9
    5354:	01000009 	tsteq	r0, r9
    5358:	00005100 	andeq	r5, r0, r0, lsl #2
    535c:	00000000 	andeq	r0, r0, r0
    5360:	09640000 	stmdbeq	r4!, {}^	; <UNPREDICTABLE>
    5364:	099d0000 	ldmibeq	sp, {}	; <UNPREDICTABLE>
    5368:	00010000 	andeq	r0, r1, r0
    536c:	00099d50 	andeq	r9, r9, r0, asr sp
    5370:	00099e00 	andeq	r9, r9, r0, lsl #28
    5374:	f3000400 	vshl.u8	d0, d0, d0
    5378:	009f5001 	addseq	r5, pc, r1
    537c:	00000000 	andeq	r0, r0, r0
    5380:	64000000 	strvs	r0, [r0], #-0
    5384:	74000009 	strvc	r0, [r0], #-9
    5388:	02000009 	andeq	r0, r0, #9
    538c:	749f3000 	ldrvc	r3, [pc], #0	; 5394 <__Stack_Size+0x4f94>
    5390:	76000009 	strvc	r0, [r0], -r9
    5394:	01000009 	tsteq	r0, r9
    5398:	09765700 	ldmdbeq	r6!, {r8, r9, sl, ip, lr}^
    539c:	097a0000 	ldmdbeq	sl!, {}^	; <UNPREDICTABLE>
    53a0:	00070000 	andeq	r0, r7, r0
    53a4:	0c0b0077 	stceq	0, cr0, [fp], {119}	; 0x77
    53a8:	8c9f1aff 	vldmiahi	pc, {s2-s256}
    53ac:	9d000009 	stcls	0, cr0, [r0, #-36]	; 0xffffffdc
    53b0:	01000009 	tsteq	r0, r9
    53b4:	00005200 	andeq	r5, r0, r0, lsl #4
    53b8:	00000000 	andeq	r0, r0, r0
    53bc:	09640000 	stmdbeq	r4!, {}^	; <UNPREDICTABLE>
    53c0:	09760000 	ldmdbeq	r6!, {}^	; <UNPREDICTABLE>
    53c4:	00020000 	andeq	r0, r2, r0
    53c8:	09769f30 	ldmdbeq	r6!, {r4, r5, r8, r9, sl, fp, ip, pc}^
    53cc:	097e0000 	ldmdbeq	lr!, {}^	; <UNPREDICTABLE>
    53d0:	00010000 	andeq	r0, r1, r0
    53d4:	00099056 	andeq	r9, r9, r6, asr r0
    53d8:	00099a00 	andeq	r9, r9, r0, lsl #20
    53dc:	56000100 	strpl	r0, [r0], -r0, lsl #2
    53e0:	0000099a 	muleq	r0, sl, r9
    53e4:	0000099d 	muleq	r0, sp, r9
    53e8:	20700002 	rsbscs	r0, r0, r2
	...
    53f4:	00000964 	andeq	r0, r0, r4, ror #18
    53f8:	00000976 	andeq	r0, r0, r6, ror r9
    53fc:	9f300002 	svcls	0x00300002
    5400:	00000976 	andeq	r0, r0, r6, ror r9
    5404:	00000994 	muleq	r0, r4, r9
    5408:	00710005 	rsbseq	r0, r1, r5
    540c:	009f2438 	addseq	r2, pc, r8, lsr r4	; <UNPREDICTABLE>
    5410:	00000000 	andeq	r0, r0, r0
    5414:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    5418:	c6000009 	strgt	r0, [r0], -r9
    541c:	01000009 	tsteq	r0, r9
    5420:	00005300 	andeq	r5, r0, r0, lsl #6
    5424:	00000000 	andeq	r0, r0, r0
    5428:	099e0000 	ldmibeq	lr, {}	; <UNPREDICTABLE>
    542c:	09be0000 	ldmibeq	lr!, {}	; <UNPREDICTABLE>
    5430:	00010000 	andeq	r0, r1, r0
    5434:	00000052 	andeq	r0, r0, r2, asr r0
    5438:	00000000 	andeq	r0, r0, r0
    543c:	00099e00 	andeq	r9, r9, r0, lsl #28
    5440:	0009d200 	andeq	sp, r9, r0, lsl #4
    5444:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5450:	0000099e 	muleq	r0, lr, r9
    5454:	000009db 	ldrdeq	r0, [r0], -fp
    5458:	db500001 	blle	1405464 <__Stack_Size+0x1405064>
    545c:	dc000009 	stcle	0, cr0, [r0], {9}
    5460:	04000009 	streq	r0, [r0], #-9
    5464:	5001f300 	andpl	pc, r1, r0, lsl #6
    5468:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    546c:	00000000 	andeq	r0, r0, r0
    5470:	00099e00 	andeq	r9, r9, r0, lsl #28
    5474:	0009aa00 	andeq	sl, r9, r0, lsl #20
    5478:	30000200 	andcc	r0, r0, r0, lsl #4
    547c:	0009aa9f 	muleq	r9, pc, sl	; <UNPREDICTABLE>
    5480:	0009b400 	andeq	fp, r9, r0, lsl #8
    5484:	56000100 	strpl	r0, [r0], -r0, lsl #2
    5488:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
    548c:	000009ca 	andeq	r0, r0, sl, asr #19
    5490:	00760007 	rsbseq	r0, r6, r7
    5494:	1a0cff0a 	bne	3450c4 <__Stack_Size+0x344cc4>
    5498:	0009ca9f 	muleq	r9, pc, sl	; <UNPREDICTABLE>
    549c:	0009d600 	andeq	sp, r9, r0, lsl #12
    54a0:	53000100 	movwpl	r0, #256	; 0x100
    54a4:	000009d6 	ldrdeq	r0, [r0], -r6
    54a8:	000009d8 	ldrdeq	r0, [r0], -r8
    54ac:	1c700002 	ldclne	0, cr0, [r0], #-8
	...
    54b8:	0000099e 	muleq	r0, lr, r9
    54bc:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
    54c0:	9f300002 	svcls	0x00300002
    54c4:	000009b4 			; <UNDEFINED> instruction: 0x000009b4
    54c8:	000009ca 	andeq	r0, r0, sl, asr #19
    54cc:	ca570001 	bgt	15c54d8 <__Stack_Size+0x15c50d8>
    54d0:	ce000009 	cdpgt	0, 0, cr0, cr0, cr9, {0}
    54d4:	07000009 	streq	r0, [r0, -r9]
    54d8:	0b007700 	bleq	230e0 <__Stack_Size+0x22ce0>
    54dc:	9f1adfff 	svcls	0x001adfff
    54e0:	000009ce 	andeq	r0, r0, lr, asr #19
    54e4:	000009db 	ldrdeq	r0, [r0], -fp
    54e8:	00520001 	subseq	r0, r2, r1
    54ec:	00000000 	andeq	r0, r0, r0
    54f0:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    54f4:	b4000009 	strlt	r0, [r0], #-9
    54f8:	02000009 	andeq	r0, r0, #9
    54fc:	b49f3000 	ldrlt	r3, [pc], #0	; 5504 <__Stack_Size+0x5104>
    5500:	d2000009 	andle	r0, r0, #9
    5504:	05000009 	streq	r0, [r0, #-9]
    5508:	3c007100 	stfccs	f7, [r0], {-0}
    550c:	00009f24 	andeq	r9, r0, r4, lsr #30
    5510:	00000000 	andeq	r0, r0, r0
    5514:	09dc0000 	ldmibeq	ip, {}^	; <UNPREDICTABLE>
    5518:	09e80000 	stmibeq	r8!, {}^	; <UNPREDICTABLE>
    551c:	00010000 	andeq	r0, r1, r0
    5520:	0009e851 	andeq	lr, r9, r1, asr r8
    5524:	0009ec00 	andeq	lr, r9, r0, lsl #24
    5528:	f3000400 	vshl.u8	d0, d0, d0
    552c:	009f5101 	addseq	r5, pc, r1, lsl #2
    5530:	00000000 	andeq	r0, r0, r0
    5534:	ec000000 	stc	0, cr0, [r0], {-0}
    5538:	ee000009 	cdp	0, 0, cr0, cr0, cr9, {0}
    553c:	01000009 	tsteq	r0, r9
    5540:	09ee5000 	stmibeq	lr!, {ip, lr}^
    5544:	09f20000 	ldmibeq	r2!, {}^	; <UNPREDICTABLE>
    5548:	00040000 	andeq	r0, r4, r0
    554c:	9f5001f3 	svcls	0x005001f3
	...
    5558:	000009f2 	strdeq	r0, [r0], -r2
    555c:	000009f4 	strdeq	r0, [r0], -r4
    5560:	f4500001 			; <UNDEFINED> instruction: 0xf4500001
    5564:	f8000009 			; <UNDEFINED> instruction: 0xf8000009
    5568:	04000009 	streq	r0, [r0], #-9
    556c:	5001f300 	andpl	pc, r1, r0, lsl #6
    5570:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5574:	00000000 	andeq	r0, r0, r0
    5578:	0009f800 	andeq	pc, r9, r0, lsl #16
    557c:	0009fa00 	andeq	pc, r9, r0, lsl #20
    5580:	50000100 	andpl	r0, r0, r0, lsl #2
    5584:	000009fa 	strdeq	r0, [r0], -sl
    5588:	000009fe 	strdeq	r0, [r0], -lr
    558c:	01f30004 	mvnseq	r0, r4
    5590:	00009f50 	andeq	r9, r0, r0, asr pc
    5594:	00000000 	andeq	r0, r0, r0
    5598:	09fe0000 	ldmibeq	lr!, {}^	; <UNPREDICTABLE>
    559c:	0a020000 	beq	855a4 <__Stack_Size+0x851a4>
    55a0:	00010000 	andeq	r0, r1, r0
    55a4:	000a0250 	andeq	r0, sl, r0, asr r2
    55a8:	000a0600 	andeq	r0, sl, r0, lsl #12
    55ac:	f3000400 	vshl.u8	d0, d0, d0
    55b0:	009f5001 	addseq	r5, pc, r1
    55b4:	00000000 	andeq	r0, r0, r0
    55b8:	06000000 	streq	r0, [r0], -r0
    55bc:	0800000a 	stmdaeq	r0, {r1, r3}
    55c0:	0100000a 	tsteq	r0, sl
    55c4:	0a085000 	beq	2195cc <__Stack_Size+0x2191cc>
    55c8:	0a0c0000 	beq	3055d0 <__Stack_Size+0x3051d0>
    55cc:	00040000 	andeq	r0, r4, r0
    55d0:	9f5001f3 	svcls	0x005001f3
	...
    55dc:	00000a0c 	andeq	r0, r0, ip, lsl #20
    55e0:	00000a0e 	andeq	r0, r0, lr, lsl #20
    55e4:	0e500001 	cdpeq	0, 5, cr0, cr0, cr1, {0}
    55e8:	1200000a 	andne	r0, r0, #10
    55ec:	0400000a 	streq	r0, [r0], #-10
    55f0:	5001f300 	andpl	pc, r1, r0, lsl #6
    55f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    55f8:	00000000 	andeq	r0, r0, r0
    55fc:	000a1200 	andeq	r1, sl, r0, lsl #4
    5600:	000a1a00 	andeq	r1, sl, r0, lsl #20
    5604:	50000100 	andpl	r0, r0, r0, lsl #2
    5608:	00000a1a 	andeq	r0, r0, sl, lsl sl
    560c:	00000a1e 	andeq	r0, r0, lr, lsl sl
    5610:	01f30004 	mvnseq	r0, r4
    5614:	00009f50 	andeq	r9, r0, r0, asr pc
    5618:	00000000 	andeq	r0, r0, r0
    561c:	0a120000 	beq	485624 <__Stack_Size+0x485224>
    5620:	0a140000 	beq	505628 <__Stack_Size+0x505228>
    5624:	00020000 	andeq	r0, r2, r0
    5628:	0a149f30 	beq	52d2f0 <__Stack_Size+0x52cef0>
    562c:	0a1e0000 	beq	785634 <__Stack_Size+0x785234>
    5630:	000a0000 	andeq	r0, sl, r0
    5634:	00730071 	rsbseq	r0, r3, r1, ror r0
    5638:	3024401a 	eorcc	r4, r4, sl, lsl r0
    563c:	00009f2e 	andeq	r9, r0, lr, lsr #30
    5640:	00000000 	andeq	r0, r0, r0
    5644:	0a1e0000 	beq	78564c <__Stack_Size+0x78524c>
    5648:	0a200000 	beq	805650 <__Stack_Size+0x805250>
    564c:	00010000 	andeq	r0, r1, r0
    5650:	000a2051 	andeq	r2, sl, r1, asr r0
    5654:	000a2600 	andeq	r2, sl, r0, lsl #12
    5658:	f3000400 	vshl.u8	d0, d0, d0
    565c:	009f5101 	addseq	r5, pc, r1, lsl #2
    5660:	00000000 	andeq	r0, r0, r0
    5664:	26000000 	strcs	r0, [r0], -r0
    5668:	2e00000a 	cdpcs	0, 0, cr0, cr0, cr10, {0}
    566c:	0100000a 	tsteq	r0, sl
    5670:	0a2e5000 	beq	b99678 <__Stack_Size+0xb99278>
    5674:	0a3c0000 	beq	f0567c <__Stack_Size+0xf0527c>
    5678:	00040000 	andeq	r0, r4, r0
    567c:	9f5001f3 	svcls	0x005001f3
	...
    5688:	00000a26 	andeq	r0, r0, r6, lsr #20
    568c:	00000a3a 	andeq	r0, r0, sl, lsr sl
    5690:	9f300002 	svcls	0x00300002
    5694:	00000a3a 	andeq	r0, r0, sl, lsr sl
    5698:	00000a3c 	andeq	r0, r0, ip, lsr sl
    569c:	00500001 	subseq	r0, r0, r1
    56a0:	00000000 	andeq	r0, r0, r0
    56a4:	26000000 	strcs	r0, [r0], -r0
    56a8:	2800000a 	stmdacs	r0, {r1, r3}
    56ac:	0200000a 	andeq	r0, r0, #10
    56b0:	289f3000 	ldmcs	pc, {ip, sp}	; <UNPREDICTABLE>
    56b4:	3c00000a 	stccc	0, cr0, [r0], {10}
    56b8:	0600000a 	streq	r0, [r0], -sl
    56bc:	71007300 	mrsvc	r7, LR_irq
    56c0:	009f1a00 	addseq	r1, pc, r0, lsl #20
    56c4:	00000000 	andeq	r0, r0, r0
    56c8:	26000000 	strcs	r0, [r0], -r0
    56cc:	3000000a 	andcc	r0, r0, sl
    56d0:	0200000a 	andeq	r0, r0, #10
    56d4:	309f3000 	addscc	r3, pc, r0
    56d8:	3c00000a 	stccc	0, cr0, [r0], {10}
    56dc:	0600000a 	streq	r0, [r0], -sl
    56e0:	72007100 	andvc	r7, r0, #0, 2
    56e4:	009f1a00 	addseq	r1, pc, r0, lsl #20
    56e8:	00000000 	andeq	r0, r0, r0
    56ec:	3c000000 	stccc	0, cr0, [r0], {-0}
    56f0:	3e00000a 	cdpcc	0, 0, cr0, cr0, cr10, {0}
    56f4:	0100000a 	tsteq	r0, sl
    56f8:	0a3e5100 	beq	f99b00 <__Stack_Size+0xf99700>
    56fc:	0a440000 	beq	1105704 <__Stack_Size+0x1105304>
    5700:	00040000 	andeq	r0, r4, r0
    5704:	9f5101f3 	svcls	0x005101f3
	...
    5714:	0000002e 	andeq	r0, r0, lr, lsr #32
    5718:	2e500001 	cdpcs	0, 5, cr0, cr0, cr1, {0}
    571c:	42000000 	andmi	r0, r0, #0
    5720:	04000000 	streq	r0, [r0], #-0
    5724:	5001f300 	andpl	pc, r1, r0, lsl #6
    5728:	0000429f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    572c:	00004600 	andeq	r4, r0, r0, lsl #12
    5730:	50000100 	andpl	r0, r0, r0, lsl #2
    5734:	00000046 	andeq	r0, r0, r6, asr #32
    5738:	00000052 	andeq	r0, r0, r2, asr r0
    573c:	01f30004 	mvnseq	r0, r4
    5740:	00529f50 	subseq	r9, r2, r0, asr pc
    5744:	00560000 	subseq	r0, r6, r0
    5748:	00010000 	andeq	r0, r1, r0
    574c:	00005650 	andeq	r5, r0, r0, asr r6
    5750:	00006200 	andeq	r6, r0, r0, lsl #4
    5754:	f3000400 	vshl.u8	d0, d0, d0
    5758:	629f5001 	addsvs	r5, pc, #1
    575c:	66000000 	strvs	r0, [r0], -r0
    5760:	01000000 	mrseq	r0, (UNDEF: 0)
    5764:	00665000 	rsbeq	r5, r6, r0
    5768:	00720000 	rsbseq	r0, r2, r0
    576c:	00040000 	andeq	r0, r4, r0
    5770:	9f5001f3 	svcls	0x005001f3
    5774:	00000072 	andeq	r0, r0, r2, ror r0
    5778:	00000076 	andeq	r0, r0, r6, ror r0
    577c:	76500001 	ldrbvc	r0, [r0], -r1
    5780:	8a000000 	bhi	5788 <__Stack_Size+0x5388>
    5784:	04000000 	streq	r0, [r0], #-0
    5788:	5001f300 	andpl	pc, r1, r0, lsl #6
    578c:	00008a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    5790:	00009400 	andeq	r9, r0, r0, lsl #8
    5794:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    57a0:	00000094 	muleq	r0, r4, r0
    57a4:	000000d6 	ldrdeq	r0, [r0], -r6
    57a8:	d6500001 	ldrble	r0, [r0], -r1
    57ac:	16000000 	strne	r0, [r0], -r0
    57b0:	01000001 	tsteq	r0, r1
    57b4:	01165400 	tsteq	r6, r0, lsl #8
    57b8:	011c0000 	tsteq	ip, r0
    57bc:	00040000 	andeq	r0, r4, r0
    57c0:	9f5001f3 	svcls	0x005001f3
	...
    57cc:	00000094 	muleq	r0, r4, r0
    57d0:	000000ac 	andeq	r0, r0, ip, lsr #1
    57d4:	ac510001 	mrrcge	0, 0, r0, r1, cr1
    57d8:	16000000 	strne	r0, [r0], -r0
    57dc:	01000001 	tsteq	r0, r1
    57e0:	01165500 	tsteq	r6, r0, lsl #10
    57e4:	011c0000 	tsteq	ip, r0
    57e8:	00040000 	andeq	r0, r4, r0
    57ec:	9f5101f3 	svcls	0x005101f3
	...
    57f8:	00000094 	muleq	r0, r4, r0
    57fc:	000000a0 	andeq	r0, r0, r0, lsr #1
    5800:	9f300002 	svcls	0x00300002
    5804:	000000a0 	andeq	r0, r0, r0, lsr #1
    5808:	000000a4 	andeq	r0, r0, r4, lsr #1
    580c:	0073000b 	rsbseq	r0, r3, fp
    5810:	1acfff0b 	bne	ff405444 <SCS_BASE+0x1f3f7444>
    5814:	1affff0a 	bne	5444 <__Stack_Size+0x5044>
    5818:	0000a69f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
    581c:	0000ae00 	andeq	sl, r0, r0, lsl #28
    5820:	73000700 	movwvc	r0, #1792	; 0x700
    5824:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    5828:	00ae9f1a 	adceq	r9, lr, sl, lsl pc
    582c:	00b00000 	adcseq	r0, r0, r0
    5830:	00090000 	andeq	r0, r9, r0
    5834:	02941070 	addseq	r1, r4, #112	; 0x70
    5838:	1affff0a 	bne	5468 <__Stack_Size+0x5068>
    583c:	0000b09f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5840:	0000b800 	andeq	fp, r0, r0, lsl #16
    5844:	72000b00 	andvc	r0, r0, #0, 22
    5848:	e9f30b00 	ldmib	r3!, {r8, r9, fp}^
    584c:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    5850:	00c29f1a 	sbceq	r9, r2, sl, lsl pc
    5854:	00c60000 	sbceq	r0, r6, r0
    5858:	00070000 	andeq	r0, r7, r0
    585c:	ff0a0073 			; <UNDEFINED> instruction: 0xff0a0073
    5860:	c69f1aff 			; <UNDEFINED> instruction: 0xc69f1aff
    5864:	ca000000 	bgt	586c <__Stack_Size+0x546c>
    5868:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    586c:	940c7000 	strls	r7, [ip], #-0
    5870:	ffff0a02 			; <UNDEFINED> instruction: 0xffff0a02
    5874:	00ca9f1a 	sbceq	r9, sl, sl, lsl pc
    5878:	00ce0000 	sbceq	r0, lr, r0
    587c:	000b0000 	andeq	r0, fp, r0
    5880:	ff0b0073 			; <UNDEFINED> instruction: 0xff0b0073
    5884:	ff0a1afc 			; <UNDEFINED> instruction: 0xff0a1afc
    5888:	d29f1aff 	addsle	r1, pc, #1044480	; 0xff000
    588c:	d9000000 	stmdble	r0, {}	; <UNPREDICTABLE>
    5890:	07000000 	streq	r0, [r0, -r0]
    5894:	0a007300 	beq	2249c <__Stack_Size+0x2209c>
    5898:	9f1affff 	svcls	0x001affff
    589c:	000000fa 	strdeq	r0, [r0], -sl
    58a0:	0000010c 	andeq	r0, r0, ip, lsl #2
    58a4:	0c500001 	mrrceq	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    58a8:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    58ac:	06000001 	streq	r0, [r0], -r1
    58b0:	70007300 	andvc	r7, r0, r0, lsl #6
    58b4:	0e9f2100 	fmleqe	f2, f7, f0
    58b8:	10000001 	andne	r0, r0, r1
    58bc:	01000001 	tsteq	r0, r1
    58c0:	01105300 	tsteq	r0, r0, lsl #6
    58c4:	011c0000 	tsteq	ip, r0
    58c8:	00110000 	andseq	r0, r1, r0
    58cc:	25f70072 	ldrbcs	r0, [r7, #114]!	; 0x72
    58d0:	25f76408 	ldrbcs	r6, [r7, #1032]!	; 0x408
    58d4:	3f00f71b 	svccc	0x0000f71b
    58d8:	2100701a 	tstcs	r0, sl, lsl r0
    58dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    58e0:	00000000 	andeq	r0, r0, r0
    58e4:	00009400 	andeq	r9, r0, r0, lsl #8
    58e8:	0000e600 	andeq	lr, r0, r0, lsl #12
    58ec:	30000200 	andcc	r0, r0, r0, lsl #4
    58f0:	0000e69f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
    58f4:	0000ec00 	andeq	lr, r0, r0, lsl #24
    58f8:	52000100 	andpl	r0, r0, #0, 2
    58fc:	000000ec 	andeq	r0, r0, ip, ror #1
    5900:	000000fc 	strdeq	r0, [r0], -ip
    5904:	68910011 	ldmvs	r1, {r0, r4}
    5908:	06649106 	strbteq	r9, [r4], -r6, lsl #2
    590c:	00710074 	rsbseq	r0, r1, r4, ror r0
    5910:	00012829 	andeq	r2, r1, r9, lsr #16
    5914:	fc9f1316 	ldc2	3, cr1, [pc], {22}
    5918:	16000000 	strne	r0, [r0], -r0
    591c:	14000001 	strne	r0, [r0], #-1
    5920:	06689100 	strbteq	r9, [r8], -r0, lsl #2
    5924:	74066491 	strvc	r6, [r6], #-1169	; 0x491
    5928:	38000c00 	stmdacc	r0, {sl, fp}
    592c:	28294001 	stmdacs	r9!, {r0, lr}
    5930:	13160001 	tstne	r6, #1
    5934:	0001169f 	muleq	r1, pc, r6	; <UNPREDICTABLE>
    5938:	00011c00 	andeq	r1, r1, r0, lsl #24
    593c:	7d001500 	cfstr32vc	mvfx1, [r0, #-0]
    5940:	647d0668 	ldrbtvs	r0, [sp], #-1640	; 0x668
    5944:	5001f306 	andpl	pc, r1, r6, lsl #6
    5948:	0138000c 	teqeq	r8, ip
    594c:	01282940 			; <UNDEFINED> instruction: 0x01282940
    5950:	9f131600 	svcls	0x00131600
	...
    595c:	00000094 	muleq	r0, r4, r0
    5960:	000000f2 	strdeq	r0, [r0], -r2
    5964:	9f300002 	svcls	0x00300002
    5968:	000000f2 	strdeq	r0, [r0], -r2
    596c:	00000100 	andeq	r0, r0, r0, lsl #2
    5970:	00520001 	subseq	r0, r2, r1
    5974:	16000001 	strne	r0, [r0], -r1
    5978:	22000001 	andcs	r0, r0, #1
    597c:	06689100 	strbteq	r9, [r8], -r0, lsl #2
    5980:	74066491 	strvc	r6, [r6], #-1169	; 0x491
    5984:	38000c00 	stmdacc	r0, {sl, fp}
    5988:	28294001 	stmdacs	r9!, {r0, lr}
    598c:	13160001 	tstne	r6, #1
    5990:	25f71e49 	ldrbcs	r1, [r7, #3657]!	; 0xe49
    5994:	32060075 	andcc	r0, r6, #117	; 0x75
    5998:	1b25f724 	blne	983630 <__Stack_Size+0x983230>
    599c:	169f00f7 			; <UNDEFINED> instruction: 0x169f00f7
    59a0:	1c000001 	stcne	0, cr0, [r0], {1}
    59a4:	24000001 	strcs	r0, [r0], #-1
    59a8:	06687d00 	strbteq	r7, [r8], -r0, lsl #26
    59ac:	f306647d 	vqshl.u8	q3, <illegal reg q14.5>, q3
    59b0:	000c5001 	andeq	r5, ip, r1
    59b4:	29400138 	stmdbcs	r0, {r3, r4, r5, r8}^
    59b8:	16000128 	strne	r0, [r0], -r8, lsr #2
    59bc:	f71e4913 			; <UNDEFINED> instruction: 0xf71e4913
    59c0:	5101f325 	tstpl	r1, r5, lsr #6	; <UNPREDICTABLE>
    59c4:	f7243206 			; <UNDEFINED> instruction: 0xf7243206
    59c8:	00f71b25 	rscseq	r1, r7, r5, lsr #22
    59cc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    59d0:	00000000 	andeq	r0, r0, r0
    59d4:	00009400 	andeq	r9, r0, r0, lsl #8
    59d8:	0000fa00 	andeq	pc, r0, r0, lsl #20
    59dc:	30000200 	andcc	r0, r0, r0, lsl #4
    59e0:	0000fa9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    59e4:	00010000 	andeq	r0, r1, r0
    59e8:	72000b00 	andvc	r0, r0, #0, 22
    59ec:	34007000 	strcc	r7, [r0], #-0
    59f0:	1e640825 	cdpne	8, 6, cr0, cr4, cr5, {1}
    59f4:	01009f1c 	tsteq	r0, ip, lsl pc
    59f8:	01020000 	mrseq	r0, (UNDEF: 2)
    59fc:	00010000 	andeq	r0, r1, r0
    5a00:	00010252 	andeq	r0, r1, r2, asr r2
    5a04:	00011600 	andeq	r1, r1, r0, lsl #12
    5a08:	91002a00 	tstls	r0, r0, lsl #20
    5a0c:	64910668 	ldrvs	r0, [r1], #1640	; 0x668
    5a10:	0c007406 	cfstrseq	mvf7, [r0], {6}
    5a14:	40013800 	andmi	r3, r1, r0, lsl #16
    5a18:	00012829 	andeq	r2, r1, r9, lsr #16
    5a1c:	1e491316 	mcrne	3, 2, r1, cr9, cr6, {0}
    5a20:	007525f7 	ldrshteq	r2, [r5], #-87	; 0xffffffa9
    5a24:	f7243206 			; <UNDEFINED> instruction: 0xf7243206
    5a28:	00f71b25 	rscseq	r1, r7, r5, lsr #22
    5a2c:	25340070 	ldrcs	r0, [r4, #-112]!	; 0x70
    5a30:	1c1e6408 	cfldrsne	mvf6, [lr], {8}
    5a34:	0001169f 	muleq	r1, pc, r6	; <UNPREDICTABLE>
    5a38:	00011c00 	andeq	r1, r1, r0, lsl #24
    5a3c:	7d002c00 	stcvc	12, cr2, [r0, #-0]
    5a40:	647d0668 	ldrbtvs	r0, [sp], #-1640	; 0x668
    5a44:	5001f306 	andpl	pc, r1, r6, lsl #6
    5a48:	0138000c 	teqeq	r8, ip
    5a4c:	01282940 			; <UNDEFINED> instruction: 0x01282940
    5a50:	49131600 	ldmdbmi	r3, {r9, sl, ip}
    5a54:	f325f71e 	vaba.u32	d15, d5, d14
    5a58:	32065101 	andcc	r5, r6, #1073741824	; 0x40000000
    5a5c:	1b25f724 	blne	9836f4 <__Stack_Size+0x9832f4>
    5a60:	007000f7 	ldrshteq	r0, [r0], #-7
    5a64:	64082534 	strvs	r2, [r8], #-1332	; 0x534
    5a68:	009f1c1e 	addseq	r1, pc, lr, lsl ip	; <UNPREDICTABLE>
    5a6c:	00000000 	andeq	r0, r0, r0
    5a70:	32000000 	andcc	r0, r0, #0
    5a74:	40000001 	andmi	r0, r0, r1
    5a78:	01000001 	tsteq	r0, r1
    5a7c:	01405100 	mrseq	r5, (UNDEF: 80)
    5a80:	01520000 	cmpeq	r2, r0
    5a84:	00040000 	andeq	r0, r4, r0
    5a88:	9f5101f3 	svcls	0x005101f3
	...
    5a94:	00000132 	andeq	r0, r0, r2, lsr r1
    5a98:	00000142 	andeq	r0, r0, r2, asr #2
    5a9c:	9f300002 	svcls	0x00300002
    5aa0:	00000142 	andeq	r0, r0, r2, asr #2
    5aa4:	0000014a 	andeq	r0, r0, sl, asr #2
    5aa8:	0072000b 	rsbseq	r0, r2, fp
    5aac:	1af0ff0b 	bne	ffc456e0 <SCS_BASE+0x1fc376e0>
    5ab0:	1affff0a 	bne	56e0 <__Stack_Size+0x52e0>
    5ab4:	00014e9f 	muleq	r1, pc, lr	; <UNPREDICTABLE>
    5ab8:	00015200 	andeq	r5, r1, r0, lsl #4
    5abc:	73000700 	movwvc	r0, #1792	; 0x700
    5ac0:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    5ac4:	00009f1a 	andeq	r9, r0, sl, lsl pc
    5ac8:	00000000 	andeq	r0, r0, r0
    5acc:	01760000 	cmneq	r6, r0
    5ad0:	018c0000 	orreq	r0, ip, r0
    5ad4:	00010000 	andeq	r0, r1, r0
    5ad8:	00018c50 	andeq	r8, r1, r0, asr ip
    5adc:	00018e00 	andeq	r8, r1, r0, lsl #28
    5ae0:	70000300 	andvc	r0, r0, r0, lsl #6
    5ae4:	018e9f74 	orreq	r9, lr, r4, ror pc
    5ae8:	01940000 	orrseq	r0, r4, r0
    5aec:	00010000 	andeq	r0, r1, r0
    5af0:	00019450 	andeq	r9, r1, r0, asr r4
    5af4:	0001a800 	andeq	sl, r1, r0, lsl #16
    5af8:	f3000400 	vshl.u8	d0, d0, d0
    5afc:	009f5001 	addseq	r5, pc, r1
    5b00:	00000000 	andeq	r0, r0, r0
    5b04:	76000000 	strvc	r0, [r0], -r0
    5b08:	82000001 	andhi	r0, r0, #1
    5b0c:	01000001 	tsteq	r0, r1
    5b10:	01825100 	orreq	r5, r2, r0, lsl #2
    5b14:	01a80000 			; <UNDEFINED> instruction: 0x01a80000
    5b18:	00040000 	andeq	r0, r4, r0
    5b1c:	9f5101f3 	svcls	0x005101f3
	...
    5b28:	00000176 	andeq	r0, r0, r6, ror r1
    5b2c:	0000019a 	muleq	r0, sl, r1
    5b30:	9a520001 	bls	1485b3c <__Stack_Size+0x148573c>
    5b34:	9e000001 	cdpls	0, 0, cr0, cr0, cr1, {0}
    5b38:	04000001 	streq	r0, [r0], #-1
    5b3c:	5201f300 	andpl	pc, r1, #0, 6
    5b40:	00019e9f 	muleq	r1, pc, lr	; <UNPREDICTABLE>
    5b44:	0001a000 	andeq	sl, r1, r0
    5b48:	52000100 	andpl	r0, r0, #0, 2
    5b4c:	000001a0 	andeq	r0, r0, r0, lsr #3
    5b50:	000001a8 	andeq	r0, r0, r8, lsr #3
    5b54:	01f30004 	mvnseq	r0, r4
    5b58:	00009f52 	andeq	r9, r0, r2, asr pc
    5b5c:	00000000 	andeq	r0, r0, r0
    5b60:	01760000 	cmneq	r6, r0
    5b64:	017c0000 	cmneq	ip, r0
    5b68:	00020000 	andeq	r0, r2, r0
    5b6c:	017c9f30 	cmneq	ip, r0, lsr pc
    5b70:	01a80000 			; <UNDEFINED> instruction: 0x01a80000
    5b74:	00060000 	andeq	r0, r6, r0
    5b78:	ff080074 			; <UNDEFINED> instruction: 0xff080074
    5b7c:	00009f1a 	andeq	r9, r0, sl, lsl pc
    5b80:	00000000 	andeq	r0, r0, r0
    5b84:	01760000 	cmneq	r6, r0
    5b88:	017c0000 	cmneq	ip, r0
    5b8c:	00020000 	andeq	r0, r2, r0
    5b90:	017c9f30 	cmneq	ip, r0, lsr pc
    5b94:	01820000 	orreq	r0, r2, r0
    5b98:	00090000 	andeq	r0, r9, r0
    5b9c:	1a4f0071 	bne	13c5d68 <__Stack_Size+0x13c5968>
    5ba0:	1affff0a 	bne	57d0 <__Stack_Size+0x53d0>
    5ba4:	0001829f 	muleq	r1, pc, r2	; <UNPREDICTABLE>
    5ba8:	0001a800 	andeq	sl, r1, r0, lsl #16
    5bac:	f3000a00 	vpmax.u8	d0, d0, d0
    5bb0:	1a4f5101 	bne	13d9fbc <__Stack_Size+0x13d9bbc>
    5bb4:	1affff0a 	bne	57e4 <__Stack_Size+0x53e4>
    5bb8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5bbc:	00000000 	andeq	r0, r0, r0
    5bc0:	00017600 	andeq	r7, r1, r0, lsl #12
    5bc4:	00018800 	andeq	r8, r1, r0, lsl #16
    5bc8:	30000200 	andcc	r0, r0, r0, lsl #4
    5bcc:	0001889f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
    5bd0:	00019c00 	andeq	r9, r1, r0, lsl #24
    5bd4:	53000100 	movwpl	r0, #256	; 0x100
    5bd8:	0000019c 	muleq	r0, ip, r1
    5bdc:	0000019e 	muleq	r0, lr, r1
    5be0:	71310005 	teqvc	r1, r5
    5be4:	9e9f2400 	cdpls	4, 9, cr2, cr15, cr0, {0}
    5be8:	a4000001 	strge	r0, [r0], #-1
    5bec:	01000001 	tsteq	r0, r1
    5bf0:	01a45300 			; <UNDEFINED> instruction: 0x01a45300
    5bf4:	01a80000 			; <UNDEFINED> instruction: 0x01a80000
    5bf8:	00050000 	andeq	r0, r5, r0
    5bfc:	24007131 	strcs	r7, [r0], #-305	; 0x131
    5c00:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5c04:	00000000 	andeq	r0, r0, r0
    5c08:	0001a800 	andeq	sl, r1, r0, lsl #16
    5c0c:	0001b000 	andeq	fp, r1, r0
    5c10:	51000100 	mrspl	r0, (UNDEF: 16)
    5c14:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
    5c18:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
    5c1c:	01f30004 	mvnseq	r0, r4
    5c20:	01b29f51 			; <UNDEFINED> instruction: 0x01b29f51
    5c24:	01b60000 			; <UNDEFINED> instruction: 0x01b60000
    5c28:	00010000 	andeq	r0, r1, r0
    5c2c:	0001b651 	andeq	fp, r1, r1, asr r6
    5c30:	0001ba00 	andeq	fp, r1, r0, lsl #20
    5c34:	f3000400 	vshl.u8	d0, d0, d0
    5c38:	009f5101 	addseq	r5, pc, r1, lsl #2
    5c3c:	00000000 	andeq	r0, r0, r0
    5c40:	ba000000 	blt	5c48 <__Stack_Size+0x5848>
    5c44:	cc000001 	stcgt	0, cr0, [r0], {1}
    5c48:	01000001 	tsteq	r0, r1
    5c4c:	01cc5100 	biceq	r5, ip, r0, lsl #2
    5c50:	01d00000 	bicseq	r0, r0, r0
    5c54:	00040000 	andeq	r0, r4, r0
    5c58:	9f5101f3 	svcls	0x005101f3
	...
    5c64:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5c68:	000001e2 	andeq	r0, r0, r2, ror #3
    5c6c:	e2510001 	subs	r0, r1, #1
    5c70:	e6000001 	str	r0, [r0], -r1
    5c74:	04000001 	streq	r0, [r0], #-1
    5c78:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5c7c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5c80:	00000000 	andeq	r0, r0, r0
    5c84:	0001fe00 	andeq	pc, r1, r0, lsl #28
    5c88:	00021000 	andeq	r1, r2, r0
    5c8c:	51000100 	mrspl	r0, (UNDEF: 16)
    5c90:	00000210 	andeq	r0, r0, r0, lsl r2
    5c94:	00000214 	andeq	r0, r0, r4, lsl r2
    5c98:	01f30004 	mvnseq	r0, r4
    5c9c:	00009f51 	andeq	r9, r0, r1, asr pc
    5ca0:	00000000 	andeq	r0, r0, r0
    5ca4:	022c0000 	eoreq	r0, ip, #0
    5ca8:	02300000 	eorseq	r0, r0, #0
    5cac:	00010000 	andeq	r0, r1, r0
    5cb0:	00023051 	andeq	r3, r2, r1, asr r0
    5cb4:	00023400 	andeq	r3, r2, r0, lsl #8
    5cb8:	f3000400 	vshl.u8	d0, d0, d0
    5cbc:	009f5101 	addseq	r5, pc, r1, lsl #2
    5cc0:	00000000 	andeq	r0, r0, r0
    5cc4:	34000000 	strcc	r0, [r0], #-0
    5cc8:	36000002 	strcc	r0, [r0], -r2
    5ccc:	01000002 	tsteq	r0, r2
    5cd0:	02365000 	eorseq	r5, r6, #0
    5cd4:	023c0000 	eorseq	r0, ip, #0
    5cd8:	00040000 	andeq	r0, r4, r0
    5cdc:	9f5001f3 	svcls	0x005001f3
	...
    5ce8:	00000248 	andeq	r0, r0, r8, asr #4
    5cec:	00000256 	andeq	r0, r0, r6, asr r2
    5cf0:	56510001 	ldrbpl	r0, [r1], -r1
    5cf4:	5a000002 	bpl	5d04 <__Stack_Size+0x5904>
    5cf8:	04000002 	streq	r0, [r0], #-2
    5cfc:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5d00:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5d04:	00000000 	andeq	r0, r0, r0
    5d08:	00025a00 	andeq	r5, r2, r0, lsl #20
    5d0c:	00026800 	andeq	r6, r2, r0, lsl #16
    5d10:	51000100 	mrspl	r0, (UNDEF: 16)
    5d14:	00000268 	andeq	r0, r0, r8, ror #4
    5d18:	0000026c 	andeq	r0, r0, ip, ror #4
    5d1c:	01f30004 	mvnseq	r0, r4
    5d20:	00009f51 	andeq	r9, r0, r1, asr pc
    5d24:	00000000 	andeq	r0, r0, r0
    5d28:	02b40000 	adcseq	r0, r4, #0
    5d2c:	02c60000 	sbceq	r0, r6, #0
    5d30:	00010000 	andeq	r0, r1, r0
    5d34:	0002c651 	andeq	ip, r2, r1, asr r6
    5d38:	0002ca00 	andeq	ip, r2, r0, lsl #20
    5d3c:	f3000400 	vshl.u8	d0, d0, d0
    5d40:	009f5101 	addseq	r5, pc, r1, lsl #2
    5d44:	00000000 	andeq	r0, r0, r0
    5d48:	e2000000 	and	r0, r0, #0
    5d4c:	ea000002 	b	5d5c <__Stack_Size+0x595c>
    5d50:	01000002 	tsteq	r0, r2
    5d54:	02ea5000 	rsceq	r5, sl, #0
    5d58:	02ee0000 	rsceq	r0, lr, #0
    5d5c:	00040000 	andeq	r0, r4, r0
    5d60:	9f5001f3 	svcls	0x005001f3
	...
    5d6c:	000002e2 	andeq	r0, r0, r2, ror #5
    5d70:	000002e4 	andeq	r0, r0, r4, ror #5
    5d74:	9f300002 	svcls	0x00300002
    5d78:	000002e4 	andeq	r0, r0, r4, ror #5
    5d7c:	000002ee 	andeq	r0, r0, lr, ror #5
    5d80:	0071000a 	rsbseq	r0, r1, sl
    5d84:	401a0073 	andsmi	r0, sl, r3, ror r0
    5d88:	9f2e3024 	svcls	0x002e3024
	...
    5d94:	000002ee 	andeq	r0, r0, lr, ror #5
    5d98:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    5d9c:	f0510001 			; <UNDEFINED> instruction: 0xf0510001
    5da0:	f6000002 			; <UNDEFINED> instruction: 0xf6000002
    5da4:	04000002 	streq	r0, [r0], #-2
    5da8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5dac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5db0:	00000000 	andeq	r0, r0, r0
    5db4:	0002f600 	andeq	pc, r2, r0, lsl #12
    5db8:	00032c00 	andeq	r2, r3, r0, lsl #24
    5dbc:	50000100 	andpl	r0, r0, r0, lsl #2
    5dc0:	0000032c 	andeq	r0, r0, ip, lsr #6
    5dc4:	00000330 	andeq	r0, r0, r0, lsr r3
    5dc8:	01f30004 	mvnseq	r0, r4
    5dcc:	03309f50 	teqeq	r0, #80, 30	; 0x140
    5dd0:	03320000 	teqeq	r2, #0
    5dd4:	00010000 	andeq	r0, r1, r0
    5dd8:	00033250 	andeq	r3, r3, r0, asr r2
    5ddc:	00033400 	andeq	r3, r3, r0, lsl #8
    5de0:	f3000400 	vshl.u8	d0, d0, d0
    5de4:	009f5001 	addseq	r5, pc, r1
    5de8:	00000000 	andeq	r0, r0, r0
    5dec:	f6000000 			; <UNDEFINED> instruction: 0xf6000000
    5df0:	22000002 	andcs	r0, r0, #2
    5df4:	01000003 	tsteq	r0, r3
    5df8:	03225100 			; <UNDEFINED> instruction: 0x03225100
    5dfc:	03300000 	teqeq	r0, #0
    5e00:	00040000 	andeq	r0, r4, r0
    5e04:	9f5101f3 	svcls	0x005101f3
    5e08:	00000330 	andeq	r0, r0, r0, lsr r3
    5e0c:	00000334 	andeq	r0, r0, r4, lsr r3
    5e10:	00510001 	subseq	r0, r1, r1
    5e14:	00000000 	andeq	r0, r0, r0
    5e18:	f6000000 			; <UNDEFINED> instruction: 0xf6000000
    5e1c:	1a000002 	bne	5e2c <__Stack_Size+0x5a2c>
    5e20:	02000003 	andeq	r0, r0, #3
    5e24:	1a9f3000 	bne	fe7d1e2c <SCS_BASE+0x1e7c3e2c>
    5e28:	1e000003 	cdpne	0, 0, cr0, cr0, cr3, {0}
    5e2c:	0b000003 	bleq	5e40 <__Stack_Size+0x5a40>
    5e30:	00713100 	rsbseq	r3, r1, r0, lsl #2
    5e34:	ff0a2538 			; <UNDEFINED> instruction: 0xff0a2538
    5e38:	9f241aff 	svcls	0x00241aff
    5e3c:	0000031e 	andeq	r0, r0, lr, lsl r3
    5e40:	00000322 	andeq	r0, r0, r2, lsr #6
    5e44:	71310012 	teqvc	r1, r2, lsl r0
    5e48:	0a253800 	beq	953e50 <__Stack_Size+0x953a50>
    5e4c:	241affff 	ldrcs	pc, [sl], #-4095	; 0xfff
    5e50:	ff0a0072 			; <UNDEFINED> instruction: 0xff0a0072
    5e54:	9f1a1aff 	svcls	0x001a1aff
    5e58:	00000322 	andeq	r0, r0, r2, lsr #6
    5e5c:	00000330 	andeq	r0, r0, r0, lsr r3
    5e60:	f3310013 	vqadd.u64	d0, d1, d3
    5e64:	25385101 	ldrcs	r5, [r8, #-257]!	; 0x101
    5e68:	1affff0a 	bne	5a98 <__Stack_Size+0x5698>
    5e6c:	0a007224 	beq	22704 <__Stack_Size+0x22304>
    5e70:	1a1affff 	bne	6c5e74 <__Stack_Size+0x6c5a74>
    5e74:	0003309f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
    5e78:	00033400 	andeq	r3, r3, r0, lsl #8
    5e7c:	31001200 	mrscc	r1, R8_usr
    5e80:	25380071 	ldrcs	r0, [r8, #-113]!	; 0x71
    5e84:	1affff0a 	bne	5ab4 <__Stack_Size+0x56b4>
    5e88:	0a007224 	beq	22720 <__Stack_Size+0x22320>
    5e8c:	1a1affff 	bne	6c5e90 <__Stack_Size+0x6c5a90>
    5e90:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5e94:	00000000 	andeq	r0, r0, r0
    5e98:	0002f600 	andeq	pc, r2, r0, lsl #12
    5e9c:	0002fe00 	andeq	pc, r2, r0, lsl #28
    5ea0:	30000200 	andcc	r0, r0, r0, lsl #4
    5ea4:	0002fe9f 	muleq	r2, pc, lr	; <UNPREDICTABLE>
    5ea8:	00030800 	andeq	r0, r3, r0, lsl #16
    5eac:	71000900 	tstvc	r0, r0, lsl #18
    5eb0:	0a1a4f00 	beq	699ab8 <__Stack_Size+0x6996b8>
    5eb4:	9f1affff 	svcls	0x001affff
    5eb8:	00000308 	andeq	r0, r0, r8, lsl #6
    5ebc:	0000031a 	andeq	r0, r0, sl, lsl r3
    5ec0:	1a520001 	bne	1485ecc <__Stack_Size+0x1485acc>
    5ec4:	24000003 	strcs	r0, [r0], #-3
    5ec8:	01000003 	tsteq	r0, r3
    5ecc:	03305300 	teqeq	r0, #0, 6
    5ed0:	03340000 	teqeq	r4, #0
    5ed4:	00010000 	andeq	r0, r1, r0
    5ed8:	00000053 	andeq	r0, r0, r3, asr r0
    5edc:	00000000 	andeq	r0, r0, r0
    5ee0:	0002f600 	andeq	pc, r2, r0, lsl #12
    5ee4:	0002fe00 	andeq	pc, r2, r0, lsl #28
    5ee8:	30000200 	andcc	r0, r0, r0, lsl #4
    5eec:	0002fe9f 	muleq	r2, pc, lr	; <UNPREDICTABLE>
    5ef0:	00033400 	andeq	r3, r3, r0, lsl #8
    5ef4:	74000600 	strvc	r0, [r0], #-1536	; 0x600
    5ef8:	1aff0800 	bne	fffc7f00 <SCS_BASE+0x1ffb9f00>
    5efc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5f00:	00000000 	andeq	r0, r0, r0
    5f04:	0002f600 	andeq	pc, r2, r0, lsl #12
    5f08:	00033200 	andeq	r3, r3, r0, lsl #4
    5f0c:	30000200 	andcc	r0, r0, r0, lsl #4
    5f10:	0003329f 	muleq	r3, pc, r2	; <UNPREDICTABLE>
    5f14:	00033400 	andeq	r3, r3, r0, lsl #8
    5f18:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5f24:	00000334 	andeq	r0, r0, r4, lsr r3
    5f28:	00000336 	andeq	r0, r0, r6, lsr r3
    5f2c:	36510001 	ldrbcc	r0, [r1], -r1
    5f30:	42000003 	andmi	r0, r0, #3
    5f34:	04000003 	streq	r0, [r0], #-3
    5f38:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5f3c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5f40:	00000000 	andeq	r0, r0, r0
    5f44:	00033400 	andeq	r3, r3, r0, lsl #8
    5f48:	00033600 	andeq	r3, r3, r0, lsl #12
    5f4c:	71000500 	tstvc	r0, r0, lsl #10
    5f50:	9f253800 	svcls	0x00253800
    5f54:	00000336 	andeq	r0, r0, r6, lsr r3
    5f58:	00000342 	andeq	r0, r0, r2, asr #6
    5f5c:	01f30006 	mvnseq	r0, r6
    5f60:	9f253851 	svcls	0x00253851
	...
    5f6c:	0000000e 	andeq	r0, r0, lr
    5f70:	00000014 	andeq	r0, r0, r4, lsl r0
    5f74:	14530001 	ldrbne	r0, [r3], #-1
    5f78:	1c000000 	stcne	0, cr0, [r0], {-0}
    5f7c:	03000000 	movweq	r0, #0
    5f80:	9f047300 	svcls	0x00047300
    5f84:	0000001c 	andeq	r0, r0, ip, lsl r0
    5f88:	0000002c 	andeq	r0, r0, ip, lsr #32
    5f8c:	2c530001 	mrrccs	0, 0, r0, r3, cr1
    5f90:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    5f94:	03000000 	movweq	r0, #0
    5f98:	9f7c7300 	svcls	0x007c7300
    5f9c:	0000002e 	andeq	r0, r0, lr, lsr #32
    5fa0:	00000031 	andeq	r0, r0, r1, lsr r0
    5fa4:	00530001 	subseq	r0, r3, r1
    5fa8:	00000000 	andeq	r0, r0, r0
    5fac:	Address 0x0000000000005fac is out of bounds.


Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	080047bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, sl, lr}
   4:	0800483c 	stmdaeq	r0, {r2, r3, r4, r5, fp, lr}
	...
  10:	00000032 	andeq	r0, r0, r2, lsr r0
  14:	00000044 	andeq	r0, r0, r4, asr #32
  18:	00000048 	andeq	r0, r0, r8, asr #32
  1c:	00000058 	andeq	r0, r0, r8, asr r0
	...
  28:	0000012e 	andeq	r0, r0, lr, lsr #2
  2c:	00000134 	andeq	r0, r0, r4, lsr r1
  30:	00000136 	andeq	r0, r0, r6, lsr r1
  34:	0000013a 	andeq	r0, r0, sl, lsr r1
	...
  40:	00000598 	muleq	r0, r8, r5
  44:	000005b6 			; <UNDEFINED> instruction: 0x000005b6
  48:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
  4c:	000005fe 	strdeq	r0, [r0], -lr
  50:	00000600 	andeq	r0, r0, r0, lsl #12
  54:	00000634 	andeq	r0, r0, r4, lsr r6
  58:	00000636 	andeq	r0, r0, r6, lsr r6
  5c:	00000672 	andeq	r0, r0, r2, ror r6
  60:	00000674 	andeq	r0, r0, r4, ror r6
  64:	000006a2 	andeq	r0, r0, r2, lsr #13
	...
  70:	00000960 	andeq	r0, r0, r0, ror #18
  74:	00000962 	andeq	r0, r0, r2, ror #18
  78:	00000964 	andeq	r0, r0, r4, ror #18
  7c:	00000992 	muleq	r0, r2, r9
  80:	00000994 	muleq	r0, r4, r9
  84:	00000996 	muleq	r0, r6, r9
	...
  90:	0000099e 	muleq	r0, lr, r9
  94:	000009d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
  98:	000009d6 	ldrdeq	r0, [r0], -r6
  9c:	000009d8 	ldrdeq	r0, [r0], -r8
	...
