<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/port-test3.v.html" target="file-frame">third_party/tests/ivtest/ivltests/port-test3.v</a>
time_elapsed: 0.004s
ram usage: 9972 KB
</pre>
<pre class="log">


-- Executing script file `scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../../third_party/tests/ivtest/ivltests/port-test3.v.html" target="file-frame">third_party/tests/ivtest/ivltests/port-test3.v</a>
Parsing SystemVerilog input from `<a href="../../../../third_party/tests/ivtest/ivltests/port-test3.v.html" target="file-frame">third_party/tests/ivtest/ivltests/port-test3.v</a>&#39; to AST representation.
Generating RTLIL representation for module `\CPU&#39;.
Warning: wire &#39;\rw&#39; is assigned in a block at <a href="../../../../third_party/tests/ivtest/ivltests/port-test3.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/port-test3.v:21</a>.
Warning: wire &#39;\rw&#39; is assigned in a block at <a href="../../../../third_party/tests/ivtest/ivltests/port-test3.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/port-test3.v:25</a>.
<a href="../../../../third_party/tests/ivtest/ivltests/port-test3.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/port-test3.v:9</a>: ERROR: Incompatible re-declaration of wire \data.

</pre>
</body>