Layer Pairs Export File for PCB: D:\青萍科技\Bran\硬件部分\电子\V2 设计文件\07 main_assy PCB（全志R8）\BranHardware-master 0614V2\BranHardware-master\PCB\Bran_Main_Assay_PCB_v1.PcbDoc
LayersSetName=Top_Bot_Thru_Holes|DrillFile=bran_main_assay_pcb_v1.txt|DrillLayers=gtl,g1,g2,g3,g4,gbl
