// Seed: 1137698616
module module_0 (
    input tri id_0,
    input tri0 id_1,
    output tri1 id_2,
    output wor id_3,
    output tri0 id_4,
    output wire id_5,
    output wor id_6,
    output tri id_7,
    input wand id_8,
    output wor id_9,
    input wor id_10,
    output wor id_11,
    output supply1 id_12,
    output supply1 id_13
);
  wire id_15;
  assign module_1._id_3 = 0;
  wire id_16;
  id_17 :
  assert property (@(posedge id_1 - -1) id_10)
  else $unsigned(29);
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd36
) (
    input tri1 id_0,
    output tri id_1,
    output tri0 id_2
    , id_34,
    input tri _id_3,
    input uwire id_4,
    input wand id_5,
    input uwire id_6,
    output supply0 id_7,
    output wire id_8,
    input wor id_9,
    output supply1 id_10,
    input tri1 id_11,
    input wor id_12,
    input wire id_13,
    input wor id_14,
    input tri id_15,
    input supply1 id_16,
    input tri1 id_17,
    output tri id_18,
    output wire id_19,
    output supply1 id_20,
    input supply0 id_21,
    input supply1 id_22,
    output supply1 id_23,
    output wire id_24,
    input wand id_25,
    output tri id_26,
    input supply1 id_27,
    output wor id_28,
    input wire id_29,
    input wire id_30,
    input wire id_31,
    output supply1 id_32
    , id_35
);
  logic id_36 = id_22;
  wire  id_37;
  ;
  module_0 modCall_1 (
      id_22,
      id_5,
      id_8,
      id_32,
      id_20,
      id_19,
      id_8,
      id_19,
      id_11,
      id_8,
      id_16,
      id_23,
      id_1,
      id_8
  );
  wire [1 'b0 : id_3] id_38;
  assign id_1 = (id_4);
  final $signed(92);
  ;
  assign id_7 = 1;
endmodule
