# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Multi_Cycle_CPU.srcs/sources_1/ip/cpuclk" \
"../../../../Multi_Cycle_CPU.srcs/sources_1/ip/RAM/sim/RAM.v" \
"../../../../Multi_Cycle_CPU.srcs/sources_1/ip/prgrom/sim/prgrom.v" \
"../../../../Multi_Cycle_CPU.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" \
"../../../../Multi_Cycle_CPU.srcs/sources_1/ip/cpuclk/cpuclk.v" \
"../../../../Multi_Cycle_CPU.srcs/sources_1/imports/CPU/Execute32.v" \
"../../../../Multi_Cycle_CPU.srcs/sources_1/imports/CPU/Idecode32.v" \
"../../../../Multi_Cycle_CPU.srcs/sources_1/imports/CPU/Ifetc32.v" \
"../../../../Multi_Cycle_CPU.srcs/sources_1/imports/CPU/clkx32.v" \
"../../../../Multi_Cycle_CPU.srcs/sources_1/imports/CPU/control32.v" \
"../../../../Multi_Cycle_CPU.srcs/sources_1/imports/CPU/dmemory32.v" \
"../../../../Multi_Cycle_CPU.srcs/sources_1/imports/CPU/ioread.v" \
"../../../../Multi_Cycle_CPU.srcs/sources_1/imports/CPU/leds.v" \
"../../../../Multi_Cycle_CPU.srcs/sources_1/imports/CPU/memorio.v" \
"../../../../Multi_Cycle_CPU.srcs/sources_1/imports/CPU/switchs.v" \
"../../../../Multi_Cycle_CPU.srcs/sources_1/imports/CPU/minisys.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
