#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jun  1 16:46:01 2022
# Process ID: 12436
# Current directory: C:/Users/Elite/Desktop/1/VerilogLab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent840 C:\Users\Elite\Desktop\1\VerilogLab2\Lab2.xpr
# Log file: C:/Users/Elite/Desktop/1/VerilogLab2/vivado.log
# Journal file: C:/Users/Elite/Desktop/1/VerilogLab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Elite/Desktop/1/VerilogLab2/Lab2.xpr
Scanning sources...
Finished scanning sources
WARNING: [Project 1-231] Project 'Lab2.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 778.223 ; gain = 111.895
update_compile_order -fileset sources_1
save_project_as VerilogLab3 C:/Users/Elite/Desktop/VerilogLab3 -force
save_project_as: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 820.164 ; gain = 18.543
reset_run synth_1
launch_runs impl_1 -jobs 2
[Wed Jun  1 16:47:07 2022] Launched synth_1...
Run output will be captured here: C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.runs/synth_1/runme.log
[Wed Jun  1 16:47:07 2022] Launched impl_1...
Run output will be captured here: C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.runs/impl_1/runme.log
config_webtalk -user on
create_run lab3_synth -flow {Vivado Synthesis 2018} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7vx485tffg1157-1
current_run [get_runs lab3_synth]
set_property part xc7a100tcsg324-1 [current_project]
delete_runs "synth_1"
INFO: [Vivado 12-3261] Dependent run, 'impl_1', will be deleted with parent run, 'synth_1'.
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.runs/synth_1

launch_runs lab3_synth -jobs 2
[Wed Jun  1 16:48:20 2022] Launched lab3_synth...
Run output will be captured here: C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.runs/lab3_synth/runme.log
open_run lab3_synth -name lab3_synth
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 1252.453 ; gain = 407.246
set_property IOSTANDARD LVCMOS33 [get_ports [list {a_b[7]} {a_b[6]} {a_b[5]} {a_b[4]} {a_b[3]} {a_b[2]} {a_b[1]} {a_b[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {a_b[7]} {a_b[6]} {a_b[5]} {a_b[4]} {a_b[3]} {a_b[2]} {a_b[1]} {a_b[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {b_b[7]} {b_b[6]} {b_b[5]} {b_b[4]} {b_b[3]} {b_b[2]} {b_b[1]} {b_b[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {m_res[23]} {m_res[22]} {m_res[21]} {m_res[20]} {m_res[19]} {m_res[18]} {m_res[17]} {m_res[16]} {m_res[15]} {m_res[14]} {m_res[13]} {m_res[12]} {m_res[11]} {m_res[10]} {m_res[9]} {m_res[8]} {m_res[7]} {m_res[6]} {m_res[5]} {m_res[4]} {m_res[3]} {m_res[2]} {m_res[1]} {m_res[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {m_state[2]} {m_state[1]} {m_state[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {m_y_bo[23]} {m_y_bo[22]} {m_y_bo[21]} {m_y_bo[20]} {m_y_bo[19]} {m_y_bo[18]} {m_y_bo[17]} {m_y_bo[16]} {m_y_bo[15]} {m_y_bo[14]} {m_y_bo[13]} {m_y_bo[12]} {m_y_bo[11]} {m_y_bo[10]} {m_y_bo[9]} {m_y_bo[8]} {m_y_bo[7]} {m_y_bo[6]} {m_y_bo[5]} {m_y_bo[4]} {m_y_bo[3]} {m_y_bo[2]} {m_y_bo[1]} {m_y_bo[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {result_bo[24]} {result_bo[23]} {result_bo[22]} {result_bo[21]} {result_bo[20]} {result_bo[19]} {result_bo[18]} {result_bo[17]} {result_bo[16]} {result_bo[15]} {result_bo[14]} {result_bo[13]} {result_bo[12]} {result_bo[11]} {result_bo[10]} {result_bo[9]} {result_bo[8]} {result_bo[7]} {result_bo[6]} {result_bo[5]} {result_bo[4]} {result_bo[3]} {result_bo[2]} {result_bo[1]} {result_bo[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {s_res[7]} {s_res[6]} {s_res[5]} {s_res[4]} {s_res[3]} {s_res[2]} {s_res[1]} {s_res[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list busy]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list m_end_step]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
set_property IOSTANDARD LVCMOS33 [get_ports [list s_end_step]]
set_property IOSTANDARD LVCMOS33 [get_ports [list start]]
file mkdir C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.srcs/constrs_1/new
close [ open C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.srcs/constrs_1/new/lab3_constr.xdc w ]
add_files -fileset constrs_1 C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.srcs/constrs_1/new/lab3_constr.xdc
set_property target_constrs_file C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.srcs/constrs_1/new/lab3_constr.xdc [current_fileset -constrset]
save_constraints -force
place_ports busy R12
place_ports clk E3
place_ports rst M17
place_ports start P17
place_ports {a_b[0]} V10
place_ports {a_b[1]} U11
place_ports {a_b[2]} U12
place_ports {a_b[3]} H6
place_ports {a_b[4]} T13
place_ports {a_b[5]} R16
place_ports {a_b[6]} U8
place_ports {a_b[7]} T8
place_ports {b_b[0]} R13
place_ports {b_b[1]} U18
place_ports {b_b[2]} T18
place_ports {b_b[3]} R17
place_ports {b_b[4]} R15
place_ports {b_b[5]} M13
place_ports {b_b[6]} L16
place_ports {b_b[7]} J15
place_ports {result_bo[0]} H17
place_ports {result_bo[1]} K15
place_ports {result_bo[2]} J13
place_ports {result_bo[3]} N14
place_ports {result_bo[4]} R18
place_ports {result_bo[5]} U17
place_ports {result_bo[5]} V17
place_ports {result_bo[6]} U17
place_ports {result_bo[7]} U16
place_ports {result_bo[8]} V16
place_ports {result_bo[9]} T15
place_ports {result_bo[10]} U14
place_ports {result_bo[11]} T16
place_ports {result_bo[12]} V15
place_ports {result_bo[13]} V14
place_ports {result_bo[14]} V12
place_ports {result_bo[15]} V11
place_ports {result_bo[16]} N16
place_ports {result_bo[17]} R11
place_ports {result_bo[18]} G14
place_ports {result_bo[19]} N15
place_ports {result_bo[20]} M16
startgroup
set_property package_pin "" [get_ports [list  busy]]
place_ports {result_bo[21]} R12
endgroup
set_property package_pin "" [get_ports [list  busy]]
place_ports busy L18
place_ports {result_bo[22]} C5
place_ports {result_bo[23]} B4
place_ports {result_bo[24]} A3
save_constraints
reset_run lab3_synth
launch_runs impl_2 -jobs 2
WARNING: [Project 1-478] Design 'lab3_synth' is stale and will not be used when launching 'impl_2'
[Wed Jun  1 17:23:27 2022] Launched lab3_synth...
Run output will be captured here: C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.runs/lab3_synth/runme.log
[Wed Jun  1 17:23:27 2022] Launched impl_2...
Run output will be captured here: C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 2
[Wed Jun  1 17:26:35 2022] Launched impl_2...
Run output will be captured here: C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.runs/impl_2/runme.log
place_ports {m_state[2]} A6
place_ports {m_state[1]} B6
place_ports {m_state[0]} A5
refresh_design
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.srcs/constrs_1/new/lab3_constr.xdc]
Finished Parsing XDC File [C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.srcs/constrs_1/new/lab3_constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run lab3_synth
launch_runs lab3_synth -jobs 2
[Wed Jun  1 17:30:50 2022] Launched lab3_synth...
Run output will be captured here: C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.runs/lab3_synth/runme.log
launch_runs impl_2 -jobs 4
WARNING: [Project 1-478] Design 'lab3_synth' is stale and will not be used when launching 'impl_2'
[Wed Jun  1 17:31:46 2022] Launched impl_2...
Run output will be captured here: C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Wed Jun  1 17:33:55 2022] Launched impl_2...
Run output will be captured here: C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.runs/impl_2/runme.log
place_ports {m_state[2]} A6
place_ports {m_state[1]} B6
place_ports {m_state[0]} A5
save_constraints -force
set_property IOSTANDARD LVCMOS33 [get_ports [list {m_state[0]}]]
save_constraints -force
close_design
reset_run lab3_synth
launch_runs lab3_synth -jobs 4
[Wed Jun  1 17:37:31 2022] Launched lab3_synth...
Run output will be captured here: C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.runs/lab3_synth/runme.log
launch_runs impl_2 -jobs 4
[Wed Jun  1 17:38:25 2022] Launched impl_2...
Run output will be captured here: C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Wed Jun  1 17:40:34 2022] Launched impl_2...
Run output will be captured here: C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.runs/impl_2/runme.log
reset_run lab3_synth
launch_runs lab3_synth -jobs 4
[Wed Jun  1 17:43:17 2022] Launched lab3_synth...
Run output will be captured here: C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.runs/lab3_synth/runme.log
open_run lab3_synth -name lab3_synth
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.srcs/constrs_1/new/lab3_constr.xdc]
Finished Parsing XDC File [C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.srcs/constrs_1/new/lab3_constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'func_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj func_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module func
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.srcs/sources_1/new/sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.srcs/sim_1/new/func_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module func_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 40357e8cf8514656b37a07a026573be9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot func_test_behav xil_defaultlib.func_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.sqrt_default
Compiling module xil_defaultlib.func
Compiling module xil_defaultlib.func_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot func_test_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim/xsim.dir/func_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun  1 17:46:44 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1871.137 ; gain = 0.398
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "func_test_behav -key {Behavioral:sim_1:Functional:func_test} -tclbatch {func_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source func_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
CORRECT: actual:        8, expected:        8
CORRECT: actual:        9, expected:        9
CORRECT: actual:       10, expected:       10
CORRECT: actual:       11, expected:       11
CORRECT: actual:       12, expected:       12
CORRECT: actual:       13, expected:       13
CORRECT: actual:       14, expected:       14
CORRECT: actual:       15, expected:       15
CORRECT: actual:       16, expected:       16
INFO: [USF-XSim-96] XSim completed. Design snapshot 'func_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1908.555 ; gain = 38.062
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1908.555 ; gain = 0.000
reset_run lab3_synth
launch_runs lab3_synth -jobs 4
[Wed Jun  1 17:47:20 2022] Launched lab3_synth...
Run output will be captured here: C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.runs/lab3_synth/runme.log
close_design
open_run lab3_synth -name lab3_synth
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.srcs/constrs_1/new/lab3_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'm_state[2]'. [C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.srcs/constrs_1/new/lab3_constr.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.srcs/constrs_1/new/lab3_constr.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'm_state[1]'. [C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.srcs/constrs_1/new/lab3_constr.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.srcs/constrs_1/new/lab3_constr.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'm_state[0]'. [C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.srcs/constrs_1/new/lab3_constr.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.srcs/constrs_1/new/lab3_constr.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'm_state[2]'. [C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.srcs/constrs_1/new/lab3_constr.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.srcs/constrs_1/new/lab3_constr.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'm_state[1]'. [C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.srcs/constrs_1/new/lab3_constr.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.srcs/constrs_1/new/lab3_constr.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'm_state[0]'. [C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.srcs/constrs_1/new/lab3_constr.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.srcs/constrs_1/new/lab3_constr.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.srcs/constrs_1/new/lab3_constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
reset_run lab3_synth
launch_runs lab3_synth -jobs 4
[Wed Jun  1 17:51:10 2022] Launched lab3_synth...
Run output will be captured here: C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.runs/lab3_synth/runme.log
open_run lab3_synth -name lab3_synth
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.srcs/constrs_1/new/lab3_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'm_state[2]'. [C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.srcs/constrs_1/new/lab3_constr.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.srcs/constrs_1/new/lab3_constr.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'm_state[1]'. [C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.srcs/constrs_1/new/lab3_constr.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.srcs/constrs_1/new/lab3_constr.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'm_state[0]'. [C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.srcs/constrs_1/new/lab3_constr.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.srcs/constrs_1/new/lab3_constr.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Elite/Desktop/VerilogLab3/VerilogLab3.srcs/constrs_1/new/lab3_constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun  3 11:26:33 2022...
