library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity DADDA_%d is
	port (M1, M2 : in  std_logic_vector(%d downto 0);
	      PROD   : out std_logic_vector(%d downto 0)
	);
end DADDA_%d;

architecture arch of DADDA_%d is

	component HA
		port (A, B : in  std_logic;
		      S, C : out std_logic
		);
	end component;

	component FA
		port (A, B, C_in : in  std_logic;
		      S, C_out   : out std_logic
		);
	end component;
	
	component ROUNDING_AND_OVF_UNIT
		generic (N : natural);
		port (I : in  std_logic_vector(2*N-1 downto 0);
		      O : out std_logic_vector(  N-1 downto 0)
		);
	end component;

