[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LMV324IPWR production of TEXAS INSTRUMENTS from the text:+\n–IN–\nIN+OUT\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.LMV321 ,LMV324 ,LMV358\nSLOS263X –AUGUST 1999 –REVISED MAY 2020\nLMV3xx Low-Voltage Rail-to-Rail Output Operational Amplifier\n11Features\n1•Foranupgraded version -refer toLMV321A,\nLMV324A, andLMV358A\n•2.7-V and5-Vperformance\n•–40°Cto+125 °Coperation\n•Nocrossover distortion\n•Low supply current\n–LMV321: 130μA(typical)\n–LMV358: 210μA(typical)\n–LMV324: 410μA(typical)\n•Rail-to-rail output swing\n•ESD protection exceeds JESD 22\n–2000-V human-body model\n–1000-V charged-device model\n2Applications\n•Desktop PCs\n•HVAC: heating, ventilating, andairconditioning\n•Motor control: ACinduction\n•Netbooks\n•Portable media players\n•Power: telecom DC/DC module: digital\n•Professional audio mixers\n•Refrigerators\n•Washing machines: high-end andlow-end3Description\nForanupgraded version with enhanced performance,\nplease refer toLMV321A, LMV324A, andLMV358A .\nThe LMV321, LMV358, and LMV324 devices are\nsingle, dual, and quad low-voltage (2.7 Vto5.5V)\noperational amplifiers with rail-to-rail output swing.\nThese devices arethemost cost-effective solutions\nforapplications where low-voltage operation, space\nsaving, and lowcost areneeded. These amplifiers\naredesigned specifically forlow-voltage (2.7 Vto5\nV)operation, with performance specifications meeting\norexceeding theLM358 and LM324 devices that\noperate from 5Vto30V.With package sizes down\ntoone-half thesize oftheDBV (SOT-23) package,\nthese devices can be used for avariety of\napplications.\nDevice Information(1)\nPART NUMBER PACKAGE (PIN) BODY SIZE\nLMV321SOT-23 (5) 2.90 mm×1.60 mm\nSC-70 (5) 2.00 mm×1.25 mm\nLMV358SOIC (8) 4.90 mm×3.90 mm\nVSSOP (8) 2.30 mm×2.00 mm\nVSSOP (8) 3.00 mm×4.40 mm\nTSSOP (8) 3.00 mm×3.00 mm\nLMV324SOIC (14) 8.65 mm×3.91 mm\nTSSOP (14) 5.00 mm×4.40 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\n2LMV321 ,LMV324 ,LMV358\nSLOS263X –AUGUST 1999 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMV321 LMV324 LMV358Submit Documentation Feedback Copyright ©1999 –2020, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 5\n6.1 Absolute Maximum Ratings ...................................... 5\n6.2 ESD Ratings .............................................................. 5\n6.3 Recommended Operating Conditions ...................... 5\n6.4 Thermal Information: LMV321 .................................. 5\n6.5 Thermal Information: LMV324 .................................. 5\n6.6 Thermal Information: LMV358 .................................. 6\n6.7 Electrical Characteristics: VCC+=2.7V.................... 7\n6.8 Electrical Characteristics: VCC+=5V....................... 8\n6.9 Typical Characteristics .............................................. 9\n7Detailed Description ............................................ 16\n7.1 Overview ................................................................. 167.2 Functional Block Diagram ....................................... 16\n7.3 Feature Description ................................................. 17\n7.4 Device Functional Modes ........................................ 17\n8Application andImplementation ........................ 18\n8.1 Typical Application ................................................. 18\n9Power Supply Recommendations ...................... 21\n10Layout ................................................................... 22\n10.1 Layout Guidelines ................................................. 22\n10.2 Layout Example .................................................... 22\n11Device andDocumentation Support ................. 23\n11.1 Related Links ........................................................ 23\n11.2 Receiving Notification ofDocumentation Updates 23\n11.3 Support Resources ............................................... 23\n11.4 Trademarks ........................................................... 23\n11.5 Electrostatic Discharge Caution ............................ 23\n11.6 Glossary ................................................................ 23\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 24\n4Revision History\nChanges from Revision W(October 2014) toRevision X Page\n•Deleted LMV324S mentions onthefront page ofthedata sheet .......................................................................................... 1\n•Added endequipment links inApplication section ................................................................................................................. 1\n•Added recommended device notice forLMV321A, LMV358A, andLMV324A ...................................................................... 1\n•Changed Device Information table tosortdevices bychannel count inascending order...................................................... 1\n•Changed PinConfiguration andFunctions section bydividing thePinFunctions table intoseparate tables perdevice ......3\n•Deleted LMV324S pinout information .................................................................................................................................... 4\n•Changed HBM ESD voltage from 2500 Vto2000 V.............................................................................................................. 5\n•Changed CDM ESD voltage from 1500 Vto1000 V............................................................................................................. 5\n•Deleted Shutdown voltage threshold forLMV324S ................................................................................................................ 5\n•Changed Thermal Information section bydividing theThermal Information table intoseparate tables perdevice ............... 5\n•Changed Thermal Information forLMV321 ........................................................................................................................... 5\n•Deleted LMV324S Thermal Information ................................................................................................................................ 5\n•Changed Thermal Information forLMV324 ........................................................................................................................... 5\n•Changed Thermal Information forLMV358 ........................................................................................................................... 6\n•Deleted LMV324S testcondition forsupply current .............................................................................................................. 7\n•Changed output short-circuit current forsourcing from 60mAto40mA.............................................................................. 8\n•Changed output short-circuit current forsinking from 160mAto40mA.............................................................................. 8\n•Deleted LMV324S testcondition forsupply current .............................................................................................................. 8\n•Added assured bycharacterization table notes tooutput short-circuit current, output swing, andinput bias current\nspecifications ......................................................................................................................................................................... 8\n•Changed Source Current VsOutput Voltage VCC=2.7V plotwith Output Voltage vsOutput Current (Claw) plotin\nTypical Characteristics section ............................................................................................................................................. 10\n•Deleted plots Source Current VsOutput Voltage VCC=5V,Sinking Current vsOutput Voltage VCC=2.7V, Sinking\nCurrent vsOutput Voltage VCC=5V, Short-Circuit Current vsTemperature inTypical Characteristics section ................... 10\n•Changed Open-Loop Output Impedance VsFrequency plotinTypical Characteristics section ......................................... 12\n•Added Receiving Notification andSupport Resources sections totheDevice andDocumentation Support section .......... 23\n1 1IN+\n2 GND\n3 1IN± 4 OUT5 VCC+\nNot to scale\n1 OUT 8  VCC+\n2 1IN± 7  2OUT\n3 1IN+ 6  2IN ±\n4 GND 5  2IN+\nNot to scale\n3LMV321 ,LMV324 ,LMV358\nwww.ti.com SLOS263X –AUGUST 1999 –REVISED MAY 2020\nProduct Folder Links: LMV321 LMV324 LMV358Submit Documentation Feedback Copyright ©1999 –2020, Texas Instruments Incorporated5PinConfiguration andFunctions\nD,DDU, DGK, andPWPackages\n8-Pin SOIC, VSSOP andTSSOP\nTopView\nPinFunctions: LMV358\nPIN\nI/O DESCRIPTION\nNAME NO.\n1IN+ 3 I Noninverting input\n1IN– 2 I Inverting input\n2IN+ 5 I Noninverting input\n2IN– 6 I Inverting input\n2OUT 7 O Output\nGND 4 — Negative supply\nOUT 1 O Output\nVCC+ 8 — Positive supply\nDBV andDCK Packages\n5-Pin SOT-23 andSC-70\nTopView\nPinFunctions: LMV321\nPIN\nI/O DESCRIPTION\nNAME NO.\n1IN+ 1 I Noninverting input\n1IN– 3 I Inverting input\nGND 2 — Negative supply\nOUT 4 O Output\nVCC+ 5 — Positive supply\n1 OUT 14  4OUT\n2 1IN± 13  4IN ±\n3 1IN+ 12  4IN+\n4 VCC+ 11  GND\n5 2IN+ 10  3IN+\n6 2IN± 9  3IN ±\n7 2OUT 8  3OUT\nNot to scale\n4LMV321 ,LMV324 ,LMV358\nSLOS263X –AUGUST 1999 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMV321 LMV324 LMV358Submit Documentation Feedback Copyright ©1999 –2020, Texas Instruments IncorporatedDandPWPackages\n14-Pin SOIC andTSSOP\nTopView\nPinFunctions: LMV324\nPIN\nI/O DESCRIPTION\nNAME NO.\n3/4SHDN — I Shutdown (logic low)/enable (logic high)\n1/2SHDN — I Shutdown (logic low) /enable (logic high)\n1IN+ 3 I Noninverting input\n1IN– 2 I Inverting input\n2IN+ 5 I Noninverting input\n2IN– 6 I Inverting input\n2OUT 7 O Output\n3IN+ 10 I Noninverting input\n3IN– 9 I Inverting input\n3OUT 8 O Output\n4IN+ 12 I Noninverting input\n4IN– 13 I Inverting input\n4OUT 14 O Output\nGND 11 — Negative supply\nOUT 1 O OUT\nVCC+ 4 — Positive supply\n5LMV321 ,LMV324 ,LMV358\nwww.ti.com SLOS263X –AUGUST 1999 –REVISED MAY 2020\nProduct Folder Links: LMV321 LMV324 LMV358Submit Documentation Feedback Copyright ©1999 –2020, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltage values (except differential voltages andVCCspecified forthemeasurement ofIOS)arewith respect tothenetwork GND.\n(3) Differential voltages areatIN+with respect toIN–.\n(4) Short circuits from outputs toVCCcancause excessive heating andeventual destruction.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVCC Supply voltage(2)5.5 V\nVID Differential input voltage(3)–5.5 5.5 V\nVI Input voltage (either input) –0.2 5.7 V\nDuration ofoutput short circuit (one amplifier) toground(4) Atorbelow TA=25°C,\nVCC≤5.5VUnlimited\nTJ Operating virtual junction temperature 150 °C\nTstg Storage temperature –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD)Electrostatic\ndischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001, allpins(1)±2000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101, allpins(2)±1000\n(1) Allunused control inputs ofthedevice must beheld atVCCorGND toensure proper device operation. SeeImplications ofSlow or\nFloating CMOS Inputs .6.3 Recommended Operating Conditions(1)\nMIN MAX UNIT\nVCC Supply voltage (single-supply operation) 2.7 5.5 V\nTA Operating free-air temperatureItemperature (LMV321, LMV358, LMV324, LMV321IDCK) –40 125\n°C\nQtemperature –40 125\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.6.4 Thermal Information: LMV321\nTHERMAL METRIC(1)LMV321\nUNIT DBV (SOT-23) DCK (SC-70)\n5PINS 5PINS\nRθJA Junction-to-ambient thermal resistance 232.9 239.6 °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.6.5 Thermal Information: LMV324\nTHERMAL METRIC(1)LMV324\nUNIT D(SOIC) PW(TSSOP)\n14PINS 14PINS\nRθJA Junction-to-ambient thermal resistance 102.1 148.3 °C/W\n6LMV321 ,LMV324 ,LMV358\nSLOS263X –AUGUST 1999 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMV321 LMV324 LMV358Submit Documentation Feedback Copyright ©1999 –2020, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.6.6 Thermal Information: LMV358\nTHERMAL METRIC(1)LMV358\nUNIT D(SOIC) DGK (VSSOP) DDU (VSSOP) PW(TSSOP)\n8PINS 8PINS 8PINS 8PINS\nRθJA Junction-to-ambient thermal resistance 207.9 201.2 210 200.7 °C/W\n7LMV321 ,LMV324 ,LMV358\nwww.ti.com SLOS263X –AUGUST 1999 –REVISED MAY 2020\nProduct Folder Links: LMV321 LMV324 LMV358Submit Documentation Feedback Copyright ©1999 –2020, Texas Instruments Incorporated(1) Typical values represent thelikely parametric nominal values determined atthetime ofcharacterization. Typical values depend onthe\napplication andconfiguration andmay vary over time. Typical values arenotensured onproduction material.6.7 Electrical Characteristics: VCC+=2.7V\nVCC+=2.7V,TA=25°C(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\nVIO Input offset voltage 1.7 7 mV\nαVIOAverage temperature coefficient of\ninput offset voltage5 μV/°C\nIIB Input bias current 11 250 nA\nIIO Input offset current 5 50 nA\nCMRR Common-mode rejection ratio VCM=0to1.7V 50 63 dB\nkSVR Supply-voltage rejection ratio VCC=2.7Vto5V,VO=1V 50 60 dB\nVICRCommon-mode input voltage\nrangeCMRR≥50dB0 –0.2\nV\n1.9 1.7\nVO Output swing RL=10kΩto1.35 VHigh level VCC–100 VCC–10\nmV\nLow level 60 180\nICC Supply currentLMV321I 80 170\nμA LMV358I (both amplifiers) 140 340\nLMV324I (allfouramplifiers) 260 680\nB1 Unity-gain bandwidth CL=200pF 1 MHz\nΦm Phase margin 60 °\nGm Gain margin 10 dB\nVn Equivalent input noise voltage f=1kHz 46 nV/√Hz\nIn Equivalent input noise current f=1kHz 0.17 pA/√Hz\n8LMV321 ,LMV324 ,LMV358\nSLOS263X –AUGUST 1999 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMV321 LMV324 LMV358Submit Documentation Feedback Copyright ©1999 –2020, Texas Instruments Incorporated(1) Typical values represent thelikely parametric nominal values determined atthetime ofcharacterization. Typical values depend onthe\napplication andconfiguration andmay vary over time. Typical values arenotensured onproduction material.\n(2) Assured bycharacterization. Notproduction tested.6.8 Electrical Characteristics: VCC+=5V\nVCC+=5V,atspecified free-air temperature (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP(1)MAX UNIT\nVIO Input offset voltageTA=25°C 1.7 7\nmV\nTA=–40°Cto+125 °C 9\nαVIOAverage temperature\ncoefficient ofinput offset\nvoltageTA=25°C 5 μV/°C\nIIB Input bias currentTA=25°C 15 250(2)\nnA\nTA=–40°Cto+125 °C 500(2)\nIIO Input offset currentTA=25°C 5 50(2)\nnA\nTA=–40°Cto+125 °C 150(2)\nCMRRCommon-mode rejection\nratioVCM=0to4V\nTA=25°C50 65 dB\nkSVRSupply-voltage rejection\nratioVCC=2.7Vto5V,VO=1V,VCM=1V\nTA=25°C50 60 dB\nVICRCommon-mode input\nvoltage rangeCMRR≥50dB,TA=25°C0 –0.2\nV\n4.2 4\nVO Output swingRL=2kΩto2.5V,high level, TA=25°C VCC–300 VCC–40\nmVRL=2kΩto2.5V,high level, TA=–40°Cto\n+125 °CVCC–400(2)\nTA=25°C,lowlevel 120 300\nTA=–40°Cto+125 °C,lowlevel 400(2)\nRL=10kΩto2.5V,high level, TA=25°C VCC–100 VCC–10\nRL=10kΩto2.5V,high level, TA=–40°Cto\n+125 °CVCC–200(2)\nTA=25°C,lowlevel 65 180\nTA=–40°Cto+125 °C,lowlevel 280(2)\nAVDLarge-signal differential\nvoltage gainRL=2kΩ,TA=25°C 15 100\nV/mV\nRL=2kΩ,TA=–40°Cto+125 °C 10(2)\nIOSOutput short-circuit\ncurrentSourcing, VO=0V,TA=25°C 5(2)40\nmA\nSinking, VO=5V,TA=25°C 10(2)40\nICC Supply currentLMV321I, TA=25°C 130 250\nμALMV321I, TA=–40°Cto+125 °C 350\nLMV358I (both amplifiers), TA=25°C 210 440\nLMV358I (both amplifiers), TA=–40°Cto\n+125 °C615\nLMV324I (allfouramplifiers), TA=25°C 410 830\nLMV324I (allfouramplifiers), TA=–40°Cto\n+125 °C1160\nB1 Unity-gain bandwidth CL=200pF,TA=25°C 1 MHz\nΦm Phase margin TA=25°C 60 °\nGm Gain margin TA=25°C 10 dB\nVnEquivalent input\nnoise voltagef=1kHz, TA=25°C 39 nV/√Hz\nInEquivalent input\nnoise currentf=1kHz, TA=25°C 0.21 pA/√Hz\nSR Slew rate TA=25°C 1 V/μs\n10100100010000\n1.5 1 0.5 0 −0.5 −1 −1.5 −2LMV3xx\n(25% Overshoot)LMV324S\n(25% Overshoot)\nVCC=±2.5 V\nAV= +1\nRL= 2 k Ω\nVO= 100 mV PP\nOutput Voltage − VCapacitive Load − pF_\n+ VI\n−2.5 VRL2.5 V\nVO\nCL\n80\n70\n60\n50\n40\n30\n20\n10\n0\n−10120\n105\n90\n75\n60\n45\n30\n15\n0\n−15Phase Margin − DegVs = 5.0 V\nRL= 2 k Ω\nFrequency − HzGainPhase\n85 C°25 C°\n−40 C°85 C°\n25 C°\n−40 C°\nGain − dB\n1 k 10 k 100 k 1 M 10 M\n10 k 100 k 1 M 10 M70\n60\n50\n40\n30\n20\n10\n0\n−10\n−30100\n80\n60\n40\n20\n0\n−20\n−40\n−60\n−80Phase Margin − Deg\nGain − dB\n−20\n−100\nFrequency − HzGainPhase\n0 pF\n100 pF\n500 pF\n0 pF\n1000 pF500 pF100 pFVs = 5.0 V\nRL= 100 k Ω\nCL= 0 pF\n100 pF\n500 pF\n1000 pF1000 pF\n10 k 100 k 1 M 10 M70\n60\n50\n40\n30\n20\n10\n0\n−10\n−30100\n80\n60\n40\n20\n0\n−20\n−40\n−60\n−80Phase Margin − Deg\nGain − dB\n−20\n−100\nFrequency − HzGainPhase\n0 pF\n100 pF\n500 pF\n1000 pF0 pF100 pF500 pF\n1000 pF\nVs = 5.0 V\nRL= 600 Ω\nCL= 0 pF\n100 pF\n500 pF\n1000 pF\n1 k 10 k 100 k 1 M 10 M80\n70\n60\n50\n40\n30\n20\n10\n0\n−10120\n105\n90\n75\n60\n45\n30\n15\n0\n−15Phase Margin − DegVs = 5.0 V\nRL= 100 k Ω,2 kΩ,600 Ω\nFrequency − HzGainPhase\nGain − dB100 k Ω2 kΩ\n600Ω600Ω\n100 k Ω\n2 kΩ\n80\n70\n60\n50\n40\n30\n20\n10\n0\n−10120\n105\n90\n75\n60\n45\n30\n15\n0\n−15\n1 k 10 k 100 k 1 M 10 MPhase Margin − Deg\nGain − dBVs = 2.7 V\nRL= 100 k Ω,2 kΩ,600Ω\nFrequency − HzGainPhase\n600Ω\n100 k Ω2 kΩ\n600Ω\n2 kΩ100 k Ω\n9LMV321 ,LMV324 ,LMV358\nwww.ti.com SLOS263X –AUGUST 1999 –REVISED MAY 2020\nProduct Folder Links: LMV321 LMV324 LMV358Submit Documentation Feedback Copyright ©1999 –2020, Texas Instruments Incorporated6.9 Typical Characteristics\nFigure 1.LMV321 Frequency Response vsResistive Load Figure 2.LMV321 Frequency Response vsResistive Load\nFigure 3.LMV321 Frequency Response vsCapacitive Load Figure 4.LMV321 Frequency Response vsCapacitive Load\nFigure 5.LMV321 Frequency Response vsTemperature Figure 6.Stability vsCapacitive Load\n0100200300400500600700\n0 1 2 3 4 5LMV3xx\nLMV324S\nVCC− Supply Voltage − VSupply Current −µATA= 85°C\nTA= 25°C\nTA= −40 °C\n6\nInput Current − nA\n−60−50−40−30−20−10\n−40 −30−20 −10 0 10 20 30 40 50 60 70 80LMV3xx\nLMV324S\nTA−°CVCC= 5 V\nVI= VCC/2\n10100100010000\n1.5 1 0.5 0 −0.5 −1 −1.5 −2.0\nOutput Voltage − VCapacitive Load − nFVCC=±2.5 V\nRL= 1 M Ω\nAV= 10\nVO= 100 mV PP\n_\n+ VI\n−2.5 VRL+2.5 V\nVO\nCLLMV3xx\n(25% Overshoot)\nLMV324S\n(25% Overshoot)\n134 k Ω1.21 M Ω\n0.5000.6000.7000.8000.9001.0001.1001.2001.3001.4001.500\n2.5 3.0 3.5 4.0 4.5 5.0PSLEWNSLEW\nNSLEW\n− Supply Voltage − VSlew Rate − V/LMV3xx\nPSLEWRL= 100 k Ω\nms\nVCCGain\nLMV324S\n10100100010000\n1.5 1 0.5 0 −0.5 −1 −1.5 −2.0Capacitive Load − nF\nOutput Voltage − VVCC=±2.5 V\nRL= 2 k Ω\nAV= 10\nVO= 100 mV PP\n_\n+ VI\n−2.5 VRL+2.5 V\nVO\nCLLMV3xx\n(25% Overshoot)LMV324S\n(25% Overshoot)\n134 k Ω1.21 M Ω\n10100100010000\n1.5 1 0.5 0 −0.5 −1 −1.5 −2.0\nOutput Voltage − VCapacitive Load − pF\nLMV3xx\n(25% Overshoot)LMV324S\n(25% Overshoot)\nVCC=±2.5 V\nAV= +1\nRL= 1 M Ω\nVO= 100 mV PP_\n+ VI\n2.5 VRL2.5 V\nVO\nCL\n10LMV321 ,LMV324 ,LMV358\nSLOS263X –AUGUST 1999 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMV321 LMV324 LMV358Submit Documentation Feedback Copyright ©1999 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 7.Stability vsCapacitive Load Figure 8.Stability vsCapacitive Load\nFigure 9.Stability vsCapacitive Load Figure 10.Slew Rate vsSupply Voltage\nFigure 11.Supply Current vsSupply Voltage: Quad\nAmplifierFigure 12.Input Current vsTemperature\n+kSVR\n01020304050607080\n100 1k 10k 100k 1M\nFrequency − HzVCC= 2.7 V\nRL= 10 k Ω\n− dBLMV324S\nLMV3xx\nVCC− Supply Voltage − V010203040506070\n2.5 3.0 3.5 4.0 4.5 5.0Output Voltage Swing − mVLMV3xx\nLMV324S Negative Swing\nPositive SwingRL= 10 k Ω\n01020304050607080\n100 1k 10k 100k 1M\nFrequency − HzVCC= −2.7 V\nRL= 10 k Ω\n−kSVR− dBLMV324S\nLMV3xx\n0102030405060708090\n100 1k 10k 100k 1M\nFrequency − HzVCC= 5 V\nRL= 10 k Ω\n+kSVR− dBLMV324S\nLMV3xx\n01020304050607080\n100 1k 10k 100k 1M\nFrequency − Hz−kVCC= −5 V\nRL= 10 k Ω\nSVR− dBLMV324S\nLMV3xx\nOutput Current (mA)Output Voltage (V)\n0 5 10 15 20 25 30 35 40 45 50-3-2.5-2-1.5-1-0.500.511.522.53\n-40°C-40°C25°C\n85°C85°C\n125°C125°C\nD01225°C\n11LMV321 ,LMV324 ,LMV358\nwww.ti.com SLOS263X –AUGUST 1999 –REVISED MAY 2020\nProduct Folder Links: LMV321 LMV324 LMV358Submit Documentation Feedback Copyright ©1999 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 13.Output Voltage vsOutput Current (Claw) Figure 14.–kSVRvsFrequency\nFigure 15.+kSVRvsFrequency Figure 16.–kSVRvsFrequency\nFigure 17.+kSVRvsFrequency Figure 18.Output Voltage Swing From Rails vsSupply\nVoltage\n1 V/DivLMV3xx\nLMV324SInput\n1µs/DivVCC=±2.5 V\nRL= 2 k Ω\nTA= −40 °C\n1 V/DivLMV3xx\nLMV324SInput\n1µs/DivVCC=±2.5 V\nRL= 2 k Ω\nTA= 85°C\n1 V/Div\n1µs/DivLMV3xx\nLMV324SInput\nVCC=±2.5 V\nRL= 2 k Ω\nT  = 25 °CA\n90100110120130140150\n100 1k 10k 100kCrosstalk Rejection − dB\nFrequency − HzVCC= 5 V\nRL= 5 k Ω\nAV= 1\nOV = 3 V PP\nPeak Output Voltage − V\nFrequency − HzOPP\n0123456\n1k 10k 100k 1M 10MRL= 10 k Ω\nTHD > 5%\nAV= 3\nLMV3xx\nVCC= 5 V\nLMV324S\nVCC= 5 V\nLMV3xx\nVCC= 2.7 V\nLMV324S\nVCC= 2.7 V\nFrequency (Hz)Open-Loop Output Impedance ( :)\n0200400600800100012001400160018002000\n1k 10k 100k 1M 10M\nD023\n12LMV321 ,LMV324 ,LMV358\nSLOS263X –AUGUST 1999 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMV321 LMV324 LMV358Submit Documentation Feedback Copyright ©1999 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 19.Output Voltage vsFrequencyFigure 20.Open-Loop Output Impedance vsFrequency\nFigure 21.Cross-Talk Rejection vsFrequencyFigure 22.Noninverting Large-Signal Pulse Response\nFigure 23.Noninverting Large-Signal Pulse Response Figure 24.Noninverting Large-Signal Pulse Response\n1 V/Div\n1µs/DivVCC=±2.5 V\nRL= 2 k Ω\nTA= −40 °CLMV324SLMV3xxInput\nLMV3xx\nLMV324SInput\n1µs/Div1 V/Div\nVCC=±2.5 V\nRL= 2 k Ω\nTA= 85°C\nLMV3xxInput\nLMV324S\n1µs/Div50 mV/Div\nVCC=±2.5 V\nRL= 2 k Ω\nTA= −40 °C\n1 V/Div\n1µs/DivLMV3xx\nLMV324SInput\nVCC=±2.5 V\nRL= 2 k Ω\nTA= 25°C\n1µs/Div50 mV/DivLMV3xx\nLMV324SInput\nVCC=±2.5 V\nRL= 2 k Ω\nTA= 85°C\nLMV3xx\nLMV324SInput\n50 mV/Div\n1µs/DivVCC=±2.5 V\nRL= 2 k Ω\nTA= 25°C\n13LMV321 ,LMV324 ,LMV358\nwww.ti.com SLOS263X –AUGUST 1999 –REVISED MAY 2020\nProduct Folder Links: LMV321 LMV324 LMV358Submit Documentation Feedback Copyright ©1999 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 25.Noninverting Small-Signal Pulse Response Figure 26.Noninverting Small-Signal Pulse Response\nFigure 27.Noninverting Small-Signal Pulse Response Figure 28.Inverting Large-Signal Pulse Response\nFigure 29.Inverting Large-Signal Pulse Response Figure 30.Inverting Large-Signal Pulse Response\n0.000.050.100.150.200.250.300.350.400.450.50\n10 100 1k 10kInput Current Noise − pA/\nFrequency − HzHzVCC= 5 V\n20406080100120140160180200\n10 100 1k 10k\nFrequency − HzVCC= 2.7 V\nVCC= 5 VInput Voltage Noise − nV/Hz\n1µs/Div50 mV/Div\nVCC=±2.5 V\nRL= 2 k Ω\nTA= −40 °CLMV3xx\nLMV324SInput\n0.000.200.400.600.80\n10 100 1k 10kInput Current Noise − pA/\nFrequency − HzHzVCC= 2.7 V\nLMV3xx\nLMV324SInput\n1µs/Div50 mV/Div\nVCC=±2.5 V\nRL= 2 k Ω\nTA= 85°C\nLMV3xx\nLMV324SInput\n1µs/Div50 mV/Div\nVCC=±2.5 V\nRL= 2 k Ω\nTA= 25°C\n14LMV321 ,LMV324 ,LMV358\nSLOS263X –AUGUST 1999 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMV321 LMV324 LMV358Submit Documentation Feedback Copyright ©1999 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 31.Inverting Small-Signal Pulse Response Figure 32.Inverting Small-Signal Pulse Response\nFigure 33.Inverting Small-Signal Pulse ResponseFigure 34.Input Current Noise\nvsFrequency\nFigure 35.Input Current Noise vsFrequency Figure 36.Input Voltage Noise vsFrequency\n0.0010.0100.1001.00010.000\n10 100 1000 10000 100000\nFrequency − HzTHD − %LMV324S\nLMV3xxVCC= 5 V\nRL= 10 k Ω\nAV = 10\nVO= 2.5 V PP\n0.0010.0100.1001.00010.000\n10 100 1000 10000 100000\nFrequency − HzLMV324S\nLMV3xxVCC= 5 V\nRL= 10 k Ω\nAV = 1\nVO= 1 V PP\nTHD − %\nFrequency − Hz0.0010.0100.1001.00010.000\n10 100 1000 10000 100000LMV324S\nLMV3xxTHD − %VCC= 2.7 V\nRL= 10 k Ω\nAV = 10\nVO= 1 V PP\n0.0010.0100.1001.00010.000\n10 100 1000 10000 100000\nFrequency − HzLMV3xxVCC= 2.7 V\nRL= 10 k Ω\nAV= 1\nVO= 1 V PP\nTHD − %\nLMV324S\n15LMV321 ,LMV324 ,LMV358\nwww.ti.com SLOS263X –AUGUST 1999 –REVISED MAY 2020\nProduct Folder Links: LMV321 LMV324 LMV358Submit Documentation Feedback Copyright ©1999 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 37.THD +NvsFrequency Figure 38.THD +NvsFrequency\nFigure 39.THD +NvsFrequency Figure 40.THD +NvsFrequency\nVBIAS4–+\n–+\nIN+IN-VBIAS1\nVBIAS2\nVBIAS3\n–+–+OutputVCC\nVCC VCCVCC\n16LMV321 ,LMV324 ,LMV358\nSLOS263X –AUGUST 1999 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMV321 LMV324 LMV358Submit Documentation Feedback Copyright ©1999 –2020, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe LMV321, LMV358, andLMV324 devices aresingle, dual, andquad low-voltage (2.7 Vto5.5V)operational\namplifiers with rail-to-rail output swing.\nThe LMV321, LMV358, and LMV324 devices arethemost cost-effective solutions forapplications where low-\nvoltage operation, space saving, and lowcost areneeded. These amplifiers aredesigned specifically forlow-\nvoltage (2.7 Vto5V)operation, with performance specifications meeting orexceeding theLM358 and LM324\ndevices that operate from 5Vto30V.Additional features oftheLMV3xx devices areacommon-mode input\nvoltage range thatincludes ground, 1-MHz unity-gain bandwidth, and1-V/μsslew rate.\nThe LMV321 device isavailable intheultra-small package, which isapproximately one-half thesize oftheDBV\n(SOT-23) package. This package saves space onprinted circuit boards andenables thedesign ofsmall portable\nelectronic devices. Italso allows thedesigner toplace thedevice closer tothesignal source toreduce noise\npickup andincrease signal integrity.\n7.2 Functional Block Diagram\n17LMV321 ,LMV324 ,LMV358\nwww.ti.com SLOS263X –AUGUST 1999 –REVISED MAY 2020\nProduct Folder Links: LMV321 LMV324 LMV358Submit Documentation Feedback Copyright ©1999 –2020, Texas Instruments Incorporated7.3 Feature Description\n7.3.1 Operating Voltage\nThe LMV321, LMV358, LMV324 devices are fully specified and ensured for operation from\n2.7Vto5V.Inaddition, many specifications apply from –40°Cto125°C.Parameters thatvary significantly with\noperating voltages ortemperature areshown intheTypical Characteristics graphs.\n7.3.2 Unity-Gain Bandwidth\nThe unity-gain bandwidth isthefrequency uptowhich anamplifier with aunity gain may beoperated without\ngreatly distorting thesignal. TheLMV321, LMV358, LMV324 devices have a1-MHz unity-gain bandwidth.\n7.3.3 Slew Rate\nThe slew rate istherate atwhich anoperational amplifier canchange itsoutput when there isachange onthe\ninput. TheLMV321, LMV358, LMV324 devices have a1-V/μsslew rate.\n7.4 Device Functional Modes\nThe LMV321, LMV358, LMV324 devices arepowered onwhen thesupply isconnected. Each ofthese devices\ncanbeoperated asasingle supply operational amplifier ordual supply amplifier depending ontheapplication.\nR3R1R2\nR42.7 V\nVREF\n2.5 V+\n+\nVIN+\nVDIFF\n±VOUT-\nVOUT+\n18LMV321 ,LMV324 ,LMV358\nSLOS263X –AUGUST 1999 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMV321 LMV324 LMV358Submit Documentation Feedback Copyright ©1999 –2020, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Typical Application\nSome applications require differential signals. Figure 41shows asimple circuit toconvert asingle-ended input of\n0.5to2Vintodifferential output of±1.5Vonasingle 2.7-V supply. The output range isintentionally limited to\nmaximize linearity. The circuit iscomposed oftwo amplifiers. One amplifier acts asabuffer and creates a\nvoltage, VOUT+.The second amplifier inverts theinput and adds areference voltage togenerate VOUT –.Both\nVOUT+ and VOUT –range from 0.5to2V.The difference, VDIFF,isthedifference between VOUT+ and VOUT –.The\nLMV358 was used tobuild thiscircuit.\nFigure 41.Schematic forSingle-Ended Input toDifferential Output Conversion\nOUT OUT\ncm REFV V 1V V2 2/c43 /c45/c43 /c230 /c246/c61 /c61/c231 /c247/c232 /c248\n2 4 2\nDIFF O UT O UT IN REF\n1 3 4 1R R RV V V V 1 V 1R R R R/c43 /c45/c230 /c246 /c230 /c246 /c230 /c246/c61 /c45 /c61 /c180 /c43 /c45 /c180 /c43 /c231 /c247 /c231 /c247 /c231 /c247/c43 /c232 /c248 /c232 /c248 /c232 /c248\n4 2 2\nout ref in\n3 4 1 1R R RV V 1 VR R R R/c45/c230 /c246 /c230 /c246/c61 /c180 /c180 /c43 /c45 /c180 /c231 /c247 /c231 /c247/c43 /c232 /c248 /c232 /c248OUT REF4\n3 42\n1 12\n+IN\n19LMV321 ,LMV324 ,LMV358\nwww.ti.com SLOS263X –AUGUST 1999 –REVISED MAY 2020\nProduct Folder Links: LMV321 LMV324 LMV358Submit Documentation Feedback Copyright ©1999 –2020, Texas Instruments IncorporatedTypical Application (continued)\n8.1.1 Design Requirements\nThedesign requirements areasfollows:\n•Supply voltage: 2.7V\n•Reference voltage: 2.5V\n•Input: 0.5to2V\n•Output differential: ±1.5V\n8.1.2 Detailed Design Procedure\nThe circuit inFigure 41takes asingle-ended input signal, VIN,and generates twooutput signals, VOUT+ and\nVOUT –using twoamplifiers and areference voltage, VREF.VOUT+ istheoutput ofthefirst amplifier and isa\nbuffered version oftheinput signal, VIN(see Equation 1).VOUT –istheoutput ofthesecond amplifier which uses\nVREFtoadd anoffset voltage toVINand feedback toadd inverting gain. The transfer function forVOUT –is\nEquation 2.\nVOUT+ =VIN (1)\n(2)\nThe differential output signal, VDIFF,isthedifference between thetwosingle-ended output signals, VOUT+ and\nVOUT –.Equation 3shows thetransfer function forVDIFF.Byapplying theconditions thatR1=R2andR3=R4,the\ntransfer function issimplified intoEquation 6.Using thisconfiguration, themaximum input signal isequal tothe\nreference voltage andthemaximum output ofeach amplifier isequal totheVREF.The differential output range is\n2×VREF.Furthermore, thecommon mode voltage willbeonehalfofVREF(see Equation 7).\n(3)\nVOUT+ =VIN (4)\nVOUT –=VREF–VIN (5)\nVDIFF=2×VIN–VREF (6)\n(7)\n8.1.2.1 Amplifier Selection\nLinearity over theinput range iskeyforgood dcaccuracy. The common mode input range andtheoutput swing\nlimitations determine thelinearity. Ingeneral, anamplifier with rail-to-rail input and output swing isrequired.\nBandwidth isakeyconcern forthisdesign. Because LMV358 hasabandwidth of1MHz, thiscircuit willonly be\nable toprocess signals with frequencies ofless than 1MHz.\n8.1.2.2 Passive Component Selection\nBecause thetransfer function ofVOUT –isheavily reliant onresistors (R1,R2,R3,andR4),useresistors with low\ntolerances tomaximize performance and minimize error. This design used resistors with resistance values of\n36kΩwith tolerances measured tobewithin 2%. Ifthenoise ofthesystem isakeyparameter, theuser can\nselect smaller resistance values (6kΩorlower) tokeep theoverall system noise low. This ensures thatthenoise\nfrom theresistors islower than theamplifier noise.\n0.00.51.01.52.02.53.0\n0.0 0.5 1.0 1.5 2.0 2.5VOUTt (V) \nVIN (V) C002 \n±2.5 ±2.0 ±1.5 ±1.0 ±0.5 0.00.51.01.52.02.5\n0.0 0.5 1.0 1.5 2.0 2.5VDIFF (V) \nVIN (V) C003 \n0.00.51.01.52.02.5\n0.0 0.5 1.0 1.5 2.0 2.5VOUT+ (V) \nVIN (V) C001 \n20LMV321 ,LMV324 ,LMV358\nSLOS263X –AUGUST 1999 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMV321 LMV324 LMV358Submit Documentation Feedback Copyright ©1999 –2020, Texas Instruments IncorporatedTypical Application (continued)\n8.1.3 Application Curves\nThe measured transfer functions inFigure 42,Figure 43,and Figure 44were generated bysweeping theinput\nvoltage from 0Vto2.5V.However, thisdesign should only beused between 0.5Vand 2Vforoptimum\nlinearity.\nFigure 42.Differential Output Voltage vsInput Voltage Figure 43.Positive Output Voltage Node vsInput Voltage\nFigure 44.Positive Output Voltage Node vsInput Voltage\n21LMV321 ,LMV324 ,LMV358\nwww.ti.com SLOS263X –AUGUST 1999 –REVISED MAY 2020\nProduct Folder Links: LMV321 LMV324 LMV358Submit Documentation Feedback Copyright ©1999 –2020, Texas Instruments Incorporated9Power Supply Recommendations\nThe LMV321, LMV358, LMV324 devices arespecified foroperation from 2.7to5V;many specifications apply\nfrom –40°Cto125°C.The Typical Characteristics section presents parameters that can exhibit significant\nvariance with regard tooperating voltage ortemperature.\nCAUTION\nSupply voltages larger than 5.5Vcan permanently damage thedevice (see the\nAbsolute Maximum Ratings ).\nPlace 0.1-μFbypass capacitors close tothepower-supply pins toreduce errors coupling infrom noisy orhigh\nimpedance power supplies. Formore detailed information onbypass capacitor placement, refer totheLayout .\nOUT1\nOUT2 IN1í\nIN1+\nVíV+\nIN2í\nIN2+RG\nRINRF\nGND\nVIN\nVSíGNDVS+\nGNDRun the input traces as far \naway from the supply lines \nas possible\nOnly needed for \ndual-supply \noperationPlace components close to \ndevice and to each other to \nreduce parasitic errors\nUse low-ESR, ceramic \nbypass capacitor\n(or GND for single supply) Ground (GND) plane on another layer\n+RIN\nRG\nRFVOUTVIN\n22LMV321 ,LMV324 ,LMV358\nSLOS263X –AUGUST 1999 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMV321 LMV324 LMV358Submit Documentation Feedback Copyright ©1999 –2020, Texas Instruments Incorporated10Layout\n10.1 Layout Guidelines\nForbest operational performance ofthedevice, usegood PCB layout practices, including:\n•Noise canpropagate intoanalog circuitry through thepower pins ofthecircuit asawhole, aswell asthe\noperational amplifier. Bypass capacitors areused toreduce thecoupled noise byproviding lowimpedance\npower sources local totheanalog circuitry.\n–Connect low-ESR, 0.1-μFceramic bypass capacitors between each supply pinand ground, placed as\nclose tothedevice aspossible. Asingle bypass capacitor from V+toground isapplicable forsingle\nsupply applications.\n•Separate grounding foranalog and digital portions ofcircuitry isone ofthesimplest and most-effective\nmethods ofnoise suppression. One ormore layers onmultilayer PCBs areusually devoted toground planes.\nAground plane helps distribute heat andreduces EMI noise pickup. Make sure tophysically separate digital\nandanalog grounds, paying attention totheflow oftheground current.\n•Toreduce parasitic coupling, runtheinput traces asfaraway from thesupply oroutput traces aspossible. If\nitisnotpossible tokeep them separate, itismuch better tocross thesensitive trace perpendicular as\nopposed toinparallel with thenoisy trace.\n•Place theexternal components asclose tothedevice aspossible. Keeping RFandRGclose totheinverting\ninput minimizes parasitic capacitance, asshown inLayout Example .\n•Keep thelength ofinput traces asshort aspossible. Always remember that theinput traces arethemost\nsensitive partofthecircuit.\n•Consider adriven, low-impedance guard ringaround thecritical traces. Aguard ringcansignificantly reduce\nleakage currents from nearby traces thatareatdifferent potentials.\n10.2 Layout Example\nFigure 45.Operational Amplifier Schematic forNoninverting Configuration\nFigure 46.Operational Amplifier Board Layout forNoninverting Configuration\n23LMV321 ,LMV324 ,LMV358\nwww.ti.com SLOS263X –AUGUST 1999 –REVISED MAY 2020\nProduct Folder Links: LMV321 LMV324 LMV358Submit Documentation Feedback Copyright ©1999 –2020, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 1.Related Links\nPARTS PRODUCT FOLDER ORDER NOWTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nLMV321 Click here Click here Click here Click here Click here\nLMV358 Click here Click here Click here Click here Click here\nLMV324 Click here Click here Click here Click here Click here\n11.2 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.3 Support Resources\nTIE2E™support forums areanengineer\'s go-to source forfast, verified answers and design help —straight\nfrom theexperts. Search existing answers oraskyour own question togetthequick design help youneed.\nLinked content isprovided "ASIS"bytherespective contributors. They donotconstitute TIspecifications anddo\nnotnecessarily reflect TI\'sviews; seeTI\'sTerms ofUse.\n11.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.5 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n11.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n24LMV321 ,LMV324 ,LMV358\nSLOS263X –AUGUST 1999 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMV321 LMV324 LMV358Submit Documentation Feedback Copyright ©1999 –2020, Texas Instruments Incorporated12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical packaging and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser based versions ofthisdata sheet, refer tothelefthand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 25-May-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLMV321IDBVR ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 (RC1F, RC1K)Samples\nLMV321IDBVRE4 ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 (RC1F, RC1K)Samples\nLMV321IDBVRG4 ACTIVE SOT-23 DBV 53000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 (RC1F, RC1K)Samples\nLMV321IDBVT ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 (RC1F, RC1K)Samples\nLMV321IDBVTE4 ACTIVE SOT-23 DBV 5250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 (RC1F, RC1K)Samples\nLMV321IDCKR ACTIVE SC70 DCK 53000RoHS & Green NIPDAU | SN\n| NIPDAUAGLevel-2-260C-1 YEAR -40 to 125 (R3F, R3K, R3O, R3\n     R, R3Z)Samples\nLMV321IDCKRG4 ACTIVE SC70 DCK 53000RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 (R3F, R3K, R3O, R3\n     R, R3Z)Samples\nLMV321IDCKT ACTIVE SC70 DCK 5250RoHS & Green NIPDAU | SN\n| NIPDAUAGLevel-2-260C-1 YEAR -40 to 125 (R3C, R3F, R3R)Samples\nLMV324ID ACTIVE SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LMV324ISamples\nLMV324IDR ACTIVE SOIC D142500RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 LMV324ISamples\nLMV324IDRE4 ACTIVE SOIC D142500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LMV324ISamples\nLMV324IDRG4 ACTIVE SOIC D142500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LMV324ISamples\nLMV324IPWR ACTIVE TSSOP PW142000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 MV324ISamples\nLMV324IPWRE4 ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 MV324ISamples\nLMV324IPWRG4 ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 MV324ISamples\nLMV324QD ACTIVE SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LMV324QSamples\nLMV324QDG4 ACTIVE SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LMV324QSamples\nLMV324QDR ACTIVE SOIC D142500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LMV324QSamples\nLMV324QDRG4 ACTIVE SOIC D142500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 LMV324QSamples\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 25-May-2022\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLMV324QPW ACTIVE TSSOP PW1490RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 MV324QSamples\nLMV324QPWR ACTIVE TSSOP PW142000RoHS & Green NIPDAU | SN Level-2-260C-1 YEAR -40 to 125 MV324QSamples\nLMV324QPWRE4 ACTIVE TSSOP PW142000RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 MV324QSamples\nLMV358ID ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 MV358ISamples\nLMV358IDDUR ACTIVE VSSOP DDU 83000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 RA5RSamples\nLMV358IDDURG4 ACTIVE VSSOP DDU 83000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 RA5RSamples\nLMV358IDG4 ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 MV358ISamples\nLMV358IDGKR ACTIVE VSSOP DGK 82500RoHS & Green NIPDAU | NIPDAUAG Level-2-260C-1 YEAR -40 to 125 (R5B, R5Q, R5R)Samples\nLMV358IDGKRG4 ACTIVE VSSOP DGK 82500RoHS & Green NIPDAUAG Level-2-260C-1 YEAR -40 to 125 (R5B, R5Q, R5R)Samples\nLMV358IDR ACTIVE SOIC D82500RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 MV358ISamples\nLMV358IDRE4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 MV358ISamples\nLMV358IDRG4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 MV358ISamples\nLMV358IPW ACTIVE TSSOP PW 8150RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 MV358ISamples\nLMV358IPWG4 ACTIVE TSSOP PW 8150RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 MV358ISamples\nLMV358IPWR ACTIVE TSSOP PW 82000RoHS & Green NIPDAU | SN Level-2-260C-1 YEAR -40 to 125 MV358ISamples\nLMV358IPWRE4 ACTIVE TSSOP PW 82000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 MV358ISamples\nLMV358IPWRG4 ACTIVE TSSOP PW 82000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 MV358ISamples\nLMV358QD ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 MV358QSamples\nLMV358QDDUR ACTIVE VSSOP DDU 83000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 RAHRSamples\nLMV358QDDURG4 ACTIVE VSSOP DDU 83000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 RAHRSamples\nLMV358QDG4 ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 MV358QSamples\nAddendum-Page 2\nPACKAGE OPTION ADDENDUM\nwww.ti.com 25-May-2022\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLMV358QDGKR ACTIVE VSSOP DGK 82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 (RHO, RHR)Samples\nLMV358QDGKRG4 ACTIVE VSSOP DGK 82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 (RHO, RHR)Samples\nLMV358QDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 MV358QSamples\nLMV358QPWR ACTIVE TSSOP PW 82000RoHS & Green NIPDAU | SN Level-2-260C-1 YEAR -40 to 125 MV358QSamples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nAddendum-Page 3\nPACKAGE OPTION ADDENDUM\nwww.ti.com 25-May-2022\nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 4\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLMV321IDBVR SOT-23 DBV 53000 180.0 8.43.23.21.44.08.0 Q3\nLMV321IDBVR SOT-23 DBV 53000 178.0 9.03.233.171.374.08.0 Q3\nLMV321IDBVT SOT-23 DBV 5250 178.0 9.03.233.171.374.08.0 Q3\nLMV321IDBVT SOT-23 DBV 5250 180.0 8.43.23.21.44.08.0 Q3\nLMV321IDCKR SC70 DCK 53000 178.0 9.02.42.51.24.08.0 Q3\nLMV321IDCKR SC70 DCK 53000 178.0 9.02.42.51.24.08.0 Q3\nLMV321IDCKT SC70 DCK 5250 178.0 9.02.42.51.24.08.0 Q3\nLMV321IDCKT SC70 DCK 5250 178.0 9.02.42.51.24.08.0 Q3\nLMV324IDR SOIC D142500 330.0 16.4 6.59.02.18.016.0 Q1\nLMV324IDR SOIC D142500 330.0 16.8 6.59.52.18.016.0 Q1\nLMV324IDR SOIC D142500 330.0 16.4 6.59.02.18.016.0 Q1\nLMV324IDRG4 SOIC D142500 330.0 16.4 6.59.02.18.016.0 Q1\nLMV324IDRG4 SOIC D142500 330.0 16.4 6.59.02.18.016.0 Q1\nLMV324IPWR TSSOP PW142000 330.0 12.4 6.95.61.68.012.0 Q1\nLMV324IPWR TSSOP PW142000 330.0 12.4 6.95.61.68.012.0 Q1\nLMV324IPWRG4 TSSOP PW142000 330.0 12.4 6.95.61.68.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLMV324QDR SOIC D142500 330.0 16.4 6.59.02.18.016.0 Q1\nLMV324QPWR TSSOP PW142000 330.0 12.4 6.95.61.68.012.0 Q1\nLMV324QPWR TSSOP PW142000 330.0 12.4 6.95.61.68.012.0 Q1\nLMV358IDDUR VSSOP DDU 83000 180.0 8.42.253.351.054.08.0 Q3\nLMV358IDGKR VSSOP DGK 82500 330.0 12.4 5.33.31.38.012.0 Q1\nLMV358IDGKR VSSOP DGK 82500 330.0 12.4 5.33.41.48.012.0 Q1\nLMV358IDGKR VSSOP DGK 82500 330.0 12.4 5.33.41.48.012.0 Q1\nLMV358IDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nLMV358IDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nLMV358IDR SOIC D82500 330.0 12.8 6.45.22.18.012.0 Q1\nLMV358IDRG4 SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nLMV358IPWR TSSOP PW 82000 330.0 12.4 7.03.61.68.012.0 Q1\nLMV358IPWRG4 TSSOP PW 82000 330.0 12.4 7.03.61.68.012.0 Q1\nLMV358QDDUR VSSOP DDU 83000 180.0 8.42.253.351.054.08.0 Q3\nLMV358QDGKR VSSOP DGK 82500 330.0 12.4 5.33.41.48.012.0 Q1\nLMV358QDGKR VSSOP DGK 82500 330.0 12.4 5.33.31.38.012.0 Q1\nLMV358QDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nLMV358QPWR TSSOP PW 82000 330.0 12.4 7.03.61.68.012.0 Q1\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLMV321IDBVR SOT-23 DBV 53000 210.0 185.0 35.0\nLMV321IDBVR SOT-23 DBV 53000 180.0 180.0 18.0\nLMV321IDBVT SOT-23 DBV 5250 180.0 180.0 18.0\nLMV321IDBVT SOT-23 DBV 5250 210.0 185.0 35.0\nLMV321IDCKR SC70 DCK 53000 180.0 180.0 18.0\nLMV321IDCKR SC70 DCK 53000 190.0 190.0 30.0\nLMV321IDCKT SC70 DCK 5250 190.0 190.0 30.0\nLMV321IDCKT SC70 DCK 5250 180.0 180.0 18.0\nLMV324IDR SOIC D 142500 356.0 356.0 35.0\nLMV324IDR SOIC D 142500 364.0 364.0 27.0\nLMV324IDR SOIC D 142500 340.5 336.1 32.0\nLMV324IDRG4 SOIC D 142500 340.5 336.1 32.0\nLMV324IDRG4 SOIC D 142500 356.0 356.0 35.0\nLMV324IPWR TSSOP PW 142000 356.0 356.0 35.0\nLMV324IPWR TSSOP PW 142000 364.0 364.0 27.0\nLMV324IPWRG4 TSSOP PW 142000 356.0 356.0 35.0\nLMV324QDR SOIC D 142500 356.0 356.0 35.0\nLMV324QPWR TSSOP PW 142000 356.0 356.0 35.0\nPack Materials-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLMV324QPWR TSSOP PW 142000 366.0 364.0 50.0\nLMV358IDDUR VSSOP DDU 83000 202.0 201.0 28.0\nLMV358IDGKR VSSOP DGK 82500 370.0 355.0 55.0\nLMV358IDGKR VSSOP DGK 82500 366.0 364.0 50.0\nLMV358IDGKR VSSOP DGK 82500 358.0 335.0 35.0\nLMV358IDR SOIC D 82500 356.0 356.0 35.0\nLMV358IDR SOIC D 82500 340.5 336.1 25.0\nLMV358IDR SOIC D 82500 364.0 364.0 27.0\nLMV358IDRG4 SOIC D 82500 340.5 336.1 25.0\nLMV358IPWR TSSOP PW 82000 366.0 364.0 50.0\nLMV358IPWRG4 TSSOP PW 82000 356.0 356.0 35.0\nLMV358QDDUR VSSOP DDU 83000 202.0 201.0 28.0\nLMV358QDGKR VSSOP DGK 82500 358.0 335.0 35.0\nLMV358QDGKR VSSOP DGK 82500 370.0 355.0 55.0\nLMV358QDR SOIC D 82500 340.5 336.1 25.0\nLMV358QPWR TSSOP PW 82000 366.0 364.0 50.0\nPack Materials-Page 4\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nLMV324ID D SOIC 14 50 506.6 8 3940 4.32\nLMV324QD D SOIC 14 50 506.6 8 3940 4.32\nLMV324QDG4 D SOIC 14 50 506.6 8 3940 4.32\nLMV324QPW PW TSSOP 14 90 530 10.2 3600 3.5\nLMV358ID D SOIC 8 75 507 8 3940 4.32\nLMV358ID D SOIC 8 75 506.6 8 3940 4.32\nLMV358IDG4 D SOIC 8 75 506.6 8 3940 4.32\nLMV358IDG4 D SOIC 8 75 507 8 3940 4.32\nLMV358IPW PW TSSOP 8 150 530 10.2 3600 3.5\nLMV358IPWG4 PW TSSOP 8 150 530 10.2 3600 3.5\nLMV358QD D SOIC 8 75 507 8 3940 4.32\nLMV358QDG4 D SOIC 8 75 507 8 3940 4.32\nPack Materials-Page 5\n\n\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.253.02.6\n2X 0.95\n1.91.450.90\n0.150.00 TYP5X 0.50.3\n0.60.3 TYP 8\n0 TYP1.9A\n3.052.75B1.751.45\n(1.1)SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/F   06/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Refernce JEDEC MO-178.4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.25 mm per side.0.2 C A B1\n345\n2INDEX AREAPIN 1\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND5X (1.1)\n5X (0.6)\n(2.6)(1.9)\n2X (0.95)\n(R0.05) TYP\n4214839/F   06/2021SOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15XPKG\n1\n3 45\n2\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.6)(1.9)\n2X(0.95)5X (1.1)\n5X (0.6)\n(R0.05) TYPSOT-23 - 1.45 mm max height DBV0005A\nSMALL OUTLINE TRANSISTOR\n4214839/F   06/2021\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 8. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15XSYMMPKG\n1\n3 45\n2\n\n\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n.228-.244  TYP\n[5.80-6.19]\n.069 MAX\n[1.75]     6X .050\n[1.27]\n8X .012-.020     [0.31-0.51]2X\n.150[3.81]\n.005-.010  TYP[0.13-0.25]\n0- 8.004-.010[0.11-0.25].010[0.25]\n.016-.050[0.41-1.27]4X (0 -15)A\n.189-.197\n[4.81-5.00]\nNOTE 3\nB .150-.157\n[3.81-3.98]\nNOTE 4\n4X (0 -15)\n(.041)\n[1.04]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES:  1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.    Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed .006 [0.15] per side. 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA. 18\n.010 [0.25] C A B54PIN 1 ID AREASEATING PLANE\n.004 [0.1] C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n.0028 MAX\n[0.07]ALL AROUND.0028 MIN[0.07]ALL AROUND (.213)\n[5.4]6X (.050 )\n[1.27]8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n(R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED\nMETALOPENINGSOLDER MASKMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\n1\n458SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27]\n(.213)\n[5.4](R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON .005 INCH [0.125 MM] THICK STENCIL\nSCALE:8XSYMM\nSYMM1\n458\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n TYP6.6\n6.2\n1.2 MAX6X 0.65\n8X 0.300.192X\n1.95\n0.150.05(0.15) TYP\n0- 80.25\nGAGE PLANE\n0.750.50A\nNOTE 33.1\n2.9\nB\nNOTE 44.5\n4.3\n4221848/A   02/2015TSSOP - 1.2 mm max height PW0008A\nSMALL OUTLINE PACKAGE\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153, variation AA.\n 18\n0.1 CA B54PIN 1 ID\nAREASEATING PLANE\n0.1C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n(5.8)\n0.05 MAX\nALL AROUND0.05 MINALL AROUND8X (1.5)\n8X (0.45)\n6X (0.65)(R )\nTYP0.05\n4221848/A   02/2015TSSOP - 1.2 mm max height PW0008A\nSMALL OUTLINE PACKAGE\nSYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:10X1\n458\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILS\nNOT TO SCALESOLDER MASKOPENING METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n(5.8)6X (0.65)8X (0.45)8X (1.5)\n(R ) TYP0.05\n4221848/A   02/2015TSSOP - 1.2 mm max height PW0008A\nSMALL OUTLINE PACKAGE\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SYMM\nSYMM1\n458\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:10X\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LMV324IPWR (Texas Instruments)

#### Key Specifications:
- **Voltage Ratings**: 
  - Supply Voltage (VCC): 2.7V to 5.5V (absolute maximum 5.5V)
- **Current Ratings**: 
  - Supply Current: 410 μA (typical for LMV324)
- **Power Consumption**: 
  - Low supply current, typical 410 μA
- **Operating Temperature Range**: 
  - -40°C to +125°C
- **Package Type**: 
  - TSSOP (14 pins)
- **Special Features**: 
  - Rail-to-rail output swing
  - Low crossover distortion
  - ESD protection: 2000V (human body model), 1000V (charged-device model)
- **Moisture Sensitive Level (MSL)**: 
  - Level 1 (according to JEDEC J-STD-020E)

#### Description:
The LMV324IPWR is a quad low-voltage operational amplifier designed for applications requiring low-voltage operation and space-saving solutions. It features rail-to-rail output, allowing the output voltage to swing from the negative supply rail to the positive supply rail, which is particularly useful in battery-powered devices. The device is optimized for low power consumption, making it suitable for portable applications.

#### Typical Applications:
- **Consumer Electronics**: Used in devices such as portable media players and netbooks.
- **HVAC Systems**: Employed in heating, ventilation, and air conditioning systems for signal processing.
- **Motor Control**: Suitable for controlling AC induction motors.
- **Professional Audio Equipment**: Utilized in audio mixers and other audio processing equipment.
- **Home Appliances**: Found in refrigerators and washing machines, both high-end and low-end models.
- **Telecommunications**: Used in telecom DC/DC modules for power management.

The LMV324IPWR is ideal for applications where low-voltage operation, low power consumption, and compact size are critical. Its versatility and performance make it a popular choice in various electronic designs.