(footprint "CAP-EIA-7343" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 4809b093-aa5f-40d0-954d-bf209c2ba45f)
  )
  (fp_text value "CAP-EIA-7343" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp a91b2bd9-e2a4-4c2b-877c-b80cf7244e8c)
  )
  (fp_poly (pts
      (xy -4.56 -2.55)
      (xy 4.56 -2.55)
      (xy 4.56 2.55)
      (xy -4.56 2.55)
    ) (layer "F.CrtYd") (width 0) (fill solid) (tstamp 6d09f62d-b2d5-4e21-a71d-609b7bbd48ae))
  (fp_text reference ">Name" (at -2.54 -3.81 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp b4500edc-51f4-4383-be76-0763af69f4f1)
  )
  (fp_text value ">Value" (at -2.54 -2.54 unlocked) (layer "F.Fab")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 03c0127d-245d-4b49-bc83-2eb3e6abc705)
  )
  (fp_line (start 4.56 -1.215) (end 4.56 1.215) (layer "F.SilkS") (width 0.2) (tstamp 73540742-10fd-4039-930c-9ee4c25d2206))
  (fp_line (start -3.65 -2.15) (end 3.65 -2.15) (layer "F.SilkS") (width 0.127) (tstamp 63241e64-bf2a-403a-9fa3-2f15e835314a))
  (fp_line (start -3.65 2.15) (end 3.65 2.15) (layer "F.SilkS") (width 0.127) (tstamp 87a8a8a4-ef0f-45d7-b589-286032019a68))
  (fp_line (start -3.65 -2.15) (end -3.65 -1.4015) (layer "F.SilkS") (width 0.127) (tstamp c2605145-9a68-42a3-b29e-296a122a9326))
  (fp_line (start 3.65 -2.15) (end 3.65 -1.4015) (layer "F.SilkS") (width 0.127) (tstamp 8a27a2ac-182a-4ac0-be0f-f6acd9a04ce6))
  (fp_line (start -3.65 1.4015) (end -3.65 2.15) (layer "F.SilkS") (width 0.127) (tstamp ca345d3a-62c8-481e-beff-c258c829c19d))
  (fp_line (start 3.65 1.4015) (end 3.65 2.15) (layer "F.SilkS") (width 0.127) (tstamp c591b3a7-0d54-4e46-8dd0-e8a75c289bb7))
  (pad "CATHODE_-" smd rect (at -3.12 0) (size 2.37 2.43) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp fada2065-4d3e-4a8a-9c54-e206d0e646ed))
  (pad "ANODE_+" smd rect (at 3.12 0) (size 2.37 2.43) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 36825045-cd20-4af7-99c1-729ec1dae725))
)
