
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ipcmk_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004014e0 <.init>:
  4014e0:	stp	x29, x30, [sp, #-16]!
  4014e4:	mov	x29, sp
  4014e8:	bl	401960 <ferror@plt+0x60>
  4014ec:	ldp	x29, x30, [sp], #16
  4014f0:	ret

Disassembly of section .plt:

0000000000401500 <memcpy@plt-0x20>:
  401500:	stp	x16, x30, [sp, #-16]!
  401504:	adrp	x16, 414000 <ferror@plt+0x12700>
  401508:	ldr	x17, [x16, #4088]
  40150c:	add	x16, x16, #0xff8
  401510:	br	x17
  401514:	nop
  401518:	nop
  40151c:	nop

0000000000401520 <memcpy@plt>:
  401520:	adrp	x16, 415000 <ferror@plt+0x13700>
  401524:	ldr	x17, [x16]
  401528:	add	x16, x16, #0x0
  40152c:	br	x17

0000000000401530 <_exit@plt>:
  401530:	adrp	x16, 415000 <ferror@plt+0x13700>
  401534:	ldr	x17, [x16, #8]
  401538:	add	x16, x16, #0x8
  40153c:	br	x17

0000000000401540 <strtoul@plt>:
  401540:	adrp	x16, 415000 <ferror@plt+0x13700>
  401544:	ldr	x17, [x16, #16]
  401548:	add	x16, x16, #0x10
  40154c:	br	x17

0000000000401550 <strlen@plt>:
  401550:	adrp	x16, 415000 <ferror@plt+0x13700>
  401554:	ldr	x17, [x16, #24]
  401558:	add	x16, x16, #0x18
  40155c:	br	x17

0000000000401560 <fputs@plt>:
  401560:	adrp	x16, 415000 <ferror@plt+0x13700>
  401564:	ldr	x17, [x16, #32]
  401568:	add	x16, x16, #0x20
  40156c:	br	x17

0000000000401570 <exit@plt>:
  401570:	adrp	x16, 415000 <ferror@plt+0x13700>
  401574:	ldr	x17, [x16, #40]
  401578:	add	x16, x16, #0x28
  40157c:	br	x17

0000000000401580 <dup@plt>:
  401580:	adrp	x16, 415000 <ferror@plt+0x13700>
  401584:	ldr	x17, [x16, #48]
  401588:	add	x16, x16, #0x30
  40158c:	br	x17

0000000000401590 <strtoimax@plt>:
  401590:	adrp	x16, 415000 <ferror@plt+0x13700>
  401594:	ldr	x17, [x16, #56]
  401598:	add	x16, x16, #0x38
  40159c:	br	x17

00000000004015a0 <strtod@plt>:
  4015a0:	adrp	x16, 415000 <ferror@plt+0x13700>
  4015a4:	ldr	x17, [x16, #64]
  4015a8:	add	x16, x16, #0x40
  4015ac:	br	x17

00000000004015b0 <semget@plt>:
  4015b0:	adrp	x16, 415000 <ferror@plt+0x13700>
  4015b4:	ldr	x17, [x16, #72]
  4015b8:	add	x16, x16, #0x48
  4015bc:	br	x17

00000000004015c0 <getuid@plt>:
  4015c0:	adrp	x16, 415000 <ferror@plt+0x13700>
  4015c4:	ldr	x17, [x16, #80]
  4015c8:	add	x16, x16, #0x50
  4015cc:	br	x17

00000000004015d0 <__cxa_atexit@plt>:
  4015d0:	adrp	x16, 415000 <ferror@plt+0x13700>
  4015d4:	ldr	x17, [x16, #88]
  4015d8:	add	x16, x16, #0x58
  4015dc:	br	x17

00000000004015e0 <fputc@plt>:
  4015e0:	adrp	x16, 415000 <ferror@plt+0x13700>
  4015e4:	ldr	x17, [x16, #96]
  4015e8:	add	x16, x16, #0x60
  4015ec:	br	x17

00000000004015f0 <snprintf@plt>:
  4015f0:	adrp	x16, 415000 <ferror@plt+0x13700>
  4015f4:	ldr	x17, [x16, #104]
  4015f8:	add	x16, x16, #0x68
  4015fc:	br	x17

0000000000401600 <localeconv@plt>:
  401600:	adrp	x16, 415000 <ferror@plt+0x13700>
  401604:	ldr	x17, [x16, #112]
  401608:	add	x16, x16, #0x70
  40160c:	br	x17

0000000000401610 <fileno@plt>:
  401610:	adrp	x16, 415000 <ferror@plt+0x13700>
  401614:	ldr	x17, [x16, #120]
  401618:	add	x16, x16, #0x78
  40161c:	br	x17

0000000000401620 <getpid@plt>:
  401620:	adrp	x16, 415000 <ferror@plt+0x13700>
  401624:	ldr	x17, [x16, #128]
  401628:	add	x16, x16, #0x80
  40162c:	br	x17

0000000000401630 <malloc@plt>:
  401630:	adrp	x16, 415000 <ferror@plt+0x13700>
  401634:	ldr	x17, [x16, #136]
  401638:	add	x16, x16, #0x88
  40163c:	br	x17

0000000000401640 <open@plt>:
  401640:	adrp	x16, 415000 <ferror@plt+0x13700>
  401644:	ldr	x17, [x16, #144]
  401648:	add	x16, x16, #0x90
  40164c:	br	x17

0000000000401650 <getppid@plt>:
  401650:	adrp	x16, 415000 <ferror@plt+0x13700>
  401654:	ldr	x17, [x16, #152]
  401658:	add	x16, x16, #0x98
  40165c:	br	x17

0000000000401660 <strncmp@plt>:
  401660:	adrp	x16, 415000 <ferror@plt+0x13700>
  401664:	ldr	x17, [x16, #160]
  401668:	add	x16, x16, #0xa0
  40166c:	br	x17

0000000000401670 <bindtextdomain@plt>:
  401670:	adrp	x16, 415000 <ferror@plt+0x13700>
  401674:	ldr	x17, [x16, #168]
  401678:	add	x16, x16, #0xa8
  40167c:	br	x17

0000000000401680 <__libc_start_main@plt>:
  401680:	adrp	x16, 415000 <ferror@plt+0x13700>
  401684:	ldr	x17, [x16, #176]
  401688:	add	x16, x16, #0xb0
  40168c:	br	x17

0000000000401690 <fgetc@plt>:
  401690:	adrp	x16, 415000 <ferror@plt+0x13700>
  401694:	ldr	x17, [x16, #184]
  401698:	add	x16, x16, #0xb8
  40169c:	br	x17

00000000004016a0 <gettimeofday@plt>:
  4016a0:	adrp	x16, 415000 <ferror@plt+0x13700>
  4016a4:	ldr	x17, [x16, #192]
  4016a8:	add	x16, x16, #0xc0
  4016ac:	br	x17

00000000004016b0 <random@plt>:
  4016b0:	adrp	x16, 415000 <ferror@plt+0x13700>
  4016b4:	ldr	x17, [x16, #200]
  4016b8:	add	x16, x16, #0xc8
  4016bc:	br	x17

00000000004016c0 <strdup@plt>:
  4016c0:	adrp	x16, 415000 <ferror@plt+0x13700>
  4016c4:	ldr	x17, [x16, #208]
  4016c8:	add	x16, x16, #0xd0
  4016cc:	br	x17

00000000004016d0 <close@plt>:
  4016d0:	adrp	x16, 415000 <ferror@plt+0x13700>
  4016d4:	ldr	x17, [x16, #216]
  4016d8:	add	x16, x16, #0xd8
  4016dc:	br	x17

00000000004016e0 <__gmon_start__@plt>:
  4016e0:	adrp	x16, 415000 <ferror@plt+0x13700>
  4016e4:	ldr	x17, [x16, #224]
  4016e8:	add	x16, x16, #0xe0
  4016ec:	br	x17

00000000004016f0 <strtoumax@plt>:
  4016f0:	adrp	x16, 415000 <ferror@plt+0x13700>
  4016f4:	ldr	x17, [x16, #232]
  4016f8:	add	x16, x16, #0xe8
  4016fc:	br	x17

0000000000401700 <abort@plt>:
  401700:	adrp	x16, 415000 <ferror@plt+0x13700>
  401704:	ldr	x17, [x16, #240]
  401708:	add	x16, x16, #0xf0
  40170c:	br	x17

0000000000401710 <textdomain@plt>:
  401710:	adrp	x16, 415000 <ferror@plt+0x13700>
  401714:	ldr	x17, [x16, #248]
  401718:	add	x16, x16, #0xf8
  40171c:	br	x17

0000000000401720 <getopt_long@plt>:
  401720:	adrp	x16, 415000 <ferror@plt+0x13700>
  401724:	ldr	x17, [x16, #256]
  401728:	add	x16, x16, #0x100
  40172c:	br	x17

0000000000401730 <msgget@plt>:
  401730:	adrp	x16, 415000 <ferror@plt+0x13700>
  401734:	ldr	x17, [x16, #264]
  401738:	add	x16, x16, #0x108
  40173c:	br	x17

0000000000401740 <strcmp@plt>:
  401740:	adrp	x16, 415000 <ferror@plt+0x13700>
  401744:	ldr	x17, [x16, #272]
  401748:	add	x16, x16, #0x110
  40174c:	br	x17

0000000000401750 <warn@plt>:
  401750:	adrp	x16, 415000 <ferror@plt+0x13700>
  401754:	ldr	x17, [x16, #280]
  401758:	add	x16, x16, #0x118
  40175c:	br	x17

0000000000401760 <__ctype_b_loc@plt>:
  401760:	adrp	x16, 415000 <ferror@plt+0x13700>
  401764:	ldr	x17, [x16, #288]
  401768:	add	x16, x16, #0x120
  40176c:	br	x17

0000000000401770 <strtol@plt>:
  401770:	adrp	x16, 415000 <ferror@plt+0x13700>
  401774:	ldr	x17, [x16, #296]
  401778:	add	x16, x16, #0x128
  40177c:	br	x17

0000000000401780 <free@plt>:
  401780:	adrp	x16, 415000 <ferror@plt+0x13700>
  401784:	ldr	x17, [x16, #304]
  401788:	add	x16, x16, #0x130
  40178c:	br	x17

0000000000401790 <shmget@plt>:
  401790:	adrp	x16, 415000 <ferror@plt+0x13700>
  401794:	ldr	x17, [x16, #312]
  401798:	add	x16, x16, #0x138
  40179c:	br	x17

00000000004017a0 <nanosleep@plt>:
  4017a0:	adrp	x16, 415000 <ferror@plt+0x13700>
  4017a4:	ldr	x17, [x16, #320]
  4017a8:	add	x16, x16, #0x140
  4017ac:	br	x17

00000000004017b0 <vasprintf@plt>:
  4017b0:	adrp	x16, 415000 <ferror@plt+0x13700>
  4017b4:	ldr	x17, [x16, #328]
  4017b8:	add	x16, x16, #0x148
  4017bc:	br	x17

00000000004017c0 <strndup@plt>:
  4017c0:	adrp	x16, 415000 <ferror@plt+0x13700>
  4017c4:	ldr	x17, [x16, #336]
  4017c8:	add	x16, x16, #0x150
  4017cc:	br	x17

00000000004017d0 <strspn@plt>:
  4017d0:	adrp	x16, 415000 <ferror@plt+0x13700>
  4017d4:	ldr	x17, [x16, #344]
  4017d8:	add	x16, x16, #0x158
  4017dc:	br	x17

00000000004017e0 <strchr@plt>:
  4017e0:	adrp	x16, 415000 <ferror@plt+0x13700>
  4017e4:	ldr	x17, [x16, #352]
  4017e8:	add	x16, x16, #0x160
  4017ec:	br	x17

00000000004017f0 <fcntl@plt>:
  4017f0:	adrp	x16, 415000 <ferror@plt+0x13700>
  4017f4:	ldr	x17, [x16, #360]
  4017f8:	add	x16, x16, #0x168
  4017fc:	br	x17

0000000000401800 <fflush@plt>:
  401800:	adrp	x16, 415000 <ferror@plt+0x13700>
  401804:	ldr	x17, [x16, #368]
  401808:	add	x16, x16, #0x170
  40180c:	br	x17

0000000000401810 <warnx@plt>:
  401810:	adrp	x16, 415000 <ferror@plt+0x13700>
  401814:	ldr	x17, [x16, #376]
  401818:	add	x16, x16, #0x178
  40181c:	br	x17

0000000000401820 <read@plt>:
  401820:	adrp	x16, 415000 <ferror@plt+0x13700>
  401824:	ldr	x17, [x16, #384]
  401828:	add	x16, x16, #0x180
  40182c:	br	x17

0000000000401830 <memchr@plt>:
  401830:	adrp	x16, 415000 <ferror@plt+0x13700>
  401834:	ldr	x17, [x16, #392]
  401838:	add	x16, x16, #0x188
  40183c:	br	x17

0000000000401840 <jrand48@plt>:
  401840:	adrp	x16, 415000 <ferror@plt+0x13700>
  401844:	ldr	x17, [x16, #400]
  401848:	add	x16, x16, #0x190
  40184c:	br	x17

0000000000401850 <dcgettext@plt>:
  401850:	adrp	x16, 415000 <ferror@plt+0x13700>
  401854:	ldr	x17, [x16, #408]
  401858:	add	x16, x16, #0x198
  40185c:	br	x17

0000000000401860 <srandom@plt>:
  401860:	adrp	x16, 415000 <ferror@plt+0x13700>
  401864:	ldr	x17, [x16, #416]
  401868:	add	x16, x16, #0x1a0
  40186c:	br	x17

0000000000401870 <errx@plt>:
  401870:	adrp	x16, 415000 <ferror@plt+0x13700>
  401874:	ldr	x17, [x16, #424]
  401878:	add	x16, x16, #0x1a8
  40187c:	br	x17

0000000000401880 <getrandom@plt>:
  401880:	adrp	x16, 415000 <ferror@plt+0x13700>
  401884:	ldr	x17, [x16, #432]
  401888:	add	x16, x16, #0x1b0
  40188c:	br	x17

0000000000401890 <strcspn@plt>:
  401890:	adrp	x16, 415000 <ferror@plt+0x13700>
  401894:	ldr	x17, [x16, #440]
  401898:	add	x16, x16, #0x1b8
  40189c:	br	x17

00000000004018a0 <printf@plt>:
  4018a0:	adrp	x16, 415000 <ferror@plt+0x13700>
  4018a4:	ldr	x17, [x16, #448]
  4018a8:	add	x16, x16, #0x1c0
  4018ac:	br	x17

00000000004018b0 <__errno_location@plt>:
  4018b0:	adrp	x16, 415000 <ferror@plt+0x13700>
  4018b4:	ldr	x17, [x16, #456]
  4018b8:	add	x16, x16, #0x1c8
  4018bc:	br	x17

00000000004018c0 <syscall@plt>:
  4018c0:	adrp	x16, 415000 <ferror@plt+0x13700>
  4018c4:	ldr	x17, [x16, #464]
  4018c8:	add	x16, x16, #0x1d0
  4018cc:	br	x17

00000000004018d0 <fprintf@plt>:
  4018d0:	adrp	x16, 415000 <ferror@plt+0x13700>
  4018d4:	ldr	x17, [x16, #472]
  4018d8:	add	x16, x16, #0x1d8
  4018dc:	br	x17

00000000004018e0 <err@plt>:
  4018e0:	adrp	x16, 415000 <ferror@plt+0x13700>
  4018e4:	ldr	x17, [x16, #480]
  4018e8:	add	x16, x16, #0x1e0
  4018ec:	br	x17

00000000004018f0 <setlocale@plt>:
  4018f0:	adrp	x16, 415000 <ferror@plt+0x13700>
  4018f4:	ldr	x17, [x16, #488]
  4018f8:	add	x16, x16, #0x1e8
  4018fc:	br	x17

0000000000401900 <ferror@plt>:
  401900:	adrp	x16, 415000 <ferror@plt+0x13700>
  401904:	ldr	x17, [x16, #496]
  401908:	add	x16, x16, #0x1f0
  40190c:	br	x17

Disassembly of section .text:

0000000000401910 <.text>:
  401910:	mov	x29, #0x0                   	// #0
  401914:	mov	x30, #0x0                   	// #0
  401918:	mov	x5, x0
  40191c:	ldr	x1, [sp]
  401920:	add	x2, sp, #0x8
  401924:	mov	x6, sp
  401928:	movz	x0, #0x0, lsl #48
  40192c:	movk	x0, #0x0, lsl #32
  401930:	movk	x0, #0x40, lsl #16
  401934:	movk	x0, #0x1a60
  401938:	movz	x3, #0x0, lsl #48
  40193c:	movk	x3, #0x0, lsl #32
  401940:	movk	x3, #0x40, lsl #16
  401944:	movk	x3, #0x3de0
  401948:	movz	x4, #0x0, lsl #48
  40194c:	movk	x4, #0x0, lsl #32
  401950:	movk	x4, #0x40, lsl #16
  401954:	movk	x4, #0x3e60
  401958:	bl	401680 <__libc_start_main@plt>
  40195c:	bl	401700 <abort@plt>
  401960:	adrp	x0, 414000 <ferror@plt+0x12700>
  401964:	ldr	x0, [x0, #4064]
  401968:	cbz	x0, 401970 <ferror@plt+0x70>
  40196c:	b	4016e0 <__gmon_start__@plt>
  401970:	ret
  401974:	adrp	x0, 415000 <ferror@plt+0x13700>
  401978:	add	x0, x0, #0x210
  40197c:	adrp	x1, 415000 <ferror@plt+0x13700>
  401980:	add	x1, x1, #0x210
  401984:	cmp	x0, x1
  401988:	b.eq	4019bc <ferror@plt+0xbc>  // b.none
  40198c:	stp	x29, x30, [sp, #-32]!
  401990:	mov	x29, sp
  401994:	adrp	x0, 403000 <ferror@plt+0x1700>
  401998:	ldr	x0, [x0, #3728]
  40199c:	str	x0, [sp, #24]
  4019a0:	mov	x1, x0
  4019a4:	cbz	x1, 4019b4 <ferror@plt+0xb4>
  4019a8:	adrp	x0, 415000 <ferror@plt+0x13700>
  4019ac:	add	x0, x0, #0x210
  4019b0:	blr	x1
  4019b4:	ldp	x29, x30, [sp], #32
  4019b8:	ret
  4019bc:	ret
  4019c0:	adrp	x0, 415000 <ferror@plt+0x13700>
  4019c4:	add	x0, x0, #0x210
  4019c8:	adrp	x1, 415000 <ferror@plt+0x13700>
  4019cc:	add	x1, x1, #0x210
  4019d0:	sub	x0, x0, x1
  4019d4:	lsr	x1, x0, #63
  4019d8:	add	x0, x1, x0, asr #3
  4019dc:	cmp	xzr, x0, asr #1
  4019e0:	b.eq	401a18 <ferror@plt+0x118>  // b.none
  4019e4:	stp	x29, x30, [sp, #-32]!
  4019e8:	mov	x29, sp
  4019ec:	asr	x1, x0, #1
  4019f0:	adrp	x0, 403000 <ferror@plt+0x1700>
  4019f4:	ldr	x0, [x0, #3736]
  4019f8:	str	x0, [sp, #24]
  4019fc:	mov	x2, x0
  401a00:	cbz	x2, 401a10 <ferror@plt+0x110>
  401a04:	adrp	x0, 415000 <ferror@plt+0x13700>
  401a08:	add	x0, x0, #0x210
  401a0c:	blr	x2
  401a10:	ldp	x29, x30, [sp], #32
  401a14:	ret
  401a18:	ret
  401a1c:	adrp	x0, 415000 <ferror@plt+0x13700>
  401a20:	ldrb	w0, [x0, #560]
  401a24:	cbnz	w0, 401a48 <ferror@plt+0x148>
  401a28:	stp	x29, x30, [sp, #-16]!
  401a2c:	mov	x29, sp
  401a30:	bl	401974 <ferror@plt+0x74>
  401a34:	adrp	x0, 415000 <ferror@plt+0x13700>
  401a38:	mov	w1, #0x1                   	// #1
  401a3c:	strb	w1, [x0, #560]
  401a40:	ldp	x29, x30, [sp], #16
  401a44:	ret
  401a48:	ret
  401a4c:	stp	x29, x30, [sp, #-16]!
  401a50:	mov	x29, sp
  401a54:	bl	4019c0 <ferror@plt+0xc0>
  401a58:	ldp	x29, x30, [sp], #16
  401a5c:	ret
  401a60:	stp	x29, x30, [sp, #-96]!
  401a64:	stp	x22, x21, [sp, #64]
  401a68:	mov	x21, x1
  401a6c:	adrp	x1, 404000 <ferror@plt+0x2700>
  401a70:	mov	w22, w0
  401a74:	add	x1, x1, #0x24b
  401a78:	mov	w0, #0x6                   	// #6
  401a7c:	stp	x28, x27, [sp, #16]
  401a80:	stp	x26, x25, [sp, #32]
  401a84:	stp	x24, x23, [sp, #48]
  401a88:	stp	x20, x19, [sp, #80]
  401a8c:	mov	x29, sp
  401a90:	bl	4018f0 <setlocale@plt>
  401a94:	adrp	x19, 403000 <ferror@plt+0x1700>
  401a98:	add	x19, x19, #0xfc3
  401a9c:	adrp	x1, 403000 <ferror@plt+0x1700>
  401aa0:	add	x1, x1, #0xfce
  401aa4:	mov	x0, x19
  401aa8:	bl	401670 <bindtextdomain@plt>
  401aac:	mov	x0, x19
  401ab0:	bl	401710 <textdomain@plt>
  401ab4:	bl	401d3c <ferror@plt+0x43c>
  401ab8:	adrp	x24, 403000 <ferror@plt+0x1700>
  401abc:	adrp	x25, 403000 <ferror@plt+0x1700>
  401ac0:	mov	x23, xzr
  401ac4:	mov	w27, wzr
  401ac8:	mov	w26, wzr
  401acc:	mov	w28, wzr
  401ad0:	mov	w20, wzr
  401ad4:	mov	w19, #0x1a4                 	// #420
  401ad8:	add	x24, x24, #0xfe0
  401adc:	add	x25, x25, #0xec8
  401ae0:	mov	w0, w22
  401ae4:	mov	x1, x21
  401ae8:	mov	x2, x24
  401aec:	mov	x3, x25
  401af0:	mov	x4, xzr
  401af4:	bl	401720 <getopt_long@plt>
  401af8:	sub	w8, w0, #0x4d
  401afc:	cmp	w8, #0x23
  401b00:	b.hi	401ba8 <ferror@plt+0x2a8>  // b.pmore
  401b04:	adrp	x11, 403000 <ferror@plt+0x1700>
  401b08:	add	x11, x11, #0xea0
  401b0c:	adr	x9, 401b1c <ferror@plt+0x21c>
  401b10:	ldrb	w10, [x11, x8]
  401b14:	add	x9, x9, x10, lsl #2
  401b18:	br	x9
  401b1c:	adrp	x8, 415000 <ferror@plt+0x13700>
  401b20:	ldr	x23, [x8, #536]
  401b24:	adrp	x1, 403000 <ferror@plt+0x1700>
  401b28:	mov	w2, #0x5                   	// #5
  401b2c:	mov	x0, xzr
  401b30:	add	x1, x1, #0xfeb
  401b34:	bl	401850 <dcgettext@plt>
  401b38:	mov	x1, x0
  401b3c:	mov	x0, x23
  401b40:	bl	402fc8 <ferror@plt+0x16c8>
  401b44:	mov	x23, x0
  401b48:	mov	w27, #0x1                   	// #1
  401b4c:	b	401ae0 <ferror@plt+0x1e0>
  401b50:	mov	w26, #0x1                   	// #1
  401b54:	b	401ae0 <ferror@plt+0x1e0>
  401b58:	adrp	x8, 415000 <ferror@plt+0x13700>
  401b5c:	ldr	x20, [x8, #536]
  401b60:	adrp	x1, 404000 <ferror@plt+0x2700>
  401b64:	mov	w2, #0x5                   	// #5
  401b68:	mov	x0, xzr
  401b6c:	add	x1, x1, #0x0
  401b70:	bl	401850 <dcgettext@plt>
  401b74:	mov	x1, x0
  401b78:	mov	x0, x20
  401b7c:	bl	402b14 <ferror@plt+0x1214>
  401b80:	mov	w20, w0
  401b84:	mov	w28, #0x1                   	// #1
  401b88:	b	401ae0 <ferror@plt+0x1e0>
  401b8c:	adrp	x8, 415000 <ferror@plt+0x13700>
  401b90:	ldr	x0, [x8, #536]
  401b94:	mov	w2, #0x8                   	// #8
  401b98:	mov	x1, xzr
  401b9c:	bl	401540 <strtoul@plt>
  401ba0:	mov	x19, x0
  401ba4:	b	401ae0 <ferror@plt+0x1e0>
  401ba8:	cmn	w0, #0x1
  401bac:	b.ne	401ccc <ferror@plt+0x3cc>  // b.any
  401bb0:	orr	w8, w26, w27
  401bb4:	orr	w8, w8, w28
  401bb8:	cbz	w8, 401cb4 <ferror@plt+0x3b4>
  401bbc:	cbz	w27, 401bf4 <ferror@plt+0x2f4>
  401bc0:	mov	x0, x23
  401bc4:	mov	w1, w19
  401bc8:	bl	401ee8 <ferror@plt+0x5e8>
  401bcc:	cmn	w0, #0x1
  401bd0:	b.eq	401d04 <ferror@plt+0x404>  // b.none
  401bd4:	adrp	x1, 404000 <ferror@plt+0x2700>
  401bd8:	mov	w21, w0
  401bdc:	add	x1, x1, #0x83
  401be0:	mov	w2, #0x5                   	// #5
  401be4:	mov	x0, xzr
  401be8:	bl	401850 <dcgettext@plt>
  401bec:	mov	w1, w21
  401bf0:	bl	4018a0 <printf@plt>
  401bf4:	cbz	w26, 401c28 <ferror@plt+0x328>
  401bf8:	mov	w0, w19
  401bfc:	bl	401f2c <ferror@plt+0x62c>
  401c00:	cmn	w0, #0x1
  401c04:	b.eq	401d10 <ferror@plt+0x410>  // b.none
  401c08:	adrp	x1, 404000 <ferror@plt+0x2700>
  401c0c:	mov	w21, w0
  401c10:	add	x1, x1, #0xb5
  401c14:	mov	w2, #0x5                   	// #5
  401c18:	mov	x0, xzr
  401c1c:	bl	401850 <dcgettext@plt>
  401c20:	mov	w1, w21
  401c24:	bl	4018a0 <printf@plt>
  401c28:	cbz	w28, 401c60 <ferror@plt+0x360>
  401c2c:	mov	w0, w20
  401c30:	mov	w1, w19
  401c34:	bl	401f60 <ferror@plt+0x660>
  401c38:	cmn	w0, #0x1
  401c3c:	b.eq	401d1c <ferror@plt+0x41c>  // b.none
  401c40:	adrp	x1, 404000 <ferror@plt+0x2700>
  401c44:	mov	w19, w0
  401c48:	add	x1, x1, #0xe3
  401c4c:	mov	w2, #0x5                   	// #5
  401c50:	mov	x0, xzr
  401c54:	bl	401850 <dcgettext@plt>
  401c58:	mov	w1, w19
  401c5c:	bl	4018a0 <printf@plt>
  401c60:	ldp	x20, x19, [sp, #80]
  401c64:	ldp	x22, x21, [sp, #64]
  401c68:	ldp	x24, x23, [sp, #48]
  401c6c:	ldp	x26, x25, [sp, #32]
  401c70:	ldp	x28, x27, [sp, #16]
  401c74:	mov	w0, wzr
  401c78:	ldp	x29, x30, [sp], #96
  401c7c:	ret
  401c80:	adrp	x1, 404000 <ferror@plt+0x2700>
  401c84:	add	x1, x1, #0x19
  401c88:	mov	w2, #0x5                   	// #5
  401c8c:	mov	x0, xzr
  401c90:	bl	401850 <dcgettext@plt>
  401c94:	adrp	x8, 415000 <ferror@plt+0x13700>
  401c98:	ldr	x1, [x8, #552]
  401c9c:	adrp	x2, 404000 <ferror@plt+0x2700>
  401ca0:	add	x2, x2, #0x25
  401ca4:	bl	4018a0 <printf@plt>
  401ca8:	mov	w0, wzr
  401cac:	bl	401570 <exit@plt>
  401cb0:	bl	401d58 <ferror@plt+0x458>
  401cb4:	adrp	x1, 404000 <ferror@plt+0x2700>
  401cb8:	add	x1, x1, #0x5e
  401cbc:	mov	w2, #0x5                   	// #5
  401cc0:	mov	x0, xzr
  401cc4:	bl	401850 <dcgettext@plt>
  401cc8:	bl	401810 <warnx@plt>
  401ccc:	adrp	x8, 415000 <ferror@plt+0x13700>
  401cd0:	ldr	x19, [x8, #528]
  401cd4:	adrp	x1, 404000 <ferror@plt+0x2700>
  401cd8:	add	x1, x1, #0x37
  401cdc:	mov	w2, #0x5                   	// #5
  401ce0:	mov	x0, xzr
  401ce4:	bl	401850 <dcgettext@plt>
  401ce8:	adrp	x8, 415000 <ferror@plt+0x13700>
  401cec:	ldr	x2, [x8, #552]
  401cf0:	mov	x1, x0
  401cf4:	mov	x0, x19
  401cf8:	bl	4018d0 <fprintf@plt>
  401cfc:	mov	w0, #0x1                   	// #1
  401d00:	bl	401570 <exit@plt>
  401d04:	adrp	x1, 404000 <ferror@plt+0x2700>
  401d08:	add	x1, x1, #0x68
  401d0c:	b	401d24 <ferror@plt+0x424>
  401d10:	adrp	x1, 404000 <ferror@plt+0x2700>
  401d14:	add	x1, x1, #0x99
  401d18:	b	401d24 <ferror@plt+0x424>
  401d1c:	adrp	x1, 404000 <ferror@plt+0x2700>
  401d20:	add	x1, x1, #0xcb
  401d24:	mov	w2, #0x5                   	// #5
  401d28:	mov	x0, xzr
  401d2c:	bl	401850 <dcgettext@plt>
  401d30:	mov	x1, x0
  401d34:	mov	w0, #0x1                   	// #1
  401d38:	bl	4018e0 <err@plt>
  401d3c:	stp	x29, x30, [sp, #-16]!
  401d40:	adrp	x0, 401000 <memcpy@plt-0x520>
  401d44:	add	x0, x0, #0xfa4
  401d48:	mov	x29, sp
  401d4c:	bl	403e68 <ferror@plt+0x2568>
  401d50:	ldp	x29, x30, [sp], #16
  401d54:	ret
  401d58:	stp	x29, x30, [sp, #-32]!
  401d5c:	adrp	x8, 415000 <ferror@plt+0x13700>
  401d60:	str	x19, [sp, #16]
  401d64:	ldr	x19, [x8, #544]
  401d68:	adrp	x1, 404000 <ferror@plt+0x2700>
  401d6c:	add	x1, x1, #0x101
  401d70:	mov	w2, #0x5                   	// #5
  401d74:	mov	x0, xzr
  401d78:	mov	x29, sp
  401d7c:	bl	401850 <dcgettext@plt>
  401d80:	mov	x1, x19
  401d84:	bl	401560 <fputs@plt>
  401d88:	adrp	x1, 404000 <ferror@plt+0x2700>
  401d8c:	add	x1, x1, #0x10a
  401d90:	mov	w2, #0x5                   	// #5
  401d94:	mov	x0, xzr
  401d98:	bl	401850 <dcgettext@plt>
  401d9c:	adrp	x8, 415000 <ferror@plt+0x13700>
  401da0:	ldr	x2, [x8, #552]
  401da4:	mov	x1, x0
  401da8:	mov	x0, x19
  401dac:	bl	4018d0 <fprintf@plt>
  401db0:	mov	w0, #0xa                   	// #10
  401db4:	mov	x1, x19
  401db8:	bl	4015e0 <fputc@plt>
  401dbc:	adrp	x1, 404000 <ferror@plt+0x2700>
  401dc0:	add	x1, x1, #0x119
  401dc4:	mov	w2, #0x5                   	// #5
  401dc8:	mov	x0, xzr
  401dcc:	bl	401850 <dcgettext@plt>
  401dd0:	mov	x1, x19
  401dd4:	bl	401560 <fputs@plt>
  401dd8:	adrp	x1, 404000 <ferror@plt+0x2700>
  401ddc:	add	x1, x1, #0x138
  401de0:	mov	w2, #0x5                   	// #5
  401de4:	mov	x0, xzr
  401de8:	bl	401850 <dcgettext@plt>
  401dec:	mov	x1, x19
  401df0:	bl	401560 <fputs@plt>
  401df4:	adrp	x1, 404000 <ferror@plt+0x2700>
  401df8:	add	x1, x1, #0x143
  401dfc:	mov	w2, #0x5                   	// #5
  401e00:	mov	x0, xzr
  401e04:	bl	401850 <dcgettext@plt>
  401e08:	mov	x1, x19
  401e0c:	bl	401560 <fputs@plt>
  401e10:	adrp	x1, 404000 <ferror@plt+0x2700>
  401e14:	add	x1, x1, #0x18a
  401e18:	mov	w2, #0x5                   	// #5
  401e1c:	mov	x0, xzr
  401e20:	bl	401850 <dcgettext@plt>
  401e24:	mov	x1, x19
  401e28:	bl	401560 <fputs@plt>
  401e2c:	adrp	x1, 404000 <ferror@plt+0x2700>
  401e30:	add	x1, x1, #0x1d3
  401e34:	mov	w2, #0x5                   	// #5
  401e38:	mov	x0, xzr
  401e3c:	bl	401850 <dcgettext@plt>
  401e40:	mov	x1, x19
  401e44:	bl	401560 <fputs@plt>
  401e48:	adrp	x1, 404000 <ferror@plt+0x2700>
  401e4c:	add	x1, x1, #0x203
  401e50:	mov	w2, #0x5                   	// #5
  401e54:	mov	x0, xzr
  401e58:	bl	401850 <dcgettext@plt>
  401e5c:	mov	x1, x19
  401e60:	bl	401560 <fputs@plt>
  401e64:	mov	w0, #0xa                   	// #10
  401e68:	mov	x1, x19
  401e6c:	bl	4015e0 <fputc@plt>
  401e70:	adrp	x1, 404000 <ferror@plt+0x2700>
  401e74:	add	x1, x1, #0x269
  401e78:	mov	w2, #0x5                   	// #5
  401e7c:	mov	x0, xzr
  401e80:	bl	401850 <dcgettext@plt>
  401e84:	adrp	x1, 404000 <ferror@plt+0x2700>
  401e88:	mov	x19, x0
  401e8c:	add	x1, x1, #0x28a
  401e90:	mov	w2, #0x5                   	// #5
  401e94:	mov	x0, xzr
  401e98:	bl	401850 <dcgettext@plt>
  401e9c:	mov	x4, x0
  401ea0:	adrp	x0, 404000 <ferror@plt+0x2700>
  401ea4:	adrp	x1, 404000 <ferror@plt+0x2700>
  401ea8:	adrp	x3, 404000 <ferror@plt+0x2700>
  401eac:	add	x0, x0, #0x24c
  401eb0:	add	x1, x1, #0x25d
  401eb4:	add	x3, x3, #0x27b
  401eb8:	mov	x2, x19
  401ebc:	bl	4018a0 <printf@plt>
  401ec0:	adrp	x1, 404000 <ferror@plt+0x2700>
  401ec4:	add	x1, x1, #0x29a
  401ec8:	mov	w2, #0x5                   	// #5
  401ecc:	mov	x0, xzr
  401ed0:	bl	401850 <dcgettext@plt>
  401ed4:	adrp	x1, 404000 <ferror@plt+0x2700>
  401ed8:	add	x1, x1, #0x2b5
  401edc:	bl	4018a0 <printf@plt>
  401ee0:	mov	w0, wzr
  401ee4:	bl	401570 <exit@plt>
  401ee8:	sub	sp, sp, #0x30
  401eec:	stp	x29, x30, [sp, #16]
  401ef0:	add	x29, sp, #0x10
  401ef4:	stp	x20, x19, [sp, #32]
  401ef8:	mov	w19, w1
  401efc:	mov	x20, x0
  401f00:	sub	x0, x29, #0x4
  401f04:	mov	w1, #0x4                   	// #4
  401f08:	bl	402208 <ferror@plt+0x908>
  401f0c:	ldur	w0, [x29, #-4]
  401f10:	orr	w2, w19, #0x200
  401f14:	mov	x1, x20
  401f18:	bl	401790 <shmget@plt>
  401f1c:	ldp	x20, x19, [sp, #32]
  401f20:	ldp	x29, x30, [sp, #16]
  401f24:	add	sp, sp, #0x30
  401f28:	ret
  401f2c:	stp	x29, x30, [sp, #-32]!
  401f30:	mov	x29, sp
  401f34:	str	x19, [sp, #16]
  401f38:	mov	w19, w0
  401f3c:	add	x0, x29, #0x1c
  401f40:	mov	w1, #0x4                   	// #4
  401f44:	bl	402208 <ferror@plt+0x908>
  401f48:	ldr	w0, [x29, #28]
  401f4c:	orr	w1, w19, #0x200
  401f50:	bl	401730 <msgget@plt>
  401f54:	ldr	x19, [sp, #16]
  401f58:	ldp	x29, x30, [sp], #32
  401f5c:	ret
  401f60:	sub	sp, sp, #0x30
  401f64:	stp	x29, x30, [sp, #16]
  401f68:	add	x29, sp, #0x10
  401f6c:	stp	x20, x19, [sp, #32]
  401f70:	mov	w19, w1
  401f74:	mov	w20, w0
  401f78:	sub	x0, x29, #0x4
  401f7c:	mov	w1, #0x4                   	// #4
  401f80:	bl	402208 <ferror@plt+0x908>
  401f84:	ldur	w0, [x29, #-4]
  401f88:	orr	w2, w19, #0x200
  401f8c:	mov	w1, w20
  401f90:	bl	4015b0 <semget@plt>
  401f94:	ldp	x20, x19, [sp, #32]
  401f98:	ldp	x29, x30, [sp, #16]
  401f9c:	add	sp, sp, #0x30
  401fa0:	ret
  401fa4:	stp	x29, x30, [sp, #-32]!
  401fa8:	adrp	x8, 415000 <ferror@plt+0x13700>
  401fac:	ldr	x0, [x8, #544]
  401fb0:	str	x19, [sp, #16]
  401fb4:	mov	x29, sp
  401fb8:	bl	402020 <ferror@plt+0x720>
  401fbc:	cbz	w0, 401fd0 <ferror@plt+0x6d0>
  401fc0:	bl	4018b0 <__errno_location@plt>
  401fc4:	ldr	w8, [x0]
  401fc8:	cmp	w8, #0x20
  401fcc:	b.ne	401fec <ferror@plt+0x6ec>  // b.any
  401fd0:	adrp	x8, 415000 <ferror@plt+0x13700>
  401fd4:	ldr	x0, [x8, #528]
  401fd8:	bl	402020 <ferror@plt+0x720>
  401fdc:	cbnz	w0, 40200c <ferror@plt+0x70c>
  401fe0:	ldr	x19, [sp, #16]
  401fe4:	ldp	x29, x30, [sp], #32
  401fe8:	ret
  401fec:	adrp	x1, 404000 <ferror@plt+0x2700>
  401ff0:	add	x1, x1, #0xf5
  401ff4:	mov	w2, #0x5                   	// #5
  401ff8:	mov	x0, xzr
  401ffc:	mov	w19, w8
  402000:	bl	401850 <dcgettext@plt>
  402004:	cbnz	w19, 402014 <ferror@plt+0x714>
  402008:	bl	401810 <warnx@plt>
  40200c:	mov	w0, #0x1                   	// #1
  402010:	bl	401530 <_exit@plt>
  402014:	bl	401750 <warn@plt>
  402018:	mov	w0, #0x1                   	// #1
  40201c:	bl	401530 <_exit@plt>
  402020:	stp	x29, x30, [sp, #-32]!
  402024:	stp	x20, x19, [sp, #16]
  402028:	mov	x29, sp
  40202c:	mov	x20, x0
  402030:	bl	4018b0 <__errno_location@plt>
  402034:	mov	x19, x0
  402038:	str	wzr, [x0]
  40203c:	mov	x0, x20
  402040:	bl	401900 <ferror@plt>
  402044:	cbnz	w0, 402054 <ferror@plt+0x754>
  402048:	mov	x0, x20
  40204c:	bl	401800 <fflush@plt>
  402050:	cbz	w0, 40206c <ferror@plt+0x76c>
  402054:	ldr	w8, [x19]
  402058:	cmp	w8, #0x9
  40205c:	csetm	w0, ne  // ne = any
  402060:	ldp	x20, x19, [sp, #16]
  402064:	ldp	x29, x30, [sp], #32
  402068:	ret
  40206c:	mov	x0, x20
  402070:	bl	401610 <fileno@plt>
  402074:	tbnz	w0, #31, 402054 <ferror@plt+0x754>
  402078:	bl	401580 <dup@plt>
  40207c:	tbnz	w0, #31, 402054 <ferror@plt+0x754>
  402080:	bl	4016d0 <close@plt>
  402084:	cbnz	w0, 402054 <ferror@plt+0x754>
  402088:	b	402060 <ferror@plt+0x760>
  40208c:	stp	x29, x30, [sp, #-32]!
  402090:	stp	x20, x19, [sp, #16]
  402094:	mov	x29, sp
  402098:	mov	w19, w1
  40209c:	mov	w20, w0
  4020a0:	bl	4016b0 <random@plt>
  4020a4:	sub	w8, w19, w20
  4020a8:	add	w8, w8, #0x1
  4020ac:	sxtw	x9, w8
  4020b0:	sdiv	x9, x0, x9
  4020b4:	msub	w8, w9, w8, w0
  4020b8:	add	w0, w8, w20
  4020bc:	ldp	x20, x19, [sp, #16]
  4020c0:	ldp	x29, x30, [sp], #32
  4020c4:	ret
  4020c8:	stp	x29, x30, [sp, #-32]!
  4020cc:	adrp	x0, 404000 <ferror@plt+0x2700>
  4020d0:	add	x0, x0, #0x2be
  4020d4:	mov	w1, #0x80000               	// #524288
  4020d8:	str	x19, [sp, #16]
  4020dc:	mov	x29, sp
  4020e0:	bl	401640 <open@plt>
  4020e4:	mov	w19, w0
  4020e8:	cmn	w0, #0x1
  4020ec:	b.eq	4020f8 <ferror@plt+0x7f8>  // b.none
  4020f0:	tbz	w19, #31, 402114 <ferror@plt+0x814>
  4020f4:	b	402134 <ferror@plt+0x834>
  4020f8:	adrp	x0, 404000 <ferror@plt+0x2700>
  4020fc:	mov	w1, #0x800                 	// #2048
  402100:	add	x0, x0, #0x2cb
  402104:	movk	w1, #0x8, lsl #16
  402108:	bl	401640 <open@plt>
  40210c:	mov	w19, w0
  402110:	tbnz	w19, #31, 402134 <ferror@plt+0x834>
  402114:	mov	w1, #0x1                   	// #1
  402118:	mov	w0, w19
  40211c:	bl	4017f0 <fcntl@plt>
  402120:	tbnz	w0, #31, 402134 <ferror@plt+0x834>
  402124:	orr	w2, w0, #0x1
  402128:	mov	w1, #0x2                   	// #2
  40212c:	mov	w0, w19
  402130:	bl	4017f0 <fcntl@plt>
  402134:	bl	402148 <ferror@plt+0x848>
  402138:	mov	w0, w19
  40213c:	ldr	x19, [sp, #16]
  402140:	ldp	x29, x30, [sp], #32
  402144:	ret
  402148:	sub	sp, sp, #0x40
  40214c:	mov	x0, sp
  402150:	mov	x1, xzr
  402154:	stp	x29, x30, [sp, #16]
  402158:	str	x21, [sp, #32]
  40215c:	stp	x20, x19, [sp, #48]
  402160:	add	x29, sp, #0x10
  402164:	bl	4016a0 <gettimeofday@plt>
  402168:	bl	401620 <getpid@plt>
  40216c:	mov	w19, w0
  402170:	bl	4015c0 <getuid@plt>
  402174:	ldp	x20, x21, [sp]
  402178:	eor	w8, w0, w19, lsl #16
  40217c:	eor	x19, x21, x20
  402180:	eor	w0, w8, w19
  402184:	bl	401860 <srandom@plt>
  402188:	bl	401620 <getpid@plt>
  40218c:	eor	w8, w20, w0
  402190:	movz	x0, #0x0, lsl #16
  402194:	movk	x0, #0x10
  402198:	nop
  40219c:	nop
  4021a0:	mrs	x9, tpidr_el0
  4021a4:	add	x20, x9, x0
  4021a8:	strh	w8, [x20]
  4021ac:	bl	401650 <getppid@plt>
  4021b0:	eor	w8, w21, w0
  4021b4:	lsr	x9, x19, #16
  4021b8:	mov	x0, sp
  4021bc:	mov	x1, xzr
  4021c0:	strh	w8, [x20, #2]
  4021c4:	strh	w9, [x20, #4]
  4021c8:	bl	4016a0 <gettimeofday@plt>
  4021cc:	ldr	w8, [sp]
  4021d0:	ldr	w9, [sp, #8]
  4021d4:	eor	w8, w9, w8
  4021d8:	ands	w8, w8, #0x1f
  4021dc:	b.eq	4021f4 <ferror@plt+0x8f4>  // b.none
  4021e0:	add	w19, w8, #0x1
  4021e4:	bl	4016b0 <random@plt>
  4021e8:	sub	w19, w19, #0x1
  4021ec:	cmp	w19, #0x1
  4021f0:	b.gt	4021e4 <ferror@plt+0x8e4>
  4021f4:	ldp	x20, x19, [sp, #48]
  4021f8:	ldr	x21, [sp, #32]
  4021fc:	ldp	x29, x30, [sp, #16]
  402200:	add	sp, sp, #0x40
  402204:	ret
  402208:	sub	sp, sp, #0x50
  40220c:	stp	x24, x23, [sp, #32]
  402210:	stp	x22, x21, [sp, #48]
  402214:	stp	x20, x19, [sp, #64]
  402218:	mov	x19, x1
  40221c:	mov	x20, x0
  402220:	mov	w24, wzr
  402224:	mov	x21, x1
  402228:	mov	x22, x0
  40222c:	stp	x29, x30, [sp, #16]
  402230:	add	x29, sp, #0x10
  402234:	b	402240 <ferror@plt+0x940>
  402238:	mov	w8, wzr
  40223c:	tbz	w8, #0, 4022ac <ferror@plt+0x9ac>
  402240:	cbz	x21, 4022ac <ferror@plt+0x9ac>
  402244:	bl	4018b0 <__errno_location@plt>
  402248:	mov	x23, x0
  40224c:	str	wzr, [x0]
  402250:	mov	w2, #0x1                   	// #1
  402254:	mov	x0, x22
  402258:	mov	x1, x21
  40225c:	bl	401880 <getrandom@plt>
  402260:	cmp	w0, #0x1
  402264:	b.lt	402280 <ferror@plt+0x980>  // b.tstop
  402268:	sxtw	x8, w0
  40226c:	mov	w24, wzr
  402270:	sub	x21, x21, x8
  402274:	add	x22, x22, x8
  402278:	mov	w8, #0x1                   	// #1
  40227c:	b	40223c <ferror@plt+0x93c>
  402280:	ldr	w9, [x23]
  402284:	cmp	w9, #0x26
  402288:	b.eq	402238 <ferror@plt+0x938>  // b.none
  40228c:	cmp	w24, #0x7
  402290:	mov	w8, wzr
  402294:	b.gt	40223c <ferror@plt+0x93c>
  402298:	cmp	w9, #0xb
  40229c:	b.ne	40223c <ferror@plt+0x93c>  // b.any
  4022a0:	bl	4023d8 <ferror@plt+0xad8>
  4022a4:	add	w24, w24, #0x1
  4022a8:	b	402278 <ferror@plt+0x978>
  4022ac:	bl	4018b0 <__errno_location@plt>
  4022b0:	ldr	w8, [x0]
  4022b4:	cmp	w8, #0x26
  4022b8:	b.ne	402328 <ferror@plt+0xa28>  // b.any
  4022bc:	bl	4020c8 <ferror@plt+0x7c8>
  4022c0:	tbnz	w0, #31, 402328 <ferror@plt+0xa28>
  4022c4:	mov	w23, w0
  4022c8:	mov	w24, wzr
  4022cc:	b	4022e4 <ferror@plt+0x9e4>
  4022d0:	mov	w24, wzr
  4022d4:	mov	w8, wzr
  4022d8:	sub	x21, x21, x0
  4022dc:	add	x22, x22, x0
  4022e0:	cbnz	w8, 402320 <ferror@plt+0xa20>
  4022e4:	cbz	x21, 402320 <ferror@plt+0xa20>
  4022e8:	mov	w0, w23
  4022ec:	mov	x1, x22
  4022f0:	mov	x2, x21
  4022f4:	bl	401820 <read@plt>
  4022f8:	cmp	x0, #0x0
  4022fc:	b.gt	4022d0 <ferror@plt+0x9d0>
  402300:	cmp	w24, #0x8
  402304:	add	w24, w24, #0x1
  402308:	b.le	402314 <ferror@plt+0xa14>
  40230c:	mov	w8, #0x1                   	// #1
  402310:	b	4022e0 <ferror@plt+0x9e0>
  402314:	bl	4023d8 <ferror@plt+0xad8>
  402318:	mov	w8, wzr
  40231c:	b	4022e0 <ferror@plt+0x9e0>
  402320:	mov	w0, w23
  402324:	bl	4016d0 <close@plt>
  402328:	bl	402148 <ferror@plt+0x848>
  40232c:	cbz	x19, 402350 <ferror@plt+0xa50>
  402330:	mov	x21, x19
  402334:	mov	x22, x20
  402338:	bl	4016b0 <random@plt>
  40233c:	ldrb	w8, [x22]
  402340:	subs	x21, x21, #0x1
  402344:	eor	w8, w8, w0, lsr #7
  402348:	strb	w8, [x22], #1
  40234c:	b.ne	402338 <ferror@plt+0xa38>  // b.any
  402350:	movz	x0, #0x0, lsl #16
  402354:	movk	x0, #0x10
  402358:	nop
  40235c:	nop
  402360:	mrs	x21, tpidr_el0
  402364:	add	x22, x21, x0
  402368:	ldr	w8, [x22]
  40236c:	ldrh	w23, [x22, #4]
  402370:	mov	w0, #0xb2                  	// #178
  402374:	str	w8, [sp, #8]
  402378:	strh	w23, [sp, #12]
  40237c:	bl	4018c0 <syscall@plt>
  402380:	eor	w8, w23, w0
  402384:	strh	w8, [x22, #4]
  402388:	cbz	x19, 4023a8 <ferror@plt+0xaa8>
  40238c:	add	x0, sp, #0x8
  402390:	bl	401840 <jrand48@plt>
  402394:	ldrb	w8, [x20]
  402398:	subs	x19, x19, #0x1
  40239c:	eor	w8, w8, w0, lsr #7
  4023a0:	strb	w8, [x20], #1
  4023a4:	b.ne	40238c <ferror@plt+0xa8c>  // b.any
  4023a8:	ldr	w8, [sp, #8]
  4023ac:	movz	x0, #0x0, lsl #16
  4023b0:	movk	x0, #0x10
  4023b4:	nop
  4023b8:	nop
  4023bc:	str	w8, [x21, x0]
  4023c0:	ldp	x20, x19, [sp, #64]
  4023c4:	ldp	x22, x21, [sp, #48]
  4023c8:	ldp	x24, x23, [sp, #32]
  4023cc:	ldp	x29, x30, [sp, #16]
  4023d0:	add	sp, sp, #0x50
  4023d4:	ret
  4023d8:	sub	sp, sp, #0x20
  4023dc:	mov	w8, #0x5940                	// #22848
  4023e0:	movk	w8, #0x773, lsl #16
  4023e4:	mov	x0, sp
  4023e8:	mov	x1, xzr
  4023ec:	stp	x29, x30, [sp, #16]
  4023f0:	add	x29, sp, #0x10
  4023f4:	stp	xzr, x8, [sp]
  4023f8:	bl	4017a0 <nanosleep@plt>
  4023fc:	ldp	x29, x30, [sp, #16]
  402400:	add	sp, sp, #0x20
  402404:	ret
  402408:	stp	x29, x30, [sp, #-16]!
  40240c:	adrp	x1, 404000 <ferror@plt+0x2700>
  402410:	add	x1, x1, #0x2d7
  402414:	mov	w2, #0x5                   	// #5
  402418:	mov	x0, xzr
  40241c:	mov	x29, sp
  402420:	bl	401850 <dcgettext@plt>
  402424:	ldp	x29, x30, [sp], #16
  402428:	ret
  40242c:	adrp	x8, 415000 <ferror@plt+0x13700>
  402430:	str	w0, [x8, #520]
  402434:	ret
  402438:	sub	sp, sp, #0x80
  40243c:	stp	x29, x30, [sp, #32]
  402440:	stp	x28, x27, [sp, #48]
  402444:	stp	x26, x25, [sp, #64]
  402448:	stp	x24, x23, [sp, #80]
  40244c:	stp	x22, x21, [sp, #96]
  402450:	stp	x20, x19, [sp, #112]
  402454:	add	x29, sp, #0x20
  402458:	str	xzr, [x1]
  40245c:	cbz	x0, 402498 <ferror@plt+0xb98>
  402460:	ldrb	w8, [x0]
  402464:	mov	x21, x0
  402468:	cbz	w8, 402498 <ferror@plt+0xb98>
  40246c:	mov	x20, x2
  402470:	mov	x19, x1
  402474:	bl	401760 <__ctype_b_loc@plt>
  402478:	ldr	x8, [x0]
  40247c:	mov	x23, x0
  402480:	mov	x9, x21
  402484:	ldrb	w10, [x9], #1
  402488:	ldrh	w11, [x8, x10, lsl #1]
  40248c:	tbnz	w11, #13, 402484 <ferror@plt+0xb84>
  402490:	cmp	w10, #0x2d
  402494:	b.ne	4024b0 <ferror@plt+0xbb0>  // b.any
  402498:	mov	w21, #0xffffffea            	// #-22
  40249c:	tbz	w21, #31, 4026dc <ferror@plt+0xddc>
  4024a0:	neg	w19, w21
  4024a4:	bl	4018b0 <__errno_location@plt>
  4024a8:	str	w19, [x0]
  4024ac:	b	4026dc <ferror@plt+0xddc>
  4024b0:	bl	4018b0 <__errno_location@plt>
  4024b4:	mov	x25, x0
  4024b8:	str	wzr, [x0]
  4024bc:	sub	x1, x29, #0x8
  4024c0:	mov	x0, x21
  4024c4:	mov	w2, wzr
  4024c8:	stur	xzr, [x29, #-8]
  4024cc:	bl	4016f0 <strtoumax@plt>
  4024d0:	ldur	x24, [x29, #-8]
  4024d4:	str	x0, [sp, #16]
  4024d8:	cmp	x24, x21
  4024dc:	b.eq	4024f4 <ferror@plt+0xbf4>  // b.none
  4024e0:	add	x8, x0, #0x1
  4024e4:	cmp	x8, #0x1
  4024e8:	b.hi	40250c <ferror@plt+0xc0c>  // b.pmore
  4024ec:	ldr	w8, [x25]
  4024f0:	cbz	w8, 40250c <ferror@plt+0xc0c>
  4024f4:	ldr	w8, [x25]
  4024f8:	mov	w9, #0xffffffea            	// #-22
  4024fc:	cmp	w8, #0x0
  402500:	csneg	w21, w9, w8, eq  // eq = none
  402504:	tbz	w21, #31, 4026dc <ferror@plt+0xddc>
  402508:	b	4024a0 <ferror@plt+0xba0>
  40250c:	cbz	x24, 4026cc <ferror@plt+0xdcc>
  402510:	ldrb	w8, [x24]
  402514:	cbz	w8, 4026cc <ferror@plt+0xdcc>
  402518:	mov	w28, wzr
  40251c:	mov	w21, wzr
  402520:	mov	x22, xzr
  402524:	b	40253c <ferror@plt+0xc3c>
  402528:	mov	x27, xzr
  40252c:	cbz	x22, 4025c4 <ferror@plt+0xcc4>
  402530:	mov	w21, #0xffffffea            	// #-22
  402534:	mov	w8, wzr
  402538:	tbz	wzr, #0, 4026d8 <ferror@plt+0xdd8>
  40253c:	ldrb	w8, [x24, #1]
  402540:	cmp	w8, #0x61
  402544:	b.le	402584 <ferror@plt+0xc84>
  402548:	cmp	w8, #0x62
  40254c:	b.eq	40258c <ferror@plt+0xc8c>  // b.none
  402550:	cmp	w8, #0x69
  402554:	b.ne	402598 <ferror@plt+0xc98>  // b.any
  402558:	ldrb	w9, [x24, #2]
  40255c:	orr	w9, w9, #0x20
  402560:	cmp	w9, #0x62
  402564:	b.ne	402570 <ferror@plt+0xc70>  // b.any
  402568:	ldrb	w9, [x24, #3]
  40256c:	cbz	w9, 402700 <ferror@plt+0xe00>
  402570:	cmp	w8, #0x42
  402574:	b.eq	40258c <ferror@plt+0xc8c>  // b.none
  402578:	cmp	w8, #0x62
  40257c:	b.ne	402594 <ferror@plt+0xc94>  // b.any
  402580:	b	40258c <ferror@plt+0xc8c>
  402584:	cmp	w8, #0x42
  402588:	b.ne	402594 <ferror@plt+0xc94>  // b.any
  40258c:	ldrb	w9, [x24, #2]
  402590:	cbz	w9, 402708 <ferror@plt+0xe08>
  402594:	cbz	w8, 402700 <ferror@plt+0xe00>
  402598:	bl	401600 <localeconv@plt>
  40259c:	cbz	x0, 4025ac <ferror@plt+0xcac>
  4025a0:	ldr	x26, [x0]
  4025a4:	cbnz	x26, 4025b4 <ferror@plt+0xcb4>
  4025a8:	b	402528 <ferror@plt+0xc28>
  4025ac:	mov	x26, xzr
  4025b0:	cbz	x26, 402528 <ferror@plt+0xc28>
  4025b4:	mov	x0, x26
  4025b8:	bl	401550 <strlen@plt>
  4025bc:	mov	x27, x0
  4025c0:	cbnz	x22, 402530 <ferror@plt+0xc30>
  4025c4:	mov	w8, wzr
  4025c8:	cbz	x26, 402644 <ferror@plt+0xd44>
  4025cc:	ldrb	w9, [x24]
  4025d0:	cbz	w9, 402650 <ferror@plt+0xd50>
  4025d4:	mov	x0, x26
  4025d8:	mov	x1, x24
  4025dc:	mov	x2, x27
  4025e0:	bl	401660 <strncmp@plt>
  4025e4:	cbnz	w0, 402530 <ferror@plt+0xc30>
  4025e8:	add	x24, x24, x27
  4025ec:	ldrb	w8, [x24]
  4025f0:	cmp	w8, #0x30
  4025f4:	b.ne	402608 <ferror@plt+0xd08>  // b.any
  4025f8:	ldrb	w8, [x24, #1]!
  4025fc:	add	w28, w28, #0x1
  402600:	cmp	w8, #0x30
  402604:	b.eq	4025f8 <ferror@plt+0xcf8>  // b.none
  402608:	ldr	x9, [x23]
  40260c:	sxtb	x8, w8
  402610:	ldrh	w8, [x9, x8, lsl #1]
  402614:	tbnz	w8, #11, 40265c <ferror@plt+0xd5c>
  402618:	mov	x22, xzr
  40261c:	stur	x24, [x29, #-8]
  402620:	cbz	x22, 402634 <ferror@plt+0xd34>
  402624:	ldur	x8, [x29, #-8]
  402628:	cbz	x8, 4026b4 <ferror@plt+0xdb4>
  40262c:	ldrb	w8, [x8]
  402630:	cbz	w8, 4026c0 <ferror@plt+0xdc0>
  402634:	ldur	x24, [x29, #-8]
  402638:	mov	w8, #0x1                   	// #1
  40263c:	tbnz	w8, #0, 40253c <ferror@plt+0xc3c>
  402640:	b	4026d8 <ferror@plt+0xdd8>
  402644:	mov	w21, #0xffffffea            	// #-22
  402648:	tbnz	w8, #0, 40253c <ferror@plt+0xc3c>
  40264c:	b	4026d8 <ferror@plt+0xdd8>
  402650:	mov	w21, #0xffffffea            	// #-22
  402654:	tbnz	w8, #0, 40253c <ferror@plt+0xc3c>
  402658:	b	4026d8 <ferror@plt+0xdd8>
  40265c:	sub	x1, x29, #0x8
  402660:	mov	x0, x24
  402664:	mov	w2, wzr
  402668:	str	wzr, [x25]
  40266c:	stur	xzr, [x29, #-8]
  402670:	bl	4016f0 <strtoumax@plt>
  402674:	ldur	x8, [x29, #-8]
  402678:	mov	x22, x0
  40267c:	cmp	x8, x24
  402680:	b.eq	402698 <ferror@plt+0xd98>  // b.none
  402684:	add	x8, x22, #0x1
  402688:	cmp	x8, #0x1
  40268c:	b.hi	402620 <ferror@plt+0xd20>  // b.pmore
  402690:	ldr	w8, [x25]
  402694:	cbz	w8, 402620 <ferror@plt+0xd20>
  402698:	ldr	w9, [x25]
  40269c:	mov	w10, #0xffffffea            	// #-22
  4026a0:	mov	w8, wzr
  4026a4:	cmp	w9, #0x0
  4026a8:	csneg	w21, w10, w9, eq  // eq = none
  4026ac:	tbnz	w8, #0, 40253c <ferror@plt+0xc3c>
  4026b0:	b	4026d8 <ferror@plt+0xdd8>
  4026b4:	mov	w21, #0xffffffea            	// #-22
  4026b8:	tbnz	w8, #0, 40253c <ferror@plt+0xc3c>
  4026bc:	b	4026d8 <ferror@plt+0xdd8>
  4026c0:	mov	w21, #0xffffffea            	// #-22
  4026c4:	tbnz	w8, #0, 40253c <ferror@plt+0xc3c>
  4026c8:	b	4026d8 <ferror@plt+0xdd8>
  4026cc:	mov	w21, wzr
  4026d0:	ldr	x8, [sp, #16]
  4026d4:	str	x8, [x19]
  4026d8:	tbnz	w21, #31, 4024a0 <ferror@plt+0xba0>
  4026dc:	mov	w0, w21
  4026e0:	ldp	x20, x19, [sp, #112]
  4026e4:	ldp	x22, x21, [sp, #96]
  4026e8:	ldp	x24, x23, [sp, #80]
  4026ec:	ldp	x26, x25, [sp, #64]
  4026f0:	ldp	x28, x27, [sp, #48]
  4026f4:	ldp	x29, x30, [sp, #32]
  4026f8:	add	sp, sp, #0x80
  4026fc:	ret
  402700:	mov	w23, #0x400                 	// #1024
  402704:	b	40270c <ferror@plt+0xe0c>
  402708:	mov	w23, #0x3e8                 	// #1000
  40270c:	ldrsb	w24, [x24]
  402710:	adrp	x21, 404000 <ferror@plt+0x2700>
  402714:	add	x21, x21, #0x2f8
  402718:	mov	w2, #0x9                   	// #9
  40271c:	mov	x0, x21
  402720:	mov	w1, w24
  402724:	bl	401830 <memchr@plt>
  402728:	cbnz	x0, 402748 <ferror@plt+0xe48>
  40272c:	adrp	x21, 404000 <ferror@plt+0x2700>
  402730:	add	x21, x21, #0x301
  402734:	mov	w2, #0x9                   	// #9
  402738:	mov	x0, x21
  40273c:	mov	w1, w24
  402740:	bl	401830 <memchr@plt>
  402744:	cbz	x0, 402498 <ferror@plt+0xb98>
  402748:	sub	w8, w0, w21
  40274c:	add	w24, w8, #0x1
  402750:	add	x0, sp, #0x10
  402754:	mov	w1, w23
  402758:	mov	w2, w24
  40275c:	bl	40281c <ferror@plt+0xf1c>
  402760:	mov	w21, w0
  402764:	cbz	x20, 40276c <ferror@plt+0xe6c>
  402768:	str	w24, [x20]
  40276c:	cbz	x22, 4026d0 <ferror@plt+0xdd0>
  402770:	cbz	w24, 4026d0 <ferror@plt+0xdd0>
  402774:	mov	w8, #0x1                   	// #1
  402778:	add	x0, sp, #0x8
  40277c:	mov	w1, w23
  402780:	mov	w2, w24
  402784:	str	x8, [sp, #8]
  402788:	bl	40281c <ferror@plt+0xf1c>
  40278c:	mov	w8, #0xa                   	// #10
  402790:	cmp	x22, #0xb
  402794:	b.cc	4027a8 <ferror@plt+0xea8>  // b.lo, b.ul, b.last
  402798:	add	x8, x8, x8, lsl #2
  40279c:	lsl	x8, x8, #1
  4027a0:	cmp	x8, x22
  4027a4:	b.cc	402798 <ferror@plt+0xe98>  // b.lo, b.ul, b.last
  4027a8:	cmp	w28, #0x1
  4027ac:	b.lt	4027c0 <ferror@plt+0xec0>  // b.tstop
  4027b0:	add	x8, x8, x8, lsl #2
  4027b4:	subs	w28, w28, #0x1
  4027b8:	lsl	x8, x8, #1
  4027bc:	b.ne	4027b0 <ferror@plt+0xeb0>  // b.any
  4027c0:	ldp	x10, x9, [sp, #8]
  4027c4:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  4027c8:	mov	w13, #0x1                   	// #1
  4027cc:	movk	x11, #0xcccd
  4027d0:	mov	w12, #0xa                   	// #10
  4027d4:	b	4027e8 <ferror@plt+0xee8>
  4027d8:	cmp	x22, #0x9
  4027dc:	mov	x22, x14
  4027e0:	mov	x13, x15
  4027e4:	b.ls	402814 <ferror@plt+0xf14>  // b.plast
  4027e8:	umulh	x14, x22, x11
  4027ec:	lsr	x14, x14, #3
  4027f0:	add	x15, x13, x13, lsl #2
  4027f4:	msub	x16, x14, x12, x22
  4027f8:	lsl	x15, x15, #1
  4027fc:	cbz	x16, 4027d8 <ferror@plt+0xed8>
  402800:	udiv	x13, x8, x13
  402804:	udiv	x13, x13, x16
  402808:	udiv	x13, x10, x13
  40280c:	add	x9, x9, x13
  402810:	b	4027d8 <ferror@plt+0xed8>
  402814:	str	x9, [sp, #16]
  402818:	b	4026d0 <ferror@plt+0xdd0>
  40281c:	cbz	w2, 402844 <ferror@plt+0xf44>
  402820:	sxtw	x8, w1
  402824:	ldr	x9, [x0]
  402828:	umulh	x10, x8, x9
  40282c:	cmp	xzr, x10
  402830:	b.ne	40284c <ferror@plt+0xf4c>  // b.any
  402834:	sub	w2, w2, #0x1
  402838:	mul	x9, x9, x8
  40283c:	str	x9, [x0]
  402840:	cbnz	w2, 402824 <ferror@plt+0xf24>
  402844:	mov	w0, wzr
  402848:	ret
  40284c:	mov	w0, #0xffffffde            	// #-34
  402850:	ret
  402854:	stp	x29, x30, [sp, #-16]!
  402858:	mov	x2, xzr
  40285c:	mov	x29, sp
  402860:	bl	402438 <ferror@plt+0xb38>
  402864:	ldp	x29, x30, [sp], #16
  402868:	ret
  40286c:	stp	x29, x30, [sp, #-48]!
  402870:	stp	x22, x21, [sp, #16]
  402874:	stp	x20, x19, [sp, #32]
  402878:	mov	x20, x1
  40287c:	mov	x19, x0
  402880:	mov	x21, x0
  402884:	mov	x29, sp
  402888:	cbz	x0, 4028b8 <ferror@plt+0xfb8>
  40288c:	ldrb	w22, [x19]
  402890:	mov	x21, x19
  402894:	cbz	w22, 4028b8 <ferror@plt+0xfb8>
  402898:	mov	x21, x19
  40289c:	bl	401760 <__ctype_b_loc@plt>
  4028a0:	ldr	x8, [x0]
  4028a4:	and	x9, x22, #0xff
  4028a8:	ldrh	w8, [x8, x9, lsl #1]
  4028ac:	tbz	w8, #11, 4028b8 <ferror@plt+0xfb8>
  4028b0:	ldrb	w22, [x21, #1]!
  4028b4:	cbnz	w22, 40289c <ferror@plt+0xf9c>
  4028b8:	cbz	x20, 4028c0 <ferror@plt+0xfc0>
  4028bc:	str	x21, [x20]
  4028c0:	cmp	x21, x19
  4028c4:	b.ls	4028d8 <ferror@plt+0xfd8>  // b.plast
  4028c8:	ldrb	w8, [x21]
  4028cc:	cmp	w8, #0x0
  4028d0:	cset	w0, eq  // eq = none
  4028d4:	b	4028dc <ferror@plt+0xfdc>
  4028d8:	mov	w0, wzr
  4028dc:	ldp	x20, x19, [sp, #32]
  4028e0:	ldp	x22, x21, [sp, #16]
  4028e4:	ldp	x29, x30, [sp], #48
  4028e8:	ret
  4028ec:	stp	x29, x30, [sp, #-48]!
  4028f0:	stp	x22, x21, [sp, #16]
  4028f4:	stp	x20, x19, [sp, #32]
  4028f8:	mov	x20, x1
  4028fc:	mov	x19, x0
  402900:	mov	x21, x0
  402904:	mov	x29, sp
  402908:	cbz	x0, 402938 <ferror@plt+0x1038>
  40290c:	ldrb	w22, [x19]
  402910:	mov	x21, x19
  402914:	cbz	w22, 402938 <ferror@plt+0x1038>
  402918:	mov	x21, x19
  40291c:	bl	401760 <__ctype_b_loc@plt>
  402920:	ldr	x8, [x0]
  402924:	and	x9, x22, #0xff
  402928:	ldrh	w8, [x8, x9, lsl #1]
  40292c:	tbz	w8, #12, 402938 <ferror@plt+0x1038>
  402930:	ldrb	w22, [x21, #1]!
  402934:	cbnz	w22, 40291c <ferror@plt+0x101c>
  402938:	cbz	x20, 402940 <ferror@plt+0x1040>
  40293c:	str	x21, [x20]
  402940:	cmp	x21, x19
  402944:	b.ls	402958 <ferror@plt+0x1058>  // b.plast
  402948:	ldrb	w8, [x21]
  40294c:	cmp	w8, #0x0
  402950:	cset	w0, eq  // eq = none
  402954:	b	40295c <ferror@plt+0x105c>
  402958:	mov	w0, wzr
  40295c:	ldp	x20, x19, [sp, #32]
  402960:	ldp	x22, x21, [sp, #16]
  402964:	ldp	x29, x30, [sp], #48
  402968:	ret
  40296c:	sub	sp, sp, #0x100
  402970:	stp	x29, x30, [sp, #208]
  402974:	add	x29, sp, #0xd0
  402978:	mov	x8, #0xffffffffffffffd0    	// #-48
  40297c:	mov	x9, sp
  402980:	sub	x10, x29, #0x50
  402984:	stp	x22, x21, [sp, #224]
  402988:	stp	x20, x19, [sp, #240]
  40298c:	mov	x20, x1
  402990:	mov	x19, x0
  402994:	movk	x8, #0xff80, lsl #32
  402998:	add	x11, x29, #0x30
  40299c:	add	x9, x9, #0x80
  4029a0:	add	x22, x10, #0x30
  4029a4:	stp	x2, x3, [x29, #-80]
  4029a8:	stp	x4, x5, [x29, #-64]
  4029ac:	stp	x6, x7, [x29, #-48]
  4029b0:	stp	q1, q2, [sp, #16]
  4029b4:	stp	q3, q4, [sp, #48]
  4029b8:	str	q0, [sp]
  4029bc:	stp	q5, q6, [sp, #80]
  4029c0:	str	q7, [sp, #112]
  4029c4:	stp	x9, x8, [x29, #-16]
  4029c8:	stp	x11, x22, [x29, #-32]
  4029cc:	ldursw	x8, [x29, #-8]
  4029d0:	tbz	w8, #31, 4029e4 <ferror@plt+0x10e4>
  4029d4:	add	w9, w8, #0x8
  4029d8:	cmp	w9, #0x0
  4029dc:	stur	w9, [x29, #-8]
  4029e0:	b.le	402a44 <ferror@plt+0x1144>
  4029e4:	ldur	x8, [x29, #-32]
  4029e8:	add	x9, x8, #0x8
  4029ec:	stur	x9, [x29, #-32]
  4029f0:	ldr	x1, [x8]
  4029f4:	cbz	x1, 402a60 <ferror@plt+0x1160>
  4029f8:	ldursw	x8, [x29, #-8]
  4029fc:	tbz	w8, #31, 402a10 <ferror@plt+0x1110>
  402a00:	add	w9, w8, #0x8
  402a04:	cmp	w9, #0x0
  402a08:	stur	w9, [x29, #-8]
  402a0c:	b.le	402a54 <ferror@plt+0x1154>
  402a10:	ldur	x8, [x29, #-32]
  402a14:	add	x9, x8, #0x8
  402a18:	stur	x9, [x29, #-32]
  402a1c:	ldr	x21, [x8]
  402a20:	cbz	x21, 402a60 <ferror@plt+0x1160>
  402a24:	mov	x0, x19
  402a28:	bl	401740 <strcmp@plt>
  402a2c:	cbz	w0, 402a7c <ferror@plt+0x117c>
  402a30:	mov	x0, x19
  402a34:	mov	x1, x21
  402a38:	bl	401740 <strcmp@plt>
  402a3c:	cbnz	w0, 4029cc <ferror@plt+0x10cc>
  402a40:	b	402a80 <ferror@plt+0x1180>
  402a44:	add	x8, x22, x8
  402a48:	ldr	x1, [x8]
  402a4c:	cbnz	x1, 4029f8 <ferror@plt+0x10f8>
  402a50:	b	402a60 <ferror@plt+0x1160>
  402a54:	add	x8, x22, x8
  402a58:	ldr	x21, [x8]
  402a5c:	cbnz	x21, 402a24 <ferror@plt+0x1124>
  402a60:	adrp	x8, 415000 <ferror@plt+0x13700>
  402a64:	ldr	w0, [x8, #520]
  402a68:	adrp	x1, 404000 <ferror@plt+0x2700>
  402a6c:	add	x1, x1, #0x30a
  402a70:	mov	x2, x20
  402a74:	mov	x3, x19
  402a78:	bl	401870 <errx@plt>
  402a7c:	mov	w0, #0x1                   	// #1
  402a80:	ldp	x20, x19, [sp, #240]
  402a84:	ldp	x22, x21, [sp, #224]
  402a88:	ldp	x29, x30, [sp, #208]
  402a8c:	add	sp, sp, #0x100
  402a90:	ret
  402a94:	cbz	x1, 402ab8 <ferror@plt+0x11b8>
  402a98:	sxtb	w8, w2
  402a9c:	ldrsb	w9, [x0]
  402aa0:	cbz	w9, 402ab8 <ferror@plt+0x11b8>
  402aa4:	cmp	w8, w9
  402aa8:	b.eq	402abc <ferror@plt+0x11bc>  // b.none
  402aac:	sub	x1, x1, #0x1
  402ab0:	add	x0, x0, #0x1
  402ab4:	cbnz	x1, 402a9c <ferror@plt+0x119c>
  402ab8:	mov	x0, xzr
  402abc:	ret
  402ac0:	stp	x29, x30, [sp, #-32]!
  402ac4:	stp	x20, x19, [sp, #16]
  402ac8:	mov	x29, sp
  402acc:	mov	x20, x1
  402ad0:	mov	x19, x0
  402ad4:	bl	402b14 <ferror@plt+0x1214>
  402ad8:	cmp	w0, w0, sxth
  402adc:	b.ne	402aec <ferror@plt+0x11ec>  // b.any
  402ae0:	ldp	x20, x19, [sp, #16]
  402ae4:	ldp	x29, x30, [sp], #32
  402ae8:	ret
  402aec:	bl	4018b0 <__errno_location@plt>
  402af0:	mov	w8, #0x22                  	// #34
  402af4:	str	w8, [x0]
  402af8:	adrp	x8, 415000 <ferror@plt+0x13700>
  402afc:	ldr	w0, [x8, #520]
  402b00:	adrp	x1, 404000 <ferror@plt+0x2700>
  402b04:	add	x1, x1, #0x30a
  402b08:	mov	x2, x20
  402b0c:	mov	x3, x19
  402b10:	bl	4018e0 <err@plt>
  402b14:	stp	x29, x30, [sp, #-32]!
  402b18:	stp	x20, x19, [sp, #16]
  402b1c:	mov	x29, sp
  402b20:	mov	x20, x1
  402b24:	mov	x19, x0
  402b28:	bl	402bec <ferror@plt+0x12ec>
  402b2c:	cmp	x0, w0, sxtw
  402b30:	b.ne	402b40 <ferror@plt+0x1240>  // b.any
  402b34:	ldp	x20, x19, [sp, #16]
  402b38:	ldp	x29, x30, [sp], #32
  402b3c:	ret
  402b40:	bl	4018b0 <__errno_location@plt>
  402b44:	mov	w8, #0x22                  	// #34
  402b48:	str	w8, [x0]
  402b4c:	adrp	x8, 415000 <ferror@plt+0x13700>
  402b50:	ldr	w0, [x8, #520]
  402b54:	adrp	x1, 404000 <ferror@plt+0x2700>
  402b58:	add	x1, x1, #0x30a
  402b5c:	mov	x2, x20
  402b60:	mov	x3, x19
  402b64:	bl	4018e0 <err@plt>
  402b68:	stp	x29, x30, [sp, #-16]!
  402b6c:	mov	w2, #0xa                   	// #10
  402b70:	mov	x29, sp
  402b74:	bl	402b80 <ferror@plt+0x1280>
  402b78:	ldp	x29, x30, [sp], #16
  402b7c:	ret
  402b80:	stp	x29, x30, [sp, #-32]!
  402b84:	stp	x20, x19, [sp, #16]
  402b88:	mov	x29, sp
  402b8c:	mov	x20, x1
  402b90:	mov	x19, x0
  402b94:	bl	402ca4 <ferror@plt+0x13a4>
  402b98:	cmp	w0, #0x10, lsl #12
  402b9c:	b.cs	402bac <ferror@plt+0x12ac>  // b.hs, b.nlast
  402ba0:	ldp	x20, x19, [sp, #16]
  402ba4:	ldp	x29, x30, [sp], #32
  402ba8:	ret
  402bac:	bl	4018b0 <__errno_location@plt>
  402bb0:	mov	w8, #0x22                  	// #34
  402bb4:	str	w8, [x0]
  402bb8:	adrp	x8, 415000 <ferror@plt+0x13700>
  402bbc:	ldr	w0, [x8, #520]
  402bc0:	adrp	x1, 404000 <ferror@plt+0x2700>
  402bc4:	add	x1, x1, #0x30a
  402bc8:	mov	x2, x20
  402bcc:	mov	x3, x19
  402bd0:	bl	4018e0 <err@plt>
  402bd4:	stp	x29, x30, [sp, #-16]!
  402bd8:	mov	w2, #0x10                  	// #16
  402bdc:	mov	x29, sp
  402be0:	bl	402b80 <ferror@plt+0x1280>
  402be4:	ldp	x29, x30, [sp], #16
  402be8:	ret
  402bec:	stp	x29, x30, [sp, #-48]!
  402bf0:	mov	x29, sp
  402bf4:	str	x21, [sp, #16]
  402bf8:	stp	x20, x19, [sp, #32]
  402bfc:	mov	x20, x1
  402c00:	mov	x19, x0
  402c04:	str	xzr, [x29, #24]
  402c08:	bl	4018b0 <__errno_location@plt>
  402c0c:	mov	x21, x0
  402c10:	str	wzr, [x0]
  402c14:	cbz	x19, 402c60 <ferror@plt+0x1360>
  402c18:	ldrb	w8, [x19]
  402c1c:	cbz	w8, 402c60 <ferror@plt+0x1360>
  402c20:	add	x1, x29, #0x18
  402c24:	mov	w2, #0xa                   	// #10
  402c28:	mov	x0, x19
  402c2c:	bl	401590 <strtoimax@plt>
  402c30:	ldr	w8, [x21]
  402c34:	cbnz	w8, 402c60 <ferror@plt+0x1360>
  402c38:	ldr	x8, [x29, #24]
  402c3c:	cmp	x8, x19
  402c40:	b.eq	402c60 <ferror@plt+0x1360>  // b.none
  402c44:	cbz	x8, 402c50 <ferror@plt+0x1350>
  402c48:	ldrb	w8, [x8]
  402c4c:	cbnz	w8, 402c60 <ferror@plt+0x1360>
  402c50:	ldp	x20, x19, [sp, #32]
  402c54:	ldr	x21, [sp, #16]
  402c58:	ldp	x29, x30, [sp], #48
  402c5c:	ret
  402c60:	ldr	w8, [x21]
  402c64:	adrp	x9, 415000 <ferror@plt+0x13700>
  402c68:	ldr	w0, [x9, #520]
  402c6c:	adrp	x1, 404000 <ferror@plt+0x2700>
  402c70:	add	x1, x1, #0x30a
  402c74:	mov	x2, x20
  402c78:	mov	x3, x19
  402c7c:	cmp	w8, #0x22
  402c80:	b.ne	402c88 <ferror@plt+0x1388>  // b.any
  402c84:	bl	4018e0 <err@plt>
  402c88:	bl	401870 <errx@plt>
  402c8c:	stp	x29, x30, [sp, #-16]!
  402c90:	mov	w2, #0xa                   	// #10
  402c94:	mov	x29, sp
  402c98:	bl	402ca4 <ferror@plt+0x13a4>
  402c9c:	ldp	x29, x30, [sp], #16
  402ca0:	ret
  402ca4:	stp	x29, x30, [sp, #-32]!
  402ca8:	stp	x20, x19, [sp, #16]
  402cac:	mov	x29, sp
  402cb0:	mov	x20, x1
  402cb4:	mov	x19, x0
  402cb8:	bl	402d28 <ferror@plt+0x1428>
  402cbc:	lsr	x8, x0, #32
  402cc0:	cbnz	x8, 402cd0 <ferror@plt+0x13d0>
  402cc4:	ldp	x20, x19, [sp, #16]
  402cc8:	ldp	x29, x30, [sp], #32
  402ccc:	ret
  402cd0:	bl	4018b0 <__errno_location@plt>
  402cd4:	mov	w8, #0x22                  	// #34
  402cd8:	str	w8, [x0]
  402cdc:	adrp	x8, 415000 <ferror@plt+0x13700>
  402ce0:	ldr	w0, [x8, #520]
  402ce4:	adrp	x1, 404000 <ferror@plt+0x2700>
  402ce8:	add	x1, x1, #0x30a
  402cec:	mov	x2, x20
  402cf0:	mov	x3, x19
  402cf4:	bl	4018e0 <err@plt>
  402cf8:	stp	x29, x30, [sp, #-16]!
  402cfc:	mov	w2, #0x10                  	// #16
  402d00:	mov	x29, sp
  402d04:	bl	402ca4 <ferror@plt+0x13a4>
  402d08:	ldp	x29, x30, [sp], #16
  402d0c:	ret
  402d10:	stp	x29, x30, [sp, #-16]!
  402d14:	mov	w2, #0xa                   	// #10
  402d18:	mov	x29, sp
  402d1c:	bl	402d28 <ferror@plt+0x1428>
  402d20:	ldp	x29, x30, [sp], #16
  402d24:	ret
  402d28:	sub	sp, sp, #0x40
  402d2c:	stp	x29, x30, [sp, #16]
  402d30:	stp	x22, x21, [sp, #32]
  402d34:	stp	x20, x19, [sp, #48]
  402d38:	add	x29, sp, #0x10
  402d3c:	mov	w22, w2
  402d40:	mov	x20, x1
  402d44:	mov	x19, x0
  402d48:	str	xzr, [sp, #8]
  402d4c:	bl	4018b0 <__errno_location@plt>
  402d50:	mov	x21, x0
  402d54:	str	wzr, [x0]
  402d58:	cbz	x19, 402da8 <ferror@plt+0x14a8>
  402d5c:	ldrb	w8, [x19]
  402d60:	cbz	w8, 402da8 <ferror@plt+0x14a8>
  402d64:	add	x1, sp, #0x8
  402d68:	mov	x0, x19
  402d6c:	mov	w2, w22
  402d70:	bl	4016f0 <strtoumax@plt>
  402d74:	ldr	w8, [x21]
  402d78:	cbnz	w8, 402da8 <ferror@plt+0x14a8>
  402d7c:	ldr	x8, [sp, #8]
  402d80:	cmp	x8, x19
  402d84:	b.eq	402da8 <ferror@plt+0x14a8>  // b.none
  402d88:	cbz	x8, 402d94 <ferror@plt+0x1494>
  402d8c:	ldrb	w8, [x8]
  402d90:	cbnz	w8, 402da8 <ferror@plt+0x14a8>
  402d94:	ldp	x20, x19, [sp, #48]
  402d98:	ldp	x22, x21, [sp, #32]
  402d9c:	ldp	x29, x30, [sp, #16]
  402da0:	add	sp, sp, #0x40
  402da4:	ret
  402da8:	ldr	w8, [x21]
  402dac:	adrp	x9, 415000 <ferror@plt+0x13700>
  402db0:	ldr	w0, [x9, #520]
  402db4:	adrp	x1, 404000 <ferror@plt+0x2700>
  402db8:	add	x1, x1, #0x30a
  402dbc:	mov	x2, x20
  402dc0:	mov	x3, x19
  402dc4:	cmp	w8, #0x22
  402dc8:	b.ne	402dd0 <ferror@plt+0x14d0>  // b.any
  402dcc:	bl	4018e0 <err@plt>
  402dd0:	bl	401870 <errx@plt>
  402dd4:	stp	x29, x30, [sp, #-16]!
  402dd8:	mov	w2, #0x10                  	// #16
  402ddc:	mov	x29, sp
  402de0:	bl	402d28 <ferror@plt+0x1428>
  402de4:	ldp	x29, x30, [sp], #16
  402de8:	ret
  402dec:	stp	x29, x30, [sp, #-48]!
  402df0:	mov	x29, sp
  402df4:	str	x21, [sp, #16]
  402df8:	stp	x20, x19, [sp, #32]
  402dfc:	mov	x20, x1
  402e00:	mov	x19, x0
  402e04:	str	xzr, [x29, #24]
  402e08:	bl	4018b0 <__errno_location@plt>
  402e0c:	mov	x21, x0
  402e10:	str	wzr, [x0]
  402e14:	cbz	x19, 402e5c <ferror@plt+0x155c>
  402e18:	ldrb	w8, [x19]
  402e1c:	cbz	w8, 402e5c <ferror@plt+0x155c>
  402e20:	add	x1, x29, #0x18
  402e24:	mov	x0, x19
  402e28:	bl	4015a0 <strtod@plt>
  402e2c:	ldr	w8, [x21]
  402e30:	cbnz	w8, 402e5c <ferror@plt+0x155c>
  402e34:	ldr	x8, [x29, #24]
  402e38:	cmp	x8, x19
  402e3c:	b.eq	402e5c <ferror@plt+0x155c>  // b.none
  402e40:	cbz	x8, 402e4c <ferror@plt+0x154c>
  402e44:	ldrb	w8, [x8]
  402e48:	cbnz	w8, 402e5c <ferror@plt+0x155c>
  402e4c:	ldp	x20, x19, [sp, #32]
  402e50:	ldr	x21, [sp, #16]
  402e54:	ldp	x29, x30, [sp], #48
  402e58:	ret
  402e5c:	ldr	w8, [x21]
  402e60:	adrp	x9, 415000 <ferror@plt+0x13700>
  402e64:	ldr	w0, [x9, #520]
  402e68:	adrp	x1, 404000 <ferror@plt+0x2700>
  402e6c:	add	x1, x1, #0x30a
  402e70:	mov	x2, x20
  402e74:	mov	x3, x19
  402e78:	cmp	w8, #0x22
  402e7c:	b.ne	402e84 <ferror@plt+0x1584>  // b.any
  402e80:	bl	4018e0 <err@plt>
  402e84:	bl	401870 <errx@plt>
  402e88:	stp	x29, x30, [sp, #-48]!
  402e8c:	mov	x29, sp
  402e90:	str	x21, [sp, #16]
  402e94:	stp	x20, x19, [sp, #32]
  402e98:	mov	x20, x1
  402e9c:	mov	x19, x0
  402ea0:	str	xzr, [x29, #24]
  402ea4:	bl	4018b0 <__errno_location@plt>
  402ea8:	mov	x21, x0
  402eac:	str	wzr, [x0]
  402eb0:	cbz	x19, 402efc <ferror@plt+0x15fc>
  402eb4:	ldrb	w8, [x19]
  402eb8:	cbz	w8, 402efc <ferror@plt+0x15fc>
  402ebc:	add	x1, x29, #0x18
  402ec0:	mov	w2, #0xa                   	// #10
  402ec4:	mov	x0, x19
  402ec8:	bl	401770 <strtol@plt>
  402ecc:	ldr	w8, [x21]
  402ed0:	cbnz	w8, 402efc <ferror@plt+0x15fc>
  402ed4:	ldr	x8, [x29, #24]
  402ed8:	cmp	x8, x19
  402edc:	b.eq	402efc <ferror@plt+0x15fc>  // b.none
  402ee0:	cbz	x8, 402eec <ferror@plt+0x15ec>
  402ee4:	ldrb	w8, [x8]
  402ee8:	cbnz	w8, 402efc <ferror@plt+0x15fc>
  402eec:	ldp	x20, x19, [sp, #32]
  402ef0:	ldr	x21, [sp, #16]
  402ef4:	ldp	x29, x30, [sp], #48
  402ef8:	ret
  402efc:	ldr	w8, [x21]
  402f00:	adrp	x9, 415000 <ferror@plt+0x13700>
  402f04:	ldr	w0, [x9, #520]
  402f08:	adrp	x1, 404000 <ferror@plt+0x2700>
  402f0c:	add	x1, x1, #0x30a
  402f10:	mov	x2, x20
  402f14:	mov	x3, x19
  402f18:	cmp	w8, #0x22
  402f1c:	b.ne	402f24 <ferror@plt+0x1624>  // b.any
  402f20:	bl	4018e0 <err@plt>
  402f24:	bl	401870 <errx@plt>
  402f28:	stp	x29, x30, [sp, #-48]!
  402f2c:	mov	x29, sp
  402f30:	str	x21, [sp, #16]
  402f34:	stp	x20, x19, [sp, #32]
  402f38:	mov	x20, x1
  402f3c:	mov	x19, x0
  402f40:	str	xzr, [x29, #24]
  402f44:	bl	4018b0 <__errno_location@plt>
  402f48:	mov	x21, x0
  402f4c:	str	wzr, [x0]
  402f50:	cbz	x19, 402f9c <ferror@plt+0x169c>
  402f54:	ldrb	w8, [x19]
  402f58:	cbz	w8, 402f9c <ferror@plt+0x169c>
  402f5c:	add	x1, x29, #0x18
  402f60:	mov	w2, #0xa                   	// #10
  402f64:	mov	x0, x19
  402f68:	bl	401540 <strtoul@plt>
  402f6c:	ldr	w8, [x21]
  402f70:	cbnz	w8, 402f9c <ferror@plt+0x169c>
  402f74:	ldr	x8, [x29, #24]
  402f78:	cmp	x8, x19
  402f7c:	b.eq	402f9c <ferror@plt+0x169c>  // b.none
  402f80:	cbz	x8, 402f8c <ferror@plt+0x168c>
  402f84:	ldrb	w8, [x8]
  402f88:	cbnz	w8, 402f9c <ferror@plt+0x169c>
  402f8c:	ldp	x20, x19, [sp, #32]
  402f90:	ldr	x21, [sp, #16]
  402f94:	ldp	x29, x30, [sp], #48
  402f98:	ret
  402f9c:	ldr	w8, [x21]
  402fa0:	adrp	x9, 415000 <ferror@plt+0x13700>
  402fa4:	ldr	w0, [x9, #520]
  402fa8:	adrp	x1, 404000 <ferror@plt+0x2700>
  402fac:	add	x1, x1, #0x30a
  402fb0:	mov	x2, x20
  402fb4:	mov	x3, x19
  402fb8:	cmp	w8, #0x22
  402fbc:	b.ne	402fc4 <ferror@plt+0x16c4>  // b.any
  402fc0:	bl	4018e0 <err@plt>
  402fc4:	bl	401870 <errx@plt>
  402fc8:	sub	sp, sp, #0x30
  402fcc:	stp	x20, x19, [sp, #32]
  402fd0:	mov	x20, x1
  402fd4:	add	x1, sp, #0x8
  402fd8:	stp	x29, x30, [sp, #16]
  402fdc:	add	x29, sp, #0x10
  402fe0:	mov	x19, x0
  402fe4:	bl	402854 <ferror@plt+0xf54>
  402fe8:	cbnz	w0, 403000 <ferror@plt+0x1700>
  402fec:	ldr	x0, [sp, #8]
  402ff0:	ldp	x20, x19, [sp, #32]
  402ff4:	ldp	x29, x30, [sp, #16]
  402ff8:	add	sp, sp, #0x30
  402ffc:	ret
  403000:	bl	4018b0 <__errno_location@plt>
  403004:	adrp	x9, 415000 <ferror@plt+0x13700>
  403008:	ldr	w8, [x0]
  40300c:	ldr	w0, [x9, #520]
  403010:	adrp	x1, 404000 <ferror@plt+0x2700>
  403014:	add	x1, x1, #0x30a
  403018:	mov	x2, x20
  40301c:	mov	x3, x19
  403020:	cbnz	w8, 403028 <ferror@plt+0x1728>
  403024:	bl	401870 <errx@plt>
  403028:	bl	4018e0 <err@plt>
  40302c:	stp	x29, x30, [sp, #-32]!
  403030:	str	x19, [sp, #16]
  403034:	mov	x19, x1
  403038:	mov	x1, x2
  40303c:	mov	x29, sp
  403040:	bl	402dec <ferror@plt+0x14ec>
  403044:	fcvtzs	x8, d0
  403048:	mov	x9, #0x848000000000        	// #145685290680320
  40304c:	movk	x9, #0x412e, lsl #48
  403050:	scvtf	d1, x8
  403054:	fmov	d2, x9
  403058:	fsub	d0, d0, d1
  40305c:	fmul	d0, d0, d2
  403060:	fcvtzs	x9, d0
  403064:	stp	x8, x9, [x19]
  403068:	ldr	x19, [sp, #16]
  40306c:	ldp	x29, x30, [sp], #32
  403070:	ret
  403074:	and	w8, w0, #0xf000
  403078:	sub	w8, w8, #0x1, lsl #12
  40307c:	lsr	w9, w8, #12
  403080:	cmp	w9, #0xb
  403084:	mov	w8, wzr
  403088:	b.hi	4030dc <ferror@plt+0x17dc>  // b.pmore
  40308c:	adrp	x10, 404000 <ferror@plt+0x2700>
  403090:	add	x10, x10, #0x2ec
  403094:	adr	x11, 4030a8 <ferror@plt+0x17a8>
  403098:	ldrb	w12, [x10, x9]
  40309c:	add	x11, x11, x12, lsl #2
  4030a0:	mov	w9, #0x64                  	// #100
  4030a4:	br	x11
  4030a8:	mov	w9, #0x70                  	// #112
  4030ac:	b	4030d4 <ferror@plt+0x17d4>
  4030b0:	mov	w9, #0x63                  	// #99
  4030b4:	b	4030d4 <ferror@plt+0x17d4>
  4030b8:	mov	w9, #0x62                  	// #98
  4030bc:	b	4030d4 <ferror@plt+0x17d4>
  4030c0:	mov	w9, #0x6c                  	// #108
  4030c4:	b	4030d4 <ferror@plt+0x17d4>
  4030c8:	mov	w9, #0x73                  	// #115
  4030cc:	b	4030d4 <ferror@plt+0x17d4>
  4030d0:	mov	w9, #0x2d                  	// #45
  4030d4:	mov	w8, #0x1                   	// #1
  4030d8:	strb	w9, [x1]
  4030dc:	tst	w0, #0x100
  4030e0:	mov	w9, #0x72                  	// #114
  4030e4:	mov	w10, #0x2d                  	// #45
  4030e8:	add	x11, x1, x8
  4030ec:	mov	w12, #0x77                  	// #119
  4030f0:	csel	w17, w10, w9, eq  // eq = none
  4030f4:	tst	w0, #0x80
  4030f8:	mov	w14, #0x53                  	// #83
  4030fc:	mov	w15, #0x73                  	// #115
  403100:	mov	w16, #0x78                  	// #120
  403104:	strb	w17, [x11]
  403108:	csel	w17, w10, w12, eq  // eq = none
  40310c:	tst	w0, #0x40
  403110:	orr	x13, x8, #0x2
  403114:	strb	w17, [x11, #1]
  403118:	csel	w11, w15, w14, ne  // ne = any
  40311c:	csel	w17, w16, w10, ne  // ne = any
  403120:	tst	w0, #0x800
  403124:	csel	w11, w17, w11, eq  // eq = none
  403128:	add	x13, x13, x1
  40312c:	tst	w0, #0x20
  403130:	strb	w11, [x13]
  403134:	csel	w11, w10, w9, eq  // eq = none
  403138:	tst	w0, #0x10
  40313c:	strb	w11, [x13, #1]
  403140:	csel	w11, w10, w12, eq  // eq = none
  403144:	tst	w0, #0x8
  403148:	csel	w14, w15, w14, ne  // ne = any
  40314c:	csel	w15, w16, w10, ne  // ne = any
  403150:	tst	w0, #0x400
  403154:	orr	x8, x8, #0x6
  403158:	csel	w14, w15, w14, eq  // eq = none
  40315c:	tst	w0, #0x4
  403160:	add	x8, x8, x1
  403164:	csel	w9, w10, w9, eq  // eq = none
  403168:	tst	w0, #0x2
  40316c:	mov	w17, #0x54                  	// #84
  403170:	strb	w11, [x13, #2]
  403174:	mov	w11, #0x74                  	// #116
  403178:	strb	w14, [x13, #3]
  40317c:	strb	w9, [x8]
  403180:	csel	w9, w10, w12, eq  // eq = none
  403184:	tst	w0, #0x1
  403188:	strb	w9, [x8, #1]
  40318c:	csel	w9, w11, w17, ne  // ne = any
  403190:	csel	w10, w16, w10, ne  // ne = any
  403194:	tst	w0, #0x200
  403198:	csel	w9, w10, w9, eq  // eq = none
  40319c:	mov	x0, x1
  4031a0:	strb	w9, [x8, #2]
  4031a4:	strb	wzr, [x8, #3]
  4031a8:	ret
  4031ac:	sub	sp, sp, #0x60
  4031b0:	stp	x22, x21, [sp, #64]
  4031b4:	stp	x20, x19, [sp, #80]
  4031b8:	mov	x21, x1
  4031bc:	mov	w20, w0
  4031c0:	add	x22, sp, #0x8
  4031c4:	stp	x29, x30, [sp, #48]
  4031c8:	add	x29, sp, #0x30
  4031cc:	tbz	w0, #1, 4031dc <ferror@plt+0x18dc>
  4031d0:	orr	x22, x22, #0x1
  4031d4:	mov	w8, #0x20                  	// #32
  4031d8:	strb	w8, [sp, #8]
  4031dc:	mov	x0, x21
  4031e0:	bl	40337c <ferror@plt+0x1a7c>
  4031e4:	cbz	w0, 403208 <ferror@plt+0x1908>
  4031e8:	mov	w8, #0x6667                	// #26215
  4031ec:	movk	w8, #0x6666, lsl #16
  4031f0:	smull	x8, w0, w8
  4031f4:	lsr	x9, x8, #63
  4031f8:	asr	x8, x8, #34
  4031fc:	add	w8, w8, w9
  403200:	sxtw	x9, w8
  403204:	b	40320c <ferror@plt+0x190c>
  403208:	mov	x9, xzr
  40320c:	adrp	x8, 404000 <ferror@plt+0x2700>
  403210:	add	x8, x8, #0x313
  403214:	ldrb	w11, [x8, x9]
  403218:	mov	x10, #0xffffffffffffffff    	// #-1
  40321c:	lsl	x8, x10, x0
  403220:	bic	x8, x21, x8
  403224:	cmp	w0, #0x0
  403228:	mov	x10, x22
  40322c:	lsr	x19, x21, x0
  403230:	csel	x8, x8, xzr, ne  // ne = any
  403234:	strb	w11, [x10], #1
  403238:	tbz	w20, #0, 40324c <ferror@plt+0x194c>
  40323c:	cbz	x9, 40324c <ferror@plt+0x194c>
  403240:	mov	w9, #0x4269                	// #17001
  403244:	add	x10, x22, #0x3
  403248:	sturh	w9, [x22, #1]
  40324c:	strb	wzr, [x10]
  403250:	cbz	x8, 403298 <ferror@plt+0x1998>
  403254:	sub	w9, w0, #0xa
  403258:	lsr	x8, x8, x9
  40325c:	tbnz	w20, #2, 4032a4 <ferror@plt+0x19a4>
  403260:	mov	x10, #0xf5c3                	// #62915
  403264:	movk	x10, #0x5c28, lsl #16
  403268:	add	x9, x8, #0x32
  40326c:	movk	x10, #0xc28f, lsl #32
  403270:	movk	x10, #0x28f5, lsl #48
  403274:	sub	x8, x8, #0x3b6
  403278:	lsr	x9, x9, #2
  40327c:	cmp	x8, #0x64
  403280:	umulh	x8, x9, x10
  403284:	lsr	x8, x8, #2
  403288:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  40328c:	cinc	w19, w19, cc  // cc = lo, ul, last
  403290:	cbnz	x20, 4032d4 <ferror@plt+0x19d4>
  403294:	b	403344 <ferror@plt+0x1a44>
  403298:	mov	x20, xzr
  40329c:	cbnz	x20, 4032d4 <ferror@plt+0x19d4>
  4032a0:	b	403344 <ferror@plt+0x1a44>
  4032a4:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  4032a8:	add	x8, x8, #0x5
  4032ac:	movk	x9, #0xcccd
  4032b0:	umulh	x10, x8, x9
  4032b4:	lsr	x20, x10, #3
  4032b8:	mul	x9, x20, x9
  4032bc:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  4032c0:	ror	x9, x9, #1
  4032c4:	movk	x10, #0x1999, lsl #48
  4032c8:	cmp	x9, x10
  4032cc:	b.ls	403324 <ferror@plt+0x1a24>  // b.plast
  4032d0:	cbz	x20, 403344 <ferror@plt+0x1a44>
  4032d4:	bl	401600 <localeconv@plt>
  4032d8:	cbz	x0, 4032e8 <ferror@plt+0x19e8>
  4032dc:	ldr	x4, [x0]
  4032e0:	cbnz	x4, 4032f0 <ferror@plt+0x19f0>
  4032e4:	b	4032f8 <ferror@plt+0x19f8>
  4032e8:	mov	x4, xzr
  4032ec:	cbz	x4, 4032f8 <ferror@plt+0x19f8>
  4032f0:	ldrb	w8, [x4]
  4032f4:	cbnz	w8, 403300 <ferror@plt+0x1a00>
  4032f8:	adrp	x4, 404000 <ferror@plt+0x2700>
  4032fc:	add	x4, x4, #0x31b
  403300:	adrp	x2, 404000 <ferror@plt+0x2700>
  403304:	add	x2, x2, #0x31d
  403308:	add	x0, sp, #0x10
  40330c:	add	x6, sp, #0x8
  403310:	mov	w1, #0x20                  	// #32
  403314:	mov	w3, w19
  403318:	mov	x5, x20
  40331c:	bl	4015f0 <snprintf@plt>
  403320:	b	403360 <ferror@plt+0x1a60>
  403324:	mov	x9, #0xf5c3                	// #62915
  403328:	movk	x9, #0x5c28, lsl #16
  40332c:	movk	x9, #0xc28f, lsl #32
  403330:	lsr	x8, x8, #2
  403334:	movk	x9, #0x28f5, lsl #48
  403338:	umulh	x8, x8, x9
  40333c:	lsr	x20, x8, #2
  403340:	cbnz	x20, 4032d4 <ferror@plt+0x19d4>
  403344:	adrp	x2, 404000 <ferror@plt+0x2700>
  403348:	add	x2, x2, #0x327
  40334c:	add	x0, sp, #0x10
  403350:	add	x4, sp, #0x8
  403354:	mov	w1, #0x20                  	// #32
  403358:	mov	w3, w19
  40335c:	bl	4015f0 <snprintf@plt>
  403360:	add	x0, sp, #0x10
  403364:	bl	4016c0 <strdup@plt>
  403368:	ldp	x20, x19, [sp, #80]
  40336c:	ldp	x22, x21, [sp, #64]
  403370:	ldp	x29, x30, [sp, #48]
  403374:	add	sp, sp, #0x60
  403378:	ret
  40337c:	mov	w8, #0xa                   	// #10
  403380:	lsr	x9, x0, x8
  403384:	cbz	x9, 403398 <ferror@plt+0x1a98>
  403388:	cmp	x8, #0x33
  40338c:	add	x8, x8, #0xa
  403390:	b.cc	403380 <ferror@plt+0x1a80>  // b.lo, b.ul, b.last
  403394:	mov	w8, #0x46                  	// #70
  403398:	sub	w0, w8, #0xa
  40339c:	ret
  4033a0:	stp	x29, x30, [sp, #-80]!
  4033a4:	stp	x26, x25, [sp, #16]
  4033a8:	stp	x24, x23, [sp, #32]
  4033ac:	stp	x22, x21, [sp, #48]
  4033b0:	stp	x20, x19, [sp, #64]
  4033b4:	mov	x29, sp
  4033b8:	cbz	x0, 40349c <ferror@plt+0x1b9c>
  4033bc:	mov	x20, x3
  4033c0:	mov	w19, #0xffffffff            	// #-1
  4033c4:	cbz	x3, 4034b8 <ferror@plt+0x1bb8>
  4033c8:	mov	x21, x2
  4033cc:	cbz	x2, 4034b8 <ferror@plt+0x1bb8>
  4033d0:	mov	x22, x1
  4033d4:	cbz	x1, 4034b8 <ferror@plt+0x1bb8>
  4033d8:	ldrb	w8, [x0]
  4033dc:	cbz	w8, 4034b8 <ferror@plt+0x1bb8>
  4033e0:	ldrb	w8, [x0]
  4033e4:	cbz	w8, 4034a4 <ferror@plt+0x1ba4>
  4033e8:	mov	x24, xzr
  4033ec:	mov	x23, xzr
  4033f0:	add	x25, x0, #0x1
  4033f4:	b	403400 <ferror@plt+0x1b00>
  4033f8:	ldrb	w8, [x25], #1
  4033fc:	cbz	w8, 4034b4 <ferror@plt+0x1bb4>
  403400:	cmp	x24, x21
  403404:	b.cs	403474 <ferror@plt+0x1b74>  // b.hs, b.nlast
  403408:	ldrb	w10, [x25]
  40340c:	sub	x9, x25, #0x1
  403410:	cmp	x23, #0x0
  403414:	and	w8, w8, #0xff
  403418:	csel	x23, x9, x23, eq  // eq = none
  40341c:	cmp	w8, #0x2c
  403420:	csel	x8, x9, xzr, eq  // eq = none
  403424:	cmp	w10, #0x0
  403428:	csel	x26, x25, x8, eq  // eq = none
  40342c:	mov	w8, #0x4                   	// #4
  403430:	cbz	x23, 40347c <ferror@plt+0x1b7c>
  403434:	cbz	x26, 40347c <ferror@plt+0x1b7c>
  403438:	subs	x1, x26, x23
  40343c:	b.ls	40348c <ferror@plt+0x1b8c>  // b.plast
  403440:	mov	x0, x23
  403444:	blr	x20
  403448:	cmn	w0, #0x1
  40344c:	b.eq	40348c <ferror@plt+0x1b8c>  // b.none
  403450:	str	w0, [x22, x24, lsl #2]
  403454:	ldrb	w8, [x26]
  403458:	mov	x23, xzr
  40345c:	add	x24, x24, #0x1
  403460:	cmp	w8, #0x0
  403464:	cset	w8, eq  // eq = none
  403468:	lsl	w8, w8, #1
  40346c:	cbnz	w8, 403480 <ferror@plt+0x1b80>
  403470:	b	4033f8 <ferror@plt+0x1af8>
  403474:	mov	w19, #0xfffffffe            	// #-2
  403478:	mov	w8, #0x1                   	// #1
  40347c:	cbz	w8, 4033f8 <ferror@plt+0x1af8>
  403480:	cmp	w8, #0x4
  403484:	b.eq	4033f8 <ferror@plt+0x1af8>  // b.none
  403488:	b	4034ac <ferror@plt+0x1bac>
  40348c:	mov	w19, #0xffffffff            	// #-1
  403490:	mov	w8, #0x1                   	// #1
  403494:	cbnz	w8, 403480 <ferror@plt+0x1b80>
  403498:	b	4033f8 <ferror@plt+0x1af8>
  40349c:	mov	w19, #0xffffffff            	// #-1
  4034a0:	b	4034b8 <ferror@plt+0x1bb8>
  4034a4:	mov	x24, xzr
  4034a8:	b	4034b4 <ferror@plt+0x1bb4>
  4034ac:	cmp	w8, #0x2
  4034b0:	b.ne	4034b8 <ferror@plt+0x1bb8>  // b.any
  4034b4:	mov	w19, w24
  4034b8:	mov	w0, w19
  4034bc:	ldp	x20, x19, [sp, #64]
  4034c0:	ldp	x22, x21, [sp, #48]
  4034c4:	ldp	x24, x23, [sp, #32]
  4034c8:	ldp	x26, x25, [sp, #16]
  4034cc:	ldp	x29, x30, [sp], #80
  4034d0:	ret
  4034d4:	stp	x29, x30, [sp, #-32]!
  4034d8:	str	x19, [sp, #16]
  4034dc:	mov	x29, sp
  4034e0:	cbz	x0, 403504 <ferror@plt+0x1c04>
  4034e4:	mov	x19, x3
  4034e8:	mov	w8, #0xffffffff            	// #-1
  4034ec:	cbz	x3, 403508 <ferror@plt+0x1c08>
  4034f0:	ldrb	w9, [x0]
  4034f4:	cbz	w9, 403508 <ferror@plt+0x1c08>
  4034f8:	ldr	x8, [x19]
  4034fc:	cmp	x8, x2
  403500:	b.ls	403518 <ferror@plt+0x1c18>  // b.plast
  403504:	mov	w8, #0xffffffff            	// #-1
  403508:	ldr	x19, [sp, #16]
  40350c:	mov	w0, w8
  403510:	ldp	x29, x30, [sp], #32
  403514:	ret
  403518:	cmp	w9, #0x2b
  40351c:	b.ne	403528 <ferror@plt+0x1c28>  // b.any
  403520:	add	x0, x0, #0x1
  403524:	b	40352c <ferror@plt+0x1c2c>
  403528:	str	xzr, [x19]
  40352c:	ldr	x8, [x19]
  403530:	mov	x3, x4
  403534:	add	x1, x1, x8, lsl #2
  403538:	sub	x2, x2, x8
  40353c:	bl	4033a0 <ferror@plt+0x1aa0>
  403540:	mov	w8, w0
  403544:	cmp	w0, #0x1
  403548:	b.lt	403508 <ferror@plt+0x1c08>  // b.tstop
  40354c:	ldr	x9, [x19]
  403550:	add	x9, x9, w8, sxtw
  403554:	str	x9, [x19]
  403558:	b	403508 <ferror@plt+0x1c08>
  40355c:	stp	x29, x30, [sp, #-80]!
  403560:	stp	x22, x21, [sp, #48]
  403564:	mov	w21, #0xffffffea            	// #-22
  403568:	str	x25, [sp, #16]
  40356c:	stp	x24, x23, [sp, #32]
  403570:	stp	x20, x19, [sp, #64]
  403574:	mov	x29, sp
  403578:	cbz	x1, 403664 <ferror@plt+0x1d64>
  40357c:	cbz	x0, 403664 <ferror@plt+0x1d64>
  403580:	mov	x19, x2
  403584:	cbz	x2, 403664 <ferror@plt+0x1d64>
  403588:	ldrb	w8, [x0]
  40358c:	cbz	w8, 403660 <ferror@plt+0x1d60>
  403590:	mov	x20, x1
  403594:	mov	x22, xzr
  403598:	add	x23, x0, #0x1
  40359c:	mov	w24, #0x1                   	// #1
  4035a0:	b	4035ac <ferror@plt+0x1cac>
  4035a4:	ldrb	w8, [x23], #1
  4035a8:	cbz	w8, 403660 <ferror@plt+0x1d60>
  4035ac:	mov	x9, x23
  4035b0:	ldrb	w10, [x9], #-1
  4035b4:	cmp	x22, #0x0
  4035b8:	and	w8, w8, #0xff
  4035bc:	csel	x22, x9, x22, eq  // eq = none
  4035c0:	cmp	w8, #0x2c
  4035c4:	csel	x8, x9, xzr, eq  // eq = none
  4035c8:	cmp	w10, #0x0
  4035cc:	csel	x25, x23, x8, eq  // eq = none
  4035d0:	mov	w8, #0x4                   	// #4
  4035d4:	cbz	x22, 403638 <ferror@plt+0x1d38>
  4035d8:	cbz	x25, 403638 <ferror@plt+0x1d38>
  4035dc:	subs	x1, x25, x22
  4035e0:	b.ls	403630 <ferror@plt+0x1d30>  // b.plast
  4035e4:	mov	x0, x22
  4035e8:	blr	x19
  4035ec:	tbnz	w0, #31, 403648 <ferror@plt+0x1d48>
  4035f0:	add	w8, w0, #0x7
  4035f4:	cmp	w0, #0x0
  4035f8:	csel	w8, w8, w0, lt  // lt = tstop
  4035fc:	sbfx	x8, x8, #3, #29
  403600:	ldrb	w9, [x20, x8]
  403604:	and	w10, w0, #0x7
  403608:	lsl	w10, w24, w10
  40360c:	mov	x22, xzr
  403610:	orr	w9, w9, w10
  403614:	strb	w9, [x20, x8]
  403618:	ldrb	w8, [x25]
  40361c:	cmp	w8, #0x0
  403620:	cset	w8, eq  // eq = none
  403624:	lsl	w8, w8, #1
  403628:	cbnz	w8, 40363c <ferror@plt+0x1d3c>
  40362c:	b	4035a4 <ferror@plt+0x1ca4>
  403630:	mov	w21, #0xffffffff            	// #-1
  403634:	mov	w8, #0x1                   	// #1
  403638:	cbz	w8, 4035a4 <ferror@plt+0x1ca4>
  40363c:	cmp	w8, #0x4
  403640:	b.eq	4035a4 <ferror@plt+0x1ca4>  // b.none
  403644:	b	403658 <ferror@plt+0x1d58>
  403648:	mov	w8, #0x1                   	// #1
  40364c:	mov	w21, w0
  403650:	cbnz	w8, 40363c <ferror@plt+0x1d3c>
  403654:	b	4035a4 <ferror@plt+0x1ca4>
  403658:	cmp	w8, #0x2
  40365c:	b.ne	403664 <ferror@plt+0x1d64>  // b.any
  403660:	mov	w21, wzr
  403664:	mov	w0, w21
  403668:	ldp	x20, x19, [sp, #64]
  40366c:	ldp	x22, x21, [sp, #48]
  403670:	ldp	x24, x23, [sp, #32]
  403674:	ldr	x25, [sp, #16]
  403678:	ldp	x29, x30, [sp], #80
  40367c:	ret
  403680:	stp	x29, x30, [sp, #-64]!
  403684:	stp	x22, x21, [sp, #32]
  403688:	mov	w21, #0xffffffea            	// #-22
  40368c:	stp	x24, x23, [sp, #16]
  403690:	stp	x20, x19, [sp, #48]
  403694:	mov	x29, sp
  403698:	cbz	x1, 403768 <ferror@plt+0x1e68>
  40369c:	cbz	x0, 403768 <ferror@plt+0x1e68>
  4036a0:	mov	x19, x2
  4036a4:	cbz	x2, 403768 <ferror@plt+0x1e68>
  4036a8:	ldrb	w8, [x0]
  4036ac:	cbz	w8, 403764 <ferror@plt+0x1e64>
  4036b0:	mov	x20, x1
  4036b4:	mov	x22, xzr
  4036b8:	add	x23, x0, #0x1
  4036bc:	b	4036c8 <ferror@plt+0x1dc8>
  4036c0:	ldrb	w8, [x23], #1
  4036c4:	cbz	w8, 403764 <ferror@plt+0x1e64>
  4036c8:	mov	x9, x23
  4036cc:	ldrb	w10, [x9], #-1
  4036d0:	cmp	x22, #0x0
  4036d4:	and	w8, w8, #0xff
  4036d8:	csel	x22, x9, x22, eq  // eq = none
  4036dc:	cmp	w8, #0x2c
  4036e0:	csel	x8, x9, xzr, eq  // eq = none
  4036e4:	cmp	w10, #0x0
  4036e8:	csel	x24, x23, x8, eq  // eq = none
  4036ec:	mov	w8, #0x4                   	// #4
  4036f0:	cbz	x22, 40373c <ferror@plt+0x1e3c>
  4036f4:	cbz	x24, 40373c <ferror@plt+0x1e3c>
  4036f8:	subs	x1, x24, x22
  4036fc:	b.ls	403734 <ferror@plt+0x1e34>  // b.plast
  403700:	mov	x0, x22
  403704:	blr	x19
  403708:	tbnz	x0, #63, 40374c <ferror@plt+0x1e4c>
  40370c:	ldr	x8, [x20]
  403710:	mov	x22, xzr
  403714:	orr	x8, x8, x0
  403718:	str	x8, [x20]
  40371c:	ldrb	w8, [x24]
  403720:	cmp	w8, #0x0
  403724:	cset	w8, eq  // eq = none
  403728:	lsl	w8, w8, #1
  40372c:	cbnz	w8, 403740 <ferror@plt+0x1e40>
  403730:	b	4036c0 <ferror@plt+0x1dc0>
  403734:	mov	w21, #0xffffffff            	// #-1
  403738:	mov	w8, #0x1                   	// #1
  40373c:	cbz	w8, 4036c0 <ferror@plt+0x1dc0>
  403740:	cmp	w8, #0x4
  403744:	b.eq	4036c0 <ferror@plt+0x1dc0>  // b.none
  403748:	b	40375c <ferror@plt+0x1e5c>
  40374c:	mov	w8, #0x1                   	// #1
  403750:	mov	w21, w0
  403754:	cbnz	w8, 403740 <ferror@plt+0x1e40>
  403758:	b	4036c0 <ferror@plt+0x1dc0>
  40375c:	cmp	w8, #0x2
  403760:	b.ne	403768 <ferror@plt+0x1e68>  // b.any
  403764:	mov	w21, wzr
  403768:	mov	w0, w21
  40376c:	ldp	x20, x19, [sp, #48]
  403770:	ldp	x22, x21, [sp, #32]
  403774:	ldp	x24, x23, [sp, #16]
  403778:	ldp	x29, x30, [sp], #64
  40377c:	ret
  403780:	stp	x29, x30, [sp, #-64]!
  403784:	mov	x29, sp
  403788:	str	x23, [sp, #16]
  40378c:	stp	x22, x21, [sp, #32]
  403790:	stp	x20, x19, [sp, #48]
  403794:	str	xzr, [x29, #24]
  403798:	cbz	x0, 403888 <ferror@plt+0x1f88>
  40379c:	mov	w21, w3
  4037a0:	mov	x19, x2
  4037a4:	mov	x23, x1
  4037a8:	mov	x22, x0
  4037ac:	str	w3, [x1]
  4037b0:	str	w3, [x2]
  4037b4:	bl	4018b0 <__errno_location@plt>
  4037b8:	str	wzr, [x0]
  4037bc:	ldrb	w8, [x22]
  4037c0:	mov	x20, x0
  4037c4:	cmp	w8, #0x3a
  4037c8:	b.ne	403810 <ferror@plt+0x1f10>  // b.any
  4037cc:	add	x21, x22, #0x1
  4037d0:	add	x1, x29, #0x18
  4037d4:	mov	w2, #0xa                   	// #10
  4037d8:	mov	x0, x21
  4037dc:	bl	401770 <strtol@plt>
  4037e0:	str	w0, [x19]
  4037e4:	ldr	w8, [x20]
  4037e8:	mov	w0, #0xffffffff            	// #-1
  4037ec:	cbnz	w8, 403888 <ferror@plt+0x1f88>
  4037f0:	ldr	x8, [x29, #24]
  4037f4:	cbz	x8, 403888 <ferror@plt+0x1f88>
  4037f8:	cmp	x8, x21
  4037fc:	mov	w0, #0xffffffff            	// #-1
  403800:	b.eq	403888 <ferror@plt+0x1f88>  // b.none
  403804:	ldrb	w8, [x8]
  403808:	cbz	w8, 403884 <ferror@plt+0x1f84>
  40380c:	b	403888 <ferror@plt+0x1f88>
  403810:	add	x1, x29, #0x18
  403814:	mov	w2, #0xa                   	// #10
  403818:	mov	x0, x22
  40381c:	bl	401770 <strtol@plt>
  403820:	str	w0, [x23]
  403824:	str	w0, [x19]
  403828:	ldr	x8, [x29, #24]
  40382c:	mov	w0, #0xffffffff            	// #-1
  403830:	cmp	x8, x22
  403834:	b.eq	403888 <ferror@plt+0x1f88>  // b.none
  403838:	ldr	w9, [x20]
  40383c:	cbnz	w9, 403888 <ferror@plt+0x1f88>
  403840:	cbz	x8, 403888 <ferror@plt+0x1f88>
  403844:	ldrb	w9, [x8]
  403848:	cmp	w9, #0x2d
  40384c:	b.eq	403870 <ferror@plt+0x1f70>  // b.none
  403850:	cmp	w9, #0x3a
  403854:	b.ne	403884 <ferror@plt+0x1f84>  // b.any
  403858:	ldrb	w10, [x8, #1]
  40385c:	cbz	w10, 403880 <ferror@plt+0x1f80>
  403860:	cmp	w9, #0x3a
  403864:	b.eq	403870 <ferror@plt+0x1f70>  // b.none
  403868:	cmp	w9, #0x2d
  40386c:	b.ne	403884 <ferror@plt+0x1f84>  // b.any
  403870:	add	x21, x8, #0x1
  403874:	str	xzr, [x29, #24]
  403878:	str	wzr, [x20]
  40387c:	b	4037d0 <ferror@plt+0x1ed0>
  403880:	str	w21, [x19]
  403884:	mov	w0, wzr
  403888:	ldp	x20, x19, [sp, #48]
  40388c:	ldp	x22, x21, [sp, #32]
  403890:	ldr	x23, [sp, #16]
  403894:	ldp	x29, x30, [sp], #64
  403898:	ret
  40389c:	sub	sp, sp, #0x50
  4038a0:	stp	x20, x19, [sp, #64]
  4038a4:	mov	x20, x1
  4038a8:	mov	x19, x0
  4038ac:	stp	x29, x30, [sp, #16]
  4038b0:	stp	x24, x23, [sp, #32]
  4038b4:	stp	x22, x21, [sp, #48]
  4038b8:	add	x29, sp, #0x10
  4038bc:	mov	w0, wzr
  4038c0:	cbz	x20, 40398c <ferror@plt+0x208c>
  4038c4:	cbz	x19, 40398c <ferror@plt+0x208c>
  4038c8:	add	x1, sp, #0x8
  4038cc:	mov	x0, x19
  4038d0:	bl	4039a4 <ferror@plt+0x20a4>
  4038d4:	mov	x21, x0
  4038d8:	mov	x1, sp
  4038dc:	mov	x0, x20
  4038e0:	bl	4039a4 <ferror@plt+0x20a4>
  4038e4:	ldp	x24, x22, [sp]
  4038e8:	adds	x8, x24, x22
  4038ec:	b.eq	403918 <ferror@plt+0x2018>  // b.none
  4038f0:	mov	x23, x0
  4038f4:	cmp	x8, #0x1
  4038f8:	b.ne	403940 <ferror@plt+0x2040>  // b.any
  4038fc:	cbz	x21, 403924 <ferror@plt+0x2024>
  403900:	ldrb	w8, [x21]
  403904:	cmp	w8, #0x2f
  403908:	b.ne	403924 <ferror@plt+0x2024>  // b.any
  40390c:	mov	w0, #0x1                   	// #1
  403910:	cbnz	w0, 403980 <ferror@plt+0x2080>
  403914:	b	4038bc <ferror@plt+0x1fbc>
  403918:	mov	w0, #0x1                   	// #1
  40391c:	cbnz	w0, 403980 <ferror@plt+0x2080>
  403920:	b	4038bc <ferror@plt+0x1fbc>
  403924:	cbz	x23, 403940 <ferror@plt+0x2040>
  403928:	ldrb	w8, [x23]
  40392c:	cmp	w8, #0x2f
  403930:	b.ne	403940 <ferror@plt+0x2040>  // b.any
  403934:	mov	w0, #0x1                   	// #1
  403938:	cbnz	w0, 403980 <ferror@plt+0x2080>
  40393c:	b	4038bc <ferror@plt+0x1fbc>
  403940:	mov	w0, #0x3                   	// #3
  403944:	cbz	x21, 40396c <ferror@plt+0x206c>
  403948:	cbz	x23, 40396c <ferror@plt+0x206c>
  40394c:	cmp	x22, x24
  403950:	b.ne	40396c <ferror@plt+0x206c>  // b.any
  403954:	mov	x0, x21
  403958:	mov	x1, x23
  40395c:	mov	x2, x22
  403960:	bl	401660 <strncmp@plt>
  403964:	cbz	w0, 403974 <ferror@plt+0x2074>
  403968:	mov	w0, #0x3                   	// #3
  40396c:	cbnz	w0, 403980 <ferror@plt+0x2080>
  403970:	b	4038bc <ferror@plt+0x1fbc>
  403974:	add	x19, x21, x22
  403978:	add	x20, x23, x24
  40397c:	cbz	w0, 4038bc <ferror@plt+0x1fbc>
  403980:	cmp	w0, #0x3
  403984:	b.ne	40398c <ferror@plt+0x208c>  // b.any
  403988:	mov	w0, wzr
  40398c:	ldp	x20, x19, [sp, #64]
  403990:	ldp	x22, x21, [sp, #48]
  403994:	ldp	x24, x23, [sp, #32]
  403998:	ldp	x29, x30, [sp, #16]
  40399c:	add	sp, sp, #0x50
  4039a0:	ret
  4039a4:	mov	x8, x0
  4039a8:	str	xzr, [x1]
  4039ac:	mov	x0, x8
  4039b0:	cbz	x8, 4039f8 <ferror@plt+0x20f8>
  4039b4:	ldrb	w9, [x0]
  4039b8:	cmp	w9, #0x2f
  4039bc:	b.ne	4039d0 <ferror@plt+0x20d0>  // b.any
  4039c0:	mov	x8, x0
  4039c4:	ldrb	w10, [x8, #1]!
  4039c8:	cmp	w10, #0x2f
  4039cc:	b.eq	4039ac <ferror@plt+0x20ac>  // b.none
  4039d0:	cbz	w9, 4039f4 <ferror@plt+0x20f4>
  4039d4:	mov	w8, #0x1                   	// #1
  4039d8:	str	x8, [x1]
  4039dc:	ldrb	w9, [x0, x8]
  4039e0:	cbz	w9, 4039f8 <ferror@plt+0x20f8>
  4039e4:	cmp	w9, #0x2f
  4039e8:	b.eq	4039f8 <ferror@plt+0x20f8>  // b.none
  4039ec:	add	x8, x8, #0x1
  4039f0:	b	4039d8 <ferror@plt+0x20d8>
  4039f4:	mov	x0, xzr
  4039f8:	ret
  4039fc:	stp	x29, x30, [sp, #-64]!
  403a00:	orr	x8, x0, x1
  403a04:	stp	x24, x23, [sp, #16]
  403a08:	stp	x22, x21, [sp, #32]
  403a0c:	stp	x20, x19, [sp, #48]
  403a10:	mov	x29, sp
  403a14:	cbz	x8, 403a48 <ferror@plt+0x2148>
  403a18:	mov	x19, x1
  403a1c:	mov	x22, x0
  403a20:	mov	x20, x2
  403a24:	cbz	x0, 403a5c <ferror@plt+0x215c>
  403a28:	cbz	x19, 403a70 <ferror@plt+0x2170>
  403a2c:	mov	x0, x22
  403a30:	bl	401550 <strlen@plt>
  403a34:	mvn	x8, x0
  403a38:	cmp	x8, x20
  403a3c:	b.cs	403a78 <ferror@plt+0x2178>  // b.hs, b.nlast
  403a40:	mov	x21, xzr
  403a44:	b	403ab4 <ferror@plt+0x21b4>
  403a48:	adrp	x0, 404000 <ferror@plt+0x2700>
  403a4c:	add	x0, x0, #0x24b
  403a50:	bl	4016c0 <strdup@plt>
  403a54:	mov	x21, x0
  403a58:	b	403ab4 <ferror@plt+0x21b4>
  403a5c:	mov	x0, x19
  403a60:	mov	x1, x20
  403a64:	bl	4017c0 <strndup@plt>
  403a68:	mov	x21, x0
  403a6c:	b	403ab4 <ferror@plt+0x21b4>
  403a70:	mov	x0, x22
  403a74:	b	403a50 <ferror@plt+0x2150>
  403a78:	add	x24, x0, x20
  403a7c:	mov	x23, x0
  403a80:	add	x0, x24, #0x1
  403a84:	bl	401630 <malloc@plt>
  403a88:	mov	x21, x0
  403a8c:	cbz	x0, 403ab4 <ferror@plt+0x21b4>
  403a90:	mov	x0, x21
  403a94:	mov	x1, x22
  403a98:	mov	x2, x23
  403a9c:	bl	401520 <memcpy@plt>
  403aa0:	add	x0, x21, x23
  403aa4:	mov	x1, x19
  403aa8:	mov	x2, x20
  403aac:	bl	401520 <memcpy@plt>
  403ab0:	strb	wzr, [x21, x24]
  403ab4:	mov	x0, x21
  403ab8:	ldp	x20, x19, [sp, #48]
  403abc:	ldp	x22, x21, [sp, #32]
  403ac0:	ldp	x24, x23, [sp, #16]
  403ac4:	ldp	x29, x30, [sp], #64
  403ac8:	ret
  403acc:	stp	x29, x30, [sp, #-32]!
  403ad0:	stp	x20, x19, [sp, #16]
  403ad4:	mov	x19, x1
  403ad8:	mov	x20, x0
  403adc:	mov	x29, sp
  403ae0:	cbz	x1, 403af4 <ferror@plt+0x21f4>
  403ae4:	mov	x0, x19
  403ae8:	bl	401550 <strlen@plt>
  403aec:	mov	x2, x0
  403af0:	b	403af8 <ferror@plt+0x21f8>
  403af4:	mov	x2, xzr
  403af8:	mov	x0, x20
  403afc:	mov	x1, x19
  403b00:	bl	4039fc <ferror@plt+0x20fc>
  403b04:	ldp	x20, x19, [sp, #16]
  403b08:	ldp	x29, x30, [sp], #32
  403b0c:	ret
  403b10:	sub	sp, sp, #0x120
  403b14:	stp	x29, x30, [sp, #256]
  403b18:	add	x29, sp, #0x100
  403b1c:	add	x9, sp, #0x80
  403b20:	mov	x10, sp
  403b24:	mov	x11, #0xffffffffffffffd0    	// #-48
  403b28:	add	x8, x29, #0x20
  403b2c:	movk	x11, #0xff80, lsl #32
  403b30:	add	x9, x9, #0x30
  403b34:	add	x10, x10, #0x80
  403b38:	stp	x8, x9, [x29, #-32]
  403b3c:	stp	x10, x11, [x29, #-16]
  403b40:	stp	q1, q2, [sp, #16]
  403b44:	str	q0, [sp]
  403b48:	ldp	q0, q1, [x29, #-32]
  403b4c:	stp	x28, x19, [sp, #272]
  403b50:	mov	x19, x0
  403b54:	stp	x2, x3, [sp, #128]
  403b58:	sub	x0, x29, #0x28
  403b5c:	sub	x2, x29, #0x50
  403b60:	stp	x4, x5, [sp, #144]
  403b64:	stp	x6, x7, [sp, #160]
  403b68:	stp	q3, q4, [sp, #48]
  403b6c:	stp	q5, q6, [sp, #80]
  403b70:	str	q7, [sp, #112]
  403b74:	stp	q0, q1, [x29, #-80]
  403b78:	bl	4017b0 <vasprintf@plt>
  403b7c:	tbnz	w0, #31, 403ba4 <ferror@plt+0x22a4>
  403b80:	ldur	x1, [x29, #-40]
  403b84:	sxtw	x2, w0
  403b88:	mov	x0, x19
  403b8c:	bl	4039fc <ferror@plt+0x20fc>
  403b90:	ldur	x8, [x29, #-40]
  403b94:	mov	x19, x0
  403b98:	mov	x0, x8
  403b9c:	bl	401780 <free@plt>
  403ba0:	b	403ba8 <ferror@plt+0x22a8>
  403ba4:	mov	x19, xzr
  403ba8:	mov	x0, x19
  403bac:	ldp	x28, x19, [sp, #272]
  403bb0:	ldp	x29, x30, [sp, #256]
  403bb4:	add	sp, sp, #0x120
  403bb8:	ret
  403bbc:	stp	x29, x30, [sp, #-80]!
  403bc0:	stp	x24, x23, [sp, #32]
  403bc4:	stp	x22, x21, [sp, #48]
  403bc8:	stp	x20, x19, [sp, #64]
  403bcc:	ldr	x19, [x0]
  403bd0:	str	x25, [sp, #16]
  403bd4:	mov	x29, sp
  403bd8:	ldrb	w8, [x19]
  403bdc:	cbz	w8, 403cdc <ferror@plt+0x23dc>
  403be0:	mov	x20, x0
  403be4:	mov	x22, x1
  403be8:	mov	x0, x19
  403bec:	mov	x1, x2
  403bf0:	mov	w23, w3
  403bf4:	mov	x21, x2
  403bf8:	bl	4017d0 <strspn@plt>
  403bfc:	add	x19, x19, x0
  403c00:	ldrb	w8, [x19]
  403c04:	cbz	x8, 403cd8 <ferror@plt+0x23d8>
  403c08:	cbz	w23, 403c90 <ferror@plt+0x2390>
  403c0c:	cmp	w8, #0x3f
  403c10:	b.hi	403ca8 <ferror@plt+0x23a8>  // b.pmore
  403c14:	mov	w9, #0x1                   	// #1
  403c18:	lsl	x8, x9, x8
  403c1c:	mov	x9, #0x1                   	// #1
  403c20:	movk	x9, #0x84, lsl #32
  403c24:	and	x8, x8, x9
  403c28:	cbz	x8, 403ca8 <ferror@plt+0x23a8>
  403c2c:	mov	x23, x19
  403c30:	ldrb	w25, [x23], #1
  403c34:	add	x1, x29, #0x1c
  403c38:	strb	wzr, [x29, #29]
  403c3c:	mov	x0, x23
  403c40:	strb	w25, [x29, #28]
  403c44:	bl	403d14 <ferror@plt+0x2414>
  403c48:	str	x0, [x22]
  403c4c:	add	x8, x0, x19
  403c50:	ldrb	w9, [x8, #1]
  403c54:	mov	w8, wzr
  403c58:	cbz	w9, 403d00 <ferror@plt+0x2400>
  403c5c:	cmp	w9, w25
  403c60:	b.ne	403d00 <ferror@plt+0x2400>  // b.any
  403c64:	add	x8, x0, x19
  403c68:	ldrsb	w1, [x8, #2]
  403c6c:	mov	x24, x0
  403c70:	cbz	w1, 403c80 <ferror@plt+0x2380>
  403c74:	mov	x0, x21
  403c78:	bl	4017e0 <strchr@plt>
  403c7c:	cbz	x0, 403cfc <ferror@plt+0x23fc>
  403c80:	add	x8, x19, x24
  403c84:	add	x19, x8, #0x2
  403c88:	mov	w8, #0x1                   	// #1
  403c8c:	b	403d04 <ferror@plt+0x2404>
  403c90:	mov	x0, x19
  403c94:	mov	x1, x21
  403c98:	bl	401890 <strcspn@plt>
  403c9c:	str	x0, [x22]
  403ca0:	add	x22, x19, x0
  403ca4:	b	403cd0 <ferror@plt+0x23d0>
  403ca8:	mov	x0, x19
  403cac:	mov	x1, x21
  403cb0:	bl	403d14 <ferror@plt+0x2414>
  403cb4:	str	x0, [x22]
  403cb8:	add	x22, x19, x0
  403cbc:	ldrsb	w1, [x22]
  403cc0:	cbz	w1, 403cd0 <ferror@plt+0x23d0>
  403cc4:	mov	x0, x21
  403cc8:	bl	4017e0 <strchr@plt>
  403ccc:	cbz	x0, 403cd8 <ferror@plt+0x23d8>
  403cd0:	str	x22, [x20]
  403cd4:	b	403ce0 <ferror@plt+0x23e0>
  403cd8:	str	x19, [x20]
  403cdc:	mov	x19, xzr
  403ce0:	mov	x0, x19
  403ce4:	ldp	x20, x19, [sp, #64]
  403ce8:	ldp	x22, x21, [sp, #48]
  403cec:	ldp	x24, x23, [sp, #32]
  403cf0:	ldr	x25, [sp, #16]
  403cf4:	ldp	x29, x30, [sp], #80
  403cf8:	ret
  403cfc:	mov	w8, wzr
  403d00:	mov	x23, x19
  403d04:	str	x19, [x20]
  403d08:	mov	x19, x23
  403d0c:	tbz	w8, #0, 403cdc <ferror@plt+0x23dc>
  403d10:	b	403ce0 <ferror@plt+0x23e0>
  403d14:	stp	x29, x30, [sp, #-48]!
  403d18:	stp	x22, x21, [sp, #16]
  403d1c:	stp	x20, x19, [sp, #32]
  403d20:	ldrb	w8, [x0]
  403d24:	mov	x29, sp
  403d28:	cbz	w8, 403d78 <ferror@plt+0x2478>
  403d2c:	mov	x19, x1
  403d30:	mov	x22, xzr
  403d34:	mov	w20, wzr
  403d38:	add	x21, x0, #0x1
  403d3c:	b	403d60 <ferror@plt+0x2460>
  403d40:	sxtb	w1, w8
  403d44:	mov	x0, x19
  403d48:	bl	4017e0 <strchr@plt>
  403d4c:	cbnz	x0, 403d84 <ferror@plt+0x2484>
  403d50:	mov	w20, wzr
  403d54:	ldrb	w8, [x21, x22]
  403d58:	add	x22, x22, #0x1
  403d5c:	cbz	w8, 403d84 <ferror@plt+0x2484>
  403d60:	cbnz	w20, 403d50 <ferror@plt+0x2450>
  403d64:	and	w9, w8, #0xff
  403d68:	cmp	w9, #0x5c
  403d6c:	b.ne	403d40 <ferror@plt+0x2440>  // b.any
  403d70:	mov	w20, #0x1                   	// #1
  403d74:	b	403d54 <ferror@plt+0x2454>
  403d78:	mov	w20, wzr
  403d7c:	mov	w22, wzr
  403d80:	b	403d84 <ferror@plt+0x2484>
  403d84:	sub	w8, w22, w20
  403d88:	ldp	x20, x19, [sp, #32]
  403d8c:	ldp	x22, x21, [sp, #16]
  403d90:	sxtw	x0, w8
  403d94:	ldp	x29, x30, [sp], #48
  403d98:	ret
  403d9c:	stp	x29, x30, [sp, #-32]!
  403da0:	str	x19, [sp, #16]
  403da4:	mov	x19, x0
  403da8:	mov	x29, sp
  403dac:	mov	x0, x19
  403db0:	bl	401690 <fgetc@plt>
  403db4:	cmn	w0, #0x1
  403db8:	b.eq	403dcc <ferror@plt+0x24cc>  // b.none
  403dbc:	cmp	w0, #0xa
  403dc0:	b.ne	403dac <ferror@plt+0x24ac>  // b.any
  403dc4:	mov	w0, wzr
  403dc8:	b	403dd0 <ferror@plt+0x24d0>
  403dcc:	mov	w0, #0x1                   	// #1
  403dd0:	ldr	x19, [sp, #16]
  403dd4:	ldp	x29, x30, [sp], #32
  403dd8:	ret
  403ddc:	nop
  403de0:	stp	x29, x30, [sp, #-64]!
  403de4:	mov	x29, sp
  403de8:	stp	x19, x20, [sp, #16]
  403dec:	adrp	x20, 414000 <ferror@plt+0x12700>
  403df0:	add	x20, x20, #0xdf0
  403df4:	stp	x21, x22, [sp, #32]
  403df8:	adrp	x21, 414000 <ferror@plt+0x12700>
  403dfc:	add	x21, x21, #0xde8
  403e00:	sub	x20, x20, x21
  403e04:	mov	w22, w0
  403e08:	stp	x23, x24, [sp, #48]
  403e0c:	mov	x23, x1
  403e10:	mov	x24, x2
  403e14:	bl	4014e0 <memcpy@plt-0x40>
  403e18:	cmp	xzr, x20, asr #3
  403e1c:	b.eq	403e48 <ferror@plt+0x2548>  // b.none
  403e20:	asr	x20, x20, #3
  403e24:	mov	x19, #0x0                   	// #0
  403e28:	ldr	x3, [x21, x19, lsl #3]
  403e2c:	mov	x2, x24
  403e30:	add	x19, x19, #0x1
  403e34:	mov	x1, x23
  403e38:	mov	w0, w22
  403e3c:	blr	x3
  403e40:	cmp	x20, x19
  403e44:	b.ne	403e28 <ferror@plt+0x2528>  // b.any
  403e48:	ldp	x19, x20, [sp, #16]
  403e4c:	ldp	x21, x22, [sp, #32]
  403e50:	ldp	x23, x24, [sp, #48]
  403e54:	ldp	x29, x30, [sp], #64
  403e58:	ret
  403e5c:	nop
  403e60:	ret
  403e64:	nop
  403e68:	adrp	x2, 415000 <ferror@plt+0x13700>
  403e6c:	mov	x1, #0x0                   	// #0
  403e70:	ldr	x2, [x2, #512]
  403e74:	b	4015d0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000403e78 <.fini>:
  403e78:	stp	x29, x30, [sp, #-16]!
  403e7c:	mov	x29, sp
  403e80:	ldp	x29, x30, [sp], #16
  403e84:	ret
